
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000742                       # Number of seconds simulated
sim_ticks                                   742327000                       # Number of ticks simulated
final_tick                               2261992717000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               42177012                       # Simulator instruction rate (inst/s)
host_op_rate                                 42176891                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              265604747                       # Simulator tick rate (ticks/s)
host_mem_usage                                 740776                       # Number of bytes of host memory used
host_seconds                                     2.79                       # Real time elapsed on the host
sim_insts                                   117878019                       # Number of instructions simulated
sim_ops                                     117878019                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst        73600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data        61760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        15552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data        49984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data         1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        53952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       450368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             708032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst        73600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        15552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        53952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        144768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       407296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          407296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         1150                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data          965                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          243                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data          781                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data           18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          843                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         7037                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               11063                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          6364                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               6364                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst     99147680                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     83197836                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     20950336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     67334207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      2241600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data      1551877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst     72679560                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data    606697587                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             953800684                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     99147680                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     20950336                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      2241600                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst     72679560                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        195019176                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       548674641                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            548674641                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       548674641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     99147680                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     83197836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     20950336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     67334207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      2241600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data      1551877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst     72679560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data    606697587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1502475324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       11063                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6364                       # Number of write requests accepted
system.mem_ctrls.readBursts                     11063                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6364                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 707136                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     896                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  405248                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  708032                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               407296                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     14                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           81                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               813                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               532                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              341                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     741234000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 11063                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6364                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5007                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1809                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4079                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    272.678598                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   166.277027                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   296.825133                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1599     39.20%     39.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1012     24.81%     64.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          489     11.99%     76.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          234      5.74%     81.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          170      4.17%     85.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           80      1.96%     87.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           98      2.40%     90.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           42      1.03%     91.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          355      8.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4079                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          387                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.501292                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.530673                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.815054                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7               1      0.26%      0.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11              8      2.07%      2.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15            12      3.10%      5.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19            74     19.12%     24.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23            78     20.16%     44.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            67     17.31%     62.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            46     11.89%     73.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            31      8.01%     81.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39             9      2.33%     84.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43            15      3.88%     88.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47            11      2.84%     90.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             4      1.03%     91.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             5      1.29%     93.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             2      0.52%     93.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             5      1.29%     95.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             5      1.29%     96.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71             1      0.26%     96.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             3      0.78%     97.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             1      0.26%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-83             2      0.52%     98.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::84-87             2      0.52%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-91             1      0.26%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::92-95             1      0.26%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::100-103            1      0.26%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-115            1      0.26%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::116-119            1      0.26%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           387                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          387                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.361757                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.339740                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.883578                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              326     84.24%     84.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      1.29%     85.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               37      9.56%     95.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               15      3.88%     98.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      1.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           387                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    226682750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               433851500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   55245000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     20516.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39266.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       952.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       545.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    953.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    548.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.71                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.85                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.01                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     9037                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    4263                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.79                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.99                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      42533.65                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 15142680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  8262375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                37822200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               20807280                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             48313200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            468358740                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             33160500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              631866975                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            853.871406                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     52807250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      24700000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     663750250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 15694560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  8563500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                48344400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               20224080                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             48313200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            456521265                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             43515000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              641176005                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            866.508218                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     68750250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      24700000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     646517250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       597                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     168     46.28%     46.28% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      1      0.28%     46.56% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.28%     46.83% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    193     53.17%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 363                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      168     49.85%     49.85% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       1      0.30%     50.15% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.30%     50.45% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     167     49.55%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  337                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               438937500     91.56%     91.56% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                 418000      0.09%     91.65% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                1417500      0.30%     91.95% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               38613500      8.05%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           479386500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.865285                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.928375                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.26%      0.26% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      3.08%      3.34% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.51%      3.86% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  342     87.92%     91.77% # number of callpals executed
system.cpu0.kern.callpal::rdps                      2      0.51%     92.29% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.26%     92.54% # number of callpals executed
system.cpu0.kern.callpal::rti                      19      4.88%     97.43% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      2.31%     99.74% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.26%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   389                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               32                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.562500                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.714286                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel         118670000     69.38%     69.38% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            52381500     30.62%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements             4859                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          502.265598                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              55383                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             4859                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.398024                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data    22.313436                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   479.952162                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.043581                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.937407                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.980987                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          499                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          499                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.974609                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           286148                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          286148                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        31544                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          31544                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        14133                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         14133                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          544                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          544                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          599                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          599                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        45677                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           45677                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        45677                       # number of overall hits
system.cpu0.dcache.overall_hits::total          45677                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         9342                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9342                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        13976                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        13976                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          154                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          154                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           20                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        23318                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         23318                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        23318                       # number of overall misses
system.cpu0.dcache.overall_misses::total        23318                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    287932975                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    287932975                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    309348791                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    309348791                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data      3104249                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      3104249                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data       188503                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       188503                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    597281766                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    597281766                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    597281766                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    597281766                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        40886                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        40886                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        28109                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        28109                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          698                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          698                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          619                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          619                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        68995                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        68995                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        68995                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        68995                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.228489                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.228489                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.497207                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.497207                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.220630                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.220630                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.032310                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.032310                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.337967                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.337967                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.337967                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.337967                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 30821.341790                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30821.341790                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 22134.286706                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 22134.286706                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 20157.461039                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 20157.461039                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  9425.150000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9425.150000                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 25614.622438                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25614.622438                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 25614.622438                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25614.622438                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        21597                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            1                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             1299                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    16.625866                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets            1                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3490                       # number of writebacks
system.cpu0.dcache.writebacks::total             3490                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         6564                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         6564                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data        11887                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        11887                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data           55                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           55                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        18451                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        18451                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        18451                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        18451                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         2778                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         2778                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data         2089                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         2089                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data           99                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           99                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data           20                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           20                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         4867                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4867                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         4867                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4867                       # number of overall MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data            3                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total            3                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data            3                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total            3                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     80336767                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     80336767                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     46159169                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     46159169                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data      1987501                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1987501                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data       158497                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       158497                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    126495936                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    126495936                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    126495936                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    126495936                       # number of overall MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data       674000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total       674000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data       674000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total       674000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.067945                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.067945                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.074318                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.074318                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.141834                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.141834                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.032310                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.032310                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.070541                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.070541                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.070541                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.070541                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 28918.922606                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 28918.922606                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 22096.299186                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 22096.299186                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 20075.767677                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20075.767677                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  7924.850000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7924.850000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 25990.535443                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 25990.535443                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 25990.535443                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 25990.535443                       # average overall mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 224666.666667                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 224666.666667                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 224666.666667                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 224666.666667                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             3481                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.975354                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             260051                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             3481                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            74.705832                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst    18.479399                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   493.495955                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.036093                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.963859                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999952                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            84301                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           84301                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst        36234                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          36234                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst        36234                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           36234                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst        36234                       # number of overall hits
system.cpu0.icache.overall_hits::total          36234                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         4175                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         4175                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         4175                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          4175                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         4175                       # number of overall misses
system.cpu0.icache.overall_misses::total         4175                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst    162246884                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    162246884                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst    162246884                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    162246884                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst    162246884                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    162246884                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst        40409                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        40409                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst        40409                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        40409                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst        40409                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        40409                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.103319                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.103319                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.103319                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.103319                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.103319                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.103319                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 38861.529102                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 38861.529102                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 38861.529102                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 38861.529102                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 38861.529102                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 38861.529102                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          731                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               29                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    25.206897                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst          692                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          692                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst          692                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          692                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst          692                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          692                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst         3483                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         3483                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst         3483                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         3483                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst         3483                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         3483                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst    127457595                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    127457595                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst    127457595                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    127457595                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst    127457595                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    127457595                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.086194                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.086194                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.086194                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.086194                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.086194                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.086194                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 36594.198966                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 36594.198966                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 36594.198966                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 36594.198966                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 36594.198966                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 36594.198966                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       813                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     102     45.33%     45.33% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      1      0.44%     45.78% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      3      1.33%     47.11% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    119     52.89%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 225                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      102     49.28%     49.28% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       1      0.48%     49.76% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       3      1.45%     51.21% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     101     48.79%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  207                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               658614000     96.57%     96.57% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                 369500      0.05%     96.62% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                2189000      0.32%     96.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               20859000      3.06%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           682031500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.848739                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.920000                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.33%      0.33% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     19.33%     19.67% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.67%     21.33% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  152     50.67%     72.00% # number of callpals executed
system.cpu1.kern.callpal::rdps                      3      1.00%     73.00% # number of callpals executed
system.cpu1.kern.callpal::rti                      70     23.33%     96.33% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      3.00%     99.33% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.67%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   300                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  5                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.200000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.697436                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          84532000      6.97%      6.97% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            37169000      3.06%     10.03% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1091553500     89.97%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements             1978                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          460.399137                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              36371                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             1978                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            18.387765                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    91.890867                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   368.508270                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.179474                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.719743                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.899217                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          454                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           178972                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          178972                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        25606                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          25606                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data         9232                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          9232                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          473                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          473                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          457                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          457                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        34838                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           34838                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        34838                       # number of overall hits
system.cpu1.dcache.overall_hits::total          34838                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         3949                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         3949                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         4399                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         4399                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           72                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           72                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           25                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           25                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         8348                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          8348                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         8348                       # number of overall misses
system.cpu1.dcache.overall_misses::total         8348                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    122608986                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    122608986                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    296252184                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    296252184                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data      1454495                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      1454495                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data       157502                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       157502                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data        17500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        17500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    418861170                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    418861170                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    418861170                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    418861170                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        29555                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        29555                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        13631                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        13631                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          545                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          545                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          482                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          482                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        43186                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        43186                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        43186                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        43186                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.133615                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.133615                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.322720                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.322720                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.132110                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.132110                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.051867                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.051867                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.193303                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.193303                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.193303                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.193303                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 31048.109901                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 31048.109901                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 67345.347579                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 67345.347579                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 20201.319444                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 20201.319444                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  6300.080000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6300.080000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 50175.032343                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 50175.032343                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 50175.032343                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 50175.032343                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        24242                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets           46                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              844                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    28.722749                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets           46                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1109                       # number of writebacks
system.cpu1.dcache.writebacks::total             1109                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         2458                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         2458                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3764                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3764                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data           35                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           35                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6222                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6222                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6222                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6222                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         1491                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         1491                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          635                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          635                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data           37                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           37                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data           25                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           25                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         2126                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         2126                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         2126                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         2126                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data            4                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total            4                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data            4                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total            4                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     35583518                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     35583518                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     45211857                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     45211857                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data       831504                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       831504                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data       121498                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       121498                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data        16000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        16000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     80795375                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     80795375                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     80795375                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     80795375                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data       896000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total       896000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data       896000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total       896000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.050448                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.050448                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.046585                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.046585                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.067890                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.067890                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.051867                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.051867                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.049229                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.049229                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.049229                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.049229                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 23865.538565                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 23865.538565                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 71199.774803                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 71199.774803                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 22473.081081                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22473.081081                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  4859.920000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4859.920000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 38003.468956                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 38003.468956                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 38003.468956                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 38003.468956                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data       224000                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total       224000                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data       224000                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total       224000                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             2205                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.812764                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              38364                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2205                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            17.398639                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   147.761078                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   364.051686                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.288596                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.711038                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999634                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          478                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            67740                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           67740                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst        30286                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          30286                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst        30286                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           30286                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst        30286                       # number of overall hits
system.cpu1.icache.overall_hits::total          30286                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         2481                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2481                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         2481                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2481                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         2481                       # number of overall misses
system.cpu1.icache.overall_misses::total         2481                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     58040859                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     58040859                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     58040859                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     58040859                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     58040859                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     58040859                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst        32767                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        32767                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst        32767                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        32767                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst        32767                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        32767                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.075716                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.075716                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.075716                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.075716                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.075716                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.075716                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 23394.139057                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 23394.139057                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 23394.139057                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 23394.139057                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 23394.139057                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 23394.139057                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          723                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               19                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    38.052632                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst          275                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          275                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst          275                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          275                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst          275                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          275                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst         2206                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2206                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst         2206                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2206                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst         2206                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2206                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     48173112                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     48173112                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     48173112                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     48173112                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     48173112                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     48173112                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.067324                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.067324                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.067324                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.067324                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.067324                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.067324                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 21837.312783                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 21837.312783                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 21837.312783                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 21837.312783                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 21837.312783                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 21837.312783                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                        21                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       5     26.32%     26.32% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      1      5.26%     31.58% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      5.26%     36.84% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                     12     63.16%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                  19                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                       4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                   11                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               675940000     99.10%     99.10% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                 419000      0.06%     99.16% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 625500      0.09%     99.26% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31                5079500      0.74%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           682064000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::swpipl                   15     78.95%     78.95% # number of callpals executed
system.cpu2.kern.callpal::rdps                      2     10.53%     89.47% # number of callpals executed
system.cpu2.kern.callpal::rti                       2     10.53%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                    19                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements                7                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          327.275131                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                 37                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                7                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             5.285714                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   303.925758                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data    23.349373                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.593605                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.045604                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.639209                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          351                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           68                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          283                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.685547                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses             5272                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses            5272                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data          892                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total            892                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data          232                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           232                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data           30                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           30                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            4                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data         1124                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            1124                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data         1124                       # number of overall hits
system.cpu2.dcache.overall_hits::total           1124                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data          116                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          116                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data            8                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data           10                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            7                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data          124                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           124                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data          124                       # number of overall misses
system.cpu2.dcache.overall_misses::total          124                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data      5633178                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      5633178                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data       454503                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total       454503                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data       239246                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total       239246                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data        84002                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        84002                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::switch_cpus2.data        14500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        14500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data      6087681                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      6087681                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data      6087681                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      6087681                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data         1008                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         1008                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data          240                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total          240                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data           40                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           40                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data         1248                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total         1248                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data         1248                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total         1248                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.115079                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.115079                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.033333                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.033333                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.636364                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.636364                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.099359                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.099359                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.099359                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.099359                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 48561.879310                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 48561.879310                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 56812.875000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 56812.875000                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 23924.600000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 23924.600000                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data 12000.285714                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 12000.285714                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 49094.201613                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 49094.201613                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 49094.201613                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 49094.201613                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs           38                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets           47                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs           19                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets           47                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks            6                       # number of writebacks
system.cpu2.dcache.writebacks::total                6                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data           49                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total           49                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data            4                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data           50                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total           50                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data           50                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total           50                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data           67                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           67                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            7                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data            6                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data            7                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data           74                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           74                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data           74                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           74                       # number of overall MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data            2                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total            2                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data            2                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total            2                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data      3114271                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      3114271                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       342247                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       342247                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data       160252                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       160252                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data        74998                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        74998                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus2.data        13000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        13000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data      3456518                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      3456518                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data      3456518                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      3456518                       # number of overall MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data       447000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total       447000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data       447000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total       447000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.066468                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.066468                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.029167                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.029167                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.150000                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.150000                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.636364                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.636364                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.059295                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.059295                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.059295                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.059295                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 46481.656716                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 46481.656716                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 48892.428571                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 48892.428571                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 26708.666667                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26708.666667                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data        10714                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total        10714                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 46709.702703                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 46709.702703                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 46709.702703                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 46709.702703                       # average overall mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data       223500                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223500                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data       223500                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total       223500                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements              167                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs              11853                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              167                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            70.976048                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   451.100080                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst    60.899920                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.881055                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.118945                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          180                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          332                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses             2367                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses            2367                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          894                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            894                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          894                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             894                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          894                       # number of overall hits
system.cpu2.icache.overall_hits::total            894                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst          206                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          206                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst          206                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           206                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst          206                       # number of overall misses
system.cpu2.icache.overall_misses::total          206                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     10521134                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     10521134                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     10521134                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     10521134                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     10521134                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     10521134                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst         1100                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total         1100                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst         1100                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total         1100                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst         1100                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total         1100                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.187273                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.187273                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.187273                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.187273                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.187273                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.187273                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 51073.466019                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 51073.466019                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 51073.466019                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 51073.466019                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 51073.466019                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 51073.466019                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            7                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs            7                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           39                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           39                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           39                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           39                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           39                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           39                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst          167                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          167                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst          167                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          167                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst          167                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          167                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      8259592                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      8259592                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      8259592                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      8259592                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      8259592                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      8259592                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.151818                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.151818                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.151818                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.151818                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.151818                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.151818                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 49458.634731                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 49458.634731                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 49458.634731                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 49458.634731                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 49458.634731                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 49458.634731                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1224                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     252     49.22%     49.22% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      1      0.20%     49.41% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.20%     49.61% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    258     50.39%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 512                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      250     49.90%     49.90% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       1      0.20%     50.10% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.20%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     249     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  501                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               919161500     96.99%     96.99% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                 399500      0.04%     97.04% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 428000      0.05%     97.08% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               27657500      2.92%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           947646500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.992063                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.965116                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.978516                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    12                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    3      0.51%      0.51% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      9.03%      9.54% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  409     69.68%     79.22% # number of callpals executed
system.cpu3.kern.callpal::rdps                      3      0.51%     79.73% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.17%     79.90% # number of callpals executed
system.cpu3.kern.callpal::rti                     101     17.21%     97.10% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.56%     99.66% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.34%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   587                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              153                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 98                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 97                      
system.cpu3.kern.mode_good::user                   98                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.633987                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.776892                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel         817512500     84.05%     84.05% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user           155105500     15.95%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements            12270                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          491.742433                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             132119                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            12270                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.767645                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   164.510565                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   327.231868                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.321310                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.639125                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.960434                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          275                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          181                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           56                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           771839                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          771839                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        85104                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          85104                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        35677                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         35677                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1243                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1243                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1264                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1264                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       120781                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          120781                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       120781                       # number of overall hits
system.cpu3.dcache.overall_hits::total         120781                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        14953                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        14953                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data        51395                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        51395                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          204                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          204                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           26                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           26                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        66348                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         66348                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        66348                       # number of overall misses
system.cpu3.dcache.overall_misses::total        66348                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    539046970                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    539046970                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data   3583637465                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   3583637465                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data      4579248                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4579248                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data       147501                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       147501                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data        16000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        16000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   4122684435                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4122684435                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   4122684435                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4122684435                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       100057                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       100057                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        87072                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        87072                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1447                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1447                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1290                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1290                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       187129                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       187129                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       187129                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       187129                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.149445                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.149445                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.590259                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.590259                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.140981                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.140981                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.020155                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.020155                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.354558                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.354558                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.354558                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.354558                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 36049.419514                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 36049.419514                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 69727.356066                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 69727.356066                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 22447.294118                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 22447.294118                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  5673.115385                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  5673.115385                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 62137.282736                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 62137.282736                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 62137.282736                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 62137.282736                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       237342                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          319                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             4328                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    54.838725                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    45.571429                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8098                       # number of writebacks
system.cpu3.dcache.writebacks::total             8098                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         9424                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         9424                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data        44610                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        44610                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data           98                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           98                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        54034                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        54034                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        54034                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        54034                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5529                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5529                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data         6785                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         6785                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data          106                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          106                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data           26                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           26                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        12314                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        12314                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        12314                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        12314                       # number of overall MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data            5                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total            5                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data            5                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total            5                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    182444268                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    182444268                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data    537995236                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    537995236                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data      1942752                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1942752                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data       109999                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       109999                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    720439504                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    720439504                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    720439504                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    720439504                       # number of overall MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      1118000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      1118000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data      1118000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      1118000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.055259                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.055259                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.077924                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.077924                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.073255                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.073255                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.020155                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.020155                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.065805                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.065805                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.065805                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.065805                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 32997.697233                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 32997.697233                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 79291.854974                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 79291.854974                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 18327.849057                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18327.849057                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  4230.730769                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  4230.730769                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 58505.725516                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 58505.725516                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 58505.725516                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 58505.725516                       # average overall mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data       223600                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223600                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data       223600                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total       223600                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             5947                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.817520                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             108561                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5947                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            18.254750                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   194.199931                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   317.617589                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.379297                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.620347                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999644                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          428                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           201061                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          201061                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        90610                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          90610                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        90610                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           90610                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        90610                       # number of overall hits
system.cpu3.icache.overall_hits::total          90610                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         6945                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         6945                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         6945                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          6945                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         6945                       # number of overall misses
system.cpu3.icache.overall_misses::total         6945                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst    171674379                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    171674379                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst    171674379                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    171674379                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst    171674379                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    171674379                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        97555                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        97555                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        97555                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        97555                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        97555                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        97555                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.071191                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.071191                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.071191                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.071191                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.071191                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.071191                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 24719.133045                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 24719.133045                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 24719.133045                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 24719.133045                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 24719.133045                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 24719.133045                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          975                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               25                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           39                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst          994                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          994                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst          994                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          994                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst          994                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          994                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst         5951                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5951                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst         5951                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5951                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst         5951                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5951                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst    133447842                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    133447842                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst    133447842                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    133447842                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst    133447842                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    133447842                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.061001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.061001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.061001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.061001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.061001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.061001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 22424.439926                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 22424.439926                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 22424.439926                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 22424.439926                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 22424.439926                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 22424.439926                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  14                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 14                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                28000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               14000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     11196                       # number of replacements
system.l2.tags.tagsinuse                 16178.117335                       # Cycle average of tags in use
system.l2.tags.total_refs                       49113                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     11196                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.386656                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     8339.244232                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       770.231433                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data      1487.459401                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst       201.647803                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data       426.865221                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst      1001.300988                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data       480.713629                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst       525.525691                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data       218.450032                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   917.065181                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   497.910545                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   157.321392                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   164.155755                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst     9.925076                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data     6.038631                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   402.292365                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   571.969962                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.508987                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.047011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.090787                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.012308                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.026054                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.061115                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.029340                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.032076                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.013333                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.055973                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.030390                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.009602                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.010019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.000606                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.000369                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.024554                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.034910                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987434                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16056                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          293                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2815                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         9985                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2186                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          777                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.979980                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    710834                       # Number of tag accesses
system.l2.tags.data_accesses                   710834                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst         2275                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         1787                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst         1912                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          980                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst           83                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data           36                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst         5063                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         3967                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   16103                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            12703                       # number of Writeback hits
system.l2.Writeback_hits::total                 12703                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   12                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data         1687                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           53                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data         1192                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2932                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst         2275                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         3474                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         1912                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         1033                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst           83                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data           36                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         5063                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         5159                       # number of demand (read+write) hits
system.l2.demand_hits::total                    19035                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         2275                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         3474                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         1912                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         1033                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst           83                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data           36                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         5063                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         5159                       # number of overall hits
system.l2.overall_hits::total                   19035                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst         1207                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          667                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst          293                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          254                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           84                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst          884                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1546                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  4961                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 32                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                8                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data          313                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          535                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         5537                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6387                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst         1207                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          980                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst          293                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          789                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           84                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data           28                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          884                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         7083                       # number of demand (read+write) misses
system.l2.demand_misses::total                  11348                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         1207                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          980                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst          293                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          789                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           84                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data           28                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          884                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         7083                       # number of overall misses
system.l2.overall_misses::total                 11348                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst     99964500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     59309250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst     25752500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     23847250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      7181750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data      2684500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst     74181750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    135676750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       428598250                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data       126497                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data       156495                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data       224494                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       507486                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data        62498                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        62498                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data     25440998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data     43346250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data       196750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data    517479720                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     586463718                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst     99964500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     84750248                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst     25752500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     67193500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      7181750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data      2881250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst     74181750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    653156470                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1015061968                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst     99964500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     84750248                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst     25752500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     67193500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      7181750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data      2881250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst     74181750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    653156470                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1015061968                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst         3482                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         2454                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst         2205                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         1234                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst          167                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data           62                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst         5947                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5513                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               21064                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        12703                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             12703                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           18                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               44                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         2000                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          588                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data         6729                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9319                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         3482                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         4454                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         2205                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         1822                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst          167                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data           64                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         5947                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        12242                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                30383                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         3482                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         4454                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         2205                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         1822                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst          167                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data           64                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         5947                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        12242                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               30383                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.346640                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.271801                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.132880                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.205835                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.502994                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.419355                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.148646                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.280428                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.235520                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.727273                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.727273                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.600000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.156500                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.909864                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.822856                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.685374                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.346640                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.220027                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.132880                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.433041                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.502994                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.437500                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.148646                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.578582                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.373498                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.346640                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.220027                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.132880                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.433041                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.502994                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.437500                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.148646                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.578582                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.373498                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 82820.629660                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 88919.415292                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 87892.491468                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 93886.811024                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 85497.023810                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data       103250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 83916.006787                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 87759.864166                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 86393.519452                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data 15812.125000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data 13041.250000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data 28061.750000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 15858.937500                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data 20832.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  7812.250000                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 81281.143770                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 81021.028037                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data        98375                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 93458.500993                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91821.468295                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 82820.629660                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 86479.844898                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 87892.491468                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 85162.864385                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 85497.023810                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 102901.785714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 83916.006787                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 92214.664690                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89448.534367                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 82820.629660                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 86479.844898                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 87892.491468                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 85162.864385                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 85497.023810                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 102901.785714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 83916.006787                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 92214.664690                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89448.534367                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 6364                       # number of writebacks
system.l2.writebacks::total                      6364                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst           57                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data           12                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst           50                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data            8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst           58                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data           10                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst           41                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data            7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                243                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst           57                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data           12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst           50                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data            8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst           58                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data           10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst           41                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 243                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst           57                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data           12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst           50                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data            8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst           58                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data           10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst           41                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                243                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst         1150                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          655                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst          243                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          246                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst          843                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1539                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             4718                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data           12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            32                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            8                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data          313                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data          535                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data         5537                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6387                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst         1150                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          968                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst          243                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          781                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data           18                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst          843                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         7076                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             11105                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst         1150                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          968                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst          243                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          781                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data           18                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst          843                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         7076                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            11105                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data            3                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data            4                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data            2                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data            5                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total           14                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data            3                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data            4                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data            2                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data            5                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total           14                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst     80533000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     50096000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst     18517750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     19952750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2186750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data      1568000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst     60235500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    115926750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    349016500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data       145007                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data       213012                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data        75503                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data       149507                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       583029                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data        53003                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data        36002                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data        36002                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data        17501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       142508                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data     21545002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data     36697750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data       171750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data    449133280                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    507547782                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst     80533000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     71641002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst     18517750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     56650500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2186750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data      1739750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst     60235500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    565060030                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    856564282                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst     80533000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     71641002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst     18517750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     56650500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2186750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data      1739750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst     60235500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    565060030                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    856564282                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data       634000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data       844000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data       421000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      1053000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total      2952000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data       634000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data       844000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data       421000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data      1053000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total      2952000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.330270                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.266911                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.110204                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.199352                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.155689                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.258065                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.141752                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.279158                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.223984                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.727273                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.727273                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.600000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.156500                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.909864                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.822856                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.685374                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.330270                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.217333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.110204                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.428650                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.155689                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.281250                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.141752                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.578010                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.365500                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.330270                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.217333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.110204                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.428650                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.155689                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.281250                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.141752                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.578010                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.365500                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 70028.695652                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 76482.442748                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 76204.732510                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 81108.739837                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 84105.769231                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data        98000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 71453.736655                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 75326.023392                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 73975.519288                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18125.875000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data        17751                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18875.750000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18688.375000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18219.656250                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 17667.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data        18001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data        18001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data        17501                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 17813.500000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 68833.872204                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 68593.925234                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data        85875                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 81114.914213                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79465.755754                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 70028.695652                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 74009.299587                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 76204.732510                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 72535.851472                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 84105.769231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 96652.777778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 71453.736655                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 79855.855003                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77133.208645                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 70028.695652                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 74009.299587                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 76204.732510                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 72535.851472                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 84105.769231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 96652.777778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 71453.736655                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 79855.855003                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77133.208645                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 211333.333333                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data       211000                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data       210500                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data       210600                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 210857.142857                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 211333.333333                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data       211000                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data       210500                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data       210600                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 210857.142857                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                4718                       # Transaction distribution
system.membus.trans_dist::ReadResp               4717                       # Transaction distribution
system.membus.trans_dist::WriteReq                 14                       # Transaction distribution
system.membus.trans_dist::WriteResp                14                       # Transaction distribution
system.membus.trans_dist::Writeback              6364                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              189                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             71                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              81                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6353                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6346                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           28                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        28838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        28868                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  28868                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1115328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1115440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1115440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              186                       # Total snoops (count)
system.membus.snoop_fanout::samples             17709                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   17709    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               17709                       # Request fanout histogram
system.membus.reqLayer0.occupancy               30000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            46170500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.2                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           58493181                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              7.9                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups          61846                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted        50294                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         3832                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups        48977                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits          16448                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    33.583110                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS           3977                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect          154                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               48913                       # DTB read hits
system.switch_cpus0.dtb.read_misses               419                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           11183                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              31336                       # DTB write hits
system.switch_cpus0.dtb.write_misses               50                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  24                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses           5429                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               80249                       # DTB hits
system.switch_cpus0.dtb.data_misses               469                       # DTB misses
system.switch_cpus0.dtb.data_acv                   24                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           16612                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              12751                       # ITB hits
system.switch_cpus0.itb.fetch_misses              204                       # ITB misses
system.switch_cpus0.itb.fetch_acv                  12                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          12955                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  373005                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles       106308                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts                306406                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches              61846                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        20425                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               158950                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles           9770                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.MiscStallCycles          172                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles         3963                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles           43                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           34                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines            40410                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes         2654                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples       274355                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.116823                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.494506                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0          218814     79.76%     79.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1            4227      1.54%     81.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2            5660      2.06%     83.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3            3841      1.40%     84.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4            9690      3.53%     88.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5            2753      1.00%     89.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            3320      1.21%     90.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7            1509      0.55%     91.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8           24541      8.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total       274355                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.165805                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.821453                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles           85694                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       139099                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles            39500                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         5802                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles          4259                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved         3162                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          645                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts        260084                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2045                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles          4259                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles           89558                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          34192                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        74403                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles            41170                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        30772                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts        246419                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          200                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          2960                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents          3481                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents         19332                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands       167437                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups       310260                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups       310040                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups          198                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps       113105                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps           54332                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         5783                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          961                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            38624                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads        49544                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        34299                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         8345                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         3809                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded            222404                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         7080                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued           209134                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued          323                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined        64136                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined        33296                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4773                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples       274355                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.762275                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.467576                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0       191305     69.73%     69.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1        31779     11.58%     81.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2        16717      6.09%     87.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        12672      4.62%     92.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        11301      4.12%     96.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5         5381      1.96%     98.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6         3270      1.19%     99.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         1264      0.46%     99.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8          666      0.24%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total       274355                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            453      6.25%      6.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      6.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      6.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      6.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      6.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      6.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      6.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      6.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      6.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      6.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      6.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      6.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      6.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      6.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      6.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      6.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      6.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      6.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      6.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      6.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%      6.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%      6.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%      6.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%      6.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%      6.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%      6.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%      6.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%      6.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          4309     59.42%     65.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         2490     34.34%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu       121870     58.27%     58.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult          189      0.09%     58.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     58.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd           47      0.02%     58.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     58.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     58.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     58.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     58.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     58.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     58.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     58.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     58.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     58.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     58.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     58.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     58.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     58.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     58.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     58.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     58.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead        51566     24.66%     83.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        32141     15.37%     98.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess         3321      1.59%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total        209134                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.560673                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               7252                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.034676                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads       699549                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes       293542                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses       196030                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads          649                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes          398                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses          288                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses        216040                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses            346                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         2099                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        15017                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           51                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          335                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         5549                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked         6190                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles          4259                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          14906                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         8765                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts       233947                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1305                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts        49544                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        34299                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         5519                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           256                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         8460                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          335                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect          873                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         3271                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts         4144                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts       205244                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts        49480                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts         3890                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                 4463                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs               80930                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches           27876                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             31450                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.550245                       # Inst execution rate
system.switch_cpus0.iew.wb_sent                197685                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count               196318                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers            94332                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers           121767                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.526315                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.774693                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts        64915                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2307                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts         3803                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples       262820                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.640043                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.668001                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0       204522     77.82%     77.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1        26937     10.25%     88.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2         9737      3.70%     91.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3         4478      1.70%     93.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4         4263      1.62%     95.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5         1972      0.75%     95.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         2162      0.82%     96.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         1505      0.57%     97.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8         7244      2.76%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total       262820                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts       168216                       # Number of instructions committed
system.switch_cpus0.commit.committedOps        168216                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                 63277                       # Number of memory references committed
system.switch_cpus0.commit.loads                34527                       # Number of loads committed
system.switch_cpus0.commit.membars                976                       # Number of memory barriers committed
system.switch_cpus0.commit.branches             22855                       # Number of branches committed
system.switch_cpus0.commit.fp_insts               246                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts           162211                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls         2106                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass         2869      1.71%      1.71% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu        97296     57.84%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult          164      0.10%     59.64% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     59.64% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd           31      0.02%     59.66% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     59.66% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     59.66% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     59.66% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     59.66% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     59.66% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     59.66% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     59.66% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     59.66% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     59.66% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     59.66% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     59.66% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     59.66% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     59.66% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     59.66% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     59.66% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     59.66% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     59.66% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     59.66% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     59.66% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     59.66% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     59.66% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     59.66% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     59.66% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.66% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.66% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead        35503     21.11%     80.77% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite        29032     17.26%     98.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess         3321      1.97%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total       168216                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events         7244                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads              486001                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes             477900                       # The number of ROB writes
system.switch_cpus0.timesIdled                   1992                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  98650                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles              585077                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts             165347                       # Number of Instructions Simulated
system.switch_cpus0.committedOps               165347                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      2.255892                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.255892                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.443284                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.443284                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads          268271                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes         137805                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads              145                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes             102                       # number of floating regfile writes
system.switch_cpus0.misc_regfile_reads          12099                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2906                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups          52756                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted        44428                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         2407                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups        35603                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits          15641                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    43.931691                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS           3034                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect          147                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               36179                       # DTB read hits
system.switch_cpus1.dtb.read_misses              1019                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   18                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            3485                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              15505                       # DTB write hits
system.switch_cpus1.dtb.write_misses              188                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  18                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses           1255                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               51684                       # DTB hits
system.switch_cpus1.dtb.data_misses              1207                       # DTB misses
system.switch_cpus1.dtb.data_acv                   36                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            4740                       # DTB accesses
system.switch_cpus1.itb.fetch_hits               8307                       # ITB hits
system.switch_cpus1.itb.fetch_misses              338                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses           8645                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                  264881                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles        73907                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts                255458                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches              52756                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        18675                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               154913                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles           7812                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.MiscStallCycles          157                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles         5910                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles           43                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines            32767                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes         1493                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples       238867                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.069457                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.426185                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0          191858     80.32%     80.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1            2321      0.97%     81.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2            7179      3.01%     84.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3            2486      1.04%     85.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4            8042      3.37%     88.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5            1762      0.74%     89.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            5121      2.14%     91.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            1167      0.49%     92.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8           18931      7.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total       238867                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.199169                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.964426                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles           58620                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       138652                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles            33712                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         4314                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles          3568                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved         2077                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          350                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts        206074                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1134                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles          3568                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles           61868                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          21366                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        92430                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles            34892                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        24742                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts        191462                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents           309                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents           255                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         14540                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands       132223                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups       227420                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups       227176                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups          168                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps        97401                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps           34822                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        10091                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          824                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            34132                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads        35814                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        17320                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         5901                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         2408                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded            170904                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         6718                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued           165572                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued          451                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined        43015                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined        22363                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4723                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples       238867                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.693156                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.357511                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0       172580     72.25%     72.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1        22420      9.39%     81.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2        14001      5.86%     87.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        13362      5.59%     93.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        11181      4.68%     97.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5         2888      1.21%     98.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6         1520      0.64%     99.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7          540      0.23%     99.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8          375      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total       238867                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu             95      1.60%      1.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          4087     68.86%     70.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1753     29.54%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            6      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       102772     62.07%     62.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult          108      0.07%     62.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     62.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd           26      0.02%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            3      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead        40017     24.17%     86.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        16153      9.76%     96.08% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess         6487      3.92%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total        165572                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.625081                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               5935                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.035845                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads       575697                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes       220504                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses       152970                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads          700                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes          362                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses          304                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses        171128                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses            373                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads          664                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        11026                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          237                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         3133                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked         6547                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles          3568                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles           5971                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        12795                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts       181870                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1498                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts        35814                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        17320                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         5414                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           129                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        12668                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          237                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect          701                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         2527                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts         3228                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts       162550                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts        37777                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts         3022                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                 4248                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs               53668                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches           23712                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             15891                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.613672                       # Inst execution rate
system.switch_cpus1.iew.wb_sent                155257                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count               153274                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers            69296                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers            86448                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.578652                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.801592                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts        42583                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         1995                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts         2882                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples       230906                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.595147                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.604046                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0       179843     77.89%     77.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1        24801     10.74%     88.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        11417      4.94%     93.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3         2761      1.20%     94.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4         2006      0.87%     95.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5         1439      0.62%     96.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6         1001      0.43%     96.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7          824      0.36%     97.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8         6814      2.95%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total       230906                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       137423                       # Number of instructions committed
system.switch_cpus1.commit.committedOps        137423                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                 38975                       # Number of memory references committed
system.switch_cpus1.commit.loads                24788                       # Number of loads committed
system.switch_cpus1.commit.membars               1060                       # Number of memory barriers committed
system.switch_cpus1.commit.branches             20132                       # Number of branches committed
system.switch_cpus1.commit.fp_insts               296                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           131652                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls         1385                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass         2823      2.05%      2.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu        87948     64.00%     66.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult           92      0.07%     66.12% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     66.12% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd           25      0.02%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            3      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead        25848     18.81%     84.95% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite        14197     10.33%     95.28% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess         6487      4.72%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total       137423                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events         6814                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads              397426                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes             368099                       # The number of ROB writes
system.switch_cpus1.timesIdled                    903                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  26014                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles              686435                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts             134606                       # Number of Instructions Simulated
system.switch_cpus1.committedOps               134606                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.967825                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.967825                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.508175                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.508175                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads          202917                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes         111853                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads              154                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes             162                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads          15691                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          4400                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups           1978                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted         1471                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect          209                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups         1540                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits            249                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    16.168831                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS            166                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect           15                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                1119                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 8                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               8                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                344                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                1463                       # DTB hits
system.switch_cpus2.dtb.data_misses                 8                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               8                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                142                       # ITB hits
system.switch_cpus2.itb.fetch_misses                2                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses            144                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                   16167                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles         4797                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts                  8161                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches               1978                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches          415                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles                 3742                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles            476                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.MiscStallCycles           22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles           27                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.CacheLines             1100                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes          140                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples         8844                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.922773                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.339360                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0            7434     84.06%     84.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1              62      0.70%     84.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2             156      1.76%     86.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3             111      1.26%     87.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4             188      2.13%     89.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5              98      1.11%     91.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6              61      0.69%     91.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7              26      0.29%     91.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8             708      8.01%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total         8844                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.122348                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.504794                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles            3202                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles         4368                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles              965                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          106                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles           202                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved          118                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred           36                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts          6039                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts           69                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles           202                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles            3283                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles            708                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles         3385                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles              993                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles          272                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts          5458                       # Number of instructions processed by rename
system.switch_cpus2.rename.LQFullEvents           132                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents             4                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands         3963                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups         6226                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups         6224                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps         1523                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps            2440                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          189                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts           48                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts              734                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads         1414                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores          467                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          225                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores           41                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded              4640                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          276                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued             3894                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued           34                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined         2771                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined         1357                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          214                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples         8844                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.440299                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.105202                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0         7085     80.11%     80.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1          799      9.03%     89.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2          391      4.42%     93.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3          217      2.45%     96.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4          198      2.24%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5           88      1.00%     99.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6           39      0.44%     99.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7           20      0.23%     99.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8            7      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total         8844                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu              4      3.17%      3.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      3.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      3.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      3.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      3.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      3.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      3.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      3.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      3.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      3.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      3.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      3.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      3.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      3.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      3.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      3.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      3.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      3.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      3.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      3.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%      3.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%      3.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%      3.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%      3.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%      3.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%      3.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%      3.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%      3.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%      3.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead            91     72.22%     75.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite           31     24.60%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu         2205     56.63%     56.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult            6      0.15%     56.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     56.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     56.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     56.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     56.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     56.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     56.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     56.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     56.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     56.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     56.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     56.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     56.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     56.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     56.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     56.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     56.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     56.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     56.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     56.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     56.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     56.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     56.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     56.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     56.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     56.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     56.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead         1228     31.54%     88.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite          361      9.27%     97.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess           94      2.41%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total          3894                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.240861                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt                126                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.032357                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads        16792                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes         7697                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses         3455                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses          4020                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads           42                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads          904                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores          211                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           29                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles           202                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles            568                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles          138                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts         4965                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           83                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts         1414                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts          467                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          232                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents             3                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          140                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           11                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect           31                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect          184                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts          215                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts         3703                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts         1127                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts          191                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   49                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs                1474                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches             544                       # Number of branches executed
system.switch_cpus2.iew.exec_stores               347                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.229047                       # Inst execution rate
system.switch_cpus2.iew.wb_sent                  3534                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count                 3455                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers             1524                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers             1978                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.213707                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.770475                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts         2832                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls           62                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts          194                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples         8300                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.259880                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     0.955854                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0         7337     88.40%     88.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1          491      5.92%     94.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2          210      2.53%     96.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3           99      1.19%     98.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4           47      0.57%     98.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5           34      0.41%     99.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6           23      0.28%     99.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7           19      0.23%     99.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8           40      0.48%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total         8300                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts         2157                       # Number of instructions committed
system.switch_cpus2.commit.committedOps          2157                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                   766                       # Number of memory references committed
system.switch_cpus2.commit.loads                  510                       # Number of loads committed
system.switch_cpus2.commit.membars                 25                       # Number of memory barriers committed
system.switch_cpus2.commit.branches               343                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts             2055                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls           42                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass           13      0.60%      0.60% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu         1254     58.14%     58.74% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult            5      0.23%     58.97% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     58.97% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd            0      0.00%     58.97% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     58.97% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            0      0.00%     58.97% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     58.97% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            0      0.00%     58.97% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     58.97% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     58.97% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     58.97% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     58.97% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     58.97% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     58.97% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     58.97% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     58.97% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     58.97% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     58.97% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     58.97% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     58.97% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     58.97% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     58.97% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     58.97% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     58.97% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     58.97% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     58.97% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     58.97% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.97% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.97% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead          535     24.80%     83.77% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite          256     11.87%     95.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess           94      4.36%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total         2157                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events           40                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads               13221                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes              10524                       # The number of ROB writes
system.switch_cpus2.timesIdled                     91                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                   7323                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles              935299                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts               2144                       # Number of Instructions Simulated
system.switch_cpus2.committedOps                 2144                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      7.540578                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                7.540578                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.132616                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.132616                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads            4366                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes           2638                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads           9721                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes            80                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups         132863                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted       108585                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         7120                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups        88022                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits          51947                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    59.015928                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS           8322                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect          215                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits              117382                       # DTB read hits
system.switch_cpus3.dtb.read_misses              1774                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    2                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           46654                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              93943                       # DTB write hits
system.switch_cpus3.dtb.write_misses              946                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   8                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses          18928                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              211325                       # DTB hits
system.switch_cpus3.dtb.data_misses              2720                       # DTB misses
system.switch_cpus3.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           65582                       # DTB accesses
system.switch_cpus3.itb.fetch_hits              37589                       # ITB hits
system.switch_cpus3.itb.fetch_misses              583                       # ITB misses
system.switch_cpus3.itb.fetch_acv                  12                       # ITB acv
system.switch_cpus3.itb.fetch_accesses          38172                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                  972895                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles       208182                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts                766430                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             132863                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        60269                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               659803                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          18792                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.MiscStallCycles          374                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles        16864                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           54                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines            97556                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes         4296                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples       894673                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.856659                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.188285                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0          749372     83.76%     83.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1            9850      1.10%     84.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           17041      1.90%     86.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           11914      1.33%     88.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           29775      3.33%     91.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5            6779      0.76%     92.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           10004      1.12%     93.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            5767      0.64%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8           54171      6.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total       894673                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.136565                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.787783                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles          157276                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       616304                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles            87919                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        24571                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles          8602                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved         7179                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          813                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts        667059                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2579                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles          8602                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles          169395                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         282851                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       178079                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles            99787                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       155958                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts        636242                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          367                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         19614                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents          7348                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents        110749                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands       421494                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups       840156                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups       837195                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups         2632                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps       294148                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          127338                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        15610                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1949                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           152472                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       119865                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       101190                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        23765                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        13842                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded            585157                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        12794                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued           546420                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1219                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       153821                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined        93618                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         8303                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples       894673                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.610748                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.343520                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0       677352     75.71%     75.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1        83027      9.28%     84.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2        42598      4.76%     89.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        36381      4.07%     93.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        26284      2.94%     96.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        16259      1.82%     98.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6         8334      0.93%     99.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         2885      0.32%     99.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1553      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total       894673                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            802      4.17%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          9893     51.49%     55.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         8520     44.34%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass          454      0.08%      0.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       314120     57.49%     57.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult          545      0.10%     57.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     57.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd         1188      0.22%     57.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     57.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     57.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     57.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv          227      0.04%     57.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     57.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     57.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     57.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     57.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     57.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     57.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     57.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     57.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     57.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     57.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     57.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     57.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       124783     22.84%     80.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        96031     17.57%     98.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess         9072      1.66%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total        546420                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.561643                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              19215                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.035165                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      1999965                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes       748223                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses       513110                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads         7981                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes         4098                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses         3801                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses        561027                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses           4154                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         4921                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        35828                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           67                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          573                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        12721                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked        14001                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles          8602                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          83754                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       180833                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts       609667                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         2353                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       119865                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       101190                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         9849                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           944                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents       179548                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          573                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect         2223                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         6164                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts         8387                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts       538233                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       119670                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts         8186                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                11716                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              214741                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches           72434                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             95071                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.553228                       # Inst execution rate
system.switch_cpus3.iew.wb_sent                521860                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count               516911                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           254098                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers           347813                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.531312                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.730559                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts       149204                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         4491                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts         7550                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples       869548                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.521408                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.468995                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0       705577     81.14%     81.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1        73728      8.48%     89.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        29519      3.39%     93.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        13639      1.57%     94.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        16466      1.89%     96.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5         4963      0.57%     97.05% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         6041      0.69%     97.74% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         4139      0.48%     98.22% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        15476      1.78%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total       869548                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       453389                       # Number of instructions committed
system.switch_cpus3.commit.committedOps        453389                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                172506                       # Number of memory references committed
system.switch_cpus3.commit.loads                84037                       # Number of loads committed
system.switch_cpus3.commit.membars               2342                       # Number of memory barriers committed
system.switch_cpus3.commit.branches             59029                       # Number of branches committed
system.switch_cpus3.commit.fp_insts              3618                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           435815                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls         4290                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass         9718      2.14%      2.14% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu       257765     56.85%     59.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult          519      0.11%     59.11% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     59.11% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd         1172      0.26%     59.37% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     59.37% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     59.37% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     59.37% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv          227      0.05%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead        86379     19.05%     78.47% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite        88537     19.53%     98.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess         9072      2.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total       453389                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events        15476                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads             1448382                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            1230593                       # The number of ROB writes
system.switch_cpus3.timesIdled                   2786                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  78222                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles              511759                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts             444125                       # Number of Instructions Simulated
system.switch_cpus3.committedOps               444125                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      2.190588                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.190588                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.456498                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.456498                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads          729928                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes         348756                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads             2533                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes            2353                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads          17541                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          7537                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              21916                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             21915                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                14                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               14                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            12703                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             160                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            75                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            235                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9360                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9360                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         6965                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        12951                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         4411                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         5147                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          334                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side          168                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        11898                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        32810                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 74684                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       222848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       508376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       141120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       187616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        10688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side         4496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       380608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1301800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2757552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1075                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            44231                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   7                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  44231    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              44231                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           34825999                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5466904                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           7553744                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3372388                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           3352742                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            272408                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            127732                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           9106656                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          19506767                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             2.6                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.019687                       # Number of seconds simulated
sim_ticks                                 19687324500                       # Number of ticks simulated
final_tick                               2282419620500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                6226142                       # Simulator instruction rate (inst/s)
host_op_rate                                  6226140                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              987933056                       # Simulator tick rate (ticks/s)
host_mem_usage                                 748968                       # Number of bytes of host memory used
host_seconds                                    19.93                       # Real time elapsed on the host
sim_insts                                   124073169                       # Number of instructions simulated
sim_ops                                     124073169                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst         8320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data         9536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        71680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data        66496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       302528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data      5869376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst         9728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        22016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6359680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst         8320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        71680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       302528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst         9728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        392256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      6994496                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6994496                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst          130                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data          149                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         1120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         1039                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         4727                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data        91709                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          152                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data          344                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               99370                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        109289                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             109289                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst       422607                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data       484373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      3640921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data      3377605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     15366639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    298129693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst       494125                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data      1118283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             323034245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst       422607                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      3640921                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     15366639                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst       494125                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         19924292                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       355279154                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            355279154                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       355279154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst       422607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data       484373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      3640921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data      3377605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     15366639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    298129693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst       494125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data      1118283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            678313399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       99370                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     134441                       # Number of write requests accepted
system.mem_ctrls.readBursts                     99370                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   134441                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                6358464                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1216                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7569984                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6359680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8604224                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     19                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 16160                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          353                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7091                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        32                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   19688241500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 99370                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               134441                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   29955                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   25265                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   22802                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   21232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     41                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        27301                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    510.108201                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   318.614409                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   397.514591                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         6045     22.14%     22.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4227     15.48%     37.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2879     10.55%     48.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1431      5.24%     53.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1634      5.99%     59.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          919      3.37%     62.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1369      5.01%     67.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          748      2.74%     70.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8049     29.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        27301                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5362                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.528721                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.521596                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7             207      3.86%      3.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            861     16.06%     19.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          3452     64.38%     84.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           390      7.27%     91.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           204      3.80%     95.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           108      2.01%     97.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            55      1.03%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            38      0.71%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            15      0.28%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            11      0.21%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             9      0.17%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             1      0.02%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            2      0.04%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            4      0.07%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            3      0.06%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5362                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5362                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      22.059120                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.141317                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     48.378035                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31          5239     97.71%     97.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47            11      0.21%     97.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63             1      0.02%     97.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79             3      0.06%     97.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95             3      0.06%     98.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111            2      0.04%     98.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127            4      0.07%     98.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143            5      0.09%     98.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159           17      0.32%     98.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175           12      0.22%     98.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191            6      0.11%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207            7      0.13%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223            1      0.02%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-239            1      0.02%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303            1      0.02%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319            3      0.06%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335            7      0.13%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            5      0.09%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383            8      0.15%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399            1      0.02%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::400-415            2      0.04%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-495            2      0.04%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511            1      0.02%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::528-543            3      0.06%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            5      0.09%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-591            1      0.02%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-687            5      0.09%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::688-703            1      0.02%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-719            4      0.07%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-751            1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5362                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   2990390750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              4853222000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  496755000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     30099.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48849.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       322.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       384.51                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    323.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    437.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.45                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.21                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    89058                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  101260                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.64                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.61                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      84205.80                       # Average gap between requests
system.mem_ctrls.pageHitRate                    87.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                132012720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 72030750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               468655200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              424414080                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy           1382266080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           4382496585                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           8853677250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy            15715552665                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            742.585606                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  14575696993                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     657280000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    4450747507                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                135626400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 74002500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               477804600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              424407600                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy           1382266080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           4291771680                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           8933260500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy            15719139360                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            742.755083                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  14687869743                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     657280000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    4338490257                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      24                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       832                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     285     36.08%     36.08% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      4      0.51%     36.58% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     20      2.53%     39.11% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.13%     39.24% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    480     60.76%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 790                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      285     47.98%     47.98% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       4      0.67%     48.65% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      20      3.37%     52.02% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.17%     52.19% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     284     47.81%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  594                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             19576783500     99.30%     99.30% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                2413500      0.01%     99.31% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                6733500      0.03%     99.35% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 569000      0.00%     99.35% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              128057000      0.65%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         19714556500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.591667                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.751899                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                  741     91.71%     91.71% # number of callpals executed
system.cpu0.kern.callpal::rdps                     43      5.32%     97.03% # number of callpals executed
system.cpu0.kern.callpal::rti                      24      2.97%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   808                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               25                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements              273                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          488.028708                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs               3952                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              273                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            14.476190                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   488.028708                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.953181                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.953181                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          483                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          466                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.943359                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           137474                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          137474                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        22197                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          22197                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        10459                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         10459                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          407                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          407                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          235                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          235                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        32656                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           32656                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        32656                       # number of overall hits
system.cpu0.dcache.overall_hits::total          32656                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data          602                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          602                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          243                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          243                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           77                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           77                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           51                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           51                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          845                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           845                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data          845                       # number of overall misses
system.cpu0.dcache.overall_misses::total          845                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data     27363491                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     27363491                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      8540323                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      8540323                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data      1873492                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1873492                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data      1229032                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1229032                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data     35903814                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     35903814                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data     35903814                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     35903814                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        22799                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        22799                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        10702                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        10702                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          484                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          484                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          286                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          286                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        33501                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        33501                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        33501                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        33501                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.026405                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.026405                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.022706                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.022706                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.159091                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.159091                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.178322                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.178322                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.025223                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.025223                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.025223                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.025223                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 45454.303987                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 45454.303987                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 35145.362140                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 35145.362140                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 24331.064935                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 24331.064935                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data 24098.666667                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 24098.666667                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 42489.720710                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 42489.720710                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 42489.720710                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 42489.720710                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          382                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          105                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    27.285714                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets           35                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          123                       # number of writebacks
system.cpu0.dcache.writebacks::total              123                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data          283                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          283                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           90                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           90                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data           41                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           41                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data          373                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          373                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data          373                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          373                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          319                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          319                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          153                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          153                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data           36                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           36                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data           51                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           51                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          472                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          472                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          472                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          472                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data          335                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          335                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data          143                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          143                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data          478                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          478                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     13536755                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     13536755                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      5367684                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      5367684                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data      1071750                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1071750                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data      1152468                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1152468                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     18904439                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     18904439                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     18904439                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     18904439                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     75350502                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     75350502                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     31981001                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total     31981001                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data    107331503                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    107331503                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.013992                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.013992                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.014296                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.014296                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.074380                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.074380                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.178322                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.178322                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.014089                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.014089                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.014089                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.014089                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 42434.968652                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 42434.968652                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 35082.901961                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 35082.901961                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 29770.833333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 29770.833333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data 22597.411765                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 22597.411765                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 40051.777542                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 40051.777542                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 40051.777542                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 40051.777542                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 224926.871642                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 224926.871642                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 223643.363636                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223643.363636                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 224542.893305                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 224542.893305                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              870                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               8592                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              870                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             9.875862                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          452                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            56808                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           56808                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst        26977                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          26977                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst        26977                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           26977                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst        26977                       # number of overall hits
system.cpu0.icache.overall_hits::total          26977                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst          992                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          992                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst          992                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           992                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst          992                       # number of overall misses
system.cpu0.icache.overall_misses::total          992                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     26800687                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     26800687                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     26800687                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     26800687                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     26800687                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     26800687                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst        27969                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        27969                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst        27969                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        27969                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst        27969                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        27969                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.035468                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.035468                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.035468                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.035468                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.035468                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.035468                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 27016.821573                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 27016.821573                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 27016.821573                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 27016.821573                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 27016.821573                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 27016.821573                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst          122                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          122                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst          122                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          122                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst          122                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          122                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst          870                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          870                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst          870                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          870                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst          870                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          870                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     22080048                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     22080048                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     22080048                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     22080048                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     22080048                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     22080048                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.031106                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.031106                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.031106                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.031106                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.031106                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.031106                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 25379.365517                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 25379.365517                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 25379.365517                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 25379.365517                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 25379.365517                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 25379.365517                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      22                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      1104                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     283     37.94%     37.94% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     20      2.68%     40.62% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.13%     40.75% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    442     59.25%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 746                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      283     48.29%     48.29% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      20      3.41%     51.71% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.17%     51.88% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     282     48.12%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  586                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             19437959000     99.70%     99.70% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                6753000      0.03%     99.73% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                1299500      0.01%     99.74% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               50622000      0.26%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         19496633500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.638009                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.785523                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.13%      0.13% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   15      1.89%      2.02% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.25%      2.27% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  682     85.89%     88.16% # number of callpals executed
system.cpu1.kern.callpal::rdps                     40      5.04%     93.20% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.13%     93.32% # number of callpals executed
system.cpu1.kern.callpal::rti                      43      5.42%     98.74% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      1.13%     99.87% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.13%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   794                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               37                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 22                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 22                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 23                      
system.cpu1.kern.mode_good::user                   22                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.621622                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.045455                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.567901                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         124097000     47.29%     47.29% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           138317500     52.71%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      15                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements             5830                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          496.696459                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             158261                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             5830                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            27.145969                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   496.696459                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.970110                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.970110                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          485                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          475                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.947266                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           784747                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          784747                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       105126                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         105126                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        60460                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         60460                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          641                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          641                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          675                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          675                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       165586                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          165586                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       165586                       # number of overall hits
system.cpu1.dcache.overall_hits::total         165586                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        10800                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        10800                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data        16777                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        16777                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          166                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          166                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           50                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           50                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        27577                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         27577                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        27577                       # number of overall misses
system.cpu1.dcache.overall_misses::total        27577                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    307976468                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    307976468                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    331865644                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    331865644                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data      3435500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      3435500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data       790017                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       790017                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    639842112                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    639842112                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    639842112                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    639842112                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       115926                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       115926                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        77237                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        77237                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          807                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          807                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          725                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          725                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       193163                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       193163                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       193163                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       193163                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.093163                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.093163                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.217215                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.217215                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.205700                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.205700                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.068966                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.068966                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.142765                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.142765                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.142765                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.142765                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 28516.339630                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 28516.339630                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 19780.988496                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 19780.988496                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 20695.783133                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 20695.783133                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data 15800.340000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 15800.340000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 23202.020234                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 23202.020234                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 23202.020234                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 23202.020234                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        20323                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          233                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             1570                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    12.944586                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    46.600000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         4188                       # number of writebacks
system.cpu1.dcache.writebacks::total             4188                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7361                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7361                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data        14245                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        14245                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data           54                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           54                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        21606                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        21606                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        21606                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        21606                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3439                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3439                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data         2532                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         2532                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data          112                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          112                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data           50                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           50                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5971                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5971                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5971                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5971                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data           22                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total           22                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data           22                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total           22                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     93375754                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     93375754                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     52186651                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     52186651                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data      2231250                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2231250                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data       716483                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       716483                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    145562405                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    145562405                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    145562405                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    145562405                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data      4951000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total      4951000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data      4951000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      4951000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.029665                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.029665                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.032782                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.032782                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.138786                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.138786                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.068966                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.068966                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.030912                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.030912                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.030912                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.030912                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 27152.007560                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 27152.007560                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 20610.841627                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 20610.841627                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 19921.875000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19921.875000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data 14329.660000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 14329.660000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 24378.228940                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 24378.228940                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 24378.228940                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 24378.228940                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 225045.454545                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 225045.454545                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 225045.454545                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 225045.454545                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             4148                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.997250                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             118618                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4148                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            28.596432                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.997250                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999995                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          488                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           205311                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          205311                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst        95760                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          95760                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst        95760                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           95760                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst        95760                       # number of overall hits
system.cpu1.icache.overall_hits::total          95760                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         4820                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4820                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         4820                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4820                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         4820                       # number of overall misses
system.cpu1.icache.overall_misses::total         4820                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst    162564434                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    162564434                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst    162564434                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    162564434                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst    162564434                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    162564434                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       100580                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       100580                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       100580                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       100580                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       100580                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       100580                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.047922                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.047922                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.047922                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.047922                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.047922                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.047922                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 33727.060996                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 33727.060996                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 33727.060996                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 33727.060996                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 33727.060996                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 33727.060996                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          316                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    28.727273                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst          669                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          669                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst          669                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          669                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst          669                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          669                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst         4151                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4151                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst         4151                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4151                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst         4151                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4151                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst    132095306                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    132095306                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst    132095306                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    132095306                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst    132095306                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    132095306                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.041271                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.041271                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.041271                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.041271                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.041271                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.041271                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 31822.526138                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 31822.526138                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 31822.526138                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 31822.526138                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 31822.526138                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 31822.526138                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     127                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     12122                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    2960     42.12%     42.12% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     32      0.46%     42.58% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     20      0.28%     42.86% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.01%     42.88% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   4014     57.12%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                7027                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     2957     49.56%     49.56% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      32      0.54%     50.10% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      20      0.34%     50.44% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.02%     50.45% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    2956     49.55%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 5966                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             18911073500     95.94%     95.94% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               15356000      0.08%     96.02% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                8657500      0.04%     96.06% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 419500      0.00%     96.07% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              775538000      3.93%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         19711044500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.998986                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.736423                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.849011                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                         3      1.44%      1.44% # number of syscalls executed
system.cpu2.kern.syscall::4                         4      1.92%      3.37% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      0.48%      3.85% # number of syscalls executed
system.cpu2.kern.syscall::17                       89     42.79%     46.63% # number of syscalls executed
system.cpu2.kern.syscall::19                        3      1.44%     48.08% # number of syscalls executed
system.cpu2.kern.syscall::45                        2      0.96%     49.04% # number of syscalls executed
system.cpu2.kern.syscall::48                        1      0.48%     49.52% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      0.48%     50.00% # number of syscalls executed
system.cpu2.kern.syscall::59                        1      0.48%     50.48% # number of syscalls executed
system.cpu2.kern.syscall::71                      100     48.08%     98.56% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      0.48%     99.04% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      0.48%     99.52% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      0.48%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   208                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    4      0.04%      0.04% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  189      2.11%      2.15% # number of callpals executed
system.cpu2.kern.callpal::tbi                       7      0.08%      2.23% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 5911     65.96%     68.19% # number of callpals executed
system.cpu2.kern.callpal::rdps                    206      2.30%     70.49% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.01%     70.50% # number of callpals executed
system.cpu2.kern.callpal::rti                    1063     11.86%     82.36% # number of callpals executed
system.cpu2.kern.callpal::callsys                 226      2.52%     84.88% # number of callpals executed
system.cpu2.kern.callpal::imb                       2      0.02%     84.90% # number of callpals executed
system.cpu2.kern.callpal::rdunique               1352     15.09%     99.99% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.01%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  8962                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             1251                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               1009                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               1008                      
system.cpu2.kern.mode_good::user                 1009                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.805755                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.892478                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       20344053500     94.87%     94.87% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user          1099525500      5.13%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     189                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements           136525                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          509.960304                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            1118345                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           136525                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             8.191503                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     5.019919                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   504.940384                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.009805                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.986212                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.996016                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          462                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          8112012                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         8112012                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       640174                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         640174                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       443829                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        443829                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        13131                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        13131                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        14069                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        14069                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1084003                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1084003                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1084003                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1084003                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       127988                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       127988                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       752809                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       752809                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         1715                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1715                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           70                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           70                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       880797                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        880797                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       880797                       # number of overall misses
system.cpu2.dcache.overall_misses::total       880797                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2028126753                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2028126753                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data  60565071036                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  60565071036                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data     25653999                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     25653999                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data       481504                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       481504                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  62593197789                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  62593197789                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  62593197789                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  62593197789                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       768162                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       768162                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      1196638                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1196638                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        14846                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        14846                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        14139                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        14139                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1964800                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1964800                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1964800                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1964800                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.166616                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.166616                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.629103                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.629103                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.115519                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.115519                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.004951                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.004951                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.448288                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.448288                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.448288                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.448288                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 15846.225841                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 15846.225841                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 80452.108086                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 80452.108086                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 14958.600000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 14958.600000                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data  6878.628571                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6878.628571                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 71064.272232                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 71064.272232                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 71064.272232                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 71064.272232                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      3952730                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          139                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            57182                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    69.125424                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          139                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       122735                       # number of writebacks
system.cpu2.dcache.writebacks::total           122735                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        89799                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        89799                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data       655087                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       655087                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data          594                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          594                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       744886                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       744886                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       744886                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       744886                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        38189                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        38189                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data        97722                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        97722                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data         1121                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1121                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data           70                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           70                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data       135911                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       135911                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data       135911                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       135911                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus2.data          330                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total          330                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data          574                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total          574                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data          904                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total          904                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    651495513                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    651495513                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data   9210236581                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   9210236581                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data     15715251                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     15715251                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data       376496                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       376496                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   9861732094                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   9861732094                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   9861732094                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   9861732094                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     54301500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     54301500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data     95777500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total     95777500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data    150079000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    150079000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.049715                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.049715                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.081664                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.081664                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.075509                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.075509                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.004951                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.004951                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.069173                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.069173                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.069173                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.069173                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 17059.768860                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 17059.768860                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 94249.366376                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 94249.366376                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 14018.957181                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14018.957181                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  5378.514286                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5378.514286                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 72560.220247                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 72560.220247                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 72560.220247                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 72560.220247                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data       164550                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total       164550                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 166859.756098                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total 166859.756098                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 166016.592920                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 166016.592920                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            76079                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.993915                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             742332                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            76079                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs             9.757384                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     4.089768                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   507.904146                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.007988                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.992000                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999988                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          249                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          136                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          1768591                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         1768591                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       764505                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         764505                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       764505                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          764505                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       764505                       # number of overall hits
system.cpu2.icache.overall_hits::total         764505                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        81737                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        81737                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        81737                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         81737                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        81737                       # number of overall misses
system.cpu2.icache.overall_misses::total        81737                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst   1457838432                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1457838432                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst   1457838432                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1457838432                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst   1457838432                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1457838432                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       846242                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       846242                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       846242                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       846242                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       846242                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       846242                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.096588                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.096588                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.096588                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.096588                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.096588                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.096588                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 17835.722280                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 17835.722280                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 17835.722280                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 17835.722280                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 17835.722280                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 17835.722280                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1512                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               54                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           28                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst         5630                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         5630                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst         5630                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         5630                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst         5630                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         5630                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst        76107                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        76107                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst        76107                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        76107                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst        76107                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        76107                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst   1222231798                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1222231798                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst   1222231798                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1222231798                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst   1222231798                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1222231798                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.089935                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.089935                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.089935                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.089935                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.089935                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.089935                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 16059.387415                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 16059.387415                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 16059.387415                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 16059.387415                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 16059.387415                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 16059.387415                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      25                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                       525                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     152     31.93%     31.93% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     20      4.20%     36.13% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      0.63%     36.76% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    301     63.24%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 476                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      152     46.63%     46.63% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      20      6.13%     52.76% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      0.92%     53.68% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     151     46.32%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  326                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             19480136500     99.76%     99.76% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                6763500      0.03%     99.80% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                1711500      0.01%     99.81% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               37457000      0.19%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         19526068500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.501661                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.684874                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpctx                    3      0.60%      0.60% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  432     86.40%     87.00% # number of callpals executed
system.cpu3.kern.callpal::rdps                     43      8.60%     95.60% # number of callpals executed
system.cpu3.kern.callpal::rti                      22      4.40%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   500                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel               25                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements              650                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          457.631493                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               4481                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              650                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             6.893846                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   457.631493                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.893812                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.893812                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          455                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          446                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.888672                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            91514                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           91514                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        13590                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          13590                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data         6123                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          6123                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          130                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          130                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           85                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           85                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data        19713                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           19713                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data        19713                       # number of overall hits
system.cpu3.dcache.overall_hits::total          19713                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1087                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1087                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         1544                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         1544                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           41                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           41                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           45                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           45                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         2631                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          2631                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         2631                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2631                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data     34408737                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     34408737                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    104173747                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    104173747                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data       684498                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total       684498                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data       766018                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       766018                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    138582484                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    138582484                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    138582484                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    138582484                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        14677                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        14677                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data         7667                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         7667                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          130                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          130                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data        22344                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        22344                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data        22344                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        22344                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.074061                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.074061                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.201383                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.201383                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.239766                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.239766                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.346154                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.346154                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.117750                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.117750                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.117750                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.117750                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 31654.771849                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 31654.771849                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 67470.043394                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 67470.043394                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 16695.073171                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 16695.073171                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data 17022.622222                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 17022.622222                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 52672.931965                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 52672.931965                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 52672.931965                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 52672.931965                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         6236                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          146                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               91                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    68.527473                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    36.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          372                       # number of writebacks
system.cpu3.dcache.writebacks::total              372                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data          420                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          420                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         1220                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         1220                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data            5                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1640                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1640                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1640                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1640                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          667                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          667                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          324                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          324                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data           36                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           36                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data           45                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           45                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          991                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          991                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          991                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          991                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data           35                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total           35                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data           39                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total           39                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     19798507                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     19798507                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     19196214                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     19196214                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data       595501                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       595501                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data       698482                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       698482                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     38994721                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     38994721                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     38994721                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     38994721                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus3.data       619000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       619000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      6978500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      6978500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data      7597500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      7597500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.045445                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.045445                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.042259                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.042259                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.210526                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.210526                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.346154                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.346154                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.044352                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.044352                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.044352                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.044352                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 29682.919040                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 29682.919040                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 59247.574074                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 59247.574074                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 16541.694444                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16541.694444                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data 15521.822222                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 15521.822222                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 39348.860747                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 39348.860747                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 39348.860747                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 39348.860747                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data       154750                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total       154750                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 199385.714286                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total 199385.714286                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 194807.692308                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 194807.692308                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             1616                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              12098                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1616                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs             7.486386                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          490                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            29350                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           29350                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        12044                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          12044                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        12044                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           12044                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        12044                       # number of overall hits
system.cpu3.icache.overall_hits::total          12044                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         1823                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1823                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         1823                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1823                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         1823                       # number of overall misses
system.cpu3.icache.overall_misses::total         1823                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     40107439                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     40107439                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     40107439                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     40107439                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     40107439                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     40107439                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        13867                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        13867                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        13867                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        13867                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        13867                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        13867                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.131463                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.131463                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.131463                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.131463                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.131463                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.131463                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 22000.789358                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 22000.789358                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 22000.789358                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 22000.789358                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 22000.789358                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 22000.789358                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          115                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    57.500000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst          207                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          207                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst          207                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          207                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst          207                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          207                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst         1616                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         1616                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst         1616                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         1616                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst         1616                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         1616                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     32665802                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     32665802                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     32665802                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     32665802                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     32665802                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     32665802                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.116536                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.116536                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.116536                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.116536                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.116536                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.116536                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 20213.986386                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 20213.986386                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 20213.986386                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 20213.986386                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 20213.986386                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 20213.986386                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 192                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1609728                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        201                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  736                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 736                       # Transaction distribution
system.iobus.trans_dist::WriteReq               25926                       # Transaction distribution
system.iobus.trans_dist::WriteResp                774                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        25152                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          380                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           30                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          884                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1536                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2886                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        50438                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        50438                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   53324                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1520                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           43                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          442                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3093                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1610264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1610264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1613357                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               344000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                42000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               26000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              557000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1248000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           147200962                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.7                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2112000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            25286036                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iocache.tags.replacements                25219                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                25219                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               226971                       # Number of tag accesses
system.iocache.tags.data_accesses              226971                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           67                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               67                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide        25152                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total        25152                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           67                       # number of demand (read+write) misses
system.iocache.demand_misses::total                67                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           67                       # number of overall misses
system.iocache.overall_misses::total               67                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      8301936                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      8301936                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide   5390430990                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total   5390430990                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      8301936                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      8301936                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      8301936                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      8301936                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           67                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             67                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        25152                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        25152                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           67                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              67                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           67                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             67                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 123909.492537                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 123909.492537                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 214314.209208                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 214314.209208                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 123909.492537                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 123909.492537                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 123909.492537                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 123909.492537                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs         46590                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                 6455                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     7.217661                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           25152                       # number of writebacks
system.iocache.writebacks::total                25152                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide           67                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           67                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        25152                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        25152                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           67                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           67                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           67                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           67                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      4754000                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4754000                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   4082518998                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   4082518998                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      4754000                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      4754000                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      4754000                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      4754000                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 70955.223881                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 70955.223881                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 162313.891460                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 162313.891460                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 70955.223881                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 70955.223881                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 70955.223881                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 70955.223881                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     99117                       # number of replacements
system.l2.tags.tagsinuse                 16158.868622                       # Cycle average of tags in use
system.l2.tags.total_refs                      482945                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     99117                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.872474                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     8742.627405                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       312.429388                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       259.451390                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        45.736934                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data        87.079866                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst       331.023564                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data       112.619511                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst       291.267783                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data        62.083895                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   292.518464                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   188.938158                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   836.732526                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   718.897695                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst  2169.828977                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  1140.522009                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   300.594389                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   266.516669                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.533608                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.019069                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.015836                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.002792                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.005315                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.020204                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.006874                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.017778                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.003789                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.017854                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.011532                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.051070                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.043878                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.132436                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.069612                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.018347                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.016267                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986259                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16223                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          189                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2052                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        13300                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          449                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          233                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.990173                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5848527                       # Number of tag accesses
system.l2.tags.data_accesses                  5848527                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst          716                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data          133                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst         2983                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         2357                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst        71342                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        35820                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst         1429                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          362                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  115142                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           127418                       # number of Writeback hits
system.l2.Writeback_hits::total                127418                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data           27                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   36                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 15                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data         2094                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data         8462                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           21                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10583                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst          716                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          139                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         2983                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4451                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst        71342                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        44282                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         1429                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          383                       # number of demand (read+write) hits
system.l2.demand_hits::total                   125725                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst          716                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          139                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         2983                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4451                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst        71342                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        44282                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         1429                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          383                       # number of overall hits
system.l2.overall_hits::total                  125725                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst          154                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          127                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst         1160                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          753                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst         4735                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         2683                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst          187                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          167                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  9966                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data          103                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           51                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           35                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data           51                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                240                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           34                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data           19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               76                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data           24                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          290                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data        89059                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          185                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               89558                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst          154                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          151                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         1160                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1043                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         4735                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        91742                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          187                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          352                       # number of demand (read+write) misses
system.l2.demand_misses::total                  99524                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst          154                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          151                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         1160                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1043                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         4735                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        91742                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          187                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          352                       # number of overall misses
system.l2.overall_misses::total                 99524                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst     13611500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     12535500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst     96458000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     65602000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst    395418250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    243453250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst     15984750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     15359500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       858422750                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data       217999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data       248993                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data       311491                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data       143496                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       921979                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data        94497                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data        93997                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       188494                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data      1867750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data     25236249                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data   9011320217                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data     16842249                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9055266465                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst     13611500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     14403250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst     96458000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     90838249                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst    395418250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   9254773467                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst     15984750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     32201749                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9913689215                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst     13611500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     14403250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst     96458000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     90838249                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst    395418250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   9254773467                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst     15984750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     32201749                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9913689215                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst          870                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data          260                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst         4143                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         3110                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst        76077                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        38503                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst         1616                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          529                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              125108                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       127418                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            127418                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          105                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           55                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data           62                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           54                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              276                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           35                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             91                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           30                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         2384                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data        97521                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          206                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            100141                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst          870                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          290                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         4143                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5494                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst        76077                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data       136024                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         1616                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          735                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               225249                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst          870                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          290                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         4143                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5494                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst        76077                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data       136024                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         1616                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          735                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              225249                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.177011                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.488462                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.279990                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.242122                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.062240                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.069683                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.115718                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.315690                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.079659                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.980952                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.927273                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.564516                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.944444                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.869565                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.971429                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.863636                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.307692                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.904762                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.835165                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.800000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.121644                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.913229                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.898058                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.894319                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.177011                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.520690                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.279990                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.189843                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.062240                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.674455                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.115718                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.478912                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.441840                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.177011                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.520690                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.279990                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.189843                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.062240                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.674455                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.115718                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.478912                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.441840                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 88386.363636                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 98704.724409                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 83153.448276                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 87120.849934                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 83509.662091                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 90739.191204                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 85479.946524                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 91973.053892                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 86135.134457                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  2116.495146                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  4882.215686                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data  8899.742857                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  2813.647059                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3841.579167                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  2779.323529                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data 23499.250000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2480.184211                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 77822.916667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 87021.548276                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 101183.712112                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 91039.183784                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101110.637408                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 88386.363636                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 95385.761589                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 83153.448276                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 87093.239693                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 83509.662091                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 100878.261505                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 85479.946524                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 91482.241477                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99611.040704                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 88386.363636                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 95385.761589                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 83153.448276                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 87093.239693                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 83509.662091                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 100878.261505                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 85479.946524                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 91482.241477                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99611.040704                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                84138                       # number of writebacks
system.l2.writebacks::total                     84138                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst           24                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst           40                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst           35                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data            6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                108                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst           24                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst           40                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst           35                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data            6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 108                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst           24                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst           40                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst           35                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data            6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                108                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst          130                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          126                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst         1120                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          751                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst         4735                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         2683                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst          152                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          161                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             9858                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data          103                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data           51                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data           35                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data           51                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           240                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data           34                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data           19                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data           19                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           76                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data           24                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data          290                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data        89059                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data          185                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          89558                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst          130                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          150                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst         1120                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1041                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst         4735                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        91742                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst          152                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          346                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             99416                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst          130                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          150                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst         1120                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1041                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst         4735                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        91742                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst          152                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          346                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            99416                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data          335                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus2.data          330                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          669                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data          143                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data           22                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data          574                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data           35                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          774                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data          478                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data           22                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data          904                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data           39                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         1443                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      9845250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     10881500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst     78753000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     56053000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst    336191250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    209900250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst     11087500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     12823500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    725535250                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data      1878067                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data       943028                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data       633026                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data       951534                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      4405655                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data       609532                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data       340017                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data        71504                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data       341018                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1362071                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data      1567750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data     21630251                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data   7914308283                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data     14557751                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7952064035                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      9845250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     12449250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst     78753000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     77683251                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst    336191250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   8124208533                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst     11087500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     27381251                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8677599285                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      9845250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     12449250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst     78753000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     77683251                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst    336191250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   8124208533                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst     11087500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     27381251                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8677599285                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     70657500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     49681500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus3.data       563000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    120902000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     30119500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data      4647500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data     88305500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      6490500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    129563000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data    100777000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data      4647500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data    137987000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data      7053500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    250465000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.149425                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.484615                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.270336                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.241479                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.062240                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.069683                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.094059                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.304348                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.078796                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.980952                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.927273                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.564516                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.944444                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.869565                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.971429                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.863636                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.307692                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.904762                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.835165                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.800000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.121644                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.913229                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.898058                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.894319                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.149425                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.517241                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.270336                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.189479                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.062240                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.674455                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.094059                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.470748                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.441360                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.149425                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.517241                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.270336                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.189479                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.062240                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.674455                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.094059                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.470748                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.441360                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 75732.692308                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 86361.111111                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 70315.178571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 74637.816245                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 71001.319958                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 78233.414089                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 72944.078947                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 79649.068323                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 73598.625482                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18233.660194                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18490.745098                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18086.457143                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18657.529412                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18356.895833                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 17927.411765                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 17895.631579                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data        17876                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 17948.315789                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 17921.986842                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 65322.916667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 74587.072414                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 88865.901066                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 78690.545946                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88792.336084                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 75732.692308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data        82995                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 70315.178571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 74623.680115                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 71001.319958                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 88554.953380                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 72944.078947                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 79136.563584                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87285.741581                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 75732.692308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data        82995                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 70315.178571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 74623.680115                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 71001.319958                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 88554.953380                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 72944.078947                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 79136.563584                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87285.741581                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210917.910448                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data       150550                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data       140750                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 180720.478326                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210625.874126                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data       211250                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 153842.334495                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 185442.857143                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 167394.056848                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 210830.543933                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data       211250                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 152640.486726                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 180858.974359                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 173572.418572                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               10594                       # Transaction distribution
system.membus.trans_dist::ReadResp              10593                       # Transaction distribution
system.membus.trans_dist::WriteReq                774                       # Transaction distribution
system.membus.trans_dist::WriteResp               774                       # Transaction distribution
system.membus.trans_dist::Writeback            109289                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        25152                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        25152                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              490                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            200                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             353                       # Transaction distribution
system.membus.trans_dist::ReadExReq             89533                       # Transaction distribution
system.membus.trans_dist::ReadExResp            89521                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        75523                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        75523                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2886                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       283940                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       286828                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 362351                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      3219456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      3219456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         3093                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     11744448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     11747541                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14966997                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              424                       # Total snoops (count)
system.membus.snoop_fanout::samples            236064                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  236064    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              236064                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2595498                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           798677644                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           25522964                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy          522197988                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.7                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups          64216                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted        52531                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect          893                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups        50272                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits          11979                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    23.828374                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS           4997                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect           57                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               25145                       # DTB read hits
system.switch_cpus0.dtb.read_misses                71                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses              71                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              12334                       # DTB write hits
system.switch_cpus0.dtb.write_misses               18                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses             18                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               37479                       # DTB hits
system.switch_cpus0.dtb.data_misses                89                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses              89                       # DTB accesses
system.switch_cpus0.itb.fetch_hits               5272                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses           5272                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  382738                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles        48578                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts                196054                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches              64216                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        16976                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               315002                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles           3922                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.MiscStallCycles          325                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingQuiesceStallCycles          562                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.CacheLines            27969                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes          612                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples       366428                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.535041                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.790339                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0          329406     89.90%     89.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1            2910      0.79%     90.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2            4507      1.23%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3            3786      1.03%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4            4899      1.34%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5            2373      0.65%     94.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            2828      0.77%     95.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7            1409      0.38%     96.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8           14310      3.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total       366428                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.167781                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.512241                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles           35628                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       301173                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles            24524                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         3217                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles          1886                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved         2884                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred           76                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts        149652                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts          289                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles          1886                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles           37607                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         103424                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       189383                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles            25805                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles         8323                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts        139008                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents          3388                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents           159                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents            28                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands        97086                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups       160969                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups       160945                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps        79442                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps           17643                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         5695                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          366                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            28712                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads        27600                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        13671                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        11199                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         5149                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded            125874                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         9023                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued           120789                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued          329                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined        27874                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined        12067                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6581                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples       366428                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.329639                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.014489                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0       313255     85.49%     85.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1        25004      6.82%     92.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2        10948      2.99%     95.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3         5798      1.58%     96.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4         5853      1.60%     98.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5         2436      0.66%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6         1686      0.46%     99.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7          797      0.22%     99.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8          651      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total       366428                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            693     19.18%     19.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     19.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     19.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     19.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     19.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     19.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     19.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     19.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     19.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     19.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     19.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     19.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     19.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     19.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     19.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     19.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     19.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     19.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     19.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     19.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     19.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     19.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     19.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     19.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     19.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     19.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     19.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     19.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          1718     47.55%     66.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1202     33.27%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu        77687     64.32%     64.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult          210      0.17%     64.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     64.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     64.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     64.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     64.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     64.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     64.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     64.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     64.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     64.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     64.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     64.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     64.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     64.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     64.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     64.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     64.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     64.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     64.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead        26803     22.19%     86.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        12706     10.52%     97.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess         3383      2.80%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total        120789                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.315592                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               3613                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.029912                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads       611947                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes       163024                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses       117764                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses        124402                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         1165                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads         5762                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          257                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         2515                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          336                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked           51                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles          1886                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         101530                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles          656                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts       136274                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          646                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts        27600                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        13671                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         7282                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           362                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          176                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          257                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect          427                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         1341                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts         1768                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts       118910                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts        25232                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts         1878                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                 1377                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs               37605                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches           19829                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             12373                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.310683                       # Inst execution rate
system.switch_cpus0.iew.wb_sent                118396                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count               117764                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers            61066                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers            81287                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.307688                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.751239                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts        28637                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2442                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts         1650                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples       361487                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.297563                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.136316                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0       321714     89.00%     89.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1        18295      5.06%     94.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2         7118      1.97%     96.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3         4361      1.21%     97.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4         2516      0.70%     97.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5         1989      0.55%     98.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6          650      0.18%     98.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7          710      0.20%     98.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8         4134      1.14%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total       361487                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts       107565                       # Number of instructions committed
system.switch_cpus0.commit.committedOps        107565                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                 32994                       # Number of memory references committed
system.switch_cpus0.commit.loads                21838                       # Number of loads committed
system.switch_cpus0.commit.membars               1235                       # Number of memory barriers committed
system.switch_cpus0.commit.branches             17942                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts           103239                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls         4311                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass          542      0.50%      0.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu        69200     64.33%     64.84% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult          172      0.16%     65.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     65.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd            0      0.00%     65.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     65.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     65.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     65.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     65.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     65.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     65.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     65.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     65.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     65.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     65.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     65.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     65.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     65.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     65.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     65.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     65.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     65.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     65.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     65.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     65.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     65.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     65.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     65.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead        23073     21.45%     86.45% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite        11196     10.41%     96.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess         3382      3.14%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total       107565                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events         4134                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads              493205                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes             277328                       # The number of ROB writes
system.switch_cpus0.timesIdled                    461                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  16310                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles            39046357                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts             107023                       # Number of Instructions Simulated
system.switch_cpus0.committedOps               107023                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      3.576222                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                3.576222                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.279625                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.279625                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads          144345                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes          87584                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads         132114                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2561                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups         116284                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted        88373                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         5240                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups        83628                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits          56006                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    66.970393                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS          10278                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect          184                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits              134364                       # DTB read hits
system.switch_cpus1.dtb.read_misses               711                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    2                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           86766                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              82286                       # DTB write hits
system.switch_cpus1.dtb.write_misses              120                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  31                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          49378                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              216650                       # DTB hits
system.switch_cpus1.dtb.data_misses               831                       # DTB misses
system.switch_cpus1.dtb.data_acv                   33                       # DTB access violations
system.switch_cpus1.dtb.data_accesses          136144                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              65509                       # ITB hits
system.switch_cpus1.itb.fetch_misses             1156                       # ITB misses
system.switch_cpus1.itb.fetch_acv                  12                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          66665                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                  610244                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles       180809                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts                719720                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             116284                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        66284                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               257154                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          13892                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.MiscStallCycles          418                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles        55869                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles          498                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines           100580                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes         3139                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples       501707                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.434542                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.659332                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0          360498     71.85%     71.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           13397      2.67%     74.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           16208      3.23%     77.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           15043      3.00%     80.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           21723      4.33%     85.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           10343      2.06%     87.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            9977      1.99%     89.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            5835      1.16%     90.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8           48683      9.70%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total       501707                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.190553                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.179397                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles          160053                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       207590                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           118876                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         8856                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles          6332                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved         8420                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          628                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts        675985                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2088                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles          6332                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles          165860                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          39169                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       124567                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           121533                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        44246                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts        658230                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          210                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          6375                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents          4852                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         24105                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands       458343                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups       844917                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups       844503                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups          365                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps       376782                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps           81569                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         8891                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1090                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            57562                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       137402                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        86871                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        18594                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        11974                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded            614923                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        10887                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued           591813                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued          515                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined        97392                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined        52189                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         7779                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples       501707                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.179599                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.744533                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0       284119     56.63%     56.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1        66152     13.19%     69.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2        49988      9.96%     79.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        39529      7.88%     87.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        29477      5.88%     93.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        14891      2.97%     96.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        10525      2.10%     98.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         4623      0.92%     99.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         2403      0.48%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total       501707                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           1356      9.81%      9.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      9.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      9.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      9.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      9.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      9.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      9.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      9.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      9.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      9.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      9.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      9.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      9.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      9.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      9.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      9.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      9.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      9.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      9.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      9.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      9.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      9.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      9.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      9.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      9.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      9.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      9.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      9.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          7897     57.12%     66.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         4573     33.08%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            6      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       363686     61.45%     61.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult          334      0.06%     61.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     61.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd           55      0.01%     61.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     61.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     61.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     61.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            3      0.00%     61.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     61.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     61.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     61.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     61.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     61.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     61.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     61.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     61.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     61.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     61.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     61.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     61.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     61.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     61.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     61.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       138231     23.36%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        83744     14.15%     99.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess         5754      0.97%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total        591813                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.969797                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              13826                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.023362                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      1698538                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes       722960                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses       574817                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads         1137                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes          615                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses          504                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses        605028                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses            605                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        12543                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        21654                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           84                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          390                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         8843                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked         6176                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles          6332                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          17085                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7809                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts       638366                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1917                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       137402                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        86871                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9103                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           231                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents         7504                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          390                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect         2126                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         4173                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts         6299                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts       585723                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       135260                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts         6091                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                12556                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              217770                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches           84807                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             82510                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.959818                       # Inst execution rate
system.switch_cpus1.iew.wb_sent                577462                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count               575321                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           301198                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers           395487                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.942772                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.761588                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts        98697                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3108                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts         5730                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples       485274                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.109132                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.163603                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0       313335     64.57%     64.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1        77151     15.90%     80.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        23293      4.80%     85.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        14169      2.92%     88.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        12737      2.62%     90.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5         5857      1.21%     92.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6         6606      1.36%     93.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         4888      1.01%     94.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        27238      5.61%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total       485274                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       538233                       # Number of instructions committed
system.switch_cpus1.commit.committedOps        538233                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                193776                       # Number of memory references committed
system.switch_cpus1.commit.loads               115748                       # Number of loads committed
system.switch_cpus1.commit.membars               1195                       # Number of memory barriers committed
system.switch_cpus1.commit.branches             76970                       # Number of branches committed
system.switch_cpus1.commit.fp_insts               475                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           521443                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls         7539                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass         9817      1.82%      1.82% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu       327060     60.77%     62.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult          297      0.06%     62.64% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd           46      0.01%     62.65% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     62.65% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     62.65% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     62.65% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            3      0.00%     62.65% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     62.65% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     62.65% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     62.65% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     62.65% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     62.65% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     62.65% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     62.65% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     62.65% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     62.65% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     62.65% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.65% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     62.65% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.65% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.65% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.65% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.65% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.65% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.65% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     62.65% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.65% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.65% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead       116943     21.73%     84.38% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite        78313     14.55%     98.93% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess         5754      1.07%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total       538233                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events        27238                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads             1090915                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            1290371                       # The number of ROB writes
system.switch_cpus1.timesIdled                   2417                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 108537                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles            38381398                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts             528422                       # Number of Instructions Simulated
system.switch_cpus1.committedOps               528422                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.154842                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.154842                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.865919                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.865919                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads          775473                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes         413709                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads              320                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes             165                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads         131258                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          4381                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups        1104089                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted       905739                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect        30303                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups       662756                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits         368617                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    55.618810                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS          78652                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect         1599                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits              857668                       # DTB read hits
system.switch_cpus2.dtb.read_misses              4333                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   40                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses          335110                       # DTB read accesses
system.switch_cpus2.dtb.write_hits            1236110                       # DTB write hits
system.switch_cpus2.dtb.write_misses             5048                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  24                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses         271997                       # DTB write accesses
system.switch_cpus2.dtb.data_hits             2093778                       # DTB hits
system.switch_cpus2.dtb.data_misses              9381                       # DTB misses
system.switch_cpus2.dtb.data_acv                   64                       # DTB access violations
system.switch_cpus2.dtb.data_accesses          607107                       # DTB accesses
system.switch_cpus2.itb.fetch_hits             294576                       # ITB hits
system.switch_cpus2.itb.fetch_misses             1411                       # ITB misses
system.switch_cpus2.itb.fetch_acv                  90                       # ITB acv
system.switch_cpus2.itb.fetch_accesses         295987                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                10439817                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles      2371423                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               6740275                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            1104089                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       447269                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              7389592                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          97014                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles                39                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles         2772                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles        27792                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles        19871                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           44                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines           846243                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        25610                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      9860040                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.683595                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.022403                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         8659720     87.83%     87.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           70917      0.72%     88.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           92937      0.94%     89.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           74037      0.75%     90.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          282101      2.86%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           49925      0.51%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           58989      0.60%     94.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           41902      0.42%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          529512      5.37%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      9860040                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.105758                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.645632                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         1726119                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      7150613                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           685977                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       252967                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         44364                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        63985                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         4205                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       6024978                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        13762                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         44364                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         1844106                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        3496406                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1954016                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           823242                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1697906                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       5843762                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         2590                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         38526                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents          9785                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents       1434316                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands      3417461                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      7514852                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      7383025                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups       119550                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps      2956001                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          461446                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts       163006                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17962                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          1690975                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       862530                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      1273348                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       118305                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        87314                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           5232555                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded       133057                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          5160192                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        10567                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       613926                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       289111                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved        86489                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      9860040                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.523344                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.333157                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      7924504     80.37%     80.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       767778      7.79%     88.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       322356      3.27%     91.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       275971      2.80%     94.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       203633      2.07%     96.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       188502      1.91%     98.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       100309      1.02%     99.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        55003      0.56%     99.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        21984      0.22%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      9860040                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          10964      5.65%      5.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      5.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      5.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            8      0.00%      5.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            3      0.00%      5.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      5.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            4      0.00%      5.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      5.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      5.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      5.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      5.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      5.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      5.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      5.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      5.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      5.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      5.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      5.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      5.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      5.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%      5.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%      5.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%      5.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%      5.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%      5.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%      5.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%      5.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%      5.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         65577     33.79%     39.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       117541     60.56%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass        22321      0.43%      0.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      2813747     54.53%     54.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult         7272      0.14%     55.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     55.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd        58232      1.13%     56.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp          218      0.00%     56.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt        33675      0.65%     56.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult          535      0.01%     56.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv        11164      0.22%     57.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     57.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     57.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     57.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     57.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     57.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     57.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     57.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     57.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     57.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     57.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     57.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     57.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       894918     17.34%     74.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      1248521     24.20%     98.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess        69589      1.35%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       5160192                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.494280                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             194097                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.037614                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     20033342                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      5804621                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      4863810                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads       351746                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes       178130                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses       175275                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       5155748                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses         176220                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        31354                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       121929                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          230                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         3268                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        60934                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          408                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked        76171                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         44364                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         250178                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles      3214118                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      5744600                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        11351                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       862530                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      1273348                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts       108757                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          2764                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents      3211193                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         3268                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        11820                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        29645                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        41465                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      5120177                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       865268                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        40015                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop               378988                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2107067                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          593983                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           1241799                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.490447                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               5057325                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              5039085                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          2020123                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          2582564                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.482679                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.782216                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts       629917                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        46568                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        38282                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      9750207                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.523236                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.544024                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      8111002     83.19%     83.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       661663      6.79%     89.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       256433      2.63%     92.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       143349      1.47%     94.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       201717      2.07%     96.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        53308      0.55%     96.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        47142      0.48%     97.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        63920      0.66%     97.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       211673      2.17%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      9750207                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      5101660                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       5101660                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1953009                       # Number of memory references committed
system.switch_cpus2.commit.loads               740595                       # Number of loads committed
system.switch_cpus2.commit.membars              19925                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            551019                       # Number of branches committed
system.switch_cpus2.commit.fp_insts            174672                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          4595585                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        58087                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass       372311      7.30%      7.30% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu      2575212     50.48%     57.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult         7064      0.14%     57.91% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     57.91% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd        57921      1.14%     59.05% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp          169      0.00%     59.05% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt        33644      0.66%     59.71% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult          460      0.01%     59.72% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv        11161      0.22%     59.94% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     59.94% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     59.94% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     59.94% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     59.94% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     59.94% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     59.94% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     59.94% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     59.94% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     59.94% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     59.94% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     59.94% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     59.94% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     59.94% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     59.94% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     59.94% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     59.94% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     59.94% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     59.94% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     59.94% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.94% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.94% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead       760520     14.91%     74.85% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite      1213609     23.79%     98.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess        69589      1.36%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total      5101660                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events       211673                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads            15228976                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           11573918                       # The number of ROB writes
system.switch_cpus2.timesIdled                  38301                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 579777                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles            28982557                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts            4751670                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              4751670                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      2.197084                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.197084                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.455149                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.455149                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         7038348                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        3059445                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads           118195                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes          116454                       # number of floating regfile writes
system.switch_cpus2.misc_regfile_reads         357977                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         78156                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups          18479                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted        13043                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         1512                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups        13974                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits           7251                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    51.889223                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS           1935                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect          112                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               15552                       # DTB read hits
system.switch_cpus3.dtb.read_misses               114                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses             155                       # DTB read accesses
system.switch_cpus3.dtb.write_hits               8794                       # DTB write hits
system.switch_cpus3.dtb.write_misses               19                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses             19                       # DTB write accesses
system.switch_cpus3.dtb.data_hits               24346                       # DTB hits
system.switch_cpus3.dtb.data_misses               133                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses             174                       # DTB accesses
system.switch_cpus3.itb.fetch_hits               1030                       # ITB hits
system.switch_cpus3.itb.fetch_misses              570                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses           1600                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                  163453                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles        43857                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts                 99158                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches              18479                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches         9186                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles                51876                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles           4282                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.MiscStallCycles          311                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles        42241                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles          632                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.CacheLines            13867                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes          983                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples       141058                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.702959                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.005303                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0          121861     86.39%     86.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1            1777      1.26%     87.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2            2373      1.68%     89.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3            1506      1.07%     90.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4            3215      2.28%     92.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5            1288      0.91%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            1169      0.83%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            1149      0.81%     95.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8            6720      4.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total       141058                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.113054                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.606645                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles           38820                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        83269                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles            15984                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         1087                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles          1898                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved         1448                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          246                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts         90597                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1041                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles          1898                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles           40173                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          15078                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        58490                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles            15685                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         9734                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts         86124                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           13                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents           274                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents           495                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents          5896                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands        59166                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups       104007                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups       103917                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups           66                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps        41606                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps           17560                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3114                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          208                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            12679                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads        17372                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores         9948                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         2947                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores         1758                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded             76753                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4501                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued            71427                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued          167                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined        23260                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined        10624                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         3531                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples       141058                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.506366                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.206871                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0       110279     78.18%     78.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1        13397      9.50%     87.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2         6446      4.57%     92.25% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3         4153      2.94%     95.19% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4         3525      2.50%     97.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5         1773      1.26%     98.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6          895      0.63%     99.58% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7          376      0.27%     99.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8          214      0.15%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total       141058                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu             99      5.82%      5.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      5.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      5.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      5.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      5.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      5.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      5.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      5.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      5.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      5.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      5.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      5.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      5.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      5.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      5.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      5.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      5.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      5.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      5.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      5.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%      5.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      5.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%      5.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      5.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      5.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      5.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%      5.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      5.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead           970     57.06%     62.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite          631     37.12%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu        43587     61.02%     61.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult          196      0.27%     61.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     61.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd           17      0.02%     61.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     61.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     61.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     61.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     61.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     61.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     61.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     61.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     61.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     61.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     61.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     61.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     61.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     61.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     61.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     61.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     61.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     61.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     61.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     61.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead        16385     22.94%     84.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite         9080     12.71%     96.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess         2162      3.03%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total         71427                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.436988                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               1700                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.023801                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads       285461                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes       104485                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses        68465                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads          318                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes          159                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses          147                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses         72956                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses            171                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads          647                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads         5300                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          135                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         2093                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          117                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles          1898                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          12707                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         2033                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts        82277                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          677                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts        17372                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts         9948                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         4109                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents            69                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents         1939                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          135                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect          542                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         1411                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts         1953                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts        69934                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts        15686                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts         1493                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                 1023                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs               24531                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches           10284                       # Number of branches executed
system.switch_cpus3.iew.exec_stores              8845                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.427854                       # Inst execution rate
system.switch_cpus3.iew.wb_sent                 69032                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count                68612                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers            31714                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers            42053                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.419766                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.754144                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts        23803                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          970                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts         1794                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples       136915                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.426476                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.280019                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0       113744     83.08%     83.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1        11275      8.24%     91.31% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2         3858      2.82%     94.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3         2721      1.99%     96.12% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4         1684      1.23%     97.35% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5          972      0.71%     98.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6          595      0.43%     98.49% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7          457      0.33%     98.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8         1609      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total       136915                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts        58391                       # Number of instructions committed
system.switch_cpus3.commit.committedOps         58391                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                 19927                       # Number of memory references committed
system.switch_cpus3.commit.loads                12072                       # Number of loads committed
system.switch_cpus3.commit.membars                262                       # Number of memory barriers committed
system.switch_cpus3.commit.branches              8348                       # Number of branches committed
system.switch_cpus3.commit.fp_insts               141                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts            56163                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls         1208                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass          397      0.68%      0.68% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu        35461     60.73%     61.41% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult          166      0.28%     61.69% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd           11      0.02%     61.71% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead        12334     21.12%     82.84% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite         7860     13.46%     96.30% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess         2162      3.70%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total        58391                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events         1609                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads              217153                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes             168541                       # The number of ROB writes
system.switch_cpus3.timesIdled                    897                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  22395                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles            38888684                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts              57994                       # Number of Instructions Simulated
system.switch_cpus3.committedOps                57994                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      2.818447                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.818447                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.354805                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.354805                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads           88507                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes          49728                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads               66                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes              68                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads         129140                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          1441                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq             127394                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            127325                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               774                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              774                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           127418                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq        25180                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             489                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           215                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            704                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           100250                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          100250                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1740                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         2068                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         8294                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        15936                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       152184                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       397745                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         3232                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         2333                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                583532                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        55680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        27113                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       265152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       619760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      4868928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     16562552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       103424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        71044                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               22573653                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           27244                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           381721                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            7.066140                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.248527                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                 356474     93.39%     93.39% # Request fanout histogram
system.tol2bus.snoop_fanout::8                  25247      6.61%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             381721                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          306042499                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1336952                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1100840                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           6455194                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           9206040                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         115205701                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         215478046                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           2466198                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           1540796                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.225419                       # Number of seconds simulated
sim_ticks                                225419268500                       # Number of ticks simulated
final_tick                               2507838889000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 579983                       # Simulator instruction rate (inst/s)
host_op_rate                                   579983                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               40614474                       # Simulator tick rate (ticks/s)
host_mem_usage                                 758184                       # Number of bytes of host memory used
host_seconds                                  5550.22                       # Real time elapsed on the host
sim_insts                                  3219033163                       # Number of instructions simulated
sim_ops                                    3219033163                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst      1113024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data      9586752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       740416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data      6990336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst      1916032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     24913088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst      1408768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data     10832448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           57500864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst      1113024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       740416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst      1916032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst      1408768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5178240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     27126720                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        27126720                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst        17391                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data       149793                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst        11569                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data       109224                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst        29938                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       389267                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst        22012                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data       169257                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              898451                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        423855                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             423855                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      4937573                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     42528538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      3284617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     31010375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      8499859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    110518893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      6249546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     48054668                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             255084068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      4937573                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      3284617                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      8499859                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      6249546                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         22971594                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       120338959                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            120338959                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       120338959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      4937573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     42528538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      3284617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     31010375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      8499859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    110518893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      6249546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     48054668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            375423026                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      898451                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     470063                       # Number of write requests accepted
system.mem_ctrls.readBursts                    898451                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   470063                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               57471424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   29440                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                27878720                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                57500864                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             30084032                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    460                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 34465                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs         1374                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             64388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             60145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             56744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             50528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             53092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             55494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             49751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             56921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             52105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             51609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            54764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            53239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            56060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            65304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            58777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            59070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             28379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             27602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             26122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             25951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             25930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             27992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             25948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             28621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             25620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             25554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            26885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            26653                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            27509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            30446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            29257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            27136                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       650                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  225419247000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                898451                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               470063                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  468425                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  184696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  116952                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   90947                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   18460                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4817                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    3299                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1097                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     473                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    151                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  18362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  20836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  22187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  23016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  23261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  23565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  23914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  24208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  25207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  25597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  26870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  24243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  23983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  23706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2790                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       363034                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    235.102519                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   146.898183                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   265.583378                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       159985     44.07%     44.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        90617     24.96%     69.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        41927     11.55%     80.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        17461      4.81%     85.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        13837      3.81%     89.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8450      2.33%     91.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6754      1.86%     93.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1969      0.54%     93.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        22034      6.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       363034                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        25864                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.719340                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     27.036469                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          13238     51.18%     51.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         10355     40.04%     91.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          1577      6.10%     97.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          417      1.61%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          148      0.57%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           48      0.19%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           33      0.13%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255           15      0.06%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           14      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            4      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            5      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            4      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         25864                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        25864                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.842136                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.602653                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      8.806833                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31         25795     99.73%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47            22      0.09%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63            17      0.07%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79             5      0.02%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95             1      0.00%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111            3      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127            1      0.00%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143            2      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159            4      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175            3      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191            1      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207            2      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287            1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-431            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::432-447            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::464-479            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::688-703            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         25864                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  17110096833                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             33947428083                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 4489955000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19053.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37803.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       254.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       123.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    255.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    133.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.97                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.38                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.10                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   706960                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  263601                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                60.51                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     164718.26                       # Average gap between requests
system.mem_ctrls.pageHitRate                    72.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               1491966000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                814068750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              3956191200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1827632160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          16105586640                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          92080085130                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          67177802250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           183453332130                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            743.982042                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  96447519484                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    7527260000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  121444929516                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               1520195040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                829471500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              3993241200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1844033040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          16105586640                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          90490068135                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          68572570500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           183355166055                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            743.583853                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  98647958500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    7527260000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  119244532250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     132                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     91243                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    2049     31.25%     31.25% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    231      3.52%     34.78% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     84      1.28%     36.06% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   4192     63.94%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                6556                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     2049     47.22%     47.22% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     231      5.32%     52.55% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      84      1.94%     54.48% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    1975     45.52%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 4339                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            224261988000     99.50%     99.50% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              100492500      0.04%     99.54% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               53259500      0.02%     99.57% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              980178500      0.43%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        225395918500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.471135                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.661836                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         3     23.08%     23.08% # number of syscalls executed
system.cpu0.kern.syscall::3                         6     46.15%     69.23% # number of syscalls executed
system.cpu0.kern.syscall::71                        1      7.69%     76.92% # number of syscalls executed
system.cpu0.kern.syscall::73                        2     15.38%     92.31% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      7.69%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    13                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   39      0.54%      0.54% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   85      1.18%      1.73% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 5561     77.41%     79.13% # number of callpals executed
system.cpu0.kern.callpal::rdps                    492      6.85%     85.98% # number of callpals executed
system.cpu0.kern.callpal::rti                     682      9.49%     95.48% # number of callpals executed
system.cpu0.kern.callpal::callsys                  71      0.99%     96.46% # number of callpals executed
system.cpu0.kern.callpal::rdunique                254      3.54%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  7184                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              765                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                531                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                530                      
system.cpu0.kern.mode_good::user                  531                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.692810                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.818673                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       94013326000     38.28%     38.28% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        151565797500     61.72%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      85                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements           743344                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          507.483151                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          159960701                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           743344                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           215.190680                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   507.483151                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.991178                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.991178                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          349                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        662471236                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       662471236                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data    131446036                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      131446036                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     30651846                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      30651846                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         4863                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         4863                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         5013                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5013                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data    162097882                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       162097882                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data    162097882                       # number of overall hits
system.cpu0.dcache.overall_hits::total      162097882                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data      2685996                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2685996                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data       634789                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       634789                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         2007                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2007                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data          947                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          947                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data      3320785                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3320785                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data      3320785                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3320785                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  72684126456                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  72684126456                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data  32644288983                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  32644288983                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data     48834484                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     48834484                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data      6745574                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      6745574                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data 105328415439                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 105328415439                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data 105328415439                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 105328415439                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data    134132032                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    134132032                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     31286635                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     31286635                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         6870                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         6870                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         5960                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5960                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data    165418667                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    165418667                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data    165418667                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    165418667                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.020025                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.020025                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.020289                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.020289                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.292140                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.292140                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.158893                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.158893                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.020075                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020075                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.020075                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020075                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 27060.400111                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27060.400111                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 51425.416923                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 51425.416923                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 24332.079721                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 24332.079721                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  7123.098205                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7123.098205                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 31717.926767                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31717.926767                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 31717.926767                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31717.926767                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      2394661                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         3022                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            42043                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             58                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    56.957425                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    52.103448                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       302993                       # number of writebacks
system.cpu0.dcache.writebacks::total           302993                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data      2099835                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2099835                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data       475888                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       475888                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data          407                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          407                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data      2575723                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2575723                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data      2575723                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2575723                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data       586161                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       586161                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data       158901                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       158901                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data         1600                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         1600                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data          946                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          946                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data       745062                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       745062                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data       745062                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       745062                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data           53                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total           53                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data          383                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          383                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data          436                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          436                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  14202310703                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  14202310703                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data   5926206107                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   5926206107                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data     29382761                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     29382761                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data      5326926                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      5326926                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data         4000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         4000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  20128516810                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  20128516810                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  20128516810                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  20128516810                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     11656000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     11656000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     84925001                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total     84925001                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data     96581001                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total     96581001                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004370                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004370                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.005079                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.005079                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.232897                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.232897                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.158725                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.158725                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004504                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004504                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004504                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004504                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 24229.368216                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 24229.368216                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 37294.957911                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 37294.957911                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 18364.225625                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18364.225625                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data         5631                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         5631                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 27015.895066                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 27015.895066                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 27015.895066                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 27015.895066                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 219924.528302                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 219924.528302                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 221736.295039                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 221736.295039                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 221516.057339                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 221516.057339                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements          3217715                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.917976                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           62823465                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          3217715                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            19.524248                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.917976                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999840                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999840                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          217                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          235                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        135672944                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       135672944                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     62877011                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       62877011                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     62877011                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        62877011                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     62877011                       # number of overall hits
system.cpu0.icache.overall_hits::total       62877011                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst      3350594                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      3350594                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst      3350594                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       3350594                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst      3350594                       # number of overall misses
system.cpu0.icache.overall_misses::total      3350594                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst  44386379893                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  44386379893                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst  44386379893                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  44386379893                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst  44386379893                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  44386379893                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     66227605                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     66227605                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     66227605                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     66227605                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     66227605                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     66227605                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.050592                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.050592                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.050592                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.050592                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.050592                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.050592                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 13247.316712                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13247.316712                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 13247.316712                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13247.316712                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 13247.316712                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13247.316712                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2907                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              115                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    25.278261                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst       132860                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       132860                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst       132860                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       132860                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst       132860                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       132860                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst      3217734                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      3217734                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst      3217734                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      3217734                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst      3217734                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      3217734                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst  38485392138                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  38485392138                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst  38485392138                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  38485392138                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst  38485392138                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  38485392138                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.048586                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.048586                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.048586                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.048586                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.048586                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.048586                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 11960.401990                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 11960.401990                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 11960.401990                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 11960.401990                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 11960.401990                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 11960.401990                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     215                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                     99043                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    1770     32.35%     32.35% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    231      4.22%     36.57% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     87      1.59%     38.16% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   3384     61.84%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                5472                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     1770     46.84%     46.84% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     231      6.11%     52.95% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      87      2.30%     55.25% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    1691     44.75%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 3779                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            224761006500     99.62%     99.62% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               91719500      0.04%     99.67% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               53711500      0.02%     99.69% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              701755000      0.31%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        225608192500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.499704                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.690607                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         3     20.00%     20.00% # number of syscalls executed
system.cpu1.kern.syscall::3                        12     80.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    15                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    4      0.07%      0.07% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   52      0.87%      0.94% # number of callpals executed
system.cpu1.kern.callpal::tbi                       1      0.02%      0.95% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 4599     76.98%     77.94% # number of callpals executed
system.cpu1.kern.callpal::rdps                    486      8.14%     86.07% # number of callpals executed
system.cpu1.kern.callpal::rti                     557      9.32%     95.40% # number of callpals executed
system.cpu1.kern.callpal::callsys                  57      0.95%     96.35% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.02%     96.37% # number of callpals executed
system.cpu1.kern.callpal::rdunique                217      3.63%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  5974                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              373                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                342                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                235                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                363                      
system.cpu1.kern.mode_good::user                  342                      
system.cpu1.kern.mode_good::idle                   21                      
system.cpu1.kern.mode_switch_good::kernel     0.973190                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.089362                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.764211                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        2248799500      0.92%      0.92% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user         92538301000     37.80%     38.71% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        150055311000     61.29%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      52                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements           537723                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          489.596270                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           92230195                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           537723                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           171.519900                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   489.596270                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.956243                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.956243                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          485                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          397                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.947266                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        379009961                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       379009961                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     73309372                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       73309372                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     18923304                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      18923304                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         3734                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         3734                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         3750                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         3750                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     92232676                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        92232676                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     92232676                       # number of overall hits
system.cpu1.dcache.overall_hits::total       92232676                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data      1884067                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1884067                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data       491690                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       491690                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data         1256                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1256                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data          449                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          449                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data      2375757                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2375757                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data      2375757                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2375757                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  52204741529                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  52204741529                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data  24548747419                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  24548747419                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data     39048241                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     39048241                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data      3000535                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      3000535                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  76753488948                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  76753488948                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  76753488948                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  76753488948                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     75193439                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     75193439                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     19414994                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     19414994                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         4990                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         4990                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         4199                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         4199                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     94608433                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     94608433                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     94608433                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     94608433                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.025056                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.025056                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.025325                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.025325                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.251703                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.251703                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.106930                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.106930                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.025111                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.025111                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.025111                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.025111                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 27708.537716                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 27708.537716                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 49927.286337                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 49927.286337                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 31089.363854                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 31089.363854                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  6682.706013                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6682.706013                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 32306.961086                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 32306.961086                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 32306.961086                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 32306.961086                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2052384                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         5899                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            33511                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             57                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    61.245084                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   103.491228                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       231824                       # number of writebacks
system.cpu1.dcache.writebacks::total           231824                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data      1467301                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1467301                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data       369385                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       369385                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data          369                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          369                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data      1836686                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1836686                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data      1836686                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1836686                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data       416766                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       416766                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data       122305                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       122305                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data          887                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          887                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data          449                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          449                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data       539071                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       539071                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data       539071                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       539071                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::switch_cpus1.data            8                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total            8                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data          346                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total          346                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data          354                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total          354                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  10210253136                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  10210253136                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data   4555822005                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4555822005                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data     20209008                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     20209008                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data      2328465                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      2328465                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  14766075141                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  14766075141                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  14766075141                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  14766075141                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus1.data      1241500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      1241500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data     75736003                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total     75736003                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data     76977503                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     76977503                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005543                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005543                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.006300                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.006300                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.177756                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.177756                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.106930                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.106930                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.005698                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.005698                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.005698                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.005698                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 24498.767020                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 24498.767020                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 37249.679122                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 37249.679122                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 22783.549042                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22783.549042                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  5185.890869                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5185.890869                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 27391.707476                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 27391.707476                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 27391.707476                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 27391.707476                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data 155187.500000                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 155187.500000                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 218890.182081                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 218890.182081                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 217450.573446                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 217450.573446                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements          2008093                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.998674                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           36821655                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          2008093                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            18.336628                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.998674                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999997                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0          139                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           61                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          312                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         79834569                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        79834569                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     36819765                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       36819765                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     36819765                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        36819765                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     36819765                       # number of overall hits
system.cpu1.icache.overall_hits::total       36819765                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst      2093472                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      2093472                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst      2093472                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       2093472                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst      2093472                       # number of overall misses
system.cpu1.icache.overall_misses::total      2093472                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst  27777036735                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  27777036735                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst  27777036735                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  27777036735                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst  27777036735                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  27777036735                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     38913237                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     38913237                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     38913237                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     38913237                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     38913237                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     38913237                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.053798                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.053798                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.053798                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.053798                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.053798                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.053798                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 13268.406138                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 13268.406138                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 13268.406138                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 13268.406138                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 13268.406138                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 13268.406138                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         3833                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs              112                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    34.223214                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst        85377                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        85377                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst        85377                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        85377                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst        85377                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        85377                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst      2008095                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      2008095                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst      2008095                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      2008095                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst      2008095                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      2008095                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst  24068085710                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  24068085710                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst  24068085710                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  24068085710                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst  24068085710                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  24068085710                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.051604                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.051604                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.051604                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.051604                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.051604                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.051604                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 11985.531417                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 11985.531417                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 11985.531417                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 11985.531417                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 11985.531417                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 11985.531417                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     383                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                    140105                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    4378     37.84%     37.84% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     29      0.25%     38.09% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    231      2.00%     40.09% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                     93      0.80%     40.89% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   6838     59.11%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               11569                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     4339     48.02%     48.02% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      29      0.32%     48.35% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     231      2.56%     50.90% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                      93      1.03%     51.93% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    4343     48.07%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 9035                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            223188005000     99.02%     99.02% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               18970500      0.01%     99.02% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              101474000      0.05%     99.07% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30               48465000      0.02%     99.09% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             2048439000      0.91%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        225405353500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.991092                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.635127                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.780966                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                         2      3.08%      3.08% # number of syscalls executed
system.cpu2.kern.syscall::3                        18     27.69%     30.77% # number of syscalls executed
system.cpu2.kern.syscall::17                       13     20.00%     50.77% # number of syscalls executed
system.cpu2.kern.syscall::71                       24     36.92%     87.69% # number of syscalls executed
system.cpu2.kern.syscall::74                        8     12.31%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    65                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                   85      0.67%      0.67% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  129      1.01%      1.68% # number of callpals executed
system.cpu2.kern.callpal::tbi                       1      0.01%      1.69% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 9731     76.45%     78.14% # number of callpals executed
system.cpu2.kern.callpal::rdps                    565      4.44%     82.58% # number of callpals executed
system.cpu2.kern.callpal::rti                    1522     11.96%     94.53% # number of callpals executed
system.cpu2.kern.callpal::callsys                 101      0.79%     95.33% # number of callpals executed
system.cpu2.kern.callpal::imb                       1      0.01%     95.33% # number of callpals executed
system.cpu2.kern.callpal::rdunique                594      4.67%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 12729                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             1651                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               1403                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               1403                      
system.cpu2.kern.mode_good::user                 1403                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.849788                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.918795                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       24387855000     10.82%     10.82% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        201017498500     89.18%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     129                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements          1168026                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          510.908423                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          223249980                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1168026                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           191.134427                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   510.908423                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.997868                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.997868                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          362                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          142                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        919375884                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       919375884                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data    179433684                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      179433684                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     43857380                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      43857380                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        12922                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        12922                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        14584                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        14584                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data    223291064                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       223291064                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data    223291064                       # number of overall hits
system.cpu2.dcache.overall_hits::total      223291064                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      4647287                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      4647287                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data      1580063                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1580063                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         4194                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         4194                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         1118                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1118                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      6227350                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       6227350                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      6227350                       # number of overall misses
system.cpu2.dcache.overall_misses::total      6227350                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data 151705516789                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 151705516789                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data 103382637379                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 103382637379                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data     94064487                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     94064487                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data      7615089                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      7615089                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::switch_cpus2.data         6000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total         6000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data 255088154168                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 255088154168                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data 255088154168                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 255088154168                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data    184080971                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    184080971                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     45437443                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     45437443                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17116                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17116                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15702                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15702                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data    229518414                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    229518414                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data    229518414                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    229518414                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.025246                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.025246                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.034774                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.034774                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.245034                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.245034                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.071201                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.071201                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.027132                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.027132                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.027132                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.027132                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 32643.888098                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 32643.888098                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 65429.440079                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 65429.440079                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 22428.346924                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 22428.346924                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data  6811.349732                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6811.349732                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 40962.552959                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 40962.552959                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 40962.552959                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 40962.552959                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      9112470                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         7488                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           142328                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            122                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    64.024437                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    61.377049                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       474394                       # number of writebacks
system.cpu2.dcache.writebacks::total           474394                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data      3756878                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      3756878                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data      1301344                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1301344                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data         1145                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total         1145                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data      5058222                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      5058222                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data      5058222                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      5058222                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data       890409                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       890409                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data       278719                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       278719                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data         3049                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         3049                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data         1114                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1114                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data      1169128                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1169128                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data      1169128                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1169128                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus2.data          548                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total          548                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data         1042                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total         1042                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data         1590                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total         1590                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  27346241978                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  27346241978                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data  16805441254                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  16805441254                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data     56803507                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     56803507                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data      5945411                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      5945411                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus2.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data  44151683232                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  44151683232                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data  44151683232                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  44151683232                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data    107427000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total    107427000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data    210972502                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total    210972502                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data    318399502                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    318399502                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004837                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004837                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.006134                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.006134                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.178137                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.178137                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.070946                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.070946                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.005094                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.005094                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.005094                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.005094                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 30712.000865                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 30712.000865                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 60295.283974                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 60295.283974                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 18630.208921                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18630.208921                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  5336.993716                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5336.993716                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 37764.627339                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 37764.627339                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 37764.627339                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 37764.627339                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 196034.671533                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196034.671533                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 202468.811900                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total 202468.811900                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 200251.259119                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 200251.259119                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements          4604216                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.976870                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           82045925                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          4604216                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            17.819738                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.976870                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999955                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999955                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          431                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        178319107                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       178319107                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     82126366                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       82126366                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     82126366                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        82126366                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     82126366                       # number of overall hits
system.cpu2.icache.overall_hits::total       82126366                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst      4731070                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      4731070                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst      4731070                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       4731070                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst      4731070                       # number of overall misses
system.cpu2.icache.overall_misses::total      4731070                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst  63320741316                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  63320741316                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst  63320741316                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  63320741316                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst  63320741316                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  63320741316                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     86857436                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     86857436                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     86857436                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     86857436                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     86857436                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     86857436                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.054469                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.054469                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.054469                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.054469                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.054469                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.054469                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 13384.021229                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 13384.021229                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 13384.021229                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 13384.021229                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 13384.021229                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 13384.021229                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         4021                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs              164                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    24.518293                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst       126835                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total       126835                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst       126835                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total       126835                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst       126835                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total       126835                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst      4604235                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total      4604235                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst      4604235                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total      4604235                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst      4604235                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total      4604235                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst  55244949546                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  55244949546                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst  55244949546                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  55244949546                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst  55244949546                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  55244949546                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.053009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.053009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.053009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.053009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.053009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.053009                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 11998.724988                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 11998.724988                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 11998.724988                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 11998.724988                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 11998.724988                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 11998.724988                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      30                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                     98231                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                    2341     34.14%     34.14% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    231      3.37%     37.51% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     56      0.82%     38.33% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   4229     61.67%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                6857                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     2302     46.95%     46.95% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     231      4.71%     51.66% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      56      1.14%     52.80% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    2314     47.20%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 4903                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            224559749500     99.54%     99.54% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22              104608500      0.05%     99.59% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               35725500      0.02%     99.61% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31              886790000      0.39%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        225586873500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.983340                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.547174                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.715036                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         3     20.00%     20.00% # number of syscalls executed
system.cpu3.kern.syscall::3                        12     80.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    15                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                  129      1.71%      1.71% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   71      0.94%      2.65% # number of callpals executed
system.cpu3.kern.callpal::tbi                       1      0.01%      2.66% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 5898     78.15%     80.81% # number of callpals executed
system.cpu3.kern.callpal::rdps                    524      6.94%     87.76% # number of callpals executed
system.cpu3.kern.callpal::rti                     694      9.20%     96.95% # number of callpals executed
system.cpu3.kern.callpal::callsys                  42      0.56%     97.51% # number of callpals executed
system.cpu3.kern.callpal::imb                       1      0.01%     97.52% # number of callpals executed
system.cpu3.kern.callpal::rdunique                187      2.48%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  7547                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              764                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                637                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                636                      
system.cpu3.kern.mode_good::user                  637                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.832461                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.908637                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel       30344764500     12.35%     12.35% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        215306709500     87.65%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      71                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements           809079                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          511.054661                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          200249899                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           809079                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           247.503518                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   511.054661                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.998154                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.998154                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          330                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          146                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        821804036                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       821804036                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data    154300463                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      154300463                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     47119603                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      47119603                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         5492                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         5492                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         5718                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         5718                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data    201420066                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       201420066                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data    201420066                       # number of overall hits
system.cpu3.dcache.overall_hits::total      201420066                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data      3083027                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      3083027                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data       730709                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       730709                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data         2340                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         2340                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data          817                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          817                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data      3813736                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       3813736                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data      3813736                       # number of overall misses
system.cpu3.dcache.overall_misses::total      3813736                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  84905182861                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  84905182861                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data  36700376723                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  36700376723                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data     63668974                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     63668974                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data      5544561                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      5544561                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data 121605559584                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 121605559584                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data 121605559584                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 121605559584                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data    157383490                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    157383490                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     47850312                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     47850312                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         7832                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         7832                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         6535                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         6535                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data    205233802                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    205233802                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data    205233802                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    205233802                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.019589                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.019589                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.015271                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.015271                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.298774                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.298774                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.125019                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.125019                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.018582                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.018582                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.018582                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.018582                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 27539.552155                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 27539.552155                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 50225.707803                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 50225.707803                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 27208.963248                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 27208.963248                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  6786.488372                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6786.488372                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 31886.202816                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 31886.202816                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 31886.202816                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 31886.202816                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      2902138                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets         3835                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            51403                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             77                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    56.458534                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    49.805195                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       319090                       # number of writebacks
system.cpu3.dcache.writebacks::total           319090                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data      2447680                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2447680                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data       555546                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       555546                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data          703                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          703                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data      3003226                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      3003226                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data      3003226                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      3003226                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data       635347                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       635347                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data       175163                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       175163                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data         1637                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1637                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data          817                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          817                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data       810510                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       810510                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data       810510                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       810510                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::switch_cpus3.data           24                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total           24                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data          472                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total          472                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data          496                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total          496                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data  15801745822                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  15801745822                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data   6637342179                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   6637342179                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data     29902763                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     29902763                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data      4319439                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      4319439                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data  22439088001                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  22439088001                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data  22439088001                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  22439088001                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus3.data      3731000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total      3731000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data    100335000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total    100335000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data    104066000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total    104066000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004037                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004037                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.003661                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.003661                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.209014                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.209014                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.125019                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.125019                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003949                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003949                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003949                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003949                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 24871.048139                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 24871.048139                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 37892.375553                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 37892.375553                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 18266.806964                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18266.806964                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  5286.951040                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5286.951040                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 27685.146391                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 27685.146391                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 27685.146391                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 27685.146391                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data 155458.333333                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total 155458.333333                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 212574.152542                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total 212574.152542                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 209810.483871                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 209810.483871                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements          5323908                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.999332                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           83451180                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs          5323908                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            15.674798                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   511.999332                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.999999                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0          211                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          291                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        183314343                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       183314343                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     83449548                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       83449548                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     83449548                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        83449548                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     83449548                       # number of overall hits
system.cpu3.icache.overall_hits::total       83449548                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst      5545667                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total      5545667                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst      5545667                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total       5545667                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst      5545667                       # number of overall misses
system.cpu3.icache.overall_misses::total      5545667                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst  72791646330                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total  72791646330                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst  72791646330                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total  72791646330                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst  72791646330                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total  72791646330                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     88995215                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     88995215                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     88995215                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     88995215                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     88995215                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     88995215                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.062314                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.062314                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.062314                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.062314                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.062314                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.062314                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 13125.859582                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 13125.859582                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 13125.859582                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 13125.859582                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 13125.859582                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 13125.859582                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         3574                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs              107                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    33.401869                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst       221754                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total       221754                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst       221754                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total       221754                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst       221754                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total       221754                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst      5323913                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total      5323913                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst      5323913                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total      5323913                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst      5323913                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total      5323913                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst  63077357839                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total  63077357839                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst  63077357839                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total  63077357839                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst  63077357839                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total  63077357839                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.059822                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.059822                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.059822                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.059822                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.059822                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.059822                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 11847.931745                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 11847.931745                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 11847.931745                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 11847.931745                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 11847.931745                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 11847.931745                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 361                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  2957312                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        361                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  728                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 728                       # Transaction distribution
system.iobus.trans_dist::WriteReq               48451                       # Transaction distribution
system.iobus.trans_dist::WriteResp               2243                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        46208                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         3050                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1288                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1392                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         5752                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        92606                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        92606                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   98358                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        12200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio            1                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          644                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          783                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        13708                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2958072                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2958072                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2971780                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              3021000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                15000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy                2000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              950000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1131000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           269882782                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3509000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            46399047                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                46303                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                46303                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               416727                       # Number of tag accesses
system.iocache.tags.data_accesses              416727                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           95                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               95                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide        46208                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total        46208                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           95                       # number of demand (read+write) misses
system.iocache.demand_misses::total                95                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           95                       # number of overall misses
system.iocache.overall_misses::total               95                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     11715446                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     11715446                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide  10845994289                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total  10845994289                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     11715446                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     11715446                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     11715446                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     11715446                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           95                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             95                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        46208                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        46208                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           95                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              95                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           95                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             95                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 123320.484211                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 123320.484211                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 234721.136794                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 234721.136794                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 123320.484211                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 123320.484211                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 123320.484211                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 123320.484211                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs        121294                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                17658                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.869068                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           46208                       # number of writebacks
system.iocache.writebacks::total                46208                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide           95                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           95                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        46208                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        46208                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           95                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           95                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           95                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           95                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      6720498                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      6720498                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   8442137331                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   8442137331                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      6720498                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      6720498                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      6720498                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      6720498                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 70742.084211                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 70742.084211                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 182698.609137                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 182698.609137                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 70742.084211                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 70742.084211                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 70742.084211                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 70742.084211                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    903548                       # number of replacements
system.l2.tags.tagsinuse                 16174.561331                       # Cycle average of tags in use
system.l2.tags.total_refs                    15324389                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    903548                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     16.960238                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     4402.062611                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         8.015861                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         7.157232                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         0.005105                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         0.055073                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         0.304399                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         5.081096                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         0.176080                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst  1059.553597                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  1743.039980                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   443.477952                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  1091.825164                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   654.587772                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  2805.885254                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst  2071.040242                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data  1882.293913                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.268681                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000489                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000437                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000310                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.064670                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.106387                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.027068                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.066640                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.039953                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.171258                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.126406                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.114886                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987217                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16167                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          429                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          949                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1498                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        10172                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3119                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.986755                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 317352860                       # Number of tag accesses
system.l2.tags.data_accesses                317352860                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst      3199230                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data       482693                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst      1996120                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data       342156                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst      4573774                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data       658364                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst      5300703                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data       518999                       # number of ReadReq hits
system.l2.ReadReq_hits::total                17072039                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1328301                       # number of Writeback hits
system.l2.Writeback_hits::total               1328301                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data          169                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data           42                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data          115                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data           41                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  367                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data           42                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data           10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data           41                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data           27                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                120                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data       108029                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data        84092                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data       116481                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data       119128                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                427730                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst      3199230                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data       590722                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst      1996120                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data       426248                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst      4573774                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data       774845                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst      5300703                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data       638127                       # number of demand (read+write) hits
system.l2.demand_hits::total                 17499769                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst      3199230                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data       590722                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst      1996120                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data       426248                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst      4573774                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data       774845                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst      5300703                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data       638127                       # number of overall hits
system.l2.overall_hits::total                17499769                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst        18477                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data       100475                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst        11969                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        71292                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst        30430                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data       228008                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst        23203                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data       113908                       # number of ReadReq misses
system.l2.ReadReq_misses::total                597762                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data          339                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data          158                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data          315                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data          169                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                981                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           85                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           37                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           92                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data           66                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              280                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data        49528                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data        38117                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data       161446                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data        55591                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              304682                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst        18477                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data       150003                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst        11969                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data       109409                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst        30430                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data       389454                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst        23203                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data       169499                       # number of demand (read+write) misses
system.l2.demand_misses::total                 902444                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst        18477                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data       150003                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst        11969                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data       109409                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst        30430                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data       389454                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst        23203                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data       169499                       # number of overall misses
system.l2.overall_misses::total                902444                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst   1629593750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   8507167070                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst   1068129548                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   6173357000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst   2568973692                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data  19501353156                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst   2034940500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   9672030910                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     51155545626                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data      2743923                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data      1419461                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data      2043939                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data      1063472                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      7270795                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data       375988                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data       157996                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data       686978                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data       266493                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1487455                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data   4591414219                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data   3524906720                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data  15255781428                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data   5183490655                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   28555593022                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst   1629593750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data  13098581289                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst   1068129548                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   9698263720                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst   2568973692                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data  34757134584                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst   2034940500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data  14855521565                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      79711138648                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst   1629593750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data  13098581289                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst   1068129548                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   9698263720                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst   2568973692                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data  34757134584                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst   2034940500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data  14855521565                       # number of overall miss cycles
system.l2.overall_miss_latency::total     79711138648                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst      3217707                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data       583168                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst      2008089                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data       413448                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst      4604204                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data       886372                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst      5323906                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data       632907                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            17669801                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1328301                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1328301                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          508                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data          200                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data          430                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data          210                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1348                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          127                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           47                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data          133                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data           93                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            400                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data       157557                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data       122209                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data       277927                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data       174719                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            732412                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst      3217707                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data       740725                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst      2008089                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data       535657                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst      4604204                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      1164299                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst      5323906                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data       807626                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             18402213                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst      3217707                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data       740725                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst      2008089                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data       535657                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst      4604204                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      1164299                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst      5323906                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data       807626                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            18402213                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.005742                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.172292                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.005960                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.172433                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.006609                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.257237                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.004358                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.179976                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.033830                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.667323                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.790000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.732558                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.804762                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.727745                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.669291                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.787234                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.691729                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.709677                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.700000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.314350                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.311900                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.580894                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.318174                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.415998                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.005742                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.202508                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.005960                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.204252                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.006609                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.334497                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.004358                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.209873                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.049040                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.005742                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.202508                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.005960                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.204252                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.006609                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.334497                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.004358                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.209873                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.049040                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 88195.797478                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 84669.490620                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 89241.335784                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 86592.562980                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 84422.401972                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 85529.249658                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 87701.611861                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 84910.900990                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 85578.450330                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  8094.168142                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  8983.930380                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data  6488.695238                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  6292.733728                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7411.615698                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  4423.388235                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data  4270.162162                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data  7467.152174                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data  4037.772727                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5312.339286                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 92703.404519                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 92475.974500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 94494.638628                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 93243.342537                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93722.612501                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 88195.797478                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 87322.128817                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 89241.335784                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 88642.284638                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 84422.401972                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 89245.802031                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 87701.611861                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 87643.712146                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88328.072044                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 88195.797478                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 87322.128817                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 89241.335784                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 88642.284638                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 84422.401972                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 89245.802031                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 87701.611861                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 87643.712146                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88328.072044                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               377646                       # number of writebacks
system.l2.writebacks::total                    377646                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst         1086                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data          176                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst          400                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data          119                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst          484                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data          124                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst         1191                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data          207                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total               3787                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst         1086                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data          176                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst          400                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data          119                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst          484                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data          124                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst         1191                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data          207                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                3787                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst         1086                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data          176                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst          400                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data          119                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst          484                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data          124                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst         1191                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data          207                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               3787                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst        17391                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data       100299                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst        11569                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        71173                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst        29946                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data       227884                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst        22012                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data       113701                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           593975                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data          339                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data          158                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data          315                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data          169                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           981                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data           85                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data           37                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data           92                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data           66                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          280                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data        49528                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data        38117                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data       161446                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data        55591                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         304682                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst        17391                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data       149827                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst        11569                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data       109290                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst        29946                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data       389330                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst        22012                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data       169292                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            898657                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst        17391                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data       149827                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst        11569                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data       109290                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst        29946                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data       389330                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst        22012                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data       169292                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           898657                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data           53                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus1.data            8                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus2.data          548                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus3.data           24                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          633                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data          383                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data          346                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data         1042                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data          472                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         2243                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data          436                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data          354                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data         1590                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data          496                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         2876                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst   1315965250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   7239124680                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst    891213952                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   5274643750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst   2155567808                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data  16656358094                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst   1657484750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   8235131340                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  43425489624                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data      6160282                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data      2872635                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data      5749263                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data      3136151                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     17918331                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data      1546576                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data       662535                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data      1663589                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data      1221062                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      5093762                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data   3981395281                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data   3054276280                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data  13266951072                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data   4498192845                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  24800815478                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst   1315965250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data  11220519961                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst    891213952                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   8328920030                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst   2155567808                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data  29923309166                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst   1657484750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data  12733324185                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  68226305102                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst   1315965250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data  11220519961                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst    891213952                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   8328920030                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst   2155567808                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data  29923309166                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst   1657484750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data  12733324185                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  68226305102                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     10913500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus1.data      1129500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     99752500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus3.data      3394500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    115190000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     79913500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data     71193500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data    197398500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data     94174000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    442679500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data     90827000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data     72323000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data    297151000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data     97568500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    557869500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.005405                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.171990                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.005761                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.172145                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.006504                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.257097                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.004135                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.179649                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.033615                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.667323                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.790000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.732558                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.804762                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.727745                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.669291                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.787234                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.691729                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.709677                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.700000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.314350                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.311900                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.580894                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.318174                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.415998                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.005405                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.202271                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.005761                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.204030                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.006504                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.334390                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.004135                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.209617                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.048834                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.005405                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.202271                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.005761                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.204030                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.006504                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.334390                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.004135                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.209617                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.048834                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 75669.326088                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 72175.442228                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 77034.657447                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 74110.178719                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 71981.827556                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 73091.389014                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 75299.143649                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 72427.958769                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 73109.961907                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18171.923304                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18181.234177                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18251.628571                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18557.106509                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18265.373089                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18195.011765                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 17906.351351                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18082.489130                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18500.939394                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 18192.007143                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 80386.756602                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 80128.978671                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 82175.780583                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 80915.846900                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81399.017592                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 75669.326088                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 74889.839355                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 77034.657447                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 76209.351542                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 71981.827556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 76858.472674                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 75299.143649                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 75215.155973                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75920.295621                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 75669.326088                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 74889.839355                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 77034.657447                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 76209.351542                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 71981.827556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 76858.472674                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 75299.143649                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 75215.155973                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75920.295621                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 205915.094340                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data 141187.500000                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 182030.109489                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data 141437.500000                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 181974.723539                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 208651.436031                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 205761.560694                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 189441.938580                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 199521.186441                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 197360.454748                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 208318.807339                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 204302.259887                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 186887.421384                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 196710.685484                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 193974.095967                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq              594703                       # Transaction distribution
system.membus.trans_dist::ReadResp             594697                       # Transaction distribution
system.membus.trans_dist::WriteReq               2243                       # Transaction distribution
system.membus.trans_dist::WriteResp              2243                       # Transaction distribution
system.membus.trans_dist::Writeback            423855                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        46208                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        46208                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             3683                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3202                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            1374                       # Transaction distribution
system.membus.trans_dist::ReadExReq            304630                       # Transaction distribution
system.membus.trans_dist::ReadExResp           304569                       # Transaction distribution
system.membus.trans_dist::BadAddressError            5                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       138719                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       138719                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         5752                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2182956                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio           10                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2188718                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2327437                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      5914624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      5914624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        13708                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     81670208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     81683916                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                87598540                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             5755                       # Total snoops (count)
system.membus.snoop_fanout::samples           1379174                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 1379174    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1379174                       # Request fanout histogram
system.membus.reqLayer0.occupancy             5738987                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3508648972                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.6                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                6000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           47230953                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         4744278776                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.1                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       20166282                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     16853667                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      1191836                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     12707310                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       10512109                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    82.724896                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS        1097336                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect         1778                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits           143946567                       # DTB read hits
system.switch_cpus0.dtb.read_misses            290495                       # DTB read misses
system.switch_cpus0.dtb.read_acv                   90                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses       143863883                       # DTB read accesses
system.switch_cpus0.dtb.write_hits           31702462                       # DTB write hits
system.switch_cpus0.dtb.write_misses            18206                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   4                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses       31252338                       # DTB write accesses
system.switch_cpus0.dtb.data_hits           175649029                       # DTB hits
system.switch_cpus0.dtb.data_misses            308701                       # DTB misses
system.switch_cpus0.dtb.data_acv                   94                       # DTB access violations
system.switch_cpus0.dtb.data_accesses       175116221                       # DTB accesses
system.switch_cpus0.itb.fetch_hits           65920415                       # ITB hits
system.switch_cpus0.itb.fetch_misses            43391                       # ITB misses
system.switch_cpus0.itb.fetch_acv                 253                       # ITB acv
system.switch_cpus0.itb.fetch_accesses       65963806                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               309172423                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles    134171720                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             865448620                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20166282                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11609445                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles            164261748                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        3243904                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.TlbCycles               224                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.MiscStallCycles        18317                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles      1055730                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles         2908                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles          190                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines         66227608                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       748893                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.ItlbSquashes              1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    301132789                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.873977                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.702974                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       180281365     59.87%     59.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3075619      1.02%     60.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3645484      1.21%     62.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2114385      0.70%     62.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         8776744      2.91%     65.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1768605      0.59%     66.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         2803469      0.93%     67.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1368881      0.45%     67.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        97298237     32.31%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    301132789                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.065227                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.799243                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       119128153                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     68020569                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         95456981                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles     16950319                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       1576767                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      1415207                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        45597                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     849733541                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts       126279                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       1576767                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       125699180                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles       22428733                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      7409385                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles        105578085                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles     38440639                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     844079046                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       845876                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      28734647                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       3546105                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents       1438048                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands    745547315                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups   1277766758                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups   1277738735                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups        26853                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps    695467182                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        50080110                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts       931841                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         8404                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         84472395                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads    148874638                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     34331353                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads     37306841                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores     15523680                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         791845789                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded       784908                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        767346350                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       237024                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     49645301                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     42506837                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved       755845                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    301132789                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     2.548199                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.518956                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     97864154     32.50%     32.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     39499561     13.12%     45.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     34780015     11.55%     57.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     28112859      9.34%     66.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     24015800      7.98%     74.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     20839324      6.92%     81.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     30532204     10.14%     91.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     13415838      4.46%     95.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     12073034      4.01%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    301132789                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu       20958091     68.39%     68.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult        360872      1.18%     69.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       8766628     28.61%     98.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       560482      1.83%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass          879      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    583825447     76.08%     76.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      5669622      0.74%     76.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     76.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd       439944      0.06%     76.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     76.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt         1316      0.00%     76.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     76.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv          438      0.00%     76.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     76.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     76.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     76.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     76.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     76.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     76.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     76.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     76.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     76.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     76.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     76.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     76.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     76.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    144876801     18.88%     95.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     31827673      4.15%     99.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess       704230      0.09%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     767346350                       # Type of FU issued
system.switch_cpus0.iq.rate                  2.481937                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt           30646073                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.039938                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads   1865767316                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    842063509                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    763354492                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads       941268                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes       487030                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses       464853                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     797519368                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses         472176                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads      9666580                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads     10347847                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses        10333                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation       276373                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      3037689                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads        85134                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked        87890                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       1576767                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles       13524646                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles      1681267                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    835213594                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       807096                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts    148874638                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     34331353                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts       768091                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        384108                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents      1241921                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents       276373                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       711593                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       572829                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1284422                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    765605043                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts    144247412                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1741305                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop             42582897                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs           175968699                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        14764808                       # Number of branches executed
system.switch_cpus0.iew.exec_stores          31721287                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            2.476304                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             764565069                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            763819345                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers        518200005                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        624811235                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              2.470529                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.829370                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts     52772231                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        29063                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1237894                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    293572202                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     2.662223                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     3.073282                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    113819426     38.77%     38.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     38846299     13.23%     52.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     32909826     11.21%     63.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3     16427615      5.60%     68.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4     15791658      5.38%     74.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      6977870      2.38%     76.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      8778368      2.99%     79.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      3289472      1.12%     80.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8     56731668     19.32%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    293572202                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    781554634                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     781554634                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs             169820455                       # Number of memory references committed
system.switch_cpus0.commit.loads            138526791                       # Number of loads committed
system.switch_cpus0.commit.membars              13502                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          13695021                       # Number of branches committed
system.switch_cpus0.commit.fp_insts            456316                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        742010301                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       769311                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass     38570130      4.94%      4.94% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu    566705172     72.51%     77.45% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult      5306122      0.68%     78.12% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     78.12% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd       432357      0.06%     78.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     78.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt         1314      0.00%     78.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     78.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv          438      0.00%     78.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     78.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     78.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     78.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     78.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     78.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     78.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     78.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     78.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     78.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     78.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     78.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     78.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     78.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     78.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     78.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     78.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     78.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     78.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     78.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead    138540293     17.73%     95.91% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite     31294578      4.00%     99.91% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess       704230      0.09%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total    781554634                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events     56731668                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads          1070074239                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes         1676239369                       # The number of ROB writes
system.switch_cpus0.timesIdled                1987019                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                8039634                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles           141666114                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts          742985383                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            742985383                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.416122                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.416122                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      2.403142                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                2.403142                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads      1224684362                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      715285610                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads            25517                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes           25444                       # number of floating regfile writes
system.switch_cpus0.misc_regfile_reads        1565835                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes        305426                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups       13664538                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     11630057                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect       749165                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups      8280568                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits        6519820                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    78.736386                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS         673766                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect         1314                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits            81512673                       # DTB read hits
system.switch_cpus1.dtb.read_misses            346931                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    4                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses        81525167                       # DTB read accesses
system.switch_cpus1.dtb.write_hits           19696851                       # DTB write hits
system.switch_cpus1.dtb.write_misses            34919                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses       19418451                       # DTB write accesses
system.switch_cpus1.dtb.data_hits           101209524                       # DTB hits
system.switch_cpus1.dtb.data_misses            381850                       # DTB misses
system.switch_cpus1.dtb.data_acv                    4                       # DTB access violations
system.switch_cpus1.dtb.data_accesses       100943618                       # DTB accesses
system.switch_cpus1.itb.fetch_hits           38689086                       # ITB hits
system.switch_cpus1.itb.fetch_misses            33468                       # ITB misses
system.switch_cpus1.itb.fetch_acv                  70                       # ITB acv
system.switch_cpus1.itb.fetch_accesses       38722554                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               190201090                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles     80953717                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             503811158                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           13664538                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      7193586                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles            102046155                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        2200546                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles               768                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles        12414                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles       992518                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles         4867                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles          148                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines         38913240                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       501077                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.ItlbSquashes              2                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    185110860                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.721673                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.653624                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       114331011     61.76%     61.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1919183      1.04%     62.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2282472      1.23%     64.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1332478      0.72%     64.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         5244967      2.83%     67.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1102414      0.60%     68.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1734444      0.94%     69.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          880133      0.48%     69.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        56283758     30.41%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    185110860                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.071843                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.648834                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        71315403                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     47432979                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         54643781                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles     10648243                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       1070454                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       875416                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        30124                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     492106527                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        78794                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       1070454                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        75487540                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles       15272419                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      8202099                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         60947649                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles     24130699                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     488209455                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       628092                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      17300007                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents       2240373                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents        962079                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands    427138507                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    731865352                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    731836356                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups        28062                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps    393882216                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        33256198                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts      1086438                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         6193                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         53312427                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     84816845                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     21463417                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads     22866779                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      9809762                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         456440333                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded       828744                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        439991475                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       156043                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     33759131                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     28842207                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved       810527                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    185110860                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     2.376908                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.475469                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     66201575     35.76%     35.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23647999     12.78%     48.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     20831752     11.25%     59.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     17040728      9.21%     69.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     14519879      7.84%     76.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     11917131      6.44%     83.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     17246301      9.32%     92.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      7229149      3.91%     96.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      6476346      3.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    185110860                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu       11757612     68.49%     68.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult        216169      1.26%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       4846627     28.23%     97.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       346626      2.02%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass          674      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    333265583     75.74%     75.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      3523482      0.80%     76.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     76.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd       299435      0.07%     76.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     76.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt         1006      0.00%     76.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     76.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv          334      0.00%     76.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     76.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     76.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     76.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     76.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     76.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     76.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     76.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     76.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     76.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     76.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     76.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     76.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     76.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     82257548     18.70%     95.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     19798562      4.50%     99.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess       844851      0.19%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     439991475                       # Type of FU issued
system.switch_cpus1.iq.rate                  2.313296                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt           17167034                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.039017                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads   1081757033                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    490844794                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    437264380                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads       659854                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes       355165                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses       323867                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     456826436                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses         331399                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads      6225741                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6964047                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         7451                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation       172970                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2043312                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads        43715                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked        77833                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       1070454                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        9714816                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       990949                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    482484551                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       426639                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     84816845                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts     21463417                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts       820465                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        261407                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents       694252                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents       172970                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       432709                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       420063                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       852772                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    438906014                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     81873134                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1085461                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop             25215474                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs           101605389                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         9292138                       # Number of branches executed
system.switch_cpus1.iew.exec_stores          19732255                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            2.307589                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             438236477                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            437588247                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers        302057533                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        364744701                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              2.300661                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.828134                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts     35411719                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        18217                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       818389                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    180021978                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     2.477523                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     3.020074                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     75742508     42.07%     42.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23641710     13.13%     55.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     18540720     10.30%     65.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3     10097808      5.61%     71.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      9238745      5.13%     76.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      4097420      2.28%     78.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4946350      2.75%     81.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1861959      1.03%     82.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8     31854758     17.69%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    180021978                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    446008531                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     446008531                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              97272885                       # Number of memory references committed
system.switch_cpus1.commit.loads             77852784                       # Number of loads committed
system.switch_cpus1.commit.membars               6417                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           8538213                       # Number of branches committed
system.switch_cpus1.commit.fp_insts            307836                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        422879624                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       461349                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass     22499361      5.04%      5.04% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu    321810303     72.15%     77.20% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult      3282528      0.74%     77.93% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     77.93% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd       290563      0.07%     78.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     78.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt         1002      0.00%     78.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     78.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv          334      0.00%     78.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     78.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     78.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     78.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     78.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     78.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     78.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     78.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     78.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     78.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     78.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     78.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     78.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     78.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     78.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     78.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     78.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     78.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     78.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     78.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead     77859201     17.46%     95.46% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite     19420388      4.35%     99.81% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess       844851      0.19%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total    446008531                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events     31854758                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads           628377172                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          967945458                       # The number of ROB writes
system.switch_cpus1.timesIdled                1228789                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                5090230                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles           261020454                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts          423509844                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            423509844                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.449107                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.449107                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      2.226643                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                2.226643                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       696745213                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      407200721                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads            25481                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes           25857                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads        1547467                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes        358488                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups       24959445                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     21145181                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      1022659                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     15090381                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       12449022                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    82.496406                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS        1163415                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect         2324                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits           197035916                       # DTB read hits
system.switch_cpus2.dtb.read_misses            615956                       # DTB read misses
system.switch_cpus2.dtb.read_acv                  145                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses       196768654                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           45867967                       # DTB write hits
system.switch_cpus2.dtb.write_misses            41948                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   2                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses       44401186                       # DTB write accesses
system.switch_cpus2.dtb.data_hits           242903883                       # DTB hits
system.switch_cpus2.dtb.data_misses            657904                       # DTB misses
system.switch_cpus2.dtb.data_acv                  147                       # DTB access violations
system.switch_cpus2.dtb.data_accesses       241169840                       # DTB accesses
system.switch_cpus2.itb.fetch_hits           85972586                       # ITB hits
system.switch_cpus2.itb.fetch_misses            35318                       # ITB misses
system.switch_cpus2.itb.fetch_acv                 214                       # ITB acv
system.switch_cpus2.itb.fetch_accesses       86007904                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               417823978                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles    186307944                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts            1170885631                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24959445                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     13612437                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles            217824429                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        3033342                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles               228                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles        27947                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles       882613                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles        33506                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles          202                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines         86857439                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       700516                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    406593540                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.879745                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.734088                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       246844278     60.71%     60.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3550351      0.87%     61.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3278244      0.81%     62.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2147619      0.53%     62.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         9788899      2.41%     65.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1565375      0.38%     65.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         3277272      0.81%     66.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1442184      0.35%     66.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8       134699318     33.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    406593540                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.059737                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.802342                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       170621472                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles     82794478                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles        134861340                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles     16841078                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       1475172                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      1732126                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        41896                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts    1154854468                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts       148457                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       1475172                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       176857909                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles       32318317                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles     12587908                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles        145152740                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles     38201494                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts    1149391118                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      1726512                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      23064908                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       4946752                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents       3840005                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands   1015454427                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups   1741567640                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups   1741534904                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups        30673                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps    972055510                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        43398926                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts      1568320                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        20892                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         80664827                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads    201344562                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     48073791                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads     35070166                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores     15393189                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded        1081183597                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded      1193110                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued       1061030667                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       276706                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     43445364                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     36501524                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved      1132807                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    406593540                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     2.609561                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.607379                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    145224394     35.72%     35.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     41467523     10.20%     45.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     37381243      9.19%     55.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     36123920      8.88%     63.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     33149291      8.15%     72.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     29410876      7.23%     79.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     47212231     11.61%     90.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     19488528      4.79%     95.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     17135534      4.21%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    406593540                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu       30215443     69.72%     69.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult        287302      0.66%     70.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead      11870627     27.39%     97.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       967296      2.23%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass          947      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    810400445     76.38%     76.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      4789832      0.45%     76.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     76.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd       329499      0.03%     76.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp           12      0.00%     76.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt         1419      0.00%     76.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult           44      0.00%     76.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv          479      0.00%     76.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     76.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     76.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     76.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     76.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     76.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     76.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     76.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     76.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     76.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     76.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     76.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     76.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     76.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead    198291320     18.69%     95.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     46009850      4.34%     99.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess      1206820      0.11%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total    1061030667                       # Type of FU issued
system.switch_cpus2.iq.rate                  2.539420                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt           43340668                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.040848                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads   2571544784                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes   1125676116                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses   1056821440                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads       727464                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes       390934                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses       356569                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses    1104004987                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses         365401                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads     12616938                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      9450960                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses        14950                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation       246834                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2618079                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads        79433                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked       338822                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       1475172                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles       17825093                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles      5870628                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts   1141322193                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       786698                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts    201344562                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts     48073791                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts      1159172                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        531550                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents      5266979                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents       246834                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       609032                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       559236                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1168268                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts   1059439893                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts    197672554                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1590774                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop             58945486                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs           243583295                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18945781                       # Number of branches executed
system.switch_cpus2.iew.exec_stores          45910741                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            2.535613                       # Inst execution rate
system.switch_cpus2.iew.wb_sent            1058221192                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count           1057178009                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers        720799022                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        857321655                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              2.530199                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.840757                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts     44990422                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        60303                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1121265                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    400063132                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     2.735739                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     3.154080                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    165927437     41.48%     41.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     43956978     10.99%     52.46% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     33431310      8.36%     60.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3     23123103      5.78%     66.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4     22197710      5.55%     72.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5     10065397      2.52%     74.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6     15155699      3.79%     78.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      5416553      1.35%     79.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8     80788945     20.19%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    400063132                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts   1094468357                       # Number of instructions committed
system.switch_cpus2.commit.committedOps    1094468357                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs             237349320                       # Number of memory references committed
system.switch_cpus2.commit.loads            191893608                       # Number of loads committed
system.switch_cpus2.commit.membars              26182                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17963055                       # Number of branches committed
system.switch_cpus2.commit.fp_insts            340068                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts       1037520408                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       889840                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass     55537951      5.07%      5.07% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu    795520853     72.69%     77.76% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult      4504316      0.41%     78.17% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd       319055      0.03%     78.20% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp           10      0.00%     78.20% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt         1413      0.00%     78.20% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult           44      0.00%     78.20% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv          479      0.00%     78.20% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     78.20% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     78.20% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     78.20% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     78.20% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     78.20% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     78.20% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     78.20% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     78.20% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     78.20% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     78.20% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     78.20% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     78.20% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     78.20% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     78.20% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     78.20% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     78.20% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     78.20% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     78.20% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     78.20% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.20% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.20% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead    191919790     17.54%     95.74% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite     45457626      4.15%     99.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess      1206820      0.11%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total   1094468357                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events     80788945                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads          1457076690                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes         2285468624                       # The number of ROB writes
system.switch_cpus2.timesIdled                3179960                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               11230438                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles            33014559                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts         1038931353                       # Number of Instructions Simulated
system.switch_cpus2.committedOps           1038931353                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.402167                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.402167                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      2.486529                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                2.486529                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads      1696613005                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      989282070                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads            28181                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes           27991                       # number of floating regfile writes
system.switch_cpus2.misc_regfile_reads        1678034                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes        537921                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups       30777544                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     23591609                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      2351336                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     19745589                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       17572377                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    88.993937                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS        2665691                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect         1402                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits           170968621                       # DTB read hits
system.switch_cpus3.dtb.read_misses            446167                       # DTB read misses
system.switch_cpus3.dtb.read_acv                   26                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses       170974877                       # DTB read accesses
system.switch_cpus3.dtb.write_hits           48613049                       # DTB write hits
system.switch_cpus3.dtb.write_misses            21734                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses       48101338                       # DTB write accesses
system.switch_cpus3.dtb.data_hits           219581670                       # DTB hits
system.switch_cpus3.dtb.data_misses            467901                       # DTB misses
system.switch_cpus3.dtb.data_acv                   26                       # DTB access violations
system.switch_cpus3.dtb.data_accesses       219076215                       # DTB accesses
system.switch_cpus3.itb.fetch_hits           88579598                       # ITB hits
system.switch_cpus3.itb.fetch_misses            32237                       # ITB misses
system.switch_cpus3.itb.fetch_acv                  83                       # ITB acv
system.switch_cpus3.itb.fetch_accesses       88611835                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles               437525734                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles    203761372                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts            1105979808                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           30777544                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     20238068                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles            218613679                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5979854                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles               171                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles        14032                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles       931196                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles         3103                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles          100                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines         88995217                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1336020                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.ItlbSquashes              1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    426313580                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.594287                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.586410                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       267672531     62.79%     62.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         5013124      1.18%     63.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         6562614      1.54%     65.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3114923      0.73%     66.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4        12033084      2.82%     69.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         3310810      0.78%     69.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         6414927      1.50%     71.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2211797      0.52%     71.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8       119979770     28.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    426313580                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.070345                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.527805                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       179168266                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles     99023143                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles        120941438                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles     24246530                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       2934203                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3121834                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred        56392                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts    1076328180                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts       157110                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       2934203                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       188519483                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles       36043766                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      8634410                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles        135333863                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles     54847855                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts    1065565945                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       737281                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      43375322                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       4330053                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents       1566264                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands    920968198                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups   1579635583                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups   1579605550                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups        29061                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps    819573970                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       101394149                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts      1091391                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         9115                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts        118332668                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads    181584045                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     54664481                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads     59129320                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores     26870507                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         989432627                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded       828406                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        938220750                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       377872                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined    100727554                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     88322102                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved       798880                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    426313580                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     2.200776                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.372705                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    155025939     36.36%     36.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     64193977     15.06%     51.42% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     49954566     11.72%     63.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     38908647      9.13%     72.27% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     32760693      7.68%     79.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     24665428      5.79%     85.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     34781594      8.16%     93.90% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     13849664      3.25%     97.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     12173072      2.86%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    426313580                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu       23396420     68.14%     68.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult        415964      1.21%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       9618159     28.01%     97.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       903891      2.63%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass          536      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    709289548     75.60%     75.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      6198638      0.66%     76.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     76.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd       500885      0.05%     76.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     76.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt          803      0.00%     76.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     76.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv          265      0.00%     76.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     76.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     76.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     76.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     76.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     76.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     76.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     76.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     76.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     76.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     76.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     76.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     76.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     76.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead    172531378     18.39%     94.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     48849421      5.21%     99.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess       849276      0.09%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     938220750                       # Type of FU issued
system.switch_cpus3.iq.rate                  2.144378                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt           34334434                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.036595                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads   2336401767                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes   1090923085                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    931011654                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads      1065615                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes       558116                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses       523385                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     972020265                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses         534383                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads     13254509                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads     20102331                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses        14629                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation       495338                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      6806463                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads       252916                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked       108527                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       2934203                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles       21200881                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles      2201431                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts   1048241572                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1322030                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts    181584045                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts     54664481                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts       811306                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        613793                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents      1524193                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents       495338                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1503804                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       981291                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2485095                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    934694407                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts    171430038                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      3526339                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop             57980539                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs           220065448                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        22766501                       # Number of branches executed
system.switch_cpus3.iew.exec_stores          48635410                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            2.136319                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             932815287                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            931535039                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers        646056713                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        791082188                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              2.129098                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.816675                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts    107968377                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        29526                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2393843                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    411067858                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     2.284149                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.878140                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    173324746     42.16%     42.16% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     61599371     14.99%     57.15% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     46068486     11.21%     68.36% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3     25314661      6.16%     74.52% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4     19061842      4.64%     79.15% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      8940127      2.17%     81.33% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6     10720666      2.61%     83.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      4315559      1.05%     84.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8     61722400     15.02%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    411067858                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    938940438                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     938940438                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs             209339719                       # Number of memory references committed
system.switch_cpus3.commit.loads            161481703                       # Number of loads committed
system.switch_cpus3.commit.membars              13246                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          20169673                       # Number of branches committed
system.switch_cpus3.commit.fp_insts            509222                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        888109507                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      1772379                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass     49407560      5.26%      5.26% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu    673121293     71.69%     76.95% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult      5720492      0.61%     77.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     77.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd       487033      0.05%     77.61% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt          795      0.00%     77.61% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv          265      0.00%     77.61% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead    161494949     17.20%     94.81% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite     47858775      5.10%     99.91% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess       849276      0.09%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total    938940438                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events     61722400                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads          1395075084                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes         2109111220                       # The number of ROB writes
system.switch_cpus3.timesIdled                3090756                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               11212154                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles            13696179                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts          889533414                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            889533414                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.491860                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.491860                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      2.033100                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                2.033100                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads      1469103270                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      859250877                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads            27147                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes           27437                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads        1703221                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes        366608                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq           17688739                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          17688639                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              2243                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             2243                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          1328301                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq        46530                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            3937                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          3322                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           7259                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           733004                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          733004                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            5                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      6435441                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1792835                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      4016184                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1308842                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      9208439                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      2815755                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side     10647819                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1940977                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              38166292                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    205933248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     66800727                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    128517696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     49121256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side    294669056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    104881285                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side    340729984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     72113032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1262766284                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           70942                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         19806080                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            7.002354                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.048462                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7               19759455     99.76%     99.76% # Request fanout histogram
system.tol2bus.snoop_fanout::8                  46625      0.24%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           19806080                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        11209166966                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4833122609                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1141768410                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        3016281789                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         826382404                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        6915637699                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1812002486                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy        7994776657                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             3.5                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1243755735                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.6                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.464152                       # Number of seconds simulated
sim_ticks                                464152487000                       # Number of ticks simulated
final_tick                               2971991376000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1016870                       # Simulator instruction rate (inst/s)
host_op_rate                                  1016870                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               54750840                       # Simulator tick rate (ticks/s)
host_mem_usage                                 759208                       # Number of bytes of host memory used
host_seconds                                  8477.54                       # Real time elapsed on the host
sim_insts                                  8620560765                       # Number of instructions simulated
sim_ops                                    8620560765                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       767936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data     23708992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst      1584512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data     28597248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       334208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data       944640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst       256896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data      2647360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           58841792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       767936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst      1584512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       334208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst       256896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2943552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      8090432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8090432                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst        11999                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data       370453                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst        24758                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data       446832                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         5222                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data        14760                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         4014                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data        41365                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              919403                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        126413                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             126413                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      1654491                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     51080179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      3413775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     61611752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst       720039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data      2035193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst       553473                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data      5703643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             126772545                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      1654491                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      3413775                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst       720039                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst       553473                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6341778                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        17430548                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             17430548                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        17430548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      1654491                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     51080179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      3413775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     61611752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst       720039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data      2035193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst       553473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data      5703643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            144203092                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      919403                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     126413                       # Number of write requests accepted
system.mem_ctrls.readBursts                    919403                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   126413                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               58810304                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   31488                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8089920                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                58841792                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8090432                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    492                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs         1011                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             62138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             62884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             60329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             51156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             53834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             61878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             58717                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             50453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             50791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             56550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            56386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            57492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            53571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            63968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            62484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            56280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6705                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6827                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  464150310000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                919403                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               126413                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  711234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  145773                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   38685                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   21726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1150                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      85                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       263977                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    253.438322                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   169.097263                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   240.396398                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        95123     36.03%     36.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        65067     24.65%     60.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        38297     14.51%     75.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        21312      8.07%     83.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        15435      5.85%     89.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        12907      4.89%     94.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7009      2.66%     96.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1392      0.53%     97.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         7435      2.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       263977                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7586                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     121.133535                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     91.983309                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    125.017597                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           2216     29.21%     29.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         3401     44.83%     74.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191         1016     13.39%     87.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          377      4.97%     92.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319          171      2.25%     94.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383          111      1.46%     96.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           68      0.90%     97.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           58      0.76%     97.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575           43      0.57%     98.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639           23      0.30%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703           28      0.37%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767           18      0.24%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           14      0.18%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            9      0.12%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            9      0.12%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            7      0.09%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            2      0.03%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            2      0.03%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            5      0.07%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            2      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            2      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7586                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7586                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.662932                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.635375                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.974501                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5112     67.39%     67.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               92      1.21%     68.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2230     29.40%     98.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              135      1.78%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               14      0.18%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7586                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   8534688500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             25764269750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 4594555000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      9287.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28037.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       126.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        17.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    126.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     17.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.14                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.08                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   712600                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   68750                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.55                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                54.39                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     443816.42                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               2490014520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1358638875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              7555165800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             2228614560                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          46421865360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         233558126145                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         221566618500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           515179043760                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            724.851925                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 255933430000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   15499120000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  192722781500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               2518409880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1374132375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              7563847200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             2262569760                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          46421865360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         231278978295                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         223565871000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           514985673870                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            724.579856                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 256938949500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   15499120000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  191716960500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      71                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                    232334                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    2663     26.40%     26.40% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      4      0.04%     26.44% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    475      4.71%     31.15% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     19      0.19%     31.34% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   6925     68.66%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               10086                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     2661     45.75%     45.75% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       4      0.07%     45.82% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     475      8.17%     53.99% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      19      0.33%     54.32% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    2657     45.68%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 5816                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            462686108500     99.68%     99.68% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                3319500      0.00%     99.68% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              201445500      0.04%     99.72% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               12649500      0.00%     99.73% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             1271483000      0.27%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        464175006000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999249                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.383682                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.576641                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         1      7.69%      7.69% # number of syscalls executed
system.cpu0.kern.syscall::3                         1      7.69%     15.38% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      7.69%     23.08% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      7.69%     30.77% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      7.69%     38.46% # number of syscalls executed
system.cpu0.kern.syscall::45                        3     23.08%     61.54% # number of syscalls executed
system.cpu0.kern.syscall::71                        4     30.77%     92.31% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      7.69%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    13                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    4      0.04%      0.04% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   58      0.54%      0.58% # number of callpals executed
system.cpu0.kern.callpal::tbi                       1      0.01%      0.58% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 8834     82.02%     82.61% # number of callpals executed
system.cpu0.kern.callpal::rdps                    954      8.86%     91.47% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.01%     91.48% # number of callpals executed
system.cpu0.kern.callpal::rti                     754      7.00%     98.48% # number of callpals executed
system.cpu0.kern.callpal::callsys                  17      0.16%     98.64% # number of callpals executed
system.cpu0.kern.callpal::imb                       3      0.03%     98.66% # number of callpals executed
system.cpu0.kern.callpal::rdunique                144      1.34%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 10770                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              812                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                677                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                677                      
system.cpu0.kern.mode_good::user                  677                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.833744                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.909335                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       66679656500     14.37%     14.37% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        397495349500     85.63%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements          1871695                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          509.376692                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          518987766                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1872207                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           277.206402                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   509.376692                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.994876                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.994876                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          276                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          183                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2107041728                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2107041728                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data    449328703                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      449328703                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     67448612                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      67448612                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         4916                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         4916                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         5487                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5487                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data    516777315                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       516777315                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data    516777315                       # number of overall hits
system.cpu0.dcache.overall_hits::total      516777315                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data      8867136                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      8867136                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data       634835                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       634835                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         2115                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2115                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data          628                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          628                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data      9501971                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       9501971                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data      9501971                       # number of overall misses
system.cpu0.dcache.overall_misses::total      9501971                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data 253519555176                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 253519555176                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data  19918717898                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  19918717898                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data     42663723                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     42663723                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data      5336576                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      5336576                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data 273438273074                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 273438273074                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data 273438273074                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 273438273074                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data    458195839                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    458195839                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     68083447                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     68083447                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         7031                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7031                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         6115                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6115                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data    526279286                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    526279286                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data    526279286                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    526279286                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.019352                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.019352                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.009324                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.009324                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.300811                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.300811                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.102698                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.102698                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018055                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018055                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018055                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018055                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 28590.917651                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28590.917651                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 31376.212556                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 31376.212556                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 20171.973050                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 20171.973050                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  8497.732484                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8497.732484                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 28777.005642                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28777.005642                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 28777.005642                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28777.005642                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      1483604                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         3808                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            39863                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             80                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    37.217570                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    47.600000                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       380495                       # number of writebacks
system.cpu0.dcache.writebacks::total           380495                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data      7188736                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7188736                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data       441757                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       441757                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data          354                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          354                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data      7630493                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      7630493                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data      7630493                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      7630493                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data      1678400                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1678400                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data       193078                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       193078                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data         1761                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         1761                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data          628                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          628                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data      1871478                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1871478                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data      1871478                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1871478                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data          414                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          414                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data          648                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          648                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data         1062                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total         1062                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  42481582588                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  42481582588                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data   4264993258                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4264993258                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data     27854024                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     27854024                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data      4389424                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      4389424                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  46746575846                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  46746575846                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  46746575846                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  46746575846                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     93144001                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     93144001                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data    145045002                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    145045002                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data    238189003                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    238189003                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003663                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003663                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.002836                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.002836                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.250462                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.250462                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.102698                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.102698                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003556                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003556                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003556                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003556                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 25310.761790                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 25310.761790                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 22089.483307                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 22089.483307                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 15817.162976                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15817.162976                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  6989.528662                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6989.528662                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 24978.426594                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 24978.426594                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 24978.426594                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 24978.426594                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 224985.509662                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 224985.509662                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 223834.879630                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223834.879630                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 224283.430320                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 224283.430320                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements          5039086                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.999998                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          196305613                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          5039598                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            38.952633                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.999998                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          415                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        408158270                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       408158270                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    196228504                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      196228504                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    196228504                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       196228504                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    196228504                       # number of overall hits
system.cpu0.icache.overall_hits::total      196228504                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst      5331087                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      5331087                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst      5331087                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       5331087                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst      5331087                       # number of overall misses
system.cpu0.icache.overall_misses::total      5331087                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst  68411820992                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  68411820992                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst  68411820992                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  68411820992                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst  68411820992                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  68411820992                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    201559591                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    201559591                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    201559591                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    201559591                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    201559591                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    201559591                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.026449                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.026449                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.026449                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.026449                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.026449                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.026449                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 12832.621376                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12832.621376                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 12832.621376                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12832.621376                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 12832.621376                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12832.621376                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          938                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               54                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    17.370370                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst       291999                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       291999                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst       291999                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       291999                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst       291999                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       291999                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst      5039088                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      5039088                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst      5039088                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      5039088                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst      5039088                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      5039088                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst  58823781881                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  58823781881                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst  58823781881                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  58823781881                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst  58823781881                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  58823781881                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.025000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.025000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.025000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.025000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.025000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.025000                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 11673.497641                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 11673.497641                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 11673.497641                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 11673.497641                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 11673.497641                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 11673.497641                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       5                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                    321521                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    2557     28.43%     28.43% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    475      5.28%     33.71% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     23      0.26%     33.96% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   5940     66.04%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                8995                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     2557     45.54%     45.54% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     475      8.46%     54.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      23      0.41%     54.41% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    2560     45.59%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 5615                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            462618962500     99.74%     99.74% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              207994000      0.04%     99.78% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               17668000      0.00%     99.78% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             1000304000      0.22%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        463844928500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.430976                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.624236                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         2    100.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     2                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    2      0.02%      0.02% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   25      0.26%      0.28% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 7713     79.08%     79.35% # number of callpals executed
system.cpu1.kern.callpal::rdps                    951      9.75%     89.10% # number of callpals executed
system.cpu1.kern.callpal::rti                     788      8.08%     97.18% # number of callpals executed
system.cpu1.kern.callpal::callsys                   4      0.04%     97.22% # number of callpals executed
system.cpu1.kern.callpal::rdunique                271      2.78%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  9754                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              809                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                784                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  5                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                785                      
system.cpu1.kern.mode_good::user                  784                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.970334                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.200000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.982478                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        2532085000      0.55%      0.55% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        459017356000     99.45%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      25                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements          2404725                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          511.750496                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          599993043                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2405181                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           249.458583                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   511.750496                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.999513                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999513                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          450                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       2457827418                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      2457827418                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data    525619020                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      525619020                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     74333305                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      74333305                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         3964                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         3964                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         4556                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         4556                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data    599952325                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       599952325                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data    599952325                       # number of overall hits
system.cpu1.dcache.overall_hits::total      599952325                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data     12972261                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     12972261                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data       920644                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       920644                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data         1536                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1536                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data          197                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          197                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data     13892905                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      13892905                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data     13892905                       # number of overall misses
system.cpu1.dcache.overall_misses::total     13892905                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data 349681751823                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 349681751823                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data  29264395698                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  29264395698                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data     48611487                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     48611487                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data      1984029                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1984029                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data        14000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        14000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data 378946147521                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 378946147521                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data 378946147521                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 378946147521                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data    538591281                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    538591281                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     75253949                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     75253949                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         5500                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         5500                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         4753                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         4753                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data    613845230                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    613845230                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data    613845230                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    613845230                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.024086                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.024086                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.012234                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.012234                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.279273                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.279273                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.041448                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.041448                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.022633                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.022633                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.022633                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.022633                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 26956.114422                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 26956.114422                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 31786.874946                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 31786.874946                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 31648.103516                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 31648.103516                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data 10071.213198                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 10071.213198                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 27276.235425                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 27276.235425                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 27276.235425                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 27276.235425                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1957100                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         2476                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            56545                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             54                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    34.611371                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    45.851852                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       553951                       # number of writebacks
system.cpu1.dcache.writebacks::total           553951                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data     10854435                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     10854435                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data       633864                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       633864                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data          328                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          328                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data     11488299                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     11488299                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data     11488299                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     11488299                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data      2117826                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2117826                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data       286780                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       286780                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data         1208                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1208                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data          197                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          197                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data      2404606                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2404606                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data      2404606                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2404606                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data          496                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total          496                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data          496                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total          496                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  51454840590                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  51454840590                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data   6446156876                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   6446156876                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data     31338761                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     31338761                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data      1689971                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1689971                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data        12500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        12500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  57900997466                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  57900997466                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  57900997466                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  57900997466                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data    111003500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total    111003500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data    111003500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total    111003500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003932                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003932                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.003811                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.003811                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.219636                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.219636                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.041448                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.041448                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003917                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003917                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003917                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003917                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 24296.066150                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 24296.066150                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 22477.707218                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 22477.707218                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 25942.682947                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25942.682947                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  8578.532995                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8578.532995                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 24079.203606                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 24079.203606                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 24079.203606                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 24079.203606                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 223797.379032                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223797.379032                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 223797.379032                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 223797.379032                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements          5856415                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.999990                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          225483724                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          5856927                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            38.498640                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.999990                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     1.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          481                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        469129148                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       469129148                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst    225471263                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      225471263                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst    225471263                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       225471263                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst    225471263                       # number of overall hits
system.cpu1.icache.overall_hits::total      225471263                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst      6165103                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      6165103                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst      6165103                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       6165103                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst      6165103                       # number of overall misses
system.cpu1.icache.overall_misses::total      6165103                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst  80147781555                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  80147781555                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst  80147781555                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  80147781555                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst  80147781555                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  80147781555                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst    231636366                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    231636366                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst    231636366                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    231636366                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst    231636366                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    231636366                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.026615                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.026615                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.026615                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.026615                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.026615                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.026615                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 13000.233987                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 13000.233987                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 13000.233987                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 13000.233987                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 13000.233987                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 13000.233987                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         2390                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs              105                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    22.761905                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst       308687                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       308687                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst       308687                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       308687                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst       308687                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       308687                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst      5856416                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      5856416                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst      5856416                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      5856416                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst      5856416                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      5856416                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst  69103601487                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  69103601487                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst  69103601487                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  69103601487                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst  69103601487                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  69103601487                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.025283                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.025283                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.025283                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.025283                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.025283                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.025283                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 11799.640170                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 11799.640170                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 11799.640170                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 11799.640170                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 11799.640170                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 11799.640170                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     479                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     20688                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    5912     38.60%     38.60% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    475      3.10%     41.70% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      5      0.03%     41.73% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   8926     58.27%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               15318                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     5912     48.07%     48.07% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     475      3.86%     51.93% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       5      0.04%     51.97% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    5907     48.03%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                12299                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            462727955000     99.76%     99.76% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              150535500      0.03%     99.79% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                4887000      0.00%     99.79% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              976308000      0.21%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        463859685500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.661775                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.802912                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1      0.76%      0.76% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      0.76%      1.53% # number of syscalls executed
system.cpu2.kern.syscall::4                         6      4.58%      6.11% # number of syscalls executed
system.cpu2.kern.syscall::6                         2      1.53%      7.63% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      0.76%      8.40% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      0.76%      9.16% # number of syscalls executed
system.cpu2.kern.syscall::71                        1      0.76%      9.92% # number of syscalls executed
system.cpu2.kern.syscall::73                      118     90.08%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   131                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                   55      0.34%      0.34% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  146      0.90%      1.24% # number of callpals executed
system.cpu2.kern.callpal::tbi                       3      0.02%      1.26% # number of callpals executed
system.cpu2.kern.callpal::swpipl                14198     87.38%     88.63% # number of callpals executed
system.cpu2.kern.callpal::rdps                    969      5.96%     94.60% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.01%     94.60% # number of callpals executed
system.cpu2.kern.callpal::rti                     640      3.94%     98.54% # number of callpals executed
system.cpu2.kern.callpal::callsys                 145      0.89%     99.43% # number of callpals executed
system.cpu2.kern.callpal::imb                       6      0.04%     99.47% # number of callpals executed
system.cpu2.kern.callpal::rdunique                 86      0.53%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 16249                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              787                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                161                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                162                      
system.cpu2.kern.mode_good::user                  161                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.205845                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.340717                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      462723655500     99.82%     99.82% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user           818547000      0.18%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     146                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements            29181                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          465.601169                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            1186998                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            29613                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            40.083679                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   465.601169                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.909377                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.909377                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          432                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          432                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          4852457                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         4852457                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       725184                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         725184                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       356489                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        356489                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        13784                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        13784                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        13976                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        13976                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1081673                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1081673                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1081673                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1081673                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        73388                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        73388                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data        20908                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        20908                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         1107                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1107                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data          196                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          196                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        94296                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         94296                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        94296                       # number of overall misses
system.cpu2.dcache.overall_misses::total        94296                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   3943426678                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   3943426678                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    994845678                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    994845678                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data     53974249                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     53974249                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data      2497050                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      2497050                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::switch_cpus2.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4938272356                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4938272356                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4938272356                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4938272356                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       798572                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       798572                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       377397                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       377397                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        14891                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        14891                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        14172                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        14172                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1175969                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1175969                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1175969                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1175969                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.091899                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.091899                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.055401                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.055401                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.074340                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.074340                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.013830                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.013830                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.080186                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.080186                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.080186                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.080186                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 53733.943942                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 53733.943942                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 47582.058447                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 47582.058447                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 48757.225836                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 48757.225836                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data 12740.051020                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 12740.051020                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 52369.902817                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 52369.902817                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 52369.902817                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 52369.902817                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs        89419                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         3876                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             2656                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             42                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    33.666792                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    92.285714                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        17394                       # number of writebacks
system.cpu2.dcache.writebacks::total            17394                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        48236                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        48236                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data        14363                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        14363                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data          168                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          168                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        62599                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        62599                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        62599                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        62599                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        25152                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        25152                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data         6545                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         6545                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data          939                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          939                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data          196                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          196                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        31697                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        31697                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        31697                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        31697                       # number of overall MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data          539                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total          539                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data          539                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total          539                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1148220681                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1148220681                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data    247101831                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    247101831                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data     41286501                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     41286501                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data      2204450                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      2204450                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus2.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1395322512                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1395322512                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1395322512                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1395322512                       # number of overall MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data    120806000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total    120806000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data    120806000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    120806000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.031496                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031496                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.017342                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.017342                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.063058                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.063058                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.013830                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.013830                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.026954                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.026954                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.026954                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.026954                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 45651.267533                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 45651.267533                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 37754.290451                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 37754.290451                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 43968.584665                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 43968.584665                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data 11247.193878                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 11247.193878                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 44020.649020                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 44020.649020                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 44020.649020                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 44020.649020                       # average overall mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 224129.870130                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total 224129.870130                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 224129.870130                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 224129.870130                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            24460                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.999426                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             898104                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            24972                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            35.964440                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.999426                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999999                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          1608265                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         1608265                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       764677                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         764677                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       764677                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          764677                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       764677                       # number of overall hits
system.cpu2.icache.overall_hits::total         764677                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        27221                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        27221                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        27221                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         27221                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        27221                       # number of overall misses
system.cpu2.icache.overall_misses::total        27221                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst    799487666                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    799487666                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst    799487666                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    799487666                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst    799487666                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    799487666                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       791898                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       791898                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       791898                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       791898                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       791898                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       791898                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.034374                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.034374                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.034374                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.034374                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.034374                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.034374                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 29370.253334                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 29370.253334                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 29370.253334                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 29370.253334                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 29370.253334                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 29370.253334                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          899                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               42                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    21.404762                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst         2752                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         2752                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst         2752                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         2752                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst         2752                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         2752                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst        24469                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        24469                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst        24469                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        24469                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst        24469                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        24469                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst    663164302                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    663164302                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst    663164302                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    663164302                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst    663164302                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    663164302                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.030899                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.030899                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.030899                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.030899                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.030899                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.030899                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 27102.223303                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 27102.223303                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 27102.223303                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 27102.223303                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 27102.223303                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 27102.223303                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     449                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                     47913                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                    2189     27.72%     27.72% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    475      6.01%     33.73% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     35      0.44%     34.18% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   5198     65.82%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                7897                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     2189     44.74%     44.74% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     475      9.71%     54.45% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      35      0.72%     55.16% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    2194     44.84%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 4893                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            463241060500     99.86%     99.86% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22              155685500      0.03%     99.90% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               18814500      0.00%     99.90% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31              453773500      0.10%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        463869334000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.422085                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.619602                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         1     25.00%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::6                         1     25.00%     50.00% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     25.00%     75.00% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     25.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     4                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    2      0.02%      0.02% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   77      0.91%      0.93% # number of callpals executed
system.cpu3.kern.callpal::tbi                       4      0.05%      0.98% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 6779     79.82%     80.80% # number of callpals executed
system.cpu3.kern.callpal::rdps                    951     11.20%     91.99% # number of callpals executed
system.cpu3.kern.callpal::rti                     623      7.34%     99.33% # number of callpals executed
system.cpu3.kern.callpal::callsys                  10      0.12%     99.45% # number of callpals executed
system.cpu3.kern.callpal::imb                       1      0.01%     99.46% # number of callpals executed
system.cpu3.kern.callpal::rdunique                 46      0.54%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  8493                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              701                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                174                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                175                      
system.cpu3.kern.mode_good::user                  174                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.249643                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.398857                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      427805705000     92.27%     92.27% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user         35822942500      7.73%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      77                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements           245576                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          484.844337                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           40973018                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           246036                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           166.532613                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   484.844337                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.946962                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.946962                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          460                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          449                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        164730351                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       164730351                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     32528850                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       32528850                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7240004                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7240004                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         2520                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         2520                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         2564                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         2564                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     39768854                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        39768854                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     39768854                       # number of overall hits
system.cpu3.dcache.overall_hits::total       39768854                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data      1196610                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1196610                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data       149784                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       149784                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          431                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          431                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data          160                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          160                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data      1346394                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1346394                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data      1346394                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1346394                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  28629912204                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  28629912204                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data   6055846287                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   6055846287                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data     15192987                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     15192987                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data      2748565                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      2748565                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  34685758491                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  34685758491                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  34685758491                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  34685758491                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     33725460                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     33725460                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7389788                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7389788                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         2951                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         2951                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         2724                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         2724                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     41115248                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     41115248                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     41115248                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     41115248                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.035481                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.035481                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.020269                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.020269                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.146052                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.146052                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.058737                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.058737                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.032747                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.032747                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.032747                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.032747                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 23925.850698                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 23925.850698                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 40430.528541                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 40430.528541                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 35250.549884                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 35250.549884                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data 17178.531250                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 17178.531250                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 25761.967515                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 25761.967515                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 25761.967515                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 25761.967515                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       426769                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets         1142                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            10652                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             19                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    40.064683                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    60.105263                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        78301                       # number of writebacks
system.cpu3.dcache.writebacks::total            78301                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       991751                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       991751                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data       107865                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       107865                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data          137                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          137                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data      1099616                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1099616                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data      1099616                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1099616                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data       204859                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       204859                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data        41919                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        41919                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data          294                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          294                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data          160                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          160                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data       246778                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       246778                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data       246778                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       246778                       # number of overall MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data          497                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total          497                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data          497                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total          497                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   4553558419                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   4553558419                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data   1198248632                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1198248632                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data      7700504                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      7700504                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data      2507435                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      2507435                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   5751807051                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5751807051                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   5751807051                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5751807051                       # number of overall MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data    112249500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total    112249500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data    112249500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total    112249500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006074                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006074                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.005673                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.005673                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.099627                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.099627                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.058737                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.058737                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.006002                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.006002                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.006002                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.006002                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 22227.768460                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 22227.768460                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 28584.857272                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 28584.857272                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 26192.190476                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26192.190476                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data 15671.468750                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 15671.468750                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 23307.616769                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 23307.616769                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 23307.616769                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 23307.616769                       # average overall mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 225854.124748                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total 225854.124748                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 225854.124748                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 225854.124748                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements           591508                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.999964                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           15988230                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           592020                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            27.006233                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   511.999964                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     1.000000                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          486                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           26                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         33790321                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        33790321                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     15981654                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       15981654                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     15981654                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        15981654                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     15981654                       # number of overall hits
system.cpu3.icache.overall_hits::total       15981654                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst       617752                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       617752                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst       617752                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        617752                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst       617752                       # number of overall misses
system.cpu3.icache.overall_misses::total       617752                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst   8203073288                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   8203073288                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst   8203073288                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   8203073288                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst   8203073288                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   8203073288                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     16599406                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16599406                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     16599406                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16599406                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     16599406                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16599406                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.037215                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.037215                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.037215                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.037215                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.037215                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.037215                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 13278.910126                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 13278.910126                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 13278.910126                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 13278.910126                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 13278.910126                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 13278.910126                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1406                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               30                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    46.866667                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst        26243                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total        26243                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst        26243                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total        26243                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst        26243                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total        26243                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst       591509                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       591509                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst       591509                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       591509                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst       591509                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total       591509                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst   7104963109                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   7104963109                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst   7104963109                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   7104963109                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst   7104963109                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   7104963109                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.035634                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.035634                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.035634                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.035634                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.035634                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.035634                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 12011.589188                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 12011.589188                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 12011.589188                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 12011.589188                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 12011.589188                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 12011.589188                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  414                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 414                       # Transaction distribution
system.iobus.trans_dist::WriteReq                2180                       # Transaction distribution
system.iobus.trans_dist::WriteResp               2180                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         4060                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1096                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         5188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    5188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        16240                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          548                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        16832                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    16832                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              4056000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               28000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              690000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3008000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    920469                       # number of replacements
system.l2.tags.tagsinuse                 16273.184331                       # Cycle average of tags in use
system.l2.tags.total_refs                    18534061                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    936557                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     19.789571                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1308.756634                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst                2                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         1.374282                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         2.014171                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst  1919.909857                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  4774.709385                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   583.222097                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  5964.931016                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   301.670315                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   103.118211                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   974.453094                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   337.025268                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.079880                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000084                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000123                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.117182                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.291425                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.035597                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.364070                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.018412                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.006294                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.059476                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.020570                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.993236                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16088                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          294                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2929                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        11237                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1470                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          158                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.981934                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 274761974                       # Number of tag accesses
system.l2.tags.data_accesses                274761974                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst      5026868                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data      1329400                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst      5831453                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data      1710499                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst        19121                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        11862                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst       587298                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data       172036                       # number of ReadReq hits
system.l2.ReadReq_hits::total                14688537                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1030141                       # number of Writeback hits
system.l2.Writeback_hits::total               1030141                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data           58                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data          104                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data           21                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data          120                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  303                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data           35                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data           37                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 89                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data       163339                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data       242506                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data         3970                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data        31947                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                441762                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst      5026868                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data      1492739                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst      5831453                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data      1953005                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst        19121                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        15832                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst       587298                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data       203983                       # number of demand (read+write) hits
system.l2.demand_hits::total                 15130299                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst      5026868                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data      1492739                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst      5831453                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data      1953005                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst        19121                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        15832                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst       587298                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data       203983                       # number of overall hits
system.l2.overall_hits::total                15130299                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst        12219                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data       342388                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst        24959                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data       402508                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst         5338                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        12595                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst         4210                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        31754                       # number of ReadReq misses
system.l2.ReadReq_misses::total                835971                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data          256                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           78                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data          198                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data          220                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                752                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           84                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           29                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           55                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data           68                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              236                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data        28144                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data        44421                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         2174                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         9649                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               84388                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst        12219                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data       370532                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst        24959                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data       446929                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         5338                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        14769                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         4210                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        41403                       # number of demand (read+write) misses
system.l2.demand_misses::total                 920359                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst        12219                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data       370532                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst        24959                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data       446929                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         5338                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        14769                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         4210                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        41403                       # number of overall misses
system.l2.overall_misses::total                920359                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst    973103750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data  26702128500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst   1982238500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data  31238622000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst    436979750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1028251250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst    340551750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   2531392000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     65233267500                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data       405488                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data       752976                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data      2711949                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data      1184993                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      5055406                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data        93997                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data       312990                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data        93997                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       500984                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data   2304119739                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data   3550572498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data    191156496                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data    806158495                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6852007228                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst    973103750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data  29006248239                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst   1982238500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data  34789194498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst    436979750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1219407746                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst    340551750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   3337550495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      72085274728                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst    973103750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data  29006248239                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst   1982238500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data  34789194498                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst    436979750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1219407746                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst    340551750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   3337550495                       # number of overall miss cycles
system.l2.overall_miss_latency::total     72085274728                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst      5039087                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data      1671788                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst      5856412                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data      2113007                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst        24459                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        24457                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst       591508                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data       203790                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            15524508                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1030141                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1030141                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          314                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data          182                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data          219                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data          340                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1055                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          119                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           66                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           64                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data           76                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            325                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data       191483                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data       286927                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data         6144                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data        41596                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            526150                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst      5039087                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data      1863271                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst      5856412                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data      2399934                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst        24459                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        30601                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst       591508                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data       245386                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             16050658                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst      5039087                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data      1863271                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst      5856412                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data      2399934                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst        24459                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        30601                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst       591508                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data       245386                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            16050658                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.002425                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.204803                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.004262                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.190491                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.218243                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.514985                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.007117                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.155817                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.053848                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.815287                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.428571                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.904110                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.647059                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.712796                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.705882                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.439394                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.859375                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.894737                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.726154                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.146979                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.154816                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.353841                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.231969                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.160388                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.002425                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.198861                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.004262                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.186226                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.218243                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.482631                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.007117                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.168726                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.057341                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.002425                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.198861                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.004262                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.186226                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.218243                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.482631                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.007117                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.168726                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.057341                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 79638.575170                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 77987.921598                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 79419.788453                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 77609.940672                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 81862.073810                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 81639.638746                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 80891.152019                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 79718.838572                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 78032.931166                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  1583.937500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  9653.538462                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data 13696.712121                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  5386.331818                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6722.614362                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  1119.011905                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data 10792.758621                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data  1709.036364                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2122.813559                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 81868.950362                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 79930.044303                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 87928.471021                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 83548.398280                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81196.464284                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 79638.575170                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 78282.707672                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 79419.788453                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 77840.539544                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 81862.073810                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 82565.356219                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 80891.152019                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 80611.320315                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78322.996492                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 79638.575170                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 78282.707672                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 79419.788453                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 77840.539544                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 81862.073810                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 82565.356219                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 80891.152019                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 80611.320315                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78322.996492                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               126413                       # number of writebacks
system.l2.writebacks::total                    126413                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst          220                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data           68                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst          201                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data           94                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst          116                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data            3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst          196                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data           33                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                931                       # number of ReadReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus1.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst          220                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data           68                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst          201                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data           95                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst          116                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst          196                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data           33                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 932                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst          220                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data           68                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst          201                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data           95                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst          116                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst          196                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data           33                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                932                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst        11999                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data       342320                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst        24758                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data       402414                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst         5222                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        12592                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst         4014                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        31721                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           835040                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data          256                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data           78                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data          198                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data          220                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           752                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data           84                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data           29                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data           55                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data           68                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          236                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data        28144                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data        44420                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data         2174                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data         9649                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          84387                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst        11999                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data       370464                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst        24758                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data       446834                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst         5222                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        14766                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst         4014                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        41370                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            919427                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst        11999                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data       370464                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst        24758                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data       446834                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst         5222                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        14766                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst         4014                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        41370                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           919427                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data          414                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          414                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data          648                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data          496                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data          539                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data          497                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         2180                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data         1062                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data          496                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data          539                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data          497                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         2594                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst    807487750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data  22427887750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst   1659566500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data  26211042750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst    364168000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    870551750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst    275798500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   2132414250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  54748917250                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data      4696682                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data      1389075                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data      3587654                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data      3969667                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     13643078                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data      1484584                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data       516529                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data       982550                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data      1213567                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      4197230                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data   1956546761                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data   3001704502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data    164089004                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data    687178505                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5809518772                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst    807487750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data  24384434511                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst   1659566500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data  29212747252                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst    364168000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1034640754                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst    275798500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   2819592755                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  60558436022                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst    807487750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data  24384434511                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst   1659566500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data  29212747252                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst    364168000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1034640754                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst    275798500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   2819592755                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  60558436022                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     87339000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     87339000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data    136596500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data    104546500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data    113649000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data    105216000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    460008000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data    223935500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data    104546500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data    113649000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data    105216000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    547347000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.002381                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.204763                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.004228                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.190446                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.213500                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.514863                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.006786                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.155655                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.053789                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.815287                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.428571                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.904110                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.647059                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.712796                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.705882                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.439394                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.859375                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.894737                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.726154                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.146979                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.154813                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.353841                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.231969                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.160386                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.002381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.198825                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.004228                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.186186                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.213500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.482533                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.006786                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.168592                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.057283                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.002381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.198825                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.004228                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.186186                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.213500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.482533                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.006786                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.168592                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.057283                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 67296.253854                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 65517.316400                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 67031.525164                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 65134.520047                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 69737.265416                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 69135.304161                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 68709.143000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 67224.055042                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 65564.424758                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18346.414062                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 17808.653846                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18119.464646                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18043.940909                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18142.390957                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 17673.619048                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 17811.344828                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 17864.545455                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 17846.573529                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 17784.872881                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 69519.143014                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 67575.517830                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 75477.922723                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 71217.587833                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68843.764703                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 67296.253854                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 65821.333547                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 67031.525164                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 65377.180904                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 69737.265416                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 70069.128674                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 68709.143000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 68155.493232                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65865.409676                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 67296.253854                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 65821.333547                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 67031.525164                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 65377.180904                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 69737.265416                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 70069.128674                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 68709.143000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 68155.493232                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65865.409676                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210963.768116                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 210963.768116                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210797.067901                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 210779.233871                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 210851.576994                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 211702.213280                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 211012.844037                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 210862.052731                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 210779.233871                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 210851.576994                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 211702.213280                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 211005.011565                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq              835454                       # Transaction distribution
system.membus.trans_dist::ReadResp             835454                       # Transaction distribution
system.membus.trans_dist::WriteReq               2180                       # Transaction distribution
system.membus.trans_dist::WriteResp              2180                       # Transaction distribution
system.membus.trans_dist::Writeback            126413                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             2015                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1090                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            1011                       # Transaction distribution
system.membus.trans_dist::ReadExReq             84391                       # Transaction distribution
system.membus.trans_dist::ReadExResp            84364                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         5188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1969363                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1974553                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1974553                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        16832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     66932288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     66949120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                66949120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             2121                       # Total snoops (count)
system.membus.snoop_fanout::samples           1051543                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 1051543    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1051543                       # Request fanout histogram
system.membus.reqLayer0.occupancy             5295499                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1771559503                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.4                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         4870785665                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.0                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       46743670                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     39293899                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      2652787                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     31795369                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       26668911                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    83.876715                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS        2252763                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect         2561                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits           477162841                       # DTB read hits
system.switch_cpus0.dtb.read_misses           1072062                       # DTB read misses
system.switch_cpus0.dtb.read_acv                   23                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses       477833459                       # DTB read accesses
system.switch_cpus0.dtb.write_hits           69052910                       # DTB write hits
system.switch_cpus0.dtb.write_misses            32026                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   8                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses       68676961                       # DTB write accesses
system.switch_cpus0.dtb.data_hits           546215751                       # DTB hits
system.switch_cpus0.dtb.data_misses           1104088                       # DTB misses
system.switch_cpus0.dtb.data_acv                   31                       # DTB access violations
system.switch_cpus0.dtb.data_accesses       546510420                       # DTB accesses
system.switch_cpus0.itb.fetch_hits          201226955                       # ITB hits
system.switch_cpus0.itb.fetch_misses            66875                       # ITB misses
system.switch_cpus0.itb.fetch_acv                 757                       # ITB acv
system.switch_cpus0.itb.fetch_accesses      201293830                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               800119780                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles    308673977                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts            2714194243                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           46743670                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     28921674                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles            476472679                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        7421796                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.TlbCycles               102                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.MiscStallCycles        26160                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles      1605125                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles         1642                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           58                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines        201559591                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1546395                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.ItlbSquashes              3                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    790490641                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     3.433556                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.834669                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       419500832     53.07%     53.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         8564947      1.08%     54.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         7020570      0.89%     55.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         5684347      0.72%     55.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4        23752099      3.00%     58.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3968486      0.50%     59.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         6451577      0.82%     60.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         3407437      0.43%     60.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8       312140346     39.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    790490641                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.058421                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               3.392235                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       277696636                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles    156919065                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles        317797514                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles     34435014                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3642412                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3671453                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        69396                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts    2679003820                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts       221593                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3642412                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       291104384                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles       57662616                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles     19561407                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles        338166452                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles     80353370                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts    2665000192                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents      1107719                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      61896715                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       8401759                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents        786589                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands   2412060288                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups   4142541995                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups   4142525184                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups        15807                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps   2306358600                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       105701704                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts      2573073                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         8374                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts        171312277                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads    489418566                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     74330618                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads     84633709                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores     31318533                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded        2515380151                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded      1958250                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued       2467400653                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       653302                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined    100161560                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     85253877                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved      1927343                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    790490641                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     3.121353                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.641451                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    192382584     24.34%     24.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     96129735     12.16%     36.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     91449999     11.57%     48.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     78806834      9.97%     58.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     62222193      7.87%     65.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     64532808      8.16%     74.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6    104591513     13.23%     87.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     50151272      6.34%     93.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     50223703      6.35%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    790490641                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu       76447096     70.64%     70.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult        869067      0.80%     71.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead      29895012     27.63%     99.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite      1005994      0.93%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass          497      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu   1903446270     77.14%     77.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult     12221828      0.50%     77.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     77.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd       292835      0.01%     77.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     77.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt           63      0.00%     77.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     77.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv          248      0.00%     77.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     77.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     77.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     77.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     77.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     77.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     77.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     77.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     77.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     77.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     77.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     77.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     77.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    480081780     19.46%     97.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     69338466      2.81%     99.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess      2018666      0.08%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total    2467400653                       # Type of FU issued
system.switch_cpus0.iq.rate                  3.083789                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt          108217169                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.043859                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads   5833540566                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes   2617823979                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses   2458071392                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads       621854                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes       328870                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses       301874                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses    2575305499                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses         311826                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads     18692318                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads     22789131                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses        27573                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation       657563                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      6239653                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads       212838                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked       104908                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3642412                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles       39396215                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles      3480047                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts   2641707984                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      3511339                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts    489418566                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     74330618                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts      1943161                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents       1285342                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents      2025375                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents       657563                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1799828                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1106396                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2906224                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts   2462941518                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts    478265887                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      4459137                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop            124369583                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs           547351516                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        35864780                       # Number of branches executed
system.switch_cpus0.iew.exec_stores          69085629                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            3.078216                       # Inst execution rate
system.switch_cpus0.iew.wb_sent            2460494923                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count           2458373266                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers       1587877196                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers       1917604711                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              3.072507                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.828052                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts    104603195                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        30907                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2816635                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    775323024                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     3.268320                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     3.258659                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    246520937     31.80%     31.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     91472866     11.80%     43.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     93869073     12.11%     55.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3     35998757      4.64%     60.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4     47597563      6.14%     66.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5     18552099      2.39%     68.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6     28725095      3.70%     72.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      9398202      1.21%     73.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8    203188432     26.21%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    775323024                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts   2534003470                       # Number of instructions committed
system.switch_cpus0.commit.committedOps    2534003470                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs             534720400                       # Number of memory references committed
system.switch_cpus0.commit.loads            466629435                       # Number of loads committed
system.switch_cpus0.commit.membars              11260                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          33453811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts            294644                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts       2414563157                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1573875                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass    116827116      4.61%      4.61% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu   1868406550     73.73%     78.34% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult     11736041      0.46%     78.81% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     78.81% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd       281945      0.01%     78.82% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     78.82% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt           63      0.00%     78.82% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     78.82% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv          248      0.00%     78.82% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     78.82% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     78.82% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     78.82% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     78.82% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     78.82% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     78.82% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     78.82% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     78.82% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     78.82% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     78.82% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     78.82% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     78.82% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     78.82% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     78.82% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     78.82% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     78.82% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     78.82% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     78.82% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     78.82% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.82% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.82% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead    466640695     18.42%     97.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite     68092146      2.69%     99.92% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess      2018666      0.08%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total   2534003470                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events    203188432                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads          3207860037                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes         5292428978                       # The number of ROB writes
system.switch_cpus0.timesIdled                2901389                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                9629139                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles           128185194                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts         2417176850                       # Number of Instructions Simulated
system.switch_cpus0.committedOps           2417176850                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.331014                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.331014                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      3.021019                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                3.021019                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads      4029922665                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes     2345287505                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads            13787                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes           13813                       # number of floating regfile writes
system.switch_cpus0.misc_regfile_reads        1888643                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes        842797                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups       53110995                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     44924268                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      3129796                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     35341000                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       30003086                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    84.895974                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS        2527623                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect         2156                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits           558086485                       # DTB read hits
system.switch_cpus1.dtb.read_misses           1709651                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   30                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses       559501695                       # DTB read accesses
system.switch_cpus1.dtb.write_hits           76371262                       # DTB write hits
system.switch_cpus1.dtb.write_misses            54845                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses       75965296                       # DTB write accesses
system.switch_cpus1.dtb.data_hits           634457747                       # DTB hits
system.switch_cpus1.dtb.data_misses           1764496                       # DTB misses
system.switch_cpus1.dtb.data_acv                   35                       # DTB access violations
system.switch_cpus1.dtb.data_accesses       635466991                       # DTB accesses
system.switch_cpus1.itb.fetch_hits          231360774                       # ITB hits
system.switch_cpus1.itb.fetch_misses            93607                       # ITB misses
system.switch_cpus1.itb.fetch_acv                  21                       # ITB acv
system.switch_cpus1.itb.fetch_accesses      231454381                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               923112575                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles    355409007                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts            3140648916                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           53110995                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     32530709                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles            548432474                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        8783556                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles               433                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles        31965                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles      2421009                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles          111                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles          126                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines        231636368                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1800257                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.ItlbSquashes              6                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    910686903                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     3.448659                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.845687                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       484958061     53.25%     53.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         7655194      0.84%     54.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         7592788      0.83%     54.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         6099994      0.67%     55.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4        26830744      2.95%     58.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         4070544      0.45%     58.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         6421545      0.71%     59.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         3161066      0.35%     60.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8       363896967     39.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    910686903                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.057535                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               3.402238                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       321786747                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles    177420587                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles        372552211                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles     34620368                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4306990                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3860198                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        85804                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts    3097799691                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts       260436                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4306990                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       335600844                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles       69788373                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles     27034523                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles        392649768                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles     81306405                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts    3081214374                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents      1523910                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      58167708                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      11069671                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents       1346131                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands   2793725771                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups   4793562649                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups   4793519154                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups        42131                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps   2665972432                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       127753432                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts      3604199                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         7090                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts        172458012                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads    572933217                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     82452615                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads     95421960                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     32462421                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded        2908706747                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded      2689008                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued       2850289880                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       889957                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined    122092986                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    104185574                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved      2665977                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    910686903                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     3.129824                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.674563                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    232342909     25.51%     25.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1    104193869     11.44%     36.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     99518041     10.93%     47.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     88717160      9.74%     57.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     70672924      7.76%     65.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     72959033      8.01%     73.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6    123184114     13.53%     86.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     58473920      6.42%     93.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     60624933      6.66%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    910686903                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu       91343820     70.76%     70.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult        778537      0.60%     71.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead      35805428     27.74%     99.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite      1153762      0.89%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass         1138      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu   2196339426     77.06%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult     11951518      0.42%     77.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     77.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd       520443      0.02%     77.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     77.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt         1707      0.00%     77.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     77.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv          569      0.00%     77.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     77.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     77.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     77.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     77.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     77.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     77.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     77.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     77.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     77.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     77.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     77.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     77.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    561927809     19.71%     97.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     76706438      2.69%     99.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess      2840832      0.10%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total    2850289880                       # Type of FU issued
system.switch_cpus1.iq.rate                  3.087695                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt          129081547                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.045287                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads   6740109734                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes   3033556717                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses   2838892784                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads      1128433                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes       611046                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses       551225                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses    2978804283                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses         566006                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads     19215762                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads     28033880                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses        31074                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation       684281                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      7192633                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads       209726                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked       136101                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4306990                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles       47934721                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles      4987502                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts   3053891840                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      4127452                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts    572933217                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts     82452615                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts      2679946                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents       1893653                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents      2900364                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents       684281                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      2115788                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1361328                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      3477116                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts   2845223727                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts    559840032                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      5066153                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop            142496085                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs           636266715                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        39082578                       # Number of branches executed
system.switch_cpus1.iew.exec_stores          76426683                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            3.082207                       # Inst execution rate
system.switch_cpus1.iew.wb_sent            2842370178                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count           2839444009                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers       1829611471                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers       2217603957                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              3.075946                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.825040                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts    126283675                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        23031                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      3366529                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    892391031                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     3.275017                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     3.293216                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    295498063     33.11%     33.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     98373342     11.02%     44.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2    103784470     11.63%     55.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3     38642410      4.33%     60.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4     52685885      5.90%     66.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5     20094210      2.25%     68.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6     32994013      3.70%     71.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7     11001897      1.23%     73.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8    239316741     26.82%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    892391031                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts   2922595387                       # Number of instructions committed
system.switch_cpus1.commit.committedOps    2922595387                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs             620159337                       # Number of memory references committed
system.switch_cpus1.commit.loads            544899351                       # Number of loads committed
system.switch_cpus1.commit.membars               6637                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          36334205                       # Number of branches committed
system.switch_cpus1.commit.fp_insts            525087                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts       2786512110                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1744521                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass    133293654      4.56%      4.56% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu   2154512194     73.72%     78.28% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult     11279419      0.39%     78.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd       500732      0.02%     78.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     78.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt         1707      0.00%     78.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     78.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv          569      0.00%     78.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     78.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     78.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     78.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     78.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     78.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     78.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     78.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     78.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     78.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     78.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     78.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     78.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     78.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     78.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     78.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     78.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     78.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     78.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     78.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead    544905988     18.64%     97.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite     75260292      2.58%     99.90% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess      2840832      0.10%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total   2922595387                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events    239316741                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads          3697899866                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes         6116112769                       # The number of ROB writes
system.switch_cpus1.timesIdled                3383359                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               12425672                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles             4572123                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts         2789302871                       # Number of Instructions Simulated
system.switch_cpus1.committedOps           2789302871                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.330947                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.330947                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      3.021628                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                3.021628                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads      4658510649                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes     2713464791                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads            37679                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes           39052                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads        2540320                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes       1175831                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups        1597160                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted      1375658                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect        24172                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups      1179460                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits         367361                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    31.146542                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS          89191                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect         1317                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits              869522                       # DTB read hits
system.switch_cpus2.dtb.read_misses              9068                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   11                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses          152002                       # DTB read accesses
system.switch_cpus2.dtb.write_hits             440125                       # DTB write hits
system.switch_cpus2.dtb.write_misses             1583                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  43                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses          82263                       # DTB write accesses
system.switch_cpus2.dtb.data_hits             1309647                       # DTB hits
system.switch_cpus2.dtb.data_misses             10651                       # DTB misses
system.switch_cpus2.dtb.data_acv                   54                       # DTB access violations
system.switch_cpus2.dtb.data_accesses          234265                       # DTB accesses
system.switch_cpus2.itb.fetch_hits             286729                       # ITB hits
system.switch_cpus2.itb.fetch_misses             2093                       # ITB misses
system.switch_cpus2.itb.fetch_acv                  48                       # ITB acv
system.switch_cpus2.itb.fetch_accesses         288822                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                 6110588                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles      1328648                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               6588444                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            1597160                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       456552                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              4052969                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         107934                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles               205                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles         6758                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles        62980                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles        11049                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           87                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines           791899                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        18801                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      5516663                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.194281                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.582091                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4324854     78.40%     78.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           99813      1.81%     80.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          145701      2.64%     82.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           91564      1.66%     84.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          129897      2.35%     86.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           81526      1.48%     88.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           60684      1.10%     89.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           29777      0.54%     89.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          552847     10.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      5516663                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.261376                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.078201                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         1051131                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      3447136                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           885260                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        81742                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         51394                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        80716                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         2624                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       5528247                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         9625                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         51394                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         1111133                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         397711                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2804083                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           904006                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       248336                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       5283684                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         9979                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         21865                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents         15870                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents         44001                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands      3757769                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      6561189                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      6559343                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups         1179                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps      3118331                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          639443                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts       168579                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18181                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           650177                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       910785                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       481021                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       148318                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        67348                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           4821090                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded       210924                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          4649941                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         7032                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       901000                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       413796                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved       151890                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      5516663                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.842890                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.638407                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3822176     69.28%     69.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       606244     10.99%     80.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       345209      6.26%     86.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       236468      4.29%     90.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       198610      3.60%     94.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       126716      2.30%     96.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        89424      1.62%     98.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        55217      1.00%     99.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        36599      0.66%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      5516663                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          35163     32.69%     32.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     32.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     32.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     32.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     32.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     32.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     32.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     32.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     32.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     32.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     32.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     32.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     32.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     32.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     32.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     32.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     32.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     32.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     32.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     32.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     32.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     32.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     32.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     32.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     32.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     32.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     32.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     32.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         45712     42.50%     75.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        26679     24.81%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass           34      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      3162124     68.00%     68.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        13531      0.29%     68.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     68.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd          321      0.01%     68.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            3      0.00%     68.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt           11      0.00%     68.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            6      0.00%     68.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv           18      0.00%     68.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     68.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     68.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     68.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     68.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     68.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     68.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     68.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     68.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     68.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     68.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     68.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     68.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     68.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     68.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     68.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     68.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     68.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     68.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       919430     19.77%     88.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       451485      9.71%     97.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess       102978      2.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       4649941                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.760965                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             107554                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.023130                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     14926654                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      5936169                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      4545989                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads         4477                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes         2934                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses         1835                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       4755072                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses           2389                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        42887                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       149680                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          371                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         6157                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        88272                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         1257                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked        15404                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         51394                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         149193                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        48624                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      5154049                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         6812                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       910785                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       481021                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts       181111                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          1801                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        45841                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         6157                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        10943                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        33758                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        44701                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      4595959                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       880728                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        53982                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop               122035                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             1323487                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          683285                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            442759                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.752130                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               4564284                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              4547824                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          2594288                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          3378595                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.744253                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.767860                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts       909113                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        59034                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        42287                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      5363847                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.787503                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.924855                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      4027408     75.08%     75.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       609338     11.36%     86.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       202616      3.78%     90.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        86756      1.62%     91.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        74374      1.39%     93.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        52367      0.98%     94.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        33657      0.63%     94.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        30716      0.57%     95.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       246615      4.60%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      5363847                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      4224043                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       4224043                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1153854                       # Number of memory references committed
system.switch_cpus2.commit.loads               761105                       # Number of loads committed
system.switch_cpus2.commit.membars              26494                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            620440                       # Number of branches committed
system.switch_cpus2.commit.fp_insts              1502                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          4044276                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        71732                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass        93057      2.20%      2.20% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu      2834397     67.10%     69.30% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult        12598      0.30%     69.60% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     69.60% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd          270      0.01%     69.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            3      0.00%     69.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            9      0.00%     69.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            6      0.00%     69.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv           18      0.00%     69.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     69.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     69.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     69.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     69.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     69.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     69.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     69.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     69.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     69.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     69.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     69.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     69.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     69.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     69.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     69.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     69.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     69.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     69.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     69.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead       787599     18.65%     88.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite       393108      9.31%     97.56% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess       102978      2.44%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total      4224043                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events       246615                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads            10192188                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           10419159                       # The number of ROB writes
system.switch_cpus2.timesIdled                  14363                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 593925                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles           921580676                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts            4131020                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              4131020                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      1.479196                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.479196                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.676043                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.676043                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         6000869                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        3439164                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads              922                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes             929                       # number of floating regfile writes
system.switch_cpus2.misc_regfile_reads         659561                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         80206                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups        5312022                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted      4637190                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       213785                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups      3190625                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits        2479738                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    77.719506                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS         200941                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect         1227                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits            36271910                       # DTB read hits
system.switch_cpus3.dtb.read_misses            201111                       # DTB read misses
system.switch_cpus3.dtb.read_acv                   19                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses        36245737                       # DTB read accesses
system.switch_cpus3.dtb.write_hits            7492582                       # DTB write hits
system.switch_cpus3.dtb.write_misses            11777                       # DTB write misses
system.switch_cpus3.dtb.write_acv                  20                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses        7319009                       # DTB write accesses
system.switch_cpus3.dtb.data_hits            43764492                       # DTB hits
system.switch_cpus3.dtb.data_misses            212888                       # DTB misses
system.switch_cpus3.dtb.data_acv                   39                       # DTB access violations
system.switch_cpus3.dtb.data_accesses        43564746                       # DTB accesses
system.switch_cpus3.itb.fetch_hits           16434265                       # ITB hits
system.switch_cpus3.itb.fetch_misses            16209                       # ITB misses
system.switch_cpus3.itb.fetch_acv                  15                       # ITB acv
system.switch_cpus3.itb.fetch_accesses       16450474                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                73797786                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles     28996403                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             218868564                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            5312022                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      2680679                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             42299855                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         705538                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles                92                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles         9632                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles       617412                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles        10302                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           59                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines         16599407                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       151750                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     72286524                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     3.027792                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.756453                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        42050280     58.17%     58.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          814960      1.13%     59.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          707526      0.98%     60.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          462704      0.64%     60.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2089255      2.89%     63.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          352319      0.49%     64.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          513521      0.71%     65.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          316973      0.44%     65.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        24978986     34.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     72286524                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.071981                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.965788                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        25633982                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles     17935272                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         24793557                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles      3578984                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        344729                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       314066                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         8089                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     214809528                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        21560                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        344729                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        27044382                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        5922900                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      4110484                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         26892448                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      7971581                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     213514384                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       420285                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       5057685                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents        980242                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents        289167                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands    189358766                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    324424584                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    324415193                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups         8650                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps    179200103                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10158742                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts       506044                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         3824                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         18144508                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     37317412                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7983133                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads      7559129                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3403745                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         200874627                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded       397173                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        196130659                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        68451                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     10355004                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      8648535                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved       379181                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     72286524                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     2.713240                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.578644                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     23109295     31.97%     31.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      7949738     11.00%     42.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      7577315     10.48%     53.45% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7027029      9.72%     63.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      6194892      8.57%     71.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      5300638      7.33%     79.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      8442670     11.68%     90.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      3473150      4.80%     95.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      3211797      4.44%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     72286524                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        5942996     71.67%     71.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult         88702      1.07%     72.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     72.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     72.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     72.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     72.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     72.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     72.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     72.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     72.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     72.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     72.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     72.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     72.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     72.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     72.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     72.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     72.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     72.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     72.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     72.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     72.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     72.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     72.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     72.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     72.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     72.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     72.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       2139866     25.80%     98.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       121058      1.46%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass          228      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    150109445     76.54%     76.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1371079      0.70%     77.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     77.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd       109619      0.06%     77.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     77.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt          333      0.00%     77.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     77.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv          114      0.00%     77.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     77.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     77.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     77.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     77.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     77.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     77.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     77.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     77.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     77.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     77.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     77.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     77.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     36618400     18.67%     95.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7527135      3.84%     99.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess       394306      0.20%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     196130659                       # Type of FU issued
system.switch_cpus3.iq.rate                  2.657677                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            8292622                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.042281                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    472671541                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    211556516                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    195136714                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads       237378                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes       126614                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses       116864                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     204303935                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses         119118                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads      2513433                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2256296                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2914                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation        56747                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       589503                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads         7491                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked        34309                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        344729                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        3668787                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       454167                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    211681169                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       166512                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     37317412                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7983133                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts       390752                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        145726                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents       287247                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents        56747                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       125056                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       138351                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       263407                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    195788734                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     36479386                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       341929                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop             10409369                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            43984502                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         3693455                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7505116                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            2.653043                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             195552490                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            195253578                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers        135274762                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        163434969                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              2.645792                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.827698                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts     10545541                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        17992                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       253658                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     70754431                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     2.834280                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     3.185960                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     27544432     38.93%     38.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      8503967     12.02%     50.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      6728026      9.51%     60.46% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      3871206      5.47%     65.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4001156      5.65%     71.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1555041      2.20%     73.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      2239202      3.16%     76.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       742015      1.05%     78.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8     15569386     22.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     70754431                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    200537871                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     200537871                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              42454759                       # Number of memory references committed
system.switch_cpus3.commit.loads             35061127                       # Number of loads committed
system.switch_cpus3.commit.membars               4985                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           3464600                       # Number of branches committed
system.switch_cpus3.commit.fp_insts            111950                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        190637892                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       146355                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass      9621238      4.80%      4.80% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu    146657014     73.13%     77.93% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult      1298055      0.65%     78.58% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     78.58% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd       106972      0.05%     78.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     78.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt          333      0.00%     78.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     78.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv          114      0.00%     78.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     78.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     78.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     78.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     78.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     78.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     78.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     78.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     78.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     78.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     78.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     78.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     78.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     78.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     78.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     78.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     78.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     78.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     78.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     78.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead     35066112     17.49%     96.12% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite      7393727      3.69%     99.80% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess       394306      0.20%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total    200537871                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events     15569386                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads           265755487                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          423703210                       # The number of ROB writes
system.switch_cpus3.timesIdled                 363235                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1511262                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles           853892716                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts          190916861                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            190916861                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.386544                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.386544                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      2.587027                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                2.587027                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       313998752                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      183289023                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads             7786                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes            7907                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads         873577                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes        172637                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq           15541509                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          15541509                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              2180                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             2180                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          1030141                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2295                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1179                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3474                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           526859                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          526859                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     10078175                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      4120190                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     11712828                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5361139                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        48928                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        82189                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side      1183017                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       572332                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              33158798                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    322501568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    143605628                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    374810368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    189052672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      1565376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      3075900                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side     37856512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     20719944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1093187968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           19392                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         17104165                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   7                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7               17104165    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           17104165                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         9583317991                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        7563692116                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2874608480                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        8792911510                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3687694317                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          37819446                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          51745020                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy         888759890                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         377483755                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
