srl32.v,verilog,xil_defaultlib,../../../../ALU.gen/sources_1/ip/srl32_0/src/srl32.v,
srl32_0.v,verilog,xil_defaultlib,../../../../ALU.gen/sources_1/ip/srl32_0/sim/srl32_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
