// Seed: 1195513322
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1;
  assign module_1.id_5 = 0;
endmodule
module module_1;
  assign id_1 = 1;
  wor id_2;
  assign id_1 = id_1;
  assign id_2 = id_1;
  if (id_2) uwire id_3, id_4, id_5, id_6;
  else assign id_5 = 1;
  wor id_7;
  assign id_1 = id_7 + 1 - ~1'b0;
  assign id_4 = 1'b0;
  assign id_4 = 1;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_7,
      id_3
  );
endmodule
