Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Mar 15 20:36:50 2019
| Host         : lenovo running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -file Top_level_timing_summary_routed.rpt -pb Top_level_timing_summary_routed.pb -rpx Top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: Program_memory/ram_name_reg/DOADO[11] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: Program_memory/ram_name_reg/DOADO[12] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: Program_memory/ram_name_reg/DOADO[13] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: Program_memory/ram_name_reg/DOADO[14] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: Program_memory/ram_name_reg/DOADO[15] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -62.559    -1715.086                     29                  274        0.091        0.000                      0                  274        4.500        0.000                       0                   136  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -62.559    -1715.086                     29                  274        0.091        0.000                      0                  274        4.500        0.000                       0                   136  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           29  Failing Endpoints,  Worst Slack      -62.559ns,  Total Violation    -1715.086ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -62.559ns  (required time - arrival time)
  Source:                 uart/int/div_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/int/aux_Acc_Count_reg[15]_P/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        72.359ns  (logic 45.394ns (62.735%)  route 26.965ns (37.265%))
  Logic Levels:           188  (CARRY4=152 LUT1=1 LUT2=14 LUT3=16 LUT6=5)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.635     5.156    uart/int/clk_IBUF_BUFG
    SLICE_X4Y6           FDRE                                         r  uart/int/div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.456     5.612 r  uart/int/div_reg[4]/Q
                         net (fo=43, routed)          0.632     6.244    uart/int/div_reg_n_0_[4]
    SLICE_X4Y8           LUT2 (Prop_lut2_I1_O)        0.124     6.368 r  uart/int/aux_Acc_Count0__0_i_12/O
                         net (fo=1, routed)           0.000     6.368    uart/int/aux_Acc_Count0__0_i_12_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.918 r  uart/int/aux_Acc_Count0__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.918    uart/int/aux_Acc_Count0__0_i_9_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.157 f  uart/int/aux_Acc_Count0__1_i_9/O[2]
                         net (fo=39, routed)          0.647     7.804    uart/int/aux_Acc_Count1[12]
    SLICE_X3Y9           LUT1 (Prop_lut1_I0_O)        0.302     8.106 r  uart/int/aux_Acc_Count0__2_i_8/O
                         net (fo=1, routed)           0.000     8.106    uart/int/aux_Acc_Count0__2_i_8_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.638 r  uart/int/aux_Acc_Count0__2/CO[3]
                         net (fo=1, routed)           0.000     8.638    uart/int/aux_Acc_Count0__2_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.795 r  uart/int/aux_Acc_Count0__3/CO[1]
                         net (fo=20, routed)          0.808     9.603    uart/int/aux_Acc_Count0__3_n_2
    SLICE_X2Y6           LUT2 (Prop_lut2_I1_O)        0.329     9.932 r  uart/int/aux_Acc_Count0__4_i_4/O
                         net (fo=1, routed)           0.000     9.932    uart/int/aux_Acc_Count0__4_i_4_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.465 r  uart/int/aux_Acc_Count0__4/CO[3]
                         net (fo=1, routed)           0.000    10.465    uart/int/aux_Acc_Count0__4_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.582 r  uart/int/aux_Acc_Count0__5/CO[3]
                         net (fo=1, routed)           0.000    10.582    uart/int/aux_Acc_Count0__5_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.699 r  uart/int/aux_Acc_Count0__6/CO[3]
                         net (fo=1, routed)           0.000    10.699    uart/int/aux_Acc_Count0__6_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.816 r  uart/int/aux_Acc_Count0__7/CO[3]
                         net (fo=1, routed)           0.000    10.816    uart/int/aux_Acc_Count0__7_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.045 r  uart/int/aux_Acc_Count0__8/CO[2]
                         net (fo=22, routed)          0.848    11.893    uart/int/aux_Acc_Count0__8_n_1
    SLICE_X1Y4           LUT2 (Prop_lut2_I1_O)        0.310    12.203 r  uart/int/aux_Acc_Count0__9_i_4/O
                         net (fo=1, routed)           0.000    12.203    uart/int/aux_Acc_Count0__9_i_4_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.753 r  uart/int/aux_Acc_Count0__9/CO[3]
                         net (fo=1, routed)           0.000    12.753    uart/int/aux_Acc_Count0__9_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.867 r  uart/int/aux_Acc_Count0__10/CO[3]
                         net (fo=1, routed)           0.000    12.867    uart/int/aux_Acc_Count0__10_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.981 r  uart/int/aux_Acc_Count0__11/CO[3]
                         net (fo=1, routed)           0.000    12.981    uart/int/aux_Acc_Count0__11_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.095 r  uart/int/aux_Acc_Count0__12/CO[3]
                         net (fo=1, routed)           0.000    13.095    uart/int/aux_Acc_Count0__12_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.323 r  uart/int/aux_Acc_Count0__13/CO[2]
                         net (fo=22, routed)          0.835    14.159    uart/int/aux_Acc_Count0__13_n_1
    SLICE_X0Y3           LUT2 (Prop_lut2_I1_O)        0.313    14.472 r  uart/int/aux_Acc_Count0__14_i_4/O
                         net (fo=1, routed)           0.000    14.472    uart/int/aux_Acc_Count0__14_i_4_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.022 r  uart/int/aux_Acc_Count0__14/CO[3]
                         net (fo=1, routed)           0.000    15.022    uart/int/aux_Acc_Count0__14_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.136 r  uart/int/aux_Acc_Count0__15/CO[3]
                         net (fo=1, routed)           0.000    15.136    uart/int/aux_Acc_Count0__15_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.250 r  uart/int/aux_Acc_Count0__16/CO[3]
                         net (fo=1, routed)           0.000    15.250    uart/int/aux_Acc_Count0__16_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.364 r  uart/int/aux_Acc_Count0__17/CO[3]
                         net (fo=1, routed)           0.000    15.364    uart/int/aux_Acc_Count0__17_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.592 r  uart/int/aux_Acc_Count0__18/CO[2]
                         net (fo=22, routed)          0.744    16.336    uart/int/aux_Acc_Count0__18_n_1
    SLICE_X2Y0           LUT2 (Prop_lut2_I1_O)        0.313    16.649 r  uart/int/aux_Acc_Count0__19_i_4/O
                         net (fo=1, routed)           0.000    16.649    uart/int/aux_Acc_Count0__19_i_4_n_0
    SLICE_X2Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.182 r  uart/int/aux_Acc_Count0__19/CO[3]
                         net (fo=1, routed)           0.000    17.182    uart/int/aux_Acc_Count0__19_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.299 r  uart/int/aux_Acc_Count0__20/CO[3]
                         net (fo=1, routed)           0.000    17.299    uart/int/aux_Acc_Count0__20_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.416 r  uart/int/aux_Acc_Count0__21/CO[3]
                         net (fo=1, routed)           0.000    17.416    uart/int/aux_Acc_Count0__21_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.533 r  uart/int/aux_Acc_Count0__22/CO[3]
                         net (fo=1, routed)           0.000    17.533    uart/int/aux_Acc_Count0__22_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.762 r  uart/int/aux_Acc_Count0__23/CO[2]
                         net (fo=22, routed)          0.643    18.404    uart/int/aux_Acc_Count0__23_n_1
    SLICE_X3Y0           LUT2 (Prop_lut2_I1_O)        0.310    18.714 r  uart/int/aux_Acc_Count0__24_i_4/O
                         net (fo=1, routed)           0.000    18.714    uart/int/aux_Acc_Count0__24_i_4_n_0
    SLICE_X3Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.264 r  uart/int/aux_Acc_Count0__24/CO[3]
                         net (fo=1, routed)           0.000    19.264    uart/int/aux_Acc_Count0__24_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.378 r  uart/int/aux_Acc_Count0__25/CO[3]
                         net (fo=1, routed)           0.000    19.378    uart/int/aux_Acc_Count0__25_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.492 r  uart/int/aux_Acc_Count0__26/CO[3]
                         net (fo=1, routed)           0.000    19.492    uart/int/aux_Acc_Count0__26_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.606 r  uart/int/aux_Acc_Count0__27/CO[3]
                         net (fo=1, routed)           0.000    19.606    uart/int/aux_Acc_Count0__27_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.834 r  uart/int/aux_Acc_Count0__28/CO[2]
                         net (fo=22, routed)          0.657    20.492    uart/int/aux_Acc_Count0__28_n_1
    SLICE_X4Y0           LUT2 (Prop_lut2_I1_O)        0.313    20.805 r  uart/int/aux_Acc_Count0__29_i_4/O
                         net (fo=1, routed)           0.000    20.805    uart/int/aux_Acc_Count0__29_i_4_n_0
    SLICE_X4Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.355 r  uart/int/aux_Acc_Count0__29/CO[3]
                         net (fo=1, routed)           0.000    21.355    uart/int/aux_Acc_Count0__29_n_0
    SLICE_X4Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.469 r  uart/int/aux_Acc_Count0__30/CO[3]
                         net (fo=1, routed)           0.000    21.469    uart/int/aux_Acc_Count0__30_n_0
    SLICE_X4Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.583 r  uart/int/aux_Acc_Count0__31/CO[3]
                         net (fo=1, routed)           0.000    21.583    uart/int/aux_Acc_Count0__31_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.697 r  uart/int/aux_Acc_Count0__32/CO[3]
                         net (fo=1, routed)           0.000    21.697    uart/int/aux_Acc_Count0__32_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.925 r  uart/int/aux_Acc_Count0__33/CO[2]
                         net (fo=22, routed)          0.669    22.594    uart/int/aux_Acc_Count0__33_n_1
    SLICE_X5Y0           LUT2 (Prop_lut2_I1_O)        0.313    22.907 r  uart/int/aux_Acc_Count0__34_i_4/O
                         net (fo=1, routed)           0.000    22.907    uart/int/aux_Acc_Count0__34_i_4_n_0
    SLICE_X5Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.457 r  uart/int/aux_Acc_Count0__34/CO[3]
                         net (fo=1, routed)           0.000    23.457    uart/int/aux_Acc_Count0__34_n_0
    SLICE_X5Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.571 r  uart/int/aux_Acc_Count0__35/CO[3]
                         net (fo=1, routed)           0.000    23.571    uart/int/aux_Acc_Count0__35_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.685 r  uart/int/aux_Acc_Count0__36/CO[3]
                         net (fo=1, routed)           0.000    23.685    uart/int/aux_Acc_Count0__36_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.799 r  uart/int/aux_Acc_Count0__37/CO[3]
                         net (fo=1, routed)           0.000    23.799    uart/int/aux_Acc_Count0__37_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.027 r  uart/int/aux_Acc_Count0__38/CO[2]
                         net (fo=22, routed)          0.485    24.512    uart/int/aux_Acc_Count0__38_n_1
    SLICE_X5Y5           LUT2 (Prop_lut2_I1_O)        0.313    24.825 r  uart/int/aux_Acc_Count0__39_i_4/O
                         net (fo=1, routed)           0.000    24.825    uart/int/aux_Acc_Count0__39_i_4_n_0
    SLICE_X5Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.375 r  uart/int/aux_Acc_Count0__39/CO[3]
                         net (fo=1, routed)           0.000    25.375    uart/int/aux_Acc_Count0__39_n_0
    SLICE_X5Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.489 r  uart/int/aux_Acc_Count0__40/CO[3]
                         net (fo=1, routed)           0.000    25.489    uart/int/aux_Acc_Count0__40_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.603 r  uart/int/aux_Acc_Count0__41/CO[3]
                         net (fo=1, routed)           0.000    25.603    uart/int/aux_Acc_Count0__41_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.717 r  uart/int/aux_Acc_Count0__42/CO[3]
                         net (fo=1, routed)           0.000    25.717    uart/int/aux_Acc_Count0__42_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.945 r  uart/int/aux_Acc_Count0__43/CO[2]
                         net (fo=22, routed)          0.804    26.749    uart/int/aux_Acc_Count0__43_n_1
    SLICE_X6Y4           LUT2 (Prop_lut2_I1_O)        0.313    27.062 r  uart/int/aux_Acc_Count0__44_i_4/O
                         net (fo=1, routed)           0.000    27.062    uart/int/aux_Acc_Count0__44_i_4_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.595 r  uart/int/aux_Acc_Count0__44/CO[3]
                         net (fo=1, routed)           0.000    27.595    uart/int/aux_Acc_Count0__44_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.712 r  uart/int/aux_Acc_Count0__45/CO[3]
                         net (fo=1, routed)           0.000    27.712    uart/int/aux_Acc_Count0__45_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.829 r  uart/int/aux_Acc_Count0__46/CO[3]
                         net (fo=1, routed)           0.000    27.829    uart/int/aux_Acc_Count0__46_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.946 r  uart/int/aux_Acc_Count0__47/CO[3]
                         net (fo=1, routed)           0.000    27.946    uart/int/aux_Acc_Count0__47_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    28.175 r  uart/int/aux_Acc_Count0__48/CO[2]
                         net (fo=22, routed)          0.672    28.846    uart/int/aux_Acc_Count0__48_n_1
    SLICE_X7Y3           LUT2 (Prop_lut2_I1_O)        0.310    29.156 r  uart/int/aux_Acc_Count0__49_i_4/O
                         net (fo=1, routed)           0.000    29.156    uart/int/aux_Acc_Count0__49_i_4_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.706 r  uart/int/aux_Acc_Count0__49/CO[3]
                         net (fo=1, routed)           0.000    29.706    uart/int/aux_Acc_Count0__49_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.820 r  uart/int/aux_Acc_Count0__50/CO[3]
                         net (fo=1, routed)           0.000    29.820    uart/int/aux_Acc_Count0__50_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.934 r  uart/int/aux_Acc_Count0__51/CO[3]
                         net (fo=1, routed)           0.000    29.934    uart/int/aux_Acc_Count0__51_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.048 r  uart/int/aux_Acc_Count0__52/CO[3]
                         net (fo=1, routed)           0.000    30.048    uart/int/aux_Acc_Count0__52_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.276 r  uart/int/aux_Acc_Count0__53/CO[2]
                         net (fo=22, routed)          0.887    31.163    uart/int/aux_Acc_Count0__53_n_1
    SLICE_X8Y3           LUT2 (Prop_lut2_I1_O)        0.313    31.476 r  uart/int/aux_Acc_Count0__54_i_4/O
                         net (fo=1, routed)           0.000    31.476    uart/int/aux_Acc_Count0__54_i_4_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.009 r  uart/int/aux_Acc_Count0__54/CO[3]
                         net (fo=1, routed)           0.000    32.009    uart/int/aux_Acc_Count0__54_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.126 r  uart/int/aux_Acc_Count0__55/CO[3]
                         net (fo=1, routed)           0.000    32.126    uart/int/aux_Acc_Count0__55_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.243 r  uart/int/aux_Acc_Count0__56/CO[3]
                         net (fo=1, routed)           0.000    32.243    uart/int/aux_Acc_Count0__56_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.360 r  uart/int/aux_Acc_Count0__57/CO[3]
                         net (fo=1, routed)           0.000    32.360    uart/int/aux_Acc_Count0__57_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.589 r  uart/int/aux_Acc_Count0__58/CO[2]
                         net (fo=22, routed)          0.683    33.272    uart/int/aux_Acc_Count0__58_n_1
    SLICE_X10Y4          LUT2 (Prop_lut2_I1_O)        0.310    33.582 r  uart/int/aux_Acc_Count0__59_i_4/O
                         net (fo=1, routed)           0.000    33.582    uart/int/aux_Acc_Count0__59_i_4_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.115 r  uart/int/aux_Acc_Count0__59/CO[3]
                         net (fo=1, routed)           0.000    34.115    uart/int/aux_Acc_Count0__59_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.232 r  uart/int/aux_Acc_Count0__60/CO[3]
                         net (fo=1, routed)           0.000    34.232    uart/int/aux_Acc_Count0__60_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.349 r  uart/int/aux_Acc_Count0__61/CO[3]
                         net (fo=1, routed)           0.000    34.349    uart/int/aux_Acc_Count0__61_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.466 r  uart/int/aux_Acc_Count0__62/CO[3]
                         net (fo=1, routed)           0.000    34.466    uart/int/aux_Acc_Count0__62_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    34.695 r  uart/int/aux_Acc_Count0__63/CO[2]
                         net (fo=22, routed)          0.536    35.231    uart/int/aux_Acc_Count0__63_n_1
    SLICE_X9Y7           LUT2 (Prop_lut2_I1_O)        0.310    35.541 r  uart/int/aux_Acc_Count0__64_i_4/O
                         net (fo=1, routed)           0.000    35.541    uart/int/aux_Acc_Count0__64_i_4_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.091 r  uart/int/aux_Acc_Count0__64/CO[3]
                         net (fo=1, routed)           0.000    36.091    uart/int/aux_Acc_Count0__64_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.205 r  uart/int/aux_Acc_Count0__65/CO[3]
                         net (fo=1, routed)           0.000    36.205    uart/int/aux_Acc_Count0__65_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.319 r  uart/int/aux_Acc_Count0__66/CO[3]
                         net (fo=1, routed)           0.000    36.319    uart/int/aux_Acc_Count0__66_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.433 r  uart/int/aux_Acc_Count0__67/CO[3]
                         net (fo=1, routed)           0.000    36.433    uart/int/aux_Acc_Count0__67_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.661 r  uart/int/aux_Acc_Count0__68/CO[2]
                         net (fo=22, routed)          0.581    37.242    uart/int/aux_Acc_Count0__68_n_1
    SLICE_X8Y11          LUT3 (Prop_lut3_I0_O)        0.313    37.555 r  uart/int/aux_Acc_Count0__69_i_4/O
                         net (fo=1, routed)           0.000    37.555    uart/int/aux_Acc_Count0__69_i_4_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.088 r  uart/int/aux_Acc_Count0__69/CO[3]
                         net (fo=1, routed)           0.000    38.088    uart/int/aux_Acc_Count0__69_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.205 r  uart/int/aux_Acc_Count0__70/CO[3]
                         net (fo=1, routed)           0.000    38.205    uart/int/aux_Acc_Count0__70_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.322 r  uart/int/aux_Acc_Count0__71/CO[3]
                         net (fo=1, routed)           0.000    38.322    uart/int/aux_Acc_Count0__71_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.439 r  uart/int/aux_Acc_Count0__72/CO[3]
                         net (fo=1, routed)           0.000    38.439    uart/int/aux_Acc_Count0__72_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.596 r  uart/int/aux_Acc_Count0__73/CO[1]
                         net (fo=21, routed)          0.856    39.452    uart/int/aux_Acc_Count0__73_n_2
    SLICE_X7Y13          LUT3 (Prop_lut3_I0_O)        0.332    39.784 r  uart/int/aux_Acc_Count0__74_i_5/O
                         net (fo=1, routed)           0.000    39.784    uart/int/aux_Acc_Count0__74_i_5_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.316 r  uart/int/aux_Acc_Count0__74/CO[3]
                         net (fo=1, routed)           0.000    40.316    uart/int/aux_Acc_Count0__74_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.430 r  uart/int/aux_Acc_Count0__75/CO[3]
                         net (fo=1, routed)           0.000    40.430    uart/int/aux_Acc_Count0__75_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.544 r  uart/int/aux_Acc_Count0__76/CO[3]
                         net (fo=1, routed)           0.000    40.544    uart/int/aux_Acc_Count0__76_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.658 r  uart/int/aux_Acc_Count0__77/CO[3]
                         net (fo=1, routed)           0.000    40.658    uart/int/aux_Acc_Count0__77_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.815 r  uart/int/aux_Acc_Count0__78/CO[1]
                         net (fo=21, routed)          0.583    41.398    uart/int/aux_Acc_Count0__78_n_2
    SLICE_X6Y16          LUT3 (Prop_lut3_I0_O)        0.329    41.727 r  uart/int/aux_Acc_Count0__79_i_4/O
                         net (fo=1, routed)           0.000    41.727    uart/int/aux_Acc_Count0__79_i_4_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.260 r  uart/int/aux_Acc_Count0__79/CO[3]
                         net (fo=1, routed)           0.000    42.260    uart/int/aux_Acc_Count0__79_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.377 r  uart/int/aux_Acc_Count0__80/CO[3]
                         net (fo=1, routed)           0.000    42.377    uart/int/aux_Acc_Count0__80_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.494 r  uart/int/aux_Acc_Count0__81/CO[3]
                         net (fo=1, routed)           0.000    42.494    uart/int/aux_Acc_Count0__81_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.611 r  uart/int/aux_Acc_Count0__82/CO[3]
                         net (fo=1, routed)           0.000    42.611    uart/int/aux_Acc_Count0__82_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.768 r  uart/int/aux_Acc_Count0__83/CO[1]
                         net (fo=21, routed)          0.674    43.441    uart/int/aux_Acc_Count0__83_n_2
    SLICE_X7Y19          LUT3 (Prop_lut3_I0_O)        0.332    43.773 r  uart/int/aux_Acc_Count0__84_i_5/O
                         net (fo=1, routed)           0.000    43.773    uart/int/aux_Acc_Count0__84_i_5_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    44.305 r  uart/int/aux_Acc_Count0__84/CO[3]
                         net (fo=1, routed)           0.000    44.305    uart/int/aux_Acc_Count0__84_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.419 r  uart/int/aux_Acc_Count0__85/CO[3]
                         net (fo=1, routed)           0.000    44.419    uart/int/aux_Acc_Count0__85_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.533 r  uart/int/aux_Acc_Count0__86/CO[3]
                         net (fo=1, routed)           0.000    44.533    uart/int/aux_Acc_Count0__86_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.647 r  uart/int/aux_Acc_Count0__87/CO[3]
                         net (fo=1, routed)           0.000    44.647    uart/int/aux_Acc_Count0__87_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.804 r  uart/int/aux_Acc_Count0__88/CO[1]
                         net (fo=21, routed)          0.956    45.761    uart/int/aux_Acc_Count0__88_n_2
    SLICE_X8Y20          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    46.561 r  uart/int/aux_Acc_Count0__89/CO[3]
                         net (fo=1, routed)           0.000    46.561    uart/int/aux_Acc_Count0__89_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.678 r  uart/int/aux_Acc_Count0__90/CO[3]
                         net (fo=1, routed)           0.000    46.678    uart/int/aux_Acc_Count0__90_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.795 r  uart/int/aux_Acc_Count0__91/CO[3]
                         net (fo=1, routed)           0.000    46.795    uart/int/aux_Acc_Count0__91_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.912 r  uart/int/aux_Acc_Count0__92/CO[3]
                         net (fo=1, routed)           0.000    46.912    uart/int/aux_Acc_Count0__92_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.069 r  uart/int/aux_Acc_Count0__93/CO[1]
                         net (fo=21, routed)          0.675    47.743    uart/int/aux_Acc_Count0__93_n_2
    SLICE_X9Y23          LUT3 (Prop_lut3_I0_O)        0.332    48.075 r  uart/int/aux_Acc_Count0__94_i_4/O
                         net (fo=1, routed)           0.000    48.075    uart/int/aux_Acc_Count0__94_i_4_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.625 r  uart/int/aux_Acc_Count0__94/CO[3]
                         net (fo=1, routed)           0.000    48.625    uart/int/aux_Acc_Count0__94_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.739 r  uart/int/aux_Acc_Count0__95/CO[3]
                         net (fo=1, routed)           0.009    48.748    uart/int/aux_Acc_Count0__95_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.862 r  uart/int/aux_Acc_Count0__96/CO[3]
                         net (fo=1, routed)           0.000    48.862    uart/int/aux_Acc_Count0__96_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.976 r  uart/int/aux_Acc_Count0__97/CO[3]
                         net (fo=1, routed)           0.000    48.976    uart/int/aux_Acc_Count0__97_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.133 r  uart/int/aux_Acc_Count0__98/CO[1]
                         net (fo=21, routed)          0.691    49.824    uart/int/aux_Acc_Count0__98_n_2
    SLICE_X9Y28          LUT3 (Prop_lut3_I0_O)        0.329    50.153 r  uart/int/aux_Acc_Count0__99_i_5/O
                         net (fo=1, routed)           0.000    50.153    uart/int/aux_Acc_Count0__99_i_5_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.685 r  uart/int/aux_Acc_Count0__99/CO[3]
                         net (fo=1, routed)           0.000    50.685    uart/int/aux_Acc_Count0__99_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.799 r  uart/int/aux_Acc_Count0__100/CO[3]
                         net (fo=1, routed)           0.000    50.799    uart/int/aux_Acc_Count0__100_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.913 r  uart/int/aux_Acc_Count0__101/CO[3]
                         net (fo=1, routed)           0.000    50.913    uart/int/aux_Acc_Count0__101_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.027 r  uart/int/aux_Acc_Count0__102/CO[3]
                         net (fo=1, routed)           0.000    51.027    uart/int/aux_Acc_Count0__102_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.184 r  uart/int/aux_Acc_Count0__103/CO[1]
                         net (fo=21, routed)          0.702    51.886    uart/int/aux_Acc_Count0__103_n_2
    SLICE_X8Y30          LUT3 (Prop_lut3_I0_O)        0.329    52.215 r  uart/int/aux_Acc_Count0__104_i_4/O
                         net (fo=1, routed)           0.000    52.215    uart/int/aux_Acc_Count0__104_i_4_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.748 r  uart/int/aux_Acc_Count0__104/CO[3]
                         net (fo=1, routed)           0.000    52.748    uart/int/aux_Acc_Count0__104_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.865 r  uart/int/aux_Acc_Count0__105/CO[3]
                         net (fo=1, routed)           0.000    52.865    uart/int/aux_Acc_Count0__105_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.982 r  uart/int/aux_Acc_Count0__106/CO[3]
                         net (fo=1, routed)           0.000    52.982    uart/int/aux_Acc_Count0__106_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.099 r  uart/int/aux_Acc_Count0__107/CO[3]
                         net (fo=1, routed)           0.000    53.099    uart/int/aux_Acc_Count0__107_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.256 r  uart/int/aux_Acc_Count0__108/CO[1]
                         net (fo=21, routed)          0.794    54.050    uart/int/aux_Acc_Count0__108_n_2
    SLICE_X11Y31         LUT3 (Prop_lut3_I0_O)        0.332    54.382 r  uart/int/aux_Acc_Count0__109_i_5/O
                         net (fo=1, routed)           0.000    54.382    uart/int/aux_Acc_Count0__109_i_5_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.914 r  uart/int/aux_Acc_Count0__109/CO[3]
                         net (fo=1, routed)           0.000    54.914    uart/int/aux_Acc_Count0__109_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.028 r  uart/int/aux_Acc_Count0__110/CO[3]
                         net (fo=1, routed)           0.000    55.028    uart/int/aux_Acc_Count0__110_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.142 r  uart/int/aux_Acc_Count0__111/CO[3]
                         net (fo=1, routed)           0.000    55.142    uart/int/aux_Acc_Count0__111_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.256 r  uart/int/aux_Acc_Count0__112/CO[3]
                         net (fo=1, routed)           0.000    55.256    uart/int/aux_Acc_Count0__112_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.413 r  uart/int/aux_Acc_Count0__113/CO[1]
                         net (fo=21, routed)          0.680    56.093    uart/int/aux_Acc_Count0__113_n_2
    SLICE_X10Y34         LUT3 (Prop_lut3_I0_O)        0.329    56.422 r  uart/int/aux_Acc_Count0__114_i_4/O
                         net (fo=1, routed)           0.000    56.422    uart/int/aux_Acc_Count0__114_i_4_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.955 r  uart/int/aux_Acc_Count0__114/CO[3]
                         net (fo=1, routed)           0.000    56.955    uart/int/aux_Acc_Count0__114_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.072 r  uart/int/aux_Acc_Count0__115/CO[3]
                         net (fo=1, routed)           0.000    57.072    uart/int/aux_Acc_Count0__115_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.189 r  uart/int/aux_Acc_Count0__116/CO[3]
                         net (fo=1, routed)           0.000    57.189    uart/int/aux_Acc_Count0__116_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.306 r  uart/int/aux_Acc_Count0__117/CO[3]
                         net (fo=1, routed)           0.000    57.306    uart/int/aux_Acc_Count0__117_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.463 r  uart/int/aux_Acc_Count0__118/CO[1]
                         net (fo=21, routed)          0.850    58.313    uart/int/aux_Acc_Count0__118_n_2
    SLICE_X9Y34          LUT3 (Prop_lut3_I0_O)        0.332    58.645 r  uart/int/aux_Acc_Count0__119_i_5/O
                         net (fo=1, routed)           0.000    58.645    uart/int/aux_Acc_Count0__119_i_5_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    59.177 r  uart/int/aux_Acc_Count0__119/CO[3]
                         net (fo=1, routed)           0.000    59.177    uart/int/aux_Acc_Count0__119_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.291 r  uart/int/aux_Acc_Count0__120/CO[3]
                         net (fo=1, routed)           0.000    59.291    uart/int/aux_Acc_Count0__120_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.405 r  uart/int/aux_Acc_Count0__121/CO[3]
                         net (fo=1, routed)           0.000    59.405    uart/int/aux_Acc_Count0__121_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.519 r  uart/int/aux_Acc_Count0__122/CO[3]
                         net (fo=1, routed)           0.000    59.519    uart/int/aux_Acc_Count0__122_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.676 r  uart/int/aux_Acc_Count0__123/CO[1]
                         net (fo=21, routed)          0.720    60.397    uart/int/aux_Acc_Count0__123_n_2
    SLICE_X8Y37          LUT3 (Prop_lut3_I0_O)        0.329    60.726 r  uart/int/aux_Acc_Count0__124_i_4/O
                         net (fo=1, routed)           0.000    60.726    uart/int/aux_Acc_Count0__124_i_4_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.259 r  uart/int/aux_Acc_Count0__124/CO[3]
                         net (fo=1, routed)           0.000    61.259    uart/int/aux_Acc_Count0__124_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.376 r  uart/int/aux_Acc_Count0__125/CO[3]
                         net (fo=1, routed)           0.000    61.376    uart/int/aux_Acc_Count0__125_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.493 r  uart/int/aux_Acc_Count0__126/CO[3]
                         net (fo=1, routed)           0.000    61.493    uart/int/aux_Acc_Count0__126_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.610 r  uart/int/aux_Acc_Count0__127/CO[3]
                         net (fo=1, routed)           0.000    61.610    uart/int/aux_Acc_Count0__127_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.767 r  uart/int/aux_Acc_Count0__128/CO[1]
                         net (fo=21, routed)          0.755    62.522    uart/int/aux_Acc_Count0__128_n_2
    SLICE_X6Y41          LUT3 (Prop_lut3_I0_O)        0.332    62.854 r  uart/int/aux_Acc_Count0__129_i_5/O
                         net (fo=1, routed)           0.000    62.854    uart/int/aux_Acc_Count0__129_i_5_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    63.367 r  uart/int/aux_Acc_Count0__129/CO[3]
                         net (fo=1, routed)           0.000    63.367    uart/int/aux_Acc_Count0__129_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.484 r  uart/int/aux_Acc_Count0__130/CO[3]
                         net (fo=1, routed)           0.000    63.484    uart/int/aux_Acc_Count0__130_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.601 r  uart/int/aux_Acc_Count0__131/CO[3]
                         net (fo=1, routed)           0.000    63.601    uart/int/aux_Acc_Count0__131_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.718 r  uart/int/aux_Acc_Count0__132/CO[3]
                         net (fo=1, routed)           0.000    63.718    uart/int/aux_Acc_Count0__132_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.875 r  uart/int/aux_Acc_Count0__133/CO[1]
                         net (fo=21, routed)          1.023    64.898    uart/int/aux_Acc_Count0__133_n_2
    SLICE_X7Y48          LUT3 (Prop_lut3_I0_O)        0.332    65.230 r  uart/int/aux_Acc_Count0__137_i_4/O
                         net (fo=1, routed)           0.000    65.230    uart/int/aux_Acc_Count0__137_i_4_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    65.762 r  uart/int/aux_Acc_Count0__137/CO[3]
                         net (fo=1, routed)           0.000    65.762    uart/int/aux_Acc_Count0__137_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.919 r  uart/int/aux_Acc_Count0__138/CO[1]
                         net (fo=21, routed)          0.863    66.781    uart/int/aux_Acc_Count0__138_n_2
    SLICE_X6Y48          LUT3 (Prop_lut3_I0_O)        0.329    67.110 r  uart/int/aux_Acc_Count0__139_i_4/O
                         net (fo=1, routed)           0.000    67.110    uart/int/aux_Acc_Count0__139_i_4_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.643 r  uart/int/aux_Acc_Count0__139/CO[3]
                         net (fo=1, routed)           0.000    67.643    uart/int/aux_Acc_Count0__139_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.760 r  uart/int/aux_Acc_Count0__140/CO[3]
                         net (fo=1, routed)           0.001    67.761    uart/int/aux_Acc_Count0__140_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.878 r  uart/int/aux_Acc_Count0__141/CO[3]
                         net (fo=1, routed)           0.000    67.878    uart/int/aux_Acc_Count0__141_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.995 r  uart/int/aux_Acc_Count0__142/CO[3]
                         net (fo=1, routed)           0.000    67.995    uart/int/aux_Acc_Count0__142_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.152 r  uart/int/aux_Acc_Count0__143/CO[1]
                         net (fo=21, routed)          0.652    68.804    uart/int/aux_Acc_Count0__143_n_2
    SLICE_X5Y52          LUT3 (Prop_lut3_I0_O)        0.332    69.136 r  uart/int/aux_Acc_Count0__144_i_5/O
                         net (fo=1, routed)           0.000    69.136    uart/int/aux_Acc_Count0__144_i_5_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    69.668 r  uart/int/aux_Acc_Count0__144/CO[3]
                         net (fo=1, routed)           0.000    69.668    uart/int/aux_Acc_Count0__144_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.782 r  uart/int/aux_Acc_Count0__145/CO[3]
                         net (fo=1, routed)           0.000    69.782    uart/int/aux_Acc_Count0__145_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.896 r  uart/int/aux_Acc_Count0__146/CO[3]
                         net (fo=1, routed)           0.000    69.896    uart/int/aux_Acc_Count0__146_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.010 r  uart/int/aux_Acc_Count0__147/CO[3]
                         net (fo=1, routed)           0.000    70.010    uart/int/aux_Acc_Count0__147_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.167 r  uart/int/aux_Acc_Count0__148/CO[1]
                         net (fo=21, routed)          0.670    70.837    uart/int/aux_Acc_Count0__148_n_2
    SLICE_X7Y55          LUT3 (Prop_lut3_I0_O)        0.329    71.166 r  uart/int/aux_Acc_Count0__149_i_5/O
                         net (fo=1, routed)           0.000    71.166    uart/int/aux_Acc_Count0__149_i_5_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    71.698 r  uart/int/aux_Acc_Count0__149/CO[3]
                         net (fo=1, routed)           0.000    71.698    uart/int/aux_Acc_Count0__149_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.812 r  uart/int/aux_Acc_Count0__150/CO[3]
                         net (fo=1, routed)           0.000    71.812    uart/int/aux_Acc_Count0__150_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.926 r  uart/int/aux_Acc_Count0__151/CO[3]
                         net (fo=1, routed)           0.000    71.926    uart/int/aux_Acc_Count0__151_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.040 r  uart/int/aux_Acc_Count0__152/CO[3]
                         net (fo=1, routed)           0.000    72.040    uart/int/aux_Acc_Count0__152_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.197 r  uart/int/aux_Acc_Count0__153/CO[1]
                         net (fo=21, routed)          0.805    73.002    uart/int/aux_Acc_Count0__153_n_2
    SLICE_X8Y58          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.835    73.837 f  uart/int/aux_Acc_Count0__154/O[1]
                         net (fo=4, routed)           0.726    74.563    uart/int/aux_Acc_Count0__154_n_6
    SLICE_X8Y57          LUT6 (Prop_lut6_I2_O)        0.306    74.869 r  uart/int/aux_Acc_Count[5]_P_i_3/O
                         net (fo=4, routed)           0.850    75.719    uart/int/aux_Acc_Count[5]_P_i_3_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I2_O)        0.124    75.843 r  uart/int/aux_Acc_Count[16]_P_i_6/O
                         net (fo=7, routed)           0.710    76.552    uart/int/aux_Acc_Count[16]_P_i_6_n_0
    SLICE_X11Y57         LUT6 (Prop_lut6_I0_O)        0.124    76.676 r  uart/int/aux_Acc_Count[15]_P_i_5/O
                         net (fo=1, routed)           0.442    77.118    uart/int/aux_Acc_Count[15]_P_i_5_n_0
    SLICE_X9Y55          LUT6 (Prop_lut6_I3_O)        0.124    77.242 r  uart/int/aux_Acc_Count[15]_P_i_2/O
                         net (fo=1, routed)           0.149    77.391    uart/int/aux_Acc_Count0__481[15]
    SLICE_X9Y55          LUT6 (Prop_lut6_I2_O)        0.124    77.515 r  uart/int/aux_Acc_Count[15]_P_i_1/O
                         net (fo=1, routed)           0.000    77.515    uart/int/aux_Acc_Count0_out[15]
    SLICE_X9Y55          FDRE                                         r  uart/int/aux_Acc_Count_reg[15]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.440    14.781    uart/int/clk_IBUF_BUFG
    SLICE_X9Y55          FDRE                                         r  uart/int/aux_Acc_Count_reg[15]_P/C
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X9Y55          FDRE (Setup_fdre_C_D)        0.031    14.956    uart/int/aux_Acc_Count_reg[15]_P
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                         -77.515    
  -------------------------------------------------------------------
                         slack                                -62.559    

Slack (VIOLATED) :        -62.527ns  (required time - arrival time)
  Source:                 uart/int/div_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/int/aux_Acc_Count_reg[10]_P/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        72.328ns  (logic 45.394ns (62.762%)  route 26.934ns (37.238%))
  Logic Levels:           188  (CARRY4=152 LUT1=1 LUT2=14 LUT3=16 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.635     5.156    uart/int/clk_IBUF_BUFG
    SLICE_X4Y6           FDRE                                         r  uart/int/div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.456     5.612 r  uart/int/div_reg[4]/Q
                         net (fo=43, routed)          0.632     6.244    uart/int/div_reg_n_0_[4]
    SLICE_X4Y8           LUT2 (Prop_lut2_I1_O)        0.124     6.368 r  uart/int/aux_Acc_Count0__0_i_12/O
                         net (fo=1, routed)           0.000     6.368    uart/int/aux_Acc_Count0__0_i_12_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.918 r  uart/int/aux_Acc_Count0__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.918    uart/int/aux_Acc_Count0__0_i_9_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.157 f  uart/int/aux_Acc_Count0__1_i_9/O[2]
                         net (fo=39, routed)          0.647     7.804    uart/int/aux_Acc_Count1[12]
    SLICE_X3Y9           LUT1 (Prop_lut1_I0_O)        0.302     8.106 r  uart/int/aux_Acc_Count0__2_i_8/O
                         net (fo=1, routed)           0.000     8.106    uart/int/aux_Acc_Count0__2_i_8_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.638 r  uart/int/aux_Acc_Count0__2/CO[3]
                         net (fo=1, routed)           0.000     8.638    uart/int/aux_Acc_Count0__2_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.795 r  uart/int/aux_Acc_Count0__3/CO[1]
                         net (fo=20, routed)          0.808     9.603    uart/int/aux_Acc_Count0__3_n_2
    SLICE_X2Y6           LUT2 (Prop_lut2_I1_O)        0.329     9.932 r  uart/int/aux_Acc_Count0__4_i_4/O
                         net (fo=1, routed)           0.000     9.932    uart/int/aux_Acc_Count0__4_i_4_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.465 r  uart/int/aux_Acc_Count0__4/CO[3]
                         net (fo=1, routed)           0.000    10.465    uart/int/aux_Acc_Count0__4_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.582 r  uart/int/aux_Acc_Count0__5/CO[3]
                         net (fo=1, routed)           0.000    10.582    uart/int/aux_Acc_Count0__5_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.699 r  uart/int/aux_Acc_Count0__6/CO[3]
                         net (fo=1, routed)           0.000    10.699    uart/int/aux_Acc_Count0__6_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.816 r  uart/int/aux_Acc_Count0__7/CO[3]
                         net (fo=1, routed)           0.000    10.816    uart/int/aux_Acc_Count0__7_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.045 r  uart/int/aux_Acc_Count0__8/CO[2]
                         net (fo=22, routed)          0.848    11.893    uart/int/aux_Acc_Count0__8_n_1
    SLICE_X1Y4           LUT2 (Prop_lut2_I1_O)        0.310    12.203 r  uart/int/aux_Acc_Count0__9_i_4/O
                         net (fo=1, routed)           0.000    12.203    uart/int/aux_Acc_Count0__9_i_4_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.753 r  uart/int/aux_Acc_Count0__9/CO[3]
                         net (fo=1, routed)           0.000    12.753    uart/int/aux_Acc_Count0__9_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.867 r  uart/int/aux_Acc_Count0__10/CO[3]
                         net (fo=1, routed)           0.000    12.867    uart/int/aux_Acc_Count0__10_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.981 r  uart/int/aux_Acc_Count0__11/CO[3]
                         net (fo=1, routed)           0.000    12.981    uart/int/aux_Acc_Count0__11_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.095 r  uart/int/aux_Acc_Count0__12/CO[3]
                         net (fo=1, routed)           0.000    13.095    uart/int/aux_Acc_Count0__12_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.323 r  uart/int/aux_Acc_Count0__13/CO[2]
                         net (fo=22, routed)          0.835    14.159    uart/int/aux_Acc_Count0__13_n_1
    SLICE_X0Y3           LUT2 (Prop_lut2_I1_O)        0.313    14.472 r  uart/int/aux_Acc_Count0__14_i_4/O
                         net (fo=1, routed)           0.000    14.472    uart/int/aux_Acc_Count0__14_i_4_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.022 r  uart/int/aux_Acc_Count0__14/CO[3]
                         net (fo=1, routed)           0.000    15.022    uart/int/aux_Acc_Count0__14_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.136 r  uart/int/aux_Acc_Count0__15/CO[3]
                         net (fo=1, routed)           0.000    15.136    uart/int/aux_Acc_Count0__15_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.250 r  uart/int/aux_Acc_Count0__16/CO[3]
                         net (fo=1, routed)           0.000    15.250    uart/int/aux_Acc_Count0__16_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.364 r  uart/int/aux_Acc_Count0__17/CO[3]
                         net (fo=1, routed)           0.000    15.364    uart/int/aux_Acc_Count0__17_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.592 r  uart/int/aux_Acc_Count0__18/CO[2]
                         net (fo=22, routed)          0.744    16.336    uart/int/aux_Acc_Count0__18_n_1
    SLICE_X2Y0           LUT2 (Prop_lut2_I1_O)        0.313    16.649 r  uart/int/aux_Acc_Count0__19_i_4/O
                         net (fo=1, routed)           0.000    16.649    uart/int/aux_Acc_Count0__19_i_4_n_0
    SLICE_X2Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.182 r  uart/int/aux_Acc_Count0__19/CO[3]
                         net (fo=1, routed)           0.000    17.182    uart/int/aux_Acc_Count0__19_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.299 r  uart/int/aux_Acc_Count0__20/CO[3]
                         net (fo=1, routed)           0.000    17.299    uart/int/aux_Acc_Count0__20_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.416 r  uart/int/aux_Acc_Count0__21/CO[3]
                         net (fo=1, routed)           0.000    17.416    uart/int/aux_Acc_Count0__21_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.533 r  uart/int/aux_Acc_Count0__22/CO[3]
                         net (fo=1, routed)           0.000    17.533    uart/int/aux_Acc_Count0__22_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.762 r  uart/int/aux_Acc_Count0__23/CO[2]
                         net (fo=22, routed)          0.643    18.404    uart/int/aux_Acc_Count0__23_n_1
    SLICE_X3Y0           LUT2 (Prop_lut2_I1_O)        0.310    18.714 r  uart/int/aux_Acc_Count0__24_i_4/O
                         net (fo=1, routed)           0.000    18.714    uart/int/aux_Acc_Count0__24_i_4_n_0
    SLICE_X3Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.264 r  uart/int/aux_Acc_Count0__24/CO[3]
                         net (fo=1, routed)           0.000    19.264    uart/int/aux_Acc_Count0__24_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.378 r  uart/int/aux_Acc_Count0__25/CO[3]
                         net (fo=1, routed)           0.000    19.378    uart/int/aux_Acc_Count0__25_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.492 r  uart/int/aux_Acc_Count0__26/CO[3]
                         net (fo=1, routed)           0.000    19.492    uart/int/aux_Acc_Count0__26_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.606 r  uart/int/aux_Acc_Count0__27/CO[3]
                         net (fo=1, routed)           0.000    19.606    uart/int/aux_Acc_Count0__27_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.834 r  uart/int/aux_Acc_Count0__28/CO[2]
                         net (fo=22, routed)          0.657    20.492    uart/int/aux_Acc_Count0__28_n_1
    SLICE_X4Y0           LUT2 (Prop_lut2_I1_O)        0.313    20.805 r  uart/int/aux_Acc_Count0__29_i_4/O
                         net (fo=1, routed)           0.000    20.805    uart/int/aux_Acc_Count0__29_i_4_n_0
    SLICE_X4Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.355 r  uart/int/aux_Acc_Count0__29/CO[3]
                         net (fo=1, routed)           0.000    21.355    uart/int/aux_Acc_Count0__29_n_0
    SLICE_X4Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.469 r  uart/int/aux_Acc_Count0__30/CO[3]
                         net (fo=1, routed)           0.000    21.469    uart/int/aux_Acc_Count0__30_n_0
    SLICE_X4Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.583 r  uart/int/aux_Acc_Count0__31/CO[3]
                         net (fo=1, routed)           0.000    21.583    uart/int/aux_Acc_Count0__31_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.697 r  uart/int/aux_Acc_Count0__32/CO[3]
                         net (fo=1, routed)           0.000    21.697    uart/int/aux_Acc_Count0__32_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.925 r  uart/int/aux_Acc_Count0__33/CO[2]
                         net (fo=22, routed)          0.669    22.594    uart/int/aux_Acc_Count0__33_n_1
    SLICE_X5Y0           LUT2 (Prop_lut2_I1_O)        0.313    22.907 r  uart/int/aux_Acc_Count0__34_i_4/O
                         net (fo=1, routed)           0.000    22.907    uart/int/aux_Acc_Count0__34_i_4_n_0
    SLICE_X5Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.457 r  uart/int/aux_Acc_Count0__34/CO[3]
                         net (fo=1, routed)           0.000    23.457    uart/int/aux_Acc_Count0__34_n_0
    SLICE_X5Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.571 r  uart/int/aux_Acc_Count0__35/CO[3]
                         net (fo=1, routed)           0.000    23.571    uart/int/aux_Acc_Count0__35_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.685 r  uart/int/aux_Acc_Count0__36/CO[3]
                         net (fo=1, routed)           0.000    23.685    uart/int/aux_Acc_Count0__36_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.799 r  uart/int/aux_Acc_Count0__37/CO[3]
                         net (fo=1, routed)           0.000    23.799    uart/int/aux_Acc_Count0__37_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.027 r  uart/int/aux_Acc_Count0__38/CO[2]
                         net (fo=22, routed)          0.485    24.512    uart/int/aux_Acc_Count0__38_n_1
    SLICE_X5Y5           LUT2 (Prop_lut2_I1_O)        0.313    24.825 r  uart/int/aux_Acc_Count0__39_i_4/O
                         net (fo=1, routed)           0.000    24.825    uart/int/aux_Acc_Count0__39_i_4_n_0
    SLICE_X5Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.375 r  uart/int/aux_Acc_Count0__39/CO[3]
                         net (fo=1, routed)           0.000    25.375    uart/int/aux_Acc_Count0__39_n_0
    SLICE_X5Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.489 r  uart/int/aux_Acc_Count0__40/CO[3]
                         net (fo=1, routed)           0.000    25.489    uart/int/aux_Acc_Count0__40_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.603 r  uart/int/aux_Acc_Count0__41/CO[3]
                         net (fo=1, routed)           0.000    25.603    uart/int/aux_Acc_Count0__41_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.717 r  uart/int/aux_Acc_Count0__42/CO[3]
                         net (fo=1, routed)           0.000    25.717    uart/int/aux_Acc_Count0__42_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.945 r  uart/int/aux_Acc_Count0__43/CO[2]
                         net (fo=22, routed)          0.804    26.749    uart/int/aux_Acc_Count0__43_n_1
    SLICE_X6Y4           LUT2 (Prop_lut2_I1_O)        0.313    27.062 r  uart/int/aux_Acc_Count0__44_i_4/O
                         net (fo=1, routed)           0.000    27.062    uart/int/aux_Acc_Count0__44_i_4_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.595 r  uart/int/aux_Acc_Count0__44/CO[3]
                         net (fo=1, routed)           0.000    27.595    uart/int/aux_Acc_Count0__44_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.712 r  uart/int/aux_Acc_Count0__45/CO[3]
                         net (fo=1, routed)           0.000    27.712    uart/int/aux_Acc_Count0__45_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.829 r  uart/int/aux_Acc_Count0__46/CO[3]
                         net (fo=1, routed)           0.000    27.829    uart/int/aux_Acc_Count0__46_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.946 r  uart/int/aux_Acc_Count0__47/CO[3]
                         net (fo=1, routed)           0.000    27.946    uart/int/aux_Acc_Count0__47_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    28.175 r  uart/int/aux_Acc_Count0__48/CO[2]
                         net (fo=22, routed)          0.672    28.846    uart/int/aux_Acc_Count0__48_n_1
    SLICE_X7Y3           LUT2 (Prop_lut2_I1_O)        0.310    29.156 r  uart/int/aux_Acc_Count0__49_i_4/O
                         net (fo=1, routed)           0.000    29.156    uart/int/aux_Acc_Count0__49_i_4_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.706 r  uart/int/aux_Acc_Count0__49/CO[3]
                         net (fo=1, routed)           0.000    29.706    uart/int/aux_Acc_Count0__49_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.820 r  uart/int/aux_Acc_Count0__50/CO[3]
                         net (fo=1, routed)           0.000    29.820    uart/int/aux_Acc_Count0__50_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.934 r  uart/int/aux_Acc_Count0__51/CO[3]
                         net (fo=1, routed)           0.000    29.934    uart/int/aux_Acc_Count0__51_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.048 r  uart/int/aux_Acc_Count0__52/CO[3]
                         net (fo=1, routed)           0.000    30.048    uart/int/aux_Acc_Count0__52_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.276 r  uart/int/aux_Acc_Count0__53/CO[2]
                         net (fo=22, routed)          0.887    31.163    uart/int/aux_Acc_Count0__53_n_1
    SLICE_X8Y3           LUT2 (Prop_lut2_I1_O)        0.313    31.476 r  uart/int/aux_Acc_Count0__54_i_4/O
                         net (fo=1, routed)           0.000    31.476    uart/int/aux_Acc_Count0__54_i_4_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.009 r  uart/int/aux_Acc_Count0__54/CO[3]
                         net (fo=1, routed)           0.000    32.009    uart/int/aux_Acc_Count0__54_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.126 r  uart/int/aux_Acc_Count0__55/CO[3]
                         net (fo=1, routed)           0.000    32.126    uart/int/aux_Acc_Count0__55_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.243 r  uart/int/aux_Acc_Count0__56/CO[3]
                         net (fo=1, routed)           0.000    32.243    uart/int/aux_Acc_Count0__56_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.360 r  uart/int/aux_Acc_Count0__57/CO[3]
                         net (fo=1, routed)           0.000    32.360    uart/int/aux_Acc_Count0__57_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.589 r  uart/int/aux_Acc_Count0__58/CO[2]
                         net (fo=22, routed)          0.683    33.272    uart/int/aux_Acc_Count0__58_n_1
    SLICE_X10Y4          LUT2 (Prop_lut2_I1_O)        0.310    33.582 r  uart/int/aux_Acc_Count0__59_i_4/O
                         net (fo=1, routed)           0.000    33.582    uart/int/aux_Acc_Count0__59_i_4_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.115 r  uart/int/aux_Acc_Count0__59/CO[3]
                         net (fo=1, routed)           0.000    34.115    uart/int/aux_Acc_Count0__59_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.232 r  uart/int/aux_Acc_Count0__60/CO[3]
                         net (fo=1, routed)           0.000    34.232    uart/int/aux_Acc_Count0__60_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.349 r  uart/int/aux_Acc_Count0__61/CO[3]
                         net (fo=1, routed)           0.000    34.349    uart/int/aux_Acc_Count0__61_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.466 r  uart/int/aux_Acc_Count0__62/CO[3]
                         net (fo=1, routed)           0.000    34.466    uart/int/aux_Acc_Count0__62_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    34.695 r  uart/int/aux_Acc_Count0__63/CO[2]
                         net (fo=22, routed)          0.536    35.231    uart/int/aux_Acc_Count0__63_n_1
    SLICE_X9Y7           LUT2 (Prop_lut2_I1_O)        0.310    35.541 r  uart/int/aux_Acc_Count0__64_i_4/O
                         net (fo=1, routed)           0.000    35.541    uart/int/aux_Acc_Count0__64_i_4_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.091 r  uart/int/aux_Acc_Count0__64/CO[3]
                         net (fo=1, routed)           0.000    36.091    uart/int/aux_Acc_Count0__64_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.205 r  uart/int/aux_Acc_Count0__65/CO[3]
                         net (fo=1, routed)           0.000    36.205    uart/int/aux_Acc_Count0__65_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.319 r  uart/int/aux_Acc_Count0__66/CO[3]
                         net (fo=1, routed)           0.000    36.319    uart/int/aux_Acc_Count0__66_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.433 r  uart/int/aux_Acc_Count0__67/CO[3]
                         net (fo=1, routed)           0.000    36.433    uart/int/aux_Acc_Count0__67_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.661 r  uart/int/aux_Acc_Count0__68/CO[2]
                         net (fo=22, routed)          0.581    37.242    uart/int/aux_Acc_Count0__68_n_1
    SLICE_X8Y11          LUT3 (Prop_lut3_I0_O)        0.313    37.555 r  uart/int/aux_Acc_Count0__69_i_4/O
                         net (fo=1, routed)           0.000    37.555    uart/int/aux_Acc_Count0__69_i_4_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.088 r  uart/int/aux_Acc_Count0__69/CO[3]
                         net (fo=1, routed)           0.000    38.088    uart/int/aux_Acc_Count0__69_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.205 r  uart/int/aux_Acc_Count0__70/CO[3]
                         net (fo=1, routed)           0.000    38.205    uart/int/aux_Acc_Count0__70_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.322 r  uart/int/aux_Acc_Count0__71/CO[3]
                         net (fo=1, routed)           0.000    38.322    uart/int/aux_Acc_Count0__71_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.439 r  uart/int/aux_Acc_Count0__72/CO[3]
                         net (fo=1, routed)           0.000    38.439    uart/int/aux_Acc_Count0__72_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.596 r  uart/int/aux_Acc_Count0__73/CO[1]
                         net (fo=21, routed)          0.856    39.452    uart/int/aux_Acc_Count0__73_n_2
    SLICE_X7Y13          LUT3 (Prop_lut3_I0_O)        0.332    39.784 r  uart/int/aux_Acc_Count0__74_i_5/O
                         net (fo=1, routed)           0.000    39.784    uart/int/aux_Acc_Count0__74_i_5_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.316 r  uart/int/aux_Acc_Count0__74/CO[3]
                         net (fo=1, routed)           0.000    40.316    uart/int/aux_Acc_Count0__74_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.430 r  uart/int/aux_Acc_Count0__75/CO[3]
                         net (fo=1, routed)           0.000    40.430    uart/int/aux_Acc_Count0__75_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.544 r  uart/int/aux_Acc_Count0__76/CO[3]
                         net (fo=1, routed)           0.000    40.544    uart/int/aux_Acc_Count0__76_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.658 r  uart/int/aux_Acc_Count0__77/CO[3]
                         net (fo=1, routed)           0.000    40.658    uart/int/aux_Acc_Count0__77_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.815 r  uart/int/aux_Acc_Count0__78/CO[1]
                         net (fo=21, routed)          0.583    41.398    uart/int/aux_Acc_Count0__78_n_2
    SLICE_X6Y16          LUT3 (Prop_lut3_I0_O)        0.329    41.727 r  uart/int/aux_Acc_Count0__79_i_4/O
                         net (fo=1, routed)           0.000    41.727    uart/int/aux_Acc_Count0__79_i_4_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.260 r  uart/int/aux_Acc_Count0__79/CO[3]
                         net (fo=1, routed)           0.000    42.260    uart/int/aux_Acc_Count0__79_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.377 r  uart/int/aux_Acc_Count0__80/CO[3]
                         net (fo=1, routed)           0.000    42.377    uart/int/aux_Acc_Count0__80_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.494 r  uart/int/aux_Acc_Count0__81/CO[3]
                         net (fo=1, routed)           0.000    42.494    uart/int/aux_Acc_Count0__81_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.611 r  uart/int/aux_Acc_Count0__82/CO[3]
                         net (fo=1, routed)           0.000    42.611    uart/int/aux_Acc_Count0__82_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.768 r  uart/int/aux_Acc_Count0__83/CO[1]
                         net (fo=21, routed)          0.674    43.441    uart/int/aux_Acc_Count0__83_n_2
    SLICE_X7Y19          LUT3 (Prop_lut3_I0_O)        0.332    43.773 r  uart/int/aux_Acc_Count0__84_i_5/O
                         net (fo=1, routed)           0.000    43.773    uart/int/aux_Acc_Count0__84_i_5_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    44.305 r  uart/int/aux_Acc_Count0__84/CO[3]
                         net (fo=1, routed)           0.000    44.305    uart/int/aux_Acc_Count0__84_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.419 r  uart/int/aux_Acc_Count0__85/CO[3]
                         net (fo=1, routed)           0.000    44.419    uart/int/aux_Acc_Count0__85_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.533 r  uart/int/aux_Acc_Count0__86/CO[3]
                         net (fo=1, routed)           0.000    44.533    uart/int/aux_Acc_Count0__86_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.647 r  uart/int/aux_Acc_Count0__87/CO[3]
                         net (fo=1, routed)           0.000    44.647    uart/int/aux_Acc_Count0__87_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.804 r  uart/int/aux_Acc_Count0__88/CO[1]
                         net (fo=21, routed)          0.956    45.761    uart/int/aux_Acc_Count0__88_n_2
    SLICE_X8Y20          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    46.561 r  uart/int/aux_Acc_Count0__89/CO[3]
                         net (fo=1, routed)           0.000    46.561    uart/int/aux_Acc_Count0__89_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.678 r  uart/int/aux_Acc_Count0__90/CO[3]
                         net (fo=1, routed)           0.000    46.678    uart/int/aux_Acc_Count0__90_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.795 r  uart/int/aux_Acc_Count0__91/CO[3]
                         net (fo=1, routed)           0.000    46.795    uart/int/aux_Acc_Count0__91_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.912 r  uart/int/aux_Acc_Count0__92/CO[3]
                         net (fo=1, routed)           0.000    46.912    uart/int/aux_Acc_Count0__92_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.069 r  uart/int/aux_Acc_Count0__93/CO[1]
                         net (fo=21, routed)          0.675    47.743    uart/int/aux_Acc_Count0__93_n_2
    SLICE_X9Y23          LUT3 (Prop_lut3_I0_O)        0.332    48.075 r  uart/int/aux_Acc_Count0__94_i_4/O
                         net (fo=1, routed)           0.000    48.075    uart/int/aux_Acc_Count0__94_i_4_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.625 r  uart/int/aux_Acc_Count0__94/CO[3]
                         net (fo=1, routed)           0.000    48.625    uart/int/aux_Acc_Count0__94_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.739 r  uart/int/aux_Acc_Count0__95/CO[3]
                         net (fo=1, routed)           0.009    48.748    uart/int/aux_Acc_Count0__95_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.862 r  uart/int/aux_Acc_Count0__96/CO[3]
                         net (fo=1, routed)           0.000    48.862    uart/int/aux_Acc_Count0__96_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.976 r  uart/int/aux_Acc_Count0__97/CO[3]
                         net (fo=1, routed)           0.000    48.976    uart/int/aux_Acc_Count0__97_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.133 r  uart/int/aux_Acc_Count0__98/CO[1]
                         net (fo=21, routed)          0.691    49.824    uart/int/aux_Acc_Count0__98_n_2
    SLICE_X9Y28          LUT3 (Prop_lut3_I0_O)        0.329    50.153 r  uart/int/aux_Acc_Count0__99_i_5/O
                         net (fo=1, routed)           0.000    50.153    uart/int/aux_Acc_Count0__99_i_5_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.685 r  uart/int/aux_Acc_Count0__99/CO[3]
                         net (fo=1, routed)           0.000    50.685    uart/int/aux_Acc_Count0__99_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.799 r  uart/int/aux_Acc_Count0__100/CO[3]
                         net (fo=1, routed)           0.000    50.799    uart/int/aux_Acc_Count0__100_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.913 r  uart/int/aux_Acc_Count0__101/CO[3]
                         net (fo=1, routed)           0.000    50.913    uart/int/aux_Acc_Count0__101_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.027 r  uart/int/aux_Acc_Count0__102/CO[3]
                         net (fo=1, routed)           0.000    51.027    uart/int/aux_Acc_Count0__102_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.184 r  uart/int/aux_Acc_Count0__103/CO[1]
                         net (fo=21, routed)          0.702    51.886    uart/int/aux_Acc_Count0__103_n_2
    SLICE_X8Y30          LUT3 (Prop_lut3_I0_O)        0.329    52.215 r  uart/int/aux_Acc_Count0__104_i_4/O
                         net (fo=1, routed)           0.000    52.215    uart/int/aux_Acc_Count0__104_i_4_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.748 r  uart/int/aux_Acc_Count0__104/CO[3]
                         net (fo=1, routed)           0.000    52.748    uart/int/aux_Acc_Count0__104_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.865 r  uart/int/aux_Acc_Count0__105/CO[3]
                         net (fo=1, routed)           0.000    52.865    uart/int/aux_Acc_Count0__105_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.982 r  uart/int/aux_Acc_Count0__106/CO[3]
                         net (fo=1, routed)           0.000    52.982    uart/int/aux_Acc_Count0__106_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.099 r  uart/int/aux_Acc_Count0__107/CO[3]
                         net (fo=1, routed)           0.000    53.099    uart/int/aux_Acc_Count0__107_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.256 r  uart/int/aux_Acc_Count0__108/CO[1]
                         net (fo=21, routed)          0.794    54.050    uart/int/aux_Acc_Count0__108_n_2
    SLICE_X11Y31         LUT3 (Prop_lut3_I0_O)        0.332    54.382 r  uart/int/aux_Acc_Count0__109_i_5/O
                         net (fo=1, routed)           0.000    54.382    uart/int/aux_Acc_Count0__109_i_5_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.914 r  uart/int/aux_Acc_Count0__109/CO[3]
                         net (fo=1, routed)           0.000    54.914    uart/int/aux_Acc_Count0__109_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.028 r  uart/int/aux_Acc_Count0__110/CO[3]
                         net (fo=1, routed)           0.000    55.028    uart/int/aux_Acc_Count0__110_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.142 r  uart/int/aux_Acc_Count0__111/CO[3]
                         net (fo=1, routed)           0.000    55.142    uart/int/aux_Acc_Count0__111_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.256 r  uart/int/aux_Acc_Count0__112/CO[3]
                         net (fo=1, routed)           0.000    55.256    uart/int/aux_Acc_Count0__112_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.413 r  uart/int/aux_Acc_Count0__113/CO[1]
                         net (fo=21, routed)          0.680    56.093    uart/int/aux_Acc_Count0__113_n_2
    SLICE_X10Y34         LUT3 (Prop_lut3_I0_O)        0.329    56.422 r  uart/int/aux_Acc_Count0__114_i_4/O
                         net (fo=1, routed)           0.000    56.422    uart/int/aux_Acc_Count0__114_i_4_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.955 r  uart/int/aux_Acc_Count0__114/CO[3]
                         net (fo=1, routed)           0.000    56.955    uart/int/aux_Acc_Count0__114_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.072 r  uart/int/aux_Acc_Count0__115/CO[3]
                         net (fo=1, routed)           0.000    57.072    uart/int/aux_Acc_Count0__115_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.189 r  uart/int/aux_Acc_Count0__116/CO[3]
                         net (fo=1, routed)           0.000    57.189    uart/int/aux_Acc_Count0__116_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.306 r  uart/int/aux_Acc_Count0__117/CO[3]
                         net (fo=1, routed)           0.000    57.306    uart/int/aux_Acc_Count0__117_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.463 r  uart/int/aux_Acc_Count0__118/CO[1]
                         net (fo=21, routed)          0.850    58.313    uart/int/aux_Acc_Count0__118_n_2
    SLICE_X9Y34          LUT3 (Prop_lut3_I0_O)        0.332    58.645 r  uart/int/aux_Acc_Count0__119_i_5/O
                         net (fo=1, routed)           0.000    58.645    uart/int/aux_Acc_Count0__119_i_5_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    59.177 r  uart/int/aux_Acc_Count0__119/CO[3]
                         net (fo=1, routed)           0.000    59.177    uart/int/aux_Acc_Count0__119_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.291 r  uart/int/aux_Acc_Count0__120/CO[3]
                         net (fo=1, routed)           0.000    59.291    uart/int/aux_Acc_Count0__120_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.405 r  uart/int/aux_Acc_Count0__121/CO[3]
                         net (fo=1, routed)           0.000    59.405    uart/int/aux_Acc_Count0__121_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.519 r  uart/int/aux_Acc_Count0__122/CO[3]
                         net (fo=1, routed)           0.000    59.519    uart/int/aux_Acc_Count0__122_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.676 r  uart/int/aux_Acc_Count0__123/CO[1]
                         net (fo=21, routed)          0.720    60.397    uart/int/aux_Acc_Count0__123_n_2
    SLICE_X8Y37          LUT3 (Prop_lut3_I0_O)        0.329    60.726 r  uart/int/aux_Acc_Count0__124_i_4/O
                         net (fo=1, routed)           0.000    60.726    uart/int/aux_Acc_Count0__124_i_4_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.259 r  uart/int/aux_Acc_Count0__124/CO[3]
                         net (fo=1, routed)           0.000    61.259    uart/int/aux_Acc_Count0__124_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.376 r  uart/int/aux_Acc_Count0__125/CO[3]
                         net (fo=1, routed)           0.000    61.376    uart/int/aux_Acc_Count0__125_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.493 r  uart/int/aux_Acc_Count0__126/CO[3]
                         net (fo=1, routed)           0.000    61.493    uart/int/aux_Acc_Count0__126_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.610 r  uart/int/aux_Acc_Count0__127/CO[3]
                         net (fo=1, routed)           0.000    61.610    uart/int/aux_Acc_Count0__127_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.767 r  uart/int/aux_Acc_Count0__128/CO[1]
                         net (fo=21, routed)          0.755    62.522    uart/int/aux_Acc_Count0__128_n_2
    SLICE_X6Y41          LUT3 (Prop_lut3_I0_O)        0.332    62.854 r  uart/int/aux_Acc_Count0__129_i_5/O
                         net (fo=1, routed)           0.000    62.854    uart/int/aux_Acc_Count0__129_i_5_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    63.367 r  uart/int/aux_Acc_Count0__129/CO[3]
                         net (fo=1, routed)           0.000    63.367    uart/int/aux_Acc_Count0__129_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.484 r  uart/int/aux_Acc_Count0__130/CO[3]
                         net (fo=1, routed)           0.000    63.484    uart/int/aux_Acc_Count0__130_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.601 r  uart/int/aux_Acc_Count0__131/CO[3]
                         net (fo=1, routed)           0.000    63.601    uart/int/aux_Acc_Count0__131_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.718 r  uart/int/aux_Acc_Count0__132/CO[3]
                         net (fo=1, routed)           0.000    63.718    uart/int/aux_Acc_Count0__132_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.875 r  uart/int/aux_Acc_Count0__133/CO[1]
                         net (fo=21, routed)          1.023    64.898    uart/int/aux_Acc_Count0__133_n_2
    SLICE_X7Y48          LUT3 (Prop_lut3_I0_O)        0.332    65.230 r  uart/int/aux_Acc_Count0__137_i_4/O
                         net (fo=1, routed)           0.000    65.230    uart/int/aux_Acc_Count0__137_i_4_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    65.762 r  uart/int/aux_Acc_Count0__137/CO[3]
                         net (fo=1, routed)           0.000    65.762    uart/int/aux_Acc_Count0__137_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.919 r  uart/int/aux_Acc_Count0__138/CO[1]
                         net (fo=21, routed)          0.863    66.781    uart/int/aux_Acc_Count0__138_n_2
    SLICE_X6Y48          LUT3 (Prop_lut3_I0_O)        0.329    67.110 r  uart/int/aux_Acc_Count0__139_i_4/O
                         net (fo=1, routed)           0.000    67.110    uart/int/aux_Acc_Count0__139_i_4_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.643 r  uart/int/aux_Acc_Count0__139/CO[3]
                         net (fo=1, routed)           0.000    67.643    uart/int/aux_Acc_Count0__139_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.760 r  uart/int/aux_Acc_Count0__140/CO[3]
                         net (fo=1, routed)           0.001    67.761    uart/int/aux_Acc_Count0__140_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.878 r  uart/int/aux_Acc_Count0__141/CO[3]
                         net (fo=1, routed)           0.000    67.878    uart/int/aux_Acc_Count0__141_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.995 r  uart/int/aux_Acc_Count0__142/CO[3]
                         net (fo=1, routed)           0.000    67.995    uart/int/aux_Acc_Count0__142_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.152 r  uart/int/aux_Acc_Count0__143/CO[1]
                         net (fo=21, routed)          0.652    68.804    uart/int/aux_Acc_Count0__143_n_2
    SLICE_X5Y52          LUT3 (Prop_lut3_I0_O)        0.332    69.136 r  uart/int/aux_Acc_Count0__144_i_5/O
                         net (fo=1, routed)           0.000    69.136    uart/int/aux_Acc_Count0__144_i_5_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    69.668 r  uart/int/aux_Acc_Count0__144/CO[3]
                         net (fo=1, routed)           0.000    69.668    uart/int/aux_Acc_Count0__144_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.782 r  uart/int/aux_Acc_Count0__145/CO[3]
                         net (fo=1, routed)           0.000    69.782    uart/int/aux_Acc_Count0__145_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.896 r  uart/int/aux_Acc_Count0__146/CO[3]
                         net (fo=1, routed)           0.000    69.896    uart/int/aux_Acc_Count0__146_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.010 r  uart/int/aux_Acc_Count0__147/CO[3]
                         net (fo=1, routed)           0.000    70.010    uart/int/aux_Acc_Count0__147_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.167 r  uart/int/aux_Acc_Count0__148/CO[1]
                         net (fo=21, routed)          0.670    70.837    uart/int/aux_Acc_Count0__148_n_2
    SLICE_X7Y55          LUT3 (Prop_lut3_I0_O)        0.329    71.166 r  uart/int/aux_Acc_Count0__149_i_5/O
                         net (fo=1, routed)           0.000    71.166    uart/int/aux_Acc_Count0__149_i_5_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    71.698 r  uart/int/aux_Acc_Count0__149/CO[3]
                         net (fo=1, routed)           0.000    71.698    uart/int/aux_Acc_Count0__149_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.812 r  uart/int/aux_Acc_Count0__150/CO[3]
                         net (fo=1, routed)           0.000    71.812    uart/int/aux_Acc_Count0__150_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.926 r  uart/int/aux_Acc_Count0__151/CO[3]
                         net (fo=1, routed)           0.000    71.926    uart/int/aux_Acc_Count0__151_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.040 r  uart/int/aux_Acc_Count0__152/CO[3]
                         net (fo=1, routed)           0.000    72.040    uart/int/aux_Acc_Count0__152_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.197 r  uart/int/aux_Acc_Count0__153/CO[1]
                         net (fo=21, routed)          0.805    73.002    uart/int/aux_Acc_Count0__153_n_2
    SLICE_X8Y58          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.835    73.837 f  uart/int/aux_Acc_Count0__154/O[1]
                         net (fo=4, routed)           0.726    74.563    uart/int/aux_Acc_Count0__154_n_6
    SLICE_X8Y57          LUT6 (Prop_lut6_I2_O)        0.306    74.869 r  uart/int/aux_Acc_Count[5]_P_i_3/O
                         net (fo=4, routed)           0.850    75.719    uart/int/aux_Acc_Count[5]_P_i_3_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I2_O)        0.124    75.843 r  uart/int/aux_Acc_Count[16]_P_i_6/O
                         net (fo=7, routed)           0.655    76.498    uart/int/aux_Acc_Count[16]_P_i_6_n_0
    SLICE_X10Y56         LUT5 (Prop_lut5_I2_O)        0.124    76.622 r  uart/int/aux_Acc_Count[11]_P_i_3/O
                         net (fo=2, routed)           0.463    77.085    uart/int/aux_Acc_Count[11]_P_i_3_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I3_O)        0.124    77.209 r  uart/int/aux_Acc_Count[10]_P_i_2/O
                         net (fo=1, routed)           0.151    77.360    uart/int/aux_Acc_Count[10]_P_i_2_n_0
    SLICE_X11Y56         LUT5 (Prop_lut5_I1_O)        0.124    77.484 r  uart/int/aux_Acc_Count[10]_P_i_1/O
                         net (fo=1, routed)           0.000    77.484    uart/int/aux_Acc_Count0_out[10]
    SLICE_X11Y56         FDRE                                         r  uart/int/aux_Acc_Count_reg[10]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.441    14.782    uart/int/clk_IBUF_BUFG
    SLICE_X11Y56         FDRE                                         r  uart/int/aux_Acc_Count_reg[10]_P/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X11Y56         FDRE (Setup_fdre_C_D)        0.031    14.957    uart/int/aux_Acc_Count_reg[10]_P
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                         -77.484    
  -------------------------------------------------------------------
                         slack                                -62.527    

Slack (VIOLATED) :        -62.385ns  (required time - arrival time)
  Source:                 uart/int/div_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/int/aux_Acc_Count_reg[11]_P/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        72.184ns  (logic 45.394ns (62.886%)  route 26.790ns (37.114%))
  Logic Levels:           188  (CARRY4=152 LUT1=1 LUT2=14 LUT3=16 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.635     5.156    uart/int/clk_IBUF_BUFG
    SLICE_X4Y6           FDRE                                         r  uart/int/div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.456     5.612 r  uart/int/div_reg[4]/Q
                         net (fo=43, routed)          0.632     6.244    uart/int/div_reg_n_0_[4]
    SLICE_X4Y8           LUT2 (Prop_lut2_I1_O)        0.124     6.368 r  uart/int/aux_Acc_Count0__0_i_12/O
                         net (fo=1, routed)           0.000     6.368    uart/int/aux_Acc_Count0__0_i_12_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.918 r  uart/int/aux_Acc_Count0__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.918    uart/int/aux_Acc_Count0__0_i_9_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.157 f  uart/int/aux_Acc_Count0__1_i_9/O[2]
                         net (fo=39, routed)          0.647     7.804    uart/int/aux_Acc_Count1[12]
    SLICE_X3Y9           LUT1 (Prop_lut1_I0_O)        0.302     8.106 r  uart/int/aux_Acc_Count0__2_i_8/O
                         net (fo=1, routed)           0.000     8.106    uart/int/aux_Acc_Count0__2_i_8_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.638 r  uart/int/aux_Acc_Count0__2/CO[3]
                         net (fo=1, routed)           0.000     8.638    uart/int/aux_Acc_Count0__2_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.795 r  uart/int/aux_Acc_Count0__3/CO[1]
                         net (fo=20, routed)          0.808     9.603    uart/int/aux_Acc_Count0__3_n_2
    SLICE_X2Y6           LUT2 (Prop_lut2_I1_O)        0.329     9.932 r  uart/int/aux_Acc_Count0__4_i_4/O
                         net (fo=1, routed)           0.000     9.932    uart/int/aux_Acc_Count0__4_i_4_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.465 r  uart/int/aux_Acc_Count0__4/CO[3]
                         net (fo=1, routed)           0.000    10.465    uart/int/aux_Acc_Count0__4_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.582 r  uart/int/aux_Acc_Count0__5/CO[3]
                         net (fo=1, routed)           0.000    10.582    uart/int/aux_Acc_Count0__5_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.699 r  uart/int/aux_Acc_Count0__6/CO[3]
                         net (fo=1, routed)           0.000    10.699    uart/int/aux_Acc_Count0__6_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.816 r  uart/int/aux_Acc_Count0__7/CO[3]
                         net (fo=1, routed)           0.000    10.816    uart/int/aux_Acc_Count0__7_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.045 r  uart/int/aux_Acc_Count0__8/CO[2]
                         net (fo=22, routed)          0.848    11.893    uart/int/aux_Acc_Count0__8_n_1
    SLICE_X1Y4           LUT2 (Prop_lut2_I1_O)        0.310    12.203 r  uart/int/aux_Acc_Count0__9_i_4/O
                         net (fo=1, routed)           0.000    12.203    uart/int/aux_Acc_Count0__9_i_4_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.753 r  uart/int/aux_Acc_Count0__9/CO[3]
                         net (fo=1, routed)           0.000    12.753    uart/int/aux_Acc_Count0__9_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.867 r  uart/int/aux_Acc_Count0__10/CO[3]
                         net (fo=1, routed)           0.000    12.867    uart/int/aux_Acc_Count0__10_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.981 r  uart/int/aux_Acc_Count0__11/CO[3]
                         net (fo=1, routed)           0.000    12.981    uart/int/aux_Acc_Count0__11_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.095 r  uart/int/aux_Acc_Count0__12/CO[3]
                         net (fo=1, routed)           0.000    13.095    uart/int/aux_Acc_Count0__12_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.323 r  uart/int/aux_Acc_Count0__13/CO[2]
                         net (fo=22, routed)          0.835    14.159    uart/int/aux_Acc_Count0__13_n_1
    SLICE_X0Y3           LUT2 (Prop_lut2_I1_O)        0.313    14.472 r  uart/int/aux_Acc_Count0__14_i_4/O
                         net (fo=1, routed)           0.000    14.472    uart/int/aux_Acc_Count0__14_i_4_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.022 r  uart/int/aux_Acc_Count0__14/CO[3]
                         net (fo=1, routed)           0.000    15.022    uart/int/aux_Acc_Count0__14_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.136 r  uart/int/aux_Acc_Count0__15/CO[3]
                         net (fo=1, routed)           0.000    15.136    uart/int/aux_Acc_Count0__15_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.250 r  uart/int/aux_Acc_Count0__16/CO[3]
                         net (fo=1, routed)           0.000    15.250    uart/int/aux_Acc_Count0__16_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.364 r  uart/int/aux_Acc_Count0__17/CO[3]
                         net (fo=1, routed)           0.000    15.364    uart/int/aux_Acc_Count0__17_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.592 r  uart/int/aux_Acc_Count0__18/CO[2]
                         net (fo=22, routed)          0.744    16.336    uart/int/aux_Acc_Count0__18_n_1
    SLICE_X2Y0           LUT2 (Prop_lut2_I1_O)        0.313    16.649 r  uart/int/aux_Acc_Count0__19_i_4/O
                         net (fo=1, routed)           0.000    16.649    uart/int/aux_Acc_Count0__19_i_4_n_0
    SLICE_X2Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.182 r  uart/int/aux_Acc_Count0__19/CO[3]
                         net (fo=1, routed)           0.000    17.182    uart/int/aux_Acc_Count0__19_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.299 r  uart/int/aux_Acc_Count0__20/CO[3]
                         net (fo=1, routed)           0.000    17.299    uart/int/aux_Acc_Count0__20_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.416 r  uart/int/aux_Acc_Count0__21/CO[3]
                         net (fo=1, routed)           0.000    17.416    uart/int/aux_Acc_Count0__21_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.533 r  uart/int/aux_Acc_Count0__22/CO[3]
                         net (fo=1, routed)           0.000    17.533    uart/int/aux_Acc_Count0__22_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.762 r  uart/int/aux_Acc_Count0__23/CO[2]
                         net (fo=22, routed)          0.643    18.404    uart/int/aux_Acc_Count0__23_n_1
    SLICE_X3Y0           LUT2 (Prop_lut2_I1_O)        0.310    18.714 r  uart/int/aux_Acc_Count0__24_i_4/O
                         net (fo=1, routed)           0.000    18.714    uart/int/aux_Acc_Count0__24_i_4_n_0
    SLICE_X3Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.264 r  uart/int/aux_Acc_Count0__24/CO[3]
                         net (fo=1, routed)           0.000    19.264    uart/int/aux_Acc_Count0__24_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.378 r  uart/int/aux_Acc_Count0__25/CO[3]
                         net (fo=1, routed)           0.000    19.378    uart/int/aux_Acc_Count0__25_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.492 r  uart/int/aux_Acc_Count0__26/CO[3]
                         net (fo=1, routed)           0.000    19.492    uart/int/aux_Acc_Count0__26_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.606 r  uart/int/aux_Acc_Count0__27/CO[3]
                         net (fo=1, routed)           0.000    19.606    uart/int/aux_Acc_Count0__27_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.834 r  uart/int/aux_Acc_Count0__28/CO[2]
                         net (fo=22, routed)          0.657    20.492    uart/int/aux_Acc_Count0__28_n_1
    SLICE_X4Y0           LUT2 (Prop_lut2_I1_O)        0.313    20.805 r  uart/int/aux_Acc_Count0__29_i_4/O
                         net (fo=1, routed)           0.000    20.805    uart/int/aux_Acc_Count0__29_i_4_n_0
    SLICE_X4Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.355 r  uart/int/aux_Acc_Count0__29/CO[3]
                         net (fo=1, routed)           0.000    21.355    uart/int/aux_Acc_Count0__29_n_0
    SLICE_X4Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.469 r  uart/int/aux_Acc_Count0__30/CO[3]
                         net (fo=1, routed)           0.000    21.469    uart/int/aux_Acc_Count0__30_n_0
    SLICE_X4Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.583 r  uart/int/aux_Acc_Count0__31/CO[3]
                         net (fo=1, routed)           0.000    21.583    uart/int/aux_Acc_Count0__31_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.697 r  uart/int/aux_Acc_Count0__32/CO[3]
                         net (fo=1, routed)           0.000    21.697    uart/int/aux_Acc_Count0__32_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.925 r  uart/int/aux_Acc_Count0__33/CO[2]
                         net (fo=22, routed)          0.669    22.594    uart/int/aux_Acc_Count0__33_n_1
    SLICE_X5Y0           LUT2 (Prop_lut2_I1_O)        0.313    22.907 r  uart/int/aux_Acc_Count0__34_i_4/O
                         net (fo=1, routed)           0.000    22.907    uart/int/aux_Acc_Count0__34_i_4_n_0
    SLICE_X5Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.457 r  uart/int/aux_Acc_Count0__34/CO[3]
                         net (fo=1, routed)           0.000    23.457    uart/int/aux_Acc_Count0__34_n_0
    SLICE_X5Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.571 r  uart/int/aux_Acc_Count0__35/CO[3]
                         net (fo=1, routed)           0.000    23.571    uart/int/aux_Acc_Count0__35_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.685 r  uart/int/aux_Acc_Count0__36/CO[3]
                         net (fo=1, routed)           0.000    23.685    uart/int/aux_Acc_Count0__36_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.799 r  uart/int/aux_Acc_Count0__37/CO[3]
                         net (fo=1, routed)           0.000    23.799    uart/int/aux_Acc_Count0__37_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.027 r  uart/int/aux_Acc_Count0__38/CO[2]
                         net (fo=22, routed)          0.485    24.512    uart/int/aux_Acc_Count0__38_n_1
    SLICE_X5Y5           LUT2 (Prop_lut2_I1_O)        0.313    24.825 r  uart/int/aux_Acc_Count0__39_i_4/O
                         net (fo=1, routed)           0.000    24.825    uart/int/aux_Acc_Count0__39_i_4_n_0
    SLICE_X5Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.375 r  uart/int/aux_Acc_Count0__39/CO[3]
                         net (fo=1, routed)           0.000    25.375    uart/int/aux_Acc_Count0__39_n_0
    SLICE_X5Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.489 r  uart/int/aux_Acc_Count0__40/CO[3]
                         net (fo=1, routed)           0.000    25.489    uart/int/aux_Acc_Count0__40_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.603 r  uart/int/aux_Acc_Count0__41/CO[3]
                         net (fo=1, routed)           0.000    25.603    uart/int/aux_Acc_Count0__41_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.717 r  uart/int/aux_Acc_Count0__42/CO[3]
                         net (fo=1, routed)           0.000    25.717    uart/int/aux_Acc_Count0__42_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.945 r  uart/int/aux_Acc_Count0__43/CO[2]
                         net (fo=22, routed)          0.804    26.749    uart/int/aux_Acc_Count0__43_n_1
    SLICE_X6Y4           LUT2 (Prop_lut2_I1_O)        0.313    27.062 r  uart/int/aux_Acc_Count0__44_i_4/O
                         net (fo=1, routed)           0.000    27.062    uart/int/aux_Acc_Count0__44_i_4_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.595 r  uart/int/aux_Acc_Count0__44/CO[3]
                         net (fo=1, routed)           0.000    27.595    uart/int/aux_Acc_Count0__44_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.712 r  uart/int/aux_Acc_Count0__45/CO[3]
                         net (fo=1, routed)           0.000    27.712    uart/int/aux_Acc_Count0__45_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.829 r  uart/int/aux_Acc_Count0__46/CO[3]
                         net (fo=1, routed)           0.000    27.829    uart/int/aux_Acc_Count0__46_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.946 r  uart/int/aux_Acc_Count0__47/CO[3]
                         net (fo=1, routed)           0.000    27.946    uart/int/aux_Acc_Count0__47_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    28.175 r  uart/int/aux_Acc_Count0__48/CO[2]
                         net (fo=22, routed)          0.672    28.846    uart/int/aux_Acc_Count0__48_n_1
    SLICE_X7Y3           LUT2 (Prop_lut2_I1_O)        0.310    29.156 r  uart/int/aux_Acc_Count0__49_i_4/O
                         net (fo=1, routed)           0.000    29.156    uart/int/aux_Acc_Count0__49_i_4_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.706 r  uart/int/aux_Acc_Count0__49/CO[3]
                         net (fo=1, routed)           0.000    29.706    uart/int/aux_Acc_Count0__49_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.820 r  uart/int/aux_Acc_Count0__50/CO[3]
                         net (fo=1, routed)           0.000    29.820    uart/int/aux_Acc_Count0__50_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.934 r  uart/int/aux_Acc_Count0__51/CO[3]
                         net (fo=1, routed)           0.000    29.934    uart/int/aux_Acc_Count0__51_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.048 r  uart/int/aux_Acc_Count0__52/CO[3]
                         net (fo=1, routed)           0.000    30.048    uart/int/aux_Acc_Count0__52_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.276 r  uart/int/aux_Acc_Count0__53/CO[2]
                         net (fo=22, routed)          0.887    31.163    uart/int/aux_Acc_Count0__53_n_1
    SLICE_X8Y3           LUT2 (Prop_lut2_I1_O)        0.313    31.476 r  uart/int/aux_Acc_Count0__54_i_4/O
                         net (fo=1, routed)           0.000    31.476    uart/int/aux_Acc_Count0__54_i_4_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.009 r  uart/int/aux_Acc_Count0__54/CO[3]
                         net (fo=1, routed)           0.000    32.009    uart/int/aux_Acc_Count0__54_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.126 r  uart/int/aux_Acc_Count0__55/CO[3]
                         net (fo=1, routed)           0.000    32.126    uart/int/aux_Acc_Count0__55_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.243 r  uart/int/aux_Acc_Count0__56/CO[3]
                         net (fo=1, routed)           0.000    32.243    uart/int/aux_Acc_Count0__56_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.360 r  uart/int/aux_Acc_Count0__57/CO[3]
                         net (fo=1, routed)           0.000    32.360    uart/int/aux_Acc_Count0__57_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.589 r  uart/int/aux_Acc_Count0__58/CO[2]
                         net (fo=22, routed)          0.683    33.272    uart/int/aux_Acc_Count0__58_n_1
    SLICE_X10Y4          LUT2 (Prop_lut2_I1_O)        0.310    33.582 r  uart/int/aux_Acc_Count0__59_i_4/O
                         net (fo=1, routed)           0.000    33.582    uart/int/aux_Acc_Count0__59_i_4_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.115 r  uart/int/aux_Acc_Count0__59/CO[3]
                         net (fo=1, routed)           0.000    34.115    uart/int/aux_Acc_Count0__59_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.232 r  uart/int/aux_Acc_Count0__60/CO[3]
                         net (fo=1, routed)           0.000    34.232    uart/int/aux_Acc_Count0__60_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.349 r  uart/int/aux_Acc_Count0__61/CO[3]
                         net (fo=1, routed)           0.000    34.349    uart/int/aux_Acc_Count0__61_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.466 r  uart/int/aux_Acc_Count0__62/CO[3]
                         net (fo=1, routed)           0.000    34.466    uart/int/aux_Acc_Count0__62_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    34.695 r  uart/int/aux_Acc_Count0__63/CO[2]
                         net (fo=22, routed)          0.536    35.231    uart/int/aux_Acc_Count0__63_n_1
    SLICE_X9Y7           LUT2 (Prop_lut2_I1_O)        0.310    35.541 r  uart/int/aux_Acc_Count0__64_i_4/O
                         net (fo=1, routed)           0.000    35.541    uart/int/aux_Acc_Count0__64_i_4_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.091 r  uart/int/aux_Acc_Count0__64/CO[3]
                         net (fo=1, routed)           0.000    36.091    uart/int/aux_Acc_Count0__64_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.205 r  uart/int/aux_Acc_Count0__65/CO[3]
                         net (fo=1, routed)           0.000    36.205    uart/int/aux_Acc_Count0__65_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.319 r  uart/int/aux_Acc_Count0__66/CO[3]
                         net (fo=1, routed)           0.000    36.319    uart/int/aux_Acc_Count0__66_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.433 r  uart/int/aux_Acc_Count0__67/CO[3]
                         net (fo=1, routed)           0.000    36.433    uart/int/aux_Acc_Count0__67_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.661 r  uart/int/aux_Acc_Count0__68/CO[2]
                         net (fo=22, routed)          0.581    37.242    uart/int/aux_Acc_Count0__68_n_1
    SLICE_X8Y11          LUT3 (Prop_lut3_I0_O)        0.313    37.555 r  uart/int/aux_Acc_Count0__69_i_4/O
                         net (fo=1, routed)           0.000    37.555    uart/int/aux_Acc_Count0__69_i_4_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.088 r  uart/int/aux_Acc_Count0__69/CO[3]
                         net (fo=1, routed)           0.000    38.088    uart/int/aux_Acc_Count0__69_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.205 r  uart/int/aux_Acc_Count0__70/CO[3]
                         net (fo=1, routed)           0.000    38.205    uart/int/aux_Acc_Count0__70_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.322 r  uart/int/aux_Acc_Count0__71/CO[3]
                         net (fo=1, routed)           0.000    38.322    uart/int/aux_Acc_Count0__71_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.439 r  uart/int/aux_Acc_Count0__72/CO[3]
                         net (fo=1, routed)           0.000    38.439    uart/int/aux_Acc_Count0__72_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.596 r  uart/int/aux_Acc_Count0__73/CO[1]
                         net (fo=21, routed)          0.856    39.452    uart/int/aux_Acc_Count0__73_n_2
    SLICE_X7Y13          LUT3 (Prop_lut3_I0_O)        0.332    39.784 r  uart/int/aux_Acc_Count0__74_i_5/O
                         net (fo=1, routed)           0.000    39.784    uart/int/aux_Acc_Count0__74_i_5_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.316 r  uart/int/aux_Acc_Count0__74/CO[3]
                         net (fo=1, routed)           0.000    40.316    uart/int/aux_Acc_Count0__74_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.430 r  uart/int/aux_Acc_Count0__75/CO[3]
                         net (fo=1, routed)           0.000    40.430    uart/int/aux_Acc_Count0__75_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.544 r  uart/int/aux_Acc_Count0__76/CO[3]
                         net (fo=1, routed)           0.000    40.544    uart/int/aux_Acc_Count0__76_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.658 r  uart/int/aux_Acc_Count0__77/CO[3]
                         net (fo=1, routed)           0.000    40.658    uart/int/aux_Acc_Count0__77_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.815 r  uart/int/aux_Acc_Count0__78/CO[1]
                         net (fo=21, routed)          0.583    41.398    uart/int/aux_Acc_Count0__78_n_2
    SLICE_X6Y16          LUT3 (Prop_lut3_I0_O)        0.329    41.727 r  uart/int/aux_Acc_Count0__79_i_4/O
                         net (fo=1, routed)           0.000    41.727    uart/int/aux_Acc_Count0__79_i_4_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.260 r  uart/int/aux_Acc_Count0__79/CO[3]
                         net (fo=1, routed)           0.000    42.260    uart/int/aux_Acc_Count0__79_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.377 r  uart/int/aux_Acc_Count0__80/CO[3]
                         net (fo=1, routed)           0.000    42.377    uart/int/aux_Acc_Count0__80_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.494 r  uart/int/aux_Acc_Count0__81/CO[3]
                         net (fo=1, routed)           0.000    42.494    uart/int/aux_Acc_Count0__81_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.611 r  uart/int/aux_Acc_Count0__82/CO[3]
                         net (fo=1, routed)           0.000    42.611    uart/int/aux_Acc_Count0__82_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.768 r  uart/int/aux_Acc_Count0__83/CO[1]
                         net (fo=21, routed)          0.674    43.441    uart/int/aux_Acc_Count0__83_n_2
    SLICE_X7Y19          LUT3 (Prop_lut3_I0_O)        0.332    43.773 r  uart/int/aux_Acc_Count0__84_i_5/O
                         net (fo=1, routed)           0.000    43.773    uart/int/aux_Acc_Count0__84_i_5_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    44.305 r  uart/int/aux_Acc_Count0__84/CO[3]
                         net (fo=1, routed)           0.000    44.305    uart/int/aux_Acc_Count0__84_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.419 r  uart/int/aux_Acc_Count0__85/CO[3]
                         net (fo=1, routed)           0.000    44.419    uart/int/aux_Acc_Count0__85_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.533 r  uart/int/aux_Acc_Count0__86/CO[3]
                         net (fo=1, routed)           0.000    44.533    uart/int/aux_Acc_Count0__86_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.647 r  uart/int/aux_Acc_Count0__87/CO[3]
                         net (fo=1, routed)           0.000    44.647    uart/int/aux_Acc_Count0__87_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.804 r  uart/int/aux_Acc_Count0__88/CO[1]
                         net (fo=21, routed)          0.956    45.761    uart/int/aux_Acc_Count0__88_n_2
    SLICE_X8Y20          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    46.561 r  uart/int/aux_Acc_Count0__89/CO[3]
                         net (fo=1, routed)           0.000    46.561    uart/int/aux_Acc_Count0__89_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.678 r  uart/int/aux_Acc_Count0__90/CO[3]
                         net (fo=1, routed)           0.000    46.678    uart/int/aux_Acc_Count0__90_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.795 r  uart/int/aux_Acc_Count0__91/CO[3]
                         net (fo=1, routed)           0.000    46.795    uart/int/aux_Acc_Count0__91_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.912 r  uart/int/aux_Acc_Count0__92/CO[3]
                         net (fo=1, routed)           0.000    46.912    uart/int/aux_Acc_Count0__92_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.069 r  uart/int/aux_Acc_Count0__93/CO[1]
                         net (fo=21, routed)          0.675    47.743    uart/int/aux_Acc_Count0__93_n_2
    SLICE_X9Y23          LUT3 (Prop_lut3_I0_O)        0.332    48.075 r  uart/int/aux_Acc_Count0__94_i_4/O
                         net (fo=1, routed)           0.000    48.075    uart/int/aux_Acc_Count0__94_i_4_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.625 r  uart/int/aux_Acc_Count0__94/CO[3]
                         net (fo=1, routed)           0.000    48.625    uart/int/aux_Acc_Count0__94_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.739 r  uart/int/aux_Acc_Count0__95/CO[3]
                         net (fo=1, routed)           0.009    48.748    uart/int/aux_Acc_Count0__95_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.862 r  uart/int/aux_Acc_Count0__96/CO[3]
                         net (fo=1, routed)           0.000    48.862    uart/int/aux_Acc_Count0__96_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.976 r  uart/int/aux_Acc_Count0__97/CO[3]
                         net (fo=1, routed)           0.000    48.976    uart/int/aux_Acc_Count0__97_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.133 r  uart/int/aux_Acc_Count0__98/CO[1]
                         net (fo=21, routed)          0.691    49.824    uart/int/aux_Acc_Count0__98_n_2
    SLICE_X9Y28          LUT3 (Prop_lut3_I0_O)        0.329    50.153 r  uart/int/aux_Acc_Count0__99_i_5/O
                         net (fo=1, routed)           0.000    50.153    uart/int/aux_Acc_Count0__99_i_5_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.685 r  uart/int/aux_Acc_Count0__99/CO[3]
                         net (fo=1, routed)           0.000    50.685    uart/int/aux_Acc_Count0__99_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.799 r  uart/int/aux_Acc_Count0__100/CO[3]
                         net (fo=1, routed)           0.000    50.799    uart/int/aux_Acc_Count0__100_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.913 r  uart/int/aux_Acc_Count0__101/CO[3]
                         net (fo=1, routed)           0.000    50.913    uart/int/aux_Acc_Count0__101_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.027 r  uart/int/aux_Acc_Count0__102/CO[3]
                         net (fo=1, routed)           0.000    51.027    uart/int/aux_Acc_Count0__102_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.184 r  uart/int/aux_Acc_Count0__103/CO[1]
                         net (fo=21, routed)          0.702    51.886    uart/int/aux_Acc_Count0__103_n_2
    SLICE_X8Y30          LUT3 (Prop_lut3_I0_O)        0.329    52.215 r  uart/int/aux_Acc_Count0__104_i_4/O
                         net (fo=1, routed)           0.000    52.215    uart/int/aux_Acc_Count0__104_i_4_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.748 r  uart/int/aux_Acc_Count0__104/CO[3]
                         net (fo=1, routed)           0.000    52.748    uart/int/aux_Acc_Count0__104_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.865 r  uart/int/aux_Acc_Count0__105/CO[3]
                         net (fo=1, routed)           0.000    52.865    uart/int/aux_Acc_Count0__105_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.982 r  uart/int/aux_Acc_Count0__106/CO[3]
                         net (fo=1, routed)           0.000    52.982    uart/int/aux_Acc_Count0__106_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.099 r  uart/int/aux_Acc_Count0__107/CO[3]
                         net (fo=1, routed)           0.000    53.099    uart/int/aux_Acc_Count0__107_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.256 r  uart/int/aux_Acc_Count0__108/CO[1]
                         net (fo=21, routed)          0.794    54.050    uart/int/aux_Acc_Count0__108_n_2
    SLICE_X11Y31         LUT3 (Prop_lut3_I0_O)        0.332    54.382 r  uart/int/aux_Acc_Count0__109_i_5/O
                         net (fo=1, routed)           0.000    54.382    uart/int/aux_Acc_Count0__109_i_5_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.914 r  uart/int/aux_Acc_Count0__109/CO[3]
                         net (fo=1, routed)           0.000    54.914    uart/int/aux_Acc_Count0__109_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.028 r  uart/int/aux_Acc_Count0__110/CO[3]
                         net (fo=1, routed)           0.000    55.028    uart/int/aux_Acc_Count0__110_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.142 r  uart/int/aux_Acc_Count0__111/CO[3]
                         net (fo=1, routed)           0.000    55.142    uart/int/aux_Acc_Count0__111_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.256 r  uart/int/aux_Acc_Count0__112/CO[3]
                         net (fo=1, routed)           0.000    55.256    uart/int/aux_Acc_Count0__112_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.413 r  uart/int/aux_Acc_Count0__113/CO[1]
                         net (fo=21, routed)          0.680    56.093    uart/int/aux_Acc_Count0__113_n_2
    SLICE_X10Y34         LUT3 (Prop_lut3_I0_O)        0.329    56.422 r  uart/int/aux_Acc_Count0__114_i_4/O
                         net (fo=1, routed)           0.000    56.422    uart/int/aux_Acc_Count0__114_i_4_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.955 r  uart/int/aux_Acc_Count0__114/CO[3]
                         net (fo=1, routed)           0.000    56.955    uart/int/aux_Acc_Count0__114_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.072 r  uart/int/aux_Acc_Count0__115/CO[3]
                         net (fo=1, routed)           0.000    57.072    uart/int/aux_Acc_Count0__115_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.189 r  uart/int/aux_Acc_Count0__116/CO[3]
                         net (fo=1, routed)           0.000    57.189    uart/int/aux_Acc_Count0__116_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.306 r  uart/int/aux_Acc_Count0__117/CO[3]
                         net (fo=1, routed)           0.000    57.306    uart/int/aux_Acc_Count0__117_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.463 r  uart/int/aux_Acc_Count0__118/CO[1]
                         net (fo=21, routed)          0.850    58.313    uart/int/aux_Acc_Count0__118_n_2
    SLICE_X9Y34          LUT3 (Prop_lut3_I0_O)        0.332    58.645 r  uart/int/aux_Acc_Count0__119_i_5/O
                         net (fo=1, routed)           0.000    58.645    uart/int/aux_Acc_Count0__119_i_5_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    59.177 r  uart/int/aux_Acc_Count0__119/CO[3]
                         net (fo=1, routed)           0.000    59.177    uart/int/aux_Acc_Count0__119_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.291 r  uart/int/aux_Acc_Count0__120/CO[3]
                         net (fo=1, routed)           0.000    59.291    uart/int/aux_Acc_Count0__120_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.405 r  uart/int/aux_Acc_Count0__121/CO[3]
                         net (fo=1, routed)           0.000    59.405    uart/int/aux_Acc_Count0__121_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.519 r  uart/int/aux_Acc_Count0__122/CO[3]
                         net (fo=1, routed)           0.000    59.519    uart/int/aux_Acc_Count0__122_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.676 r  uart/int/aux_Acc_Count0__123/CO[1]
                         net (fo=21, routed)          0.720    60.397    uart/int/aux_Acc_Count0__123_n_2
    SLICE_X8Y37          LUT3 (Prop_lut3_I0_O)        0.329    60.726 r  uart/int/aux_Acc_Count0__124_i_4/O
                         net (fo=1, routed)           0.000    60.726    uart/int/aux_Acc_Count0__124_i_4_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.259 r  uart/int/aux_Acc_Count0__124/CO[3]
                         net (fo=1, routed)           0.000    61.259    uart/int/aux_Acc_Count0__124_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.376 r  uart/int/aux_Acc_Count0__125/CO[3]
                         net (fo=1, routed)           0.000    61.376    uart/int/aux_Acc_Count0__125_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.493 r  uart/int/aux_Acc_Count0__126/CO[3]
                         net (fo=1, routed)           0.000    61.493    uart/int/aux_Acc_Count0__126_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.610 r  uart/int/aux_Acc_Count0__127/CO[3]
                         net (fo=1, routed)           0.000    61.610    uart/int/aux_Acc_Count0__127_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.767 r  uart/int/aux_Acc_Count0__128/CO[1]
                         net (fo=21, routed)          0.755    62.522    uart/int/aux_Acc_Count0__128_n_2
    SLICE_X6Y41          LUT3 (Prop_lut3_I0_O)        0.332    62.854 r  uart/int/aux_Acc_Count0__129_i_5/O
                         net (fo=1, routed)           0.000    62.854    uart/int/aux_Acc_Count0__129_i_5_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    63.367 r  uart/int/aux_Acc_Count0__129/CO[3]
                         net (fo=1, routed)           0.000    63.367    uart/int/aux_Acc_Count0__129_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.484 r  uart/int/aux_Acc_Count0__130/CO[3]
                         net (fo=1, routed)           0.000    63.484    uart/int/aux_Acc_Count0__130_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.601 r  uart/int/aux_Acc_Count0__131/CO[3]
                         net (fo=1, routed)           0.000    63.601    uart/int/aux_Acc_Count0__131_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.718 r  uart/int/aux_Acc_Count0__132/CO[3]
                         net (fo=1, routed)           0.000    63.718    uart/int/aux_Acc_Count0__132_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.875 r  uart/int/aux_Acc_Count0__133/CO[1]
                         net (fo=21, routed)          1.023    64.898    uart/int/aux_Acc_Count0__133_n_2
    SLICE_X7Y48          LUT3 (Prop_lut3_I0_O)        0.332    65.230 r  uart/int/aux_Acc_Count0__137_i_4/O
                         net (fo=1, routed)           0.000    65.230    uart/int/aux_Acc_Count0__137_i_4_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    65.762 r  uart/int/aux_Acc_Count0__137/CO[3]
                         net (fo=1, routed)           0.000    65.762    uart/int/aux_Acc_Count0__137_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.919 r  uart/int/aux_Acc_Count0__138/CO[1]
                         net (fo=21, routed)          0.863    66.781    uart/int/aux_Acc_Count0__138_n_2
    SLICE_X6Y48          LUT3 (Prop_lut3_I0_O)        0.329    67.110 r  uart/int/aux_Acc_Count0__139_i_4/O
                         net (fo=1, routed)           0.000    67.110    uart/int/aux_Acc_Count0__139_i_4_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.643 r  uart/int/aux_Acc_Count0__139/CO[3]
                         net (fo=1, routed)           0.000    67.643    uart/int/aux_Acc_Count0__139_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.760 r  uart/int/aux_Acc_Count0__140/CO[3]
                         net (fo=1, routed)           0.001    67.761    uart/int/aux_Acc_Count0__140_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.878 r  uart/int/aux_Acc_Count0__141/CO[3]
                         net (fo=1, routed)           0.000    67.878    uart/int/aux_Acc_Count0__141_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.995 r  uart/int/aux_Acc_Count0__142/CO[3]
                         net (fo=1, routed)           0.000    67.995    uart/int/aux_Acc_Count0__142_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.152 r  uart/int/aux_Acc_Count0__143/CO[1]
                         net (fo=21, routed)          0.652    68.804    uart/int/aux_Acc_Count0__143_n_2
    SLICE_X5Y52          LUT3 (Prop_lut3_I0_O)        0.332    69.136 r  uart/int/aux_Acc_Count0__144_i_5/O
                         net (fo=1, routed)           0.000    69.136    uart/int/aux_Acc_Count0__144_i_5_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    69.668 r  uart/int/aux_Acc_Count0__144/CO[3]
                         net (fo=1, routed)           0.000    69.668    uart/int/aux_Acc_Count0__144_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.782 r  uart/int/aux_Acc_Count0__145/CO[3]
                         net (fo=1, routed)           0.000    69.782    uart/int/aux_Acc_Count0__145_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.896 r  uart/int/aux_Acc_Count0__146/CO[3]
                         net (fo=1, routed)           0.000    69.896    uart/int/aux_Acc_Count0__146_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.010 r  uart/int/aux_Acc_Count0__147/CO[3]
                         net (fo=1, routed)           0.000    70.010    uart/int/aux_Acc_Count0__147_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.167 r  uart/int/aux_Acc_Count0__148/CO[1]
                         net (fo=21, routed)          0.670    70.837    uart/int/aux_Acc_Count0__148_n_2
    SLICE_X7Y55          LUT3 (Prop_lut3_I0_O)        0.329    71.166 r  uart/int/aux_Acc_Count0__149_i_5/O
                         net (fo=1, routed)           0.000    71.166    uart/int/aux_Acc_Count0__149_i_5_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    71.698 r  uart/int/aux_Acc_Count0__149/CO[3]
                         net (fo=1, routed)           0.000    71.698    uart/int/aux_Acc_Count0__149_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.812 r  uart/int/aux_Acc_Count0__150/CO[3]
                         net (fo=1, routed)           0.000    71.812    uart/int/aux_Acc_Count0__150_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.926 r  uart/int/aux_Acc_Count0__151/CO[3]
                         net (fo=1, routed)           0.000    71.926    uart/int/aux_Acc_Count0__151_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.040 r  uart/int/aux_Acc_Count0__152/CO[3]
                         net (fo=1, routed)           0.000    72.040    uart/int/aux_Acc_Count0__152_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.197 r  uart/int/aux_Acc_Count0__153/CO[1]
                         net (fo=21, routed)          0.805    73.002    uart/int/aux_Acc_Count0__153_n_2
    SLICE_X8Y58          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.835    73.837 f  uart/int/aux_Acc_Count0__154/O[1]
                         net (fo=4, routed)           0.726    74.563    uart/int/aux_Acc_Count0__154_n_6
    SLICE_X8Y57          LUT6 (Prop_lut6_I2_O)        0.306    74.869 r  uart/int/aux_Acc_Count[5]_P_i_3/O
                         net (fo=4, routed)           0.850    75.719    uart/int/aux_Acc_Count[5]_P_i_3_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I2_O)        0.124    75.843 r  uart/int/aux_Acc_Count[16]_P_i_6/O
                         net (fo=7, routed)           0.655    76.498    uart/int/aux_Acc_Count[16]_P_i_6_n_0
    SLICE_X10Y56         LUT5 (Prop_lut5_I2_O)        0.124    76.622 r  uart/int/aux_Acc_Count[11]_P_i_3/O
                         net (fo=2, routed)           0.176    76.797    uart/int/aux_Acc_Count[11]_P_i_3_n_0
    SLICE_X10Y56         LUT6 (Prop_lut6_I3_O)        0.124    76.921 r  uart/int/aux_Acc_Count[11]_P_i_2/O
                         net (fo=1, routed)           0.295    77.217    uart/int/aux_Acc_Count0__481[11]
    SLICE_X11Y56         LUT6 (Prop_lut6_I2_O)        0.124    77.341 r  uart/int/aux_Acc_Count[11]_P_i_1/O
                         net (fo=1, routed)           0.000    77.341    uart/int/aux_Acc_Count0_out[11]
    SLICE_X11Y56         FDRE                                         r  uart/int/aux_Acc_Count_reg[11]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.441    14.782    uart/int/clk_IBUF_BUFG
    SLICE_X11Y56         FDRE                                         r  uart/int/aux_Acc_Count_reg[11]_P/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X11Y56         FDRE (Setup_fdre_C_D)        0.029    14.955    uart/int/aux_Acc_Count_reg[11]_P
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                         -77.341    
  -------------------------------------------------------------------
                         slack                                -62.385    

Slack (VIOLATED) :        -62.383ns  (required time - arrival time)
  Source:                 uart/int/div_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/int/aux_Acc_Count_reg[17]_P/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        72.231ns  (logic 45.394ns (62.845%)  route 26.837ns (37.155%))
  Logic Levels:           188  (CARRY4=152 LUT1=1 LUT2=14 LUT3=16 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.635     5.156    uart/int/clk_IBUF_BUFG
    SLICE_X4Y6           FDRE                                         r  uart/int/div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.456     5.612 r  uart/int/div_reg[4]/Q
                         net (fo=43, routed)          0.632     6.244    uart/int/div_reg_n_0_[4]
    SLICE_X4Y8           LUT2 (Prop_lut2_I1_O)        0.124     6.368 r  uart/int/aux_Acc_Count0__0_i_12/O
                         net (fo=1, routed)           0.000     6.368    uart/int/aux_Acc_Count0__0_i_12_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.918 r  uart/int/aux_Acc_Count0__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.918    uart/int/aux_Acc_Count0__0_i_9_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.157 f  uart/int/aux_Acc_Count0__1_i_9/O[2]
                         net (fo=39, routed)          0.647     7.804    uart/int/aux_Acc_Count1[12]
    SLICE_X3Y9           LUT1 (Prop_lut1_I0_O)        0.302     8.106 r  uart/int/aux_Acc_Count0__2_i_8/O
                         net (fo=1, routed)           0.000     8.106    uart/int/aux_Acc_Count0__2_i_8_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.638 r  uart/int/aux_Acc_Count0__2/CO[3]
                         net (fo=1, routed)           0.000     8.638    uart/int/aux_Acc_Count0__2_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.795 r  uart/int/aux_Acc_Count0__3/CO[1]
                         net (fo=20, routed)          0.808     9.603    uart/int/aux_Acc_Count0__3_n_2
    SLICE_X2Y6           LUT2 (Prop_lut2_I1_O)        0.329     9.932 r  uart/int/aux_Acc_Count0__4_i_4/O
                         net (fo=1, routed)           0.000     9.932    uart/int/aux_Acc_Count0__4_i_4_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.465 r  uart/int/aux_Acc_Count0__4/CO[3]
                         net (fo=1, routed)           0.000    10.465    uart/int/aux_Acc_Count0__4_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.582 r  uart/int/aux_Acc_Count0__5/CO[3]
                         net (fo=1, routed)           0.000    10.582    uart/int/aux_Acc_Count0__5_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.699 r  uart/int/aux_Acc_Count0__6/CO[3]
                         net (fo=1, routed)           0.000    10.699    uart/int/aux_Acc_Count0__6_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.816 r  uart/int/aux_Acc_Count0__7/CO[3]
                         net (fo=1, routed)           0.000    10.816    uart/int/aux_Acc_Count0__7_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.045 r  uart/int/aux_Acc_Count0__8/CO[2]
                         net (fo=22, routed)          0.848    11.893    uart/int/aux_Acc_Count0__8_n_1
    SLICE_X1Y4           LUT2 (Prop_lut2_I1_O)        0.310    12.203 r  uart/int/aux_Acc_Count0__9_i_4/O
                         net (fo=1, routed)           0.000    12.203    uart/int/aux_Acc_Count0__9_i_4_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.753 r  uart/int/aux_Acc_Count0__9/CO[3]
                         net (fo=1, routed)           0.000    12.753    uart/int/aux_Acc_Count0__9_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.867 r  uart/int/aux_Acc_Count0__10/CO[3]
                         net (fo=1, routed)           0.000    12.867    uart/int/aux_Acc_Count0__10_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.981 r  uart/int/aux_Acc_Count0__11/CO[3]
                         net (fo=1, routed)           0.000    12.981    uart/int/aux_Acc_Count0__11_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.095 r  uart/int/aux_Acc_Count0__12/CO[3]
                         net (fo=1, routed)           0.000    13.095    uart/int/aux_Acc_Count0__12_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.323 r  uart/int/aux_Acc_Count0__13/CO[2]
                         net (fo=22, routed)          0.835    14.159    uart/int/aux_Acc_Count0__13_n_1
    SLICE_X0Y3           LUT2 (Prop_lut2_I1_O)        0.313    14.472 r  uart/int/aux_Acc_Count0__14_i_4/O
                         net (fo=1, routed)           0.000    14.472    uart/int/aux_Acc_Count0__14_i_4_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.022 r  uart/int/aux_Acc_Count0__14/CO[3]
                         net (fo=1, routed)           0.000    15.022    uart/int/aux_Acc_Count0__14_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.136 r  uart/int/aux_Acc_Count0__15/CO[3]
                         net (fo=1, routed)           0.000    15.136    uart/int/aux_Acc_Count0__15_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.250 r  uart/int/aux_Acc_Count0__16/CO[3]
                         net (fo=1, routed)           0.000    15.250    uart/int/aux_Acc_Count0__16_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.364 r  uart/int/aux_Acc_Count0__17/CO[3]
                         net (fo=1, routed)           0.000    15.364    uart/int/aux_Acc_Count0__17_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.592 r  uart/int/aux_Acc_Count0__18/CO[2]
                         net (fo=22, routed)          0.744    16.336    uart/int/aux_Acc_Count0__18_n_1
    SLICE_X2Y0           LUT2 (Prop_lut2_I1_O)        0.313    16.649 r  uart/int/aux_Acc_Count0__19_i_4/O
                         net (fo=1, routed)           0.000    16.649    uart/int/aux_Acc_Count0__19_i_4_n_0
    SLICE_X2Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.182 r  uart/int/aux_Acc_Count0__19/CO[3]
                         net (fo=1, routed)           0.000    17.182    uart/int/aux_Acc_Count0__19_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.299 r  uart/int/aux_Acc_Count0__20/CO[3]
                         net (fo=1, routed)           0.000    17.299    uart/int/aux_Acc_Count0__20_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.416 r  uart/int/aux_Acc_Count0__21/CO[3]
                         net (fo=1, routed)           0.000    17.416    uart/int/aux_Acc_Count0__21_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.533 r  uart/int/aux_Acc_Count0__22/CO[3]
                         net (fo=1, routed)           0.000    17.533    uart/int/aux_Acc_Count0__22_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.762 r  uart/int/aux_Acc_Count0__23/CO[2]
                         net (fo=22, routed)          0.643    18.404    uart/int/aux_Acc_Count0__23_n_1
    SLICE_X3Y0           LUT2 (Prop_lut2_I1_O)        0.310    18.714 r  uart/int/aux_Acc_Count0__24_i_4/O
                         net (fo=1, routed)           0.000    18.714    uart/int/aux_Acc_Count0__24_i_4_n_0
    SLICE_X3Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.264 r  uart/int/aux_Acc_Count0__24/CO[3]
                         net (fo=1, routed)           0.000    19.264    uart/int/aux_Acc_Count0__24_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.378 r  uart/int/aux_Acc_Count0__25/CO[3]
                         net (fo=1, routed)           0.000    19.378    uart/int/aux_Acc_Count0__25_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.492 r  uart/int/aux_Acc_Count0__26/CO[3]
                         net (fo=1, routed)           0.000    19.492    uart/int/aux_Acc_Count0__26_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.606 r  uart/int/aux_Acc_Count0__27/CO[3]
                         net (fo=1, routed)           0.000    19.606    uart/int/aux_Acc_Count0__27_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.834 r  uart/int/aux_Acc_Count0__28/CO[2]
                         net (fo=22, routed)          0.657    20.492    uart/int/aux_Acc_Count0__28_n_1
    SLICE_X4Y0           LUT2 (Prop_lut2_I1_O)        0.313    20.805 r  uart/int/aux_Acc_Count0__29_i_4/O
                         net (fo=1, routed)           0.000    20.805    uart/int/aux_Acc_Count0__29_i_4_n_0
    SLICE_X4Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.355 r  uart/int/aux_Acc_Count0__29/CO[3]
                         net (fo=1, routed)           0.000    21.355    uart/int/aux_Acc_Count0__29_n_0
    SLICE_X4Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.469 r  uart/int/aux_Acc_Count0__30/CO[3]
                         net (fo=1, routed)           0.000    21.469    uart/int/aux_Acc_Count0__30_n_0
    SLICE_X4Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.583 r  uart/int/aux_Acc_Count0__31/CO[3]
                         net (fo=1, routed)           0.000    21.583    uart/int/aux_Acc_Count0__31_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.697 r  uart/int/aux_Acc_Count0__32/CO[3]
                         net (fo=1, routed)           0.000    21.697    uart/int/aux_Acc_Count0__32_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.925 r  uart/int/aux_Acc_Count0__33/CO[2]
                         net (fo=22, routed)          0.669    22.594    uart/int/aux_Acc_Count0__33_n_1
    SLICE_X5Y0           LUT2 (Prop_lut2_I1_O)        0.313    22.907 r  uart/int/aux_Acc_Count0__34_i_4/O
                         net (fo=1, routed)           0.000    22.907    uart/int/aux_Acc_Count0__34_i_4_n_0
    SLICE_X5Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.457 r  uart/int/aux_Acc_Count0__34/CO[3]
                         net (fo=1, routed)           0.000    23.457    uart/int/aux_Acc_Count0__34_n_0
    SLICE_X5Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.571 r  uart/int/aux_Acc_Count0__35/CO[3]
                         net (fo=1, routed)           0.000    23.571    uart/int/aux_Acc_Count0__35_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.685 r  uart/int/aux_Acc_Count0__36/CO[3]
                         net (fo=1, routed)           0.000    23.685    uart/int/aux_Acc_Count0__36_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.799 r  uart/int/aux_Acc_Count0__37/CO[3]
                         net (fo=1, routed)           0.000    23.799    uart/int/aux_Acc_Count0__37_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.027 r  uart/int/aux_Acc_Count0__38/CO[2]
                         net (fo=22, routed)          0.485    24.512    uart/int/aux_Acc_Count0__38_n_1
    SLICE_X5Y5           LUT2 (Prop_lut2_I1_O)        0.313    24.825 r  uart/int/aux_Acc_Count0__39_i_4/O
                         net (fo=1, routed)           0.000    24.825    uart/int/aux_Acc_Count0__39_i_4_n_0
    SLICE_X5Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.375 r  uart/int/aux_Acc_Count0__39/CO[3]
                         net (fo=1, routed)           0.000    25.375    uart/int/aux_Acc_Count0__39_n_0
    SLICE_X5Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.489 r  uart/int/aux_Acc_Count0__40/CO[3]
                         net (fo=1, routed)           0.000    25.489    uart/int/aux_Acc_Count0__40_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.603 r  uart/int/aux_Acc_Count0__41/CO[3]
                         net (fo=1, routed)           0.000    25.603    uart/int/aux_Acc_Count0__41_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.717 r  uart/int/aux_Acc_Count0__42/CO[3]
                         net (fo=1, routed)           0.000    25.717    uart/int/aux_Acc_Count0__42_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.945 r  uart/int/aux_Acc_Count0__43/CO[2]
                         net (fo=22, routed)          0.804    26.749    uart/int/aux_Acc_Count0__43_n_1
    SLICE_X6Y4           LUT2 (Prop_lut2_I1_O)        0.313    27.062 r  uart/int/aux_Acc_Count0__44_i_4/O
                         net (fo=1, routed)           0.000    27.062    uart/int/aux_Acc_Count0__44_i_4_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.595 r  uart/int/aux_Acc_Count0__44/CO[3]
                         net (fo=1, routed)           0.000    27.595    uart/int/aux_Acc_Count0__44_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.712 r  uart/int/aux_Acc_Count0__45/CO[3]
                         net (fo=1, routed)           0.000    27.712    uart/int/aux_Acc_Count0__45_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.829 r  uart/int/aux_Acc_Count0__46/CO[3]
                         net (fo=1, routed)           0.000    27.829    uart/int/aux_Acc_Count0__46_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.946 r  uart/int/aux_Acc_Count0__47/CO[3]
                         net (fo=1, routed)           0.000    27.946    uart/int/aux_Acc_Count0__47_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    28.175 r  uart/int/aux_Acc_Count0__48/CO[2]
                         net (fo=22, routed)          0.672    28.846    uart/int/aux_Acc_Count0__48_n_1
    SLICE_X7Y3           LUT2 (Prop_lut2_I1_O)        0.310    29.156 r  uart/int/aux_Acc_Count0__49_i_4/O
                         net (fo=1, routed)           0.000    29.156    uart/int/aux_Acc_Count0__49_i_4_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.706 r  uart/int/aux_Acc_Count0__49/CO[3]
                         net (fo=1, routed)           0.000    29.706    uart/int/aux_Acc_Count0__49_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.820 r  uart/int/aux_Acc_Count0__50/CO[3]
                         net (fo=1, routed)           0.000    29.820    uart/int/aux_Acc_Count0__50_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.934 r  uart/int/aux_Acc_Count0__51/CO[3]
                         net (fo=1, routed)           0.000    29.934    uart/int/aux_Acc_Count0__51_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.048 r  uart/int/aux_Acc_Count0__52/CO[3]
                         net (fo=1, routed)           0.000    30.048    uart/int/aux_Acc_Count0__52_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.276 r  uart/int/aux_Acc_Count0__53/CO[2]
                         net (fo=22, routed)          0.887    31.163    uart/int/aux_Acc_Count0__53_n_1
    SLICE_X8Y3           LUT2 (Prop_lut2_I1_O)        0.313    31.476 r  uart/int/aux_Acc_Count0__54_i_4/O
                         net (fo=1, routed)           0.000    31.476    uart/int/aux_Acc_Count0__54_i_4_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.009 r  uart/int/aux_Acc_Count0__54/CO[3]
                         net (fo=1, routed)           0.000    32.009    uart/int/aux_Acc_Count0__54_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.126 r  uart/int/aux_Acc_Count0__55/CO[3]
                         net (fo=1, routed)           0.000    32.126    uart/int/aux_Acc_Count0__55_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.243 r  uart/int/aux_Acc_Count0__56/CO[3]
                         net (fo=1, routed)           0.000    32.243    uart/int/aux_Acc_Count0__56_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.360 r  uart/int/aux_Acc_Count0__57/CO[3]
                         net (fo=1, routed)           0.000    32.360    uart/int/aux_Acc_Count0__57_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.589 r  uart/int/aux_Acc_Count0__58/CO[2]
                         net (fo=22, routed)          0.683    33.272    uart/int/aux_Acc_Count0__58_n_1
    SLICE_X10Y4          LUT2 (Prop_lut2_I1_O)        0.310    33.582 r  uart/int/aux_Acc_Count0__59_i_4/O
                         net (fo=1, routed)           0.000    33.582    uart/int/aux_Acc_Count0__59_i_4_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.115 r  uart/int/aux_Acc_Count0__59/CO[3]
                         net (fo=1, routed)           0.000    34.115    uart/int/aux_Acc_Count0__59_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.232 r  uart/int/aux_Acc_Count0__60/CO[3]
                         net (fo=1, routed)           0.000    34.232    uart/int/aux_Acc_Count0__60_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.349 r  uart/int/aux_Acc_Count0__61/CO[3]
                         net (fo=1, routed)           0.000    34.349    uart/int/aux_Acc_Count0__61_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.466 r  uart/int/aux_Acc_Count0__62/CO[3]
                         net (fo=1, routed)           0.000    34.466    uart/int/aux_Acc_Count0__62_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    34.695 r  uart/int/aux_Acc_Count0__63/CO[2]
                         net (fo=22, routed)          0.536    35.231    uart/int/aux_Acc_Count0__63_n_1
    SLICE_X9Y7           LUT2 (Prop_lut2_I1_O)        0.310    35.541 r  uart/int/aux_Acc_Count0__64_i_4/O
                         net (fo=1, routed)           0.000    35.541    uart/int/aux_Acc_Count0__64_i_4_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.091 r  uart/int/aux_Acc_Count0__64/CO[3]
                         net (fo=1, routed)           0.000    36.091    uart/int/aux_Acc_Count0__64_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.205 r  uart/int/aux_Acc_Count0__65/CO[3]
                         net (fo=1, routed)           0.000    36.205    uart/int/aux_Acc_Count0__65_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.319 r  uart/int/aux_Acc_Count0__66/CO[3]
                         net (fo=1, routed)           0.000    36.319    uart/int/aux_Acc_Count0__66_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.433 r  uart/int/aux_Acc_Count0__67/CO[3]
                         net (fo=1, routed)           0.000    36.433    uart/int/aux_Acc_Count0__67_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.661 r  uart/int/aux_Acc_Count0__68/CO[2]
                         net (fo=22, routed)          0.581    37.242    uart/int/aux_Acc_Count0__68_n_1
    SLICE_X8Y11          LUT3 (Prop_lut3_I0_O)        0.313    37.555 r  uart/int/aux_Acc_Count0__69_i_4/O
                         net (fo=1, routed)           0.000    37.555    uart/int/aux_Acc_Count0__69_i_4_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.088 r  uart/int/aux_Acc_Count0__69/CO[3]
                         net (fo=1, routed)           0.000    38.088    uart/int/aux_Acc_Count0__69_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.205 r  uart/int/aux_Acc_Count0__70/CO[3]
                         net (fo=1, routed)           0.000    38.205    uart/int/aux_Acc_Count0__70_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.322 r  uart/int/aux_Acc_Count0__71/CO[3]
                         net (fo=1, routed)           0.000    38.322    uart/int/aux_Acc_Count0__71_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.439 r  uart/int/aux_Acc_Count0__72/CO[3]
                         net (fo=1, routed)           0.000    38.439    uart/int/aux_Acc_Count0__72_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.596 r  uart/int/aux_Acc_Count0__73/CO[1]
                         net (fo=21, routed)          0.856    39.452    uart/int/aux_Acc_Count0__73_n_2
    SLICE_X7Y13          LUT3 (Prop_lut3_I0_O)        0.332    39.784 r  uart/int/aux_Acc_Count0__74_i_5/O
                         net (fo=1, routed)           0.000    39.784    uart/int/aux_Acc_Count0__74_i_5_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.316 r  uart/int/aux_Acc_Count0__74/CO[3]
                         net (fo=1, routed)           0.000    40.316    uart/int/aux_Acc_Count0__74_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.430 r  uart/int/aux_Acc_Count0__75/CO[3]
                         net (fo=1, routed)           0.000    40.430    uart/int/aux_Acc_Count0__75_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.544 r  uart/int/aux_Acc_Count0__76/CO[3]
                         net (fo=1, routed)           0.000    40.544    uart/int/aux_Acc_Count0__76_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.658 r  uart/int/aux_Acc_Count0__77/CO[3]
                         net (fo=1, routed)           0.000    40.658    uart/int/aux_Acc_Count0__77_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.815 r  uart/int/aux_Acc_Count0__78/CO[1]
                         net (fo=21, routed)          0.583    41.398    uart/int/aux_Acc_Count0__78_n_2
    SLICE_X6Y16          LUT3 (Prop_lut3_I0_O)        0.329    41.727 r  uart/int/aux_Acc_Count0__79_i_4/O
                         net (fo=1, routed)           0.000    41.727    uart/int/aux_Acc_Count0__79_i_4_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.260 r  uart/int/aux_Acc_Count0__79/CO[3]
                         net (fo=1, routed)           0.000    42.260    uart/int/aux_Acc_Count0__79_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.377 r  uart/int/aux_Acc_Count0__80/CO[3]
                         net (fo=1, routed)           0.000    42.377    uart/int/aux_Acc_Count0__80_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.494 r  uart/int/aux_Acc_Count0__81/CO[3]
                         net (fo=1, routed)           0.000    42.494    uart/int/aux_Acc_Count0__81_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.611 r  uart/int/aux_Acc_Count0__82/CO[3]
                         net (fo=1, routed)           0.000    42.611    uart/int/aux_Acc_Count0__82_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.768 r  uart/int/aux_Acc_Count0__83/CO[1]
                         net (fo=21, routed)          0.674    43.441    uart/int/aux_Acc_Count0__83_n_2
    SLICE_X7Y19          LUT3 (Prop_lut3_I0_O)        0.332    43.773 r  uart/int/aux_Acc_Count0__84_i_5/O
                         net (fo=1, routed)           0.000    43.773    uart/int/aux_Acc_Count0__84_i_5_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    44.305 r  uart/int/aux_Acc_Count0__84/CO[3]
                         net (fo=1, routed)           0.000    44.305    uart/int/aux_Acc_Count0__84_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.419 r  uart/int/aux_Acc_Count0__85/CO[3]
                         net (fo=1, routed)           0.000    44.419    uart/int/aux_Acc_Count0__85_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.533 r  uart/int/aux_Acc_Count0__86/CO[3]
                         net (fo=1, routed)           0.000    44.533    uart/int/aux_Acc_Count0__86_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.647 r  uart/int/aux_Acc_Count0__87/CO[3]
                         net (fo=1, routed)           0.000    44.647    uart/int/aux_Acc_Count0__87_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.804 r  uart/int/aux_Acc_Count0__88/CO[1]
                         net (fo=21, routed)          0.956    45.761    uart/int/aux_Acc_Count0__88_n_2
    SLICE_X8Y20          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    46.561 r  uart/int/aux_Acc_Count0__89/CO[3]
                         net (fo=1, routed)           0.000    46.561    uart/int/aux_Acc_Count0__89_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.678 r  uart/int/aux_Acc_Count0__90/CO[3]
                         net (fo=1, routed)           0.000    46.678    uart/int/aux_Acc_Count0__90_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.795 r  uart/int/aux_Acc_Count0__91/CO[3]
                         net (fo=1, routed)           0.000    46.795    uart/int/aux_Acc_Count0__91_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.912 r  uart/int/aux_Acc_Count0__92/CO[3]
                         net (fo=1, routed)           0.000    46.912    uart/int/aux_Acc_Count0__92_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.069 r  uart/int/aux_Acc_Count0__93/CO[1]
                         net (fo=21, routed)          0.675    47.743    uart/int/aux_Acc_Count0__93_n_2
    SLICE_X9Y23          LUT3 (Prop_lut3_I0_O)        0.332    48.075 r  uart/int/aux_Acc_Count0__94_i_4/O
                         net (fo=1, routed)           0.000    48.075    uart/int/aux_Acc_Count0__94_i_4_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.625 r  uart/int/aux_Acc_Count0__94/CO[3]
                         net (fo=1, routed)           0.000    48.625    uart/int/aux_Acc_Count0__94_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.739 r  uart/int/aux_Acc_Count0__95/CO[3]
                         net (fo=1, routed)           0.009    48.748    uart/int/aux_Acc_Count0__95_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.862 r  uart/int/aux_Acc_Count0__96/CO[3]
                         net (fo=1, routed)           0.000    48.862    uart/int/aux_Acc_Count0__96_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.976 r  uart/int/aux_Acc_Count0__97/CO[3]
                         net (fo=1, routed)           0.000    48.976    uart/int/aux_Acc_Count0__97_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.133 r  uart/int/aux_Acc_Count0__98/CO[1]
                         net (fo=21, routed)          0.691    49.824    uart/int/aux_Acc_Count0__98_n_2
    SLICE_X9Y28          LUT3 (Prop_lut3_I0_O)        0.329    50.153 r  uart/int/aux_Acc_Count0__99_i_5/O
                         net (fo=1, routed)           0.000    50.153    uart/int/aux_Acc_Count0__99_i_5_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.685 r  uart/int/aux_Acc_Count0__99/CO[3]
                         net (fo=1, routed)           0.000    50.685    uart/int/aux_Acc_Count0__99_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.799 r  uart/int/aux_Acc_Count0__100/CO[3]
                         net (fo=1, routed)           0.000    50.799    uart/int/aux_Acc_Count0__100_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.913 r  uart/int/aux_Acc_Count0__101/CO[3]
                         net (fo=1, routed)           0.000    50.913    uart/int/aux_Acc_Count0__101_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.027 r  uart/int/aux_Acc_Count0__102/CO[3]
                         net (fo=1, routed)           0.000    51.027    uart/int/aux_Acc_Count0__102_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.184 r  uart/int/aux_Acc_Count0__103/CO[1]
                         net (fo=21, routed)          0.702    51.886    uart/int/aux_Acc_Count0__103_n_2
    SLICE_X8Y30          LUT3 (Prop_lut3_I0_O)        0.329    52.215 r  uart/int/aux_Acc_Count0__104_i_4/O
                         net (fo=1, routed)           0.000    52.215    uart/int/aux_Acc_Count0__104_i_4_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.748 r  uart/int/aux_Acc_Count0__104/CO[3]
                         net (fo=1, routed)           0.000    52.748    uart/int/aux_Acc_Count0__104_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.865 r  uart/int/aux_Acc_Count0__105/CO[3]
                         net (fo=1, routed)           0.000    52.865    uart/int/aux_Acc_Count0__105_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.982 r  uart/int/aux_Acc_Count0__106/CO[3]
                         net (fo=1, routed)           0.000    52.982    uart/int/aux_Acc_Count0__106_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.099 r  uart/int/aux_Acc_Count0__107/CO[3]
                         net (fo=1, routed)           0.000    53.099    uart/int/aux_Acc_Count0__107_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.256 r  uart/int/aux_Acc_Count0__108/CO[1]
                         net (fo=21, routed)          0.794    54.050    uart/int/aux_Acc_Count0__108_n_2
    SLICE_X11Y31         LUT3 (Prop_lut3_I0_O)        0.332    54.382 r  uart/int/aux_Acc_Count0__109_i_5/O
                         net (fo=1, routed)           0.000    54.382    uart/int/aux_Acc_Count0__109_i_5_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.914 r  uart/int/aux_Acc_Count0__109/CO[3]
                         net (fo=1, routed)           0.000    54.914    uart/int/aux_Acc_Count0__109_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.028 r  uart/int/aux_Acc_Count0__110/CO[3]
                         net (fo=1, routed)           0.000    55.028    uart/int/aux_Acc_Count0__110_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.142 r  uart/int/aux_Acc_Count0__111/CO[3]
                         net (fo=1, routed)           0.000    55.142    uart/int/aux_Acc_Count0__111_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.256 r  uart/int/aux_Acc_Count0__112/CO[3]
                         net (fo=1, routed)           0.000    55.256    uart/int/aux_Acc_Count0__112_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.413 r  uart/int/aux_Acc_Count0__113/CO[1]
                         net (fo=21, routed)          0.680    56.093    uart/int/aux_Acc_Count0__113_n_2
    SLICE_X10Y34         LUT3 (Prop_lut3_I0_O)        0.329    56.422 r  uart/int/aux_Acc_Count0__114_i_4/O
                         net (fo=1, routed)           0.000    56.422    uart/int/aux_Acc_Count0__114_i_4_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.955 r  uart/int/aux_Acc_Count0__114/CO[3]
                         net (fo=1, routed)           0.000    56.955    uart/int/aux_Acc_Count0__114_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.072 r  uart/int/aux_Acc_Count0__115/CO[3]
                         net (fo=1, routed)           0.000    57.072    uart/int/aux_Acc_Count0__115_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.189 r  uart/int/aux_Acc_Count0__116/CO[3]
                         net (fo=1, routed)           0.000    57.189    uart/int/aux_Acc_Count0__116_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.306 r  uart/int/aux_Acc_Count0__117/CO[3]
                         net (fo=1, routed)           0.000    57.306    uart/int/aux_Acc_Count0__117_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.463 r  uart/int/aux_Acc_Count0__118/CO[1]
                         net (fo=21, routed)          0.850    58.313    uart/int/aux_Acc_Count0__118_n_2
    SLICE_X9Y34          LUT3 (Prop_lut3_I0_O)        0.332    58.645 r  uart/int/aux_Acc_Count0__119_i_5/O
                         net (fo=1, routed)           0.000    58.645    uart/int/aux_Acc_Count0__119_i_5_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    59.177 r  uart/int/aux_Acc_Count0__119/CO[3]
                         net (fo=1, routed)           0.000    59.177    uart/int/aux_Acc_Count0__119_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.291 r  uart/int/aux_Acc_Count0__120/CO[3]
                         net (fo=1, routed)           0.000    59.291    uart/int/aux_Acc_Count0__120_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.405 r  uart/int/aux_Acc_Count0__121/CO[3]
                         net (fo=1, routed)           0.000    59.405    uart/int/aux_Acc_Count0__121_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.519 r  uart/int/aux_Acc_Count0__122/CO[3]
                         net (fo=1, routed)           0.000    59.519    uart/int/aux_Acc_Count0__122_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.676 r  uart/int/aux_Acc_Count0__123/CO[1]
                         net (fo=21, routed)          0.720    60.397    uart/int/aux_Acc_Count0__123_n_2
    SLICE_X8Y37          LUT3 (Prop_lut3_I0_O)        0.329    60.726 r  uart/int/aux_Acc_Count0__124_i_4/O
                         net (fo=1, routed)           0.000    60.726    uart/int/aux_Acc_Count0__124_i_4_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.259 r  uart/int/aux_Acc_Count0__124/CO[3]
                         net (fo=1, routed)           0.000    61.259    uart/int/aux_Acc_Count0__124_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.376 r  uart/int/aux_Acc_Count0__125/CO[3]
                         net (fo=1, routed)           0.000    61.376    uart/int/aux_Acc_Count0__125_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.493 r  uart/int/aux_Acc_Count0__126/CO[3]
                         net (fo=1, routed)           0.000    61.493    uart/int/aux_Acc_Count0__126_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.610 r  uart/int/aux_Acc_Count0__127/CO[3]
                         net (fo=1, routed)           0.000    61.610    uart/int/aux_Acc_Count0__127_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.767 r  uart/int/aux_Acc_Count0__128/CO[1]
                         net (fo=21, routed)          0.755    62.522    uart/int/aux_Acc_Count0__128_n_2
    SLICE_X6Y41          LUT3 (Prop_lut3_I0_O)        0.332    62.854 r  uart/int/aux_Acc_Count0__129_i_5/O
                         net (fo=1, routed)           0.000    62.854    uart/int/aux_Acc_Count0__129_i_5_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    63.367 r  uart/int/aux_Acc_Count0__129/CO[3]
                         net (fo=1, routed)           0.000    63.367    uart/int/aux_Acc_Count0__129_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.484 r  uart/int/aux_Acc_Count0__130/CO[3]
                         net (fo=1, routed)           0.000    63.484    uart/int/aux_Acc_Count0__130_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.601 r  uart/int/aux_Acc_Count0__131/CO[3]
                         net (fo=1, routed)           0.000    63.601    uart/int/aux_Acc_Count0__131_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.718 r  uart/int/aux_Acc_Count0__132/CO[3]
                         net (fo=1, routed)           0.000    63.718    uart/int/aux_Acc_Count0__132_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.875 r  uart/int/aux_Acc_Count0__133/CO[1]
                         net (fo=21, routed)          1.023    64.898    uart/int/aux_Acc_Count0__133_n_2
    SLICE_X7Y48          LUT3 (Prop_lut3_I0_O)        0.332    65.230 r  uart/int/aux_Acc_Count0__137_i_4/O
                         net (fo=1, routed)           0.000    65.230    uart/int/aux_Acc_Count0__137_i_4_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    65.762 r  uart/int/aux_Acc_Count0__137/CO[3]
                         net (fo=1, routed)           0.000    65.762    uart/int/aux_Acc_Count0__137_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.919 r  uart/int/aux_Acc_Count0__138/CO[1]
                         net (fo=21, routed)          0.863    66.781    uart/int/aux_Acc_Count0__138_n_2
    SLICE_X6Y48          LUT3 (Prop_lut3_I0_O)        0.329    67.110 r  uart/int/aux_Acc_Count0__139_i_4/O
                         net (fo=1, routed)           0.000    67.110    uart/int/aux_Acc_Count0__139_i_4_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.643 r  uart/int/aux_Acc_Count0__139/CO[3]
                         net (fo=1, routed)           0.000    67.643    uart/int/aux_Acc_Count0__139_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.760 r  uart/int/aux_Acc_Count0__140/CO[3]
                         net (fo=1, routed)           0.001    67.761    uart/int/aux_Acc_Count0__140_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.878 r  uart/int/aux_Acc_Count0__141/CO[3]
                         net (fo=1, routed)           0.000    67.878    uart/int/aux_Acc_Count0__141_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.995 r  uart/int/aux_Acc_Count0__142/CO[3]
                         net (fo=1, routed)           0.000    67.995    uart/int/aux_Acc_Count0__142_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.152 r  uart/int/aux_Acc_Count0__143/CO[1]
                         net (fo=21, routed)          0.652    68.804    uart/int/aux_Acc_Count0__143_n_2
    SLICE_X5Y52          LUT3 (Prop_lut3_I0_O)        0.332    69.136 r  uart/int/aux_Acc_Count0__144_i_5/O
                         net (fo=1, routed)           0.000    69.136    uart/int/aux_Acc_Count0__144_i_5_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    69.668 r  uart/int/aux_Acc_Count0__144/CO[3]
                         net (fo=1, routed)           0.000    69.668    uart/int/aux_Acc_Count0__144_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.782 r  uart/int/aux_Acc_Count0__145/CO[3]
                         net (fo=1, routed)           0.000    69.782    uart/int/aux_Acc_Count0__145_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.896 r  uart/int/aux_Acc_Count0__146/CO[3]
                         net (fo=1, routed)           0.000    69.896    uart/int/aux_Acc_Count0__146_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.010 r  uart/int/aux_Acc_Count0__147/CO[3]
                         net (fo=1, routed)           0.000    70.010    uart/int/aux_Acc_Count0__147_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.167 r  uart/int/aux_Acc_Count0__148/CO[1]
                         net (fo=21, routed)          0.670    70.837    uart/int/aux_Acc_Count0__148_n_2
    SLICE_X7Y55          LUT3 (Prop_lut3_I0_O)        0.329    71.166 r  uart/int/aux_Acc_Count0__149_i_5/O
                         net (fo=1, routed)           0.000    71.166    uart/int/aux_Acc_Count0__149_i_5_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    71.698 r  uart/int/aux_Acc_Count0__149/CO[3]
                         net (fo=1, routed)           0.000    71.698    uart/int/aux_Acc_Count0__149_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.812 r  uart/int/aux_Acc_Count0__150/CO[3]
                         net (fo=1, routed)           0.000    71.812    uart/int/aux_Acc_Count0__150_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.926 r  uart/int/aux_Acc_Count0__151/CO[3]
                         net (fo=1, routed)           0.000    71.926    uart/int/aux_Acc_Count0__151_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.040 r  uart/int/aux_Acc_Count0__152/CO[3]
                         net (fo=1, routed)           0.000    72.040    uart/int/aux_Acc_Count0__152_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.197 r  uart/int/aux_Acc_Count0__153/CO[1]
                         net (fo=21, routed)          0.805    73.002    uart/int/aux_Acc_Count0__153_n_2
    SLICE_X8Y58          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.835    73.837 r  uart/int/aux_Acc_Count0__154/O[1]
                         net (fo=4, routed)           0.726    74.563    uart/int/aux_Acc_Count0__154_n_6
    SLICE_X8Y57          LUT6 (Prop_lut6_I2_O)        0.306    74.869 f  uart/int/aux_Acc_Count[5]_P_i_3/O
                         net (fo=4, routed)           0.850    75.719    uart/int/aux_Acc_Count[5]_P_i_3_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I2_O)        0.124    75.843 f  uart/int/aux_Acc_Count[16]_P_i_6/O
                         net (fo=7, routed)           0.688    76.531    uart/int/aux_Acc_Count[16]_P_i_6_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I2_O)        0.124    76.655 r  uart/int/aux_Acc_Count[16]_P_i_3/O
                         net (fo=2, routed)           0.314    76.969    uart/int/aux_Acc_Count[16]_P_i_3_n_0
    SLICE_X8Y56          LUT5 (Prop_lut5_I2_O)        0.124    77.093 r  uart/int/aux_Acc_Count[17]_P_i_3/O
                         net (fo=1, routed)           0.171    77.263    uart/int/aux_Acc_Count0__481[17]
    SLICE_X8Y56          LUT5 (Prop_lut5_I3_O)        0.124    77.387 r  uart/int/aux_Acc_Count[17]_P_i_2/O
                         net (fo=1, routed)           0.000    77.387    uart/int/aux_Acc_Count0_out[17]
    SLICE_X8Y56          FDRE                                         r  uart/int/aux_Acc_Count_reg[17]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.440    14.781    uart/int/clk_IBUF_BUFG
    SLICE_X8Y56          FDRE                                         r  uart/int/aux_Acc_Count_reg[17]_P/C
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X8Y56          FDRE (Setup_fdre_C_D)        0.079    15.004    uart/int/aux_Acc_Count_reg[17]_P
  -------------------------------------------------------------------
                         required time                         15.004    
                         arrival time                         -77.387    
  -------------------------------------------------------------------
                         slack                                -62.383    

Slack (VIOLATED) :        -62.349ns  (required time - arrival time)
  Source:                 uart/int/div_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/int/aux_Acc_Count_reg[12]_P/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        72.150ns  (logic 45.394ns (62.916%)  route 26.756ns (37.084%))
  Logic Levels:           188  (CARRY4=152 LUT1=1 LUT2=14 LUT3=16 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.635     5.156    uart/int/clk_IBUF_BUFG
    SLICE_X4Y6           FDRE                                         r  uart/int/div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.456     5.612 r  uart/int/div_reg[4]/Q
                         net (fo=43, routed)          0.632     6.244    uart/int/div_reg_n_0_[4]
    SLICE_X4Y8           LUT2 (Prop_lut2_I1_O)        0.124     6.368 r  uart/int/aux_Acc_Count0__0_i_12/O
                         net (fo=1, routed)           0.000     6.368    uart/int/aux_Acc_Count0__0_i_12_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.918 r  uart/int/aux_Acc_Count0__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.918    uart/int/aux_Acc_Count0__0_i_9_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.157 f  uart/int/aux_Acc_Count0__1_i_9/O[2]
                         net (fo=39, routed)          0.647     7.804    uart/int/aux_Acc_Count1[12]
    SLICE_X3Y9           LUT1 (Prop_lut1_I0_O)        0.302     8.106 r  uart/int/aux_Acc_Count0__2_i_8/O
                         net (fo=1, routed)           0.000     8.106    uart/int/aux_Acc_Count0__2_i_8_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.638 r  uart/int/aux_Acc_Count0__2/CO[3]
                         net (fo=1, routed)           0.000     8.638    uart/int/aux_Acc_Count0__2_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.795 r  uart/int/aux_Acc_Count0__3/CO[1]
                         net (fo=20, routed)          0.808     9.603    uart/int/aux_Acc_Count0__3_n_2
    SLICE_X2Y6           LUT2 (Prop_lut2_I1_O)        0.329     9.932 r  uart/int/aux_Acc_Count0__4_i_4/O
                         net (fo=1, routed)           0.000     9.932    uart/int/aux_Acc_Count0__4_i_4_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.465 r  uart/int/aux_Acc_Count0__4/CO[3]
                         net (fo=1, routed)           0.000    10.465    uart/int/aux_Acc_Count0__4_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.582 r  uart/int/aux_Acc_Count0__5/CO[3]
                         net (fo=1, routed)           0.000    10.582    uart/int/aux_Acc_Count0__5_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.699 r  uart/int/aux_Acc_Count0__6/CO[3]
                         net (fo=1, routed)           0.000    10.699    uart/int/aux_Acc_Count0__6_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.816 r  uart/int/aux_Acc_Count0__7/CO[3]
                         net (fo=1, routed)           0.000    10.816    uart/int/aux_Acc_Count0__7_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.045 r  uart/int/aux_Acc_Count0__8/CO[2]
                         net (fo=22, routed)          0.848    11.893    uart/int/aux_Acc_Count0__8_n_1
    SLICE_X1Y4           LUT2 (Prop_lut2_I1_O)        0.310    12.203 r  uart/int/aux_Acc_Count0__9_i_4/O
                         net (fo=1, routed)           0.000    12.203    uart/int/aux_Acc_Count0__9_i_4_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.753 r  uart/int/aux_Acc_Count0__9/CO[3]
                         net (fo=1, routed)           0.000    12.753    uart/int/aux_Acc_Count0__9_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.867 r  uart/int/aux_Acc_Count0__10/CO[3]
                         net (fo=1, routed)           0.000    12.867    uart/int/aux_Acc_Count0__10_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.981 r  uart/int/aux_Acc_Count0__11/CO[3]
                         net (fo=1, routed)           0.000    12.981    uart/int/aux_Acc_Count0__11_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.095 r  uart/int/aux_Acc_Count0__12/CO[3]
                         net (fo=1, routed)           0.000    13.095    uart/int/aux_Acc_Count0__12_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.323 r  uart/int/aux_Acc_Count0__13/CO[2]
                         net (fo=22, routed)          0.835    14.159    uart/int/aux_Acc_Count0__13_n_1
    SLICE_X0Y3           LUT2 (Prop_lut2_I1_O)        0.313    14.472 r  uart/int/aux_Acc_Count0__14_i_4/O
                         net (fo=1, routed)           0.000    14.472    uart/int/aux_Acc_Count0__14_i_4_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.022 r  uart/int/aux_Acc_Count0__14/CO[3]
                         net (fo=1, routed)           0.000    15.022    uart/int/aux_Acc_Count0__14_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.136 r  uart/int/aux_Acc_Count0__15/CO[3]
                         net (fo=1, routed)           0.000    15.136    uart/int/aux_Acc_Count0__15_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.250 r  uart/int/aux_Acc_Count0__16/CO[3]
                         net (fo=1, routed)           0.000    15.250    uart/int/aux_Acc_Count0__16_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.364 r  uart/int/aux_Acc_Count0__17/CO[3]
                         net (fo=1, routed)           0.000    15.364    uart/int/aux_Acc_Count0__17_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.592 r  uart/int/aux_Acc_Count0__18/CO[2]
                         net (fo=22, routed)          0.744    16.336    uart/int/aux_Acc_Count0__18_n_1
    SLICE_X2Y0           LUT2 (Prop_lut2_I1_O)        0.313    16.649 r  uart/int/aux_Acc_Count0__19_i_4/O
                         net (fo=1, routed)           0.000    16.649    uart/int/aux_Acc_Count0__19_i_4_n_0
    SLICE_X2Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.182 r  uart/int/aux_Acc_Count0__19/CO[3]
                         net (fo=1, routed)           0.000    17.182    uart/int/aux_Acc_Count0__19_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.299 r  uart/int/aux_Acc_Count0__20/CO[3]
                         net (fo=1, routed)           0.000    17.299    uart/int/aux_Acc_Count0__20_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.416 r  uart/int/aux_Acc_Count0__21/CO[3]
                         net (fo=1, routed)           0.000    17.416    uart/int/aux_Acc_Count0__21_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.533 r  uart/int/aux_Acc_Count0__22/CO[3]
                         net (fo=1, routed)           0.000    17.533    uart/int/aux_Acc_Count0__22_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.762 r  uart/int/aux_Acc_Count0__23/CO[2]
                         net (fo=22, routed)          0.643    18.404    uart/int/aux_Acc_Count0__23_n_1
    SLICE_X3Y0           LUT2 (Prop_lut2_I1_O)        0.310    18.714 r  uart/int/aux_Acc_Count0__24_i_4/O
                         net (fo=1, routed)           0.000    18.714    uart/int/aux_Acc_Count0__24_i_4_n_0
    SLICE_X3Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.264 r  uart/int/aux_Acc_Count0__24/CO[3]
                         net (fo=1, routed)           0.000    19.264    uart/int/aux_Acc_Count0__24_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.378 r  uart/int/aux_Acc_Count0__25/CO[3]
                         net (fo=1, routed)           0.000    19.378    uart/int/aux_Acc_Count0__25_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.492 r  uart/int/aux_Acc_Count0__26/CO[3]
                         net (fo=1, routed)           0.000    19.492    uart/int/aux_Acc_Count0__26_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.606 r  uart/int/aux_Acc_Count0__27/CO[3]
                         net (fo=1, routed)           0.000    19.606    uart/int/aux_Acc_Count0__27_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.834 r  uart/int/aux_Acc_Count0__28/CO[2]
                         net (fo=22, routed)          0.657    20.492    uart/int/aux_Acc_Count0__28_n_1
    SLICE_X4Y0           LUT2 (Prop_lut2_I1_O)        0.313    20.805 r  uart/int/aux_Acc_Count0__29_i_4/O
                         net (fo=1, routed)           0.000    20.805    uart/int/aux_Acc_Count0__29_i_4_n_0
    SLICE_X4Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.355 r  uart/int/aux_Acc_Count0__29/CO[3]
                         net (fo=1, routed)           0.000    21.355    uart/int/aux_Acc_Count0__29_n_0
    SLICE_X4Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.469 r  uart/int/aux_Acc_Count0__30/CO[3]
                         net (fo=1, routed)           0.000    21.469    uart/int/aux_Acc_Count0__30_n_0
    SLICE_X4Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.583 r  uart/int/aux_Acc_Count0__31/CO[3]
                         net (fo=1, routed)           0.000    21.583    uart/int/aux_Acc_Count0__31_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.697 r  uart/int/aux_Acc_Count0__32/CO[3]
                         net (fo=1, routed)           0.000    21.697    uart/int/aux_Acc_Count0__32_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.925 r  uart/int/aux_Acc_Count0__33/CO[2]
                         net (fo=22, routed)          0.669    22.594    uart/int/aux_Acc_Count0__33_n_1
    SLICE_X5Y0           LUT2 (Prop_lut2_I1_O)        0.313    22.907 r  uart/int/aux_Acc_Count0__34_i_4/O
                         net (fo=1, routed)           0.000    22.907    uart/int/aux_Acc_Count0__34_i_4_n_0
    SLICE_X5Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.457 r  uart/int/aux_Acc_Count0__34/CO[3]
                         net (fo=1, routed)           0.000    23.457    uart/int/aux_Acc_Count0__34_n_0
    SLICE_X5Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.571 r  uart/int/aux_Acc_Count0__35/CO[3]
                         net (fo=1, routed)           0.000    23.571    uart/int/aux_Acc_Count0__35_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.685 r  uart/int/aux_Acc_Count0__36/CO[3]
                         net (fo=1, routed)           0.000    23.685    uart/int/aux_Acc_Count0__36_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.799 r  uart/int/aux_Acc_Count0__37/CO[3]
                         net (fo=1, routed)           0.000    23.799    uart/int/aux_Acc_Count0__37_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.027 r  uart/int/aux_Acc_Count0__38/CO[2]
                         net (fo=22, routed)          0.485    24.512    uart/int/aux_Acc_Count0__38_n_1
    SLICE_X5Y5           LUT2 (Prop_lut2_I1_O)        0.313    24.825 r  uart/int/aux_Acc_Count0__39_i_4/O
                         net (fo=1, routed)           0.000    24.825    uart/int/aux_Acc_Count0__39_i_4_n_0
    SLICE_X5Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.375 r  uart/int/aux_Acc_Count0__39/CO[3]
                         net (fo=1, routed)           0.000    25.375    uart/int/aux_Acc_Count0__39_n_0
    SLICE_X5Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.489 r  uart/int/aux_Acc_Count0__40/CO[3]
                         net (fo=1, routed)           0.000    25.489    uart/int/aux_Acc_Count0__40_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.603 r  uart/int/aux_Acc_Count0__41/CO[3]
                         net (fo=1, routed)           0.000    25.603    uart/int/aux_Acc_Count0__41_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.717 r  uart/int/aux_Acc_Count0__42/CO[3]
                         net (fo=1, routed)           0.000    25.717    uart/int/aux_Acc_Count0__42_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.945 r  uart/int/aux_Acc_Count0__43/CO[2]
                         net (fo=22, routed)          0.804    26.749    uart/int/aux_Acc_Count0__43_n_1
    SLICE_X6Y4           LUT2 (Prop_lut2_I1_O)        0.313    27.062 r  uart/int/aux_Acc_Count0__44_i_4/O
                         net (fo=1, routed)           0.000    27.062    uart/int/aux_Acc_Count0__44_i_4_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.595 r  uart/int/aux_Acc_Count0__44/CO[3]
                         net (fo=1, routed)           0.000    27.595    uart/int/aux_Acc_Count0__44_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.712 r  uart/int/aux_Acc_Count0__45/CO[3]
                         net (fo=1, routed)           0.000    27.712    uart/int/aux_Acc_Count0__45_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.829 r  uart/int/aux_Acc_Count0__46/CO[3]
                         net (fo=1, routed)           0.000    27.829    uart/int/aux_Acc_Count0__46_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.946 r  uart/int/aux_Acc_Count0__47/CO[3]
                         net (fo=1, routed)           0.000    27.946    uart/int/aux_Acc_Count0__47_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    28.175 r  uart/int/aux_Acc_Count0__48/CO[2]
                         net (fo=22, routed)          0.672    28.846    uart/int/aux_Acc_Count0__48_n_1
    SLICE_X7Y3           LUT2 (Prop_lut2_I1_O)        0.310    29.156 r  uart/int/aux_Acc_Count0__49_i_4/O
                         net (fo=1, routed)           0.000    29.156    uart/int/aux_Acc_Count0__49_i_4_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.706 r  uart/int/aux_Acc_Count0__49/CO[3]
                         net (fo=1, routed)           0.000    29.706    uart/int/aux_Acc_Count0__49_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.820 r  uart/int/aux_Acc_Count0__50/CO[3]
                         net (fo=1, routed)           0.000    29.820    uart/int/aux_Acc_Count0__50_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.934 r  uart/int/aux_Acc_Count0__51/CO[3]
                         net (fo=1, routed)           0.000    29.934    uart/int/aux_Acc_Count0__51_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.048 r  uart/int/aux_Acc_Count0__52/CO[3]
                         net (fo=1, routed)           0.000    30.048    uart/int/aux_Acc_Count0__52_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.276 r  uart/int/aux_Acc_Count0__53/CO[2]
                         net (fo=22, routed)          0.887    31.163    uart/int/aux_Acc_Count0__53_n_1
    SLICE_X8Y3           LUT2 (Prop_lut2_I1_O)        0.313    31.476 r  uart/int/aux_Acc_Count0__54_i_4/O
                         net (fo=1, routed)           0.000    31.476    uart/int/aux_Acc_Count0__54_i_4_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.009 r  uart/int/aux_Acc_Count0__54/CO[3]
                         net (fo=1, routed)           0.000    32.009    uart/int/aux_Acc_Count0__54_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.126 r  uart/int/aux_Acc_Count0__55/CO[3]
                         net (fo=1, routed)           0.000    32.126    uart/int/aux_Acc_Count0__55_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.243 r  uart/int/aux_Acc_Count0__56/CO[3]
                         net (fo=1, routed)           0.000    32.243    uart/int/aux_Acc_Count0__56_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.360 r  uart/int/aux_Acc_Count0__57/CO[3]
                         net (fo=1, routed)           0.000    32.360    uart/int/aux_Acc_Count0__57_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.589 r  uart/int/aux_Acc_Count0__58/CO[2]
                         net (fo=22, routed)          0.683    33.272    uart/int/aux_Acc_Count0__58_n_1
    SLICE_X10Y4          LUT2 (Prop_lut2_I1_O)        0.310    33.582 r  uart/int/aux_Acc_Count0__59_i_4/O
                         net (fo=1, routed)           0.000    33.582    uart/int/aux_Acc_Count0__59_i_4_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.115 r  uart/int/aux_Acc_Count0__59/CO[3]
                         net (fo=1, routed)           0.000    34.115    uart/int/aux_Acc_Count0__59_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.232 r  uart/int/aux_Acc_Count0__60/CO[3]
                         net (fo=1, routed)           0.000    34.232    uart/int/aux_Acc_Count0__60_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.349 r  uart/int/aux_Acc_Count0__61/CO[3]
                         net (fo=1, routed)           0.000    34.349    uart/int/aux_Acc_Count0__61_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.466 r  uart/int/aux_Acc_Count0__62/CO[3]
                         net (fo=1, routed)           0.000    34.466    uart/int/aux_Acc_Count0__62_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    34.695 r  uart/int/aux_Acc_Count0__63/CO[2]
                         net (fo=22, routed)          0.536    35.231    uart/int/aux_Acc_Count0__63_n_1
    SLICE_X9Y7           LUT2 (Prop_lut2_I1_O)        0.310    35.541 r  uart/int/aux_Acc_Count0__64_i_4/O
                         net (fo=1, routed)           0.000    35.541    uart/int/aux_Acc_Count0__64_i_4_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.091 r  uart/int/aux_Acc_Count0__64/CO[3]
                         net (fo=1, routed)           0.000    36.091    uart/int/aux_Acc_Count0__64_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.205 r  uart/int/aux_Acc_Count0__65/CO[3]
                         net (fo=1, routed)           0.000    36.205    uart/int/aux_Acc_Count0__65_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.319 r  uart/int/aux_Acc_Count0__66/CO[3]
                         net (fo=1, routed)           0.000    36.319    uart/int/aux_Acc_Count0__66_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.433 r  uart/int/aux_Acc_Count0__67/CO[3]
                         net (fo=1, routed)           0.000    36.433    uart/int/aux_Acc_Count0__67_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.661 r  uart/int/aux_Acc_Count0__68/CO[2]
                         net (fo=22, routed)          0.581    37.242    uart/int/aux_Acc_Count0__68_n_1
    SLICE_X8Y11          LUT3 (Prop_lut3_I0_O)        0.313    37.555 r  uart/int/aux_Acc_Count0__69_i_4/O
                         net (fo=1, routed)           0.000    37.555    uart/int/aux_Acc_Count0__69_i_4_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.088 r  uart/int/aux_Acc_Count0__69/CO[3]
                         net (fo=1, routed)           0.000    38.088    uart/int/aux_Acc_Count0__69_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.205 r  uart/int/aux_Acc_Count0__70/CO[3]
                         net (fo=1, routed)           0.000    38.205    uart/int/aux_Acc_Count0__70_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.322 r  uart/int/aux_Acc_Count0__71/CO[3]
                         net (fo=1, routed)           0.000    38.322    uart/int/aux_Acc_Count0__71_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.439 r  uart/int/aux_Acc_Count0__72/CO[3]
                         net (fo=1, routed)           0.000    38.439    uart/int/aux_Acc_Count0__72_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.596 r  uart/int/aux_Acc_Count0__73/CO[1]
                         net (fo=21, routed)          0.856    39.452    uart/int/aux_Acc_Count0__73_n_2
    SLICE_X7Y13          LUT3 (Prop_lut3_I0_O)        0.332    39.784 r  uart/int/aux_Acc_Count0__74_i_5/O
                         net (fo=1, routed)           0.000    39.784    uart/int/aux_Acc_Count0__74_i_5_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.316 r  uart/int/aux_Acc_Count0__74/CO[3]
                         net (fo=1, routed)           0.000    40.316    uart/int/aux_Acc_Count0__74_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.430 r  uart/int/aux_Acc_Count0__75/CO[3]
                         net (fo=1, routed)           0.000    40.430    uart/int/aux_Acc_Count0__75_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.544 r  uart/int/aux_Acc_Count0__76/CO[3]
                         net (fo=1, routed)           0.000    40.544    uart/int/aux_Acc_Count0__76_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.658 r  uart/int/aux_Acc_Count0__77/CO[3]
                         net (fo=1, routed)           0.000    40.658    uart/int/aux_Acc_Count0__77_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.815 r  uart/int/aux_Acc_Count0__78/CO[1]
                         net (fo=21, routed)          0.583    41.398    uart/int/aux_Acc_Count0__78_n_2
    SLICE_X6Y16          LUT3 (Prop_lut3_I0_O)        0.329    41.727 r  uart/int/aux_Acc_Count0__79_i_4/O
                         net (fo=1, routed)           0.000    41.727    uart/int/aux_Acc_Count0__79_i_4_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.260 r  uart/int/aux_Acc_Count0__79/CO[3]
                         net (fo=1, routed)           0.000    42.260    uart/int/aux_Acc_Count0__79_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.377 r  uart/int/aux_Acc_Count0__80/CO[3]
                         net (fo=1, routed)           0.000    42.377    uart/int/aux_Acc_Count0__80_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.494 r  uart/int/aux_Acc_Count0__81/CO[3]
                         net (fo=1, routed)           0.000    42.494    uart/int/aux_Acc_Count0__81_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.611 r  uart/int/aux_Acc_Count0__82/CO[3]
                         net (fo=1, routed)           0.000    42.611    uart/int/aux_Acc_Count0__82_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.768 r  uart/int/aux_Acc_Count0__83/CO[1]
                         net (fo=21, routed)          0.674    43.441    uart/int/aux_Acc_Count0__83_n_2
    SLICE_X7Y19          LUT3 (Prop_lut3_I0_O)        0.332    43.773 r  uart/int/aux_Acc_Count0__84_i_5/O
                         net (fo=1, routed)           0.000    43.773    uart/int/aux_Acc_Count0__84_i_5_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    44.305 r  uart/int/aux_Acc_Count0__84/CO[3]
                         net (fo=1, routed)           0.000    44.305    uart/int/aux_Acc_Count0__84_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.419 r  uart/int/aux_Acc_Count0__85/CO[3]
                         net (fo=1, routed)           0.000    44.419    uart/int/aux_Acc_Count0__85_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.533 r  uart/int/aux_Acc_Count0__86/CO[3]
                         net (fo=1, routed)           0.000    44.533    uart/int/aux_Acc_Count0__86_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.647 r  uart/int/aux_Acc_Count0__87/CO[3]
                         net (fo=1, routed)           0.000    44.647    uart/int/aux_Acc_Count0__87_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.804 r  uart/int/aux_Acc_Count0__88/CO[1]
                         net (fo=21, routed)          0.956    45.761    uart/int/aux_Acc_Count0__88_n_2
    SLICE_X8Y20          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    46.561 r  uart/int/aux_Acc_Count0__89/CO[3]
                         net (fo=1, routed)           0.000    46.561    uart/int/aux_Acc_Count0__89_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.678 r  uart/int/aux_Acc_Count0__90/CO[3]
                         net (fo=1, routed)           0.000    46.678    uart/int/aux_Acc_Count0__90_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.795 r  uart/int/aux_Acc_Count0__91/CO[3]
                         net (fo=1, routed)           0.000    46.795    uart/int/aux_Acc_Count0__91_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.912 r  uart/int/aux_Acc_Count0__92/CO[3]
                         net (fo=1, routed)           0.000    46.912    uart/int/aux_Acc_Count0__92_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.069 r  uart/int/aux_Acc_Count0__93/CO[1]
                         net (fo=21, routed)          0.675    47.743    uart/int/aux_Acc_Count0__93_n_2
    SLICE_X9Y23          LUT3 (Prop_lut3_I0_O)        0.332    48.075 r  uart/int/aux_Acc_Count0__94_i_4/O
                         net (fo=1, routed)           0.000    48.075    uart/int/aux_Acc_Count0__94_i_4_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.625 r  uart/int/aux_Acc_Count0__94/CO[3]
                         net (fo=1, routed)           0.000    48.625    uart/int/aux_Acc_Count0__94_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.739 r  uart/int/aux_Acc_Count0__95/CO[3]
                         net (fo=1, routed)           0.009    48.748    uart/int/aux_Acc_Count0__95_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.862 r  uart/int/aux_Acc_Count0__96/CO[3]
                         net (fo=1, routed)           0.000    48.862    uart/int/aux_Acc_Count0__96_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.976 r  uart/int/aux_Acc_Count0__97/CO[3]
                         net (fo=1, routed)           0.000    48.976    uart/int/aux_Acc_Count0__97_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.133 r  uart/int/aux_Acc_Count0__98/CO[1]
                         net (fo=21, routed)          0.691    49.824    uart/int/aux_Acc_Count0__98_n_2
    SLICE_X9Y28          LUT3 (Prop_lut3_I0_O)        0.329    50.153 r  uart/int/aux_Acc_Count0__99_i_5/O
                         net (fo=1, routed)           0.000    50.153    uart/int/aux_Acc_Count0__99_i_5_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.685 r  uart/int/aux_Acc_Count0__99/CO[3]
                         net (fo=1, routed)           0.000    50.685    uart/int/aux_Acc_Count0__99_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.799 r  uart/int/aux_Acc_Count0__100/CO[3]
                         net (fo=1, routed)           0.000    50.799    uart/int/aux_Acc_Count0__100_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.913 r  uart/int/aux_Acc_Count0__101/CO[3]
                         net (fo=1, routed)           0.000    50.913    uart/int/aux_Acc_Count0__101_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.027 r  uart/int/aux_Acc_Count0__102/CO[3]
                         net (fo=1, routed)           0.000    51.027    uart/int/aux_Acc_Count0__102_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.184 r  uart/int/aux_Acc_Count0__103/CO[1]
                         net (fo=21, routed)          0.702    51.886    uart/int/aux_Acc_Count0__103_n_2
    SLICE_X8Y30          LUT3 (Prop_lut3_I0_O)        0.329    52.215 r  uart/int/aux_Acc_Count0__104_i_4/O
                         net (fo=1, routed)           0.000    52.215    uart/int/aux_Acc_Count0__104_i_4_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.748 r  uart/int/aux_Acc_Count0__104/CO[3]
                         net (fo=1, routed)           0.000    52.748    uart/int/aux_Acc_Count0__104_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.865 r  uart/int/aux_Acc_Count0__105/CO[3]
                         net (fo=1, routed)           0.000    52.865    uart/int/aux_Acc_Count0__105_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.982 r  uart/int/aux_Acc_Count0__106/CO[3]
                         net (fo=1, routed)           0.000    52.982    uart/int/aux_Acc_Count0__106_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.099 r  uart/int/aux_Acc_Count0__107/CO[3]
                         net (fo=1, routed)           0.000    53.099    uart/int/aux_Acc_Count0__107_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.256 r  uart/int/aux_Acc_Count0__108/CO[1]
                         net (fo=21, routed)          0.794    54.050    uart/int/aux_Acc_Count0__108_n_2
    SLICE_X11Y31         LUT3 (Prop_lut3_I0_O)        0.332    54.382 r  uart/int/aux_Acc_Count0__109_i_5/O
                         net (fo=1, routed)           0.000    54.382    uart/int/aux_Acc_Count0__109_i_5_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.914 r  uart/int/aux_Acc_Count0__109/CO[3]
                         net (fo=1, routed)           0.000    54.914    uart/int/aux_Acc_Count0__109_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.028 r  uart/int/aux_Acc_Count0__110/CO[3]
                         net (fo=1, routed)           0.000    55.028    uart/int/aux_Acc_Count0__110_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.142 r  uart/int/aux_Acc_Count0__111/CO[3]
                         net (fo=1, routed)           0.000    55.142    uart/int/aux_Acc_Count0__111_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.256 r  uart/int/aux_Acc_Count0__112/CO[3]
                         net (fo=1, routed)           0.000    55.256    uart/int/aux_Acc_Count0__112_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.413 r  uart/int/aux_Acc_Count0__113/CO[1]
                         net (fo=21, routed)          0.680    56.093    uart/int/aux_Acc_Count0__113_n_2
    SLICE_X10Y34         LUT3 (Prop_lut3_I0_O)        0.329    56.422 r  uart/int/aux_Acc_Count0__114_i_4/O
                         net (fo=1, routed)           0.000    56.422    uart/int/aux_Acc_Count0__114_i_4_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.955 r  uart/int/aux_Acc_Count0__114/CO[3]
                         net (fo=1, routed)           0.000    56.955    uart/int/aux_Acc_Count0__114_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.072 r  uart/int/aux_Acc_Count0__115/CO[3]
                         net (fo=1, routed)           0.000    57.072    uart/int/aux_Acc_Count0__115_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.189 r  uart/int/aux_Acc_Count0__116/CO[3]
                         net (fo=1, routed)           0.000    57.189    uart/int/aux_Acc_Count0__116_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.306 r  uart/int/aux_Acc_Count0__117/CO[3]
                         net (fo=1, routed)           0.000    57.306    uart/int/aux_Acc_Count0__117_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.463 r  uart/int/aux_Acc_Count0__118/CO[1]
                         net (fo=21, routed)          0.850    58.313    uart/int/aux_Acc_Count0__118_n_2
    SLICE_X9Y34          LUT3 (Prop_lut3_I0_O)        0.332    58.645 r  uart/int/aux_Acc_Count0__119_i_5/O
                         net (fo=1, routed)           0.000    58.645    uart/int/aux_Acc_Count0__119_i_5_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    59.177 r  uart/int/aux_Acc_Count0__119/CO[3]
                         net (fo=1, routed)           0.000    59.177    uart/int/aux_Acc_Count0__119_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.291 r  uart/int/aux_Acc_Count0__120/CO[3]
                         net (fo=1, routed)           0.000    59.291    uart/int/aux_Acc_Count0__120_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.405 r  uart/int/aux_Acc_Count0__121/CO[3]
                         net (fo=1, routed)           0.000    59.405    uart/int/aux_Acc_Count0__121_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.519 r  uart/int/aux_Acc_Count0__122/CO[3]
                         net (fo=1, routed)           0.000    59.519    uart/int/aux_Acc_Count0__122_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.676 r  uart/int/aux_Acc_Count0__123/CO[1]
                         net (fo=21, routed)          0.720    60.397    uart/int/aux_Acc_Count0__123_n_2
    SLICE_X8Y37          LUT3 (Prop_lut3_I0_O)        0.329    60.726 r  uart/int/aux_Acc_Count0__124_i_4/O
                         net (fo=1, routed)           0.000    60.726    uart/int/aux_Acc_Count0__124_i_4_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.259 r  uart/int/aux_Acc_Count0__124/CO[3]
                         net (fo=1, routed)           0.000    61.259    uart/int/aux_Acc_Count0__124_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.376 r  uart/int/aux_Acc_Count0__125/CO[3]
                         net (fo=1, routed)           0.000    61.376    uart/int/aux_Acc_Count0__125_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.493 r  uart/int/aux_Acc_Count0__126/CO[3]
                         net (fo=1, routed)           0.000    61.493    uart/int/aux_Acc_Count0__126_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.610 r  uart/int/aux_Acc_Count0__127/CO[3]
                         net (fo=1, routed)           0.000    61.610    uart/int/aux_Acc_Count0__127_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.767 r  uart/int/aux_Acc_Count0__128/CO[1]
                         net (fo=21, routed)          0.755    62.522    uart/int/aux_Acc_Count0__128_n_2
    SLICE_X6Y41          LUT3 (Prop_lut3_I0_O)        0.332    62.854 r  uart/int/aux_Acc_Count0__129_i_5/O
                         net (fo=1, routed)           0.000    62.854    uart/int/aux_Acc_Count0__129_i_5_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    63.367 r  uart/int/aux_Acc_Count0__129/CO[3]
                         net (fo=1, routed)           0.000    63.367    uart/int/aux_Acc_Count0__129_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.484 r  uart/int/aux_Acc_Count0__130/CO[3]
                         net (fo=1, routed)           0.000    63.484    uart/int/aux_Acc_Count0__130_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.601 r  uart/int/aux_Acc_Count0__131/CO[3]
                         net (fo=1, routed)           0.000    63.601    uart/int/aux_Acc_Count0__131_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.718 r  uart/int/aux_Acc_Count0__132/CO[3]
                         net (fo=1, routed)           0.000    63.718    uart/int/aux_Acc_Count0__132_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.875 r  uart/int/aux_Acc_Count0__133/CO[1]
                         net (fo=21, routed)          1.023    64.898    uart/int/aux_Acc_Count0__133_n_2
    SLICE_X7Y48          LUT3 (Prop_lut3_I0_O)        0.332    65.230 r  uart/int/aux_Acc_Count0__137_i_4/O
                         net (fo=1, routed)           0.000    65.230    uart/int/aux_Acc_Count0__137_i_4_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    65.762 r  uart/int/aux_Acc_Count0__137/CO[3]
                         net (fo=1, routed)           0.000    65.762    uart/int/aux_Acc_Count0__137_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.919 r  uart/int/aux_Acc_Count0__138/CO[1]
                         net (fo=21, routed)          0.863    66.781    uart/int/aux_Acc_Count0__138_n_2
    SLICE_X6Y48          LUT3 (Prop_lut3_I0_O)        0.329    67.110 r  uart/int/aux_Acc_Count0__139_i_4/O
                         net (fo=1, routed)           0.000    67.110    uart/int/aux_Acc_Count0__139_i_4_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.643 r  uart/int/aux_Acc_Count0__139/CO[3]
                         net (fo=1, routed)           0.000    67.643    uart/int/aux_Acc_Count0__139_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.760 r  uart/int/aux_Acc_Count0__140/CO[3]
                         net (fo=1, routed)           0.001    67.761    uart/int/aux_Acc_Count0__140_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.878 r  uart/int/aux_Acc_Count0__141/CO[3]
                         net (fo=1, routed)           0.000    67.878    uart/int/aux_Acc_Count0__141_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.995 r  uart/int/aux_Acc_Count0__142/CO[3]
                         net (fo=1, routed)           0.000    67.995    uart/int/aux_Acc_Count0__142_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.152 r  uart/int/aux_Acc_Count0__143/CO[1]
                         net (fo=21, routed)          0.652    68.804    uart/int/aux_Acc_Count0__143_n_2
    SLICE_X5Y52          LUT3 (Prop_lut3_I0_O)        0.332    69.136 r  uart/int/aux_Acc_Count0__144_i_5/O
                         net (fo=1, routed)           0.000    69.136    uart/int/aux_Acc_Count0__144_i_5_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    69.668 r  uart/int/aux_Acc_Count0__144/CO[3]
                         net (fo=1, routed)           0.000    69.668    uart/int/aux_Acc_Count0__144_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.782 r  uart/int/aux_Acc_Count0__145/CO[3]
                         net (fo=1, routed)           0.000    69.782    uart/int/aux_Acc_Count0__145_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.896 r  uart/int/aux_Acc_Count0__146/CO[3]
                         net (fo=1, routed)           0.000    69.896    uart/int/aux_Acc_Count0__146_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.010 r  uart/int/aux_Acc_Count0__147/CO[3]
                         net (fo=1, routed)           0.000    70.010    uart/int/aux_Acc_Count0__147_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.167 r  uart/int/aux_Acc_Count0__148/CO[1]
                         net (fo=21, routed)          0.670    70.837    uart/int/aux_Acc_Count0__148_n_2
    SLICE_X7Y55          LUT3 (Prop_lut3_I0_O)        0.329    71.166 r  uart/int/aux_Acc_Count0__149_i_5/O
                         net (fo=1, routed)           0.000    71.166    uart/int/aux_Acc_Count0__149_i_5_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    71.698 r  uart/int/aux_Acc_Count0__149/CO[3]
                         net (fo=1, routed)           0.000    71.698    uart/int/aux_Acc_Count0__149_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.812 r  uart/int/aux_Acc_Count0__150/CO[3]
                         net (fo=1, routed)           0.000    71.812    uart/int/aux_Acc_Count0__150_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.926 r  uart/int/aux_Acc_Count0__151/CO[3]
                         net (fo=1, routed)           0.000    71.926    uart/int/aux_Acc_Count0__151_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.040 r  uart/int/aux_Acc_Count0__152/CO[3]
                         net (fo=1, routed)           0.000    72.040    uart/int/aux_Acc_Count0__152_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.197 r  uart/int/aux_Acc_Count0__153/CO[1]
                         net (fo=21, routed)          0.805    73.002    uart/int/aux_Acc_Count0__153_n_2
    SLICE_X8Y58          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.835    73.837 f  uart/int/aux_Acc_Count0__154/O[1]
                         net (fo=4, routed)           0.726    74.563    uart/int/aux_Acc_Count0__154_n_6
    SLICE_X8Y57          LUT6 (Prop_lut6_I2_O)        0.306    74.869 r  uart/int/aux_Acc_Count[5]_P_i_3/O
                         net (fo=4, routed)           0.850    75.719    uart/int/aux_Acc_Count[5]_P_i_3_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I2_O)        0.124    75.843 r  uart/int/aux_Acc_Count[16]_P_i_6/O
                         net (fo=7, routed)           0.636    76.478    uart/int/aux_Acc_Count[16]_P_i_6_n_0
    SLICE_X11Y57         LUT5 (Prop_lut5_I0_O)        0.124    76.602 r  uart/int/aux_Acc_Count[13]_P_i_3/O
                         net (fo=2, routed)           0.163    76.765    uart/int/aux_Acc_Count[13]_P_i_3_n_0
    SLICE_X11Y57         LUT4 (Prop_lut4_I1_O)        0.124    76.889 r  uart/int/aux_Acc_Count[12]_P_i_2/O
                         net (fo=1, routed)           0.293    77.182    uart/int/aux_Acc_Count0__481[12]
    SLICE_X11Y55         LUT6 (Prop_lut6_I2_O)        0.124    77.306 r  uart/int/aux_Acc_Count[12]_P_i_1/O
                         net (fo=1, routed)           0.000    77.306    uart/int/aux_Acc_Count0_out[12]
    SLICE_X11Y55         FDRE                                         r  uart/int/aux_Acc_Count_reg[12]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.441    14.782    uart/int/clk_IBUF_BUFG
    SLICE_X11Y55         FDRE                                         r  uart/int/aux_Acc_Count_reg[12]_P/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X11Y55         FDRE (Setup_fdre_C_D)        0.031    14.957    uart/int/aux_Acc_Count_reg[12]_P
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                         -77.306    
  -------------------------------------------------------------------
                         slack                                -62.349    

Slack (VIOLATED) :        -62.344ns  (required time - arrival time)
  Source:                 uart/int/div_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/int/aux_Acc_Count_reg[14]_P/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        72.190ns  (logic 45.394ns (62.881%)  route 26.796ns (37.119%))
  Logic Levels:           188  (CARRY4=152 LUT1=1 LUT2=14 LUT3=16 LUT6=5)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.635     5.156    uart/int/clk_IBUF_BUFG
    SLICE_X4Y6           FDRE                                         r  uart/int/div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.456     5.612 r  uart/int/div_reg[4]/Q
                         net (fo=43, routed)          0.632     6.244    uart/int/div_reg_n_0_[4]
    SLICE_X4Y8           LUT2 (Prop_lut2_I1_O)        0.124     6.368 r  uart/int/aux_Acc_Count0__0_i_12/O
                         net (fo=1, routed)           0.000     6.368    uart/int/aux_Acc_Count0__0_i_12_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.918 r  uart/int/aux_Acc_Count0__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.918    uart/int/aux_Acc_Count0__0_i_9_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.157 f  uart/int/aux_Acc_Count0__1_i_9/O[2]
                         net (fo=39, routed)          0.647     7.804    uart/int/aux_Acc_Count1[12]
    SLICE_X3Y9           LUT1 (Prop_lut1_I0_O)        0.302     8.106 r  uart/int/aux_Acc_Count0__2_i_8/O
                         net (fo=1, routed)           0.000     8.106    uart/int/aux_Acc_Count0__2_i_8_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.638 r  uart/int/aux_Acc_Count0__2/CO[3]
                         net (fo=1, routed)           0.000     8.638    uart/int/aux_Acc_Count0__2_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.795 r  uart/int/aux_Acc_Count0__3/CO[1]
                         net (fo=20, routed)          0.808     9.603    uart/int/aux_Acc_Count0__3_n_2
    SLICE_X2Y6           LUT2 (Prop_lut2_I1_O)        0.329     9.932 r  uart/int/aux_Acc_Count0__4_i_4/O
                         net (fo=1, routed)           0.000     9.932    uart/int/aux_Acc_Count0__4_i_4_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.465 r  uart/int/aux_Acc_Count0__4/CO[3]
                         net (fo=1, routed)           0.000    10.465    uart/int/aux_Acc_Count0__4_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.582 r  uart/int/aux_Acc_Count0__5/CO[3]
                         net (fo=1, routed)           0.000    10.582    uart/int/aux_Acc_Count0__5_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.699 r  uart/int/aux_Acc_Count0__6/CO[3]
                         net (fo=1, routed)           0.000    10.699    uart/int/aux_Acc_Count0__6_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.816 r  uart/int/aux_Acc_Count0__7/CO[3]
                         net (fo=1, routed)           0.000    10.816    uart/int/aux_Acc_Count0__7_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.045 r  uart/int/aux_Acc_Count0__8/CO[2]
                         net (fo=22, routed)          0.848    11.893    uart/int/aux_Acc_Count0__8_n_1
    SLICE_X1Y4           LUT2 (Prop_lut2_I1_O)        0.310    12.203 r  uart/int/aux_Acc_Count0__9_i_4/O
                         net (fo=1, routed)           0.000    12.203    uart/int/aux_Acc_Count0__9_i_4_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.753 r  uart/int/aux_Acc_Count0__9/CO[3]
                         net (fo=1, routed)           0.000    12.753    uart/int/aux_Acc_Count0__9_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.867 r  uart/int/aux_Acc_Count0__10/CO[3]
                         net (fo=1, routed)           0.000    12.867    uart/int/aux_Acc_Count0__10_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.981 r  uart/int/aux_Acc_Count0__11/CO[3]
                         net (fo=1, routed)           0.000    12.981    uart/int/aux_Acc_Count0__11_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.095 r  uart/int/aux_Acc_Count0__12/CO[3]
                         net (fo=1, routed)           0.000    13.095    uart/int/aux_Acc_Count0__12_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.323 r  uart/int/aux_Acc_Count0__13/CO[2]
                         net (fo=22, routed)          0.835    14.159    uart/int/aux_Acc_Count0__13_n_1
    SLICE_X0Y3           LUT2 (Prop_lut2_I1_O)        0.313    14.472 r  uart/int/aux_Acc_Count0__14_i_4/O
                         net (fo=1, routed)           0.000    14.472    uart/int/aux_Acc_Count0__14_i_4_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.022 r  uart/int/aux_Acc_Count0__14/CO[3]
                         net (fo=1, routed)           0.000    15.022    uart/int/aux_Acc_Count0__14_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.136 r  uart/int/aux_Acc_Count0__15/CO[3]
                         net (fo=1, routed)           0.000    15.136    uart/int/aux_Acc_Count0__15_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.250 r  uart/int/aux_Acc_Count0__16/CO[3]
                         net (fo=1, routed)           0.000    15.250    uart/int/aux_Acc_Count0__16_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.364 r  uart/int/aux_Acc_Count0__17/CO[3]
                         net (fo=1, routed)           0.000    15.364    uart/int/aux_Acc_Count0__17_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.592 r  uart/int/aux_Acc_Count0__18/CO[2]
                         net (fo=22, routed)          0.744    16.336    uart/int/aux_Acc_Count0__18_n_1
    SLICE_X2Y0           LUT2 (Prop_lut2_I1_O)        0.313    16.649 r  uart/int/aux_Acc_Count0__19_i_4/O
                         net (fo=1, routed)           0.000    16.649    uart/int/aux_Acc_Count0__19_i_4_n_0
    SLICE_X2Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.182 r  uart/int/aux_Acc_Count0__19/CO[3]
                         net (fo=1, routed)           0.000    17.182    uart/int/aux_Acc_Count0__19_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.299 r  uart/int/aux_Acc_Count0__20/CO[3]
                         net (fo=1, routed)           0.000    17.299    uart/int/aux_Acc_Count0__20_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.416 r  uart/int/aux_Acc_Count0__21/CO[3]
                         net (fo=1, routed)           0.000    17.416    uart/int/aux_Acc_Count0__21_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.533 r  uart/int/aux_Acc_Count0__22/CO[3]
                         net (fo=1, routed)           0.000    17.533    uart/int/aux_Acc_Count0__22_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.762 r  uart/int/aux_Acc_Count0__23/CO[2]
                         net (fo=22, routed)          0.643    18.404    uart/int/aux_Acc_Count0__23_n_1
    SLICE_X3Y0           LUT2 (Prop_lut2_I1_O)        0.310    18.714 r  uart/int/aux_Acc_Count0__24_i_4/O
                         net (fo=1, routed)           0.000    18.714    uart/int/aux_Acc_Count0__24_i_4_n_0
    SLICE_X3Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.264 r  uart/int/aux_Acc_Count0__24/CO[3]
                         net (fo=1, routed)           0.000    19.264    uart/int/aux_Acc_Count0__24_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.378 r  uart/int/aux_Acc_Count0__25/CO[3]
                         net (fo=1, routed)           0.000    19.378    uart/int/aux_Acc_Count0__25_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.492 r  uart/int/aux_Acc_Count0__26/CO[3]
                         net (fo=1, routed)           0.000    19.492    uart/int/aux_Acc_Count0__26_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.606 r  uart/int/aux_Acc_Count0__27/CO[3]
                         net (fo=1, routed)           0.000    19.606    uart/int/aux_Acc_Count0__27_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.834 r  uart/int/aux_Acc_Count0__28/CO[2]
                         net (fo=22, routed)          0.657    20.492    uart/int/aux_Acc_Count0__28_n_1
    SLICE_X4Y0           LUT2 (Prop_lut2_I1_O)        0.313    20.805 r  uart/int/aux_Acc_Count0__29_i_4/O
                         net (fo=1, routed)           0.000    20.805    uart/int/aux_Acc_Count0__29_i_4_n_0
    SLICE_X4Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.355 r  uart/int/aux_Acc_Count0__29/CO[3]
                         net (fo=1, routed)           0.000    21.355    uart/int/aux_Acc_Count0__29_n_0
    SLICE_X4Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.469 r  uart/int/aux_Acc_Count0__30/CO[3]
                         net (fo=1, routed)           0.000    21.469    uart/int/aux_Acc_Count0__30_n_0
    SLICE_X4Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.583 r  uart/int/aux_Acc_Count0__31/CO[3]
                         net (fo=1, routed)           0.000    21.583    uart/int/aux_Acc_Count0__31_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.697 r  uart/int/aux_Acc_Count0__32/CO[3]
                         net (fo=1, routed)           0.000    21.697    uart/int/aux_Acc_Count0__32_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.925 r  uart/int/aux_Acc_Count0__33/CO[2]
                         net (fo=22, routed)          0.669    22.594    uart/int/aux_Acc_Count0__33_n_1
    SLICE_X5Y0           LUT2 (Prop_lut2_I1_O)        0.313    22.907 r  uart/int/aux_Acc_Count0__34_i_4/O
                         net (fo=1, routed)           0.000    22.907    uart/int/aux_Acc_Count0__34_i_4_n_0
    SLICE_X5Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.457 r  uart/int/aux_Acc_Count0__34/CO[3]
                         net (fo=1, routed)           0.000    23.457    uart/int/aux_Acc_Count0__34_n_0
    SLICE_X5Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.571 r  uart/int/aux_Acc_Count0__35/CO[3]
                         net (fo=1, routed)           0.000    23.571    uart/int/aux_Acc_Count0__35_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.685 r  uart/int/aux_Acc_Count0__36/CO[3]
                         net (fo=1, routed)           0.000    23.685    uart/int/aux_Acc_Count0__36_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.799 r  uart/int/aux_Acc_Count0__37/CO[3]
                         net (fo=1, routed)           0.000    23.799    uart/int/aux_Acc_Count0__37_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.027 r  uart/int/aux_Acc_Count0__38/CO[2]
                         net (fo=22, routed)          0.485    24.512    uart/int/aux_Acc_Count0__38_n_1
    SLICE_X5Y5           LUT2 (Prop_lut2_I1_O)        0.313    24.825 r  uart/int/aux_Acc_Count0__39_i_4/O
                         net (fo=1, routed)           0.000    24.825    uart/int/aux_Acc_Count0__39_i_4_n_0
    SLICE_X5Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.375 r  uart/int/aux_Acc_Count0__39/CO[3]
                         net (fo=1, routed)           0.000    25.375    uart/int/aux_Acc_Count0__39_n_0
    SLICE_X5Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.489 r  uart/int/aux_Acc_Count0__40/CO[3]
                         net (fo=1, routed)           0.000    25.489    uart/int/aux_Acc_Count0__40_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.603 r  uart/int/aux_Acc_Count0__41/CO[3]
                         net (fo=1, routed)           0.000    25.603    uart/int/aux_Acc_Count0__41_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.717 r  uart/int/aux_Acc_Count0__42/CO[3]
                         net (fo=1, routed)           0.000    25.717    uart/int/aux_Acc_Count0__42_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.945 r  uart/int/aux_Acc_Count0__43/CO[2]
                         net (fo=22, routed)          0.804    26.749    uart/int/aux_Acc_Count0__43_n_1
    SLICE_X6Y4           LUT2 (Prop_lut2_I1_O)        0.313    27.062 r  uart/int/aux_Acc_Count0__44_i_4/O
                         net (fo=1, routed)           0.000    27.062    uart/int/aux_Acc_Count0__44_i_4_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.595 r  uart/int/aux_Acc_Count0__44/CO[3]
                         net (fo=1, routed)           0.000    27.595    uart/int/aux_Acc_Count0__44_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.712 r  uart/int/aux_Acc_Count0__45/CO[3]
                         net (fo=1, routed)           0.000    27.712    uart/int/aux_Acc_Count0__45_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.829 r  uart/int/aux_Acc_Count0__46/CO[3]
                         net (fo=1, routed)           0.000    27.829    uart/int/aux_Acc_Count0__46_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.946 r  uart/int/aux_Acc_Count0__47/CO[3]
                         net (fo=1, routed)           0.000    27.946    uart/int/aux_Acc_Count0__47_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    28.175 r  uart/int/aux_Acc_Count0__48/CO[2]
                         net (fo=22, routed)          0.672    28.846    uart/int/aux_Acc_Count0__48_n_1
    SLICE_X7Y3           LUT2 (Prop_lut2_I1_O)        0.310    29.156 r  uart/int/aux_Acc_Count0__49_i_4/O
                         net (fo=1, routed)           0.000    29.156    uart/int/aux_Acc_Count0__49_i_4_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.706 r  uart/int/aux_Acc_Count0__49/CO[3]
                         net (fo=1, routed)           0.000    29.706    uart/int/aux_Acc_Count0__49_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.820 r  uart/int/aux_Acc_Count0__50/CO[3]
                         net (fo=1, routed)           0.000    29.820    uart/int/aux_Acc_Count0__50_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.934 r  uart/int/aux_Acc_Count0__51/CO[3]
                         net (fo=1, routed)           0.000    29.934    uart/int/aux_Acc_Count0__51_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.048 r  uart/int/aux_Acc_Count0__52/CO[3]
                         net (fo=1, routed)           0.000    30.048    uart/int/aux_Acc_Count0__52_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.276 r  uart/int/aux_Acc_Count0__53/CO[2]
                         net (fo=22, routed)          0.887    31.163    uart/int/aux_Acc_Count0__53_n_1
    SLICE_X8Y3           LUT2 (Prop_lut2_I1_O)        0.313    31.476 r  uart/int/aux_Acc_Count0__54_i_4/O
                         net (fo=1, routed)           0.000    31.476    uart/int/aux_Acc_Count0__54_i_4_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.009 r  uart/int/aux_Acc_Count0__54/CO[3]
                         net (fo=1, routed)           0.000    32.009    uart/int/aux_Acc_Count0__54_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.126 r  uart/int/aux_Acc_Count0__55/CO[3]
                         net (fo=1, routed)           0.000    32.126    uart/int/aux_Acc_Count0__55_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.243 r  uart/int/aux_Acc_Count0__56/CO[3]
                         net (fo=1, routed)           0.000    32.243    uart/int/aux_Acc_Count0__56_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.360 r  uart/int/aux_Acc_Count0__57/CO[3]
                         net (fo=1, routed)           0.000    32.360    uart/int/aux_Acc_Count0__57_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.589 r  uart/int/aux_Acc_Count0__58/CO[2]
                         net (fo=22, routed)          0.683    33.272    uart/int/aux_Acc_Count0__58_n_1
    SLICE_X10Y4          LUT2 (Prop_lut2_I1_O)        0.310    33.582 r  uart/int/aux_Acc_Count0__59_i_4/O
                         net (fo=1, routed)           0.000    33.582    uart/int/aux_Acc_Count0__59_i_4_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.115 r  uart/int/aux_Acc_Count0__59/CO[3]
                         net (fo=1, routed)           0.000    34.115    uart/int/aux_Acc_Count0__59_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.232 r  uart/int/aux_Acc_Count0__60/CO[3]
                         net (fo=1, routed)           0.000    34.232    uart/int/aux_Acc_Count0__60_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.349 r  uart/int/aux_Acc_Count0__61/CO[3]
                         net (fo=1, routed)           0.000    34.349    uart/int/aux_Acc_Count0__61_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.466 r  uart/int/aux_Acc_Count0__62/CO[3]
                         net (fo=1, routed)           0.000    34.466    uart/int/aux_Acc_Count0__62_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    34.695 r  uart/int/aux_Acc_Count0__63/CO[2]
                         net (fo=22, routed)          0.536    35.231    uart/int/aux_Acc_Count0__63_n_1
    SLICE_X9Y7           LUT2 (Prop_lut2_I1_O)        0.310    35.541 r  uart/int/aux_Acc_Count0__64_i_4/O
                         net (fo=1, routed)           0.000    35.541    uart/int/aux_Acc_Count0__64_i_4_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.091 r  uart/int/aux_Acc_Count0__64/CO[3]
                         net (fo=1, routed)           0.000    36.091    uart/int/aux_Acc_Count0__64_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.205 r  uart/int/aux_Acc_Count0__65/CO[3]
                         net (fo=1, routed)           0.000    36.205    uart/int/aux_Acc_Count0__65_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.319 r  uart/int/aux_Acc_Count0__66/CO[3]
                         net (fo=1, routed)           0.000    36.319    uart/int/aux_Acc_Count0__66_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.433 r  uart/int/aux_Acc_Count0__67/CO[3]
                         net (fo=1, routed)           0.000    36.433    uart/int/aux_Acc_Count0__67_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.661 r  uart/int/aux_Acc_Count0__68/CO[2]
                         net (fo=22, routed)          0.581    37.242    uart/int/aux_Acc_Count0__68_n_1
    SLICE_X8Y11          LUT3 (Prop_lut3_I0_O)        0.313    37.555 r  uart/int/aux_Acc_Count0__69_i_4/O
                         net (fo=1, routed)           0.000    37.555    uart/int/aux_Acc_Count0__69_i_4_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.088 r  uart/int/aux_Acc_Count0__69/CO[3]
                         net (fo=1, routed)           0.000    38.088    uart/int/aux_Acc_Count0__69_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.205 r  uart/int/aux_Acc_Count0__70/CO[3]
                         net (fo=1, routed)           0.000    38.205    uart/int/aux_Acc_Count0__70_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.322 r  uart/int/aux_Acc_Count0__71/CO[3]
                         net (fo=1, routed)           0.000    38.322    uart/int/aux_Acc_Count0__71_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.439 r  uart/int/aux_Acc_Count0__72/CO[3]
                         net (fo=1, routed)           0.000    38.439    uart/int/aux_Acc_Count0__72_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.596 r  uart/int/aux_Acc_Count0__73/CO[1]
                         net (fo=21, routed)          0.856    39.452    uart/int/aux_Acc_Count0__73_n_2
    SLICE_X7Y13          LUT3 (Prop_lut3_I0_O)        0.332    39.784 r  uart/int/aux_Acc_Count0__74_i_5/O
                         net (fo=1, routed)           0.000    39.784    uart/int/aux_Acc_Count0__74_i_5_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.316 r  uart/int/aux_Acc_Count0__74/CO[3]
                         net (fo=1, routed)           0.000    40.316    uart/int/aux_Acc_Count0__74_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.430 r  uart/int/aux_Acc_Count0__75/CO[3]
                         net (fo=1, routed)           0.000    40.430    uart/int/aux_Acc_Count0__75_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.544 r  uart/int/aux_Acc_Count0__76/CO[3]
                         net (fo=1, routed)           0.000    40.544    uart/int/aux_Acc_Count0__76_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.658 r  uart/int/aux_Acc_Count0__77/CO[3]
                         net (fo=1, routed)           0.000    40.658    uart/int/aux_Acc_Count0__77_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.815 r  uart/int/aux_Acc_Count0__78/CO[1]
                         net (fo=21, routed)          0.583    41.398    uart/int/aux_Acc_Count0__78_n_2
    SLICE_X6Y16          LUT3 (Prop_lut3_I0_O)        0.329    41.727 r  uart/int/aux_Acc_Count0__79_i_4/O
                         net (fo=1, routed)           0.000    41.727    uart/int/aux_Acc_Count0__79_i_4_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.260 r  uart/int/aux_Acc_Count0__79/CO[3]
                         net (fo=1, routed)           0.000    42.260    uart/int/aux_Acc_Count0__79_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.377 r  uart/int/aux_Acc_Count0__80/CO[3]
                         net (fo=1, routed)           0.000    42.377    uart/int/aux_Acc_Count0__80_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.494 r  uart/int/aux_Acc_Count0__81/CO[3]
                         net (fo=1, routed)           0.000    42.494    uart/int/aux_Acc_Count0__81_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.611 r  uart/int/aux_Acc_Count0__82/CO[3]
                         net (fo=1, routed)           0.000    42.611    uart/int/aux_Acc_Count0__82_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.768 r  uart/int/aux_Acc_Count0__83/CO[1]
                         net (fo=21, routed)          0.674    43.441    uart/int/aux_Acc_Count0__83_n_2
    SLICE_X7Y19          LUT3 (Prop_lut3_I0_O)        0.332    43.773 r  uart/int/aux_Acc_Count0__84_i_5/O
                         net (fo=1, routed)           0.000    43.773    uart/int/aux_Acc_Count0__84_i_5_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    44.305 r  uart/int/aux_Acc_Count0__84/CO[3]
                         net (fo=1, routed)           0.000    44.305    uart/int/aux_Acc_Count0__84_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.419 r  uart/int/aux_Acc_Count0__85/CO[3]
                         net (fo=1, routed)           0.000    44.419    uart/int/aux_Acc_Count0__85_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.533 r  uart/int/aux_Acc_Count0__86/CO[3]
                         net (fo=1, routed)           0.000    44.533    uart/int/aux_Acc_Count0__86_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.647 r  uart/int/aux_Acc_Count0__87/CO[3]
                         net (fo=1, routed)           0.000    44.647    uart/int/aux_Acc_Count0__87_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.804 r  uart/int/aux_Acc_Count0__88/CO[1]
                         net (fo=21, routed)          0.956    45.761    uart/int/aux_Acc_Count0__88_n_2
    SLICE_X8Y20          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    46.561 r  uart/int/aux_Acc_Count0__89/CO[3]
                         net (fo=1, routed)           0.000    46.561    uart/int/aux_Acc_Count0__89_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.678 r  uart/int/aux_Acc_Count0__90/CO[3]
                         net (fo=1, routed)           0.000    46.678    uart/int/aux_Acc_Count0__90_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.795 r  uart/int/aux_Acc_Count0__91/CO[3]
                         net (fo=1, routed)           0.000    46.795    uart/int/aux_Acc_Count0__91_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.912 r  uart/int/aux_Acc_Count0__92/CO[3]
                         net (fo=1, routed)           0.000    46.912    uart/int/aux_Acc_Count0__92_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.069 r  uart/int/aux_Acc_Count0__93/CO[1]
                         net (fo=21, routed)          0.675    47.743    uart/int/aux_Acc_Count0__93_n_2
    SLICE_X9Y23          LUT3 (Prop_lut3_I0_O)        0.332    48.075 r  uart/int/aux_Acc_Count0__94_i_4/O
                         net (fo=1, routed)           0.000    48.075    uart/int/aux_Acc_Count0__94_i_4_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.625 r  uart/int/aux_Acc_Count0__94/CO[3]
                         net (fo=1, routed)           0.000    48.625    uart/int/aux_Acc_Count0__94_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.739 r  uart/int/aux_Acc_Count0__95/CO[3]
                         net (fo=1, routed)           0.009    48.748    uart/int/aux_Acc_Count0__95_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.862 r  uart/int/aux_Acc_Count0__96/CO[3]
                         net (fo=1, routed)           0.000    48.862    uart/int/aux_Acc_Count0__96_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.976 r  uart/int/aux_Acc_Count0__97/CO[3]
                         net (fo=1, routed)           0.000    48.976    uart/int/aux_Acc_Count0__97_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.133 r  uart/int/aux_Acc_Count0__98/CO[1]
                         net (fo=21, routed)          0.691    49.824    uart/int/aux_Acc_Count0__98_n_2
    SLICE_X9Y28          LUT3 (Prop_lut3_I0_O)        0.329    50.153 r  uart/int/aux_Acc_Count0__99_i_5/O
                         net (fo=1, routed)           0.000    50.153    uart/int/aux_Acc_Count0__99_i_5_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.685 r  uart/int/aux_Acc_Count0__99/CO[3]
                         net (fo=1, routed)           0.000    50.685    uart/int/aux_Acc_Count0__99_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.799 r  uart/int/aux_Acc_Count0__100/CO[3]
                         net (fo=1, routed)           0.000    50.799    uart/int/aux_Acc_Count0__100_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.913 r  uart/int/aux_Acc_Count0__101/CO[3]
                         net (fo=1, routed)           0.000    50.913    uart/int/aux_Acc_Count0__101_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.027 r  uart/int/aux_Acc_Count0__102/CO[3]
                         net (fo=1, routed)           0.000    51.027    uart/int/aux_Acc_Count0__102_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.184 r  uart/int/aux_Acc_Count0__103/CO[1]
                         net (fo=21, routed)          0.702    51.886    uart/int/aux_Acc_Count0__103_n_2
    SLICE_X8Y30          LUT3 (Prop_lut3_I0_O)        0.329    52.215 r  uart/int/aux_Acc_Count0__104_i_4/O
                         net (fo=1, routed)           0.000    52.215    uart/int/aux_Acc_Count0__104_i_4_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.748 r  uart/int/aux_Acc_Count0__104/CO[3]
                         net (fo=1, routed)           0.000    52.748    uart/int/aux_Acc_Count0__104_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.865 r  uart/int/aux_Acc_Count0__105/CO[3]
                         net (fo=1, routed)           0.000    52.865    uart/int/aux_Acc_Count0__105_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.982 r  uart/int/aux_Acc_Count0__106/CO[3]
                         net (fo=1, routed)           0.000    52.982    uart/int/aux_Acc_Count0__106_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.099 r  uart/int/aux_Acc_Count0__107/CO[3]
                         net (fo=1, routed)           0.000    53.099    uart/int/aux_Acc_Count0__107_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.256 r  uart/int/aux_Acc_Count0__108/CO[1]
                         net (fo=21, routed)          0.794    54.050    uart/int/aux_Acc_Count0__108_n_2
    SLICE_X11Y31         LUT3 (Prop_lut3_I0_O)        0.332    54.382 r  uart/int/aux_Acc_Count0__109_i_5/O
                         net (fo=1, routed)           0.000    54.382    uart/int/aux_Acc_Count0__109_i_5_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.914 r  uart/int/aux_Acc_Count0__109/CO[3]
                         net (fo=1, routed)           0.000    54.914    uart/int/aux_Acc_Count0__109_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.028 r  uart/int/aux_Acc_Count0__110/CO[3]
                         net (fo=1, routed)           0.000    55.028    uart/int/aux_Acc_Count0__110_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.142 r  uart/int/aux_Acc_Count0__111/CO[3]
                         net (fo=1, routed)           0.000    55.142    uart/int/aux_Acc_Count0__111_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.256 r  uart/int/aux_Acc_Count0__112/CO[3]
                         net (fo=1, routed)           0.000    55.256    uart/int/aux_Acc_Count0__112_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.413 r  uart/int/aux_Acc_Count0__113/CO[1]
                         net (fo=21, routed)          0.680    56.093    uart/int/aux_Acc_Count0__113_n_2
    SLICE_X10Y34         LUT3 (Prop_lut3_I0_O)        0.329    56.422 r  uart/int/aux_Acc_Count0__114_i_4/O
                         net (fo=1, routed)           0.000    56.422    uart/int/aux_Acc_Count0__114_i_4_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.955 r  uart/int/aux_Acc_Count0__114/CO[3]
                         net (fo=1, routed)           0.000    56.955    uart/int/aux_Acc_Count0__114_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.072 r  uart/int/aux_Acc_Count0__115/CO[3]
                         net (fo=1, routed)           0.000    57.072    uart/int/aux_Acc_Count0__115_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.189 r  uart/int/aux_Acc_Count0__116/CO[3]
                         net (fo=1, routed)           0.000    57.189    uart/int/aux_Acc_Count0__116_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.306 r  uart/int/aux_Acc_Count0__117/CO[3]
                         net (fo=1, routed)           0.000    57.306    uart/int/aux_Acc_Count0__117_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.463 r  uart/int/aux_Acc_Count0__118/CO[1]
                         net (fo=21, routed)          0.850    58.313    uart/int/aux_Acc_Count0__118_n_2
    SLICE_X9Y34          LUT3 (Prop_lut3_I0_O)        0.332    58.645 r  uart/int/aux_Acc_Count0__119_i_5/O
                         net (fo=1, routed)           0.000    58.645    uart/int/aux_Acc_Count0__119_i_5_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    59.177 r  uart/int/aux_Acc_Count0__119/CO[3]
                         net (fo=1, routed)           0.000    59.177    uart/int/aux_Acc_Count0__119_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.291 r  uart/int/aux_Acc_Count0__120/CO[3]
                         net (fo=1, routed)           0.000    59.291    uart/int/aux_Acc_Count0__120_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.405 r  uart/int/aux_Acc_Count0__121/CO[3]
                         net (fo=1, routed)           0.000    59.405    uart/int/aux_Acc_Count0__121_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.519 r  uart/int/aux_Acc_Count0__122/CO[3]
                         net (fo=1, routed)           0.000    59.519    uart/int/aux_Acc_Count0__122_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.676 r  uart/int/aux_Acc_Count0__123/CO[1]
                         net (fo=21, routed)          0.720    60.397    uart/int/aux_Acc_Count0__123_n_2
    SLICE_X8Y37          LUT3 (Prop_lut3_I0_O)        0.329    60.726 r  uart/int/aux_Acc_Count0__124_i_4/O
                         net (fo=1, routed)           0.000    60.726    uart/int/aux_Acc_Count0__124_i_4_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.259 r  uart/int/aux_Acc_Count0__124/CO[3]
                         net (fo=1, routed)           0.000    61.259    uart/int/aux_Acc_Count0__124_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.376 r  uart/int/aux_Acc_Count0__125/CO[3]
                         net (fo=1, routed)           0.000    61.376    uart/int/aux_Acc_Count0__125_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.493 r  uart/int/aux_Acc_Count0__126/CO[3]
                         net (fo=1, routed)           0.000    61.493    uart/int/aux_Acc_Count0__126_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.610 r  uart/int/aux_Acc_Count0__127/CO[3]
                         net (fo=1, routed)           0.000    61.610    uart/int/aux_Acc_Count0__127_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.767 r  uart/int/aux_Acc_Count0__128/CO[1]
                         net (fo=21, routed)          0.755    62.522    uart/int/aux_Acc_Count0__128_n_2
    SLICE_X6Y41          LUT3 (Prop_lut3_I0_O)        0.332    62.854 r  uart/int/aux_Acc_Count0__129_i_5/O
                         net (fo=1, routed)           0.000    62.854    uart/int/aux_Acc_Count0__129_i_5_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    63.367 r  uart/int/aux_Acc_Count0__129/CO[3]
                         net (fo=1, routed)           0.000    63.367    uart/int/aux_Acc_Count0__129_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.484 r  uart/int/aux_Acc_Count0__130/CO[3]
                         net (fo=1, routed)           0.000    63.484    uart/int/aux_Acc_Count0__130_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.601 r  uart/int/aux_Acc_Count0__131/CO[3]
                         net (fo=1, routed)           0.000    63.601    uart/int/aux_Acc_Count0__131_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.718 r  uart/int/aux_Acc_Count0__132/CO[3]
                         net (fo=1, routed)           0.000    63.718    uart/int/aux_Acc_Count0__132_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.875 r  uart/int/aux_Acc_Count0__133/CO[1]
                         net (fo=21, routed)          1.023    64.898    uart/int/aux_Acc_Count0__133_n_2
    SLICE_X7Y48          LUT3 (Prop_lut3_I0_O)        0.332    65.230 r  uart/int/aux_Acc_Count0__137_i_4/O
                         net (fo=1, routed)           0.000    65.230    uart/int/aux_Acc_Count0__137_i_4_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    65.762 r  uart/int/aux_Acc_Count0__137/CO[3]
                         net (fo=1, routed)           0.000    65.762    uart/int/aux_Acc_Count0__137_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.919 r  uart/int/aux_Acc_Count0__138/CO[1]
                         net (fo=21, routed)          0.863    66.781    uart/int/aux_Acc_Count0__138_n_2
    SLICE_X6Y48          LUT3 (Prop_lut3_I0_O)        0.329    67.110 r  uart/int/aux_Acc_Count0__139_i_4/O
                         net (fo=1, routed)           0.000    67.110    uart/int/aux_Acc_Count0__139_i_4_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.643 r  uart/int/aux_Acc_Count0__139/CO[3]
                         net (fo=1, routed)           0.000    67.643    uart/int/aux_Acc_Count0__139_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.760 r  uart/int/aux_Acc_Count0__140/CO[3]
                         net (fo=1, routed)           0.001    67.761    uart/int/aux_Acc_Count0__140_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.878 r  uart/int/aux_Acc_Count0__141/CO[3]
                         net (fo=1, routed)           0.000    67.878    uart/int/aux_Acc_Count0__141_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.995 r  uart/int/aux_Acc_Count0__142/CO[3]
                         net (fo=1, routed)           0.000    67.995    uart/int/aux_Acc_Count0__142_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.152 r  uart/int/aux_Acc_Count0__143/CO[1]
                         net (fo=21, routed)          0.652    68.804    uart/int/aux_Acc_Count0__143_n_2
    SLICE_X5Y52          LUT3 (Prop_lut3_I0_O)        0.332    69.136 r  uart/int/aux_Acc_Count0__144_i_5/O
                         net (fo=1, routed)           0.000    69.136    uart/int/aux_Acc_Count0__144_i_5_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    69.668 r  uart/int/aux_Acc_Count0__144/CO[3]
                         net (fo=1, routed)           0.000    69.668    uart/int/aux_Acc_Count0__144_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.782 r  uart/int/aux_Acc_Count0__145/CO[3]
                         net (fo=1, routed)           0.000    69.782    uart/int/aux_Acc_Count0__145_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.896 r  uart/int/aux_Acc_Count0__146/CO[3]
                         net (fo=1, routed)           0.000    69.896    uart/int/aux_Acc_Count0__146_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.010 r  uart/int/aux_Acc_Count0__147/CO[3]
                         net (fo=1, routed)           0.000    70.010    uart/int/aux_Acc_Count0__147_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.167 r  uart/int/aux_Acc_Count0__148/CO[1]
                         net (fo=21, routed)          0.670    70.837    uart/int/aux_Acc_Count0__148_n_2
    SLICE_X7Y55          LUT3 (Prop_lut3_I0_O)        0.329    71.166 r  uart/int/aux_Acc_Count0__149_i_5/O
                         net (fo=1, routed)           0.000    71.166    uart/int/aux_Acc_Count0__149_i_5_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    71.698 r  uart/int/aux_Acc_Count0__149/CO[3]
                         net (fo=1, routed)           0.000    71.698    uart/int/aux_Acc_Count0__149_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.812 r  uart/int/aux_Acc_Count0__150/CO[3]
                         net (fo=1, routed)           0.000    71.812    uart/int/aux_Acc_Count0__150_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.926 r  uart/int/aux_Acc_Count0__151/CO[3]
                         net (fo=1, routed)           0.000    71.926    uart/int/aux_Acc_Count0__151_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.040 r  uart/int/aux_Acc_Count0__152/CO[3]
                         net (fo=1, routed)           0.000    72.040    uart/int/aux_Acc_Count0__152_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.197 r  uart/int/aux_Acc_Count0__153/CO[1]
                         net (fo=21, routed)          0.805    73.002    uart/int/aux_Acc_Count0__153_n_2
    SLICE_X8Y58          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.835    73.837 f  uart/int/aux_Acc_Count0__154/O[1]
                         net (fo=4, routed)           0.726    74.563    uart/int/aux_Acc_Count0__154_n_6
    SLICE_X8Y57          LUT6 (Prop_lut6_I2_O)        0.306    74.869 r  uart/int/aux_Acc_Count[5]_P_i_3/O
                         net (fo=4, routed)           0.850    75.719    uart/int/aux_Acc_Count[5]_P_i_3_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I2_O)        0.124    75.843 r  uart/int/aux_Acc_Count[16]_P_i_6/O
                         net (fo=7, routed)           0.663    76.506    uart/int/aux_Acc_Count[16]_P_i_6_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I5_O)        0.124    76.630 r  uart/int/aux_Acc_Count[14]_P_i_5/O
                         net (fo=1, routed)           0.303    76.933    uart/int/aux_Acc_Count[14]_P_i_5_n_0
    SLICE_X8Y56          LUT6 (Prop_lut6_I3_O)        0.124    77.057 r  uart/int/aux_Acc_Count[14]_P_i_2/O
                         net (fo=1, routed)           0.165    77.222    uart/int/aux_Acc_Count0__481[14]
    SLICE_X8Y56          LUT6 (Prop_lut6_I2_O)        0.124    77.346 r  uart/int/aux_Acc_Count[14]_P_i_1/O
                         net (fo=1, routed)           0.000    77.346    uart/int/aux_Acc_Count0_out[14]
    SLICE_X8Y56          FDRE                                         r  uart/int/aux_Acc_Count_reg[14]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.440    14.781    uart/int/clk_IBUF_BUFG
    SLICE_X8Y56          FDRE                                         r  uart/int/aux_Acc_Count_reg[14]_P/C
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X8Y56          FDRE (Setup_fdre_C_D)        0.077    15.002    uart/int/aux_Acc_Count_reg[14]_P
  -------------------------------------------------------------------
                         required time                         15.002    
                         arrival time                         -77.346    
  -------------------------------------------------------------------
                         slack                                -62.344    

Slack (VIOLATED) :        -62.315ns  (required time - arrival time)
  Source:                 uart/int/div_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/int/aux_Acc_Count_reg[9]_P/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        72.207ns  (logic 45.394ns (62.867%)  route 26.813ns (37.133%))
  Logic Levels:           188  (CARRY4=152 LUT1=1 LUT2=14 LUT3=17 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.635     5.156    uart/int/clk_IBUF_BUFG
    SLICE_X4Y6           FDRE                                         r  uart/int/div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.456     5.612 r  uart/int/div_reg[4]/Q
                         net (fo=43, routed)          0.632     6.244    uart/int/div_reg_n_0_[4]
    SLICE_X4Y8           LUT2 (Prop_lut2_I1_O)        0.124     6.368 r  uart/int/aux_Acc_Count0__0_i_12/O
                         net (fo=1, routed)           0.000     6.368    uart/int/aux_Acc_Count0__0_i_12_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.918 r  uart/int/aux_Acc_Count0__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.918    uart/int/aux_Acc_Count0__0_i_9_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.157 f  uart/int/aux_Acc_Count0__1_i_9/O[2]
                         net (fo=39, routed)          0.647     7.804    uart/int/aux_Acc_Count1[12]
    SLICE_X3Y9           LUT1 (Prop_lut1_I0_O)        0.302     8.106 r  uart/int/aux_Acc_Count0__2_i_8/O
                         net (fo=1, routed)           0.000     8.106    uart/int/aux_Acc_Count0__2_i_8_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.638 r  uart/int/aux_Acc_Count0__2/CO[3]
                         net (fo=1, routed)           0.000     8.638    uart/int/aux_Acc_Count0__2_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.795 r  uart/int/aux_Acc_Count0__3/CO[1]
                         net (fo=20, routed)          0.808     9.603    uart/int/aux_Acc_Count0__3_n_2
    SLICE_X2Y6           LUT2 (Prop_lut2_I1_O)        0.329     9.932 r  uart/int/aux_Acc_Count0__4_i_4/O
                         net (fo=1, routed)           0.000     9.932    uart/int/aux_Acc_Count0__4_i_4_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.465 r  uart/int/aux_Acc_Count0__4/CO[3]
                         net (fo=1, routed)           0.000    10.465    uart/int/aux_Acc_Count0__4_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.582 r  uart/int/aux_Acc_Count0__5/CO[3]
                         net (fo=1, routed)           0.000    10.582    uart/int/aux_Acc_Count0__5_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.699 r  uart/int/aux_Acc_Count0__6/CO[3]
                         net (fo=1, routed)           0.000    10.699    uart/int/aux_Acc_Count0__6_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.816 r  uart/int/aux_Acc_Count0__7/CO[3]
                         net (fo=1, routed)           0.000    10.816    uart/int/aux_Acc_Count0__7_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.045 r  uart/int/aux_Acc_Count0__8/CO[2]
                         net (fo=22, routed)          0.848    11.893    uart/int/aux_Acc_Count0__8_n_1
    SLICE_X1Y4           LUT2 (Prop_lut2_I1_O)        0.310    12.203 r  uart/int/aux_Acc_Count0__9_i_4/O
                         net (fo=1, routed)           0.000    12.203    uart/int/aux_Acc_Count0__9_i_4_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.753 r  uart/int/aux_Acc_Count0__9/CO[3]
                         net (fo=1, routed)           0.000    12.753    uart/int/aux_Acc_Count0__9_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.867 r  uart/int/aux_Acc_Count0__10/CO[3]
                         net (fo=1, routed)           0.000    12.867    uart/int/aux_Acc_Count0__10_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.981 r  uart/int/aux_Acc_Count0__11/CO[3]
                         net (fo=1, routed)           0.000    12.981    uart/int/aux_Acc_Count0__11_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.095 r  uart/int/aux_Acc_Count0__12/CO[3]
                         net (fo=1, routed)           0.000    13.095    uart/int/aux_Acc_Count0__12_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.323 r  uart/int/aux_Acc_Count0__13/CO[2]
                         net (fo=22, routed)          0.835    14.159    uart/int/aux_Acc_Count0__13_n_1
    SLICE_X0Y3           LUT2 (Prop_lut2_I1_O)        0.313    14.472 r  uart/int/aux_Acc_Count0__14_i_4/O
                         net (fo=1, routed)           0.000    14.472    uart/int/aux_Acc_Count0__14_i_4_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.022 r  uart/int/aux_Acc_Count0__14/CO[3]
                         net (fo=1, routed)           0.000    15.022    uart/int/aux_Acc_Count0__14_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.136 r  uart/int/aux_Acc_Count0__15/CO[3]
                         net (fo=1, routed)           0.000    15.136    uart/int/aux_Acc_Count0__15_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.250 r  uart/int/aux_Acc_Count0__16/CO[3]
                         net (fo=1, routed)           0.000    15.250    uart/int/aux_Acc_Count0__16_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.364 r  uart/int/aux_Acc_Count0__17/CO[3]
                         net (fo=1, routed)           0.000    15.364    uart/int/aux_Acc_Count0__17_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.592 r  uart/int/aux_Acc_Count0__18/CO[2]
                         net (fo=22, routed)          0.744    16.336    uart/int/aux_Acc_Count0__18_n_1
    SLICE_X2Y0           LUT2 (Prop_lut2_I1_O)        0.313    16.649 r  uart/int/aux_Acc_Count0__19_i_4/O
                         net (fo=1, routed)           0.000    16.649    uart/int/aux_Acc_Count0__19_i_4_n_0
    SLICE_X2Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.182 r  uart/int/aux_Acc_Count0__19/CO[3]
                         net (fo=1, routed)           0.000    17.182    uart/int/aux_Acc_Count0__19_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.299 r  uart/int/aux_Acc_Count0__20/CO[3]
                         net (fo=1, routed)           0.000    17.299    uart/int/aux_Acc_Count0__20_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.416 r  uart/int/aux_Acc_Count0__21/CO[3]
                         net (fo=1, routed)           0.000    17.416    uart/int/aux_Acc_Count0__21_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.533 r  uart/int/aux_Acc_Count0__22/CO[3]
                         net (fo=1, routed)           0.000    17.533    uart/int/aux_Acc_Count0__22_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.762 r  uart/int/aux_Acc_Count0__23/CO[2]
                         net (fo=22, routed)          0.643    18.404    uart/int/aux_Acc_Count0__23_n_1
    SLICE_X3Y0           LUT2 (Prop_lut2_I1_O)        0.310    18.714 r  uart/int/aux_Acc_Count0__24_i_4/O
                         net (fo=1, routed)           0.000    18.714    uart/int/aux_Acc_Count0__24_i_4_n_0
    SLICE_X3Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.264 r  uart/int/aux_Acc_Count0__24/CO[3]
                         net (fo=1, routed)           0.000    19.264    uart/int/aux_Acc_Count0__24_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.378 r  uart/int/aux_Acc_Count0__25/CO[3]
                         net (fo=1, routed)           0.000    19.378    uart/int/aux_Acc_Count0__25_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.492 r  uart/int/aux_Acc_Count0__26/CO[3]
                         net (fo=1, routed)           0.000    19.492    uart/int/aux_Acc_Count0__26_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.606 r  uart/int/aux_Acc_Count0__27/CO[3]
                         net (fo=1, routed)           0.000    19.606    uart/int/aux_Acc_Count0__27_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.834 r  uart/int/aux_Acc_Count0__28/CO[2]
                         net (fo=22, routed)          0.657    20.492    uart/int/aux_Acc_Count0__28_n_1
    SLICE_X4Y0           LUT2 (Prop_lut2_I1_O)        0.313    20.805 r  uart/int/aux_Acc_Count0__29_i_4/O
                         net (fo=1, routed)           0.000    20.805    uart/int/aux_Acc_Count0__29_i_4_n_0
    SLICE_X4Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.355 r  uart/int/aux_Acc_Count0__29/CO[3]
                         net (fo=1, routed)           0.000    21.355    uart/int/aux_Acc_Count0__29_n_0
    SLICE_X4Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.469 r  uart/int/aux_Acc_Count0__30/CO[3]
                         net (fo=1, routed)           0.000    21.469    uart/int/aux_Acc_Count0__30_n_0
    SLICE_X4Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.583 r  uart/int/aux_Acc_Count0__31/CO[3]
                         net (fo=1, routed)           0.000    21.583    uart/int/aux_Acc_Count0__31_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.697 r  uart/int/aux_Acc_Count0__32/CO[3]
                         net (fo=1, routed)           0.000    21.697    uart/int/aux_Acc_Count0__32_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.925 r  uart/int/aux_Acc_Count0__33/CO[2]
                         net (fo=22, routed)          0.669    22.594    uart/int/aux_Acc_Count0__33_n_1
    SLICE_X5Y0           LUT2 (Prop_lut2_I1_O)        0.313    22.907 r  uart/int/aux_Acc_Count0__34_i_4/O
                         net (fo=1, routed)           0.000    22.907    uart/int/aux_Acc_Count0__34_i_4_n_0
    SLICE_X5Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.457 r  uart/int/aux_Acc_Count0__34/CO[3]
                         net (fo=1, routed)           0.000    23.457    uart/int/aux_Acc_Count0__34_n_0
    SLICE_X5Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.571 r  uart/int/aux_Acc_Count0__35/CO[3]
                         net (fo=1, routed)           0.000    23.571    uart/int/aux_Acc_Count0__35_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.685 r  uart/int/aux_Acc_Count0__36/CO[3]
                         net (fo=1, routed)           0.000    23.685    uart/int/aux_Acc_Count0__36_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.799 r  uart/int/aux_Acc_Count0__37/CO[3]
                         net (fo=1, routed)           0.000    23.799    uart/int/aux_Acc_Count0__37_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.027 r  uart/int/aux_Acc_Count0__38/CO[2]
                         net (fo=22, routed)          0.485    24.512    uart/int/aux_Acc_Count0__38_n_1
    SLICE_X5Y5           LUT2 (Prop_lut2_I1_O)        0.313    24.825 r  uart/int/aux_Acc_Count0__39_i_4/O
                         net (fo=1, routed)           0.000    24.825    uart/int/aux_Acc_Count0__39_i_4_n_0
    SLICE_X5Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.375 r  uart/int/aux_Acc_Count0__39/CO[3]
                         net (fo=1, routed)           0.000    25.375    uart/int/aux_Acc_Count0__39_n_0
    SLICE_X5Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.489 r  uart/int/aux_Acc_Count0__40/CO[3]
                         net (fo=1, routed)           0.000    25.489    uart/int/aux_Acc_Count0__40_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.603 r  uart/int/aux_Acc_Count0__41/CO[3]
                         net (fo=1, routed)           0.000    25.603    uart/int/aux_Acc_Count0__41_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.717 r  uart/int/aux_Acc_Count0__42/CO[3]
                         net (fo=1, routed)           0.000    25.717    uart/int/aux_Acc_Count0__42_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.945 r  uart/int/aux_Acc_Count0__43/CO[2]
                         net (fo=22, routed)          0.804    26.749    uart/int/aux_Acc_Count0__43_n_1
    SLICE_X6Y4           LUT2 (Prop_lut2_I1_O)        0.313    27.062 r  uart/int/aux_Acc_Count0__44_i_4/O
                         net (fo=1, routed)           0.000    27.062    uart/int/aux_Acc_Count0__44_i_4_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.595 r  uart/int/aux_Acc_Count0__44/CO[3]
                         net (fo=1, routed)           0.000    27.595    uart/int/aux_Acc_Count0__44_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.712 r  uart/int/aux_Acc_Count0__45/CO[3]
                         net (fo=1, routed)           0.000    27.712    uart/int/aux_Acc_Count0__45_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.829 r  uart/int/aux_Acc_Count0__46/CO[3]
                         net (fo=1, routed)           0.000    27.829    uart/int/aux_Acc_Count0__46_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.946 r  uart/int/aux_Acc_Count0__47/CO[3]
                         net (fo=1, routed)           0.000    27.946    uart/int/aux_Acc_Count0__47_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    28.175 r  uart/int/aux_Acc_Count0__48/CO[2]
                         net (fo=22, routed)          0.672    28.846    uart/int/aux_Acc_Count0__48_n_1
    SLICE_X7Y3           LUT2 (Prop_lut2_I1_O)        0.310    29.156 r  uart/int/aux_Acc_Count0__49_i_4/O
                         net (fo=1, routed)           0.000    29.156    uart/int/aux_Acc_Count0__49_i_4_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.706 r  uart/int/aux_Acc_Count0__49/CO[3]
                         net (fo=1, routed)           0.000    29.706    uart/int/aux_Acc_Count0__49_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.820 r  uart/int/aux_Acc_Count0__50/CO[3]
                         net (fo=1, routed)           0.000    29.820    uart/int/aux_Acc_Count0__50_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.934 r  uart/int/aux_Acc_Count0__51/CO[3]
                         net (fo=1, routed)           0.000    29.934    uart/int/aux_Acc_Count0__51_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.048 r  uart/int/aux_Acc_Count0__52/CO[3]
                         net (fo=1, routed)           0.000    30.048    uart/int/aux_Acc_Count0__52_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.276 r  uart/int/aux_Acc_Count0__53/CO[2]
                         net (fo=22, routed)          0.887    31.163    uart/int/aux_Acc_Count0__53_n_1
    SLICE_X8Y3           LUT2 (Prop_lut2_I1_O)        0.313    31.476 r  uart/int/aux_Acc_Count0__54_i_4/O
                         net (fo=1, routed)           0.000    31.476    uart/int/aux_Acc_Count0__54_i_4_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.009 r  uart/int/aux_Acc_Count0__54/CO[3]
                         net (fo=1, routed)           0.000    32.009    uart/int/aux_Acc_Count0__54_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.126 r  uart/int/aux_Acc_Count0__55/CO[3]
                         net (fo=1, routed)           0.000    32.126    uart/int/aux_Acc_Count0__55_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.243 r  uart/int/aux_Acc_Count0__56/CO[3]
                         net (fo=1, routed)           0.000    32.243    uart/int/aux_Acc_Count0__56_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.360 r  uart/int/aux_Acc_Count0__57/CO[3]
                         net (fo=1, routed)           0.000    32.360    uart/int/aux_Acc_Count0__57_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.589 r  uart/int/aux_Acc_Count0__58/CO[2]
                         net (fo=22, routed)          0.683    33.272    uart/int/aux_Acc_Count0__58_n_1
    SLICE_X10Y4          LUT2 (Prop_lut2_I1_O)        0.310    33.582 r  uart/int/aux_Acc_Count0__59_i_4/O
                         net (fo=1, routed)           0.000    33.582    uart/int/aux_Acc_Count0__59_i_4_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.115 r  uart/int/aux_Acc_Count0__59/CO[3]
                         net (fo=1, routed)           0.000    34.115    uart/int/aux_Acc_Count0__59_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.232 r  uart/int/aux_Acc_Count0__60/CO[3]
                         net (fo=1, routed)           0.000    34.232    uart/int/aux_Acc_Count0__60_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.349 r  uart/int/aux_Acc_Count0__61/CO[3]
                         net (fo=1, routed)           0.000    34.349    uart/int/aux_Acc_Count0__61_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.466 r  uart/int/aux_Acc_Count0__62/CO[3]
                         net (fo=1, routed)           0.000    34.466    uart/int/aux_Acc_Count0__62_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    34.695 r  uart/int/aux_Acc_Count0__63/CO[2]
                         net (fo=22, routed)          0.536    35.231    uart/int/aux_Acc_Count0__63_n_1
    SLICE_X9Y7           LUT2 (Prop_lut2_I1_O)        0.310    35.541 r  uart/int/aux_Acc_Count0__64_i_4/O
                         net (fo=1, routed)           0.000    35.541    uart/int/aux_Acc_Count0__64_i_4_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.091 r  uart/int/aux_Acc_Count0__64/CO[3]
                         net (fo=1, routed)           0.000    36.091    uart/int/aux_Acc_Count0__64_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.205 r  uart/int/aux_Acc_Count0__65/CO[3]
                         net (fo=1, routed)           0.000    36.205    uart/int/aux_Acc_Count0__65_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.319 r  uart/int/aux_Acc_Count0__66/CO[3]
                         net (fo=1, routed)           0.000    36.319    uart/int/aux_Acc_Count0__66_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.433 r  uart/int/aux_Acc_Count0__67/CO[3]
                         net (fo=1, routed)           0.000    36.433    uart/int/aux_Acc_Count0__67_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.661 r  uart/int/aux_Acc_Count0__68/CO[2]
                         net (fo=22, routed)          0.581    37.242    uart/int/aux_Acc_Count0__68_n_1
    SLICE_X8Y11          LUT3 (Prop_lut3_I0_O)        0.313    37.555 r  uart/int/aux_Acc_Count0__69_i_4/O
                         net (fo=1, routed)           0.000    37.555    uart/int/aux_Acc_Count0__69_i_4_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.088 r  uart/int/aux_Acc_Count0__69/CO[3]
                         net (fo=1, routed)           0.000    38.088    uart/int/aux_Acc_Count0__69_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.205 r  uart/int/aux_Acc_Count0__70/CO[3]
                         net (fo=1, routed)           0.000    38.205    uart/int/aux_Acc_Count0__70_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.322 r  uart/int/aux_Acc_Count0__71/CO[3]
                         net (fo=1, routed)           0.000    38.322    uart/int/aux_Acc_Count0__71_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.439 r  uart/int/aux_Acc_Count0__72/CO[3]
                         net (fo=1, routed)           0.000    38.439    uart/int/aux_Acc_Count0__72_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.596 r  uart/int/aux_Acc_Count0__73/CO[1]
                         net (fo=21, routed)          0.856    39.452    uart/int/aux_Acc_Count0__73_n_2
    SLICE_X7Y13          LUT3 (Prop_lut3_I0_O)        0.332    39.784 r  uart/int/aux_Acc_Count0__74_i_5/O
                         net (fo=1, routed)           0.000    39.784    uart/int/aux_Acc_Count0__74_i_5_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.316 r  uart/int/aux_Acc_Count0__74/CO[3]
                         net (fo=1, routed)           0.000    40.316    uart/int/aux_Acc_Count0__74_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.430 r  uart/int/aux_Acc_Count0__75/CO[3]
                         net (fo=1, routed)           0.000    40.430    uart/int/aux_Acc_Count0__75_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.544 r  uart/int/aux_Acc_Count0__76/CO[3]
                         net (fo=1, routed)           0.000    40.544    uart/int/aux_Acc_Count0__76_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.658 r  uart/int/aux_Acc_Count0__77/CO[3]
                         net (fo=1, routed)           0.000    40.658    uart/int/aux_Acc_Count0__77_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.815 r  uart/int/aux_Acc_Count0__78/CO[1]
                         net (fo=21, routed)          0.583    41.398    uart/int/aux_Acc_Count0__78_n_2
    SLICE_X6Y16          LUT3 (Prop_lut3_I0_O)        0.329    41.727 r  uart/int/aux_Acc_Count0__79_i_4/O
                         net (fo=1, routed)           0.000    41.727    uart/int/aux_Acc_Count0__79_i_4_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.260 r  uart/int/aux_Acc_Count0__79/CO[3]
                         net (fo=1, routed)           0.000    42.260    uart/int/aux_Acc_Count0__79_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.377 r  uart/int/aux_Acc_Count0__80/CO[3]
                         net (fo=1, routed)           0.000    42.377    uart/int/aux_Acc_Count0__80_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.494 r  uart/int/aux_Acc_Count0__81/CO[3]
                         net (fo=1, routed)           0.000    42.494    uart/int/aux_Acc_Count0__81_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.611 r  uart/int/aux_Acc_Count0__82/CO[3]
                         net (fo=1, routed)           0.000    42.611    uart/int/aux_Acc_Count0__82_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.768 r  uart/int/aux_Acc_Count0__83/CO[1]
                         net (fo=21, routed)          0.674    43.441    uart/int/aux_Acc_Count0__83_n_2
    SLICE_X7Y19          LUT3 (Prop_lut3_I0_O)        0.332    43.773 r  uart/int/aux_Acc_Count0__84_i_5/O
                         net (fo=1, routed)           0.000    43.773    uart/int/aux_Acc_Count0__84_i_5_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    44.305 r  uart/int/aux_Acc_Count0__84/CO[3]
                         net (fo=1, routed)           0.000    44.305    uart/int/aux_Acc_Count0__84_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.419 r  uart/int/aux_Acc_Count0__85/CO[3]
                         net (fo=1, routed)           0.000    44.419    uart/int/aux_Acc_Count0__85_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.533 r  uart/int/aux_Acc_Count0__86/CO[3]
                         net (fo=1, routed)           0.000    44.533    uart/int/aux_Acc_Count0__86_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.647 r  uart/int/aux_Acc_Count0__87/CO[3]
                         net (fo=1, routed)           0.000    44.647    uart/int/aux_Acc_Count0__87_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.804 r  uart/int/aux_Acc_Count0__88/CO[1]
                         net (fo=21, routed)          0.956    45.761    uart/int/aux_Acc_Count0__88_n_2
    SLICE_X8Y20          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    46.561 r  uart/int/aux_Acc_Count0__89/CO[3]
                         net (fo=1, routed)           0.000    46.561    uart/int/aux_Acc_Count0__89_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.678 r  uart/int/aux_Acc_Count0__90/CO[3]
                         net (fo=1, routed)           0.000    46.678    uart/int/aux_Acc_Count0__90_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.795 r  uart/int/aux_Acc_Count0__91/CO[3]
                         net (fo=1, routed)           0.000    46.795    uart/int/aux_Acc_Count0__91_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.912 r  uart/int/aux_Acc_Count0__92/CO[3]
                         net (fo=1, routed)           0.000    46.912    uart/int/aux_Acc_Count0__92_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.069 r  uart/int/aux_Acc_Count0__93/CO[1]
                         net (fo=21, routed)          0.675    47.743    uart/int/aux_Acc_Count0__93_n_2
    SLICE_X9Y23          LUT3 (Prop_lut3_I0_O)        0.332    48.075 r  uart/int/aux_Acc_Count0__94_i_4/O
                         net (fo=1, routed)           0.000    48.075    uart/int/aux_Acc_Count0__94_i_4_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.625 r  uart/int/aux_Acc_Count0__94/CO[3]
                         net (fo=1, routed)           0.000    48.625    uart/int/aux_Acc_Count0__94_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.739 r  uart/int/aux_Acc_Count0__95/CO[3]
                         net (fo=1, routed)           0.009    48.748    uart/int/aux_Acc_Count0__95_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.862 r  uart/int/aux_Acc_Count0__96/CO[3]
                         net (fo=1, routed)           0.000    48.862    uart/int/aux_Acc_Count0__96_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.976 r  uart/int/aux_Acc_Count0__97/CO[3]
                         net (fo=1, routed)           0.000    48.976    uart/int/aux_Acc_Count0__97_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.133 r  uart/int/aux_Acc_Count0__98/CO[1]
                         net (fo=21, routed)          0.691    49.824    uart/int/aux_Acc_Count0__98_n_2
    SLICE_X9Y28          LUT3 (Prop_lut3_I0_O)        0.329    50.153 r  uart/int/aux_Acc_Count0__99_i_5/O
                         net (fo=1, routed)           0.000    50.153    uart/int/aux_Acc_Count0__99_i_5_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.685 r  uart/int/aux_Acc_Count0__99/CO[3]
                         net (fo=1, routed)           0.000    50.685    uart/int/aux_Acc_Count0__99_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.799 r  uart/int/aux_Acc_Count0__100/CO[3]
                         net (fo=1, routed)           0.000    50.799    uart/int/aux_Acc_Count0__100_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.913 r  uart/int/aux_Acc_Count0__101/CO[3]
                         net (fo=1, routed)           0.000    50.913    uart/int/aux_Acc_Count0__101_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.027 r  uart/int/aux_Acc_Count0__102/CO[3]
                         net (fo=1, routed)           0.000    51.027    uart/int/aux_Acc_Count0__102_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.184 r  uart/int/aux_Acc_Count0__103/CO[1]
                         net (fo=21, routed)          0.702    51.886    uart/int/aux_Acc_Count0__103_n_2
    SLICE_X8Y30          LUT3 (Prop_lut3_I0_O)        0.329    52.215 r  uart/int/aux_Acc_Count0__104_i_4/O
                         net (fo=1, routed)           0.000    52.215    uart/int/aux_Acc_Count0__104_i_4_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.748 r  uart/int/aux_Acc_Count0__104/CO[3]
                         net (fo=1, routed)           0.000    52.748    uart/int/aux_Acc_Count0__104_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.865 r  uart/int/aux_Acc_Count0__105/CO[3]
                         net (fo=1, routed)           0.000    52.865    uart/int/aux_Acc_Count0__105_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.982 r  uart/int/aux_Acc_Count0__106/CO[3]
                         net (fo=1, routed)           0.000    52.982    uart/int/aux_Acc_Count0__106_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.099 r  uart/int/aux_Acc_Count0__107/CO[3]
                         net (fo=1, routed)           0.000    53.099    uart/int/aux_Acc_Count0__107_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.256 r  uart/int/aux_Acc_Count0__108/CO[1]
                         net (fo=21, routed)          0.794    54.050    uart/int/aux_Acc_Count0__108_n_2
    SLICE_X11Y31         LUT3 (Prop_lut3_I0_O)        0.332    54.382 r  uart/int/aux_Acc_Count0__109_i_5/O
                         net (fo=1, routed)           0.000    54.382    uart/int/aux_Acc_Count0__109_i_5_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.914 r  uart/int/aux_Acc_Count0__109/CO[3]
                         net (fo=1, routed)           0.000    54.914    uart/int/aux_Acc_Count0__109_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.028 r  uart/int/aux_Acc_Count0__110/CO[3]
                         net (fo=1, routed)           0.000    55.028    uart/int/aux_Acc_Count0__110_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.142 r  uart/int/aux_Acc_Count0__111/CO[3]
                         net (fo=1, routed)           0.000    55.142    uart/int/aux_Acc_Count0__111_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.256 r  uart/int/aux_Acc_Count0__112/CO[3]
                         net (fo=1, routed)           0.000    55.256    uart/int/aux_Acc_Count0__112_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.413 r  uart/int/aux_Acc_Count0__113/CO[1]
                         net (fo=21, routed)          0.680    56.093    uart/int/aux_Acc_Count0__113_n_2
    SLICE_X10Y34         LUT3 (Prop_lut3_I0_O)        0.329    56.422 r  uart/int/aux_Acc_Count0__114_i_4/O
                         net (fo=1, routed)           0.000    56.422    uart/int/aux_Acc_Count0__114_i_4_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.955 r  uart/int/aux_Acc_Count0__114/CO[3]
                         net (fo=1, routed)           0.000    56.955    uart/int/aux_Acc_Count0__114_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.072 r  uart/int/aux_Acc_Count0__115/CO[3]
                         net (fo=1, routed)           0.000    57.072    uart/int/aux_Acc_Count0__115_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.189 r  uart/int/aux_Acc_Count0__116/CO[3]
                         net (fo=1, routed)           0.000    57.189    uart/int/aux_Acc_Count0__116_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.306 r  uart/int/aux_Acc_Count0__117/CO[3]
                         net (fo=1, routed)           0.000    57.306    uart/int/aux_Acc_Count0__117_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.463 r  uart/int/aux_Acc_Count0__118/CO[1]
                         net (fo=21, routed)          0.850    58.313    uart/int/aux_Acc_Count0__118_n_2
    SLICE_X9Y34          LUT3 (Prop_lut3_I0_O)        0.332    58.645 r  uart/int/aux_Acc_Count0__119_i_5/O
                         net (fo=1, routed)           0.000    58.645    uart/int/aux_Acc_Count0__119_i_5_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    59.177 r  uart/int/aux_Acc_Count0__119/CO[3]
                         net (fo=1, routed)           0.000    59.177    uart/int/aux_Acc_Count0__119_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.291 r  uart/int/aux_Acc_Count0__120/CO[3]
                         net (fo=1, routed)           0.000    59.291    uart/int/aux_Acc_Count0__120_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.405 r  uart/int/aux_Acc_Count0__121/CO[3]
                         net (fo=1, routed)           0.000    59.405    uart/int/aux_Acc_Count0__121_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.519 r  uart/int/aux_Acc_Count0__122/CO[3]
                         net (fo=1, routed)           0.000    59.519    uart/int/aux_Acc_Count0__122_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.676 r  uart/int/aux_Acc_Count0__123/CO[1]
                         net (fo=21, routed)          0.720    60.397    uart/int/aux_Acc_Count0__123_n_2
    SLICE_X8Y37          LUT3 (Prop_lut3_I0_O)        0.329    60.726 r  uart/int/aux_Acc_Count0__124_i_4/O
                         net (fo=1, routed)           0.000    60.726    uart/int/aux_Acc_Count0__124_i_4_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.259 r  uart/int/aux_Acc_Count0__124/CO[3]
                         net (fo=1, routed)           0.000    61.259    uart/int/aux_Acc_Count0__124_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.376 r  uart/int/aux_Acc_Count0__125/CO[3]
                         net (fo=1, routed)           0.000    61.376    uart/int/aux_Acc_Count0__125_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.493 r  uart/int/aux_Acc_Count0__126/CO[3]
                         net (fo=1, routed)           0.000    61.493    uart/int/aux_Acc_Count0__126_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.610 r  uart/int/aux_Acc_Count0__127/CO[3]
                         net (fo=1, routed)           0.000    61.610    uart/int/aux_Acc_Count0__127_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.767 r  uart/int/aux_Acc_Count0__128/CO[1]
                         net (fo=21, routed)          0.755    62.522    uart/int/aux_Acc_Count0__128_n_2
    SLICE_X6Y41          LUT3 (Prop_lut3_I0_O)        0.332    62.854 r  uart/int/aux_Acc_Count0__129_i_5/O
                         net (fo=1, routed)           0.000    62.854    uart/int/aux_Acc_Count0__129_i_5_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    63.367 r  uart/int/aux_Acc_Count0__129/CO[3]
                         net (fo=1, routed)           0.000    63.367    uart/int/aux_Acc_Count0__129_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.484 r  uart/int/aux_Acc_Count0__130/CO[3]
                         net (fo=1, routed)           0.000    63.484    uart/int/aux_Acc_Count0__130_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.601 r  uart/int/aux_Acc_Count0__131/CO[3]
                         net (fo=1, routed)           0.000    63.601    uart/int/aux_Acc_Count0__131_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.718 r  uart/int/aux_Acc_Count0__132/CO[3]
                         net (fo=1, routed)           0.000    63.718    uart/int/aux_Acc_Count0__132_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.875 r  uart/int/aux_Acc_Count0__133/CO[1]
                         net (fo=21, routed)          1.023    64.898    uart/int/aux_Acc_Count0__133_n_2
    SLICE_X7Y48          LUT3 (Prop_lut3_I0_O)        0.332    65.230 r  uart/int/aux_Acc_Count0__137_i_4/O
                         net (fo=1, routed)           0.000    65.230    uart/int/aux_Acc_Count0__137_i_4_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    65.762 r  uart/int/aux_Acc_Count0__137/CO[3]
                         net (fo=1, routed)           0.000    65.762    uart/int/aux_Acc_Count0__137_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.919 r  uart/int/aux_Acc_Count0__138/CO[1]
                         net (fo=21, routed)          0.863    66.781    uart/int/aux_Acc_Count0__138_n_2
    SLICE_X6Y48          LUT3 (Prop_lut3_I0_O)        0.329    67.110 r  uart/int/aux_Acc_Count0__139_i_4/O
                         net (fo=1, routed)           0.000    67.110    uart/int/aux_Acc_Count0__139_i_4_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.643 r  uart/int/aux_Acc_Count0__139/CO[3]
                         net (fo=1, routed)           0.000    67.643    uart/int/aux_Acc_Count0__139_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.760 r  uart/int/aux_Acc_Count0__140/CO[3]
                         net (fo=1, routed)           0.001    67.761    uart/int/aux_Acc_Count0__140_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.878 r  uart/int/aux_Acc_Count0__141/CO[3]
                         net (fo=1, routed)           0.000    67.878    uart/int/aux_Acc_Count0__141_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.995 r  uart/int/aux_Acc_Count0__142/CO[3]
                         net (fo=1, routed)           0.000    67.995    uart/int/aux_Acc_Count0__142_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.152 r  uart/int/aux_Acc_Count0__143/CO[1]
                         net (fo=21, routed)          0.652    68.804    uart/int/aux_Acc_Count0__143_n_2
    SLICE_X5Y52          LUT3 (Prop_lut3_I0_O)        0.332    69.136 r  uart/int/aux_Acc_Count0__144_i_5/O
                         net (fo=1, routed)           0.000    69.136    uart/int/aux_Acc_Count0__144_i_5_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    69.668 r  uart/int/aux_Acc_Count0__144/CO[3]
                         net (fo=1, routed)           0.000    69.668    uart/int/aux_Acc_Count0__144_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.782 r  uart/int/aux_Acc_Count0__145/CO[3]
                         net (fo=1, routed)           0.000    69.782    uart/int/aux_Acc_Count0__145_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.896 r  uart/int/aux_Acc_Count0__146/CO[3]
                         net (fo=1, routed)           0.000    69.896    uart/int/aux_Acc_Count0__146_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.010 r  uart/int/aux_Acc_Count0__147/CO[3]
                         net (fo=1, routed)           0.000    70.010    uart/int/aux_Acc_Count0__147_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.167 r  uart/int/aux_Acc_Count0__148/CO[1]
                         net (fo=21, routed)          0.670    70.837    uart/int/aux_Acc_Count0__148_n_2
    SLICE_X7Y55          LUT3 (Prop_lut3_I0_O)        0.329    71.166 r  uart/int/aux_Acc_Count0__149_i_5/O
                         net (fo=1, routed)           0.000    71.166    uart/int/aux_Acc_Count0__149_i_5_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    71.698 r  uart/int/aux_Acc_Count0__149/CO[3]
                         net (fo=1, routed)           0.000    71.698    uart/int/aux_Acc_Count0__149_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.812 r  uart/int/aux_Acc_Count0__150/CO[3]
                         net (fo=1, routed)           0.000    71.812    uart/int/aux_Acc_Count0__150_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.926 r  uart/int/aux_Acc_Count0__151/CO[3]
                         net (fo=1, routed)           0.000    71.926    uart/int/aux_Acc_Count0__151_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.040 r  uart/int/aux_Acc_Count0__152/CO[3]
                         net (fo=1, routed)           0.000    72.040    uart/int/aux_Acc_Count0__152_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.197 r  uart/int/aux_Acc_Count0__153/CO[1]
                         net (fo=21, routed)          0.805    73.002    uart/int/aux_Acc_Count0__153_n_2
    SLICE_X8Y58          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.835    73.837 r  uart/int/aux_Acc_Count0__154/O[1]
                         net (fo=4, routed)           0.726    74.563    uart/int/aux_Acc_Count0__154_n_6
    SLICE_X8Y57          LUT6 (Prop_lut6_I2_O)        0.306    74.869 f  uart/int/aux_Acc_Count[5]_P_i_3/O
                         net (fo=4, routed)           0.850    75.719    uart/int/aux_Acc_Count[5]_P_i_3_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I2_O)        0.124    75.843 f  uart/int/aux_Acc_Count[16]_P_i_6/O
                         net (fo=7, routed)           0.701    76.544    uart/int/aux_Acc_Count[16]_P_i_6_n_0
    SLICE_X11Y49         LUT3 (Prop_lut3_I2_O)        0.124    76.668 r  uart/int/aux_Acc_Count[9]_P_i_3/O
                         net (fo=1, routed)           0.149    76.817    uart/int/aux_Acc_Count[9]_P_i_3_n_0
    SLICE_X11Y49         LUT6 (Prop_lut6_I3_O)        0.124    76.941 r  uart/int/aux_Acc_Count[9]_P_i_2/O
                         net (fo=1, routed)           0.298    77.239    uart/int/aux_Acc_Count[9]_P_i_2_n_0
    SLICE_X9Y49          LUT5 (Prop_lut5_I1_O)        0.124    77.363 r  uart/int/aux_Acc_Count[9]_P_i_1/O
                         net (fo=1, routed)           0.000    77.363    uart/int/aux_Acc_Count0_out[9]
    SLICE_X9Y49          FDRE                                         r  uart/int/aux_Acc_Count_reg[9]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.451    14.792    uart/int/clk_IBUF_BUFG
    SLICE_X9Y49          FDRE                                         r  uart/int/aux_Acc_Count_reg[9]_P/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X9Y49          FDRE (Setup_fdre_C_D)        0.031    15.048    uart/int/aux_Acc_Count_reg[9]_P
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -77.363    
  -------------------------------------------------------------------
                         slack                                -62.315    

Slack (VIOLATED) :        -62.312ns  (required time - arrival time)
  Source:                 uart/int/div_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/int/aux_Acc_Count_reg[13]_P/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        72.163ns  (logic 45.394ns (62.905%)  route 26.769ns (37.095%))
  Logic Levels:           188  (CARRY4=152 LUT1=1 LUT2=14 LUT3=16 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.635     5.156    uart/int/clk_IBUF_BUFG
    SLICE_X4Y6           FDRE                                         r  uart/int/div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.456     5.612 r  uart/int/div_reg[4]/Q
                         net (fo=43, routed)          0.632     6.244    uart/int/div_reg_n_0_[4]
    SLICE_X4Y8           LUT2 (Prop_lut2_I1_O)        0.124     6.368 r  uart/int/aux_Acc_Count0__0_i_12/O
                         net (fo=1, routed)           0.000     6.368    uart/int/aux_Acc_Count0__0_i_12_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.918 r  uart/int/aux_Acc_Count0__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.918    uart/int/aux_Acc_Count0__0_i_9_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.157 f  uart/int/aux_Acc_Count0__1_i_9/O[2]
                         net (fo=39, routed)          0.647     7.804    uart/int/aux_Acc_Count1[12]
    SLICE_X3Y9           LUT1 (Prop_lut1_I0_O)        0.302     8.106 r  uart/int/aux_Acc_Count0__2_i_8/O
                         net (fo=1, routed)           0.000     8.106    uart/int/aux_Acc_Count0__2_i_8_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.638 r  uart/int/aux_Acc_Count0__2/CO[3]
                         net (fo=1, routed)           0.000     8.638    uart/int/aux_Acc_Count0__2_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.795 r  uart/int/aux_Acc_Count0__3/CO[1]
                         net (fo=20, routed)          0.808     9.603    uart/int/aux_Acc_Count0__3_n_2
    SLICE_X2Y6           LUT2 (Prop_lut2_I1_O)        0.329     9.932 r  uart/int/aux_Acc_Count0__4_i_4/O
                         net (fo=1, routed)           0.000     9.932    uart/int/aux_Acc_Count0__4_i_4_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.465 r  uart/int/aux_Acc_Count0__4/CO[3]
                         net (fo=1, routed)           0.000    10.465    uart/int/aux_Acc_Count0__4_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.582 r  uart/int/aux_Acc_Count0__5/CO[3]
                         net (fo=1, routed)           0.000    10.582    uart/int/aux_Acc_Count0__5_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.699 r  uart/int/aux_Acc_Count0__6/CO[3]
                         net (fo=1, routed)           0.000    10.699    uart/int/aux_Acc_Count0__6_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.816 r  uart/int/aux_Acc_Count0__7/CO[3]
                         net (fo=1, routed)           0.000    10.816    uart/int/aux_Acc_Count0__7_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.045 r  uart/int/aux_Acc_Count0__8/CO[2]
                         net (fo=22, routed)          0.848    11.893    uart/int/aux_Acc_Count0__8_n_1
    SLICE_X1Y4           LUT2 (Prop_lut2_I1_O)        0.310    12.203 r  uart/int/aux_Acc_Count0__9_i_4/O
                         net (fo=1, routed)           0.000    12.203    uart/int/aux_Acc_Count0__9_i_4_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.753 r  uart/int/aux_Acc_Count0__9/CO[3]
                         net (fo=1, routed)           0.000    12.753    uart/int/aux_Acc_Count0__9_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.867 r  uart/int/aux_Acc_Count0__10/CO[3]
                         net (fo=1, routed)           0.000    12.867    uart/int/aux_Acc_Count0__10_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.981 r  uart/int/aux_Acc_Count0__11/CO[3]
                         net (fo=1, routed)           0.000    12.981    uart/int/aux_Acc_Count0__11_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.095 r  uart/int/aux_Acc_Count0__12/CO[3]
                         net (fo=1, routed)           0.000    13.095    uart/int/aux_Acc_Count0__12_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.323 r  uart/int/aux_Acc_Count0__13/CO[2]
                         net (fo=22, routed)          0.835    14.159    uart/int/aux_Acc_Count0__13_n_1
    SLICE_X0Y3           LUT2 (Prop_lut2_I1_O)        0.313    14.472 r  uart/int/aux_Acc_Count0__14_i_4/O
                         net (fo=1, routed)           0.000    14.472    uart/int/aux_Acc_Count0__14_i_4_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.022 r  uart/int/aux_Acc_Count0__14/CO[3]
                         net (fo=1, routed)           0.000    15.022    uart/int/aux_Acc_Count0__14_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.136 r  uart/int/aux_Acc_Count0__15/CO[3]
                         net (fo=1, routed)           0.000    15.136    uart/int/aux_Acc_Count0__15_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.250 r  uart/int/aux_Acc_Count0__16/CO[3]
                         net (fo=1, routed)           0.000    15.250    uart/int/aux_Acc_Count0__16_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.364 r  uart/int/aux_Acc_Count0__17/CO[3]
                         net (fo=1, routed)           0.000    15.364    uart/int/aux_Acc_Count0__17_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.592 r  uart/int/aux_Acc_Count0__18/CO[2]
                         net (fo=22, routed)          0.744    16.336    uart/int/aux_Acc_Count0__18_n_1
    SLICE_X2Y0           LUT2 (Prop_lut2_I1_O)        0.313    16.649 r  uart/int/aux_Acc_Count0__19_i_4/O
                         net (fo=1, routed)           0.000    16.649    uart/int/aux_Acc_Count0__19_i_4_n_0
    SLICE_X2Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.182 r  uart/int/aux_Acc_Count0__19/CO[3]
                         net (fo=1, routed)           0.000    17.182    uart/int/aux_Acc_Count0__19_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.299 r  uart/int/aux_Acc_Count0__20/CO[3]
                         net (fo=1, routed)           0.000    17.299    uart/int/aux_Acc_Count0__20_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.416 r  uart/int/aux_Acc_Count0__21/CO[3]
                         net (fo=1, routed)           0.000    17.416    uart/int/aux_Acc_Count0__21_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.533 r  uart/int/aux_Acc_Count0__22/CO[3]
                         net (fo=1, routed)           0.000    17.533    uart/int/aux_Acc_Count0__22_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.762 r  uart/int/aux_Acc_Count0__23/CO[2]
                         net (fo=22, routed)          0.643    18.404    uart/int/aux_Acc_Count0__23_n_1
    SLICE_X3Y0           LUT2 (Prop_lut2_I1_O)        0.310    18.714 r  uart/int/aux_Acc_Count0__24_i_4/O
                         net (fo=1, routed)           0.000    18.714    uart/int/aux_Acc_Count0__24_i_4_n_0
    SLICE_X3Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.264 r  uart/int/aux_Acc_Count0__24/CO[3]
                         net (fo=1, routed)           0.000    19.264    uart/int/aux_Acc_Count0__24_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.378 r  uart/int/aux_Acc_Count0__25/CO[3]
                         net (fo=1, routed)           0.000    19.378    uart/int/aux_Acc_Count0__25_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.492 r  uart/int/aux_Acc_Count0__26/CO[3]
                         net (fo=1, routed)           0.000    19.492    uart/int/aux_Acc_Count0__26_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.606 r  uart/int/aux_Acc_Count0__27/CO[3]
                         net (fo=1, routed)           0.000    19.606    uart/int/aux_Acc_Count0__27_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.834 r  uart/int/aux_Acc_Count0__28/CO[2]
                         net (fo=22, routed)          0.657    20.492    uart/int/aux_Acc_Count0__28_n_1
    SLICE_X4Y0           LUT2 (Prop_lut2_I1_O)        0.313    20.805 r  uart/int/aux_Acc_Count0__29_i_4/O
                         net (fo=1, routed)           0.000    20.805    uart/int/aux_Acc_Count0__29_i_4_n_0
    SLICE_X4Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.355 r  uart/int/aux_Acc_Count0__29/CO[3]
                         net (fo=1, routed)           0.000    21.355    uart/int/aux_Acc_Count0__29_n_0
    SLICE_X4Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.469 r  uart/int/aux_Acc_Count0__30/CO[3]
                         net (fo=1, routed)           0.000    21.469    uart/int/aux_Acc_Count0__30_n_0
    SLICE_X4Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.583 r  uart/int/aux_Acc_Count0__31/CO[3]
                         net (fo=1, routed)           0.000    21.583    uart/int/aux_Acc_Count0__31_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.697 r  uart/int/aux_Acc_Count0__32/CO[3]
                         net (fo=1, routed)           0.000    21.697    uart/int/aux_Acc_Count0__32_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.925 r  uart/int/aux_Acc_Count0__33/CO[2]
                         net (fo=22, routed)          0.669    22.594    uart/int/aux_Acc_Count0__33_n_1
    SLICE_X5Y0           LUT2 (Prop_lut2_I1_O)        0.313    22.907 r  uart/int/aux_Acc_Count0__34_i_4/O
                         net (fo=1, routed)           0.000    22.907    uart/int/aux_Acc_Count0__34_i_4_n_0
    SLICE_X5Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.457 r  uart/int/aux_Acc_Count0__34/CO[3]
                         net (fo=1, routed)           0.000    23.457    uart/int/aux_Acc_Count0__34_n_0
    SLICE_X5Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.571 r  uart/int/aux_Acc_Count0__35/CO[3]
                         net (fo=1, routed)           0.000    23.571    uart/int/aux_Acc_Count0__35_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.685 r  uart/int/aux_Acc_Count0__36/CO[3]
                         net (fo=1, routed)           0.000    23.685    uart/int/aux_Acc_Count0__36_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.799 r  uart/int/aux_Acc_Count0__37/CO[3]
                         net (fo=1, routed)           0.000    23.799    uart/int/aux_Acc_Count0__37_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.027 r  uart/int/aux_Acc_Count0__38/CO[2]
                         net (fo=22, routed)          0.485    24.512    uart/int/aux_Acc_Count0__38_n_1
    SLICE_X5Y5           LUT2 (Prop_lut2_I1_O)        0.313    24.825 r  uart/int/aux_Acc_Count0__39_i_4/O
                         net (fo=1, routed)           0.000    24.825    uart/int/aux_Acc_Count0__39_i_4_n_0
    SLICE_X5Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.375 r  uart/int/aux_Acc_Count0__39/CO[3]
                         net (fo=1, routed)           0.000    25.375    uart/int/aux_Acc_Count0__39_n_0
    SLICE_X5Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.489 r  uart/int/aux_Acc_Count0__40/CO[3]
                         net (fo=1, routed)           0.000    25.489    uart/int/aux_Acc_Count0__40_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.603 r  uart/int/aux_Acc_Count0__41/CO[3]
                         net (fo=1, routed)           0.000    25.603    uart/int/aux_Acc_Count0__41_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.717 r  uart/int/aux_Acc_Count0__42/CO[3]
                         net (fo=1, routed)           0.000    25.717    uart/int/aux_Acc_Count0__42_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.945 r  uart/int/aux_Acc_Count0__43/CO[2]
                         net (fo=22, routed)          0.804    26.749    uart/int/aux_Acc_Count0__43_n_1
    SLICE_X6Y4           LUT2 (Prop_lut2_I1_O)        0.313    27.062 r  uart/int/aux_Acc_Count0__44_i_4/O
                         net (fo=1, routed)           0.000    27.062    uart/int/aux_Acc_Count0__44_i_4_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.595 r  uart/int/aux_Acc_Count0__44/CO[3]
                         net (fo=1, routed)           0.000    27.595    uart/int/aux_Acc_Count0__44_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.712 r  uart/int/aux_Acc_Count0__45/CO[3]
                         net (fo=1, routed)           0.000    27.712    uart/int/aux_Acc_Count0__45_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.829 r  uart/int/aux_Acc_Count0__46/CO[3]
                         net (fo=1, routed)           0.000    27.829    uart/int/aux_Acc_Count0__46_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.946 r  uart/int/aux_Acc_Count0__47/CO[3]
                         net (fo=1, routed)           0.000    27.946    uart/int/aux_Acc_Count0__47_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    28.175 r  uart/int/aux_Acc_Count0__48/CO[2]
                         net (fo=22, routed)          0.672    28.846    uart/int/aux_Acc_Count0__48_n_1
    SLICE_X7Y3           LUT2 (Prop_lut2_I1_O)        0.310    29.156 r  uart/int/aux_Acc_Count0__49_i_4/O
                         net (fo=1, routed)           0.000    29.156    uart/int/aux_Acc_Count0__49_i_4_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.706 r  uart/int/aux_Acc_Count0__49/CO[3]
                         net (fo=1, routed)           0.000    29.706    uart/int/aux_Acc_Count0__49_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.820 r  uart/int/aux_Acc_Count0__50/CO[3]
                         net (fo=1, routed)           0.000    29.820    uart/int/aux_Acc_Count0__50_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.934 r  uart/int/aux_Acc_Count0__51/CO[3]
                         net (fo=1, routed)           0.000    29.934    uart/int/aux_Acc_Count0__51_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.048 r  uart/int/aux_Acc_Count0__52/CO[3]
                         net (fo=1, routed)           0.000    30.048    uart/int/aux_Acc_Count0__52_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.276 r  uart/int/aux_Acc_Count0__53/CO[2]
                         net (fo=22, routed)          0.887    31.163    uart/int/aux_Acc_Count0__53_n_1
    SLICE_X8Y3           LUT2 (Prop_lut2_I1_O)        0.313    31.476 r  uart/int/aux_Acc_Count0__54_i_4/O
                         net (fo=1, routed)           0.000    31.476    uart/int/aux_Acc_Count0__54_i_4_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.009 r  uart/int/aux_Acc_Count0__54/CO[3]
                         net (fo=1, routed)           0.000    32.009    uart/int/aux_Acc_Count0__54_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.126 r  uart/int/aux_Acc_Count0__55/CO[3]
                         net (fo=1, routed)           0.000    32.126    uart/int/aux_Acc_Count0__55_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.243 r  uart/int/aux_Acc_Count0__56/CO[3]
                         net (fo=1, routed)           0.000    32.243    uart/int/aux_Acc_Count0__56_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.360 r  uart/int/aux_Acc_Count0__57/CO[3]
                         net (fo=1, routed)           0.000    32.360    uart/int/aux_Acc_Count0__57_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.589 r  uart/int/aux_Acc_Count0__58/CO[2]
                         net (fo=22, routed)          0.683    33.272    uart/int/aux_Acc_Count0__58_n_1
    SLICE_X10Y4          LUT2 (Prop_lut2_I1_O)        0.310    33.582 r  uart/int/aux_Acc_Count0__59_i_4/O
                         net (fo=1, routed)           0.000    33.582    uart/int/aux_Acc_Count0__59_i_4_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.115 r  uart/int/aux_Acc_Count0__59/CO[3]
                         net (fo=1, routed)           0.000    34.115    uart/int/aux_Acc_Count0__59_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.232 r  uart/int/aux_Acc_Count0__60/CO[3]
                         net (fo=1, routed)           0.000    34.232    uart/int/aux_Acc_Count0__60_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.349 r  uart/int/aux_Acc_Count0__61/CO[3]
                         net (fo=1, routed)           0.000    34.349    uart/int/aux_Acc_Count0__61_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.466 r  uart/int/aux_Acc_Count0__62/CO[3]
                         net (fo=1, routed)           0.000    34.466    uart/int/aux_Acc_Count0__62_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    34.695 r  uart/int/aux_Acc_Count0__63/CO[2]
                         net (fo=22, routed)          0.536    35.231    uart/int/aux_Acc_Count0__63_n_1
    SLICE_X9Y7           LUT2 (Prop_lut2_I1_O)        0.310    35.541 r  uart/int/aux_Acc_Count0__64_i_4/O
                         net (fo=1, routed)           0.000    35.541    uart/int/aux_Acc_Count0__64_i_4_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.091 r  uart/int/aux_Acc_Count0__64/CO[3]
                         net (fo=1, routed)           0.000    36.091    uart/int/aux_Acc_Count0__64_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.205 r  uart/int/aux_Acc_Count0__65/CO[3]
                         net (fo=1, routed)           0.000    36.205    uart/int/aux_Acc_Count0__65_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.319 r  uart/int/aux_Acc_Count0__66/CO[3]
                         net (fo=1, routed)           0.000    36.319    uart/int/aux_Acc_Count0__66_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.433 r  uart/int/aux_Acc_Count0__67/CO[3]
                         net (fo=1, routed)           0.000    36.433    uart/int/aux_Acc_Count0__67_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.661 r  uart/int/aux_Acc_Count0__68/CO[2]
                         net (fo=22, routed)          0.581    37.242    uart/int/aux_Acc_Count0__68_n_1
    SLICE_X8Y11          LUT3 (Prop_lut3_I0_O)        0.313    37.555 r  uart/int/aux_Acc_Count0__69_i_4/O
                         net (fo=1, routed)           0.000    37.555    uart/int/aux_Acc_Count0__69_i_4_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.088 r  uart/int/aux_Acc_Count0__69/CO[3]
                         net (fo=1, routed)           0.000    38.088    uart/int/aux_Acc_Count0__69_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.205 r  uart/int/aux_Acc_Count0__70/CO[3]
                         net (fo=1, routed)           0.000    38.205    uart/int/aux_Acc_Count0__70_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.322 r  uart/int/aux_Acc_Count0__71/CO[3]
                         net (fo=1, routed)           0.000    38.322    uart/int/aux_Acc_Count0__71_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.439 r  uart/int/aux_Acc_Count0__72/CO[3]
                         net (fo=1, routed)           0.000    38.439    uart/int/aux_Acc_Count0__72_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.596 r  uart/int/aux_Acc_Count0__73/CO[1]
                         net (fo=21, routed)          0.856    39.452    uart/int/aux_Acc_Count0__73_n_2
    SLICE_X7Y13          LUT3 (Prop_lut3_I0_O)        0.332    39.784 r  uart/int/aux_Acc_Count0__74_i_5/O
                         net (fo=1, routed)           0.000    39.784    uart/int/aux_Acc_Count0__74_i_5_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.316 r  uart/int/aux_Acc_Count0__74/CO[3]
                         net (fo=1, routed)           0.000    40.316    uart/int/aux_Acc_Count0__74_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.430 r  uart/int/aux_Acc_Count0__75/CO[3]
                         net (fo=1, routed)           0.000    40.430    uart/int/aux_Acc_Count0__75_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.544 r  uart/int/aux_Acc_Count0__76/CO[3]
                         net (fo=1, routed)           0.000    40.544    uart/int/aux_Acc_Count0__76_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.658 r  uart/int/aux_Acc_Count0__77/CO[3]
                         net (fo=1, routed)           0.000    40.658    uart/int/aux_Acc_Count0__77_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.815 r  uart/int/aux_Acc_Count0__78/CO[1]
                         net (fo=21, routed)          0.583    41.398    uart/int/aux_Acc_Count0__78_n_2
    SLICE_X6Y16          LUT3 (Prop_lut3_I0_O)        0.329    41.727 r  uart/int/aux_Acc_Count0__79_i_4/O
                         net (fo=1, routed)           0.000    41.727    uart/int/aux_Acc_Count0__79_i_4_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.260 r  uart/int/aux_Acc_Count0__79/CO[3]
                         net (fo=1, routed)           0.000    42.260    uart/int/aux_Acc_Count0__79_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.377 r  uart/int/aux_Acc_Count0__80/CO[3]
                         net (fo=1, routed)           0.000    42.377    uart/int/aux_Acc_Count0__80_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.494 r  uart/int/aux_Acc_Count0__81/CO[3]
                         net (fo=1, routed)           0.000    42.494    uart/int/aux_Acc_Count0__81_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.611 r  uart/int/aux_Acc_Count0__82/CO[3]
                         net (fo=1, routed)           0.000    42.611    uart/int/aux_Acc_Count0__82_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.768 r  uart/int/aux_Acc_Count0__83/CO[1]
                         net (fo=21, routed)          0.674    43.441    uart/int/aux_Acc_Count0__83_n_2
    SLICE_X7Y19          LUT3 (Prop_lut3_I0_O)        0.332    43.773 r  uart/int/aux_Acc_Count0__84_i_5/O
                         net (fo=1, routed)           0.000    43.773    uart/int/aux_Acc_Count0__84_i_5_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    44.305 r  uart/int/aux_Acc_Count0__84/CO[3]
                         net (fo=1, routed)           0.000    44.305    uart/int/aux_Acc_Count0__84_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.419 r  uart/int/aux_Acc_Count0__85/CO[3]
                         net (fo=1, routed)           0.000    44.419    uart/int/aux_Acc_Count0__85_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.533 r  uart/int/aux_Acc_Count0__86/CO[3]
                         net (fo=1, routed)           0.000    44.533    uart/int/aux_Acc_Count0__86_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.647 r  uart/int/aux_Acc_Count0__87/CO[3]
                         net (fo=1, routed)           0.000    44.647    uart/int/aux_Acc_Count0__87_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.804 r  uart/int/aux_Acc_Count0__88/CO[1]
                         net (fo=21, routed)          0.956    45.761    uart/int/aux_Acc_Count0__88_n_2
    SLICE_X8Y20          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    46.561 r  uart/int/aux_Acc_Count0__89/CO[3]
                         net (fo=1, routed)           0.000    46.561    uart/int/aux_Acc_Count0__89_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.678 r  uart/int/aux_Acc_Count0__90/CO[3]
                         net (fo=1, routed)           0.000    46.678    uart/int/aux_Acc_Count0__90_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.795 r  uart/int/aux_Acc_Count0__91/CO[3]
                         net (fo=1, routed)           0.000    46.795    uart/int/aux_Acc_Count0__91_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.912 r  uart/int/aux_Acc_Count0__92/CO[3]
                         net (fo=1, routed)           0.000    46.912    uart/int/aux_Acc_Count0__92_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.069 r  uart/int/aux_Acc_Count0__93/CO[1]
                         net (fo=21, routed)          0.675    47.743    uart/int/aux_Acc_Count0__93_n_2
    SLICE_X9Y23          LUT3 (Prop_lut3_I0_O)        0.332    48.075 r  uart/int/aux_Acc_Count0__94_i_4/O
                         net (fo=1, routed)           0.000    48.075    uart/int/aux_Acc_Count0__94_i_4_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.625 r  uart/int/aux_Acc_Count0__94/CO[3]
                         net (fo=1, routed)           0.000    48.625    uart/int/aux_Acc_Count0__94_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.739 r  uart/int/aux_Acc_Count0__95/CO[3]
                         net (fo=1, routed)           0.009    48.748    uart/int/aux_Acc_Count0__95_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.862 r  uart/int/aux_Acc_Count0__96/CO[3]
                         net (fo=1, routed)           0.000    48.862    uart/int/aux_Acc_Count0__96_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.976 r  uart/int/aux_Acc_Count0__97/CO[3]
                         net (fo=1, routed)           0.000    48.976    uart/int/aux_Acc_Count0__97_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.133 r  uart/int/aux_Acc_Count0__98/CO[1]
                         net (fo=21, routed)          0.691    49.824    uart/int/aux_Acc_Count0__98_n_2
    SLICE_X9Y28          LUT3 (Prop_lut3_I0_O)        0.329    50.153 r  uart/int/aux_Acc_Count0__99_i_5/O
                         net (fo=1, routed)           0.000    50.153    uart/int/aux_Acc_Count0__99_i_5_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.685 r  uart/int/aux_Acc_Count0__99/CO[3]
                         net (fo=1, routed)           0.000    50.685    uart/int/aux_Acc_Count0__99_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.799 r  uart/int/aux_Acc_Count0__100/CO[3]
                         net (fo=1, routed)           0.000    50.799    uart/int/aux_Acc_Count0__100_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.913 r  uart/int/aux_Acc_Count0__101/CO[3]
                         net (fo=1, routed)           0.000    50.913    uart/int/aux_Acc_Count0__101_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.027 r  uart/int/aux_Acc_Count0__102/CO[3]
                         net (fo=1, routed)           0.000    51.027    uart/int/aux_Acc_Count0__102_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.184 r  uart/int/aux_Acc_Count0__103/CO[1]
                         net (fo=21, routed)          0.702    51.886    uart/int/aux_Acc_Count0__103_n_2
    SLICE_X8Y30          LUT3 (Prop_lut3_I0_O)        0.329    52.215 r  uart/int/aux_Acc_Count0__104_i_4/O
                         net (fo=1, routed)           0.000    52.215    uart/int/aux_Acc_Count0__104_i_4_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.748 r  uart/int/aux_Acc_Count0__104/CO[3]
                         net (fo=1, routed)           0.000    52.748    uart/int/aux_Acc_Count0__104_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.865 r  uart/int/aux_Acc_Count0__105/CO[3]
                         net (fo=1, routed)           0.000    52.865    uart/int/aux_Acc_Count0__105_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.982 r  uart/int/aux_Acc_Count0__106/CO[3]
                         net (fo=1, routed)           0.000    52.982    uart/int/aux_Acc_Count0__106_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.099 r  uart/int/aux_Acc_Count0__107/CO[3]
                         net (fo=1, routed)           0.000    53.099    uart/int/aux_Acc_Count0__107_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.256 r  uart/int/aux_Acc_Count0__108/CO[1]
                         net (fo=21, routed)          0.794    54.050    uart/int/aux_Acc_Count0__108_n_2
    SLICE_X11Y31         LUT3 (Prop_lut3_I0_O)        0.332    54.382 r  uart/int/aux_Acc_Count0__109_i_5/O
                         net (fo=1, routed)           0.000    54.382    uart/int/aux_Acc_Count0__109_i_5_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.914 r  uart/int/aux_Acc_Count0__109/CO[3]
                         net (fo=1, routed)           0.000    54.914    uart/int/aux_Acc_Count0__109_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.028 r  uart/int/aux_Acc_Count0__110/CO[3]
                         net (fo=1, routed)           0.000    55.028    uart/int/aux_Acc_Count0__110_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.142 r  uart/int/aux_Acc_Count0__111/CO[3]
                         net (fo=1, routed)           0.000    55.142    uart/int/aux_Acc_Count0__111_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.256 r  uart/int/aux_Acc_Count0__112/CO[3]
                         net (fo=1, routed)           0.000    55.256    uart/int/aux_Acc_Count0__112_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.413 r  uart/int/aux_Acc_Count0__113/CO[1]
                         net (fo=21, routed)          0.680    56.093    uart/int/aux_Acc_Count0__113_n_2
    SLICE_X10Y34         LUT3 (Prop_lut3_I0_O)        0.329    56.422 r  uart/int/aux_Acc_Count0__114_i_4/O
                         net (fo=1, routed)           0.000    56.422    uart/int/aux_Acc_Count0__114_i_4_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.955 r  uart/int/aux_Acc_Count0__114/CO[3]
                         net (fo=1, routed)           0.000    56.955    uart/int/aux_Acc_Count0__114_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.072 r  uart/int/aux_Acc_Count0__115/CO[3]
                         net (fo=1, routed)           0.000    57.072    uart/int/aux_Acc_Count0__115_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.189 r  uart/int/aux_Acc_Count0__116/CO[3]
                         net (fo=1, routed)           0.000    57.189    uart/int/aux_Acc_Count0__116_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.306 r  uart/int/aux_Acc_Count0__117/CO[3]
                         net (fo=1, routed)           0.000    57.306    uart/int/aux_Acc_Count0__117_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.463 r  uart/int/aux_Acc_Count0__118/CO[1]
                         net (fo=21, routed)          0.850    58.313    uart/int/aux_Acc_Count0__118_n_2
    SLICE_X9Y34          LUT3 (Prop_lut3_I0_O)        0.332    58.645 r  uart/int/aux_Acc_Count0__119_i_5/O
                         net (fo=1, routed)           0.000    58.645    uart/int/aux_Acc_Count0__119_i_5_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    59.177 r  uart/int/aux_Acc_Count0__119/CO[3]
                         net (fo=1, routed)           0.000    59.177    uart/int/aux_Acc_Count0__119_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.291 r  uart/int/aux_Acc_Count0__120/CO[3]
                         net (fo=1, routed)           0.000    59.291    uart/int/aux_Acc_Count0__120_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.405 r  uart/int/aux_Acc_Count0__121/CO[3]
                         net (fo=1, routed)           0.000    59.405    uart/int/aux_Acc_Count0__121_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.519 r  uart/int/aux_Acc_Count0__122/CO[3]
                         net (fo=1, routed)           0.000    59.519    uart/int/aux_Acc_Count0__122_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.676 r  uart/int/aux_Acc_Count0__123/CO[1]
                         net (fo=21, routed)          0.720    60.397    uart/int/aux_Acc_Count0__123_n_2
    SLICE_X8Y37          LUT3 (Prop_lut3_I0_O)        0.329    60.726 r  uart/int/aux_Acc_Count0__124_i_4/O
                         net (fo=1, routed)           0.000    60.726    uart/int/aux_Acc_Count0__124_i_4_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.259 r  uart/int/aux_Acc_Count0__124/CO[3]
                         net (fo=1, routed)           0.000    61.259    uart/int/aux_Acc_Count0__124_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.376 r  uart/int/aux_Acc_Count0__125/CO[3]
                         net (fo=1, routed)           0.000    61.376    uart/int/aux_Acc_Count0__125_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.493 r  uart/int/aux_Acc_Count0__126/CO[3]
                         net (fo=1, routed)           0.000    61.493    uart/int/aux_Acc_Count0__126_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.610 r  uart/int/aux_Acc_Count0__127/CO[3]
                         net (fo=1, routed)           0.000    61.610    uart/int/aux_Acc_Count0__127_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.767 r  uart/int/aux_Acc_Count0__128/CO[1]
                         net (fo=21, routed)          0.755    62.522    uart/int/aux_Acc_Count0__128_n_2
    SLICE_X6Y41          LUT3 (Prop_lut3_I0_O)        0.332    62.854 r  uart/int/aux_Acc_Count0__129_i_5/O
                         net (fo=1, routed)           0.000    62.854    uart/int/aux_Acc_Count0__129_i_5_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    63.367 r  uart/int/aux_Acc_Count0__129/CO[3]
                         net (fo=1, routed)           0.000    63.367    uart/int/aux_Acc_Count0__129_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.484 r  uart/int/aux_Acc_Count0__130/CO[3]
                         net (fo=1, routed)           0.000    63.484    uart/int/aux_Acc_Count0__130_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.601 r  uart/int/aux_Acc_Count0__131/CO[3]
                         net (fo=1, routed)           0.000    63.601    uart/int/aux_Acc_Count0__131_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.718 r  uart/int/aux_Acc_Count0__132/CO[3]
                         net (fo=1, routed)           0.000    63.718    uart/int/aux_Acc_Count0__132_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.875 r  uart/int/aux_Acc_Count0__133/CO[1]
                         net (fo=21, routed)          1.023    64.898    uart/int/aux_Acc_Count0__133_n_2
    SLICE_X7Y48          LUT3 (Prop_lut3_I0_O)        0.332    65.230 r  uart/int/aux_Acc_Count0__137_i_4/O
                         net (fo=1, routed)           0.000    65.230    uart/int/aux_Acc_Count0__137_i_4_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    65.762 r  uart/int/aux_Acc_Count0__137/CO[3]
                         net (fo=1, routed)           0.000    65.762    uart/int/aux_Acc_Count0__137_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.919 r  uart/int/aux_Acc_Count0__138/CO[1]
                         net (fo=21, routed)          0.863    66.781    uart/int/aux_Acc_Count0__138_n_2
    SLICE_X6Y48          LUT3 (Prop_lut3_I0_O)        0.329    67.110 r  uart/int/aux_Acc_Count0__139_i_4/O
                         net (fo=1, routed)           0.000    67.110    uart/int/aux_Acc_Count0__139_i_4_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.643 r  uart/int/aux_Acc_Count0__139/CO[3]
                         net (fo=1, routed)           0.000    67.643    uart/int/aux_Acc_Count0__139_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.760 r  uart/int/aux_Acc_Count0__140/CO[3]
                         net (fo=1, routed)           0.001    67.761    uart/int/aux_Acc_Count0__140_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.878 r  uart/int/aux_Acc_Count0__141/CO[3]
                         net (fo=1, routed)           0.000    67.878    uart/int/aux_Acc_Count0__141_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.995 r  uart/int/aux_Acc_Count0__142/CO[3]
                         net (fo=1, routed)           0.000    67.995    uart/int/aux_Acc_Count0__142_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.152 r  uart/int/aux_Acc_Count0__143/CO[1]
                         net (fo=21, routed)          0.652    68.804    uart/int/aux_Acc_Count0__143_n_2
    SLICE_X5Y52          LUT3 (Prop_lut3_I0_O)        0.332    69.136 r  uart/int/aux_Acc_Count0__144_i_5/O
                         net (fo=1, routed)           0.000    69.136    uart/int/aux_Acc_Count0__144_i_5_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    69.668 r  uart/int/aux_Acc_Count0__144/CO[3]
                         net (fo=1, routed)           0.000    69.668    uart/int/aux_Acc_Count0__144_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.782 r  uart/int/aux_Acc_Count0__145/CO[3]
                         net (fo=1, routed)           0.000    69.782    uart/int/aux_Acc_Count0__145_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.896 r  uart/int/aux_Acc_Count0__146/CO[3]
                         net (fo=1, routed)           0.000    69.896    uart/int/aux_Acc_Count0__146_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.010 r  uart/int/aux_Acc_Count0__147/CO[3]
                         net (fo=1, routed)           0.000    70.010    uart/int/aux_Acc_Count0__147_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.167 r  uart/int/aux_Acc_Count0__148/CO[1]
                         net (fo=21, routed)          0.670    70.837    uart/int/aux_Acc_Count0__148_n_2
    SLICE_X7Y55          LUT3 (Prop_lut3_I0_O)        0.329    71.166 r  uart/int/aux_Acc_Count0__149_i_5/O
                         net (fo=1, routed)           0.000    71.166    uart/int/aux_Acc_Count0__149_i_5_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    71.698 r  uart/int/aux_Acc_Count0__149/CO[3]
                         net (fo=1, routed)           0.000    71.698    uart/int/aux_Acc_Count0__149_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.812 r  uart/int/aux_Acc_Count0__150/CO[3]
                         net (fo=1, routed)           0.000    71.812    uart/int/aux_Acc_Count0__150_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.926 r  uart/int/aux_Acc_Count0__151/CO[3]
                         net (fo=1, routed)           0.000    71.926    uart/int/aux_Acc_Count0__151_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.040 r  uart/int/aux_Acc_Count0__152/CO[3]
                         net (fo=1, routed)           0.000    72.040    uart/int/aux_Acc_Count0__152_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.197 r  uart/int/aux_Acc_Count0__153/CO[1]
                         net (fo=21, routed)          0.805    73.002    uart/int/aux_Acc_Count0__153_n_2
    SLICE_X8Y58          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.835    73.837 f  uart/int/aux_Acc_Count0__154/O[1]
                         net (fo=4, routed)           0.726    74.563    uart/int/aux_Acc_Count0__154_n_6
    SLICE_X8Y57          LUT6 (Prop_lut6_I2_O)        0.306    74.869 r  uart/int/aux_Acc_Count[5]_P_i_3/O
                         net (fo=4, routed)           0.850    75.719    uart/int/aux_Acc_Count[5]_P_i_3_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I2_O)        0.124    75.843 r  uart/int/aux_Acc_Count[16]_P_i_6/O
                         net (fo=7, routed)           0.636    76.478    uart/int/aux_Acc_Count[16]_P_i_6_n_0
    SLICE_X11Y57         LUT5 (Prop_lut5_I0_O)        0.124    76.602 r  uart/int/aux_Acc_Count[13]_P_i_3/O
                         net (fo=2, routed)           0.166    76.768    uart/int/aux_Acc_Count[13]_P_i_3_n_0
    SLICE_X11Y57         LUT6 (Prop_lut6_I2_O)        0.124    76.892 r  uart/int/aux_Acc_Count[13]_P_i_2/O
                         net (fo=1, routed)           0.303    77.195    uart/int/aux_Acc_Count0__481[13]
    SLICE_X10Y56         LUT6 (Prop_lut6_I2_O)        0.124    77.319 r  uart/int/aux_Acc_Count[13]_P_i_1/O
                         net (fo=1, routed)           0.000    77.319    uart/int/aux_Acc_Count0_out[13]
    SLICE_X10Y56         FDRE                                         r  uart/int/aux_Acc_Count_reg[13]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.441    14.782    uart/int/clk_IBUF_BUFG
    SLICE_X10Y56         FDRE                                         r  uart/int/aux_Acc_Count_reg[13]_P/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X10Y56         FDRE (Setup_fdre_C_D)        0.081    15.007    uart/int/aux_Acc_Count_reg[13]_P
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                         -77.319    
  -------------------------------------------------------------------
                         slack                                -62.312    

Slack (VIOLATED) :        -61.947ns  (required time - arrival time)
  Source:                 uart/int/div_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/int/aux_Acc_Count_reg[16]_P/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        71.796ns  (logic 45.270ns (63.053%)  route 26.526ns (36.947%))
  Logic Levels:           187  (CARRY4=152 LUT1=1 LUT2=14 LUT3=16 LUT6=4)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.635     5.156    uart/int/clk_IBUF_BUFG
    SLICE_X4Y6           FDRE                                         r  uart/int/div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.456     5.612 r  uart/int/div_reg[4]/Q
                         net (fo=43, routed)          0.632     6.244    uart/int/div_reg_n_0_[4]
    SLICE_X4Y8           LUT2 (Prop_lut2_I1_O)        0.124     6.368 r  uart/int/aux_Acc_Count0__0_i_12/O
                         net (fo=1, routed)           0.000     6.368    uart/int/aux_Acc_Count0__0_i_12_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.918 r  uart/int/aux_Acc_Count0__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.918    uart/int/aux_Acc_Count0__0_i_9_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.157 f  uart/int/aux_Acc_Count0__1_i_9/O[2]
                         net (fo=39, routed)          0.647     7.804    uart/int/aux_Acc_Count1[12]
    SLICE_X3Y9           LUT1 (Prop_lut1_I0_O)        0.302     8.106 r  uart/int/aux_Acc_Count0__2_i_8/O
                         net (fo=1, routed)           0.000     8.106    uart/int/aux_Acc_Count0__2_i_8_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.638 r  uart/int/aux_Acc_Count0__2/CO[3]
                         net (fo=1, routed)           0.000     8.638    uart/int/aux_Acc_Count0__2_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.795 r  uart/int/aux_Acc_Count0__3/CO[1]
                         net (fo=20, routed)          0.808     9.603    uart/int/aux_Acc_Count0__3_n_2
    SLICE_X2Y6           LUT2 (Prop_lut2_I1_O)        0.329     9.932 r  uart/int/aux_Acc_Count0__4_i_4/O
                         net (fo=1, routed)           0.000     9.932    uart/int/aux_Acc_Count0__4_i_4_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.465 r  uart/int/aux_Acc_Count0__4/CO[3]
                         net (fo=1, routed)           0.000    10.465    uart/int/aux_Acc_Count0__4_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.582 r  uart/int/aux_Acc_Count0__5/CO[3]
                         net (fo=1, routed)           0.000    10.582    uart/int/aux_Acc_Count0__5_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.699 r  uart/int/aux_Acc_Count0__6/CO[3]
                         net (fo=1, routed)           0.000    10.699    uart/int/aux_Acc_Count0__6_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.816 r  uart/int/aux_Acc_Count0__7/CO[3]
                         net (fo=1, routed)           0.000    10.816    uart/int/aux_Acc_Count0__7_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.045 r  uart/int/aux_Acc_Count0__8/CO[2]
                         net (fo=22, routed)          0.848    11.893    uart/int/aux_Acc_Count0__8_n_1
    SLICE_X1Y4           LUT2 (Prop_lut2_I1_O)        0.310    12.203 r  uart/int/aux_Acc_Count0__9_i_4/O
                         net (fo=1, routed)           0.000    12.203    uart/int/aux_Acc_Count0__9_i_4_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.753 r  uart/int/aux_Acc_Count0__9/CO[3]
                         net (fo=1, routed)           0.000    12.753    uart/int/aux_Acc_Count0__9_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.867 r  uart/int/aux_Acc_Count0__10/CO[3]
                         net (fo=1, routed)           0.000    12.867    uart/int/aux_Acc_Count0__10_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.981 r  uart/int/aux_Acc_Count0__11/CO[3]
                         net (fo=1, routed)           0.000    12.981    uart/int/aux_Acc_Count0__11_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.095 r  uart/int/aux_Acc_Count0__12/CO[3]
                         net (fo=1, routed)           0.000    13.095    uart/int/aux_Acc_Count0__12_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.323 r  uart/int/aux_Acc_Count0__13/CO[2]
                         net (fo=22, routed)          0.835    14.159    uart/int/aux_Acc_Count0__13_n_1
    SLICE_X0Y3           LUT2 (Prop_lut2_I1_O)        0.313    14.472 r  uart/int/aux_Acc_Count0__14_i_4/O
                         net (fo=1, routed)           0.000    14.472    uart/int/aux_Acc_Count0__14_i_4_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.022 r  uart/int/aux_Acc_Count0__14/CO[3]
                         net (fo=1, routed)           0.000    15.022    uart/int/aux_Acc_Count0__14_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.136 r  uart/int/aux_Acc_Count0__15/CO[3]
                         net (fo=1, routed)           0.000    15.136    uart/int/aux_Acc_Count0__15_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.250 r  uart/int/aux_Acc_Count0__16/CO[3]
                         net (fo=1, routed)           0.000    15.250    uart/int/aux_Acc_Count0__16_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.364 r  uart/int/aux_Acc_Count0__17/CO[3]
                         net (fo=1, routed)           0.000    15.364    uart/int/aux_Acc_Count0__17_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.592 r  uart/int/aux_Acc_Count0__18/CO[2]
                         net (fo=22, routed)          0.744    16.336    uart/int/aux_Acc_Count0__18_n_1
    SLICE_X2Y0           LUT2 (Prop_lut2_I1_O)        0.313    16.649 r  uart/int/aux_Acc_Count0__19_i_4/O
                         net (fo=1, routed)           0.000    16.649    uart/int/aux_Acc_Count0__19_i_4_n_0
    SLICE_X2Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.182 r  uart/int/aux_Acc_Count0__19/CO[3]
                         net (fo=1, routed)           0.000    17.182    uart/int/aux_Acc_Count0__19_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.299 r  uart/int/aux_Acc_Count0__20/CO[3]
                         net (fo=1, routed)           0.000    17.299    uart/int/aux_Acc_Count0__20_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.416 r  uart/int/aux_Acc_Count0__21/CO[3]
                         net (fo=1, routed)           0.000    17.416    uart/int/aux_Acc_Count0__21_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.533 r  uart/int/aux_Acc_Count0__22/CO[3]
                         net (fo=1, routed)           0.000    17.533    uart/int/aux_Acc_Count0__22_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.762 r  uart/int/aux_Acc_Count0__23/CO[2]
                         net (fo=22, routed)          0.643    18.404    uart/int/aux_Acc_Count0__23_n_1
    SLICE_X3Y0           LUT2 (Prop_lut2_I1_O)        0.310    18.714 r  uart/int/aux_Acc_Count0__24_i_4/O
                         net (fo=1, routed)           0.000    18.714    uart/int/aux_Acc_Count0__24_i_4_n_0
    SLICE_X3Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.264 r  uart/int/aux_Acc_Count0__24/CO[3]
                         net (fo=1, routed)           0.000    19.264    uart/int/aux_Acc_Count0__24_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.378 r  uart/int/aux_Acc_Count0__25/CO[3]
                         net (fo=1, routed)           0.000    19.378    uart/int/aux_Acc_Count0__25_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.492 r  uart/int/aux_Acc_Count0__26/CO[3]
                         net (fo=1, routed)           0.000    19.492    uart/int/aux_Acc_Count0__26_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.606 r  uart/int/aux_Acc_Count0__27/CO[3]
                         net (fo=1, routed)           0.000    19.606    uart/int/aux_Acc_Count0__27_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.834 r  uart/int/aux_Acc_Count0__28/CO[2]
                         net (fo=22, routed)          0.657    20.492    uart/int/aux_Acc_Count0__28_n_1
    SLICE_X4Y0           LUT2 (Prop_lut2_I1_O)        0.313    20.805 r  uart/int/aux_Acc_Count0__29_i_4/O
                         net (fo=1, routed)           0.000    20.805    uart/int/aux_Acc_Count0__29_i_4_n_0
    SLICE_X4Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.355 r  uart/int/aux_Acc_Count0__29/CO[3]
                         net (fo=1, routed)           0.000    21.355    uart/int/aux_Acc_Count0__29_n_0
    SLICE_X4Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.469 r  uart/int/aux_Acc_Count0__30/CO[3]
                         net (fo=1, routed)           0.000    21.469    uart/int/aux_Acc_Count0__30_n_0
    SLICE_X4Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.583 r  uart/int/aux_Acc_Count0__31/CO[3]
                         net (fo=1, routed)           0.000    21.583    uart/int/aux_Acc_Count0__31_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.697 r  uart/int/aux_Acc_Count0__32/CO[3]
                         net (fo=1, routed)           0.000    21.697    uart/int/aux_Acc_Count0__32_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.925 r  uart/int/aux_Acc_Count0__33/CO[2]
                         net (fo=22, routed)          0.669    22.594    uart/int/aux_Acc_Count0__33_n_1
    SLICE_X5Y0           LUT2 (Prop_lut2_I1_O)        0.313    22.907 r  uart/int/aux_Acc_Count0__34_i_4/O
                         net (fo=1, routed)           0.000    22.907    uart/int/aux_Acc_Count0__34_i_4_n_0
    SLICE_X5Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.457 r  uart/int/aux_Acc_Count0__34/CO[3]
                         net (fo=1, routed)           0.000    23.457    uart/int/aux_Acc_Count0__34_n_0
    SLICE_X5Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.571 r  uart/int/aux_Acc_Count0__35/CO[3]
                         net (fo=1, routed)           0.000    23.571    uart/int/aux_Acc_Count0__35_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.685 r  uart/int/aux_Acc_Count0__36/CO[3]
                         net (fo=1, routed)           0.000    23.685    uart/int/aux_Acc_Count0__36_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.799 r  uart/int/aux_Acc_Count0__37/CO[3]
                         net (fo=1, routed)           0.000    23.799    uart/int/aux_Acc_Count0__37_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.027 r  uart/int/aux_Acc_Count0__38/CO[2]
                         net (fo=22, routed)          0.485    24.512    uart/int/aux_Acc_Count0__38_n_1
    SLICE_X5Y5           LUT2 (Prop_lut2_I1_O)        0.313    24.825 r  uart/int/aux_Acc_Count0__39_i_4/O
                         net (fo=1, routed)           0.000    24.825    uart/int/aux_Acc_Count0__39_i_4_n_0
    SLICE_X5Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.375 r  uart/int/aux_Acc_Count0__39/CO[3]
                         net (fo=1, routed)           0.000    25.375    uart/int/aux_Acc_Count0__39_n_0
    SLICE_X5Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.489 r  uart/int/aux_Acc_Count0__40/CO[3]
                         net (fo=1, routed)           0.000    25.489    uart/int/aux_Acc_Count0__40_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.603 r  uart/int/aux_Acc_Count0__41/CO[3]
                         net (fo=1, routed)           0.000    25.603    uart/int/aux_Acc_Count0__41_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.717 r  uart/int/aux_Acc_Count0__42/CO[3]
                         net (fo=1, routed)           0.000    25.717    uart/int/aux_Acc_Count0__42_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.945 r  uart/int/aux_Acc_Count0__43/CO[2]
                         net (fo=22, routed)          0.804    26.749    uart/int/aux_Acc_Count0__43_n_1
    SLICE_X6Y4           LUT2 (Prop_lut2_I1_O)        0.313    27.062 r  uart/int/aux_Acc_Count0__44_i_4/O
                         net (fo=1, routed)           0.000    27.062    uart/int/aux_Acc_Count0__44_i_4_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.595 r  uart/int/aux_Acc_Count0__44/CO[3]
                         net (fo=1, routed)           0.000    27.595    uart/int/aux_Acc_Count0__44_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.712 r  uart/int/aux_Acc_Count0__45/CO[3]
                         net (fo=1, routed)           0.000    27.712    uart/int/aux_Acc_Count0__45_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.829 r  uart/int/aux_Acc_Count0__46/CO[3]
                         net (fo=1, routed)           0.000    27.829    uart/int/aux_Acc_Count0__46_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.946 r  uart/int/aux_Acc_Count0__47/CO[3]
                         net (fo=1, routed)           0.000    27.946    uart/int/aux_Acc_Count0__47_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    28.175 r  uart/int/aux_Acc_Count0__48/CO[2]
                         net (fo=22, routed)          0.672    28.846    uart/int/aux_Acc_Count0__48_n_1
    SLICE_X7Y3           LUT2 (Prop_lut2_I1_O)        0.310    29.156 r  uart/int/aux_Acc_Count0__49_i_4/O
                         net (fo=1, routed)           0.000    29.156    uart/int/aux_Acc_Count0__49_i_4_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.706 r  uart/int/aux_Acc_Count0__49/CO[3]
                         net (fo=1, routed)           0.000    29.706    uart/int/aux_Acc_Count0__49_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.820 r  uart/int/aux_Acc_Count0__50/CO[3]
                         net (fo=1, routed)           0.000    29.820    uart/int/aux_Acc_Count0__50_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.934 r  uart/int/aux_Acc_Count0__51/CO[3]
                         net (fo=1, routed)           0.000    29.934    uart/int/aux_Acc_Count0__51_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.048 r  uart/int/aux_Acc_Count0__52/CO[3]
                         net (fo=1, routed)           0.000    30.048    uart/int/aux_Acc_Count0__52_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.276 r  uart/int/aux_Acc_Count0__53/CO[2]
                         net (fo=22, routed)          0.887    31.163    uart/int/aux_Acc_Count0__53_n_1
    SLICE_X8Y3           LUT2 (Prop_lut2_I1_O)        0.313    31.476 r  uart/int/aux_Acc_Count0__54_i_4/O
                         net (fo=1, routed)           0.000    31.476    uart/int/aux_Acc_Count0__54_i_4_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.009 r  uart/int/aux_Acc_Count0__54/CO[3]
                         net (fo=1, routed)           0.000    32.009    uart/int/aux_Acc_Count0__54_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.126 r  uart/int/aux_Acc_Count0__55/CO[3]
                         net (fo=1, routed)           0.000    32.126    uart/int/aux_Acc_Count0__55_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.243 r  uart/int/aux_Acc_Count0__56/CO[3]
                         net (fo=1, routed)           0.000    32.243    uart/int/aux_Acc_Count0__56_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.360 r  uart/int/aux_Acc_Count0__57/CO[3]
                         net (fo=1, routed)           0.000    32.360    uart/int/aux_Acc_Count0__57_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.589 r  uart/int/aux_Acc_Count0__58/CO[2]
                         net (fo=22, routed)          0.683    33.272    uart/int/aux_Acc_Count0__58_n_1
    SLICE_X10Y4          LUT2 (Prop_lut2_I1_O)        0.310    33.582 r  uart/int/aux_Acc_Count0__59_i_4/O
                         net (fo=1, routed)           0.000    33.582    uart/int/aux_Acc_Count0__59_i_4_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.115 r  uart/int/aux_Acc_Count0__59/CO[3]
                         net (fo=1, routed)           0.000    34.115    uart/int/aux_Acc_Count0__59_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.232 r  uart/int/aux_Acc_Count0__60/CO[3]
                         net (fo=1, routed)           0.000    34.232    uart/int/aux_Acc_Count0__60_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.349 r  uart/int/aux_Acc_Count0__61/CO[3]
                         net (fo=1, routed)           0.000    34.349    uart/int/aux_Acc_Count0__61_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.466 r  uart/int/aux_Acc_Count0__62/CO[3]
                         net (fo=1, routed)           0.000    34.466    uart/int/aux_Acc_Count0__62_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    34.695 r  uart/int/aux_Acc_Count0__63/CO[2]
                         net (fo=22, routed)          0.536    35.231    uart/int/aux_Acc_Count0__63_n_1
    SLICE_X9Y7           LUT2 (Prop_lut2_I1_O)        0.310    35.541 r  uart/int/aux_Acc_Count0__64_i_4/O
                         net (fo=1, routed)           0.000    35.541    uart/int/aux_Acc_Count0__64_i_4_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.091 r  uart/int/aux_Acc_Count0__64/CO[3]
                         net (fo=1, routed)           0.000    36.091    uart/int/aux_Acc_Count0__64_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.205 r  uart/int/aux_Acc_Count0__65/CO[3]
                         net (fo=1, routed)           0.000    36.205    uart/int/aux_Acc_Count0__65_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.319 r  uart/int/aux_Acc_Count0__66/CO[3]
                         net (fo=1, routed)           0.000    36.319    uart/int/aux_Acc_Count0__66_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.433 r  uart/int/aux_Acc_Count0__67/CO[3]
                         net (fo=1, routed)           0.000    36.433    uart/int/aux_Acc_Count0__67_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.661 r  uart/int/aux_Acc_Count0__68/CO[2]
                         net (fo=22, routed)          0.581    37.242    uart/int/aux_Acc_Count0__68_n_1
    SLICE_X8Y11          LUT3 (Prop_lut3_I0_O)        0.313    37.555 r  uart/int/aux_Acc_Count0__69_i_4/O
                         net (fo=1, routed)           0.000    37.555    uart/int/aux_Acc_Count0__69_i_4_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.088 r  uart/int/aux_Acc_Count0__69/CO[3]
                         net (fo=1, routed)           0.000    38.088    uart/int/aux_Acc_Count0__69_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.205 r  uart/int/aux_Acc_Count0__70/CO[3]
                         net (fo=1, routed)           0.000    38.205    uart/int/aux_Acc_Count0__70_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.322 r  uart/int/aux_Acc_Count0__71/CO[3]
                         net (fo=1, routed)           0.000    38.322    uart/int/aux_Acc_Count0__71_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.439 r  uart/int/aux_Acc_Count0__72/CO[3]
                         net (fo=1, routed)           0.000    38.439    uart/int/aux_Acc_Count0__72_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.596 r  uart/int/aux_Acc_Count0__73/CO[1]
                         net (fo=21, routed)          0.856    39.452    uart/int/aux_Acc_Count0__73_n_2
    SLICE_X7Y13          LUT3 (Prop_lut3_I0_O)        0.332    39.784 r  uart/int/aux_Acc_Count0__74_i_5/O
                         net (fo=1, routed)           0.000    39.784    uart/int/aux_Acc_Count0__74_i_5_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.316 r  uart/int/aux_Acc_Count0__74/CO[3]
                         net (fo=1, routed)           0.000    40.316    uart/int/aux_Acc_Count0__74_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.430 r  uart/int/aux_Acc_Count0__75/CO[3]
                         net (fo=1, routed)           0.000    40.430    uart/int/aux_Acc_Count0__75_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.544 r  uart/int/aux_Acc_Count0__76/CO[3]
                         net (fo=1, routed)           0.000    40.544    uart/int/aux_Acc_Count0__76_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.658 r  uart/int/aux_Acc_Count0__77/CO[3]
                         net (fo=1, routed)           0.000    40.658    uart/int/aux_Acc_Count0__77_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.815 r  uart/int/aux_Acc_Count0__78/CO[1]
                         net (fo=21, routed)          0.583    41.398    uart/int/aux_Acc_Count0__78_n_2
    SLICE_X6Y16          LUT3 (Prop_lut3_I0_O)        0.329    41.727 r  uart/int/aux_Acc_Count0__79_i_4/O
                         net (fo=1, routed)           0.000    41.727    uart/int/aux_Acc_Count0__79_i_4_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.260 r  uart/int/aux_Acc_Count0__79/CO[3]
                         net (fo=1, routed)           0.000    42.260    uart/int/aux_Acc_Count0__79_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.377 r  uart/int/aux_Acc_Count0__80/CO[3]
                         net (fo=1, routed)           0.000    42.377    uart/int/aux_Acc_Count0__80_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.494 r  uart/int/aux_Acc_Count0__81/CO[3]
                         net (fo=1, routed)           0.000    42.494    uart/int/aux_Acc_Count0__81_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.611 r  uart/int/aux_Acc_Count0__82/CO[3]
                         net (fo=1, routed)           0.000    42.611    uart/int/aux_Acc_Count0__82_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.768 r  uart/int/aux_Acc_Count0__83/CO[1]
                         net (fo=21, routed)          0.674    43.441    uart/int/aux_Acc_Count0__83_n_2
    SLICE_X7Y19          LUT3 (Prop_lut3_I0_O)        0.332    43.773 r  uart/int/aux_Acc_Count0__84_i_5/O
                         net (fo=1, routed)           0.000    43.773    uart/int/aux_Acc_Count0__84_i_5_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    44.305 r  uart/int/aux_Acc_Count0__84/CO[3]
                         net (fo=1, routed)           0.000    44.305    uart/int/aux_Acc_Count0__84_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.419 r  uart/int/aux_Acc_Count0__85/CO[3]
                         net (fo=1, routed)           0.000    44.419    uart/int/aux_Acc_Count0__85_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.533 r  uart/int/aux_Acc_Count0__86/CO[3]
                         net (fo=1, routed)           0.000    44.533    uart/int/aux_Acc_Count0__86_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.647 r  uart/int/aux_Acc_Count0__87/CO[3]
                         net (fo=1, routed)           0.000    44.647    uart/int/aux_Acc_Count0__87_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.804 r  uart/int/aux_Acc_Count0__88/CO[1]
                         net (fo=21, routed)          0.956    45.761    uart/int/aux_Acc_Count0__88_n_2
    SLICE_X8Y20          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    46.561 r  uart/int/aux_Acc_Count0__89/CO[3]
                         net (fo=1, routed)           0.000    46.561    uart/int/aux_Acc_Count0__89_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.678 r  uart/int/aux_Acc_Count0__90/CO[3]
                         net (fo=1, routed)           0.000    46.678    uart/int/aux_Acc_Count0__90_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.795 r  uart/int/aux_Acc_Count0__91/CO[3]
                         net (fo=1, routed)           0.000    46.795    uart/int/aux_Acc_Count0__91_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.912 r  uart/int/aux_Acc_Count0__92/CO[3]
                         net (fo=1, routed)           0.000    46.912    uart/int/aux_Acc_Count0__92_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.069 r  uart/int/aux_Acc_Count0__93/CO[1]
                         net (fo=21, routed)          0.675    47.743    uart/int/aux_Acc_Count0__93_n_2
    SLICE_X9Y23          LUT3 (Prop_lut3_I0_O)        0.332    48.075 r  uart/int/aux_Acc_Count0__94_i_4/O
                         net (fo=1, routed)           0.000    48.075    uart/int/aux_Acc_Count0__94_i_4_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.625 r  uart/int/aux_Acc_Count0__94/CO[3]
                         net (fo=1, routed)           0.000    48.625    uart/int/aux_Acc_Count0__94_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.739 r  uart/int/aux_Acc_Count0__95/CO[3]
                         net (fo=1, routed)           0.009    48.748    uart/int/aux_Acc_Count0__95_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.862 r  uart/int/aux_Acc_Count0__96/CO[3]
                         net (fo=1, routed)           0.000    48.862    uart/int/aux_Acc_Count0__96_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.976 r  uart/int/aux_Acc_Count0__97/CO[3]
                         net (fo=1, routed)           0.000    48.976    uart/int/aux_Acc_Count0__97_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.133 r  uart/int/aux_Acc_Count0__98/CO[1]
                         net (fo=21, routed)          0.691    49.824    uart/int/aux_Acc_Count0__98_n_2
    SLICE_X9Y28          LUT3 (Prop_lut3_I0_O)        0.329    50.153 r  uart/int/aux_Acc_Count0__99_i_5/O
                         net (fo=1, routed)           0.000    50.153    uart/int/aux_Acc_Count0__99_i_5_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.685 r  uart/int/aux_Acc_Count0__99/CO[3]
                         net (fo=1, routed)           0.000    50.685    uart/int/aux_Acc_Count0__99_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.799 r  uart/int/aux_Acc_Count0__100/CO[3]
                         net (fo=1, routed)           0.000    50.799    uart/int/aux_Acc_Count0__100_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.913 r  uart/int/aux_Acc_Count0__101/CO[3]
                         net (fo=1, routed)           0.000    50.913    uart/int/aux_Acc_Count0__101_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.027 r  uart/int/aux_Acc_Count0__102/CO[3]
                         net (fo=1, routed)           0.000    51.027    uart/int/aux_Acc_Count0__102_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.184 r  uart/int/aux_Acc_Count0__103/CO[1]
                         net (fo=21, routed)          0.702    51.886    uart/int/aux_Acc_Count0__103_n_2
    SLICE_X8Y30          LUT3 (Prop_lut3_I0_O)        0.329    52.215 r  uart/int/aux_Acc_Count0__104_i_4/O
                         net (fo=1, routed)           0.000    52.215    uart/int/aux_Acc_Count0__104_i_4_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.748 r  uart/int/aux_Acc_Count0__104/CO[3]
                         net (fo=1, routed)           0.000    52.748    uart/int/aux_Acc_Count0__104_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.865 r  uart/int/aux_Acc_Count0__105/CO[3]
                         net (fo=1, routed)           0.000    52.865    uart/int/aux_Acc_Count0__105_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.982 r  uart/int/aux_Acc_Count0__106/CO[3]
                         net (fo=1, routed)           0.000    52.982    uart/int/aux_Acc_Count0__106_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.099 r  uart/int/aux_Acc_Count0__107/CO[3]
                         net (fo=1, routed)           0.000    53.099    uart/int/aux_Acc_Count0__107_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.256 r  uart/int/aux_Acc_Count0__108/CO[1]
                         net (fo=21, routed)          0.794    54.050    uart/int/aux_Acc_Count0__108_n_2
    SLICE_X11Y31         LUT3 (Prop_lut3_I0_O)        0.332    54.382 r  uart/int/aux_Acc_Count0__109_i_5/O
                         net (fo=1, routed)           0.000    54.382    uart/int/aux_Acc_Count0__109_i_5_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.914 r  uart/int/aux_Acc_Count0__109/CO[3]
                         net (fo=1, routed)           0.000    54.914    uart/int/aux_Acc_Count0__109_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.028 r  uart/int/aux_Acc_Count0__110/CO[3]
                         net (fo=1, routed)           0.000    55.028    uart/int/aux_Acc_Count0__110_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.142 r  uart/int/aux_Acc_Count0__111/CO[3]
                         net (fo=1, routed)           0.000    55.142    uart/int/aux_Acc_Count0__111_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.256 r  uart/int/aux_Acc_Count0__112/CO[3]
                         net (fo=1, routed)           0.000    55.256    uart/int/aux_Acc_Count0__112_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.413 r  uart/int/aux_Acc_Count0__113/CO[1]
                         net (fo=21, routed)          0.680    56.093    uart/int/aux_Acc_Count0__113_n_2
    SLICE_X10Y34         LUT3 (Prop_lut3_I0_O)        0.329    56.422 r  uart/int/aux_Acc_Count0__114_i_4/O
                         net (fo=1, routed)           0.000    56.422    uart/int/aux_Acc_Count0__114_i_4_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.955 r  uart/int/aux_Acc_Count0__114/CO[3]
                         net (fo=1, routed)           0.000    56.955    uart/int/aux_Acc_Count0__114_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.072 r  uart/int/aux_Acc_Count0__115/CO[3]
                         net (fo=1, routed)           0.000    57.072    uart/int/aux_Acc_Count0__115_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.189 r  uart/int/aux_Acc_Count0__116/CO[3]
                         net (fo=1, routed)           0.000    57.189    uart/int/aux_Acc_Count0__116_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.306 r  uart/int/aux_Acc_Count0__117/CO[3]
                         net (fo=1, routed)           0.000    57.306    uart/int/aux_Acc_Count0__117_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.463 r  uart/int/aux_Acc_Count0__118/CO[1]
                         net (fo=21, routed)          0.850    58.313    uart/int/aux_Acc_Count0__118_n_2
    SLICE_X9Y34          LUT3 (Prop_lut3_I0_O)        0.332    58.645 r  uart/int/aux_Acc_Count0__119_i_5/O
                         net (fo=1, routed)           0.000    58.645    uart/int/aux_Acc_Count0__119_i_5_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    59.177 r  uart/int/aux_Acc_Count0__119/CO[3]
                         net (fo=1, routed)           0.000    59.177    uart/int/aux_Acc_Count0__119_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.291 r  uart/int/aux_Acc_Count0__120/CO[3]
                         net (fo=1, routed)           0.000    59.291    uart/int/aux_Acc_Count0__120_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.405 r  uart/int/aux_Acc_Count0__121/CO[3]
                         net (fo=1, routed)           0.000    59.405    uart/int/aux_Acc_Count0__121_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.519 r  uart/int/aux_Acc_Count0__122/CO[3]
                         net (fo=1, routed)           0.000    59.519    uart/int/aux_Acc_Count0__122_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.676 r  uart/int/aux_Acc_Count0__123/CO[1]
                         net (fo=21, routed)          0.720    60.397    uart/int/aux_Acc_Count0__123_n_2
    SLICE_X8Y37          LUT3 (Prop_lut3_I0_O)        0.329    60.726 r  uart/int/aux_Acc_Count0__124_i_4/O
                         net (fo=1, routed)           0.000    60.726    uart/int/aux_Acc_Count0__124_i_4_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.259 r  uart/int/aux_Acc_Count0__124/CO[3]
                         net (fo=1, routed)           0.000    61.259    uart/int/aux_Acc_Count0__124_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.376 r  uart/int/aux_Acc_Count0__125/CO[3]
                         net (fo=1, routed)           0.000    61.376    uart/int/aux_Acc_Count0__125_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.493 r  uart/int/aux_Acc_Count0__126/CO[3]
                         net (fo=1, routed)           0.000    61.493    uart/int/aux_Acc_Count0__126_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.610 r  uart/int/aux_Acc_Count0__127/CO[3]
                         net (fo=1, routed)           0.000    61.610    uart/int/aux_Acc_Count0__127_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.767 r  uart/int/aux_Acc_Count0__128/CO[1]
                         net (fo=21, routed)          0.755    62.522    uart/int/aux_Acc_Count0__128_n_2
    SLICE_X6Y41          LUT3 (Prop_lut3_I0_O)        0.332    62.854 r  uart/int/aux_Acc_Count0__129_i_5/O
                         net (fo=1, routed)           0.000    62.854    uart/int/aux_Acc_Count0__129_i_5_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    63.367 r  uart/int/aux_Acc_Count0__129/CO[3]
                         net (fo=1, routed)           0.000    63.367    uart/int/aux_Acc_Count0__129_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.484 r  uart/int/aux_Acc_Count0__130/CO[3]
                         net (fo=1, routed)           0.000    63.484    uart/int/aux_Acc_Count0__130_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.601 r  uart/int/aux_Acc_Count0__131/CO[3]
                         net (fo=1, routed)           0.000    63.601    uart/int/aux_Acc_Count0__131_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.718 r  uart/int/aux_Acc_Count0__132/CO[3]
                         net (fo=1, routed)           0.000    63.718    uart/int/aux_Acc_Count0__132_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.875 r  uart/int/aux_Acc_Count0__133/CO[1]
                         net (fo=21, routed)          1.023    64.898    uart/int/aux_Acc_Count0__133_n_2
    SLICE_X7Y48          LUT3 (Prop_lut3_I0_O)        0.332    65.230 r  uart/int/aux_Acc_Count0__137_i_4/O
                         net (fo=1, routed)           0.000    65.230    uart/int/aux_Acc_Count0__137_i_4_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    65.762 r  uart/int/aux_Acc_Count0__137/CO[3]
                         net (fo=1, routed)           0.000    65.762    uart/int/aux_Acc_Count0__137_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.919 r  uart/int/aux_Acc_Count0__138/CO[1]
                         net (fo=21, routed)          0.863    66.781    uart/int/aux_Acc_Count0__138_n_2
    SLICE_X6Y48          LUT3 (Prop_lut3_I0_O)        0.329    67.110 r  uart/int/aux_Acc_Count0__139_i_4/O
                         net (fo=1, routed)           0.000    67.110    uart/int/aux_Acc_Count0__139_i_4_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.643 r  uart/int/aux_Acc_Count0__139/CO[3]
                         net (fo=1, routed)           0.000    67.643    uart/int/aux_Acc_Count0__139_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.760 r  uart/int/aux_Acc_Count0__140/CO[3]
                         net (fo=1, routed)           0.001    67.761    uart/int/aux_Acc_Count0__140_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.878 r  uart/int/aux_Acc_Count0__141/CO[3]
                         net (fo=1, routed)           0.000    67.878    uart/int/aux_Acc_Count0__141_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.995 r  uart/int/aux_Acc_Count0__142/CO[3]
                         net (fo=1, routed)           0.000    67.995    uart/int/aux_Acc_Count0__142_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.152 r  uart/int/aux_Acc_Count0__143/CO[1]
                         net (fo=21, routed)          0.652    68.804    uart/int/aux_Acc_Count0__143_n_2
    SLICE_X5Y52          LUT3 (Prop_lut3_I0_O)        0.332    69.136 r  uart/int/aux_Acc_Count0__144_i_5/O
                         net (fo=1, routed)           0.000    69.136    uart/int/aux_Acc_Count0__144_i_5_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    69.668 r  uart/int/aux_Acc_Count0__144/CO[3]
                         net (fo=1, routed)           0.000    69.668    uart/int/aux_Acc_Count0__144_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.782 r  uart/int/aux_Acc_Count0__145/CO[3]
                         net (fo=1, routed)           0.000    69.782    uart/int/aux_Acc_Count0__145_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.896 r  uart/int/aux_Acc_Count0__146/CO[3]
                         net (fo=1, routed)           0.000    69.896    uart/int/aux_Acc_Count0__146_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.010 r  uart/int/aux_Acc_Count0__147/CO[3]
                         net (fo=1, routed)           0.000    70.010    uart/int/aux_Acc_Count0__147_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.167 r  uart/int/aux_Acc_Count0__148/CO[1]
                         net (fo=21, routed)          0.670    70.837    uart/int/aux_Acc_Count0__148_n_2
    SLICE_X7Y55          LUT3 (Prop_lut3_I0_O)        0.329    71.166 r  uart/int/aux_Acc_Count0__149_i_5/O
                         net (fo=1, routed)           0.000    71.166    uart/int/aux_Acc_Count0__149_i_5_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    71.698 r  uart/int/aux_Acc_Count0__149/CO[3]
                         net (fo=1, routed)           0.000    71.698    uart/int/aux_Acc_Count0__149_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.812 r  uart/int/aux_Acc_Count0__150/CO[3]
                         net (fo=1, routed)           0.000    71.812    uart/int/aux_Acc_Count0__150_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.926 r  uart/int/aux_Acc_Count0__151/CO[3]
                         net (fo=1, routed)           0.000    71.926    uart/int/aux_Acc_Count0__151_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.040 r  uart/int/aux_Acc_Count0__152/CO[3]
                         net (fo=1, routed)           0.000    72.040    uart/int/aux_Acc_Count0__152_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.197 r  uart/int/aux_Acc_Count0__153/CO[1]
                         net (fo=21, routed)          0.805    73.002    uart/int/aux_Acc_Count0__153_n_2
    SLICE_X8Y58          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.835    73.837 r  uart/int/aux_Acc_Count0__154/O[1]
                         net (fo=4, routed)           0.726    74.563    uart/int/aux_Acc_Count0__154_n_6
    SLICE_X8Y57          LUT6 (Prop_lut6_I2_O)        0.306    74.869 f  uart/int/aux_Acc_Count[5]_P_i_3/O
                         net (fo=4, routed)           0.850    75.719    uart/int/aux_Acc_Count[5]_P_i_3_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I2_O)        0.124    75.843 f  uart/int/aux_Acc_Count[16]_P_i_6/O
                         net (fo=7, routed)           0.688    76.531    uart/int/aux_Acc_Count[16]_P_i_6_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I2_O)        0.124    76.655 r  uart/int/aux_Acc_Count[16]_P_i_3/O
                         net (fo=2, routed)           0.174    76.828    uart/int/aux_Acc_Count[16]_P_i_3_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I3_O)        0.124    76.952 r  uart/int/aux_Acc_Count[16]_P_i_1/O
                         net (fo=1, routed)           0.000    76.952    uart/int/aux_Acc_Count0_out[16]
    SLICE_X8Y57          FDRE                                         r  uart/int/aux_Acc_Count_reg[16]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.439    14.780    uart/int/clk_IBUF_BUFG
    SLICE_X8Y57          FDRE                                         r  uart/int/aux_Acc_Count_reg[16]_P/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X8Y57          FDRE (Setup_fdre_C_D)        0.081    15.005    uart/int/aux_Acc_Count_reg[16]_P
  -------------------------------------------------------------------
                         required time                         15.005    
                         arrival time                         -76.952    
  -------------------------------------------------------------------
                         slack                                -61.947    

Slack (VIOLATED) :        -61.803ns  (required time - arrival time)
  Source:                 uart/int/div_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/int/aux_Acc_Count_reg[8]_P/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        71.601ns  (logic 45.270ns (63.226%)  route 26.331ns (36.774%))
  Logic Levels:           187  (CARRY4=152 LUT1=1 LUT2=14 LUT3=16 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.635     5.156    uart/int/clk_IBUF_BUFG
    SLICE_X4Y6           FDRE                                         r  uart/int/div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.456     5.612 r  uart/int/div_reg[4]/Q
                         net (fo=43, routed)          0.632     6.244    uart/int/div_reg_n_0_[4]
    SLICE_X4Y8           LUT2 (Prop_lut2_I1_O)        0.124     6.368 r  uart/int/aux_Acc_Count0__0_i_12/O
                         net (fo=1, routed)           0.000     6.368    uart/int/aux_Acc_Count0__0_i_12_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.918 r  uart/int/aux_Acc_Count0__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.918    uart/int/aux_Acc_Count0__0_i_9_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.157 f  uart/int/aux_Acc_Count0__1_i_9/O[2]
                         net (fo=39, routed)          0.647     7.804    uart/int/aux_Acc_Count1[12]
    SLICE_X3Y9           LUT1 (Prop_lut1_I0_O)        0.302     8.106 r  uart/int/aux_Acc_Count0__2_i_8/O
                         net (fo=1, routed)           0.000     8.106    uart/int/aux_Acc_Count0__2_i_8_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.638 r  uart/int/aux_Acc_Count0__2/CO[3]
                         net (fo=1, routed)           0.000     8.638    uart/int/aux_Acc_Count0__2_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.795 r  uart/int/aux_Acc_Count0__3/CO[1]
                         net (fo=20, routed)          0.808     9.603    uart/int/aux_Acc_Count0__3_n_2
    SLICE_X2Y6           LUT2 (Prop_lut2_I1_O)        0.329     9.932 r  uart/int/aux_Acc_Count0__4_i_4/O
                         net (fo=1, routed)           0.000     9.932    uart/int/aux_Acc_Count0__4_i_4_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.465 r  uart/int/aux_Acc_Count0__4/CO[3]
                         net (fo=1, routed)           0.000    10.465    uart/int/aux_Acc_Count0__4_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.582 r  uart/int/aux_Acc_Count0__5/CO[3]
                         net (fo=1, routed)           0.000    10.582    uart/int/aux_Acc_Count0__5_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.699 r  uart/int/aux_Acc_Count0__6/CO[3]
                         net (fo=1, routed)           0.000    10.699    uart/int/aux_Acc_Count0__6_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.816 r  uart/int/aux_Acc_Count0__7/CO[3]
                         net (fo=1, routed)           0.000    10.816    uart/int/aux_Acc_Count0__7_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.045 r  uart/int/aux_Acc_Count0__8/CO[2]
                         net (fo=22, routed)          0.848    11.893    uart/int/aux_Acc_Count0__8_n_1
    SLICE_X1Y4           LUT2 (Prop_lut2_I1_O)        0.310    12.203 r  uart/int/aux_Acc_Count0__9_i_4/O
                         net (fo=1, routed)           0.000    12.203    uart/int/aux_Acc_Count0__9_i_4_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.753 r  uart/int/aux_Acc_Count0__9/CO[3]
                         net (fo=1, routed)           0.000    12.753    uart/int/aux_Acc_Count0__9_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.867 r  uart/int/aux_Acc_Count0__10/CO[3]
                         net (fo=1, routed)           0.000    12.867    uart/int/aux_Acc_Count0__10_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.981 r  uart/int/aux_Acc_Count0__11/CO[3]
                         net (fo=1, routed)           0.000    12.981    uart/int/aux_Acc_Count0__11_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.095 r  uart/int/aux_Acc_Count0__12/CO[3]
                         net (fo=1, routed)           0.000    13.095    uart/int/aux_Acc_Count0__12_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.323 r  uart/int/aux_Acc_Count0__13/CO[2]
                         net (fo=22, routed)          0.835    14.159    uart/int/aux_Acc_Count0__13_n_1
    SLICE_X0Y3           LUT2 (Prop_lut2_I1_O)        0.313    14.472 r  uart/int/aux_Acc_Count0__14_i_4/O
                         net (fo=1, routed)           0.000    14.472    uart/int/aux_Acc_Count0__14_i_4_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.022 r  uart/int/aux_Acc_Count0__14/CO[3]
                         net (fo=1, routed)           0.000    15.022    uart/int/aux_Acc_Count0__14_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.136 r  uart/int/aux_Acc_Count0__15/CO[3]
                         net (fo=1, routed)           0.000    15.136    uart/int/aux_Acc_Count0__15_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.250 r  uart/int/aux_Acc_Count0__16/CO[3]
                         net (fo=1, routed)           0.000    15.250    uart/int/aux_Acc_Count0__16_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.364 r  uart/int/aux_Acc_Count0__17/CO[3]
                         net (fo=1, routed)           0.000    15.364    uart/int/aux_Acc_Count0__17_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.592 r  uart/int/aux_Acc_Count0__18/CO[2]
                         net (fo=22, routed)          0.744    16.336    uart/int/aux_Acc_Count0__18_n_1
    SLICE_X2Y0           LUT2 (Prop_lut2_I1_O)        0.313    16.649 r  uart/int/aux_Acc_Count0__19_i_4/O
                         net (fo=1, routed)           0.000    16.649    uart/int/aux_Acc_Count0__19_i_4_n_0
    SLICE_X2Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.182 r  uart/int/aux_Acc_Count0__19/CO[3]
                         net (fo=1, routed)           0.000    17.182    uart/int/aux_Acc_Count0__19_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.299 r  uart/int/aux_Acc_Count0__20/CO[3]
                         net (fo=1, routed)           0.000    17.299    uart/int/aux_Acc_Count0__20_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.416 r  uart/int/aux_Acc_Count0__21/CO[3]
                         net (fo=1, routed)           0.000    17.416    uart/int/aux_Acc_Count0__21_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.533 r  uart/int/aux_Acc_Count0__22/CO[3]
                         net (fo=1, routed)           0.000    17.533    uart/int/aux_Acc_Count0__22_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.762 r  uart/int/aux_Acc_Count0__23/CO[2]
                         net (fo=22, routed)          0.643    18.404    uart/int/aux_Acc_Count0__23_n_1
    SLICE_X3Y0           LUT2 (Prop_lut2_I1_O)        0.310    18.714 r  uart/int/aux_Acc_Count0__24_i_4/O
                         net (fo=1, routed)           0.000    18.714    uart/int/aux_Acc_Count0__24_i_4_n_0
    SLICE_X3Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.264 r  uart/int/aux_Acc_Count0__24/CO[3]
                         net (fo=1, routed)           0.000    19.264    uart/int/aux_Acc_Count0__24_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.378 r  uart/int/aux_Acc_Count0__25/CO[3]
                         net (fo=1, routed)           0.000    19.378    uart/int/aux_Acc_Count0__25_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.492 r  uart/int/aux_Acc_Count0__26/CO[3]
                         net (fo=1, routed)           0.000    19.492    uart/int/aux_Acc_Count0__26_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.606 r  uart/int/aux_Acc_Count0__27/CO[3]
                         net (fo=1, routed)           0.000    19.606    uart/int/aux_Acc_Count0__27_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.834 r  uart/int/aux_Acc_Count0__28/CO[2]
                         net (fo=22, routed)          0.657    20.492    uart/int/aux_Acc_Count0__28_n_1
    SLICE_X4Y0           LUT2 (Prop_lut2_I1_O)        0.313    20.805 r  uart/int/aux_Acc_Count0__29_i_4/O
                         net (fo=1, routed)           0.000    20.805    uart/int/aux_Acc_Count0__29_i_4_n_0
    SLICE_X4Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.355 r  uart/int/aux_Acc_Count0__29/CO[3]
                         net (fo=1, routed)           0.000    21.355    uart/int/aux_Acc_Count0__29_n_0
    SLICE_X4Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.469 r  uart/int/aux_Acc_Count0__30/CO[3]
                         net (fo=1, routed)           0.000    21.469    uart/int/aux_Acc_Count0__30_n_0
    SLICE_X4Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.583 r  uart/int/aux_Acc_Count0__31/CO[3]
                         net (fo=1, routed)           0.000    21.583    uart/int/aux_Acc_Count0__31_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.697 r  uart/int/aux_Acc_Count0__32/CO[3]
                         net (fo=1, routed)           0.000    21.697    uart/int/aux_Acc_Count0__32_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.925 r  uart/int/aux_Acc_Count0__33/CO[2]
                         net (fo=22, routed)          0.669    22.594    uart/int/aux_Acc_Count0__33_n_1
    SLICE_X5Y0           LUT2 (Prop_lut2_I1_O)        0.313    22.907 r  uart/int/aux_Acc_Count0__34_i_4/O
                         net (fo=1, routed)           0.000    22.907    uart/int/aux_Acc_Count0__34_i_4_n_0
    SLICE_X5Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.457 r  uart/int/aux_Acc_Count0__34/CO[3]
                         net (fo=1, routed)           0.000    23.457    uart/int/aux_Acc_Count0__34_n_0
    SLICE_X5Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.571 r  uart/int/aux_Acc_Count0__35/CO[3]
                         net (fo=1, routed)           0.000    23.571    uart/int/aux_Acc_Count0__35_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.685 r  uart/int/aux_Acc_Count0__36/CO[3]
                         net (fo=1, routed)           0.000    23.685    uart/int/aux_Acc_Count0__36_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.799 r  uart/int/aux_Acc_Count0__37/CO[3]
                         net (fo=1, routed)           0.000    23.799    uart/int/aux_Acc_Count0__37_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.027 r  uart/int/aux_Acc_Count0__38/CO[2]
                         net (fo=22, routed)          0.485    24.512    uart/int/aux_Acc_Count0__38_n_1
    SLICE_X5Y5           LUT2 (Prop_lut2_I1_O)        0.313    24.825 r  uart/int/aux_Acc_Count0__39_i_4/O
                         net (fo=1, routed)           0.000    24.825    uart/int/aux_Acc_Count0__39_i_4_n_0
    SLICE_X5Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.375 r  uart/int/aux_Acc_Count0__39/CO[3]
                         net (fo=1, routed)           0.000    25.375    uart/int/aux_Acc_Count0__39_n_0
    SLICE_X5Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.489 r  uart/int/aux_Acc_Count0__40/CO[3]
                         net (fo=1, routed)           0.000    25.489    uart/int/aux_Acc_Count0__40_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.603 r  uart/int/aux_Acc_Count0__41/CO[3]
                         net (fo=1, routed)           0.000    25.603    uart/int/aux_Acc_Count0__41_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.717 r  uart/int/aux_Acc_Count0__42/CO[3]
                         net (fo=1, routed)           0.000    25.717    uart/int/aux_Acc_Count0__42_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.945 r  uart/int/aux_Acc_Count0__43/CO[2]
                         net (fo=22, routed)          0.804    26.749    uart/int/aux_Acc_Count0__43_n_1
    SLICE_X6Y4           LUT2 (Prop_lut2_I1_O)        0.313    27.062 r  uart/int/aux_Acc_Count0__44_i_4/O
                         net (fo=1, routed)           0.000    27.062    uart/int/aux_Acc_Count0__44_i_4_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.595 r  uart/int/aux_Acc_Count0__44/CO[3]
                         net (fo=1, routed)           0.000    27.595    uart/int/aux_Acc_Count0__44_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.712 r  uart/int/aux_Acc_Count0__45/CO[3]
                         net (fo=1, routed)           0.000    27.712    uart/int/aux_Acc_Count0__45_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.829 r  uart/int/aux_Acc_Count0__46/CO[3]
                         net (fo=1, routed)           0.000    27.829    uart/int/aux_Acc_Count0__46_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.946 r  uart/int/aux_Acc_Count0__47/CO[3]
                         net (fo=1, routed)           0.000    27.946    uart/int/aux_Acc_Count0__47_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    28.175 r  uart/int/aux_Acc_Count0__48/CO[2]
                         net (fo=22, routed)          0.672    28.846    uart/int/aux_Acc_Count0__48_n_1
    SLICE_X7Y3           LUT2 (Prop_lut2_I1_O)        0.310    29.156 r  uart/int/aux_Acc_Count0__49_i_4/O
                         net (fo=1, routed)           0.000    29.156    uart/int/aux_Acc_Count0__49_i_4_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.706 r  uart/int/aux_Acc_Count0__49/CO[3]
                         net (fo=1, routed)           0.000    29.706    uart/int/aux_Acc_Count0__49_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.820 r  uart/int/aux_Acc_Count0__50/CO[3]
                         net (fo=1, routed)           0.000    29.820    uart/int/aux_Acc_Count0__50_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.934 r  uart/int/aux_Acc_Count0__51/CO[3]
                         net (fo=1, routed)           0.000    29.934    uart/int/aux_Acc_Count0__51_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.048 r  uart/int/aux_Acc_Count0__52/CO[3]
                         net (fo=1, routed)           0.000    30.048    uart/int/aux_Acc_Count0__52_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.276 r  uart/int/aux_Acc_Count0__53/CO[2]
                         net (fo=22, routed)          0.887    31.163    uart/int/aux_Acc_Count0__53_n_1
    SLICE_X8Y3           LUT2 (Prop_lut2_I1_O)        0.313    31.476 r  uart/int/aux_Acc_Count0__54_i_4/O
                         net (fo=1, routed)           0.000    31.476    uart/int/aux_Acc_Count0__54_i_4_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.009 r  uart/int/aux_Acc_Count0__54/CO[3]
                         net (fo=1, routed)           0.000    32.009    uart/int/aux_Acc_Count0__54_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.126 r  uart/int/aux_Acc_Count0__55/CO[3]
                         net (fo=1, routed)           0.000    32.126    uart/int/aux_Acc_Count0__55_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.243 r  uart/int/aux_Acc_Count0__56/CO[3]
                         net (fo=1, routed)           0.000    32.243    uart/int/aux_Acc_Count0__56_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.360 r  uart/int/aux_Acc_Count0__57/CO[3]
                         net (fo=1, routed)           0.000    32.360    uart/int/aux_Acc_Count0__57_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.589 r  uart/int/aux_Acc_Count0__58/CO[2]
                         net (fo=22, routed)          0.683    33.272    uart/int/aux_Acc_Count0__58_n_1
    SLICE_X10Y4          LUT2 (Prop_lut2_I1_O)        0.310    33.582 r  uart/int/aux_Acc_Count0__59_i_4/O
                         net (fo=1, routed)           0.000    33.582    uart/int/aux_Acc_Count0__59_i_4_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.115 r  uart/int/aux_Acc_Count0__59/CO[3]
                         net (fo=1, routed)           0.000    34.115    uart/int/aux_Acc_Count0__59_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.232 r  uart/int/aux_Acc_Count0__60/CO[3]
                         net (fo=1, routed)           0.000    34.232    uart/int/aux_Acc_Count0__60_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.349 r  uart/int/aux_Acc_Count0__61/CO[3]
                         net (fo=1, routed)           0.000    34.349    uart/int/aux_Acc_Count0__61_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.466 r  uart/int/aux_Acc_Count0__62/CO[3]
                         net (fo=1, routed)           0.000    34.466    uart/int/aux_Acc_Count0__62_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    34.695 r  uart/int/aux_Acc_Count0__63/CO[2]
                         net (fo=22, routed)          0.536    35.231    uart/int/aux_Acc_Count0__63_n_1
    SLICE_X9Y7           LUT2 (Prop_lut2_I1_O)        0.310    35.541 r  uart/int/aux_Acc_Count0__64_i_4/O
                         net (fo=1, routed)           0.000    35.541    uart/int/aux_Acc_Count0__64_i_4_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.091 r  uart/int/aux_Acc_Count0__64/CO[3]
                         net (fo=1, routed)           0.000    36.091    uart/int/aux_Acc_Count0__64_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.205 r  uart/int/aux_Acc_Count0__65/CO[3]
                         net (fo=1, routed)           0.000    36.205    uart/int/aux_Acc_Count0__65_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.319 r  uart/int/aux_Acc_Count0__66/CO[3]
                         net (fo=1, routed)           0.000    36.319    uart/int/aux_Acc_Count0__66_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.433 r  uart/int/aux_Acc_Count0__67/CO[3]
                         net (fo=1, routed)           0.000    36.433    uart/int/aux_Acc_Count0__67_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.661 r  uart/int/aux_Acc_Count0__68/CO[2]
                         net (fo=22, routed)          0.581    37.242    uart/int/aux_Acc_Count0__68_n_1
    SLICE_X8Y11          LUT3 (Prop_lut3_I0_O)        0.313    37.555 r  uart/int/aux_Acc_Count0__69_i_4/O
                         net (fo=1, routed)           0.000    37.555    uart/int/aux_Acc_Count0__69_i_4_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.088 r  uart/int/aux_Acc_Count0__69/CO[3]
                         net (fo=1, routed)           0.000    38.088    uart/int/aux_Acc_Count0__69_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.205 r  uart/int/aux_Acc_Count0__70/CO[3]
                         net (fo=1, routed)           0.000    38.205    uart/int/aux_Acc_Count0__70_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.322 r  uart/int/aux_Acc_Count0__71/CO[3]
                         net (fo=1, routed)           0.000    38.322    uart/int/aux_Acc_Count0__71_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.439 r  uart/int/aux_Acc_Count0__72/CO[3]
                         net (fo=1, routed)           0.000    38.439    uart/int/aux_Acc_Count0__72_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.596 r  uart/int/aux_Acc_Count0__73/CO[1]
                         net (fo=21, routed)          0.856    39.452    uart/int/aux_Acc_Count0__73_n_2
    SLICE_X7Y13          LUT3 (Prop_lut3_I0_O)        0.332    39.784 r  uart/int/aux_Acc_Count0__74_i_5/O
                         net (fo=1, routed)           0.000    39.784    uart/int/aux_Acc_Count0__74_i_5_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.316 r  uart/int/aux_Acc_Count0__74/CO[3]
                         net (fo=1, routed)           0.000    40.316    uart/int/aux_Acc_Count0__74_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.430 r  uart/int/aux_Acc_Count0__75/CO[3]
                         net (fo=1, routed)           0.000    40.430    uart/int/aux_Acc_Count0__75_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.544 r  uart/int/aux_Acc_Count0__76/CO[3]
                         net (fo=1, routed)           0.000    40.544    uart/int/aux_Acc_Count0__76_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.658 r  uart/int/aux_Acc_Count0__77/CO[3]
                         net (fo=1, routed)           0.000    40.658    uart/int/aux_Acc_Count0__77_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.815 r  uart/int/aux_Acc_Count0__78/CO[1]
                         net (fo=21, routed)          0.583    41.398    uart/int/aux_Acc_Count0__78_n_2
    SLICE_X6Y16          LUT3 (Prop_lut3_I0_O)        0.329    41.727 r  uart/int/aux_Acc_Count0__79_i_4/O
                         net (fo=1, routed)           0.000    41.727    uart/int/aux_Acc_Count0__79_i_4_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.260 r  uart/int/aux_Acc_Count0__79/CO[3]
                         net (fo=1, routed)           0.000    42.260    uart/int/aux_Acc_Count0__79_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.377 r  uart/int/aux_Acc_Count0__80/CO[3]
                         net (fo=1, routed)           0.000    42.377    uart/int/aux_Acc_Count0__80_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.494 r  uart/int/aux_Acc_Count0__81/CO[3]
                         net (fo=1, routed)           0.000    42.494    uart/int/aux_Acc_Count0__81_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.611 r  uart/int/aux_Acc_Count0__82/CO[3]
                         net (fo=1, routed)           0.000    42.611    uart/int/aux_Acc_Count0__82_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.768 r  uart/int/aux_Acc_Count0__83/CO[1]
                         net (fo=21, routed)          0.674    43.441    uart/int/aux_Acc_Count0__83_n_2
    SLICE_X7Y19          LUT3 (Prop_lut3_I0_O)        0.332    43.773 r  uart/int/aux_Acc_Count0__84_i_5/O
                         net (fo=1, routed)           0.000    43.773    uart/int/aux_Acc_Count0__84_i_5_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    44.305 r  uart/int/aux_Acc_Count0__84/CO[3]
                         net (fo=1, routed)           0.000    44.305    uart/int/aux_Acc_Count0__84_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.419 r  uart/int/aux_Acc_Count0__85/CO[3]
                         net (fo=1, routed)           0.000    44.419    uart/int/aux_Acc_Count0__85_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.533 r  uart/int/aux_Acc_Count0__86/CO[3]
                         net (fo=1, routed)           0.000    44.533    uart/int/aux_Acc_Count0__86_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.647 r  uart/int/aux_Acc_Count0__87/CO[3]
                         net (fo=1, routed)           0.000    44.647    uart/int/aux_Acc_Count0__87_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.804 r  uart/int/aux_Acc_Count0__88/CO[1]
                         net (fo=21, routed)          0.956    45.761    uart/int/aux_Acc_Count0__88_n_2
    SLICE_X8Y20          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    46.561 r  uart/int/aux_Acc_Count0__89/CO[3]
                         net (fo=1, routed)           0.000    46.561    uart/int/aux_Acc_Count0__89_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.678 r  uart/int/aux_Acc_Count0__90/CO[3]
                         net (fo=1, routed)           0.000    46.678    uart/int/aux_Acc_Count0__90_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.795 r  uart/int/aux_Acc_Count0__91/CO[3]
                         net (fo=1, routed)           0.000    46.795    uart/int/aux_Acc_Count0__91_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.912 r  uart/int/aux_Acc_Count0__92/CO[3]
                         net (fo=1, routed)           0.000    46.912    uart/int/aux_Acc_Count0__92_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.069 r  uart/int/aux_Acc_Count0__93/CO[1]
                         net (fo=21, routed)          0.675    47.743    uart/int/aux_Acc_Count0__93_n_2
    SLICE_X9Y23          LUT3 (Prop_lut3_I0_O)        0.332    48.075 r  uart/int/aux_Acc_Count0__94_i_4/O
                         net (fo=1, routed)           0.000    48.075    uart/int/aux_Acc_Count0__94_i_4_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.625 r  uart/int/aux_Acc_Count0__94/CO[3]
                         net (fo=1, routed)           0.000    48.625    uart/int/aux_Acc_Count0__94_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.739 r  uart/int/aux_Acc_Count0__95/CO[3]
                         net (fo=1, routed)           0.009    48.748    uart/int/aux_Acc_Count0__95_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.862 r  uart/int/aux_Acc_Count0__96/CO[3]
                         net (fo=1, routed)           0.000    48.862    uart/int/aux_Acc_Count0__96_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.976 r  uart/int/aux_Acc_Count0__97/CO[3]
                         net (fo=1, routed)           0.000    48.976    uart/int/aux_Acc_Count0__97_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.133 r  uart/int/aux_Acc_Count0__98/CO[1]
                         net (fo=21, routed)          0.691    49.824    uart/int/aux_Acc_Count0__98_n_2
    SLICE_X9Y28          LUT3 (Prop_lut3_I0_O)        0.329    50.153 r  uart/int/aux_Acc_Count0__99_i_5/O
                         net (fo=1, routed)           0.000    50.153    uart/int/aux_Acc_Count0__99_i_5_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.685 r  uart/int/aux_Acc_Count0__99/CO[3]
                         net (fo=1, routed)           0.000    50.685    uart/int/aux_Acc_Count0__99_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.799 r  uart/int/aux_Acc_Count0__100/CO[3]
                         net (fo=1, routed)           0.000    50.799    uart/int/aux_Acc_Count0__100_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.913 r  uart/int/aux_Acc_Count0__101/CO[3]
                         net (fo=1, routed)           0.000    50.913    uart/int/aux_Acc_Count0__101_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.027 r  uart/int/aux_Acc_Count0__102/CO[3]
                         net (fo=1, routed)           0.000    51.027    uart/int/aux_Acc_Count0__102_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.184 r  uart/int/aux_Acc_Count0__103/CO[1]
                         net (fo=21, routed)          0.702    51.886    uart/int/aux_Acc_Count0__103_n_2
    SLICE_X8Y30          LUT3 (Prop_lut3_I0_O)        0.329    52.215 r  uart/int/aux_Acc_Count0__104_i_4/O
                         net (fo=1, routed)           0.000    52.215    uart/int/aux_Acc_Count0__104_i_4_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.748 r  uart/int/aux_Acc_Count0__104/CO[3]
                         net (fo=1, routed)           0.000    52.748    uart/int/aux_Acc_Count0__104_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.865 r  uart/int/aux_Acc_Count0__105/CO[3]
                         net (fo=1, routed)           0.000    52.865    uart/int/aux_Acc_Count0__105_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.982 r  uart/int/aux_Acc_Count0__106/CO[3]
                         net (fo=1, routed)           0.000    52.982    uart/int/aux_Acc_Count0__106_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.099 r  uart/int/aux_Acc_Count0__107/CO[3]
                         net (fo=1, routed)           0.000    53.099    uart/int/aux_Acc_Count0__107_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.256 r  uart/int/aux_Acc_Count0__108/CO[1]
                         net (fo=21, routed)          0.794    54.050    uart/int/aux_Acc_Count0__108_n_2
    SLICE_X11Y31         LUT3 (Prop_lut3_I0_O)        0.332    54.382 r  uart/int/aux_Acc_Count0__109_i_5/O
                         net (fo=1, routed)           0.000    54.382    uart/int/aux_Acc_Count0__109_i_5_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.914 r  uart/int/aux_Acc_Count0__109/CO[3]
                         net (fo=1, routed)           0.000    54.914    uart/int/aux_Acc_Count0__109_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.028 r  uart/int/aux_Acc_Count0__110/CO[3]
                         net (fo=1, routed)           0.000    55.028    uart/int/aux_Acc_Count0__110_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.142 r  uart/int/aux_Acc_Count0__111/CO[3]
                         net (fo=1, routed)           0.000    55.142    uart/int/aux_Acc_Count0__111_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.256 r  uart/int/aux_Acc_Count0__112/CO[3]
                         net (fo=1, routed)           0.000    55.256    uart/int/aux_Acc_Count0__112_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.413 r  uart/int/aux_Acc_Count0__113/CO[1]
                         net (fo=21, routed)          0.680    56.093    uart/int/aux_Acc_Count0__113_n_2
    SLICE_X10Y34         LUT3 (Prop_lut3_I0_O)        0.329    56.422 r  uart/int/aux_Acc_Count0__114_i_4/O
                         net (fo=1, routed)           0.000    56.422    uart/int/aux_Acc_Count0__114_i_4_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.955 r  uart/int/aux_Acc_Count0__114/CO[3]
                         net (fo=1, routed)           0.000    56.955    uart/int/aux_Acc_Count0__114_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.072 r  uart/int/aux_Acc_Count0__115/CO[3]
                         net (fo=1, routed)           0.000    57.072    uart/int/aux_Acc_Count0__115_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.189 r  uart/int/aux_Acc_Count0__116/CO[3]
                         net (fo=1, routed)           0.000    57.189    uart/int/aux_Acc_Count0__116_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.306 r  uart/int/aux_Acc_Count0__117/CO[3]
                         net (fo=1, routed)           0.000    57.306    uart/int/aux_Acc_Count0__117_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.463 r  uart/int/aux_Acc_Count0__118/CO[1]
                         net (fo=21, routed)          0.850    58.313    uart/int/aux_Acc_Count0__118_n_2
    SLICE_X9Y34          LUT3 (Prop_lut3_I0_O)        0.332    58.645 r  uart/int/aux_Acc_Count0__119_i_5/O
                         net (fo=1, routed)           0.000    58.645    uart/int/aux_Acc_Count0__119_i_5_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    59.177 r  uart/int/aux_Acc_Count0__119/CO[3]
                         net (fo=1, routed)           0.000    59.177    uart/int/aux_Acc_Count0__119_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.291 r  uart/int/aux_Acc_Count0__120/CO[3]
                         net (fo=1, routed)           0.000    59.291    uart/int/aux_Acc_Count0__120_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.405 r  uart/int/aux_Acc_Count0__121/CO[3]
                         net (fo=1, routed)           0.000    59.405    uart/int/aux_Acc_Count0__121_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.519 r  uart/int/aux_Acc_Count0__122/CO[3]
                         net (fo=1, routed)           0.000    59.519    uart/int/aux_Acc_Count0__122_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.676 r  uart/int/aux_Acc_Count0__123/CO[1]
                         net (fo=21, routed)          0.720    60.397    uart/int/aux_Acc_Count0__123_n_2
    SLICE_X8Y37          LUT3 (Prop_lut3_I0_O)        0.329    60.726 r  uart/int/aux_Acc_Count0__124_i_4/O
                         net (fo=1, routed)           0.000    60.726    uart/int/aux_Acc_Count0__124_i_4_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.259 r  uart/int/aux_Acc_Count0__124/CO[3]
                         net (fo=1, routed)           0.000    61.259    uart/int/aux_Acc_Count0__124_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.376 r  uart/int/aux_Acc_Count0__125/CO[3]
                         net (fo=1, routed)           0.000    61.376    uart/int/aux_Acc_Count0__125_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.493 r  uart/int/aux_Acc_Count0__126/CO[3]
                         net (fo=1, routed)           0.000    61.493    uart/int/aux_Acc_Count0__126_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.610 r  uart/int/aux_Acc_Count0__127/CO[3]
                         net (fo=1, routed)           0.000    61.610    uart/int/aux_Acc_Count0__127_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.767 r  uart/int/aux_Acc_Count0__128/CO[1]
                         net (fo=21, routed)          0.755    62.522    uart/int/aux_Acc_Count0__128_n_2
    SLICE_X6Y41          LUT3 (Prop_lut3_I0_O)        0.332    62.854 r  uart/int/aux_Acc_Count0__129_i_5/O
                         net (fo=1, routed)           0.000    62.854    uart/int/aux_Acc_Count0__129_i_5_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    63.367 r  uart/int/aux_Acc_Count0__129/CO[3]
                         net (fo=1, routed)           0.000    63.367    uart/int/aux_Acc_Count0__129_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.484 r  uart/int/aux_Acc_Count0__130/CO[3]
                         net (fo=1, routed)           0.000    63.484    uart/int/aux_Acc_Count0__130_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.601 r  uart/int/aux_Acc_Count0__131/CO[3]
                         net (fo=1, routed)           0.000    63.601    uart/int/aux_Acc_Count0__131_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.718 r  uart/int/aux_Acc_Count0__132/CO[3]
                         net (fo=1, routed)           0.000    63.718    uart/int/aux_Acc_Count0__132_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.875 r  uart/int/aux_Acc_Count0__133/CO[1]
                         net (fo=21, routed)          1.023    64.898    uart/int/aux_Acc_Count0__133_n_2
    SLICE_X7Y48          LUT3 (Prop_lut3_I0_O)        0.332    65.230 r  uart/int/aux_Acc_Count0__137_i_4/O
                         net (fo=1, routed)           0.000    65.230    uart/int/aux_Acc_Count0__137_i_4_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    65.762 r  uart/int/aux_Acc_Count0__137/CO[3]
                         net (fo=1, routed)           0.000    65.762    uart/int/aux_Acc_Count0__137_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.919 r  uart/int/aux_Acc_Count0__138/CO[1]
                         net (fo=21, routed)          0.863    66.781    uart/int/aux_Acc_Count0__138_n_2
    SLICE_X6Y48          LUT3 (Prop_lut3_I0_O)        0.329    67.110 r  uart/int/aux_Acc_Count0__139_i_4/O
                         net (fo=1, routed)           0.000    67.110    uart/int/aux_Acc_Count0__139_i_4_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.643 r  uart/int/aux_Acc_Count0__139/CO[3]
                         net (fo=1, routed)           0.000    67.643    uart/int/aux_Acc_Count0__139_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.760 r  uart/int/aux_Acc_Count0__140/CO[3]
                         net (fo=1, routed)           0.001    67.761    uart/int/aux_Acc_Count0__140_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.878 r  uart/int/aux_Acc_Count0__141/CO[3]
                         net (fo=1, routed)           0.000    67.878    uart/int/aux_Acc_Count0__141_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.995 r  uart/int/aux_Acc_Count0__142/CO[3]
                         net (fo=1, routed)           0.000    67.995    uart/int/aux_Acc_Count0__142_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.152 r  uart/int/aux_Acc_Count0__143/CO[1]
                         net (fo=21, routed)          0.652    68.804    uart/int/aux_Acc_Count0__143_n_2
    SLICE_X5Y52          LUT3 (Prop_lut3_I0_O)        0.332    69.136 r  uart/int/aux_Acc_Count0__144_i_5/O
                         net (fo=1, routed)           0.000    69.136    uart/int/aux_Acc_Count0__144_i_5_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    69.668 r  uart/int/aux_Acc_Count0__144/CO[3]
                         net (fo=1, routed)           0.000    69.668    uart/int/aux_Acc_Count0__144_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.782 r  uart/int/aux_Acc_Count0__145/CO[3]
                         net (fo=1, routed)           0.000    69.782    uart/int/aux_Acc_Count0__145_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.896 r  uart/int/aux_Acc_Count0__146/CO[3]
                         net (fo=1, routed)           0.000    69.896    uart/int/aux_Acc_Count0__146_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.010 r  uart/int/aux_Acc_Count0__147/CO[3]
                         net (fo=1, routed)           0.000    70.010    uart/int/aux_Acc_Count0__147_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.167 r  uart/int/aux_Acc_Count0__148/CO[1]
                         net (fo=21, routed)          0.670    70.837    uart/int/aux_Acc_Count0__148_n_2
    SLICE_X7Y55          LUT3 (Prop_lut3_I0_O)        0.329    71.166 r  uart/int/aux_Acc_Count0__149_i_5/O
                         net (fo=1, routed)           0.000    71.166    uart/int/aux_Acc_Count0__149_i_5_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    71.698 r  uart/int/aux_Acc_Count0__149/CO[3]
                         net (fo=1, routed)           0.000    71.698    uart/int/aux_Acc_Count0__149_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.812 r  uart/int/aux_Acc_Count0__150/CO[3]
                         net (fo=1, routed)           0.000    71.812    uart/int/aux_Acc_Count0__150_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.926 r  uart/int/aux_Acc_Count0__151/CO[3]
                         net (fo=1, routed)           0.000    71.926    uart/int/aux_Acc_Count0__151_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.040 r  uart/int/aux_Acc_Count0__152/CO[3]
                         net (fo=1, routed)           0.000    72.040    uart/int/aux_Acc_Count0__152_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.197 r  uart/int/aux_Acc_Count0__153/CO[1]
                         net (fo=21, routed)          0.805    73.002    uart/int/aux_Acc_Count0__153_n_2
    SLICE_X8Y58          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.835    73.837 f  uart/int/aux_Acc_Count0__154/O[1]
                         net (fo=4, routed)           0.726    74.563    uart/int/aux_Acc_Count0__154_n_6
    SLICE_X8Y57          LUT6 (Prop_lut6_I2_O)        0.306    74.869 r  uart/int/aux_Acc_Count[5]_P_i_3/O
                         net (fo=4, routed)           0.850    75.719    uart/int/aux_Acc_Count[5]_P_i_3_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I2_O)        0.124    75.843 r  uart/int/aux_Acc_Count[16]_P_i_6/O
                         net (fo=7, routed)           0.367    76.210    uart/int/aux_Acc_Count[16]_P_i_6_n_0
    SLICE_X9Y58          LUT6 (Prop_lut6_I3_O)        0.124    76.334 r  uart/int/aux_Acc_Count[8]_P_i_2/O
                         net (fo=1, routed)           0.299    76.633    uart/int/aux_Acc_Count[8]_P_i_2_n_0
    SLICE_X11Y58         LUT5 (Prop_lut5_I1_O)        0.124    76.757 r  uart/int/aux_Acc_Count[8]_P_i_1/O
                         net (fo=1, routed)           0.000    76.757    uart/int/aux_Acc_Count0_out[8]
    SLICE_X11Y58         FDRE                                         r  uart/int/aux_Acc_Count_reg[8]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.440    14.781    uart/int/clk_IBUF_BUFG
    SLICE_X11Y58         FDRE                                         r  uart/int/aux_Acc_Count_reg[8]_P/C
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X11Y58         FDRE (Setup_fdre_C_D)        0.029    14.954    uart/int/aux_Acc_Count_reg[8]_P
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -76.757    
  -------------------------------------------------------------------
                         slack                                -61.803    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 uart/rx_mod/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/rx_mod/s_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.186ns (41.476%)  route 0.262ns (58.524%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.596     1.479    uart/rx_mod/clk_IBUF_BUFG
    SLICE_X3Y49          FDCE                                         r  uart/rx_mod/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.141     1.620 r  uart/rx_mod/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=11, routed)          0.262     1.883    uart/rx_mod/out[0]
    SLICE_X4Y50          LUT5 (Prop_lut5_I2_O)        0.045     1.928 r  uart/rx_mod/s_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.928    uart/rx_mod/s_reg[1]_i_1_n_0
    SLICE_X4Y50          FDCE                                         r  uart/rx_mod/s_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.863     1.990    uart/rx_mod/clk_IBUF_BUFG
    SLICE_X4Y50          FDCE                                         r  uart/rx_mod/s_reg_reg[1]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X4Y50          FDCE (Hold_fdce_C_D)         0.091     1.837    uart/rx_mod/s_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 bip/datapath/ACC_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_memory/ram_name_reg/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.473%)  route 0.191ns (57.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.566     1.449    bip/datapath/clk_IBUF_BUFG
    SLICE_X11Y46         FDCE                                         r  bip/datapath/ACC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  bip/datapath/ACC_reg[4]/Q
                         net (fo=4, routed)           0.191     1.781    Data_memory/Q[4]
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.879     2.007    Data_memory/clk_IBUF_BUFG
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/CLKARDCLK
                         clock pessimism             -0.478     1.529    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.155     1.684    Data_memory/ram_name_reg
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 bip/datapath/ACC_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/int/aux_Acc_Count_reg[13]_P/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.186ns (38.277%)  route 0.300ns (61.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.567     1.450    bip/datapath/clk_IBUF_BUFG
    SLICE_X9Y48          FDCE                                         r  bip/datapath/ACC_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDCE (Prop_fdce_C_Q)         0.141     1.591 r  bip/datapath/ACC_reg[13]/Q
                         net (fo=4, routed)           0.300     1.891    uart/int/Q[13]
    SLICE_X10Y56         LUT6 (Prop_lut6_I0_O)        0.045     1.936 r  uart/int/aux_Acc_Count[13]_P_i_1/O
                         net (fo=1, routed)           0.000     1.936    uart/int/aux_Acc_Count0_out[13]
    SLICE_X10Y56         FDRE                                         r  uart/int/aux_Acc_Count_reg[13]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.833     1.961    uart/int/clk_IBUF_BUFG
    SLICE_X10Y56         FDRE                                         r  uart/int/aux_Acc_Count_reg[13]_P/C
                         clock pessimism             -0.244     1.717    
    SLICE_X10Y56         FDRE (Hold_fdre_C_D)         0.121     1.838    uart/int/aux_Acc_Count_reg[13]_P
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 bip/datapath/ACC_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_memory/ram_name_reg/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.461%)  route 0.191ns (57.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.567     1.450    bip/datapath/clk_IBUF_BUFG
    SLICE_X11Y48         FDCE                                         r  bip/datapath/ACC_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDCE (Prop_fdce_C_Q)         0.141     1.591 r  bip/datapath/ACC_reg[11]/Q
                         net (fo=4, routed)           0.191     1.782    Data_memory/Q[11]
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.879     2.007    Data_memory/clk_IBUF_BUFG
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/CLKARDCLK
                         clock pessimism             -0.478     1.529    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.155     1.684    Data_memory/ram_name_reg
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 bip/datapath/ACC_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_memory/ram_name_reg/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.236%)  route 0.156ns (48.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.566     1.449    bip/datapath/clk_IBUF_BUFG
    SLICE_X8Y45          FDCE                                         r  bip/datapath/ACC_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDCE (Prop_fdce_C_Q)         0.164     1.613 r  bip/datapath/ACC_reg[0]/Q
                         net (fo=3, routed)           0.156     1.769    Data_memory/Q[0]
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.879     2.007    Data_memory/clk_IBUF_BUFG
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/CLKARDCLK
                         clock pessimism             -0.498     1.509    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     1.664    Data_memory/ram_name_reg
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 bip/datapath/ACC_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/int/aux_Acc_Count_reg[1]_P/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.512%)  route 0.310ns (62.488%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.566     1.449    bip/datapath/clk_IBUF_BUFG
    SLICE_X11Y45         FDCE                                         r  bip/datapath/ACC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  bip/datapath/ACC_reg[1]/Q
                         net (fo=4, routed)           0.310     1.900    uart/int/Q[1]
    SLICE_X8Y50          LUT5 (Prop_lut5_I0_O)        0.045     1.945 r  uart/int/aux_Acc_Count[1]_P_i_1/O
                         net (fo=1, routed)           0.000     1.945    uart/int/aux_Acc_Count0_out[1]
    SLICE_X8Y50          FDRE                                         r  uart/int/aux_Acc_Count_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.834     1.962    uart/int/clk_IBUF_BUFG
    SLICE_X8Y50          FDRE                                         r  uart/int/aux_Acc_Count_reg[1]_P/C
                         clock pessimism             -0.244     1.718    
    SLICE_X8Y50          FDRE (Hold_fdre_C_D)         0.120     1.838    uart/int/aux_Acc_Count_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 bip/datapath/ACC_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_memory/ram_name_reg/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.655%)  route 0.182ns (56.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.567     1.450    bip/datapath/clk_IBUF_BUFG
    SLICE_X9Y48          FDCE                                         r  bip/datapath/ACC_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDCE (Prop_fdce_C_Q)         0.141     1.591 r  bip/datapath/ACC_reg[15]/Q
                         net (fo=3, routed)           0.182     1.773    Data_memory/Q[15]
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.879     2.007    Data_memory/clk_IBUF_BUFG
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/CLKARDCLK
                         clock pessimism             -0.498     1.509    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[15])
                                                      0.155     1.664    Data_memory/ram_name_reg
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 bip/control/aux_PC_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Program_memory/ram_name_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.766%)  route 0.223ns (61.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.566     1.449    bip/control/clk_IBUF_BUFG
    SLICE_X9Y43          FDCE                                         r  bip/control/aux_PC_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  bip/control/aux_PC_reg[6]/Q
                         net (fo=3, routed)           0.223     1.813    Program_memory/Q[6]
    RAMB36_X0Y8          RAMB36E1                                     r  Program_memory/ram_name_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.878     2.006    Program_memory/clk_IBUF_BUFG
    RAMB36_X0Y8          RAMB36E1                                     r  Program_memory/ram_name_reg/CLKARDCLK
                         clock pessimism             -0.498     1.508    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.691    Program_memory/ram_name_reg
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 bip/control/aux_PC_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Program_memory/ram_name_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.632%)  route 0.224ns (61.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.566     1.449    bip/control/clk_IBUF_BUFG
    SLICE_X9Y43          FDCE                                         r  bip/control/aux_PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  bip/control/aux_PC_reg[4]/Q
                         net (fo=3, routed)           0.224     1.814    Program_memory/Q[4]
    RAMB36_X0Y8          RAMB36E1                                     r  Program_memory/ram_name_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.878     2.006    Program_memory/clk_IBUF_BUFG
    RAMB36_X0Y8          RAMB36E1                                     r  Program_memory/ram_name_reg/CLKARDCLK
                         clock pessimism             -0.498     1.508    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.691    Program_memory/ram_name_reg
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bip/control/aux_PC_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Program_memory/ram_name_reg/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.751%)  route 0.233ns (62.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.566     1.449    bip/control/clk_IBUF_BUFG
    SLICE_X9Y44          FDCE                                         r  bip/control/aux_PC_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  bip/control/aux_PC_reg[10]/Q
                         net (fo=3, routed)           0.233     1.823    Program_memory/Q[10]
    RAMB36_X0Y8          RAMB36E1                                     r  Program_memory/ram_name_reg/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.878     2.006    Program_memory/clk_IBUF_BUFG
    RAMB36_X0Y8          RAMB36E1                                     r  Program_memory/ram_name_reg/CLKARDCLK
                         clock pessimism             -0.498     1.508    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.691    Program_memory/ram_name_reg
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9    Data_memory/ram_name_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8    Program_memory/ram_name_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y42    bip/control/aux_PC_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y44    bip/control/aux_PC_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y42    bip/control/aux_PC_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y42    bip/control/aux_PC_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y42    bip/control/aux_PC_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y43    bip/control/aux_PC_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y43    bip/control/aux_PC_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y59    uart/int/aux_Acc_Count_reg[4]_P/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y8     uart/int/div_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y9     uart/int/div_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y6     uart/int/div_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y7     uart/int/div_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y5     uart/int/div_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y6     uart/int/div_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y9     uart/int/div_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y10    uart/int/div_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y8     uart/int/div_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y42    bip/control/aux_PC_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y44    bip/control/aux_PC_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y42    bip/control/aux_PC_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y42    bip/control/aux_PC_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y42    bip/control/aux_PC_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y43    bip/control/aux_PC_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y43    bip/control/aux_PC_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y43    bip/control/aux_PC_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y43    bip/control/aux_PC_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y44    bip/control/aux_PC_reg[8]/C



