{"Source Block": ["hdl/library/jesd204/axi_jesd204_common/jesd204_up_common.v@113:123@HdlIdDef", "reg [NUM_LINKS-1:0] up_cfg_links_disable = {NUM_LINKS{1'b0}};\nreg up_cfg_disable_char_replacement = 1'b0;\nreg up_cfg_disable_scrambler = 1'b0;\n\n/* Reset for the register map */\nreg [2:0] up_reset_vector = 3'b111;\nassign up_reset = up_reset_vector[0];\n\n/* Reset signal generation for the JESD core */\nreg [4:0] core_reset_vector = 5'b11111;\nassign core_reset = core_reset_vector[0];\n"], "Clone Blocks": [["hdl/library/jesd204/axi_jesd204_common/jesd204_up_common.v@114:124", "reg up_cfg_disable_char_replacement = 1'b0;\nreg up_cfg_disable_scrambler = 1'b0;\n\n/* Reset for the register map */\nreg [2:0] up_reset_vector = 3'b111;\nassign up_reset = up_reset_vector[0];\n\n/* Reset signal generation for the JESD core */\nreg [4:0] core_reset_vector = 5'b11111;\nassign core_reset = core_reset_vector[0];\n\n"]], "Diff Content": {"Delete": [[118, "reg [2:0] up_reset_vector = 3'b111;\n"]], "Add": []}}