module srff_tb;
reg clk,rst,s,r;
wire q;
wire qb;
srff uut(clk,rst,s,r,q,qb);
initial
begin
s=0;
r=0;
clk=0;
rst=1;
#10;
rst=0;
#10;
s=0;
r=1;
#10;
s=1;
r=0;
#10;
s=1;
r=1;
#10;
end
always #5 clk=~clk;
endmodule
