Release 7.1i - xst H.38
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 2.48 s | Elapsed : 0.00 / 2.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 2.48 s | Elapsed : 0.00 / 2.00 s
 
--> Reading design: audio_clk.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "audio_clk.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "audio_clk"
Output Format                      : NGC
Target Device                      : xc2vp20-6-ff896

---- Source Options
Top Module Name                    : audio_clk
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : YES
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : audio_clk.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
safe_implementation                : No
Optimize Instantiated Primitives   : NO
tristate2logic                     : Yes
use_clock_enable                   : Yes
use_sync_set                       : Yes
use_sync_reset                     : Yes
enable_auto_floorplanning          : No

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3215 - Unit work/AUDIO_CLK is now defined in a different file: was F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd, now is F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test1/top.vhd
WARNING:HDLParsers:3215 - Unit work/AUDIO_CLK/BEHAVIORAL is now defined in a different file: was F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/top.vhd, now is F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test1/top.vhd
WARNING:HDLParsers:3215 - Unit work/PACK_EVEN_PARITY_BIT is now defined in a different file: was F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/pack_even_parity_bit.vhd, now is F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test1/pack_even_parity_bit.vhd
WARNING:HDLParsers:3215 - Unit work/PACK_EVEN_PARITY_BIT is now defined in a different file: was F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test/pack_even_parity_bit.vhd, now is F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test1/pack_even_parity_bit.vhd
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test1/pack_even_parity_bit.vhd" in Library work.
Architecture pack_even_parity_bit of Entity pack_even_parity_bit is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test1/top.vhd" in Library work.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test1/top.vhd" Line 572. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test1/top.vhd" Line 573. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test1/top.vhd" Line 577. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test1/top.vhd" Line 578. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test1/top.vhd" Line 581. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test1/top.vhd" Line 582. Choice conv_std_logic_vector is not a locally static expression.
Architecture behavioral of Entity audio_clk is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <audio_clk> (Architecture <behavioral>).
WARNING:Xst:819 - "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test1/top.vhd" line 335: The following signals are missing in the process sensitivity list:
   audio_data, sync_z, control_b1, parity_b1, ecc0, ecc1, ecc2, ecc3, ecc4, ecc5.
INFO:Xst:1304 - Contents of register <output_counter_buffer<2>> in unit <audio_clk> never changes during circuit operation. The register is replaced by logic.
Entity <audio_clk> analyzed. Unit <audio_clk> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <audio_clk>.
    Related source file is "F:/PT8612/VHDL/xilinx/test_Virtex2/audio_test1/top.vhd".
WARNING:Xst:646 - Signal <fvh_i<2:1>> is assigned but never used.
WARNING:Xst:646 - Signal <audio_data> is assigned but never used.
WARNING:Xst:653 - Signal <jump_point> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <switch_point> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <control_point> is used but never assigned. Tied to value 0.
    Using one-hot encoding for signal <current_state>.
WARNING:Xst:737 - Found 1-bit latch for signal <audio_chroma_0>.
WARNING:Xst:737 - Found 1-bit latch for signal <audio_chroma_1>.
WARNING:Xst:737 - Found 1-bit latch for signal <audio_chroma_2>.
WARNING:Xst:737 - Found 1-bit latch for signal <audio_chroma_3>.
WARNING:Xst:737 - Found 1-bit latch for signal <audio_chroma_4>.
WARNING:Xst:737 - Found 1-bit latch for signal <audio_chroma_5>.
WARNING:Xst:737 - Found 1-bit latch for signal <audio_chroma_6>.
WARNING:Xst:737 - Found 1-bit latch for signal <audio_chroma_7>.
WARNING:Xst:737 - Found 1-bit latch for signal <audio_chroma_8>.
WARNING:Xst:737 - Found 13-bit latch for signal <next_state>.
WARNING:Xst:737 - Found 1-bit latch for signal <audio_chroma_9>.
    Found 10-bit register for signal <audiochroma_out>.
    Found 10-bit register for signal <audioluma_out>.
    Found 1-bit register for signal <audioclk_out>.
    Found 13-bit 3-to-1 multiplexer for signal <$n0020> created at line 411.
    Found 1-bit xor8 for signal <$n0022> created at line 35.
    Found 1-bit xor5 for signal <$n0025> created at line 35.
    Found 10-bit 4-to-1 multiplexer for signal <$n0035> created at line 435.
    Found 1-bit xor8 for signal <$n0055> created at line 35.
    Found 1-bit xor8 for signal <$n0116> created at line 35.
    Found 1-bit xor8 for signal <$n0119> created at line 35.
    Found 1-bit xor8 for signal <$n0122> created at line 35.
    Found 1-bit xor8 for signal <$n0125> created at line 35.
    Found 1-bit xor8 for signal <$n0128> created at line 35.
    Found 1-bit xor8 for signal <$n0131> created at line 35.
    Found 8-bit 4-to-1 multiplexer for signal <$n0213>.
    Found 8-bit 4-to-1 multiplexer for signal <$n0214>.
    Found 8-bit 4-to-1 multiplexer for signal <$n0216>.
    Found 8-bit 4-to-1 multiplexer for signal <$n0217>.
    Found 8-bit 4-to-1 multiplexer for signal <$n0218>.
    Found 8-bit 4-to-1 multiplexer for signal <$n0219>.
    Found 8-bit 4-to-1 multiplexer for signal <$n0220>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0226>.
    Found 10-bit 4-to-1 multiplexer for signal <$n0227>.
    Found 12-bit 4-to-1 multiplexer for signal <$n0229>.
    Found 13-bit 4-to-1 multiplexer for signal <$n0240>.
    Found 8-bit adder for signal <$n0242> created at line 538.
    Found 6-bit adder for signal <$n0244> created at line 347.
    Found 9-bit adder for signal <$n0247>.
    Found 3-bit adder for signal <$n0248> created at line 550.
    Found 9-bit adder for signal <$n0249>.
    Found 12-bit adder for signal <$n0250> created at line 156.
    Found 12-bit adder for signal <$n0251> created at line 283.
    Found 2-bit adder for signal <$n0252> created at line 293.
    Found 23-bit adder for signal <$n0253>.
    Found 2-bit adder for signal <$n0254> created at line 546.
    Found 3-bit adder for signal <$n0255> created at line 489.
    Found 23-bit subtractor for signal <$n0256> created at line 291.
    Found 8-bit xor2 for signal <$n0275> created at line 318.
    Found 8-bit xor2 for signal <$n0276> created at line 316.
    Found 8-bit xor2 for signal <$n0277> created at line 315.
    Found 8-bit xor2 for signal <$n0278> created at line 314.
    Found 23-bit comparator less for signal <$n0281> created at line 287.
    Found 13-bit 4-to-1 multiplexer for signal <$n0284>.
    Found 2-bit comparator equal for signal <$n0288> created at line 538.
    Found 6-bit comparator less for signal <$n0308> created at line 349.
    Found 8-bit register for signal <aes_count>.
    Found 3-bit register for signal <audio_chan>.
    Found 3-bit register for signal <audio_group>.
    Found 8-bit xor2 for signal <cksm>.
    Found 18-bit 4-to-1 multiplexer for signal <compare>.
    Found 23-bit register for signal <counter>.
    Found 39-bit register for signal <counter_buffer>.
    Found 9-bit register for signal <cs_chroma>.
    Found 9-bit register for signal <cs_luma>.
    Found 13-bit register for signal <current_state>.
    Found 8-bit register for signal <ecc0>.
    Found 8-bit register for signal <ecc1>.
    Found 8-bit register for signal <ecc2>.
    Found 8-bit register for signal <ecc3>.
    Found 8-bit register for signal <ecc4>.
    Found 8-bit register for signal <ecc5>.
    Found 1-bit register for signal <enable_in>.
    Found 3-bit register for signal <fvh_i>.
    Found 1-bit register for signal <h_delayed_1>.
    Found 2-bit register for signal <index>.
    Found 7-bit 4-to-1 multiplexer for signal <interval>.
    Found 11-bit up counter for signal <line_o>.
    Found 26-bit register for signal <output_counter_buffer<0:1>>.
    Found 1-bit register for signal <sample_per_line<1>>.
    Found 2-bit register for signal <sample_pos>.
    Found 6-bit register for signal <state_count>.
    Found 12-bit register for signal <temp_clk_counter>.
    Found 12-bit register for signal <video_count>.
    Summary:
	inferred   1 Counter(s).
	inferred 223 D-type flip-flop(s).
	inferred  12 Adder/Subtractor(s).
	inferred   3 Comparator(s).
	inferred 153 Multiplexer(s).
	inferred   9 Xor(s).
Unit <audio_clk> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 12
 12-bit adder                      : 2
 2-bit adder                       : 2
 23-bit adder                      : 1
 23-bit subtractor                 : 1
 3-bit adder                       : 2
 6-bit adder                       : 1
 8-bit adder                       : 1
 9-bit adder                       : 2
# Registers                        : 30
 1-bit register                    : 4
 10-bit register                   : 2
 12-bit register                   : 2
 13-bit register                   : 6
 2-bit register                    : 2
 23-bit register                   : 1
 3-bit register                    : 3
 6-bit register                    : 1
 8-bit register                    : 7
 9-bit register                    : 2
# Latches                          : 11
 1-bit latch                       : 10
 13-bit latch                      : 1
# Comparators                      : 3
 2-bit comparator equal            : 1
 23-bit comparator less            : 1
 6-bit comparator less             : 1
# Multiplexers                     : 16
 1-bit 4-to-1 multiplexer          : 1
 10-bit 4-to-1 multiplexer         : 2
 12-bit 4-to-1 multiplexer         : 1
 13-bit 3-to-1 multiplexer         : 1
 13-bit 4-to-1 multiplexer         : 2
 18-bit 4-to-1 multiplexer         : 1
 7-bit 4-to-1 multiplexer          : 1
 8-bit 4-to-1 multiplexer          : 7
# Xors                             : 14
 1-bit xor5                        : 1
 1-bit xor8                        : 8
 8-bit xor2                        : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <fvh_i_2> is unconnected in block <audio_clk>.
WARNING:Xst:1291 - FF/Latch <fvh_i_1> is unconnected in block <audio_clk>.
WARNING:Xst:1710 - FF/Latch  <audioluma_out_9> (without init value) has a constant value of 0 in block <audio_clk>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <audioluma_out_0> (without init value) has a constant value of 0 in block <audio_clk>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <audioluma_out_1> (without init value) has a constant value of 0 in block <audio_clk>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <audioluma_out_2> (without init value) has a constant value of 0 in block <audio_clk>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <audioluma_out_3> (without init value) has a constant value of 0 in block <audio_clk>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <audioluma_out_4> (without init value) has a constant value of 0 in block <audio_clk>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <audioluma_out_5> (without init value) has a constant value of 0 in block <audio_clk>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <audioluma_out_7> (without init value) has a constant value of 0 in block <audio_clk>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <audioluma_out_8> (without init value) has a constant value of 0 in block <audio_clk>.
WARNING:Xst:1291 - FF/Latch <cs_luma_8> is unconnected in block <audio_clk>.
WARNING:Xst:1291 - FF/Latch <cs_luma_0> is unconnected in block <audio_clk>.
WARNING:Xst:1291 - FF/Latch <cs_luma_1> is unconnected in block <audio_clk>.
WARNING:Xst:1291 - FF/Latch <cs_luma_2> is unconnected in block <audio_clk>.
WARNING:Xst:1291 - FF/Latch <cs_luma_3> is unconnected in block <audio_clk>.
WARNING:Xst:1291 - FF/Latch <cs_luma_4> is unconnected in block <audio_clk>.
WARNING:Xst:1291 - FF/Latch <cs_luma_5> is unconnected in block <audio_clk>.
WARNING:Xst:1291 - FF/Latch <cs_luma_6> is unconnected in block <audio_clk>.
WARNING:Xst:1291 - FF/Latch <cs_luma_7> is unconnected in block <audio_clk>.

Optimizing unit <audio_clk> ...
WARNING:Xst:1710 - FF/Latch  <output_counter_buffer_1_12> (without init value) has a constant value of 0 in block <audio_clk>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <counter_buffer_1_12> (without init value) has a constant value of 0 in block <audio_clk>.
Loading device for application Rf_Device from file '2vp20.nph' in environment C:/Xilinx71.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block audio_clk, actual ratio is 3.

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : audio_clk.ngr
Top Level Output File Name         : audio_clk
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : YES

Design Statistics
# IOs                              : 27

Macro Statistics :
# Registers                        : 66
#      1-bit register              : 43
#      10-bit register             : 2
#      12-bit register             : 2
#      13-bit register             : 5
#      2-bit register              : 2
#      23-bit register             : 1
#      3-bit register              : 1
#      6-bit register              : 1
#      8-bit register              : 7
#      9-bit register              : 2
# Multiplexers                     : 16
#      1-bit 4-to-1 multiplexer    : 1
#      10-bit 4-to-1 multiplexer   : 2
#      12-bit 4-to-1 multiplexer   : 1
#      13-bit 3-to-1 multiplexer   : 1
#      13-bit 4-to-1 multiplexer   : 2
#      18-bit 4-to-1 multiplexer   : 1
#      7-bit 4-to-1 multiplexer    : 1
#      8-bit 4-to-1 multiplexer    : 7
# Adders/Subtractors               : 8
#      12-bit adder                : 2
#      23-bit adder                : 1
#      23-bit subtractor           : 1
#      6-bit adder                 : 1
#      8-bit adder                 : 1
#      9-bit adder                 : 2
# Comparators                      : 2
#      23-bit comparator less      : 1
#      6-bit comparator less       : 1
# Xors                             : 9
#      1-bit xor5                  : 1
#      1-bit xor8                  : 8

Cell Usage :
# BELS                             : 792
#      GND                         : 1
#      INV                         : 26
#      LUT1                        : 27
#      LUT1_L                      : 15
#      LUT2                        : 118
#      LUT2_D                      : 1
#      LUT2_L                      : 59
#      LUT3                        : 44
#      LUT3_D                      : 4
#      LUT3_L                      : 35
#      LUT4                        : 206
#      LUT4_D                      : 12
#      LUT4_L                      : 49
#      MUXCY                       : 104
#      MUXF5                       : 3
#      VCC                         : 1
#      XORCY                       : 87
# FlipFlops/Latches                : 243
#      FDC                         : 1
#      FDCE                        : 216
#      FDPE                        : 3
#      LD                          : 23
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 26
#      IBUF                        : 5
#      OBUF                        : 21
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp20ff896-6 

 Number of Slices:                     326  out of   9280     3%  
 Number of Slice Flip Flops:           243  out of  18560     1%  
 Number of 4 input LUTs:               570  out of  18560     3%  
 Number of bonded IOBs:                 27  out of    556     4%  
 Number of GCLKs:                        2  out of     16    12%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
videoclk_in                        | BUFGP                  | 220   |
_n04591(_n04592:O)                 | BUFG(*)(audio_chroma_1)| 23    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 7.210ns (Maximum Frequency: 138.701MHz)
   Minimum input arrival time before clock: 7.860ns
   Maximum output required time after clock: 3.615ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'videoclk_in'
  Clock period: 7.210ns (frequency: 138.701MHz)
  Total number of paths / destination ports: 15824 / 414
-------------------------------------------------------------------------
Delay:               7.210ns (Levels of Logic = 44)
  Source:            counter_0 (FF)
  Destination:       counter_22 (FF)
  Source Clock:      videoclk_in rising
  Destination Clock: videoclk_in rising

  Data Path: counter_0 to counter_22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.374   0.610  counter_0 (counter_0)
     LUT1_L:I0->LO         1   0.313   0.000  counter_0_rt1 (counter_0_rt1)
     MUXCY:S->O            1   0.377   0.000  Andcy (And_cyo)
     MUXCY:CI->O           1   0.042   0.000  XNor_stagecy (XNor_stage_cyo)
     MUXCY:CI->O           1   0.042   0.000  XNor_stagecy_rn_0 (XNor_stage_cyo1)
     MUXCY:CI->O           1   0.042   0.000  norcy (nor_cyo)
     MUXCY:CI->O           1   0.042   0.000  Andcy_rn_0 (And_cyo1)
     MUXCY:CI->O           1   0.042   0.000  norcy_rn_0 (nor_cyo1)
     MUXCY:CI->O           1   0.042   0.000  Andcy_rn_1 (And_cyo2)
     MUXCY:CI->O           1   0.042   0.000  norcy_rn_1 (nor_cyo2)
     MUXCY:CI->O           1   0.042   0.000  XNor_stagecy_rn_1 (XNor_stage_cyo2)
     MUXCY:CI->O           1   0.042   0.000  norcy_rn_2 (nor_cyo3)
     MUXCY:CI->O           1   0.042   0.000  XNor_stagecy_rn_2 (XNor_stage_cyo3)
     MUXCY:CI->O           1   0.042   0.000  norcy_rn_3 (nor_cyo4)
     MUXCY:CI->O           1   0.042   0.000  XNor_stagecy_rn_3 (XNor_stage_cyo4)
     MUXCY:CI->O           1   0.042   0.000  Andcy_rn_2 (And_cyo3)
     MUXCY:CI->O           1   0.042   0.000  norcy_rn_4 (nor_cyo5)
     MUXCY:CI->O           1   0.042   0.000  XNor_stagecy_rn_4 (XNor_stage_cyo5)
     MUXCY:CI->O           1   0.042   0.000  norcy_rn_5 (nor_cyo6)
     MUXCY:CI->O          44   0.524   0.838  norcy_rn_6 (nor_cyo7)
     LUT4_D:I2->LO         1   0.313   0.000  audio_clk__n0253<0>lut (N1595)
     MUXCY:S->O            1   0.377   0.000  audio_clk__n0253<0>cy (audio_clk__n0253<0>_cyo)
     MUXCY:CI->O           1   0.042   0.000  audio_clk__n0253<1>cy (audio_clk__n0253<1>_cyo)
     MUXCY:CI->O           1   0.042   0.000  audio_clk__n0253<2>cy (audio_clk__n0253<2>_cyo)
     MUXCY:CI->O           1   0.042   0.000  audio_clk__n0253<3>cy (audio_clk__n0253<3>_cyo)
     MUXCY:CI->O           1   0.042   0.000  audio_clk__n0253<4>cy (audio_clk__n0253<4>_cyo)
     MUXCY:CI->O           1   0.042   0.000  audio_clk__n0253<5>cy (audio_clk__n0253<5>_cyo)
     MUXCY:CI->O           1   0.042   0.000  audio_clk__n0253<6>cy (audio_clk__n0253<6>_cyo)
     MUXCY:CI->O           1   0.042   0.000  audio_clk__n0253<7>cy (audio_clk__n0253<7>_cyo)
     MUXCY:CI->O           1   0.042   0.000  audio_clk__n0253<8>cy (audio_clk__n0253<8>_cyo)
     MUXCY:CI->O           1   0.042   0.000  audio_clk__n0253<9>cy (audio_clk__n0253<9>_cyo)
     MUXCY:CI->O           1   0.042   0.000  audio_clk__n0253<10>cy (audio_clk__n0253<10>_cyo)
     MUXCY:CI->O           1   0.042   0.000  audio_clk__n0253<11>cy (audio_clk__n0253<11>_cyo)
     MUXCY:CI->O           1   0.042   0.000  audio_clk__n0253<12>cy (audio_clk__n0253<12>_cyo)
     MUXCY:CI->O           1   0.042   0.000  audio_clk__n0253<13>cy (audio_clk__n0253<13>_cyo)
     MUXCY:CI->O           1   0.042   0.000  audio_clk__n0253<14>cy (audio_clk__n0253<14>_cyo)
     MUXCY:CI->O           1   0.042   0.000  audio_clk__n0253<15>cy (audio_clk__n0253<15>_cyo)
     MUXCY:CI->O           1   0.042   0.000  audio_clk__n0253<16>cy (audio_clk__n0253<16>_cyo)
     MUXCY:CI->O           1   0.042   0.000  audio_clk__n0253<17>cy (audio_clk__n0253<17>_cyo)
     MUXCY:CI->O           1   0.042   0.000  audio_clk__n0253<18>cy (audio_clk__n0253<18>_cyo)
     MUXCY:CI->O           1   0.042   0.000  audio_clk__n0253<19>cy (audio_clk__n0253<19>_cyo)
     MUXCY:CI->O           1   0.041   0.000  audio_clk__n0253<20>cy (audio_clk__n0253<20>_cyo)
     MUXCY:CI->O           0   0.041   0.000  audio_clk__n0253<21>cy (audio_clk__n0253<21>_cyo)
     XORCY:CI->O           1   0.868   0.533  audio_clk__n0253<22>_xor (_n0253<22>)
     LUT2_L:I0->LO         1   0.313   0.000  _n0231<22>1 (_n0231<22>)
     FDCE:D                    0.234          counter_22
    ----------------------------------------
    Total                      7.210ns (5.229ns logic, 1.981ns route)
                                       (72.5% logic, 27.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock '_n04592:O'
  Clock period: 3.954ns (frequency: 252.908MHz)
  Total number of paths / destination ports: 17 / 2
-------------------------------------------------------------------------
Delay:               3.954ns (Levels of Logic = 4)
  Source:            audio_chroma_3 (LATCH)
  Destination:       audio_chroma_9 (LATCH)
  Source Clock:      _n04592:O falling
  Destination Clock: _n04592:O falling

  Data Path: audio_chroma_3 to audio_chroma_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               8   0.568   0.705  audio_chroma_3 (audio_chroma_3)
     LUT4:I0->O            1   0.313   0.506  Mxor__n0055_Xo<5>1 (Mxor__n0055_Xo<5>)
     LUT2:I1->O            2   0.313   0.561  Mxor__n0055_Xo<6>1 (_n0056<0>)
     LUT4_L:I1->LO         1   0.313   0.128  _n027254 (CHOICE251)
     LUT3_L:I2->LO         1   0.313   0.000  _n0272251 (_n0272)
     LD:D                      0.234          audio_chroma_9
    ----------------------------------------
    Total                      3.954ns (2.054ns logic, 1.900ns route)
                                       (51.9% logic, 48.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'videoclk_in'
  Total number of paths / destination ports: 9565 / 412
-------------------------------------------------------------------------
Offset:              7.860ns (Levels of Logic = 44)
  Source:            clkmux_in<2> (PAD)
  Destination:       counter_22 (FF)
  Destination Clock: videoclk_in rising

  Data Path: clkmux_in<2> to counter_22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   0.919   0.757  clkmux_in_2_IBUF (clkmux_in_2_IBUF)
     LUT4_L:I0->LO         1   0.313   0.000  XNor_stagelut (N32)
     MUXCY:S->O            1   0.377   0.000  XNor_stagecy (XNor_stage_cyo)
     MUXCY:CI->O           1   0.042   0.000  XNor_stagecy_rn_0 (XNor_stage_cyo1)
     MUXCY:CI->O           1   0.042   0.000  norcy (nor_cyo)
     MUXCY:CI->O           1   0.042   0.000  Andcy_rn_0 (And_cyo1)
     MUXCY:CI->O           1   0.042   0.000  norcy_rn_0 (nor_cyo1)
     MUXCY:CI->O           1   0.042   0.000  Andcy_rn_1 (And_cyo2)
     MUXCY:CI->O           1   0.042   0.000  norcy_rn_1 (nor_cyo2)
     MUXCY:CI->O           1   0.042   0.000  XNor_stagecy_rn_1 (XNor_stage_cyo2)
     MUXCY:CI->O           1   0.042   0.000  norcy_rn_2 (nor_cyo3)
     MUXCY:CI->O           1   0.042   0.000  XNor_stagecy_rn_2 (XNor_stage_cyo3)
     MUXCY:CI->O           1   0.042   0.000  norcy_rn_3 (nor_cyo4)
     MUXCY:CI->O           1   0.042   0.000  XNor_stagecy_rn_3 (XNor_stage_cyo4)
     MUXCY:CI->O           1   0.042   0.000  Andcy_rn_2 (And_cyo3)
     MUXCY:CI->O           1   0.042   0.000  norcy_rn_4 (nor_cyo5)
     MUXCY:CI->O           1   0.042   0.000  XNor_stagecy_rn_4 (XNor_stage_cyo5)
     MUXCY:CI->O           1   0.042   0.000  norcy_rn_5 (nor_cyo6)
     MUXCY:CI->O          44   0.524   0.838  norcy_rn_6 (nor_cyo7)
     LUT4_D:I2->LO         1   0.313   0.000  audio_clk__n0253<0>lut (N1595)
     MUXCY:S->O            1   0.377   0.000  audio_clk__n0253<0>cy (audio_clk__n0253<0>_cyo)
     MUXCY:CI->O           1   0.042   0.000  audio_clk__n0253<1>cy (audio_clk__n0253<1>_cyo)
     MUXCY:CI->O           1   0.042   0.000  audio_clk__n0253<2>cy (audio_clk__n0253<2>_cyo)
     MUXCY:CI->O           1   0.042   0.000  audio_clk__n0253<3>cy (audio_clk__n0253<3>_cyo)
     MUXCY:CI->O           1   0.042   0.000  audio_clk__n0253<4>cy (audio_clk__n0253<4>_cyo)
     MUXCY:CI->O           1   0.042   0.000  audio_clk__n0253<5>cy (audio_clk__n0253<5>_cyo)
     MUXCY:CI->O           1   0.042   0.000  audio_clk__n0253<6>cy (audio_clk__n0253<6>_cyo)
     MUXCY:CI->O           1   0.042   0.000  audio_clk__n0253<7>cy (audio_clk__n0253<7>_cyo)
     MUXCY:CI->O           1   0.042   0.000  audio_clk__n0253<8>cy (audio_clk__n0253<8>_cyo)
     MUXCY:CI->O           1   0.042   0.000  audio_clk__n0253<9>cy (audio_clk__n0253<9>_cyo)
     MUXCY:CI->O           1   0.042   0.000  audio_clk__n0253<10>cy (audio_clk__n0253<10>_cyo)
     MUXCY:CI->O           1   0.042   0.000  audio_clk__n0253<11>cy (audio_clk__n0253<11>_cyo)
     MUXCY:CI->O           1   0.042   0.000  audio_clk__n0253<12>cy (audio_clk__n0253<12>_cyo)
     MUXCY:CI->O           1   0.042   0.000  audio_clk__n0253<13>cy (audio_clk__n0253<13>_cyo)
     MUXCY:CI->O           1   0.042   0.000  audio_clk__n0253<14>cy (audio_clk__n0253<14>_cyo)
     MUXCY:CI->O           1   0.042   0.000  audio_clk__n0253<15>cy (audio_clk__n0253<15>_cyo)
     MUXCY:CI->O           1   0.042   0.000  audio_clk__n0253<16>cy (audio_clk__n0253<16>_cyo)
     MUXCY:CI->O           1   0.042   0.000  audio_clk__n0253<17>cy (audio_clk__n0253<17>_cyo)
     MUXCY:CI->O           1   0.042   0.000  audio_clk__n0253<18>cy (audio_clk__n0253<18>_cyo)
     MUXCY:CI->O           1   0.042   0.000  audio_clk__n0253<19>cy (audio_clk__n0253<19>_cyo)
     MUXCY:CI->O           1   0.041   0.000  audio_clk__n0253<20>cy (audio_clk__n0253<20>_cyo)
     MUXCY:CI->O           0   0.041   0.000  audio_clk__n0253<21>cy (audio_clk__n0253<21>_cyo)
     XORCY:CI->O           1   0.868   0.533  audio_clk__n0253<22>_xor (_n0253<22>)
     LUT2_L:I0->LO         1   0.313   0.000  _n0231<22>1 (_n0231<22>)
     FDCE:D                    0.234          counter_22
    ----------------------------------------
    Total                      7.860ns (5.733ns logic, 2.128ns route)
                                       (72.9% logic, 27.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock '_n04592:O'
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Offset:              3.426ns (Levels of Logic = 3)
  Source:            sync_reset_in (PAD)
  Destination:       next_state_11 (LATCH)
  Destination Clock: _n04592:O falling

  Data Path: sync_reset_in to next_state_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           158   0.919   1.028  sync_reset_in_IBUF (sync_reset_in_IBUF)
     LUT4_D:I2->O          5   0.313   0.619  eav_tick1 (eav_tick)
     LUT4:I1->O            1   0.313   0.000  _n0271<11>1 (_n0271<11>)
     LD:D                      0.234          next_state_11
    ----------------------------------------
    Total                      3.426ns (1.779ns logic, 1.647ns route)
                                       (51.9% logic, 48.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'videoclk_in'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              3.615ns (Levels of Logic = 1)
  Source:            audioclk_out (FF)
  Destination:       audioclk_out (PAD)
  Source Clock:      videoclk_in rising

  Data Path: audioclk_out to audioclk_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.374   0.390  audioclk_out (audioclk_out_OBUF)
     OBUF:I->O                 2.851          audioclk_out_OBUF (audioclk_out)
    ----------------------------------------
    Total                      3.615ns (3.225ns logic, 0.390ns route)
                                       (89.2% logic, 10.8% route)

=========================================================================
CPU : 16.25 / 18.95 s | Elapsed : 17.00 / 19.00 s
 
--> 

Total memory usage is 150816 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   49 (   0 filtered)
Number of infos    :    2 (   0 filtered)

