<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed Nov 12 16:46:51 2025" VIVADOVERSION="2018.3">

  <SYSTEMINFO ARCH="virtex7" DEVICE="7vx415t" NAME="MIPS_Design" PACKAGE="ffg1158" SPEEDGRADE="-2"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="IM_0" PORT="clk"/>
        <CONNECTION INSTANCE="File_Register_0" PORT="clk"/>
        <CONNECTION INSTANCE="PC_0" PORT="clk"/>
        <CONNECTION INSTANCE="DM_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="External_Ports_rst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="PC_0" PORT="rst"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/ALU_0" HWVERSION="1.0" INSTANCE="ALU_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ALU" VLNV="xilinx.com:module_ref:ALU:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="MIPS_Design_ALU_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Data1" RIGHT="0" SIGIS="undef" SIGNAME="File_Register_0_ReadData1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="File_Register_0" PORT="ReadData1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="Data2" RIGHT="0" SIGIS="undef" SIGNAME="mux_2x1_1_DataOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_2x1_1" PORT="DataOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="func" RIGHT="0" SIGIS="undef" SIGNAME="ALU_Control_0_func">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_Control_0" PORT="func"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Result" RIGHT="0" SIGIS="undef" SIGNAME="ALU_0_Result">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_2x1_4" PORT="Data2"/>
            <CONNECTION INSTANCE="DM_0" PORT="Address"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="zeros" SIGIS="undef" SIGNAME="ALU_0_zeros">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_0" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ALU_Control_0" HWVERSION="1.0" INSTANCE="ALU_Control_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ALU_Control" VLNV="xilinx.com:module_ref:ALU_Control:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="MIPS_Design_ALU_Control_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="5" NAME="Instruction" RIGHT="0" SIGIS="undef" SIGNAME="IM_0_ReadData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IM_0" PORT="ReadData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ALUOP" RIGHT="0" SIGIS="undef" SIGNAME="Control_Unit_ALUOP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Control_Unit" PORT="ALUOP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="func" RIGHT="0" SIGIS="undef" SIGNAME="ALU_Control_0_func">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_0" PORT="func"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Control_Unit" HWVERSION="1.0" INSTANCE="Control_Unit" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Control_Unit" VLNV="xilinx.com:module_ref:Control_Unit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="MIPS_Design_Control_Unit_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="5" NAME="OP" RIGHT="0" SIGIS="undef" SIGNAME="IM_0_ReadData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IM_0" PORT="ReadData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="RegDst" SIGIS="undef" SIGNAME="Control_Unit_RegDst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_addr_0" PORT="selector"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Branch" SIGIS="undef" SIGNAME="Control_Unit_Branch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_0" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="MemWrite" SIGIS="undef" SIGNAME="Control_Unit_MemWrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DM_0" PORT="En"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="MemtoReg" SIGIS="undef" SIGNAME="Control_Unit_MemtoReg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_2x1_4" PORT="Selector"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ALUScr" SIGIS="undef" SIGNAME="Control_Unit_ALUScr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_2x1_1" PORT="Selector"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="RegWrite" SIGIS="undef" SIGNAME="Control_Unit_RegWrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="File_Register_0" PORT="EN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ALUOP" RIGHT="0" SIGIS="undef" SIGNAME="Control_Unit_ALUOP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_Control_0" PORT="ALUOP"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/DM_0" HWVERSION="1.0" INSTANCE="DM_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="DM" VLNV="xilinx.com:module_ref:DM:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="MIPS_Design_DM_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="En" SIGIS="undef" SIGNAME="Control_Unit_MemWrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Control_Unit" PORT="MemWrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="Address" RIGHT="0" SIGIS="undef" SIGNAME="ALU_0_Result">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_0" PORT="Result"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="WriteData" RIGHT="0" SIGIS="undef" SIGNAME="File_Register_0_ReadData2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="File_Register_0" PORT="ReadData2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="ReadData" RIGHT="0" SIGIS="undef" SIGNAME="DM_0_ReadData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_2x1_4" PORT="Data1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/File_Register_0" HWVERSION="1.0" INSTANCE="File_Register_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="File_Register" VLNV="xilinx.com:module_ref:File_Register:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="MIPS_Design_File_Register_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="EN" SIGIS="undef" SIGNAME="Control_Unit_RegWrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Control_Unit" PORT="RegWrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="ReadRegister1" RIGHT="0" SIGIS="undef" SIGNAME="IM_0_ReadData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IM_0" PORT="ReadData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="ReadRegister2" RIGHT="0" SIGIS="undef" SIGNAME="IM_0_ReadData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IM_0" PORT="ReadData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="WriteRegister" RIGHT="0" SIGIS="undef" SIGNAME="mux_addr_0_DataOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_addr_0" PORT="DataOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="WriteData" RIGHT="0" SIGIS="undef" SIGNAME="mux_2x1_4_DataOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_2x1_4" PORT="DataOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="ReadData1" RIGHT="0" SIGIS="undef" SIGNAME="File_Register_0_ReadData1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_0" PORT="Data1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="ReadData2" RIGHT="0" SIGIS="undef" SIGNAME="File_Register_0_ReadData2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_2x1_1" PORT="Data1"/>
            <CONNECTION INSTANCE="DM_0" PORT="WriteData"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/IM_0" HWVERSION="1.0" INSTANCE="IM_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="IM" VLNV="xilinx.com:module_ref:IM:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="MIPS_Design_IM_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="ReadAddress" RIGHT="0" SIGIS="undef" SIGNAME="PC_0_DataOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PC_0" PORT="DataOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="ReadData" RIGHT="0" SIGIS="undef" SIGNAME="IM_0_ReadData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_Control_0" PORT="Instruction"/>
            <CONNECTION INSTANCE="Control_Unit" PORT="OP"/>
            <CONNECTION INSTANCE="Sign_Extention_0" PORT="DataIn"/>
            <CONNECTION INSTANCE="File_Register_0" PORT="ReadRegister1"/>
            <CONNECTION INSTANCE="File_Register_0" PORT="ReadRegister2"/>
            <CONNECTION INSTANCE="mux_addr_0" PORT="Data1"/>
            <CONNECTION INSTANCE="mux_addr_0" PORT="Data2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/PC_0" HWVERSION="1.0" INSTANCE="PC_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="PC" VLNV="xilinx.com:module_ref:PC:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="MIPS_Design_PC_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="29" NAME="DataIn" RIGHT="0" SIGIS="undef" SIGNAME="mux_2x1_2_DataOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_2x1_2" PORT="DataOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="29" NAME="DataOut" RIGHT="0" SIGIS="undef" SIGNAME="PC_0_DataOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IM_0" PORT="ReadAddress"/>
            <CONNECTION INSTANCE="PC_Adder_0" PORT="PC_Data"/>
            <CONNECTION INSTANCE="mux_2x1_2" PORT="Data1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/PC_Adder_0" HWVERSION="1.0" INSTANCE="PC_Adder_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="PC_Adder" VLNV="xilinx.com:module_ref:PC_Adder:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="MIPS_Design_PC_Adder_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="PC_Data" RIGHT="0" SIGIS="undef" SIGNAME="PC_0_DataOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PC_0" PORT="DataOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="Signextention_data" RIGHT="0" SIGIS="undef" SIGNAME="Sign_Extention_0_DataOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Sign_Extention_0" PORT="DataOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="PC_New_Data" RIGHT="0" SIGIS="undef" SIGNAME="PC_Adder_0_PC_New_Data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_2x1_2" PORT="Data2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Sign_Extention_0" HWVERSION="1.0" INSTANCE="Sign_Extention_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Sign_Extention" VLNV="xilinx.com:module_ref:Sign_Extention:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="MIPS_Design_Sign_Extention_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="DataIn" RIGHT="0" SIGIS="undef" SIGNAME="IM_0_ReadData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IM_0" PORT="ReadData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="DataOut" RIGHT="0" SIGIS="undef" SIGNAME="Sign_Extention_0_DataOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PC_Adder_0" PORT="Signextention_data"/>
            <CONNECTION INSTANCE="mux_2x1_1" PORT="Data2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mux_2x1_1" HWVERSION="1.0" INSTANCE="mux_2x1_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mux_2x1" VLNV="xilinx.com:module_ref:mux_2x1:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="MIPS_Design_mux_2x1_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Data1" RIGHT="0" SIGIS="undef" SIGNAME="File_Register_0_ReadData2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="File_Register_0" PORT="ReadData2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="Data2" RIGHT="0" SIGIS="undef" SIGNAME="Sign_Extention_0_DataOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Sign_Extention_0" PORT="DataOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Selector" SIGIS="undef" SIGNAME="Control_Unit_ALUScr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Control_Unit" PORT="ALUScr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="DataOut" RIGHT="0" SIGIS="undef" SIGNAME="mux_2x1_1_DataOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_0" PORT="Data2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mux_2x1_2" HWVERSION="1.0" INSTANCE="mux_2x1_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mux_2x1" VLNV="xilinx.com:module_ref:mux_2x1:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="MIPS_Design_mux_2x1_2_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Data1" RIGHT="0" SIGIS="undef" SIGNAME="PC_0_DataOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PC_0" PORT="DataOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="Data2" RIGHT="0" SIGIS="undef" SIGNAME="PC_Adder_0_PC_New_Data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PC_Adder_0" PORT="PC_New_Data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Selector" SIGIS="undef" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="DataOut" RIGHT="0" SIGIS="undef" SIGNAME="mux_2x1_2_DataOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PC_0" PORT="DataIn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mux_2x1_4" HWVERSION="1.0" INSTANCE="mux_2x1_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mux_2x1" VLNV="xilinx.com:module_ref:mux_2x1:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="MIPS_Design_mux_2x1_4_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Data1" RIGHT="0" SIGIS="undef" SIGNAME="DM_0_ReadData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DM_0" PORT="ReadData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="Data2" RIGHT="0" SIGIS="undef" SIGNAME="ALU_0_Result">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_0" PORT="Result"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Selector" SIGIS="undef" SIGNAME="Control_Unit_MemtoReg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Control_Unit" PORT="MemtoReg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="DataOut" RIGHT="0" SIGIS="undef" SIGNAME="mux_2x1_4_DataOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="File_Register_0" PORT="WriteData"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mux_addr_0" HWVERSION="1.0" INSTANCE="mux_addr_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mux_addr" VLNV="xilinx.com:module_ref:mux_addr:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="MIPS_Design_mux_addr_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="selector" SIGIS="undef" SIGNAME="Control_Unit_RegDst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Control_Unit" PORT="RegDst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="Data1" RIGHT="0" SIGIS="undef" SIGNAME="IM_0_ReadData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IM_0" PORT="ReadData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="Data2" RIGHT="0" SIGIS="undef" SIGNAME="IM_0_ReadData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IM_0" PORT="ReadData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="DataOut" RIGHT="0" SIGIS="undef" SIGNAME="mux_addr_0_DataOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="File_Register_0" PORT="WriteRegister"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/util_vector_logic_0" HWVERSION="2.0" INSTANCE="util_vector_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="MIPS_Design_util_vector_logic_0_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Control_Unit_Branch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Control_Unit" PORT="Branch"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="ALU_0_zeros">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_0" PORT="zeros"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_2x1_2" PORT="Selector"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
