
SnaketoPong.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004714  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a8  080047d0  080047d0  000147d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004878  08004878  00020010  2**0
                  CONTENTS
  4 .ARM          00000008  08004878  08004878  00014878  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004880  08004880  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004880  08004880  00014880  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004884  08004884  00014884  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08004888  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001e8  20000010  08004898  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001f8  08004898  000201f8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014c83  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002d0b  00000000  00000000  00034cbb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001120  00000000  00000000  000379c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001008  00000000  00000000  00038ae8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003b2f  00000000  00000000  00039af0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015675  00000000  00000000  0003d61f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a3971  00000000  00000000  00052c94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f6605  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003dac  00000000  00000000  000f6658  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000010 	.word	0x20000010
 80000dc:	00000000 	.word	0x00000000
 80000e0:	080047b8 	.word	0x080047b8

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000014 	.word	0x20000014
 8000100:	080047b8 	.word	0x080047b8

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f8f0 	bl	80003ec <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__divsi3>:
 8000218:	4603      	mov	r3, r0
 800021a:	430b      	orrs	r3, r1
 800021c:	d47f      	bmi.n	800031e <__divsi3+0x106>
 800021e:	2200      	movs	r2, #0
 8000220:	0843      	lsrs	r3, r0, #1
 8000222:	428b      	cmp	r3, r1
 8000224:	d374      	bcc.n	8000310 <__divsi3+0xf8>
 8000226:	0903      	lsrs	r3, r0, #4
 8000228:	428b      	cmp	r3, r1
 800022a:	d35f      	bcc.n	80002ec <__divsi3+0xd4>
 800022c:	0a03      	lsrs	r3, r0, #8
 800022e:	428b      	cmp	r3, r1
 8000230:	d344      	bcc.n	80002bc <__divsi3+0xa4>
 8000232:	0b03      	lsrs	r3, r0, #12
 8000234:	428b      	cmp	r3, r1
 8000236:	d328      	bcc.n	800028a <__divsi3+0x72>
 8000238:	0c03      	lsrs	r3, r0, #16
 800023a:	428b      	cmp	r3, r1
 800023c:	d30d      	bcc.n	800025a <__divsi3+0x42>
 800023e:	22ff      	movs	r2, #255	; 0xff
 8000240:	0209      	lsls	r1, r1, #8
 8000242:	ba12      	rev	r2, r2
 8000244:	0c03      	lsrs	r3, r0, #16
 8000246:	428b      	cmp	r3, r1
 8000248:	d302      	bcc.n	8000250 <__divsi3+0x38>
 800024a:	1212      	asrs	r2, r2, #8
 800024c:	0209      	lsls	r1, r1, #8
 800024e:	d065      	beq.n	800031c <__divsi3+0x104>
 8000250:	0b03      	lsrs	r3, r0, #12
 8000252:	428b      	cmp	r3, r1
 8000254:	d319      	bcc.n	800028a <__divsi3+0x72>
 8000256:	e000      	b.n	800025a <__divsi3+0x42>
 8000258:	0a09      	lsrs	r1, r1, #8
 800025a:	0bc3      	lsrs	r3, r0, #15
 800025c:	428b      	cmp	r3, r1
 800025e:	d301      	bcc.n	8000264 <__divsi3+0x4c>
 8000260:	03cb      	lsls	r3, r1, #15
 8000262:	1ac0      	subs	r0, r0, r3
 8000264:	4152      	adcs	r2, r2
 8000266:	0b83      	lsrs	r3, r0, #14
 8000268:	428b      	cmp	r3, r1
 800026a:	d301      	bcc.n	8000270 <__divsi3+0x58>
 800026c:	038b      	lsls	r3, r1, #14
 800026e:	1ac0      	subs	r0, r0, r3
 8000270:	4152      	adcs	r2, r2
 8000272:	0b43      	lsrs	r3, r0, #13
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x64>
 8000278:	034b      	lsls	r3, r1, #13
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b03      	lsrs	r3, r0, #12
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x70>
 8000284:	030b      	lsls	r3, r1, #12
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0ac3      	lsrs	r3, r0, #11
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x7c>
 8000290:	02cb      	lsls	r3, r1, #11
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0a83      	lsrs	r3, r0, #10
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x88>
 800029c:	028b      	lsls	r3, r1, #10
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0a43      	lsrs	r3, r0, #9
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x94>
 80002a8:	024b      	lsls	r3, r1, #9
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a03      	lsrs	r3, r0, #8
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0xa0>
 80002b4:	020b      	lsls	r3, r1, #8
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	d2cd      	bcs.n	8000258 <__divsi3+0x40>
 80002bc:	09c3      	lsrs	r3, r0, #7
 80002be:	428b      	cmp	r3, r1
 80002c0:	d301      	bcc.n	80002c6 <__divsi3+0xae>
 80002c2:	01cb      	lsls	r3, r1, #7
 80002c4:	1ac0      	subs	r0, r0, r3
 80002c6:	4152      	adcs	r2, r2
 80002c8:	0983      	lsrs	r3, r0, #6
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d301      	bcc.n	80002d2 <__divsi3+0xba>
 80002ce:	018b      	lsls	r3, r1, #6
 80002d0:	1ac0      	subs	r0, r0, r3
 80002d2:	4152      	adcs	r2, r2
 80002d4:	0943      	lsrs	r3, r0, #5
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xc6>
 80002da:	014b      	lsls	r3, r1, #5
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0903      	lsrs	r3, r0, #4
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xd2>
 80002e6:	010b      	lsls	r3, r1, #4
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	08c3      	lsrs	r3, r0, #3
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xde>
 80002f2:	00cb      	lsls	r3, r1, #3
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0883      	lsrs	r3, r0, #2
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xea>
 80002fe:	008b      	lsls	r3, r1, #2
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0843      	lsrs	r3, r0, #1
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xf6>
 800030a:	004b      	lsls	r3, r1, #1
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	1a41      	subs	r1, r0, r1
 8000312:	d200      	bcs.n	8000316 <__divsi3+0xfe>
 8000314:	4601      	mov	r1, r0
 8000316:	4152      	adcs	r2, r2
 8000318:	4610      	mov	r0, r2
 800031a:	4770      	bx	lr
 800031c:	e05d      	b.n	80003da <__divsi3+0x1c2>
 800031e:	0fca      	lsrs	r2, r1, #31
 8000320:	d000      	beq.n	8000324 <__divsi3+0x10c>
 8000322:	4249      	negs	r1, r1
 8000324:	1003      	asrs	r3, r0, #32
 8000326:	d300      	bcc.n	800032a <__divsi3+0x112>
 8000328:	4240      	negs	r0, r0
 800032a:	4053      	eors	r3, r2
 800032c:	2200      	movs	r2, #0
 800032e:	469c      	mov	ip, r3
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d32d      	bcc.n	8000392 <__divsi3+0x17a>
 8000336:	0a03      	lsrs	r3, r0, #8
 8000338:	428b      	cmp	r3, r1
 800033a:	d312      	bcc.n	8000362 <__divsi3+0x14a>
 800033c:	22fc      	movs	r2, #252	; 0xfc
 800033e:	0189      	lsls	r1, r1, #6
 8000340:	ba12      	rev	r2, r2
 8000342:	0a03      	lsrs	r3, r0, #8
 8000344:	428b      	cmp	r3, r1
 8000346:	d30c      	bcc.n	8000362 <__divsi3+0x14a>
 8000348:	0189      	lsls	r1, r1, #6
 800034a:	1192      	asrs	r2, r2, #6
 800034c:	428b      	cmp	r3, r1
 800034e:	d308      	bcc.n	8000362 <__divsi3+0x14a>
 8000350:	0189      	lsls	r1, r1, #6
 8000352:	1192      	asrs	r2, r2, #6
 8000354:	428b      	cmp	r3, r1
 8000356:	d304      	bcc.n	8000362 <__divsi3+0x14a>
 8000358:	0189      	lsls	r1, r1, #6
 800035a:	d03a      	beq.n	80003d2 <__divsi3+0x1ba>
 800035c:	1192      	asrs	r2, r2, #6
 800035e:	e000      	b.n	8000362 <__divsi3+0x14a>
 8000360:	0989      	lsrs	r1, r1, #6
 8000362:	09c3      	lsrs	r3, r0, #7
 8000364:	428b      	cmp	r3, r1
 8000366:	d301      	bcc.n	800036c <__divsi3+0x154>
 8000368:	01cb      	lsls	r3, r1, #7
 800036a:	1ac0      	subs	r0, r0, r3
 800036c:	4152      	adcs	r2, r2
 800036e:	0983      	lsrs	r3, r0, #6
 8000370:	428b      	cmp	r3, r1
 8000372:	d301      	bcc.n	8000378 <__divsi3+0x160>
 8000374:	018b      	lsls	r3, r1, #6
 8000376:	1ac0      	subs	r0, r0, r3
 8000378:	4152      	adcs	r2, r2
 800037a:	0943      	lsrs	r3, r0, #5
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x16c>
 8000380:	014b      	lsls	r3, r1, #5
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0903      	lsrs	r3, r0, #4
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x178>
 800038c:	010b      	lsls	r3, r1, #4
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	08c3      	lsrs	r3, r0, #3
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x184>
 8000398:	00cb      	lsls	r3, r1, #3
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0883      	lsrs	r3, r0, #2
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x190>
 80003a4:	008b      	lsls	r3, r1, #2
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	d2d9      	bcs.n	8000360 <__divsi3+0x148>
 80003ac:	0843      	lsrs	r3, r0, #1
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d301      	bcc.n	80003b6 <__divsi3+0x19e>
 80003b2:	004b      	lsls	r3, r1, #1
 80003b4:	1ac0      	subs	r0, r0, r3
 80003b6:	4152      	adcs	r2, r2
 80003b8:	1a41      	subs	r1, r0, r1
 80003ba:	d200      	bcs.n	80003be <__divsi3+0x1a6>
 80003bc:	4601      	mov	r1, r0
 80003be:	4663      	mov	r3, ip
 80003c0:	4152      	adcs	r2, r2
 80003c2:	105b      	asrs	r3, r3, #1
 80003c4:	4610      	mov	r0, r2
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x1b4>
 80003c8:	4240      	negs	r0, r0
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d500      	bpl.n	80003d0 <__divsi3+0x1b8>
 80003ce:	4249      	negs	r1, r1
 80003d0:	4770      	bx	lr
 80003d2:	4663      	mov	r3, ip
 80003d4:	105b      	asrs	r3, r3, #1
 80003d6:	d300      	bcc.n	80003da <__divsi3+0x1c2>
 80003d8:	4240      	negs	r0, r0
 80003da:	b501      	push	{r0, lr}
 80003dc:	2000      	movs	r0, #0
 80003de:	f000 f805 	bl	80003ec <__aeabi_idiv0>
 80003e2:	bd02      	pop	{r1, pc}

080003e4 <__aeabi_idivmod>:
 80003e4:	2900      	cmp	r1, #0
 80003e6:	d0f8      	beq.n	80003da <__divsi3+0x1c2>
 80003e8:	e716      	b.n	8000218 <__divsi3>
 80003ea:	4770      	bx	lr

080003ec <__aeabi_idiv0>:
 80003ec:	4770      	bx	lr
 80003ee:	46c0      	nop			; (mov r8, r8)

080003f0 <__aeabi_uldivmod>:
 80003f0:	2b00      	cmp	r3, #0
 80003f2:	d111      	bne.n	8000418 <__aeabi_uldivmod+0x28>
 80003f4:	2a00      	cmp	r2, #0
 80003f6:	d10f      	bne.n	8000418 <__aeabi_uldivmod+0x28>
 80003f8:	2900      	cmp	r1, #0
 80003fa:	d100      	bne.n	80003fe <__aeabi_uldivmod+0xe>
 80003fc:	2800      	cmp	r0, #0
 80003fe:	d002      	beq.n	8000406 <__aeabi_uldivmod+0x16>
 8000400:	2100      	movs	r1, #0
 8000402:	43c9      	mvns	r1, r1
 8000404:	0008      	movs	r0, r1
 8000406:	b407      	push	{r0, r1, r2}
 8000408:	4802      	ldr	r0, [pc, #8]	; (8000414 <__aeabi_uldivmod+0x24>)
 800040a:	a102      	add	r1, pc, #8	; (adr r1, 8000414 <__aeabi_uldivmod+0x24>)
 800040c:	1840      	adds	r0, r0, r1
 800040e:	9002      	str	r0, [sp, #8]
 8000410:	bd03      	pop	{r0, r1, pc}
 8000412:	46c0      	nop			; (mov r8, r8)
 8000414:	ffffffd9 	.word	0xffffffd9
 8000418:	b403      	push	{r0, r1}
 800041a:	4668      	mov	r0, sp
 800041c:	b501      	push	{r0, lr}
 800041e:	9802      	ldr	r0, [sp, #8]
 8000420:	f000 f806 	bl	8000430 <__udivmoddi4>
 8000424:	9b01      	ldr	r3, [sp, #4]
 8000426:	469e      	mov	lr, r3
 8000428:	b002      	add	sp, #8
 800042a:	bc0c      	pop	{r2, r3}
 800042c:	4770      	bx	lr
 800042e:	46c0      	nop			; (mov r8, r8)

08000430 <__udivmoddi4>:
 8000430:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000432:	4657      	mov	r7, sl
 8000434:	464e      	mov	r6, r9
 8000436:	4645      	mov	r5, r8
 8000438:	46de      	mov	lr, fp
 800043a:	b5e0      	push	{r5, r6, r7, lr}
 800043c:	0004      	movs	r4, r0
 800043e:	000d      	movs	r5, r1
 8000440:	4692      	mov	sl, r2
 8000442:	4699      	mov	r9, r3
 8000444:	b083      	sub	sp, #12
 8000446:	428b      	cmp	r3, r1
 8000448:	d830      	bhi.n	80004ac <__udivmoddi4+0x7c>
 800044a:	d02d      	beq.n	80004a8 <__udivmoddi4+0x78>
 800044c:	4649      	mov	r1, r9
 800044e:	4650      	mov	r0, sl
 8000450:	f000 f8ba 	bl	80005c8 <__clzdi2>
 8000454:	0029      	movs	r1, r5
 8000456:	0006      	movs	r6, r0
 8000458:	0020      	movs	r0, r4
 800045a:	f000 f8b5 	bl	80005c8 <__clzdi2>
 800045e:	1a33      	subs	r3, r6, r0
 8000460:	4698      	mov	r8, r3
 8000462:	3b20      	subs	r3, #32
 8000464:	469b      	mov	fp, r3
 8000466:	d433      	bmi.n	80004d0 <__udivmoddi4+0xa0>
 8000468:	465a      	mov	r2, fp
 800046a:	4653      	mov	r3, sl
 800046c:	4093      	lsls	r3, r2
 800046e:	4642      	mov	r2, r8
 8000470:	001f      	movs	r7, r3
 8000472:	4653      	mov	r3, sl
 8000474:	4093      	lsls	r3, r2
 8000476:	001e      	movs	r6, r3
 8000478:	42af      	cmp	r7, r5
 800047a:	d83a      	bhi.n	80004f2 <__udivmoddi4+0xc2>
 800047c:	42af      	cmp	r7, r5
 800047e:	d100      	bne.n	8000482 <__udivmoddi4+0x52>
 8000480:	e078      	b.n	8000574 <__udivmoddi4+0x144>
 8000482:	465b      	mov	r3, fp
 8000484:	1ba4      	subs	r4, r4, r6
 8000486:	41bd      	sbcs	r5, r7
 8000488:	2b00      	cmp	r3, #0
 800048a:	da00      	bge.n	800048e <__udivmoddi4+0x5e>
 800048c:	e075      	b.n	800057a <__udivmoddi4+0x14a>
 800048e:	2200      	movs	r2, #0
 8000490:	2300      	movs	r3, #0
 8000492:	9200      	str	r2, [sp, #0]
 8000494:	9301      	str	r3, [sp, #4]
 8000496:	2301      	movs	r3, #1
 8000498:	465a      	mov	r2, fp
 800049a:	4093      	lsls	r3, r2
 800049c:	9301      	str	r3, [sp, #4]
 800049e:	2301      	movs	r3, #1
 80004a0:	4642      	mov	r2, r8
 80004a2:	4093      	lsls	r3, r2
 80004a4:	9300      	str	r3, [sp, #0]
 80004a6:	e028      	b.n	80004fa <__udivmoddi4+0xca>
 80004a8:	4282      	cmp	r2, r0
 80004aa:	d9cf      	bls.n	800044c <__udivmoddi4+0x1c>
 80004ac:	2200      	movs	r2, #0
 80004ae:	2300      	movs	r3, #0
 80004b0:	9200      	str	r2, [sp, #0]
 80004b2:	9301      	str	r3, [sp, #4]
 80004b4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80004b6:	2b00      	cmp	r3, #0
 80004b8:	d001      	beq.n	80004be <__udivmoddi4+0x8e>
 80004ba:	601c      	str	r4, [r3, #0]
 80004bc:	605d      	str	r5, [r3, #4]
 80004be:	9800      	ldr	r0, [sp, #0]
 80004c0:	9901      	ldr	r1, [sp, #4]
 80004c2:	b003      	add	sp, #12
 80004c4:	bcf0      	pop	{r4, r5, r6, r7}
 80004c6:	46bb      	mov	fp, r7
 80004c8:	46b2      	mov	sl, r6
 80004ca:	46a9      	mov	r9, r5
 80004cc:	46a0      	mov	r8, r4
 80004ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004d0:	4642      	mov	r2, r8
 80004d2:	2320      	movs	r3, #32
 80004d4:	1a9b      	subs	r3, r3, r2
 80004d6:	4652      	mov	r2, sl
 80004d8:	40da      	lsrs	r2, r3
 80004da:	4641      	mov	r1, r8
 80004dc:	0013      	movs	r3, r2
 80004de:	464a      	mov	r2, r9
 80004e0:	408a      	lsls	r2, r1
 80004e2:	0017      	movs	r7, r2
 80004e4:	4642      	mov	r2, r8
 80004e6:	431f      	orrs	r7, r3
 80004e8:	4653      	mov	r3, sl
 80004ea:	4093      	lsls	r3, r2
 80004ec:	001e      	movs	r6, r3
 80004ee:	42af      	cmp	r7, r5
 80004f0:	d9c4      	bls.n	800047c <__udivmoddi4+0x4c>
 80004f2:	2200      	movs	r2, #0
 80004f4:	2300      	movs	r3, #0
 80004f6:	9200      	str	r2, [sp, #0]
 80004f8:	9301      	str	r3, [sp, #4]
 80004fa:	4643      	mov	r3, r8
 80004fc:	2b00      	cmp	r3, #0
 80004fe:	d0d9      	beq.n	80004b4 <__udivmoddi4+0x84>
 8000500:	07fb      	lsls	r3, r7, #31
 8000502:	0872      	lsrs	r2, r6, #1
 8000504:	431a      	orrs	r2, r3
 8000506:	4646      	mov	r6, r8
 8000508:	087b      	lsrs	r3, r7, #1
 800050a:	e00e      	b.n	800052a <__udivmoddi4+0xfa>
 800050c:	42ab      	cmp	r3, r5
 800050e:	d101      	bne.n	8000514 <__udivmoddi4+0xe4>
 8000510:	42a2      	cmp	r2, r4
 8000512:	d80c      	bhi.n	800052e <__udivmoddi4+0xfe>
 8000514:	1aa4      	subs	r4, r4, r2
 8000516:	419d      	sbcs	r5, r3
 8000518:	2001      	movs	r0, #1
 800051a:	1924      	adds	r4, r4, r4
 800051c:	416d      	adcs	r5, r5
 800051e:	2100      	movs	r1, #0
 8000520:	3e01      	subs	r6, #1
 8000522:	1824      	adds	r4, r4, r0
 8000524:	414d      	adcs	r5, r1
 8000526:	2e00      	cmp	r6, #0
 8000528:	d006      	beq.n	8000538 <__udivmoddi4+0x108>
 800052a:	42ab      	cmp	r3, r5
 800052c:	d9ee      	bls.n	800050c <__udivmoddi4+0xdc>
 800052e:	3e01      	subs	r6, #1
 8000530:	1924      	adds	r4, r4, r4
 8000532:	416d      	adcs	r5, r5
 8000534:	2e00      	cmp	r6, #0
 8000536:	d1f8      	bne.n	800052a <__udivmoddi4+0xfa>
 8000538:	9800      	ldr	r0, [sp, #0]
 800053a:	9901      	ldr	r1, [sp, #4]
 800053c:	465b      	mov	r3, fp
 800053e:	1900      	adds	r0, r0, r4
 8000540:	4169      	adcs	r1, r5
 8000542:	2b00      	cmp	r3, #0
 8000544:	db24      	blt.n	8000590 <__udivmoddi4+0x160>
 8000546:	002b      	movs	r3, r5
 8000548:	465a      	mov	r2, fp
 800054a:	4644      	mov	r4, r8
 800054c:	40d3      	lsrs	r3, r2
 800054e:	002a      	movs	r2, r5
 8000550:	40e2      	lsrs	r2, r4
 8000552:	001c      	movs	r4, r3
 8000554:	465b      	mov	r3, fp
 8000556:	0015      	movs	r5, r2
 8000558:	2b00      	cmp	r3, #0
 800055a:	db2a      	blt.n	80005b2 <__udivmoddi4+0x182>
 800055c:	0026      	movs	r6, r4
 800055e:	409e      	lsls	r6, r3
 8000560:	0033      	movs	r3, r6
 8000562:	0026      	movs	r6, r4
 8000564:	4647      	mov	r7, r8
 8000566:	40be      	lsls	r6, r7
 8000568:	0032      	movs	r2, r6
 800056a:	1a80      	subs	r0, r0, r2
 800056c:	4199      	sbcs	r1, r3
 800056e:	9000      	str	r0, [sp, #0]
 8000570:	9101      	str	r1, [sp, #4]
 8000572:	e79f      	b.n	80004b4 <__udivmoddi4+0x84>
 8000574:	42a3      	cmp	r3, r4
 8000576:	d8bc      	bhi.n	80004f2 <__udivmoddi4+0xc2>
 8000578:	e783      	b.n	8000482 <__udivmoddi4+0x52>
 800057a:	4642      	mov	r2, r8
 800057c:	2320      	movs	r3, #32
 800057e:	2100      	movs	r1, #0
 8000580:	1a9b      	subs	r3, r3, r2
 8000582:	2200      	movs	r2, #0
 8000584:	9100      	str	r1, [sp, #0]
 8000586:	9201      	str	r2, [sp, #4]
 8000588:	2201      	movs	r2, #1
 800058a:	40da      	lsrs	r2, r3
 800058c:	9201      	str	r2, [sp, #4]
 800058e:	e786      	b.n	800049e <__udivmoddi4+0x6e>
 8000590:	4642      	mov	r2, r8
 8000592:	2320      	movs	r3, #32
 8000594:	1a9b      	subs	r3, r3, r2
 8000596:	002a      	movs	r2, r5
 8000598:	4646      	mov	r6, r8
 800059a:	409a      	lsls	r2, r3
 800059c:	0023      	movs	r3, r4
 800059e:	40f3      	lsrs	r3, r6
 80005a0:	4644      	mov	r4, r8
 80005a2:	4313      	orrs	r3, r2
 80005a4:	002a      	movs	r2, r5
 80005a6:	40e2      	lsrs	r2, r4
 80005a8:	001c      	movs	r4, r3
 80005aa:	465b      	mov	r3, fp
 80005ac:	0015      	movs	r5, r2
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	dad4      	bge.n	800055c <__udivmoddi4+0x12c>
 80005b2:	4642      	mov	r2, r8
 80005b4:	002f      	movs	r7, r5
 80005b6:	2320      	movs	r3, #32
 80005b8:	0026      	movs	r6, r4
 80005ba:	4097      	lsls	r7, r2
 80005bc:	1a9b      	subs	r3, r3, r2
 80005be:	40de      	lsrs	r6, r3
 80005c0:	003b      	movs	r3, r7
 80005c2:	4333      	orrs	r3, r6
 80005c4:	e7cd      	b.n	8000562 <__udivmoddi4+0x132>
 80005c6:	46c0      	nop			; (mov r8, r8)

080005c8 <__clzdi2>:
 80005c8:	b510      	push	{r4, lr}
 80005ca:	2900      	cmp	r1, #0
 80005cc:	d103      	bne.n	80005d6 <__clzdi2+0xe>
 80005ce:	f000 f807 	bl	80005e0 <__clzsi2>
 80005d2:	3020      	adds	r0, #32
 80005d4:	e002      	b.n	80005dc <__clzdi2+0x14>
 80005d6:	0008      	movs	r0, r1
 80005d8:	f000 f802 	bl	80005e0 <__clzsi2>
 80005dc:	bd10      	pop	{r4, pc}
 80005de:	46c0      	nop			; (mov r8, r8)

080005e0 <__clzsi2>:
 80005e0:	211c      	movs	r1, #28
 80005e2:	2301      	movs	r3, #1
 80005e4:	041b      	lsls	r3, r3, #16
 80005e6:	4298      	cmp	r0, r3
 80005e8:	d301      	bcc.n	80005ee <__clzsi2+0xe>
 80005ea:	0c00      	lsrs	r0, r0, #16
 80005ec:	3910      	subs	r1, #16
 80005ee:	0a1b      	lsrs	r3, r3, #8
 80005f0:	4298      	cmp	r0, r3
 80005f2:	d301      	bcc.n	80005f8 <__clzsi2+0x18>
 80005f4:	0a00      	lsrs	r0, r0, #8
 80005f6:	3908      	subs	r1, #8
 80005f8:	091b      	lsrs	r3, r3, #4
 80005fa:	4298      	cmp	r0, r3
 80005fc:	d301      	bcc.n	8000602 <__clzsi2+0x22>
 80005fe:	0900      	lsrs	r0, r0, #4
 8000600:	3904      	subs	r1, #4
 8000602:	a202      	add	r2, pc, #8	; (adr r2, 800060c <__clzsi2+0x2c>)
 8000604:	5c10      	ldrb	r0, [r2, r0]
 8000606:	1840      	adds	r0, r0, r1
 8000608:	4770      	bx	lr
 800060a:	46c0      	nop			; (mov r8, r8)
 800060c:	02020304 	.word	0x02020304
 8000610:	01010101 	.word	0x01010101
	...

0800061c <spi_msg_out>:
// to HAL_SPI_Transmit(&hspi2 ...) won't build.




static void spi_msg_out(DOGS_packet pkt){
 800061c:	b580      	push	{r7, lr}
 800061e:	b086      	sub	sp, #24
 8000620:	af00      	add	r7, sp, #0
 8000622:	1d3b      	adds	r3, r7, #4
 8000624:	8018      	strh	r0, [r3, #0]
	const int16_t twelve_us = 20;
 8000626:	2312      	movs	r3, #18
 8000628:	18fb      	adds	r3, r7, r3
 800062a:	2214      	movs	r2, #20
 800062c:	801a      	strh	r2, [r3, #0]
	const uint32_t SPI_timeout = 100;
 800062e:	2364      	movs	r3, #100	; 0x64
 8000630:	60fb      	str	r3, [r7, #12]
	// Pulse the CS line high to mark change-of-packet
	// GPIOD->ODR |= GPIO_ODR_OD9;
	//  -- or, in HAL notation -- //
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, GPIO_PIN_SET);  // * GPIO_PIN_9 == 1<<9
 8000632:	2380      	movs	r3, #128	; 0x80
 8000634:	009b      	lsls	r3, r3, #2
 8000636:	481e      	ldr	r0, [pc, #120]	; (80006b0 <spi_msg_out+0x94>)
 8000638:	2201      	movs	r2, #1
 800063a:	0019      	movs	r1, r3
 800063c:	f001 fd8e 	bl	800215c <HAL_GPIO_WritePin>
	for (int32_t i = 0; i<twelve_us; i++)
 8000640:	2300      	movs	r3, #0
 8000642:	617b      	str	r3, [r7, #20]
 8000644:	e002      	b.n	800064c <spi_msg_out+0x30>
 8000646:	697b      	ldr	r3, [r7, #20]
 8000648:	3301      	adds	r3, #1
 800064a:	617b      	str	r3, [r7, #20]
 800064c:	2312      	movs	r3, #18
 800064e:	18fb      	adds	r3, r7, r3
 8000650:	2200      	movs	r2, #0
 8000652:	5e9b      	ldrsh	r3, [r3, r2]
 8000654:	697a      	ldr	r2, [r7, #20]
 8000656:	429a      	cmp	r2, r3
 8000658:	dbf5      	blt.n	8000646 <spi_msg_out+0x2a>
	   {;}                   // just counting to waste time for about 12 us
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, GPIO_PIN_RESET);
 800065a:	2380      	movs	r3, #128	; 0x80
 800065c:	009b      	lsls	r3, r3, #2
 800065e:	4814      	ldr	r0, [pc, #80]	; (80006b0 <spi_msg_out+0x94>)
 8000660:	2200      	movs	r2, #0
 8000662:	0019      	movs	r1, r3
 8000664:	f001 fd7a 	bl	800215c <HAL_GPIO_WritePin>

	// Assert the Command/Data line
	if (pkt.nCD){
 8000668:	1d3b      	adds	r3, r7, #4
 800066a:	781b      	ldrb	r3, [r3, #0]
 800066c:	2201      	movs	r2, #1
 800066e:	4013      	ands	r3, r2
 8000670:	b2db      	uxtb	r3, r3
 8000672:	2b00      	cmp	r3, #0
 8000674:	d008      	beq.n	8000688 <spi_msg_out+0x6c>
       GPIOA->ODR |= GPIO_ODR_OD1;
 8000676:	23a0      	movs	r3, #160	; 0xa0
 8000678:	05db      	lsls	r3, r3, #23
 800067a:	695a      	ldr	r2, [r3, #20]
 800067c:	23a0      	movs	r3, #160	; 0xa0
 800067e:	05db      	lsls	r3, r3, #23
 8000680:	2102      	movs	r1, #2
 8000682:	430a      	orrs	r2, r1
 8000684:	615a      	str	r2, [r3, #20]
 8000686:	e007      	b.n	8000698 <spi_msg_out+0x7c>
	}else{
        GPIOA->ODR &=~ GPIO_ODR_OD1;
 8000688:	23a0      	movs	r3, #160	; 0xa0
 800068a:	05db      	lsls	r3, r3, #23
 800068c:	695a      	ldr	r2, [r3, #20]
 800068e:	23a0      	movs	r3, #160	; 0xa0
 8000690:	05db      	lsls	r3, r3, #23
 8000692:	2102      	movs	r1, #2
 8000694:	438a      	bics	r2, r1
 8000696:	615a      	str	r2, [r3, #20]

	// Send one packet (a byte).
	// Use the HAL.
	// SPI1: Send 1 byte of pkt.byte, and timeout only after 100 ticks
	// EXPECT ABOUT 16 us of delay from PD_6 low to SCK action.
	HAL_SPI_Transmit(&hspi2, (uint8_t *)&pkt.byte, 1, SPI_timeout);
 8000698:	68fa      	ldr	r2, [r7, #12]
 800069a:	1d3b      	adds	r3, r7, #4
 800069c:	1c59      	adds	r1, r3, #1
 800069e:	4805      	ldr	r0, [pc, #20]	; (80006b4 <spi_msg_out+0x98>)
 80006a0:	0013      	movs	r3, r2
 80006a2:	2201      	movs	r2, #1
 80006a4:	f002 fcf8 	bl	8003098 <HAL_SPI_Transmit>
}
 80006a8:	46c0      	nop			; (mov r8, r8)
 80006aa:	46bd      	mov	sp, r7
 80006ac:	b006      	add	sp, #24
 80006ae:	bd80      	pop	{r7, pc}
 80006b0:	50000c00 	.word	0x50000c00
 80006b4:	2000002c 	.word	0x2000002c

080006b8 <display_init>:
	{0, 0x81},  // Set volume = contrast
	{0, 0x02},
	{0, 0xaf}  // Display Active!
}; // Send another "!" shape

void display_init(void){
 80006b8:	b590      	push	{r4, r7, lr}
 80006ba:	b087      	sub	sp, #28
 80006bc:	af00      	add	r7, sp, #0

	const uint32_t five_ms = 40000;
 80006be:	4b36      	ldr	r3, [pc, #216]	; (8000798 <display_init+0xe0>)
 80006c0:	607b      	str	r3, [r7, #4]
	const int init_stream_length = sizeof(init_stream)/ sizeof(init_stream[0]);
 80006c2:	230b      	movs	r3, #11
 80006c4:	603b      	str	r3, [r7, #0]
	// - LET CUBEMX CONFIGURE REGISTERS // config_periph();
	// Hardware reset first:
	HAL_GPIO_WritePin(DOGS_reset_GPIO_Port, DOGS_reset_Pin, GPIO_PIN_RESET);
 80006c6:	23a0      	movs	r3, #160	; 0xa0
 80006c8:	05db      	lsls	r3, r3, #23
 80006ca:	2200      	movs	r2, #0
 80006cc:	2101      	movs	r1, #1
 80006ce:	0018      	movs	r0, r3
 80006d0:	f001 fd44 	bl	800215c <HAL_GPIO_WritePin>
	// Or use the bit-banging method to do the same thing:
	GPIOA->ODR &=~ GPIO_ODR_OD0; // nReset Low
 80006d4:	23a0      	movs	r3, #160	; 0xa0
 80006d6:	05db      	lsls	r3, r3, #23
 80006d8:	695a      	ldr	r2, [r3, #20]
 80006da:	23a0      	movs	r3, #160	; 0xa0
 80006dc:	05db      	lsls	r3, r3, #23
 80006de:	2101      	movs	r1, #1
 80006e0:	438a      	bics	r2, r1
 80006e2:	615a      	str	r2, [r3, #20]

	GPIOA->ODR |= GPIO_ODR_OD1;  // nCS high -
 80006e4:	23a0      	movs	r3, #160	; 0xa0
 80006e6:	05db      	lsls	r3, r3, #23
 80006e8:	695a      	ldr	r2, [r3, #20]
 80006ea:	23a0      	movs	r3, #160	; 0xa0
 80006ec:	05db      	lsls	r3, r3, #23
 80006ee:	2102      	movs	r1, #2
 80006f0:	430a      	orrs	r2, r1
 80006f2:	615a      	str	r2, [r3, #20]

	for (uint32_t i = 0; i < five_ms; i++){;} // pause 5 ms
 80006f4:	2300      	movs	r3, #0
 80006f6:	617b      	str	r3, [r7, #20]
 80006f8:	e002      	b.n	8000700 <display_init+0x48>
 80006fa:	697b      	ldr	r3, [r7, #20]
 80006fc:	3301      	adds	r3, #1
 80006fe:	617b      	str	r3, [r7, #20]
 8000700:	697a      	ldr	r2, [r7, #20]
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	429a      	cmp	r2, r3
 8000706:	d3f8      	bcc.n	80006fa <display_init+0x42>

	GPIOA->ODR |= GPIO_ODR_OD0; // nReset High
 8000708:	23a0      	movs	r3, #160	; 0xa0
 800070a:	05db      	lsls	r3, r3, #23
 800070c:	695a      	ldr	r2, [r3, #20]
 800070e:	23a0      	movs	r3, #160	; 0xa0
 8000710:	05db      	lsls	r3, r3, #23
 8000712:	2101      	movs	r1, #1
 8000714:	430a      	orrs	r2, r1
 8000716:	615a      	str	r2, [r3, #20]

	for (uint32_t i = 0; i < five_ms; i++){;} // pause 5 ms
 8000718:	2300      	movs	r3, #0
 800071a:	613b      	str	r3, [r7, #16]
 800071c:	e002      	b.n	8000724 <display_init+0x6c>
 800071e:	693b      	ldr	r3, [r7, #16]
 8000720:	3301      	adds	r3, #1
 8000722:	613b      	str	r3, [r7, #16]
 8000724:	693a      	ldr	r2, [r7, #16]
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	429a      	cmp	r2, r3
 800072a:	d3f8      	bcc.n	800071e <display_init+0x66>

	GPIOA->ODR &= ~GPIO_ODR_OD1;  // nCS low
 800072c:	23a0      	movs	r3, #160	; 0xa0
 800072e:	05db      	lsls	r3, r3, #23
 8000730:	695a      	ldr	r2, [r3, #20]
 8000732:	23a0      	movs	r3, #160	; 0xa0
 8000734:	05db      	lsls	r3, r3, #23
 8000736:	2102      	movs	r1, #2
 8000738:	438a      	bics	r2, r1
 800073a:	615a      	str	r2, [r3, #20]
	for (uint32_t i = 0; i < five_ms; i++){;} // pause 5 ms
 800073c:	2300      	movs	r3, #0
 800073e:	60fb      	str	r3, [r7, #12]
 8000740:	e002      	b.n	8000748 <display_init+0x90>
 8000742:	68fb      	ldr	r3, [r7, #12]
 8000744:	3301      	adds	r3, #1
 8000746:	60fb      	str	r3, [r7, #12]
 8000748:	68fa      	ldr	r2, [r7, #12]
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	429a      	cmp	r2, r3
 800074e:	d3f8      	bcc.n	8000742 <display_init+0x8a>

	// Initialize the DOGS with a 11-command stream, then send a simple image to plot
	for (uint16_t init_index = 0; init_index < init_stream_length; init_index++){
 8000750:	230a      	movs	r3, #10
 8000752:	18fb      	adds	r3, r7, r3
 8000754:	2200      	movs	r2, #0
 8000756:	801a      	strh	r2, [r3, #0]
 8000758:	e013      	b.n	8000782 <display_init+0xca>
        spi_msg_out(init_stream[init_index]);
 800075a:	240a      	movs	r4, #10
 800075c:	193b      	adds	r3, r7, r4
 800075e:	881a      	ldrh	r2, [r3, #0]
 8000760:	4b0e      	ldr	r3, [pc, #56]	; (800079c <display_init+0xe4>)
 8000762:	0052      	lsls	r2, r2, #1
 8000764:	5ad2      	ldrh	r2, [r2, r3]
 8000766:	2300      	movs	r3, #0
 8000768:	0412      	lsls	r2, r2, #16
 800076a:	0c12      	lsrs	r2, r2, #16
 800076c:	0c1b      	lsrs	r3, r3, #16
 800076e:	041b      	lsls	r3, r3, #16
 8000770:	4313      	orrs	r3, r2
 8000772:	0018      	movs	r0, r3
 8000774:	f7ff ff52 	bl	800061c <spi_msg_out>
	for (uint16_t init_index = 0; init_index < init_stream_length; init_index++){
 8000778:	193b      	adds	r3, r7, r4
 800077a:	881a      	ldrh	r2, [r3, #0]
 800077c:	193b      	adds	r3, r7, r4
 800077e:	3201      	adds	r2, #1
 8000780:	801a      	strh	r2, [r3, #0]
 8000782:	230a      	movs	r3, #10
 8000784:	18fb      	adds	r3, r7, r3
 8000786:	881b      	ldrh	r3, [r3, #0]
 8000788:	683a      	ldr	r2, [r7, #0]
 800078a:	429a      	cmp	r2, r3
 800078c:	dce5      	bgt.n	800075a <display_init+0xa2>
    }
}
 800078e:	46c0      	nop			; (mov r8, r8)
 8000790:	46c0      	nop			; (mov r8, r8)
 8000792:	46bd      	mov	sp, r7
 8000794:	b007      	add	sp, #28
 8000796:	bd90      	pop	{r4, r7, pc}
 8000798:	00009c40 	.word	0x00009c40
 800079c:	080047d0 	.word	0x080047d0

080007a0 <display_blank>:



void display_blank(void){
 80007a0:	b590      	push	{r4, r7, lr}
 80007a2:	b087      	sub	sp, #28
 80007a4:	af00      	add	r7, sp, #0
	const int display_width = DISPLAY_WIDTH;
 80007a6:	2366      	movs	r3, #102	; 0x66
 80007a8:	613b      	str	r3, [r7, #16]
	const DOGS_packet white = {1, 0x00};
 80007aa:	200c      	movs	r0, #12
 80007ac:	183b      	adds	r3, r7, r0
 80007ae:	781a      	ldrb	r2, [r3, #0]
 80007b0:	2101      	movs	r1, #1
 80007b2:	430a      	orrs	r2, r1
 80007b4:	701a      	strb	r2, [r3, #0]
 80007b6:	183b      	adds	r3, r7, r0
 80007b8:	2200      	movs	r2, #0
 80007ba:	705a      	strb	r2, [r3, #1]
	for (uint16_t pg = 0; pg < CHECKS_WIDE; pg++){
 80007bc:	2316      	movs	r3, #22
 80007be:	18fb      	adds	r3, r7, r3
 80007c0:	2200      	movs	r2, #0
 80007c2:	801a      	strh	r2, [r3, #0]
 80007c4:	e05c      	b.n	8000880 <display_blank+0xe0>
		DOGS_packet page_set = {0, 0xb0|pg};
 80007c6:	2008      	movs	r0, #8
 80007c8:	183b      	adds	r3, r7, r0
 80007ca:	781a      	ldrb	r2, [r3, #0]
 80007cc:	2101      	movs	r1, #1
 80007ce:	438a      	bics	r2, r1
 80007d0:	701a      	strb	r2, [r3, #0]
 80007d2:	2316      	movs	r3, #22
 80007d4:	18fb      	adds	r3, r7, r3
 80007d6:	881b      	ldrh	r3, [r3, #0]
 80007d8:	b2db      	uxtb	r3, r3
 80007da:	2250      	movs	r2, #80	; 0x50
 80007dc:	4252      	negs	r2, r2
 80007de:	4313      	orrs	r3, r2
 80007e0:	b2da      	uxtb	r2, r3
 80007e2:	183b      	adds	r3, r7, r0
 80007e4:	705a      	strb	r2, [r3, #1]
		for (uint16_t col = 0; col < display_width; col++){
 80007e6:	2314      	movs	r3, #20
 80007e8:	18fb      	adds	r3, r7, r3
 80007ea:	2200      	movs	r2, #0
 80007ec:	801a      	strh	r2, [r3, #0]
 80007ee:	e03b      	b.n	8000868 <display_blank+0xc8>
			spi_msg_out(page_set);
 80007f0:	2308      	movs	r3, #8
 80007f2:	18fb      	adds	r3, r7, r3
 80007f4:	6818      	ldr	r0, [r3, #0]
 80007f6:	f7ff ff11 	bl	800061c <spi_msg_out>
			DOGS_packet col_set[2] = {{0, (col &0x0f)}, {0, 0x10|(col>>4)}};
 80007fa:	1d3b      	adds	r3, r7, #4
 80007fc:	781a      	ldrb	r2, [r3, #0]
 80007fe:	2101      	movs	r1, #1
 8000800:	438a      	bics	r2, r1
 8000802:	701a      	strb	r2, [r3, #0]
 8000804:	2414      	movs	r4, #20
 8000806:	193b      	adds	r3, r7, r4
 8000808:	881b      	ldrh	r3, [r3, #0]
 800080a:	b2db      	uxtb	r3, r3
 800080c:	220f      	movs	r2, #15
 800080e:	4013      	ands	r3, r2
 8000810:	b2da      	uxtb	r2, r3
 8000812:	1d3b      	adds	r3, r7, #4
 8000814:	705a      	strb	r2, [r3, #1]
 8000816:	1d3b      	adds	r3, r7, #4
 8000818:	789a      	ldrb	r2, [r3, #2]
 800081a:	2101      	movs	r1, #1
 800081c:	438a      	bics	r2, r1
 800081e:	709a      	strb	r2, [r3, #2]
 8000820:	193b      	adds	r3, r7, r4
 8000822:	881b      	ldrh	r3, [r3, #0]
 8000824:	091b      	lsrs	r3, r3, #4
 8000826:	b29b      	uxth	r3, r3
 8000828:	b2db      	uxtb	r3, r3
 800082a:	2210      	movs	r2, #16
 800082c:	4313      	orrs	r3, r2
 800082e:	b2da      	uxtb	r2, r3
 8000830:	1d3b      	adds	r3, r7, #4
 8000832:	70da      	strb	r2, [r3, #3]
			spi_msg_out(col_set[0]);
 8000834:	1d3b      	adds	r3, r7, #4
 8000836:	6818      	ldr	r0, [r3, #0]
 8000838:	f7ff fef0 	bl	800061c <spi_msg_out>
			spi_msg_out(col_set[1]);
 800083c:	1d3b      	adds	r3, r7, #4
 800083e:	2202      	movs	r2, #2
 8000840:	5a9a      	ldrh	r2, [r3, r2]
 8000842:	2300      	movs	r3, #0
 8000844:	0412      	lsls	r2, r2, #16
 8000846:	0c12      	lsrs	r2, r2, #16
 8000848:	0c1b      	lsrs	r3, r3, #16
 800084a:	041b      	lsls	r3, r3, #16
 800084c:	4313      	orrs	r3, r2
 800084e:	0018      	movs	r0, r3
 8000850:	f7ff fee4 	bl	800061c <spi_msg_out>
			spi_msg_out(white);
 8000854:	230c      	movs	r3, #12
 8000856:	18fb      	adds	r3, r7, r3
 8000858:	6818      	ldr	r0, [r3, #0]
 800085a:	f7ff fedf 	bl	800061c <spi_msg_out>
		for (uint16_t col = 0; col < display_width; col++){
 800085e:	193b      	adds	r3, r7, r4
 8000860:	881a      	ldrh	r2, [r3, #0]
 8000862:	193b      	adds	r3, r7, r4
 8000864:	3201      	adds	r2, #1
 8000866:	801a      	strh	r2, [r3, #0]
 8000868:	2314      	movs	r3, #20
 800086a:	18fb      	adds	r3, r7, r3
 800086c:	881b      	ldrh	r3, [r3, #0]
 800086e:	693a      	ldr	r2, [r7, #16]
 8000870:	429a      	cmp	r2, r3
 8000872:	dcbd      	bgt.n	80007f0 <display_blank+0x50>
	for (uint16_t pg = 0; pg < CHECKS_WIDE; pg++){
 8000874:	2116      	movs	r1, #22
 8000876:	187b      	adds	r3, r7, r1
 8000878:	881a      	ldrh	r2, [r3, #0]
 800087a:	187b      	adds	r3, r7, r1
 800087c:	3201      	adds	r2, #1
 800087e:	801a      	strh	r2, [r3, #0]
 8000880:	2316      	movs	r3, #22
 8000882:	18fb      	adds	r3, r7, r3
 8000884:	881b      	ldrh	r3, [r3, #0]
 8000886:	2b07      	cmp	r3, #7
 8000888:	d99d      	bls.n	80007c6 <display_blank+0x26>
		}
	}
}
 800088a:	46c0      	nop			; (mov r8, r8)
 800088c:	46c0      	nop			; (mov r8, r8)
 800088e:	46bd      	mov	sp, r7
 8000890:	b007      	add	sp, #28
 8000892:	bd90      	pop	{r4, r7, pc}

08000894 <display_checkerboard>:


void display_checkerboard(void){
 8000894:	b590      	push	{r4, r7, lr}
 8000896:	b089      	sub	sp, #36	; 0x24
 8000898:	af00      	add	r7, sp, #0
	const int checkerboard_squares = CHECKS_WIDE;
 800089a:	2308      	movs	r3, #8
 800089c:	61bb      	str	r3, [r7, #24]
	const int checkerboard_pixels_wide = PIXELS_PER_CHECK * CHECKS_WIDE;
 800089e:	2340      	movs	r3, #64	; 0x40
 80008a0:	617b      	str	r3, [r7, #20]
	const int display_width = DISPLAY_WIDTH;
 80008a2:	2366      	movs	r3, #102	; 0x66
 80008a4:	613b      	str	r3, [r7, #16]
	const DOGS_packet black = {1, 0xFF};
	const DOGS_packet white = {1, 0x00};
 80008a6:	200c      	movs	r0, #12
 80008a8:	183b      	adds	r3, r7, r0
 80008aa:	781a      	ldrb	r2, [r3, #0]
 80008ac:	2101      	movs	r1, #1
 80008ae:	430a      	orrs	r2, r1
 80008b0:	701a      	strb	r2, [r3, #0]
 80008b2:	183b      	adds	r3, r7, r0
 80008b4:	2200      	movs	r2, #0
 80008b6:	705a      	strb	r2, [r3, #1]
	for (uint16_t pg = 0; pg < checkerboard_squares; pg++){
 80008b8:	231e      	movs	r3, #30
 80008ba:	18fb      	adds	r3, r7, r3
 80008bc:	2200      	movs	r2, #0
 80008be:	801a      	strh	r2, [r3, #0]
 80008c0:	e080      	b.n	80009c4 <display_checkerboard+0x130>
		DOGS_packet page_set = {0, 0xb0|pg};
 80008c2:	2008      	movs	r0, #8
 80008c4:	183b      	adds	r3, r7, r0
 80008c6:	781a      	ldrb	r2, [r3, #0]
 80008c8:	2101      	movs	r1, #1
 80008ca:	438a      	bics	r2, r1
 80008cc:	701a      	strb	r2, [r3, #0]
 80008ce:	231e      	movs	r3, #30
 80008d0:	18fb      	adds	r3, r7, r3
 80008d2:	881b      	ldrh	r3, [r3, #0]
 80008d4:	b2db      	uxtb	r3, r3
 80008d6:	2250      	movs	r2, #80	; 0x50
 80008d8:	4252      	negs	r2, r2
 80008da:	4313      	orrs	r3, r2
 80008dc:	b2da      	uxtb	r2, r3
 80008de:	183b      	adds	r3, r7, r0
 80008e0:	705a      	strb	r2, [r3, #1]
		for (uint16_t col = 0; col < display_width; col++){
 80008e2:	231c      	movs	r3, #28
 80008e4:	18fb      	adds	r3, r7, r3
 80008e6:	2200      	movs	r2, #0
 80008e8:	801a      	strh	r2, [r3, #0]
 80008ea:	e05f      	b.n	80009ac <display_checkerboard+0x118>
			spi_msg_out(page_set);
 80008ec:	2308      	movs	r3, #8
 80008ee:	18fb      	adds	r3, r7, r3
 80008f0:	6818      	ldr	r0, [r3, #0]
 80008f2:	f7ff fe93 	bl	800061c <spi_msg_out>

			DOGS_packet col_set[2] = {{0, (col &0x0f)}, {0, 0x10|(col>>4)}};
 80008f6:	1d3b      	adds	r3, r7, #4
 80008f8:	781a      	ldrb	r2, [r3, #0]
 80008fa:	2101      	movs	r1, #1
 80008fc:	438a      	bics	r2, r1
 80008fe:	701a      	strb	r2, [r3, #0]
 8000900:	241c      	movs	r4, #28
 8000902:	193b      	adds	r3, r7, r4
 8000904:	881b      	ldrh	r3, [r3, #0]
 8000906:	b2db      	uxtb	r3, r3
 8000908:	220f      	movs	r2, #15
 800090a:	4013      	ands	r3, r2
 800090c:	b2da      	uxtb	r2, r3
 800090e:	1d3b      	adds	r3, r7, #4
 8000910:	705a      	strb	r2, [r3, #1]
 8000912:	1d3b      	adds	r3, r7, #4
 8000914:	789a      	ldrb	r2, [r3, #2]
 8000916:	2101      	movs	r1, #1
 8000918:	438a      	bics	r2, r1
 800091a:	709a      	strb	r2, [r3, #2]
 800091c:	193b      	adds	r3, r7, r4
 800091e:	881b      	ldrh	r3, [r3, #0]
 8000920:	091b      	lsrs	r3, r3, #4
 8000922:	b29b      	uxth	r3, r3
 8000924:	b2db      	uxtb	r3, r3
 8000926:	2210      	movs	r2, #16
 8000928:	4313      	orrs	r3, r2
 800092a:	b2da      	uxtb	r2, r3
 800092c:	1d3b      	adds	r3, r7, #4
 800092e:	70da      	strb	r2, [r3, #3]
			spi_msg_out(col_set[0]);
 8000930:	1d3b      	adds	r3, r7, #4
 8000932:	6818      	ldr	r0, [r3, #0]
 8000934:	f7ff fe72 	bl	800061c <spi_msg_out>
			spi_msg_out(col_set[1]);
 8000938:	1d3b      	adds	r3, r7, #4
 800093a:	2202      	movs	r2, #2
 800093c:	5a9a      	ldrh	r2, [r3, r2]
 800093e:	2300      	movs	r3, #0
 8000940:	0412      	lsls	r2, r2, #16
 8000942:	0c12      	lsrs	r2, r2, #16
 8000944:	0c1b      	lsrs	r3, r3, #16
 8000946:	041b      	lsls	r3, r3, #16
 8000948:	4313      	orrs	r3, r2
 800094a:	0018      	movs	r0, r3
 800094c:	f7ff fe66 	bl	800061c <spi_msg_out>
			if ((col < checkerboard_pixels_wide) &
 8000950:	193b      	adds	r3, r7, r4
 8000952:	881b      	ldrh	r3, [r3, #0]
 8000954:	2201      	movs	r2, #1
 8000956:	1c11      	adds	r1, r2, #0
 8000958:	697a      	ldr	r2, [r7, #20]
 800095a:	429a      	cmp	r2, r3
 800095c:	dc01      	bgt.n	8000962 <display_checkerboard+0xce>
 800095e:	2300      	movs	r3, #0
 8000960:	1c19      	adds	r1, r3, #0
 8000962:	b2cb      	uxtb	r3, r1
					!((pg+col/PIXELS_PER_CHECK) & 0x01))
 8000964:	221c      	movs	r2, #28
 8000966:	18ba      	adds	r2, r7, r2
 8000968:	8812      	ldrh	r2, [r2, #0]
 800096a:	08d2      	lsrs	r2, r2, #3
 800096c:	b291      	uxth	r1, r2
 800096e:	221e      	movs	r2, #30
 8000970:	18ba      	adds	r2, r7, r2
 8000972:	8812      	ldrh	r2, [r2, #0]
 8000974:	188a      	adds	r2, r1, r2
 8000976:	b292      	uxth	r2, r2
 8000978:	0011      	movs	r1, r2
 800097a:	2201      	movs	r2, #1
 800097c:	400a      	ands	r2, r1
			if ((col < checkerboard_pixels_wide) &
 800097e:	4251      	negs	r1, r2
 8000980:	414a      	adcs	r2, r1
 8000982:	b2d2      	uxtb	r2, r2
 8000984:	4013      	ands	r3, r2
 8000986:	b2db      	uxtb	r3, r3
 8000988:	2b00      	cmp	r3, #0
 800098a:	d004      	beq.n	8000996 <display_checkerboard+0x102>
			{ // BIT-BANGING for evenness is QUICK
				spi_msg_out(black);
 800098c:	4b13      	ldr	r3, [pc, #76]	; (80009dc <display_checkerboard+0x148>)
 800098e:	6818      	ldr	r0, [r3, #0]
 8000990:	f7ff fe44 	bl	800061c <spi_msg_out>
 8000994:	e004      	b.n	80009a0 <display_checkerboard+0x10c>
			}else{
				spi_msg_out(white);
 8000996:	230c      	movs	r3, #12
 8000998:	18fb      	adds	r3, r7, r3
 800099a:	6818      	ldr	r0, [r3, #0]
 800099c:	f7ff fe3e 	bl	800061c <spi_msg_out>
		for (uint16_t col = 0; col < display_width; col++){
 80009a0:	211c      	movs	r1, #28
 80009a2:	187b      	adds	r3, r7, r1
 80009a4:	881a      	ldrh	r2, [r3, #0]
 80009a6:	187b      	adds	r3, r7, r1
 80009a8:	3201      	adds	r2, #1
 80009aa:	801a      	strh	r2, [r3, #0]
 80009ac:	231c      	movs	r3, #28
 80009ae:	18fb      	adds	r3, r7, r3
 80009b0:	881b      	ldrh	r3, [r3, #0]
 80009b2:	693a      	ldr	r2, [r7, #16]
 80009b4:	429a      	cmp	r2, r3
 80009b6:	dc99      	bgt.n	80008ec <display_checkerboard+0x58>
	for (uint16_t pg = 0; pg < checkerboard_squares; pg++){
 80009b8:	211e      	movs	r1, #30
 80009ba:	187b      	adds	r3, r7, r1
 80009bc:	881a      	ldrh	r2, [r3, #0]
 80009be:	187b      	adds	r3, r7, r1
 80009c0:	3201      	adds	r2, #1
 80009c2:	801a      	strh	r2, [r3, #0]
 80009c4:	231e      	movs	r3, #30
 80009c6:	18fb      	adds	r3, r7, r3
 80009c8:	881b      	ldrh	r3, [r3, #0]
 80009ca:	69ba      	ldr	r2, [r7, #24]
 80009cc:	429a      	cmp	r2, r3
 80009ce:	dd00      	ble.n	80009d2 <display_checkerboard+0x13e>
 80009d0:	e777      	b.n	80008c2 <display_checkerboard+0x2e>
			}
		}
	}
}
 80009d2:	46c0      	nop			; (mov r8, r8)
 80009d4:	46c0      	nop			; (mov r8, r8)
 80009d6:	46bd      	mov	sp, r7
 80009d8:	b009      	add	sp, #36	; 0x24
 80009da:	bd90      	pop	{r4, r7, pc}
 80009dc:	080047e8 	.word	0x080047e8

080009e0 <display_paint_square>:
		}
	}
}


static void display_paint_square(uint8_t l_to_r, uint8_t t_to_b, DOGS_packet p){
 80009e0:	b5b0      	push	{r4, r5, r7, lr}
 80009e2:	b086      	sub	sp, #24
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	003b      	movs	r3, r7
 80009e8:	801a      	strh	r2, [r3, #0]
 80009ea:	1dfb      	adds	r3, r7, #7
 80009ec:	1c02      	adds	r2, r0, #0
 80009ee:	701a      	strb	r2, [r3, #0]
 80009f0:	1dbb      	adds	r3, r7, #6
 80009f2:	1c0a      	adds	r2, r1, #0
 80009f4:	701a      	strb	r2, [r3, #0]
	if ((l_to_r > (DISPLAY_WIDTH/PIXELS_PER_CHECK))||(t_to_b > CHECKS_WIDE)) {
 80009f6:	1dfb      	adds	r3, r7, #7
 80009f8:	781b      	ldrb	r3, [r3, #0]
 80009fa:	2b0c      	cmp	r3, #12
 80009fc:	d803      	bhi.n	8000a06 <display_paint_square+0x26>
 80009fe:	1dbb      	adds	r3, r7, #6
 8000a00:	781b      	ldrb	r3, [r3, #0]
 8000a02:	2b08      	cmp	r3, #8
 8000a04:	d902      	bls.n	8000a0c <display_paint_square+0x2c>
		display_checkerboard();
 8000a06:	f7ff ff45 	bl	8000894 <display_checkerboard>
 8000a0a:	e05d      	b.n	8000ac8 <display_paint_square+0xe8>
	}
	else {
		DOGS_packet page_set = {0, 0xb0|t_to_b};
 8000a0c:	2010      	movs	r0, #16
 8000a0e:	183b      	adds	r3, r7, r0
 8000a10:	781a      	ldrb	r2, [r3, #0]
 8000a12:	2101      	movs	r1, #1
 8000a14:	438a      	bics	r2, r1
 8000a16:	701a      	strb	r2, [r3, #0]
 8000a18:	1dbb      	adds	r3, r7, #6
 8000a1a:	781b      	ldrb	r3, [r3, #0]
 8000a1c:	2250      	movs	r2, #80	; 0x50
 8000a1e:	4252      	negs	r2, r2
 8000a20:	4313      	orrs	r3, r2
 8000a22:	b2da      	uxtb	r2, r3
 8000a24:	183b      	adds	r3, r7, r0
 8000a26:	705a      	strb	r2, [r3, #1]
		spi_msg_out(page_set);
 8000a28:	183b      	adds	r3, r7, r0
 8000a2a:	6818      	ldr	r0, [r3, #0]
 8000a2c:	f7ff fdf6 	bl	800061c <spi_msg_out>
		for (uint16_t n = 0; n < PIXELS_PER_CHECK; n++){
 8000a30:	2316      	movs	r3, #22
 8000a32:	18fb      	adds	r3, r7, r3
 8000a34:	2200      	movs	r2, #0
 8000a36:	801a      	strh	r2, [r3, #0]
 8000a38:	e040      	b.n	8000abc <display_paint_square+0xdc>
			uint8_t col = l_to_r * PIXELS_PER_CHECK + n;
 8000a3a:	1dfb      	adds	r3, r7, #7
 8000a3c:	781b      	ldrb	r3, [r3, #0]
 8000a3e:	00db      	lsls	r3, r3, #3
 8000a40:	b2d9      	uxtb	r1, r3
 8000a42:	2516      	movs	r5, #22
 8000a44:	197b      	adds	r3, r7, r5
 8000a46:	881b      	ldrh	r3, [r3, #0]
 8000a48:	b2da      	uxtb	r2, r3
 8000a4a:	2415      	movs	r4, #21
 8000a4c:	193b      	adds	r3, r7, r4
 8000a4e:	188a      	adds	r2, r1, r2
 8000a50:	701a      	strb	r2, [r3, #0]
			DOGS_packet col_set[2] = {{0, (col &0x0f)}, {0, 0x10|(col>>4)}};
 8000a52:	200c      	movs	r0, #12
 8000a54:	183b      	adds	r3, r7, r0
 8000a56:	781a      	ldrb	r2, [r3, #0]
 8000a58:	2101      	movs	r1, #1
 8000a5a:	438a      	bics	r2, r1
 8000a5c:	701a      	strb	r2, [r3, #0]
 8000a5e:	193b      	adds	r3, r7, r4
 8000a60:	781b      	ldrb	r3, [r3, #0]
 8000a62:	220f      	movs	r2, #15
 8000a64:	4013      	ands	r3, r2
 8000a66:	b2da      	uxtb	r2, r3
 8000a68:	183b      	adds	r3, r7, r0
 8000a6a:	705a      	strb	r2, [r3, #1]
 8000a6c:	183b      	adds	r3, r7, r0
 8000a6e:	789a      	ldrb	r2, [r3, #2]
 8000a70:	2101      	movs	r1, #1
 8000a72:	438a      	bics	r2, r1
 8000a74:	709a      	strb	r2, [r3, #2]
 8000a76:	193b      	adds	r3, r7, r4
 8000a78:	781b      	ldrb	r3, [r3, #0]
 8000a7a:	091b      	lsrs	r3, r3, #4
 8000a7c:	b2db      	uxtb	r3, r3
 8000a7e:	2210      	movs	r2, #16
 8000a80:	4313      	orrs	r3, r2
 8000a82:	b2da      	uxtb	r2, r3
 8000a84:	183b      	adds	r3, r7, r0
 8000a86:	70da      	strb	r2, [r3, #3]
			spi_msg_out(col_set[0]);
 8000a88:	0004      	movs	r4, r0
 8000a8a:	183b      	adds	r3, r7, r0
 8000a8c:	6818      	ldr	r0, [r3, #0]
 8000a8e:	f7ff fdc5 	bl	800061c <spi_msg_out>
			spi_msg_out(col_set[1]);
 8000a92:	193b      	adds	r3, r7, r4
 8000a94:	2202      	movs	r2, #2
 8000a96:	5a9a      	ldrh	r2, [r3, r2]
 8000a98:	2300      	movs	r3, #0
 8000a9a:	0412      	lsls	r2, r2, #16
 8000a9c:	0c12      	lsrs	r2, r2, #16
 8000a9e:	0c1b      	lsrs	r3, r3, #16
 8000aa0:	041b      	lsls	r3, r3, #16
 8000aa2:	4313      	orrs	r3, r2
 8000aa4:	0018      	movs	r0, r3
 8000aa6:	f7ff fdb9 	bl	800061c <spi_msg_out>
			spi_msg_out(p);
 8000aaa:	003b      	movs	r3, r7
 8000aac:	6818      	ldr	r0, [r3, #0]
 8000aae:	f7ff fdb5 	bl	800061c <spi_msg_out>
		for (uint16_t n = 0; n < PIXELS_PER_CHECK; n++){
 8000ab2:	197b      	adds	r3, r7, r5
 8000ab4:	881a      	ldrh	r2, [r3, #0]
 8000ab6:	197b      	adds	r3, r7, r5
 8000ab8:	3201      	adds	r2, #1
 8000aba:	801a      	strh	r2, [r3, #0]
 8000abc:	2316      	movs	r3, #22
 8000abe:	18fb      	adds	r3, r7, r3
 8000ac0:	881b      	ldrh	r3, [r3, #0]
 8000ac2:	2b07      	cmp	r3, #7
 8000ac4:	d9b9      	bls.n	8000a3a <display_paint_square+0x5a>
		}
	}
}
 8000ac6:	46c0      	nop			; (mov r8, r8)
 8000ac8:	46c0      	nop			; (mov r8, r8)
 8000aca:	46bd      	mov	sp, r7
 8000acc:	b006      	add	sp, #24
 8000ace:	bdb0      	pop	{r4, r5, r7, pc}

08000ad0 <display_white_square>:

void display_white_square(uint8_t l_to_r, uint8_t t_to_b){
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	b084      	sub	sp, #16
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	0002      	movs	r2, r0
 8000ad8:	1dfb      	adds	r3, r7, #7
 8000ada:	701a      	strb	r2, [r3, #0]
 8000adc:	1dbb      	adds	r3, r7, #6
 8000ade:	1c0a      	adds	r2, r1, #0
 8000ae0:	701a      	strb	r2, [r3, #0]
	const DOGS_packet white = {1, 0x00};
 8000ae2:	200c      	movs	r0, #12
 8000ae4:	183b      	adds	r3, r7, r0
 8000ae6:	781a      	ldrb	r2, [r3, #0]
 8000ae8:	2101      	movs	r1, #1
 8000aea:	430a      	orrs	r2, r1
 8000aec:	701a      	strb	r2, [r3, #0]
 8000aee:	183b      	adds	r3, r7, r0
 8000af0:	2200      	movs	r2, #0
 8000af2:	705a      	strb	r2, [r3, #1]
	display_paint_square(l_to_r, t_to_b, white);
 8000af4:	183b      	adds	r3, r7, r0
 8000af6:	1dba      	adds	r2, r7, #6
 8000af8:	7811      	ldrb	r1, [r2, #0]
 8000afa:	1dfa      	adds	r2, r7, #7
 8000afc:	7810      	ldrb	r0, [r2, #0]
 8000afe:	681a      	ldr	r2, [r3, #0]
 8000b00:	f7ff ff6e 	bl	80009e0 <display_paint_square>
}
 8000b04:	46c0      	nop			; (mov r8, r8)
 8000b06:	46bd      	mov	sp, r7
 8000b08:	b004      	add	sp, #16
 8000b0a:	bd80      	pop	{r7, pc}

08000b0c <display_dark_square>:

void display_dark_square(uint8_t l_to_r, uint8_t t_to_b){
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b082      	sub	sp, #8
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	0002      	movs	r2, r0
 8000b14:	1dfb      	adds	r3, r7, #7
 8000b16:	701a      	strb	r2, [r3, #0]
 8000b18:	1dbb      	adds	r3, r7, #6
 8000b1a:	1c0a      	adds	r2, r1, #0
 8000b1c:	701a      	strb	r2, [r3, #0]
	const DOGS_packet black = {1, 0xFF};
	display_paint_square(l_to_r, t_to_b, black);
 8000b1e:	4b06      	ldr	r3, [pc, #24]	; (8000b38 <display_dark_square+0x2c>)
 8000b20:	1dba      	adds	r2, r7, #6
 8000b22:	7811      	ldrb	r1, [r2, #0]
 8000b24:	1dfa      	adds	r2, r7, #7
 8000b26:	7810      	ldrb	r0, [r2, #0]
 8000b28:	681a      	ldr	r2, [r3, #0]
 8000b2a:	f7ff ff59 	bl	80009e0 <display_paint_square>
}
 8000b2e:	46c0      	nop			; (mov r8, r8)
 8000b30:	46bd      	mov	sp, r7
 8000b32:	b002      	add	sp, #8
 8000b34:	bd80      	pop	{r7, pc}
 8000b36:	46c0      	nop			; (mov r8, r8)
 8000b38:	080047ec 	.word	0x080047ec

08000b3c <HAL_TIM_PeriodElapsedCallback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// Timer 17 running at 10 ms period will
volatile int32_t timer_isr_countdown = 10000;
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b082      	sub	sp, #8
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	6078      	str	r0, [r7, #4]
	timer_isr_countdown--;
 8000b44:	4b04      	ldr	r3, [pc, #16]	; (8000b58 <HAL_TIM_PeriodElapsedCallback+0x1c>)
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	1e5a      	subs	r2, r3, #1
 8000b4a:	4b03      	ldr	r3, [pc, #12]	; (8000b58 <HAL_TIM_PeriodElapsedCallback+0x1c>)
 8000b4c:	601a      	str	r2, [r3, #0]
}
 8000b4e:	46c0      	nop			; (mov r8, r8)
 8000b50:	46bd      	mov	sp, r7
 8000b52:	b002      	add	sp, #8
 8000b54:	bd80      	pop	{r7, pc}
 8000b56:	46c0      	nop			; (mov r8, r8)
 8000b58:	20000000 	.word	0x20000000

08000b5c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b60:	f001 f834 	bl	8001bcc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b64:	f000 f812 	bl	8000b8c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b68:	f000 f90c 	bl	8000d84 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000b6c:	f000 f8bc 	bl	8000ce8 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 8000b70:	f000 f854 	bl	8000c1c <MX_SPI2_Init>
  MX_TIM17_Init();
 8000b74:	f000 f890 	bl	8000c98 <MX_TIM17_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim17);  // SMC - Start the timer
 8000b78:	4b03      	ldr	r3, [pc, #12]	; (8000b88 <main+0x2c>)
 8000b7a:	0018      	movs	r0, r3
 8000b7c:	f002 fdb2 	bl	80036e4 <HAL_TIM_Base_Start_IT>
  pong_main();
 8000b80:	f000 fce2 	bl	8001548 <pong_main>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000b84:	e7fe      	b.n	8000b84 <main+0x28>
 8000b86:	46c0      	nop			; (mov r8, r8)
 8000b88:	20000090 	.word	0x20000090

08000b8c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b8c:	b590      	push	{r4, r7, lr}
 8000b8e:	b093      	sub	sp, #76	; 0x4c
 8000b90:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b92:	2410      	movs	r4, #16
 8000b94:	193b      	adds	r3, r7, r4
 8000b96:	0018      	movs	r0, r3
 8000b98:	2338      	movs	r3, #56	; 0x38
 8000b9a:	001a      	movs	r2, r3
 8000b9c:	2100      	movs	r1, #0
 8000b9e:	f003 fe03 	bl	80047a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ba2:	003b      	movs	r3, r7
 8000ba4:	0018      	movs	r0, r3
 8000ba6:	2310      	movs	r3, #16
 8000ba8:	001a      	movs	r2, r3
 8000baa:	2100      	movs	r1, #0
 8000bac:	f003 fdfc 	bl	80047a8 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000bb0:	2380      	movs	r3, #128	; 0x80
 8000bb2:	009b      	lsls	r3, r3, #2
 8000bb4:	0018      	movs	r0, r3
 8000bb6:	f001 faef 	bl	8002198 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000bba:	193b      	adds	r3, r7, r4
 8000bbc:	2202      	movs	r2, #2
 8000bbe:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000bc0:	193b      	adds	r3, r7, r4
 8000bc2:	2280      	movs	r2, #128	; 0x80
 8000bc4:	0052      	lsls	r2, r2, #1
 8000bc6:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000bc8:	193b      	adds	r3, r7, r4
 8000bca:	2200      	movs	r2, #0
 8000bcc:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000bce:	193b      	adds	r3, r7, r4
 8000bd0:	2240      	movs	r2, #64	; 0x40
 8000bd2:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000bd4:	193b      	adds	r3, r7, r4
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000bda:	193b      	adds	r3, r7, r4
 8000bdc:	0018      	movs	r0, r3
 8000bde:	f001 fb27 	bl	8002230 <HAL_RCC_OscConfig>
 8000be2:	1e03      	subs	r3, r0, #0
 8000be4:	d001      	beq.n	8000bea <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8000be6:	f000 f981 	bl	8000eec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bea:	003b      	movs	r3, r7
 8000bec:	2207      	movs	r2, #7
 8000bee:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000bf0:	003b      	movs	r3, r7
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000bf6:	003b      	movs	r3, r7
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000bfc:	003b      	movs	r3, r7
 8000bfe:	2200      	movs	r2, #0
 8000c00:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000c02:	003b      	movs	r3, r7
 8000c04:	2100      	movs	r1, #0
 8000c06:	0018      	movs	r0, r3
 8000c08:	f001 fe2c 	bl	8002864 <HAL_RCC_ClockConfig>
 8000c0c:	1e03      	subs	r3, r0, #0
 8000c0e:	d001      	beq.n	8000c14 <SystemClock_Config+0x88>
  {
    Error_Handler();
 8000c10:	f000 f96c 	bl	8000eec <Error_Handler>
  }
}
 8000c14:	46c0      	nop			; (mov r8, r8)
 8000c16:	46bd      	mov	sp, r7
 8000c18:	b013      	add	sp, #76	; 0x4c
 8000c1a:	bd90      	pop	{r4, r7, pc}

08000c1c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000c20:	4b1b      	ldr	r3, [pc, #108]	; (8000c90 <MX_SPI2_Init+0x74>)
 8000c22:	4a1c      	ldr	r2, [pc, #112]	; (8000c94 <MX_SPI2_Init+0x78>)
 8000c24:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000c26:	4b1a      	ldr	r3, [pc, #104]	; (8000c90 <MX_SPI2_Init+0x74>)
 8000c28:	2282      	movs	r2, #130	; 0x82
 8000c2a:	0052      	lsls	r2, r2, #1
 8000c2c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000c2e:	4b18      	ldr	r3, [pc, #96]	; (8000c90 <MX_SPI2_Init+0x74>)
 8000c30:	2200      	movs	r2, #0
 8000c32:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000c34:	4b16      	ldr	r3, [pc, #88]	; (8000c90 <MX_SPI2_Init+0x74>)
 8000c36:	22e0      	movs	r2, #224	; 0xe0
 8000c38:	00d2      	lsls	r2, r2, #3
 8000c3a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000c3c:	4b14      	ldr	r3, [pc, #80]	; (8000c90 <MX_SPI2_Init+0x74>)
 8000c3e:	2200      	movs	r2, #0
 8000c40:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000c42:	4b13      	ldr	r3, [pc, #76]	; (8000c90 <MX_SPI2_Init+0x74>)
 8000c44:	2200      	movs	r2, #0
 8000c46:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000c48:	4b11      	ldr	r3, [pc, #68]	; (8000c90 <MX_SPI2_Init+0x74>)
 8000c4a:	2280      	movs	r2, #128	; 0x80
 8000c4c:	0092      	lsls	r2, r2, #2
 8000c4e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000c50:	4b0f      	ldr	r3, [pc, #60]	; (8000c90 <MX_SPI2_Init+0x74>)
 8000c52:	2208      	movs	r2, #8
 8000c54:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000c56:	4b0e      	ldr	r3, [pc, #56]	; (8000c90 <MX_SPI2_Init+0x74>)
 8000c58:	2200      	movs	r2, #0
 8000c5a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000c5c:	4b0c      	ldr	r3, [pc, #48]	; (8000c90 <MX_SPI2_Init+0x74>)
 8000c5e:	2200      	movs	r2, #0
 8000c60:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000c62:	4b0b      	ldr	r3, [pc, #44]	; (8000c90 <MX_SPI2_Init+0x74>)
 8000c64:	2200      	movs	r2, #0
 8000c66:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000c68:	4b09      	ldr	r3, [pc, #36]	; (8000c90 <MX_SPI2_Init+0x74>)
 8000c6a:	2207      	movs	r2, #7
 8000c6c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000c6e:	4b08      	ldr	r3, [pc, #32]	; (8000c90 <MX_SPI2_Init+0x74>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000c74:	4b06      	ldr	r3, [pc, #24]	; (8000c90 <MX_SPI2_Init+0x74>)
 8000c76:	2208      	movs	r2, #8
 8000c78:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000c7a:	4b05      	ldr	r3, [pc, #20]	; (8000c90 <MX_SPI2_Init+0x74>)
 8000c7c:	0018      	movs	r0, r3
 8000c7e:	f002 f953 	bl	8002f28 <HAL_SPI_Init>
 8000c82:	1e03      	subs	r3, r0, #0
 8000c84:	d001      	beq.n	8000c8a <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000c86:	f000 f931 	bl	8000eec <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000c8a:	46c0      	nop			; (mov r8, r8)
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	bd80      	pop	{r7, pc}
 8000c90:	2000002c 	.word	0x2000002c
 8000c94:	40003800 	.word	0x40003800

08000c98 <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8000c9c:	4b10      	ldr	r3, [pc, #64]	; (8000ce0 <MX_TIM17_Init+0x48>)
 8000c9e:	4a11      	ldr	r2, [pc, #68]	; (8000ce4 <MX_TIM17_Init+0x4c>)
 8000ca0:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 1;
 8000ca2:	4b0f      	ldr	r3, [pc, #60]	; (8000ce0 <MX_TIM17_Init+0x48>)
 8000ca4:	2201      	movs	r2, #1
 8000ca6:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ca8:	4b0d      	ldr	r3, [pc, #52]	; (8000ce0 <MX_TIM17_Init+0x48>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 16000;
 8000cae:	4b0c      	ldr	r3, [pc, #48]	; (8000ce0 <MX_TIM17_Init+0x48>)
 8000cb0:	22fa      	movs	r2, #250	; 0xfa
 8000cb2:	0192      	lsls	r2, r2, #6
 8000cb4:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000cb6:	4b0a      	ldr	r3, [pc, #40]	; (8000ce0 <MX_TIM17_Init+0x48>)
 8000cb8:	2200      	movs	r2, #0
 8000cba:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8000cbc:	4b08      	ldr	r3, [pc, #32]	; (8000ce0 <MX_TIM17_Init+0x48>)
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cc2:	4b07      	ldr	r3, [pc, #28]	; (8000ce0 <MX_TIM17_Init+0x48>)
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8000cc8:	4b05      	ldr	r3, [pc, #20]	; (8000ce0 <MX_TIM17_Init+0x48>)
 8000cca:	0018      	movs	r0, r3
 8000ccc:	f002 fcb2 	bl	8003634 <HAL_TIM_Base_Init>
 8000cd0:	1e03      	subs	r3, r0, #0
 8000cd2:	d001      	beq.n	8000cd8 <MX_TIM17_Init+0x40>
  {
    Error_Handler();
 8000cd4:	f000 f90a 	bl	8000eec <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 8000cd8:	46c0      	nop			; (mov r8, r8)
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	bd80      	pop	{r7, pc}
 8000cde:	46c0      	nop			; (mov r8, r8)
 8000ce0:	20000090 	.word	0x20000090
 8000ce4:	40014800 	.word	0x40014800

08000ce8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000cec:	4b23      	ldr	r3, [pc, #140]	; (8000d7c <MX_USART2_UART_Init+0x94>)
 8000cee:	4a24      	ldr	r2, [pc, #144]	; (8000d80 <MX_USART2_UART_Init+0x98>)
 8000cf0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000cf2:	4b22      	ldr	r3, [pc, #136]	; (8000d7c <MX_USART2_UART_Init+0x94>)
 8000cf4:	22e1      	movs	r2, #225	; 0xe1
 8000cf6:	0252      	lsls	r2, r2, #9
 8000cf8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000cfa:	4b20      	ldr	r3, [pc, #128]	; (8000d7c <MX_USART2_UART_Init+0x94>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000d00:	4b1e      	ldr	r3, [pc, #120]	; (8000d7c <MX_USART2_UART_Init+0x94>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000d06:	4b1d      	ldr	r3, [pc, #116]	; (8000d7c <MX_USART2_UART_Init+0x94>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000d0c:	4b1b      	ldr	r3, [pc, #108]	; (8000d7c <MX_USART2_UART_Init+0x94>)
 8000d0e:	220c      	movs	r2, #12
 8000d10:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d12:	4b1a      	ldr	r3, [pc, #104]	; (8000d7c <MX_USART2_UART_Init+0x94>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d18:	4b18      	ldr	r3, [pc, #96]	; (8000d7c <MX_USART2_UART_Init+0x94>)
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d1e:	4b17      	ldr	r3, [pc, #92]	; (8000d7c <MX_USART2_UART_Init+0x94>)
 8000d20:	2200      	movs	r2, #0
 8000d22:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000d24:	4b15      	ldr	r3, [pc, #84]	; (8000d7c <MX_USART2_UART_Init+0x94>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d2a:	4b14      	ldr	r3, [pc, #80]	; (8000d7c <MX_USART2_UART_Init+0x94>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000d30:	4b12      	ldr	r3, [pc, #72]	; (8000d7c <MX_USART2_UART_Init+0x94>)
 8000d32:	0018      	movs	r0, r3
 8000d34:	f002 ff1c 	bl	8003b70 <HAL_UART_Init>
 8000d38:	1e03      	subs	r3, r0, #0
 8000d3a:	d001      	beq.n	8000d40 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000d3c:	f000 f8d6 	bl	8000eec <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000d40:	4b0e      	ldr	r3, [pc, #56]	; (8000d7c <MX_USART2_UART_Init+0x94>)
 8000d42:	2100      	movs	r1, #0
 8000d44:	0018      	movs	r0, r3
 8000d46:	f003 fc2b 	bl	80045a0 <HAL_UARTEx_SetTxFifoThreshold>
 8000d4a:	1e03      	subs	r3, r0, #0
 8000d4c:	d001      	beq.n	8000d52 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000d4e:	f000 f8cd 	bl	8000eec <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000d52:	4b0a      	ldr	r3, [pc, #40]	; (8000d7c <MX_USART2_UART_Init+0x94>)
 8000d54:	2100      	movs	r1, #0
 8000d56:	0018      	movs	r0, r3
 8000d58:	f003 fc62 	bl	8004620 <HAL_UARTEx_SetRxFifoThreshold>
 8000d5c:	1e03      	subs	r3, r0, #0
 8000d5e:	d001      	beq.n	8000d64 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000d60:	f000 f8c4 	bl	8000eec <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000d64:	4b05      	ldr	r3, [pc, #20]	; (8000d7c <MX_USART2_UART_Init+0x94>)
 8000d66:	0018      	movs	r0, r3
 8000d68:	f003 fbe0 	bl	800452c <HAL_UARTEx_DisableFifoMode>
 8000d6c:	1e03      	subs	r3, r0, #0
 8000d6e:	d001      	beq.n	8000d74 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000d70:	f000 f8bc 	bl	8000eec <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000d74:	46c0      	nop			; (mov r8, r8)
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bd80      	pop	{r7, pc}
 8000d7a:	46c0      	nop			; (mov r8, r8)
 8000d7c:	200000dc 	.word	0x200000dc
 8000d80:	40004400 	.word	0x40004400

08000d84 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d84:	b590      	push	{r4, r7, lr}
 8000d86:	b08b      	sub	sp, #44	; 0x2c
 8000d88:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d8a:	2414      	movs	r4, #20
 8000d8c:	193b      	adds	r3, r7, r4
 8000d8e:	0018      	movs	r0, r3
 8000d90:	2314      	movs	r3, #20
 8000d92:	001a      	movs	r2, r3
 8000d94:	2100      	movs	r1, #0
 8000d96:	f003 fd07 	bl	80047a8 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d9a:	4b51      	ldr	r3, [pc, #324]	; (8000ee0 <MX_GPIO_Init+0x15c>)
 8000d9c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000d9e:	4b50      	ldr	r3, [pc, #320]	; (8000ee0 <MX_GPIO_Init+0x15c>)
 8000da0:	2104      	movs	r1, #4
 8000da2:	430a      	orrs	r2, r1
 8000da4:	635a      	str	r2, [r3, #52]	; 0x34
 8000da6:	4b4e      	ldr	r3, [pc, #312]	; (8000ee0 <MX_GPIO_Init+0x15c>)
 8000da8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000daa:	2204      	movs	r2, #4
 8000dac:	4013      	ands	r3, r2
 8000dae:	613b      	str	r3, [r7, #16]
 8000db0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000db2:	4b4b      	ldr	r3, [pc, #300]	; (8000ee0 <MX_GPIO_Init+0x15c>)
 8000db4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000db6:	4b4a      	ldr	r3, [pc, #296]	; (8000ee0 <MX_GPIO_Init+0x15c>)
 8000db8:	2120      	movs	r1, #32
 8000dba:	430a      	orrs	r2, r1
 8000dbc:	635a      	str	r2, [r3, #52]	; 0x34
 8000dbe:	4b48      	ldr	r3, [pc, #288]	; (8000ee0 <MX_GPIO_Init+0x15c>)
 8000dc0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000dc2:	2220      	movs	r2, #32
 8000dc4:	4013      	ands	r3, r2
 8000dc6:	60fb      	str	r3, [r7, #12]
 8000dc8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dca:	4b45      	ldr	r3, [pc, #276]	; (8000ee0 <MX_GPIO_Init+0x15c>)
 8000dcc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000dce:	4b44      	ldr	r3, [pc, #272]	; (8000ee0 <MX_GPIO_Init+0x15c>)
 8000dd0:	2101      	movs	r1, #1
 8000dd2:	430a      	orrs	r2, r1
 8000dd4:	635a      	str	r2, [r3, #52]	; 0x34
 8000dd6:	4b42      	ldr	r3, [pc, #264]	; (8000ee0 <MX_GPIO_Init+0x15c>)
 8000dd8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000dda:	2201      	movs	r2, #1
 8000ddc:	4013      	ands	r3, r2
 8000dde:	60bb      	str	r3, [r7, #8]
 8000de0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000de2:	4b3f      	ldr	r3, [pc, #252]	; (8000ee0 <MX_GPIO_Init+0x15c>)
 8000de4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000de6:	4b3e      	ldr	r3, [pc, #248]	; (8000ee0 <MX_GPIO_Init+0x15c>)
 8000de8:	2102      	movs	r1, #2
 8000dea:	430a      	orrs	r2, r1
 8000dec:	635a      	str	r2, [r3, #52]	; 0x34
 8000dee:	4b3c      	ldr	r3, [pc, #240]	; (8000ee0 <MX_GPIO_Init+0x15c>)
 8000df0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000df2:	2202      	movs	r2, #2
 8000df4:	4013      	ands	r3, r2
 8000df6:	607b      	str	r3, [r7, #4]
 8000df8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000dfa:	4b39      	ldr	r3, [pc, #228]	; (8000ee0 <MX_GPIO_Init+0x15c>)
 8000dfc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000dfe:	4b38      	ldr	r3, [pc, #224]	; (8000ee0 <MX_GPIO_Init+0x15c>)
 8000e00:	2108      	movs	r1, #8
 8000e02:	430a      	orrs	r2, r1
 8000e04:	635a      	str	r2, [r3, #52]	; 0x34
 8000e06:	4b36      	ldr	r3, [pc, #216]	; (8000ee0 <MX_GPIO_Init+0x15c>)
 8000e08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e0a:	2208      	movs	r2, #8
 8000e0c:	4013      	ands	r3, r2
 8000e0e:	603b      	str	r3, [r7, #0]
 8000e10:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DOGS_reset_Pin|nC_D_Pin|LED_GREEN_Pin|QuadKnobA_Pin, GPIO_PIN_RESET);
 8000e12:	23a0      	movs	r3, #160	; 0xa0
 8000e14:	05db      	lsls	r3, r3, #23
 8000e16:	2200      	movs	r2, #0
 8000e18:	2163      	movs	r1, #99	; 0x63
 8000e1a:	0018      	movs	r0, r3
 8000e1c:	f001 f99e 	bl	800215c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(nSS_GPIO_Port, nSS_Pin, GPIO_PIN_RESET);
 8000e20:	2380      	movs	r3, #128	; 0x80
 8000e22:	009b      	lsls	r3, r3, #2
 8000e24:	482f      	ldr	r0, [pc, #188]	; (8000ee4 <MX_GPIO_Init+0x160>)
 8000e26:	2200      	movs	r2, #0
 8000e28:	0019      	movs	r1, r3
 8000e2a:	f001 f997 	bl	800215c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(QuadKnobB_GPIO_Port, QuadKnobB_Pin, GPIO_PIN_RESET);
 8000e2e:	4b2e      	ldr	r3, [pc, #184]	; (8000ee8 <MX_GPIO_Init+0x164>)
 8000e30:	2200      	movs	r2, #0
 8000e32:	2140      	movs	r1, #64	; 0x40
 8000e34:	0018      	movs	r0, r3
 8000e36:	f001 f991 	bl	800215c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DOGS_reset_Pin nC_D_Pin QuadKnobA_Pin */
  GPIO_InitStruct.Pin = DOGS_reset_Pin|nC_D_Pin|QuadKnobA_Pin;
 8000e3a:	193b      	adds	r3, r7, r4
 8000e3c:	2243      	movs	r2, #67	; 0x43
 8000e3e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e40:	193b      	adds	r3, r7, r4
 8000e42:	2201      	movs	r2, #1
 8000e44:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e46:	193b      	adds	r3, r7, r4
 8000e48:	2200      	movs	r2, #0
 8000e4a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e4c:	193b      	adds	r3, r7, r4
 8000e4e:	2200      	movs	r2, #0
 8000e50:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e52:	193a      	adds	r2, r7, r4
 8000e54:	23a0      	movs	r3, #160	; 0xa0
 8000e56:	05db      	lsls	r3, r3, #23
 8000e58:	0011      	movs	r1, r2
 8000e5a:	0018      	movs	r0, r3
 8000e5c:	f001 f81a 	bl	8001e94 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 8000e60:	193b      	adds	r3, r7, r4
 8000e62:	2220      	movs	r2, #32
 8000e64:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e66:	193b      	adds	r3, r7, r4
 8000e68:	2201      	movs	r2, #1
 8000e6a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e6c:	193b      	adds	r3, r7, r4
 8000e6e:	2200      	movs	r2, #0
 8000e70:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e72:	193b      	adds	r3, r7, r4
 8000e74:	2202      	movs	r2, #2
 8000e76:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 8000e78:	193a      	adds	r2, r7, r4
 8000e7a:	23a0      	movs	r3, #160	; 0xa0
 8000e7c:	05db      	lsls	r3, r3, #23
 8000e7e:	0011      	movs	r1, r2
 8000e80:	0018      	movs	r0, r3
 8000e82:	f001 f807 	bl	8001e94 <HAL_GPIO_Init>

  /*Configure GPIO pin : nSS_Pin */
  GPIO_InitStruct.Pin = nSS_Pin;
 8000e86:	0021      	movs	r1, r4
 8000e88:	187b      	adds	r3, r7, r1
 8000e8a:	2280      	movs	r2, #128	; 0x80
 8000e8c:	0092      	lsls	r2, r2, #2
 8000e8e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e90:	000c      	movs	r4, r1
 8000e92:	193b      	adds	r3, r7, r4
 8000e94:	2201      	movs	r2, #1
 8000e96:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e98:	193b      	adds	r3, r7, r4
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e9e:	193b      	adds	r3, r7, r4
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(nSS_GPIO_Port, &GPIO_InitStruct);
 8000ea4:	193b      	adds	r3, r7, r4
 8000ea6:	4a0f      	ldr	r2, [pc, #60]	; (8000ee4 <MX_GPIO_Init+0x160>)
 8000ea8:	0019      	movs	r1, r3
 8000eaa:	0010      	movs	r0, r2
 8000eac:	f000 fff2 	bl	8001e94 <HAL_GPIO_Init>

  /*Configure GPIO pin : QuadKnobB_Pin */
  GPIO_InitStruct.Pin = QuadKnobB_Pin;
 8000eb0:	0021      	movs	r1, r4
 8000eb2:	187b      	adds	r3, r7, r1
 8000eb4:	2240      	movs	r2, #64	; 0x40
 8000eb6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eb8:	187b      	adds	r3, r7, r1
 8000eba:	2201      	movs	r2, #1
 8000ebc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ebe:	187b      	adds	r3, r7, r1
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ec4:	187b      	adds	r3, r7, r1
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(QuadKnobB_GPIO_Port, &GPIO_InitStruct);
 8000eca:	187b      	adds	r3, r7, r1
 8000ecc:	4a06      	ldr	r2, [pc, #24]	; (8000ee8 <MX_GPIO_Init+0x164>)
 8000ece:	0019      	movs	r1, r3
 8000ed0:	0010      	movs	r0, r2
 8000ed2:	f000 ffdf 	bl	8001e94 <HAL_GPIO_Init>

}
 8000ed6:	46c0      	nop			; (mov r8, r8)
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	b00b      	add	sp, #44	; 0x2c
 8000edc:	bd90      	pop	{r4, r7, pc}
 8000ede:	46c0      	nop			; (mov r8, r8)
 8000ee0:	40021000 	.word	0x40021000
 8000ee4:	50000c00 	.word	0x50000c00
 8000ee8:	50000400 	.word	0x50000400

08000eec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ef0:	b672      	cpsid	i
}
 8000ef2:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ef4:	e7fe      	b.n	8000ef4 <Error_Handler+0x8>

08000ef6 <pong_init>:
	}
}

//init pong game. creates the bars and the ball
void pong_init(pong_game* pg)
{
 8000ef6:	b580      	push	{r7, lr}
 8000ef8:	b082      	sub	sp, #8
 8000efa:	af00      	add	r7, sp, #0
 8000efc:	6078      	str	r0, [r7, #4]
	//initialize left bar on left side
	pg->left_top.x = 0;
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	2200      	movs	r2, #0
 8000f02:	801a      	strh	r2, [r3, #0]
	pg->left_bottom.x = 0;
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	2200      	movs	r2, #0
 8000f08:	811a      	strh	r2, [r3, #8]
	pg->left_middle.x = 0;
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	809a      	strh	r2, [r3, #4]
	pg->left_top.y = 3;
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	2203      	movs	r2, #3
 8000f14:	805a      	strh	r2, [r3, #2]
	pg->left_bottom.y = 5;
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	2205      	movs	r2, #5
 8000f1a:	815a      	strh	r2, [r3, #10]
	pg->left_middle.y = 4;
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	2204      	movs	r2, #4
 8000f20:	80da      	strh	r2, [r3, #6]
	pg->left_direction = NONE;
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	2200      	movs	r2, #0
 8000f26:	731a      	strb	r2, [r3, #12]
	pg->left_direction = DOWN;
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	2202      	movs	r2, #2
 8000f2c:	731a      	strb	r2, [r3, #12]

	//initialize right bar on right side
	pg->right_top.x = 7;
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	2207      	movs	r2, #7
 8000f32:	81da      	strh	r2, [r3, #14]
	pg->right_bottom.x = 7;
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	2207      	movs	r2, #7
 8000f38:	82da      	strh	r2, [r3, #22]
	pg->right_middle.x = 7;
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	2207      	movs	r2, #7
 8000f3e:	825a      	strh	r2, [r3, #18]
	pg->right_top.y = 3;
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	2203      	movs	r2, #3
 8000f44:	821a      	strh	r2, [r3, #16]
	pg->right_bottom.y = 5;
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	2205      	movs	r2, #5
 8000f4a:	831a      	strh	r2, [r3, #24]
	pg->right_middle.y = 4;
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	2204      	movs	r2, #4
 8000f50:	829a      	strh	r2, [r3, #20]
	pg->right_direction = NONE;
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	2200      	movs	r2, #0
 8000f56:	769a      	strb	r2, [r3, #26]
	pg->right_direction = UP;
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	2201      	movs	r2, #1
 8000f5c:	769a      	strb	r2, [r3, #26]

	//initialize ball
	pg->ball_position.x = 4;
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	2204      	movs	r2, #4
 8000f62:	839a      	strh	r2, [r3, #28]
	pg->ball_position.y = 4;
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	2204      	movs	r2, #4
 8000f68:	83da      	strh	r2, [r3, #30]
	pg->ball_direction = NORTHEAST; //heads towards the right side
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	2220      	movs	r2, #32
 8000f6e:	2100      	movs	r1, #0
 8000f70:	5499      	strb	r1, [r3, r2]
}
 8000f72:	46c0      	nop			; (mov r8, r8)
 8000f74:	46bd      	mov	sp, r7
 8000f76:	b002      	add	sp, #8
 8000f78:	bd80      	pop	{r7, pc}

08000f7a <ball_state>:

//switches the ball state based on where it was heading.
void ball_state(pong_game* pg)
{
 8000f7a:	b580      	push	{r7, lr}
 8000f7c:	b082      	sub	sp, #8
 8000f7e:	af00      	add	r7, sp, #0
 8000f80:	6078      	str	r0, [r7, #4]
	switch (pg->ball_direction)
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	2220      	movs	r2, #32
 8000f86:	5c9b      	ldrb	r3, [r3, r2]
 8000f88:	2b03      	cmp	r3, #3
 8000f8a:	d008      	beq.n	8000f9e <ball_state+0x24>
 8000f8c:	dc1b      	bgt.n	8000fc6 <ball_state+0x4c>
 8000f8e:	2b02      	cmp	r3, #2
 8000f90:	d00a      	beq.n	8000fa8 <ball_state+0x2e>
 8000f92:	dc18      	bgt.n	8000fc6 <ball_state+0x4c>
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d011      	beq.n	8000fbc <ball_state+0x42>
 8000f98:	2b01      	cmp	r3, #1
 8000f9a:	d00a      	beq.n	8000fb2 <ball_state+0x38>
			break;
	case(NORTHEAST):
			pg->ball_direction = NORTHWEST;
			break;
	}
}
 8000f9c:	e013      	b.n	8000fc6 <ball_state+0x4c>
			pg->ball_direction = SOUTHWEST;
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	2220      	movs	r2, #32
 8000fa2:	2102      	movs	r1, #2
 8000fa4:	5499      	strb	r1, [r3, r2]
			break;
 8000fa6:	e00e      	b.n	8000fc6 <ball_state+0x4c>
			pg->ball_direction = SOUTHEAST;
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	2220      	movs	r2, #32
 8000fac:	2101      	movs	r1, #1
 8000fae:	5499      	strb	r1, [r3, r2]
			break;
 8000fb0:	e009      	b.n	8000fc6 <ball_state+0x4c>
			pg->ball_direction = NORTHEAST;
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	2220      	movs	r2, #32
 8000fb6:	2100      	movs	r1, #0
 8000fb8:	5499      	strb	r1, [r3, r2]
			break;
 8000fba:	e004      	b.n	8000fc6 <ball_state+0x4c>
			pg->ball_direction = NORTHWEST;
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	2220      	movs	r2, #32
 8000fc0:	2103      	movs	r1, #3
 8000fc2:	5499      	strb	r1, [r3, r2]
			break;
 8000fc4:	46c0      	nop			; (mov r8, r8)
}
 8000fc6:	46c0      	nop			; (mov r8, r8)
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	b002      	add	sp, #8
 8000fcc:	bd80      	pop	{r7, pc}

08000fce <bar_update>:
//plots the the two bars
//it will check left and right bar updates for the code.
//THIS CODE IS NOT SUPPOSED TO PLOT THE GAME ON THE DISPLAY
//Does actually move the bar. Does not worry about the board.
bool bar_update(pong_game* pg, int8_t b[CHECKS_WIDE][CHECKS_WIDE])
{
 8000fce:	b580      	push	{r7, lr}
 8000fd0:	b086      	sub	sp, #24
 8000fd2:	af00      	add	r7, sp, #0
 8000fd4:	6078      	str	r0, [r7, #4]
 8000fd6:	6039      	str	r1, [r7, #0]
	//we wanna make sure nothing broke so we check using a bool
	//variable called success.
	bool left_success = false;
 8000fd8:	2317      	movs	r3, #23
 8000fda:	18fb      	adds	r3, r7, r3
 8000fdc:	2200      	movs	r2, #0
 8000fde:	701a      	strb	r2, [r3, #0]
	bool right_success = false;
 8000fe0:	2316      	movs	r3, #22
 8000fe2:	18fb      	adds	r3, r7, r3
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	701a      	strb	r2, [r3, #0]
	bool success = false;
 8000fe8:	2315      	movs	r3, #21
 8000fea:	18fb      	adds	r3, r7, r3
 8000fec:	2200      	movs	r2, #0
 8000fee:	701a      	strb	r2, [r3, #0]
	//changes the left bar's top, bottom, and middle sections depending on the direction
	//of the bar and if the top or bottom hasnt already been hit
	if (pg->left_top.y != 0 && pg->left_direction == UP)
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	2202      	movs	r2, #2
 8000ff4:	5e9b      	ldrsh	r3, [r3, r2]
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d023      	beq.n	8001042 <bar_update+0x74>
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	7b1b      	ldrb	r3, [r3, #12]
 8000ffe:	2b01      	cmp	r3, #1
 8001000:	d11f      	bne.n	8001042 <bar_update+0x74>
	{
		pg->left_top.y--;
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	2202      	movs	r2, #2
 8001006:	5e9b      	ldrsh	r3, [r3, r2]
 8001008:	b29b      	uxth	r3, r3
 800100a:	3b01      	subs	r3, #1
 800100c:	b29b      	uxth	r3, r3
 800100e:	b21a      	sxth	r2, r3
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	805a      	strh	r2, [r3, #2]
		pg->left_middle.y--;
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	2206      	movs	r2, #6
 8001018:	5e9b      	ldrsh	r3, [r3, r2]
 800101a:	b29b      	uxth	r3, r3
 800101c:	3b01      	subs	r3, #1
 800101e:	b29b      	uxth	r3, r3
 8001020:	b21a      	sxth	r2, r3
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	80da      	strh	r2, [r3, #6]
		pg->left_bottom.y--;
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	220a      	movs	r2, #10
 800102a:	5e9b      	ldrsh	r3, [r3, r2]
 800102c:	b29b      	uxth	r3, r3
 800102e:	3b01      	subs	r3, #1
 8001030:	b29b      	uxth	r3, r3
 8001032:	b21a      	sxth	r2, r3
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	815a      	strh	r2, [r3, #10]
		bool left_success = true;
 8001038:	2314      	movs	r3, #20
 800103a:	18fb      	adds	r3, r7, r3
 800103c:	2201      	movs	r2, #1
 800103e:	701a      	strb	r2, [r3, #0]
	{
 8001040:	e02c      	b.n	800109c <bar_update+0xce>
	}
	else if (pg->left_bottom.y != 7 && pg->left_direction == DOWN)
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	220a      	movs	r2, #10
 8001046:	5e9b      	ldrsh	r3, [r3, r2]
 8001048:	2b07      	cmp	r3, #7
 800104a:	d023      	beq.n	8001094 <bar_update+0xc6>
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	7b1b      	ldrb	r3, [r3, #12]
 8001050:	2b02      	cmp	r3, #2
 8001052:	d11f      	bne.n	8001094 <bar_update+0xc6>
	{
		pg->left_bottom.y++;
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	220a      	movs	r2, #10
 8001058:	5e9b      	ldrsh	r3, [r3, r2]
 800105a:	b29b      	uxth	r3, r3
 800105c:	3301      	adds	r3, #1
 800105e:	b29b      	uxth	r3, r3
 8001060:	b21a      	sxth	r2, r3
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	815a      	strh	r2, [r3, #10]
		pg->left_middle.y++;
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	2206      	movs	r2, #6
 800106a:	5e9b      	ldrsh	r3, [r3, r2]
 800106c:	b29b      	uxth	r3, r3
 800106e:	3301      	adds	r3, #1
 8001070:	b29b      	uxth	r3, r3
 8001072:	b21a      	sxth	r2, r3
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	80da      	strh	r2, [r3, #6]
		pg->left_top.y++;
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	2202      	movs	r2, #2
 800107c:	5e9b      	ldrsh	r3, [r3, r2]
 800107e:	b29b      	uxth	r3, r3
 8001080:	3301      	adds	r3, #1
 8001082:	b29b      	uxth	r3, r3
 8001084:	b21a      	sxth	r2, r3
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	805a      	strh	r2, [r3, #2]
		bool left_success = true;
 800108a:	2313      	movs	r3, #19
 800108c:	18fb      	adds	r3, r7, r3
 800108e:	2201      	movs	r2, #1
 8001090:	701a      	strb	r2, [r3, #0]
	{
 8001092:	e003      	b.n	800109c <bar_update+0xce>
	}
	else
		{
		//we still want to raise left_success into true if the top or bottom is hit.
		//even though it does not move at all
		bool left_success = true;
 8001094:	2312      	movs	r3, #18
 8001096:	18fb      	adds	r3, r7, r3
 8001098:	2201      	movs	r2, #1
 800109a:	701a      	strb	r2, [r3, #0]
	}

	//do the same if and if else statement for the right bars
	if (pg->right_top.y != 0 && pg->right_direction == UP)
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	2210      	movs	r2, #16
 80010a0:	5e9b      	ldrsh	r3, [r3, r2]
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d023      	beq.n	80010ee <bar_update+0x120>
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	7e9b      	ldrb	r3, [r3, #26]
 80010aa:	2b01      	cmp	r3, #1
 80010ac:	d11f      	bne.n	80010ee <bar_update+0x120>
	{
		pg->right_top.y--;
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	2210      	movs	r2, #16
 80010b2:	5e9b      	ldrsh	r3, [r3, r2]
 80010b4:	b29b      	uxth	r3, r3
 80010b6:	3b01      	subs	r3, #1
 80010b8:	b29b      	uxth	r3, r3
 80010ba:	b21a      	sxth	r2, r3
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	821a      	strh	r2, [r3, #16]
		pg->right_middle.y--;
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	2214      	movs	r2, #20
 80010c4:	5e9b      	ldrsh	r3, [r3, r2]
 80010c6:	b29b      	uxth	r3, r3
 80010c8:	3b01      	subs	r3, #1
 80010ca:	b29b      	uxth	r3, r3
 80010cc:	b21a      	sxth	r2, r3
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	829a      	strh	r2, [r3, #20]
		pg->right_bottom.y--;
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	2218      	movs	r2, #24
 80010d6:	5e9b      	ldrsh	r3, [r3, r2]
 80010d8:	b29b      	uxth	r3, r3
 80010da:	3b01      	subs	r3, #1
 80010dc:	b29b      	uxth	r3, r3
 80010de:	b21a      	sxth	r2, r3
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	831a      	strh	r2, [r3, #24]
		bool right_success = true;
 80010e4:	2311      	movs	r3, #17
 80010e6:	18fb      	adds	r3, r7, r3
 80010e8:	2201      	movs	r2, #1
 80010ea:	701a      	strb	r2, [r3, #0]
	{
 80010ec:	e02c      	b.n	8001148 <bar_update+0x17a>
	}
	else if (pg->right_bottom.y != 7 && pg->right_direction == DOWN)
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	2218      	movs	r2, #24
 80010f2:	5e9b      	ldrsh	r3, [r3, r2]
 80010f4:	2b07      	cmp	r3, #7
 80010f6:	d023      	beq.n	8001140 <bar_update+0x172>
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	7e9b      	ldrb	r3, [r3, #26]
 80010fc:	2b02      	cmp	r3, #2
 80010fe:	d11f      	bne.n	8001140 <bar_update+0x172>
	{
		pg->right_bottom.y++;
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	2218      	movs	r2, #24
 8001104:	5e9b      	ldrsh	r3, [r3, r2]
 8001106:	b29b      	uxth	r3, r3
 8001108:	3301      	adds	r3, #1
 800110a:	b29b      	uxth	r3, r3
 800110c:	b21a      	sxth	r2, r3
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	831a      	strh	r2, [r3, #24]
		pg->right_middle.y++;
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	2214      	movs	r2, #20
 8001116:	5e9b      	ldrsh	r3, [r3, r2]
 8001118:	b29b      	uxth	r3, r3
 800111a:	3301      	adds	r3, #1
 800111c:	b29b      	uxth	r3, r3
 800111e:	b21a      	sxth	r2, r3
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	829a      	strh	r2, [r3, #20]
		pg->right_top.y++;
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	2210      	movs	r2, #16
 8001128:	5e9b      	ldrsh	r3, [r3, r2]
 800112a:	b29b      	uxth	r3, r3
 800112c:	3301      	adds	r3, #1
 800112e:	b29b      	uxth	r3, r3
 8001130:	b21a      	sxth	r2, r3
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	821a      	strh	r2, [r3, #16]
		bool right_success = true;
 8001136:	2310      	movs	r3, #16
 8001138:	18fb      	adds	r3, r7, r3
 800113a:	2201      	movs	r2, #1
 800113c:	701a      	strb	r2, [r3, #0]
	{
 800113e:	e003      	b.n	8001148 <bar_update+0x17a>
	}
	else
	{
		//we still want to raise right_success into true if the top or bottom is hit.
		//even though it does not move at all
		bool right_success = true;
 8001140:	230f      	movs	r3, #15
 8001142:	18fb      	adds	r3, r7, r3
 8001144:	2201      	movs	r2, #1
 8001146:	701a      	strb	r2, [r3, #0]
	}

	if (right_success == true && left_success == true)
 8001148:	2316      	movs	r3, #22
 800114a:	18fb      	adds	r3, r7, r3
 800114c:	781b      	ldrb	r3, [r3, #0]
 800114e:	2b00      	cmp	r3, #0
 8001150:	d008      	beq.n	8001164 <bar_update+0x196>
 8001152:	2317      	movs	r3, #23
 8001154:	18fb      	adds	r3, r7, r3
 8001156:	781b      	ldrb	r3, [r3, #0]
 8001158:	2b00      	cmp	r3, #0
 800115a:	d003      	beq.n	8001164 <bar_update+0x196>
	{
		bool success = true;
 800115c:	230e      	movs	r3, #14
 800115e:	18fb      	adds	r3, r7, r3
 8001160:	2201      	movs	r2, #1
 8001162:	701a      	strb	r2, [r3, #0]
	}

	return success;
 8001164:	2315      	movs	r3, #21
 8001166:	18fb      	adds	r3, r7, r3
 8001168:	781b      	ldrb	r3, [r3, #0]
}
 800116a:	0018      	movs	r0, r3
 800116c:	46bd      	mov	sp, r7
 800116e:	b006      	add	sp, #24
 8001170:	bd80      	pop	{r7, pc}

08001172 <ball_plot>:

//plotting the ball in code. it must check for the top and bottom, the two bars,
//and the goal zone behind the bars.
void ball_plot(pong_game* pg, int8_t b[CHECKS_WIDE][CHECKS_WIDE])
{
 8001172:	b580      	push	{r7, lr}
 8001174:	b082      	sub	sp, #8
 8001176:	af00      	add	r7, sp, #0
 8001178:	6078      	str	r0, [r7, #4]
 800117a:	6039      	str	r1, [r7, #0]
	//plots ball on board
	b[pg->ball_position.x][pg->ball_position.y] = -1;
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	221c      	movs	r2, #28
 8001180:	5e9b      	ldrsh	r3, [r3, r2]
 8001182:	00db      	lsls	r3, r3, #3
 8001184:	683a      	ldr	r2, [r7, #0]
 8001186:	18d3      	adds	r3, r2, r3
 8001188:	687a      	ldr	r2, [r7, #4]
 800118a:	211e      	movs	r1, #30
 800118c:	5e52      	ldrsh	r2, [r2, r1]
 800118e:	21ff      	movs	r1, #255	; 0xff
 8001190:	5499      	strb	r1, [r3, r2]
}
 8001192:	46c0      	nop			; (mov r8, r8)
 8001194:	46bd      	mov	sp, r7
 8001196:	b002      	add	sp, #8
 8001198:	bd80      	pop	{r7, pc}

0800119a <bars_plot>:

void bars_plot(pong_game* pg, int8_t b[CHECKS_WIDE][CHECKS_WIDE])
{
 800119a:	b580      	push	{r7, lr}
 800119c:	b082      	sub	sp, #8
 800119e:	af00      	add	r7, sp, #0
 80011a0:	6078      	str	r0, [r7, #4]
 80011a2:	6039      	str	r1, [r7, #0]
	//plot the bar on the board
	b[pg->left_top.x][pg->left_top.y] = 1;
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	2200      	movs	r2, #0
 80011a8:	5e9b      	ldrsh	r3, [r3, r2]
 80011aa:	00db      	lsls	r3, r3, #3
 80011ac:	683a      	ldr	r2, [r7, #0]
 80011ae:	18d3      	adds	r3, r2, r3
 80011b0:	687a      	ldr	r2, [r7, #4]
 80011b2:	2102      	movs	r1, #2
 80011b4:	5e52      	ldrsh	r2, [r2, r1]
 80011b6:	2101      	movs	r1, #1
 80011b8:	5499      	strb	r1, [r3, r2]
	b[pg->left_middle.x][pg->left_middle.y] = 1;
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	2204      	movs	r2, #4
 80011be:	5e9b      	ldrsh	r3, [r3, r2]
 80011c0:	00db      	lsls	r3, r3, #3
 80011c2:	683a      	ldr	r2, [r7, #0]
 80011c4:	18d3      	adds	r3, r2, r3
 80011c6:	687a      	ldr	r2, [r7, #4]
 80011c8:	2106      	movs	r1, #6
 80011ca:	5e52      	ldrsh	r2, [r2, r1]
 80011cc:	2101      	movs	r1, #1
 80011ce:	5499      	strb	r1, [r3, r2]
	b[pg->left_bottom.x][pg->left_bottom.y] = 1;
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	2208      	movs	r2, #8
 80011d4:	5e9b      	ldrsh	r3, [r3, r2]
 80011d6:	00db      	lsls	r3, r3, #3
 80011d8:	683a      	ldr	r2, [r7, #0]
 80011da:	18d3      	adds	r3, r2, r3
 80011dc:	687a      	ldr	r2, [r7, #4]
 80011de:	210a      	movs	r1, #10
 80011e0:	5e52      	ldrsh	r2, [r2, r1]
 80011e2:	2101      	movs	r1, #1
 80011e4:	5499      	strb	r1, [r3, r2]

	//plots right bar
	b[pg->right_top.x][pg->right_top.y] = 1;
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	220e      	movs	r2, #14
 80011ea:	5e9b      	ldrsh	r3, [r3, r2]
 80011ec:	00db      	lsls	r3, r3, #3
 80011ee:	683a      	ldr	r2, [r7, #0]
 80011f0:	18d3      	adds	r3, r2, r3
 80011f2:	687a      	ldr	r2, [r7, #4]
 80011f4:	2110      	movs	r1, #16
 80011f6:	5e52      	ldrsh	r2, [r2, r1]
 80011f8:	2101      	movs	r1, #1
 80011fa:	5499      	strb	r1, [r3, r2]
	b[pg->right_middle.x][pg->right_middle.y] = 1;
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	2212      	movs	r2, #18
 8001200:	5e9b      	ldrsh	r3, [r3, r2]
 8001202:	00db      	lsls	r3, r3, #3
 8001204:	683a      	ldr	r2, [r7, #0]
 8001206:	18d3      	adds	r3, r2, r3
 8001208:	687a      	ldr	r2, [r7, #4]
 800120a:	2114      	movs	r1, #20
 800120c:	5e52      	ldrsh	r2, [r2, r1]
 800120e:	2101      	movs	r1, #1
 8001210:	5499      	strb	r1, [r3, r2]
	b[pg->right_bottom.x][pg->right_bottom.y] = 1;
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	2216      	movs	r2, #22
 8001216:	5e9b      	ldrsh	r3, [r3, r2]
 8001218:	00db      	lsls	r3, r3, #3
 800121a:	683a      	ldr	r2, [r7, #0]
 800121c:	18d3      	adds	r3, r2, r3
 800121e:	687a      	ldr	r2, [r7, #4]
 8001220:	2118      	movs	r1, #24
 8001222:	5e52      	ldrsh	r2, [r2, r1]
 8001224:	2101      	movs	r1, #1
 8001226:	5499      	strb	r1, [r3, r2]
}
 8001228:	46c0      	nop			; (mov r8, r8)
 800122a:	46bd      	mov	sp, r7
 800122c:	b002      	add	sp, #8
 800122e:	bd80      	pop	{r7, pc}

08001230 <check_ball_collision>:

void check_ball_collision(pong_game* pg)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b084      	sub	sp, #16
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
	//check for bounces on the ball.
	//next check if direction needs to be switched based on if it hit the
	//ceiling or bottom, or if it hit the either bar
	//first checks top or bottom
	//quite possibly one of the grossest if statement i've ever made.
	if (pg->ball_position.y == 0 || pg->ball_position.y == 7) //if ball hits ceiling or bottom, change directions
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	221e      	movs	r2, #30
 800123c:	5e9b      	ldrsh	r3, [r3, r2]
 800123e:	2b00      	cmp	r3, #0
 8001240:	d004      	beq.n	800124c <check_ball_collision+0x1c>
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	221e      	movs	r2, #30
 8001246:	5e9b      	ldrsh	r3, [r3, r2]
 8001248:	2b07      	cmp	r3, #7
 800124a:	d104      	bne.n	8001256 <check_ball_collision+0x26>
	{
		ball_state(pg);
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	0018      	movs	r0, r3
 8001250:	f7ff fe93 	bl	8000f7a <ball_state>
 8001254:	e0cb      	b.n	80013ee <check_ball_collision+0x1be>
	}
	//next check if ball is in position to hit either bar
	else if(pg->ball_position.x == 1)
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	221c      	movs	r2, #28
 800125a:	5e9b      	ldrsh	r3, [r3, r2]
 800125c:	2b01      	cmp	r3, #1
 800125e:	d160      	bne.n	8001322 <check_ball_collision+0xf2>
	{
		//next check if the next move will be into the left bar
		//we wanna make sure it goes into the bar on the next frame
		//since thats the point it will be going into
		int8_t next_position_up = pg->ball_position.y++;
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	221e      	movs	r2, #30
 8001264:	5e9a      	ldrsh	r2, [r3, r2]
 8001266:	b293      	uxth	r3, r2
 8001268:	3301      	adds	r3, #1
 800126a:	b29b      	uxth	r3, r3
 800126c:	b219      	sxth	r1, r3
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	83d9      	strh	r1, [r3, #30]
 8001272:	200d      	movs	r0, #13
 8001274:	183b      	adds	r3, r7, r0
 8001276:	701a      	strb	r2, [r3, #0]
		int8_t next_position_down = pg->ball_position.y--;
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	221e      	movs	r2, #30
 800127c:	5e9a      	ldrsh	r2, [r3, r2]
 800127e:	b293      	uxth	r3, r2
 8001280:	3b01      	subs	r3, #1
 8001282:	b29b      	uxth	r3, r3
 8001284:	b219      	sxth	r1, r3
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	83d9      	strh	r1, [r3, #30]
 800128a:	210c      	movs	r1, #12
 800128c:	187b      	adds	r3, r7, r1
 800128e:	701a      	strb	r2, [r3, #0]
		if (next_position_down == pg->left_top.y || next_position_up == pg->left_top.y)
 8001290:	187b      	adds	r3, r7, r1
 8001292:	781b      	ldrb	r3, [r3, #0]
 8001294:	b25b      	sxtb	r3, r3
 8001296:	b21a      	sxth	r2, r3
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	2102      	movs	r1, #2
 800129c:	5e5b      	ldrsh	r3, [r3, r1]
 800129e:	429a      	cmp	r2, r3
 80012a0:	d008      	beq.n	80012b4 <check_ball_collision+0x84>
 80012a2:	183b      	adds	r3, r7, r0
 80012a4:	781b      	ldrb	r3, [r3, #0]
 80012a6:	b25b      	sxtb	r3, r3
 80012a8:	b21a      	sxth	r2, r3
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	2102      	movs	r1, #2
 80012ae:	5e5b      	ldrsh	r3, [r3, r1]
 80012b0:	429a      	cmp	r2, r3
 80012b2:	d104      	bne.n	80012be <check_ball_collision+0x8e>
		{
			ball_state(pg);
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	0018      	movs	r0, r3
 80012b8:	f7ff fe5f 	bl	8000f7a <ball_state>
 80012bc:	e097      	b.n	80013ee <check_ball_collision+0x1be>
		}
		else if (next_position_down == pg->left_bottom.y || next_position_up == pg->left_bottom.y)
 80012be:	230c      	movs	r3, #12
 80012c0:	18fb      	adds	r3, r7, r3
 80012c2:	781b      	ldrb	r3, [r3, #0]
 80012c4:	b25b      	sxtb	r3, r3
 80012c6:	b21a      	sxth	r2, r3
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	210a      	movs	r1, #10
 80012cc:	5e5b      	ldrsh	r3, [r3, r1]
 80012ce:	429a      	cmp	r2, r3
 80012d0:	d009      	beq.n	80012e6 <check_ball_collision+0xb6>
 80012d2:	230d      	movs	r3, #13
 80012d4:	18fb      	adds	r3, r7, r3
 80012d6:	781b      	ldrb	r3, [r3, #0]
 80012d8:	b25b      	sxtb	r3, r3
 80012da:	b21a      	sxth	r2, r3
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	210a      	movs	r1, #10
 80012e0:	5e5b      	ldrsh	r3, [r3, r1]
 80012e2:	429a      	cmp	r2, r3
 80012e4:	d104      	bne.n	80012f0 <check_ball_collision+0xc0>
		{
			ball_state(pg);
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	0018      	movs	r0, r3
 80012ea:	f7ff fe46 	bl	8000f7a <ball_state>
 80012ee:	e07e      	b.n	80013ee <check_ball_collision+0x1be>
		}
		else if (next_position_down == pg->left_middle.y || next_position_up == pg->left_middle.y)
 80012f0:	230c      	movs	r3, #12
 80012f2:	18fb      	adds	r3, r7, r3
 80012f4:	781b      	ldrb	r3, [r3, #0]
 80012f6:	b25b      	sxtb	r3, r3
 80012f8:	b21a      	sxth	r2, r3
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	2106      	movs	r1, #6
 80012fe:	5e5b      	ldrsh	r3, [r3, r1]
 8001300:	429a      	cmp	r2, r3
 8001302:	d009      	beq.n	8001318 <check_ball_collision+0xe8>
 8001304:	230d      	movs	r3, #13
 8001306:	18fb      	adds	r3, r7, r3
 8001308:	781b      	ldrb	r3, [r3, #0]
 800130a:	b25b      	sxtb	r3, r3
 800130c:	b21a      	sxth	r2, r3
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	2106      	movs	r1, #6
 8001312:	5e5b      	ldrsh	r3, [r3, r1]
 8001314:	429a      	cmp	r2, r3
 8001316:	d16a      	bne.n	80013ee <check_ball_collision+0x1be>
		{
			ball_state(pg);
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	0018      	movs	r0, r3
 800131c:	f7ff fe2d 	bl	8000f7a <ball_state>
		{
			ball_state(pg);
		}
	}

}
 8001320:	e065      	b.n	80013ee <check_ball_collision+0x1be>
	else if(pg->ball_position.x == 6)
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	221c      	movs	r2, #28
 8001326:	5e9b      	ldrsh	r3, [r3, r2]
 8001328:	2b06      	cmp	r3, #6
 800132a:	d160      	bne.n	80013ee <check_ball_collision+0x1be>
		int8_t next_position_up = pg->ball_position.y++;
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	221e      	movs	r2, #30
 8001330:	5e9a      	ldrsh	r2, [r3, r2]
 8001332:	b293      	uxth	r3, r2
 8001334:	3301      	adds	r3, #1
 8001336:	b29b      	uxth	r3, r3
 8001338:	b219      	sxth	r1, r3
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	83d9      	strh	r1, [r3, #30]
 800133e:	200f      	movs	r0, #15
 8001340:	183b      	adds	r3, r7, r0
 8001342:	701a      	strb	r2, [r3, #0]
		int8_t next_position_down = pg->ball_position.y--;
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	221e      	movs	r2, #30
 8001348:	5e9a      	ldrsh	r2, [r3, r2]
 800134a:	b293      	uxth	r3, r2
 800134c:	3b01      	subs	r3, #1
 800134e:	b29b      	uxth	r3, r3
 8001350:	b219      	sxth	r1, r3
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	83d9      	strh	r1, [r3, #30]
 8001356:	210e      	movs	r1, #14
 8001358:	187b      	adds	r3, r7, r1
 800135a:	701a      	strb	r2, [r3, #0]
		if (next_position_down == pg->right_top.y || next_position_up == pg->right_top.y)
 800135c:	187b      	adds	r3, r7, r1
 800135e:	781b      	ldrb	r3, [r3, #0]
 8001360:	b25b      	sxtb	r3, r3
 8001362:	b21a      	sxth	r2, r3
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	2110      	movs	r1, #16
 8001368:	5e5b      	ldrsh	r3, [r3, r1]
 800136a:	429a      	cmp	r2, r3
 800136c:	d008      	beq.n	8001380 <check_ball_collision+0x150>
 800136e:	183b      	adds	r3, r7, r0
 8001370:	781b      	ldrb	r3, [r3, #0]
 8001372:	b25b      	sxtb	r3, r3
 8001374:	b21a      	sxth	r2, r3
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	2110      	movs	r1, #16
 800137a:	5e5b      	ldrsh	r3, [r3, r1]
 800137c:	429a      	cmp	r2, r3
 800137e:	d104      	bne.n	800138a <check_ball_collision+0x15a>
			ball_state(pg);
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	0018      	movs	r0, r3
 8001384:	f7ff fdf9 	bl	8000f7a <ball_state>
 8001388:	e031      	b.n	80013ee <check_ball_collision+0x1be>
		else if (next_position_down == pg->right_bottom.y || next_position_up == pg->right_bottom.y)
 800138a:	230e      	movs	r3, #14
 800138c:	18fb      	adds	r3, r7, r3
 800138e:	781b      	ldrb	r3, [r3, #0]
 8001390:	b25b      	sxtb	r3, r3
 8001392:	b21a      	sxth	r2, r3
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	2118      	movs	r1, #24
 8001398:	5e5b      	ldrsh	r3, [r3, r1]
 800139a:	429a      	cmp	r2, r3
 800139c:	d009      	beq.n	80013b2 <check_ball_collision+0x182>
 800139e:	230f      	movs	r3, #15
 80013a0:	18fb      	adds	r3, r7, r3
 80013a2:	781b      	ldrb	r3, [r3, #0]
 80013a4:	b25b      	sxtb	r3, r3
 80013a6:	b21a      	sxth	r2, r3
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	2118      	movs	r1, #24
 80013ac:	5e5b      	ldrsh	r3, [r3, r1]
 80013ae:	429a      	cmp	r2, r3
 80013b0:	d104      	bne.n	80013bc <check_ball_collision+0x18c>
			ball_state(pg);
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	0018      	movs	r0, r3
 80013b6:	f7ff fde0 	bl	8000f7a <ball_state>
 80013ba:	e018      	b.n	80013ee <check_ball_collision+0x1be>
		else if (next_position_down == pg->right_middle.y || next_position_up == pg->right_middle.y)
 80013bc:	230e      	movs	r3, #14
 80013be:	18fb      	adds	r3, r7, r3
 80013c0:	781b      	ldrb	r3, [r3, #0]
 80013c2:	b25b      	sxtb	r3, r3
 80013c4:	b21a      	sxth	r2, r3
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	2114      	movs	r1, #20
 80013ca:	5e5b      	ldrsh	r3, [r3, r1]
 80013cc:	429a      	cmp	r2, r3
 80013ce:	d009      	beq.n	80013e4 <check_ball_collision+0x1b4>
 80013d0:	230f      	movs	r3, #15
 80013d2:	18fb      	adds	r3, r7, r3
 80013d4:	781b      	ldrb	r3, [r3, #0]
 80013d6:	b25b      	sxtb	r3, r3
 80013d8:	b21a      	sxth	r2, r3
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	2114      	movs	r1, #20
 80013de:	5e5b      	ldrsh	r3, [r3, r1]
 80013e0:	429a      	cmp	r2, r3
 80013e2:	d104      	bne.n	80013ee <check_ball_collision+0x1be>
			ball_state(pg);
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	0018      	movs	r0, r3
 80013e8:	f7ff fdc7 	bl	8000f7a <ball_state>
}
 80013ec:	e7ff      	b.n	80013ee <check_ball_collision+0x1be>
 80013ee:	46c0      	nop			; (mov r8, r8)
 80013f0:	46bd      	mov	sp, r7
 80013f2:	b004      	add	sp, #16
 80013f4:	bd80      	pop	{r7, pc}
	...

080013f8 <pong_periodic_play>:

void pong_periodic_play(pong_game* pg)
{
 80013f8:	b590      	push	{r4, r7, lr}
 80013fa:	b087      	sub	sp, #28
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
	//create a board for the functions to plot the points
	static int8_t board[CHECKS_WIDE][CHECKS_WIDE];

	//fill board with zeroes
	for (int x = 0; x < CHECKS_WIDE; x++){
 8001400:	2300      	movs	r3, #0
 8001402:	617b      	str	r3, [r7, #20]
 8001404:	e013      	b.n	800142e <pong_periodic_play+0x36>
		for (int y = 0; y < CHECKS_WIDE; y++){
 8001406:	2300      	movs	r3, #0
 8001408:	613b      	str	r3, [r7, #16]
 800140a:	e00a      	b.n	8001422 <pong_periodic_play+0x2a>
			board[x][y] = 0;
 800140c:	4a43      	ldr	r2, [pc, #268]	; (800151c <pong_periodic_play+0x124>)
 800140e:	697b      	ldr	r3, [r7, #20]
 8001410:	00db      	lsls	r3, r3, #3
 8001412:	18d2      	adds	r2, r2, r3
 8001414:	693b      	ldr	r3, [r7, #16]
 8001416:	18d3      	adds	r3, r2, r3
 8001418:	2200      	movs	r2, #0
 800141a:	701a      	strb	r2, [r3, #0]
		for (int y = 0; y < CHECKS_WIDE; y++){
 800141c:	693b      	ldr	r3, [r7, #16]
 800141e:	3301      	adds	r3, #1
 8001420:	613b      	str	r3, [r7, #16]
 8001422:	693b      	ldr	r3, [r7, #16]
 8001424:	2b07      	cmp	r3, #7
 8001426:	ddf1      	ble.n	800140c <pong_periodic_play+0x14>
	for (int x = 0; x < CHECKS_WIDE; x++){
 8001428:	697b      	ldr	r3, [r7, #20]
 800142a:	3301      	adds	r3, #1
 800142c:	617b      	str	r3, [r7, #20]
 800142e:	697b      	ldr	r3, [r7, #20]
 8001430:	2b07      	cmp	r3, #7
 8001432:	dde8      	ble.n	8001406 <pong_periodic_play+0xe>
		}
	}

	//we wanna make sure if the plotting was a success
	//the bar will be moved by pong_plot. The ball will not.
	bool success = true;
 8001434:	240f      	movs	r4, #15
 8001436:	193b      	adds	r3, r7, r4
 8001438:	2201      	movs	r2, #1
 800143a:	701a      	strb	r2, [r3, #0]
	bar_update(pg, board);
 800143c:	4a37      	ldr	r2, [pc, #220]	; (800151c <pong_periodic_play+0x124>)
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	0011      	movs	r1, r2
 8001442:	0018      	movs	r0, r3
 8001444:	f7ff fdc3 	bl	8000fce <bar_update>
	check_ball_collision(pg);
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	0018      	movs	r0, r3
 800144c:	f7ff fef0 	bl	8001230 <check_ball_collision>

	//dont actually want to create a function for what happens if it breaks so
	//im just gonna freeze the game
	if (success != true)
 8001450:	193b      	adds	r3, r7, r4
 8001452:	781b      	ldrb	r3, [r3, #0]
 8001454:	2201      	movs	r2, #1
 8001456:	4053      	eors	r3, r2
 8001458:	b2db      	uxtb	r3, r3
 800145a:	2b00      	cmp	r3, #0
 800145c:	d000      	beq.n	8001460 <pong_periodic_play+0x68>
	{
		while(1);
 800145e:	e7fe      	b.n	800145e <pong_periodic_play+0x66>
	}

	//next, move the ball based on it's direction
	//bar_update updates the bar on its own so yeah
	switch (pg->ball_direction)
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	2220      	movs	r2, #32
 8001464:	5c9b      	ldrb	r3, [r3, r2]
 8001466:	2b03      	cmp	r3, #3
 8001468:	d008      	beq.n	800147c <pong_periodic_play+0x84>
 800146a:	dc53      	bgt.n	8001514 <pong_periodic_play+0x11c>
 800146c:	2b02      	cmp	r3, #2
 800146e:	d018      	beq.n	80014a2 <pong_periodic_play+0xaa>
 8001470:	dc50      	bgt.n	8001514 <pong_periodic_play+0x11c>
 8001472:	2b00      	cmp	r3, #0
 8001474:	d03b      	beq.n	80014ee <pong_periodic_play+0xf6>
 8001476:	2b01      	cmp	r3, #1
 8001478:	d026      	beq.n	80014c8 <pong_periodic_play+0xd0>
			pg->ball_position.x++;
			pg->ball_position.y--;
			break;
	}

}
 800147a:	e04b      	b.n	8001514 <pong_periodic_play+0x11c>
			pg->ball_position.x--;
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	221c      	movs	r2, #28
 8001480:	5e9b      	ldrsh	r3, [r3, r2]
 8001482:	b29b      	uxth	r3, r3
 8001484:	3b01      	subs	r3, #1
 8001486:	b29b      	uxth	r3, r3
 8001488:	b21a      	sxth	r2, r3
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	839a      	strh	r2, [r3, #28]
			pg->ball_position.y--;
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	221e      	movs	r2, #30
 8001492:	5e9b      	ldrsh	r3, [r3, r2]
 8001494:	b29b      	uxth	r3, r3
 8001496:	3b01      	subs	r3, #1
 8001498:	b29b      	uxth	r3, r3
 800149a:	b21a      	sxth	r2, r3
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	83da      	strh	r2, [r3, #30]
			break;
 80014a0:	e038      	b.n	8001514 <pong_periodic_play+0x11c>
			pg->ball_position.x--;
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	221c      	movs	r2, #28
 80014a6:	5e9b      	ldrsh	r3, [r3, r2]
 80014a8:	b29b      	uxth	r3, r3
 80014aa:	3b01      	subs	r3, #1
 80014ac:	b29b      	uxth	r3, r3
 80014ae:	b21a      	sxth	r2, r3
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	839a      	strh	r2, [r3, #28]
			pg->ball_position.y++;
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	221e      	movs	r2, #30
 80014b8:	5e9b      	ldrsh	r3, [r3, r2]
 80014ba:	b29b      	uxth	r3, r3
 80014bc:	3301      	adds	r3, #1
 80014be:	b29b      	uxth	r3, r3
 80014c0:	b21a      	sxth	r2, r3
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	83da      	strh	r2, [r3, #30]
			break;
 80014c6:	e025      	b.n	8001514 <pong_periodic_play+0x11c>
			pg->ball_position.x++;
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	221c      	movs	r2, #28
 80014cc:	5e9b      	ldrsh	r3, [r3, r2]
 80014ce:	b29b      	uxth	r3, r3
 80014d0:	3301      	adds	r3, #1
 80014d2:	b29b      	uxth	r3, r3
 80014d4:	b21a      	sxth	r2, r3
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	839a      	strh	r2, [r3, #28]
			pg->ball_position.y++;
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	221e      	movs	r2, #30
 80014de:	5e9b      	ldrsh	r3, [r3, r2]
 80014e0:	b29b      	uxth	r3, r3
 80014e2:	3301      	adds	r3, #1
 80014e4:	b29b      	uxth	r3, r3
 80014e6:	b21a      	sxth	r2, r3
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	83da      	strh	r2, [r3, #30]
			break;
 80014ec:	e012      	b.n	8001514 <pong_periodic_play+0x11c>
			pg->ball_position.x++;
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	221c      	movs	r2, #28
 80014f2:	5e9b      	ldrsh	r3, [r3, r2]
 80014f4:	b29b      	uxth	r3, r3
 80014f6:	3301      	adds	r3, #1
 80014f8:	b29b      	uxth	r3, r3
 80014fa:	b21a      	sxth	r2, r3
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	839a      	strh	r2, [r3, #28]
			pg->ball_position.y--;
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	221e      	movs	r2, #30
 8001504:	5e9b      	ldrsh	r3, [r3, r2]
 8001506:	b29b      	uxth	r3, r3
 8001508:	3b01      	subs	r3, #1
 800150a:	b29b      	uxth	r3, r3
 800150c:	b21a      	sxth	r2, r3
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	83da      	strh	r2, [r3, #30]
			break;
 8001512:	46c0      	nop			; (mov r8, r8)
}
 8001514:	46c0      	nop			; (mov r8, r8)
 8001516:	46bd      	mov	sp, r7
 8001518:	b007      	add	sp, #28
 800151a:	bd90      	pop	{r4, r7, pc}
 800151c:	20000170 	.word	0x20000170

08001520 <ram_health>:
// this does not happen. ACCEPTABLE.

extern volatile int32_t timer_isr_countdown; // Required to control timing
const int snake_board_size = CHECKS_WIDE; // Provided for extern

void ram_health(uint16_t dummy_var, uint16_t pattern){
 8001520:	b580      	push	{r7, lr}
 8001522:	b082      	sub	sp, #8
 8001524:	af00      	add	r7, sp, #0
 8001526:	0002      	movs	r2, r0
 8001528:	1dbb      	adds	r3, r7, #6
 800152a:	801a      	strh	r2, [r3, #0]
 800152c:	1d3b      	adds	r3, r7, #4
 800152e:	1c0a      	adds	r2, r1, #0
 8001530:	801a      	strh	r2, [r3, #0]
	// DEBUGGING PHASE: LOCK UP THE PROGRAM if RAM is corrupted.
	if (dummy_var != pattern){
 8001532:	1dba      	adds	r2, r7, #6
 8001534:	1d3b      	adds	r3, r7, #4
 8001536:	8812      	ldrh	r2, [r2, #0]
 8001538:	881b      	ldrh	r3, [r3, #0]
 800153a:	429a      	cmp	r2, r3
 800153c:	d000      	beq.n	8001540 <ram_health+0x20>
		while(1);
 800153e:	e7fe      	b.n	800153e <ram_health+0x1e>
	}
}
 8001540:	46c0      	nop			; (mov r8, r8)
 8001542:	46bd      	mov	sp, r7
 8001544:	b002      	add	sp, #8
 8001546:	bd80      	pop	{r7, pc}

08001548 <pong_main>:


void pong_main(void){
 8001548:	b580      	push	{r7, lr}
 800154a:	b09e      	sub	sp, #120	; 0x78
 800154c:	af00      	add	r7, sp, #0
	const int32_t timer_isr_500ms_restart = 500;
 800154e:	23fa      	movs	r3, #250	; 0xfa
 8001550:	005b      	lsls	r3, r3, #1
 8001552:	673b      	str	r3, [r7, #112]	; 0x70
	const int32_t timer_isr_2000ms_restart = 2000;
 8001554:	23fa      	movs	r3, #250	; 0xfa
 8001556:	00db      	lsls	r3, r3, #3
 8001558:	66fb      	str	r3, [r7, #108]	; 0x6c
	snake_game_init(&my_game);
	 */

	// Construct IPC
	Smc_queue turn_q;
	volatile uint16_t ram_dummy_2 = MEMORY_BARRIER_2;
 800155a:	2326      	movs	r3, #38	; 0x26
 800155c:	18fb      	adds	r3, r7, r3
 800155e:	4a2e      	ldr	r2, [pc, #184]	; (8001618 <pong_main+0xd0>)
 8001560:	801a      	strh	r2, [r3, #0]
	smc_queue_init(&turn_q);
 8001562:	2328      	movs	r3, #40	; 0x28
 8001564:	18fb      	adds	r3, r7, r3
 8001566:	0018      	movs	r0, r3
 8001568:	f000 f90a 	bl	8001780 <smc_queue_init>
	quadknob_init(&user_knob_1);
	*/

	//pong game init
	pong_game pong_game;
	volatile uint16_t ram_dummy_4 = MEMORY_BARRIER_4;
 800156c:	1cbb      	adds	r3, r7, #2
 800156e:	4a2b      	ldr	r2, [pc, #172]	; (800161c <pong_main+0xd4>)
 8001570:	801a      	strh	r2, [r3, #0]
	pong_init(&pong_game);
 8001572:	1d3b      	adds	r3, r7, #4
 8001574:	0018      	movs	r0, r3
 8001576:	f7ff fcbe 	bl	8000ef6 <pong_init>
  __ASM volatile ("cpsid i" : : : "memory");
 800157a:	b672      	cpsid	i
}
 800157c:	46c0      	nop			; (mov r8, r8)

	// Output object
	// Block all interrupts while initializing - initial protocol timing is critical.
	__disable_irq();
	display_init();
 800157e:	f7ff f89b 	bl	80006b8 <display_init>
  __ASM volatile ("cpsie i" : : : "memory");
 8001582:	b662      	cpsie	i
}
 8001584:	46c0      	nop			; (mov r8, r8)
	__enable_irq();

	// Welcome screen = checkerboard for 2 seconds.
	timer_isr_countdown = timer_isr_2000ms_restart;
 8001586:	4b26      	ldr	r3, [pc, #152]	; (8001620 <pong_main+0xd8>)
 8001588:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800158a:	601a      	str	r2, [r3, #0]
	display_checkerboard();
 800158c:	f7ff f982 	bl	8000894 <display_checkerboard>
	while (timer_isr_countdown > 0){}
 8001590:	46c0      	nop			; (mov r8, r8)
 8001592:	4b23      	ldr	r3, [pc, #140]	; (8001620 <pong_main+0xd8>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	2b00      	cmp	r3, #0
 8001598:	dcfb      	bgt.n	8001592 <pong_main+0x4a>
	timer_isr_countdown = timer_isr_500ms_restart;
 800159a:	4b21      	ldr	r3, [pc, #132]	; (8001620 <pong_main+0xd8>)
 800159c:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800159e:	601a      	str	r2, [r3, #0]
	// Confirm all the rules and paint the initial snake.
	display_blank();
 80015a0:	f7ff f8fe 	bl	80007a0 <display_blank>
	//snake_game_cleanup(&my_game);

	// OPERATE THE GAME
	int32_t prior_timer_countdown = timer_isr_countdown;
 80015a4:	4b1e      	ldr	r3, [pc, #120]	; (8001620 <pong_main+0xd8>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	677b      	str	r3, [r7, #116]	; 0x74

	while(1){
		//ram_health(ram_dummy_1, MEMORY_BARRIER_1); dont need
		ram_health(ram_dummy_2, MEMORY_BARRIER_2);
 80015aa:	2326      	movs	r3, #38	; 0x26
 80015ac:	18fb      	adds	r3, r7, r3
 80015ae:	881b      	ldrh	r3, [r3, #0]
 80015b0:	b29b      	uxth	r3, r3
 80015b2:	4a19      	ldr	r2, [pc, #100]	; (8001618 <pong_main+0xd0>)
 80015b4:	0011      	movs	r1, r2
 80015b6:	0018      	movs	r0, r3
 80015b8:	f7ff ffb2 	bl	8001520 <ram_health>
		//ram_health(ram_dummy_3, MEMORY_BARRIER_3); dont need
		ram_health(ram_dummy_4, MEMORY_BARRIER_4);
 80015bc:	1cbb      	adds	r3, r7, #2
 80015be:	881b      	ldrh	r3, [r3, #0]
 80015c0:	b29b      	uxth	r3, r3
 80015c2:	4a16      	ldr	r2, [pc, #88]	; (800161c <pong_main+0xd4>)
 80015c4:	0011      	movs	r1, r2
 80015c6:	0018      	movs	r0, r3
 80015c8:	f7ff ffaa 	bl	8001520 <ram_health>

	// ASSERT TIMER COUNTDOWN IN RANGE
		if ((timer_isr_countdown > timer_isr_500ms_restart)||
 80015cc:	4b14      	ldr	r3, [pc, #80]	; (8001620 <pong_main+0xd8>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80015d2:	429a      	cmp	r2, r3
 80015d4:	db03      	blt.n	80015de <pong_main+0x96>
				(timer_isr_countdown < 0)){
 80015d6:	4b12      	ldr	r3, [pc, #72]	; (8001620 <pong_main+0xd8>)
 80015d8:	681b      	ldr	r3, [r3, #0]
		if ((timer_isr_countdown > timer_isr_500ms_restart)||
 80015da:	2b00      	cmp	r3, #0
 80015dc:	da02      	bge.n	80015e4 <pong_main+0x9c>
			display_checkerboard();
 80015de:	f7ff f959 	bl	8000894 <display_checkerboard>
			while(1);
 80015e2:	e7fe      	b.n	80015e2 <pong_main+0x9a>
		 *insert code here for user input
		 *
		 */

		//i think hard fault is due to prior timer not being reset lol
		if (prior_timer_countdown != timer_isr_countdown )
 80015e4:	4b0e      	ldr	r3, [pc, #56]	; (8001620 <pong_main+0xd8>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80015ea:	429a      	cmp	r2, r3
 80015ec:	d002      	beq.n	80015f4 <pong_main+0xac>
		{
			prior_timer_countdown = timer_isr_countdown;
 80015ee:	4b0c      	ldr	r3, [pc, #48]	; (8001620 <pong_main+0xd8>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	677b      	str	r3, [r7, #116]	; 0x74
		}

		//animate every 500 ms
		if (timer_isr_countdown <= 0)
 80015f4:	4b0a      	ldr	r3, [pc, #40]	; (8001620 <pong_main+0xd8>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	dcd6      	bgt.n	80015aa <pong_main+0x62>
		{
			//restart timer
			timer_isr_countdown = timer_isr_500ms_restart;
 80015fc:	4b08      	ldr	r3, [pc, #32]	; (8001620 <pong_main+0xd8>)
 80015fe:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8001600:	601a      	str	r2, [r3, #0]

			//move ball and bar one frame
			pong_periodic_play(&pong_game);
 8001602:	1d3b      	adds	r3, r7, #4
 8001604:	0018      	movs	r0, r3
 8001606:	f7ff fef7 	bl	80013f8 <pong_periodic_play>

			//paint on screen
			update_pong_display(&pong_game, true);
 800160a:	1d3b      	adds	r3, r7, #4
 800160c:	2101      	movs	r1, #1
 800160e:	0018      	movs	r0, r3
 8001610:	f000 f808 	bl	8001624 <update_pong_display>
		ram_health(ram_dummy_2, MEMORY_BARRIER_2);
 8001614:	e7c9      	b.n	80015aa <pong_main+0x62>
 8001616:	46c0      	nop			; (mov r8, r8)
 8001618:	00002222 	.word	0x00002222
 800161c:	00004444 	.word	0x00004444
 8001620:	20000000 	.word	0x20000000

08001624 <update_pong_display>:
	}
}

//show_pong for pong
void update_pong_display(const pong_game* pg, bool update)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b084      	sub	sp, #16
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
 800162c:	000a      	movs	r2, r1
 800162e:	1cfb      	adds	r3, r7, #3
 8001630:	701a      	strb	r2, [r3, #0]
	static int16_t x = 0;
	static int16_t y = 0;
	static int8_t b[CHECKS_WIDE][CHECKS_WIDE];

	//if the board needs to be updated, clear it
	if (update)
 8001632:	1cfb      	adds	r3, r7, #3
 8001634:	781b      	ldrb	r3, [r3, #0]
 8001636:	2b00      	cmp	r3, #0
 8001638:	d02b      	beq.n	8001692 <update_pong_display+0x6e>
	{
		for (int r = 0; r < CHECKS_WIDE; r++)
 800163a:	2300      	movs	r3, #0
 800163c:	60fb      	str	r3, [r7, #12]
 800163e:	e013      	b.n	8001668 <update_pong_display+0x44>
		{
			for (int c = 0; c < CHECKS_WIDE; c++)
 8001640:	2300      	movs	r3, #0
 8001642:	60bb      	str	r3, [r7, #8]
 8001644:	e00a      	b.n	800165c <update_pong_display+0x38>
			{
				b[r][c] = 0;
 8001646:	4a4b      	ldr	r2, [pc, #300]	; (8001774 <update_pong_display+0x150>)
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	00db      	lsls	r3, r3, #3
 800164c:	18d2      	adds	r2, r2, r3
 800164e:	68bb      	ldr	r3, [r7, #8]
 8001650:	18d3      	adds	r3, r2, r3
 8001652:	2200      	movs	r2, #0
 8001654:	701a      	strb	r2, [r3, #0]
			for (int c = 0; c < CHECKS_WIDE; c++)
 8001656:	68bb      	ldr	r3, [r7, #8]
 8001658:	3301      	adds	r3, #1
 800165a:	60bb      	str	r3, [r7, #8]
 800165c:	68bb      	ldr	r3, [r7, #8]
 800165e:	2b07      	cmp	r3, #7
 8001660:	ddf1      	ble.n	8001646 <update_pong_display+0x22>
		for (int r = 0; r < CHECKS_WIDE; r++)
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	3301      	adds	r3, #1
 8001666:	60fb      	str	r3, [r7, #12]
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	2b07      	cmp	r3, #7
 800166c:	dde8      	ble.n	8001640 <update_pong_display+0x1c>
			}
		}
		//finds all the spots needing to be painted
		bars_plot(pg, b);
 800166e:	4a41      	ldr	r2, [pc, #260]	; (8001774 <update_pong_display+0x150>)
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	0011      	movs	r1, r2
 8001674:	0018      	movs	r0, r3
 8001676:	f7ff fd90 	bl	800119a <bars_plot>
		ball_plot(pg, b);
 800167a:	4a3e      	ldr	r2, [pc, #248]	; (8001774 <update_pong_display+0x150>)
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	0011      	movs	r1, r2
 8001680:	0018      	movs	r0, r3
 8001682:	f7ff fd76 	bl	8001172 <ball_plot>
		x = 0;
 8001686:	4b3c      	ldr	r3, [pc, #240]	; (8001778 <update_pong_display+0x154>)
 8001688:	2200      	movs	r2, #0
 800168a:	801a      	strh	r2, [r3, #0]
		y = 0;
 800168c:	4b3b      	ldr	r3, [pc, #236]	; (800177c <update_pong_display+0x158>)
 800168e:	2200      	movs	r2, #0
 8001690:	801a      	strh	r2, [r3, #0]
	}

	//calls display to paint the squares.
	for (x=0; x < 8; x++)
 8001692:	4b39      	ldr	r3, [pc, #228]	; (8001778 <update_pong_display+0x154>)
 8001694:	2200      	movs	r2, #0
 8001696:	801a      	strh	r2, [r3, #0]
 8001698:	e041      	b.n	800171e <update_pong_display+0xfa>
	{
		for(y=0; y<8;y++)
 800169a:	4b38      	ldr	r3, [pc, #224]	; (800177c <update_pong_display+0x158>)
 800169c:	2200      	movs	r2, #0
 800169e:	801a      	strh	r2, [r3, #0]
 80016a0:	e02f      	b.n	8001702 <update_pong_display+0xde>
		{
			if (b[x][y] == 0){
 80016a2:	4b35      	ldr	r3, [pc, #212]	; (8001778 <update_pong_display+0x154>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	5e9b      	ldrsh	r3, [r3, r2]
 80016a8:	0018      	movs	r0, r3
 80016aa:	4b34      	ldr	r3, [pc, #208]	; (800177c <update_pong_display+0x158>)
 80016ac:	2200      	movs	r2, #0
 80016ae:	5e9b      	ldrsh	r3, [r3, r2]
 80016b0:	0019      	movs	r1, r3
 80016b2:	4a30      	ldr	r2, [pc, #192]	; (8001774 <update_pong_display+0x150>)
 80016b4:	00c3      	lsls	r3, r0, #3
 80016b6:	18d3      	adds	r3, r2, r3
 80016b8:	565b      	ldrsb	r3, [r3, r1]
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d10c      	bne.n	80016d8 <update_pong_display+0xb4>
				display_white_square(x,y);
 80016be:	4b2e      	ldr	r3, [pc, #184]	; (8001778 <update_pong_display+0x154>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	5e9b      	ldrsh	r3, [r3, r2]
 80016c4:	b2da      	uxtb	r2, r3
 80016c6:	4b2d      	ldr	r3, [pc, #180]	; (800177c <update_pong_display+0x158>)
 80016c8:	2100      	movs	r1, #0
 80016ca:	5e5b      	ldrsh	r3, [r3, r1]
 80016cc:	b2db      	uxtb	r3, r3
 80016ce:	0019      	movs	r1, r3
 80016d0:	0010      	movs	r0, r2
 80016d2:	f7ff f9fd 	bl	8000ad0 <display_white_square>
 80016d6:	e00b      	b.n	80016f0 <update_pong_display+0xcc>
			}
			else {
				display_dark_square(x,y);
 80016d8:	4b27      	ldr	r3, [pc, #156]	; (8001778 <update_pong_display+0x154>)
 80016da:	2200      	movs	r2, #0
 80016dc:	5e9b      	ldrsh	r3, [r3, r2]
 80016de:	b2da      	uxtb	r2, r3
 80016e0:	4b26      	ldr	r3, [pc, #152]	; (800177c <update_pong_display+0x158>)
 80016e2:	2100      	movs	r1, #0
 80016e4:	5e5b      	ldrsh	r3, [r3, r1]
 80016e6:	b2db      	uxtb	r3, r3
 80016e8:	0019      	movs	r1, r3
 80016ea:	0010      	movs	r0, r2
 80016ec:	f7ff fa0e 	bl	8000b0c <display_dark_square>
		for(y=0; y<8;y++)
 80016f0:	4b22      	ldr	r3, [pc, #136]	; (800177c <update_pong_display+0x158>)
 80016f2:	2200      	movs	r2, #0
 80016f4:	5e9b      	ldrsh	r3, [r3, r2]
 80016f6:	b29b      	uxth	r3, r3
 80016f8:	3301      	adds	r3, #1
 80016fa:	b29b      	uxth	r3, r3
 80016fc:	b21a      	sxth	r2, r3
 80016fe:	4b1f      	ldr	r3, [pc, #124]	; (800177c <update_pong_display+0x158>)
 8001700:	801a      	strh	r2, [r3, #0]
 8001702:	4b1e      	ldr	r3, [pc, #120]	; (800177c <update_pong_display+0x158>)
 8001704:	2200      	movs	r2, #0
 8001706:	5e9b      	ldrsh	r3, [r3, r2]
 8001708:	2b07      	cmp	r3, #7
 800170a:	ddca      	ble.n	80016a2 <update_pong_display+0x7e>
	for (x=0; x < 8; x++)
 800170c:	4b1a      	ldr	r3, [pc, #104]	; (8001778 <update_pong_display+0x154>)
 800170e:	2200      	movs	r2, #0
 8001710:	5e9b      	ldrsh	r3, [r3, r2]
 8001712:	b29b      	uxth	r3, r3
 8001714:	3301      	adds	r3, #1
 8001716:	b29b      	uxth	r3, r3
 8001718:	b21a      	sxth	r2, r3
 800171a:	4b17      	ldr	r3, [pc, #92]	; (8001778 <update_pong_display+0x154>)
 800171c:	801a      	strh	r2, [r3, #0]
 800171e:	4b16      	ldr	r3, [pc, #88]	; (8001778 <update_pong_display+0x154>)
 8001720:	2200      	movs	r2, #0
 8001722:	5e9b      	ldrsh	r3, [r3, r2]
 8001724:	2b07      	cmp	r3, #7
 8001726:	ddb8      	ble.n	800169a <update_pong_display+0x76>
		}
	}


	// Update the statics so that the next plot is a new cell.
	x++;
 8001728:	4b13      	ldr	r3, [pc, #76]	; (8001778 <update_pong_display+0x154>)
 800172a:	2200      	movs	r2, #0
 800172c:	5e9b      	ldrsh	r3, [r3, r2]
 800172e:	b29b      	uxth	r3, r3
 8001730:	3301      	adds	r3, #1
 8001732:	b29b      	uxth	r3, r3
 8001734:	b21a      	sxth	r2, r3
 8001736:	4b10      	ldr	r3, [pc, #64]	; (8001778 <update_pong_display+0x154>)
 8001738:	801a      	strh	r2, [r3, #0]
	if (x >= CHECKS_WIDE){
 800173a:	4b0f      	ldr	r3, [pc, #60]	; (8001778 <update_pong_display+0x154>)
 800173c:	2200      	movs	r2, #0
 800173e:	5e9b      	ldrsh	r3, [r3, r2]
 8001740:	2b07      	cmp	r3, #7
 8001742:	dd13      	ble.n	800176c <update_pong_display+0x148>
		x = 0;
 8001744:	4b0c      	ldr	r3, [pc, #48]	; (8001778 <update_pong_display+0x154>)
 8001746:	2200      	movs	r2, #0
 8001748:	801a      	strh	r2, [r3, #0]
		y++;
 800174a:	4b0c      	ldr	r3, [pc, #48]	; (800177c <update_pong_display+0x158>)
 800174c:	2200      	movs	r2, #0
 800174e:	5e9b      	ldrsh	r3, [r3, r2]
 8001750:	b29b      	uxth	r3, r3
 8001752:	3301      	adds	r3, #1
 8001754:	b29b      	uxth	r3, r3
 8001756:	b21a      	sxth	r2, r3
 8001758:	4b08      	ldr	r3, [pc, #32]	; (800177c <update_pong_display+0x158>)
 800175a:	801a      	strh	r2, [r3, #0]
		if (y >= CHECKS_WIDE){
 800175c:	4b07      	ldr	r3, [pc, #28]	; (800177c <update_pong_display+0x158>)
 800175e:	2200      	movs	r2, #0
 8001760:	5e9b      	ldrsh	r3, [r3, r2]
 8001762:	2b07      	cmp	r3, #7
 8001764:	dd02      	ble.n	800176c <update_pong_display+0x148>
			y = 0;
 8001766:	4b05      	ldr	r3, [pc, #20]	; (800177c <update_pong_display+0x158>)
 8001768:	2200      	movs	r2, #0
 800176a:	801a      	strh	r2, [r3, #0]
		}
	}

}
 800176c:	46c0      	nop			; (mov r8, r8)
 800176e:	46bd      	mov	sp, r7
 8001770:	b004      	add	sp, #16
 8001772:	bd80      	pop	{r7, pc}
 8001774:	200001b0 	.word	0x200001b0
 8001778:	200001f0 	.word	0x200001f0
 800177c:	200001f2 	.word	0x200001f2

08001780 <smc_queue_init>:
 */

#include "smc_queue.h"
#include "pong_enums.h"

Smc_queue* smc_queue_init(Smc_queue* q){
 8001780:	b580      	push	{r7, lr}
 8001782:	b082      	sub	sp, #8
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
	q->head = 0;
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	2200      	movs	r2, #0
 800178c:	60da      	str	r2, [r3, #12]
	q->tail= 0;
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	2200      	movs	r2, #0
 8001792:	609a      	str	r2, [r3, #8]
	q->cap = SMC_Q_BUFSIZE;
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	220a      	movs	r2, #10
 8001798:	601a      	str	r2, [r3, #0]
	q->burden = 0;
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	2200      	movs	r2, #0
 800179e:	605a      	str	r2, [r3, #4]
	q->put = &(smc_queue_put);
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	4a06      	ldr	r2, [pc, #24]	; (80017bc <smc_queue_init+0x3c>)
 80017a4:	639a      	str	r2, [r3, #56]	; 0x38
	q->get = &(smc_queue_get);
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	4a05      	ldr	r2, [pc, #20]	; (80017c0 <smc_queue_init+0x40>)
 80017aa:	641a      	str	r2, [r3, #64]	; 0x40
	q->peek = &(smc_queue_peek);
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	4a05      	ldr	r2, [pc, #20]	; (80017c4 <smc_queue_init+0x44>)
 80017b0:	63da      	str	r2, [r3, #60]	; 0x3c
	return q;
 80017b2:	687b      	ldr	r3, [r7, #4]
}
 80017b4:	0018      	movs	r0, r3
 80017b6:	46bd      	mov	sp, r7
 80017b8:	b002      	add	sp, #8
 80017ba:	bd80      	pop	{r7, pc}
 80017bc:	080017c9 	.word	0x080017c9
 80017c0:	08001829 	.word	0x08001829
 80017c4:	080018ab 	.word	0x080018ab

080017c8 <smc_queue_put>:


bool smc_queue_put(Smc_queue *q, const Q_data *msg){
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b084      	sub	sp, #16
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
 80017d0:	6039      	str	r1, [r7, #0]
	bool success = false;
 80017d2:	210f      	movs	r1, #15
 80017d4:	187b      	adds	r3, r7, r1
 80017d6:	2200      	movs	r2, #0
 80017d8:	701a      	strb	r2, [r3, #0]
	// FIRST check if there is room in the queue
	if (q->burden >= q->cap) success = false;
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	685a      	ldr	r2, [r3, #4]
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	429a      	cmp	r2, r3
 80017e4:	d303      	bcc.n	80017ee <smc_queue_put+0x26>
 80017e6:	187b      	adds	r3, r7, r1
 80017e8:	2200      	movs	r2, #0
 80017ea:	701a      	strb	r2, [r3, #0]
 80017ec:	e015      	b.n	800181a <smc_queue_put+0x52>
	else {
		 q-> burden += 1;
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	685b      	ldr	r3, [r3, #4]
 80017f2:	1c5a      	adds	r2, r3, #1
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	605a      	str	r2, [r3, #4]
		 q->buffer[q->tail] = *msg;
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	689b      	ldr	r3, [r3, #8]
 80017fc:	687a      	ldr	r2, [r7, #4]
 80017fe:	3304      	adds	r3, #4
 8001800:	0099      	lsls	r1, r3, #2
 8001802:	683b      	ldr	r3, [r7, #0]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	508b      	str	r3, [r1, r2]
		 q->tail += 1;
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	689b      	ldr	r3, [r3, #8]
 800180c:	1c5a      	adds	r2, r3, #1
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	609a      	str	r2, [r3, #8]
		 success = true;
 8001812:	230f      	movs	r3, #15
 8001814:	18fb      	adds	r3, r7, r3
 8001816:	2201      	movs	r2, #1
 8001818:	701a      	strb	r2, [r3, #0]
	}
	return success;
 800181a:	230f      	movs	r3, #15
 800181c:	18fb      	adds	r3, r7, r3
 800181e:	781b      	ldrb	r3, [r3, #0]
}
 8001820:	0018      	movs	r0, r3
 8001822:	46bd      	mov	sp, r7
 8001824:	b004      	add	sp, #16
 8001826:	bd80      	pop	{r7, pc}

08001828 <smc_queue_get>:

bool smc_queue_get(Smc_queue *q, Q_data  *msg){
 8001828:	b580      	push	{r7, lr}
 800182a:	b084      	sub	sp, #16
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
 8001830:	6039      	str	r1, [r7, #0]
	bool success = false;
 8001832:	210f      	movs	r1, #15
 8001834:	187b      	adds	r3, r7, r1
 8001836:	2200      	movs	r2, #0
 8001838:	701a      	strb	r2, [r3, #0]
	// FIRST check if there is data in the queue
	if (q->burden == 0) success= false;
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	685b      	ldr	r3, [r3, #4]
 800183e:	2b00      	cmp	r3, #0
 8001840:	d103      	bne.n	800184a <smc_queue_get+0x22>
 8001842:	187b      	adds	r3, r7, r1
 8001844:	2200      	movs	r2, #0
 8001846:	701a      	strb	r2, [r3, #0]
 8001848:	e028      	b.n	800189c <smc_queue_get+0x74>

	else {
	    // Get message from front
		*msg = q->buffer[0];
 800184a:	683b      	ldr	r3, [r7, #0]
 800184c:	687a      	ldr	r2, [r7, #4]
 800184e:	6912      	ldr	r2, [r2, #16]
 8001850:	601a      	str	r2, [r3, #0]
		// Shuffle others forward
		for (int n = 0; n < (q->tail - 1); n++){
 8001852:	2300      	movs	r3, #0
 8001854:	60bb      	str	r3, [r7, #8]
 8001856:	e00d      	b.n	8001874 <smc_queue_get+0x4c>
		   q->buffer[n] = q->buffer[n+1];
 8001858:	68bb      	ldr	r3, [r7, #8]
 800185a:	1c58      	adds	r0, r3, #1
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	68ba      	ldr	r2, [r7, #8]
 8001860:	3204      	adds	r2, #4
 8001862:	0092      	lsls	r2, r2, #2
 8001864:	6879      	ldr	r1, [r7, #4]
 8001866:	3004      	adds	r0, #4
 8001868:	0080      	lsls	r0, r0, #2
 800186a:	5841      	ldr	r1, [r0, r1]
 800186c:	50d1      	str	r1, [r2, r3]
		for (int n = 0; n < (q->tail - 1); n++){
 800186e:	68bb      	ldr	r3, [r7, #8]
 8001870:	3301      	adds	r3, #1
 8001872:	60bb      	str	r3, [r7, #8]
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	689b      	ldr	r3, [r3, #8]
 8001878:	1e5a      	subs	r2, r3, #1
 800187a:	68bb      	ldr	r3, [r7, #8]
 800187c:	429a      	cmp	r2, r3
 800187e:	d8eb      	bhi.n	8001858 <smc_queue_get+0x30>
		}
		// Bookkeeping
		q-> tail -= 1;
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	689b      	ldr	r3, [r3, #8]
 8001884:	1e5a      	subs	r2, r3, #1
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	609a      	str	r2, [r3, #8]
		q->burden -= 1;
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	685b      	ldr	r3, [r3, #4]
 800188e:	1e5a      	subs	r2, r3, #1
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	605a      	str	r2, [r3, #4]
		success = true;
 8001894:	230f      	movs	r3, #15
 8001896:	18fb      	adds	r3, r7, r3
 8001898:	2201      	movs	r2, #1
 800189a:	701a      	strb	r2, [r3, #0]
	}
	return success;
 800189c:	230f      	movs	r3, #15
 800189e:	18fb      	adds	r3, r7, r3
 80018a0:	781b      	ldrb	r3, [r3, #0]
}
 80018a2:	0018      	movs	r0, r3
 80018a4:	46bd      	mov	sp, r7
 80018a6:	b004      	add	sp, #16
 80018a8:	bd80      	pop	{r7, pc}

080018aa <smc_queue_peek>:


bool smc_queue_peek(const Smc_queue *q, Q_data  *msg){
 80018aa:	b580      	push	{r7, lr}
 80018ac:	b084      	sub	sp, #16
 80018ae:	af00      	add	r7, sp, #0
 80018b0:	6078      	str	r0, [r7, #4]
 80018b2:	6039      	str	r1, [r7, #0]
	bool success = false;
 80018b4:	210f      	movs	r1, #15
 80018b6:	187b      	adds	r3, r7, r1
 80018b8:	2200      	movs	r2, #0
 80018ba:	701a      	strb	r2, [r3, #0]
	// FIRST check if there is data in the queue
	if (q->burden == 0) success = false;
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	685b      	ldr	r3, [r3, #4]
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d103      	bne.n	80018cc <smc_queue_peek+0x22>
 80018c4:	187b      	adds	r3, r7, r1
 80018c6:	2200      	movs	r2, #0
 80018c8:	701a      	strb	r2, [r3, #0]
 80018ca:	e007      	b.n	80018dc <smc_queue_peek+0x32>
	// If YES - copy data but do not modify anything.
	else {
		*msg = q->buffer[0];
 80018cc:	683b      	ldr	r3, [r7, #0]
 80018ce:	687a      	ldr	r2, [r7, #4]
 80018d0:	6912      	ldr	r2, [r2, #16]
 80018d2:	601a      	str	r2, [r3, #0]
		success = true;
 80018d4:	230f      	movs	r3, #15
 80018d6:	18fb      	adds	r3, r7, r3
 80018d8:	2201      	movs	r2, #1
 80018da:	701a      	strb	r2, [r3, #0]
	}
	return success;
 80018dc:	230f      	movs	r3, #15
 80018de:	18fb      	adds	r3, r7, r3
 80018e0:	781b      	ldrb	r3, [r3, #0]
}
 80018e2:	0018      	movs	r0, r3
 80018e4:	46bd      	mov	sp, r7
 80018e6:	b004      	add	sp, #16
 80018e8:	bd80      	pop	{r7, pc}
	...

080018ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b082      	sub	sp, #8
 80018f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018f2:	4b0f      	ldr	r3, [pc, #60]	; (8001930 <HAL_MspInit+0x44>)
 80018f4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80018f6:	4b0e      	ldr	r3, [pc, #56]	; (8001930 <HAL_MspInit+0x44>)
 80018f8:	2101      	movs	r1, #1
 80018fa:	430a      	orrs	r2, r1
 80018fc:	641a      	str	r2, [r3, #64]	; 0x40
 80018fe:	4b0c      	ldr	r3, [pc, #48]	; (8001930 <HAL_MspInit+0x44>)
 8001900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001902:	2201      	movs	r2, #1
 8001904:	4013      	ands	r3, r2
 8001906:	607b      	str	r3, [r7, #4]
 8001908:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800190a:	4b09      	ldr	r3, [pc, #36]	; (8001930 <HAL_MspInit+0x44>)
 800190c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800190e:	4b08      	ldr	r3, [pc, #32]	; (8001930 <HAL_MspInit+0x44>)
 8001910:	2180      	movs	r1, #128	; 0x80
 8001912:	0549      	lsls	r1, r1, #21
 8001914:	430a      	orrs	r2, r1
 8001916:	63da      	str	r2, [r3, #60]	; 0x3c
 8001918:	4b05      	ldr	r3, [pc, #20]	; (8001930 <HAL_MspInit+0x44>)
 800191a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800191c:	2380      	movs	r3, #128	; 0x80
 800191e:	055b      	lsls	r3, r3, #21
 8001920:	4013      	ands	r3, r2
 8001922:	603b      	str	r3, [r7, #0]
 8001924:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001926:	46c0      	nop			; (mov r8, r8)
 8001928:	46bd      	mov	sp, r7
 800192a:	b002      	add	sp, #8
 800192c:	bd80      	pop	{r7, pc}
 800192e:	46c0      	nop			; (mov r8, r8)
 8001930:	40021000 	.word	0x40021000

08001934 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001934:	b590      	push	{r4, r7, lr}
 8001936:	b08b      	sub	sp, #44	; 0x2c
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800193c:	2414      	movs	r4, #20
 800193e:	193b      	adds	r3, r7, r4
 8001940:	0018      	movs	r0, r3
 8001942:	2314      	movs	r3, #20
 8001944:	001a      	movs	r2, r3
 8001946:	2100      	movs	r1, #0
 8001948:	f002 ff2e 	bl	80047a8 <memset>
  if(hspi->Instance==SPI2)
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	4a2c      	ldr	r2, [pc, #176]	; (8001a04 <HAL_SPI_MspInit+0xd0>)
 8001952:	4293      	cmp	r3, r2
 8001954:	d151      	bne.n	80019fa <HAL_SPI_MspInit+0xc6>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001956:	4b2c      	ldr	r3, [pc, #176]	; (8001a08 <HAL_SPI_MspInit+0xd4>)
 8001958:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800195a:	4b2b      	ldr	r3, [pc, #172]	; (8001a08 <HAL_SPI_MspInit+0xd4>)
 800195c:	2180      	movs	r1, #128	; 0x80
 800195e:	01c9      	lsls	r1, r1, #7
 8001960:	430a      	orrs	r2, r1
 8001962:	63da      	str	r2, [r3, #60]	; 0x3c
 8001964:	4b28      	ldr	r3, [pc, #160]	; (8001a08 <HAL_SPI_MspInit+0xd4>)
 8001966:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001968:	2380      	movs	r3, #128	; 0x80
 800196a:	01db      	lsls	r3, r3, #7
 800196c:	4013      	ands	r3, r2
 800196e:	613b      	str	r3, [r7, #16]
 8001970:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001972:	4b25      	ldr	r3, [pc, #148]	; (8001a08 <HAL_SPI_MspInit+0xd4>)
 8001974:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001976:	4b24      	ldr	r3, [pc, #144]	; (8001a08 <HAL_SPI_MspInit+0xd4>)
 8001978:	2104      	movs	r1, #4
 800197a:	430a      	orrs	r2, r1
 800197c:	635a      	str	r2, [r3, #52]	; 0x34
 800197e:	4b22      	ldr	r3, [pc, #136]	; (8001a08 <HAL_SPI_MspInit+0xd4>)
 8001980:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001982:	2204      	movs	r2, #4
 8001984:	4013      	ands	r3, r2
 8001986:	60fb      	str	r3, [r7, #12]
 8001988:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800198a:	4b1f      	ldr	r3, [pc, #124]	; (8001a08 <HAL_SPI_MspInit+0xd4>)
 800198c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800198e:	4b1e      	ldr	r3, [pc, #120]	; (8001a08 <HAL_SPI_MspInit+0xd4>)
 8001990:	2102      	movs	r1, #2
 8001992:	430a      	orrs	r2, r1
 8001994:	635a      	str	r2, [r3, #52]	; 0x34
 8001996:	4b1c      	ldr	r3, [pc, #112]	; (8001a08 <HAL_SPI_MspInit+0xd4>)
 8001998:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800199a:	2202      	movs	r2, #2
 800199c:	4013      	ands	r3, r2
 800199e:	60bb      	str	r3, [r7, #8]
 80019a0:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80019a2:	193b      	adds	r3, r7, r4
 80019a4:	2208      	movs	r2, #8
 80019a6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019a8:	193b      	adds	r3, r7, r4
 80019aa:	2202      	movs	r2, #2
 80019ac:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ae:	193b      	adds	r3, r7, r4
 80019b0:	2200      	movs	r2, #0
 80019b2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019b4:	193b      	adds	r3, r7, r4
 80019b6:	2200      	movs	r2, #0
 80019b8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI2;
 80019ba:	193b      	adds	r3, r7, r4
 80019bc:	2201      	movs	r2, #1
 80019be:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019c0:	193b      	adds	r3, r7, r4
 80019c2:	4a12      	ldr	r2, [pc, #72]	; (8001a0c <HAL_SPI_MspInit+0xd8>)
 80019c4:	0019      	movs	r1, r3
 80019c6:	0010      	movs	r0, r2
 80019c8:	f000 fa64 	bl	8001e94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80019cc:	0021      	movs	r1, r4
 80019ce:	187b      	adds	r3, r7, r1
 80019d0:	2280      	movs	r2, #128	; 0x80
 80019d2:	00d2      	lsls	r2, r2, #3
 80019d4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019d6:	187b      	adds	r3, r7, r1
 80019d8:	2202      	movs	r2, #2
 80019da:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019dc:	187b      	adds	r3, r7, r1
 80019de:	2200      	movs	r2, #0
 80019e0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019e2:	187b      	adds	r3, r7, r1
 80019e4:	2200      	movs	r2, #0
 80019e6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80019e8:	187b      	adds	r3, r7, r1
 80019ea:	2205      	movs	r2, #5
 80019ec:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019ee:	187b      	adds	r3, r7, r1
 80019f0:	4a07      	ldr	r2, [pc, #28]	; (8001a10 <HAL_SPI_MspInit+0xdc>)
 80019f2:	0019      	movs	r1, r3
 80019f4:	0010      	movs	r0, r2
 80019f6:	f000 fa4d 	bl	8001e94 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80019fa:	46c0      	nop			; (mov r8, r8)
 80019fc:	46bd      	mov	sp, r7
 80019fe:	b00b      	add	sp, #44	; 0x2c
 8001a00:	bd90      	pop	{r4, r7, pc}
 8001a02:	46c0      	nop			; (mov r8, r8)
 8001a04:	40003800 	.word	0x40003800
 8001a08:	40021000 	.word	0x40021000
 8001a0c:	50000800 	.word	0x50000800
 8001a10:	50000400 	.word	0x50000400

08001a14 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b084      	sub	sp, #16
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM17)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	4a0e      	ldr	r2, [pc, #56]	; (8001a5c <HAL_TIM_Base_MspInit+0x48>)
 8001a22:	4293      	cmp	r3, r2
 8001a24:	d115      	bne.n	8001a52 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM17_MspInit 0 */

  /* USER CODE END TIM17_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM17_CLK_ENABLE();
 8001a26:	4b0e      	ldr	r3, [pc, #56]	; (8001a60 <HAL_TIM_Base_MspInit+0x4c>)
 8001a28:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001a2a:	4b0d      	ldr	r3, [pc, #52]	; (8001a60 <HAL_TIM_Base_MspInit+0x4c>)
 8001a2c:	2180      	movs	r1, #128	; 0x80
 8001a2e:	02c9      	lsls	r1, r1, #11
 8001a30:	430a      	orrs	r2, r1
 8001a32:	641a      	str	r2, [r3, #64]	; 0x40
 8001a34:	4b0a      	ldr	r3, [pc, #40]	; (8001a60 <HAL_TIM_Base_MspInit+0x4c>)
 8001a36:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001a38:	2380      	movs	r3, #128	; 0x80
 8001a3a:	02db      	lsls	r3, r3, #11
 8001a3c:	4013      	ands	r3, r2
 8001a3e:	60fb      	str	r3, [r7, #12]
 8001a40:	68fb      	ldr	r3, [r7, #12]
    /* TIM17 interrupt Init */
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 8001a42:	2200      	movs	r2, #0
 8001a44:	2100      	movs	r1, #0
 8001a46:	2016      	movs	r0, #22
 8001a48:	f000 f9f2 	bl	8001e30 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM17_IRQn);
 8001a4c:	2016      	movs	r0, #22
 8001a4e:	f000 fa04 	bl	8001e5a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 8001a52:	46c0      	nop			; (mov r8, r8)
 8001a54:	46bd      	mov	sp, r7
 8001a56:	b004      	add	sp, #16
 8001a58:	bd80      	pop	{r7, pc}
 8001a5a:	46c0      	nop			; (mov r8, r8)
 8001a5c:	40014800 	.word	0x40014800
 8001a60:	40021000 	.word	0x40021000

08001a64 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001a64:	b590      	push	{r4, r7, lr}
 8001a66:	b097      	sub	sp, #92	; 0x5c
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a6c:	2344      	movs	r3, #68	; 0x44
 8001a6e:	18fb      	adds	r3, r7, r3
 8001a70:	0018      	movs	r0, r3
 8001a72:	2314      	movs	r3, #20
 8001a74:	001a      	movs	r2, r3
 8001a76:	2100      	movs	r1, #0
 8001a78:	f002 fe96 	bl	80047a8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a7c:	2410      	movs	r4, #16
 8001a7e:	193b      	adds	r3, r7, r4
 8001a80:	0018      	movs	r0, r3
 8001a82:	2334      	movs	r3, #52	; 0x34
 8001a84:	001a      	movs	r2, r3
 8001a86:	2100      	movs	r1, #0
 8001a88:	f002 fe8e 	bl	80047a8 <memset>
  if(huart->Instance==USART2)
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	4a22      	ldr	r2, [pc, #136]	; (8001b1c <HAL_UART_MspInit+0xb8>)
 8001a92:	4293      	cmp	r3, r2
 8001a94:	d13e      	bne.n	8001b14 <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001a96:	193b      	adds	r3, r7, r4
 8001a98:	2202      	movs	r2, #2
 8001a9a:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001a9c:	193b      	adds	r3, r7, r4
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001aa2:	193b      	adds	r3, r7, r4
 8001aa4:	0018      	movs	r0, r3
 8001aa6:	f001 f887 	bl	8002bb8 <HAL_RCCEx_PeriphCLKConfig>
 8001aaa:	1e03      	subs	r3, r0, #0
 8001aac:	d001      	beq.n	8001ab2 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001aae:	f7ff fa1d 	bl	8000eec <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001ab2:	4b1b      	ldr	r3, [pc, #108]	; (8001b20 <HAL_UART_MspInit+0xbc>)
 8001ab4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001ab6:	4b1a      	ldr	r3, [pc, #104]	; (8001b20 <HAL_UART_MspInit+0xbc>)
 8001ab8:	2180      	movs	r1, #128	; 0x80
 8001aba:	0289      	lsls	r1, r1, #10
 8001abc:	430a      	orrs	r2, r1
 8001abe:	63da      	str	r2, [r3, #60]	; 0x3c
 8001ac0:	4b17      	ldr	r3, [pc, #92]	; (8001b20 <HAL_UART_MspInit+0xbc>)
 8001ac2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001ac4:	2380      	movs	r3, #128	; 0x80
 8001ac6:	029b      	lsls	r3, r3, #10
 8001ac8:	4013      	ands	r3, r2
 8001aca:	60fb      	str	r3, [r7, #12]
 8001acc:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ace:	4b14      	ldr	r3, [pc, #80]	; (8001b20 <HAL_UART_MspInit+0xbc>)
 8001ad0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001ad2:	4b13      	ldr	r3, [pc, #76]	; (8001b20 <HAL_UART_MspInit+0xbc>)
 8001ad4:	2101      	movs	r1, #1
 8001ad6:	430a      	orrs	r2, r1
 8001ad8:	635a      	str	r2, [r3, #52]	; 0x34
 8001ada:	4b11      	ldr	r3, [pc, #68]	; (8001b20 <HAL_UART_MspInit+0xbc>)
 8001adc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ade:	2201      	movs	r2, #1
 8001ae0:	4013      	ands	r3, r2
 8001ae2:	60bb      	str	r3, [r7, #8]
 8001ae4:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 8001ae6:	2144      	movs	r1, #68	; 0x44
 8001ae8:	187b      	adds	r3, r7, r1
 8001aea:	220c      	movs	r2, #12
 8001aec:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aee:	187b      	adds	r3, r7, r1
 8001af0:	2202      	movs	r2, #2
 8001af2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001af4:	187b      	adds	r3, r7, r1
 8001af6:	2201      	movs	r2, #1
 8001af8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001afa:	187b      	adds	r3, r7, r1
 8001afc:	2200      	movs	r2, #0
 8001afe:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8001b00:	187b      	adds	r3, r7, r1
 8001b02:	2201      	movs	r2, #1
 8001b04:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b06:	187a      	adds	r2, r7, r1
 8001b08:	23a0      	movs	r3, #160	; 0xa0
 8001b0a:	05db      	lsls	r3, r3, #23
 8001b0c:	0011      	movs	r1, r2
 8001b0e:	0018      	movs	r0, r3
 8001b10:	f000 f9c0 	bl	8001e94 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001b14:	46c0      	nop			; (mov r8, r8)
 8001b16:	46bd      	mov	sp, r7
 8001b18:	b017      	add	sp, #92	; 0x5c
 8001b1a:	bd90      	pop	{r4, r7, pc}
 8001b1c:	40004400 	.word	0x40004400
 8001b20:	40021000 	.word	0x40021000

08001b24 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001b28:	e7fe      	b.n	8001b28 <NMI_Handler+0x4>

08001b2a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b2a:	b580      	push	{r7, lr}
 8001b2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b2e:	e7fe      	b.n	8001b2e <HardFault_Handler+0x4>

08001b30 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001b34:	46c0      	nop			; (mov r8, r8)
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bd80      	pop	{r7, pc}

08001b3a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b3a:	b580      	push	{r7, lr}
 8001b3c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b3e:	46c0      	nop			; (mov r8, r8)
 8001b40:	46bd      	mov	sp, r7
 8001b42:	bd80      	pop	{r7, pc}

08001b44 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b48:	f000 f8aa 	bl	8001ca0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b4c:	46c0      	nop			; (mov r8, r8)
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}
	...

08001b54 <TIM17_IRQHandler>:

/**
  * @brief This function handles TIM17 global interrupt.
  */
void TIM17_IRQHandler(void)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM17_IRQn 0 */

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8001b58:	4b03      	ldr	r3, [pc, #12]	; (8001b68 <TIM17_IRQHandler+0x14>)
 8001b5a:	0018      	movs	r0, r3
 8001b5c:	f001 fe1e 	bl	800379c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 8001b60:	46c0      	nop			; (mov r8, r8)
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bd80      	pop	{r7, pc}
 8001b66:	46c0      	nop			; (mov r8, r8)
 8001b68:	20000090 	.word	0x20000090

08001b6c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b70:	46c0      	nop			; (mov r8, r8)
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bd80      	pop	{r7, pc}
	...

08001b78 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001b78:	480d      	ldr	r0, [pc, #52]	; (8001bb0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001b7a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001b7c:	f7ff fff6 	bl	8001b6c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b80:	480c      	ldr	r0, [pc, #48]	; (8001bb4 <LoopForever+0x6>)
  ldr r1, =_edata
 8001b82:	490d      	ldr	r1, [pc, #52]	; (8001bb8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001b84:	4a0d      	ldr	r2, [pc, #52]	; (8001bbc <LoopForever+0xe>)
  movs r3, #0
 8001b86:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b88:	e002      	b.n	8001b90 <LoopCopyDataInit>

08001b8a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b8a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b8c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b8e:	3304      	adds	r3, #4

08001b90 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b90:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b92:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b94:	d3f9      	bcc.n	8001b8a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b96:	4a0a      	ldr	r2, [pc, #40]	; (8001bc0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001b98:	4c0a      	ldr	r4, [pc, #40]	; (8001bc4 <LoopForever+0x16>)
  movs r3, #0
 8001b9a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b9c:	e001      	b.n	8001ba2 <LoopFillZerobss>

08001b9e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b9e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ba0:	3204      	adds	r2, #4

08001ba2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ba2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ba4:	d3fb      	bcc.n	8001b9e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001ba6:	f002 fddb 	bl	8004760 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8001baa:	f7fe ffd7 	bl	8000b5c <main>

08001bae <LoopForever>:

LoopForever:
  b LoopForever
 8001bae:	e7fe      	b.n	8001bae <LoopForever>
  ldr   r0, =_estack
 8001bb0:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8001bb4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001bb8:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8001bbc:	08004888 	.word	0x08004888
  ldr r2, =_sbss
 8001bc0:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8001bc4:	200001f8 	.word	0x200001f8

08001bc8 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001bc8:	e7fe      	b.n	8001bc8 <ADC1_COMP_IRQHandler>
	...

08001bcc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b082      	sub	sp, #8
 8001bd0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001bd2:	1dfb      	adds	r3, r7, #7
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001bd8:	4b0b      	ldr	r3, [pc, #44]	; (8001c08 <HAL_Init+0x3c>)
 8001bda:	681a      	ldr	r2, [r3, #0]
 8001bdc:	4b0a      	ldr	r3, [pc, #40]	; (8001c08 <HAL_Init+0x3c>)
 8001bde:	2180      	movs	r1, #128	; 0x80
 8001be0:	0049      	lsls	r1, r1, #1
 8001be2:	430a      	orrs	r2, r1
 8001be4:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001be6:	2000      	movs	r0, #0
 8001be8:	f000 f810 	bl	8001c0c <HAL_InitTick>
 8001bec:	1e03      	subs	r3, r0, #0
 8001bee:	d003      	beq.n	8001bf8 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8001bf0:	1dfb      	adds	r3, r7, #7
 8001bf2:	2201      	movs	r2, #1
 8001bf4:	701a      	strb	r2, [r3, #0]
 8001bf6:	e001      	b.n	8001bfc <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8001bf8:	f7ff fe78 	bl	80018ec <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001bfc:	1dfb      	adds	r3, r7, #7
 8001bfe:	781b      	ldrb	r3, [r3, #0]
}
 8001c00:	0018      	movs	r0, r3
 8001c02:	46bd      	mov	sp, r7
 8001c04:	b002      	add	sp, #8
 8001c06:	bd80      	pop	{r7, pc}
 8001c08:	40022000 	.word	0x40022000

08001c0c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c0c:	b590      	push	{r4, r7, lr}
 8001c0e:	b085      	sub	sp, #20
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001c14:	230f      	movs	r3, #15
 8001c16:	18fb      	adds	r3, r7, r3
 8001c18:	2200      	movs	r2, #0
 8001c1a:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8001c1c:	4b1d      	ldr	r3, [pc, #116]	; (8001c94 <HAL_InitTick+0x88>)
 8001c1e:	781b      	ldrb	r3, [r3, #0]
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d02b      	beq.n	8001c7c <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8001c24:	4b1c      	ldr	r3, [pc, #112]	; (8001c98 <HAL_InitTick+0x8c>)
 8001c26:	681c      	ldr	r4, [r3, #0]
 8001c28:	4b1a      	ldr	r3, [pc, #104]	; (8001c94 <HAL_InitTick+0x88>)
 8001c2a:	781b      	ldrb	r3, [r3, #0]
 8001c2c:	0019      	movs	r1, r3
 8001c2e:	23fa      	movs	r3, #250	; 0xfa
 8001c30:	0098      	lsls	r0, r3, #2
 8001c32:	f7fe fa67 	bl	8000104 <__udivsi3>
 8001c36:	0003      	movs	r3, r0
 8001c38:	0019      	movs	r1, r3
 8001c3a:	0020      	movs	r0, r4
 8001c3c:	f7fe fa62 	bl	8000104 <__udivsi3>
 8001c40:	0003      	movs	r3, r0
 8001c42:	0018      	movs	r0, r3
 8001c44:	f000 f919 	bl	8001e7a <HAL_SYSTICK_Config>
 8001c48:	1e03      	subs	r3, r0, #0
 8001c4a:	d112      	bne.n	8001c72 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	2b03      	cmp	r3, #3
 8001c50:	d80a      	bhi.n	8001c68 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c52:	6879      	ldr	r1, [r7, #4]
 8001c54:	2301      	movs	r3, #1
 8001c56:	425b      	negs	r3, r3
 8001c58:	2200      	movs	r2, #0
 8001c5a:	0018      	movs	r0, r3
 8001c5c:	f000 f8e8 	bl	8001e30 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001c60:	4b0e      	ldr	r3, [pc, #56]	; (8001c9c <HAL_InitTick+0x90>)
 8001c62:	687a      	ldr	r2, [r7, #4]
 8001c64:	601a      	str	r2, [r3, #0]
 8001c66:	e00d      	b.n	8001c84 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8001c68:	230f      	movs	r3, #15
 8001c6a:	18fb      	adds	r3, r7, r3
 8001c6c:	2201      	movs	r2, #1
 8001c6e:	701a      	strb	r2, [r3, #0]
 8001c70:	e008      	b.n	8001c84 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001c72:	230f      	movs	r3, #15
 8001c74:	18fb      	adds	r3, r7, r3
 8001c76:	2201      	movs	r2, #1
 8001c78:	701a      	strb	r2, [r3, #0]
 8001c7a:	e003      	b.n	8001c84 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001c7c:	230f      	movs	r3, #15
 8001c7e:	18fb      	adds	r3, r7, r3
 8001c80:	2201      	movs	r2, #1
 8001c82:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8001c84:	230f      	movs	r3, #15
 8001c86:	18fb      	adds	r3, r7, r3
 8001c88:	781b      	ldrb	r3, [r3, #0]
}
 8001c8a:	0018      	movs	r0, r3
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	b005      	add	sp, #20
 8001c90:	bd90      	pop	{r4, r7, pc}
 8001c92:	46c0      	nop			; (mov r8, r8)
 8001c94:	2000000c 	.word	0x2000000c
 8001c98:	20000004 	.word	0x20000004
 8001c9c:	20000008 	.word	0x20000008

08001ca0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001ca4:	4b05      	ldr	r3, [pc, #20]	; (8001cbc <HAL_IncTick+0x1c>)
 8001ca6:	781b      	ldrb	r3, [r3, #0]
 8001ca8:	001a      	movs	r2, r3
 8001caa:	4b05      	ldr	r3, [pc, #20]	; (8001cc0 <HAL_IncTick+0x20>)
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	18d2      	adds	r2, r2, r3
 8001cb0:	4b03      	ldr	r3, [pc, #12]	; (8001cc0 <HAL_IncTick+0x20>)
 8001cb2:	601a      	str	r2, [r3, #0]
}
 8001cb4:	46c0      	nop			; (mov r8, r8)
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bd80      	pop	{r7, pc}
 8001cba:	46c0      	nop			; (mov r8, r8)
 8001cbc:	2000000c 	.word	0x2000000c
 8001cc0:	200001f4 	.word	0x200001f4

08001cc4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	af00      	add	r7, sp, #0
  return uwTick;
 8001cc8:	4b02      	ldr	r3, [pc, #8]	; (8001cd4 <HAL_GetTick+0x10>)
 8001cca:	681b      	ldr	r3, [r3, #0]
}
 8001ccc:	0018      	movs	r0, r3
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd80      	pop	{r7, pc}
 8001cd2:	46c0      	nop			; (mov r8, r8)
 8001cd4:	200001f4 	.word	0x200001f4

08001cd8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b082      	sub	sp, #8
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	0002      	movs	r2, r0
 8001ce0:	1dfb      	adds	r3, r7, #7
 8001ce2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001ce4:	1dfb      	adds	r3, r7, #7
 8001ce6:	781b      	ldrb	r3, [r3, #0]
 8001ce8:	2b7f      	cmp	r3, #127	; 0x7f
 8001cea:	d809      	bhi.n	8001d00 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001cec:	1dfb      	adds	r3, r7, #7
 8001cee:	781b      	ldrb	r3, [r3, #0]
 8001cf0:	001a      	movs	r2, r3
 8001cf2:	231f      	movs	r3, #31
 8001cf4:	401a      	ands	r2, r3
 8001cf6:	4b04      	ldr	r3, [pc, #16]	; (8001d08 <__NVIC_EnableIRQ+0x30>)
 8001cf8:	2101      	movs	r1, #1
 8001cfa:	4091      	lsls	r1, r2
 8001cfc:	000a      	movs	r2, r1
 8001cfe:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8001d00:	46c0      	nop			; (mov r8, r8)
 8001d02:	46bd      	mov	sp, r7
 8001d04:	b002      	add	sp, #8
 8001d06:	bd80      	pop	{r7, pc}
 8001d08:	e000e100 	.word	0xe000e100

08001d0c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d0c:	b590      	push	{r4, r7, lr}
 8001d0e:	b083      	sub	sp, #12
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	0002      	movs	r2, r0
 8001d14:	6039      	str	r1, [r7, #0]
 8001d16:	1dfb      	adds	r3, r7, #7
 8001d18:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001d1a:	1dfb      	adds	r3, r7, #7
 8001d1c:	781b      	ldrb	r3, [r3, #0]
 8001d1e:	2b7f      	cmp	r3, #127	; 0x7f
 8001d20:	d828      	bhi.n	8001d74 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001d22:	4a2f      	ldr	r2, [pc, #188]	; (8001de0 <__NVIC_SetPriority+0xd4>)
 8001d24:	1dfb      	adds	r3, r7, #7
 8001d26:	781b      	ldrb	r3, [r3, #0]
 8001d28:	b25b      	sxtb	r3, r3
 8001d2a:	089b      	lsrs	r3, r3, #2
 8001d2c:	33c0      	adds	r3, #192	; 0xc0
 8001d2e:	009b      	lsls	r3, r3, #2
 8001d30:	589b      	ldr	r3, [r3, r2]
 8001d32:	1dfa      	adds	r2, r7, #7
 8001d34:	7812      	ldrb	r2, [r2, #0]
 8001d36:	0011      	movs	r1, r2
 8001d38:	2203      	movs	r2, #3
 8001d3a:	400a      	ands	r2, r1
 8001d3c:	00d2      	lsls	r2, r2, #3
 8001d3e:	21ff      	movs	r1, #255	; 0xff
 8001d40:	4091      	lsls	r1, r2
 8001d42:	000a      	movs	r2, r1
 8001d44:	43d2      	mvns	r2, r2
 8001d46:	401a      	ands	r2, r3
 8001d48:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	019b      	lsls	r3, r3, #6
 8001d4e:	22ff      	movs	r2, #255	; 0xff
 8001d50:	401a      	ands	r2, r3
 8001d52:	1dfb      	adds	r3, r7, #7
 8001d54:	781b      	ldrb	r3, [r3, #0]
 8001d56:	0018      	movs	r0, r3
 8001d58:	2303      	movs	r3, #3
 8001d5a:	4003      	ands	r3, r0
 8001d5c:	00db      	lsls	r3, r3, #3
 8001d5e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001d60:	481f      	ldr	r0, [pc, #124]	; (8001de0 <__NVIC_SetPriority+0xd4>)
 8001d62:	1dfb      	adds	r3, r7, #7
 8001d64:	781b      	ldrb	r3, [r3, #0]
 8001d66:	b25b      	sxtb	r3, r3
 8001d68:	089b      	lsrs	r3, r3, #2
 8001d6a:	430a      	orrs	r2, r1
 8001d6c:	33c0      	adds	r3, #192	; 0xc0
 8001d6e:	009b      	lsls	r3, r3, #2
 8001d70:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001d72:	e031      	b.n	8001dd8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001d74:	4a1b      	ldr	r2, [pc, #108]	; (8001de4 <__NVIC_SetPriority+0xd8>)
 8001d76:	1dfb      	adds	r3, r7, #7
 8001d78:	781b      	ldrb	r3, [r3, #0]
 8001d7a:	0019      	movs	r1, r3
 8001d7c:	230f      	movs	r3, #15
 8001d7e:	400b      	ands	r3, r1
 8001d80:	3b08      	subs	r3, #8
 8001d82:	089b      	lsrs	r3, r3, #2
 8001d84:	3306      	adds	r3, #6
 8001d86:	009b      	lsls	r3, r3, #2
 8001d88:	18d3      	adds	r3, r2, r3
 8001d8a:	3304      	adds	r3, #4
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	1dfa      	adds	r2, r7, #7
 8001d90:	7812      	ldrb	r2, [r2, #0]
 8001d92:	0011      	movs	r1, r2
 8001d94:	2203      	movs	r2, #3
 8001d96:	400a      	ands	r2, r1
 8001d98:	00d2      	lsls	r2, r2, #3
 8001d9a:	21ff      	movs	r1, #255	; 0xff
 8001d9c:	4091      	lsls	r1, r2
 8001d9e:	000a      	movs	r2, r1
 8001da0:	43d2      	mvns	r2, r2
 8001da2:	401a      	ands	r2, r3
 8001da4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001da6:	683b      	ldr	r3, [r7, #0]
 8001da8:	019b      	lsls	r3, r3, #6
 8001daa:	22ff      	movs	r2, #255	; 0xff
 8001dac:	401a      	ands	r2, r3
 8001dae:	1dfb      	adds	r3, r7, #7
 8001db0:	781b      	ldrb	r3, [r3, #0]
 8001db2:	0018      	movs	r0, r3
 8001db4:	2303      	movs	r3, #3
 8001db6:	4003      	ands	r3, r0
 8001db8:	00db      	lsls	r3, r3, #3
 8001dba:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001dbc:	4809      	ldr	r0, [pc, #36]	; (8001de4 <__NVIC_SetPriority+0xd8>)
 8001dbe:	1dfb      	adds	r3, r7, #7
 8001dc0:	781b      	ldrb	r3, [r3, #0]
 8001dc2:	001c      	movs	r4, r3
 8001dc4:	230f      	movs	r3, #15
 8001dc6:	4023      	ands	r3, r4
 8001dc8:	3b08      	subs	r3, #8
 8001dca:	089b      	lsrs	r3, r3, #2
 8001dcc:	430a      	orrs	r2, r1
 8001dce:	3306      	adds	r3, #6
 8001dd0:	009b      	lsls	r3, r3, #2
 8001dd2:	18c3      	adds	r3, r0, r3
 8001dd4:	3304      	adds	r3, #4
 8001dd6:	601a      	str	r2, [r3, #0]
}
 8001dd8:	46c0      	nop			; (mov r8, r8)
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	b003      	add	sp, #12
 8001dde:	bd90      	pop	{r4, r7, pc}
 8001de0:	e000e100 	.word	0xe000e100
 8001de4:	e000ed00 	.word	0xe000ed00

08001de8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b082      	sub	sp, #8
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	1e5a      	subs	r2, r3, #1
 8001df4:	2380      	movs	r3, #128	; 0x80
 8001df6:	045b      	lsls	r3, r3, #17
 8001df8:	429a      	cmp	r2, r3
 8001dfa:	d301      	bcc.n	8001e00 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001dfc:	2301      	movs	r3, #1
 8001dfe:	e010      	b.n	8001e22 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e00:	4b0a      	ldr	r3, [pc, #40]	; (8001e2c <SysTick_Config+0x44>)
 8001e02:	687a      	ldr	r2, [r7, #4]
 8001e04:	3a01      	subs	r2, #1
 8001e06:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e08:	2301      	movs	r3, #1
 8001e0a:	425b      	negs	r3, r3
 8001e0c:	2103      	movs	r1, #3
 8001e0e:	0018      	movs	r0, r3
 8001e10:	f7ff ff7c 	bl	8001d0c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e14:	4b05      	ldr	r3, [pc, #20]	; (8001e2c <SysTick_Config+0x44>)
 8001e16:	2200      	movs	r2, #0
 8001e18:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e1a:	4b04      	ldr	r3, [pc, #16]	; (8001e2c <SysTick_Config+0x44>)
 8001e1c:	2207      	movs	r2, #7
 8001e1e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e20:	2300      	movs	r3, #0
}
 8001e22:	0018      	movs	r0, r3
 8001e24:	46bd      	mov	sp, r7
 8001e26:	b002      	add	sp, #8
 8001e28:	bd80      	pop	{r7, pc}
 8001e2a:	46c0      	nop			; (mov r8, r8)
 8001e2c:	e000e010 	.word	0xe000e010

08001e30 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b084      	sub	sp, #16
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	60b9      	str	r1, [r7, #8]
 8001e38:	607a      	str	r2, [r7, #4]
 8001e3a:	210f      	movs	r1, #15
 8001e3c:	187b      	adds	r3, r7, r1
 8001e3e:	1c02      	adds	r2, r0, #0
 8001e40:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8001e42:	68ba      	ldr	r2, [r7, #8]
 8001e44:	187b      	adds	r3, r7, r1
 8001e46:	781b      	ldrb	r3, [r3, #0]
 8001e48:	b25b      	sxtb	r3, r3
 8001e4a:	0011      	movs	r1, r2
 8001e4c:	0018      	movs	r0, r3
 8001e4e:	f7ff ff5d 	bl	8001d0c <__NVIC_SetPriority>
}
 8001e52:	46c0      	nop			; (mov r8, r8)
 8001e54:	46bd      	mov	sp, r7
 8001e56:	b004      	add	sp, #16
 8001e58:	bd80      	pop	{r7, pc}

08001e5a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e5a:	b580      	push	{r7, lr}
 8001e5c:	b082      	sub	sp, #8
 8001e5e:	af00      	add	r7, sp, #0
 8001e60:	0002      	movs	r2, r0
 8001e62:	1dfb      	adds	r3, r7, #7
 8001e64:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e66:	1dfb      	adds	r3, r7, #7
 8001e68:	781b      	ldrb	r3, [r3, #0]
 8001e6a:	b25b      	sxtb	r3, r3
 8001e6c:	0018      	movs	r0, r3
 8001e6e:	f7ff ff33 	bl	8001cd8 <__NVIC_EnableIRQ>
}
 8001e72:	46c0      	nop			; (mov r8, r8)
 8001e74:	46bd      	mov	sp, r7
 8001e76:	b002      	add	sp, #8
 8001e78:	bd80      	pop	{r7, pc}

08001e7a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e7a:	b580      	push	{r7, lr}
 8001e7c:	b082      	sub	sp, #8
 8001e7e:	af00      	add	r7, sp, #0
 8001e80:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	0018      	movs	r0, r3
 8001e86:	f7ff ffaf 	bl	8001de8 <SysTick_Config>
 8001e8a:	0003      	movs	r3, r0
}
 8001e8c:	0018      	movs	r0, r3
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	b002      	add	sp, #8
 8001e92:	bd80      	pop	{r7, pc}

08001e94 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b086      	sub	sp, #24
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
 8001e9c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ea2:	e147      	b.n	8002134 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001ea4:	683b      	ldr	r3, [r7, #0]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	2101      	movs	r1, #1
 8001eaa:	697a      	ldr	r2, [r7, #20]
 8001eac:	4091      	lsls	r1, r2
 8001eae:	000a      	movs	r2, r1
 8001eb0:	4013      	ands	r3, r2
 8001eb2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d100      	bne.n	8001ebc <HAL_GPIO_Init+0x28>
 8001eba:	e138      	b.n	800212e <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001ebc:	683b      	ldr	r3, [r7, #0]
 8001ebe:	685b      	ldr	r3, [r3, #4]
 8001ec0:	2203      	movs	r2, #3
 8001ec2:	4013      	ands	r3, r2
 8001ec4:	2b01      	cmp	r3, #1
 8001ec6:	d005      	beq.n	8001ed4 <HAL_GPIO_Init+0x40>
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	685b      	ldr	r3, [r3, #4]
 8001ecc:	2203      	movs	r2, #3
 8001ece:	4013      	ands	r3, r2
 8001ed0:	2b02      	cmp	r3, #2
 8001ed2:	d130      	bne.n	8001f36 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	689b      	ldr	r3, [r3, #8]
 8001ed8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001eda:	697b      	ldr	r3, [r7, #20]
 8001edc:	005b      	lsls	r3, r3, #1
 8001ede:	2203      	movs	r2, #3
 8001ee0:	409a      	lsls	r2, r3
 8001ee2:	0013      	movs	r3, r2
 8001ee4:	43da      	mvns	r2, r3
 8001ee6:	693b      	ldr	r3, [r7, #16]
 8001ee8:	4013      	ands	r3, r2
 8001eea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	68da      	ldr	r2, [r3, #12]
 8001ef0:	697b      	ldr	r3, [r7, #20]
 8001ef2:	005b      	lsls	r3, r3, #1
 8001ef4:	409a      	lsls	r2, r3
 8001ef6:	0013      	movs	r3, r2
 8001ef8:	693a      	ldr	r2, [r7, #16]
 8001efa:	4313      	orrs	r3, r2
 8001efc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	693a      	ldr	r2, [r7, #16]
 8001f02:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	685b      	ldr	r3, [r3, #4]
 8001f08:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001f0a:	2201      	movs	r2, #1
 8001f0c:	697b      	ldr	r3, [r7, #20]
 8001f0e:	409a      	lsls	r2, r3
 8001f10:	0013      	movs	r3, r2
 8001f12:	43da      	mvns	r2, r3
 8001f14:	693b      	ldr	r3, [r7, #16]
 8001f16:	4013      	ands	r3, r2
 8001f18:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001f1a:	683b      	ldr	r3, [r7, #0]
 8001f1c:	685b      	ldr	r3, [r3, #4]
 8001f1e:	091b      	lsrs	r3, r3, #4
 8001f20:	2201      	movs	r2, #1
 8001f22:	401a      	ands	r2, r3
 8001f24:	697b      	ldr	r3, [r7, #20]
 8001f26:	409a      	lsls	r2, r3
 8001f28:	0013      	movs	r3, r2
 8001f2a:	693a      	ldr	r2, [r7, #16]
 8001f2c:	4313      	orrs	r3, r2
 8001f2e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	693a      	ldr	r2, [r7, #16]
 8001f34:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	685b      	ldr	r3, [r3, #4]
 8001f3a:	2203      	movs	r2, #3
 8001f3c:	4013      	ands	r3, r2
 8001f3e:	2b03      	cmp	r3, #3
 8001f40:	d017      	beq.n	8001f72 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	68db      	ldr	r3, [r3, #12]
 8001f46:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001f48:	697b      	ldr	r3, [r7, #20]
 8001f4a:	005b      	lsls	r3, r3, #1
 8001f4c:	2203      	movs	r2, #3
 8001f4e:	409a      	lsls	r2, r3
 8001f50:	0013      	movs	r3, r2
 8001f52:	43da      	mvns	r2, r3
 8001f54:	693b      	ldr	r3, [r7, #16]
 8001f56:	4013      	ands	r3, r2
 8001f58:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	689a      	ldr	r2, [r3, #8]
 8001f5e:	697b      	ldr	r3, [r7, #20]
 8001f60:	005b      	lsls	r3, r3, #1
 8001f62:	409a      	lsls	r2, r3
 8001f64:	0013      	movs	r3, r2
 8001f66:	693a      	ldr	r2, [r7, #16]
 8001f68:	4313      	orrs	r3, r2
 8001f6a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	693a      	ldr	r2, [r7, #16]
 8001f70:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f72:	683b      	ldr	r3, [r7, #0]
 8001f74:	685b      	ldr	r3, [r3, #4]
 8001f76:	2203      	movs	r2, #3
 8001f78:	4013      	ands	r3, r2
 8001f7a:	2b02      	cmp	r3, #2
 8001f7c:	d123      	bne.n	8001fc6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001f7e:	697b      	ldr	r3, [r7, #20]
 8001f80:	08da      	lsrs	r2, r3, #3
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	3208      	adds	r2, #8
 8001f86:	0092      	lsls	r2, r2, #2
 8001f88:	58d3      	ldr	r3, [r2, r3]
 8001f8a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001f8c:	697b      	ldr	r3, [r7, #20]
 8001f8e:	2207      	movs	r2, #7
 8001f90:	4013      	ands	r3, r2
 8001f92:	009b      	lsls	r3, r3, #2
 8001f94:	220f      	movs	r2, #15
 8001f96:	409a      	lsls	r2, r3
 8001f98:	0013      	movs	r3, r2
 8001f9a:	43da      	mvns	r2, r3
 8001f9c:	693b      	ldr	r3, [r7, #16]
 8001f9e:	4013      	ands	r3, r2
 8001fa0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	691a      	ldr	r2, [r3, #16]
 8001fa6:	697b      	ldr	r3, [r7, #20]
 8001fa8:	2107      	movs	r1, #7
 8001faa:	400b      	ands	r3, r1
 8001fac:	009b      	lsls	r3, r3, #2
 8001fae:	409a      	lsls	r2, r3
 8001fb0:	0013      	movs	r3, r2
 8001fb2:	693a      	ldr	r2, [r7, #16]
 8001fb4:	4313      	orrs	r3, r2
 8001fb6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001fb8:	697b      	ldr	r3, [r7, #20]
 8001fba:	08da      	lsrs	r2, r3, #3
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	3208      	adds	r2, #8
 8001fc0:	0092      	lsls	r2, r2, #2
 8001fc2:	6939      	ldr	r1, [r7, #16]
 8001fc4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001fcc:	697b      	ldr	r3, [r7, #20]
 8001fce:	005b      	lsls	r3, r3, #1
 8001fd0:	2203      	movs	r2, #3
 8001fd2:	409a      	lsls	r2, r3
 8001fd4:	0013      	movs	r3, r2
 8001fd6:	43da      	mvns	r2, r3
 8001fd8:	693b      	ldr	r3, [r7, #16]
 8001fda:	4013      	ands	r3, r2
 8001fdc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001fde:	683b      	ldr	r3, [r7, #0]
 8001fe0:	685b      	ldr	r3, [r3, #4]
 8001fe2:	2203      	movs	r2, #3
 8001fe4:	401a      	ands	r2, r3
 8001fe6:	697b      	ldr	r3, [r7, #20]
 8001fe8:	005b      	lsls	r3, r3, #1
 8001fea:	409a      	lsls	r2, r3
 8001fec:	0013      	movs	r3, r2
 8001fee:	693a      	ldr	r2, [r7, #16]
 8001ff0:	4313      	orrs	r3, r2
 8001ff2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	693a      	ldr	r2, [r7, #16]
 8001ff8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001ffa:	683b      	ldr	r3, [r7, #0]
 8001ffc:	685a      	ldr	r2, [r3, #4]
 8001ffe:	23c0      	movs	r3, #192	; 0xc0
 8002000:	029b      	lsls	r3, r3, #10
 8002002:	4013      	ands	r3, r2
 8002004:	d100      	bne.n	8002008 <HAL_GPIO_Init+0x174>
 8002006:	e092      	b.n	800212e <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8002008:	4a50      	ldr	r2, [pc, #320]	; (800214c <HAL_GPIO_Init+0x2b8>)
 800200a:	697b      	ldr	r3, [r7, #20]
 800200c:	089b      	lsrs	r3, r3, #2
 800200e:	3318      	adds	r3, #24
 8002010:	009b      	lsls	r3, r3, #2
 8002012:	589b      	ldr	r3, [r3, r2]
 8002014:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8002016:	697b      	ldr	r3, [r7, #20]
 8002018:	2203      	movs	r2, #3
 800201a:	4013      	ands	r3, r2
 800201c:	00db      	lsls	r3, r3, #3
 800201e:	220f      	movs	r2, #15
 8002020:	409a      	lsls	r2, r3
 8002022:	0013      	movs	r3, r2
 8002024:	43da      	mvns	r2, r3
 8002026:	693b      	ldr	r3, [r7, #16]
 8002028:	4013      	ands	r3, r2
 800202a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 800202c:	687a      	ldr	r2, [r7, #4]
 800202e:	23a0      	movs	r3, #160	; 0xa0
 8002030:	05db      	lsls	r3, r3, #23
 8002032:	429a      	cmp	r2, r3
 8002034:	d013      	beq.n	800205e <HAL_GPIO_Init+0x1ca>
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	4a45      	ldr	r2, [pc, #276]	; (8002150 <HAL_GPIO_Init+0x2bc>)
 800203a:	4293      	cmp	r3, r2
 800203c:	d00d      	beq.n	800205a <HAL_GPIO_Init+0x1c6>
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	4a44      	ldr	r2, [pc, #272]	; (8002154 <HAL_GPIO_Init+0x2c0>)
 8002042:	4293      	cmp	r3, r2
 8002044:	d007      	beq.n	8002056 <HAL_GPIO_Init+0x1c2>
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	4a43      	ldr	r2, [pc, #268]	; (8002158 <HAL_GPIO_Init+0x2c4>)
 800204a:	4293      	cmp	r3, r2
 800204c:	d101      	bne.n	8002052 <HAL_GPIO_Init+0x1be>
 800204e:	2303      	movs	r3, #3
 8002050:	e006      	b.n	8002060 <HAL_GPIO_Init+0x1cc>
 8002052:	2305      	movs	r3, #5
 8002054:	e004      	b.n	8002060 <HAL_GPIO_Init+0x1cc>
 8002056:	2302      	movs	r3, #2
 8002058:	e002      	b.n	8002060 <HAL_GPIO_Init+0x1cc>
 800205a:	2301      	movs	r3, #1
 800205c:	e000      	b.n	8002060 <HAL_GPIO_Init+0x1cc>
 800205e:	2300      	movs	r3, #0
 8002060:	697a      	ldr	r2, [r7, #20]
 8002062:	2103      	movs	r1, #3
 8002064:	400a      	ands	r2, r1
 8002066:	00d2      	lsls	r2, r2, #3
 8002068:	4093      	lsls	r3, r2
 800206a:	693a      	ldr	r2, [r7, #16]
 800206c:	4313      	orrs	r3, r2
 800206e:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8002070:	4936      	ldr	r1, [pc, #216]	; (800214c <HAL_GPIO_Init+0x2b8>)
 8002072:	697b      	ldr	r3, [r7, #20]
 8002074:	089b      	lsrs	r3, r3, #2
 8002076:	3318      	adds	r3, #24
 8002078:	009b      	lsls	r3, r3, #2
 800207a:	693a      	ldr	r2, [r7, #16]
 800207c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800207e:	4b33      	ldr	r3, [pc, #204]	; (800214c <HAL_GPIO_Init+0x2b8>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	43da      	mvns	r2, r3
 8002088:	693b      	ldr	r3, [r7, #16]
 800208a:	4013      	ands	r3, r2
 800208c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800208e:	683b      	ldr	r3, [r7, #0]
 8002090:	685a      	ldr	r2, [r3, #4]
 8002092:	2380      	movs	r3, #128	; 0x80
 8002094:	035b      	lsls	r3, r3, #13
 8002096:	4013      	ands	r3, r2
 8002098:	d003      	beq.n	80020a2 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 800209a:	693a      	ldr	r2, [r7, #16]
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	4313      	orrs	r3, r2
 80020a0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80020a2:	4b2a      	ldr	r3, [pc, #168]	; (800214c <HAL_GPIO_Init+0x2b8>)
 80020a4:	693a      	ldr	r2, [r7, #16]
 80020a6:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80020a8:	4b28      	ldr	r3, [pc, #160]	; (800214c <HAL_GPIO_Init+0x2b8>)
 80020aa:	685b      	ldr	r3, [r3, #4]
 80020ac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	43da      	mvns	r2, r3
 80020b2:	693b      	ldr	r3, [r7, #16]
 80020b4:	4013      	ands	r3, r2
 80020b6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	685a      	ldr	r2, [r3, #4]
 80020bc:	2380      	movs	r3, #128	; 0x80
 80020be:	039b      	lsls	r3, r3, #14
 80020c0:	4013      	ands	r3, r2
 80020c2:	d003      	beq.n	80020cc <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 80020c4:	693a      	ldr	r2, [r7, #16]
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	4313      	orrs	r3, r2
 80020ca:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80020cc:	4b1f      	ldr	r3, [pc, #124]	; (800214c <HAL_GPIO_Init+0x2b8>)
 80020ce:	693a      	ldr	r2, [r7, #16]
 80020d0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80020d2:	4a1e      	ldr	r2, [pc, #120]	; (800214c <HAL_GPIO_Init+0x2b8>)
 80020d4:	2384      	movs	r3, #132	; 0x84
 80020d6:	58d3      	ldr	r3, [r2, r3]
 80020d8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	43da      	mvns	r2, r3
 80020de:	693b      	ldr	r3, [r7, #16]
 80020e0:	4013      	ands	r3, r2
 80020e2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	685a      	ldr	r2, [r3, #4]
 80020e8:	2380      	movs	r3, #128	; 0x80
 80020ea:	029b      	lsls	r3, r3, #10
 80020ec:	4013      	ands	r3, r2
 80020ee:	d003      	beq.n	80020f8 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80020f0:	693a      	ldr	r2, [r7, #16]
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	4313      	orrs	r3, r2
 80020f6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80020f8:	4914      	ldr	r1, [pc, #80]	; (800214c <HAL_GPIO_Init+0x2b8>)
 80020fa:	2284      	movs	r2, #132	; 0x84
 80020fc:	693b      	ldr	r3, [r7, #16]
 80020fe:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8002100:	4a12      	ldr	r2, [pc, #72]	; (800214c <HAL_GPIO_Init+0x2b8>)
 8002102:	2380      	movs	r3, #128	; 0x80
 8002104:	58d3      	ldr	r3, [r2, r3]
 8002106:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	43da      	mvns	r2, r3
 800210c:	693b      	ldr	r3, [r7, #16]
 800210e:	4013      	ands	r3, r2
 8002110:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002112:	683b      	ldr	r3, [r7, #0]
 8002114:	685a      	ldr	r2, [r3, #4]
 8002116:	2380      	movs	r3, #128	; 0x80
 8002118:	025b      	lsls	r3, r3, #9
 800211a:	4013      	ands	r3, r2
 800211c:	d003      	beq.n	8002126 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 800211e:	693a      	ldr	r2, [r7, #16]
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	4313      	orrs	r3, r2
 8002124:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002126:	4909      	ldr	r1, [pc, #36]	; (800214c <HAL_GPIO_Init+0x2b8>)
 8002128:	2280      	movs	r2, #128	; 0x80
 800212a:	693b      	ldr	r3, [r7, #16]
 800212c:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 800212e:	697b      	ldr	r3, [r7, #20]
 8002130:	3301      	adds	r3, #1
 8002132:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	681a      	ldr	r2, [r3, #0]
 8002138:	697b      	ldr	r3, [r7, #20]
 800213a:	40da      	lsrs	r2, r3
 800213c:	1e13      	subs	r3, r2, #0
 800213e:	d000      	beq.n	8002142 <HAL_GPIO_Init+0x2ae>
 8002140:	e6b0      	b.n	8001ea4 <HAL_GPIO_Init+0x10>
  }
}
 8002142:	46c0      	nop			; (mov r8, r8)
 8002144:	46c0      	nop			; (mov r8, r8)
 8002146:	46bd      	mov	sp, r7
 8002148:	b006      	add	sp, #24
 800214a:	bd80      	pop	{r7, pc}
 800214c:	40021800 	.word	0x40021800
 8002150:	50000400 	.word	0x50000400
 8002154:	50000800 	.word	0x50000800
 8002158:	50000c00 	.word	0x50000c00

0800215c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b082      	sub	sp, #8
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
 8002164:	0008      	movs	r0, r1
 8002166:	0011      	movs	r1, r2
 8002168:	1cbb      	adds	r3, r7, #2
 800216a:	1c02      	adds	r2, r0, #0
 800216c:	801a      	strh	r2, [r3, #0]
 800216e:	1c7b      	adds	r3, r7, #1
 8002170:	1c0a      	adds	r2, r1, #0
 8002172:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002174:	1c7b      	adds	r3, r7, #1
 8002176:	781b      	ldrb	r3, [r3, #0]
 8002178:	2b00      	cmp	r3, #0
 800217a:	d004      	beq.n	8002186 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800217c:	1cbb      	adds	r3, r7, #2
 800217e:	881a      	ldrh	r2, [r3, #0]
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002184:	e003      	b.n	800218e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002186:	1cbb      	adds	r3, r7, #2
 8002188:	881a      	ldrh	r2, [r3, #0]
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	629a      	str	r2, [r3, #40]	; 0x28
}
 800218e:	46c0      	nop			; (mov r8, r8)
 8002190:	46bd      	mov	sp, r7
 8002192:	b002      	add	sp, #8
 8002194:	bd80      	pop	{r7, pc}
	...

08002198 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b084      	sub	sp, #16
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80021a0:	4b19      	ldr	r3, [pc, #100]	; (8002208 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	4a19      	ldr	r2, [pc, #100]	; (800220c <HAL_PWREx_ControlVoltageScaling+0x74>)
 80021a6:	4013      	ands	r3, r2
 80021a8:	0019      	movs	r1, r3
 80021aa:	4b17      	ldr	r3, [pc, #92]	; (8002208 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80021ac:	687a      	ldr	r2, [r7, #4]
 80021ae:	430a      	orrs	r2, r1
 80021b0:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80021b2:	687a      	ldr	r2, [r7, #4]
 80021b4:	2380      	movs	r3, #128	; 0x80
 80021b6:	009b      	lsls	r3, r3, #2
 80021b8:	429a      	cmp	r2, r3
 80021ba:	d11f      	bne.n	80021fc <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80021bc:	4b14      	ldr	r3, [pc, #80]	; (8002210 <HAL_PWREx_ControlVoltageScaling+0x78>)
 80021be:	681a      	ldr	r2, [r3, #0]
 80021c0:	0013      	movs	r3, r2
 80021c2:	005b      	lsls	r3, r3, #1
 80021c4:	189b      	adds	r3, r3, r2
 80021c6:	005b      	lsls	r3, r3, #1
 80021c8:	4912      	ldr	r1, [pc, #72]	; (8002214 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80021ca:	0018      	movs	r0, r3
 80021cc:	f7fd ff9a 	bl	8000104 <__udivsi3>
 80021d0:	0003      	movs	r3, r0
 80021d2:	3301      	adds	r3, #1
 80021d4:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80021d6:	e008      	b.n	80021ea <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d003      	beq.n	80021e6 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	3b01      	subs	r3, #1
 80021e2:	60fb      	str	r3, [r7, #12]
 80021e4:	e001      	b.n	80021ea <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80021e6:	2303      	movs	r3, #3
 80021e8:	e009      	b.n	80021fe <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80021ea:	4b07      	ldr	r3, [pc, #28]	; (8002208 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80021ec:	695a      	ldr	r2, [r3, #20]
 80021ee:	2380      	movs	r3, #128	; 0x80
 80021f0:	00db      	lsls	r3, r3, #3
 80021f2:	401a      	ands	r2, r3
 80021f4:	2380      	movs	r3, #128	; 0x80
 80021f6:	00db      	lsls	r3, r3, #3
 80021f8:	429a      	cmp	r2, r3
 80021fa:	d0ed      	beq.n	80021d8 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80021fc:	2300      	movs	r3, #0
}
 80021fe:	0018      	movs	r0, r3
 8002200:	46bd      	mov	sp, r7
 8002202:	b004      	add	sp, #16
 8002204:	bd80      	pop	{r7, pc}
 8002206:	46c0      	nop			; (mov r8, r8)
 8002208:	40007000 	.word	0x40007000
 800220c:	fffff9ff 	.word	0xfffff9ff
 8002210:	20000004 	.word	0x20000004
 8002214:	000f4240 	.word	0x000f4240

08002218 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 800221c:	4b03      	ldr	r3, [pc, #12]	; (800222c <LL_RCC_GetAPB1Prescaler+0x14>)
 800221e:	689a      	ldr	r2, [r3, #8]
 8002220:	23e0      	movs	r3, #224	; 0xe0
 8002222:	01db      	lsls	r3, r3, #7
 8002224:	4013      	ands	r3, r2
}
 8002226:	0018      	movs	r0, r3
 8002228:	46bd      	mov	sp, r7
 800222a:	bd80      	pop	{r7, pc}
 800222c:	40021000 	.word	0x40021000

08002230 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b088      	sub	sp, #32
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	2b00      	cmp	r3, #0
 800223c:	d101      	bne.n	8002242 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800223e:	2301      	movs	r3, #1
 8002240:	e2fe      	b.n	8002840 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	2201      	movs	r2, #1
 8002248:	4013      	ands	r3, r2
 800224a:	d100      	bne.n	800224e <HAL_RCC_OscConfig+0x1e>
 800224c:	e07c      	b.n	8002348 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800224e:	4bc3      	ldr	r3, [pc, #780]	; (800255c <HAL_RCC_OscConfig+0x32c>)
 8002250:	689b      	ldr	r3, [r3, #8]
 8002252:	2238      	movs	r2, #56	; 0x38
 8002254:	4013      	ands	r3, r2
 8002256:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002258:	4bc0      	ldr	r3, [pc, #768]	; (800255c <HAL_RCC_OscConfig+0x32c>)
 800225a:	68db      	ldr	r3, [r3, #12]
 800225c:	2203      	movs	r2, #3
 800225e:	4013      	ands	r3, r2
 8002260:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8002262:	69bb      	ldr	r3, [r7, #24]
 8002264:	2b10      	cmp	r3, #16
 8002266:	d102      	bne.n	800226e <HAL_RCC_OscConfig+0x3e>
 8002268:	697b      	ldr	r3, [r7, #20]
 800226a:	2b03      	cmp	r3, #3
 800226c:	d002      	beq.n	8002274 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800226e:	69bb      	ldr	r3, [r7, #24]
 8002270:	2b08      	cmp	r3, #8
 8002272:	d10b      	bne.n	800228c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002274:	4bb9      	ldr	r3, [pc, #740]	; (800255c <HAL_RCC_OscConfig+0x32c>)
 8002276:	681a      	ldr	r2, [r3, #0]
 8002278:	2380      	movs	r3, #128	; 0x80
 800227a:	029b      	lsls	r3, r3, #10
 800227c:	4013      	ands	r3, r2
 800227e:	d062      	beq.n	8002346 <HAL_RCC_OscConfig+0x116>
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	2b00      	cmp	r3, #0
 8002286:	d15e      	bne.n	8002346 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8002288:	2301      	movs	r3, #1
 800228a:	e2d9      	b.n	8002840 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	685a      	ldr	r2, [r3, #4]
 8002290:	2380      	movs	r3, #128	; 0x80
 8002292:	025b      	lsls	r3, r3, #9
 8002294:	429a      	cmp	r2, r3
 8002296:	d107      	bne.n	80022a8 <HAL_RCC_OscConfig+0x78>
 8002298:	4bb0      	ldr	r3, [pc, #704]	; (800255c <HAL_RCC_OscConfig+0x32c>)
 800229a:	681a      	ldr	r2, [r3, #0]
 800229c:	4baf      	ldr	r3, [pc, #700]	; (800255c <HAL_RCC_OscConfig+0x32c>)
 800229e:	2180      	movs	r1, #128	; 0x80
 80022a0:	0249      	lsls	r1, r1, #9
 80022a2:	430a      	orrs	r2, r1
 80022a4:	601a      	str	r2, [r3, #0]
 80022a6:	e020      	b.n	80022ea <HAL_RCC_OscConfig+0xba>
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	685a      	ldr	r2, [r3, #4]
 80022ac:	23a0      	movs	r3, #160	; 0xa0
 80022ae:	02db      	lsls	r3, r3, #11
 80022b0:	429a      	cmp	r2, r3
 80022b2:	d10e      	bne.n	80022d2 <HAL_RCC_OscConfig+0xa2>
 80022b4:	4ba9      	ldr	r3, [pc, #676]	; (800255c <HAL_RCC_OscConfig+0x32c>)
 80022b6:	681a      	ldr	r2, [r3, #0]
 80022b8:	4ba8      	ldr	r3, [pc, #672]	; (800255c <HAL_RCC_OscConfig+0x32c>)
 80022ba:	2180      	movs	r1, #128	; 0x80
 80022bc:	02c9      	lsls	r1, r1, #11
 80022be:	430a      	orrs	r2, r1
 80022c0:	601a      	str	r2, [r3, #0]
 80022c2:	4ba6      	ldr	r3, [pc, #664]	; (800255c <HAL_RCC_OscConfig+0x32c>)
 80022c4:	681a      	ldr	r2, [r3, #0]
 80022c6:	4ba5      	ldr	r3, [pc, #660]	; (800255c <HAL_RCC_OscConfig+0x32c>)
 80022c8:	2180      	movs	r1, #128	; 0x80
 80022ca:	0249      	lsls	r1, r1, #9
 80022cc:	430a      	orrs	r2, r1
 80022ce:	601a      	str	r2, [r3, #0]
 80022d0:	e00b      	b.n	80022ea <HAL_RCC_OscConfig+0xba>
 80022d2:	4ba2      	ldr	r3, [pc, #648]	; (800255c <HAL_RCC_OscConfig+0x32c>)
 80022d4:	681a      	ldr	r2, [r3, #0]
 80022d6:	4ba1      	ldr	r3, [pc, #644]	; (800255c <HAL_RCC_OscConfig+0x32c>)
 80022d8:	49a1      	ldr	r1, [pc, #644]	; (8002560 <HAL_RCC_OscConfig+0x330>)
 80022da:	400a      	ands	r2, r1
 80022dc:	601a      	str	r2, [r3, #0]
 80022de:	4b9f      	ldr	r3, [pc, #636]	; (800255c <HAL_RCC_OscConfig+0x32c>)
 80022e0:	681a      	ldr	r2, [r3, #0]
 80022e2:	4b9e      	ldr	r3, [pc, #632]	; (800255c <HAL_RCC_OscConfig+0x32c>)
 80022e4:	499f      	ldr	r1, [pc, #636]	; (8002564 <HAL_RCC_OscConfig+0x334>)
 80022e6:	400a      	ands	r2, r1
 80022e8:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	685b      	ldr	r3, [r3, #4]
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d014      	beq.n	800231c <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022f2:	f7ff fce7 	bl	8001cc4 <HAL_GetTick>
 80022f6:	0003      	movs	r3, r0
 80022f8:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80022fa:	e008      	b.n	800230e <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022fc:	f7ff fce2 	bl	8001cc4 <HAL_GetTick>
 8002300:	0002      	movs	r2, r0
 8002302:	693b      	ldr	r3, [r7, #16]
 8002304:	1ad3      	subs	r3, r2, r3
 8002306:	2b64      	cmp	r3, #100	; 0x64
 8002308:	d901      	bls.n	800230e <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 800230a:	2303      	movs	r3, #3
 800230c:	e298      	b.n	8002840 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800230e:	4b93      	ldr	r3, [pc, #588]	; (800255c <HAL_RCC_OscConfig+0x32c>)
 8002310:	681a      	ldr	r2, [r3, #0]
 8002312:	2380      	movs	r3, #128	; 0x80
 8002314:	029b      	lsls	r3, r3, #10
 8002316:	4013      	ands	r3, r2
 8002318:	d0f0      	beq.n	80022fc <HAL_RCC_OscConfig+0xcc>
 800231a:	e015      	b.n	8002348 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800231c:	f7ff fcd2 	bl	8001cc4 <HAL_GetTick>
 8002320:	0003      	movs	r3, r0
 8002322:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002324:	e008      	b.n	8002338 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002326:	f7ff fccd 	bl	8001cc4 <HAL_GetTick>
 800232a:	0002      	movs	r2, r0
 800232c:	693b      	ldr	r3, [r7, #16]
 800232e:	1ad3      	subs	r3, r2, r3
 8002330:	2b64      	cmp	r3, #100	; 0x64
 8002332:	d901      	bls.n	8002338 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002334:	2303      	movs	r3, #3
 8002336:	e283      	b.n	8002840 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002338:	4b88      	ldr	r3, [pc, #544]	; (800255c <HAL_RCC_OscConfig+0x32c>)
 800233a:	681a      	ldr	r2, [r3, #0]
 800233c:	2380      	movs	r3, #128	; 0x80
 800233e:	029b      	lsls	r3, r3, #10
 8002340:	4013      	ands	r3, r2
 8002342:	d1f0      	bne.n	8002326 <HAL_RCC_OscConfig+0xf6>
 8002344:	e000      	b.n	8002348 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002346:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	2202      	movs	r2, #2
 800234e:	4013      	ands	r3, r2
 8002350:	d100      	bne.n	8002354 <HAL_RCC_OscConfig+0x124>
 8002352:	e099      	b.n	8002488 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002354:	4b81      	ldr	r3, [pc, #516]	; (800255c <HAL_RCC_OscConfig+0x32c>)
 8002356:	689b      	ldr	r3, [r3, #8]
 8002358:	2238      	movs	r2, #56	; 0x38
 800235a:	4013      	ands	r3, r2
 800235c:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800235e:	4b7f      	ldr	r3, [pc, #508]	; (800255c <HAL_RCC_OscConfig+0x32c>)
 8002360:	68db      	ldr	r3, [r3, #12]
 8002362:	2203      	movs	r2, #3
 8002364:	4013      	ands	r3, r2
 8002366:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8002368:	69bb      	ldr	r3, [r7, #24]
 800236a:	2b10      	cmp	r3, #16
 800236c:	d102      	bne.n	8002374 <HAL_RCC_OscConfig+0x144>
 800236e:	697b      	ldr	r3, [r7, #20]
 8002370:	2b02      	cmp	r3, #2
 8002372:	d002      	beq.n	800237a <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8002374:	69bb      	ldr	r3, [r7, #24]
 8002376:	2b00      	cmp	r3, #0
 8002378:	d135      	bne.n	80023e6 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800237a:	4b78      	ldr	r3, [pc, #480]	; (800255c <HAL_RCC_OscConfig+0x32c>)
 800237c:	681a      	ldr	r2, [r3, #0]
 800237e:	2380      	movs	r3, #128	; 0x80
 8002380:	00db      	lsls	r3, r3, #3
 8002382:	4013      	ands	r3, r2
 8002384:	d005      	beq.n	8002392 <HAL_RCC_OscConfig+0x162>
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	68db      	ldr	r3, [r3, #12]
 800238a:	2b00      	cmp	r3, #0
 800238c:	d101      	bne.n	8002392 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 800238e:	2301      	movs	r3, #1
 8002390:	e256      	b.n	8002840 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002392:	4b72      	ldr	r3, [pc, #456]	; (800255c <HAL_RCC_OscConfig+0x32c>)
 8002394:	685b      	ldr	r3, [r3, #4]
 8002396:	4a74      	ldr	r2, [pc, #464]	; (8002568 <HAL_RCC_OscConfig+0x338>)
 8002398:	4013      	ands	r3, r2
 800239a:	0019      	movs	r1, r3
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	695b      	ldr	r3, [r3, #20]
 80023a0:	021a      	lsls	r2, r3, #8
 80023a2:	4b6e      	ldr	r3, [pc, #440]	; (800255c <HAL_RCC_OscConfig+0x32c>)
 80023a4:	430a      	orrs	r2, r1
 80023a6:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80023a8:	69bb      	ldr	r3, [r7, #24]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d112      	bne.n	80023d4 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80023ae:	4b6b      	ldr	r3, [pc, #428]	; (800255c <HAL_RCC_OscConfig+0x32c>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	4a6e      	ldr	r2, [pc, #440]	; (800256c <HAL_RCC_OscConfig+0x33c>)
 80023b4:	4013      	ands	r3, r2
 80023b6:	0019      	movs	r1, r3
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	691a      	ldr	r2, [r3, #16]
 80023bc:	4b67      	ldr	r3, [pc, #412]	; (800255c <HAL_RCC_OscConfig+0x32c>)
 80023be:	430a      	orrs	r2, r1
 80023c0:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80023c2:	4b66      	ldr	r3, [pc, #408]	; (800255c <HAL_RCC_OscConfig+0x32c>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	0adb      	lsrs	r3, r3, #11
 80023c8:	2207      	movs	r2, #7
 80023ca:	4013      	ands	r3, r2
 80023cc:	4a68      	ldr	r2, [pc, #416]	; (8002570 <HAL_RCC_OscConfig+0x340>)
 80023ce:	40da      	lsrs	r2, r3
 80023d0:	4b68      	ldr	r3, [pc, #416]	; (8002574 <HAL_RCC_OscConfig+0x344>)
 80023d2:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80023d4:	4b68      	ldr	r3, [pc, #416]	; (8002578 <HAL_RCC_OscConfig+0x348>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	0018      	movs	r0, r3
 80023da:	f7ff fc17 	bl	8001c0c <HAL_InitTick>
 80023de:	1e03      	subs	r3, r0, #0
 80023e0:	d051      	beq.n	8002486 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 80023e2:	2301      	movs	r3, #1
 80023e4:	e22c      	b.n	8002840 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	68db      	ldr	r3, [r3, #12]
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d030      	beq.n	8002450 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80023ee:	4b5b      	ldr	r3, [pc, #364]	; (800255c <HAL_RCC_OscConfig+0x32c>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	4a5e      	ldr	r2, [pc, #376]	; (800256c <HAL_RCC_OscConfig+0x33c>)
 80023f4:	4013      	ands	r3, r2
 80023f6:	0019      	movs	r1, r3
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	691a      	ldr	r2, [r3, #16]
 80023fc:	4b57      	ldr	r3, [pc, #348]	; (800255c <HAL_RCC_OscConfig+0x32c>)
 80023fe:	430a      	orrs	r2, r1
 8002400:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8002402:	4b56      	ldr	r3, [pc, #344]	; (800255c <HAL_RCC_OscConfig+0x32c>)
 8002404:	681a      	ldr	r2, [r3, #0]
 8002406:	4b55      	ldr	r3, [pc, #340]	; (800255c <HAL_RCC_OscConfig+0x32c>)
 8002408:	2180      	movs	r1, #128	; 0x80
 800240a:	0049      	lsls	r1, r1, #1
 800240c:	430a      	orrs	r2, r1
 800240e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002410:	f7ff fc58 	bl	8001cc4 <HAL_GetTick>
 8002414:	0003      	movs	r3, r0
 8002416:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002418:	e008      	b.n	800242c <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800241a:	f7ff fc53 	bl	8001cc4 <HAL_GetTick>
 800241e:	0002      	movs	r2, r0
 8002420:	693b      	ldr	r3, [r7, #16]
 8002422:	1ad3      	subs	r3, r2, r3
 8002424:	2b02      	cmp	r3, #2
 8002426:	d901      	bls.n	800242c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8002428:	2303      	movs	r3, #3
 800242a:	e209      	b.n	8002840 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800242c:	4b4b      	ldr	r3, [pc, #300]	; (800255c <HAL_RCC_OscConfig+0x32c>)
 800242e:	681a      	ldr	r2, [r3, #0]
 8002430:	2380      	movs	r3, #128	; 0x80
 8002432:	00db      	lsls	r3, r3, #3
 8002434:	4013      	ands	r3, r2
 8002436:	d0f0      	beq.n	800241a <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002438:	4b48      	ldr	r3, [pc, #288]	; (800255c <HAL_RCC_OscConfig+0x32c>)
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	4a4a      	ldr	r2, [pc, #296]	; (8002568 <HAL_RCC_OscConfig+0x338>)
 800243e:	4013      	ands	r3, r2
 8002440:	0019      	movs	r1, r3
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	695b      	ldr	r3, [r3, #20]
 8002446:	021a      	lsls	r2, r3, #8
 8002448:	4b44      	ldr	r3, [pc, #272]	; (800255c <HAL_RCC_OscConfig+0x32c>)
 800244a:	430a      	orrs	r2, r1
 800244c:	605a      	str	r2, [r3, #4]
 800244e:	e01b      	b.n	8002488 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8002450:	4b42      	ldr	r3, [pc, #264]	; (800255c <HAL_RCC_OscConfig+0x32c>)
 8002452:	681a      	ldr	r2, [r3, #0]
 8002454:	4b41      	ldr	r3, [pc, #260]	; (800255c <HAL_RCC_OscConfig+0x32c>)
 8002456:	4949      	ldr	r1, [pc, #292]	; (800257c <HAL_RCC_OscConfig+0x34c>)
 8002458:	400a      	ands	r2, r1
 800245a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800245c:	f7ff fc32 	bl	8001cc4 <HAL_GetTick>
 8002460:	0003      	movs	r3, r0
 8002462:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002464:	e008      	b.n	8002478 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002466:	f7ff fc2d 	bl	8001cc4 <HAL_GetTick>
 800246a:	0002      	movs	r2, r0
 800246c:	693b      	ldr	r3, [r7, #16]
 800246e:	1ad3      	subs	r3, r2, r3
 8002470:	2b02      	cmp	r3, #2
 8002472:	d901      	bls.n	8002478 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8002474:	2303      	movs	r3, #3
 8002476:	e1e3      	b.n	8002840 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002478:	4b38      	ldr	r3, [pc, #224]	; (800255c <HAL_RCC_OscConfig+0x32c>)
 800247a:	681a      	ldr	r2, [r3, #0]
 800247c:	2380      	movs	r3, #128	; 0x80
 800247e:	00db      	lsls	r3, r3, #3
 8002480:	4013      	ands	r3, r2
 8002482:	d1f0      	bne.n	8002466 <HAL_RCC_OscConfig+0x236>
 8002484:	e000      	b.n	8002488 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002486:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	2208      	movs	r2, #8
 800248e:	4013      	ands	r3, r2
 8002490:	d047      	beq.n	8002522 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002492:	4b32      	ldr	r3, [pc, #200]	; (800255c <HAL_RCC_OscConfig+0x32c>)
 8002494:	689b      	ldr	r3, [r3, #8]
 8002496:	2238      	movs	r2, #56	; 0x38
 8002498:	4013      	ands	r3, r2
 800249a:	2b18      	cmp	r3, #24
 800249c:	d10a      	bne.n	80024b4 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800249e:	4b2f      	ldr	r3, [pc, #188]	; (800255c <HAL_RCC_OscConfig+0x32c>)
 80024a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80024a2:	2202      	movs	r2, #2
 80024a4:	4013      	ands	r3, r2
 80024a6:	d03c      	beq.n	8002522 <HAL_RCC_OscConfig+0x2f2>
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	699b      	ldr	r3, [r3, #24]
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d138      	bne.n	8002522 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 80024b0:	2301      	movs	r3, #1
 80024b2:	e1c5      	b.n	8002840 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	699b      	ldr	r3, [r3, #24]
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d019      	beq.n	80024f0 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80024bc:	4b27      	ldr	r3, [pc, #156]	; (800255c <HAL_RCC_OscConfig+0x32c>)
 80024be:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80024c0:	4b26      	ldr	r3, [pc, #152]	; (800255c <HAL_RCC_OscConfig+0x32c>)
 80024c2:	2101      	movs	r1, #1
 80024c4:	430a      	orrs	r2, r1
 80024c6:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024c8:	f7ff fbfc 	bl	8001cc4 <HAL_GetTick>
 80024cc:	0003      	movs	r3, r0
 80024ce:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80024d0:	e008      	b.n	80024e4 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024d2:	f7ff fbf7 	bl	8001cc4 <HAL_GetTick>
 80024d6:	0002      	movs	r2, r0
 80024d8:	693b      	ldr	r3, [r7, #16]
 80024da:	1ad3      	subs	r3, r2, r3
 80024dc:	2b02      	cmp	r3, #2
 80024de:	d901      	bls.n	80024e4 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80024e0:	2303      	movs	r3, #3
 80024e2:	e1ad      	b.n	8002840 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80024e4:	4b1d      	ldr	r3, [pc, #116]	; (800255c <HAL_RCC_OscConfig+0x32c>)
 80024e6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80024e8:	2202      	movs	r2, #2
 80024ea:	4013      	ands	r3, r2
 80024ec:	d0f1      	beq.n	80024d2 <HAL_RCC_OscConfig+0x2a2>
 80024ee:	e018      	b.n	8002522 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80024f0:	4b1a      	ldr	r3, [pc, #104]	; (800255c <HAL_RCC_OscConfig+0x32c>)
 80024f2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80024f4:	4b19      	ldr	r3, [pc, #100]	; (800255c <HAL_RCC_OscConfig+0x32c>)
 80024f6:	2101      	movs	r1, #1
 80024f8:	438a      	bics	r2, r1
 80024fa:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024fc:	f7ff fbe2 	bl	8001cc4 <HAL_GetTick>
 8002500:	0003      	movs	r3, r0
 8002502:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002504:	e008      	b.n	8002518 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002506:	f7ff fbdd 	bl	8001cc4 <HAL_GetTick>
 800250a:	0002      	movs	r2, r0
 800250c:	693b      	ldr	r3, [r7, #16]
 800250e:	1ad3      	subs	r3, r2, r3
 8002510:	2b02      	cmp	r3, #2
 8002512:	d901      	bls.n	8002518 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8002514:	2303      	movs	r3, #3
 8002516:	e193      	b.n	8002840 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002518:	4b10      	ldr	r3, [pc, #64]	; (800255c <HAL_RCC_OscConfig+0x32c>)
 800251a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800251c:	2202      	movs	r2, #2
 800251e:	4013      	ands	r3, r2
 8002520:	d1f1      	bne.n	8002506 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	2204      	movs	r2, #4
 8002528:	4013      	ands	r3, r2
 800252a:	d100      	bne.n	800252e <HAL_RCC_OscConfig+0x2fe>
 800252c:	e0c6      	b.n	80026bc <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800252e:	231f      	movs	r3, #31
 8002530:	18fb      	adds	r3, r7, r3
 8002532:	2200      	movs	r2, #0
 8002534:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002536:	4b09      	ldr	r3, [pc, #36]	; (800255c <HAL_RCC_OscConfig+0x32c>)
 8002538:	689b      	ldr	r3, [r3, #8]
 800253a:	2238      	movs	r2, #56	; 0x38
 800253c:	4013      	ands	r3, r2
 800253e:	2b20      	cmp	r3, #32
 8002540:	d11e      	bne.n	8002580 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8002542:	4b06      	ldr	r3, [pc, #24]	; (800255c <HAL_RCC_OscConfig+0x32c>)
 8002544:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002546:	2202      	movs	r2, #2
 8002548:	4013      	ands	r3, r2
 800254a:	d100      	bne.n	800254e <HAL_RCC_OscConfig+0x31e>
 800254c:	e0b6      	b.n	80026bc <HAL_RCC_OscConfig+0x48c>
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	689b      	ldr	r3, [r3, #8]
 8002552:	2b00      	cmp	r3, #0
 8002554:	d000      	beq.n	8002558 <HAL_RCC_OscConfig+0x328>
 8002556:	e0b1      	b.n	80026bc <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8002558:	2301      	movs	r3, #1
 800255a:	e171      	b.n	8002840 <HAL_RCC_OscConfig+0x610>
 800255c:	40021000 	.word	0x40021000
 8002560:	fffeffff 	.word	0xfffeffff
 8002564:	fffbffff 	.word	0xfffbffff
 8002568:	ffff80ff 	.word	0xffff80ff
 800256c:	ffffc7ff 	.word	0xffffc7ff
 8002570:	00f42400 	.word	0x00f42400
 8002574:	20000004 	.word	0x20000004
 8002578:	20000008 	.word	0x20000008
 800257c:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002580:	4bb1      	ldr	r3, [pc, #708]	; (8002848 <HAL_RCC_OscConfig+0x618>)
 8002582:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002584:	2380      	movs	r3, #128	; 0x80
 8002586:	055b      	lsls	r3, r3, #21
 8002588:	4013      	ands	r3, r2
 800258a:	d101      	bne.n	8002590 <HAL_RCC_OscConfig+0x360>
 800258c:	2301      	movs	r3, #1
 800258e:	e000      	b.n	8002592 <HAL_RCC_OscConfig+0x362>
 8002590:	2300      	movs	r3, #0
 8002592:	2b00      	cmp	r3, #0
 8002594:	d011      	beq.n	80025ba <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8002596:	4bac      	ldr	r3, [pc, #688]	; (8002848 <HAL_RCC_OscConfig+0x618>)
 8002598:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800259a:	4bab      	ldr	r3, [pc, #684]	; (8002848 <HAL_RCC_OscConfig+0x618>)
 800259c:	2180      	movs	r1, #128	; 0x80
 800259e:	0549      	lsls	r1, r1, #21
 80025a0:	430a      	orrs	r2, r1
 80025a2:	63da      	str	r2, [r3, #60]	; 0x3c
 80025a4:	4ba8      	ldr	r3, [pc, #672]	; (8002848 <HAL_RCC_OscConfig+0x618>)
 80025a6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80025a8:	2380      	movs	r3, #128	; 0x80
 80025aa:	055b      	lsls	r3, r3, #21
 80025ac:	4013      	ands	r3, r2
 80025ae:	60fb      	str	r3, [r7, #12]
 80025b0:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 80025b2:	231f      	movs	r3, #31
 80025b4:	18fb      	adds	r3, r7, r3
 80025b6:	2201      	movs	r2, #1
 80025b8:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80025ba:	4ba4      	ldr	r3, [pc, #656]	; (800284c <HAL_RCC_OscConfig+0x61c>)
 80025bc:	681a      	ldr	r2, [r3, #0]
 80025be:	2380      	movs	r3, #128	; 0x80
 80025c0:	005b      	lsls	r3, r3, #1
 80025c2:	4013      	ands	r3, r2
 80025c4:	d11a      	bne.n	80025fc <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80025c6:	4ba1      	ldr	r3, [pc, #644]	; (800284c <HAL_RCC_OscConfig+0x61c>)
 80025c8:	681a      	ldr	r2, [r3, #0]
 80025ca:	4ba0      	ldr	r3, [pc, #640]	; (800284c <HAL_RCC_OscConfig+0x61c>)
 80025cc:	2180      	movs	r1, #128	; 0x80
 80025ce:	0049      	lsls	r1, r1, #1
 80025d0:	430a      	orrs	r2, r1
 80025d2:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 80025d4:	f7ff fb76 	bl	8001cc4 <HAL_GetTick>
 80025d8:	0003      	movs	r3, r0
 80025da:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80025dc:	e008      	b.n	80025f0 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80025de:	f7ff fb71 	bl	8001cc4 <HAL_GetTick>
 80025e2:	0002      	movs	r2, r0
 80025e4:	693b      	ldr	r3, [r7, #16]
 80025e6:	1ad3      	subs	r3, r2, r3
 80025e8:	2b02      	cmp	r3, #2
 80025ea:	d901      	bls.n	80025f0 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 80025ec:	2303      	movs	r3, #3
 80025ee:	e127      	b.n	8002840 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80025f0:	4b96      	ldr	r3, [pc, #600]	; (800284c <HAL_RCC_OscConfig+0x61c>)
 80025f2:	681a      	ldr	r2, [r3, #0]
 80025f4:	2380      	movs	r3, #128	; 0x80
 80025f6:	005b      	lsls	r3, r3, #1
 80025f8:	4013      	ands	r3, r2
 80025fa:	d0f0      	beq.n	80025de <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	689b      	ldr	r3, [r3, #8]
 8002600:	2b01      	cmp	r3, #1
 8002602:	d106      	bne.n	8002612 <HAL_RCC_OscConfig+0x3e2>
 8002604:	4b90      	ldr	r3, [pc, #576]	; (8002848 <HAL_RCC_OscConfig+0x618>)
 8002606:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002608:	4b8f      	ldr	r3, [pc, #572]	; (8002848 <HAL_RCC_OscConfig+0x618>)
 800260a:	2101      	movs	r1, #1
 800260c:	430a      	orrs	r2, r1
 800260e:	65da      	str	r2, [r3, #92]	; 0x5c
 8002610:	e01c      	b.n	800264c <HAL_RCC_OscConfig+0x41c>
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	689b      	ldr	r3, [r3, #8]
 8002616:	2b05      	cmp	r3, #5
 8002618:	d10c      	bne.n	8002634 <HAL_RCC_OscConfig+0x404>
 800261a:	4b8b      	ldr	r3, [pc, #556]	; (8002848 <HAL_RCC_OscConfig+0x618>)
 800261c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800261e:	4b8a      	ldr	r3, [pc, #552]	; (8002848 <HAL_RCC_OscConfig+0x618>)
 8002620:	2104      	movs	r1, #4
 8002622:	430a      	orrs	r2, r1
 8002624:	65da      	str	r2, [r3, #92]	; 0x5c
 8002626:	4b88      	ldr	r3, [pc, #544]	; (8002848 <HAL_RCC_OscConfig+0x618>)
 8002628:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800262a:	4b87      	ldr	r3, [pc, #540]	; (8002848 <HAL_RCC_OscConfig+0x618>)
 800262c:	2101      	movs	r1, #1
 800262e:	430a      	orrs	r2, r1
 8002630:	65da      	str	r2, [r3, #92]	; 0x5c
 8002632:	e00b      	b.n	800264c <HAL_RCC_OscConfig+0x41c>
 8002634:	4b84      	ldr	r3, [pc, #528]	; (8002848 <HAL_RCC_OscConfig+0x618>)
 8002636:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002638:	4b83      	ldr	r3, [pc, #524]	; (8002848 <HAL_RCC_OscConfig+0x618>)
 800263a:	2101      	movs	r1, #1
 800263c:	438a      	bics	r2, r1
 800263e:	65da      	str	r2, [r3, #92]	; 0x5c
 8002640:	4b81      	ldr	r3, [pc, #516]	; (8002848 <HAL_RCC_OscConfig+0x618>)
 8002642:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002644:	4b80      	ldr	r3, [pc, #512]	; (8002848 <HAL_RCC_OscConfig+0x618>)
 8002646:	2104      	movs	r1, #4
 8002648:	438a      	bics	r2, r1
 800264a:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	689b      	ldr	r3, [r3, #8]
 8002650:	2b00      	cmp	r3, #0
 8002652:	d014      	beq.n	800267e <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002654:	f7ff fb36 	bl	8001cc4 <HAL_GetTick>
 8002658:	0003      	movs	r3, r0
 800265a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800265c:	e009      	b.n	8002672 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800265e:	f7ff fb31 	bl	8001cc4 <HAL_GetTick>
 8002662:	0002      	movs	r2, r0
 8002664:	693b      	ldr	r3, [r7, #16]
 8002666:	1ad3      	subs	r3, r2, r3
 8002668:	4a79      	ldr	r2, [pc, #484]	; (8002850 <HAL_RCC_OscConfig+0x620>)
 800266a:	4293      	cmp	r3, r2
 800266c:	d901      	bls.n	8002672 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 800266e:	2303      	movs	r3, #3
 8002670:	e0e6      	b.n	8002840 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002672:	4b75      	ldr	r3, [pc, #468]	; (8002848 <HAL_RCC_OscConfig+0x618>)
 8002674:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002676:	2202      	movs	r2, #2
 8002678:	4013      	ands	r3, r2
 800267a:	d0f0      	beq.n	800265e <HAL_RCC_OscConfig+0x42e>
 800267c:	e013      	b.n	80026a6 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800267e:	f7ff fb21 	bl	8001cc4 <HAL_GetTick>
 8002682:	0003      	movs	r3, r0
 8002684:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002686:	e009      	b.n	800269c <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002688:	f7ff fb1c 	bl	8001cc4 <HAL_GetTick>
 800268c:	0002      	movs	r2, r0
 800268e:	693b      	ldr	r3, [r7, #16]
 8002690:	1ad3      	subs	r3, r2, r3
 8002692:	4a6f      	ldr	r2, [pc, #444]	; (8002850 <HAL_RCC_OscConfig+0x620>)
 8002694:	4293      	cmp	r3, r2
 8002696:	d901      	bls.n	800269c <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8002698:	2303      	movs	r3, #3
 800269a:	e0d1      	b.n	8002840 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800269c:	4b6a      	ldr	r3, [pc, #424]	; (8002848 <HAL_RCC_OscConfig+0x618>)
 800269e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026a0:	2202      	movs	r2, #2
 80026a2:	4013      	ands	r3, r2
 80026a4:	d1f0      	bne.n	8002688 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80026a6:	231f      	movs	r3, #31
 80026a8:	18fb      	adds	r3, r7, r3
 80026aa:	781b      	ldrb	r3, [r3, #0]
 80026ac:	2b01      	cmp	r3, #1
 80026ae:	d105      	bne.n	80026bc <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80026b0:	4b65      	ldr	r3, [pc, #404]	; (8002848 <HAL_RCC_OscConfig+0x618>)
 80026b2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80026b4:	4b64      	ldr	r3, [pc, #400]	; (8002848 <HAL_RCC_OscConfig+0x618>)
 80026b6:	4967      	ldr	r1, [pc, #412]	; (8002854 <HAL_RCC_OscConfig+0x624>)
 80026b8:	400a      	ands	r2, r1
 80026ba:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	69db      	ldr	r3, [r3, #28]
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d100      	bne.n	80026c6 <HAL_RCC_OscConfig+0x496>
 80026c4:	e0bb      	b.n	800283e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80026c6:	4b60      	ldr	r3, [pc, #384]	; (8002848 <HAL_RCC_OscConfig+0x618>)
 80026c8:	689b      	ldr	r3, [r3, #8]
 80026ca:	2238      	movs	r2, #56	; 0x38
 80026cc:	4013      	ands	r3, r2
 80026ce:	2b10      	cmp	r3, #16
 80026d0:	d100      	bne.n	80026d4 <HAL_RCC_OscConfig+0x4a4>
 80026d2:	e07b      	b.n	80027cc <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	69db      	ldr	r3, [r3, #28]
 80026d8:	2b02      	cmp	r3, #2
 80026da:	d156      	bne.n	800278a <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026dc:	4b5a      	ldr	r3, [pc, #360]	; (8002848 <HAL_RCC_OscConfig+0x618>)
 80026de:	681a      	ldr	r2, [r3, #0]
 80026e0:	4b59      	ldr	r3, [pc, #356]	; (8002848 <HAL_RCC_OscConfig+0x618>)
 80026e2:	495d      	ldr	r1, [pc, #372]	; (8002858 <HAL_RCC_OscConfig+0x628>)
 80026e4:	400a      	ands	r2, r1
 80026e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026e8:	f7ff faec 	bl	8001cc4 <HAL_GetTick>
 80026ec:	0003      	movs	r3, r0
 80026ee:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80026f0:	e008      	b.n	8002704 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026f2:	f7ff fae7 	bl	8001cc4 <HAL_GetTick>
 80026f6:	0002      	movs	r2, r0
 80026f8:	693b      	ldr	r3, [r7, #16]
 80026fa:	1ad3      	subs	r3, r2, r3
 80026fc:	2b02      	cmp	r3, #2
 80026fe:	d901      	bls.n	8002704 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8002700:	2303      	movs	r3, #3
 8002702:	e09d      	b.n	8002840 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002704:	4b50      	ldr	r3, [pc, #320]	; (8002848 <HAL_RCC_OscConfig+0x618>)
 8002706:	681a      	ldr	r2, [r3, #0]
 8002708:	2380      	movs	r3, #128	; 0x80
 800270a:	049b      	lsls	r3, r3, #18
 800270c:	4013      	ands	r3, r2
 800270e:	d1f0      	bne.n	80026f2 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002710:	4b4d      	ldr	r3, [pc, #308]	; (8002848 <HAL_RCC_OscConfig+0x618>)
 8002712:	68db      	ldr	r3, [r3, #12]
 8002714:	4a51      	ldr	r2, [pc, #324]	; (800285c <HAL_RCC_OscConfig+0x62c>)
 8002716:	4013      	ands	r3, r2
 8002718:	0019      	movs	r1, r3
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	6a1a      	ldr	r2, [r3, #32]
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002722:	431a      	orrs	r2, r3
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002728:	021b      	lsls	r3, r3, #8
 800272a:	431a      	orrs	r2, r3
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002730:	431a      	orrs	r2, r3
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002736:	431a      	orrs	r2, r3
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800273c:	431a      	orrs	r2, r3
 800273e:	4b42      	ldr	r3, [pc, #264]	; (8002848 <HAL_RCC_OscConfig+0x618>)
 8002740:	430a      	orrs	r2, r1
 8002742:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002744:	4b40      	ldr	r3, [pc, #256]	; (8002848 <HAL_RCC_OscConfig+0x618>)
 8002746:	681a      	ldr	r2, [r3, #0]
 8002748:	4b3f      	ldr	r3, [pc, #252]	; (8002848 <HAL_RCC_OscConfig+0x618>)
 800274a:	2180      	movs	r1, #128	; 0x80
 800274c:	0449      	lsls	r1, r1, #17
 800274e:	430a      	orrs	r2, r1
 8002750:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8002752:	4b3d      	ldr	r3, [pc, #244]	; (8002848 <HAL_RCC_OscConfig+0x618>)
 8002754:	68da      	ldr	r2, [r3, #12]
 8002756:	4b3c      	ldr	r3, [pc, #240]	; (8002848 <HAL_RCC_OscConfig+0x618>)
 8002758:	2180      	movs	r1, #128	; 0x80
 800275a:	0549      	lsls	r1, r1, #21
 800275c:	430a      	orrs	r2, r1
 800275e:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002760:	f7ff fab0 	bl	8001cc4 <HAL_GetTick>
 8002764:	0003      	movs	r3, r0
 8002766:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002768:	e008      	b.n	800277c <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800276a:	f7ff faab 	bl	8001cc4 <HAL_GetTick>
 800276e:	0002      	movs	r2, r0
 8002770:	693b      	ldr	r3, [r7, #16]
 8002772:	1ad3      	subs	r3, r2, r3
 8002774:	2b02      	cmp	r3, #2
 8002776:	d901      	bls.n	800277c <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8002778:	2303      	movs	r3, #3
 800277a:	e061      	b.n	8002840 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800277c:	4b32      	ldr	r3, [pc, #200]	; (8002848 <HAL_RCC_OscConfig+0x618>)
 800277e:	681a      	ldr	r2, [r3, #0]
 8002780:	2380      	movs	r3, #128	; 0x80
 8002782:	049b      	lsls	r3, r3, #18
 8002784:	4013      	ands	r3, r2
 8002786:	d0f0      	beq.n	800276a <HAL_RCC_OscConfig+0x53a>
 8002788:	e059      	b.n	800283e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800278a:	4b2f      	ldr	r3, [pc, #188]	; (8002848 <HAL_RCC_OscConfig+0x618>)
 800278c:	681a      	ldr	r2, [r3, #0]
 800278e:	4b2e      	ldr	r3, [pc, #184]	; (8002848 <HAL_RCC_OscConfig+0x618>)
 8002790:	4931      	ldr	r1, [pc, #196]	; (8002858 <HAL_RCC_OscConfig+0x628>)
 8002792:	400a      	ands	r2, r1
 8002794:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002796:	f7ff fa95 	bl	8001cc4 <HAL_GetTick>
 800279a:	0003      	movs	r3, r0
 800279c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800279e:	e008      	b.n	80027b2 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027a0:	f7ff fa90 	bl	8001cc4 <HAL_GetTick>
 80027a4:	0002      	movs	r2, r0
 80027a6:	693b      	ldr	r3, [r7, #16]
 80027a8:	1ad3      	subs	r3, r2, r3
 80027aa:	2b02      	cmp	r3, #2
 80027ac:	d901      	bls.n	80027b2 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 80027ae:	2303      	movs	r3, #3
 80027b0:	e046      	b.n	8002840 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80027b2:	4b25      	ldr	r3, [pc, #148]	; (8002848 <HAL_RCC_OscConfig+0x618>)
 80027b4:	681a      	ldr	r2, [r3, #0]
 80027b6:	2380      	movs	r3, #128	; 0x80
 80027b8:	049b      	lsls	r3, r3, #18
 80027ba:	4013      	ands	r3, r2
 80027bc:	d1f0      	bne.n	80027a0 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 80027be:	4b22      	ldr	r3, [pc, #136]	; (8002848 <HAL_RCC_OscConfig+0x618>)
 80027c0:	68da      	ldr	r2, [r3, #12]
 80027c2:	4b21      	ldr	r3, [pc, #132]	; (8002848 <HAL_RCC_OscConfig+0x618>)
 80027c4:	4926      	ldr	r1, [pc, #152]	; (8002860 <HAL_RCC_OscConfig+0x630>)
 80027c6:	400a      	ands	r2, r1
 80027c8:	60da      	str	r2, [r3, #12]
 80027ca:	e038      	b.n	800283e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	69db      	ldr	r3, [r3, #28]
 80027d0:	2b01      	cmp	r3, #1
 80027d2:	d101      	bne.n	80027d8 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 80027d4:	2301      	movs	r3, #1
 80027d6:	e033      	b.n	8002840 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80027d8:	4b1b      	ldr	r3, [pc, #108]	; (8002848 <HAL_RCC_OscConfig+0x618>)
 80027da:	68db      	ldr	r3, [r3, #12]
 80027dc:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80027de:	697b      	ldr	r3, [r7, #20]
 80027e0:	2203      	movs	r2, #3
 80027e2:	401a      	ands	r2, r3
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6a1b      	ldr	r3, [r3, #32]
 80027e8:	429a      	cmp	r2, r3
 80027ea:	d126      	bne.n	800283a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80027ec:	697b      	ldr	r3, [r7, #20]
 80027ee:	2270      	movs	r2, #112	; 0x70
 80027f0:	401a      	ands	r2, r3
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80027f6:	429a      	cmp	r2, r3
 80027f8:	d11f      	bne.n	800283a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80027fa:	697a      	ldr	r2, [r7, #20]
 80027fc:	23fe      	movs	r3, #254	; 0xfe
 80027fe:	01db      	lsls	r3, r3, #7
 8002800:	401a      	ands	r2, r3
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002806:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002808:	429a      	cmp	r2, r3
 800280a:	d116      	bne.n	800283a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800280c:	697a      	ldr	r2, [r7, #20]
 800280e:	23f8      	movs	r3, #248	; 0xf8
 8002810:	039b      	lsls	r3, r3, #14
 8002812:	401a      	ands	r2, r3
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002818:	429a      	cmp	r2, r3
 800281a:	d10e      	bne.n	800283a <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800281c:	697a      	ldr	r2, [r7, #20]
 800281e:	23e0      	movs	r3, #224	; 0xe0
 8002820:	051b      	lsls	r3, r3, #20
 8002822:	401a      	ands	r2, r3
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002828:	429a      	cmp	r2, r3
 800282a:	d106      	bne.n	800283a <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800282c:	697b      	ldr	r3, [r7, #20]
 800282e:	0f5b      	lsrs	r3, r3, #29
 8002830:	075a      	lsls	r2, r3, #29
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002836:	429a      	cmp	r2, r3
 8002838:	d001      	beq.n	800283e <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 800283a:	2301      	movs	r3, #1
 800283c:	e000      	b.n	8002840 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 800283e:	2300      	movs	r3, #0
}
 8002840:	0018      	movs	r0, r3
 8002842:	46bd      	mov	sp, r7
 8002844:	b008      	add	sp, #32
 8002846:	bd80      	pop	{r7, pc}
 8002848:	40021000 	.word	0x40021000
 800284c:	40007000 	.word	0x40007000
 8002850:	00001388 	.word	0x00001388
 8002854:	efffffff 	.word	0xefffffff
 8002858:	feffffff 	.word	0xfeffffff
 800285c:	11c1808c 	.word	0x11c1808c
 8002860:	eefefffc 	.word	0xeefefffc

08002864 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	b084      	sub	sp, #16
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
 800286c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	2b00      	cmp	r3, #0
 8002872:	d101      	bne.n	8002878 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002874:	2301      	movs	r3, #1
 8002876:	e0e9      	b.n	8002a4c <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002878:	4b76      	ldr	r3, [pc, #472]	; (8002a54 <HAL_RCC_ClockConfig+0x1f0>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	2207      	movs	r2, #7
 800287e:	4013      	ands	r3, r2
 8002880:	683a      	ldr	r2, [r7, #0]
 8002882:	429a      	cmp	r2, r3
 8002884:	d91e      	bls.n	80028c4 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002886:	4b73      	ldr	r3, [pc, #460]	; (8002a54 <HAL_RCC_ClockConfig+0x1f0>)
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	2207      	movs	r2, #7
 800288c:	4393      	bics	r3, r2
 800288e:	0019      	movs	r1, r3
 8002890:	4b70      	ldr	r3, [pc, #448]	; (8002a54 <HAL_RCC_ClockConfig+0x1f0>)
 8002892:	683a      	ldr	r2, [r7, #0]
 8002894:	430a      	orrs	r2, r1
 8002896:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002898:	f7ff fa14 	bl	8001cc4 <HAL_GetTick>
 800289c:	0003      	movs	r3, r0
 800289e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80028a0:	e009      	b.n	80028b6 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028a2:	f7ff fa0f 	bl	8001cc4 <HAL_GetTick>
 80028a6:	0002      	movs	r2, r0
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	1ad3      	subs	r3, r2, r3
 80028ac:	4a6a      	ldr	r2, [pc, #424]	; (8002a58 <HAL_RCC_ClockConfig+0x1f4>)
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d901      	bls.n	80028b6 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80028b2:	2303      	movs	r3, #3
 80028b4:	e0ca      	b.n	8002a4c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80028b6:	4b67      	ldr	r3, [pc, #412]	; (8002a54 <HAL_RCC_ClockConfig+0x1f0>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	2207      	movs	r2, #7
 80028bc:	4013      	ands	r3, r2
 80028be:	683a      	ldr	r2, [r7, #0]
 80028c0:	429a      	cmp	r2, r3
 80028c2:	d1ee      	bne.n	80028a2 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	2202      	movs	r2, #2
 80028ca:	4013      	ands	r3, r2
 80028cc:	d015      	beq.n	80028fa <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	2204      	movs	r2, #4
 80028d4:	4013      	ands	r3, r2
 80028d6:	d006      	beq.n	80028e6 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80028d8:	4b60      	ldr	r3, [pc, #384]	; (8002a5c <HAL_RCC_ClockConfig+0x1f8>)
 80028da:	689a      	ldr	r2, [r3, #8]
 80028dc:	4b5f      	ldr	r3, [pc, #380]	; (8002a5c <HAL_RCC_ClockConfig+0x1f8>)
 80028de:	21e0      	movs	r1, #224	; 0xe0
 80028e0:	01c9      	lsls	r1, r1, #7
 80028e2:	430a      	orrs	r2, r1
 80028e4:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80028e6:	4b5d      	ldr	r3, [pc, #372]	; (8002a5c <HAL_RCC_ClockConfig+0x1f8>)
 80028e8:	689b      	ldr	r3, [r3, #8]
 80028ea:	4a5d      	ldr	r2, [pc, #372]	; (8002a60 <HAL_RCC_ClockConfig+0x1fc>)
 80028ec:	4013      	ands	r3, r2
 80028ee:	0019      	movs	r1, r3
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	689a      	ldr	r2, [r3, #8]
 80028f4:	4b59      	ldr	r3, [pc, #356]	; (8002a5c <HAL_RCC_ClockConfig+0x1f8>)
 80028f6:	430a      	orrs	r2, r1
 80028f8:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	2201      	movs	r2, #1
 8002900:	4013      	ands	r3, r2
 8002902:	d057      	beq.n	80029b4 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	685b      	ldr	r3, [r3, #4]
 8002908:	2b01      	cmp	r3, #1
 800290a:	d107      	bne.n	800291c <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800290c:	4b53      	ldr	r3, [pc, #332]	; (8002a5c <HAL_RCC_ClockConfig+0x1f8>)
 800290e:	681a      	ldr	r2, [r3, #0]
 8002910:	2380      	movs	r3, #128	; 0x80
 8002912:	029b      	lsls	r3, r3, #10
 8002914:	4013      	ands	r3, r2
 8002916:	d12b      	bne.n	8002970 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002918:	2301      	movs	r3, #1
 800291a:	e097      	b.n	8002a4c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	685b      	ldr	r3, [r3, #4]
 8002920:	2b02      	cmp	r3, #2
 8002922:	d107      	bne.n	8002934 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002924:	4b4d      	ldr	r3, [pc, #308]	; (8002a5c <HAL_RCC_ClockConfig+0x1f8>)
 8002926:	681a      	ldr	r2, [r3, #0]
 8002928:	2380      	movs	r3, #128	; 0x80
 800292a:	049b      	lsls	r3, r3, #18
 800292c:	4013      	ands	r3, r2
 800292e:	d11f      	bne.n	8002970 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002930:	2301      	movs	r3, #1
 8002932:	e08b      	b.n	8002a4c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	685b      	ldr	r3, [r3, #4]
 8002938:	2b00      	cmp	r3, #0
 800293a:	d107      	bne.n	800294c <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800293c:	4b47      	ldr	r3, [pc, #284]	; (8002a5c <HAL_RCC_ClockConfig+0x1f8>)
 800293e:	681a      	ldr	r2, [r3, #0]
 8002940:	2380      	movs	r3, #128	; 0x80
 8002942:	00db      	lsls	r3, r3, #3
 8002944:	4013      	ands	r3, r2
 8002946:	d113      	bne.n	8002970 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002948:	2301      	movs	r3, #1
 800294a:	e07f      	b.n	8002a4c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	685b      	ldr	r3, [r3, #4]
 8002950:	2b03      	cmp	r3, #3
 8002952:	d106      	bne.n	8002962 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002954:	4b41      	ldr	r3, [pc, #260]	; (8002a5c <HAL_RCC_ClockConfig+0x1f8>)
 8002956:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002958:	2202      	movs	r2, #2
 800295a:	4013      	ands	r3, r2
 800295c:	d108      	bne.n	8002970 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800295e:	2301      	movs	r3, #1
 8002960:	e074      	b.n	8002a4c <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002962:	4b3e      	ldr	r3, [pc, #248]	; (8002a5c <HAL_RCC_ClockConfig+0x1f8>)
 8002964:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002966:	2202      	movs	r2, #2
 8002968:	4013      	ands	r3, r2
 800296a:	d101      	bne.n	8002970 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800296c:	2301      	movs	r3, #1
 800296e:	e06d      	b.n	8002a4c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002970:	4b3a      	ldr	r3, [pc, #232]	; (8002a5c <HAL_RCC_ClockConfig+0x1f8>)
 8002972:	689b      	ldr	r3, [r3, #8]
 8002974:	2207      	movs	r2, #7
 8002976:	4393      	bics	r3, r2
 8002978:	0019      	movs	r1, r3
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	685a      	ldr	r2, [r3, #4]
 800297e:	4b37      	ldr	r3, [pc, #220]	; (8002a5c <HAL_RCC_ClockConfig+0x1f8>)
 8002980:	430a      	orrs	r2, r1
 8002982:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002984:	f7ff f99e 	bl	8001cc4 <HAL_GetTick>
 8002988:	0003      	movs	r3, r0
 800298a:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800298c:	e009      	b.n	80029a2 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800298e:	f7ff f999 	bl	8001cc4 <HAL_GetTick>
 8002992:	0002      	movs	r2, r0
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	1ad3      	subs	r3, r2, r3
 8002998:	4a2f      	ldr	r2, [pc, #188]	; (8002a58 <HAL_RCC_ClockConfig+0x1f4>)
 800299a:	4293      	cmp	r3, r2
 800299c:	d901      	bls.n	80029a2 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800299e:	2303      	movs	r3, #3
 80029a0:	e054      	b.n	8002a4c <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029a2:	4b2e      	ldr	r3, [pc, #184]	; (8002a5c <HAL_RCC_ClockConfig+0x1f8>)
 80029a4:	689b      	ldr	r3, [r3, #8]
 80029a6:	2238      	movs	r2, #56	; 0x38
 80029a8:	401a      	ands	r2, r3
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	685b      	ldr	r3, [r3, #4]
 80029ae:	00db      	lsls	r3, r3, #3
 80029b0:	429a      	cmp	r2, r3
 80029b2:	d1ec      	bne.n	800298e <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80029b4:	4b27      	ldr	r3, [pc, #156]	; (8002a54 <HAL_RCC_ClockConfig+0x1f0>)
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	2207      	movs	r2, #7
 80029ba:	4013      	ands	r3, r2
 80029bc:	683a      	ldr	r2, [r7, #0]
 80029be:	429a      	cmp	r2, r3
 80029c0:	d21e      	bcs.n	8002a00 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029c2:	4b24      	ldr	r3, [pc, #144]	; (8002a54 <HAL_RCC_ClockConfig+0x1f0>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	2207      	movs	r2, #7
 80029c8:	4393      	bics	r3, r2
 80029ca:	0019      	movs	r1, r3
 80029cc:	4b21      	ldr	r3, [pc, #132]	; (8002a54 <HAL_RCC_ClockConfig+0x1f0>)
 80029ce:	683a      	ldr	r2, [r7, #0]
 80029d0:	430a      	orrs	r2, r1
 80029d2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80029d4:	f7ff f976 	bl	8001cc4 <HAL_GetTick>
 80029d8:	0003      	movs	r3, r0
 80029da:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80029dc:	e009      	b.n	80029f2 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029de:	f7ff f971 	bl	8001cc4 <HAL_GetTick>
 80029e2:	0002      	movs	r2, r0
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	1ad3      	subs	r3, r2, r3
 80029e8:	4a1b      	ldr	r2, [pc, #108]	; (8002a58 <HAL_RCC_ClockConfig+0x1f4>)
 80029ea:	4293      	cmp	r3, r2
 80029ec:	d901      	bls.n	80029f2 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80029ee:	2303      	movs	r3, #3
 80029f0:	e02c      	b.n	8002a4c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80029f2:	4b18      	ldr	r3, [pc, #96]	; (8002a54 <HAL_RCC_ClockConfig+0x1f0>)
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	2207      	movs	r2, #7
 80029f8:	4013      	ands	r3, r2
 80029fa:	683a      	ldr	r2, [r7, #0]
 80029fc:	429a      	cmp	r2, r3
 80029fe:	d1ee      	bne.n	80029de <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	2204      	movs	r2, #4
 8002a06:	4013      	ands	r3, r2
 8002a08:	d009      	beq.n	8002a1e <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002a0a:	4b14      	ldr	r3, [pc, #80]	; (8002a5c <HAL_RCC_ClockConfig+0x1f8>)
 8002a0c:	689b      	ldr	r3, [r3, #8]
 8002a0e:	4a15      	ldr	r2, [pc, #84]	; (8002a64 <HAL_RCC_ClockConfig+0x200>)
 8002a10:	4013      	ands	r3, r2
 8002a12:	0019      	movs	r1, r3
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	68da      	ldr	r2, [r3, #12]
 8002a18:	4b10      	ldr	r3, [pc, #64]	; (8002a5c <HAL_RCC_ClockConfig+0x1f8>)
 8002a1a:	430a      	orrs	r2, r1
 8002a1c:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002a1e:	f000 f829 	bl	8002a74 <HAL_RCC_GetSysClockFreq>
 8002a22:	0001      	movs	r1, r0
 8002a24:	4b0d      	ldr	r3, [pc, #52]	; (8002a5c <HAL_RCC_ClockConfig+0x1f8>)
 8002a26:	689b      	ldr	r3, [r3, #8]
 8002a28:	0a1b      	lsrs	r3, r3, #8
 8002a2a:	220f      	movs	r2, #15
 8002a2c:	401a      	ands	r2, r3
 8002a2e:	4b0e      	ldr	r3, [pc, #56]	; (8002a68 <HAL_RCC_ClockConfig+0x204>)
 8002a30:	0092      	lsls	r2, r2, #2
 8002a32:	58d3      	ldr	r3, [r2, r3]
 8002a34:	221f      	movs	r2, #31
 8002a36:	4013      	ands	r3, r2
 8002a38:	000a      	movs	r2, r1
 8002a3a:	40da      	lsrs	r2, r3
 8002a3c:	4b0b      	ldr	r3, [pc, #44]	; (8002a6c <HAL_RCC_ClockConfig+0x208>)
 8002a3e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002a40:	4b0b      	ldr	r3, [pc, #44]	; (8002a70 <HAL_RCC_ClockConfig+0x20c>)
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	0018      	movs	r0, r3
 8002a46:	f7ff f8e1 	bl	8001c0c <HAL_InitTick>
 8002a4a:	0003      	movs	r3, r0
}
 8002a4c:	0018      	movs	r0, r3
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	b004      	add	sp, #16
 8002a52:	bd80      	pop	{r7, pc}
 8002a54:	40022000 	.word	0x40022000
 8002a58:	00001388 	.word	0x00001388
 8002a5c:	40021000 	.word	0x40021000
 8002a60:	fffff0ff 	.word	0xfffff0ff
 8002a64:	ffff8fff 	.word	0xffff8fff
 8002a68:	080047f0 	.word	0x080047f0
 8002a6c:	20000004 	.word	0x20000004
 8002a70:	20000008 	.word	0x20000008

08002a74 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b086      	sub	sp, #24
 8002a78:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002a7a:	4b3c      	ldr	r3, [pc, #240]	; (8002b6c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002a7c:	689b      	ldr	r3, [r3, #8]
 8002a7e:	2238      	movs	r2, #56	; 0x38
 8002a80:	4013      	ands	r3, r2
 8002a82:	d10f      	bne.n	8002aa4 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002a84:	4b39      	ldr	r3, [pc, #228]	; (8002b6c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	0adb      	lsrs	r3, r3, #11
 8002a8a:	2207      	movs	r2, #7
 8002a8c:	4013      	ands	r3, r2
 8002a8e:	2201      	movs	r2, #1
 8002a90:	409a      	lsls	r2, r3
 8002a92:	0013      	movs	r3, r2
 8002a94:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8002a96:	6839      	ldr	r1, [r7, #0]
 8002a98:	4835      	ldr	r0, [pc, #212]	; (8002b70 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002a9a:	f7fd fb33 	bl	8000104 <__udivsi3>
 8002a9e:	0003      	movs	r3, r0
 8002aa0:	613b      	str	r3, [r7, #16]
 8002aa2:	e05d      	b.n	8002b60 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002aa4:	4b31      	ldr	r3, [pc, #196]	; (8002b6c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002aa6:	689b      	ldr	r3, [r3, #8]
 8002aa8:	2238      	movs	r2, #56	; 0x38
 8002aaa:	4013      	ands	r3, r2
 8002aac:	2b08      	cmp	r3, #8
 8002aae:	d102      	bne.n	8002ab6 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002ab0:	4b30      	ldr	r3, [pc, #192]	; (8002b74 <HAL_RCC_GetSysClockFreq+0x100>)
 8002ab2:	613b      	str	r3, [r7, #16]
 8002ab4:	e054      	b.n	8002b60 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002ab6:	4b2d      	ldr	r3, [pc, #180]	; (8002b6c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002ab8:	689b      	ldr	r3, [r3, #8]
 8002aba:	2238      	movs	r2, #56	; 0x38
 8002abc:	4013      	ands	r3, r2
 8002abe:	2b10      	cmp	r3, #16
 8002ac0:	d138      	bne.n	8002b34 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8002ac2:	4b2a      	ldr	r3, [pc, #168]	; (8002b6c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002ac4:	68db      	ldr	r3, [r3, #12]
 8002ac6:	2203      	movs	r2, #3
 8002ac8:	4013      	ands	r3, r2
 8002aca:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002acc:	4b27      	ldr	r3, [pc, #156]	; (8002b6c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002ace:	68db      	ldr	r3, [r3, #12]
 8002ad0:	091b      	lsrs	r3, r3, #4
 8002ad2:	2207      	movs	r2, #7
 8002ad4:	4013      	ands	r3, r2
 8002ad6:	3301      	adds	r3, #1
 8002ad8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	2b03      	cmp	r3, #3
 8002ade:	d10d      	bne.n	8002afc <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002ae0:	68b9      	ldr	r1, [r7, #8]
 8002ae2:	4824      	ldr	r0, [pc, #144]	; (8002b74 <HAL_RCC_GetSysClockFreq+0x100>)
 8002ae4:	f7fd fb0e 	bl	8000104 <__udivsi3>
 8002ae8:	0003      	movs	r3, r0
 8002aea:	0019      	movs	r1, r3
 8002aec:	4b1f      	ldr	r3, [pc, #124]	; (8002b6c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002aee:	68db      	ldr	r3, [r3, #12]
 8002af0:	0a1b      	lsrs	r3, r3, #8
 8002af2:	227f      	movs	r2, #127	; 0x7f
 8002af4:	4013      	ands	r3, r2
 8002af6:	434b      	muls	r3, r1
 8002af8:	617b      	str	r3, [r7, #20]
        break;
 8002afa:	e00d      	b.n	8002b18 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8002afc:	68b9      	ldr	r1, [r7, #8]
 8002afe:	481c      	ldr	r0, [pc, #112]	; (8002b70 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002b00:	f7fd fb00 	bl	8000104 <__udivsi3>
 8002b04:	0003      	movs	r3, r0
 8002b06:	0019      	movs	r1, r3
 8002b08:	4b18      	ldr	r3, [pc, #96]	; (8002b6c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002b0a:	68db      	ldr	r3, [r3, #12]
 8002b0c:	0a1b      	lsrs	r3, r3, #8
 8002b0e:	227f      	movs	r2, #127	; 0x7f
 8002b10:	4013      	ands	r3, r2
 8002b12:	434b      	muls	r3, r1
 8002b14:	617b      	str	r3, [r7, #20]
        break;
 8002b16:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8002b18:	4b14      	ldr	r3, [pc, #80]	; (8002b6c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002b1a:	68db      	ldr	r3, [r3, #12]
 8002b1c:	0f5b      	lsrs	r3, r3, #29
 8002b1e:	2207      	movs	r2, #7
 8002b20:	4013      	ands	r3, r2
 8002b22:	3301      	adds	r3, #1
 8002b24:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8002b26:	6879      	ldr	r1, [r7, #4]
 8002b28:	6978      	ldr	r0, [r7, #20]
 8002b2a:	f7fd faeb 	bl	8000104 <__udivsi3>
 8002b2e:	0003      	movs	r3, r0
 8002b30:	613b      	str	r3, [r7, #16]
 8002b32:	e015      	b.n	8002b60 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002b34:	4b0d      	ldr	r3, [pc, #52]	; (8002b6c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002b36:	689b      	ldr	r3, [r3, #8]
 8002b38:	2238      	movs	r2, #56	; 0x38
 8002b3a:	4013      	ands	r3, r2
 8002b3c:	2b20      	cmp	r3, #32
 8002b3e:	d103      	bne.n	8002b48 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8002b40:	2380      	movs	r3, #128	; 0x80
 8002b42:	021b      	lsls	r3, r3, #8
 8002b44:	613b      	str	r3, [r7, #16]
 8002b46:	e00b      	b.n	8002b60 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002b48:	4b08      	ldr	r3, [pc, #32]	; (8002b6c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002b4a:	689b      	ldr	r3, [r3, #8]
 8002b4c:	2238      	movs	r2, #56	; 0x38
 8002b4e:	4013      	ands	r3, r2
 8002b50:	2b18      	cmp	r3, #24
 8002b52:	d103      	bne.n	8002b5c <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8002b54:	23fa      	movs	r3, #250	; 0xfa
 8002b56:	01db      	lsls	r3, r3, #7
 8002b58:	613b      	str	r3, [r7, #16]
 8002b5a:	e001      	b.n	8002b60 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002b60:	693b      	ldr	r3, [r7, #16]
}
 8002b62:	0018      	movs	r0, r3
 8002b64:	46bd      	mov	sp, r7
 8002b66:	b006      	add	sp, #24
 8002b68:	bd80      	pop	{r7, pc}
 8002b6a:	46c0      	nop			; (mov r8, r8)
 8002b6c:	40021000 	.word	0x40021000
 8002b70:	00f42400 	.word	0x00f42400
 8002b74:	007a1200 	.word	0x007a1200

08002b78 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002b7c:	4b02      	ldr	r3, [pc, #8]	; (8002b88 <HAL_RCC_GetHCLKFreq+0x10>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
}
 8002b80:	0018      	movs	r0, r3
 8002b82:	46bd      	mov	sp, r7
 8002b84:	bd80      	pop	{r7, pc}
 8002b86:	46c0      	nop			; (mov r8, r8)
 8002b88:	20000004 	.word	0x20000004

08002b8c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002b8c:	b5b0      	push	{r4, r5, r7, lr}
 8002b8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8002b90:	f7ff fff2 	bl	8002b78 <HAL_RCC_GetHCLKFreq>
 8002b94:	0004      	movs	r4, r0
 8002b96:	f7ff fb3f 	bl	8002218 <LL_RCC_GetAPB1Prescaler>
 8002b9a:	0003      	movs	r3, r0
 8002b9c:	0b1a      	lsrs	r2, r3, #12
 8002b9e:	4b05      	ldr	r3, [pc, #20]	; (8002bb4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002ba0:	0092      	lsls	r2, r2, #2
 8002ba2:	58d3      	ldr	r3, [r2, r3]
 8002ba4:	221f      	movs	r2, #31
 8002ba6:	4013      	ands	r3, r2
 8002ba8:	40dc      	lsrs	r4, r3
 8002baa:	0023      	movs	r3, r4
}
 8002bac:	0018      	movs	r0, r3
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	bdb0      	pop	{r4, r5, r7, pc}
 8002bb2:	46c0      	nop			; (mov r8, r8)
 8002bb4:	08004830 	.word	0x08004830

08002bb8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	b086      	sub	sp, #24
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8002bc0:	2313      	movs	r3, #19
 8002bc2:	18fb      	adds	r3, r7, r3
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002bc8:	2312      	movs	r3, #18
 8002bca:	18fb      	adds	r3, r7, r3
 8002bcc:	2200      	movs	r2, #0
 8002bce:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681a      	ldr	r2, [r3, #0]
 8002bd4:	2380      	movs	r3, #128	; 0x80
 8002bd6:	029b      	lsls	r3, r3, #10
 8002bd8:	4013      	ands	r3, r2
 8002bda:	d100      	bne.n	8002bde <HAL_RCCEx_PeriphCLKConfig+0x26>
 8002bdc:	e0a3      	b.n	8002d26 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002bde:	2011      	movs	r0, #17
 8002be0:	183b      	adds	r3, r7, r0
 8002be2:	2200      	movs	r2, #0
 8002be4:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002be6:	4bc3      	ldr	r3, [pc, #780]	; (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002be8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002bea:	2380      	movs	r3, #128	; 0x80
 8002bec:	055b      	lsls	r3, r3, #21
 8002bee:	4013      	ands	r3, r2
 8002bf0:	d110      	bne.n	8002c14 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002bf2:	4bc0      	ldr	r3, [pc, #768]	; (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002bf4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002bf6:	4bbf      	ldr	r3, [pc, #764]	; (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002bf8:	2180      	movs	r1, #128	; 0x80
 8002bfa:	0549      	lsls	r1, r1, #21
 8002bfc:	430a      	orrs	r2, r1
 8002bfe:	63da      	str	r2, [r3, #60]	; 0x3c
 8002c00:	4bbc      	ldr	r3, [pc, #752]	; (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002c02:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002c04:	2380      	movs	r3, #128	; 0x80
 8002c06:	055b      	lsls	r3, r3, #21
 8002c08:	4013      	ands	r3, r2
 8002c0a:	60bb      	str	r3, [r7, #8]
 8002c0c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c0e:	183b      	adds	r3, r7, r0
 8002c10:	2201      	movs	r2, #1
 8002c12:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002c14:	4bb8      	ldr	r3, [pc, #736]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8002c16:	681a      	ldr	r2, [r3, #0]
 8002c18:	4bb7      	ldr	r3, [pc, #732]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8002c1a:	2180      	movs	r1, #128	; 0x80
 8002c1c:	0049      	lsls	r1, r1, #1
 8002c1e:	430a      	orrs	r2, r1
 8002c20:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002c22:	f7ff f84f 	bl	8001cc4 <HAL_GetTick>
 8002c26:	0003      	movs	r3, r0
 8002c28:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002c2a:	e00b      	b.n	8002c44 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c2c:	f7ff f84a 	bl	8001cc4 <HAL_GetTick>
 8002c30:	0002      	movs	r2, r0
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	1ad3      	subs	r3, r2, r3
 8002c36:	2b02      	cmp	r3, #2
 8002c38:	d904      	bls.n	8002c44 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8002c3a:	2313      	movs	r3, #19
 8002c3c:	18fb      	adds	r3, r7, r3
 8002c3e:	2203      	movs	r2, #3
 8002c40:	701a      	strb	r2, [r3, #0]
        break;
 8002c42:	e005      	b.n	8002c50 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002c44:	4bac      	ldr	r3, [pc, #688]	; (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8002c46:	681a      	ldr	r2, [r3, #0]
 8002c48:	2380      	movs	r3, #128	; 0x80
 8002c4a:	005b      	lsls	r3, r3, #1
 8002c4c:	4013      	ands	r3, r2
 8002c4e:	d0ed      	beq.n	8002c2c <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8002c50:	2313      	movs	r3, #19
 8002c52:	18fb      	adds	r3, r7, r3
 8002c54:	781b      	ldrb	r3, [r3, #0]
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d154      	bne.n	8002d04 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002c5a:	4ba6      	ldr	r3, [pc, #664]	; (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002c5c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002c5e:	23c0      	movs	r3, #192	; 0xc0
 8002c60:	009b      	lsls	r3, r3, #2
 8002c62:	4013      	ands	r3, r2
 8002c64:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002c66:	697b      	ldr	r3, [r7, #20]
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d019      	beq.n	8002ca0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c70:	697a      	ldr	r2, [r7, #20]
 8002c72:	429a      	cmp	r2, r3
 8002c74:	d014      	beq.n	8002ca0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002c76:	4b9f      	ldr	r3, [pc, #636]	; (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002c78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c7a:	4aa0      	ldr	r2, [pc, #640]	; (8002efc <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002c7c:	4013      	ands	r3, r2
 8002c7e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002c80:	4b9c      	ldr	r3, [pc, #624]	; (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002c82:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002c84:	4b9b      	ldr	r3, [pc, #620]	; (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002c86:	2180      	movs	r1, #128	; 0x80
 8002c88:	0249      	lsls	r1, r1, #9
 8002c8a:	430a      	orrs	r2, r1
 8002c8c:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002c8e:	4b99      	ldr	r3, [pc, #612]	; (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002c90:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002c92:	4b98      	ldr	r3, [pc, #608]	; (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002c94:	499a      	ldr	r1, [pc, #616]	; (8002f00 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8002c96:	400a      	ands	r2, r1
 8002c98:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002c9a:	4b96      	ldr	r3, [pc, #600]	; (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002c9c:	697a      	ldr	r2, [r7, #20]
 8002c9e:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002ca0:	697b      	ldr	r3, [r7, #20]
 8002ca2:	2201      	movs	r2, #1
 8002ca4:	4013      	ands	r3, r2
 8002ca6:	d016      	beq.n	8002cd6 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ca8:	f7ff f80c 	bl	8001cc4 <HAL_GetTick>
 8002cac:	0003      	movs	r3, r0
 8002cae:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002cb0:	e00c      	b.n	8002ccc <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cb2:	f7ff f807 	bl	8001cc4 <HAL_GetTick>
 8002cb6:	0002      	movs	r2, r0
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	1ad3      	subs	r3, r2, r3
 8002cbc:	4a91      	ldr	r2, [pc, #580]	; (8002f04 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 8002cbe:	4293      	cmp	r3, r2
 8002cc0:	d904      	bls.n	8002ccc <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8002cc2:	2313      	movs	r3, #19
 8002cc4:	18fb      	adds	r3, r7, r3
 8002cc6:	2203      	movs	r2, #3
 8002cc8:	701a      	strb	r2, [r3, #0]
            break;
 8002cca:	e004      	b.n	8002cd6 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ccc:	4b89      	ldr	r3, [pc, #548]	; (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002cce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cd0:	2202      	movs	r2, #2
 8002cd2:	4013      	ands	r3, r2
 8002cd4:	d0ed      	beq.n	8002cb2 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8002cd6:	2313      	movs	r3, #19
 8002cd8:	18fb      	adds	r3, r7, r3
 8002cda:	781b      	ldrb	r3, [r3, #0]
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d10a      	bne.n	8002cf6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002ce0:	4b84      	ldr	r3, [pc, #528]	; (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002ce2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ce4:	4a85      	ldr	r2, [pc, #532]	; (8002efc <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002ce6:	4013      	ands	r3, r2
 8002ce8:	0019      	movs	r1, r3
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002cee:	4b81      	ldr	r3, [pc, #516]	; (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002cf0:	430a      	orrs	r2, r1
 8002cf2:	65da      	str	r2, [r3, #92]	; 0x5c
 8002cf4:	e00c      	b.n	8002d10 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002cf6:	2312      	movs	r3, #18
 8002cf8:	18fb      	adds	r3, r7, r3
 8002cfa:	2213      	movs	r2, #19
 8002cfc:	18ba      	adds	r2, r7, r2
 8002cfe:	7812      	ldrb	r2, [r2, #0]
 8002d00:	701a      	strb	r2, [r3, #0]
 8002d02:	e005      	b.n	8002d10 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d04:	2312      	movs	r3, #18
 8002d06:	18fb      	adds	r3, r7, r3
 8002d08:	2213      	movs	r2, #19
 8002d0a:	18ba      	adds	r2, r7, r2
 8002d0c:	7812      	ldrb	r2, [r2, #0]
 8002d0e:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002d10:	2311      	movs	r3, #17
 8002d12:	18fb      	adds	r3, r7, r3
 8002d14:	781b      	ldrb	r3, [r3, #0]
 8002d16:	2b01      	cmp	r3, #1
 8002d18:	d105      	bne.n	8002d26 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d1a:	4b76      	ldr	r3, [pc, #472]	; (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002d1c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002d1e:	4b75      	ldr	r3, [pc, #468]	; (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002d20:	4979      	ldr	r1, [pc, #484]	; (8002f08 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 8002d22:	400a      	ands	r2, r1
 8002d24:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	2201      	movs	r2, #1
 8002d2c:	4013      	ands	r3, r2
 8002d2e:	d009      	beq.n	8002d44 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002d30:	4b70      	ldr	r3, [pc, #448]	; (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002d32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d34:	2203      	movs	r2, #3
 8002d36:	4393      	bics	r3, r2
 8002d38:	0019      	movs	r1, r3
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	685a      	ldr	r2, [r3, #4]
 8002d3e:	4b6d      	ldr	r3, [pc, #436]	; (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002d40:	430a      	orrs	r2, r1
 8002d42:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	2202      	movs	r2, #2
 8002d4a:	4013      	ands	r3, r2
 8002d4c:	d009      	beq.n	8002d62 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002d4e:	4b69      	ldr	r3, [pc, #420]	; (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002d50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d52:	220c      	movs	r2, #12
 8002d54:	4393      	bics	r3, r2
 8002d56:	0019      	movs	r1, r3
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	689a      	ldr	r2, [r3, #8]
 8002d5c:	4b65      	ldr	r3, [pc, #404]	; (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002d5e:	430a      	orrs	r2, r1
 8002d60:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	2210      	movs	r2, #16
 8002d68:	4013      	ands	r3, r2
 8002d6a:	d009      	beq.n	8002d80 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002d6c:	4b61      	ldr	r3, [pc, #388]	; (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002d6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d70:	4a66      	ldr	r2, [pc, #408]	; (8002f0c <HAL_RCCEx_PeriphCLKConfig+0x354>)
 8002d72:	4013      	ands	r3, r2
 8002d74:	0019      	movs	r1, r3
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	68da      	ldr	r2, [r3, #12]
 8002d7a:	4b5e      	ldr	r3, [pc, #376]	; (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002d7c:	430a      	orrs	r2, r1
 8002d7e:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681a      	ldr	r2, [r3, #0]
 8002d84:	2380      	movs	r3, #128	; 0x80
 8002d86:	009b      	lsls	r3, r3, #2
 8002d88:	4013      	ands	r3, r2
 8002d8a:	d009      	beq.n	8002da0 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002d8c:	4b59      	ldr	r3, [pc, #356]	; (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002d8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d90:	4a5f      	ldr	r2, [pc, #380]	; (8002f10 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002d92:	4013      	ands	r3, r2
 8002d94:	0019      	movs	r1, r3
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	699a      	ldr	r2, [r3, #24]
 8002d9a:	4b56      	ldr	r3, [pc, #344]	; (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002d9c:	430a      	orrs	r2, r1
 8002d9e:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681a      	ldr	r2, [r3, #0]
 8002da4:	2380      	movs	r3, #128	; 0x80
 8002da6:	00db      	lsls	r3, r3, #3
 8002da8:	4013      	ands	r3, r2
 8002daa:	d009      	beq.n	8002dc0 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002dac:	4b51      	ldr	r3, [pc, #324]	; (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002dae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002db0:	4a58      	ldr	r2, [pc, #352]	; (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002db2:	4013      	ands	r3, r2
 8002db4:	0019      	movs	r1, r3
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	69da      	ldr	r2, [r3, #28]
 8002dba:	4b4e      	ldr	r3, [pc, #312]	; (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002dbc:	430a      	orrs	r2, r1
 8002dbe:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	2220      	movs	r2, #32
 8002dc6:	4013      	ands	r3, r2
 8002dc8:	d009      	beq.n	8002dde <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002dca:	4b4a      	ldr	r3, [pc, #296]	; (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002dcc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002dce:	4a52      	ldr	r2, [pc, #328]	; (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 8002dd0:	4013      	ands	r3, r2
 8002dd2:	0019      	movs	r1, r3
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	691a      	ldr	r2, [r3, #16]
 8002dd8:	4b46      	ldr	r3, [pc, #280]	; (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002dda:	430a      	orrs	r2, r1
 8002ddc:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681a      	ldr	r2, [r3, #0]
 8002de2:	2380      	movs	r3, #128	; 0x80
 8002de4:	01db      	lsls	r3, r3, #7
 8002de6:	4013      	ands	r3, r2
 8002de8:	d015      	beq.n	8002e16 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002dea:	4b42      	ldr	r3, [pc, #264]	; (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002dec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002dee:	009b      	lsls	r3, r3, #2
 8002df0:	0899      	lsrs	r1, r3, #2
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6a1a      	ldr	r2, [r3, #32]
 8002df6:	4b3f      	ldr	r3, [pc, #252]	; (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002df8:	430a      	orrs	r2, r1
 8002dfa:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6a1a      	ldr	r2, [r3, #32]
 8002e00:	2380      	movs	r3, #128	; 0x80
 8002e02:	05db      	lsls	r3, r3, #23
 8002e04:	429a      	cmp	r2, r3
 8002e06:	d106      	bne.n	8002e16 <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002e08:	4b3a      	ldr	r3, [pc, #232]	; (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002e0a:	68da      	ldr	r2, [r3, #12]
 8002e0c:	4b39      	ldr	r3, [pc, #228]	; (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002e0e:	2180      	movs	r1, #128	; 0x80
 8002e10:	0249      	lsls	r1, r1, #9
 8002e12:	430a      	orrs	r2, r1
 8002e14:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681a      	ldr	r2, [r3, #0]
 8002e1a:	2380      	movs	r3, #128	; 0x80
 8002e1c:	031b      	lsls	r3, r3, #12
 8002e1e:	4013      	ands	r3, r2
 8002e20:	d009      	beq.n	8002e36 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002e22:	4b34      	ldr	r3, [pc, #208]	; (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002e24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e26:	2240      	movs	r2, #64	; 0x40
 8002e28:	4393      	bics	r3, r2
 8002e2a:	0019      	movs	r1, r3
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002e30:	4b30      	ldr	r3, [pc, #192]	; (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002e32:	430a      	orrs	r2, r1
 8002e34:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681a      	ldr	r2, [r3, #0]
 8002e3a:	2380      	movs	r3, #128	; 0x80
 8002e3c:	039b      	lsls	r3, r3, #14
 8002e3e:	4013      	ands	r3, r2
 8002e40:	d016      	beq.n	8002e70 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002e42:	4b2c      	ldr	r3, [pc, #176]	; (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002e44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e46:	4a35      	ldr	r2, [pc, #212]	; (8002f1c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8002e48:	4013      	ands	r3, r2
 8002e4a:	0019      	movs	r1, r3
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002e50:	4b28      	ldr	r3, [pc, #160]	; (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002e52:	430a      	orrs	r2, r1
 8002e54:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002e5a:	2380      	movs	r3, #128	; 0x80
 8002e5c:	03db      	lsls	r3, r3, #15
 8002e5e:	429a      	cmp	r2, r3
 8002e60:	d106      	bne.n	8002e70 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8002e62:	4b24      	ldr	r3, [pc, #144]	; (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002e64:	68da      	ldr	r2, [r3, #12]
 8002e66:	4b23      	ldr	r3, [pc, #140]	; (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002e68:	2180      	movs	r1, #128	; 0x80
 8002e6a:	0449      	lsls	r1, r1, #17
 8002e6c:	430a      	orrs	r2, r1
 8002e6e:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681a      	ldr	r2, [r3, #0]
 8002e74:	2380      	movs	r3, #128	; 0x80
 8002e76:	03db      	lsls	r3, r3, #15
 8002e78:	4013      	ands	r3, r2
 8002e7a:	d016      	beq.n	8002eaa <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8002e7c:	4b1d      	ldr	r3, [pc, #116]	; (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002e7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e80:	4a27      	ldr	r2, [pc, #156]	; (8002f20 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 8002e82:	4013      	ands	r3, r2
 8002e84:	0019      	movs	r1, r3
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e8a:	4b1a      	ldr	r3, [pc, #104]	; (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002e8c:	430a      	orrs	r2, r1
 8002e8e:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e94:	2380      	movs	r3, #128	; 0x80
 8002e96:	045b      	lsls	r3, r3, #17
 8002e98:	429a      	cmp	r2, r3
 8002e9a:	d106      	bne.n	8002eaa <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8002e9c:	4b15      	ldr	r3, [pc, #84]	; (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002e9e:	68da      	ldr	r2, [r3, #12]
 8002ea0:	4b14      	ldr	r3, [pc, #80]	; (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002ea2:	2180      	movs	r1, #128	; 0x80
 8002ea4:	0449      	lsls	r1, r1, #17
 8002ea6:	430a      	orrs	r2, r1
 8002ea8:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681a      	ldr	r2, [r3, #0]
 8002eae:	2380      	movs	r3, #128	; 0x80
 8002eb0:	011b      	lsls	r3, r3, #4
 8002eb2:	4013      	ands	r3, r2
 8002eb4:	d016      	beq.n	8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8002eb6:	4b0f      	ldr	r3, [pc, #60]	; (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002eb8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002eba:	4a1a      	ldr	r2, [pc, #104]	; (8002f24 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 8002ebc:	4013      	ands	r3, r2
 8002ebe:	0019      	movs	r1, r3
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	695a      	ldr	r2, [r3, #20]
 8002ec4:	4b0b      	ldr	r3, [pc, #44]	; (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002ec6:	430a      	orrs	r2, r1
 8002ec8:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	695a      	ldr	r2, [r3, #20]
 8002ece:	2380      	movs	r3, #128	; 0x80
 8002ed0:	01db      	lsls	r3, r3, #7
 8002ed2:	429a      	cmp	r2, r3
 8002ed4:	d106      	bne.n	8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002ed6:	4b07      	ldr	r3, [pc, #28]	; (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002ed8:	68da      	ldr	r2, [r3, #12]
 8002eda:	4b06      	ldr	r3, [pc, #24]	; (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002edc:	2180      	movs	r1, #128	; 0x80
 8002ede:	0249      	lsls	r1, r1, #9
 8002ee0:	430a      	orrs	r2, r1
 8002ee2:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8002ee4:	2312      	movs	r3, #18
 8002ee6:	18fb      	adds	r3, r7, r3
 8002ee8:	781b      	ldrb	r3, [r3, #0]
}
 8002eea:	0018      	movs	r0, r3
 8002eec:	46bd      	mov	sp, r7
 8002eee:	b006      	add	sp, #24
 8002ef0:	bd80      	pop	{r7, pc}
 8002ef2:	46c0      	nop			; (mov r8, r8)
 8002ef4:	40021000 	.word	0x40021000
 8002ef8:	40007000 	.word	0x40007000
 8002efc:	fffffcff 	.word	0xfffffcff
 8002f00:	fffeffff 	.word	0xfffeffff
 8002f04:	00001388 	.word	0x00001388
 8002f08:	efffffff 	.word	0xefffffff
 8002f0c:	fffff3ff 	.word	0xfffff3ff
 8002f10:	fff3ffff 	.word	0xfff3ffff
 8002f14:	ffcfffff 	.word	0xffcfffff
 8002f18:	ffffcfff 	.word	0xffffcfff
 8002f1c:	ffbfffff 	.word	0xffbfffff
 8002f20:	feffffff 	.word	0xfeffffff
 8002f24:	ffff3fff 	.word	0xffff3fff

08002f28 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b084      	sub	sp, #16
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d101      	bne.n	8002f3a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002f36:	2301      	movs	r3, #1
 8002f38:	e0a8      	b.n	800308c <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d109      	bne.n	8002f56 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	685a      	ldr	r2, [r3, #4]
 8002f46:	2382      	movs	r3, #130	; 0x82
 8002f48:	005b      	lsls	r3, r3, #1
 8002f4a:	429a      	cmp	r2, r3
 8002f4c:	d009      	beq.n	8002f62 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	2200      	movs	r2, #0
 8002f52:	61da      	str	r2, [r3, #28]
 8002f54:	e005      	b.n	8002f62 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	2200      	movs	r2, #0
 8002f5a:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2200      	movs	r2, #0
 8002f60:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	2200      	movs	r2, #0
 8002f66:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	225d      	movs	r2, #93	; 0x5d
 8002f6c:	5c9b      	ldrb	r3, [r3, r2]
 8002f6e:	b2db      	uxtb	r3, r3
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d107      	bne.n	8002f84 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	225c      	movs	r2, #92	; 0x5c
 8002f78:	2100      	movs	r1, #0
 8002f7a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	0018      	movs	r0, r3
 8002f80:	f7fe fcd8 	bl	8001934 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	225d      	movs	r2, #93	; 0x5d
 8002f88:	2102      	movs	r1, #2
 8002f8a:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	681a      	ldr	r2, [r3, #0]
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	2140      	movs	r1, #64	; 0x40
 8002f98:	438a      	bics	r2, r1
 8002f9a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	68da      	ldr	r2, [r3, #12]
 8002fa0:	23e0      	movs	r3, #224	; 0xe0
 8002fa2:	00db      	lsls	r3, r3, #3
 8002fa4:	429a      	cmp	r2, r3
 8002fa6:	d902      	bls.n	8002fae <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002fa8:	2300      	movs	r3, #0
 8002faa:	60fb      	str	r3, [r7, #12]
 8002fac:	e002      	b.n	8002fb4 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002fae:	2380      	movs	r3, #128	; 0x80
 8002fb0:	015b      	lsls	r3, r3, #5
 8002fb2:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	68da      	ldr	r2, [r3, #12]
 8002fb8:	23f0      	movs	r3, #240	; 0xf0
 8002fba:	011b      	lsls	r3, r3, #4
 8002fbc:	429a      	cmp	r2, r3
 8002fbe:	d008      	beq.n	8002fd2 <HAL_SPI_Init+0xaa>
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	68da      	ldr	r2, [r3, #12]
 8002fc4:	23e0      	movs	r3, #224	; 0xe0
 8002fc6:	00db      	lsls	r3, r3, #3
 8002fc8:	429a      	cmp	r2, r3
 8002fca:	d002      	beq.n	8002fd2 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2200      	movs	r2, #0
 8002fd0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	685a      	ldr	r2, [r3, #4]
 8002fd6:	2382      	movs	r3, #130	; 0x82
 8002fd8:	005b      	lsls	r3, r3, #1
 8002fda:	401a      	ands	r2, r3
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6899      	ldr	r1, [r3, #8]
 8002fe0:	2384      	movs	r3, #132	; 0x84
 8002fe2:	021b      	lsls	r3, r3, #8
 8002fe4:	400b      	ands	r3, r1
 8002fe6:	431a      	orrs	r2, r3
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	691b      	ldr	r3, [r3, #16]
 8002fec:	2102      	movs	r1, #2
 8002fee:	400b      	ands	r3, r1
 8002ff0:	431a      	orrs	r2, r3
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	695b      	ldr	r3, [r3, #20]
 8002ff6:	2101      	movs	r1, #1
 8002ff8:	400b      	ands	r3, r1
 8002ffa:	431a      	orrs	r2, r3
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6999      	ldr	r1, [r3, #24]
 8003000:	2380      	movs	r3, #128	; 0x80
 8003002:	009b      	lsls	r3, r3, #2
 8003004:	400b      	ands	r3, r1
 8003006:	431a      	orrs	r2, r3
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	69db      	ldr	r3, [r3, #28]
 800300c:	2138      	movs	r1, #56	; 0x38
 800300e:	400b      	ands	r3, r1
 8003010:	431a      	orrs	r2, r3
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6a1b      	ldr	r3, [r3, #32]
 8003016:	2180      	movs	r1, #128	; 0x80
 8003018:	400b      	ands	r3, r1
 800301a:	431a      	orrs	r2, r3
 800301c:	0011      	movs	r1, r2
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003022:	2380      	movs	r3, #128	; 0x80
 8003024:	019b      	lsls	r3, r3, #6
 8003026:	401a      	ands	r2, r3
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	430a      	orrs	r2, r1
 800302e:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	699b      	ldr	r3, [r3, #24]
 8003034:	0c1b      	lsrs	r3, r3, #16
 8003036:	2204      	movs	r2, #4
 8003038:	401a      	ands	r2, r3
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800303e:	2110      	movs	r1, #16
 8003040:	400b      	ands	r3, r1
 8003042:	431a      	orrs	r2, r3
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003048:	2108      	movs	r1, #8
 800304a:	400b      	ands	r3, r1
 800304c:	431a      	orrs	r2, r3
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	68d9      	ldr	r1, [r3, #12]
 8003052:	23f0      	movs	r3, #240	; 0xf0
 8003054:	011b      	lsls	r3, r3, #4
 8003056:	400b      	ands	r3, r1
 8003058:	431a      	orrs	r2, r3
 800305a:	0011      	movs	r1, r2
 800305c:	68fa      	ldr	r2, [r7, #12]
 800305e:	2380      	movs	r3, #128	; 0x80
 8003060:	015b      	lsls	r3, r3, #5
 8003062:	401a      	ands	r2, r3
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	430a      	orrs	r2, r1
 800306a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	69da      	ldr	r2, [r3, #28]
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	4907      	ldr	r1, [pc, #28]	; (8003094 <HAL_SPI_Init+0x16c>)
 8003078:	400a      	ands	r2, r1
 800307a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2200      	movs	r2, #0
 8003080:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	225d      	movs	r2, #93	; 0x5d
 8003086:	2101      	movs	r1, #1
 8003088:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800308a:	2300      	movs	r3, #0
}
 800308c:	0018      	movs	r0, r3
 800308e:	46bd      	mov	sp, r7
 8003090:	b004      	add	sp, #16
 8003092:	bd80      	pop	{r7, pc}
 8003094:	fffff7ff 	.word	0xfffff7ff

08003098 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b088      	sub	sp, #32
 800309c:	af00      	add	r7, sp, #0
 800309e:	60f8      	str	r0, [r7, #12]
 80030a0:	60b9      	str	r1, [r7, #8]
 80030a2:	603b      	str	r3, [r7, #0]
 80030a4:	1dbb      	adds	r3, r7, #6
 80030a6:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80030a8:	231f      	movs	r3, #31
 80030aa:	18fb      	adds	r3, r7, r3
 80030ac:	2200      	movs	r2, #0
 80030ae:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	225c      	movs	r2, #92	; 0x5c
 80030b4:	5c9b      	ldrb	r3, [r3, r2]
 80030b6:	2b01      	cmp	r3, #1
 80030b8:	d101      	bne.n	80030be <HAL_SPI_Transmit+0x26>
 80030ba:	2302      	movs	r3, #2
 80030bc:	e140      	b.n	8003340 <HAL_SPI_Transmit+0x2a8>
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	225c      	movs	r2, #92	; 0x5c
 80030c2:	2101      	movs	r1, #1
 80030c4:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80030c6:	f7fe fdfd 	bl	8001cc4 <HAL_GetTick>
 80030ca:	0003      	movs	r3, r0
 80030cc:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80030ce:	2316      	movs	r3, #22
 80030d0:	18fb      	adds	r3, r7, r3
 80030d2:	1dba      	adds	r2, r7, #6
 80030d4:	8812      	ldrh	r2, [r2, #0]
 80030d6:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	225d      	movs	r2, #93	; 0x5d
 80030dc:	5c9b      	ldrb	r3, [r3, r2]
 80030de:	b2db      	uxtb	r3, r3
 80030e0:	2b01      	cmp	r3, #1
 80030e2:	d004      	beq.n	80030ee <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 80030e4:	231f      	movs	r3, #31
 80030e6:	18fb      	adds	r3, r7, r3
 80030e8:	2202      	movs	r2, #2
 80030ea:	701a      	strb	r2, [r3, #0]
    goto error;
 80030ec:	e11d      	b.n	800332a <HAL_SPI_Transmit+0x292>
  }

  if ((pData == NULL) || (Size == 0U))
 80030ee:	68bb      	ldr	r3, [r7, #8]
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d003      	beq.n	80030fc <HAL_SPI_Transmit+0x64>
 80030f4:	1dbb      	adds	r3, r7, #6
 80030f6:	881b      	ldrh	r3, [r3, #0]
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d104      	bne.n	8003106 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 80030fc:	231f      	movs	r3, #31
 80030fe:	18fb      	adds	r3, r7, r3
 8003100:	2201      	movs	r2, #1
 8003102:	701a      	strb	r2, [r3, #0]
    goto error;
 8003104:	e111      	b.n	800332a <HAL_SPI_Transmit+0x292>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	225d      	movs	r2, #93	; 0x5d
 800310a:	2103      	movs	r1, #3
 800310c:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	2200      	movs	r2, #0
 8003112:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	68ba      	ldr	r2, [r7, #8]
 8003118:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	1dba      	adds	r2, r7, #6
 800311e:	8812      	ldrh	r2, [r2, #0]
 8003120:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	1dba      	adds	r2, r7, #6
 8003126:	8812      	ldrh	r2, [r2, #0]
 8003128:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	2200      	movs	r2, #0
 800312e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	2244      	movs	r2, #68	; 0x44
 8003134:	2100      	movs	r1, #0
 8003136:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	2246      	movs	r2, #70	; 0x46
 800313c:	2100      	movs	r1, #0
 800313e:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	2200      	movs	r2, #0
 8003144:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	2200      	movs	r2, #0
 800314a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	689a      	ldr	r2, [r3, #8]
 8003150:	2380      	movs	r3, #128	; 0x80
 8003152:	021b      	lsls	r3, r3, #8
 8003154:	429a      	cmp	r2, r3
 8003156:	d110      	bne.n	800317a <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	681a      	ldr	r2, [r3, #0]
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	2140      	movs	r1, #64	; 0x40
 8003164:	438a      	bics	r2, r1
 8003166:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	681a      	ldr	r2, [r3, #0]
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	2180      	movs	r1, #128	; 0x80
 8003174:	01c9      	lsls	r1, r1, #7
 8003176:	430a      	orrs	r2, r1
 8003178:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	2240      	movs	r2, #64	; 0x40
 8003182:	4013      	ands	r3, r2
 8003184:	2b40      	cmp	r3, #64	; 0x40
 8003186:	d007      	beq.n	8003198 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	681a      	ldr	r2, [r3, #0]
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	2140      	movs	r1, #64	; 0x40
 8003194:	430a      	orrs	r2, r1
 8003196:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	68da      	ldr	r2, [r3, #12]
 800319c:	23e0      	movs	r3, #224	; 0xe0
 800319e:	00db      	lsls	r3, r3, #3
 80031a0:	429a      	cmp	r2, r3
 80031a2:	d94e      	bls.n	8003242 <HAL_SPI_Transmit+0x1aa>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	685b      	ldr	r3, [r3, #4]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d004      	beq.n	80031b6 <HAL_SPI_Transmit+0x11e>
 80031ac:	2316      	movs	r3, #22
 80031ae:	18fb      	adds	r3, r7, r3
 80031b0:	881b      	ldrh	r3, [r3, #0]
 80031b2:	2b01      	cmp	r3, #1
 80031b4:	d13f      	bne.n	8003236 <HAL_SPI_Transmit+0x19e>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031ba:	881a      	ldrh	r2, [r3, #0]
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031c6:	1c9a      	adds	r2, r3, #2
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80031d0:	b29b      	uxth	r3, r3
 80031d2:	3b01      	subs	r3, #1
 80031d4:	b29a      	uxth	r2, r3
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80031da:	e02c      	b.n	8003236 <HAL_SPI_Transmit+0x19e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	689b      	ldr	r3, [r3, #8]
 80031e2:	2202      	movs	r2, #2
 80031e4:	4013      	ands	r3, r2
 80031e6:	2b02      	cmp	r3, #2
 80031e8:	d112      	bne.n	8003210 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031ee:	881a      	ldrh	r2, [r3, #0]
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031fa:	1c9a      	adds	r2, r3, #2
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003204:	b29b      	uxth	r3, r3
 8003206:	3b01      	subs	r3, #1
 8003208:	b29a      	uxth	r2, r3
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800320e:	e012      	b.n	8003236 <HAL_SPI_Transmit+0x19e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003210:	f7fe fd58 	bl	8001cc4 <HAL_GetTick>
 8003214:	0002      	movs	r2, r0
 8003216:	69bb      	ldr	r3, [r7, #24]
 8003218:	1ad3      	subs	r3, r2, r3
 800321a:	683a      	ldr	r2, [r7, #0]
 800321c:	429a      	cmp	r2, r3
 800321e:	d802      	bhi.n	8003226 <HAL_SPI_Transmit+0x18e>
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	3301      	adds	r3, #1
 8003224:	d102      	bne.n	800322c <HAL_SPI_Transmit+0x194>
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	2b00      	cmp	r3, #0
 800322a:	d104      	bne.n	8003236 <HAL_SPI_Transmit+0x19e>
        {
          errorcode = HAL_TIMEOUT;
 800322c:	231f      	movs	r3, #31
 800322e:	18fb      	adds	r3, r7, r3
 8003230:	2203      	movs	r2, #3
 8003232:	701a      	strb	r2, [r3, #0]
          goto error;
 8003234:	e079      	b.n	800332a <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800323a:	b29b      	uxth	r3, r3
 800323c:	2b00      	cmp	r3, #0
 800323e:	d1cd      	bne.n	80031dc <HAL_SPI_Transmit+0x144>
 8003240:	e04f      	b.n	80032e2 <HAL_SPI_Transmit+0x24a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	685b      	ldr	r3, [r3, #4]
 8003246:	2b00      	cmp	r3, #0
 8003248:	d004      	beq.n	8003254 <HAL_SPI_Transmit+0x1bc>
 800324a:	2316      	movs	r3, #22
 800324c:	18fb      	adds	r3, r7, r3
 800324e:	881b      	ldrh	r3, [r3, #0]
 8003250:	2b01      	cmp	r3, #1
 8003252:	d141      	bne.n	80032d8 <HAL_SPI_Transmit+0x240>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	330c      	adds	r3, #12
 800325e:	7812      	ldrb	r2, [r2, #0]
 8003260:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003266:	1c5a      	adds	r2, r3, #1
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003270:	b29b      	uxth	r3, r3
 8003272:	3b01      	subs	r3, #1
 8003274:	b29a      	uxth	r2, r3
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while (hspi->TxXferCount > 0U)
 800327a:	e02d      	b.n	80032d8 <HAL_SPI_Transmit+0x240>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	689b      	ldr	r3, [r3, #8]
 8003282:	2202      	movs	r2, #2
 8003284:	4013      	ands	r3, r2
 8003286:	2b02      	cmp	r3, #2
 8003288:	d113      	bne.n	80032b2 <HAL_SPI_Transmit+0x21a>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	330c      	adds	r3, #12
 8003294:	7812      	ldrb	r2, [r2, #0]
 8003296:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800329c:	1c5a      	adds	r2, r3, #1
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80032a6:	b29b      	uxth	r3, r3
 80032a8:	3b01      	subs	r3, #1
 80032aa:	b29a      	uxth	r2, r3
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	87da      	strh	r2, [r3, #62]	; 0x3e
 80032b0:	e012      	b.n	80032d8 <HAL_SPI_Transmit+0x240>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80032b2:	f7fe fd07 	bl	8001cc4 <HAL_GetTick>
 80032b6:	0002      	movs	r2, r0
 80032b8:	69bb      	ldr	r3, [r7, #24]
 80032ba:	1ad3      	subs	r3, r2, r3
 80032bc:	683a      	ldr	r2, [r7, #0]
 80032be:	429a      	cmp	r2, r3
 80032c0:	d802      	bhi.n	80032c8 <HAL_SPI_Transmit+0x230>
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	3301      	adds	r3, #1
 80032c6:	d102      	bne.n	80032ce <HAL_SPI_Transmit+0x236>
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d104      	bne.n	80032d8 <HAL_SPI_Transmit+0x240>
        {
          errorcode = HAL_TIMEOUT;
 80032ce:	231f      	movs	r3, #31
 80032d0:	18fb      	adds	r3, r7, r3
 80032d2:	2203      	movs	r2, #3
 80032d4:	701a      	strb	r2, [r3, #0]
          goto error;
 80032d6:	e028      	b.n	800332a <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80032dc:	b29b      	uxth	r3, r3
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d1cc      	bne.n	800327c <HAL_SPI_Transmit+0x1e4>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80032e2:	69ba      	ldr	r2, [r7, #24]
 80032e4:	6839      	ldr	r1, [r7, #0]
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	0018      	movs	r0, r3
 80032ea:	f000 f95d 	bl	80035a8 <SPI_EndRxTxTransaction>
 80032ee:	1e03      	subs	r3, r0, #0
 80032f0:	d002      	beq.n	80032f8 <HAL_SPI_Transmit+0x260>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	2220      	movs	r2, #32
 80032f6:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	689b      	ldr	r3, [r3, #8]
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d10a      	bne.n	8003316 <HAL_SPI_Transmit+0x27e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003300:	2300      	movs	r3, #0
 8003302:	613b      	str	r3, [r7, #16]
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	68db      	ldr	r3, [r3, #12]
 800330a:	613b      	str	r3, [r7, #16]
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	689b      	ldr	r3, [r3, #8]
 8003312:	613b      	str	r3, [r7, #16]
 8003314:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800331a:	2b00      	cmp	r3, #0
 800331c:	d004      	beq.n	8003328 <HAL_SPI_Transmit+0x290>
  {
    errorcode = HAL_ERROR;
 800331e:	231f      	movs	r3, #31
 8003320:	18fb      	adds	r3, r7, r3
 8003322:	2201      	movs	r2, #1
 8003324:	701a      	strb	r2, [r3, #0]
 8003326:	e000      	b.n	800332a <HAL_SPI_Transmit+0x292>
  }

error:
 8003328:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	225d      	movs	r2, #93	; 0x5d
 800332e:	2101      	movs	r1, #1
 8003330:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	225c      	movs	r2, #92	; 0x5c
 8003336:	2100      	movs	r1, #0
 8003338:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800333a:	231f      	movs	r3, #31
 800333c:	18fb      	adds	r3, r7, r3
 800333e:	781b      	ldrb	r3, [r3, #0]
}
 8003340:	0018      	movs	r0, r3
 8003342:	46bd      	mov	sp, r7
 8003344:	b008      	add	sp, #32
 8003346:	bd80      	pop	{r7, pc}

08003348 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	b088      	sub	sp, #32
 800334c:	af00      	add	r7, sp, #0
 800334e:	60f8      	str	r0, [r7, #12]
 8003350:	60b9      	str	r1, [r7, #8]
 8003352:	603b      	str	r3, [r7, #0]
 8003354:	1dfb      	adds	r3, r7, #7
 8003356:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003358:	f7fe fcb4 	bl	8001cc4 <HAL_GetTick>
 800335c:	0002      	movs	r2, r0
 800335e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003360:	1a9b      	subs	r3, r3, r2
 8003362:	683a      	ldr	r2, [r7, #0]
 8003364:	18d3      	adds	r3, r2, r3
 8003366:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003368:	f7fe fcac 	bl	8001cc4 <HAL_GetTick>
 800336c:	0003      	movs	r3, r0
 800336e:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003370:	4b3a      	ldr	r3, [pc, #232]	; (800345c <SPI_WaitFlagStateUntilTimeout+0x114>)
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	015b      	lsls	r3, r3, #5
 8003376:	0d1b      	lsrs	r3, r3, #20
 8003378:	69fa      	ldr	r2, [r7, #28]
 800337a:	4353      	muls	r3, r2
 800337c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800337e:	e058      	b.n	8003432 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	3301      	adds	r3, #1
 8003384:	d055      	beq.n	8003432 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003386:	f7fe fc9d 	bl	8001cc4 <HAL_GetTick>
 800338a:	0002      	movs	r2, r0
 800338c:	69bb      	ldr	r3, [r7, #24]
 800338e:	1ad3      	subs	r3, r2, r3
 8003390:	69fa      	ldr	r2, [r7, #28]
 8003392:	429a      	cmp	r2, r3
 8003394:	d902      	bls.n	800339c <SPI_WaitFlagStateUntilTimeout+0x54>
 8003396:	69fb      	ldr	r3, [r7, #28]
 8003398:	2b00      	cmp	r3, #0
 800339a:	d142      	bne.n	8003422 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	685a      	ldr	r2, [r3, #4]
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	21e0      	movs	r1, #224	; 0xe0
 80033a8:	438a      	bics	r2, r1
 80033aa:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	685a      	ldr	r2, [r3, #4]
 80033b0:	2382      	movs	r3, #130	; 0x82
 80033b2:	005b      	lsls	r3, r3, #1
 80033b4:	429a      	cmp	r2, r3
 80033b6:	d113      	bne.n	80033e0 <SPI_WaitFlagStateUntilTimeout+0x98>
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	689a      	ldr	r2, [r3, #8]
 80033bc:	2380      	movs	r3, #128	; 0x80
 80033be:	021b      	lsls	r3, r3, #8
 80033c0:	429a      	cmp	r2, r3
 80033c2:	d005      	beq.n	80033d0 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	689a      	ldr	r2, [r3, #8]
 80033c8:	2380      	movs	r3, #128	; 0x80
 80033ca:	00db      	lsls	r3, r3, #3
 80033cc:	429a      	cmp	r2, r3
 80033ce:	d107      	bne.n	80033e0 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	681a      	ldr	r2, [r3, #0]
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	2140      	movs	r1, #64	; 0x40
 80033dc:	438a      	bics	r2, r1
 80033de:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80033e4:	2380      	movs	r3, #128	; 0x80
 80033e6:	019b      	lsls	r3, r3, #6
 80033e8:	429a      	cmp	r2, r3
 80033ea:	d110      	bne.n	800340e <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	681a      	ldr	r2, [r3, #0]
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	491a      	ldr	r1, [pc, #104]	; (8003460 <SPI_WaitFlagStateUntilTimeout+0x118>)
 80033f8:	400a      	ands	r2, r1
 80033fa:	601a      	str	r2, [r3, #0]
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	681a      	ldr	r2, [r3, #0]
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	2180      	movs	r1, #128	; 0x80
 8003408:	0189      	lsls	r1, r1, #6
 800340a:	430a      	orrs	r2, r1
 800340c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	225d      	movs	r2, #93	; 0x5d
 8003412:	2101      	movs	r1, #1
 8003414:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	225c      	movs	r2, #92	; 0x5c
 800341a:	2100      	movs	r1, #0
 800341c:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800341e:	2303      	movs	r3, #3
 8003420:	e017      	b.n	8003452 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003422:	697b      	ldr	r3, [r7, #20]
 8003424:	2b00      	cmp	r3, #0
 8003426:	d101      	bne.n	800342c <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8003428:	2300      	movs	r3, #0
 800342a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800342c:	697b      	ldr	r3, [r7, #20]
 800342e:	3b01      	subs	r3, #1
 8003430:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	689b      	ldr	r3, [r3, #8]
 8003438:	68ba      	ldr	r2, [r7, #8]
 800343a:	4013      	ands	r3, r2
 800343c:	68ba      	ldr	r2, [r7, #8]
 800343e:	1ad3      	subs	r3, r2, r3
 8003440:	425a      	negs	r2, r3
 8003442:	4153      	adcs	r3, r2
 8003444:	b2db      	uxtb	r3, r3
 8003446:	001a      	movs	r2, r3
 8003448:	1dfb      	adds	r3, r7, #7
 800344a:	781b      	ldrb	r3, [r3, #0]
 800344c:	429a      	cmp	r2, r3
 800344e:	d197      	bne.n	8003380 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003450:	2300      	movs	r3, #0
}
 8003452:	0018      	movs	r0, r3
 8003454:	46bd      	mov	sp, r7
 8003456:	b008      	add	sp, #32
 8003458:	bd80      	pop	{r7, pc}
 800345a:	46c0      	nop			; (mov r8, r8)
 800345c:	20000004 	.word	0x20000004
 8003460:	ffffdfff 	.word	0xffffdfff

08003464 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	b08a      	sub	sp, #40	; 0x28
 8003468:	af00      	add	r7, sp, #0
 800346a:	60f8      	str	r0, [r7, #12]
 800346c:	60b9      	str	r1, [r7, #8]
 800346e:	607a      	str	r2, [r7, #4]
 8003470:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8003472:	2317      	movs	r3, #23
 8003474:	18fb      	adds	r3, r7, r3
 8003476:	2200      	movs	r2, #0
 8003478:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800347a:	f7fe fc23 	bl	8001cc4 <HAL_GetTick>
 800347e:	0002      	movs	r2, r0
 8003480:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003482:	1a9b      	subs	r3, r3, r2
 8003484:	683a      	ldr	r2, [r7, #0]
 8003486:	18d3      	adds	r3, r2, r3
 8003488:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800348a:	f7fe fc1b 	bl	8001cc4 <HAL_GetTick>
 800348e:	0003      	movs	r3, r0
 8003490:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	330c      	adds	r3, #12
 8003498:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800349a:	4b41      	ldr	r3, [pc, #260]	; (80035a0 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 800349c:	681a      	ldr	r2, [r3, #0]
 800349e:	0013      	movs	r3, r2
 80034a0:	009b      	lsls	r3, r3, #2
 80034a2:	189b      	adds	r3, r3, r2
 80034a4:	00da      	lsls	r2, r3, #3
 80034a6:	1ad3      	subs	r3, r2, r3
 80034a8:	0d1b      	lsrs	r3, r3, #20
 80034aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80034ac:	4353      	muls	r3, r2
 80034ae:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80034b0:	e068      	b.n	8003584 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80034b2:	68ba      	ldr	r2, [r7, #8]
 80034b4:	23c0      	movs	r3, #192	; 0xc0
 80034b6:	00db      	lsls	r3, r3, #3
 80034b8:	429a      	cmp	r2, r3
 80034ba:	d10a      	bne.n	80034d2 <SPI_WaitFifoStateUntilTimeout+0x6e>
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d107      	bne.n	80034d2 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80034c2:	69fb      	ldr	r3, [r7, #28]
 80034c4:	781b      	ldrb	r3, [r3, #0]
 80034c6:	b2da      	uxtb	r2, r3
 80034c8:	2117      	movs	r1, #23
 80034ca:	187b      	adds	r3, r7, r1
 80034cc:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80034ce:	187b      	adds	r3, r7, r1
 80034d0:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	3301      	adds	r3, #1
 80034d6:	d055      	beq.n	8003584 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80034d8:	f7fe fbf4 	bl	8001cc4 <HAL_GetTick>
 80034dc:	0002      	movs	r2, r0
 80034de:	6a3b      	ldr	r3, [r7, #32]
 80034e0:	1ad3      	subs	r3, r2, r3
 80034e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80034e4:	429a      	cmp	r2, r3
 80034e6:	d902      	bls.n	80034ee <SPI_WaitFifoStateUntilTimeout+0x8a>
 80034e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d142      	bne.n	8003574 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	685a      	ldr	r2, [r3, #4]
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	21e0      	movs	r1, #224	; 0xe0
 80034fa:	438a      	bics	r2, r1
 80034fc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	685a      	ldr	r2, [r3, #4]
 8003502:	2382      	movs	r3, #130	; 0x82
 8003504:	005b      	lsls	r3, r3, #1
 8003506:	429a      	cmp	r2, r3
 8003508:	d113      	bne.n	8003532 <SPI_WaitFifoStateUntilTimeout+0xce>
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	689a      	ldr	r2, [r3, #8]
 800350e:	2380      	movs	r3, #128	; 0x80
 8003510:	021b      	lsls	r3, r3, #8
 8003512:	429a      	cmp	r2, r3
 8003514:	d005      	beq.n	8003522 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	689a      	ldr	r2, [r3, #8]
 800351a:	2380      	movs	r3, #128	; 0x80
 800351c:	00db      	lsls	r3, r3, #3
 800351e:	429a      	cmp	r2, r3
 8003520:	d107      	bne.n	8003532 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	681a      	ldr	r2, [r3, #0]
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	2140      	movs	r1, #64	; 0x40
 800352e:	438a      	bics	r2, r1
 8003530:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003536:	2380      	movs	r3, #128	; 0x80
 8003538:	019b      	lsls	r3, r3, #6
 800353a:	429a      	cmp	r2, r3
 800353c:	d110      	bne.n	8003560 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	681a      	ldr	r2, [r3, #0]
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	4916      	ldr	r1, [pc, #88]	; (80035a4 <SPI_WaitFifoStateUntilTimeout+0x140>)
 800354a:	400a      	ands	r2, r1
 800354c:	601a      	str	r2, [r3, #0]
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	681a      	ldr	r2, [r3, #0]
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	2180      	movs	r1, #128	; 0x80
 800355a:	0189      	lsls	r1, r1, #6
 800355c:	430a      	orrs	r2, r1
 800355e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	225d      	movs	r2, #93	; 0x5d
 8003564:	2101      	movs	r1, #1
 8003566:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	225c      	movs	r2, #92	; 0x5c
 800356c:	2100      	movs	r1, #0
 800356e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003570:	2303      	movs	r3, #3
 8003572:	e010      	b.n	8003596 <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003574:	69bb      	ldr	r3, [r7, #24]
 8003576:	2b00      	cmp	r3, #0
 8003578:	d101      	bne.n	800357e <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 800357a:	2300      	movs	r3, #0
 800357c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800357e:	69bb      	ldr	r3, [r7, #24]
 8003580:	3b01      	subs	r3, #1
 8003582:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	689b      	ldr	r3, [r3, #8]
 800358a:	68ba      	ldr	r2, [r7, #8]
 800358c:	4013      	ands	r3, r2
 800358e:	687a      	ldr	r2, [r7, #4]
 8003590:	429a      	cmp	r2, r3
 8003592:	d18e      	bne.n	80034b2 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8003594:	2300      	movs	r3, #0
}
 8003596:	0018      	movs	r0, r3
 8003598:	46bd      	mov	sp, r7
 800359a:	b00a      	add	sp, #40	; 0x28
 800359c:	bd80      	pop	{r7, pc}
 800359e:	46c0      	nop			; (mov r8, r8)
 80035a0:	20000004 	.word	0x20000004
 80035a4:	ffffdfff 	.word	0xffffdfff

080035a8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b086      	sub	sp, #24
 80035ac:	af02      	add	r7, sp, #8
 80035ae:	60f8      	str	r0, [r7, #12]
 80035b0:	60b9      	str	r1, [r7, #8]
 80035b2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80035b4:	68ba      	ldr	r2, [r7, #8]
 80035b6:	23c0      	movs	r3, #192	; 0xc0
 80035b8:	0159      	lsls	r1, r3, #5
 80035ba:	68f8      	ldr	r0, [r7, #12]
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	9300      	str	r3, [sp, #0]
 80035c0:	0013      	movs	r3, r2
 80035c2:	2200      	movs	r2, #0
 80035c4:	f7ff ff4e 	bl	8003464 <SPI_WaitFifoStateUntilTimeout>
 80035c8:	1e03      	subs	r3, r0, #0
 80035ca:	d007      	beq.n	80035dc <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80035d0:	2220      	movs	r2, #32
 80035d2:	431a      	orrs	r2, r3
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80035d8:	2303      	movs	r3, #3
 80035da:	e027      	b.n	800362c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80035dc:	68ba      	ldr	r2, [r7, #8]
 80035de:	68f8      	ldr	r0, [r7, #12]
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	9300      	str	r3, [sp, #0]
 80035e4:	0013      	movs	r3, r2
 80035e6:	2200      	movs	r2, #0
 80035e8:	2180      	movs	r1, #128	; 0x80
 80035ea:	f7ff fead 	bl	8003348 <SPI_WaitFlagStateUntilTimeout>
 80035ee:	1e03      	subs	r3, r0, #0
 80035f0:	d007      	beq.n	8003602 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80035f6:	2220      	movs	r2, #32
 80035f8:	431a      	orrs	r2, r3
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80035fe:	2303      	movs	r3, #3
 8003600:	e014      	b.n	800362c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003602:	68ba      	ldr	r2, [r7, #8]
 8003604:	23c0      	movs	r3, #192	; 0xc0
 8003606:	00d9      	lsls	r1, r3, #3
 8003608:	68f8      	ldr	r0, [r7, #12]
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	9300      	str	r3, [sp, #0]
 800360e:	0013      	movs	r3, r2
 8003610:	2200      	movs	r2, #0
 8003612:	f7ff ff27 	bl	8003464 <SPI_WaitFifoStateUntilTimeout>
 8003616:	1e03      	subs	r3, r0, #0
 8003618:	d007      	beq.n	800362a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800361e:	2220      	movs	r2, #32
 8003620:	431a      	orrs	r2, r3
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003626:	2303      	movs	r3, #3
 8003628:	e000      	b.n	800362c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800362a:	2300      	movs	r3, #0
}
 800362c:	0018      	movs	r0, r3
 800362e:	46bd      	mov	sp, r7
 8003630:	b004      	add	sp, #16
 8003632:	bd80      	pop	{r7, pc}

08003634 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003634:	b580      	push	{r7, lr}
 8003636:	b082      	sub	sp, #8
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2b00      	cmp	r3, #0
 8003640:	d101      	bne.n	8003646 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003642:	2301      	movs	r3, #1
 8003644:	e04a      	b.n	80036dc <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	223d      	movs	r2, #61	; 0x3d
 800364a:	5c9b      	ldrb	r3, [r3, r2]
 800364c:	b2db      	uxtb	r3, r3
 800364e:	2b00      	cmp	r3, #0
 8003650:	d107      	bne.n	8003662 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	223c      	movs	r2, #60	; 0x3c
 8003656:	2100      	movs	r1, #0
 8003658:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	0018      	movs	r0, r3
 800365e:	f7fe f9d9 	bl	8001a14 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	223d      	movs	r2, #61	; 0x3d
 8003666:	2102      	movs	r1, #2
 8003668:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681a      	ldr	r2, [r3, #0]
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	3304      	adds	r3, #4
 8003672:	0019      	movs	r1, r3
 8003674:	0010      	movs	r0, r2
 8003676:	f000 f9e3 	bl	8003a40 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	2248      	movs	r2, #72	; 0x48
 800367e:	2101      	movs	r1, #1
 8003680:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	223e      	movs	r2, #62	; 0x3e
 8003686:	2101      	movs	r1, #1
 8003688:	5499      	strb	r1, [r3, r2]
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	223f      	movs	r2, #63	; 0x3f
 800368e:	2101      	movs	r1, #1
 8003690:	5499      	strb	r1, [r3, r2]
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	2240      	movs	r2, #64	; 0x40
 8003696:	2101      	movs	r1, #1
 8003698:	5499      	strb	r1, [r3, r2]
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	2241      	movs	r2, #65	; 0x41
 800369e:	2101      	movs	r1, #1
 80036a0:	5499      	strb	r1, [r3, r2]
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	2242      	movs	r2, #66	; 0x42
 80036a6:	2101      	movs	r1, #1
 80036a8:	5499      	strb	r1, [r3, r2]
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	2243      	movs	r2, #67	; 0x43
 80036ae:	2101      	movs	r1, #1
 80036b0:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	2244      	movs	r2, #68	; 0x44
 80036b6:	2101      	movs	r1, #1
 80036b8:	5499      	strb	r1, [r3, r2]
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	2245      	movs	r2, #69	; 0x45
 80036be:	2101      	movs	r1, #1
 80036c0:	5499      	strb	r1, [r3, r2]
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	2246      	movs	r2, #70	; 0x46
 80036c6:	2101      	movs	r1, #1
 80036c8:	5499      	strb	r1, [r3, r2]
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	2247      	movs	r2, #71	; 0x47
 80036ce:	2101      	movs	r1, #1
 80036d0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	223d      	movs	r2, #61	; 0x3d
 80036d6:	2101      	movs	r1, #1
 80036d8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80036da:	2300      	movs	r3, #0
}
 80036dc:	0018      	movs	r0, r3
 80036de:	46bd      	mov	sp, r7
 80036e0:	b002      	add	sp, #8
 80036e2:	bd80      	pop	{r7, pc}

080036e4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80036e4:	b580      	push	{r7, lr}
 80036e6:	b084      	sub	sp, #16
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	223d      	movs	r2, #61	; 0x3d
 80036f0:	5c9b      	ldrb	r3, [r3, r2]
 80036f2:	b2db      	uxtb	r3, r3
 80036f4:	2b01      	cmp	r3, #1
 80036f6:	d001      	beq.n	80036fc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80036f8:	2301      	movs	r3, #1
 80036fa:	e042      	b.n	8003782 <HAL_TIM_Base_Start_IT+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	223d      	movs	r2, #61	; 0x3d
 8003700:	2102      	movs	r1, #2
 8003702:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	68da      	ldr	r2, [r3, #12]
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	2101      	movs	r1, #1
 8003710:	430a      	orrs	r2, r1
 8003712:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	4a1c      	ldr	r2, [pc, #112]	; (800378c <HAL_TIM_Base_Start_IT+0xa8>)
 800371a:	4293      	cmp	r3, r2
 800371c:	d00f      	beq.n	800373e <HAL_TIM_Base_Start_IT+0x5a>
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681a      	ldr	r2, [r3, #0]
 8003722:	2380      	movs	r3, #128	; 0x80
 8003724:	05db      	lsls	r3, r3, #23
 8003726:	429a      	cmp	r2, r3
 8003728:	d009      	beq.n	800373e <HAL_TIM_Base_Start_IT+0x5a>
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	4a18      	ldr	r2, [pc, #96]	; (8003790 <HAL_TIM_Base_Start_IT+0xac>)
 8003730:	4293      	cmp	r3, r2
 8003732:	d004      	beq.n	800373e <HAL_TIM_Base_Start_IT+0x5a>
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	4a16      	ldr	r2, [pc, #88]	; (8003794 <HAL_TIM_Base_Start_IT+0xb0>)
 800373a:	4293      	cmp	r3, r2
 800373c:	d116      	bne.n	800376c <HAL_TIM_Base_Start_IT+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	689b      	ldr	r3, [r3, #8]
 8003744:	4a14      	ldr	r2, [pc, #80]	; (8003798 <HAL_TIM_Base_Start_IT+0xb4>)
 8003746:	4013      	ands	r3, r2
 8003748:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	2b06      	cmp	r3, #6
 800374e:	d016      	beq.n	800377e <HAL_TIM_Base_Start_IT+0x9a>
 8003750:	68fa      	ldr	r2, [r7, #12]
 8003752:	2380      	movs	r3, #128	; 0x80
 8003754:	025b      	lsls	r3, r3, #9
 8003756:	429a      	cmp	r2, r3
 8003758:	d011      	beq.n	800377e <HAL_TIM_Base_Start_IT+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	681a      	ldr	r2, [r3, #0]
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	2101      	movs	r1, #1
 8003766:	430a      	orrs	r2, r1
 8003768:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800376a:	e008      	b.n	800377e <HAL_TIM_Base_Start_IT+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	681a      	ldr	r2, [r3, #0]
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	2101      	movs	r1, #1
 8003778:	430a      	orrs	r2, r1
 800377a:	601a      	str	r2, [r3, #0]
 800377c:	e000      	b.n	8003780 <HAL_TIM_Base_Start_IT+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800377e:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8003780:	2300      	movs	r3, #0
}
 8003782:	0018      	movs	r0, r3
 8003784:	46bd      	mov	sp, r7
 8003786:	b004      	add	sp, #16
 8003788:	bd80      	pop	{r7, pc}
 800378a:	46c0      	nop			; (mov r8, r8)
 800378c:	40012c00 	.word	0x40012c00
 8003790:	40000400 	.word	0x40000400
 8003794:	40014000 	.word	0x40014000
 8003798:	00010007 	.word	0x00010007

0800379c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800379c:	b580      	push	{r7, lr}
 800379e:	b082      	sub	sp, #8
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	691b      	ldr	r3, [r3, #16]
 80037aa:	2202      	movs	r2, #2
 80037ac:	4013      	ands	r3, r2
 80037ae:	2b02      	cmp	r3, #2
 80037b0:	d124      	bne.n	80037fc <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	68db      	ldr	r3, [r3, #12]
 80037b8:	2202      	movs	r2, #2
 80037ba:	4013      	ands	r3, r2
 80037bc:	2b02      	cmp	r3, #2
 80037be:	d11d      	bne.n	80037fc <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	2203      	movs	r2, #3
 80037c6:	4252      	negs	r2, r2
 80037c8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	2201      	movs	r2, #1
 80037ce:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	699b      	ldr	r3, [r3, #24]
 80037d6:	2203      	movs	r2, #3
 80037d8:	4013      	ands	r3, r2
 80037da:	d004      	beq.n	80037e6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	0018      	movs	r0, r3
 80037e0:	f000 f916 	bl	8003a10 <HAL_TIM_IC_CaptureCallback>
 80037e4:	e007      	b.n	80037f6 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	0018      	movs	r0, r3
 80037ea:	f000 f909 	bl	8003a00 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	0018      	movs	r0, r3
 80037f2:	f000 f915 	bl	8003a20 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	2200      	movs	r2, #0
 80037fa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	691b      	ldr	r3, [r3, #16]
 8003802:	2204      	movs	r2, #4
 8003804:	4013      	ands	r3, r2
 8003806:	2b04      	cmp	r3, #4
 8003808:	d125      	bne.n	8003856 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	68db      	ldr	r3, [r3, #12]
 8003810:	2204      	movs	r2, #4
 8003812:	4013      	ands	r3, r2
 8003814:	2b04      	cmp	r3, #4
 8003816:	d11e      	bne.n	8003856 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	2205      	movs	r2, #5
 800381e:	4252      	negs	r2, r2
 8003820:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	2202      	movs	r2, #2
 8003826:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	699a      	ldr	r2, [r3, #24]
 800382e:	23c0      	movs	r3, #192	; 0xc0
 8003830:	009b      	lsls	r3, r3, #2
 8003832:	4013      	ands	r3, r2
 8003834:	d004      	beq.n	8003840 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	0018      	movs	r0, r3
 800383a:	f000 f8e9 	bl	8003a10 <HAL_TIM_IC_CaptureCallback>
 800383e:	e007      	b.n	8003850 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	0018      	movs	r0, r3
 8003844:	f000 f8dc 	bl	8003a00 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	0018      	movs	r0, r3
 800384c:	f000 f8e8 	bl	8003a20 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	2200      	movs	r2, #0
 8003854:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	691b      	ldr	r3, [r3, #16]
 800385c:	2208      	movs	r2, #8
 800385e:	4013      	ands	r3, r2
 8003860:	2b08      	cmp	r3, #8
 8003862:	d124      	bne.n	80038ae <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	68db      	ldr	r3, [r3, #12]
 800386a:	2208      	movs	r2, #8
 800386c:	4013      	ands	r3, r2
 800386e:	2b08      	cmp	r3, #8
 8003870:	d11d      	bne.n	80038ae <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	2209      	movs	r2, #9
 8003878:	4252      	negs	r2, r2
 800387a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2204      	movs	r2, #4
 8003880:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	69db      	ldr	r3, [r3, #28]
 8003888:	2203      	movs	r2, #3
 800388a:	4013      	ands	r3, r2
 800388c:	d004      	beq.n	8003898 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	0018      	movs	r0, r3
 8003892:	f000 f8bd 	bl	8003a10 <HAL_TIM_IC_CaptureCallback>
 8003896:	e007      	b.n	80038a8 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	0018      	movs	r0, r3
 800389c:	f000 f8b0 	bl	8003a00 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	0018      	movs	r0, r3
 80038a4:	f000 f8bc 	bl	8003a20 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	2200      	movs	r2, #0
 80038ac:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	691b      	ldr	r3, [r3, #16]
 80038b4:	2210      	movs	r2, #16
 80038b6:	4013      	ands	r3, r2
 80038b8:	2b10      	cmp	r3, #16
 80038ba:	d125      	bne.n	8003908 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	68db      	ldr	r3, [r3, #12]
 80038c2:	2210      	movs	r2, #16
 80038c4:	4013      	ands	r3, r2
 80038c6:	2b10      	cmp	r3, #16
 80038c8:	d11e      	bne.n	8003908 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	2211      	movs	r2, #17
 80038d0:	4252      	negs	r2, r2
 80038d2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2208      	movs	r2, #8
 80038d8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	69da      	ldr	r2, [r3, #28]
 80038e0:	23c0      	movs	r3, #192	; 0xc0
 80038e2:	009b      	lsls	r3, r3, #2
 80038e4:	4013      	ands	r3, r2
 80038e6:	d004      	beq.n	80038f2 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	0018      	movs	r0, r3
 80038ec:	f000 f890 	bl	8003a10 <HAL_TIM_IC_CaptureCallback>
 80038f0:	e007      	b.n	8003902 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	0018      	movs	r0, r3
 80038f6:	f000 f883 	bl	8003a00 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	0018      	movs	r0, r3
 80038fe:	f000 f88f 	bl	8003a20 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	2200      	movs	r2, #0
 8003906:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	691b      	ldr	r3, [r3, #16]
 800390e:	2201      	movs	r2, #1
 8003910:	4013      	ands	r3, r2
 8003912:	2b01      	cmp	r3, #1
 8003914:	d10f      	bne.n	8003936 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	68db      	ldr	r3, [r3, #12]
 800391c:	2201      	movs	r2, #1
 800391e:	4013      	ands	r3, r2
 8003920:	2b01      	cmp	r3, #1
 8003922:	d108      	bne.n	8003936 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	2202      	movs	r2, #2
 800392a:	4252      	negs	r2, r2
 800392c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	0018      	movs	r0, r3
 8003932:	f7fd f903 	bl	8000b3c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	691b      	ldr	r3, [r3, #16]
 800393c:	2280      	movs	r2, #128	; 0x80
 800393e:	4013      	ands	r3, r2
 8003940:	2b80      	cmp	r3, #128	; 0x80
 8003942:	d10f      	bne.n	8003964 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	68db      	ldr	r3, [r3, #12]
 800394a:	2280      	movs	r2, #128	; 0x80
 800394c:	4013      	ands	r3, r2
 800394e:	2b80      	cmp	r3, #128	; 0x80
 8003950:	d108      	bne.n	8003964 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	2281      	movs	r2, #129	; 0x81
 8003958:	4252      	negs	r2, r2
 800395a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	0018      	movs	r0, r3
 8003960:	f000 f8f6 	bl	8003b50 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	691a      	ldr	r2, [r3, #16]
 800396a:	2380      	movs	r3, #128	; 0x80
 800396c:	005b      	lsls	r3, r3, #1
 800396e:	401a      	ands	r2, r3
 8003970:	2380      	movs	r3, #128	; 0x80
 8003972:	005b      	lsls	r3, r3, #1
 8003974:	429a      	cmp	r2, r3
 8003976:	d10e      	bne.n	8003996 <HAL_TIM_IRQHandler+0x1fa>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	68db      	ldr	r3, [r3, #12]
 800397e:	2280      	movs	r2, #128	; 0x80
 8003980:	4013      	ands	r3, r2
 8003982:	2b80      	cmp	r3, #128	; 0x80
 8003984:	d107      	bne.n	8003996 <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	4a1c      	ldr	r2, [pc, #112]	; (80039fc <HAL_TIM_IRQHandler+0x260>)
 800398c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	0018      	movs	r0, r3
 8003992:	f000 f8e5 	bl	8003b60 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	691b      	ldr	r3, [r3, #16]
 800399c:	2240      	movs	r2, #64	; 0x40
 800399e:	4013      	ands	r3, r2
 80039a0:	2b40      	cmp	r3, #64	; 0x40
 80039a2:	d10f      	bne.n	80039c4 <HAL_TIM_IRQHandler+0x228>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	68db      	ldr	r3, [r3, #12]
 80039aa:	2240      	movs	r2, #64	; 0x40
 80039ac:	4013      	ands	r3, r2
 80039ae:	2b40      	cmp	r3, #64	; 0x40
 80039b0:	d108      	bne.n	80039c4 <HAL_TIM_IRQHandler+0x228>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	2241      	movs	r2, #65	; 0x41
 80039b8:	4252      	negs	r2, r2
 80039ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	0018      	movs	r0, r3
 80039c0:	f000 f836 	bl	8003a30 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	691b      	ldr	r3, [r3, #16]
 80039ca:	2220      	movs	r2, #32
 80039cc:	4013      	ands	r3, r2
 80039ce:	2b20      	cmp	r3, #32
 80039d0:	d10f      	bne.n	80039f2 <HAL_TIM_IRQHandler+0x256>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	68db      	ldr	r3, [r3, #12]
 80039d8:	2220      	movs	r2, #32
 80039da:	4013      	ands	r3, r2
 80039dc:	2b20      	cmp	r3, #32
 80039de:	d108      	bne.n	80039f2 <HAL_TIM_IRQHandler+0x256>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	2221      	movs	r2, #33	; 0x21
 80039e6:	4252      	negs	r2, r2
 80039e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	0018      	movs	r0, r3
 80039ee:	f000 f8a7 	bl	8003b40 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80039f2:	46c0      	nop			; (mov r8, r8)
 80039f4:	46bd      	mov	sp, r7
 80039f6:	b002      	add	sp, #8
 80039f8:	bd80      	pop	{r7, pc}
 80039fa:	46c0      	nop			; (mov r8, r8)
 80039fc:	fffffeff 	.word	0xfffffeff

08003a00 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b082      	sub	sp, #8
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003a08:	46c0      	nop			; (mov r8, r8)
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	b002      	add	sp, #8
 8003a0e:	bd80      	pop	{r7, pc}

08003a10 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003a10:	b580      	push	{r7, lr}
 8003a12:	b082      	sub	sp, #8
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003a18:	46c0      	nop			; (mov r8, r8)
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	b002      	add	sp, #8
 8003a1e:	bd80      	pop	{r7, pc}

08003a20 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b082      	sub	sp, #8
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003a28:	46c0      	nop			; (mov r8, r8)
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	b002      	add	sp, #8
 8003a2e:	bd80      	pop	{r7, pc}

08003a30 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b082      	sub	sp, #8
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003a38:	46c0      	nop			; (mov r8, r8)
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	b002      	add	sp, #8
 8003a3e:	bd80      	pop	{r7, pc}

08003a40 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003a40:	b580      	push	{r7, lr}
 8003a42:	b084      	sub	sp, #16
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	6078      	str	r0, [r7, #4]
 8003a48:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	4a34      	ldr	r2, [pc, #208]	; (8003b24 <TIM_Base_SetConfig+0xe4>)
 8003a54:	4293      	cmp	r3, r2
 8003a56:	d008      	beq.n	8003a6a <TIM_Base_SetConfig+0x2a>
 8003a58:	687a      	ldr	r2, [r7, #4]
 8003a5a:	2380      	movs	r3, #128	; 0x80
 8003a5c:	05db      	lsls	r3, r3, #23
 8003a5e:	429a      	cmp	r2, r3
 8003a60:	d003      	beq.n	8003a6a <TIM_Base_SetConfig+0x2a>
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	4a30      	ldr	r2, [pc, #192]	; (8003b28 <TIM_Base_SetConfig+0xe8>)
 8003a66:	4293      	cmp	r3, r2
 8003a68:	d108      	bne.n	8003a7c <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	2270      	movs	r2, #112	; 0x70
 8003a6e:	4393      	bics	r3, r2
 8003a70:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003a72:	683b      	ldr	r3, [r7, #0]
 8003a74:	685b      	ldr	r3, [r3, #4]
 8003a76:	68fa      	ldr	r2, [r7, #12]
 8003a78:	4313      	orrs	r3, r2
 8003a7a:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	4a29      	ldr	r2, [pc, #164]	; (8003b24 <TIM_Base_SetConfig+0xe4>)
 8003a80:	4293      	cmp	r3, r2
 8003a82:	d018      	beq.n	8003ab6 <TIM_Base_SetConfig+0x76>
 8003a84:	687a      	ldr	r2, [r7, #4]
 8003a86:	2380      	movs	r3, #128	; 0x80
 8003a88:	05db      	lsls	r3, r3, #23
 8003a8a:	429a      	cmp	r2, r3
 8003a8c:	d013      	beq.n	8003ab6 <TIM_Base_SetConfig+0x76>
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	4a25      	ldr	r2, [pc, #148]	; (8003b28 <TIM_Base_SetConfig+0xe8>)
 8003a92:	4293      	cmp	r3, r2
 8003a94:	d00f      	beq.n	8003ab6 <TIM_Base_SetConfig+0x76>
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	4a24      	ldr	r2, [pc, #144]	; (8003b2c <TIM_Base_SetConfig+0xec>)
 8003a9a:	4293      	cmp	r3, r2
 8003a9c:	d00b      	beq.n	8003ab6 <TIM_Base_SetConfig+0x76>
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	4a23      	ldr	r2, [pc, #140]	; (8003b30 <TIM_Base_SetConfig+0xf0>)
 8003aa2:	4293      	cmp	r3, r2
 8003aa4:	d007      	beq.n	8003ab6 <TIM_Base_SetConfig+0x76>
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	4a22      	ldr	r2, [pc, #136]	; (8003b34 <TIM_Base_SetConfig+0xf4>)
 8003aaa:	4293      	cmp	r3, r2
 8003aac:	d003      	beq.n	8003ab6 <TIM_Base_SetConfig+0x76>
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	4a21      	ldr	r2, [pc, #132]	; (8003b38 <TIM_Base_SetConfig+0xf8>)
 8003ab2:	4293      	cmp	r3, r2
 8003ab4:	d108      	bne.n	8003ac8 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	4a20      	ldr	r2, [pc, #128]	; (8003b3c <TIM_Base_SetConfig+0xfc>)
 8003aba:	4013      	ands	r3, r2
 8003abc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003abe:	683b      	ldr	r3, [r7, #0]
 8003ac0:	68db      	ldr	r3, [r3, #12]
 8003ac2:	68fa      	ldr	r2, [r7, #12]
 8003ac4:	4313      	orrs	r3, r2
 8003ac6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	2280      	movs	r2, #128	; 0x80
 8003acc:	4393      	bics	r3, r2
 8003ace:	001a      	movs	r2, r3
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	695b      	ldr	r3, [r3, #20]
 8003ad4:	4313      	orrs	r3, r2
 8003ad6:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	68fa      	ldr	r2, [r7, #12]
 8003adc:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003ade:	683b      	ldr	r3, [r7, #0]
 8003ae0:	689a      	ldr	r2, [r3, #8]
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003ae6:	683b      	ldr	r3, [r7, #0]
 8003ae8:	681a      	ldr	r2, [r3, #0]
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	4a0c      	ldr	r2, [pc, #48]	; (8003b24 <TIM_Base_SetConfig+0xe4>)
 8003af2:	4293      	cmp	r3, r2
 8003af4:	d00b      	beq.n	8003b0e <TIM_Base_SetConfig+0xce>
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	4a0d      	ldr	r2, [pc, #52]	; (8003b30 <TIM_Base_SetConfig+0xf0>)
 8003afa:	4293      	cmp	r3, r2
 8003afc:	d007      	beq.n	8003b0e <TIM_Base_SetConfig+0xce>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	4a0c      	ldr	r2, [pc, #48]	; (8003b34 <TIM_Base_SetConfig+0xf4>)
 8003b02:	4293      	cmp	r3, r2
 8003b04:	d003      	beq.n	8003b0e <TIM_Base_SetConfig+0xce>
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	4a0b      	ldr	r2, [pc, #44]	; (8003b38 <TIM_Base_SetConfig+0xf8>)
 8003b0a:	4293      	cmp	r3, r2
 8003b0c:	d103      	bne.n	8003b16 <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003b0e:	683b      	ldr	r3, [r7, #0]
 8003b10:	691a      	ldr	r2, [r3, #16]
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	2201      	movs	r2, #1
 8003b1a:	615a      	str	r2, [r3, #20]
}
 8003b1c:	46c0      	nop			; (mov r8, r8)
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	b004      	add	sp, #16
 8003b22:	bd80      	pop	{r7, pc}
 8003b24:	40012c00 	.word	0x40012c00
 8003b28:	40000400 	.word	0x40000400
 8003b2c:	40002000 	.word	0x40002000
 8003b30:	40014000 	.word	0x40014000
 8003b34:	40014400 	.word	0x40014400
 8003b38:	40014800 	.word	0x40014800
 8003b3c:	fffffcff 	.word	0xfffffcff

08003b40 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	b082      	sub	sp, #8
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003b48:	46c0      	nop			; (mov r8, r8)
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	b002      	add	sp, #8
 8003b4e:	bd80      	pop	{r7, pc}

08003b50 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b082      	sub	sp, #8
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003b58:	46c0      	nop			; (mov r8, r8)
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	b002      	add	sp, #8
 8003b5e:	bd80      	pop	{r7, pc}

08003b60 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003b60:	b580      	push	{r7, lr}
 8003b62:	b082      	sub	sp, #8
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003b68:	46c0      	nop			; (mov r8, r8)
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	b002      	add	sp, #8
 8003b6e:	bd80      	pop	{r7, pc}

08003b70 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003b70:	b580      	push	{r7, lr}
 8003b72:	b082      	sub	sp, #8
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d101      	bne.n	8003b82 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003b7e:	2301      	movs	r3, #1
 8003b80:	e046      	b.n	8003c10 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	2288      	movs	r2, #136	; 0x88
 8003b86:	589b      	ldr	r3, [r3, r2]
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d107      	bne.n	8003b9c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2284      	movs	r2, #132	; 0x84
 8003b90:	2100      	movs	r1, #0
 8003b92:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	0018      	movs	r0, r3
 8003b98:	f7fd ff64 	bl	8001a64 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2288      	movs	r2, #136	; 0x88
 8003ba0:	2124      	movs	r1, #36	; 0x24
 8003ba2:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	681a      	ldr	r2, [r3, #0]
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	2101      	movs	r1, #1
 8003bb0:	438a      	bics	r2, r1
 8003bb2:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	0018      	movs	r0, r3
 8003bb8:	f000 f830 	bl	8003c1c <UART_SetConfig>
 8003bbc:	0003      	movs	r3, r0
 8003bbe:	2b01      	cmp	r3, #1
 8003bc0:	d101      	bne.n	8003bc6 <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 8003bc2:	2301      	movs	r3, #1
 8003bc4:	e024      	b.n	8003c10 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d003      	beq.n	8003bd6 <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	0018      	movs	r0, r3
 8003bd2:	f000 fae1 	bl	8004198 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	685a      	ldr	r2, [r3, #4]
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	490d      	ldr	r1, [pc, #52]	; (8003c18 <HAL_UART_Init+0xa8>)
 8003be2:	400a      	ands	r2, r1
 8003be4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	689a      	ldr	r2, [r3, #8]
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	212a      	movs	r1, #42	; 0x2a
 8003bf2:	438a      	bics	r2, r1
 8003bf4:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	681a      	ldr	r2, [r3, #0]
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	2101      	movs	r1, #1
 8003c02:	430a      	orrs	r2, r1
 8003c04:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	0018      	movs	r0, r3
 8003c0a:	f000 fb79 	bl	8004300 <UART_CheckIdleState>
 8003c0e:	0003      	movs	r3, r0
}
 8003c10:	0018      	movs	r0, r3
 8003c12:	46bd      	mov	sp, r7
 8003c14:	b002      	add	sp, #8
 8003c16:	bd80      	pop	{r7, pc}
 8003c18:	ffffb7ff 	.word	0xffffb7ff

08003c1c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003c1c:	b5b0      	push	{r4, r5, r7, lr}
 8003c1e:	b090      	sub	sp, #64	; 0x40
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003c24:	231a      	movs	r3, #26
 8003c26:	2220      	movs	r2, #32
 8003c28:	189b      	adds	r3, r3, r2
 8003c2a:	19db      	adds	r3, r3, r7
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c32:	689a      	ldr	r2, [r3, #8]
 8003c34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c36:	691b      	ldr	r3, [r3, #16]
 8003c38:	431a      	orrs	r2, r3
 8003c3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c3c:	695b      	ldr	r3, [r3, #20]
 8003c3e:	431a      	orrs	r2, r3
 8003c40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c42:	69db      	ldr	r3, [r3, #28]
 8003c44:	4313      	orrs	r3, r2
 8003c46:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003c48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	4aaf      	ldr	r2, [pc, #700]	; (8003f0c <UART_SetConfig+0x2f0>)
 8003c50:	4013      	ands	r3, r2
 8003c52:	0019      	movs	r1, r3
 8003c54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c56:	681a      	ldr	r2, [r3, #0]
 8003c58:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c5a:	430b      	orrs	r3, r1
 8003c5c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003c5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	685b      	ldr	r3, [r3, #4]
 8003c64:	4aaa      	ldr	r2, [pc, #680]	; (8003f10 <UART_SetConfig+0x2f4>)
 8003c66:	4013      	ands	r3, r2
 8003c68:	0018      	movs	r0, r3
 8003c6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c6c:	68d9      	ldr	r1, [r3, #12]
 8003c6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c70:	681a      	ldr	r2, [r3, #0]
 8003c72:	0003      	movs	r3, r0
 8003c74:	430b      	orrs	r3, r1
 8003c76:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003c78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c7a:	699b      	ldr	r3, [r3, #24]
 8003c7c:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003c7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	4aa4      	ldr	r2, [pc, #656]	; (8003f14 <UART_SetConfig+0x2f8>)
 8003c84:	4293      	cmp	r3, r2
 8003c86:	d004      	beq.n	8003c92 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003c88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c8a:	6a1b      	ldr	r3, [r3, #32]
 8003c8c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003c8e:	4313      	orrs	r3, r2
 8003c90:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003c92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	689b      	ldr	r3, [r3, #8]
 8003c98:	4a9f      	ldr	r2, [pc, #636]	; (8003f18 <UART_SetConfig+0x2fc>)
 8003c9a:	4013      	ands	r3, r2
 8003c9c:	0019      	movs	r1, r3
 8003c9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ca0:	681a      	ldr	r2, [r3, #0]
 8003ca2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003ca4:	430b      	orrs	r3, r1
 8003ca6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003ca8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cae:	220f      	movs	r2, #15
 8003cb0:	4393      	bics	r3, r2
 8003cb2:	0018      	movs	r0, r3
 8003cb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cb6:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003cb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cba:	681a      	ldr	r2, [r3, #0]
 8003cbc:	0003      	movs	r3, r0
 8003cbe:	430b      	orrs	r3, r1
 8003cc0:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003cc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	4a95      	ldr	r2, [pc, #596]	; (8003f1c <UART_SetConfig+0x300>)
 8003cc8:	4293      	cmp	r3, r2
 8003cca:	d131      	bne.n	8003d30 <UART_SetConfig+0x114>
 8003ccc:	4b94      	ldr	r3, [pc, #592]	; (8003f20 <UART_SetConfig+0x304>)
 8003cce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cd0:	2203      	movs	r2, #3
 8003cd2:	4013      	ands	r3, r2
 8003cd4:	2b03      	cmp	r3, #3
 8003cd6:	d01d      	beq.n	8003d14 <UART_SetConfig+0xf8>
 8003cd8:	d823      	bhi.n	8003d22 <UART_SetConfig+0x106>
 8003cda:	2b02      	cmp	r3, #2
 8003cdc:	d00c      	beq.n	8003cf8 <UART_SetConfig+0xdc>
 8003cde:	d820      	bhi.n	8003d22 <UART_SetConfig+0x106>
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d002      	beq.n	8003cea <UART_SetConfig+0xce>
 8003ce4:	2b01      	cmp	r3, #1
 8003ce6:	d00e      	beq.n	8003d06 <UART_SetConfig+0xea>
 8003ce8:	e01b      	b.n	8003d22 <UART_SetConfig+0x106>
 8003cea:	231b      	movs	r3, #27
 8003cec:	2220      	movs	r2, #32
 8003cee:	189b      	adds	r3, r3, r2
 8003cf0:	19db      	adds	r3, r3, r7
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	701a      	strb	r2, [r3, #0]
 8003cf6:	e0b4      	b.n	8003e62 <UART_SetConfig+0x246>
 8003cf8:	231b      	movs	r3, #27
 8003cfa:	2220      	movs	r2, #32
 8003cfc:	189b      	adds	r3, r3, r2
 8003cfe:	19db      	adds	r3, r3, r7
 8003d00:	2202      	movs	r2, #2
 8003d02:	701a      	strb	r2, [r3, #0]
 8003d04:	e0ad      	b.n	8003e62 <UART_SetConfig+0x246>
 8003d06:	231b      	movs	r3, #27
 8003d08:	2220      	movs	r2, #32
 8003d0a:	189b      	adds	r3, r3, r2
 8003d0c:	19db      	adds	r3, r3, r7
 8003d0e:	2204      	movs	r2, #4
 8003d10:	701a      	strb	r2, [r3, #0]
 8003d12:	e0a6      	b.n	8003e62 <UART_SetConfig+0x246>
 8003d14:	231b      	movs	r3, #27
 8003d16:	2220      	movs	r2, #32
 8003d18:	189b      	adds	r3, r3, r2
 8003d1a:	19db      	adds	r3, r3, r7
 8003d1c:	2208      	movs	r2, #8
 8003d1e:	701a      	strb	r2, [r3, #0]
 8003d20:	e09f      	b.n	8003e62 <UART_SetConfig+0x246>
 8003d22:	231b      	movs	r3, #27
 8003d24:	2220      	movs	r2, #32
 8003d26:	189b      	adds	r3, r3, r2
 8003d28:	19db      	adds	r3, r3, r7
 8003d2a:	2210      	movs	r2, #16
 8003d2c:	701a      	strb	r2, [r3, #0]
 8003d2e:	e098      	b.n	8003e62 <UART_SetConfig+0x246>
 8003d30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	4a7b      	ldr	r2, [pc, #492]	; (8003f24 <UART_SetConfig+0x308>)
 8003d36:	4293      	cmp	r3, r2
 8003d38:	d131      	bne.n	8003d9e <UART_SetConfig+0x182>
 8003d3a:	4b79      	ldr	r3, [pc, #484]	; (8003f20 <UART_SetConfig+0x304>)
 8003d3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d3e:	220c      	movs	r2, #12
 8003d40:	4013      	ands	r3, r2
 8003d42:	2b0c      	cmp	r3, #12
 8003d44:	d01d      	beq.n	8003d82 <UART_SetConfig+0x166>
 8003d46:	d823      	bhi.n	8003d90 <UART_SetConfig+0x174>
 8003d48:	2b08      	cmp	r3, #8
 8003d4a:	d00c      	beq.n	8003d66 <UART_SetConfig+0x14a>
 8003d4c:	d820      	bhi.n	8003d90 <UART_SetConfig+0x174>
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d002      	beq.n	8003d58 <UART_SetConfig+0x13c>
 8003d52:	2b04      	cmp	r3, #4
 8003d54:	d00e      	beq.n	8003d74 <UART_SetConfig+0x158>
 8003d56:	e01b      	b.n	8003d90 <UART_SetConfig+0x174>
 8003d58:	231b      	movs	r3, #27
 8003d5a:	2220      	movs	r2, #32
 8003d5c:	189b      	adds	r3, r3, r2
 8003d5e:	19db      	adds	r3, r3, r7
 8003d60:	2200      	movs	r2, #0
 8003d62:	701a      	strb	r2, [r3, #0]
 8003d64:	e07d      	b.n	8003e62 <UART_SetConfig+0x246>
 8003d66:	231b      	movs	r3, #27
 8003d68:	2220      	movs	r2, #32
 8003d6a:	189b      	adds	r3, r3, r2
 8003d6c:	19db      	adds	r3, r3, r7
 8003d6e:	2202      	movs	r2, #2
 8003d70:	701a      	strb	r2, [r3, #0]
 8003d72:	e076      	b.n	8003e62 <UART_SetConfig+0x246>
 8003d74:	231b      	movs	r3, #27
 8003d76:	2220      	movs	r2, #32
 8003d78:	189b      	adds	r3, r3, r2
 8003d7a:	19db      	adds	r3, r3, r7
 8003d7c:	2204      	movs	r2, #4
 8003d7e:	701a      	strb	r2, [r3, #0]
 8003d80:	e06f      	b.n	8003e62 <UART_SetConfig+0x246>
 8003d82:	231b      	movs	r3, #27
 8003d84:	2220      	movs	r2, #32
 8003d86:	189b      	adds	r3, r3, r2
 8003d88:	19db      	adds	r3, r3, r7
 8003d8a:	2208      	movs	r2, #8
 8003d8c:	701a      	strb	r2, [r3, #0]
 8003d8e:	e068      	b.n	8003e62 <UART_SetConfig+0x246>
 8003d90:	231b      	movs	r3, #27
 8003d92:	2220      	movs	r2, #32
 8003d94:	189b      	adds	r3, r3, r2
 8003d96:	19db      	adds	r3, r3, r7
 8003d98:	2210      	movs	r2, #16
 8003d9a:	701a      	strb	r2, [r3, #0]
 8003d9c:	e061      	b.n	8003e62 <UART_SetConfig+0x246>
 8003d9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	4a61      	ldr	r2, [pc, #388]	; (8003f28 <UART_SetConfig+0x30c>)
 8003da4:	4293      	cmp	r3, r2
 8003da6:	d106      	bne.n	8003db6 <UART_SetConfig+0x19a>
 8003da8:	231b      	movs	r3, #27
 8003daa:	2220      	movs	r2, #32
 8003dac:	189b      	adds	r3, r3, r2
 8003dae:	19db      	adds	r3, r3, r7
 8003db0:	2200      	movs	r2, #0
 8003db2:	701a      	strb	r2, [r3, #0]
 8003db4:	e055      	b.n	8003e62 <UART_SetConfig+0x246>
 8003db6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	4a5c      	ldr	r2, [pc, #368]	; (8003f2c <UART_SetConfig+0x310>)
 8003dbc:	4293      	cmp	r3, r2
 8003dbe:	d106      	bne.n	8003dce <UART_SetConfig+0x1b2>
 8003dc0:	231b      	movs	r3, #27
 8003dc2:	2220      	movs	r2, #32
 8003dc4:	189b      	adds	r3, r3, r2
 8003dc6:	19db      	adds	r3, r3, r7
 8003dc8:	2200      	movs	r2, #0
 8003dca:	701a      	strb	r2, [r3, #0]
 8003dcc:	e049      	b.n	8003e62 <UART_SetConfig+0x246>
 8003dce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	4a50      	ldr	r2, [pc, #320]	; (8003f14 <UART_SetConfig+0x2f8>)
 8003dd4:	4293      	cmp	r3, r2
 8003dd6:	d13e      	bne.n	8003e56 <UART_SetConfig+0x23a>
 8003dd8:	4b51      	ldr	r3, [pc, #324]	; (8003f20 <UART_SetConfig+0x304>)
 8003dda:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003ddc:	23c0      	movs	r3, #192	; 0xc0
 8003dde:	011b      	lsls	r3, r3, #4
 8003de0:	4013      	ands	r3, r2
 8003de2:	22c0      	movs	r2, #192	; 0xc0
 8003de4:	0112      	lsls	r2, r2, #4
 8003de6:	4293      	cmp	r3, r2
 8003de8:	d027      	beq.n	8003e3a <UART_SetConfig+0x21e>
 8003dea:	22c0      	movs	r2, #192	; 0xc0
 8003dec:	0112      	lsls	r2, r2, #4
 8003dee:	4293      	cmp	r3, r2
 8003df0:	d82a      	bhi.n	8003e48 <UART_SetConfig+0x22c>
 8003df2:	2280      	movs	r2, #128	; 0x80
 8003df4:	0112      	lsls	r2, r2, #4
 8003df6:	4293      	cmp	r3, r2
 8003df8:	d011      	beq.n	8003e1e <UART_SetConfig+0x202>
 8003dfa:	2280      	movs	r2, #128	; 0x80
 8003dfc:	0112      	lsls	r2, r2, #4
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	d822      	bhi.n	8003e48 <UART_SetConfig+0x22c>
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d004      	beq.n	8003e10 <UART_SetConfig+0x1f4>
 8003e06:	2280      	movs	r2, #128	; 0x80
 8003e08:	00d2      	lsls	r2, r2, #3
 8003e0a:	4293      	cmp	r3, r2
 8003e0c:	d00e      	beq.n	8003e2c <UART_SetConfig+0x210>
 8003e0e:	e01b      	b.n	8003e48 <UART_SetConfig+0x22c>
 8003e10:	231b      	movs	r3, #27
 8003e12:	2220      	movs	r2, #32
 8003e14:	189b      	adds	r3, r3, r2
 8003e16:	19db      	adds	r3, r3, r7
 8003e18:	2200      	movs	r2, #0
 8003e1a:	701a      	strb	r2, [r3, #0]
 8003e1c:	e021      	b.n	8003e62 <UART_SetConfig+0x246>
 8003e1e:	231b      	movs	r3, #27
 8003e20:	2220      	movs	r2, #32
 8003e22:	189b      	adds	r3, r3, r2
 8003e24:	19db      	adds	r3, r3, r7
 8003e26:	2202      	movs	r2, #2
 8003e28:	701a      	strb	r2, [r3, #0]
 8003e2a:	e01a      	b.n	8003e62 <UART_SetConfig+0x246>
 8003e2c:	231b      	movs	r3, #27
 8003e2e:	2220      	movs	r2, #32
 8003e30:	189b      	adds	r3, r3, r2
 8003e32:	19db      	adds	r3, r3, r7
 8003e34:	2204      	movs	r2, #4
 8003e36:	701a      	strb	r2, [r3, #0]
 8003e38:	e013      	b.n	8003e62 <UART_SetConfig+0x246>
 8003e3a:	231b      	movs	r3, #27
 8003e3c:	2220      	movs	r2, #32
 8003e3e:	189b      	adds	r3, r3, r2
 8003e40:	19db      	adds	r3, r3, r7
 8003e42:	2208      	movs	r2, #8
 8003e44:	701a      	strb	r2, [r3, #0]
 8003e46:	e00c      	b.n	8003e62 <UART_SetConfig+0x246>
 8003e48:	231b      	movs	r3, #27
 8003e4a:	2220      	movs	r2, #32
 8003e4c:	189b      	adds	r3, r3, r2
 8003e4e:	19db      	adds	r3, r3, r7
 8003e50:	2210      	movs	r2, #16
 8003e52:	701a      	strb	r2, [r3, #0]
 8003e54:	e005      	b.n	8003e62 <UART_SetConfig+0x246>
 8003e56:	231b      	movs	r3, #27
 8003e58:	2220      	movs	r2, #32
 8003e5a:	189b      	adds	r3, r3, r2
 8003e5c:	19db      	adds	r3, r3, r7
 8003e5e:	2210      	movs	r2, #16
 8003e60:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003e62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	4a2b      	ldr	r2, [pc, #172]	; (8003f14 <UART_SetConfig+0x2f8>)
 8003e68:	4293      	cmp	r3, r2
 8003e6a:	d000      	beq.n	8003e6e <UART_SetConfig+0x252>
 8003e6c:	e0a9      	b.n	8003fc2 <UART_SetConfig+0x3a6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003e6e:	231b      	movs	r3, #27
 8003e70:	2220      	movs	r2, #32
 8003e72:	189b      	adds	r3, r3, r2
 8003e74:	19db      	adds	r3, r3, r7
 8003e76:	781b      	ldrb	r3, [r3, #0]
 8003e78:	2b08      	cmp	r3, #8
 8003e7a:	d015      	beq.n	8003ea8 <UART_SetConfig+0x28c>
 8003e7c:	dc18      	bgt.n	8003eb0 <UART_SetConfig+0x294>
 8003e7e:	2b04      	cmp	r3, #4
 8003e80:	d00d      	beq.n	8003e9e <UART_SetConfig+0x282>
 8003e82:	dc15      	bgt.n	8003eb0 <UART_SetConfig+0x294>
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d002      	beq.n	8003e8e <UART_SetConfig+0x272>
 8003e88:	2b02      	cmp	r3, #2
 8003e8a:	d005      	beq.n	8003e98 <UART_SetConfig+0x27c>
 8003e8c:	e010      	b.n	8003eb0 <UART_SetConfig+0x294>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003e8e:	f7fe fe7d 	bl	8002b8c <HAL_RCC_GetPCLK1Freq>
 8003e92:	0003      	movs	r3, r0
 8003e94:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003e96:	e014      	b.n	8003ec2 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003e98:	4b25      	ldr	r3, [pc, #148]	; (8003f30 <UART_SetConfig+0x314>)
 8003e9a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003e9c:	e011      	b.n	8003ec2 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003e9e:	f7fe fde9 	bl	8002a74 <HAL_RCC_GetSysClockFreq>
 8003ea2:	0003      	movs	r3, r0
 8003ea4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003ea6:	e00c      	b.n	8003ec2 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003ea8:	2380      	movs	r3, #128	; 0x80
 8003eaa:	021b      	lsls	r3, r3, #8
 8003eac:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003eae:	e008      	b.n	8003ec2 <UART_SetConfig+0x2a6>
      default:
        pclk = 0U;
 8003eb0:	2300      	movs	r3, #0
 8003eb2:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8003eb4:	231a      	movs	r3, #26
 8003eb6:	2220      	movs	r2, #32
 8003eb8:	189b      	adds	r3, r3, r2
 8003eba:	19db      	adds	r3, r3, r7
 8003ebc:	2201      	movs	r2, #1
 8003ebe:	701a      	strb	r2, [r3, #0]
        break;
 8003ec0:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003ec2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d100      	bne.n	8003eca <UART_SetConfig+0x2ae>
 8003ec8:	e14b      	b.n	8004162 <UART_SetConfig+0x546>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8003eca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ecc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003ece:	4b19      	ldr	r3, [pc, #100]	; (8003f34 <UART_SetConfig+0x318>)
 8003ed0:	0052      	lsls	r2, r2, #1
 8003ed2:	5ad3      	ldrh	r3, [r2, r3]
 8003ed4:	0019      	movs	r1, r3
 8003ed6:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003ed8:	f7fc f914 	bl	8000104 <__udivsi3>
 8003edc:	0003      	movs	r3, r0
 8003ede:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003ee0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ee2:	685a      	ldr	r2, [r3, #4]
 8003ee4:	0013      	movs	r3, r2
 8003ee6:	005b      	lsls	r3, r3, #1
 8003ee8:	189b      	adds	r3, r3, r2
 8003eea:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003eec:	429a      	cmp	r2, r3
 8003eee:	d305      	bcc.n	8003efc <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003ef0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ef2:	685b      	ldr	r3, [r3, #4]
 8003ef4:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003ef6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003ef8:	429a      	cmp	r2, r3
 8003efa:	d91d      	bls.n	8003f38 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 8003efc:	231a      	movs	r3, #26
 8003efe:	2220      	movs	r2, #32
 8003f00:	189b      	adds	r3, r3, r2
 8003f02:	19db      	adds	r3, r3, r7
 8003f04:	2201      	movs	r2, #1
 8003f06:	701a      	strb	r2, [r3, #0]
 8003f08:	e12b      	b.n	8004162 <UART_SetConfig+0x546>
 8003f0a:	46c0      	nop			; (mov r8, r8)
 8003f0c:	cfff69f3 	.word	0xcfff69f3
 8003f10:	ffffcfff 	.word	0xffffcfff
 8003f14:	40008000 	.word	0x40008000
 8003f18:	11fff4ff 	.word	0x11fff4ff
 8003f1c:	40013800 	.word	0x40013800
 8003f20:	40021000 	.word	0x40021000
 8003f24:	40004400 	.word	0x40004400
 8003f28:	40004800 	.word	0x40004800
 8003f2c:	40004c00 	.word	0x40004c00
 8003f30:	00f42400 	.word	0x00f42400
 8003f34:	08004850 	.word	0x08004850
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003f38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f3a:	61bb      	str	r3, [r7, #24]
 8003f3c:	2300      	movs	r3, #0
 8003f3e:	61fb      	str	r3, [r7, #28]
 8003f40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f42:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003f44:	4b92      	ldr	r3, [pc, #584]	; (8004190 <UART_SetConfig+0x574>)
 8003f46:	0052      	lsls	r2, r2, #1
 8003f48:	5ad3      	ldrh	r3, [r2, r3]
 8003f4a:	613b      	str	r3, [r7, #16]
 8003f4c:	2300      	movs	r3, #0
 8003f4e:	617b      	str	r3, [r7, #20]
 8003f50:	693a      	ldr	r2, [r7, #16]
 8003f52:	697b      	ldr	r3, [r7, #20]
 8003f54:	69b8      	ldr	r0, [r7, #24]
 8003f56:	69f9      	ldr	r1, [r7, #28]
 8003f58:	f7fc fa4a 	bl	80003f0 <__aeabi_uldivmod>
 8003f5c:	0002      	movs	r2, r0
 8003f5e:	000b      	movs	r3, r1
 8003f60:	0e11      	lsrs	r1, r2, #24
 8003f62:	021d      	lsls	r5, r3, #8
 8003f64:	430d      	orrs	r5, r1
 8003f66:	0214      	lsls	r4, r2, #8
 8003f68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f6a:	685b      	ldr	r3, [r3, #4]
 8003f6c:	085b      	lsrs	r3, r3, #1
 8003f6e:	60bb      	str	r3, [r7, #8]
 8003f70:	2300      	movs	r3, #0
 8003f72:	60fb      	str	r3, [r7, #12]
 8003f74:	68b8      	ldr	r0, [r7, #8]
 8003f76:	68f9      	ldr	r1, [r7, #12]
 8003f78:	1900      	adds	r0, r0, r4
 8003f7a:	4169      	adcs	r1, r5
 8003f7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f7e:	685b      	ldr	r3, [r3, #4]
 8003f80:	603b      	str	r3, [r7, #0]
 8003f82:	2300      	movs	r3, #0
 8003f84:	607b      	str	r3, [r7, #4]
 8003f86:	683a      	ldr	r2, [r7, #0]
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	f7fc fa31 	bl	80003f0 <__aeabi_uldivmod>
 8003f8e:	0002      	movs	r2, r0
 8003f90:	000b      	movs	r3, r1
 8003f92:	0013      	movs	r3, r2
 8003f94:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003f96:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003f98:	23c0      	movs	r3, #192	; 0xc0
 8003f9a:	009b      	lsls	r3, r3, #2
 8003f9c:	429a      	cmp	r2, r3
 8003f9e:	d309      	bcc.n	8003fb4 <UART_SetConfig+0x398>
 8003fa0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003fa2:	2380      	movs	r3, #128	; 0x80
 8003fa4:	035b      	lsls	r3, r3, #13
 8003fa6:	429a      	cmp	r2, r3
 8003fa8:	d204      	bcs.n	8003fb4 <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 8003faa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003fb0:	60da      	str	r2, [r3, #12]
 8003fb2:	e0d6      	b.n	8004162 <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 8003fb4:	231a      	movs	r3, #26
 8003fb6:	2220      	movs	r2, #32
 8003fb8:	189b      	adds	r3, r3, r2
 8003fba:	19db      	adds	r3, r3, r7
 8003fbc:	2201      	movs	r2, #1
 8003fbe:	701a      	strb	r2, [r3, #0]
 8003fc0:	e0cf      	b.n	8004162 <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003fc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fc4:	69da      	ldr	r2, [r3, #28]
 8003fc6:	2380      	movs	r3, #128	; 0x80
 8003fc8:	021b      	lsls	r3, r3, #8
 8003fca:	429a      	cmp	r2, r3
 8003fcc:	d000      	beq.n	8003fd0 <UART_SetConfig+0x3b4>
 8003fce:	e070      	b.n	80040b2 <UART_SetConfig+0x496>
  {
    switch (clocksource)
 8003fd0:	231b      	movs	r3, #27
 8003fd2:	2220      	movs	r2, #32
 8003fd4:	189b      	adds	r3, r3, r2
 8003fd6:	19db      	adds	r3, r3, r7
 8003fd8:	781b      	ldrb	r3, [r3, #0]
 8003fda:	2b08      	cmp	r3, #8
 8003fdc:	d015      	beq.n	800400a <UART_SetConfig+0x3ee>
 8003fde:	dc18      	bgt.n	8004012 <UART_SetConfig+0x3f6>
 8003fe0:	2b04      	cmp	r3, #4
 8003fe2:	d00d      	beq.n	8004000 <UART_SetConfig+0x3e4>
 8003fe4:	dc15      	bgt.n	8004012 <UART_SetConfig+0x3f6>
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d002      	beq.n	8003ff0 <UART_SetConfig+0x3d4>
 8003fea:	2b02      	cmp	r3, #2
 8003fec:	d005      	beq.n	8003ffa <UART_SetConfig+0x3de>
 8003fee:	e010      	b.n	8004012 <UART_SetConfig+0x3f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003ff0:	f7fe fdcc 	bl	8002b8c <HAL_RCC_GetPCLK1Freq>
 8003ff4:	0003      	movs	r3, r0
 8003ff6:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003ff8:	e014      	b.n	8004024 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003ffa:	4b66      	ldr	r3, [pc, #408]	; (8004194 <UART_SetConfig+0x578>)
 8003ffc:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003ffe:	e011      	b.n	8004024 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004000:	f7fe fd38 	bl	8002a74 <HAL_RCC_GetSysClockFreq>
 8004004:	0003      	movs	r3, r0
 8004006:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004008:	e00c      	b.n	8004024 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800400a:	2380      	movs	r3, #128	; 0x80
 800400c:	021b      	lsls	r3, r3, #8
 800400e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004010:	e008      	b.n	8004024 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8004012:	2300      	movs	r3, #0
 8004014:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8004016:	231a      	movs	r3, #26
 8004018:	2220      	movs	r2, #32
 800401a:	189b      	adds	r3, r3, r2
 800401c:	19db      	adds	r3, r3, r7
 800401e:	2201      	movs	r2, #1
 8004020:	701a      	strb	r2, [r3, #0]
        break;
 8004022:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004024:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004026:	2b00      	cmp	r3, #0
 8004028:	d100      	bne.n	800402c <UART_SetConfig+0x410>
 800402a:	e09a      	b.n	8004162 <UART_SetConfig+0x546>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800402c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800402e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004030:	4b57      	ldr	r3, [pc, #348]	; (8004190 <UART_SetConfig+0x574>)
 8004032:	0052      	lsls	r2, r2, #1
 8004034:	5ad3      	ldrh	r3, [r2, r3]
 8004036:	0019      	movs	r1, r3
 8004038:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800403a:	f7fc f863 	bl	8000104 <__udivsi3>
 800403e:	0003      	movs	r3, r0
 8004040:	005a      	lsls	r2, r3, #1
 8004042:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004044:	685b      	ldr	r3, [r3, #4]
 8004046:	085b      	lsrs	r3, r3, #1
 8004048:	18d2      	adds	r2, r2, r3
 800404a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800404c:	685b      	ldr	r3, [r3, #4]
 800404e:	0019      	movs	r1, r3
 8004050:	0010      	movs	r0, r2
 8004052:	f7fc f857 	bl	8000104 <__udivsi3>
 8004056:	0003      	movs	r3, r0
 8004058:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800405a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800405c:	2b0f      	cmp	r3, #15
 800405e:	d921      	bls.n	80040a4 <UART_SetConfig+0x488>
 8004060:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004062:	2380      	movs	r3, #128	; 0x80
 8004064:	025b      	lsls	r3, r3, #9
 8004066:	429a      	cmp	r2, r3
 8004068:	d21c      	bcs.n	80040a4 <UART_SetConfig+0x488>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800406a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800406c:	b29a      	uxth	r2, r3
 800406e:	200e      	movs	r0, #14
 8004070:	2420      	movs	r4, #32
 8004072:	1903      	adds	r3, r0, r4
 8004074:	19db      	adds	r3, r3, r7
 8004076:	210f      	movs	r1, #15
 8004078:	438a      	bics	r2, r1
 800407a:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800407c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800407e:	085b      	lsrs	r3, r3, #1
 8004080:	b29b      	uxth	r3, r3
 8004082:	2207      	movs	r2, #7
 8004084:	4013      	ands	r3, r2
 8004086:	b299      	uxth	r1, r3
 8004088:	1903      	adds	r3, r0, r4
 800408a:	19db      	adds	r3, r3, r7
 800408c:	1902      	adds	r2, r0, r4
 800408e:	19d2      	adds	r2, r2, r7
 8004090:	8812      	ldrh	r2, [r2, #0]
 8004092:	430a      	orrs	r2, r1
 8004094:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8004096:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	1902      	adds	r2, r0, r4
 800409c:	19d2      	adds	r2, r2, r7
 800409e:	8812      	ldrh	r2, [r2, #0]
 80040a0:	60da      	str	r2, [r3, #12]
 80040a2:	e05e      	b.n	8004162 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 80040a4:	231a      	movs	r3, #26
 80040a6:	2220      	movs	r2, #32
 80040a8:	189b      	adds	r3, r3, r2
 80040aa:	19db      	adds	r3, r3, r7
 80040ac:	2201      	movs	r2, #1
 80040ae:	701a      	strb	r2, [r3, #0]
 80040b0:	e057      	b.n	8004162 <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 80040b2:	231b      	movs	r3, #27
 80040b4:	2220      	movs	r2, #32
 80040b6:	189b      	adds	r3, r3, r2
 80040b8:	19db      	adds	r3, r3, r7
 80040ba:	781b      	ldrb	r3, [r3, #0]
 80040bc:	2b08      	cmp	r3, #8
 80040be:	d015      	beq.n	80040ec <UART_SetConfig+0x4d0>
 80040c0:	dc18      	bgt.n	80040f4 <UART_SetConfig+0x4d8>
 80040c2:	2b04      	cmp	r3, #4
 80040c4:	d00d      	beq.n	80040e2 <UART_SetConfig+0x4c6>
 80040c6:	dc15      	bgt.n	80040f4 <UART_SetConfig+0x4d8>
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d002      	beq.n	80040d2 <UART_SetConfig+0x4b6>
 80040cc:	2b02      	cmp	r3, #2
 80040ce:	d005      	beq.n	80040dc <UART_SetConfig+0x4c0>
 80040d0:	e010      	b.n	80040f4 <UART_SetConfig+0x4d8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80040d2:	f7fe fd5b 	bl	8002b8c <HAL_RCC_GetPCLK1Freq>
 80040d6:	0003      	movs	r3, r0
 80040d8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80040da:	e014      	b.n	8004106 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80040dc:	4b2d      	ldr	r3, [pc, #180]	; (8004194 <UART_SetConfig+0x578>)
 80040de:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80040e0:	e011      	b.n	8004106 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80040e2:	f7fe fcc7 	bl	8002a74 <HAL_RCC_GetSysClockFreq>
 80040e6:	0003      	movs	r3, r0
 80040e8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80040ea:	e00c      	b.n	8004106 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80040ec:	2380      	movs	r3, #128	; 0x80
 80040ee:	021b      	lsls	r3, r3, #8
 80040f0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80040f2:	e008      	b.n	8004106 <UART_SetConfig+0x4ea>
      default:
        pclk = 0U;
 80040f4:	2300      	movs	r3, #0
 80040f6:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 80040f8:	231a      	movs	r3, #26
 80040fa:	2220      	movs	r2, #32
 80040fc:	189b      	adds	r3, r3, r2
 80040fe:	19db      	adds	r3, r3, r7
 8004100:	2201      	movs	r2, #1
 8004102:	701a      	strb	r2, [r3, #0]
        break;
 8004104:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8004106:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004108:	2b00      	cmp	r3, #0
 800410a:	d02a      	beq.n	8004162 <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800410c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800410e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004110:	4b1f      	ldr	r3, [pc, #124]	; (8004190 <UART_SetConfig+0x574>)
 8004112:	0052      	lsls	r2, r2, #1
 8004114:	5ad3      	ldrh	r3, [r2, r3]
 8004116:	0019      	movs	r1, r3
 8004118:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800411a:	f7fb fff3 	bl	8000104 <__udivsi3>
 800411e:	0003      	movs	r3, r0
 8004120:	001a      	movs	r2, r3
 8004122:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004124:	685b      	ldr	r3, [r3, #4]
 8004126:	085b      	lsrs	r3, r3, #1
 8004128:	18d2      	adds	r2, r2, r3
 800412a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800412c:	685b      	ldr	r3, [r3, #4]
 800412e:	0019      	movs	r1, r3
 8004130:	0010      	movs	r0, r2
 8004132:	f7fb ffe7 	bl	8000104 <__udivsi3>
 8004136:	0003      	movs	r3, r0
 8004138:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800413a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800413c:	2b0f      	cmp	r3, #15
 800413e:	d90a      	bls.n	8004156 <UART_SetConfig+0x53a>
 8004140:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004142:	2380      	movs	r3, #128	; 0x80
 8004144:	025b      	lsls	r3, r3, #9
 8004146:	429a      	cmp	r2, r3
 8004148:	d205      	bcs.n	8004156 <UART_SetConfig+0x53a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800414a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800414c:	b29a      	uxth	r2, r3
 800414e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	60da      	str	r2, [r3, #12]
 8004154:	e005      	b.n	8004162 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8004156:	231a      	movs	r3, #26
 8004158:	2220      	movs	r2, #32
 800415a:	189b      	adds	r3, r3, r2
 800415c:	19db      	adds	r3, r3, r7
 800415e:	2201      	movs	r2, #1
 8004160:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004162:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004164:	226a      	movs	r2, #106	; 0x6a
 8004166:	2101      	movs	r1, #1
 8004168:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 800416a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800416c:	2268      	movs	r2, #104	; 0x68
 800416e:	2101      	movs	r1, #1
 8004170:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004172:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004174:	2200      	movs	r2, #0
 8004176:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8004178:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800417a:	2200      	movs	r2, #0
 800417c:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 800417e:	231a      	movs	r3, #26
 8004180:	2220      	movs	r2, #32
 8004182:	189b      	adds	r3, r3, r2
 8004184:	19db      	adds	r3, r3, r7
 8004186:	781b      	ldrb	r3, [r3, #0]
}
 8004188:	0018      	movs	r0, r3
 800418a:	46bd      	mov	sp, r7
 800418c:	b010      	add	sp, #64	; 0x40
 800418e:	bdb0      	pop	{r4, r5, r7, pc}
 8004190:	08004850 	.word	0x08004850
 8004194:	00f42400 	.word	0x00f42400

08004198 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004198:	b580      	push	{r7, lr}
 800419a:	b082      	sub	sp, #8
 800419c:	af00      	add	r7, sp, #0
 800419e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041a4:	2201      	movs	r2, #1
 80041a6:	4013      	ands	r3, r2
 80041a8:	d00b      	beq.n	80041c2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	685b      	ldr	r3, [r3, #4]
 80041b0:	4a4a      	ldr	r2, [pc, #296]	; (80042dc <UART_AdvFeatureConfig+0x144>)
 80041b2:	4013      	ands	r3, r2
 80041b4:	0019      	movs	r1, r3
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	430a      	orrs	r2, r1
 80041c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041c6:	2202      	movs	r2, #2
 80041c8:	4013      	ands	r3, r2
 80041ca:	d00b      	beq.n	80041e4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	685b      	ldr	r3, [r3, #4]
 80041d2:	4a43      	ldr	r2, [pc, #268]	; (80042e0 <UART_AdvFeatureConfig+0x148>)
 80041d4:	4013      	ands	r3, r2
 80041d6:	0019      	movs	r1, r3
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	430a      	orrs	r2, r1
 80041e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041e8:	2204      	movs	r2, #4
 80041ea:	4013      	ands	r3, r2
 80041ec:	d00b      	beq.n	8004206 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	685b      	ldr	r3, [r3, #4]
 80041f4:	4a3b      	ldr	r2, [pc, #236]	; (80042e4 <UART_AdvFeatureConfig+0x14c>)
 80041f6:	4013      	ands	r3, r2
 80041f8:	0019      	movs	r1, r3
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	430a      	orrs	r2, r1
 8004204:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800420a:	2208      	movs	r2, #8
 800420c:	4013      	ands	r3, r2
 800420e:	d00b      	beq.n	8004228 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	685b      	ldr	r3, [r3, #4]
 8004216:	4a34      	ldr	r2, [pc, #208]	; (80042e8 <UART_AdvFeatureConfig+0x150>)
 8004218:	4013      	ands	r3, r2
 800421a:	0019      	movs	r1, r3
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	430a      	orrs	r2, r1
 8004226:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800422c:	2210      	movs	r2, #16
 800422e:	4013      	ands	r3, r2
 8004230:	d00b      	beq.n	800424a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	689b      	ldr	r3, [r3, #8]
 8004238:	4a2c      	ldr	r2, [pc, #176]	; (80042ec <UART_AdvFeatureConfig+0x154>)
 800423a:	4013      	ands	r3, r2
 800423c:	0019      	movs	r1, r3
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	430a      	orrs	r2, r1
 8004248:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800424e:	2220      	movs	r2, #32
 8004250:	4013      	ands	r3, r2
 8004252:	d00b      	beq.n	800426c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	689b      	ldr	r3, [r3, #8]
 800425a:	4a25      	ldr	r2, [pc, #148]	; (80042f0 <UART_AdvFeatureConfig+0x158>)
 800425c:	4013      	ands	r3, r2
 800425e:	0019      	movs	r1, r3
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	430a      	orrs	r2, r1
 800426a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004270:	2240      	movs	r2, #64	; 0x40
 8004272:	4013      	ands	r3, r2
 8004274:	d01d      	beq.n	80042b2 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	685b      	ldr	r3, [r3, #4]
 800427c:	4a1d      	ldr	r2, [pc, #116]	; (80042f4 <UART_AdvFeatureConfig+0x15c>)
 800427e:	4013      	ands	r3, r2
 8004280:	0019      	movs	r1, r3
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	430a      	orrs	r2, r1
 800428c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004292:	2380      	movs	r3, #128	; 0x80
 8004294:	035b      	lsls	r3, r3, #13
 8004296:	429a      	cmp	r2, r3
 8004298:	d10b      	bne.n	80042b2 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	685b      	ldr	r3, [r3, #4]
 80042a0:	4a15      	ldr	r2, [pc, #84]	; (80042f8 <UART_AdvFeatureConfig+0x160>)
 80042a2:	4013      	ands	r3, r2
 80042a4:	0019      	movs	r1, r3
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	430a      	orrs	r2, r1
 80042b0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042b6:	2280      	movs	r2, #128	; 0x80
 80042b8:	4013      	ands	r3, r2
 80042ba:	d00b      	beq.n	80042d4 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	685b      	ldr	r3, [r3, #4]
 80042c2:	4a0e      	ldr	r2, [pc, #56]	; (80042fc <UART_AdvFeatureConfig+0x164>)
 80042c4:	4013      	ands	r3, r2
 80042c6:	0019      	movs	r1, r3
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	430a      	orrs	r2, r1
 80042d2:	605a      	str	r2, [r3, #4]
  }
}
 80042d4:	46c0      	nop			; (mov r8, r8)
 80042d6:	46bd      	mov	sp, r7
 80042d8:	b002      	add	sp, #8
 80042da:	bd80      	pop	{r7, pc}
 80042dc:	fffdffff 	.word	0xfffdffff
 80042e0:	fffeffff 	.word	0xfffeffff
 80042e4:	fffbffff 	.word	0xfffbffff
 80042e8:	ffff7fff 	.word	0xffff7fff
 80042ec:	ffffefff 	.word	0xffffefff
 80042f0:	ffffdfff 	.word	0xffffdfff
 80042f4:	ffefffff 	.word	0xffefffff
 80042f8:	ff9fffff 	.word	0xff9fffff
 80042fc:	fff7ffff 	.word	0xfff7ffff

08004300 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004300:	b580      	push	{r7, lr}
 8004302:	b086      	sub	sp, #24
 8004304:	af02      	add	r7, sp, #8
 8004306:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	2290      	movs	r2, #144	; 0x90
 800430c:	2100      	movs	r1, #0
 800430e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004310:	f7fd fcd8 	bl	8001cc4 <HAL_GetTick>
 8004314:	0003      	movs	r3, r0
 8004316:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	2208      	movs	r2, #8
 8004320:	4013      	ands	r3, r2
 8004322:	2b08      	cmp	r3, #8
 8004324:	d10c      	bne.n	8004340 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	2280      	movs	r2, #128	; 0x80
 800432a:	0391      	lsls	r1, r2, #14
 800432c:	6878      	ldr	r0, [r7, #4]
 800432e:	4a1a      	ldr	r2, [pc, #104]	; (8004398 <UART_CheckIdleState+0x98>)
 8004330:	9200      	str	r2, [sp, #0]
 8004332:	2200      	movs	r2, #0
 8004334:	f000 f832 	bl	800439c <UART_WaitOnFlagUntilTimeout>
 8004338:	1e03      	subs	r3, r0, #0
 800433a:	d001      	beq.n	8004340 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800433c:	2303      	movs	r3, #3
 800433e:	e026      	b.n	800438e <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	2204      	movs	r2, #4
 8004348:	4013      	ands	r3, r2
 800434a:	2b04      	cmp	r3, #4
 800434c:	d10c      	bne.n	8004368 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	2280      	movs	r2, #128	; 0x80
 8004352:	03d1      	lsls	r1, r2, #15
 8004354:	6878      	ldr	r0, [r7, #4]
 8004356:	4a10      	ldr	r2, [pc, #64]	; (8004398 <UART_CheckIdleState+0x98>)
 8004358:	9200      	str	r2, [sp, #0]
 800435a:	2200      	movs	r2, #0
 800435c:	f000 f81e 	bl	800439c <UART_WaitOnFlagUntilTimeout>
 8004360:	1e03      	subs	r3, r0, #0
 8004362:	d001      	beq.n	8004368 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004364:	2303      	movs	r3, #3
 8004366:	e012      	b.n	800438e <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2288      	movs	r2, #136	; 0x88
 800436c:	2120      	movs	r1, #32
 800436e:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	228c      	movs	r2, #140	; 0x8c
 8004374:	2120      	movs	r1, #32
 8004376:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2200      	movs	r2, #0
 800437c:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	2200      	movs	r2, #0
 8004382:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2284      	movs	r2, #132	; 0x84
 8004388:	2100      	movs	r1, #0
 800438a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800438c:	2300      	movs	r3, #0
}
 800438e:	0018      	movs	r0, r3
 8004390:	46bd      	mov	sp, r7
 8004392:	b004      	add	sp, #16
 8004394:	bd80      	pop	{r7, pc}
 8004396:	46c0      	nop			; (mov r8, r8)
 8004398:	01ffffff 	.word	0x01ffffff

0800439c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800439c:	b580      	push	{r7, lr}
 800439e:	b094      	sub	sp, #80	; 0x50
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	60f8      	str	r0, [r7, #12]
 80043a4:	60b9      	str	r1, [r7, #8]
 80043a6:	603b      	str	r3, [r7, #0]
 80043a8:	1dfb      	adds	r3, r7, #7
 80043aa:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80043ac:	e0a7      	b.n	80044fe <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043ae:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80043b0:	3301      	adds	r3, #1
 80043b2:	d100      	bne.n	80043b6 <UART_WaitOnFlagUntilTimeout+0x1a>
 80043b4:	e0a3      	b.n	80044fe <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043b6:	f7fd fc85 	bl	8001cc4 <HAL_GetTick>
 80043ba:	0002      	movs	r2, r0
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	1ad3      	subs	r3, r2, r3
 80043c0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80043c2:	429a      	cmp	r2, r3
 80043c4:	d302      	bcc.n	80043cc <UART_WaitOnFlagUntilTimeout+0x30>
 80043c6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d13f      	bne.n	800444c <UART_WaitOnFlagUntilTimeout+0xb0>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80043cc:	f3ef 8310 	mrs	r3, PRIMASK
 80043d0:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80043d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80043d4:	647b      	str	r3, [r7, #68]	; 0x44
 80043d6:	2301      	movs	r3, #1
 80043d8:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043dc:	f383 8810 	msr	PRIMASK, r3
}
 80043e0:	46c0      	nop			; (mov r8, r8)
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	681a      	ldr	r2, [r3, #0]
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	494e      	ldr	r1, [pc, #312]	; (8004528 <UART_WaitOnFlagUntilTimeout+0x18c>)
 80043ee:	400a      	ands	r2, r1
 80043f0:	601a      	str	r2, [r3, #0]
 80043f2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80043f4:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043f8:	f383 8810 	msr	PRIMASK, r3
}
 80043fc:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80043fe:	f3ef 8310 	mrs	r3, PRIMASK
 8004402:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8004404:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004406:	643b      	str	r3, [r7, #64]	; 0x40
 8004408:	2301      	movs	r3, #1
 800440a:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800440c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800440e:	f383 8810 	msr	PRIMASK, r3
}
 8004412:	46c0      	nop			; (mov r8, r8)
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	689a      	ldr	r2, [r3, #8]
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	2101      	movs	r1, #1
 8004420:	438a      	bics	r2, r1
 8004422:	609a      	str	r2, [r3, #8]
 8004424:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004426:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004428:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800442a:	f383 8810 	msr	PRIMASK, r3
}
 800442e:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	2288      	movs	r2, #136	; 0x88
 8004434:	2120      	movs	r1, #32
 8004436:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	228c      	movs	r2, #140	; 0x8c
 800443c:	2120      	movs	r1, #32
 800443e:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	2284      	movs	r2, #132	; 0x84
 8004444:	2100      	movs	r1, #0
 8004446:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004448:	2303      	movs	r3, #3
 800444a:	e069      	b.n	8004520 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	2204      	movs	r2, #4
 8004454:	4013      	ands	r3, r2
 8004456:	d052      	beq.n	80044fe <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	69da      	ldr	r2, [r3, #28]
 800445e:	2380      	movs	r3, #128	; 0x80
 8004460:	011b      	lsls	r3, r3, #4
 8004462:	401a      	ands	r2, r3
 8004464:	2380      	movs	r3, #128	; 0x80
 8004466:	011b      	lsls	r3, r3, #4
 8004468:	429a      	cmp	r2, r3
 800446a:	d148      	bne.n	80044fe <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	2280      	movs	r2, #128	; 0x80
 8004472:	0112      	lsls	r2, r2, #4
 8004474:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004476:	f3ef 8310 	mrs	r3, PRIMASK
 800447a:	613b      	str	r3, [r7, #16]
  return(result);
 800447c:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800447e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004480:	2301      	movs	r3, #1
 8004482:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004484:	697b      	ldr	r3, [r7, #20]
 8004486:	f383 8810 	msr	PRIMASK, r3
}
 800448a:	46c0      	nop			; (mov r8, r8)
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	681a      	ldr	r2, [r3, #0]
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	4924      	ldr	r1, [pc, #144]	; (8004528 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8004498:	400a      	ands	r2, r1
 800449a:	601a      	str	r2, [r3, #0]
 800449c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800449e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044a0:	69bb      	ldr	r3, [r7, #24]
 80044a2:	f383 8810 	msr	PRIMASK, r3
}
 80044a6:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80044a8:	f3ef 8310 	mrs	r3, PRIMASK
 80044ac:	61fb      	str	r3, [r7, #28]
  return(result);
 80044ae:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044b0:	64bb      	str	r3, [r7, #72]	; 0x48
 80044b2:	2301      	movs	r3, #1
 80044b4:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044b6:	6a3b      	ldr	r3, [r7, #32]
 80044b8:	f383 8810 	msr	PRIMASK, r3
}
 80044bc:	46c0      	nop			; (mov r8, r8)
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	689a      	ldr	r2, [r3, #8]
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	2101      	movs	r1, #1
 80044ca:	438a      	bics	r2, r1
 80044cc:	609a      	str	r2, [r3, #8]
 80044ce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80044d0:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044d4:	f383 8810 	msr	PRIMASK, r3
}
 80044d8:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	2288      	movs	r2, #136	; 0x88
 80044de:	2120      	movs	r1, #32
 80044e0:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	228c      	movs	r2, #140	; 0x8c
 80044e6:	2120      	movs	r1, #32
 80044e8:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	2290      	movs	r2, #144	; 0x90
 80044ee:	2120      	movs	r1, #32
 80044f0:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	2284      	movs	r2, #132	; 0x84
 80044f6:	2100      	movs	r1, #0
 80044f8:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80044fa:	2303      	movs	r3, #3
 80044fc:	e010      	b.n	8004520 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	69db      	ldr	r3, [r3, #28]
 8004504:	68ba      	ldr	r2, [r7, #8]
 8004506:	4013      	ands	r3, r2
 8004508:	68ba      	ldr	r2, [r7, #8]
 800450a:	1ad3      	subs	r3, r2, r3
 800450c:	425a      	negs	r2, r3
 800450e:	4153      	adcs	r3, r2
 8004510:	b2db      	uxtb	r3, r3
 8004512:	001a      	movs	r2, r3
 8004514:	1dfb      	adds	r3, r7, #7
 8004516:	781b      	ldrb	r3, [r3, #0]
 8004518:	429a      	cmp	r2, r3
 800451a:	d100      	bne.n	800451e <UART_WaitOnFlagUntilTimeout+0x182>
 800451c:	e747      	b.n	80043ae <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800451e:	2300      	movs	r3, #0
}
 8004520:	0018      	movs	r0, r3
 8004522:	46bd      	mov	sp, r7
 8004524:	b014      	add	sp, #80	; 0x50
 8004526:	bd80      	pop	{r7, pc}
 8004528:	fffffe5f 	.word	0xfffffe5f

0800452c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800452c:	b580      	push	{r7, lr}
 800452e:	b084      	sub	sp, #16
 8004530:	af00      	add	r7, sp, #0
 8004532:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2284      	movs	r2, #132	; 0x84
 8004538:	5c9b      	ldrb	r3, [r3, r2]
 800453a:	2b01      	cmp	r3, #1
 800453c:	d101      	bne.n	8004542 <HAL_UARTEx_DisableFifoMode+0x16>
 800453e:	2302      	movs	r3, #2
 8004540:	e027      	b.n	8004592 <HAL_UARTEx_DisableFifoMode+0x66>
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	2284      	movs	r2, #132	; 0x84
 8004546:	2101      	movs	r1, #1
 8004548:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	2288      	movs	r2, #136	; 0x88
 800454e:	2124      	movs	r1, #36	; 0x24
 8004550:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	681a      	ldr	r2, [r3, #0]
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	2101      	movs	r1, #1
 8004566:	438a      	bics	r2, r1
 8004568:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	4a0b      	ldr	r2, [pc, #44]	; (800459c <HAL_UARTEx_DisableFifoMode+0x70>)
 800456e:	4013      	ands	r3, r2
 8004570:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	2200      	movs	r2, #0
 8004576:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	68fa      	ldr	r2, [r7, #12]
 800457e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2288      	movs	r2, #136	; 0x88
 8004584:	2120      	movs	r1, #32
 8004586:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	2284      	movs	r2, #132	; 0x84
 800458c:	2100      	movs	r1, #0
 800458e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004590:	2300      	movs	r3, #0
}
 8004592:	0018      	movs	r0, r3
 8004594:	46bd      	mov	sp, r7
 8004596:	b004      	add	sp, #16
 8004598:	bd80      	pop	{r7, pc}
 800459a:	46c0      	nop			; (mov r8, r8)
 800459c:	dfffffff 	.word	0xdfffffff

080045a0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b084      	sub	sp, #16
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
 80045a8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	2284      	movs	r2, #132	; 0x84
 80045ae:	5c9b      	ldrb	r3, [r3, r2]
 80045b0:	2b01      	cmp	r3, #1
 80045b2:	d101      	bne.n	80045b8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80045b4:	2302      	movs	r3, #2
 80045b6:	e02e      	b.n	8004616 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	2284      	movs	r2, #132	; 0x84
 80045bc:	2101      	movs	r1, #1
 80045be:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	2288      	movs	r2, #136	; 0x88
 80045c4:	2124      	movs	r1, #36	; 0x24
 80045c6:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	681a      	ldr	r2, [r3, #0]
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	2101      	movs	r1, #1
 80045dc:	438a      	bics	r2, r1
 80045de:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	689b      	ldr	r3, [r3, #8]
 80045e6:	00db      	lsls	r3, r3, #3
 80045e8:	08d9      	lsrs	r1, r3, #3
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	683a      	ldr	r2, [r7, #0]
 80045f0:	430a      	orrs	r2, r1
 80045f2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	0018      	movs	r0, r3
 80045f8:	f000 f854 	bl	80046a4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	68fa      	ldr	r2, [r7, #12]
 8004602:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2288      	movs	r2, #136	; 0x88
 8004608:	2120      	movs	r1, #32
 800460a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2284      	movs	r2, #132	; 0x84
 8004610:	2100      	movs	r1, #0
 8004612:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004614:	2300      	movs	r3, #0
}
 8004616:	0018      	movs	r0, r3
 8004618:	46bd      	mov	sp, r7
 800461a:	b004      	add	sp, #16
 800461c:	bd80      	pop	{r7, pc}
	...

08004620 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004620:	b580      	push	{r7, lr}
 8004622:	b084      	sub	sp, #16
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
 8004628:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	2284      	movs	r2, #132	; 0x84
 800462e:	5c9b      	ldrb	r3, [r3, r2]
 8004630:	2b01      	cmp	r3, #1
 8004632:	d101      	bne.n	8004638 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004634:	2302      	movs	r3, #2
 8004636:	e02f      	b.n	8004698 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2284      	movs	r2, #132	; 0x84
 800463c:	2101      	movs	r1, #1
 800463e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2288      	movs	r2, #136	; 0x88
 8004644:	2124      	movs	r1, #36	; 0x24
 8004646:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	681a      	ldr	r2, [r3, #0]
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	2101      	movs	r1, #1
 800465c:	438a      	bics	r2, r1
 800465e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	689b      	ldr	r3, [r3, #8]
 8004666:	4a0e      	ldr	r2, [pc, #56]	; (80046a0 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8004668:	4013      	ands	r3, r2
 800466a:	0019      	movs	r1, r3
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	683a      	ldr	r2, [r7, #0]
 8004672:	430a      	orrs	r2, r1
 8004674:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	0018      	movs	r0, r3
 800467a:	f000 f813 	bl	80046a4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	68fa      	ldr	r2, [r7, #12]
 8004684:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	2288      	movs	r2, #136	; 0x88
 800468a:	2120      	movs	r1, #32
 800468c:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	2284      	movs	r2, #132	; 0x84
 8004692:	2100      	movs	r1, #0
 8004694:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004696:	2300      	movs	r3, #0
}
 8004698:	0018      	movs	r0, r3
 800469a:	46bd      	mov	sp, r7
 800469c:	b004      	add	sp, #16
 800469e:	bd80      	pop	{r7, pc}
 80046a0:	f1ffffff 	.word	0xf1ffffff

080046a4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80046a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80046a6:	b085      	sub	sp, #20
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d108      	bne.n	80046c6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	226a      	movs	r2, #106	; 0x6a
 80046b8:	2101      	movs	r1, #1
 80046ba:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2268      	movs	r2, #104	; 0x68
 80046c0:	2101      	movs	r1, #1
 80046c2:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80046c4:	e043      	b.n	800474e <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80046c6:	260f      	movs	r6, #15
 80046c8:	19bb      	adds	r3, r7, r6
 80046ca:	2208      	movs	r2, #8
 80046cc:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80046ce:	200e      	movs	r0, #14
 80046d0:	183b      	adds	r3, r7, r0
 80046d2:	2208      	movs	r2, #8
 80046d4:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	689b      	ldr	r3, [r3, #8]
 80046dc:	0e5b      	lsrs	r3, r3, #25
 80046de:	b2da      	uxtb	r2, r3
 80046e0:	240d      	movs	r4, #13
 80046e2:	193b      	adds	r3, r7, r4
 80046e4:	2107      	movs	r1, #7
 80046e6:	400a      	ands	r2, r1
 80046e8:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	689b      	ldr	r3, [r3, #8]
 80046f0:	0f5b      	lsrs	r3, r3, #29
 80046f2:	b2da      	uxtb	r2, r3
 80046f4:	250c      	movs	r5, #12
 80046f6:	197b      	adds	r3, r7, r5
 80046f8:	2107      	movs	r1, #7
 80046fa:	400a      	ands	r2, r1
 80046fc:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80046fe:	183b      	adds	r3, r7, r0
 8004700:	781b      	ldrb	r3, [r3, #0]
 8004702:	197a      	adds	r2, r7, r5
 8004704:	7812      	ldrb	r2, [r2, #0]
 8004706:	4914      	ldr	r1, [pc, #80]	; (8004758 <UARTEx_SetNbDataToProcess+0xb4>)
 8004708:	5c8a      	ldrb	r2, [r1, r2]
 800470a:	435a      	muls	r2, r3
 800470c:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 800470e:	197b      	adds	r3, r7, r5
 8004710:	781b      	ldrb	r3, [r3, #0]
 8004712:	4a12      	ldr	r2, [pc, #72]	; (800475c <UARTEx_SetNbDataToProcess+0xb8>)
 8004714:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004716:	0019      	movs	r1, r3
 8004718:	f7fb fd7e 	bl	8000218 <__divsi3>
 800471c:	0003      	movs	r3, r0
 800471e:	b299      	uxth	r1, r3
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	226a      	movs	r2, #106	; 0x6a
 8004724:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004726:	19bb      	adds	r3, r7, r6
 8004728:	781b      	ldrb	r3, [r3, #0]
 800472a:	193a      	adds	r2, r7, r4
 800472c:	7812      	ldrb	r2, [r2, #0]
 800472e:	490a      	ldr	r1, [pc, #40]	; (8004758 <UARTEx_SetNbDataToProcess+0xb4>)
 8004730:	5c8a      	ldrb	r2, [r1, r2]
 8004732:	435a      	muls	r2, r3
 8004734:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8004736:	193b      	adds	r3, r7, r4
 8004738:	781b      	ldrb	r3, [r3, #0]
 800473a:	4a08      	ldr	r2, [pc, #32]	; (800475c <UARTEx_SetNbDataToProcess+0xb8>)
 800473c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800473e:	0019      	movs	r1, r3
 8004740:	f7fb fd6a 	bl	8000218 <__divsi3>
 8004744:	0003      	movs	r3, r0
 8004746:	b299      	uxth	r1, r3
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2268      	movs	r2, #104	; 0x68
 800474c:	5299      	strh	r1, [r3, r2]
}
 800474e:	46c0      	nop			; (mov r8, r8)
 8004750:	46bd      	mov	sp, r7
 8004752:	b005      	add	sp, #20
 8004754:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004756:	46c0      	nop			; (mov r8, r8)
 8004758:	08004868 	.word	0x08004868
 800475c:	08004870 	.word	0x08004870

08004760 <__libc_init_array>:
 8004760:	b570      	push	{r4, r5, r6, lr}
 8004762:	2600      	movs	r6, #0
 8004764:	4d0c      	ldr	r5, [pc, #48]	; (8004798 <__libc_init_array+0x38>)
 8004766:	4c0d      	ldr	r4, [pc, #52]	; (800479c <__libc_init_array+0x3c>)
 8004768:	1b64      	subs	r4, r4, r5
 800476a:	10a4      	asrs	r4, r4, #2
 800476c:	42a6      	cmp	r6, r4
 800476e:	d109      	bne.n	8004784 <__libc_init_array+0x24>
 8004770:	2600      	movs	r6, #0
 8004772:	f000 f821 	bl	80047b8 <_init>
 8004776:	4d0a      	ldr	r5, [pc, #40]	; (80047a0 <__libc_init_array+0x40>)
 8004778:	4c0a      	ldr	r4, [pc, #40]	; (80047a4 <__libc_init_array+0x44>)
 800477a:	1b64      	subs	r4, r4, r5
 800477c:	10a4      	asrs	r4, r4, #2
 800477e:	42a6      	cmp	r6, r4
 8004780:	d105      	bne.n	800478e <__libc_init_array+0x2e>
 8004782:	bd70      	pop	{r4, r5, r6, pc}
 8004784:	00b3      	lsls	r3, r6, #2
 8004786:	58eb      	ldr	r3, [r5, r3]
 8004788:	4798      	blx	r3
 800478a:	3601      	adds	r6, #1
 800478c:	e7ee      	b.n	800476c <__libc_init_array+0xc>
 800478e:	00b3      	lsls	r3, r6, #2
 8004790:	58eb      	ldr	r3, [r5, r3]
 8004792:	4798      	blx	r3
 8004794:	3601      	adds	r6, #1
 8004796:	e7f2      	b.n	800477e <__libc_init_array+0x1e>
 8004798:	08004880 	.word	0x08004880
 800479c:	08004880 	.word	0x08004880
 80047a0:	08004880 	.word	0x08004880
 80047a4:	08004884 	.word	0x08004884

080047a8 <memset>:
 80047a8:	0003      	movs	r3, r0
 80047aa:	1882      	adds	r2, r0, r2
 80047ac:	4293      	cmp	r3, r2
 80047ae:	d100      	bne.n	80047b2 <memset+0xa>
 80047b0:	4770      	bx	lr
 80047b2:	7019      	strb	r1, [r3, #0]
 80047b4:	3301      	adds	r3, #1
 80047b6:	e7f9      	b.n	80047ac <memset+0x4>

080047b8 <_init>:
 80047b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047ba:	46c0      	nop			; (mov r8, r8)
 80047bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80047be:	bc08      	pop	{r3}
 80047c0:	469e      	mov	lr, r3
 80047c2:	4770      	bx	lr

080047c4 <_fini>:
 80047c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047c6:	46c0      	nop			; (mov r8, r8)
 80047c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80047ca:	bc08      	pop	{r3}
 80047cc:	469e      	mov	lr, r3
 80047ce:	4770      	bx	lr
