Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: trivium_cipher.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "trivium_cipher.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "trivium_cipher"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : trivium_cipher
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "pro1_7seg.v" in library work
Compiling verilog file "ipcore_dir/plain.v" in library work
Module <pro1_7seg> compiled
Compiling verilog file "ipcore_dir/cipher.v" in library work
Module <plain> compiled
Compiling verilog file "trivium_cipher.v" in library work
Module <cipher> compiled
Module <trivium_cipher> compiled
No errors in compilation
Analysis of file <"trivium_cipher.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <trivium_cipher> in library <work> with parameters.
	key = "10010000010100101010111011010110011011001110000110000100101111100010001100101001"
	nonce = "10001100110100010011111111111110110000100010110010000011100001100010000000101101"
	s0 = "0000"
	s1 = "0001"
	s2 = "0010"
	s3 = "0011"
	s4 = "0100"
	s5 = "0101"
	s6 = "0110"
	s7 = "0111"
	s8 = "1000"

Analyzing hierarchy for module <pro1_7seg> in library <work> with parameters.
	dig0 = "1000000"
	dig1 = "1111001"
	dig2 = "0100100"
	dig3 = "0110000"
	dig4 = "0011001"
	dig5 = "0010010"
	dig6 = "0000010"
	dig7 = "1111000"
	dig8 = "0000000"
	dig9 = "0010000"
	diga = "0001000"
	digb = "0000011"
	digc = "1000110"
	digd = "0100001"
	dige = "0000110"
	digf = "0001110"
	dignone = "1111111"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <trivium_cipher>.
	key = 80'b10010000010100101010111011010110011011001110000110000100101111100010001100101001
	nonce = 80'b10001100110100010011111111111110110000100010110010000011100001100010000000101101
	s0 = 4'b0000
	s1 = 4'b0001
	s2 = 4'b0010
	s3 = 4'b0011
	s4 = 4'b0100
	s5 = 4'b0101
	s6 = 4'b0110
	s7 = 4'b0111
	s8 = 4'b1000
WARNING:Xst:2211 - "ipcore_dir/plain.v" line 81: Instantiating black box module <plain>.
WARNING:Xst:2211 - "ipcore_dir/cipher.v" line 87: Instantiating black box module <cipher>.
Module <trivium_cipher> is correct for synthesis.
 
Analyzing module <pro1_7seg> in library <work>.
	dig0 = 7'b1000000
	dig1 = 7'b1111001
	dig2 = 7'b0100100
	dig3 = 7'b0110000
	dig4 = 7'b0011001
	dig5 = 7'b0010010
	dig6 = 7'b0000010
	dig7 = 7'b1111000
	dig8 = 7'b0000000
	dig9 = 7'b0010000
	diga = 7'b0001000
	digb = 7'b0000011
	digc = 7'b1000110
	digd = 7'b0100001
	dige = 7'b0000110
	digf = 7'b0001110
	dignone = 7'b1111111
Module <pro1_7seg> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <pro1_7seg>.
    Related source file is "pro1_7seg.v".
    Found 16x7-bit ROM for signal <segtemp$mux0001> created at line 99.
    Found 16x7-bit ROM for signal <segtemp$mux0002> created at line 118.
    Found 16x7-bit ROM for signal <segtemp$mux0003> created at line 137.
    Found 16x7-bit ROM for signal <segtemp$mux0004> created at line 156.
    Found 4-bit register for signal <antemp>.
    Found 17-bit register for signal <cnt>.
    Found 17-bit adder for signal <cnt$addsub0000> created at line 87.
    Found 7-bit register for signal <segtemp>.
    Summary:
	inferred   4 ROM(s).
	inferred  28 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <pro1_7seg> synthesized.


Synthesizing Unit <trivium_cipher>.
    Related source file is "trivium_cipher.v".
    Using one-hot encoding for signal <state>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <state> of Case statement line 113 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 10-bit register for signal <addr_cipher_t>.
    Found 10-bit adder for signal <addr_cipher_t$addsub0000> created at line 187.
    Found 10-bit register for signal <addr_plain_t>.
    Found 10-bit adder for signal <addr_plain_t$addsub0000> created at line 186.
    Found 10-bit comparator greatequal for signal <addr_plain_t$cmp_ge0000> created at line 171.
    Found 5-bit up counter for signal <byte_count>.
    Found 5-bit comparator greatequal for signal <byte_count$cmp_ge0000> created at line 156.
    Found 8-bit register for signal <encrypt_byte>.
    Found 8-bit xor2 for signal <encrypt_byte$xor0000> created at line 179.
    Found 16-bit register for signal <error>.
    Found 1-bit xor2 for signal <error$xor0000> created at line 185.
    Found 1-bit xor2 for signal <error$xor0001> created at line 185.
    Found 1-bit xor2 for signal <error$xor0002> created at line 185.
    Found 1-bit xor2 for signal <error$xor0003> created at line 185.
    Found 1-bit xor2 for signal <error$xor0004> created at line 185.
    Found 1-bit xor2 for signal <error$xor0005> created at line 185.
    Found 1-bit xor2 for signal <error$xor0006> created at line 185.
    Found 1-bit xor2 for signal <error$xor0007> created at line 185.
    Found 8-bit register for signal <key_byte>.
    Found 1-bit register for signal <key_stream>.
    Found 1-bit xor3 for signal <key_stream$xor0000> created at line 142.
    Found 9-bit register for signal <nextstate>.
    Found 1-bit register for signal <out_a>.
    Found 1-bit xor3 for signal <out_a$xor0000> created at line 135.
    Found 1-bit register for signal <out_b>.
    Found 1-bit xor3 for signal <out_b$xor0000> created at line 136.
    Found 1-bit register for signal <out_c>.
    Found 1-bit xor3 for signal <out_c$xor0000> created at line 137.
    Found 93-bit register for signal <Ra>.
    Found 1-bit xor2 for signal <Ra_0$xor0000> created at line 143.
    Found 84-bit register for signal <Rb>.
    Found 1-bit xor2 for signal <Rb_0$xor0000> created at line 144.
    Found 111-bit register for signal <Rc>.
    Found 1-bit xor2 for signal <Rc_0$xor0000> created at line 145.
    Found 16-bit register for signal <show_t>.
    Found 11-bit up counter for signal <warm_count>.
    Found 11-bit comparator greatequal for signal <warm_count$cmp_ge0000> created at line 146.
    Summary:
	inferred   2 Counter(s).
	inferred 369 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   3 Comparator(s).
	inferred   4 Xor(s).
Unit <trivium_cipher> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 4
 16x7-bit ROM                                          : 4
# Adders/Subtractors                                   : 4
 10-bit adder                                          : 2
 16-bit adder                                          : 1
 17-bit adder                                          : 1
# Counters                                             : 2
 11-bit up counter                                     : 1
 5-bit up counter                                      : 1
# Registers                                            : 309
 1-bit register                                        : 300
 10-bit register                                       : 2
 16-bit register                                       : 2
 17-bit register                                       : 1
 4-bit register                                        : 1
 7-bit register                                        : 1
 8-bit register                                        : 1
 9-bit register                                        : 1
# Comparators                                          : 3
 10-bit comparator greatequal                          : 1
 11-bit comparator greatequal                          : 1
 5-bit comparator greatequal                           : 1
# Xors                                                 : 16
 1-bit xor2                                            : 11
 1-bit xor3                                            : 4
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/plain.ngc>.
Reading core <ipcore_dir/cipher.ngc>.
Loading core <plain> for timing and area information for instance <plain_text1>.
Loading core <cipher> for timing and area information for instance <cipher_text1>.
WARNING:Xst:2677 - Node <nextstate_6> of sequential type is unconnected in block <trivium_cipher>.
WARNING:Xst:2677 - Node <nextstate_6> of sequential type is unconnected in block <trivium_cipher>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 4
 16x7-bit ROM                                          : 4
# Adders/Subtractors                                   : 4
 10-bit adder                                          : 2
 16-bit adder                                          : 1
 17-bit adder                                          : 1
# Counters                                             : 2
 11-bit up counter                                     : 1
 5-bit up counter                                      : 1
# Registers                                            : 396
 Flip-Flops                                            : 396
# Comparators                                          : 3
 10-bit comparator greatequal                          : 1
 11-bit comparator greatequal                          : 1
 5-bit comparator greatequal                           : 1
# Xors                                                 : 16
 1-bit xor2                                            : 11
 1-bit xor3                                            : 4
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <trivium_cipher> ...

Optimizing unit <pro1_7seg> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block trivium_cipher, actual ratio is 6.

Final Macro Processing ...

Processing Unit <trivium_cipher> :
	Found 11-bit shift register for signal <Ra_90>.
	Found 65-bit shift register for signal <Rc_65>.
	Found 21-bit shift register for signal <Rc_86>.
	Found 21-bit shift register for signal <Rc_107>.
INFO:Xst:741 - HDL ADVISOR - A 13-bit shift register was found for signal <Ra_61> and currently occupies 13 logic cells (6 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 5-bit shift register was found for signal <Rb_21> and currently occupies 5 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <trivium_cipher> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 294
 Flip-Flops                                            : 294
# Shift Registers                                      : 4
 11-bit shift register                                 : 1
 21-bit shift register                                 : 2
 65-bit shift register                                 : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : trivium_cipher.ngr
Top Level Output File Name         : trivium_cipher
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 13

Cell Usage :
# BELS                             : 469
#      GND                         : 3
#      INV                         : 5
#      LUT1                        : 52
#      LUT2                        : 51
#      LUT2_D                      : 1
#      LUT2_L                      : 3
#      LUT3                        : 15
#      LUT3_L                      : 5
#      LUT4                        : 184
#      LUT4_D                      : 11
#      LUT4_L                      : 12
#      MUXCY                       : 59
#      MUXF5                       : 1
#      VCC                         : 3
#      XORCY                       : 64
# FlipFlops/Latches                : 366
#      FD                          : 1
#      FDE                         : 4
#      FDR                         : 138
#      FDRE                        : 126
#      FDRS                        : 11
#      FDRSE                       : 75
#      FDS                         : 11
# RAMS                             : 2
#      RAMB16_S18_S18              : 2
# Shift Registers                  : 9
#      SRL16E                      : 4
#      SRLC16E                     : 5
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 1
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                      268  out of   4656     5%  
 Number of Slice Flip Flops:            366  out of   9312     3%  
 Number of 4 input LUTs:                348  out of   9312     3%  
    Number used as logic:               339
    Number used as Shift registers:       9
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    232     5%  
 Number of BRAMs:                         2  out of     20    10%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                              | Load  |
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------+
clk                                | BUFGP                                                                                                                              | 377   |
plain_text1/N1                     | NONE(plain_text1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram) | 1     |
cipher_text1/N1                    | NONE(cipher_text1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram)| 1     |
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.406ns (Maximum Frequency: 156.113MHz)
   Minimum input arrival time before clock: 4.363ns
   Maximum output required time after clock: 4.500ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.406ns (frequency: 156.113MHz)
  Total number of paths / destination ports: 3612 / 698
-------------------------------------------------------------------------
Delay:               6.406ns (Levels of Logic = 5)
  Source:            seven_seg1/cnt_0 (FF)
  Destination:       seven_seg1/cnt_15 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: seven_seg1/cnt_0 to seven_seg1/cnt_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q             2   0.514   0.532  seven_seg1/cnt_0 (seven_seg1/cnt_0)
     LUT4_L:I0->LO         1   0.612   0.103  seven_seg1/antemp_and0000_SW0 (N20)
     LUT4:I3->O            9   0.612   0.727  seven_seg1/antemp_and0000 (seven_seg1/antemp_and0000)
     LUT4:I2->O            2   0.612   0.383  seven_seg1/antemp_mux0000<0>128 (seven_seg1/antemp_mux0000<0>128)
     LUT4_D:I3->O         10   0.612   0.819  seven_seg1/antemp_mux0000<0>1190_1 (seven_seg1/antemp_mux0000<0>1190)
     LUT2:I1->O            1   0.612   0.000  seven_seg1/cnt_mux0000<15>1 (seven_seg1/cnt_mux0000<15>)
     FDR:D                     0.268          seven_seg1/cnt_1
    ----------------------------------------
    Total                      6.406ns (3.842ns logic, 2.564ns route)
                                       (60.0% logic, 40.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 362 / 362
-------------------------------------------------------------------------
Offset:              4.363ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       byte_count_0 (FF)
  Destination Clock: clk rising

  Data Path: rst to byte_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           358   1.106   1.312  rst_IBUF (N01)
     LUT3:I0->O            5   0.612   0.538  byte_count_or00001 (byte_count_or0000)
     FDRE:R                    0.795          byte_count_0
    ----------------------------------------
    Total                      4.363ns (2.513ns logic, 1.850ns route)
                                       (57.6% logic, 42.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              4.500ns (Levels of Logic = 1)
  Source:            seven_seg1/antemp_3 (FF)
  Destination:       an<3> (PAD)
  Source Clock:      clk rising

  Data Path: seven_seg1/antemp_3 to an<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             12   0.514   0.817  seven_seg1/antemp_3 (seven_seg1/antemp_3)
     OBUF:I->O                 3.169          an_3_OBUF (an<3>)
    ----------------------------------------
    Total                      4.500ns (3.683ns logic, 0.817ns route)
                                       (81.8% logic, 18.2% route)

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 13.70 secs
 
--> 

Total memory usage is 279820 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    4 (   0 filtered)

