Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Thu Jun 20 00:01:09 2024
| Host         : BSERVER05 running 64-bit Linux Mint 21.3
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_circuit_timing_summary_routed.rpt -pb top_level_circuit_timing_summary_routed.pb -rpx top_level_circuit_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level_circuit
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-14  Critical Warning  LUT on the clock tree                                             1           
TIMING-16  Warning           Large setup violation                                             1000        
TIMING-20  Warning           Non-clocked latch                                                 109         
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (21651)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (109)
5. checking no_input_delay (1)
6. checking no_output_delay (13)
7. checking multiple_clock (2367)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (21651)
----------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: io_cont/chip_select_reg[0]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: io_cont/chip_select_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: processor/id/read1_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: processor/id/read1_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: processor/id/read2_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: processor/id/read2_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[0]_rep/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[0]_rep__0/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[0]_rep__1/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[0]_rep__1_replica/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[0]_rep__1_replica_1/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[0]_rep__2/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[0]_rep__2_replica/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[0]_rep__2_replica_1/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[0]_rep__3/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[1]_replica/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[1]_replica_1/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[1]_replica_2/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[1]_replica_3/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[1]_replica_4/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[1]_replica_5/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[1]_replica_6/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[2]_rep/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[2]_rep__0/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[3]_replica/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[3]_replica_1/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[3]_replica_2/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[3]_replica_3/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[4]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[5]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (109)
--------------------------------------------------
 There are 109 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (2367)
---------------------------------
 There are 2367 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -13.920   -31412.822                   4391                 6818        0.050        0.000                      0                 6818        6.643        0.000                       0                  2374  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                    ------------       ----------      --------------
clk_in                   {0.000 41.666}     83.333          12.000          
  clk_70Mhz_clk_wiz_0    {0.000 7.143}      14.286          70.000          
  clkfbout_clk_wiz_0     {0.000 41.666}     83.333          12.000          
sys_clk_pin              {0.000 41.660}     83.330          12.000          
  clk_70Mhz_clk_wiz_0_1  {0.000 7.143}      14.285          70.003          
  clkfbout_clk_wiz_0_1   {0.000 41.665}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                    16.667        0.000                       0                     1  
  clk_70Mhz_clk_wiz_0        -13.919   -31410.574                   4391                 6738        0.308        0.000                      0                 6738        6.643        0.000                       0                  2370  
  clkfbout_clk_wiz_0                                                                                                                                                      16.667        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               16.670        0.000                       0                     1  
  clk_70Mhz_clk_wiz_0_1      -13.904   -31342.504                   4379                 6738        0.308        0.000                      0                 6738        6.643        0.000                       0                  2370  
  clkfbout_clk_wiz_0_1                                                                                                                                                    16.670        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_70Mhz_clk_wiz_0_1  clk_70Mhz_clk_wiz_0        -13.919   -31410.574                   4391                 6738        0.050        0.000                      0                 6738  
clk_70Mhz_clk_wiz_0    clk_70Mhz_clk_wiz_0_1      -13.920   -31412.822                   4391                 6738        0.050        0.000                      0                 6738  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             ----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**      clk_70Mhz_clk_wiz_0    clk_70Mhz_clk_wiz_0          8.998        0.000                      0                   80        0.563        0.000                      0                   80  
**async_default**      clk_70Mhz_clk_wiz_0_1  clk_70Mhz_clk_wiz_0          8.998        0.000                      0                   80        0.305        0.000                      0                   80  
**async_default**      clk_70Mhz_clk_wiz_0    clk_70Mhz_clk_wiz_0_1        8.997        0.000                      0                   80        0.305        0.000                      0                   80  
**async_default**      clk_70Mhz_clk_wiz_0_1  clk_70Mhz_clk_wiz_0_1        9.013        0.000                      0                   80        0.563        0.000                      0                   80  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock             
----------             ----------             --------             
(none)                                                               
(none)                 clk_70Mhz_clk_wiz_0                           
(none)                 clk_70Mhz_clk_wiz_0_1                         
(none)                 clkfbout_clk_wiz_0                            
(none)                 clkfbout_clk_wiz_0_1                          
(none)                                        clk_70Mhz_clk_wiz_0    
(none)                                        clk_70Mhz_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_70Mhz_clk_wiz_0
  To Clock:  clk_70Mhz_clk_wiz_0

Setup :         4391  Failing Endpoints,  Worst Slack      -13.919ns,  Total Violation   -31410.575ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.643ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.919ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/memory/memory_reg[92][0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.781ns  (logic 5.534ns (22.331%)  route 19.247ns (77.669%))
  Logic Levels:           27  (CARRY4=5 LUT2=4 LUT5=1 LUT6=13 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -3.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 12.891 - 14.286 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.003    -0.338    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.214 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.779     0.565    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.661 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.563     2.225    processor/registers/proc_clk_BUFG
    SLICE_X25Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y38         FDCE (Prop_fdce_C_Q)         0.456     2.681 r  processor/registers/IP_reg_reg[0]_rep__2/Q
                         net (fo=80, routed)          1.311     3.991    processor/memory/read1_reg[1]_i_100_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I4_O)        0.124     4.115 f  processor/memory/read1_reg[1]_i_163/O
                         net (fo=1, routed)           0.000     4.115    processor/memory/read1_reg[1]_i_163_n_0
    SLICE_X28Y38         MUXF7 (Prop_muxf7_I0_O)      0.241     4.356 f  processor/memory/read1_reg[1]_i_99/O
                         net (fo=1, routed)           0.000     4.356    processor/memory/read1_reg[1]_i_99_n_0
    SLICE_X28Y38         MUXF8 (Prop_muxf8_I0_O)      0.098     4.454 f  processor/memory/read1_reg[1]_i_43/O
                         net (fo=1, routed)           1.007     5.462    processor/memory/read1_reg[1]_i_43_n_0
    SLICE_X25Y36         LUT6 (Prop_lut6_I0_O)        0.319     5.781 f  processor/memory/read1_reg[1]_i_18/O
                         net (fo=2, routed)           0.823     6.604    processor/registers/memory[0][0][6]_i_12_8
    SLICE_X28Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.728 f  processor/registers/read1_reg[1]_i_7/O
                         net (fo=30, routed)          0.844     7.572    processor/registers/mem_instruction[0]_2[1]
    SLICE_X30Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.696 r  processor/registers/memory[0][0][6]_i_12/O
                         net (fo=5, routed)           0.702     8.398    processor/registers/memory[0][0][6]_i_12_n_0
    SLICE_X30Y34         LUT5 (Prop_lut5_I3_O)        0.124     8.522 r  processor/registers/memory[2][0][6]_i_2/O
                         net (fo=572, routed)         1.638    10.160    processor/memory/memory_reg[0][2][0]_i_21_1
    SLICE_X29Y30         LUT6 (Prop_lut6_I4_O)        0.124    10.284 r  processor/memory/memory[0][2][0]_i_45/O
                         net (fo=1, routed)           0.000    10.284    processor/memory/memory[0][2][0]_i_45_n_0
    SLICE_X29Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    10.501 r  processor/memory/memory_reg[0][2][0]_i_35/O
                         net (fo=1, routed)           0.000    10.501    processor/memory/memory_reg[0][2][0]_i_35_n_0
    SLICE_X29Y30         MUXF8 (Prop_muxf8_I1_O)      0.094    10.595 r  processor/memory/memory_reg[0][2][0]_i_22/O
                         net (fo=1, routed)           1.128    11.724    processor/memory/memory_reg[0][2][0]_i_22_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.316    12.040 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           0.895    12.935    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.124    13.059 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=4, routed)           0.780    13.839    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.963 r  processor/id/memory[0][2][0]_i_13/O
                         net (fo=5, routed)           0.843    14.806    processor/id/alu_B[2]_8[0]
    SLICE_X31Y35         LUT2 (Prop_lut2_I0_O)        0.124    14.930 r  processor/id/memory[0][2][0]_i_12/O
                         net (fo=5, routed)           0.915    15.845    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.124    15.969 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.801    16.770    processor/alu/add/adder_B[2]_7[0]
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124    16.894 r  processor/alu/add/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    16.894    processor/id/registers_reg[1][2][6]_1[1]
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.427 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=4, routed)           1.820    19.246    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.370 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=2, routed)           0.584    19.954    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.124    20.078 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.078    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.610 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.610    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.724 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.264    21.988    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124    22.112 r  processor/registers/memory[0][1][2]_i_4_replica/O
                         net (fo=2, routed)           0.641    22.754    processor/registers/memory[0][1][2]_i_4_n_0_repN
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.124    22.878 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    22.878    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.391 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.391    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.508 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=7, routed)           1.699    25.206    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X21Y44         LUT6 (Prop_lut6_I0_O)        0.124    25.330 r  processor/registers/registers[0][0][4]_i_3_replica/O
                         net (fo=2, routed)           0.310    25.640    processor/registers/registers[0][0][4]_i_3_n_0_repN
    SLICE_X21Y43         LUT6 (Prop_lut6_I5_O)        0.124    25.764 r  processor/registers/memory[0][0][2]_i_1_comp/O
                         net (fo=100, routed)         1.242    27.006    processor/memory/D[2]
    SLICE_X19Y37         FDRE                                         r  processor/memory/memory_reg[92][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.439    12.891    processor/memory/clk_70Mhz
    SLICE_X19Y37         FDRE                                         r  processor/memory/memory_reg[92][0][2]/C
                         clock pessimism              0.493    13.384    
                         clock uncertainty           -0.258    13.126    
    SLICE_X19Y37         FDRE (Setup_fdre_C_D)       -0.040    13.086    processor/memory/memory_reg[92][0][2]
  -------------------------------------------------------------------
                         required time                         13.086    
                         arrival time                         -27.006    
  -------------------------------------------------------------------
                         slack                                -13.919    

Slack (VIOLATED) :        -13.915ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/memory/memory_reg[38][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.778ns  (logic 5.534ns (22.334%)  route 19.244ns (77.666%))
  Logic Levels:           27  (CARRY4=5 LUT2=4 LUT5=1 LUT6=13 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -3.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 12.884 - 14.286 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.003    -0.338    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.214 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.779     0.565    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.661 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.563     2.225    processor/registers/proc_clk_BUFG
    SLICE_X25Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y38         FDCE (Prop_fdce_C_Q)         0.456     2.681 r  processor/registers/IP_reg_reg[0]_rep__2/Q
                         net (fo=80, routed)          1.311     3.991    processor/memory/read1_reg[1]_i_100_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I4_O)        0.124     4.115 f  processor/memory/read1_reg[1]_i_163/O
                         net (fo=1, routed)           0.000     4.115    processor/memory/read1_reg[1]_i_163_n_0
    SLICE_X28Y38         MUXF7 (Prop_muxf7_I0_O)      0.241     4.356 f  processor/memory/read1_reg[1]_i_99/O
                         net (fo=1, routed)           0.000     4.356    processor/memory/read1_reg[1]_i_99_n_0
    SLICE_X28Y38         MUXF8 (Prop_muxf8_I0_O)      0.098     4.454 f  processor/memory/read1_reg[1]_i_43/O
                         net (fo=1, routed)           1.007     5.462    processor/memory/read1_reg[1]_i_43_n_0
    SLICE_X25Y36         LUT6 (Prop_lut6_I0_O)        0.319     5.781 f  processor/memory/read1_reg[1]_i_18/O
                         net (fo=2, routed)           0.823     6.604    processor/registers/memory[0][0][6]_i_12_8
    SLICE_X28Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.728 f  processor/registers/read1_reg[1]_i_7/O
                         net (fo=30, routed)          0.844     7.572    processor/registers/mem_instruction[0]_2[1]
    SLICE_X30Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.696 r  processor/registers/memory[0][0][6]_i_12/O
                         net (fo=5, routed)           0.702     8.398    processor/registers/memory[0][0][6]_i_12_n_0
    SLICE_X30Y34         LUT5 (Prop_lut5_I3_O)        0.124     8.522 r  processor/registers/memory[2][0][6]_i_2/O
                         net (fo=572, routed)         1.638    10.160    processor/memory/memory_reg[0][2][0]_i_21_1
    SLICE_X29Y30         LUT6 (Prop_lut6_I4_O)        0.124    10.284 r  processor/memory/memory[0][2][0]_i_45/O
                         net (fo=1, routed)           0.000    10.284    processor/memory/memory[0][2][0]_i_45_n_0
    SLICE_X29Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    10.501 r  processor/memory/memory_reg[0][2][0]_i_35/O
                         net (fo=1, routed)           0.000    10.501    processor/memory/memory_reg[0][2][0]_i_35_n_0
    SLICE_X29Y30         MUXF8 (Prop_muxf8_I1_O)      0.094    10.595 r  processor/memory/memory_reg[0][2][0]_i_22/O
                         net (fo=1, routed)           1.128    11.724    processor/memory/memory_reg[0][2][0]_i_22_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.316    12.040 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           0.895    12.935    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.124    13.059 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=4, routed)           0.780    13.839    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.963 r  processor/id/memory[0][2][0]_i_13/O
                         net (fo=5, routed)           0.843    14.806    processor/id/alu_B[2]_8[0]
    SLICE_X31Y35         LUT2 (Prop_lut2_I0_O)        0.124    14.930 r  processor/id/memory[0][2][0]_i_12/O
                         net (fo=5, routed)           0.915    15.845    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.124    15.969 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.801    16.770    processor/alu/add/adder_B[2]_7[0]
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124    16.894 r  processor/alu/add/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    16.894    processor/id/registers_reg[1][2][6]_1[1]
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.427 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=4, routed)           1.820    19.246    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.370 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=2, routed)           0.584    19.954    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.124    20.078 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.078    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.610 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.610    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.724 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.264    21.988    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124    22.112 r  processor/registers/memory[0][1][2]_i_4_replica/O
                         net (fo=2, routed)           0.641    22.754    processor/registers/memory[0][1][2]_i_4_n_0_repN
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.124    22.878 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    22.878    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.391 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.391    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.508 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=7, routed)           1.338    24.846    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X29Y44         LUT6 (Prop_lut6_I0_O)        0.124    24.970 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=4, routed)           0.482    25.452    io_cont/registers[0][0][4]_i_3_n_0_alias
    SLICE_X30Y44         LUT6 (Prop_lut6_I4_O)        0.124    25.576 r  io_cont/memory[0][0][4]_i_1_comp/O
                         net (fo=100, routed)         1.426    27.003    processor/memory/D[4]
    SLICE_X30Y59         FDRE                                         r  processor/memory/memory_reg[38][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.432    12.884    processor/memory/clk_70Mhz
    SLICE_X30Y59         FDRE                                         r  processor/memory/memory_reg[38][0][4]/C
                         clock pessimism              0.493    13.376    
                         clock uncertainty           -0.258    13.119    
    SLICE_X30Y59         FDRE (Setup_fdre_C_D)       -0.031    13.088    processor/memory/memory_reg[38][0][4]
  -------------------------------------------------------------------
                         required time                         13.088    
                         arrival time                         -27.003    
  -------------------------------------------------------------------
                         slack                                -13.915    

Slack (VIOLATED) :        -13.890ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/memory/memory_reg[78][0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.780ns  (logic 5.534ns (22.332%)  route 19.246ns (77.668%))
  Logic Levels:           27  (CARRY4=5 LUT2=4 LUT5=1 LUT6=13 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -3.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 12.892 - 14.286 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.003    -0.338    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.214 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.779     0.565    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.661 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.563     2.225    processor/registers/proc_clk_BUFG
    SLICE_X25Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y38         FDCE (Prop_fdce_C_Q)         0.456     2.681 r  processor/registers/IP_reg_reg[0]_rep__2/Q
                         net (fo=80, routed)          1.311     3.991    processor/memory/read1_reg[1]_i_100_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I4_O)        0.124     4.115 f  processor/memory/read1_reg[1]_i_163/O
                         net (fo=1, routed)           0.000     4.115    processor/memory/read1_reg[1]_i_163_n_0
    SLICE_X28Y38         MUXF7 (Prop_muxf7_I0_O)      0.241     4.356 f  processor/memory/read1_reg[1]_i_99/O
                         net (fo=1, routed)           0.000     4.356    processor/memory/read1_reg[1]_i_99_n_0
    SLICE_X28Y38         MUXF8 (Prop_muxf8_I0_O)      0.098     4.454 f  processor/memory/read1_reg[1]_i_43/O
                         net (fo=1, routed)           1.007     5.462    processor/memory/read1_reg[1]_i_43_n_0
    SLICE_X25Y36         LUT6 (Prop_lut6_I0_O)        0.319     5.781 f  processor/memory/read1_reg[1]_i_18/O
                         net (fo=2, routed)           0.823     6.604    processor/registers/memory[0][0][6]_i_12_8
    SLICE_X28Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.728 f  processor/registers/read1_reg[1]_i_7/O
                         net (fo=30, routed)          0.844     7.572    processor/registers/mem_instruction[0]_2[1]
    SLICE_X30Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.696 r  processor/registers/memory[0][0][6]_i_12/O
                         net (fo=5, routed)           0.702     8.398    processor/registers/memory[0][0][6]_i_12_n_0
    SLICE_X30Y34         LUT5 (Prop_lut5_I3_O)        0.124     8.522 r  processor/registers/memory[2][0][6]_i_2/O
                         net (fo=572, routed)         1.638    10.160    processor/memory/memory_reg[0][2][0]_i_21_1
    SLICE_X29Y30         LUT6 (Prop_lut6_I4_O)        0.124    10.284 r  processor/memory/memory[0][2][0]_i_45/O
                         net (fo=1, routed)           0.000    10.284    processor/memory/memory[0][2][0]_i_45_n_0
    SLICE_X29Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    10.501 r  processor/memory/memory_reg[0][2][0]_i_35/O
                         net (fo=1, routed)           0.000    10.501    processor/memory/memory_reg[0][2][0]_i_35_n_0
    SLICE_X29Y30         MUXF8 (Prop_muxf8_I1_O)      0.094    10.595 r  processor/memory/memory_reg[0][2][0]_i_22/O
                         net (fo=1, routed)           1.128    11.724    processor/memory/memory_reg[0][2][0]_i_22_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.316    12.040 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           0.895    12.935    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.124    13.059 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=4, routed)           0.780    13.839    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.963 r  processor/id/memory[0][2][0]_i_13/O
                         net (fo=5, routed)           0.843    14.806    processor/id/alu_B[2]_8[0]
    SLICE_X31Y35         LUT2 (Prop_lut2_I0_O)        0.124    14.930 r  processor/id/memory[0][2][0]_i_12/O
                         net (fo=5, routed)           0.915    15.845    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.124    15.969 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.801    16.770    processor/alu/add/adder_B[2]_7[0]
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124    16.894 r  processor/alu/add/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    16.894    processor/id/registers_reg[1][2][6]_1[1]
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.427 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=4, routed)           1.820    19.246    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.370 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=2, routed)           0.584    19.954    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.124    20.078 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.078    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.610 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.610    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.724 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.264    21.988    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124    22.112 r  processor/registers/memory[0][1][2]_i_4_replica/O
                         net (fo=2, routed)           0.641    22.754    processor/registers/memory[0][1][2]_i_4_n_0_repN
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.124    22.878 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    22.878    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.391 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.391    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.508 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=7, routed)           1.699    25.206    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X21Y44         LUT6 (Prop_lut6_I0_O)        0.124    25.330 r  processor/registers/registers[0][0][4]_i_3_replica/O
                         net (fo=2, routed)           0.310    25.640    processor/registers/registers[0][0][4]_i_3_n_0_repN
    SLICE_X21Y43         LUT6 (Prop_lut6_I5_O)        0.124    25.764 r  processor/registers/memory[0][0][2]_i_1_comp/O
                         net (fo=100, routed)         1.240    27.005    processor/memory/D[2]
    SLICE_X18Y38         FDRE                                         r  processor/memory/memory_reg[78][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.440    12.892    processor/memory/clk_70Mhz
    SLICE_X18Y38         FDRE                                         r  processor/memory/memory_reg[78][0][2]/C
                         clock pessimism              0.493    13.385    
                         clock uncertainty           -0.258    13.127    
    SLICE_X18Y38         FDRE (Setup_fdre_C_D)       -0.013    13.114    processor/memory/memory_reg[78][0][2]
  -------------------------------------------------------------------
                         required time                         13.114    
                         arrival time                         -27.005    
  -------------------------------------------------------------------
                         slack                                -13.890    

Slack (VIOLATED) :        -13.878ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/memory/memory_reg[22][0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.714ns  (logic 5.534ns (22.392%)  route 19.180ns (77.608%))
  Logic Levels:           27  (CARRY4=5 LUT2=4 LUT5=1 LUT6=13 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -3.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 12.893 - 14.286 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.003    -0.338    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.214 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.779     0.565    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.661 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.563     2.225    processor/registers/proc_clk_BUFG
    SLICE_X25Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y38         FDCE (Prop_fdce_C_Q)         0.456     2.681 r  processor/registers/IP_reg_reg[0]_rep__2/Q
                         net (fo=80, routed)          1.311     3.991    processor/memory/read1_reg[1]_i_100_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I4_O)        0.124     4.115 f  processor/memory/read1_reg[1]_i_163/O
                         net (fo=1, routed)           0.000     4.115    processor/memory/read1_reg[1]_i_163_n_0
    SLICE_X28Y38         MUXF7 (Prop_muxf7_I0_O)      0.241     4.356 f  processor/memory/read1_reg[1]_i_99/O
                         net (fo=1, routed)           0.000     4.356    processor/memory/read1_reg[1]_i_99_n_0
    SLICE_X28Y38         MUXF8 (Prop_muxf8_I0_O)      0.098     4.454 f  processor/memory/read1_reg[1]_i_43/O
                         net (fo=1, routed)           1.007     5.462    processor/memory/read1_reg[1]_i_43_n_0
    SLICE_X25Y36         LUT6 (Prop_lut6_I0_O)        0.319     5.781 f  processor/memory/read1_reg[1]_i_18/O
                         net (fo=2, routed)           0.823     6.604    processor/registers/memory[0][0][6]_i_12_8
    SLICE_X28Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.728 f  processor/registers/read1_reg[1]_i_7/O
                         net (fo=30, routed)          0.844     7.572    processor/registers/mem_instruction[0]_2[1]
    SLICE_X30Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.696 r  processor/registers/memory[0][0][6]_i_12/O
                         net (fo=5, routed)           0.702     8.398    processor/registers/memory[0][0][6]_i_12_n_0
    SLICE_X30Y34         LUT5 (Prop_lut5_I3_O)        0.124     8.522 r  processor/registers/memory[2][0][6]_i_2/O
                         net (fo=572, routed)         1.638    10.160    processor/memory/memory_reg[0][2][0]_i_21_1
    SLICE_X29Y30         LUT6 (Prop_lut6_I4_O)        0.124    10.284 r  processor/memory/memory[0][2][0]_i_45/O
                         net (fo=1, routed)           0.000    10.284    processor/memory/memory[0][2][0]_i_45_n_0
    SLICE_X29Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    10.501 r  processor/memory/memory_reg[0][2][0]_i_35/O
                         net (fo=1, routed)           0.000    10.501    processor/memory/memory_reg[0][2][0]_i_35_n_0
    SLICE_X29Y30         MUXF8 (Prop_muxf8_I1_O)      0.094    10.595 r  processor/memory/memory_reg[0][2][0]_i_22/O
                         net (fo=1, routed)           1.128    11.724    processor/memory/memory_reg[0][2][0]_i_22_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.316    12.040 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           0.895    12.935    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.124    13.059 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=4, routed)           0.780    13.839    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.963 r  processor/id/memory[0][2][0]_i_13/O
                         net (fo=5, routed)           0.843    14.806    processor/id/alu_B[2]_8[0]
    SLICE_X31Y35         LUT2 (Prop_lut2_I0_O)        0.124    14.930 r  processor/id/memory[0][2][0]_i_12/O
                         net (fo=5, routed)           0.915    15.845    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.124    15.969 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.801    16.770    processor/alu/add/adder_B[2]_7[0]
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124    16.894 r  processor/alu/add/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    16.894    processor/id/registers_reg[1][2][6]_1[1]
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.427 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=4, routed)           1.820    19.246    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.370 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=2, routed)           0.584    19.954    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.124    20.078 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.078    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.610 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.610    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.724 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.264    21.988    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124    22.112 r  processor/registers/memory[0][1][2]_i_4_replica/O
                         net (fo=2, routed)           0.641    22.754    processor/registers/memory[0][1][2]_i_4_n_0_repN
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.124    22.878 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    22.878    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.391 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.391    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.508 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=7, routed)           1.699    25.206    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X21Y44         LUT6 (Prop_lut6_I0_O)        0.124    25.330 r  processor/registers/registers[0][0][4]_i_3_replica/O
                         net (fo=2, routed)           0.310    25.640    processor/registers/registers[0][0][4]_i_3_n_0_repN
    SLICE_X21Y43         LUT6 (Prop_lut6_I5_O)        0.124    25.764 r  processor/registers/memory[0][0][2]_i_1_comp/O
                         net (fo=100, routed)         1.175    26.939    processor/memory/D[2]
    SLICE_X13Y42         FDRE                                         r  processor/memory/memory_reg[22][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.441    12.893    processor/memory/clk_70Mhz
    SLICE_X13Y42         FDRE                                         r  processor/memory/memory_reg[22][0][2]/C
                         clock pessimism              0.493    13.386    
                         clock uncertainty           -0.258    13.128    
    SLICE_X13Y42         FDRE (Setup_fdre_C_D)       -0.067    13.061    processor/memory/memory_reg[22][0][2]
  -------------------------------------------------------------------
                         required time                         13.061    
                         arrival time                         -26.939    
  -------------------------------------------------------------------
                         slack                                -13.878    

Slack (VIOLATED) :        -13.841ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/memory/memory_reg[98][0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.696ns  (logic 5.534ns (22.408%)  route 19.162ns (77.592%))
  Logic Levels:           27  (CARRY4=5 LUT2=4 LUT5=1 LUT6=13 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -3.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 12.892 - 14.286 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.003    -0.338    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.214 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.779     0.565    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.661 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.563     2.225    processor/registers/proc_clk_BUFG
    SLICE_X25Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y38         FDCE (Prop_fdce_C_Q)         0.456     2.681 r  processor/registers/IP_reg_reg[0]_rep__2/Q
                         net (fo=80, routed)          1.311     3.991    processor/memory/read1_reg[1]_i_100_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I4_O)        0.124     4.115 f  processor/memory/read1_reg[1]_i_163/O
                         net (fo=1, routed)           0.000     4.115    processor/memory/read1_reg[1]_i_163_n_0
    SLICE_X28Y38         MUXF7 (Prop_muxf7_I0_O)      0.241     4.356 f  processor/memory/read1_reg[1]_i_99/O
                         net (fo=1, routed)           0.000     4.356    processor/memory/read1_reg[1]_i_99_n_0
    SLICE_X28Y38         MUXF8 (Prop_muxf8_I0_O)      0.098     4.454 f  processor/memory/read1_reg[1]_i_43/O
                         net (fo=1, routed)           1.007     5.462    processor/memory/read1_reg[1]_i_43_n_0
    SLICE_X25Y36         LUT6 (Prop_lut6_I0_O)        0.319     5.781 f  processor/memory/read1_reg[1]_i_18/O
                         net (fo=2, routed)           0.823     6.604    processor/registers/memory[0][0][6]_i_12_8
    SLICE_X28Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.728 f  processor/registers/read1_reg[1]_i_7/O
                         net (fo=30, routed)          0.844     7.572    processor/registers/mem_instruction[0]_2[1]
    SLICE_X30Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.696 r  processor/registers/memory[0][0][6]_i_12/O
                         net (fo=5, routed)           0.702     8.398    processor/registers/memory[0][0][6]_i_12_n_0
    SLICE_X30Y34         LUT5 (Prop_lut5_I3_O)        0.124     8.522 r  processor/registers/memory[2][0][6]_i_2/O
                         net (fo=572, routed)         1.638    10.160    processor/memory/memory_reg[0][2][0]_i_21_1
    SLICE_X29Y30         LUT6 (Prop_lut6_I4_O)        0.124    10.284 r  processor/memory/memory[0][2][0]_i_45/O
                         net (fo=1, routed)           0.000    10.284    processor/memory/memory[0][2][0]_i_45_n_0
    SLICE_X29Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    10.501 r  processor/memory/memory_reg[0][2][0]_i_35/O
                         net (fo=1, routed)           0.000    10.501    processor/memory/memory_reg[0][2][0]_i_35_n_0
    SLICE_X29Y30         MUXF8 (Prop_muxf8_I1_O)      0.094    10.595 r  processor/memory/memory_reg[0][2][0]_i_22/O
                         net (fo=1, routed)           1.128    11.724    processor/memory/memory_reg[0][2][0]_i_22_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.316    12.040 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           0.895    12.935    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.124    13.059 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=4, routed)           0.780    13.839    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.963 r  processor/id/memory[0][2][0]_i_13/O
                         net (fo=5, routed)           0.843    14.806    processor/id/alu_B[2]_8[0]
    SLICE_X31Y35         LUT2 (Prop_lut2_I0_O)        0.124    14.930 r  processor/id/memory[0][2][0]_i_12/O
                         net (fo=5, routed)           0.915    15.845    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.124    15.969 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.801    16.770    processor/alu/add/adder_B[2]_7[0]
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124    16.894 r  processor/alu/add/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    16.894    processor/id/registers_reg[1][2][6]_1[1]
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.427 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=4, routed)           1.820    19.246    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.370 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=2, routed)           0.584    19.954    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.124    20.078 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.078    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.610 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.610    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.724 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.264    21.988    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124    22.112 r  processor/registers/memory[0][1][2]_i_4_replica/O
                         net (fo=2, routed)           0.641    22.754    processor/registers/memory[0][1][2]_i_4_n_0_repN
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.124    22.878 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    22.878    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.391 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.391    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.508 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=7, routed)           1.699    25.206    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X21Y44         LUT6 (Prop_lut6_I0_O)        0.124    25.330 r  processor/registers/registers[0][0][4]_i_3_replica/O
                         net (fo=2, routed)           0.310    25.640    processor/registers/registers[0][0][4]_i_3_n_0_repN
    SLICE_X21Y43         LUT6 (Prop_lut6_I5_O)        0.124    25.764 r  processor/registers/memory[0][0][2]_i_1_comp/O
                         net (fo=100, routed)         1.157    26.921    processor/memory/D[2]
    SLICE_X15Y39         FDRE                                         r  processor/memory/memory_reg[98][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.440    12.892    processor/memory/clk_70Mhz
    SLICE_X15Y39         FDRE                                         r  processor/memory/memory_reg[98][0][2]/C
                         clock pessimism              0.493    13.385    
                         clock uncertainty           -0.258    13.127    
    SLICE_X15Y39         FDRE (Setup_fdre_C_D)       -0.047    13.080    processor/memory/memory_reg[98][0][2]
  -------------------------------------------------------------------
                         required time                         13.080    
                         arrival time                         -26.921    
  -------------------------------------------------------------------
                         slack                                -13.841    

Slack (VIOLATED) :        -13.820ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/memory/memory_reg[35][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.715ns  (logic 5.807ns (23.496%)  route 18.908ns (76.504%))
  Logic Levels:           27  (CARRY4=5 LUT2=4 LUT3=1 LUT5=1 LUT6=12 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -3.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 12.897 - 14.286 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.003    -0.338    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.214 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.779     0.565    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.661 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.563     2.225    processor/registers/proc_clk_BUFG
    SLICE_X25Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y38         FDCE (Prop_fdce_C_Q)         0.456     2.681 r  processor/registers/IP_reg_reg[0]_rep__2/Q
                         net (fo=80, routed)          1.311     3.991    processor/memory/read1_reg[1]_i_100_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I4_O)        0.124     4.115 f  processor/memory/read1_reg[1]_i_163/O
                         net (fo=1, routed)           0.000     4.115    processor/memory/read1_reg[1]_i_163_n_0
    SLICE_X28Y38         MUXF7 (Prop_muxf7_I0_O)      0.241     4.356 f  processor/memory/read1_reg[1]_i_99/O
                         net (fo=1, routed)           0.000     4.356    processor/memory/read1_reg[1]_i_99_n_0
    SLICE_X28Y38         MUXF8 (Prop_muxf8_I0_O)      0.098     4.454 f  processor/memory/read1_reg[1]_i_43/O
                         net (fo=1, routed)           1.007     5.462    processor/memory/read1_reg[1]_i_43_n_0
    SLICE_X25Y36         LUT6 (Prop_lut6_I0_O)        0.319     5.781 f  processor/memory/read1_reg[1]_i_18/O
                         net (fo=2, routed)           0.823     6.604    processor/registers/memory[0][0][6]_i_12_8
    SLICE_X28Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.728 f  processor/registers/read1_reg[1]_i_7/O
                         net (fo=30, routed)          0.844     7.572    processor/registers/mem_instruction[0]_2[1]
    SLICE_X30Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.696 r  processor/registers/memory[0][0][6]_i_12/O
                         net (fo=5, routed)           0.702     8.398    processor/registers/memory[0][0][6]_i_12_n_0
    SLICE_X30Y34         LUT5 (Prop_lut5_I3_O)        0.124     8.522 r  processor/registers/memory[2][0][6]_i_2/O
                         net (fo=572, routed)         1.638    10.160    processor/memory/memory_reg[0][2][0]_i_21_1
    SLICE_X29Y30         LUT6 (Prop_lut6_I4_O)        0.124    10.284 r  processor/memory/memory[0][2][0]_i_45/O
                         net (fo=1, routed)           0.000    10.284    processor/memory/memory[0][2][0]_i_45_n_0
    SLICE_X29Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    10.501 r  processor/memory/memory_reg[0][2][0]_i_35/O
                         net (fo=1, routed)           0.000    10.501    processor/memory/memory_reg[0][2][0]_i_35_n_0
    SLICE_X29Y30         MUXF8 (Prop_muxf8_I1_O)      0.094    10.595 r  processor/memory/memory_reg[0][2][0]_i_22/O
                         net (fo=1, routed)           1.128    11.724    processor/memory/memory_reg[0][2][0]_i_22_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.316    12.040 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           0.895    12.935    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.124    13.059 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=4, routed)           0.780    13.839    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.963 r  processor/id/memory[0][2][0]_i_13/O
                         net (fo=5, routed)           0.843    14.806    processor/id/alu_B[2]_8[0]
    SLICE_X31Y35         LUT2 (Prop_lut2_I0_O)        0.124    14.930 r  processor/id/memory[0][2][0]_i_12/O
                         net (fo=5, routed)           0.915    15.845    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.124    15.969 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.801    16.770    processor/alu/add/adder_B[2]_7[0]
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124    16.894 r  processor/alu/add/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    16.894    processor/id/registers_reg[1][2][6]_1[1]
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.427 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=4, routed)           1.820    19.246    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.370 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=2, routed)           0.584    19.954    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.124    20.078 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.078    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.610 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.610    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.724 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.264    21.988    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124    22.112 r  processor/registers/memory[0][1][2]_i_4_replica/O
                         net (fo=2, routed)           0.641    22.754    processor/registers/memory[0][1][2]_i_4_n_0_repN
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.124    22.878 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    22.878    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.391 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.391    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.610 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=8, routed)           1.081    24.691    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X27Y44         LUT3 (Prop_lut3_I2_O)        0.295    24.986 r  processor/registers/registers[0][0][5]_i_2/O
                         net (fo=2, routed)           0.448    25.434    io_cont/registers[0][0][5]_i_2_n_0_alias
    SLICE_X29Y44         LUT6 (Prop_lut6_I4_O)        0.124    25.558 r  io_cont/memory[0][0][5]_i_1_comp/O
                         net (fo=100, routed)         1.381    26.939    processor/memory/D[5]
    SLICE_X26Y38         FDRE                                         r  processor/memory/memory_reg[35][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.445    12.897    processor/memory/clk_70Mhz
    SLICE_X26Y38         FDRE                                         r  processor/memory/memory_reg[35][0][5]/C
                         clock pessimism              0.493    13.390    
                         clock uncertainty           -0.258    13.132    
    SLICE_X26Y38         FDRE (Setup_fdre_C_D)       -0.013    13.119    processor/memory/memory_reg[35][0][5]
  -------------------------------------------------------------------
                         required time                         13.119    
                         arrival time                         -26.939    
  -------------------------------------------------------------------
                         slack                                -13.820    

Slack (VIOLATED) :        -13.816ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/memory/memory_reg[74][0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.706ns  (logic 5.534ns (22.399%)  route 19.172ns (77.601%))
  Logic Levels:           27  (CARRY4=5 LUT2=4 LUT5=1 LUT6=13 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -3.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 12.892 - 14.286 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.003    -0.338    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.214 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.779     0.565    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.661 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.563     2.225    processor/registers/proc_clk_BUFG
    SLICE_X25Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y38         FDCE (Prop_fdce_C_Q)         0.456     2.681 r  processor/registers/IP_reg_reg[0]_rep__2/Q
                         net (fo=80, routed)          1.311     3.991    processor/memory/read1_reg[1]_i_100_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I4_O)        0.124     4.115 f  processor/memory/read1_reg[1]_i_163/O
                         net (fo=1, routed)           0.000     4.115    processor/memory/read1_reg[1]_i_163_n_0
    SLICE_X28Y38         MUXF7 (Prop_muxf7_I0_O)      0.241     4.356 f  processor/memory/read1_reg[1]_i_99/O
                         net (fo=1, routed)           0.000     4.356    processor/memory/read1_reg[1]_i_99_n_0
    SLICE_X28Y38         MUXF8 (Prop_muxf8_I0_O)      0.098     4.454 f  processor/memory/read1_reg[1]_i_43/O
                         net (fo=1, routed)           1.007     5.462    processor/memory/read1_reg[1]_i_43_n_0
    SLICE_X25Y36         LUT6 (Prop_lut6_I0_O)        0.319     5.781 f  processor/memory/read1_reg[1]_i_18/O
                         net (fo=2, routed)           0.823     6.604    processor/registers/memory[0][0][6]_i_12_8
    SLICE_X28Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.728 f  processor/registers/read1_reg[1]_i_7/O
                         net (fo=30, routed)          0.844     7.572    processor/registers/mem_instruction[0]_2[1]
    SLICE_X30Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.696 r  processor/registers/memory[0][0][6]_i_12/O
                         net (fo=5, routed)           0.702     8.398    processor/registers/memory[0][0][6]_i_12_n_0
    SLICE_X30Y34         LUT5 (Prop_lut5_I3_O)        0.124     8.522 r  processor/registers/memory[2][0][6]_i_2/O
                         net (fo=572, routed)         1.638    10.160    processor/memory/memory_reg[0][2][0]_i_21_1
    SLICE_X29Y30         LUT6 (Prop_lut6_I4_O)        0.124    10.284 r  processor/memory/memory[0][2][0]_i_45/O
                         net (fo=1, routed)           0.000    10.284    processor/memory/memory[0][2][0]_i_45_n_0
    SLICE_X29Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    10.501 r  processor/memory/memory_reg[0][2][0]_i_35/O
                         net (fo=1, routed)           0.000    10.501    processor/memory/memory_reg[0][2][0]_i_35_n_0
    SLICE_X29Y30         MUXF8 (Prop_muxf8_I1_O)      0.094    10.595 r  processor/memory/memory_reg[0][2][0]_i_22/O
                         net (fo=1, routed)           1.128    11.724    processor/memory/memory_reg[0][2][0]_i_22_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.316    12.040 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           0.895    12.935    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.124    13.059 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=4, routed)           0.780    13.839    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.963 r  processor/id/memory[0][2][0]_i_13/O
                         net (fo=5, routed)           0.843    14.806    processor/id/alu_B[2]_8[0]
    SLICE_X31Y35         LUT2 (Prop_lut2_I0_O)        0.124    14.930 r  processor/id/memory[0][2][0]_i_12/O
                         net (fo=5, routed)           0.915    15.845    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.124    15.969 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.801    16.770    processor/alu/add/adder_B[2]_7[0]
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124    16.894 r  processor/alu/add/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    16.894    processor/id/registers_reg[1][2][6]_1[1]
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.427 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=4, routed)           1.820    19.246    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.370 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=2, routed)           0.584    19.954    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.124    20.078 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.078    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.610 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.610    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.724 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.264    21.988    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124    22.112 r  processor/registers/memory[0][1][2]_i_4_replica/O
                         net (fo=2, routed)           0.641    22.754    processor/registers/memory[0][1][2]_i_4_n_0_repN
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.124    22.878 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    22.878    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.391 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.391    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.508 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=7, routed)           1.699    25.206    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X21Y44         LUT6 (Prop_lut6_I0_O)        0.124    25.330 r  processor/registers/registers[0][0][4]_i_3_replica/O
                         net (fo=2, routed)           0.310    25.640    processor/registers/registers[0][0][4]_i_3_n_0_repN
    SLICE_X21Y43         LUT6 (Prop_lut6_I5_O)        0.124    25.764 r  processor/registers/memory[0][0][2]_i_1_comp/O
                         net (fo=100, routed)         1.166    26.931    processor/memory/D[2]
    SLICE_X14Y39         FDRE                                         r  processor/memory/memory_reg[74][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.440    12.892    processor/memory/clk_70Mhz
    SLICE_X14Y39         FDRE                                         r  processor/memory/memory_reg[74][0][2]/C
                         clock pessimism              0.493    13.385    
                         clock uncertainty           -0.258    13.127    
    SLICE_X14Y39         FDRE (Setup_fdre_C_D)       -0.013    13.114    processor/memory/memory_reg[74][0][2]
  -------------------------------------------------------------------
                         required time                         13.114    
                         arrival time                         -26.931    
  -------------------------------------------------------------------
                         slack                                -13.816    

Slack (VIOLATED) :        -13.816ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/memory/memory_reg[81][0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.660ns  (logic 5.534ns (22.441%)  route 19.126ns (77.559%))
  Logic Levels:           27  (CARRY4=5 LUT2=4 LUT5=1 LUT6=13 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -3.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 12.892 - 14.286 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.003    -0.338    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.214 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.779     0.565    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.661 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.563     2.225    processor/registers/proc_clk_BUFG
    SLICE_X25Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y38         FDCE (Prop_fdce_C_Q)         0.456     2.681 r  processor/registers/IP_reg_reg[0]_rep__2/Q
                         net (fo=80, routed)          1.311     3.991    processor/memory/read1_reg[1]_i_100_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I4_O)        0.124     4.115 f  processor/memory/read1_reg[1]_i_163/O
                         net (fo=1, routed)           0.000     4.115    processor/memory/read1_reg[1]_i_163_n_0
    SLICE_X28Y38         MUXF7 (Prop_muxf7_I0_O)      0.241     4.356 f  processor/memory/read1_reg[1]_i_99/O
                         net (fo=1, routed)           0.000     4.356    processor/memory/read1_reg[1]_i_99_n_0
    SLICE_X28Y38         MUXF8 (Prop_muxf8_I0_O)      0.098     4.454 f  processor/memory/read1_reg[1]_i_43/O
                         net (fo=1, routed)           1.007     5.462    processor/memory/read1_reg[1]_i_43_n_0
    SLICE_X25Y36         LUT6 (Prop_lut6_I0_O)        0.319     5.781 f  processor/memory/read1_reg[1]_i_18/O
                         net (fo=2, routed)           0.823     6.604    processor/registers/memory[0][0][6]_i_12_8
    SLICE_X28Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.728 f  processor/registers/read1_reg[1]_i_7/O
                         net (fo=30, routed)          0.844     7.572    processor/registers/mem_instruction[0]_2[1]
    SLICE_X30Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.696 r  processor/registers/memory[0][0][6]_i_12/O
                         net (fo=5, routed)           0.702     8.398    processor/registers/memory[0][0][6]_i_12_n_0
    SLICE_X30Y34         LUT5 (Prop_lut5_I3_O)        0.124     8.522 r  processor/registers/memory[2][0][6]_i_2/O
                         net (fo=572, routed)         1.638    10.160    processor/memory/memory_reg[0][2][0]_i_21_1
    SLICE_X29Y30         LUT6 (Prop_lut6_I4_O)        0.124    10.284 r  processor/memory/memory[0][2][0]_i_45/O
                         net (fo=1, routed)           0.000    10.284    processor/memory/memory[0][2][0]_i_45_n_0
    SLICE_X29Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    10.501 r  processor/memory/memory_reg[0][2][0]_i_35/O
                         net (fo=1, routed)           0.000    10.501    processor/memory/memory_reg[0][2][0]_i_35_n_0
    SLICE_X29Y30         MUXF8 (Prop_muxf8_I1_O)      0.094    10.595 r  processor/memory/memory_reg[0][2][0]_i_22/O
                         net (fo=1, routed)           1.128    11.724    processor/memory/memory_reg[0][2][0]_i_22_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.316    12.040 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           0.895    12.935    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.124    13.059 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=4, routed)           0.780    13.839    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.963 r  processor/id/memory[0][2][0]_i_13/O
                         net (fo=5, routed)           0.843    14.806    processor/id/alu_B[2]_8[0]
    SLICE_X31Y35         LUT2 (Prop_lut2_I0_O)        0.124    14.930 r  processor/id/memory[0][2][0]_i_12/O
                         net (fo=5, routed)           0.915    15.845    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.124    15.969 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.801    16.770    processor/alu/add/adder_B[2]_7[0]
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124    16.894 r  processor/alu/add/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    16.894    processor/id/registers_reg[1][2][6]_1[1]
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.427 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=4, routed)           1.820    19.246    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.370 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=2, routed)           0.584    19.954    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.124    20.078 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.078    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.610 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.610    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.724 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.264    21.988    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124    22.112 r  processor/registers/memory[0][1][2]_i_4_replica/O
                         net (fo=2, routed)           0.641    22.754    processor/registers/memory[0][1][2]_i_4_n_0_repN
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.124    22.878 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    22.878    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.391 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.391    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.508 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=7, routed)           1.699    25.206    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X21Y44         LUT6 (Prop_lut6_I0_O)        0.124    25.330 r  processor/registers/registers[0][0][4]_i_3_replica/O
                         net (fo=2, routed)           0.310    25.640    processor/registers/registers[0][0][4]_i_3_n_0_repN
    SLICE_X21Y43         LUT6 (Prop_lut6_I5_O)        0.124    25.764 r  processor/registers/memory[0][0][2]_i_1_comp/O
                         net (fo=100, routed)         1.121    26.885    processor/memory/D[2]
    SLICE_X19Y38         FDRE                                         r  processor/memory/memory_reg[81][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.440    12.892    processor/memory/clk_70Mhz
    SLICE_X19Y38         FDRE                                         r  processor/memory/memory_reg[81][0][2]/C
                         clock pessimism              0.493    13.385    
                         clock uncertainty           -0.258    13.127    
    SLICE_X19Y38         FDRE (Setup_fdre_C_D)       -0.058    13.069    processor/memory/memory_reg[81][0][2]
  -------------------------------------------------------------------
                         required time                         13.069    
                         arrival time                         -26.885    
  -------------------------------------------------------------------
                         slack                                -13.816    

Slack (VIOLATED) :        -13.810ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/memory/memory_reg[91][0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.657ns  (logic 5.534ns (22.444%)  route 19.123ns (77.556%))
  Logic Levels:           27  (CARRY4=5 LUT2=4 LUT5=1 LUT6=13 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -3.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 12.894 - 14.286 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.003    -0.338    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.214 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.779     0.565    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.661 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.563     2.225    processor/registers/proc_clk_BUFG
    SLICE_X25Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y38         FDCE (Prop_fdce_C_Q)         0.456     2.681 r  processor/registers/IP_reg_reg[0]_rep__2/Q
                         net (fo=80, routed)          1.311     3.991    processor/memory/read1_reg[1]_i_100_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I4_O)        0.124     4.115 f  processor/memory/read1_reg[1]_i_163/O
                         net (fo=1, routed)           0.000     4.115    processor/memory/read1_reg[1]_i_163_n_0
    SLICE_X28Y38         MUXF7 (Prop_muxf7_I0_O)      0.241     4.356 f  processor/memory/read1_reg[1]_i_99/O
                         net (fo=1, routed)           0.000     4.356    processor/memory/read1_reg[1]_i_99_n_0
    SLICE_X28Y38         MUXF8 (Prop_muxf8_I0_O)      0.098     4.454 f  processor/memory/read1_reg[1]_i_43/O
                         net (fo=1, routed)           1.007     5.462    processor/memory/read1_reg[1]_i_43_n_0
    SLICE_X25Y36         LUT6 (Prop_lut6_I0_O)        0.319     5.781 f  processor/memory/read1_reg[1]_i_18/O
                         net (fo=2, routed)           0.823     6.604    processor/registers/memory[0][0][6]_i_12_8
    SLICE_X28Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.728 f  processor/registers/read1_reg[1]_i_7/O
                         net (fo=30, routed)          0.844     7.572    processor/registers/mem_instruction[0]_2[1]
    SLICE_X30Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.696 r  processor/registers/memory[0][0][6]_i_12/O
                         net (fo=5, routed)           0.702     8.398    processor/registers/memory[0][0][6]_i_12_n_0
    SLICE_X30Y34         LUT5 (Prop_lut5_I3_O)        0.124     8.522 r  processor/registers/memory[2][0][6]_i_2/O
                         net (fo=572, routed)         1.638    10.160    processor/memory/memory_reg[0][2][0]_i_21_1
    SLICE_X29Y30         LUT6 (Prop_lut6_I4_O)        0.124    10.284 r  processor/memory/memory[0][2][0]_i_45/O
                         net (fo=1, routed)           0.000    10.284    processor/memory/memory[0][2][0]_i_45_n_0
    SLICE_X29Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    10.501 r  processor/memory/memory_reg[0][2][0]_i_35/O
                         net (fo=1, routed)           0.000    10.501    processor/memory/memory_reg[0][2][0]_i_35_n_0
    SLICE_X29Y30         MUXF8 (Prop_muxf8_I1_O)      0.094    10.595 r  processor/memory/memory_reg[0][2][0]_i_22/O
                         net (fo=1, routed)           1.128    11.724    processor/memory/memory_reg[0][2][0]_i_22_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.316    12.040 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           0.895    12.935    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.124    13.059 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=4, routed)           0.780    13.839    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.963 r  processor/id/memory[0][2][0]_i_13/O
                         net (fo=5, routed)           0.843    14.806    processor/id/alu_B[2]_8[0]
    SLICE_X31Y35         LUT2 (Prop_lut2_I0_O)        0.124    14.930 r  processor/id/memory[0][2][0]_i_12/O
                         net (fo=5, routed)           0.915    15.845    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.124    15.969 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.801    16.770    processor/alu/add/adder_B[2]_7[0]
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124    16.894 r  processor/alu/add/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    16.894    processor/id/registers_reg[1][2][6]_1[1]
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.427 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=4, routed)           1.820    19.246    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.370 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=2, routed)           0.584    19.954    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.124    20.078 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.078    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.610 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.610    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.724 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.264    21.988    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124    22.112 r  processor/registers/memory[0][1][2]_i_4_replica/O
                         net (fo=2, routed)           0.641    22.754    processor/registers/memory[0][1][2]_i_4_n_0_repN
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.124    22.878 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    22.878    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.391 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.391    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.508 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=7, routed)           1.699    25.206    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X21Y44         LUT6 (Prop_lut6_I0_O)        0.124    25.330 r  processor/registers/registers[0][0][4]_i_3_replica/O
                         net (fo=2, routed)           0.310    25.640    processor/registers/registers[0][0][4]_i_3_n_0_repN
    SLICE_X21Y43         LUT6 (Prop_lut6_I5_O)        0.124    25.764 r  processor/registers/memory[0][0][2]_i_1_comp/O
                         net (fo=100, routed)         1.117    26.882    processor/memory/D[2]
    SLICE_X20Y40         FDRE                                         r  processor/memory/memory_reg[91][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.442    12.894    processor/memory/clk_70Mhz
    SLICE_X20Y40         FDRE                                         r  processor/memory/memory_reg[91][0][2]/C
                         clock pessimism              0.493    13.387    
                         clock uncertainty           -0.258    13.129    
    SLICE_X20Y40         FDRE (Setup_fdre_C_D)       -0.058    13.071    processor/memory/memory_reg[91][0][2]
  -------------------------------------------------------------------
                         required time                         13.071    
                         arrival time                         -26.882    
  -------------------------------------------------------------------
                         slack                                -13.810    

Slack (VIOLATED) :        -13.808ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/memory/memory_reg[99][0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.655ns  (logic 5.534ns (22.446%)  route 19.121ns (77.554%))
  Logic Levels:           27  (CARRY4=5 LUT2=4 LUT5=1 LUT6=13 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -3.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 12.894 - 14.286 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.003    -0.338    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.214 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.779     0.565    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.661 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.563     2.225    processor/registers/proc_clk_BUFG
    SLICE_X25Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y38         FDCE (Prop_fdce_C_Q)         0.456     2.681 r  processor/registers/IP_reg_reg[0]_rep__2/Q
                         net (fo=80, routed)          1.311     3.991    processor/memory/read1_reg[1]_i_100_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I4_O)        0.124     4.115 f  processor/memory/read1_reg[1]_i_163/O
                         net (fo=1, routed)           0.000     4.115    processor/memory/read1_reg[1]_i_163_n_0
    SLICE_X28Y38         MUXF7 (Prop_muxf7_I0_O)      0.241     4.356 f  processor/memory/read1_reg[1]_i_99/O
                         net (fo=1, routed)           0.000     4.356    processor/memory/read1_reg[1]_i_99_n_0
    SLICE_X28Y38         MUXF8 (Prop_muxf8_I0_O)      0.098     4.454 f  processor/memory/read1_reg[1]_i_43/O
                         net (fo=1, routed)           1.007     5.462    processor/memory/read1_reg[1]_i_43_n_0
    SLICE_X25Y36         LUT6 (Prop_lut6_I0_O)        0.319     5.781 f  processor/memory/read1_reg[1]_i_18/O
                         net (fo=2, routed)           0.823     6.604    processor/registers/memory[0][0][6]_i_12_8
    SLICE_X28Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.728 f  processor/registers/read1_reg[1]_i_7/O
                         net (fo=30, routed)          0.844     7.572    processor/registers/mem_instruction[0]_2[1]
    SLICE_X30Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.696 r  processor/registers/memory[0][0][6]_i_12/O
                         net (fo=5, routed)           0.702     8.398    processor/registers/memory[0][0][6]_i_12_n_0
    SLICE_X30Y34         LUT5 (Prop_lut5_I3_O)        0.124     8.522 r  processor/registers/memory[2][0][6]_i_2/O
                         net (fo=572, routed)         1.638    10.160    processor/memory/memory_reg[0][2][0]_i_21_1
    SLICE_X29Y30         LUT6 (Prop_lut6_I4_O)        0.124    10.284 r  processor/memory/memory[0][2][0]_i_45/O
                         net (fo=1, routed)           0.000    10.284    processor/memory/memory[0][2][0]_i_45_n_0
    SLICE_X29Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    10.501 r  processor/memory/memory_reg[0][2][0]_i_35/O
                         net (fo=1, routed)           0.000    10.501    processor/memory/memory_reg[0][2][0]_i_35_n_0
    SLICE_X29Y30         MUXF8 (Prop_muxf8_I1_O)      0.094    10.595 r  processor/memory/memory_reg[0][2][0]_i_22/O
                         net (fo=1, routed)           1.128    11.724    processor/memory/memory_reg[0][2][0]_i_22_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.316    12.040 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           0.895    12.935    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.124    13.059 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=4, routed)           0.780    13.839    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.963 r  processor/id/memory[0][2][0]_i_13/O
                         net (fo=5, routed)           0.843    14.806    processor/id/alu_B[2]_8[0]
    SLICE_X31Y35         LUT2 (Prop_lut2_I0_O)        0.124    14.930 r  processor/id/memory[0][2][0]_i_12/O
                         net (fo=5, routed)           0.915    15.845    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.124    15.969 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.801    16.770    processor/alu/add/adder_B[2]_7[0]
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124    16.894 r  processor/alu/add/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    16.894    processor/id/registers_reg[1][2][6]_1[1]
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.427 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=4, routed)           1.820    19.246    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.370 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=2, routed)           0.584    19.954    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.124    20.078 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.078    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.610 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.610    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.724 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.264    21.988    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124    22.112 r  processor/registers/memory[0][1][2]_i_4_replica/O
                         net (fo=2, routed)           0.641    22.754    processor/registers/memory[0][1][2]_i_4_n_0_repN
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.124    22.878 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    22.878    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.391 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.391    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.508 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=7, routed)           1.699    25.206    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X21Y44         LUT6 (Prop_lut6_I0_O)        0.124    25.330 r  processor/registers/registers[0][0][4]_i_3_replica/O
                         net (fo=2, routed)           0.310    25.640    processor/registers/registers[0][0][4]_i_3_n_0_repN
    SLICE_X21Y43         LUT6 (Prop_lut6_I5_O)        0.124    25.764 r  processor/registers/memory[0][0][2]_i_1_comp/O
                         net (fo=100, routed)         1.115    26.880    processor/memory/D[2]
    SLICE_X20Y39         FDRE                                         r  processor/memory/memory_reg[99][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.442    12.894    processor/memory/clk_70Mhz
    SLICE_X20Y39         FDRE                                         r  processor/memory/memory_reg[99][0][2]/C
                         clock pessimism              0.493    13.387    
                         clock uncertainty           -0.258    13.129    
    SLICE_X20Y39         FDRE (Setup_fdre_C_D)       -0.058    13.071    processor/memory/memory_reg[99][0][2]
  -------------------------------------------------------------------
                         required time                         13.071    
                         arrival time                         -26.880    
  -------------------------------------------------------------------
                         slack                                -13.808    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 pl/checksum_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pl/checksum_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.249ns (60.742%)  route 0.161ns (39.258%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.588    -0.502    pl/clk_70Mhz
    SLICE_X38Y16         FDRE                                         r  pl/checksum_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  pl/checksum_reg[7]/Q
                         net (fo=1, routed)           0.161    -0.200    pl/checksum_reg_n_0_[7]
    SLICE_X38Y16         LUT2 (Prop_lut2_I0_O)        0.045    -0.155 r  pl/checksum[7]_i_5/O
                         net (fo=1, routed)           0.000    -0.155    pl/checksum[7]_i_5_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.092 r  pl/checksum_reg[7]_i_1/O[3]
                         net (fo=2, routed)           0.000    -0.092    pl/checksum[7]
    SLICE_X38Y16         FDRE                                         r  pl/checksum_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.857    -0.736    pl/clk_70Mhz
    SLICE_X38Y16         FDRE                                         r  pl/checksum_reg[7]/C
                         clock pessimism              0.234    -0.502    
    SLICE_X38Y16         FDRE (Hold_fdre_C_D)         0.102    -0.400    pl/checksum_reg[7]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 syscall_handler/unknown_syscall_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            ex_handler/tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.789%)  route 0.281ns (60.211%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.588    -0.502    syscall_handler/clk_70Mhz
    SLICE_X35Y15         FDRE                                         r  syscall_handler/unknown_syscall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  syscall_handler/unknown_syscall_reg/Q
                         net (fo=6, routed)           0.281    -0.079    processor/registers/syscall_unknown_sys_number
    SLICE_X36Y17         LUT6 (Prop_lut6_I3_O)        0.045    -0.034 r  processor/registers/tx_data[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.034    ex_handler/D[2]
    SLICE_X36Y17         FDRE                                         r  ex_handler/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.855    -0.738    ex_handler/clk_70Mhz
    SLICE_X36Y17         FDRE                                         r  ex_handler/tx_data_reg[2]/C
                         clock pessimism              0.248    -0.490    
    SLICE_X36Y17         FDRE (Hold_fdre_C_D)         0.120    -0.370    ex_handler/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 syscall_handler/address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            syscall_handler/address_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.447%)  route 0.242ns (56.553%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.560    -0.530    syscall_handler/clk_70Mhz
    SLICE_X31Y16         FDRE                                         r  syscall_handler/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  syscall_handler/address_reg[3]/Q
                         net (fo=3, routed)           0.242    -0.147    processor/registers/address_reg[6][3]
    SLICE_X31Y16         LUT5 (Prop_lut5_I3_O)        0.045    -0.102 r  processor/registers/address[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.102    syscall_handler/address_reg[6]_2[3]
    SLICE_X31Y16         FDRE                                         r  syscall_handler/address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.828    -0.765    syscall_handler/clk_70Mhz
    SLICE_X31Y16         FDRE                                         r  syscall_handler/address_reg[3]/C
                         clock pessimism              0.235    -0.530    
    SLICE_X31Y16         FDRE (Hold_fdre_C_D)         0.092    -0.438    syscall_handler/address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 syscall_handler/temp_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            syscall_handler/temp_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.410%)  route 0.242ns (56.590%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.589    -0.501    syscall_handler/clk_70Mhz
    SLICE_X38Y13         FDRE                                         r  syscall_handler/temp_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  syscall_handler/temp_reg[0][2]/Q
                         net (fo=3, routed)           0.242    -0.117    processor/id/temp_reg[0][6]_1[2]
    SLICE_X38Y13         LUT6 (Prop_lut6_I5_O)        0.045    -0.072 r  processor/id/temp[0][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.072    syscall_handler/temp_reg[0][6]_2[2]
    SLICE_X38Y13         FDRE                                         r  syscall_handler/temp_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.859    -0.734    syscall_handler/clk_70Mhz
    SLICE_X38Y13         FDRE                                         r  syscall_handler/temp_reg[0][2]/C
                         clock pessimism              0.233    -0.501    
    SLICE_X38Y13         FDRE (Hold_fdre_C_D)         0.092    -0.409    syscall_handler/temp_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 pl/checksum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pl/checksum_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.589    -0.501    pl/clk_70Mhz
    SLICE_X38Y15         FDRE                                         r  pl/checksum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  pl/checksum_reg[0]/Q
                         net (fo=2, routed)           0.184    -0.176    pl/checksum_reg_n_0_[0]
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.045    -0.131 r  pl/checksum[3]_i_9/O
                         net (fo=1, routed)           0.000    -0.131    pl/checksum[3]_i_9_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.061 r  pl/checksum_reg[3]_i_1/O[0]
                         net (fo=2, routed)           0.000    -0.061    pl/checksum[0]
    SLICE_X38Y15         FDRE                                         r  pl/checksum_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.858    -0.735    pl/clk_70Mhz
    SLICE_X38Y15         FDRE                                         r  pl/checksum_reg[0]/C
                         clock pessimism              0.234    -0.501    
    SLICE_X38Y15         FDRE (Hold_fdre_C_D)         0.102    -0.399    pl/checksum_reg[0]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 pl/checksum_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pl/checksum_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.588    -0.502    pl/clk_70Mhz
    SLICE_X38Y16         FDRE                                         r  pl/checksum_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  pl/checksum_reg[4]/Q
                         net (fo=2, routed)           0.184    -0.177    pl/checksum_reg_n_0_[4]
    SLICE_X38Y16         LUT6 (Prop_lut6_I0_O)        0.045    -0.132 r  pl/checksum[7]_i_8/O
                         net (fo=1, routed)           0.000    -0.132    pl/checksum[7]_i_8_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.062 r  pl/checksum_reg[7]_i_1/O[0]
                         net (fo=2, routed)           0.000    -0.062    pl/checksum[4]
    SLICE_X38Y16         FDRE                                         r  pl/checksum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.857    -0.736    pl/clk_70Mhz
    SLICE_X38Y16         FDRE                                         r  pl/checksum_reg[4]/C
                         clock pessimism              0.234    -0.502    
    SLICE_X38Y16         FDRE (Hold_fdre_C_D)         0.102    -0.400    pl/checksum_reg[4]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 pl/temp_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pl/temp_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.894%)  route 0.248ns (57.106%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.588    -0.502    pl/clk_70Mhz
    SLICE_X37Y15         FDRE                                         r  pl/temp_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  pl/temp_reg[0][6]/Q
                         net (fo=1, routed)           0.248    -0.113    pl/temp_reg_n_0_[0][6]
    SLICE_X37Y15         LUT5 (Prop_lut5_I4_O)        0.045    -0.068 r  pl/temp[0][6]_i_2__0/O
                         net (fo=2, routed)           0.000    -0.068    pl/temp_reg[0]_0[6]
    SLICE_X37Y15         FDRE                                         r  pl/temp_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.857    -0.736    pl/clk_70Mhz
    SLICE_X37Y15         FDRE                                         r  pl/temp_reg[0][6]/C
                         clock pessimism              0.234    -0.502    
    SLICE_X37Y15         FDRE (Hold_fdre_C_D)         0.092    -0.410    pl/temp_reg[0][6]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 io_cont/chip_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            ex_handler/tx_dv_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.186ns (38.940%)  route 0.292ns (61.060%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.586    -0.504    io_cont/clk_70Mhz
    SLICE_X38Y18         FDRE                                         r  io_cont/chip_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.363 f  io_cont/chip_select_reg[0]/Q
                         net (fo=51, routed)          0.292    -0.071    io_cont/chip_select_reg[0]_0[0]
    SLICE_X40Y17         LUT6 (Prop_lut6_I2_O)        0.045    -0.026 r  io_cont/tx_dv_i_1/O
                         net (fo=1, routed)           0.000    -0.026    ex_handler/tx_dv_reg_0
    SLICE_X40Y17         FDRE                                         r  ex_handler/tx_dv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.856    -0.737    ex_handler/clk_70Mhz
    SLICE_X40Y17         FDRE                                         r  ex_handler/tx_dv_reg/C
                         clock pessimism              0.248    -0.489    
    SLICE_X40Y17         FDRE (Hold_fdre_C_D)         0.121    -0.368    ex_handler/tx_dv_reg
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.026    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 io_cont/chip_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pl/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.186ns (39.719%)  route 0.282ns (60.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.587    -0.503    io_cont/clk_70Mhz
    SLICE_X38Y17         FDRE                                         r  io_cont/chip_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.362 f  io_cont/chip_select_reg[1]/Q
                         net (fo=51, routed)          0.282    -0.079    io_cont/io_cont_chip_select[1]
    SLICE_X37Y16         LUT6 (Prop_lut6_I3_O)        0.045    -0.034 r  io_cont/done_i_1__1/O
                         net (fo=1, routed)           0.000    -0.034    pl/done_reg_2
    SLICE_X37Y16         FDRE                                         r  pl/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.856    -0.737    pl/clk_70Mhz
    SLICE_X37Y16         FDRE                                         r  pl/done_reg/C
                         clock pessimism              0.269    -0.468    
    SLICE_X37Y16         FDRE (Hold_fdre_C_D)         0.091    -0.377    pl/done_reg
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 io_cont/chip_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            ex_handler/handled_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.536%)  route 0.297ns (61.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.586    -0.504    io_cont/clk_70Mhz
    SLICE_X38Y18         FDRE                                         r  io_cont/chip_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.363 f  io_cont/chip_select_reg[0]/Q
                         net (fo=51, routed)          0.297    -0.066    io_cont/chip_select_reg[0]_0[0]
    SLICE_X40Y17         LUT6 (Prop_lut6_I2_O)        0.045    -0.021 r  io_cont/handled_i_1/O
                         net (fo=1, routed)           0.000    -0.021    ex_handler/handled_reg_0
    SLICE_X40Y17         FDRE                                         r  ex_handler/handled_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.856    -0.737    ex_handler/clk_70Mhz
    SLICE_X40Y17         FDRE                                         r  ex_handler/handled_reg/C
                         clock pessimism              0.248    -0.489    
    SLICE_X40Y17         FDRE (Hold_fdre_C_D)         0.120    -0.369    ex_handler/handled_reg
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.348    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_70Mhz_clk_wiz_0
Waveform(ns):       { 0.000 7.143 }
Period(ns):         14.286
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         14.286      12.130     BUFGCTRL_X0Y1    proc_clk_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         14.286      12.130     BUFGCTRL_X0Y0    instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         14.286      13.037     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         14.286      13.286     SLICE_X38Y17     ex_handler/done_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         14.286      13.286     SLICE_X40Y17     ex_handler/handled_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         14.286      13.286     SLICE_X34Y17     ex_handler/tx_data_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         14.286      13.286     SLICE_X34Y17     ex_handler/tx_data_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         14.286      13.286     SLICE_X36Y17     ex_handler/tx_data_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         14.286      13.286     SLICE_X37Y17     ex_handler/tx_data_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         14.286      13.286     SLICE_X40Y17     ex_handler/tx_dv_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       14.286      199.074    MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X38Y17     ex_handler/done_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X38Y17     ex_handler/done_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X40Y17     ex_handler/handled_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X40Y17     ex_handler/handled_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X34Y17     ex_handler/tx_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X34Y17     ex_handler/tx_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X34Y17     ex_handler/tx_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X34Y17     ex_handler/tx_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X36Y17     ex_handler/tx_data_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X36Y17     ex_handler/tx_data_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X38Y17     ex_handler/done_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X38Y17     ex_handler/done_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X40Y17     ex_handler/handled_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X40Y17     ex_handler/handled_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X34Y17     ex_handler/tx_data_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X34Y17     ex_handler/tx_data_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X34Y17     ex_handler/tx_data_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X34Y17     ex_handler/tx_data_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X36Y17     ex_handler/tx_data_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X36Y17     ex_handler/tx_data_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y2    instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_70Mhz_clk_wiz_0_1
  To Clock:  clk_70Mhz_clk_wiz_0_1

Setup :         4379  Failing Endpoints,  Worst Slack      -13.904ns,  Total Violation   -31342.504ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.643ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.904ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/memory/memory_reg[92][0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.781ns  (logic 5.534ns (22.331%)  route 19.247ns (77.669%))
  Logic Levels:           27  (CARRY4=5 LUT2=4 LUT5=1 LUT6=13 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -3.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 12.891 - 14.285 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.003    -0.338    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.214 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.779     0.565    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.661 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.563     2.225    processor/registers/proc_clk_BUFG
    SLICE_X25Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y38         FDCE (Prop_fdce_C_Q)         0.456     2.681 r  processor/registers/IP_reg_reg[0]_rep__2/Q
                         net (fo=80, routed)          1.311     3.991    processor/memory/read1_reg[1]_i_100_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I4_O)        0.124     4.115 f  processor/memory/read1_reg[1]_i_163/O
                         net (fo=1, routed)           0.000     4.115    processor/memory/read1_reg[1]_i_163_n_0
    SLICE_X28Y38         MUXF7 (Prop_muxf7_I0_O)      0.241     4.356 f  processor/memory/read1_reg[1]_i_99/O
                         net (fo=1, routed)           0.000     4.356    processor/memory/read1_reg[1]_i_99_n_0
    SLICE_X28Y38         MUXF8 (Prop_muxf8_I0_O)      0.098     4.454 f  processor/memory/read1_reg[1]_i_43/O
                         net (fo=1, routed)           1.007     5.462    processor/memory/read1_reg[1]_i_43_n_0
    SLICE_X25Y36         LUT6 (Prop_lut6_I0_O)        0.319     5.781 f  processor/memory/read1_reg[1]_i_18/O
                         net (fo=2, routed)           0.823     6.604    processor/registers/memory[0][0][6]_i_12_8
    SLICE_X28Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.728 f  processor/registers/read1_reg[1]_i_7/O
                         net (fo=30, routed)          0.844     7.572    processor/registers/mem_instruction[0]_2[1]
    SLICE_X30Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.696 r  processor/registers/memory[0][0][6]_i_12/O
                         net (fo=5, routed)           0.702     8.398    processor/registers/memory[0][0][6]_i_12_n_0
    SLICE_X30Y34         LUT5 (Prop_lut5_I3_O)        0.124     8.522 r  processor/registers/memory[2][0][6]_i_2/O
                         net (fo=572, routed)         1.638    10.160    processor/memory/memory_reg[0][2][0]_i_21_1
    SLICE_X29Y30         LUT6 (Prop_lut6_I4_O)        0.124    10.284 r  processor/memory/memory[0][2][0]_i_45/O
                         net (fo=1, routed)           0.000    10.284    processor/memory/memory[0][2][0]_i_45_n_0
    SLICE_X29Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    10.501 r  processor/memory/memory_reg[0][2][0]_i_35/O
                         net (fo=1, routed)           0.000    10.501    processor/memory/memory_reg[0][2][0]_i_35_n_0
    SLICE_X29Y30         MUXF8 (Prop_muxf8_I1_O)      0.094    10.595 r  processor/memory/memory_reg[0][2][0]_i_22/O
                         net (fo=1, routed)           1.128    11.724    processor/memory/memory_reg[0][2][0]_i_22_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.316    12.040 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           0.895    12.935    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.124    13.059 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=4, routed)           0.780    13.839    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.963 r  processor/id/memory[0][2][0]_i_13/O
                         net (fo=5, routed)           0.843    14.806    processor/id/alu_B[2]_8[0]
    SLICE_X31Y35         LUT2 (Prop_lut2_I0_O)        0.124    14.930 r  processor/id/memory[0][2][0]_i_12/O
                         net (fo=5, routed)           0.915    15.845    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.124    15.969 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.801    16.770    processor/alu/add/adder_B[2]_7[0]
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124    16.894 r  processor/alu/add/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    16.894    processor/id/registers_reg[1][2][6]_1[1]
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.427 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=4, routed)           1.820    19.246    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.370 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=2, routed)           0.584    19.954    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.124    20.078 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.078    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.610 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.610    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.724 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.264    21.988    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124    22.112 r  processor/registers/memory[0][1][2]_i_4_replica/O
                         net (fo=2, routed)           0.641    22.754    processor/registers/memory[0][1][2]_i_4_n_0_repN
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.124    22.878 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    22.878    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.391 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.391    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.508 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=7, routed)           1.699    25.206    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X21Y44         LUT6 (Prop_lut6_I0_O)        0.124    25.330 r  processor/registers/registers[0][0][4]_i_3_replica/O
                         net (fo=2, routed)           0.310    25.640    processor/registers/registers[0][0][4]_i_3_n_0_repN
    SLICE_X21Y43         LUT6 (Prop_lut6_I5_O)        0.124    25.764 r  processor/registers/memory[0][0][2]_i_1_comp/O
                         net (fo=100, routed)         1.242    27.006    processor/memory/D[2]
    SLICE_X19Y37         FDRE                                         r  processor/memory/memory_reg[92][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.439    12.891    processor/memory/clk_70Mhz
    SLICE_X19Y37         FDRE                                         r  processor/memory/memory_reg[92][0][2]/C
                         clock pessimism              0.493    13.383    
                         clock uncertainty           -0.242    13.142    
    SLICE_X19Y37         FDRE (Setup_fdre_C_D)       -0.040    13.102    processor/memory/memory_reg[92][0][2]
  -------------------------------------------------------------------
                         required time                         13.102    
                         arrival time                         -27.006    
  -------------------------------------------------------------------
                         slack                                -13.904    

Slack (VIOLATED) :        -13.900ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/memory/memory_reg[38][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.778ns  (logic 5.534ns (22.334%)  route 19.244ns (77.666%))
  Logic Levels:           27  (CARRY4=5 LUT2=4 LUT5=1 LUT6=13 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -3.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 12.883 - 14.285 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.003    -0.338    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.214 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.779     0.565    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.661 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.563     2.225    processor/registers/proc_clk_BUFG
    SLICE_X25Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y38         FDCE (Prop_fdce_C_Q)         0.456     2.681 r  processor/registers/IP_reg_reg[0]_rep__2/Q
                         net (fo=80, routed)          1.311     3.991    processor/memory/read1_reg[1]_i_100_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I4_O)        0.124     4.115 f  processor/memory/read1_reg[1]_i_163/O
                         net (fo=1, routed)           0.000     4.115    processor/memory/read1_reg[1]_i_163_n_0
    SLICE_X28Y38         MUXF7 (Prop_muxf7_I0_O)      0.241     4.356 f  processor/memory/read1_reg[1]_i_99/O
                         net (fo=1, routed)           0.000     4.356    processor/memory/read1_reg[1]_i_99_n_0
    SLICE_X28Y38         MUXF8 (Prop_muxf8_I0_O)      0.098     4.454 f  processor/memory/read1_reg[1]_i_43/O
                         net (fo=1, routed)           1.007     5.462    processor/memory/read1_reg[1]_i_43_n_0
    SLICE_X25Y36         LUT6 (Prop_lut6_I0_O)        0.319     5.781 f  processor/memory/read1_reg[1]_i_18/O
                         net (fo=2, routed)           0.823     6.604    processor/registers/memory[0][0][6]_i_12_8
    SLICE_X28Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.728 f  processor/registers/read1_reg[1]_i_7/O
                         net (fo=30, routed)          0.844     7.572    processor/registers/mem_instruction[0]_2[1]
    SLICE_X30Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.696 r  processor/registers/memory[0][0][6]_i_12/O
                         net (fo=5, routed)           0.702     8.398    processor/registers/memory[0][0][6]_i_12_n_0
    SLICE_X30Y34         LUT5 (Prop_lut5_I3_O)        0.124     8.522 r  processor/registers/memory[2][0][6]_i_2/O
                         net (fo=572, routed)         1.638    10.160    processor/memory/memory_reg[0][2][0]_i_21_1
    SLICE_X29Y30         LUT6 (Prop_lut6_I4_O)        0.124    10.284 r  processor/memory/memory[0][2][0]_i_45/O
                         net (fo=1, routed)           0.000    10.284    processor/memory/memory[0][2][0]_i_45_n_0
    SLICE_X29Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    10.501 r  processor/memory/memory_reg[0][2][0]_i_35/O
                         net (fo=1, routed)           0.000    10.501    processor/memory/memory_reg[0][2][0]_i_35_n_0
    SLICE_X29Y30         MUXF8 (Prop_muxf8_I1_O)      0.094    10.595 r  processor/memory/memory_reg[0][2][0]_i_22/O
                         net (fo=1, routed)           1.128    11.724    processor/memory/memory_reg[0][2][0]_i_22_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.316    12.040 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           0.895    12.935    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.124    13.059 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=4, routed)           0.780    13.839    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.963 r  processor/id/memory[0][2][0]_i_13/O
                         net (fo=5, routed)           0.843    14.806    processor/id/alu_B[2]_8[0]
    SLICE_X31Y35         LUT2 (Prop_lut2_I0_O)        0.124    14.930 r  processor/id/memory[0][2][0]_i_12/O
                         net (fo=5, routed)           0.915    15.845    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.124    15.969 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.801    16.770    processor/alu/add/adder_B[2]_7[0]
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124    16.894 r  processor/alu/add/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    16.894    processor/id/registers_reg[1][2][6]_1[1]
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.427 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=4, routed)           1.820    19.246    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.370 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=2, routed)           0.584    19.954    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.124    20.078 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.078    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.610 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.610    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.724 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.264    21.988    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124    22.112 r  processor/registers/memory[0][1][2]_i_4_replica/O
                         net (fo=2, routed)           0.641    22.754    processor/registers/memory[0][1][2]_i_4_n_0_repN
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.124    22.878 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    22.878    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.391 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.391    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.508 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=7, routed)           1.338    24.846    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X29Y44         LUT6 (Prop_lut6_I0_O)        0.124    24.970 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=4, routed)           0.482    25.452    io_cont/registers[0][0][4]_i_3_n_0_alias
    SLICE_X30Y44         LUT6 (Prop_lut6_I4_O)        0.124    25.576 r  io_cont/memory[0][0][4]_i_1_comp/O
                         net (fo=100, routed)         1.426    27.003    processor/memory/D[4]
    SLICE_X30Y59         FDRE                                         r  processor/memory/memory_reg[38][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.432    12.883    processor/memory/clk_70Mhz
    SLICE_X30Y59         FDRE                                         r  processor/memory/memory_reg[38][0][4]/C
                         clock pessimism              0.493    13.376    
                         clock uncertainty           -0.242    13.134    
    SLICE_X30Y59         FDRE (Setup_fdre_C_D)       -0.031    13.103    processor/memory/memory_reg[38][0][4]
  -------------------------------------------------------------------
                         required time                         13.103    
                         arrival time                         -27.003    
  -------------------------------------------------------------------
                         slack                                -13.900    

Slack (VIOLATED) :        -13.875ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/memory/memory_reg[78][0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.780ns  (logic 5.534ns (22.332%)  route 19.246ns (77.668%))
  Logic Levels:           27  (CARRY4=5 LUT2=4 LUT5=1 LUT6=13 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -3.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 12.892 - 14.285 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.003    -0.338    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.214 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.779     0.565    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.661 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.563     2.225    processor/registers/proc_clk_BUFG
    SLICE_X25Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y38         FDCE (Prop_fdce_C_Q)         0.456     2.681 r  processor/registers/IP_reg_reg[0]_rep__2/Q
                         net (fo=80, routed)          1.311     3.991    processor/memory/read1_reg[1]_i_100_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I4_O)        0.124     4.115 f  processor/memory/read1_reg[1]_i_163/O
                         net (fo=1, routed)           0.000     4.115    processor/memory/read1_reg[1]_i_163_n_0
    SLICE_X28Y38         MUXF7 (Prop_muxf7_I0_O)      0.241     4.356 f  processor/memory/read1_reg[1]_i_99/O
                         net (fo=1, routed)           0.000     4.356    processor/memory/read1_reg[1]_i_99_n_0
    SLICE_X28Y38         MUXF8 (Prop_muxf8_I0_O)      0.098     4.454 f  processor/memory/read1_reg[1]_i_43/O
                         net (fo=1, routed)           1.007     5.462    processor/memory/read1_reg[1]_i_43_n_0
    SLICE_X25Y36         LUT6 (Prop_lut6_I0_O)        0.319     5.781 f  processor/memory/read1_reg[1]_i_18/O
                         net (fo=2, routed)           0.823     6.604    processor/registers/memory[0][0][6]_i_12_8
    SLICE_X28Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.728 f  processor/registers/read1_reg[1]_i_7/O
                         net (fo=30, routed)          0.844     7.572    processor/registers/mem_instruction[0]_2[1]
    SLICE_X30Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.696 r  processor/registers/memory[0][0][6]_i_12/O
                         net (fo=5, routed)           0.702     8.398    processor/registers/memory[0][0][6]_i_12_n_0
    SLICE_X30Y34         LUT5 (Prop_lut5_I3_O)        0.124     8.522 r  processor/registers/memory[2][0][6]_i_2/O
                         net (fo=572, routed)         1.638    10.160    processor/memory/memory_reg[0][2][0]_i_21_1
    SLICE_X29Y30         LUT6 (Prop_lut6_I4_O)        0.124    10.284 r  processor/memory/memory[0][2][0]_i_45/O
                         net (fo=1, routed)           0.000    10.284    processor/memory/memory[0][2][0]_i_45_n_0
    SLICE_X29Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    10.501 r  processor/memory/memory_reg[0][2][0]_i_35/O
                         net (fo=1, routed)           0.000    10.501    processor/memory/memory_reg[0][2][0]_i_35_n_0
    SLICE_X29Y30         MUXF8 (Prop_muxf8_I1_O)      0.094    10.595 r  processor/memory/memory_reg[0][2][0]_i_22/O
                         net (fo=1, routed)           1.128    11.724    processor/memory/memory_reg[0][2][0]_i_22_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.316    12.040 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           0.895    12.935    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.124    13.059 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=4, routed)           0.780    13.839    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.963 r  processor/id/memory[0][2][0]_i_13/O
                         net (fo=5, routed)           0.843    14.806    processor/id/alu_B[2]_8[0]
    SLICE_X31Y35         LUT2 (Prop_lut2_I0_O)        0.124    14.930 r  processor/id/memory[0][2][0]_i_12/O
                         net (fo=5, routed)           0.915    15.845    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.124    15.969 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.801    16.770    processor/alu/add/adder_B[2]_7[0]
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124    16.894 r  processor/alu/add/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    16.894    processor/id/registers_reg[1][2][6]_1[1]
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.427 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=4, routed)           1.820    19.246    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.370 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=2, routed)           0.584    19.954    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.124    20.078 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.078    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.610 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.610    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.724 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.264    21.988    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124    22.112 r  processor/registers/memory[0][1][2]_i_4_replica/O
                         net (fo=2, routed)           0.641    22.754    processor/registers/memory[0][1][2]_i_4_n_0_repN
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.124    22.878 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    22.878    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.391 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.391    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.508 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=7, routed)           1.699    25.206    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X21Y44         LUT6 (Prop_lut6_I0_O)        0.124    25.330 r  processor/registers/registers[0][0][4]_i_3_replica/O
                         net (fo=2, routed)           0.310    25.640    processor/registers/registers[0][0][4]_i_3_n_0_repN
    SLICE_X21Y43         LUT6 (Prop_lut6_I5_O)        0.124    25.764 r  processor/registers/memory[0][0][2]_i_1_comp/O
                         net (fo=100, routed)         1.240    27.005    processor/memory/D[2]
    SLICE_X18Y38         FDRE                                         r  processor/memory/memory_reg[78][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.440    12.892    processor/memory/clk_70Mhz
    SLICE_X18Y38         FDRE                                         r  processor/memory/memory_reg[78][0][2]/C
                         clock pessimism              0.493    13.384    
                         clock uncertainty           -0.242    13.143    
    SLICE_X18Y38         FDRE (Setup_fdre_C_D)       -0.013    13.130    processor/memory/memory_reg[78][0][2]
  -------------------------------------------------------------------
                         required time                         13.130    
                         arrival time                         -27.005    
  -------------------------------------------------------------------
                         slack                                -13.875    

Slack (VIOLATED) :        -13.862ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/memory/memory_reg[22][0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.714ns  (logic 5.534ns (22.392%)  route 19.180ns (77.608%))
  Logic Levels:           27  (CARRY4=5 LUT2=4 LUT5=1 LUT6=13 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -3.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 12.893 - 14.285 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.003    -0.338    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.214 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.779     0.565    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.661 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.563     2.225    processor/registers/proc_clk_BUFG
    SLICE_X25Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y38         FDCE (Prop_fdce_C_Q)         0.456     2.681 r  processor/registers/IP_reg_reg[0]_rep__2/Q
                         net (fo=80, routed)          1.311     3.991    processor/memory/read1_reg[1]_i_100_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I4_O)        0.124     4.115 f  processor/memory/read1_reg[1]_i_163/O
                         net (fo=1, routed)           0.000     4.115    processor/memory/read1_reg[1]_i_163_n_0
    SLICE_X28Y38         MUXF7 (Prop_muxf7_I0_O)      0.241     4.356 f  processor/memory/read1_reg[1]_i_99/O
                         net (fo=1, routed)           0.000     4.356    processor/memory/read1_reg[1]_i_99_n_0
    SLICE_X28Y38         MUXF8 (Prop_muxf8_I0_O)      0.098     4.454 f  processor/memory/read1_reg[1]_i_43/O
                         net (fo=1, routed)           1.007     5.462    processor/memory/read1_reg[1]_i_43_n_0
    SLICE_X25Y36         LUT6 (Prop_lut6_I0_O)        0.319     5.781 f  processor/memory/read1_reg[1]_i_18/O
                         net (fo=2, routed)           0.823     6.604    processor/registers/memory[0][0][6]_i_12_8
    SLICE_X28Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.728 f  processor/registers/read1_reg[1]_i_7/O
                         net (fo=30, routed)          0.844     7.572    processor/registers/mem_instruction[0]_2[1]
    SLICE_X30Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.696 r  processor/registers/memory[0][0][6]_i_12/O
                         net (fo=5, routed)           0.702     8.398    processor/registers/memory[0][0][6]_i_12_n_0
    SLICE_X30Y34         LUT5 (Prop_lut5_I3_O)        0.124     8.522 r  processor/registers/memory[2][0][6]_i_2/O
                         net (fo=572, routed)         1.638    10.160    processor/memory/memory_reg[0][2][0]_i_21_1
    SLICE_X29Y30         LUT6 (Prop_lut6_I4_O)        0.124    10.284 r  processor/memory/memory[0][2][0]_i_45/O
                         net (fo=1, routed)           0.000    10.284    processor/memory/memory[0][2][0]_i_45_n_0
    SLICE_X29Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    10.501 r  processor/memory/memory_reg[0][2][0]_i_35/O
                         net (fo=1, routed)           0.000    10.501    processor/memory/memory_reg[0][2][0]_i_35_n_0
    SLICE_X29Y30         MUXF8 (Prop_muxf8_I1_O)      0.094    10.595 r  processor/memory/memory_reg[0][2][0]_i_22/O
                         net (fo=1, routed)           1.128    11.724    processor/memory/memory_reg[0][2][0]_i_22_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.316    12.040 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           0.895    12.935    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.124    13.059 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=4, routed)           0.780    13.839    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.963 r  processor/id/memory[0][2][0]_i_13/O
                         net (fo=5, routed)           0.843    14.806    processor/id/alu_B[2]_8[0]
    SLICE_X31Y35         LUT2 (Prop_lut2_I0_O)        0.124    14.930 r  processor/id/memory[0][2][0]_i_12/O
                         net (fo=5, routed)           0.915    15.845    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.124    15.969 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.801    16.770    processor/alu/add/adder_B[2]_7[0]
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124    16.894 r  processor/alu/add/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    16.894    processor/id/registers_reg[1][2][6]_1[1]
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.427 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=4, routed)           1.820    19.246    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.370 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=2, routed)           0.584    19.954    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.124    20.078 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.078    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.610 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.610    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.724 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.264    21.988    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124    22.112 r  processor/registers/memory[0][1][2]_i_4_replica/O
                         net (fo=2, routed)           0.641    22.754    processor/registers/memory[0][1][2]_i_4_n_0_repN
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.124    22.878 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    22.878    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.391 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.391    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.508 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=7, routed)           1.699    25.206    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X21Y44         LUT6 (Prop_lut6_I0_O)        0.124    25.330 r  processor/registers/registers[0][0][4]_i_3_replica/O
                         net (fo=2, routed)           0.310    25.640    processor/registers/registers[0][0][4]_i_3_n_0_repN
    SLICE_X21Y43         LUT6 (Prop_lut6_I5_O)        0.124    25.764 r  processor/registers/memory[0][0][2]_i_1_comp/O
                         net (fo=100, routed)         1.175    26.939    processor/memory/D[2]
    SLICE_X13Y42         FDRE                                         r  processor/memory/memory_reg[22][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.441    12.893    processor/memory/clk_70Mhz
    SLICE_X13Y42         FDRE                                         r  processor/memory/memory_reg[22][0][2]/C
                         clock pessimism              0.493    13.385    
                         clock uncertainty           -0.242    13.144    
    SLICE_X13Y42         FDRE (Setup_fdre_C_D)       -0.067    13.077    processor/memory/memory_reg[22][0][2]
  -------------------------------------------------------------------
                         required time                         13.077    
                         arrival time                         -26.939    
  -------------------------------------------------------------------
                         slack                                -13.862    

Slack (VIOLATED) :        -13.825ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/memory/memory_reg[98][0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.696ns  (logic 5.534ns (22.408%)  route 19.162ns (77.592%))
  Logic Levels:           27  (CARRY4=5 LUT2=4 LUT5=1 LUT6=13 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -3.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 12.892 - 14.285 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.003    -0.338    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.214 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.779     0.565    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.661 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.563     2.225    processor/registers/proc_clk_BUFG
    SLICE_X25Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y38         FDCE (Prop_fdce_C_Q)         0.456     2.681 r  processor/registers/IP_reg_reg[0]_rep__2/Q
                         net (fo=80, routed)          1.311     3.991    processor/memory/read1_reg[1]_i_100_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I4_O)        0.124     4.115 f  processor/memory/read1_reg[1]_i_163/O
                         net (fo=1, routed)           0.000     4.115    processor/memory/read1_reg[1]_i_163_n_0
    SLICE_X28Y38         MUXF7 (Prop_muxf7_I0_O)      0.241     4.356 f  processor/memory/read1_reg[1]_i_99/O
                         net (fo=1, routed)           0.000     4.356    processor/memory/read1_reg[1]_i_99_n_0
    SLICE_X28Y38         MUXF8 (Prop_muxf8_I0_O)      0.098     4.454 f  processor/memory/read1_reg[1]_i_43/O
                         net (fo=1, routed)           1.007     5.462    processor/memory/read1_reg[1]_i_43_n_0
    SLICE_X25Y36         LUT6 (Prop_lut6_I0_O)        0.319     5.781 f  processor/memory/read1_reg[1]_i_18/O
                         net (fo=2, routed)           0.823     6.604    processor/registers/memory[0][0][6]_i_12_8
    SLICE_X28Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.728 f  processor/registers/read1_reg[1]_i_7/O
                         net (fo=30, routed)          0.844     7.572    processor/registers/mem_instruction[0]_2[1]
    SLICE_X30Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.696 r  processor/registers/memory[0][0][6]_i_12/O
                         net (fo=5, routed)           0.702     8.398    processor/registers/memory[0][0][6]_i_12_n_0
    SLICE_X30Y34         LUT5 (Prop_lut5_I3_O)        0.124     8.522 r  processor/registers/memory[2][0][6]_i_2/O
                         net (fo=572, routed)         1.638    10.160    processor/memory/memory_reg[0][2][0]_i_21_1
    SLICE_X29Y30         LUT6 (Prop_lut6_I4_O)        0.124    10.284 r  processor/memory/memory[0][2][0]_i_45/O
                         net (fo=1, routed)           0.000    10.284    processor/memory/memory[0][2][0]_i_45_n_0
    SLICE_X29Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    10.501 r  processor/memory/memory_reg[0][2][0]_i_35/O
                         net (fo=1, routed)           0.000    10.501    processor/memory/memory_reg[0][2][0]_i_35_n_0
    SLICE_X29Y30         MUXF8 (Prop_muxf8_I1_O)      0.094    10.595 r  processor/memory/memory_reg[0][2][0]_i_22/O
                         net (fo=1, routed)           1.128    11.724    processor/memory/memory_reg[0][2][0]_i_22_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.316    12.040 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           0.895    12.935    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.124    13.059 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=4, routed)           0.780    13.839    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.963 r  processor/id/memory[0][2][0]_i_13/O
                         net (fo=5, routed)           0.843    14.806    processor/id/alu_B[2]_8[0]
    SLICE_X31Y35         LUT2 (Prop_lut2_I0_O)        0.124    14.930 r  processor/id/memory[0][2][0]_i_12/O
                         net (fo=5, routed)           0.915    15.845    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.124    15.969 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.801    16.770    processor/alu/add/adder_B[2]_7[0]
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124    16.894 r  processor/alu/add/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    16.894    processor/id/registers_reg[1][2][6]_1[1]
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.427 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=4, routed)           1.820    19.246    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.370 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=2, routed)           0.584    19.954    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.124    20.078 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.078    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.610 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.610    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.724 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.264    21.988    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124    22.112 r  processor/registers/memory[0][1][2]_i_4_replica/O
                         net (fo=2, routed)           0.641    22.754    processor/registers/memory[0][1][2]_i_4_n_0_repN
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.124    22.878 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    22.878    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.391 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.391    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.508 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=7, routed)           1.699    25.206    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X21Y44         LUT6 (Prop_lut6_I0_O)        0.124    25.330 r  processor/registers/registers[0][0][4]_i_3_replica/O
                         net (fo=2, routed)           0.310    25.640    processor/registers/registers[0][0][4]_i_3_n_0_repN
    SLICE_X21Y43         LUT6 (Prop_lut6_I5_O)        0.124    25.764 r  processor/registers/memory[0][0][2]_i_1_comp/O
                         net (fo=100, routed)         1.157    26.921    processor/memory/D[2]
    SLICE_X15Y39         FDRE                                         r  processor/memory/memory_reg[98][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.440    12.892    processor/memory/clk_70Mhz
    SLICE_X15Y39         FDRE                                         r  processor/memory/memory_reg[98][0][2]/C
                         clock pessimism              0.493    13.384    
                         clock uncertainty           -0.242    13.143    
    SLICE_X15Y39         FDRE (Setup_fdre_C_D)       -0.047    13.096    processor/memory/memory_reg[98][0][2]
  -------------------------------------------------------------------
                         required time                         13.096    
                         arrival time                         -26.921    
  -------------------------------------------------------------------
                         slack                                -13.825    

Slack (VIOLATED) :        -13.804ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/memory/memory_reg[35][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.715ns  (logic 5.807ns (23.496%)  route 18.908ns (76.504%))
  Logic Levels:           27  (CARRY4=5 LUT2=4 LUT3=1 LUT5=1 LUT6=12 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -3.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 12.897 - 14.285 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.003    -0.338    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.214 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.779     0.565    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.661 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.563     2.225    processor/registers/proc_clk_BUFG
    SLICE_X25Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y38         FDCE (Prop_fdce_C_Q)         0.456     2.681 r  processor/registers/IP_reg_reg[0]_rep__2/Q
                         net (fo=80, routed)          1.311     3.991    processor/memory/read1_reg[1]_i_100_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I4_O)        0.124     4.115 f  processor/memory/read1_reg[1]_i_163/O
                         net (fo=1, routed)           0.000     4.115    processor/memory/read1_reg[1]_i_163_n_0
    SLICE_X28Y38         MUXF7 (Prop_muxf7_I0_O)      0.241     4.356 f  processor/memory/read1_reg[1]_i_99/O
                         net (fo=1, routed)           0.000     4.356    processor/memory/read1_reg[1]_i_99_n_0
    SLICE_X28Y38         MUXF8 (Prop_muxf8_I0_O)      0.098     4.454 f  processor/memory/read1_reg[1]_i_43/O
                         net (fo=1, routed)           1.007     5.462    processor/memory/read1_reg[1]_i_43_n_0
    SLICE_X25Y36         LUT6 (Prop_lut6_I0_O)        0.319     5.781 f  processor/memory/read1_reg[1]_i_18/O
                         net (fo=2, routed)           0.823     6.604    processor/registers/memory[0][0][6]_i_12_8
    SLICE_X28Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.728 f  processor/registers/read1_reg[1]_i_7/O
                         net (fo=30, routed)          0.844     7.572    processor/registers/mem_instruction[0]_2[1]
    SLICE_X30Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.696 r  processor/registers/memory[0][0][6]_i_12/O
                         net (fo=5, routed)           0.702     8.398    processor/registers/memory[0][0][6]_i_12_n_0
    SLICE_X30Y34         LUT5 (Prop_lut5_I3_O)        0.124     8.522 r  processor/registers/memory[2][0][6]_i_2/O
                         net (fo=572, routed)         1.638    10.160    processor/memory/memory_reg[0][2][0]_i_21_1
    SLICE_X29Y30         LUT6 (Prop_lut6_I4_O)        0.124    10.284 r  processor/memory/memory[0][2][0]_i_45/O
                         net (fo=1, routed)           0.000    10.284    processor/memory/memory[0][2][0]_i_45_n_0
    SLICE_X29Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    10.501 r  processor/memory/memory_reg[0][2][0]_i_35/O
                         net (fo=1, routed)           0.000    10.501    processor/memory/memory_reg[0][2][0]_i_35_n_0
    SLICE_X29Y30         MUXF8 (Prop_muxf8_I1_O)      0.094    10.595 r  processor/memory/memory_reg[0][2][0]_i_22/O
                         net (fo=1, routed)           1.128    11.724    processor/memory/memory_reg[0][2][0]_i_22_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.316    12.040 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           0.895    12.935    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.124    13.059 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=4, routed)           0.780    13.839    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.963 r  processor/id/memory[0][2][0]_i_13/O
                         net (fo=5, routed)           0.843    14.806    processor/id/alu_B[2]_8[0]
    SLICE_X31Y35         LUT2 (Prop_lut2_I0_O)        0.124    14.930 r  processor/id/memory[0][2][0]_i_12/O
                         net (fo=5, routed)           0.915    15.845    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.124    15.969 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.801    16.770    processor/alu/add/adder_B[2]_7[0]
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124    16.894 r  processor/alu/add/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    16.894    processor/id/registers_reg[1][2][6]_1[1]
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.427 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=4, routed)           1.820    19.246    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.370 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=2, routed)           0.584    19.954    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.124    20.078 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.078    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.610 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.610    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.724 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.264    21.988    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124    22.112 r  processor/registers/memory[0][1][2]_i_4_replica/O
                         net (fo=2, routed)           0.641    22.754    processor/registers/memory[0][1][2]_i_4_n_0_repN
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.124    22.878 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    22.878    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.391 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.391    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.610 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=8, routed)           1.081    24.691    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X27Y44         LUT3 (Prop_lut3_I2_O)        0.295    24.986 r  processor/registers/registers[0][0][5]_i_2/O
                         net (fo=2, routed)           0.448    25.434    io_cont/registers[0][0][5]_i_2_n_0_alias
    SLICE_X29Y44         LUT6 (Prop_lut6_I4_O)        0.124    25.558 r  io_cont/memory[0][0][5]_i_1_comp/O
                         net (fo=100, routed)         1.381    26.939    processor/memory/D[5]
    SLICE_X26Y38         FDRE                                         r  processor/memory/memory_reg[35][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.445    12.897    processor/memory/clk_70Mhz
    SLICE_X26Y38         FDRE                                         r  processor/memory/memory_reg[35][0][5]/C
                         clock pessimism              0.493    13.389    
                         clock uncertainty           -0.242    13.148    
    SLICE_X26Y38         FDRE (Setup_fdre_C_D)       -0.013    13.135    processor/memory/memory_reg[35][0][5]
  -------------------------------------------------------------------
                         required time                         13.135    
                         arrival time                         -26.939    
  -------------------------------------------------------------------
                         slack                                -13.804    

Slack (VIOLATED) :        -13.801ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/memory/memory_reg[74][0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.706ns  (logic 5.534ns (22.399%)  route 19.172ns (77.601%))
  Logic Levels:           27  (CARRY4=5 LUT2=4 LUT5=1 LUT6=13 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -3.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 12.892 - 14.285 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.003    -0.338    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.214 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.779     0.565    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.661 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.563     2.225    processor/registers/proc_clk_BUFG
    SLICE_X25Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y38         FDCE (Prop_fdce_C_Q)         0.456     2.681 r  processor/registers/IP_reg_reg[0]_rep__2/Q
                         net (fo=80, routed)          1.311     3.991    processor/memory/read1_reg[1]_i_100_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I4_O)        0.124     4.115 f  processor/memory/read1_reg[1]_i_163/O
                         net (fo=1, routed)           0.000     4.115    processor/memory/read1_reg[1]_i_163_n_0
    SLICE_X28Y38         MUXF7 (Prop_muxf7_I0_O)      0.241     4.356 f  processor/memory/read1_reg[1]_i_99/O
                         net (fo=1, routed)           0.000     4.356    processor/memory/read1_reg[1]_i_99_n_0
    SLICE_X28Y38         MUXF8 (Prop_muxf8_I0_O)      0.098     4.454 f  processor/memory/read1_reg[1]_i_43/O
                         net (fo=1, routed)           1.007     5.462    processor/memory/read1_reg[1]_i_43_n_0
    SLICE_X25Y36         LUT6 (Prop_lut6_I0_O)        0.319     5.781 f  processor/memory/read1_reg[1]_i_18/O
                         net (fo=2, routed)           0.823     6.604    processor/registers/memory[0][0][6]_i_12_8
    SLICE_X28Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.728 f  processor/registers/read1_reg[1]_i_7/O
                         net (fo=30, routed)          0.844     7.572    processor/registers/mem_instruction[0]_2[1]
    SLICE_X30Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.696 r  processor/registers/memory[0][0][6]_i_12/O
                         net (fo=5, routed)           0.702     8.398    processor/registers/memory[0][0][6]_i_12_n_0
    SLICE_X30Y34         LUT5 (Prop_lut5_I3_O)        0.124     8.522 r  processor/registers/memory[2][0][6]_i_2/O
                         net (fo=572, routed)         1.638    10.160    processor/memory/memory_reg[0][2][0]_i_21_1
    SLICE_X29Y30         LUT6 (Prop_lut6_I4_O)        0.124    10.284 r  processor/memory/memory[0][2][0]_i_45/O
                         net (fo=1, routed)           0.000    10.284    processor/memory/memory[0][2][0]_i_45_n_0
    SLICE_X29Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    10.501 r  processor/memory/memory_reg[0][2][0]_i_35/O
                         net (fo=1, routed)           0.000    10.501    processor/memory/memory_reg[0][2][0]_i_35_n_0
    SLICE_X29Y30         MUXF8 (Prop_muxf8_I1_O)      0.094    10.595 r  processor/memory/memory_reg[0][2][0]_i_22/O
                         net (fo=1, routed)           1.128    11.724    processor/memory/memory_reg[0][2][0]_i_22_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.316    12.040 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           0.895    12.935    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.124    13.059 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=4, routed)           0.780    13.839    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.963 r  processor/id/memory[0][2][0]_i_13/O
                         net (fo=5, routed)           0.843    14.806    processor/id/alu_B[2]_8[0]
    SLICE_X31Y35         LUT2 (Prop_lut2_I0_O)        0.124    14.930 r  processor/id/memory[0][2][0]_i_12/O
                         net (fo=5, routed)           0.915    15.845    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.124    15.969 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.801    16.770    processor/alu/add/adder_B[2]_7[0]
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124    16.894 r  processor/alu/add/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    16.894    processor/id/registers_reg[1][2][6]_1[1]
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.427 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=4, routed)           1.820    19.246    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.370 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=2, routed)           0.584    19.954    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.124    20.078 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.078    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.610 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.610    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.724 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.264    21.988    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124    22.112 r  processor/registers/memory[0][1][2]_i_4_replica/O
                         net (fo=2, routed)           0.641    22.754    processor/registers/memory[0][1][2]_i_4_n_0_repN
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.124    22.878 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    22.878    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.391 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.391    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.508 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=7, routed)           1.699    25.206    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X21Y44         LUT6 (Prop_lut6_I0_O)        0.124    25.330 r  processor/registers/registers[0][0][4]_i_3_replica/O
                         net (fo=2, routed)           0.310    25.640    processor/registers/registers[0][0][4]_i_3_n_0_repN
    SLICE_X21Y43         LUT6 (Prop_lut6_I5_O)        0.124    25.764 r  processor/registers/memory[0][0][2]_i_1_comp/O
                         net (fo=100, routed)         1.166    26.931    processor/memory/D[2]
    SLICE_X14Y39         FDRE                                         r  processor/memory/memory_reg[74][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.440    12.892    processor/memory/clk_70Mhz
    SLICE_X14Y39         FDRE                                         r  processor/memory/memory_reg[74][0][2]/C
                         clock pessimism              0.493    13.384    
                         clock uncertainty           -0.242    13.143    
    SLICE_X14Y39         FDRE (Setup_fdre_C_D)       -0.013    13.130    processor/memory/memory_reg[74][0][2]
  -------------------------------------------------------------------
                         required time                         13.130    
                         arrival time                         -26.931    
  -------------------------------------------------------------------
                         slack                                -13.801    

Slack (VIOLATED) :        -13.800ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/memory/memory_reg[81][0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.660ns  (logic 5.534ns (22.441%)  route 19.126ns (77.559%))
  Logic Levels:           27  (CARRY4=5 LUT2=4 LUT5=1 LUT6=13 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -3.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 12.892 - 14.285 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.003    -0.338    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.214 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.779     0.565    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.661 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.563     2.225    processor/registers/proc_clk_BUFG
    SLICE_X25Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y38         FDCE (Prop_fdce_C_Q)         0.456     2.681 r  processor/registers/IP_reg_reg[0]_rep__2/Q
                         net (fo=80, routed)          1.311     3.991    processor/memory/read1_reg[1]_i_100_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I4_O)        0.124     4.115 f  processor/memory/read1_reg[1]_i_163/O
                         net (fo=1, routed)           0.000     4.115    processor/memory/read1_reg[1]_i_163_n_0
    SLICE_X28Y38         MUXF7 (Prop_muxf7_I0_O)      0.241     4.356 f  processor/memory/read1_reg[1]_i_99/O
                         net (fo=1, routed)           0.000     4.356    processor/memory/read1_reg[1]_i_99_n_0
    SLICE_X28Y38         MUXF8 (Prop_muxf8_I0_O)      0.098     4.454 f  processor/memory/read1_reg[1]_i_43/O
                         net (fo=1, routed)           1.007     5.462    processor/memory/read1_reg[1]_i_43_n_0
    SLICE_X25Y36         LUT6 (Prop_lut6_I0_O)        0.319     5.781 f  processor/memory/read1_reg[1]_i_18/O
                         net (fo=2, routed)           0.823     6.604    processor/registers/memory[0][0][6]_i_12_8
    SLICE_X28Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.728 f  processor/registers/read1_reg[1]_i_7/O
                         net (fo=30, routed)          0.844     7.572    processor/registers/mem_instruction[0]_2[1]
    SLICE_X30Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.696 r  processor/registers/memory[0][0][6]_i_12/O
                         net (fo=5, routed)           0.702     8.398    processor/registers/memory[0][0][6]_i_12_n_0
    SLICE_X30Y34         LUT5 (Prop_lut5_I3_O)        0.124     8.522 r  processor/registers/memory[2][0][6]_i_2/O
                         net (fo=572, routed)         1.638    10.160    processor/memory/memory_reg[0][2][0]_i_21_1
    SLICE_X29Y30         LUT6 (Prop_lut6_I4_O)        0.124    10.284 r  processor/memory/memory[0][2][0]_i_45/O
                         net (fo=1, routed)           0.000    10.284    processor/memory/memory[0][2][0]_i_45_n_0
    SLICE_X29Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    10.501 r  processor/memory/memory_reg[0][2][0]_i_35/O
                         net (fo=1, routed)           0.000    10.501    processor/memory/memory_reg[0][2][0]_i_35_n_0
    SLICE_X29Y30         MUXF8 (Prop_muxf8_I1_O)      0.094    10.595 r  processor/memory/memory_reg[0][2][0]_i_22/O
                         net (fo=1, routed)           1.128    11.724    processor/memory/memory_reg[0][2][0]_i_22_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.316    12.040 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           0.895    12.935    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.124    13.059 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=4, routed)           0.780    13.839    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.963 r  processor/id/memory[0][2][0]_i_13/O
                         net (fo=5, routed)           0.843    14.806    processor/id/alu_B[2]_8[0]
    SLICE_X31Y35         LUT2 (Prop_lut2_I0_O)        0.124    14.930 r  processor/id/memory[0][2][0]_i_12/O
                         net (fo=5, routed)           0.915    15.845    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.124    15.969 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.801    16.770    processor/alu/add/adder_B[2]_7[0]
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124    16.894 r  processor/alu/add/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    16.894    processor/id/registers_reg[1][2][6]_1[1]
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.427 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=4, routed)           1.820    19.246    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.370 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=2, routed)           0.584    19.954    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.124    20.078 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.078    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.610 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.610    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.724 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.264    21.988    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124    22.112 r  processor/registers/memory[0][1][2]_i_4_replica/O
                         net (fo=2, routed)           0.641    22.754    processor/registers/memory[0][1][2]_i_4_n_0_repN
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.124    22.878 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    22.878    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.391 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.391    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.508 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=7, routed)           1.699    25.206    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X21Y44         LUT6 (Prop_lut6_I0_O)        0.124    25.330 r  processor/registers/registers[0][0][4]_i_3_replica/O
                         net (fo=2, routed)           0.310    25.640    processor/registers/registers[0][0][4]_i_3_n_0_repN
    SLICE_X21Y43         LUT6 (Prop_lut6_I5_O)        0.124    25.764 r  processor/registers/memory[0][0][2]_i_1_comp/O
                         net (fo=100, routed)         1.121    26.885    processor/memory/D[2]
    SLICE_X19Y38         FDRE                                         r  processor/memory/memory_reg[81][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.440    12.892    processor/memory/clk_70Mhz
    SLICE_X19Y38         FDRE                                         r  processor/memory/memory_reg[81][0][2]/C
                         clock pessimism              0.493    13.384    
                         clock uncertainty           -0.242    13.143    
    SLICE_X19Y38         FDRE (Setup_fdre_C_D)       -0.058    13.085    processor/memory/memory_reg[81][0][2]
  -------------------------------------------------------------------
                         required time                         13.085    
                         arrival time                         -26.885    
  -------------------------------------------------------------------
                         slack                                -13.800    

Slack (VIOLATED) :        -13.795ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/memory/memory_reg[91][0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.657ns  (logic 5.534ns (22.444%)  route 19.123ns (77.556%))
  Logic Levels:           27  (CARRY4=5 LUT2=4 LUT5=1 LUT6=13 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -3.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 12.894 - 14.285 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.003    -0.338    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.214 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.779     0.565    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.661 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.563     2.225    processor/registers/proc_clk_BUFG
    SLICE_X25Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y38         FDCE (Prop_fdce_C_Q)         0.456     2.681 r  processor/registers/IP_reg_reg[0]_rep__2/Q
                         net (fo=80, routed)          1.311     3.991    processor/memory/read1_reg[1]_i_100_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I4_O)        0.124     4.115 f  processor/memory/read1_reg[1]_i_163/O
                         net (fo=1, routed)           0.000     4.115    processor/memory/read1_reg[1]_i_163_n_0
    SLICE_X28Y38         MUXF7 (Prop_muxf7_I0_O)      0.241     4.356 f  processor/memory/read1_reg[1]_i_99/O
                         net (fo=1, routed)           0.000     4.356    processor/memory/read1_reg[1]_i_99_n_0
    SLICE_X28Y38         MUXF8 (Prop_muxf8_I0_O)      0.098     4.454 f  processor/memory/read1_reg[1]_i_43/O
                         net (fo=1, routed)           1.007     5.462    processor/memory/read1_reg[1]_i_43_n_0
    SLICE_X25Y36         LUT6 (Prop_lut6_I0_O)        0.319     5.781 f  processor/memory/read1_reg[1]_i_18/O
                         net (fo=2, routed)           0.823     6.604    processor/registers/memory[0][0][6]_i_12_8
    SLICE_X28Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.728 f  processor/registers/read1_reg[1]_i_7/O
                         net (fo=30, routed)          0.844     7.572    processor/registers/mem_instruction[0]_2[1]
    SLICE_X30Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.696 r  processor/registers/memory[0][0][6]_i_12/O
                         net (fo=5, routed)           0.702     8.398    processor/registers/memory[0][0][6]_i_12_n_0
    SLICE_X30Y34         LUT5 (Prop_lut5_I3_O)        0.124     8.522 r  processor/registers/memory[2][0][6]_i_2/O
                         net (fo=572, routed)         1.638    10.160    processor/memory/memory_reg[0][2][0]_i_21_1
    SLICE_X29Y30         LUT6 (Prop_lut6_I4_O)        0.124    10.284 r  processor/memory/memory[0][2][0]_i_45/O
                         net (fo=1, routed)           0.000    10.284    processor/memory/memory[0][2][0]_i_45_n_0
    SLICE_X29Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    10.501 r  processor/memory/memory_reg[0][2][0]_i_35/O
                         net (fo=1, routed)           0.000    10.501    processor/memory/memory_reg[0][2][0]_i_35_n_0
    SLICE_X29Y30         MUXF8 (Prop_muxf8_I1_O)      0.094    10.595 r  processor/memory/memory_reg[0][2][0]_i_22/O
                         net (fo=1, routed)           1.128    11.724    processor/memory/memory_reg[0][2][0]_i_22_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.316    12.040 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           0.895    12.935    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.124    13.059 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=4, routed)           0.780    13.839    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.963 r  processor/id/memory[0][2][0]_i_13/O
                         net (fo=5, routed)           0.843    14.806    processor/id/alu_B[2]_8[0]
    SLICE_X31Y35         LUT2 (Prop_lut2_I0_O)        0.124    14.930 r  processor/id/memory[0][2][0]_i_12/O
                         net (fo=5, routed)           0.915    15.845    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.124    15.969 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.801    16.770    processor/alu/add/adder_B[2]_7[0]
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124    16.894 r  processor/alu/add/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    16.894    processor/id/registers_reg[1][2][6]_1[1]
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.427 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=4, routed)           1.820    19.246    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.370 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=2, routed)           0.584    19.954    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.124    20.078 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.078    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.610 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.610    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.724 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.264    21.988    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124    22.112 r  processor/registers/memory[0][1][2]_i_4_replica/O
                         net (fo=2, routed)           0.641    22.754    processor/registers/memory[0][1][2]_i_4_n_0_repN
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.124    22.878 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    22.878    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.391 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.391    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.508 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=7, routed)           1.699    25.206    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X21Y44         LUT6 (Prop_lut6_I0_O)        0.124    25.330 r  processor/registers/registers[0][0][4]_i_3_replica/O
                         net (fo=2, routed)           0.310    25.640    processor/registers/registers[0][0][4]_i_3_n_0_repN
    SLICE_X21Y43         LUT6 (Prop_lut6_I5_O)        0.124    25.764 r  processor/registers/memory[0][0][2]_i_1_comp/O
                         net (fo=100, routed)         1.117    26.882    processor/memory/D[2]
    SLICE_X20Y40         FDRE                                         r  processor/memory/memory_reg[91][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.442    12.894    processor/memory/clk_70Mhz
    SLICE_X20Y40         FDRE                                         r  processor/memory/memory_reg[91][0][2]/C
                         clock pessimism              0.493    13.386    
                         clock uncertainty           -0.242    13.145    
    SLICE_X20Y40         FDRE (Setup_fdre_C_D)       -0.058    13.087    processor/memory/memory_reg[91][0][2]
  -------------------------------------------------------------------
                         required time                         13.087    
                         arrival time                         -26.882    
  -------------------------------------------------------------------
                         slack                                -13.795    

Slack (VIOLATED) :        -13.793ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/memory/memory_reg[99][0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.655ns  (logic 5.534ns (22.446%)  route 19.121ns (77.554%))
  Logic Levels:           27  (CARRY4=5 LUT2=4 LUT5=1 LUT6=13 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -3.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 12.894 - 14.285 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.003    -0.338    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.214 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.779     0.565    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.661 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.563     2.225    processor/registers/proc_clk_BUFG
    SLICE_X25Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y38         FDCE (Prop_fdce_C_Q)         0.456     2.681 r  processor/registers/IP_reg_reg[0]_rep__2/Q
                         net (fo=80, routed)          1.311     3.991    processor/memory/read1_reg[1]_i_100_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I4_O)        0.124     4.115 f  processor/memory/read1_reg[1]_i_163/O
                         net (fo=1, routed)           0.000     4.115    processor/memory/read1_reg[1]_i_163_n_0
    SLICE_X28Y38         MUXF7 (Prop_muxf7_I0_O)      0.241     4.356 f  processor/memory/read1_reg[1]_i_99/O
                         net (fo=1, routed)           0.000     4.356    processor/memory/read1_reg[1]_i_99_n_0
    SLICE_X28Y38         MUXF8 (Prop_muxf8_I0_O)      0.098     4.454 f  processor/memory/read1_reg[1]_i_43/O
                         net (fo=1, routed)           1.007     5.462    processor/memory/read1_reg[1]_i_43_n_0
    SLICE_X25Y36         LUT6 (Prop_lut6_I0_O)        0.319     5.781 f  processor/memory/read1_reg[1]_i_18/O
                         net (fo=2, routed)           0.823     6.604    processor/registers/memory[0][0][6]_i_12_8
    SLICE_X28Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.728 f  processor/registers/read1_reg[1]_i_7/O
                         net (fo=30, routed)          0.844     7.572    processor/registers/mem_instruction[0]_2[1]
    SLICE_X30Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.696 r  processor/registers/memory[0][0][6]_i_12/O
                         net (fo=5, routed)           0.702     8.398    processor/registers/memory[0][0][6]_i_12_n_0
    SLICE_X30Y34         LUT5 (Prop_lut5_I3_O)        0.124     8.522 r  processor/registers/memory[2][0][6]_i_2/O
                         net (fo=572, routed)         1.638    10.160    processor/memory/memory_reg[0][2][0]_i_21_1
    SLICE_X29Y30         LUT6 (Prop_lut6_I4_O)        0.124    10.284 r  processor/memory/memory[0][2][0]_i_45/O
                         net (fo=1, routed)           0.000    10.284    processor/memory/memory[0][2][0]_i_45_n_0
    SLICE_X29Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    10.501 r  processor/memory/memory_reg[0][2][0]_i_35/O
                         net (fo=1, routed)           0.000    10.501    processor/memory/memory_reg[0][2][0]_i_35_n_0
    SLICE_X29Y30         MUXF8 (Prop_muxf8_I1_O)      0.094    10.595 r  processor/memory/memory_reg[0][2][0]_i_22/O
                         net (fo=1, routed)           1.128    11.724    processor/memory/memory_reg[0][2][0]_i_22_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.316    12.040 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           0.895    12.935    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.124    13.059 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=4, routed)           0.780    13.839    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.963 r  processor/id/memory[0][2][0]_i_13/O
                         net (fo=5, routed)           0.843    14.806    processor/id/alu_B[2]_8[0]
    SLICE_X31Y35         LUT2 (Prop_lut2_I0_O)        0.124    14.930 r  processor/id/memory[0][2][0]_i_12/O
                         net (fo=5, routed)           0.915    15.845    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.124    15.969 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.801    16.770    processor/alu/add/adder_B[2]_7[0]
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124    16.894 r  processor/alu/add/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    16.894    processor/id/registers_reg[1][2][6]_1[1]
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.427 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=4, routed)           1.820    19.246    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.370 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=2, routed)           0.584    19.954    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.124    20.078 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.078    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.610 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.610    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.724 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.264    21.988    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124    22.112 r  processor/registers/memory[0][1][2]_i_4_replica/O
                         net (fo=2, routed)           0.641    22.754    processor/registers/memory[0][1][2]_i_4_n_0_repN
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.124    22.878 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    22.878    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.391 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.391    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.508 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=7, routed)           1.699    25.206    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X21Y44         LUT6 (Prop_lut6_I0_O)        0.124    25.330 r  processor/registers/registers[0][0][4]_i_3_replica/O
                         net (fo=2, routed)           0.310    25.640    processor/registers/registers[0][0][4]_i_3_n_0_repN
    SLICE_X21Y43         LUT6 (Prop_lut6_I5_O)        0.124    25.764 r  processor/registers/memory[0][0][2]_i_1_comp/O
                         net (fo=100, routed)         1.115    26.880    processor/memory/D[2]
    SLICE_X20Y39         FDRE                                         r  processor/memory/memory_reg[99][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.442    12.894    processor/memory/clk_70Mhz
    SLICE_X20Y39         FDRE                                         r  processor/memory/memory_reg[99][0][2]/C
                         clock pessimism              0.493    13.386    
                         clock uncertainty           -0.242    13.145    
    SLICE_X20Y39         FDRE (Setup_fdre_C_D)       -0.058    13.087    processor/memory/memory_reg[99][0][2]
  -------------------------------------------------------------------
                         required time                         13.087    
                         arrival time                         -26.880    
  -------------------------------------------------------------------
                         slack                                -13.793    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 pl/checksum_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            pl/checksum_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.249ns (60.742%)  route 0.161ns (39.258%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.588    -0.502    pl/clk_70Mhz
    SLICE_X38Y16         FDRE                                         r  pl/checksum_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  pl/checksum_reg[7]/Q
                         net (fo=1, routed)           0.161    -0.200    pl/checksum_reg_n_0_[7]
    SLICE_X38Y16         LUT2 (Prop_lut2_I0_O)        0.045    -0.155 r  pl/checksum[7]_i_5/O
                         net (fo=1, routed)           0.000    -0.155    pl/checksum[7]_i_5_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.092 r  pl/checksum_reg[7]_i_1/O[3]
                         net (fo=2, routed)           0.000    -0.092    pl/checksum[7]
    SLICE_X38Y16         FDRE                                         r  pl/checksum_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.857    -0.736    pl/clk_70Mhz
    SLICE_X38Y16         FDRE                                         r  pl/checksum_reg[7]/C
                         clock pessimism              0.234    -0.502    
    SLICE_X38Y16         FDRE (Hold_fdre_C_D)         0.102    -0.400    pl/checksum_reg[7]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 syscall_handler/unknown_syscall_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            ex_handler/tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.789%)  route 0.281ns (60.211%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.588    -0.502    syscall_handler/clk_70Mhz
    SLICE_X35Y15         FDRE                                         r  syscall_handler/unknown_syscall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  syscall_handler/unknown_syscall_reg/Q
                         net (fo=6, routed)           0.281    -0.079    processor/registers/syscall_unknown_sys_number
    SLICE_X36Y17         LUT6 (Prop_lut6_I3_O)        0.045    -0.034 r  processor/registers/tx_data[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.034    ex_handler/D[2]
    SLICE_X36Y17         FDRE                                         r  ex_handler/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.855    -0.738    ex_handler/clk_70Mhz
    SLICE_X36Y17         FDRE                                         r  ex_handler/tx_data_reg[2]/C
                         clock pessimism              0.248    -0.490    
    SLICE_X36Y17         FDRE (Hold_fdre_C_D)         0.120    -0.370    ex_handler/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 syscall_handler/address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            syscall_handler/address_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.447%)  route 0.242ns (56.553%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.560    -0.530    syscall_handler/clk_70Mhz
    SLICE_X31Y16         FDRE                                         r  syscall_handler/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  syscall_handler/address_reg[3]/Q
                         net (fo=3, routed)           0.242    -0.147    processor/registers/address_reg[6][3]
    SLICE_X31Y16         LUT5 (Prop_lut5_I3_O)        0.045    -0.102 r  processor/registers/address[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.102    syscall_handler/address_reg[6]_2[3]
    SLICE_X31Y16         FDRE                                         r  syscall_handler/address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.828    -0.765    syscall_handler/clk_70Mhz
    SLICE_X31Y16         FDRE                                         r  syscall_handler/address_reg[3]/C
                         clock pessimism              0.235    -0.530    
    SLICE_X31Y16         FDRE (Hold_fdre_C_D)         0.092    -0.438    syscall_handler/address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 syscall_handler/temp_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            syscall_handler/temp_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.410%)  route 0.242ns (56.590%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.589    -0.501    syscall_handler/clk_70Mhz
    SLICE_X38Y13         FDRE                                         r  syscall_handler/temp_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  syscall_handler/temp_reg[0][2]/Q
                         net (fo=3, routed)           0.242    -0.117    processor/id/temp_reg[0][6]_1[2]
    SLICE_X38Y13         LUT6 (Prop_lut6_I5_O)        0.045    -0.072 r  processor/id/temp[0][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.072    syscall_handler/temp_reg[0][6]_2[2]
    SLICE_X38Y13         FDRE                                         r  syscall_handler/temp_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.859    -0.734    syscall_handler/clk_70Mhz
    SLICE_X38Y13         FDRE                                         r  syscall_handler/temp_reg[0][2]/C
                         clock pessimism              0.233    -0.501    
    SLICE_X38Y13         FDRE (Hold_fdre_C_D)         0.092    -0.409    syscall_handler/temp_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 pl/checksum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            pl/checksum_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.589    -0.501    pl/clk_70Mhz
    SLICE_X38Y15         FDRE                                         r  pl/checksum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  pl/checksum_reg[0]/Q
                         net (fo=2, routed)           0.184    -0.176    pl/checksum_reg_n_0_[0]
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.045    -0.131 r  pl/checksum[3]_i_9/O
                         net (fo=1, routed)           0.000    -0.131    pl/checksum[3]_i_9_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.061 r  pl/checksum_reg[3]_i_1/O[0]
                         net (fo=2, routed)           0.000    -0.061    pl/checksum[0]
    SLICE_X38Y15         FDRE                                         r  pl/checksum_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.858    -0.735    pl/clk_70Mhz
    SLICE_X38Y15         FDRE                                         r  pl/checksum_reg[0]/C
                         clock pessimism              0.234    -0.501    
    SLICE_X38Y15         FDRE (Hold_fdre_C_D)         0.102    -0.399    pl/checksum_reg[0]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 pl/checksum_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            pl/checksum_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.588    -0.502    pl/clk_70Mhz
    SLICE_X38Y16         FDRE                                         r  pl/checksum_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  pl/checksum_reg[4]/Q
                         net (fo=2, routed)           0.184    -0.177    pl/checksum_reg_n_0_[4]
    SLICE_X38Y16         LUT6 (Prop_lut6_I0_O)        0.045    -0.132 r  pl/checksum[7]_i_8/O
                         net (fo=1, routed)           0.000    -0.132    pl/checksum[7]_i_8_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.062 r  pl/checksum_reg[7]_i_1/O[0]
                         net (fo=2, routed)           0.000    -0.062    pl/checksum[4]
    SLICE_X38Y16         FDRE                                         r  pl/checksum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.857    -0.736    pl/clk_70Mhz
    SLICE_X38Y16         FDRE                                         r  pl/checksum_reg[4]/C
                         clock pessimism              0.234    -0.502    
    SLICE_X38Y16         FDRE (Hold_fdre_C_D)         0.102    -0.400    pl/checksum_reg[4]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 pl/temp_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            pl/temp_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.894%)  route 0.248ns (57.106%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.588    -0.502    pl/clk_70Mhz
    SLICE_X37Y15         FDRE                                         r  pl/temp_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  pl/temp_reg[0][6]/Q
                         net (fo=1, routed)           0.248    -0.113    pl/temp_reg_n_0_[0][6]
    SLICE_X37Y15         LUT5 (Prop_lut5_I4_O)        0.045    -0.068 r  pl/temp[0][6]_i_2__0/O
                         net (fo=2, routed)           0.000    -0.068    pl/temp_reg[0]_0[6]
    SLICE_X37Y15         FDRE                                         r  pl/temp_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.857    -0.736    pl/clk_70Mhz
    SLICE_X37Y15         FDRE                                         r  pl/temp_reg[0][6]/C
                         clock pessimism              0.234    -0.502    
    SLICE_X37Y15         FDRE (Hold_fdre_C_D)         0.092    -0.410    pl/temp_reg[0][6]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 io_cont/chip_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            ex_handler/tx_dv_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.186ns (38.940%)  route 0.292ns (61.060%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.586    -0.504    io_cont/clk_70Mhz
    SLICE_X38Y18         FDRE                                         r  io_cont/chip_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.363 f  io_cont/chip_select_reg[0]/Q
                         net (fo=51, routed)          0.292    -0.071    io_cont/chip_select_reg[0]_0[0]
    SLICE_X40Y17         LUT6 (Prop_lut6_I2_O)        0.045    -0.026 r  io_cont/tx_dv_i_1/O
                         net (fo=1, routed)           0.000    -0.026    ex_handler/tx_dv_reg_0
    SLICE_X40Y17         FDRE                                         r  ex_handler/tx_dv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.856    -0.737    ex_handler/clk_70Mhz
    SLICE_X40Y17         FDRE                                         r  ex_handler/tx_dv_reg/C
                         clock pessimism              0.248    -0.489    
    SLICE_X40Y17         FDRE (Hold_fdre_C_D)         0.121    -0.368    ex_handler/tx_dv_reg
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.026    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 io_cont/chip_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            pl/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.186ns (39.719%)  route 0.282ns (60.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.587    -0.503    io_cont/clk_70Mhz
    SLICE_X38Y17         FDRE                                         r  io_cont/chip_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.362 f  io_cont/chip_select_reg[1]/Q
                         net (fo=51, routed)          0.282    -0.079    io_cont/io_cont_chip_select[1]
    SLICE_X37Y16         LUT6 (Prop_lut6_I3_O)        0.045    -0.034 r  io_cont/done_i_1__1/O
                         net (fo=1, routed)           0.000    -0.034    pl/done_reg_2
    SLICE_X37Y16         FDRE                                         r  pl/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.856    -0.737    pl/clk_70Mhz
    SLICE_X37Y16         FDRE                                         r  pl/done_reg/C
                         clock pessimism              0.269    -0.468    
    SLICE_X37Y16         FDRE (Hold_fdre_C_D)         0.091    -0.377    pl/done_reg
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 io_cont/chip_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            ex_handler/handled_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.536%)  route 0.297ns (61.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.586    -0.504    io_cont/clk_70Mhz
    SLICE_X38Y18         FDRE                                         r  io_cont/chip_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.363 f  io_cont/chip_select_reg[0]/Q
                         net (fo=51, routed)          0.297    -0.066    io_cont/chip_select_reg[0]_0[0]
    SLICE_X40Y17         LUT6 (Prop_lut6_I2_O)        0.045    -0.021 r  io_cont/handled_i_1/O
                         net (fo=1, routed)           0.000    -0.021    ex_handler/handled_reg_0
    SLICE_X40Y17         FDRE                                         r  ex_handler/handled_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.856    -0.737    ex_handler/clk_70Mhz
    SLICE_X40Y17         FDRE                                         r  ex_handler/handled_reg/C
                         clock pessimism              0.248    -0.489    
    SLICE_X40Y17         FDRE (Hold_fdre_C_D)         0.120    -0.369    ex_handler/handled_reg
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.348    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_70Mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 7.143 }
Period(ns):         14.285
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         14.285      12.130     BUFGCTRL_X0Y1    proc_clk_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         14.285      12.130     BUFGCTRL_X0Y0    instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         14.285      13.036     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         14.285      13.285     SLICE_X38Y17     ex_handler/done_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         14.285      13.285     SLICE_X40Y17     ex_handler/handled_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         14.285      13.285     SLICE_X34Y17     ex_handler/tx_data_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         14.285      13.285     SLICE_X34Y17     ex_handler/tx_data_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         14.285      13.285     SLICE_X36Y17     ex_handler/tx_data_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         14.285      13.285     SLICE_X37Y17     ex_handler/tx_data_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         14.285      13.285     SLICE_X40Y17     ex_handler/tx_dv_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       14.285      199.075    MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X38Y17     ex_handler/done_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X38Y17     ex_handler/done_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X40Y17     ex_handler/handled_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X40Y17     ex_handler/handled_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X34Y17     ex_handler/tx_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X34Y17     ex_handler/tx_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X34Y17     ex_handler/tx_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X34Y17     ex_handler/tx_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X36Y17     ex_handler/tx_data_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X36Y17     ex_handler/tx_data_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X38Y17     ex_handler/done_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X38Y17     ex_handler/done_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X40Y17     ex_handler/handled_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X40Y17     ex_handler/handled_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X34Y17     ex_handler/tx_data_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X34Y17     ex_handler/tx_data_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X34Y17     ex_handler/tx_data_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X34Y17     ex_handler/tx_data_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X36Y17     ex_handler/tx_data_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X36Y17     ex_handler/tx_data_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.330      81.175     BUFGCTRL_X0Y2    instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_70Mhz_clk_wiz_0_1
  To Clock:  clk_70Mhz_clk_wiz_0

Setup :         4391  Failing Endpoints,  Worst Slack      -13.919ns,  Total Violation   -31410.575ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.919ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/memory/memory_reg[92][0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.781ns  (logic 5.534ns (22.331%)  route 19.247ns (77.669%))
  Logic Levels:           27  (CARRY4=5 LUT2=4 LUT5=1 LUT6=13 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -3.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 12.891 - 14.286 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.003    -0.338    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.214 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.779     0.565    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.661 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.563     2.225    processor/registers/proc_clk_BUFG
    SLICE_X25Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y38         FDCE (Prop_fdce_C_Q)         0.456     2.681 r  processor/registers/IP_reg_reg[0]_rep__2/Q
                         net (fo=80, routed)          1.311     3.991    processor/memory/read1_reg[1]_i_100_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I4_O)        0.124     4.115 f  processor/memory/read1_reg[1]_i_163/O
                         net (fo=1, routed)           0.000     4.115    processor/memory/read1_reg[1]_i_163_n_0
    SLICE_X28Y38         MUXF7 (Prop_muxf7_I0_O)      0.241     4.356 f  processor/memory/read1_reg[1]_i_99/O
                         net (fo=1, routed)           0.000     4.356    processor/memory/read1_reg[1]_i_99_n_0
    SLICE_X28Y38         MUXF8 (Prop_muxf8_I0_O)      0.098     4.454 f  processor/memory/read1_reg[1]_i_43/O
                         net (fo=1, routed)           1.007     5.462    processor/memory/read1_reg[1]_i_43_n_0
    SLICE_X25Y36         LUT6 (Prop_lut6_I0_O)        0.319     5.781 f  processor/memory/read1_reg[1]_i_18/O
                         net (fo=2, routed)           0.823     6.604    processor/registers/memory[0][0][6]_i_12_8
    SLICE_X28Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.728 f  processor/registers/read1_reg[1]_i_7/O
                         net (fo=30, routed)          0.844     7.572    processor/registers/mem_instruction[0]_2[1]
    SLICE_X30Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.696 r  processor/registers/memory[0][0][6]_i_12/O
                         net (fo=5, routed)           0.702     8.398    processor/registers/memory[0][0][6]_i_12_n_0
    SLICE_X30Y34         LUT5 (Prop_lut5_I3_O)        0.124     8.522 r  processor/registers/memory[2][0][6]_i_2/O
                         net (fo=572, routed)         1.638    10.160    processor/memory/memory_reg[0][2][0]_i_21_1
    SLICE_X29Y30         LUT6 (Prop_lut6_I4_O)        0.124    10.284 r  processor/memory/memory[0][2][0]_i_45/O
                         net (fo=1, routed)           0.000    10.284    processor/memory/memory[0][2][0]_i_45_n_0
    SLICE_X29Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    10.501 r  processor/memory/memory_reg[0][2][0]_i_35/O
                         net (fo=1, routed)           0.000    10.501    processor/memory/memory_reg[0][2][0]_i_35_n_0
    SLICE_X29Y30         MUXF8 (Prop_muxf8_I1_O)      0.094    10.595 r  processor/memory/memory_reg[0][2][0]_i_22/O
                         net (fo=1, routed)           1.128    11.724    processor/memory/memory_reg[0][2][0]_i_22_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.316    12.040 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           0.895    12.935    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.124    13.059 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=4, routed)           0.780    13.839    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.963 r  processor/id/memory[0][2][0]_i_13/O
                         net (fo=5, routed)           0.843    14.806    processor/id/alu_B[2]_8[0]
    SLICE_X31Y35         LUT2 (Prop_lut2_I0_O)        0.124    14.930 r  processor/id/memory[0][2][0]_i_12/O
                         net (fo=5, routed)           0.915    15.845    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.124    15.969 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.801    16.770    processor/alu/add/adder_B[2]_7[0]
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124    16.894 r  processor/alu/add/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    16.894    processor/id/registers_reg[1][2][6]_1[1]
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.427 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=4, routed)           1.820    19.246    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.370 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=2, routed)           0.584    19.954    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.124    20.078 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.078    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.610 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.610    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.724 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.264    21.988    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124    22.112 r  processor/registers/memory[0][1][2]_i_4_replica/O
                         net (fo=2, routed)           0.641    22.754    processor/registers/memory[0][1][2]_i_4_n_0_repN
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.124    22.878 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    22.878    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.391 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.391    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.508 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=7, routed)           1.699    25.206    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X21Y44         LUT6 (Prop_lut6_I0_O)        0.124    25.330 r  processor/registers/registers[0][0][4]_i_3_replica/O
                         net (fo=2, routed)           0.310    25.640    processor/registers/registers[0][0][4]_i_3_n_0_repN
    SLICE_X21Y43         LUT6 (Prop_lut6_I5_O)        0.124    25.764 r  processor/registers/memory[0][0][2]_i_1_comp/O
                         net (fo=100, routed)         1.242    27.006    processor/memory/D[2]
    SLICE_X19Y37         FDRE                                         r  processor/memory/memory_reg[92][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.439    12.891    processor/memory/clk_70Mhz
    SLICE_X19Y37         FDRE                                         r  processor/memory/memory_reg[92][0][2]/C
                         clock pessimism              0.493    13.384    
                         clock uncertainty           -0.258    13.126    
    SLICE_X19Y37         FDRE (Setup_fdre_C_D)       -0.040    13.086    processor/memory/memory_reg[92][0][2]
  -------------------------------------------------------------------
                         required time                         13.086    
                         arrival time                         -27.006    
  -------------------------------------------------------------------
                         slack                                -13.919    

Slack (VIOLATED) :        -13.915ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/memory/memory_reg[38][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.778ns  (logic 5.534ns (22.334%)  route 19.244ns (77.666%))
  Logic Levels:           27  (CARRY4=5 LUT2=4 LUT5=1 LUT6=13 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -3.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 12.884 - 14.286 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.003    -0.338    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.214 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.779     0.565    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.661 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.563     2.225    processor/registers/proc_clk_BUFG
    SLICE_X25Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y38         FDCE (Prop_fdce_C_Q)         0.456     2.681 r  processor/registers/IP_reg_reg[0]_rep__2/Q
                         net (fo=80, routed)          1.311     3.991    processor/memory/read1_reg[1]_i_100_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I4_O)        0.124     4.115 f  processor/memory/read1_reg[1]_i_163/O
                         net (fo=1, routed)           0.000     4.115    processor/memory/read1_reg[1]_i_163_n_0
    SLICE_X28Y38         MUXF7 (Prop_muxf7_I0_O)      0.241     4.356 f  processor/memory/read1_reg[1]_i_99/O
                         net (fo=1, routed)           0.000     4.356    processor/memory/read1_reg[1]_i_99_n_0
    SLICE_X28Y38         MUXF8 (Prop_muxf8_I0_O)      0.098     4.454 f  processor/memory/read1_reg[1]_i_43/O
                         net (fo=1, routed)           1.007     5.462    processor/memory/read1_reg[1]_i_43_n_0
    SLICE_X25Y36         LUT6 (Prop_lut6_I0_O)        0.319     5.781 f  processor/memory/read1_reg[1]_i_18/O
                         net (fo=2, routed)           0.823     6.604    processor/registers/memory[0][0][6]_i_12_8
    SLICE_X28Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.728 f  processor/registers/read1_reg[1]_i_7/O
                         net (fo=30, routed)          0.844     7.572    processor/registers/mem_instruction[0]_2[1]
    SLICE_X30Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.696 r  processor/registers/memory[0][0][6]_i_12/O
                         net (fo=5, routed)           0.702     8.398    processor/registers/memory[0][0][6]_i_12_n_0
    SLICE_X30Y34         LUT5 (Prop_lut5_I3_O)        0.124     8.522 r  processor/registers/memory[2][0][6]_i_2/O
                         net (fo=572, routed)         1.638    10.160    processor/memory/memory_reg[0][2][0]_i_21_1
    SLICE_X29Y30         LUT6 (Prop_lut6_I4_O)        0.124    10.284 r  processor/memory/memory[0][2][0]_i_45/O
                         net (fo=1, routed)           0.000    10.284    processor/memory/memory[0][2][0]_i_45_n_0
    SLICE_X29Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    10.501 r  processor/memory/memory_reg[0][2][0]_i_35/O
                         net (fo=1, routed)           0.000    10.501    processor/memory/memory_reg[0][2][0]_i_35_n_0
    SLICE_X29Y30         MUXF8 (Prop_muxf8_I1_O)      0.094    10.595 r  processor/memory/memory_reg[0][2][0]_i_22/O
                         net (fo=1, routed)           1.128    11.724    processor/memory/memory_reg[0][2][0]_i_22_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.316    12.040 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           0.895    12.935    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.124    13.059 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=4, routed)           0.780    13.839    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.963 r  processor/id/memory[0][2][0]_i_13/O
                         net (fo=5, routed)           0.843    14.806    processor/id/alu_B[2]_8[0]
    SLICE_X31Y35         LUT2 (Prop_lut2_I0_O)        0.124    14.930 r  processor/id/memory[0][2][0]_i_12/O
                         net (fo=5, routed)           0.915    15.845    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.124    15.969 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.801    16.770    processor/alu/add/adder_B[2]_7[0]
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124    16.894 r  processor/alu/add/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    16.894    processor/id/registers_reg[1][2][6]_1[1]
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.427 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=4, routed)           1.820    19.246    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.370 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=2, routed)           0.584    19.954    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.124    20.078 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.078    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.610 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.610    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.724 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.264    21.988    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124    22.112 r  processor/registers/memory[0][1][2]_i_4_replica/O
                         net (fo=2, routed)           0.641    22.754    processor/registers/memory[0][1][2]_i_4_n_0_repN
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.124    22.878 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    22.878    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.391 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.391    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.508 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=7, routed)           1.338    24.846    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X29Y44         LUT6 (Prop_lut6_I0_O)        0.124    24.970 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=4, routed)           0.482    25.452    io_cont/registers[0][0][4]_i_3_n_0_alias
    SLICE_X30Y44         LUT6 (Prop_lut6_I4_O)        0.124    25.576 r  io_cont/memory[0][0][4]_i_1_comp/O
                         net (fo=100, routed)         1.426    27.003    processor/memory/D[4]
    SLICE_X30Y59         FDRE                                         r  processor/memory/memory_reg[38][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.432    12.884    processor/memory/clk_70Mhz
    SLICE_X30Y59         FDRE                                         r  processor/memory/memory_reg[38][0][4]/C
                         clock pessimism              0.493    13.376    
                         clock uncertainty           -0.258    13.119    
    SLICE_X30Y59         FDRE (Setup_fdre_C_D)       -0.031    13.088    processor/memory/memory_reg[38][0][4]
  -------------------------------------------------------------------
                         required time                         13.088    
                         arrival time                         -27.003    
  -------------------------------------------------------------------
                         slack                                -13.915    

Slack (VIOLATED) :        -13.890ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/memory/memory_reg[78][0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.780ns  (logic 5.534ns (22.332%)  route 19.246ns (77.668%))
  Logic Levels:           27  (CARRY4=5 LUT2=4 LUT5=1 LUT6=13 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -3.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 12.892 - 14.286 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.003    -0.338    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.214 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.779     0.565    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.661 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.563     2.225    processor/registers/proc_clk_BUFG
    SLICE_X25Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y38         FDCE (Prop_fdce_C_Q)         0.456     2.681 r  processor/registers/IP_reg_reg[0]_rep__2/Q
                         net (fo=80, routed)          1.311     3.991    processor/memory/read1_reg[1]_i_100_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I4_O)        0.124     4.115 f  processor/memory/read1_reg[1]_i_163/O
                         net (fo=1, routed)           0.000     4.115    processor/memory/read1_reg[1]_i_163_n_0
    SLICE_X28Y38         MUXF7 (Prop_muxf7_I0_O)      0.241     4.356 f  processor/memory/read1_reg[1]_i_99/O
                         net (fo=1, routed)           0.000     4.356    processor/memory/read1_reg[1]_i_99_n_0
    SLICE_X28Y38         MUXF8 (Prop_muxf8_I0_O)      0.098     4.454 f  processor/memory/read1_reg[1]_i_43/O
                         net (fo=1, routed)           1.007     5.462    processor/memory/read1_reg[1]_i_43_n_0
    SLICE_X25Y36         LUT6 (Prop_lut6_I0_O)        0.319     5.781 f  processor/memory/read1_reg[1]_i_18/O
                         net (fo=2, routed)           0.823     6.604    processor/registers/memory[0][0][6]_i_12_8
    SLICE_X28Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.728 f  processor/registers/read1_reg[1]_i_7/O
                         net (fo=30, routed)          0.844     7.572    processor/registers/mem_instruction[0]_2[1]
    SLICE_X30Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.696 r  processor/registers/memory[0][0][6]_i_12/O
                         net (fo=5, routed)           0.702     8.398    processor/registers/memory[0][0][6]_i_12_n_0
    SLICE_X30Y34         LUT5 (Prop_lut5_I3_O)        0.124     8.522 r  processor/registers/memory[2][0][6]_i_2/O
                         net (fo=572, routed)         1.638    10.160    processor/memory/memory_reg[0][2][0]_i_21_1
    SLICE_X29Y30         LUT6 (Prop_lut6_I4_O)        0.124    10.284 r  processor/memory/memory[0][2][0]_i_45/O
                         net (fo=1, routed)           0.000    10.284    processor/memory/memory[0][2][0]_i_45_n_0
    SLICE_X29Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    10.501 r  processor/memory/memory_reg[0][2][0]_i_35/O
                         net (fo=1, routed)           0.000    10.501    processor/memory/memory_reg[0][2][0]_i_35_n_0
    SLICE_X29Y30         MUXF8 (Prop_muxf8_I1_O)      0.094    10.595 r  processor/memory/memory_reg[0][2][0]_i_22/O
                         net (fo=1, routed)           1.128    11.724    processor/memory/memory_reg[0][2][0]_i_22_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.316    12.040 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           0.895    12.935    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.124    13.059 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=4, routed)           0.780    13.839    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.963 r  processor/id/memory[0][2][0]_i_13/O
                         net (fo=5, routed)           0.843    14.806    processor/id/alu_B[2]_8[0]
    SLICE_X31Y35         LUT2 (Prop_lut2_I0_O)        0.124    14.930 r  processor/id/memory[0][2][0]_i_12/O
                         net (fo=5, routed)           0.915    15.845    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.124    15.969 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.801    16.770    processor/alu/add/adder_B[2]_7[0]
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124    16.894 r  processor/alu/add/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    16.894    processor/id/registers_reg[1][2][6]_1[1]
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.427 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=4, routed)           1.820    19.246    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.370 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=2, routed)           0.584    19.954    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.124    20.078 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.078    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.610 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.610    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.724 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.264    21.988    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124    22.112 r  processor/registers/memory[0][1][2]_i_4_replica/O
                         net (fo=2, routed)           0.641    22.754    processor/registers/memory[0][1][2]_i_4_n_0_repN
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.124    22.878 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    22.878    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.391 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.391    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.508 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=7, routed)           1.699    25.206    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X21Y44         LUT6 (Prop_lut6_I0_O)        0.124    25.330 r  processor/registers/registers[0][0][4]_i_3_replica/O
                         net (fo=2, routed)           0.310    25.640    processor/registers/registers[0][0][4]_i_3_n_0_repN
    SLICE_X21Y43         LUT6 (Prop_lut6_I5_O)        0.124    25.764 r  processor/registers/memory[0][0][2]_i_1_comp/O
                         net (fo=100, routed)         1.240    27.005    processor/memory/D[2]
    SLICE_X18Y38         FDRE                                         r  processor/memory/memory_reg[78][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.440    12.892    processor/memory/clk_70Mhz
    SLICE_X18Y38         FDRE                                         r  processor/memory/memory_reg[78][0][2]/C
                         clock pessimism              0.493    13.385    
                         clock uncertainty           -0.258    13.127    
    SLICE_X18Y38         FDRE (Setup_fdre_C_D)       -0.013    13.114    processor/memory/memory_reg[78][0][2]
  -------------------------------------------------------------------
                         required time                         13.114    
                         arrival time                         -27.005    
  -------------------------------------------------------------------
                         slack                                -13.890    

Slack (VIOLATED) :        -13.878ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/memory/memory_reg[22][0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.714ns  (logic 5.534ns (22.392%)  route 19.180ns (77.608%))
  Logic Levels:           27  (CARRY4=5 LUT2=4 LUT5=1 LUT6=13 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -3.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 12.893 - 14.286 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.003    -0.338    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.214 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.779     0.565    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.661 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.563     2.225    processor/registers/proc_clk_BUFG
    SLICE_X25Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y38         FDCE (Prop_fdce_C_Q)         0.456     2.681 r  processor/registers/IP_reg_reg[0]_rep__2/Q
                         net (fo=80, routed)          1.311     3.991    processor/memory/read1_reg[1]_i_100_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I4_O)        0.124     4.115 f  processor/memory/read1_reg[1]_i_163/O
                         net (fo=1, routed)           0.000     4.115    processor/memory/read1_reg[1]_i_163_n_0
    SLICE_X28Y38         MUXF7 (Prop_muxf7_I0_O)      0.241     4.356 f  processor/memory/read1_reg[1]_i_99/O
                         net (fo=1, routed)           0.000     4.356    processor/memory/read1_reg[1]_i_99_n_0
    SLICE_X28Y38         MUXF8 (Prop_muxf8_I0_O)      0.098     4.454 f  processor/memory/read1_reg[1]_i_43/O
                         net (fo=1, routed)           1.007     5.462    processor/memory/read1_reg[1]_i_43_n_0
    SLICE_X25Y36         LUT6 (Prop_lut6_I0_O)        0.319     5.781 f  processor/memory/read1_reg[1]_i_18/O
                         net (fo=2, routed)           0.823     6.604    processor/registers/memory[0][0][6]_i_12_8
    SLICE_X28Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.728 f  processor/registers/read1_reg[1]_i_7/O
                         net (fo=30, routed)          0.844     7.572    processor/registers/mem_instruction[0]_2[1]
    SLICE_X30Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.696 r  processor/registers/memory[0][0][6]_i_12/O
                         net (fo=5, routed)           0.702     8.398    processor/registers/memory[0][0][6]_i_12_n_0
    SLICE_X30Y34         LUT5 (Prop_lut5_I3_O)        0.124     8.522 r  processor/registers/memory[2][0][6]_i_2/O
                         net (fo=572, routed)         1.638    10.160    processor/memory/memory_reg[0][2][0]_i_21_1
    SLICE_X29Y30         LUT6 (Prop_lut6_I4_O)        0.124    10.284 r  processor/memory/memory[0][2][0]_i_45/O
                         net (fo=1, routed)           0.000    10.284    processor/memory/memory[0][2][0]_i_45_n_0
    SLICE_X29Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    10.501 r  processor/memory/memory_reg[0][2][0]_i_35/O
                         net (fo=1, routed)           0.000    10.501    processor/memory/memory_reg[0][2][0]_i_35_n_0
    SLICE_X29Y30         MUXF8 (Prop_muxf8_I1_O)      0.094    10.595 r  processor/memory/memory_reg[0][2][0]_i_22/O
                         net (fo=1, routed)           1.128    11.724    processor/memory/memory_reg[0][2][0]_i_22_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.316    12.040 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           0.895    12.935    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.124    13.059 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=4, routed)           0.780    13.839    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.963 r  processor/id/memory[0][2][0]_i_13/O
                         net (fo=5, routed)           0.843    14.806    processor/id/alu_B[2]_8[0]
    SLICE_X31Y35         LUT2 (Prop_lut2_I0_O)        0.124    14.930 r  processor/id/memory[0][2][0]_i_12/O
                         net (fo=5, routed)           0.915    15.845    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.124    15.969 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.801    16.770    processor/alu/add/adder_B[2]_7[0]
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124    16.894 r  processor/alu/add/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    16.894    processor/id/registers_reg[1][2][6]_1[1]
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.427 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=4, routed)           1.820    19.246    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.370 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=2, routed)           0.584    19.954    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.124    20.078 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.078    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.610 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.610    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.724 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.264    21.988    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124    22.112 r  processor/registers/memory[0][1][2]_i_4_replica/O
                         net (fo=2, routed)           0.641    22.754    processor/registers/memory[0][1][2]_i_4_n_0_repN
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.124    22.878 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    22.878    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.391 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.391    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.508 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=7, routed)           1.699    25.206    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X21Y44         LUT6 (Prop_lut6_I0_O)        0.124    25.330 r  processor/registers/registers[0][0][4]_i_3_replica/O
                         net (fo=2, routed)           0.310    25.640    processor/registers/registers[0][0][4]_i_3_n_0_repN
    SLICE_X21Y43         LUT6 (Prop_lut6_I5_O)        0.124    25.764 r  processor/registers/memory[0][0][2]_i_1_comp/O
                         net (fo=100, routed)         1.175    26.939    processor/memory/D[2]
    SLICE_X13Y42         FDRE                                         r  processor/memory/memory_reg[22][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.441    12.893    processor/memory/clk_70Mhz
    SLICE_X13Y42         FDRE                                         r  processor/memory/memory_reg[22][0][2]/C
                         clock pessimism              0.493    13.386    
                         clock uncertainty           -0.258    13.128    
    SLICE_X13Y42         FDRE (Setup_fdre_C_D)       -0.067    13.061    processor/memory/memory_reg[22][0][2]
  -------------------------------------------------------------------
                         required time                         13.061    
                         arrival time                         -26.939    
  -------------------------------------------------------------------
                         slack                                -13.878    

Slack (VIOLATED) :        -13.841ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/memory/memory_reg[98][0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.696ns  (logic 5.534ns (22.408%)  route 19.162ns (77.592%))
  Logic Levels:           27  (CARRY4=5 LUT2=4 LUT5=1 LUT6=13 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -3.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 12.892 - 14.286 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.003    -0.338    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.214 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.779     0.565    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.661 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.563     2.225    processor/registers/proc_clk_BUFG
    SLICE_X25Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y38         FDCE (Prop_fdce_C_Q)         0.456     2.681 r  processor/registers/IP_reg_reg[0]_rep__2/Q
                         net (fo=80, routed)          1.311     3.991    processor/memory/read1_reg[1]_i_100_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I4_O)        0.124     4.115 f  processor/memory/read1_reg[1]_i_163/O
                         net (fo=1, routed)           0.000     4.115    processor/memory/read1_reg[1]_i_163_n_0
    SLICE_X28Y38         MUXF7 (Prop_muxf7_I0_O)      0.241     4.356 f  processor/memory/read1_reg[1]_i_99/O
                         net (fo=1, routed)           0.000     4.356    processor/memory/read1_reg[1]_i_99_n_0
    SLICE_X28Y38         MUXF8 (Prop_muxf8_I0_O)      0.098     4.454 f  processor/memory/read1_reg[1]_i_43/O
                         net (fo=1, routed)           1.007     5.462    processor/memory/read1_reg[1]_i_43_n_0
    SLICE_X25Y36         LUT6 (Prop_lut6_I0_O)        0.319     5.781 f  processor/memory/read1_reg[1]_i_18/O
                         net (fo=2, routed)           0.823     6.604    processor/registers/memory[0][0][6]_i_12_8
    SLICE_X28Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.728 f  processor/registers/read1_reg[1]_i_7/O
                         net (fo=30, routed)          0.844     7.572    processor/registers/mem_instruction[0]_2[1]
    SLICE_X30Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.696 r  processor/registers/memory[0][0][6]_i_12/O
                         net (fo=5, routed)           0.702     8.398    processor/registers/memory[0][0][6]_i_12_n_0
    SLICE_X30Y34         LUT5 (Prop_lut5_I3_O)        0.124     8.522 r  processor/registers/memory[2][0][6]_i_2/O
                         net (fo=572, routed)         1.638    10.160    processor/memory/memory_reg[0][2][0]_i_21_1
    SLICE_X29Y30         LUT6 (Prop_lut6_I4_O)        0.124    10.284 r  processor/memory/memory[0][2][0]_i_45/O
                         net (fo=1, routed)           0.000    10.284    processor/memory/memory[0][2][0]_i_45_n_0
    SLICE_X29Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    10.501 r  processor/memory/memory_reg[0][2][0]_i_35/O
                         net (fo=1, routed)           0.000    10.501    processor/memory/memory_reg[0][2][0]_i_35_n_0
    SLICE_X29Y30         MUXF8 (Prop_muxf8_I1_O)      0.094    10.595 r  processor/memory/memory_reg[0][2][0]_i_22/O
                         net (fo=1, routed)           1.128    11.724    processor/memory/memory_reg[0][2][0]_i_22_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.316    12.040 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           0.895    12.935    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.124    13.059 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=4, routed)           0.780    13.839    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.963 r  processor/id/memory[0][2][0]_i_13/O
                         net (fo=5, routed)           0.843    14.806    processor/id/alu_B[2]_8[0]
    SLICE_X31Y35         LUT2 (Prop_lut2_I0_O)        0.124    14.930 r  processor/id/memory[0][2][0]_i_12/O
                         net (fo=5, routed)           0.915    15.845    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.124    15.969 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.801    16.770    processor/alu/add/adder_B[2]_7[0]
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124    16.894 r  processor/alu/add/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    16.894    processor/id/registers_reg[1][2][6]_1[1]
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.427 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=4, routed)           1.820    19.246    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.370 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=2, routed)           0.584    19.954    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.124    20.078 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.078    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.610 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.610    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.724 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.264    21.988    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124    22.112 r  processor/registers/memory[0][1][2]_i_4_replica/O
                         net (fo=2, routed)           0.641    22.754    processor/registers/memory[0][1][2]_i_4_n_0_repN
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.124    22.878 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    22.878    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.391 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.391    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.508 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=7, routed)           1.699    25.206    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X21Y44         LUT6 (Prop_lut6_I0_O)        0.124    25.330 r  processor/registers/registers[0][0][4]_i_3_replica/O
                         net (fo=2, routed)           0.310    25.640    processor/registers/registers[0][0][4]_i_3_n_0_repN
    SLICE_X21Y43         LUT6 (Prop_lut6_I5_O)        0.124    25.764 r  processor/registers/memory[0][0][2]_i_1_comp/O
                         net (fo=100, routed)         1.157    26.921    processor/memory/D[2]
    SLICE_X15Y39         FDRE                                         r  processor/memory/memory_reg[98][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.440    12.892    processor/memory/clk_70Mhz
    SLICE_X15Y39         FDRE                                         r  processor/memory/memory_reg[98][0][2]/C
                         clock pessimism              0.493    13.385    
                         clock uncertainty           -0.258    13.127    
    SLICE_X15Y39         FDRE (Setup_fdre_C_D)       -0.047    13.080    processor/memory/memory_reg[98][0][2]
  -------------------------------------------------------------------
                         required time                         13.080    
                         arrival time                         -26.921    
  -------------------------------------------------------------------
                         slack                                -13.841    

Slack (VIOLATED) :        -13.820ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/memory/memory_reg[35][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.715ns  (logic 5.807ns (23.496%)  route 18.908ns (76.504%))
  Logic Levels:           27  (CARRY4=5 LUT2=4 LUT3=1 LUT5=1 LUT6=12 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -3.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 12.897 - 14.286 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.003    -0.338    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.214 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.779     0.565    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.661 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.563     2.225    processor/registers/proc_clk_BUFG
    SLICE_X25Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y38         FDCE (Prop_fdce_C_Q)         0.456     2.681 r  processor/registers/IP_reg_reg[0]_rep__2/Q
                         net (fo=80, routed)          1.311     3.991    processor/memory/read1_reg[1]_i_100_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I4_O)        0.124     4.115 f  processor/memory/read1_reg[1]_i_163/O
                         net (fo=1, routed)           0.000     4.115    processor/memory/read1_reg[1]_i_163_n_0
    SLICE_X28Y38         MUXF7 (Prop_muxf7_I0_O)      0.241     4.356 f  processor/memory/read1_reg[1]_i_99/O
                         net (fo=1, routed)           0.000     4.356    processor/memory/read1_reg[1]_i_99_n_0
    SLICE_X28Y38         MUXF8 (Prop_muxf8_I0_O)      0.098     4.454 f  processor/memory/read1_reg[1]_i_43/O
                         net (fo=1, routed)           1.007     5.462    processor/memory/read1_reg[1]_i_43_n_0
    SLICE_X25Y36         LUT6 (Prop_lut6_I0_O)        0.319     5.781 f  processor/memory/read1_reg[1]_i_18/O
                         net (fo=2, routed)           0.823     6.604    processor/registers/memory[0][0][6]_i_12_8
    SLICE_X28Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.728 f  processor/registers/read1_reg[1]_i_7/O
                         net (fo=30, routed)          0.844     7.572    processor/registers/mem_instruction[0]_2[1]
    SLICE_X30Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.696 r  processor/registers/memory[0][0][6]_i_12/O
                         net (fo=5, routed)           0.702     8.398    processor/registers/memory[0][0][6]_i_12_n_0
    SLICE_X30Y34         LUT5 (Prop_lut5_I3_O)        0.124     8.522 r  processor/registers/memory[2][0][6]_i_2/O
                         net (fo=572, routed)         1.638    10.160    processor/memory/memory_reg[0][2][0]_i_21_1
    SLICE_X29Y30         LUT6 (Prop_lut6_I4_O)        0.124    10.284 r  processor/memory/memory[0][2][0]_i_45/O
                         net (fo=1, routed)           0.000    10.284    processor/memory/memory[0][2][0]_i_45_n_0
    SLICE_X29Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    10.501 r  processor/memory/memory_reg[0][2][0]_i_35/O
                         net (fo=1, routed)           0.000    10.501    processor/memory/memory_reg[0][2][0]_i_35_n_0
    SLICE_X29Y30         MUXF8 (Prop_muxf8_I1_O)      0.094    10.595 r  processor/memory/memory_reg[0][2][0]_i_22/O
                         net (fo=1, routed)           1.128    11.724    processor/memory/memory_reg[0][2][0]_i_22_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.316    12.040 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           0.895    12.935    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.124    13.059 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=4, routed)           0.780    13.839    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.963 r  processor/id/memory[0][2][0]_i_13/O
                         net (fo=5, routed)           0.843    14.806    processor/id/alu_B[2]_8[0]
    SLICE_X31Y35         LUT2 (Prop_lut2_I0_O)        0.124    14.930 r  processor/id/memory[0][2][0]_i_12/O
                         net (fo=5, routed)           0.915    15.845    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.124    15.969 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.801    16.770    processor/alu/add/adder_B[2]_7[0]
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124    16.894 r  processor/alu/add/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    16.894    processor/id/registers_reg[1][2][6]_1[1]
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.427 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=4, routed)           1.820    19.246    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.370 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=2, routed)           0.584    19.954    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.124    20.078 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.078    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.610 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.610    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.724 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.264    21.988    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124    22.112 r  processor/registers/memory[0][1][2]_i_4_replica/O
                         net (fo=2, routed)           0.641    22.754    processor/registers/memory[0][1][2]_i_4_n_0_repN
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.124    22.878 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    22.878    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.391 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.391    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.610 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=8, routed)           1.081    24.691    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X27Y44         LUT3 (Prop_lut3_I2_O)        0.295    24.986 r  processor/registers/registers[0][0][5]_i_2/O
                         net (fo=2, routed)           0.448    25.434    io_cont/registers[0][0][5]_i_2_n_0_alias
    SLICE_X29Y44         LUT6 (Prop_lut6_I4_O)        0.124    25.558 r  io_cont/memory[0][0][5]_i_1_comp/O
                         net (fo=100, routed)         1.381    26.939    processor/memory/D[5]
    SLICE_X26Y38         FDRE                                         r  processor/memory/memory_reg[35][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.445    12.897    processor/memory/clk_70Mhz
    SLICE_X26Y38         FDRE                                         r  processor/memory/memory_reg[35][0][5]/C
                         clock pessimism              0.493    13.390    
                         clock uncertainty           -0.258    13.132    
    SLICE_X26Y38         FDRE (Setup_fdre_C_D)       -0.013    13.119    processor/memory/memory_reg[35][0][5]
  -------------------------------------------------------------------
                         required time                         13.119    
                         arrival time                         -26.939    
  -------------------------------------------------------------------
                         slack                                -13.820    

Slack (VIOLATED) :        -13.816ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/memory/memory_reg[74][0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.706ns  (logic 5.534ns (22.399%)  route 19.172ns (77.601%))
  Logic Levels:           27  (CARRY4=5 LUT2=4 LUT5=1 LUT6=13 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -3.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 12.892 - 14.286 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.003    -0.338    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.214 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.779     0.565    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.661 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.563     2.225    processor/registers/proc_clk_BUFG
    SLICE_X25Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y38         FDCE (Prop_fdce_C_Q)         0.456     2.681 r  processor/registers/IP_reg_reg[0]_rep__2/Q
                         net (fo=80, routed)          1.311     3.991    processor/memory/read1_reg[1]_i_100_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I4_O)        0.124     4.115 f  processor/memory/read1_reg[1]_i_163/O
                         net (fo=1, routed)           0.000     4.115    processor/memory/read1_reg[1]_i_163_n_0
    SLICE_X28Y38         MUXF7 (Prop_muxf7_I0_O)      0.241     4.356 f  processor/memory/read1_reg[1]_i_99/O
                         net (fo=1, routed)           0.000     4.356    processor/memory/read1_reg[1]_i_99_n_0
    SLICE_X28Y38         MUXF8 (Prop_muxf8_I0_O)      0.098     4.454 f  processor/memory/read1_reg[1]_i_43/O
                         net (fo=1, routed)           1.007     5.462    processor/memory/read1_reg[1]_i_43_n_0
    SLICE_X25Y36         LUT6 (Prop_lut6_I0_O)        0.319     5.781 f  processor/memory/read1_reg[1]_i_18/O
                         net (fo=2, routed)           0.823     6.604    processor/registers/memory[0][0][6]_i_12_8
    SLICE_X28Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.728 f  processor/registers/read1_reg[1]_i_7/O
                         net (fo=30, routed)          0.844     7.572    processor/registers/mem_instruction[0]_2[1]
    SLICE_X30Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.696 r  processor/registers/memory[0][0][6]_i_12/O
                         net (fo=5, routed)           0.702     8.398    processor/registers/memory[0][0][6]_i_12_n_0
    SLICE_X30Y34         LUT5 (Prop_lut5_I3_O)        0.124     8.522 r  processor/registers/memory[2][0][6]_i_2/O
                         net (fo=572, routed)         1.638    10.160    processor/memory/memory_reg[0][2][0]_i_21_1
    SLICE_X29Y30         LUT6 (Prop_lut6_I4_O)        0.124    10.284 r  processor/memory/memory[0][2][0]_i_45/O
                         net (fo=1, routed)           0.000    10.284    processor/memory/memory[0][2][0]_i_45_n_0
    SLICE_X29Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    10.501 r  processor/memory/memory_reg[0][2][0]_i_35/O
                         net (fo=1, routed)           0.000    10.501    processor/memory/memory_reg[0][2][0]_i_35_n_0
    SLICE_X29Y30         MUXF8 (Prop_muxf8_I1_O)      0.094    10.595 r  processor/memory/memory_reg[0][2][0]_i_22/O
                         net (fo=1, routed)           1.128    11.724    processor/memory/memory_reg[0][2][0]_i_22_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.316    12.040 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           0.895    12.935    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.124    13.059 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=4, routed)           0.780    13.839    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.963 r  processor/id/memory[0][2][0]_i_13/O
                         net (fo=5, routed)           0.843    14.806    processor/id/alu_B[2]_8[0]
    SLICE_X31Y35         LUT2 (Prop_lut2_I0_O)        0.124    14.930 r  processor/id/memory[0][2][0]_i_12/O
                         net (fo=5, routed)           0.915    15.845    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.124    15.969 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.801    16.770    processor/alu/add/adder_B[2]_7[0]
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124    16.894 r  processor/alu/add/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    16.894    processor/id/registers_reg[1][2][6]_1[1]
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.427 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=4, routed)           1.820    19.246    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.370 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=2, routed)           0.584    19.954    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.124    20.078 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.078    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.610 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.610    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.724 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.264    21.988    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124    22.112 r  processor/registers/memory[0][1][2]_i_4_replica/O
                         net (fo=2, routed)           0.641    22.754    processor/registers/memory[0][1][2]_i_4_n_0_repN
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.124    22.878 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    22.878    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.391 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.391    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.508 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=7, routed)           1.699    25.206    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X21Y44         LUT6 (Prop_lut6_I0_O)        0.124    25.330 r  processor/registers/registers[0][0][4]_i_3_replica/O
                         net (fo=2, routed)           0.310    25.640    processor/registers/registers[0][0][4]_i_3_n_0_repN
    SLICE_X21Y43         LUT6 (Prop_lut6_I5_O)        0.124    25.764 r  processor/registers/memory[0][0][2]_i_1_comp/O
                         net (fo=100, routed)         1.166    26.931    processor/memory/D[2]
    SLICE_X14Y39         FDRE                                         r  processor/memory/memory_reg[74][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.440    12.892    processor/memory/clk_70Mhz
    SLICE_X14Y39         FDRE                                         r  processor/memory/memory_reg[74][0][2]/C
                         clock pessimism              0.493    13.385    
                         clock uncertainty           -0.258    13.127    
    SLICE_X14Y39         FDRE (Setup_fdre_C_D)       -0.013    13.114    processor/memory/memory_reg[74][0][2]
  -------------------------------------------------------------------
                         required time                         13.114    
                         arrival time                         -26.931    
  -------------------------------------------------------------------
                         slack                                -13.816    

Slack (VIOLATED) :        -13.816ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/memory/memory_reg[81][0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.660ns  (logic 5.534ns (22.441%)  route 19.126ns (77.559%))
  Logic Levels:           27  (CARRY4=5 LUT2=4 LUT5=1 LUT6=13 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -3.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 12.892 - 14.286 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.003    -0.338    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.214 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.779     0.565    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.661 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.563     2.225    processor/registers/proc_clk_BUFG
    SLICE_X25Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y38         FDCE (Prop_fdce_C_Q)         0.456     2.681 r  processor/registers/IP_reg_reg[0]_rep__2/Q
                         net (fo=80, routed)          1.311     3.991    processor/memory/read1_reg[1]_i_100_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I4_O)        0.124     4.115 f  processor/memory/read1_reg[1]_i_163/O
                         net (fo=1, routed)           0.000     4.115    processor/memory/read1_reg[1]_i_163_n_0
    SLICE_X28Y38         MUXF7 (Prop_muxf7_I0_O)      0.241     4.356 f  processor/memory/read1_reg[1]_i_99/O
                         net (fo=1, routed)           0.000     4.356    processor/memory/read1_reg[1]_i_99_n_0
    SLICE_X28Y38         MUXF8 (Prop_muxf8_I0_O)      0.098     4.454 f  processor/memory/read1_reg[1]_i_43/O
                         net (fo=1, routed)           1.007     5.462    processor/memory/read1_reg[1]_i_43_n_0
    SLICE_X25Y36         LUT6 (Prop_lut6_I0_O)        0.319     5.781 f  processor/memory/read1_reg[1]_i_18/O
                         net (fo=2, routed)           0.823     6.604    processor/registers/memory[0][0][6]_i_12_8
    SLICE_X28Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.728 f  processor/registers/read1_reg[1]_i_7/O
                         net (fo=30, routed)          0.844     7.572    processor/registers/mem_instruction[0]_2[1]
    SLICE_X30Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.696 r  processor/registers/memory[0][0][6]_i_12/O
                         net (fo=5, routed)           0.702     8.398    processor/registers/memory[0][0][6]_i_12_n_0
    SLICE_X30Y34         LUT5 (Prop_lut5_I3_O)        0.124     8.522 r  processor/registers/memory[2][0][6]_i_2/O
                         net (fo=572, routed)         1.638    10.160    processor/memory/memory_reg[0][2][0]_i_21_1
    SLICE_X29Y30         LUT6 (Prop_lut6_I4_O)        0.124    10.284 r  processor/memory/memory[0][2][0]_i_45/O
                         net (fo=1, routed)           0.000    10.284    processor/memory/memory[0][2][0]_i_45_n_0
    SLICE_X29Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    10.501 r  processor/memory/memory_reg[0][2][0]_i_35/O
                         net (fo=1, routed)           0.000    10.501    processor/memory/memory_reg[0][2][0]_i_35_n_0
    SLICE_X29Y30         MUXF8 (Prop_muxf8_I1_O)      0.094    10.595 r  processor/memory/memory_reg[0][2][0]_i_22/O
                         net (fo=1, routed)           1.128    11.724    processor/memory/memory_reg[0][2][0]_i_22_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.316    12.040 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           0.895    12.935    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.124    13.059 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=4, routed)           0.780    13.839    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.963 r  processor/id/memory[0][2][0]_i_13/O
                         net (fo=5, routed)           0.843    14.806    processor/id/alu_B[2]_8[0]
    SLICE_X31Y35         LUT2 (Prop_lut2_I0_O)        0.124    14.930 r  processor/id/memory[0][2][0]_i_12/O
                         net (fo=5, routed)           0.915    15.845    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.124    15.969 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.801    16.770    processor/alu/add/adder_B[2]_7[0]
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124    16.894 r  processor/alu/add/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    16.894    processor/id/registers_reg[1][2][6]_1[1]
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.427 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=4, routed)           1.820    19.246    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.370 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=2, routed)           0.584    19.954    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.124    20.078 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.078    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.610 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.610    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.724 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.264    21.988    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124    22.112 r  processor/registers/memory[0][1][2]_i_4_replica/O
                         net (fo=2, routed)           0.641    22.754    processor/registers/memory[0][1][2]_i_4_n_0_repN
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.124    22.878 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    22.878    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.391 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.391    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.508 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=7, routed)           1.699    25.206    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X21Y44         LUT6 (Prop_lut6_I0_O)        0.124    25.330 r  processor/registers/registers[0][0][4]_i_3_replica/O
                         net (fo=2, routed)           0.310    25.640    processor/registers/registers[0][0][4]_i_3_n_0_repN
    SLICE_X21Y43         LUT6 (Prop_lut6_I5_O)        0.124    25.764 r  processor/registers/memory[0][0][2]_i_1_comp/O
                         net (fo=100, routed)         1.121    26.885    processor/memory/D[2]
    SLICE_X19Y38         FDRE                                         r  processor/memory/memory_reg[81][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.440    12.892    processor/memory/clk_70Mhz
    SLICE_X19Y38         FDRE                                         r  processor/memory/memory_reg[81][0][2]/C
                         clock pessimism              0.493    13.385    
                         clock uncertainty           -0.258    13.127    
    SLICE_X19Y38         FDRE (Setup_fdre_C_D)       -0.058    13.069    processor/memory/memory_reg[81][0][2]
  -------------------------------------------------------------------
                         required time                         13.069    
                         arrival time                         -26.885    
  -------------------------------------------------------------------
                         slack                                -13.816    

Slack (VIOLATED) :        -13.810ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/memory/memory_reg[91][0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.657ns  (logic 5.534ns (22.444%)  route 19.123ns (77.556%))
  Logic Levels:           27  (CARRY4=5 LUT2=4 LUT5=1 LUT6=13 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -3.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 12.894 - 14.286 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.003    -0.338    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.214 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.779     0.565    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.661 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.563     2.225    processor/registers/proc_clk_BUFG
    SLICE_X25Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y38         FDCE (Prop_fdce_C_Q)         0.456     2.681 r  processor/registers/IP_reg_reg[0]_rep__2/Q
                         net (fo=80, routed)          1.311     3.991    processor/memory/read1_reg[1]_i_100_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I4_O)        0.124     4.115 f  processor/memory/read1_reg[1]_i_163/O
                         net (fo=1, routed)           0.000     4.115    processor/memory/read1_reg[1]_i_163_n_0
    SLICE_X28Y38         MUXF7 (Prop_muxf7_I0_O)      0.241     4.356 f  processor/memory/read1_reg[1]_i_99/O
                         net (fo=1, routed)           0.000     4.356    processor/memory/read1_reg[1]_i_99_n_0
    SLICE_X28Y38         MUXF8 (Prop_muxf8_I0_O)      0.098     4.454 f  processor/memory/read1_reg[1]_i_43/O
                         net (fo=1, routed)           1.007     5.462    processor/memory/read1_reg[1]_i_43_n_0
    SLICE_X25Y36         LUT6 (Prop_lut6_I0_O)        0.319     5.781 f  processor/memory/read1_reg[1]_i_18/O
                         net (fo=2, routed)           0.823     6.604    processor/registers/memory[0][0][6]_i_12_8
    SLICE_X28Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.728 f  processor/registers/read1_reg[1]_i_7/O
                         net (fo=30, routed)          0.844     7.572    processor/registers/mem_instruction[0]_2[1]
    SLICE_X30Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.696 r  processor/registers/memory[0][0][6]_i_12/O
                         net (fo=5, routed)           0.702     8.398    processor/registers/memory[0][0][6]_i_12_n_0
    SLICE_X30Y34         LUT5 (Prop_lut5_I3_O)        0.124     8.522 r  processor/registers/memory[2][0][6]_i_2/O
                         net (fo=572, routed)         1.638    10.160    processor/memory/memory_reg[0][2][0]_i_21_1
    SLICE_X29Y30         LUT6 (Prop_lut6_I4_O)        0.124    10.284 r  processor/memory/memory[0][2][0]_i_45/O
                         net (fo=1, routed)           0.000    10.284    processor/memory/memory[0][2][0]_i_45_n_0
    SLICE_X29Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    10.501 r  processor/memory/memory_reg[0][2][0]_i_35/O
                         net (fo=1, routed)           0.000    10.501    processor/memory/memory_reg[0][2][0]_i_35_n_0
    SLICE_X29Y30         MUXF8 (Prop_muxf8_I1_O)      0.094    10.595 r  processor/memory/memory_reg[0][2][0]_i_22/O
                         net (fo=1, routed)           1.128    11.724    processor/memory/memory_reg[0][2][0]_i_22_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.316    12.040 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           0.895    12.935    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.124    13.059 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=4, routed)           0.780    13.839    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.963 r  processor/id/memory[0][2][0]_i_13/O
                         net (fo=5, routed)           0.843    14.806    processor/id/alu_B[2]_8[0]
    SLICE_X31Y35         LUT2 (Prop_lut2_I0_O)        0.124    14.930 r  processor/id/memory[0][2][0]_i_12/O
                         net (fo=5, routed)           0.915    15.845    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.124    15.969 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.801    16.770    processor/alu/add/adder_B[2]_7[0]
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124    16.894 r  processor/alu/add/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    16.894    processor/id/registers_reg[1][2][6]_1[1]
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.427 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=4, routed)           1.820    19.246    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.370 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=2, routed)           0.584    19.954    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.124    20.078 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.078    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.610 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.610    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.724 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.264    21.988    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124    22.112 r  processor/registers/memory[0][1][2]_i_4_replica/O
                         net (fo=2, routed)           0.641    22.754    processor/registers/memory[0][1][2]_i_4_n_0_repN
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.124    22.878 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    22.878    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.391 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.391    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.508 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=7, routed)           1.699    25.206    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X21Y44         LUT6 (Prop_lut6_I0_O)        0.124    25.330 r  processor/registers/registers[0][0][4]_i_3_replica/O
                         net (fo=2, routed)           0.310    25.640    processor/registers/registers[0][0][4]_i_3_n_0_repN
    SLICE_X21Y43         LUT6 (Prop_lut6_I5_O)        0.124    25.764 r  processor/registers/memory[0][0][2]_i_1_comp/O
                         net (fo=100, routed)         1.117    26.882    processor/memory/D[2]
    SLICE_X20Y40         FDRE                                         r  processor/memory/memory_reg[91][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.442    12.894    processor/memory/clk_70Mhz
    SLICE_X20Y40         FDRE                                         r  processor/memory/memory_reg[91][0][2]/C
                         clock pessimism              0.493    13.387    
                         clock uncertainty           -0.258    13.129    
    SLICE_X20Y40         FDRE (Setup_fdre_C_D)       -0.058    13.071    processor/memory/memory_reg[91][0][2]
  -------------------------------------------------------------------
                         required time                         13.071    
                         arrival time                         -26.882    
  -------------------------------------------------------------------
                         slack                                -13.810    

Slack (VIOLATED) :        -13.808ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/memory/memory_reg[99][0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.655ns  (logic 5.534ns (22.446%)  route 19.121ns (77.554%))
  Logic Levels:           27  (CARRY4=5 LUT2=4 LUT5=1 LUT6=13 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -3.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 12.894 - 14.286 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.003    -0.338    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.214 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.779     0.565    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.661 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.563     2.225    processor/registers/proc_clk_BUFG
    SLICE_X25Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y38         FDCE (Prop_fdce_C_Q)         0.456     2.681 r  processor/registers/IP_reg_reg[0]_rep__2/Q
                         net (fo=80, routed)          1.311     3.991    processor/memory/read1_reg[1]_i_100_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I4_O)        0.124     4.115 f  processor/memory/read1_reg[1]_i_163/O
                         net (fo=1, routed)           0.000     4.115    processor/memory/read1_reg[1]_i_163_n_0
    SLICE_X28Y38         MUXF7 (Prop_muxf7_I0_O)      0.241     4.356 f  processor/memory/read1_reg[1]_i_99/O
                         net (fo=1, routed)           0.000     4.356    processor/memory/read1_reg[1]_i_99_n_0
    SLICE_X28Y38         MUXF8 (Prop_muxf8_I0_O)      0.098     4.454 f  processor/memory/read1_reg[1]_i_43/O
                         net (fo=1, routed)           1.007     5.462    processor/memory/read1_reg[1]_i_43_n_0
    SLICE_X25Y36         LUT6 (Prop_lut6_I0_O)        0.319     5.781 f  processor/memory/read1_reg[1]_i_18/O
                         net (fo=2, routed)           0.823     6.604    processor/registers/memory[0][0][6]_i_12_8
    SLICE_X28Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.728 f  processor/registers/read1_reg[1]_i_7/O
                         net (fo=30, routed)          0.844     7.572    processor/registers/mem_instruction[0]_2[1]
    SLICE_X30Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.696 r  processor/registers/memory[0][0][6]_i_12/O
                         net (fo=5, routed)           0.702     8.398    processor/registers/memory[0][0][6]_i_12_n_0
    SLICE_X30Y34         LUT5 (Prop_lut5_I3_O)        0.124     8.522 r  processor/registers/memory[2][0][6]_i_2/O
                         net (fo=572, routed)         1.638    10.160    processor/memory/memory_reg[0][2][0]_i_21_1
    SLICE_X29Y30         LUT6 (Prop_lut6_I4_O)        0.124    10.284 r  processor/memory/memory[0][2][0]_i_45/O
                         net (fo=1, routed)           0.000    10.284    processor/memory/memory[0][2][0]_i_45_n_0
    SLICE_X29Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    10.501 r  processor/memory/memory_reg[0][2][0]_i_35/O
                         net (fo=1, routed)           0.000    10.501    processor/memory/memory_reg[0][2][0]_i_35_n_0
    SLICE_X29Y30         MUXF8 (Prop_muxf8_I1_O)      0.094    10.595 r  processor/memory/memory_reg[0][2][0]_i_22/O
                         net (fo=1, routed)           1.128    11.724    processor/memory/memory_reg[0][2][0]_i_22_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.316    12.040 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           0.895    12.935    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.124    13.059 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=4, routed)           0.780    13.839    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.963 r  processor/id/memory[0][2][0]_i_13/O
                         net (fo=5, routed)           0.843    14.806    processor/id/alu_B[2]_8[0]
    SLICE_X31Y35         LUT2 (Prop_lut2_I0_O)        0.124    14.930 r  processor/id/memory[0][2][0]_i_12/O
                         net (fo=5, routed)           0.915    15.845    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.124    15.969 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.801    16.770    processor/alu/add/adder_B[2]_7[0]
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124    16.894 r  processor/alu/add/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    16.894    processor/id/registers_reg[1][2][6]_1[1]
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.427 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=4, routed)           1.820    19.246    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.370 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=2, routed)           0.584    19.954    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.124    20.078 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.078    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.610 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.610    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.724 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.264    21.988    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124    22.112 r  processor/registers/memory[0][1][2]_i_4_replica/O
                         net (fo=2, routed)           0.641    22.754    processor/registers/memory[0][1][2]_i_4_n_0_repN
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.124    22.878 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    22.878    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.391 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.391    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.508 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=7, routed)           1.699    25.206    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X21Y44         LUT6 (Prop_lut6_I0_O)        0.124    25.330 r  processor/registers/registers[0][0][4]_i_3_replica/O
                         net (fo=2, routed)           0.310    25.640    processor/registers/registers[0][0][4]_i_3_n_0_repN
    SLICE_X21Y43         LUT6 (Prop_lut6_I5_O)        0.124    25.764 r  processor/registers/memory[0][0][2]_i_1_comp/O
                         net (fo=100, routed)         1.115    26.880    processor/memory/D[2]
    SLICE_X20Y39         FDRE                                         r  processor/memory/memory_reg[99][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.442    12.894    processor/memory/clk_70Mhz
    SLICE_X20Y39         FDRE                                         r  processor/memory/memory_reg[99][0][2]/C
                         clock pessimism              0.493    13.387    
                         clock uncertainty           -0.258    13.129    
    SLICE_X20Y39         FDRE (Setup_fdre_C_D)       -0.058    13.071    processor/memory/memory_reg[99][0][2]
  -------------------------------------------------------------------
                         required time                         13.071    
                         arrival time                         -26.880    
  -------------------------------------------------------------------
                         slack                                -13.808    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 pl/checksum_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            pl/checksum_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.249ns (60.742%)  route 0.161ns (39.258%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.588    -0.502    pl/clk_70Mhz
    SLICE_X38Y16         FDRE                                         r  pl/checksum_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  pl/checksum_reg[7]/Q
                         net (fo=1, routed)           0.161    -0.200    pl/checksum_reg_n_0_[7]
    SLICE_X38Y16         LUT2 (Prop_lut2_I0_O)        0.045    -0.155 r  pl/checksum[7]_i_5/O
                         net (fo=1, routed)           0.000    -0.155    pl/checksum[7]_i_5_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.092 r  pl/checksum_reg[7]_i_1/O[3]
                         net (fo=2, routed)           0.000    -0.092    pl/checksum[7]
    SLICE_X38Y16         FDRE                                         r  pl/checksum_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.857    -0.736    pl/clk_70Mhz
    SLICE_X38Y16         FDRE                                         r  pl/checksum_reg[7]/C
                         clock pessimism              0.234    -0.502    
                         clock uncertainty            0.258    -0.244    
    SLICE_X38Y16         FDRE (Hold_fdre_C_D)         0.102    -0.142    pl/checksum_reg[7]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 syscall_handler/unknown_syscall_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            ex_handler/tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.789%)  route 0.281ns (60.211%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.588    -0.502    syscall_handler/clk_70Mhz
    SLICE_X35Y15         FDRE                                         r  syscall_handler/unknown_syscall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  syscall_handler/unknown_syscall_reg/Q
                         net (fo=6, routed)           0.281    -0.079    processor/registers/syscall_unknown_sys_number
    SLICE_X36Y17         LUT6 (Prop_lut6_I3_O)        0.045    -0.034 r  processor/registers/tx_data[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.034    ex_handler/D[2]
    SLICE_X36Y17         FDRE                                         r  ex_handler/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.855    -0.738    ex_handler/clk_70Mhz
    SLICE_X36Y17         FDRE                                         r  ex_handler/tx_data_reg[2]/C
                         clock pessimism              0.248    -0.490    
                         clock uncertainty            0.258    -0.232    
    SLICE_X36Y17         FDRE (Hold_fdre_C_D)         0.120    -0.112    ex_handler/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 syscall_handler/address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            syscall_handler/address_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.447%)  route 0.242ns (56.553%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.560    -0.530    syscall_handler/clk_70Mhz
    SLICE_X31Y16         FDRE                                         r  syscall_handler/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  syscall_handler/address_reg[3]/Q
                         net (fo=3, routed)           0.242    -0.147    processor/registers/address_reg[6][3]
    SLICE_X31Y16         LUT5 (Prop_lut5_I3_O)        0.045    -0.102 r  processor/registers/address[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.102    syscall_handler/address_reg[6]_2[3]
    SLICE_X31Y16         FDRE                                         r  syscall_handler/address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.828    -0.765    syscall_handler/clk_70Mhz
    SLICE_X31Y16         FDRE                                         r  syscall_handler/address_reg[3]/C
                         clock pessimism              0.235    -0.530    
                         clock uncertainty            0.258    -0.272    
    SLICE_X31Y16         FDRE (Hold_fdre_C_D)         0.092    -0.180    syscall_handler/address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 syscall_handler/temp_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            syscall_handler/temp_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.410%)  route 0.242ns (56.590%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.589    -0.501    syscall_handler/clk_70Mhz
    SLICE_X38Y13         FDRE                                         r  syscall_handler/temp_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  syscall_handler/temp_reg[0][2]/Q
                         net (fo=3, routed)           0.242    -0.117    processor/id/temp_reg[0][6]_1[2]
    SLICE_X38Y13         LUT6 (Prop_lut6_I5_O)        0.045    -0.072 r  processor/id/temp[0][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.072    syscall_handler/temp_reg[0][6]_2[2]
    SLICE_X38Y13         FDRE                                         r  syscall_handler/temp_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.859    -0.734    syscall_handler/clk_70Mhz
    SLICE_X38Y13         FDRE                                         r  syscall_handler/temp_reg[0][2]/C
                         clock pessimism              0.233    -0.501    
                         clock uncertainty            0.258    -0.243    
    SLICE_X38Y13         FDRE (Hold_fdre_C_D)         0.092    -0.151    syscall_handler/temp_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 pl/checksum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            pl/checksum_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.589    -0.501    pl/clk_70Mhz
    SLICE_X38Y15         FDRE                                         r  pl/checksum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  pl/checksum_reg[0]/Q
                         net (fo=2, routed)           0.184    -0.176    pl/checksum_reg_n_0_[0]
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.045    -0.131 r  pl/checksum[3]_i_9/O
                         net (fo=1, routed)           0.000    -0.131    pl/checksum[3]_i_9_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.061 r  pl/checksum_reg[3]_i_1/O[0]
                         net (fo=2, routed)           0.000    -0.061    pl/checksum[0]
    SLICE_X38Y15         FDRE                                         r  pl/checksum_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.858    -0.735    pl/clk_70Mhz
    SLICE_X38Y15         FDRE                                         r  pl/checksum_reg[0]/C
                         clock pessimism              0.234    -0.501    
                         clock uncertainty            0.258    -0.243    
    SLICE_X38Y15         FDRE (Hold_fdre_C_D)         0.102    -0.141    pl/checksum_reg[0]
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 pl/checksum_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            pl/checksum_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.588    -0.502    pl/clk_70Mhz
    SLICE_X38Y16         FDRE                                         r  pl/checksum_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  pl/checksum_reg[4]/Q
                         net (fo=2, routed)           0.184    -0.177    pl/checksum_reg_n_0_[4]
    SLICE_X38Y16         LUT6 (Prop_lut6_I0_O)        0.045    -0.132 r  pl/checksum[7]_i_8/O
                         net (fo=1, routed)           0.000    -0.132    pl/checksum[7]_i_8_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.062 r  pl/checksum_reg[7]_i_1/O[0]
                         net (fo=2, routed)           0.000    -0.062    pl/checksum[4]
    SLICE_X38Y16         FDRE                                         r  pl/checksum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.857    -0.736    pl/clk_70Mhz
    SLICE_X38Y16         FDRE                                         r  pl/checksum_reg[4]/C
                         clock pessimism              0.234    -0.502    
                         clock uncertainty            0.258    -0.244    
    SLICE_X38Y16         FDRE (Hold_fdre_C_D)         0.102    -0.142    pl/checksum_reg[4]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 pl/temp_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            pl/temp_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.894%)  route 0.248ns (57.106%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.588    -0.502    pl/clk_70Mhz
    SLICE_X37Y15         FDRE                                         r  pl/temp_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  pl/temp_reg[0][6]/Q
                         net (fo=1, routed)           0.248    -0.113    pl/temp_reg_n_0_[0][6]
    SLICE_X37Y15         LUT5 (Prop_lut5_I4_O)        0.045    -0.068 r  pl/temp[0][6]_i_2__0/O
                         net (fo=2, routed)           0.000    -0.068    pl/temp_reg[0]_0[6]
    SLICE_X37Y15         FDRE                                         r  pl/temp_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.857    -0.736    pl/clk_70Mhz
    SLICE_X37Y15         FDRE                                         r  pl/temp_reg[0][6]/C
                         clock pessimism              0.234    -0.502    
                         clock uncertainty            0.258    -0.244    
    SLICE_X37Y15         FDRE (Hold_fdre_C_D)         0.092    -0.152    pl/temp_reg[0][6]
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 io_cont/chip_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            ex_handler/tx_dv_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.186ns (38.940%)  route 0.292ns (61.060%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.586    -0.504    io_cont/clk_70Mhz
    SLICE_X38Y18         FDRE                                         r  io_cont/chip_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.363 f  io_cont/chip_select_reg[0]/Q
                         net (fo=51, routed)          0.292    -0.071    io_cont/chip_select_reg[0]_0[0]
    SLICE_X40Y17         LUT6 (Prop_lut6_I2_O)        0.045    -0.026 r  io_cont/tx_dv_i_1/O
                         net (fo=1, routed)           0.000    -0.026    ex_handler/tx_dv_reg_0
    SLICE_X40Y17         FDRE                                         r  ex_handler/tx_dv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.856    -0.737    ex_handler/clk_70Mhz
    SLICE_X40Y17         FDRE                                         r  ex_handler/tx_dv_reg/C
                         clock pessimism              0.248    -0.489    
                         clock uncertainty            0.258    -0.231    
    SLICE_X40Y17         FDRE (Hold_fdre_C_D)         0.121    -0.110    ex_handler/tx_dv_reg
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                          -0.026    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 io_cont/chip_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            pl/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.186ns (39.719%)  route 0.282ns (60.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.587    -0.503    io_cont/clk_70Mhz
    SLICE_X38Y17         FDRE                                         r  io_cont/chip_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.362 f  io_cont/chip_select_reg[1]/Q
                         net (fo=51, routed)          0.282    -0.079    io_cont/io_cont_chip_select[1]
    SLICE_X37Y16         LUT6 (Prop_lut6_I3_O)        0.045    -0.034 r  io_cont/done_i_1__1/O
                         net (fo=1, routed)           0.000    -0.034    pl/done_reg_2
    SLICE_X37Y16         FDRE                                         r  pl/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.856    -0.737    pl/clk_70Mhz
    SLICE_X37Y16         FDRE                                         r  pl/done_reg/C
                         clock pessimism              0.269    -0.468    
                         clock uncertainty            0.258    -0.210    
    SLICE_X37Y16         FDRE (Hold_fdre_C_D)         0.091    -0.119    pl/done_reg
  -------------------------------------------------------------------
                         required time                          0.119    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 io_cont/chip_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            ex_handler/handled_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_70Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.536%)  route 0.297ns (61.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.586    -0.504    io_cont/clk_70Mhz
    SLICE_X38Y18         FDRE                                         r  io_cont/chip_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.363 f  io_cont/chip_select_reg[0]/Q
                         net (fo=51, routed)          0.297    -0.066    io_cont/chip_select_reg[0]_0[0]
    SLICE_X40Y17         LUT6 (Prop_lut6_I2_O)        0.045    -0.021 r  io_cont/handled_i_1/O
                         net (fo=1, routed)           0.000    -0.021    ex_handler/handled_reg_0
    SLICE_X40Y17         FDRE                                         r  ex_handler/handled_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.856    -0.737    ex_handler/clk_70Mhz
    SLICE_X40Y17         FDRE                                         r  ex_handler/handled_reg/C
                         clock pessimism              0.248    -0.489    
                         clock uncertainty            0.258    -0.231    
    SLICE_X40Y17         FDRE (Hold_fdre_C_D)         0.120    -0.111    ex_handler/handled_reg
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.090    





---------------------------------------------------------------------------------------------------
From Clock:  clk_70Mhz_clk_wiz_0
  To Clock:  clk_70Mhz_clk_wiz_0_1

Setup :         4391  Failing Endpoints,  Worst Slack      -13.920ns,  Total Violation   -31412.823ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.920ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/memory/memory_reg[92][0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.781ns  (logic 5.534ns (22.331%)  route 19.247ns (77.669%))
  Logic Levels:           27  (CARRY4=5 LUT2=4 LUT5=1 LUT6=13 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -3.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 12.891 - 14.285 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.003    -0.338    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.214 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.779     0.565    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.661 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.563     2.225    processor/registers/proc_clk_BUFG
    SLICE_X25Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y38         FDCE (Prop_fdce_C_Q)         0.456     2.681 r  processor/registers/IP_reg_reg[0]_rep__2/Q
                         net (fo=80, routed)          1.311     3.991    processor/memory/read1_reg[1]_i_100_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I4_O)        0.124     4.115 f  processor/memory/read1_reg[1]_i_163/O
                         net (fo=1, routed)           0.000     4.115    processor/memory/read1_reg[1]_i_163_n_0
    SLICE_X28Y38         MUXF7 (Prop_muxf7_I0_O)      0.241     4.356 f  processor/memory/read1_reg[1]_i_99/O
                         net (fo=1, routed)           0.000     4.356    processor/memory/read1_reg[1]_i_99_n_0
    SLICE_X28Y38         MUXF8 (Prop_muxf8_I0_O)      0.098     4.454 f  processor/memory/read1_reg[1]_i_43/O
                         net (fo=1, routed)           1.007     5.462    processor/memory/read1_reg[1]_i_43_n_0
    SLICE_X25Y36         LUT6 (Prop_lut6_I0_O)        0.319     5.781 f  processor/memory/read1_reg[1]_i_18/O
                         net (fo=2, routed)           0.823     6.604    processor/registers/memory[0][0][6]_i_12_8
    SLICE_X28Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.728 f  processor/registers/read1_reg[1]_i_7/O
                         net (fo=30, routed)          0.844     7.572    processor/registers/mem_instruction[0]_2[1]
    SLICE_X30Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.696 r  processor/registers/memory[0][0][6]_i_12/O
                         net (fo=5, routed)           0.702     8.398    processor/registers/memory[0][0][6]_i_12_n_0
    SLICE_X30Y34         LUT5 (Prop_lut5_I3_O)        0.124     8.522 r  processor/registers/memory[2][0][6]_i_2/O
                         net (fo=572, routed)         1.638    10.160    processor/memory/memory_reg[0][2][0]_i_21_1
    SLICE_X29Y30         LUT6 (Prop_lut6_I4_O)        0.124    10.284 r  processor/memory/memory[0][2][0]_i_45/O
                         net (fo=1, routed)           0.000    10.284    processor/memory/memory[0][2][0]_i_45_n_0
    SLICE_X29Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    10.501 r  processor/memory/memory_reg[0][2][0]_i_35/O
                         net (fo=1, routed)           0.000    10.501    processor/memory/memory_reg[0][2][0]_i_35_n_0
    SLICE_X29Y30         MUXF8 (Prop_muxf8_I1_O)      0.094    10.595 r  processor/memory/memory_reg[0][2][0]_i_22/O
                         net (fo=1, routed)           1.128    11.724    processor/memory/memory_reg[0][2][0]_i_22_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.316    12.040 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           0.895    12.935    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.124    13.059 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=4, routed)           0.780    13.839    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.963 r  processor/id/memory[0][2][0]_i_13/O
                         net (fo=5, routed)           0.843    14.806    processor/id/alu_B[2]_8[0]
    SLICE_X31Y35         LUT2 (Prop_lut2_I0_O)        0.124    14.930 r  processor/id/memory[0][2][0]_i_12/O
                         net (fo=5, routed)           0.915    15.845    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.124    15.969 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.801    16.770    processor/alu/add/adder_B[2]_7[0]
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124    16.894 r  processor/alu/add/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    16.894    processor/id/registers_reg[1][2][6]_1[1]
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.427 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=4, routed)           1.820    19.246    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.370 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=2, routed)           0.584    19.954    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.124    20.078 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.078    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.610 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.610    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.724 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.264    21.988    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124    22.112 r  processor/registers/memory[0][1][2]_i_4_replica/O
                         net (fo=2, routed)           0.641    22.754    processor/registers/memory[0][1][2]_i_4_n_0_repN
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.124    22.878 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    22.878    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.391 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.391    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.508 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=7, routed)           1.699    25.206    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X21Y44         LUT6 (Prop_lut6_I0_O)        0.124    25.330 r  processor/registers/registers[0][0][4]_i_3_replica/O
                         net (fo=2, routed)           0.310    25.640    processor/registers/registers[0][0][4]_i_3_n_0_repN
    SLICE_X21Y43         LUT6 (Prop_lut6_I5_O)        0.124    25.764 r  processor/registers/memory[0][0][2]_i_1_comp/O
                         net (fo=100, routed)         1.242    27.006    processor/memory/D[2]
    SLICE_X19Y37         FDRE                                         r  processor/memory/memory_reg[92][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.439    12.891    processor/memory/clk_70Mhz
    SLICE_X19Y37         FDRE                                         r  processor/memory/memory_reg[92][0][2]/C
                         clock pessimism              0.493    13.383    
                         clock uncertainty           -0.258    13.126    
    SLICE_X19Y37         FDRE (Setup_fdre_C_D)       -0.040    13.086    processor/memory/memory_reg[92][0][2]
  -------------------------------------------------------------------
                         required time                         13.086    
                         arrival time                         -27.006    
  -------------------------------------------------------------------
                         slack                                -13.920    

Slack (VIOLATED) :        -13.916ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/memory/memory_reg[38][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.778ns  (logic 5.534ns (22.334%)  route 19.244ns (77.666%))
  Logic Levels:           27  (CARRY4=5 LUT2=4 LUT5=1 LUT6=13 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -3.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 12.883 - 14.285 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.003    -0.338    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.214 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.779     0.565    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.661 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.563     2.225    processor/registers/proc_clk_BUFG
    SLICE_X25Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y38         FDCE (Prop_fdce_C_Q)         0.456     2.681 r  processor/registers/IP_reg_reg[0]_rep__2/Q
                         net (fo=80, routed)          1.311     3.991    processor/memory/read1_reg[1]_i_100_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I4_O)        0.124     4.115 f  processor/memory/read1_reg[1]_i_163/O
                         net (fo=1, routed)           0.000     4.115    processor/memory/read1_reg[1]_i_163_n_0
    SLICE_X28Y38         MUXF7 (Prop_muxf7_I0_O)      0.241     4.356 f  processor/memory/read1_reg[1]_i_99/O
                         net (fo=1, routed)           0.000     4.356    processor/memory/read1_reg[1]_i_99_n_0
    SLICE_X28Y38         MUXF8 (Prop_muxf8_I0_O)      0.098     4.454 f  processor/memory/read1_reg[1]_i_43/O
                         net (fo=1, routed)           1.007     5.462    processor/memory/read1_reg[1]_i_43_n_0
    SLICE_X25Y36         LUT6 (Prop_lut6_I0_O)        0.319     5.781 f  processor/memory/read1_reg[1]_i_18/O
                         net (fo=2, routed)           0.823     6.604    processor/registers/memory[0][0][6]_i_12_8
    SLICE_X28Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.728 f  processor/registers/read1_reg[1]_i_7/O
                         net (fo=30, routed)          0.844     7.572    processor/registers/mem_instruction[0]_2[1]
    SLICE_X30Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.696 r  processor/registers/memory[0][0][6]_i_12/O
                         net (fo=5, routed)           0.702     8.398    processor/registers/memory[0][0][6]_i_12_n_0
    SLICE_X30Y34         LUT5 (Prop_lut5_I3_O)        0.124     8.522 r  processor/registers/memory[2][0][6]_i_2/O
                         net (fo=572, routed)         1.638    10.160    processor/memory/memory_reg[0][2][0]_i_21_1
    SLICE_X29Y30         LUT6 (Prop_lut6_I4_O)        0.124    10.284 r  processor/memory/memory[0][2][0]_i_45/O
                         net (fo=1, routed)           0.000    10.284    processor/memory/memory[0][2][0]_i_45_n_0
    SLICE_X29Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    10.501 r  processor/memory/memory_reg[0][2][0]_i_35/O
                         net (fo=1, routed)           0.000    10.501    processor/memory/memory_reg[0][2][0]_i_35_n_0
    SLICE_X29Y30         MUXF8 (Prop_muxf8_I1_O)      0.094    10.595 r  processor/memory/memory_reg[0][2][0]_i_22/O
                         net (fo=1, routed)           1.128    11.724    processor/memory/memory_reg[0][2][0]_i_22_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.316    12.040 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           0.895    12.935    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.124    13.059 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=4, routed)           0.780    13.839    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.963 r  processor/id/memory[0][2][0]_i_13/O
                         net (fo=5, routed)           0.843    14.806    processor/id/alu_B[2]_8[0]
    SLICE_X31Y35         LUT2 (Prop_lut2_I0_O)        0.124    14.930 r  processor/id/memory[0][2][0]_i_12/O
                         net (fo=5, routed)           0.915    15.845    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.124    15.969 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.801    16.770    processor/alu/add/adder_B[2]_7[0]
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124    16.894 r  processor/alu/add/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    16.894    processor/id/registers_reg[1][2][6]_1[1]
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.427 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=4, routed)           1.820    19.246    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.370 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=2, routed)           0.584    19.954    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.124    20.078 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.078    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.610 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.610    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.724 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.264    21.988    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124    22.112 r  processor/registers/memory[0][1][2]_i_4_replica/O
                         net (fo=2, routed)           0.641    22.754    processor/registers/memory[0][1][2]_i_4_n_0_repN
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.124    22.878 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    22.878    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.391 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.391    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.508 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=7, routed)           1.338    24.846    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X29Y44         LUT6 (Prop_lut6_I0_O)        0.124    24.970 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=4, routed)           0.482    25.452    io_cont/registers[0][0][4]_i_3_n_0_alias
    SLICE_X30Y44         LUT6 (Prop_lut6_I4_O)        0.124    25.576 r  io_cont/memory[0][0][4]_i_1_comp/O
                         net (fo=100, routed)         1.426    27.003    processor/memory/D[4]
    SLICE_X30Y59         FDRE                                         r  processor/memory/memory_reg[38][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.432    12.883    processor/memory/clk_70Mhz
    SLICE_X30Y59         FDRE                                         r  processor/memory/memory_reg[38][0][4]/C
                         clock pessimism              0.493    13.376    
                         clock uncertainty           -0.258    13.118    
    SLICE_X30Y59         FDRE (Setup_fdre_C_D)       -0.031    13.087    processor/memory/memory_reg[38][0][4]
  -------------------------------------------------------------------
                         required time                         13.087    
                         arrival time                         -27.003    
  -------------------------------------------------------------------
                         slack                                -13.916    

Slack (VIOLATED) :        -13.891ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/memory/memory_reg[78][0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.780ns  (logic 5.534ns (22.332%)  route 19.246ns (77.668%))
  Logic Levels:           27  (CARRY4=5 LUT2=4 LUT5=1 LUT6=13 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -3.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 12.892 - 14.285 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.003    -0.338    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.214 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.779     0.565    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.661 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.563     2.225    processor/registers/proc_clk_BUFG
    SLICE_X25Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y38         FDCE (Prop_fdce_C_Q)         0.456     2.681 r  processor/registers/IP_reg_reg[0]_rep__2/Q
                         net (fo=80, routed)          1.311     3.991    processor/memory/read1_reg[1]_i_100_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I4_O)        0.124     4.115 f  processor/memory/read1_reg[1]_i_163/O
                         net (fo=1, routed)           0.000     4.115    processor/memory/read1_reg[1]_i_163_n_0
    SLICE_X28Y38         MUXF7 (Prop_muxf7_I0_O)      0.241     4.356 f  processor/memory/read1_reg[1]_i_99/O
                         net (fo=1, routed)           0.000     4.356    processor/memory/read1_reg[1]_i_99_n_0
    SLICE_X28Y38         MUXF8 (Prop_muxf8_I0_O)      0.098     4.454 f  processor/memory/read1_reg[1]_i_43/O
                         net (fo=1, routed)           1.007     5.462    processor/memory/read1_reg[1]_i_43_n_0
    SLICE_X25Y36         LUT6 (Prop_lut6_I0_O)        0.319     5.781 f  processor/memory/read1_reg[1]_i_18/O
                         net (fo=2, routed)           0.823     6.604    processor/registers/memory[0][0][6]_i_12_8
    SLICE_X28Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.728 f  processor/registers/read1_reg[1]_i_7/O
                         net (fo=30, routed)          0.844     7.572    processor/registers/mem_instruction[0]_2[1]
    SLICE_X30Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.696 r  processor/registers/memory[0][0][6]_i_12/O
                         net (fo=5, routed)           0.702     8.398    processor/registers/memory[0][0][6]_i_12_n_0
    SLICE_X30Y34         LUT5 (Prop_lut5_I3_O)        0.124     8.522 r  processor/registers/memory[2][0][6]_i_2/O
                         net (fo=572, routed)         1.638    10.160    processor/memory/memory_reg[0][2][0]_i_21_1
    SLICE_X29Y30         LUT6 (Prop_lut6_I4_O)        0.124    10.284 r  processor/memory/memory[0][2][0]_i_45/O
                         net (fo=1, routed)           0.000    10.284    processor/memory/memory[0][2][0]_i_45_n_0
    SLICE_X29Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    10.501 r  processor/memory/memory_reg[0][2][0]_i_35/O
                         net (fo=1, routed)           0.000    10.501    processor/memory/memory_reg[0][2][0]_i_35_n_0
    SLICE_X29Y30         MUXF8 (Prop_muxf8_I1_O)      0.094    10.595 r  processor/memory/memory_reg[0][2][0]_i_22/O
                         net (fo=1, routed)           1.128    11.724    processor/memory/memory_reg[0][2][0]_i_22_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.316    12.040 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           0.895    12.935    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.124    13.059 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=4, routed)           0.780    13.839    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.963 r  processor/id/memory[0][2][0]_i_13/O
                         net (fo=5, routed)           0.843    14.806    processor/id/alu_B[2]_8[0]
    SLICE_X31Y35         LUT2 (Prop_lut2_I0_O)        0.124    14.930 r  processor/id/memory[0][2][0]_i_12/O
                         net (fo=5, routed)           0.915    15.845    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.124    15.969 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.801    16.770    processor/alu/add/adder_B[2]_7[0]
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124    16.894 r  processor/alu/add/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    16.894    processor/id/registers_reg[1][2][6]_1[1]
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.427 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=4, routed)           1.820    19.246    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.370 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=2, routed)           0.584    19.954    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.124    20.078 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.078    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.610 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.610    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.724 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.264    21.988    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124    22.112 r  processor/registers/memory[0][1][2]_i_4_replica/O
                         net (fo=2, routed)           0.641    22.754    processor/registers/memory[0][1][2]_i_4_n_0_repN
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.124    22.878 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    22.878    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.391 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.391    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.508 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=7, routed)           1.699    25.206    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X21Y44         LUT6 (Prop_lut6_I0_O)        0.124    25.330 r  processor/registers/registers[0][0][4]_i_3_replica/O
                         net (fo=2, routed)           0.310    25.640    processor/registers/registers[0][0][4]_i_3_n_0_repN
    SLICE_X21Y43         LUT6 (Prop_lut6_I5_O)        0.124    25.764 r  processor/registers/memory[0][0][2]_i_1_comp/O
                         net (fo=100, routed)         1.240    27.005    processor/memory/D[2]
    SLICE_X18Y38         FDRE                                         r  processor/memory/memory_reg[78][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.440    12.892    processor/memory/clk_70Mhz
    SLICE_X18Y38         FDRE                                         r  processor/memory/memory_reg[78][0][2]/C
                         clock pessimism              0.493    13.384    
                         clock uncertainty           -0.258    13.127    
    SLICE_X18Y38         FDRE (Setup_fdre_C_D)       -0.013    13.114    processor/memory/memory_reg[78][0][2]
  -------------------------------------------------------------------
                         required time                         13.114    
                         arrival time                         -27.005    
  -------------------------------------------------------------------
                         slack                                -13.891    

Slack (VIOLATED) :        -13.878ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/memory/memory_reg[22][0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.714ns  (logic 5.534ns (22.392%)  route 19.180ns (77.608%))
  Logic Levels:           27  (CARRY4=5 LUT2=4 LUT5=1 LUT6=13 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -3.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 12.893 - 14.285 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.003    -0.338    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.214 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.779     0.565    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.661 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.563     2.225    processor/registers/proc_clk_BUFG
    SLICE_X25Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y38         FDCE (Prop_fdce_C_Q)         0.456     2.681 r  processor/registers/IP_reg_reg[0]_rep__2/Q
                         net (fo=80, routed)          1.311     3.991    processor/memory/read1_reg[1]_i_100_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I4_O)        0.124     4.115 f  processor/memory/read1_reg[1]_i_163/O
                         net (fo=1, routed)           0.000     4.115    processor/memory/read1_reg[1]_i_163_n_0
    SLICE_X28Y38         MUXF7 (Prop_muxf7_I0_O)      0.241     4.356 f  processor/memory/read1_reg[1]_i_99/O
                         net (fo=1, routed)           0.000     4.356    processor/memory/read1_reg[1]_i_99_n_0
    SLICE_X28Y38         MUXF8 (Prop_muxf8_I0_O)      0.098     4.454 f  processor/memory/read1_reg[1]_i_43/O
                         net (fo=1, routed)           1.007     5.462    processor/memory/read1_reg[1]_i_43_n_0
    SLICE_X25Y36         LUT6 (Prop_lut6_I0_O)        0.319     5.781 f  processor/memory/read1_reg[1]_i_18/O
                         net (fo=2, routed)           0.823     6.604    processor/registers/memory[0][0][6]_i_12_8
    SLICE_X28Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.728 f  processor/registers/read1_reg[1]_i_7/O
                         net (fo=30, routed)          0.844     7.572    processor/registers/mem_instruction[0]_2[1]
    SLICE_X30Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.696 r  processor/registers/memory[0][0][6]_i_12/O
                         net (fo=5, routed)           0.702     8.398    processor/registers/memory[0][0][6]_i_12_n_0
    SLICE_X30Y34         LUT5 (Prop_lut5_I3_O)        0.124     8.522 r  processor/registers/memory[2][0][6]_i_2/O
                         net (fo=572, routed)         1.638    10.160    processor/memory/memory_reg[0][2][0]_i_21_1
    SLICE_X29Y30         LUT6 (Prop_lut6_I4_O)        0.124    10.284 r  processor/memory/memory[0][2][0]_i_45/O
                         net (fo=1, routed)           0.000    10.284    processor/memory/memory[0][2][0]_i_45_n_0
    SLICE_X29Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    10.501 r  processor/memory/memory_reg[0][2][0]_i_35/O
                         net (fo=1, routed)           0.000    10.501    processor/memory/memory_reg[0][2][0]_i_35_n_0
    SLICE_X29Y30         MUXF8 (Prop_muxf8_I1_O)      0.094    10.595 r  processor/memory/memory_reg[0][2][0]_i_22/O
                         net (fo=1, routed)           1.128    11.724    processor/memory/memory_reg[0][2][0]_i_22_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.316    12.040 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           0.895    12.935    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.124    13.059 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=4, routed)           0.780    13.839    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.963 r  processor/id/memory[0][2][0]_i_13/O
                         net (fo=5, routed)           0.843    14.806    processor/id/alu_B[2]_8[0]
    SLICE_X31Y35         LUT2 (Prop_lut2_I0_O)        0.124    14.930 r  processor/id/memory[0][2][0]_i_12/O
                         net (fo=5, routed)           0.915    15.845    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.124    15.969 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.801    16.770    processor/alu/add/adder_B[2]_7[0]
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124    16.894 r  processor/alu/add/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    16.894    processor/id/registers_reg[1][2][6]_1[1]
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.427 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=4, routed)           1.820    19.246    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.370 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=2, routed)           0.584    19.954    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.124    20.078 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.078    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.610 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.610    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.724 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.264    21.988    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124    22.112 r  processor/registers/memory[0][1][2]_i_4_replica/O
                         net (fo=2, routed)           0.641    22.754    processor/registers/memory[0][1][2]_i_4_n_0_repN
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.124    22.878 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    22.878    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.391 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.391    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.508 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=7, routed)           1.699    25.206    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X21Y44         LUT6 (Prop_lut6_I0_O)        0.124    25.330 r  processor/registers/registers[0][0][4]_i_3_replica/O
                         net (fo=2, routed)           0.310    25.640    processor/registers/registers[0][0][4]_i_3_n_0_repN
    SLICE_X21Y43         LUT6 (Prop_lut6_I5_O)        0.124    25.764 r  processor/registers/memory[0][0][2]_i_1_comp/O
                         net (fo=100, routed)         1.175    26.939    processor/memory/D[2]
    SLICE_X13Y42         FDRE                                         r  processor/memory/memory_reg[22][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.441    12.893    processor/memory/clk_70Mhz
    SLICE_X13Y42         FDRE                                         r  processor/memory/memory_reg[22][0][2]/C
                         clock pessimism              0.493    13.385    
                         clock uncertainty           -0.258    13.128    
    SLICE_X13Y42         FDRE (Setup_fdre_C_D)       -0.067    13.061    processor/memory/memory_reg[22][0][2]
  -------------------------------------------------------------------
                         required time                         13.061    
                         arrival time                         -26.939    
  -------------------------------------------------------------------
                         slack                                -13.878    

Slack (VIOLATED) :        -13.841ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/memory/memory_reg[98][0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.696ns  (logic 5.534ns (22.408%)  route 19.162ns (77.592%))
  Logic Levels:           27  (CARRY4=5 LUT2=4 LUT5=1 LUT6=13 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -3.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 12.892 - 14.285 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.003    -0.338    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.214 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.779     0.565    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.661 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.563     2.225    processor/registers/proc_clk_BUFG
    SLICE_X25Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y38         FDCE (Prop_fdce_C_Q)         0.456     2.681 r  processor/registers/IP_reg_reg[0]_rep__2/Q
                         net (fo=80, routed)          1.311     3.991    processor/memory/read1_reg[1]_i_100_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I4_O)        0.124     4.115 f  processor/memory/read1_reg[1]_i_163/O
                         net (fo=1, routed)           0.000     4.115    processor/memory/read1_reg[1]_i_163_n_0
    SLICE_X28Y38         MUXF7 (Prop_muxf7_I0_O)      0.241     4.356 f  processor/memory/read1_reg[1]_i_99/O
                         net (fo=1, routed)           0.000     4.356    processor/memory/read1_reg[1]_i_99_n_0
    SLICE_X28Y38         MUXF8 (Prop_muxf8_I0_O)      0.098     4.454 f  processor/memory/read1_reg[1]_i_43/O
                         net (fo=1, routed)           1.007     5.462    processor/memory/read1_reg[1]_i_43_n_0
    SLICE_X25Y36         LUT6 (Prop_lut6_I0_O)        0.319     5.781 f  processor/memory/read1_reg[1]_i_18/O
                         net (fo=2, routed)           0.823     6.604    processor/registers/memory[0][0][6]_i_12_8
    SLICE_X28Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.728 f  processor/registers/read1_reg[1]_i_7/O
                         net (fo=30, routed)          0.844     7.572    processor/registers/mem_instruction[0]_2[1]
    SLICE_X30Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.696 r  processor/registers/memory[0][0][6]_i_12/O
                         net (fo=5, routed)           0.702     8.398    processor/registers/memory[0][0][6]_i_12_n_0
    SLICE_X30Y34         LUT5 (Prop_lut5_I3_O)        0.124     8.522 r  processor/registers/memory[2][0][6]_i_2/O
                         net (fo=572, routed)         1.638    10.160    processor/memory/memory_reg[0][2][0]_i_21_1
    SLICE_X29Y30         LUT6 (Prop_lut6_I4_O)        0.124    10.284 r  processor/memory/memory[0][2][0]_i_45/O
                         net (fo=1, routed)           0.000    10.284    processor/memory/memory[0][2][0]_i_45_n_0
    SLICE_X29Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    10.501 r  processor/memory/memory_reg[0][2][0]_i_35/O
                         net (fo=1, routed)           0.000    10.501    processor/memory/memory_reg[0][2][0]_i_35_n_0
    SLICE_X29Y30         MUXF8 (Prop_muxf8_I1_O)      0.094    10.595 r  processor/memory/memory_reg[0][2][0]_i_22/O
                         net (fo=1, routed)           1.128    11.724    processor/memory/memory_reg[0][2][0]_i_22_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.316    12.040 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           0.895    12.935    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.124    13.059 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=4, routed)           0.780    13.839    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.963 r  processor/id/memory[0][2][0]_i_13/O
                         net (fo=5, routed)           0.843    14.806    processor/id/alu_B[2]_8[0]
    SLICE_X31Y35         LUT2 (Prop_lut2_I0_O)        0.124    14.930 r  processor/id/memory[0][2][0]_i_12/O
                         net (fo=5, routed)           0.915    15.845    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.124    15.969 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.801    16.770    processor/alu/add/adder_B[2]_7[0]
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124    16.894 r  processor/alu/add/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    16.894    processor/id/registers_reg[1][2][6]_1[1]
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.427 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=4, routed)           1.820    19.246    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.370 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=2, routed)           0.584    19.954    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.124    20.078 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.078    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.610 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.610    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.724 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.264    21.988    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124    22.112 r  processor/registers/memory[0][1][2]_i_4_replica/O
                         net (fo=2, routed)           0.641    22.754    processor/registers/memory[0][1][2]_i_4_n_0_repN
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.124    22.878 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    22.878    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.391 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.391    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.508 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=7, routed)           1.699    25.206    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X21Y44         LUT6 (Prop_lut6_I0_O)        0.124    25.330 r  processor/registers/registers[0][0][4]_i_3_replica/O
                         net (fo=2, routed)           0.310    25.640    processor/registers/registers[0][0][4]_i_3_n_0_repN
    SLICE_X21Y43         LUT6 (Prop_lut6_I5_O)        0.124    25.764 r  processor/registers/memory[0][0][2]_i_1_comp/O
                         net (fo=100, routed)         1.157    26.921    processor/memory/D[2]
    SLICE_X15Y39         FDRE                                         r  processor/memory/memory_reg[98][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.440    12.892    processor/memory/clk_70Mhz
    SLICE_X15Y39         FDRE                                         r  processor/memory/memory_reg[98][0][2]/C
                         clock pessimism              0.493    13.384    
                         clock uncertainty           -0.258    13.127    
    SLICE_X15Y39         FDRE (Setup_fdre_C_D)       -0.047    13.080    processor/memory/memory_reg[98][0][2]
  -------------------------------------------------------------------
                         required time                         13.080    
                         arrival time                         -26.921    
  -------------------------------------------------------------------
                         slack                                -13.841    

Slack (VIOLATED) :        -13.820ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/memory/memory_reg[35][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.715ns  (logic 5.807ns (23.496%)  route 18.908ns (76.504%))
  Logic Levels:           27  (CARRY4=5 LUT2=4 LUT3=1 LUT5=1 LUT6=12 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -3.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 12.897 - 14.285 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.003    -0.338    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.214 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.779     0.565    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.661 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.563     2.225    processor/registers/proc_clk_BUFG
    SLICE_X25Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y38         FDCE (Prop_fdce_C_Q)         0.456     2.681 r  processor/registers/IP_reg_reg[0]_rep__2/Q
                         net (fo=80, routed)          1.311     3.991    processor/memory/read1_reg[1]_i_100_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I4_O)        0.124     4.115 f  processor/memory/read1_reg[1]_i_163/O
                         net (fo=1, routed)           0.000     4.115    processor/memory/read1_reg[1]_i_163_n_0
    SLICE_X28Y38         MUXF7 (Prop_muxf7_I0_O)      0.241     4.356 f  processor/memory/read1_reg[1]_i_99/O
                         net (fo=1, routed)           0.000     4.356    processor/memory/read1_reg[1]_i_99_n_0
    SLICE_X28Y38         MUXF8 (Prop_muxf8_I0_O)      0.098     4.454 f  processor/memory/read1_reg[1]_i_43/O
                         net (fo=1, routed)           1.007     5.462    processor/memory/read1_reg[1]_i_43_n_0
    SLICE_X25Y36         LUT6 (Prop_lut6_I0_O)        0.319     5.781 f  processor/memory/read1_reg[1]_i_18/O
                         net (fo=2, routed)           0.823     6.604    processor/registers/memory[0][0][6]_i_12_8
    SLICE_X28Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.728 f  processor/registers/read1_reg[1]_i_7/O
                         net (fo=30, routed)          0.844     7.572    processor/registers/mem_instruction[0]_2[1]
    SLICE_X30Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.696 r  processor/registers/memory[0][0][6]_i_12/O
                         net (fo=5, routed)           0.702     8.398    processor/registers/memory[0][0][6]_i_12_n_0
    SLICE_X30Y34         LUT5 (Prop_lut5_I3_O)        0.124     8.522 r  processor/registers/memory[2][0][6]_i_2/O
                         net (fo=572, routed)         1.638    10.160    processor/memory/memory_reg[0][2][0]_i_21_1
    SLICE_X29Y30         LUT6 (Prop_lut6_I4_O)        0.124    10.284 r  processor/memory/memory[0][2][0]_i_45/O
                         net (fo=1, routed)           0.000    10.284    processor/memory/memory[0][2][0]_i_45_n_0
    SLICE_X29Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    10.501 r  processor/memory/memory_reg[0][2][0]_i_35/O
                         net (fo=1, routed)           0.000    10.501    processor/memory/memory_reg[0][2][0]_i_35_n_0
    SLICE_X29Y30         MUXF8 (Prop_muxf8_I1_O)      0.094    10.595 r  processor/memory/memory_reg[0][2][0]_i_22/O
                         net (fo=1, routed)           1.128    11.724    processor/memory/memory_reg[0][2][0]_i_22_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.316    12.040 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           0.895    12.935    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.124    13.059 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=4, routed)           0.780    13.839    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.963 r  processor/id/memory[0][2][0]_i_13/O
                         net (fo=5, routed)           0.843    14.806    processor/id/alu_B[2]_8[0]
    SLICE_X31Y35         LUT2 (Prop_lut2_I0_O)        0.124    14.930 r  processor/id/memory[0][2][0]_i_12/O
                         net (fo=5, routed)           0.915    15.845    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.124    15.969 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.801    16.770    processor/alu/add/adder_B[2]_7[0]
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124    16.894 r  processor/alu/add/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    16.894    processor/id/registers_reg[1][2][6]_1[1]
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.427 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=4, routed)           1.820    19.246    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.370 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=2, routed)           0.584    19.954    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.124    20.078 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.078    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.610 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.610    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.724 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.264    21.988    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124    22.112 r  processor/registers/memory[0][1][2]_i_4_replica/O
                         net (fo=2, routed)           0.641    22.754    processor/registers/memory[0][1][2]_i_4_n_0_repN
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.124    22.878 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    22.878    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.391 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.391    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.610 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=8, routed)           1.081    24.691    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X27Y44         LUT3 (Prop_lut3_I2_O)        0.295    24.986 r  processor/registers/registers[0][0][5]_i_2/O
                         net (fo=2, routed)           0.448    25.434    io_cont/registers[0][0][5]_i_2_n_0_alias
    SLICE_X29Y44         LUT6 (Prop_lut6_I4_O)        0.124    25.558 r  io_cont/memory[0][0][5]_i_1_comp/O
                         net (fo=100, routed)         1.381    26.939    processor/memory/D[5]
    SLICE_X26Y38         FDRE                                         r  processor/memory/memory_reg[35][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.445    12.897    processor/memory/clk_70Mhz
    SLICE_X26Y38         FDRE                                         r  processor/memory/memory_reg[35][0][5]/C
                         clock pessimism              0.493    13.389    
                         clock uncertainty           -0.258    13.132    
    SLICE_X26Y38         FDRE (Setup_fdre_C_D)       -0.013    13.119    processor/memory/memory_reg[35][0][5]
  -------------------------------------------------------------------
                         required time                         13.119    
                         arrival time                         -26.939    
  -------------------------------------------------------------------
                         slack                                -13.820    

Slack (VIOLATED) :        -13.817ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/memory/memory_reg[74][0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.706ns  (logic 5.534ns (22.399%)  route 19.172ns (77.601%))
  Logic Levels:           27  (CARRY4=5 LUT2=4 LUT5=1 LUT6=13 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -3.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 12.892 - 14.285 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.003    -0.338    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.214 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.779     0.565    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.661 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.563     2.225    processor/registers/proc_clk_BUFG
    SLICE_X25Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y38         FDCE (Prop_fdce_C_Q)         0.456     2.681 r  processor/registers/IP_reg_reg[0]_rep__2/Q
                         net (fo=80, routed)          1.311     3.991    processor/memory/read1_reg[1]_i_100_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I4_O)        0.124     4.115 f  processor/memory/read1_reg[1]_i_163/O
                         net (fo=1, routed)           0.000     4.115    processor/memory/read1_reg[1]_i_163_n_0
    SLICE_X28Y38         MUXF7 (Prop_muxf7_I0_O)      0.241     4.356 f  processor/memory/read1_reg[1]_i_99/O
                         net (fo=1, routed)           0.000     4.356    processor/memory/read1_reg[1]_i_99_n_0
    SLICE_X28Y38         MUXF8 (Prop_muxf8_I0_O)      0.098     4.454 f  processor/memory/read1_reg[1]_i_43/O
                         net (fo=1, routed)           1.007     5.462    processor/memory/read1_reg[1]_i_43_n_0
    SLICE_X25Y36         LUT6 (Prop_lut6_I0_O)        0.319     5.781 f  processor/memory/read1_reg[1]_i_18/O
                         net (fo=2, routed)           0.823     6.604    processor/registers/memory[0][0][6]_i_12_8
    SLICE_X28Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.728 f  processor/registers/read1_reg[1]_i_7/O
                         net (fo=30, routed)          0.844     7.572    processor/registers/mem_instruction[0]_2[1]
    SLICE_X30Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.696 r  processor/registers/memory[0][0][6]_i_12/O
                         net (fo=5, routed)           0.702     8.398    processor/registers/memory[0][0][6]_i_12_n_0
    SLICE_X30Y34         LUT5 (Prop_lut5_I3_O)        0.124     8.522 r  processor/registers/memory[2][0][6]_i_2/O
                         net (fo=572, routed)         1.638    10.160    processor/memory/memory_reg[0][2][0]_i_21_1
    SLICE_X29Y30         LUT6 (Prop_lut6_I4_O)        0.124    10.284 r  processor/memory/memory[0][2][0]_i_45/O
                         net (fo=1, routed)           0.000    10.284    processor/memory/memory[0][2][0]_i_45_n_0
    SLICE_X29Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    10.501 r  processor/memory/memory_reg[0][2][0]_i_35/O
                         net (fo=1, routed)           0.000    10.501    processor/memory/memory_reg[0][2][0]_i_35_n_0
    SLICE_X29Y30         MUXF8 (Prop_muxf8_I1_O)      0.094    10.595 r  processor/memory/memory_reg[0][2][0]_i_22/O
                         net (fo=1, routed)           1.128    11.724    processor/memory/memory_reg[0][2][0]_i_22_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.316    12.040 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           0.895    12.935    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.124    13.059 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=4, routed)           0.780    13.839    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.963 r  processor/id/memory[0][2][0]_i_13/O
                         net (fo=5, routed)           0.843    14.806    processor/id/alu_B[2]_8[0]
    SLICE_X31Y35         LUT2 (Prop_lut2_I0_O)        0.124    14.930 r  processor/id/memory[0][2][0]_i_12/O
                         net (fo=5, routed)           0.915    15.845    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.124    15.969 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.801    16.770    processor/alu/add/adder_B[2]_7[0]
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124    16.894 r  processor/alu/add/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    16.894    processor/id/registers_reg[1][2][6]_1[1]
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.427 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=4, routed)           1.820    19.246    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.370 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=2, routed)           0.584    19.954    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.124    20.078 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.078    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.610 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.610    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.724 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.264    21.988    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124    22.112 r  processor/registers/memory[0][1][2]_i_4_replica/O
                         net (fo=2, routed)           0.641    22.754    processor/registers/memory[0][1][2]_i_4_n_0_repN
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.124    22.878 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    22.878    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.391 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.391    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.508 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=7, routed)           1.699    25.206    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X21Y44         LUT6 (Prop_lut6_I0_O)        0.124    25.330 r  processor/registers/registers[0][0][4]_i_3_replica/O
                         net (fo=2, routed)           0.310    25.640    processor/registers/registers[0][0][4]_i_3_n_0_repN
    SLICE_X21Y43         LUT6 (Prop_lut6_I5_O)        0.124    25.764 r  processor/registers/memory[0][0][2]_i_1_comp/O
                         net (fo=100, routed)         1.166    26.931    processor/memory/D[2]
    SLICE_X14Y39         FDRE                                         r  processor/memory/memory_reg[74][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.440    12.892    processor/memory/clk_70Mhz
    SLICE_X14Y39         FDRE                                         r  processor/memory/memory_reg[74][0][2]/C
                         clock pessimism              0.493    13.384    
                         clock uncertainty           -0.258    13.127    
    SLICE_X14Y39         FDRE (Setup_fdre_C_D)       -0.013    13.114    processor/memory/memory_reg[74][0][2]
  -------------------------------------------------------------------
                         required time                         13.114    
                         arrival time                         -26.931    
  -------------------------------------------------------------------
                         slack                                -13.817    

Slack (VIOLATED) :        -13.816ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/memory/memory_reg[81][0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.660ns  (logic 5.534ns (22.441%)  route 19.126ns (77.559%))
  Logic Levels:           27  (CARRY4=5 LUT2=4 LUT5=1 LUT6=13 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -3.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 12.892 - 14.285 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.003    -0.338    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.214 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.779     0.565    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.661 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.563     2.225    processor/registers/proc_clk_BUFG
    SLICE_X25Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y38         FDCE (Prop_fdce_C_Q)         0.456     2.681 r  processor/registers/IP_reg_reg[0]_rep__2/Q
                         net (fo=80, routed)          1.311     3.991    processor/memory/read1_reg[1]_i_100_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I4_O)        0.124     4.115 f  processor/memory/read1_reg[1]_i_163/O
                         net (fo=1, routed)           0.000     4.115    processor/memory/read1_reg[1]_i_163_n_0
    SLICE_X28Y38         MUXF7 (Prop_muxf7_I0_O)      0.241     4.356 f  processor/memory/read1_reg[1]_i_99/O
                         net (fo=1, routed)           0.000     4.356    processor/memory/read1_reg[1]_i_99_n_0
    SLICE_X28Y38         MUXF8 (Prop_muxf8_I0_O)      0.098     4.454 f  processor/memory/read1_reg[1]_i_43/O
                         net (fo=1, routed)           1.007     5.462    processor/memory/read1_reg[1]_i_43_n_0
    SLICE_X25Y36         LUT6 (Prop_lut6_I0_O)        0.319     5.781 f  processor/memory/read1_reg[1]_i_18/O
                         net (fo=2, routed)           0.823     6.604    processor/registers/memory[0][0][6]_i_12_8
    SLICE_X28Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.728 f  processor/registers/read1_reg[1]_i_7/O
                         net (fo=30, routed)          0.844     7.572    processor/registers/mem_instruction[0]_2[1]
    SLICE_X30Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.696 r  processor/registers/memory[0][0][6]_i_12/O
                         net (fo=5, routed)           0.702     8.398    processor/registers/memory[0][0][6]_i_12_n_0
    SLICE_X30Y34         LUT5 (Prop_lut5_I3_O)        0.124     8.522 r  processor/registers/memory[2][0][6]_i_2/O
                         net (fo=572, routed)         1.638    10.160    processor/memory/memory_reg[0][2][0]_i_21_1
    SLICE_X29Y30         LUT6 (Prop_lut6_I4_O)        0.124    10.284 r  processor/memory/memory[0][2][0]_i_45/O
                         net (fo=1, routed)           0.000    10.284    processor/memory/memory[0][2][0]_i_45_n_0
    SLICE_X29Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    10.501 r  processor/memory/memory_reg[0][2][0]_i_35/O
                         net (fo=1, routed)           0.000    10.501    processor/memory/memory_reg[0][2][0]_i_35_n_0
    SLICE_X29Y30         MUXF8 (Prop_muxf8_I1_O)      0.094    10.595 r  processor/memory/memory_reg[0][2][0]_i_22/O
                         net (fo=1, routed)           1.128    11.724    processor/memory/memory_reg[0][2][0]_i_22_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.316    12.040 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           0.895    12.935    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.124    13.059 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=4, routed)           0.780    13.839    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.963 r  processor/id/memory[0][2][0]_i_13/O
                         net (fo=5, routed)           0.843    14.806    processor/id/alu_B[2]_8[0]
    SLICE_X31Y35         LUT2 (Prop_lut2_I0_O)        0.124    14.930 r  processor/id/memory[0][2][0]_i_12/O
                         net (fo=5, routed)           0.915    15.845    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.124    15.969 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.801    16.770    processor/alu/add/adder_B[2]_7[0]
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124    16.894 r  processor/alu/add/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    16.894    processor/id/registers_reg[1][2][6]_1[1]
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.427 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=4, routed)           1.820    19.246    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.370 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=2, routed)           0.584    19.954    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.124    20.078 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.078    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.610 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.610    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.724 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.264    21.988    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124    22.112 r  processor/registers/memory[0][1][2]_i_4_replica/O
                         net (fo=2, routed)           0.641    22.754    processor/registers/memory[0][1][2]_i_4_n_0_repN
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.124    22.878 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    22.878    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.391 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.391    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.508 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=7, routed)           1.699    25.206    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X21Y44         LUT6 (Prop_lut6_I0_O)        0.124    25.330 r  processor/registers/registers[0][0][4]_i_3_replica/O
                         net (fo=2, routed)           0.310    25.640    processor/registers/registers[0][0][4]_i_3_n_0_repN
    SLICE_X21Y43         LUT6 (Prop_lut6_I5_O)        0.124    25.764 r  processor/registers/memory[0][0][2]_i_1_comp/O
                         net (fo=100, routed)         1.121    26.885    processor/memory/D[2]
    SLICE_X19Y38         FDRE                                         r  processor/memory/memory_reg[81][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.440    12.892    processor/memory/clk_70Mhz
    SLICE_X19Y38         FDRE                                         r  processor/memory/memory_reg[81][0][2]/C
                         clock pessimism              0.493    13.384    
                         clock uncertainty           -0.258    13.127    
    SLICE_X19Y38         FDRE (Setup_fdre_C_D)       -0.058    13.069    processor/memory/memory_reg[81][0][2]
  -------------------------------------------------------------------
                         required time                         13.069    
                         arrival time                         -26.885    
  -------------------------------------------------------------------
                         slack                                -13.816    

Slack (VIOLATED) :        -13.811ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/memory/memory_reg[91][0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.657ns  (logic 5.534ns (22.444%)  route 19.123ns (77.556%))
  Logic Levels:           27  (CARRY4=5 LUT2=4 LUT5=1 LUT6=13 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -3.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 12.894 - 14.285 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.003    -0.338    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.214 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.779     0.565    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.661 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.563     2.225    processor/registers/proc_clk_BUFG
    SLICE_X25Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y38         FDCE (Prop_fdce_C_Q)         0.456     2.681 r  processor/registers/IP_reg_reg[0]_rep__2/Q
                         net (fo=80, routed)          1.311     3.991    processor/memory/read1_reg[1]_i_100_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I4_O)        0.124     4.115 f  processor/memory/read1_reg[1]_i_163/O
                         net (fo=1, routed)           0.000     4.115    processor/memory/read1_reg[1]_i_163_n_0
    SLICE_X28Y38         MUXF7 (Prop_muxf7_I0_O)      0.241     4.356 f  processor/memory/read1_reg[1]_i_99/O
                         net (fo=1, routed)           0.000     4.356    processor/memory/read1_reg[1]_i_99_n_0
    SLICE_X28Y38         MUXF8 (Prop_muxf8_I0_O)      0.098     4.454 f  processor/memory/read1_reg[1]_i_43/O
                         net (fo=1, routed)           1.007     5.462    processor/memory/read1_reg[1]_i_43_n_0
    SLICE_X25Y36         LUT6 (Prop_lut6_I0_O)        0.319     5.781 f  processor/memory/read1_reg[1]_i_18/O
                         net (fo=2, routed)           0.823     6.604    processor/registers/memory[0][0][6]_i_12_8
    SLICE_X28Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.728 f  processor/registers/read1_reg[1]_i_7/O
                         net (fo=30, routed)          0.844     7.572    processor/registers/mem_instruction[0]_2[1]
    SLICE_X30Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.696 r  processor/registers/memory[0][0][6]_i_12/O
                         net (fo=5, routed)           0.702     8.398    processor/registers/memory[0][0][6]_i_12_n_0
    SLICE_X30Y34         LUT5 (Prop_lut5_I3_O)        0.124     8.522 r  processor/registers/memory[2][0][6]_i_2/O
                         net (fo=572, routed)         1.638    10.160    processor/memory/memory_reg[0][2][0]_i_21_1
    SLICE_X29Y30         LUT6 (Prop_lut6_I4_O)        0.124    10.284 r  processor/memory/memory[0][2][0]_i_45/O
                         net (fo=1, routed)           0.000    10.284    processor/memory/memory[0][2][0]_i_45_n_0
    SLICE_X29Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    10.501 r  processor/memory/memory_reg[0][2][0]_i_35/O
                         net (fo=1, routed)           0.000    10.501    processor/memory/memory_reg[0][2][0]_i_35_n_0
    SLICE_X29Y30         MUXF8 (Prop_muxf8_I1_O)      0.094    10.595 r  processor/memory/memory_reg[0][2][0]_i_22/O
                         net (fo=1, routed)           1.128    11.724    processor/memory/memory_reg[0][2][0]_i_22_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.316    12.040 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           0.895    12.935    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.124    13.059 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=4, routed)           0.780    13.839    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.963 r  processor/id/memory[0][2][0]_i_13/O
                         net (fo=5, routed)           0.843    14.806    processor/id/alu_B[2]_8[0]
    SLICE_X31Y35         LUT2 (Prop_lut2_I0_O)        0.124    14.930 r  processor/id/memory[0][2][0]_i_12/O
                         net (fo=5, routed)           0.915    15.845    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.124    15.969 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.801    16.770    processor/alu/add/adder_B[2]_7[0]
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124    16.894 r  processor/alu/add/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    16.894    processor/id/registers_reg[1][2][6]_1[1]
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.427 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=4, routed)           1.820    19.246    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.370 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=2, routed)           0.584    19.954    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.124    20.078 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.078    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.610 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.610    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.724 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.264    21.988    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124    22.112 r  processor/registers/memory[0][1][2]_i_4_replica/O
                         net (fo=2, routed)           0.641    22.754    processor/registers/memory[0][1][2]_i_4_n_0_repN
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.124    22.878 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    22.878    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.391 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.391    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.508 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=7, routed)           1.699    25.206    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X21Y44         LUT6 (Prop_lut6_I0_O)        0.124    25.330 r  processor/registers/registers[0][0][4]_i_3_replica/O
                         net (fo=2, routed)           0.310    25.640    processor/registers/registers[0][0][4]_i_3_n_0_repN
    SLICE_X21Y43         LUT6 (Prop_lut6_I5_O)        0.124    25.764 r  processor/registers/memory[0][0][2]_i_1_comp/O
                         net (fo=100, routed)         1.117    26.882    processor/memory/D[2]
    SLICE_X20Y40         FDRE                                         r  processor/memory/memory_reg[91][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.442    12.894    processor/memory/clk_70Mhz
    SLICE_X20Y40         FDRE                                         r  processor/memory/memory_reg[91][0][2]/C
                         clock pessimism              0.493    13.386    
                         clock uncertainty           -0.258    13.129    
    SLICE_X20Y40         FDRE (Setup_fdre_C_D)       -0.058    13.071    processor/memory/memory_reg[91][0][2]
  -------------------------------------------------------------------
                         required time                         13.071    
                         arrival time                         -26.882    
  -------------------------------------------------------------------
                         slack                                -13.811    

Slack (VIOLATED) :        -13.809ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/memory/memory_reg[99][0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.655ns  (logic 5.534ns (22.446%)  route 19.121ns (77.554%))
  Logic Levels:           27  (CARRY4=5 LUT2=4 LUT5=1 LUT6=13 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -3.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 12.894 - 14.285 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.003    -0.338    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.214 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.779     0.565    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.661 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.563     2.225    processor/registers/proc_clk_BUFG
    SLICE_X25Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y38         FDCE (Prop_fdce_C_Q)         0.456     2.681 r  processor/registers/IP_reg_reg[0]_rep__2/Q
                         net (fo=80, routed)          1.311     3.991    processor/memory/read1_reg[1]_i_100_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I4_O)        0.124     4.115 f  processor/memory/read1_reg[1]_i_163/O
                         net (fo=1, routed)           0.000     4.115    processor/memory/read1_reg[1]_i_163_n_0
    SLICE_X28Y38         MUXF7 (Prop_muxf7_I0_O)      0.241     4.356 f  processor/memory/read1_reg[1]_i_99/O
                         net (fo=1, routed)           0.000     4.356    processor/memory/read1_reg[1]_i_99_n_0
    SLICE_X28Y38         MUXF8 (Prop_muxf8_I0_O)      0.098     4.454 f  processor/memory/read1_reg[1]_i_43/O
                         net (fo=1, routed)           1.007     5.462    processor/memory/read1_reg[1]_i_43_n_0
    SLICE_X25Y36         LUT6 (Prop_lut6_I0_O)        0.319     5.781 f  processor/memory/read1_reg[1]_i_18/O
                         net (fo=2, routed)           0.823     6.604    processor/registers/memory[0][0][6]_i_12_8
    SLICE_X28Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.728 f  processor/registers/read1_reg[1]_i_7/O
                         net (fo=30, routed)          0.844     7.572    processor/registers/mem_instruction[0]_2[1]
    SLICE_X30Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.696 r  processor/registers/memory[0][0][6]_i_12/O
                         net (fo=5, routed)           0.702     8.398    processor/registers/memory[0][0][6]_i_12_n_0
    SLICE_X30Y34         LUT5 (Prop_lut5_I3_O)        0.124     8.522 r  processor/registers/memory[2][0][6]_i_2/O
                         net (fo=572, routed)         1.638    10.160    processor/memory/memory_reg[0][2][0]_i_21_1
    SLICE_X29Y30         LUT6 (Prop_lut6_I4_O)        0.124    10.284 r  processor/memory/memory[0][2][0]_i_45/O
                         net (fo=1, routed)           0.000    10.284    processor/memory/memory[0][2][0]_i_45_n_0
    SLICE_X29Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    10.501 r  processor/memory/memory_reg[0][2][0]_i_35/O
                         net (fo=1, routed)           0.000    10.501    processor/memory/memory_reg[0][2][0]_i_35_n_0
    SLICE_X29Y30         MUXF8 (Prop_muxf8_I1_O)      0.094    10.595 r  processor/memory/memory_reg[0][2][0]_i_22/O
                         net (fo=1, routed)           1.128    11.724    processor/memory/memory_reg[0][2][0]_i_22_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.316    12.040 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           0.895    12.935    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.124    13.059 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=4, routed)           0.780    13.839    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.963 r  processor/id/memory[0][2][0]_i_13/O
                         net (fo=5, routed)           0.843    14.806    processor/id/alu_B[2]_8[0]
    SLICE_X31Y35         LUT2 (Prop_lut2_I0_O)        0.124    14.930 r  processor/id/memory[0][2][0]_i_12/O
                         net (fo=5, routed)           0.915    15.845    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.124    15.969 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.801    16.770    processor/alu/add/adder_B[2]_7[0]
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124    16.894 r  processor/alu/add/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    16.894    processor/id/registers_reg[1][2][6]_1[1]
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.427 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=4, routed)           1.820    19.246    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124    19.370 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=2, routed)           0.584    19.954    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.124    20.078 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.078    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.610 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.610    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.724 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.264    21.988    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124    22.112 r  processor/registers/memory[0][1][2]_i_4_replica/O
                         net (fo=2, routed)           0.641    22.754    processor/registers/memory[0][1][2]_i_4_n_0_repN
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.124    22.878 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    22.878    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.391 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.391    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.508 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=7, routed)           1.699    25.206    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X21Y44         LUT6 (Prop_lut6_I0_O)        0.124    25.330 r  processor/registers/registers[0][0][4]_i_3_replica/O
                         net (fo=2, routed)           0.310    25.640    processor/registers/registers[0][0][4]_i_3_n_0_repN
    SLICE_X21Y43         LUT6 (Prop_lut6_I5_O)        0.124    25.764 r  processor/registers/memory[0][0][2]_i_1_comp/O
                         net (fo=100, routed)         1.115    26.880    processor/memory/D[2]
    SLICE_X20Y39         FDRE                                         r  processor/memory/memory_reg[99][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.442    12.894    processor/memory/clk_70Mhz
    SLICE_X20Y39         FDRE                                         r  processor/memory/memory_reg[99][0][2]/C
                         clock pessimism              0.493    13.386    
                         clock uncertainty           -0.258    13.129    
    SLICE_X20Y39         FDRE (Setup_fdre_C_D)       -0.058    13.071    processor/memory/memory_reg[99][0][2]
  -------------------------------------------------------------------
                         required time                         13.071    
                         arrival time                         -26.880    
  -------------------------------------------------------------------
                         slack                                -13.809    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 pl/checksum_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pl/checksum_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.249ns (60.742%)  route 0.161ns (39.258%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.588    -0.502    pl/clk_70Mhz
    SLICE_X38Y16         FDRE                                         r  pl/checksum_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  pl/checksum_reg[7]/Q
                         net (fo=1, routed)           0.161    -0.200    pl/checksum_reg_n_0_[7]
    SLICE_X38Y16         LUT2 (Prop_lut2_I0_O)        0.045    -0.155 r  pl/checksum[7]_i_5/O
                         net (fo=1, routed)           0.000    -0.155    pl/checksum[7]_i_5_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.092 r  pl/checksum_reg[7]_i_1/O[3]
                         net (fo=2, routed)           0.000    -0.092    pl/checksum[7]
    SLICE_X38Y16         FDRE                                         r  pl/checksum_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.857    -0.736    pl/clk_70Mhz
    SLICE_X38Y16         FDRE                                         r  pl/checksum_reg[7]/C
                         clock pessimism              0.234    -0.502    
                         clock uncertainty            0.258    -0.244    
    SLICE_X38Y16         FDRE (Hold_fdre_C_D)         0.102    -0.142    pl/checksum_reg[7]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 syscall_handler/unknown_syscall_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            ex_handler/tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.789%)  route 0.281ns (60.211%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.588    -0.502    syscall_handler/clk_70Mhz
    SLICE_X35Y15         FDRE                                         r  syscall_handler/unknown_syscall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  syscall_handler/unknown_syscall_reg/Q
                         net (fo=6, routed)           0.281    -0.079    processor/registers/syscall_unknown_sys_number
    SLICE_X36Y17         LUT6 (Prop_lut6_I3_O)        0.045    -0.034 r  processor/registers/tx_data[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.034    ex_handler/D[2]
    SLICE_X36Y17         FDRE                                         r  ex_handler/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.855    -0.738    ex_handler/clk_70Mhz
    SLICE_X36Y17         FDRE                                         r  ex_handler/tx_data_reg[2]/C
                         clock pessimism              0.248    -0.490    
                         clock uncertainty            0.258    -0.232    
    SLICE_X36Y17         FDRE (Hold_fdre_C_D)         0.120    -0.112    ex_handler/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 syscall_handler/address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            syscall_handler/address_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.447%)  route 0.242ns (56.553%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.560    -0.530    syscall_handler/clk_70Mhz
    SLICE_X31Y16         FDRE                                         r  syscall_handler/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  syscall_handler/address_reg[3]/Q
                         net (fo=3, routed)           0.242    -0.147    processor/registers/address_reg[6][3]
    SLICE_X31Y16         LUT5 (Prop_lut5_I3_O)        0.045    -0.102 r  processor/registers/address[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.102    syscall_handler/address_reg[6]_2[3]
    SLICE_X31Y16         FDRE                                         r  syscall_handler/address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.828    -0.765    syscall_handler/clk_70Mhz
    SLICE_X31Y16         FDRE                                         r  syscall_handler/address_reg[3]/C
                         clock pessimism              0.235    -0.530    
                         clock uncertainty            0.258    -0.272    
    SLICE_X31Y16         FDRE (Hold_fdre_C_D)         0.092    -0.180    syscall_handler/address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 syscall_handler/temp_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            syscall_handler/temp_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.410%)  route 0.242ns (56.590%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.589    -0.501    syscall_handler/clk_70Mhz
    SLICE_X38Y13         FDRE                                         r  syscall_handler/temp_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  syscall_handler/temp_reg[0][2]/Q
                         net (fo=3, routed)           0.242    -0.117    processor/id/temp_reg[0][6]_1[2]
    SLICE_X38Y13         LUT6 (Prop_lut6_I5_O)        0.045    -0.072 r  processor/id/temp[0][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.072    syscall_handler/temp_reg[0][6]_2[2]
    SLICE_X38Y13         FDRE                                         r  syscall_handler/temp_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.859    -0.734    syscall_handler/clk_70Mhz
    SLICE_X38Y13         FDRE                                         r  syscall_handler/temp_reg[0][2]/C
                         clock pessimism              0.233    -0.501    
                         clock uncertainty            0.258    -0.243    
    SLICE_X38Y13         FDRE (Hold_fdre_C_D)         0.092    -0.151    syscall_handler/temp_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 pl/checksum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pl/checksum_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.589    -0.501    pl/clk_70Mhz
    SLICE_X38Y15         FDRE                                         r  pl/checksum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  pl/checksum_reg[0]/Q
                         net (fo=2, routed)           0.184    -0.176    pl/checksum_reg_n_0_[0]
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.045    -0.131 r  pl/checksum[3]_i_9/O
                         net (fo=1, routed)           0.000    -0.131    pl/checksum[3]_i_9_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.061 r  pl/checksum_reg[3]_i_1/O[0]
                         net (fo=2, routed)           0.000    -0.061    pl/checksum[0]
    SLICE_X38Y15         FDRE                                         r  pl/checksum_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.858    -0.735    pl/clk_70Mhz
    SLICE_X38Y15         FDRE                                         r  pl/checksum_reg[0]/C
                         clock pessimism              0.234    -0.501    
                         clock uncertainty            0.258    -0.243    
    SLICE_X38Y15         FDRE (Hold_fdre_C_D)         0.102    -0.141    pl/checksum_reg[0]
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 pl/checksum_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pl/checksum_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.588    -0.502    pl/clk_70Mhz
    SLICE_X38Y16         FDRE                                         r  pl/checksum_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  pl/checksum_reg[4]/Q
                         net (fo=2, routed)           0.184    -0.177    pl/checksum_reg_n_0_[4]
    SLICE_X38Y16         LUT6 (Prop_lut6_I0_O)        0.045    -0.132 r  pl/checksum[7]_i_8/O
                         net (fo=1, routed)           0.000    -0.132    pl/checksum[7]_i_8_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.062 r  pl/checksum_reg[7]_i_1/O[0]
                         net (fo=2, routed)           0.000    -0.062    pl/checksum[4]
    SLICE_X38Y16         FDRE                                         r  pl/checksum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.857    -0.736    pl/clk_70Mhz
    SLICE_X38Y16         FDRE                                         r  pl/checksum_reg[4]/C
                         clock pessimism              0.234    -0.502    
                         clock uncertainty            0.258    -0.244    
    SLICE_X38Y16         FDRE (Hold_fdre_C_D)         0.102    -0.142    pl/checksum_reg[4]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 pl/temp_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pl/temp_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.894%)  route 0.248ns (57.106%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.588    -0.502    pl/clk_70Mhz
    SLICE_X37Y15         FDRE                                         r  pl/temp_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  pl/temp_reg[0][6]/Q
                         net (fo=1, routed)           0.248    -0.113    pl/temp_reg_n_0_[0][6]
    SLICE_X37Y15         LUT5 (Prop_lut5_I4_O)        0.045    -0.068 r  pl/temp[0][6]_i_2__0/O
                         net (fo=2, routed)           0.000    -0.068    pl/temp_reg[0]_0[6]
    SLICE_X37Y15         FDRE                                         r  pl/temp_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.857    -0.736    pl/clk_70Mhz
    SLICE_X37Y15         FDRE                                         r  pl/temp_reg[0][6]/C
                         clock pessimism              0.234    -0.502    
                         clock uncertainty            0.258    -0.244    
    SLICE_X37Y15         FDRE (Hold_fdre_C_D)         0.092    -0.152    pl/temp_reg[0][6]
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 io_cont/chip_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            ex_handler/tx_dv_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.186ns (38.940%)  route 0.292ns (61.060%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.586    -0.504    io_cont/clk_70Mhz
    SLICE_X38Y18         FDRE                                         r  io_cont/chip_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.363 f  io_cont/chip_select_reg[0]/Q
                         net (fo=51, routed)          0.292    -0.071    io_cont/chip_select_reg[0]_0[0]
    SLICE_X40Y17         LUT6 (Prop_lut6_I2_O)        0.045    -0.026 r  io_cont/tx_dv_i_1/O
                         net (fo=1, routed)           0.000    -0.026    ex_handler/tx_dv_reg_0
    SLICE_X40Y17         FDRE                                         r  ex_handler/tx_dv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.856    -0.737    ex_handler/clk_70Mhz
    SLICE_X40Y17         FDRE                                         r  ex_handler/tx_dv_reg/C
                         clock pessimism              0.248    -0.489    
                         clock uncertainty            0.258    -0.231    
    SLICE_X40Y17         FDRE (Hold_fdre_C_D)         0.121    -0.110    ex_handler/tx_dv_reg
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                          -0.026    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 io_cont/chip_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pl/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.186ns (39.719%)  route 0.282ns (60.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.587    -0.503    io_cont/clk_70Mhz
    SLICE_X38Y17         FDRE                                         r  io_cont/chip_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.362 f  io_cont/chip_select_reg[1]/Q
                         net (fo=51, routed)          0.282    -0.079    io_cont/io_cont_chip_select[1]
    SLICE_X37Y16         LUT6 (Prop_lut6_I3_O)        0.045    -0.034 r  io_cont/done_i_1__1/O
                         net (fo=1, routed)           0.000    -0.034    pl/done_reg_2
    SLICE_X37Y16         FDRE                                         r  pl/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.856    -0.737    pl/clk_70Mhz
    SLICE_X37Y16         FDRE                                         r  pl/done_reg/C
                         clock pessimism              0.269    -0.468    
                         clock uncertainty            0.258    -0.210    
    SLICE_X37Y16         FDRE (Hold_fdre_C_D)         0.091    -0.119    pl/done_reg
  -------------------------------------------------------------------
                         required time                          0.119    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 io_cont/chip_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            ex_handler/handled_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             clk_70Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.536%)  route 0.297ns (61.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.586    -0.504    io_cont/clk_70Mhz
    SLICE_X38Y18         FDRE                                         r  io_cont/chip_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.363 f  io_cont/chip_select_reg[0]/Q
                         net (fo=51, routed)          0.297    -0.066    io_cont/chip_select_reg[0]_0[0]
    SLICE_X40Y17         LUT6 (Prop_lut6_I2_O)        0.045    -0.021 r  io_cont/handled_i_1/O
                         net (fo=1, routed)           0.000    -0.021    ex_handler/handled_reg_0
    SLICE_X40Y17         FDRE                                         r  ex_handler/handled_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.856    -0.737    ex_handler/clk_70Mhz
    SLICE_X40Y17         FDRE                                         r  ex_handler/handled_reg/C
                         clock pessimism              0.248    -0.489    
                         clock uncertainty            0.258    -0.231    
    SLICE_X40Y17         FDRE (Hold_fdre_C_D)         0.120    -0.111    ex_handler/handled_reg
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.090    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_70Mhz_clk_wiz_0
  To Clock:  clk_70Mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.998ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.563ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.998ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/IP_reg_reg[0]_rep__1/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.118ns  (logic 0.456ns (6.406%)  route 6.662ns (93.594%))
  Logic Levels:           0  
  Clock Path Skew:        2.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.282ns = ( 15.568 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.623    -0.718    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.262 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        6.662     6.400    processor/registers/proc_reset
    SLICE_X25Y38         FDCE                                         f  processor/registers/IP_reg_reg[0]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.798    13.250    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.350 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.682    14.032    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.123 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.444    15.568    processor/registers/proc_clk_BUFG
    SLICE_X25Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__1/C
                         clock pessimism              0.493    16.060    
                         clock uncertainty           -0.258    15.803    
    SLICE_X25Y38         FDCE (Recov_fdce_C_CLR)     -0.405    15.398    processor/registers/IP_reg_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         15.398    
                         arrival time                          -6.400    
  -------------------------------------------------------------------
                         slack                                  8.998    

Slack (MET) :             8.998ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/IP_reg_reg[0]_rep__1_replica_1/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.118ns  (logic 0.456ns (6.406%)  route 6.662ns (93.594%))
  Logic Levels:           0  
  Clock Path Skew:        2.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.282ns = ( 15.568 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.623    -0.718    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.262 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        6.662     6.400    processor/registers/proc_reset
    SLICE_X25Y38         FDCE                                         f  processor/registers/IP_reg_reg[0]_rep__1_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.798    13.250    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.350 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.682    14.032    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.123 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.444    15.568    processor/registers/proc_clk_BUFG
    SLICE_X25Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__1_replica_1/C
                         clock pessimism              0.493    16.060    
                         clock uncertainty           -0.258    15.803    
    SLICE_X25Y38         FDCE (Recov_fdce_C_CLR)     -0.405    15.398    processor/registers/IP_reg_reg[0]_rep__1_replica_1
  -------------------------------------------------------------------
                         required time                         15.398    
                         arrival time                          -6.400    
  -------------------------------------------------------------------
                         slack                                  8.998    

Slack (MET) :             8.998ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/IP_reg_reg[0]_rep__2/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.118ns  (logic 0.456ns (6.406%)  route 6.662ns (93.594%))
  Logic Levels:           0  
  Clock Path Skew:        2.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.282ns = ( 15.568 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.623    -0.718    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.262 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        6.662     6.400    processor/registers/proc_reset
    SLICE_X25Y38         FDCE                                         f  processor/registers/IP_reg_reg[0]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.798    13.250    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.350 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.682    14.032    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.123 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.444    15.568    processor/registers/proc_clk_BUFG
    SLICE_X25Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__2/C
                         clock pessimism              0.493    16.060    
                         clock uncertainty           -0.258    15.803    
    SLICE_X25Y38         FDCE (Recov_fdce_C_CLR)     -0.405    15.398    processor/registers/IP_reg_reg[0]_rep__2
  -------------------------------------------------------------------
                         required time                         15.398    
                         arrival time                          -6.400    
  -------------------------------------------------------------------
                         slack                                  8.998    

Slack (MET) :             8.998ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/IP_reg_reg[3]_replica_2/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.118ns  (logic 0.456ns (6.406%)  route 6.662ns (93.594%))
  Logic Levels:           0  
  Clock Path Skew:        2.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.282ns = ( 15.568 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.623    -0.718    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.262 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        6.662     6.400    processor/registers/proc_reset
    SLICE_X25Y38         FDCE                                         f  processor/registers/IP_reg_reg[3]_replica_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.798    13.250    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.350 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.682    14.032    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.123 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.444    15.568    processor/registers/proc_clk_BUFG
    SLICE_X25Y38         FDCE                                         r  processor/registers/IP_reg_reg[3]_replica_2/C
                         clock pessimism              0.493    16.060    
                         clock uncertainty           -0.258    15.803    
    SLICE_X25Y38         FDCE (Recov_fdce_C_CLR)     -0.405    15.398    processor/registers/IP_reg_reg[3]_replica_2
  -------------------------------------------------------------------
                         required time                         15.398    
                         arrival time                          -6.400    
  -------------------------------------------------------------------
                         slack                                  8.998    

Slack (MET) :             8.998ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/IP_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.118ns  (logic 0.456ns (6.406%)  route 6.662ns (93.594%))
  Logic Levels:           0  
  Clock Path Skew:        2.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.282ns = ( 15.568 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.623    -0.718    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.262 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        6.662     6.400    processor/registers/proc_reset
    SLICE_X25Y38         FDCE                                         f  processor/registers/IP_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.798    13.250    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.350 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.682    14.032    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.123 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.444    15.568    processor/registers/proc_clk_BUFG
    SLICE_X25Y38         FDCE                                         r  processor/registers/IP_reg_reg[6]/C
                         clock pessimism              0.493    16.060    
                         clock uncertainty           -0.258    15.803    
    SLICE_X25Y38         FDCE (Recov_fdce_C_CLR)     -0.405    15.398    processor/registers/IP_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.398    
                         arrival time                          -6.400    
  -------------------------------------------------------------------
                         slack                                  8.998    

Slack (MET) :             9.360ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/IP_reg_reg[1]_replica/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.826ns  (logic 0.456ns (6.680%)  route 6.370ns (93.320%))
  Logic Levels:           0  
  Clock Path Skew:        2.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.353ns = ( 15.639 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.623    -0.718    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.262 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        6.370     6.108    processor/registers/proc_reset
    SLICE_X41Y41         FDCE                                         f  processor/registers/IP_reg_reg[1]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.798    13.250    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.350 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.682    14.032    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.123 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.515    15.639    processor/registers/proc_clk_BUFG
    SLICE_X41Y41         FDCE                                         r  processor/registers/IP_reg_reg[1]_replica/C
                         clock pessimism              0.493    16.131    
                         clock uncertainty           -0.258    15.874    
    SLICE_X41Y41         FDCE (Recov_fdce_C_CLR)     -0.405    15.469    processor/registers/IP_reg_reg[1]_replica
  -------------------------------------------------------------------
                         required time                         15.469    
                         arrival time                          -6.108    
  -------------------------------------------------------------------
                         slack                                  9.360    

Slack (MET) :             9.435ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/registers_reg[1][1][2]/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.836ns  (logic 0.456ns (6.670%)  route 6.380ns (93.330%))
  Logic Levels:           0  
  Clock Path Skew:        2.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.352ns = ( 15.638 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.623    -0.718    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.262 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        6.380     6.118    processor/registers/proc_reset
    SLICE_X40Y40         FDCE                                         f  processor/registers/registers_reg[1][1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.798    13.250    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.350 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.682    14.032    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.123 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.514    15.638    processor/registers/proc_clk_BUFG
    SLICE_X40Y40         FDCE                                         r  processor/registers/registers_reg[1][1][2]/C
                         clock pessimism              0.493    16.130    
                         clock uncertainty           -0.258    15.873    
    SLICE_X40Y40         FDCE (Recov_fdce_C_CLR)     -0.319    15.554    processor/registers/registers_reg[1][1][2]
  -------------------------------------------------------------------
                         required time                         15.554    
                         arrival time                          -6.118    
  -------------------------------------------------------------------
                         slack                                  9.435    

Slack (MET) :             9.663ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/IP_reg_reg[1]_replica_5/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.446ns  (logic 0.456ns (7.074%)  route 5.990ns (92.926%))
  Logic Levels:           0  
  Clock Path Skew:        2.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns = ( 15.562 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.623    -0.718    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.262 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        5.990     5.729    processor/registers/proc_reset
    SLICE_X17Y35         FDCE                                         f  processor/registers/IP_reg_reg[1]_replica_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.798    13.250    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.350 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.682    14.032    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.123 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.438    15.562    processor/registers/proc_clk_BUFG
    SLICE_X17Y35         FDCE                                         r  processor/registers/IP_reg_reg[1]_replica_5/C
                         clock pessimism              0.493    16.054    
                         clock uncertainty           -0.258    15.797    
    SLICE_X17Y35         FDCE (Recov_fdce_C_CLR)     -0.405    15.392    processor/registers/IP_reg_reg[1]_replica_5
  -------------------------------------------------------------------
                         required time                         15.392    
                         arrival time                          -5.729    
  -------------------------------------------------------------------
                         slack                                  9.663    

Slack (MET) :             9.982ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/registers_reg[0][2][0]/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.193ns  (logic 0.456ns (7.363%)  route 5.737ns (92.637%))
  Logic Levels:           0  
  Clock Path Skew:        2.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.342ns = ( 15.628 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.623    -0.718    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.262 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        5.737     5.475    processor/registers/proc_reset
    SLICE_X41Y21         FDCE                                         f  processor/registers/registers_reg[0][2][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.798    13.250    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.350 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.682    14.032    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.123 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.504    15.628    processor/registers/proc_clk_BUFG
    SLICE_X41Y21         FDCE                                         r  processor/registers/registers_reg[0][2][0]/C
                         clock pessimism              0.493    16.120    
                         clock uncertainty           -0.258    15.863    
    SLICE_X41Y21         FDCE (Recov_fdce_C_CLR)     -0.405    15.458    processor/registers/registers_reg[0][2][0]
  -------------------------------------------------------------------
                         required time                         15.458    
                         arrival time                          -5.475    
  -------------------------------------------------------------------
                         slack                                  9.982    

Slack (MET) :             9.982ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/registers_reg[0][2][0]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.193ns  (logic 0.456ns (7.363%)  route 5.737ns (92.637%))
  Logic Levels:           0  
  Clock Path Skew:        2.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.342ns = ( 15.628 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.623    -0.718    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.262 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        5.737     5.475    processor/registers/proc_reset
    SLICE_X41Y21         FDCE                                         f  processor/registers/registers_reg[0][2][0]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.798    13.250    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.350 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.682    14.032    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.123 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.504    15.628    processor/registers/proc_clk_BUFG
    SLICE_X41Y21         FDCE                                         r  processor/registers/registers_reg[0][2][0]_lopt_replica/C
                         clock pessimism              0.493    16.120    
                         clock uncertainty           -0.258    15.863    
    SLICE_X41Y21         FDCE (Recov_fdce_C_CLR)     -0.405    15.458    processor/registers/registers_reg[0][2][0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.458    
                         arrival time                          -5.475    
  -------------------------------------------------------------------
                         slack                                  9.982    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/IP_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.141ns (6.584%)  route 2.001ns (93.416%))
  Logic Levels:           0  
  Clock Path Skew:        1.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.663ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.586    -0.504    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.363 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        2.001     1.638    processor/registers/proc_reset
    SLICE_X27Y39         FDCE                                         f  processor/registers/IP_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.009    -0.583    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.527 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.330    -0.197    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.168 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          0.832     0.663    processor/registers/proc_clk_BUFG
    SLICE_X27Y39         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
                         clock pessimism              0.503     1.167    
    SLICE_X27Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.075    processor/registers/IP_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/IP_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.141ns (6.584%)  route 2.001ns (93.416%))
  Logic Levels:           0  
  Clock Path Skew:        1.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.663ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.586    -0.504    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.363 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        2.001     1.638    processor/registers/proc_reset
    SLICE_X27Y39         FDCE                                         f  processor/registers/IP_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.009    -0.583    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.527 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.330    -0.197    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.168 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          0.832     0.663    processor/registers/proc_clk_BUFG
    SLICE_X27Y39         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
                         clock pessimism              0.503     1.167    
    SLICE_X27Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.075    processor/registers/IP_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/IP_reg_reg[2]_rep__0/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.141ns (6.584%)  route 2.001ns (93.416%))
  Logic Levels:           0  
  Clock Path Skew:        1.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.663ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.586    -0.504    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.363 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        2.001     1.638    processor/registers/proc_reset
    SLICE_X27Y39         FDCE                                         f  processor/registers/IP_reg_reg[2]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.009    -0.583    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.527 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.330    -0.197    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.168 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          0.832     0.663    processor/registers/proc_clk_BUFG
    SLICE_X27Y39         FDCE                                         r  processor/registers/IP_reg_reg[2]_rep__0/C
                         clock pessimism              0.503     1.167    
    SLICE_X27Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.075    processor/registers/IP_reg_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/IP_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.141ns (6.584%)  route 2.001ns (93.416%))
  Logic Levels:           0  
  Clock Path Skew:        1.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.663ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.586    -0.504    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.363 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        2.001     1.638    processor/registers/proc_reset
    SLICE_X27Y39         FDCE                                         f  processor/registers/IP_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.009    -0.583    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.527 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.330    -0.197    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.168 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          0.832     0.663    processor/registers/proc_clk_BUFG
    SLICE_X27Y39         FDCE                                         r  processor/registers/IP_reg_reg[3]/C
                         clock pessimism              0.503     1.167    
    SLICE_X27Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.075    processor/registers/IP_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/IP_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.141ns (6.584%)  route 2.001ns (93.416%))
  Logic Levels:           0  
  Clock Path Skew:        1.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.663ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.586    -0.504    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.363 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        2.001     1.638    processor/registers/proc_reset
    SLICE_X27Y39         FDCE                                         f  processor/registers/IP_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.009    -0.583    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.527 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.330    -0.197    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.168 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          0.832     0.663    processor/registers/proc_clk_BUFG
    SLICE_X27Y39         FDCE                                         r  processor/registers/IP_reg_reg[4]/C
                         clock pessimism              0.503     1.167    
    SLICE_X27Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.075    processor/registers/IP_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/registers_reg[1][2][1]/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 0.141ns (6.380%)  route 2.069ns (93.620%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.656ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.586    -0.504    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.363 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        2.069     1.706    processor/registers/proc_reset
    SLICE_X29Y18         FDCE                                         f  processor/registers/registers_reg[1][2][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.009    -0.583    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.527 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.330    -0.197    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.168 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          0.825     0.656    processor/registers/proc_clk_BUFG
    SLICE_X29Y18         FDCE                                         r  processor/registers/registers_reg[1][2][1]/C
                         clock pessimism              0.503     1.160    
    SLICE_X29Y18         FDCE (Remov_fdce_C_CLR)     -0.092     1.068    processor/registers/registers_reg[1][2][1]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/registers_reg[0][1][0]/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.254ns  (logic 0.141ns (6.255%)  route 2.113ns (93.745%))
  Logic Levels:           0  
  Clock Path Skew:        1.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.694ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.586    -0.504    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.363 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        2.113     1.751    processor/registers/proc_reset
    SLICE_X39Y40         FDCE                                         f  processor/registers/registers_reg[0][1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.009    -0.583    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.527 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.330    -0.197    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.168 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          0.863     0.694    processor/registers/proc_clk_BUFG
    SLICE_X39Y40         FDCE                                         r  processor/registers/registers_reg[0][1][0]/C
                         clock pessimism              0.503     1.198    
    SLICE_X39Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.106    processor/registers/registers_reg[0][1][0]
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/registers_reg[0][1][2]/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.254ns  (logic 0.141ns (6.255%)  route 2.113ns (93.745%))
  Logic Levels:           0  
  Clock Path Skew:        1.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.694ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.586    -0.504    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.363 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        2.113     1.751    processor/registers/proc_reset
    SLICE_X39Y40         FDCE                                         f  processor/registers/registers_reg[0][1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.009    -0.583    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.527 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.330    -0.197    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.168 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          0.863     0.694    processor/registers/proc_clk_BUFG
    SLICE_X39Y40         FDCE                                         r  processor/registers/registers_reg[0][1][2]/C
                         clock pessimism              0.503     1.198    
    SLICE_X39Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.106    processor/registers/registers_reg[0][1][2]
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/registers_reg[0][2][2]_lopt_replica/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.254ns  (logic 0.141ns (6.255%)  route 2.113ns (93.745%))
  Logic Levels:           0  
  Clock Path Skew:        1.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.694ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.586    -0.504    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.363 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        2.113     1.751    processor/registers/proc_reset
    SLICE_X39Y40         FDCE                                         f  processor/registers/registers_reg[0][2][2]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.009    -0.583    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.527 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.330    -0.197    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.168 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          0.863     0.694    processor/registers/proc_clk_BUFG
    SLICE_X39Y40         FDCE                                         r  processor/registers/registers_reg[0][2][2]_lopt_replica/C
                         clock pessimism              0.503     1.198    
    SLICE_X39Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.106    processor/registers/registers_reg[0][2][2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/registers_reg[0][2][4]_lopt_replica/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.254ns  (logic 0.141ns (6.255%)  route 2.113ns (93.745%))
  Logic Levels:           0  
  Clock Path Skew:        1.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.694ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.586    -0.504    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.363 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        2.113     1.751    processor/registers/proc_reset
    SLICE_X39Y40         FDCE                                         f  processor/registers/registers_reg[0][2][4]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.009    -0.583    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.527 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.330    -0.197    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.168 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          0.863     0.694    processor/registers/proc_clk_BUFG
    SLICE_X39Y40         FDCE                                         r  processor/registers/registers_reg[0][2][4]_lopt_replica/C
                         clock pessimism              0.503     1.198    
    SLICE_X39Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.106    processor/registers/registers_reg[0][2][4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.645    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_70Mhz_clk_wiz_0_1
  To Clock:  clk_70Mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.998ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.998ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/IP_reg_reg[0]_rep__1/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.118ns  (logic 0.456ns (6.406%)  route 6.662ns (93.594%))
  Logic Levels:           0  
  Clock Path Skew:        2.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.282ns = ( 15.568 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.623    -0.718    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.262 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        6.662     6.400    processor/registers/proc_reset
    SLICE_X25Y38         FDCE                                         f  processor/registers/IP_reg_reg[0]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.798    13.250    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.350 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.682    14.032    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.123 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.444    15.568    processor/registers/proc_clk_BUFG
    SLICE_X25Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__1/C
                         clock pessimism              0.493    16.060    
                         clock uncertainty           -0.258    15.803    
    SLICE_X25Y38         FDCE (Recov_fdce_C_CLR)     -0.405    15.398    processor/registers/IP_reg_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         15.398    
                         arrival time                          -6.400    
  -------------------------------------------------------------------
                         slack                                  8.998    

Slack (MET) :             8.998ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/IP_reg_reg[0]_rep__1_replica_1/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.118ns  (logic 0.456ns (6.406%)  route 6.662ns (93.594%))
  Logic Levels:           0  
  Clock Path Skew:        2.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.282ns = ( 15.568 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.623    -0.718    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.262 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        6.662     6.400    processor/registers/proc_reset
    SLICE_X25Y38         FDCE                                         f  processor/registers/IP_reg_reg[0]_rep__1_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.798    13.250    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.350 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.682    14.032    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.123 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.444    15.568    processor/registers/proc_clk_BUFG
    SLICE_X25Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__1_replica_1/C
                         clock pessimism              0.493    16.060    
                         clock uncertainty           -0.258    15.803    
    SLICE_X25Y38         FDCE (Recov_fdce_C_CLR)     -0.405    15.398    processor/registers/IP_reg_reg[0]_rep__1_replica_1
  -------------------------------------------------------------------
                         required time                         15.398    
                         arrival time                          -6.400    
  -------------------------------------------------------------------
                         slack                                  8.998    

Slack (MET) :             8.998ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/IP_reg_reg[0]_rep__2/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.118ns  (logic 0.456ns (6.406%)  route 6.662ns (93.594%))
  Logic Levels:           0  
  Clock Path Skew:        2.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.282ns = ( 15.568 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.623    -0.718    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.262 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        6.662     6.400    processor/registers/proc_reset
    SLICE_X25Y38         FDCE                                         f  processor/registers/IP_reg_reg[0]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.798    13.250    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.350 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.682    14.032    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.123 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.444    15.568    processor/registers/proc_clk_BUFG
    SLICE_X25Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__2/C
                         clock pessimism              0.493    16.060    
                         clock uncertainty           -0.258    15.803    
    SLICE_X25Y38         FDCE (Recov_fdce_C_CLR)     -0.405    15.398    processor/registers/IP_reg_reg[0]_rep__2
  -------------------------------------------------------------------
                         required time                         15.398    
                         arrival time                          -6.400    
  -------------------------------------------------------------------
                         slack                                  8.998    

Slack (MET) :             8.998ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/IP_reg_reg[3]_replica_2/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.118ns  (logic 0.456ns (6.406%)  route 6.662ns (93.594%))
  Logic Levels:           0  
  Clock Path Skew:        2.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.282ns = ( 15.568 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.623    -0.718    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.262 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        6.662     6.400    processor/registers/proc_reset
    SLICE_X25Y38         FDCE                                         f  processor/registers/IP_reg_reg[3]_replica_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.798    13.250    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.350 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.682    14.032    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.123 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.444    15.568    processor/registers/proc_clk_BUFG
    SLICE_X25Y38         FDCE                                         r  processor/registers/IP_reg_reg[3]_replica_2/C
                         clock pessimism              0.493    16.060    
                         clock uncertainty           -0.258    15.803    
    SLICE_X25Y38         FDCE (Recov_fdce_C_CLR)     -0.405    15.398    processor/registers/IP_reg_reg[3]_replica_2
  -------------------------------------------------------------------
                         required time                         15.398    
                         arrival time                          -6.400    
  -------------------------------------------------------------------
                         slack                                  8.998    

Slack (MET) :             8.998ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/IP_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.118ns  (logic 0.456ns (6.406%)  route 6.662ns (93.594%))
  Logic Levels:           0  
  Clock Path Skew:        2.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.282ns = ( 15.568 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.623    -0.718    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.262 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        6.662     6.400    processor/registers/proc_reset
    SLICE_X25Y38         FDCE                                         f  processor/registers/IP_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.798    13.250    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.350 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.682    14.032    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.123 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.444    15.568    processor/registers/proc_clk_BUFG
    SLICE_X25Y38         FDCE                                         r  processor/registers/IP_reg_reg[6]/C
                         clock pessimism              0.493    16.060    
                         clock uncertainty           -0.258    15.803    
    SLICE_X25Y38         FDCE (Recov_fdce_C_CLR)     -0.405    15.398    processor/registers/IP_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.398    
                         arrival time                          -6.400    
  -------------------------------------------------------------------
                         slack                                  8.998    

Slack (MET) :             9.360ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/IP_reg_reg[1]_replica/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.826ns  (logic 0.456ns (6.680%)  route 6.370ns (93.320%))
  Logic Levels:           0  
  Clock Path Skew:        2.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.353ns = ( 15.639 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.623    -0.718    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.262 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        6.370     6.108    processor/registers/proc_reset
    SLICE_X41Y41         FDCE                                         f  processor/registers/IP_reg_reg[1]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.798    13.250    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.350 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.682    14.032    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.123 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.515    15.639    processor/registers/proc_clk_BUFG
    SLICE_X41Y41         FDCE                                         r  processor/registers/IP_reg_reg[1]_replica/C
                         clock pessimism              0.493    16.131    
                         clock uncertainty           -0.258    15.874    
    SLICE_X41Y41         FDCE (Recov_fdce_C_CLR)     -0.405    15.469    processor/registers/IP_reg_reg[1]_replica
  -------------------------------------------------------------------
                         required time                         15.469    
                         arrival time                          -6.108    
  -------------------------------------------------------------------
                         slack                                  9.360    

Slack (MET) :             9.435ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/registers_reg[1][1][2]/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.836ns  (logic 0.456ns (6.670%)  route 6.380ns (93.330%))
  Logic Levels:           0  
  Clock Path Skew:        2.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.352ns = ( 15.638 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.623    -0.718    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.262 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        6.380     6.118    processor/registers/proc_reset
    SLICE_X40Y40         FDCE                                         f  processor/registers/registers_reg[1][1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.798    13.250    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.350 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.682    14.032    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.123 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.514    15.638    processor/registers/proc_clk_BUFG
    SLICE_X40Y40         FDCE                                         r  processor/registers/registers_reg[1][1][2]/C
                         clock pessimism              0.493    16.130    
                         clock uncertainty           -0.258    15.873    
    SLICE_X40Y40         FDCE (Recov_fdce_C_CLR)     -0.319    15.554    processor/registers/registers_reg[1][1][2]
  -------------------------------------------------------------------
                         required time                         15.554    
                         arrival time                          -6.118    
  -------------------------------------------------------------------
                         slack                                  9.435    

Slack (MET) :             9.663ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/IP_reg_reg[1]_replica_5/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.446ns  (logic 0.456ns (7.074%)  route 5.990ns (92.926%))
  Logic Levels:           0  
  Clock Path Skew:        2.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns = ( 15.562 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.623    -0.718    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.262 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        5.990     5.729    processor/registers/proc_reset
    SLICE_X17Y35         FDCE                                         f  processor/registers/IP_reg_reg[1]_replica_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.798    13.250    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.350 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.682    14.032    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.123 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.438    15.562    processor/registers/proc_clk_BUFG
    SLICE_X17Y35         FDCE                                         r  processor/registers/IP_reg_reg[1]_replica_5/C
                         clock pessimism              0.493    16.054    
                         clock uncertainty           -0.258    15.797    
    SLICE_X17Y35         FDCE (Recov_fdce_C_CLR)     -0.405    15.392    processor/registers/IP_reg_reg[1]_replica_5
  -------------------------------------------------------------------
                         required time                         15.392    
                         arrival time                          -5.729    
  -------------------------------------------------------------------
                         slack                                  9.663    

Slack (MET) :             9.982ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/registers_reg[0][2][0]/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.193ns  (logic 0.456ns (7.363%)  route 5.737ns (92.637%))
  Logic Levels:           0  
  Clock Path Skew:        2.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.342ns = ( 15.628 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.623    -0.718    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.262 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        5.737     5.475    processor/registers/proc_reset
    SLICE_X41Y21         FDCE                                         f  processor/registers/registers_reg[0][2][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.798    13.250    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.350 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.682    14.032    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.123 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.504    15.628    processor/registers/proc_clk_BUFG
    SLICE_X41Y21         FDCE                                         r  processor/registers/registers_reg[0][2][0]/C
                         clock pessimism              0.493    16.120    
                         clock uncertainty           -0.258    15.863    
    SLICE_X41Y21         FDCE (Recov_fdce_C_CLR)     -0.405    15.458    processor/registers/registers_reg[0][2][0]
  -------------------------------------------------------------------
                         required time                         15.458    
                         arrival time                          -5.475    
  -------------------------------------------------------------------
                         slack                                  9.982    

Slack (MET) :             9.982ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/registers_reg[0][2][0]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_70Mhz_clk_wiz_0 rise@14.286ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.193ns  (logic 0.456ns (7.363%)  route 5.737ns (92.637%))
  Logic Levels:           0  
  Clock Path Skew:        2.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.342ns = ( 15.628 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.623    -0.718    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.262 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        5.737     5.475    processor/registers/proc_reset
    SLICE_X41Y21         FDCE                                         f  processor/registers/registers_reg[0][2][0]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M9                                                0.000    14.286 r  clk_in (IN)
                         net (fo=0)                   0.000    14.286    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.780 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.361    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.452 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.798    13.250    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.350 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.682    14.032    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.123 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.504    15.628    processor/registers/proc_clk_BUFG
    SLICE_X41Y21         FDCE                                         r  processor/registers/registers_reg[0][2][0]_lopt_replica/C
                         clock pessimism              0.493    16.120    
                         clock uncertainty           -0.258    15.863    
    SLICE_X41Y21         FDCE (Recov_fdce_C_CLR)     -0.405    15.458    processor/registers/registers_reg[0][2][0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.458    
                         arrival time                          -5.475    
  -------------------------------------------------------------------
                         slack                                  9.982    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/IP_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.141ns (6.584%)  route 2.001ns (93.416%))
  Logic Levels:           0  
  Clock Path Skew:        1.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.663ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.586    -0.504    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.363 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        2.001     1.638    processor/registers/proc_reset
    SLICE_X27Y39         FDCE                                         f  processor/registers/IP_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.009    -0.583    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.527 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.330    -0.197    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.168 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          0.832     0.663    processor/registers/proc_clk_BUFG
    SLICE_X27Y39         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
                         clock pessimism              0.503     1.167    
                         clock uncertainty            0.258     1.424    
    SLICE_X27Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.332    processor/registers/IP_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.332    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/IP_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.141ns (6.584%)  route 2.001ns (93.416%))
  Logic Levels:           0  
  Clock Path Skew:        1.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.663ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.586    -0.504    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.363 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        2.001     1.638    processor/registers/proc_reset
    SLICE_X27Y39         FDCE                                         f  processor/registers/IP_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.009    -0.583    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.527 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.330    -0.197    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.168 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          0.832     0.663    processor/registers/proc_clk_BUFG
    SLICE_X27Y39         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
                         clock pessimism              0.503     1.167    
                         clock uncertainty            0.258     1.424    
    SLICE_X27Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.332    processor/registers/IP_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.332    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/IP_reg_reg[2]_rep__0/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.141ns (6.584%)  route 2.001ns (93.416%))
  Logic Levels:           0  
  Clock Path Skew:        1.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.663ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.586    -0.504    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.363 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        2.001     1.638    processor/registers/proc_reset
    SLICE_X27Y39         FDCE                                         f  processor/registers/IP_reg_reg[2]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.009    -0.583    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.527 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.330    -0.197    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.168 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          0.832     0.663    processor/registers/proc_clk_BUFG
    SLICE_X27Y39         FDCE                                         r  processor/registers/IP_reg_reg[2]_rep__0/C
                         clock pessimism              0.503     1.167    
                         clock uncertainty            0.258     1.424    
    SLICE_X27Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.332    processor/registers/IP_reg_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.332    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/IP_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.141ns (6.584%)  route 2.001ns (93.416%))
  Logic Levels:           0  
  Clock Path Skew:        1.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.663ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.586    -0.504    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.363 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        2.001     1.638    processor/registers/proc_reset
    SLICE_X27Y39         FDCE                                         f  processor/registers/IP_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.009    -0.583    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.527 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.330    -0.197    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.168 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          0.832     0.663    processor/registers/proc_clk_BUFG
    SLICE_X27Y39         FDCE                                         r  processor/registers/IP_reg_reg[3]/C
                         clock pessimism              0.503     1.167    
                         clock uncertainty            0.258     1.424    
    SLICE_X27Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.332    processor/registers/IP_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.332    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/IP_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.141ns (6.584%)  route 2.001ns (93.416%))
  Logic Levels:           0  
  Clock Path Skew:        1.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.663ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.586    -0.504    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.363 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        2.001     1.638    processor/registers/proc_reset
    SLICE_X27Y39         FDCE                                         f  processor/registers/IP_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.009    -0.583    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.527 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.330    -0.197    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.168 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          0.832     0.663    processor/registers/proc_clk_BUFG
    SLICE_X27Y39         FDCE                                         r  processor/registers/IP_reg_reg[4]/C
                         clock pessimism              0.503     1.167    
                         clock uncertainty            0.258     1.424    
    SLICE_X27Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.332    processor/registers/IP_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.332    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/registers_reg[1][2][1]/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 0.141ns (6.380%)  route 2.069ns (93.620%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.656ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.586    -0.504    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.363 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        2.069     1.706    processor/registers/proc_reset
    SLICE_X29Y18         FDCE                                         f  processor/registers/registers_reg[1][2][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.009    -0.583    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.527 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.330    -0.197    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.168 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          0.825     0.656    processor/registers/proc_clk_BUFG
    SLICE_X29Y18         FDCE                                         r  processor/registers/registers_reg[1][2][1]/C
                         clock pessimism              0.503     1.160    
                         clock uncertainty            0.258     1.417    
    SLICE_X29Y18         FDCE (Remov_fdce_C_CLR)     -0.092     1.325    processor/registers/registers_reg[1][2][1]
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/registers_reg[0][1][0]/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.254ns  (logic 0.141ns (6.255%)  route 2.113ns (93.745%))
  Logic Levels:           0  
  Clock Path Skew:        1.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.694ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.586    -0.504    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.363 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        2.113     1.751    processor/registers/proc_reset
    SLICE_X39Y40         FDCE                                         f  processor/registers/registers_reg[0][1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.009    -0.583    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.527 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.330    -0.197    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.168 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          0.863     0.694    processor/registers/proc_clk_BUFG
    SLICE_X39Y40         FDCE                                         r  processor/registers/registers_reg[0][1][0]/C
                         clock pessimism              0.503     1.198    
                         clock uncertainty            0.258     1.455    
    SLICE_X39Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.363    processor/registers/registers_reg[0][1][0]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/registers_reg[0][1][2]/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.254ns  (logic 0.141ns (6.255%)  route 2.113ns (93.745%))
  Logic Levels:           0  
  Clock Path Skew:        1.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.694ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.586    -0.504    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.363 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        2.113     1.751    processor/registers/proc_reset
    SLICE_X39Y40         FDCE                                         f  processor/registers/registers_reg[0][1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.009    -0.583    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.527 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.330    -0.197    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.168 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          0.863     0.694    processor/registers/proc_clk_BUFG
    SLICE_X39Y40         FDCE                                         r  processor/registers/registers_reg[0][1][2]/C
                         clock pessimism              0.503     1.198    
                         clock uncertainty            0.258     1.455    
    SLICE_X39Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.363    processor/registers/registers_reg[0][1][2]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/registers_reg[0][2][2]_lopt_replica/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.254ns  (logic 0.141ns (6.255%)  route 2.113ns (93.745%))
  Logic Levels:           0  
  Clock Path Skew:        1.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.694ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.586    -0.504    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.363 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        2.113     1.751    processor/registers/proc_reset
    SLICE_X39Y40         FDCE                                         f  processor/registers/registers_reg[0][2][2]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.009    -0.583    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.527 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.330    -0.197    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.168 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          0.863     0.694    processor/registers/proc_clk_BUFG
    SLICE_X39Y40         FDCE                                         r  processor/registers/registers_reg[0][2][2]_lopt_replica/C
                         clock pessimism              0.503     1.198    
                         clock uncertainty            0.258     1.455    
    SLICE_X39Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.363    processor/registers/registers_reg[0][2][2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/registers_reg[0][2][4]_lopt_replica/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.254ns  (logic 0.141ns (6.255%)  route 2.113ns (93.745%))
  Logic Levels:           0  
  Clock Path Skew:        1.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.694ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.586    -0.504    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.363 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        2.113     1.751    processor/registers/proc_reset
    SLICE_X39Y40         FDCE                                         f  processor/registers/registers_reg[0][2][4]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.009    -0.583    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.527 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.330    -0.197    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.168 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          0.863     0.694    processor/registers/proc_clk_BUFG
    SLICE_X39Y40         FDCE                                         r  processor/registers/registers_reg[0][2][4]_lopt_replica/C
                         clock pessimism              0.503     1.198    
                         clock uncertainty            0.258     1.455    
    SLICE_X39Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.363    processor/registers/registers_reg[0][2][4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.387    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_70Mhz_clk_wiz_0
  To Clock:  clk_70Mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.997ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.997ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/IP_reg_reg[0]_rep__1/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.118ns  (logic 0.456ns (6.406%)  route 6.662ns (93.594%))
  Logic Levels:           0  
  Clock Path Skew:        2.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.282ns = ( 15.567 - 14.285 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.623    -0.718    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.262 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        6.662     6.400    processor/registers/proc_reset
    SLICE_X25Y38         FDCE                                         f  processor/registers/IP_reg_reg[0]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.798    13.250    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.350 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.682    14.032    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.123 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.444    15.567    processor/registers/proc_clk_BUFG
    SLICE_X25Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__1/C
                         clock pessimism              0.493    16.060    
                         clock uncertainty           -0.258    15.802    
    SLICE_X25Y38         FDCE (Recov_fdce_C_CLR)     -0.405    15.397    processor/registers/IP_reg_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         15.397    
                         arrival time                          -6.400    
  -------------------------------------------------------------------
                         slack                                  8.997    

Slack (MET) :             8.997ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/IP_reg_reg[0]_rep__1_replica_1/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.118ns  (logic 0.456ns (6.406%)  route 6.662ns (93.594%))
  Logic Levels:           0  
  Clock Path Skew:        2.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.282ns = ( 15.567 - 14.285 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.623    -0.718    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.262 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        6.662     6.400    processor/registers/proc_reset
    SLICE_X25Y38         FDCE                                         f  processor/registers/IP_reg_reg[0]_rep__1_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.798    13.250    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.350 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.682    14.032    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.123 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.444    15.567    processor/registers/proc_clk_BUFG
    SLICE_X25Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__1_replica_1/C
                         clock pessimism              0.493    16.060    
                         clock uncertainty           -0.258    15.802    
    SLICE_X25Y38         FDCE (Recov_fdce_C_CLR)     -0.405    15.397    processor/registers/IP_reg_reg[0]_rep__1_replica_1
  -------------------------------------------------------------------
                         required time                         15.397    
                         arrival time                          -6.400    
  -------------------------------------------------------------------
                         slack                                  8.997    

Slack (MET) :             8.997ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/IP_reg_reg[0]_rep__2/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.118ns  (logic 0.456ns (6.406%)  route 6.662ns (93.594%))
  Logic Levels:           0  
  Clock Path Skew:        2.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.282ns = ( 15.567 - 14.285 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.623    -0.718    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.262 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        6.662     6.400    processor/registers/proc_reset
    SLICE_X25Y38         FDCE                                         f  processor/registers/IP_reg_reg[0]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.798    13.250    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.350 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.682    14.032    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.123 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.444    15.567    processor/registers/proc_clk_BUFG
    SLICE_X25Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__2/C
                         clock pessimism              0.493    16.060    
                         clock uncertainty           -0.258    15.802    
    SLICE_X25Y38         FDCE (Recov_fdce_C_CLR)     -0.405    15.397    processor/registers/IP_reg_reg[0]_rep__2
  -------------------------------------------------------------------
                         required time                         15.397    
                         arrival time                          -6.400    
  -------------------------------------------------------------------
                         slack                                  8.997    

Slack (MET) :             8.997ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/IP_reg_reg[3]_replica_2/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.118ns  (logic 0.456ns (6.406%)  route 6.662ns (93.594%))
  Logic Levels:           0  
  Clock Path Skew:        2.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.282ns = ( 15.567 - 14.285 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.623    -0.718    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.262 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        6.662     6.400    processor/registers/proc_reset
    SLICE_X25Y38         FDCE                                         f  processor/registers/IP_reg_reg[3]_replica_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.798    13.250    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.350 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.682    14.032    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.123 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.444    15.567    processor/registers/proc_clk_BUFG
    SLICE_X25Y38         FDCE                                         r  processor/registers/IP_reg_reg[3]_replica_2/C
                         clock pessimism              0.493    16.060    
                         clock uncertainty           -0.258    15.802    
    SLICE_X25Y38         FDCE (Recov_fdce_C_CLR)     -0.405    15.397    processor/registers/IP_reg_reg[3]_replica_2
  -------------------------------------------------------------------
                         required time                         15.397    
                         arrival time                          -6.400    
  -------------------------------------------------------------------
                         slack                                  8.997    

Slack (MET) :             8.997ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/IP_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.118ns  (logic 0.456ns (6.406%)  route 6.662ns (93.594%))
  Logic Levels:           0  
  Clock Path Skew:        2.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.282ns = ( 15.567 - 14.285 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.623    -0.718    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.262 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        6.662     6.400    processor/registers/proc_reset
    SLICE_X25Y38         FDCE                                         f  processor/registers/IP_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.798    13.250    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.350 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.682    14.032    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.123 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.444    15.567    processor/registers/proc_clk_BUFG
    SLICE_X25Y38         FDCE                                         r  processor/registers/IP_reg_reg[6]/C
                         clock pessimism              0.493    16.060    
                         clock uncertainty           -0.258    15.802    
    SLICE_X25Y38         FDCE (Recov_fdce_C_CLR)     -0.405    15.397    processor/registers/IP_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.397    
                         arrival time                          -6.400    
  -------------------------------------------------------------------
                         slack                                  8.997    

Slack (MET) :             9.360ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/IP_reg_reg[1]_replica/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.826ns  (logic 0.456ns (6.680%)  route 6.370ns (93.320%))
  Logic Levels:           0  
  Clock Path Skew:        2.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.353ns = ( 15.638 - 14.285 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.623    -0.718    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.262 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        6.370     6.108    processor/registers/proc_reset
    SLICE_X41Y41         FDCE                                         f  processor/registers/IP_reg_reg[1]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.798    13.250    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.350 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.682    14.032    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.123 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.515    15.638    processor/registers/proc_clk_BUFG
    SLICE_X41Y41         FDCE                                         r  processor/registers/IP_reg_reg[1]_replica/C
                         clock pessimism              0.493    16.131    
                         clock uncertainty           -0.258    15.873    
    SLICE_X41Y41         FDCE (Recov_fdce_C_CLR)     -0.405    15.468    processor/registers/IP_reg_reg[1]_replica
  -------------------------------------------------------------------
                         required time                         15.468    
                         arrival time                          -6.108    
  -------------------------------------------------------------------
                         slack                                  9.360    

Slack (MET) :             9.435ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/registers_reg[1][1][2]/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.836ns  (logic 0.456ns (6.670%)  route 6.380ns (93.330%))
  Logic Levels:           0  
  Clock Path Skew:        2.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.352ns = ( 15.637 - 14.285 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.623    -0.718    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.262 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        6.380     6.118    processor/registers/proc_reset
    SLICE_X40Y40         FDCE                                         f  processor/registers/registers_reg[1][1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.798    13.250    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.350 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.682    14.032    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.123 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.514    15.637    processor/registers/proc_clk_BUFG
    SLICE_X40Y40         FDCE                                         r  processor/registers/registers_reg[1][1][2]/C
                         clock pessimism              0.493    16.130    
                         clock uncertainty           -0.258    15.872    
    SLICE_X40Y40         FDCE (Recov_fdce_C_CLR)     -0.319    15.553    processor/registers/registers_reg[1][1][2]
  -------------------------------------------------------------------
                         required time                         15.553    
                         arrival time                          -6.118    
  -------------------------------------------------------------------
                         slack                                  9.435    

Slack (MET) :             9.663ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/IP_reg_reg[1]_replica_5/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.446ns  (logic 0.456ns (7.074%)  route 5.990ns (92.926%))
  Logic Levels:           0  
  Clock Path Skew:        2.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns = ( 15.561 - 14.285 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.623    -0.718    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.262 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        5.990     5.729    processor/registers/proc_reset
    SLICE_X17Y35         FDCE                                         f  processor/registers/IP_reg_reg[1]_replica_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.798    13.250    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.350 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.682    14.032    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.123 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.438    15.561    processor/registers/proc_clk_BUFG
    SLICE_X17Y35         FDCE                                         r  processor/registers/IP_reg_reg[1]_replica_5/C
                         clock pessimism              0.493    16.054    
                         clock uncertainty           -0.258    15.796    
    SLICE_X17Y35         FDCE (Recov_fdce_C_CLR)     -0.405    15.391    processor/registers/IP_reg_reg[1]_replica_5
  -------------------------------------------------------------------
                         required time                         15.391    
                         arrival time                          -5.729    
  -------------------------------------------------------------------
                         slack                                  9.663    

Slack (MET) :             9.982ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/registers_reg[0][2][0]/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.193ns  (logic 0.456ns (7.363%)  route 5.737ns (92.637%))
  Logic Levels:           0  
  Clock Path Skew:        2.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.342ns = ( 15.627 - 14.285 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.623    -0.718    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.262 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        5.737     5.475    processor/registers/proc_reset
    SLICE_X41Y21         FDCE                                         f  processor/registers/registers_reg[0][2][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.798    13.250    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.350 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.682    14.032    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.123 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.504    15.627    processor/registers/proc_clk_BUFG
    SLICE_X41Y21         FDCE                                         r  processor/registers/registers_reg[0][2][0]/C
                         clock pessimism              0.493    16.120    
                         clock uncertainty           -0.258    15.862    
    SLICE_X41Y21         FDCE (Recov_fdce_C_CLR)     -0.405    15.457    processor/registers/registers_reg[0][2][0]
  -------------------------------------------------------------------
                         required time                         15.457    
                         arrival time                          -5.475    
  -------------------------------------------------------------------
                         slack                                  9.982    

Slack (MET) :             9.982ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/registers_reg[0][2][0]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.193ns  (logic 0.456ns (7.363%)  route 5.737ns (92.637%))
  Logic Levels:           0  
  Clock Path Skew:        2.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.342ns = ( 15.627 - 14.285 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.623    -0.718    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.262 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        5.737     5.475    processor/registers/proc_reset
    SLICE_X41Y21         FDCE                                         f  processor/registers/registers_reg[0][2][0]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.798    13.250    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.350 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.682    14.032    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.123 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.504    15.627    processor/registers/proc_clk_BUFG
    SLICE_X41Y21         FDCE                                         r  processor/registers/registers_reg[0][2][0]_lopt_replica/C
                         clock pessimism              0.493    16.120    
                         clock uncertainty           -0.258    15.862    
    SLICE_X41Y21         FDCE (Recov_fdce_C_CLR)     -0.405    15.457    processor/registers/registers_reg[0][2][0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.457    
                         arrival time                          -5.475    
  -------------------------------------------------------------------
                         slack                                  9.982    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/IP_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.141ns (6.584%)  route 2.001ns (93.416%))
  Logic Levels:           0  
  Clock Path Skew:        1.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.663ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.586    -0.504    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.363 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        2.001     1.638    processor/registers/proc_reset
    SLICE_X27Y39         FDCE                                         f  processor/registers/IP_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.009    -0.583    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.527 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.330    -0.197    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.168 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          0.832     0.663    processor/registers/proc_clk_BUFG
    SLICE_X27Y39         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
                         clock pessimism              0.503     1.167    
                         clock uncertainty            0.258     1.424    
    SLICE_X27Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.332    processor/registers/IP_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.332    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/IP_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.141ns (6.584%)  route 2.001ns (93.416%))
  Logic Levels:           0  
  Clock Path Skew:        1.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.663ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.586    -0.504    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.363 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        2.001     1.638    processor/registers/proc_reset
    SLICE_X27Y39         FDCE                                         f  processor/registers/IP_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.009    -0.583    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.527 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.330    -0.197    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.168 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          0.832     0.663    processor/registers/proc_clk_BUFG
    SLICE_X27Y39         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
                         clock pessimism              0.503     1.167    
                         clock uncertainty            0.258     1.424    
    SLICE_X27Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.332    processor/registers/IP_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.332    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/IP_reg_reg[2]_rep__0/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.141ns (6.584%)  route 2.001ns (93.416%))
  Logic Levels:           0  
  Clock Path Skew:        1.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.663ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.586    -0.504    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.363 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        2.001     1.638    processor/registers/proc_reset
    SLICE_X27Y39         FDCE                                         f  processor/registers/IP_reg_reg[2]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.009    -0.583    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.527 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.330    -0.197    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.168 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          0.832     0.663    processor/registers/proc_clk_BUFG
    SLICE_X27Y39         FDCE                                         r  processor/registers/IP_reg_reg[2]_rep__0/C
                         clock pessimism              0.503     1.167    
                         clock uncertainty            0.258     1.424    
    SLICE_X27Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.332    processor/registers/IP_reg_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.332    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/IP_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.141ns (6.584%)  route 2.001ns (93.416%))
  Logic Levels:           0  
  Clock Path Skew:        1.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.663ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.586    -0.504    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.363 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        2.001     1.638    processor/registers/proc_reset
    SLICE_X27Y39         FDCE                                         f  processor/registers/IP_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.009    -0.583    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.527 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.330    -0.197    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.168 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          0.832     0.663    processor/registers/proc_clk_BUFG
    SLICE_X27Y39         FDCE                                         r  processor/registers/IP_reg_reg[3]/C
                         clock pessimism              0.503     1.167    
                         clock uncertainty            0.258     1.424    
    SLICE_X27Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.332    processor/registers/IP_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.332    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/IP_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.141ns (6.584%)  route 2.001ns (93.416%))
  Logic Levels:           0  
  Clock Path Skew:        1.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.663ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.586    -0.504    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.363 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        2.001     1.638    processor/registers/proc_reset
    SLICE_X27Y39         FDCE                                         f  processor/registers/IP_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.009    -0.583    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.527 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.330    -0.197    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.168 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          0.832     0.663    processor/registers/proc_clk_BUFG
    SLICE_X27Y39         FDCE                                         r  processor/registers/IP_reg_reg[4]/C
                         clock pessimism              0.503     1.167    
                         clock uncertainty            0.258     1.424    
    SLICE_X27Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.332    processor/registers/IP_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.332    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/registers_reg[1][2][1]/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 0.141ns (6.380%)  route 2.069ns (93.620%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.656ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.586    -0.504    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.363 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        2.069     1.706    processor/registers/proc_reset
    SLICE_X29Y18         FDCE                                         f  processor/registers/registers_reg[1][2][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.009    -0.583    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.527 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.330    -0.197    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.168 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          0.825     0.656    processor/registers/proc_clk_BUFG
    SLICE_X29Y18         FDCE                                         r  processor/registers/registers_reg[1][2][1]/C
                         clock pessimism              0.503     1.160    
                         clock uncertainty            0.258     1.417    
    SLICE_X29Y18         FDCE (Remov_fdce_C_CLR)     -0.092     1.325    processor/registers/registers_reg[1][2][1]
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/registers_reg[0][1][0]/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.254ns  (logic 0.141ns (6.255%)  route 2.113ns (93.745%))
  Logic Levels:           0  
  Clock Path Skew:        1.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.694ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.586    -0.504    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.363 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        2.113     1.751    processor/registers/proc_reset
    SLICE_X39Y40         FDCE                                         f  processor/registers/registers_reg[0][1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.009    -0.583    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.527 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.330    -0.197    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.168 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          0.863     0.694    processor/registers/proc_clk_BUFG
    SLICE_X39Y40         FDCE                                         r  processor/registers/registers_reg[0][1][0]/C
                         clock pessimism              0.503     1.198    
                         clock uncertainty            0.258     1.455    
    SLICE_X39Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.363    processor/registers/registers_reg[0][1][0]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/registers_reg[0][1][2]/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.254ns  (logic 0.141ns (6.255%)  route 2.113ns (93.745%))
  Logic Levels:           0  
  Clock Path Skew:        1.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.694ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.586    -0.504    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.363 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        2.113     1.751    processor/registers/proc_reset
    SLICE_X39Y40         FDCE                                         f  processor/registers/registers_reg[0][1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.009    -0.583    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.527 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.330    -0.197    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.168 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          0.863     0.694    processor/registers/proc_clk_BUFG
    SLICE_X39Y40         FDCE                                         r  processor/registers/registers_reg[0][1][2]/C
                         clock pessimism              0.503     1.198    
                         clock uncertainty            0.258     1.455    
    SLICE_X39Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.363    processor/registers/registers_reg[0][1][2]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/registers_reg[0][2][2]_lopt_replica/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.254ns  (logic 0.141ns (6.255%)  route 2.113ns (93.745%))
  Logic Levels:           0  
  Clock Path Skew:        1.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.694ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.586    -0.504    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.363 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        2.113     1.751    processor/registers/proc_reset
    SLICE_X39Y40         FDCE                                         f  processor/registers/registers_reg[0][2][2]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.009    -0.583    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.527 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.330    -0.197    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.168 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          0.863     0.694    processor/registers/proc_clk_BUFG
    SLICE_X39Y40         FDCE                                         r  processor/registers/registers_reg[0][2][2]_lopt_replica/C
                         clock pessimism              0.503     1.198    
                         clock uncertainty            0.258     1.455    
    SLICE_X39Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.363    processor/registers/registers_reg[0][2][2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/registers/registers_reg[0][2][4]_lopt_replica/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.254ns  (logic 0.141ns (6.255%)  route 2.113ns (93.745%))
  Logic Levels:           0  
  Clock Path Skew:        1.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.694ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.586    -0.504    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.363 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        2.113     1.751    processor/registers/proc_reset
    SLICE_X39Y40         FDCE                                         f  processor/registers/registers_reg[0][2][4]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.009    -0.583    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.527 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.330    -0.197    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.168 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          0.863     0.694    processor/registers/proc_clk_BUFG
    SLICE_X39Y40         FDCE                                         r  processor/registers/registers_reg[0][2][4]_lopt_replica/C
                         clock pessimism              0.503     1.198    
                         clock uncertainty            0.258     1.455    
    SLICE_X39Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.363    processor/registers/registers_reg[0][2][4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.387    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_70Mhz_clk_wiz_0_1
  To Clock:  clk_70Mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.013ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.563ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.013ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/IP_reg_reg[0]_rep__1/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.118ns  (logic 0.456ns (6.406%)  route 6.662ns (93.594%))
  Logic Levels:           0  
  Clock Path Skew:        2.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.282ns = ( 15.567 - 14.285 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.623    -0.718    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.262 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        6.662     6.400    processor/registers/proc_reset
    SLICE_X25Y38         FDCE                                         f  processor/registers/IP_reg_reg[0]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.798    13.250    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.350 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.682    14.032    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.123 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.444    15.567    processor/registers/proc_clk_BUFG
    SLICE_X25Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__1/C
                         clock pessimism              0.493    16.060    
                         clock uncertainty           -0.242    15.818    
    SLICE_X25Y38         FDCE (Recov_fdce_C_CLR)     -0.405    15.413    processor/registers/IP_reg_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         15.413    
                         arrival time                          -6.400    
  -------------------------------------------------------------------
                         slack                                  9.013    

Slack (MET) :             9.013ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/IP_reg_reg[0]_rep__1_replica_1/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.118ns  (logic 0.456ns (6.406%)  route 6.662ns (93.594%))
  Logic Levels:           0  
  Clock Path Skew:        2.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.282ns = ( 15.567 - 14.285 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.623    -0.718    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.262 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        6.662     6.400    processor/registers/proc_reset
    SLICE_X25Y38         FDCE                                         f  processor/registers/IP_reg_reg[0]_rep__1_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.798    13.250    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.350 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.682    14.032    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.123 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.444    15.567    processor/registers/proc_clk_BUFG
    SLICE_X25Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__1_replica_1/C
                         clock pessimism              0.493    16.060    
                         clock uncertainty           -0.242    15.818    
    SLICE_X25Y38         FDCE (Recov_fdce_C_CLR)     -0.405    15.413    processor/registers/IP_reg_reg[0]_rep__1_replica_1
  -------------------------------------------------------------------
                         required time                         15.413    
                         arrival time                          -6.400    
  -------------------------------------------------------------------
                         slack                                  9.013    

Slack (MET) :             9.013ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/IP_reg_reg[0]_rep__2/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.118ns  (logic 0.456ns (6.406%)  route 6.662ns (93.594%))
  Logic Levels:           0  
  Clock Path Skew:        2.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.282ns = ( 15.567 - 14.285 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.623    -0.718    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.262 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        6.662     6.400    processor/registers/proc_reset
    SLICE_X25Y38         FDCE                                         f  processor/registers/IP_reg_reg[0]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.798    13.250    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.350 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.682    14.032    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.123 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.444    15.567    processor/registers/proc_clk_BUFG
    SLICE_X25Y38         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__2/C
                         clock pessimism              0.493    16.060    
                         clock uncertainty           -0.242    15.818    
    SLICE_X25Y38         FDCE (Recov_fdce_C_CLR)     -0.405    15.413    processor/registers/IP_reg_reg[0]_rep__2
  -------------------------------------------------------------------
                         required time                         15.413    
                         arrival time                          -6.400    
  -------------------------------------------------------------------
                         slack                                  9.013    

Slack (MET) :             9.013ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/IP_reg_reg[3]_replica_2/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.118ns  (logic 0.456ns (6.406%)  route 6.662ns (93.594%))
  Logic Levels:           0  
  Clock Path Skew:        2.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.282ns = ( 15.567 - 14.285 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.623    -0.718    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.262 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        6.662     6.400    processor/registers/proc_reset
    SLICE_X25Y38         FDCE                                         f  processor/registers/IP_reg_reg[3]_replica_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.798    13.250    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.350 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.682    14.032    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.123 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.444    15.567    processor/registers/proc_clk_BUFG
    SLICE_X25Y38         FDCE                                         r  processor/registers/IP_reg_reg[3]_replica_2/C
                         clock pessimism              0.493    16.060    
                         clock uncertainty           -0.242    15.818    
    SLICE_X25Y38         FDCE (Recov_fdce_C_CLR)     -0.405    15.413    processor/registers/IP_reg_reg[3]_replica_2
  -------------------------------------------------------------------
                         required time                         15.413    
                         arrival time                          -6.400    
  -------------------------------------------------------------------
                         slack                                  9.013    

Slack (MET) :             9.013ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/IP_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.118ns  (logic 0.456ns (6.406%)  route 6.662ns (93.594%))
  Logic Levels:           0  
  Clock Path Skew:        2.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.282ns = ( 15.567 - 14.285 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.623    -0.718    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.262 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        6.662     6.400    processor/registers/proc_reset
    SLICE_X25Y38         FDCE                                         f  processor/registers/IP_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.798    13.250    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.350 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.682    14.032    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.123 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.444    15.567    processor/registers/proc_clk_BUFG
    SLICE_X25Y38         FDCE                                         r  processor/registers/IP_reg_reg[6]/C
                         clock pessimism              0.493    16.060    
                         clock uncertainty           -0.242    15.818    
    SLICE_X25Y38         FDCE (Recov_fdce_C_CLR)     -0.405    15.413    processor/registers/IP_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.413    
                         arrival time                          -6.400    
  -------------------------------------------------------------------
                         slack                                  9.013    

Slack (MET) :             9.376ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/IP_reg_reg[1]_replica/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.826ns  (logic 0.456ns (6.680%)  route 6.370ns (93.320%))
  Logic Levels:           0  
  Clock Path Skew:        2.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.353ns = ( 15.638 - 14.285 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.623    -0.718    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.262 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        6.370     6.108    processor/registers/proc_reset
    SLICE_X41Y41         FDCE                                         f  processor/registers/IP_reg_reg[1]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.798    13.250    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.350 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.682    14.032    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.123 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.515    15.638    processor/registers/proc_clk_BUFG
    SLICE_X41Y41         FDCE                                         r  processor/registers/IP_reg_reg[1]_replica/C
                         clock pessimism              0.493    16.131    
                         clock uncertainty           -0.242    15.889    
    SLICE_X41Y41         FDCE (Recov_fdce_C_CLR)     -0.405    15.484    processor/registers/IP_reg_reg[1]_replica
  -------------------------------------------------------------------
                         required time                         15.484    
                         arrival time                          -6.108    
  -------------------------------------------------------------------
                         slack                                  9.376    

Slack (MET) :             9.451ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/registers_reg[1][1][2]/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.836ns  (logic 0.456ns (6.670%)  route 6.380ns (93.330%))
  Logic Levels:           0  
  Clock Path Skew:        2.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.352ns = ( 15.637 - 14.285 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.623    -0.718    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.262 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        6.380     6.118    processor/registers/proc_reset
    SLICE_X40Y40         FDCE                                         f  processor/registers/registers_reg[1][1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.798    13.250    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.350 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.682    14.032    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.123 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.514    15.637    processor/registers/proc_clk_BUFG
    SLICE_X40Y40         FDCE                                         r  processor/registers/registers_reg[1][1][2]/C
                         clock pessimism              0.493    16.130    
                         clock uncertainty           -0.242    15.888    
    SLICE_X40Y40         FDCE (Recov_fdce_C_CLR)     -0.319    15.569    processor/registers/registers_reg[1][1][2]
  -------------------------------------------------------------------
                         required time                         15.569    
                         arrival time                          -6.118    
  -------------------------------------------------------------------
                         slack                                  9.451    

Slack (MET) :             9.679ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/IP_reg_reg[1]_replica_5/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.446ns  (logic 0.456ns (7.074%)  route 5.990ns (92.926%))
  Logic Levels:           0  
  Clock Path Skew:        2.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns = ( 15.561 - 14.285 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.623    -0.718    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.262 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        5.990     5.729    processor/registers/proc_reset
    SLICE_X17Y35         FDCE                                         f  processor/registers/IP_reg_reg[1]_replica_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.798    13.250    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.350 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.682    14.032    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.123 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.438    15.561    processor/registers/proc_clk_BUFG
    SLICE_X17Y35         FDCE                                         r  processor/registers/IP_reg_reg[1]_replica_5/C
                         clock pessimism              0.493    16.054    
                         clock uncertainty           -0.242    15.812    
    SLICE_X17Y35         FDCE (Recov_fdce_C_CLR)     -0.405    15.407    processor/registers/IP_reg_reg[1]_replica_5
  -------------------------------------------------------------------
                         required time                         15.407    
                         arrival time                          -5.729    
  -------------------------------------------------------------------
                         slack                                  9.679    

Slack (MET) :             9.998ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/registers_reg[0][2][0]/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.193ns  (logic 0.456ns (7.363%)  route 5.737ns (92.637%))
  Logic Levels:           0  
  Clock Path Skew:        2.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.342ns = ( 15.627 - 14.285 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.623    -0.718    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.262 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        5.737     5.475    processor/registers/proc_reset
    SLICE_X41Y21         FDCE                                         f  processor/registers/registers_reg[0][2][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.798    13.250    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.350 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.682    14.032    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.123 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.504    15.627    processor/registers/proc_clk_BUFG
    SLICE_X41Y21         FDCE                                         r  processor/registers/registers_reg[0][2][0]/C
                         clock pessimism              0.493    16.120    
                         clock uncertainty           -0.242    15.878    
    SLICE_X41Y21         FDCE (Recov_fdce_C_CLR)     -0.405    15.473    processor/registers/registers_reg[0][2][0]
  -------------------------------------------------------------------
                         required time                         15.473    
                         arrival time                          -5.475    
  -------------------------------------------------------------------
                         slack                                  9.998    

Slack (MET) :             9.998ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/registers_reg[0][2][0]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_70Mhz_clk_wiz_0_1 rise@14.285ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.193ns  (logic 0.456ns (7.363%)  route 5.737ns (92.637%))
  Logic Levels:           0  
  Clock Path Skew:        2.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.342ns = ( 15.627 - 14.285 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.623    -0.718    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.262 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        5.737     5.475    processor/registers/proc_reset
    SLICE_X41Y21         FDCE                                         f  processor/registers/registers_reg[0][2][0]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                     14.285    14.285 r  
    M9                                                0.000    14.285 r  clk_in (IN)
                         net (fo=0)                   0.000    14.285    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.680 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.842    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.779 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    11.360    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.451 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.798    13.250    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.350 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.682    14.032    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.123 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.504    15.627    processor/registers/proc_clk_BUFG
    SLICE_X41Y21         FDCE                                         r  processor/registers/registers_reg[0][2][0]_lopt_replica/C
                         clock pessimism              0.493    16.120    
                         clock uncertainty           -0.242    15.878    
    SLICE_X41Y21         FDCE (Recov_fdce_C_CLR)     -0.405    15.473    processor/registers/registers_reg[0][2][0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.473    
                         arrival time                          -5.475    
  -------------------------------------------------------------------
                         slack                                  9.998    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/IP_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.141ns (6.584%)  route 2.001ns (93.416%))
  Logic Levels:           0  
  Clock Path Skew:        1.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.663ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.586    -0.504    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.363 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        2.001     1.638    processor/registers/proc_reset
    SLICE_X27Y39         FDCE                                         f  processor/registers/IP_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.009    -0.583    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.527 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.330    -0.197    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.168 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          0.832     0.663    processor/registers/proc_clk_BUFG
    SLICE_X27Y39         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
                         clock pessimism              0.503     1.167    
    SLICE_X27Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.075    processor/registers/IP_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/IP_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.141ns (6.584%)  route 2.001ns (93.416%))
  Logic Levels:           0  
  Clock Path Skew:        1.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.663ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.586    -0.504    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.363 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        2.001     1.638    processor/registers/proc_reset
    SLICE_X27Y39         FDCE                                         f  processor/registers/IP_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.009    -0.583    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.527 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.330    -0.197    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.168 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          0.832     0.663    processor/registers/proc_clk_BUFG
    SLICE_X27Y39         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
                         clock pessimism              0.503     1.167    
    SLICE_X27Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.075    processor/registers/IP_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/IP_reg_reg[2]_rep__0/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.141ns (6.584%)  route 2.001ns (93.416%))
  Logic Levels:           0  
  Clock Path Skew:        1.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.663ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.586    -0.504    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.363 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        2.001     1.638    processor/registers/proc_reset
    SLICE_X27Y39         FDCE                                         f  processor/registers/IP_reg_reg[2]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.009    -0.583    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.527 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.330    -0.197    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.168 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          0.832     0.663    processor/registers/proc_clk_BUFG
    SLICE_X27Y39         FDCE                                         r  processor/registers/IP_reg_reg[2]_rep__0/C
                         clock pessimism              0.503     1.167    
    SLICE_X27Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.075    processor/registers/IP_reg_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/IP_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.141ns (6.584%)  route 2.001ns (93.416%))
  Logic Levels:           0  
  Clock Path Skew:        1.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.663ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.586    -0.504    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.363 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        2.001     1.638    processor/registers/proc_reset
    SLICE_X27Y39         FDCE                                         f  processor/registers/IP_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.009    -0.583    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.527 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.330    -0.197    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.168 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          0.832     0.663    processor/registers/proc_clk_BUFG
    SLICE_X27Y39         FDCE                                         r  processor/registers/IP_reg_reg[3]/C
                         clock pessimism              0.503     1.167    
    SLICE_X27Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.075    processor/registers/IP_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/IP_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.141ns (6.584%)  route 2.001ns (93.416%))
  Logic Levels:           0  
  Clock Path Skew:        1.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.663ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.586    -0.504    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.363 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        2.001     1.638    processor/registers/proc_reset
    SLICE_X27Y39         FDCE                                         f  processor/registers/IP_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.009    -0.583    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.527 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.330    -0.197    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.168 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          0.832     0.663    processor/registers/proc_clk_BUFG
    SLICE_X27Y39         FDCE                                         r  processor/registers/IP_reg_reg[4]/C
                         clock pessimism              0.503     1.167    
    SLICE_X27Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.075    processor/registers/IP_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/registers_reg[1][2][1]/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 0.141ns (6.380%)  route 2.069ns (93.620%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.656ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.586    -0.504    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.363 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        2.069     1.706    processor/registers/proc_reset
    SLICE_X29Y18         FDCE                                         f  processor/registers/registers_reg[1][2][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.009    -0.583    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.527 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.330    -0.197    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.168 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          0.825     0.656    processor/registers/proc_clk_BUFG
    SLICE_X29Y18         FDCE                                         r  processor/registers/registers_reg[1][2][1]/C
                         clock pessimism              0.503     1.160    
    SLICE_X29Y18         FDCE (Remov_fdce_C_CLR)     -0.092     1.068    processor/registers/registers_reg[1][2][1]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/registers_reg[0][1][0]/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.254ns  (logic 0.141ns (6.255%)  route 2.113ns (93.745%))
  Logic Levels:           0  
  Clock Path Skew:        1.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.694ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.586    -0.504    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.363 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        2.113     1.751    processor/registers/proc_reset
    SLICE_X39Y40         FDCE                                         f  processor/registers/registers_reg[0][1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.009    -0.583    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.527 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.330    -0.197    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.168 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          0.863     0.694    processor/registers/proc_clk_BUFG
    SLICE_X39Y40         FDCE                                         r  processor/registers/registers_reg[0][1][0]/C
                         clock pessimism              0.503     1.198    
    SLICE_X39Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.106    processor/registers/registers_reg[0][1][0]
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/registers_reg[0][1][2]/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.254ns  (logic 0.141ns (6.255%)  route 2.113ns (93.745%))
  Logic Levels:           0  
  Clock Path Skew:        1.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.694ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.586    -0.504    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.363 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        2.113     1.751    processor/registers/proc_reset
    SLICE_X39Y40         FDCE                                         f  processor/registers/registers_reg[0][1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.009    -0.583    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.527 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.330    -0.197    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.168 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          0.863     0.694    processor/registers/proc_clk_BUFG
    SLICE_X39Y40         FDCE                                         r  processor/registers/registers_reg[0][1][2]/C
                         clock pessimism              0.503     1.198    
    SLICE_X39Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.106    processor/registers/registers_reg[0][1][2]
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/registers_reg[0][2][2]_lopt_replica/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.254ns  (logic 0.141ns (6.255%)  route 2.113ns (93.745%))
  Logic Levels:           0  
  Clock Path Skew:        1.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.694ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.586    -0.504    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.363 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        2.113     1.751    processor/registers/proc_reset
    SLICE_X39Y40         FDCE                                         f  processor/registers/registers_reg[0][2][2]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.009    -0.583    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.527 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.330    -0.197    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.168 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          0.863     0.694    processor/registers/proc_clk_BUFG
    SLICE_X39Y40         FDCE                                         r  processor/registers/registers_reg[0][2][2]_lopt_replica/C
                         clock pessimism              0.503     1.198    
    SLICE_X39Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.106    processor/registers/registers_reg[0][2][2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/registers/registers_reg[0][2][4]_lopt_replica/CLR
                            (removal check against rising-edge clock clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_70Mhz_clk_wiz_0_1 rise@0.000ns - clk_70Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.254ns  (logic 0.141ns (6.255%)  route 2.113ns (93.745%))
  Logic Levels:           0  
  Clock Path Skew:        1.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.694ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.586    -0.504    io_cont/clk_70Mhz
    SLICE_X35Y17         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.363 f  io_cont/reset_reg/Q
                         net (fo=2182, routed)        2.113     1.751    processor/registers/proc_reset
    SLICE_X39Y40         FDCE                                         f  processor/registers/registers_reg[0][2][4]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.009    -0.583    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.527 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.330    -0.197    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.168 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          0.863     0.694    processor/registers/proc_clk_BUFG
    SLICE_X39Y40         FDCE                                         r  processor/registers/registers_reg[0][2][4]_lopt_replica/C
                         clock pessimism              0.503     1.198    
    SLICE_X39Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.106    processor/registers/registers_reg[0][2][4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.645    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[1][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.321ns  (logic 0.749ns (14.076%)  route 4.572ns (85.924%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X36Y23         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          2.813     3.438    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X31Y44         LUT4 (Prop_lut4_I3_O)        0.124     3.562 r  processor/registers/Data2_reg[1][6]_i_1/O
                         net (fo=1, routed)           1.759     5.321    processor/registers/Data2_reg[1][6]_i_1_n_0
    SLICE_X39Y42         LDCE                                         r  processor/registers/Data2_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.251ns  (logic 0.749ns (14.263%)  route 4.502ns (85.737%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X36Y23         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          3.146     3.771    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X39Y39         LUT4 (Prop_lut4_I3_O)        0.124     3.895 r  processor/registers/Data2_reg[1][2]_i_1/O
                         net (fo=1, routed)           1.356     5.251    processor/registers/Data2_reg[1][2]_i_1_n_0
    SLICE_X33Y36         LDCE                                         r  processor/registers/Data2_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[0][4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.125ns  (logic 0.749ns (14.616%)  route 4.376ns (85.384%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X36Y23         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          3.744     4.369    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X33Y45         LUT4 (Prop_lut4_I3_O)        0.124     4.493 r  processor/registers/Data2_reg[0][4]_i_1/O
                         net (fo=1, routed)           0.632     5.125    processor/registers/Data2_reg[0][4]_i_1_n_0
    SLICE_X37Y49         LDCE                                         r  processor/registers/Data2_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[0][5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.911ns  (logic 0.749ns (15.251%)  route 4.162ns (84.749%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X36Y23         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          3.537     4.162    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X32Y45         LUT4 (Prop_lut4_I3_O)        0.124     4.286 r  processor/registers/Data2_reg[0][5]_i_1/O
                         net (fo=1, routed)           0.626     4.911    processor/registers/Data2_reg[0][5]_i_1_n_0
    SLICE_X37Y49         LDCE                                         r  processor/registers/Data2_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.802ns  (logic 0.683ns (14.224%)  route 4.119ns (85.776%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         LDCE                         0.000     0.000 r  processor/id/read1_reg[1]/G
    SLICE_X35Y26         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  processor/id/read1_reg[1]/Q
                         net (fo=22, routed)          2.798     3.357    processor/registers/Data1_reg[2][0]_0[1]
    SLICE_X32Y44         LUT4 (Prop_lut4_I3_O)        0.124     3.481 r  processor/registers/Data1_reg[0][3]_i_1/O
                         net (fo=1, routed)           1.321     4.802    processor/registers/Data1_reg[0][3]_i_1_n_0
    SLICE_X41Y42         LDCE                                         r  processor/registers/Data1_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[0][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.625ns  (logic 0.683ns (14.767%)  route 3.942ns (85.233%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         LDCE                         0.000     0.000 r  processor/id/read1_reg[0]/G
    SLICE_X35Y26         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  processor/id/read1_reg[0]/Q
                         net (fo=22, routed)          2.872     3.431    processor/registers/Data1_reg[2][0]_0[0]
    SLICE_X31Y45         LUT4 (Prop_lut4_I1_O)        0.124     3.555 r  processor/registers/Data1_reg[0][6]_i_1/O
                         net (fo=1, routed)           1.071     4.625    processor/registers/Data1_reg[0][6]_i_1_n_0
    SLICE_X36Y48         LDCE                                         r  processor/registers/Data1_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.502ns  (logic 0.749ns (16.638%)  route 3.753ns (83.362%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X36Y23         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          3.137     3.762    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X35Y46         LUT4 (Prop_lut4_I3_O)        0.124     3.886 r  processor/registers/Data2_reg[0][0]_i_1/O
                         net (fo=1, routed)           0.616     4.502    processor/registers/Data2_reg[0][0]_i_1_n_0
    SLICE_X37Y49         LDCE                                         r  processor/registers/Data2_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.493ns  (logic 0.749ns (16.671%)  route 3.744ns (83.329%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X36Y23         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          2.783     3.408    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X39Y40         LUT4 (Prop_lut4_I3_O)        0.124     3.532 r  processor/registers/Data2_reg[1][1]_i_1/O
                         net (fo=1, routed)           0.961     4.493    processor/registers/Data2_reg[1][1]_i_1_n_0
    SLICE_X39Y42         LDCE                                         r  processor/registers/Data2_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[0][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.453ns  (logic 0.749ns (16.821%)  route 3.704ns (83.179%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X36Y23         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          2.788     3.413    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X31Y45         LUT4 (Prop_lut4_I3_O)        0.124     3.537 r  processor/registers/Data2_reg[0][6]_i_1/O
                         net (fo=1, routed)           0.916     4.453    processor/registers/Data2_reg[0][6]_i_1_n_0
    SLICE_X37Y49         LDCE                                         r  processor/registers/Data2_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/internal_reg2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/id/read1_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.408ns  (logic 1.075ns (24.385%)  route 3.333ns (75.615%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         LDCE                         0.000     0.000 r  processor/id/internal_reg2_reg[0]/G
    SLICE_X32Y21         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  processor/id/internal_reg2_reg[0]/Q
                         net (fo=4, routed)           1.586     2.413    processor/registers/write_reg_reg[1][0]
    SLICE_X36Y23         LUT6 (Prop_lut6_I2_O)        0.124     2.537 r  processor/registers/read1_reg[0]_i_2/O
                         net (fo=1, routed)           0.786     3.323    processor/registers/read1_reg[0]_i_2_n_0
    SLICE_X35Y23         LUT5 (Prop_lut5_I0_O)        0.124     3.447 r  processor/registers/read1_reg[0]_i_1/O
                         net (fo=1, routed)           0.962     4.408    processor/id/Data1_reg[2][0]_i_1[0]
    SLICE_X35Y26         LDCE                                         r  processor/id/read1_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[2][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.411ns  (logic 0.223ns (54.194%)  route 0.188ns (45.806%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X36Y23         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          0.188     0.366    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X35Y22         LUT5 (Prop_lut5_I1_O)        0.045     0.411 r  processor/registers/Data2_reg[2][4]_i_1/O
                         net (fo=1, routed)           0.000     0.411    processor/registers/Data2_reg[2][4]_i_1_n_0
    SLICE_X35Y22         LDCE                                         r  processor/registers/Data2_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/internal_reg1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/id/read1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.533ns  (logic 0.265ns (49.711%)  route 0.268ns (50.289%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         LDCE                         0.000     0.000 r  processor/id/internal_reg1_reg[1]/G
    SLICE_X34Y23         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  processor/id/internal_reg1_reg[1]/Q
                         net (fo=2, routed)           0.068     0.288    processor/registers/write_reg_reg[1]_0[1]
    SLICE_X35Y23         LUT5 (Prop_lut5_I4_O)        0.045     0.333 r  processor/registers/read1_reg[1]_i_1/O
                         net (fo=1, routed)           0.200     0.533    processor/id/Data1_reg[2][0]_i_1[1]
    SLICE_X35Y26         LDCE                                         r  processor/id/read1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/internal_reg2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/id/read2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.600ns  (logic 0.240ns (40.031%)  route 0.360ns (59.969%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         LDCE                         0.000     0.000 r  processor/id/internal_reg2_reg[1]/G
    SLICE_X32Y21         LDCE (EnToQ_ldce_G_Q)        0.240     0.240 r  processor/id/internal_reg2_reg[1]/Q
                         net (fo=3, routed)           0.360     0.600    processor/id/internal_reg2_reg[1]_i_2[1]
    SLICE_X36Y23         LDCE                                         r  processor/id/read2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/internal_reg2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/id/read2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.630ns  (logic 0.240ns (38.079%)  route 0.390ns (61.921%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         LDCE                         0.000     0.000 r  processor/id/internal_reg2_reg[0]/G
    SLICE_X32Y21         LDCE (EnToQ_ldce_G_Q)        0.240     0.240 r  processor/id/internal_reg2_reg[0]/Q
                         net (fo=4, routed)           0.390     0.630    processor/id/internal_reg2_reg[1]_i_2[0]
    SLICE_X36Y23         LDCE                                         r  processor/id/read2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[2][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.685ns  (logic 0.203ns (29.655%)  route 0.482ns (70.345%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         LDCE                         0.000     0.000 r  processor/id/read1_reg[0]/G
    SLICE_X35Y26         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/read1_reg[0]/Q
                         net (fo=22, routed)          0.482     0.640    processor/registers/Data1_reg[2][0]_0[0]
    SLICE_X32Y18         LUT5 (Prop_lut5_I3_O)        0.045     0.685 r  processor/registers/Data1_reg[2][6]_i_1/O
                         net (fo=1, routed)           0.000     0.685    processor/registers/Data1_reg[2][6]_i_1_n_0
    SLICE_X32Y18         LDCE                                         r  processor/registers/Data1_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[2][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.770ns  (logic 0.203ns (26.380%)  route 0.567ns (73.620%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         LDCE                         0.000     0.000 r  processor/id/read1_reg[0]/G
    SLICE_X35Y26         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/read1_reg[0]/Q
                         net (fo=22, routed)          0.567     0.725    processor/registers/Data1_reg[2][0]_0[0]
    SLICE_X32Y18         LUT5 (Prop_lut5_I3_O)        0.045     0.770 r  processor/registers/Data1_reg[2][5]_i_1/O
                         net (fo=1, routed)           0.000     0.770    processor/registers/Data1_reg[2][5]_i_1_n_0
    SLICE_X32Y18         LDCE                                         r  processor/registers/Data1_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[2][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.771ns  (logic 0.203ns (26.345%)  route 0.568ns (73.655%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         LDCE                         0.000     0.000 r  processor/id/read1_reg[0]/G
    SLICE_X35Y26         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/read1_reg[0]/Q
                         net (fo=22, routed)          0.568     0.726    processor/registers/Data1_reg[2][0]_0[0]
    SLICE_X32Y18         LUT5 (Prop_lut5_I3_O)        0.045     0.771 r  processor/registers/Data1_reg[2][1]_i_1/O
                         net (fo=1, routed)           0.000     0.771    processor/registers/Data1_reg[2][1]_i_1_n_0
    SLICE_X32Y18         LDCE                                         r  processor/registers/Data1_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[2][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.784ns  (logic 0.203ns (25.883%)  route 0.581ns (74.117%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         LDCE                         0.000     0.000 r  processor/id/read1_reg[0]/G
    SLICE_X35Y26         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/read1_reg[0]/Q
                         net (fo=22, routed)          0.380     0.538    processor/registers/Data1_reg[2][0]_0[0]
    SLICE_X34Y19         LUT5 (Prop_lut5_I3_O)        0.045     0.583 r  processor/registers/Data1_reg[2][3]_i_1/O
                         net (fo=1, routed)           0.201     0.784    processor/registers/Data1_reg[2][3]_i_1_n_0
    SLICE_X32Y19         LDCE                                         r  processor/registers/Data1_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[2][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.827ns  (logic 0.223ns (26.950%)  route 0.604ns (73.050%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         LDCE                         0.000     0.000 r  processor/id/read2_reg[0]/G
    SLICE_X36Y23         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  processor/id/read2_reg[0]/Q
                         net (fo=22, routed)          0.489     0.667    processor/registers/Data2_reg[2][0]_0[0]
    SLICE_X33Y19         LUT5 (Prop_lut5_I3_O)        0.045     0.712 r  processor/registers/Data2_reg[2][3]_i_1/O
                         net (fo=1, routed)           0.115     0.827    processor/registers/Data2_reg[2][3]_i_1_n_0
    SLICE_X33Y17         LDCE                                         r  processor/registers/Data2_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[2][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.846ns  (logic 0.223ns (26.367%)  route 0.623ns (73.633%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         LDCE                         0.000     0.000 r  processor/id/read2_reg[0]/G
    SLICE_X36Y23         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  processor/id/read2_reg[0]/Q
                         net (fo=22, routed)          0.511     0.689    processor/registers/Data2_reg[2][0]_0[0]
    SLICE_X31Y18         LUT5 (Prop_lut5_I3_O)        0.045     0.734 r  processor/registers/Data2_reg[2][1]_i_1/O
                         net (fo=1, routed)           0.112     0.846    processor/registers/Data2_reg[2][1]_i_1_n_0
    SLICE_X33Y17         LDCE                                         r  processor/registers/Data2_reg[2][1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_70Mhz_clk_wiz_0
  To Clock:  

Max Delay           120 Endpoints
Min Delay           120 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            ja[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.254ns  (logic 5.215ns (32.087%)  route 11.038ns (67.913%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.003    -0.338    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.214 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.779     0.565    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.661 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.565     2.227    processor/registers/proc_clk_BUFG
    SLICE_X27Y39         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y39         FDCE (Prop_fdce_C_Q)         0.456     2.683 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=417, routed)         4.924     7.606    processor/memory/Q[1]
    SLICE_X35Y49         LUT6 (Prop_lut6_I2_O)        0.124     7.730 r  processor/memory/read1_reg[1]_i_86/O
                         net (fo=1, routed)           0.000     7.730    processor/memory/read1_reg[1]_i_86_n_0
    SLICE_X35Y49         MUXF7 (Prop_muxf7_I1_O)      0.217     7.947 r  processor/memory/read1_reg[1]_i_36/O
                         net (fo=1, routed)           0.000     7.947    processor/memory/read1_reg[1]_i_36_n_0
    SLICE_X35Y49         MUXF8 (Prop_muxf8_I1_O)      0.094     8.041 r  processor/memory/read1_reg[1]_i_14/O
                         net (fo=1, routed)           0.963     9.005    processor/registers/constant_reg[6]_i_2_1
    SLICE_X36Y42         LUT6 (Prop_lut6_I3_O)        0.316     9.321 r  processor/registers/read1_reg[1]_i_6/O
                         net (fo=16, routed)          2.244    11.564    processor/registers/mem_instruction[0]_2[0]
    SLICE_X36Y20         LUT5 (Prop_lut5_I0_O)        0.124    11.688 r  processor/registers/ja_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           0.980    12.668    processor/registers/ja_OBUF[7]_inst_i_3_n_0
    SLICE_X39Y21         LUT3 (Prop_lut3_I1_O)        0.150    12.818 r  processor/registers/ja_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.928    14.746    ja_OBUF[7]
    F4                   OBUF (Prop_obuf_I_O)         3.734    18.480 r  ja_OBUF[7]_inst/O
                         net (fo=0)                   0.000    18.480    ja[7]
    F4                                                                r  ja[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/id/constant_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.325ns  (logic 1.878ns (16.583%)  route 9.447ns (83.417%))
  Logic Levels:           7  (LUT6=4 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.003    -0.338    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.214 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.779     0.565    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.661 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.565     2.227    processor/registers/proc_clk_BUFG
    SLICE_X27Y39         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y39         FDCE (Prop_fdce_C_Q)         0.456     2.683 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=417, routed)         4.858     7.541    processor/memory/Q[1]
    SLICE_X39Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.665 r  processor/memory/address_reg[4]_i_82/O
                         net (fo=1, routed)           0.000     7.665    processor/memory/address_reg[4]_i_82_n_0
    SLICE_X39Y31         MUXF7 (Prop_muxf7_I0_O)      0.238     7.903 r  processor/memory/address_reg[4]_i_56/O
                         net (fo=1, routed)           0.000     7.903    processor/memory/address_reg[4]_i_56_n_0
    SLICE_X39Y31         MUXF8 (Prop_muxf8_I0_O)      0.104     8.007 r  processor/memory/address_reg[4]_i_43/O
                         net (fo=1, routed)           0.943     8.949    processor/memory/address_reg[4]_i_43_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I1_O)        0.316     9.265 r  processor/memory/address_reg[4]_i_21/O
                         net (fo=1, routed)           0.000     9.265    processor/memory/address_reg[4]_i_21_n_0
    SLICE_X38Y30         MUXF7 (Prop_muxf7_I1_O)      0.217     9.482 r  processor/memory/address_reg[4]_i_9/O
                         net (fo=1, routed)           1.038    10.520    processor/registers/internal_reg2_reg[1]_i_9_8
    SLICE_X37Y27         LUT6 (Prop_lut6_I5_O)        0.299    10.819 r  processor/registers/address_reg[4]_i_3/O
                         net (fo=3, routed)           1.612    12.431    processor/registers/mem_instruction[2]_0[4]
    SLICE_X34Y22         LUT6 (Prop_lut6_I4_O)        0.124    12.555 r  processor/registers/constant_reg[4]_i_1/O
                         net (fo=1, routed)           0.997    13.552    processor/id/registers[0][2][6]_i_4_0[4]
    SLICE_X34Y20         LDCE                                         r  processor/id/constant_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/id/read1_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.293ns  (logic 1.455ns (12.884%)  route 9.838ns (87.116%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.003    -0.338    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.214 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.779     0.565    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.661 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.565     2.227    processor/registers/proc_clk_BUFG
    SLICE_X27Y39         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y39         FDCE (Prop_fdce_C_Q)         0.456     2.683 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=417, routed)         4.924     7.606    processor/memory/Q[1]
    SLICE_X35Y49         LUT6 (Prop_lut6_I2_O)        0.124     7.730 r  processor/memory/read1_reg[1]_i_86/O
                         net (fo=1, routed)           0.000     7.730    processor/memory/read1_reg[1]_i_86_n_0
    SLICE_X35Y49         MUXF7 (Prop_muxf7_I1_O)      0.217     7.947 r  processor/memory/read1_reg[1]_i_36/O
                         net (fo=1, routed)           0.000     7.947    processor/memory/read1_reg[1]_i_36_n_0
    SLICE_X35Y49         MUXF8 (Prop_muxf8_I1_O)      0.094     8.041 r  processor/memory/read1_reg[1]_i_14/O
                         net (fo=1, routed)           0.963     9.005    processor/registers/constant_reg[6]_i_2_1
    SLICE_X36Y42         LUT6 (Prop_lut6_I3_O)        0.316     9.321 r  processor/registers/read1_reg[1]_i_6/O
                         net (fo=16, routed)          2.777    12.097    processor/registers/mem_instruction[0]_2[0]
    SLICE_X35Y23         LUT5 (Prop_lut5_I2_O)        0.124    12.221 r  processor/registers/read1_reg[1]_i_3/O
                         net (fo=1, routed)           0.670    12.891    processor/registers/read1_reg[1]_i_3_n_0
    SLICE_X35Y23         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  processor/registers/read1_reg[1]_i_1/O
                         net (fo=1, routed)           0.504    13.519    processor/id/Data1_reg[2][0]_i_1[1]
    SLICE_X35Y26         LDCE                                         r  processor/id/read1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/id/read1_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.901ns  (logic 1.455ns (13.348%)  route 9.446ns (86.652%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.003    -0.338    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.214 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.779     0.565    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.661 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.565     2.227    processor/registers/proc_clk_BUFG
    SLICE_X27Y39         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y39         FDCE (Prop_fdce_C_Q)         0.456     2.683 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=417, routed)         4.924     7.606    processor/memory/Q[1]
    SLICE_X35Y49         LUT6 (Prop_lut6_I2_O)        0.124     7.730 r  processor/memory/read1_reg[1]_i_86/O
                         net (fo=1, routed)           0.000     7.730    processor/memory/read1_reg[1]_i_86_n_0
    SLICE_X35Y49         MUXF7 (Prop_muxf7_I1_O)      0.217     7.947 r  processor/memory/read1_reg[1]_i_36/O
                         net (fo=1, routed)           0.000     7.947    processor/memory/read1_reg[1]_i_36_n_0
    SLICE_X35Y49         MUXF8 (Prop_muxf8_I1_O)      0.094     8.041 r  processor/memory/read1_reg[1]_i_14/O
                         net (fo=1, routed)           0.963     9.005    processor/registers/constant_reg[6]_i_2_1
    SLICE_X36Y42         LUT6 (Prop_lut6_I3_O)        0.316     9.321 r  processor/registers/read1_reg[1]_i_6/O
                         net (fo=16, routed)          1.811    11.132    processor/registers/mem_instruction[0]_2[0]
    SLICE_X36Y23         LUT6 (Prop_lut6_I3_O)        0.124    11.256 r  processor/registers/read1_reg[0]_i_2/O
                         net (fo=1, routed)           0.786    12.042    processor/registers/read1_reg[0]_i_2_n_0
    SLICE_X35Y23         LUT5 (Prop_lut5_I0_O)        0.124    12.166 r  processor/registers/read1_reg[0]_i_1/O
                         net (fo=1, routed)           0.962    13.127    processor/id/Data1_reg[2][0]_i_1[0]
    SLICE_X35Y26         LDCE                                         r  processor/id/read1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/id/constant_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.587ns  (logic 1.331ns (12.572%)  route 9.256ns (87.428%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.003    -0.338    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.214 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.779     0.565    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.661 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.565     2.227    processor/registers/proc_clk_BUFG
    SLICE_X27Y39         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y39         FDCE (Prop_fdce_C_Q)         0.456     2.683 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=417, routed)         5.565     8.248    processor/memory/Q[1]
    SLICE_X41Y45         LUT6 (Prop_lut6_I2_O)        0.124     8.372 r  processor/memory/internal_reg1_reg[1]_i_16/O
                         net (fo=1, routed)           0.000     8.372    processor/memory/internal_reg1_reg[1]_i_16_n_0
    SLICE_X41Y45         MUXF7 (Prop_muxf7_I1_O)      0.217     8.589 r  processor/memory/internal_reg1_reg[1]_i_8/O
                         net (fo=1, routed)           0.000     8.589    processor/memory/internal_reg1_reg[1]_i_8_n_0
    SLICE_X41Y45         MUXF8 (Prop_muxf8_I1_O)      0.094     8.683 r  processor/memory/internal_reg1_reg[1]_i_3/O
                         net (fo=1, routed)           0.862     9.544    processor/registers/internal_reg1_reg[1]_1
    SLICE_X37Y39         LUT6 (Prop_lut6_I1_O)        0.316     9.860 r  processor/registers/internal_reg1_reg[1]_i_1/O
                         net (fo=5, routed)           1.882    11.742    processor/registers/IP_reg_reg[2]_rep__0_2[0]
    SLICE_X34Y23         LUT6 (Prop_lut6_I5_O)        0.124    11.866 r  processor/registers/constant_reg[6]_i_1/O
                         net (fo=1, routed)           0.947    12.813    processor/id/registers[0][2][6]_i_4_0[6]
    SLICE_X34Y20         LDCE                                         r  processor/id/constant_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/id/address_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.452ns  (logic 1.884ns (18.025%)  route 8.568ns (81.975%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.003    -0.338    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.214 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.779     0.565    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.661 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.565     2.227    processor/registers/proc_clk_BUFG
    SLICE_X27Y39         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y39         FDCE (Prop_fdce_C_Q)         0.456     2.683 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=417, routed)         5.194     7.876    processor/memory/Q[1]
    SLICE_X40Y40         LUT6 (Prop_lut6_I2_O)        0.124     8.000 r  processor/memory/address_reg[4]_i_71/O
                         net (fo=1, routed)           0.000     8.000    processor/memory/address_reg[4]_i_71_n_0
    SLICE_X40Y40         MUXF7 (Prop_muxf7_I1_O)      0.247     8.247 r  processor/memory/address_reg[4]_i_50/O
                         net (fo=1, routed)           0.000     8.247    processor/memory/address_reg[4]_i_50_n_0
    SLICE_X40Y40         MUXF8 (Prop_muxf8_I0_O)      0.098     8.345 r  processor/memory/address_reg[4]_i_32/O
                         net (fo=1, routed)           0.689     9.035    processor/memory/address_reg[4]_i_32_n_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I3_O)        0.319     9.354 r  processor/memory/address_reg[4]_i_15/O
                         net (fo=1, routed)           0.000     9.354    processor/memory/address_reg[4]_i_15_n_0
    SLICE_X41Y37         MUXF7 (Prop_muxf7_I1_O)      0.217     9.571 r  processor/memory/address_reg[4]_i_6/O
                         net (fo=1, routed)           0.855    10.426    processor/registers/address_reg[4]_i_1_2
    SLICE_X40Y35         LUT6 (Prop_lut6_I5_O)        0.299    10.725 r  processor/registers/address_reg[4]_i_2/O
                         net (fo=3, routed)           1.450    12.175    processor/registers/mem_instruction[1]_1[4]
    SLICE_X34Y25         LUT3 (Prop_lut3_I0_O)        0.124    12.299 r  processor/registers/address_reg[4]_i_1/O
                         net (fo=1, routed)           0.379    12.679    processor/id/memory[23][0][6]_i_3[4]
    SLICE_X34Y25         LDCE                                         r  processor/id/address_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[2]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/id/constant_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.313ns  (logic 1.812ns (17.570%)  route 8.501ns (82.430%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.003    -0.338    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.214 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.779     0.565    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.661 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.564     2.226    processor/registers/proc_clk_BUFG
    SLICE_X25Y39         FDCE                                         r  processor/registers/IP_reg_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDCE (Prop_fdce_C_Q)         0.456     2.682 r  processor/registers/IP_reg_reg[2]_rep/Q
                         net (fo=86, routed)          4.923     7.605    processor/memory/read1_reg[1]_i_30_0
    SLICE_X34Y28         MUXF7 (Prop_muxf7_S_O)       0.296     7.901 r  processor/memory/address_reg[5]_i_56/O
                         net (fo=1, routed)           0.000     7.901    processor/memory/address_reg[5]_i_56_n_0
    SLICE_X34Y28         MUXF8 (Prop_muxf8_I0_O)      0.104     8.005 r  processor/memory/address_reg[5]_i_43/O
                         net (fo=1, routed)           0.643     8.648    processor/memory/address_reg[5]_i_43_n_0
    SLICE_X35Y27         LUT6 (Prop_lut6_I1_O)        0.316     8.964 r  processor/memory/address_reg[5]_i_21/O
                         net (fo=1, routed)           0.000     8.964    processor/memory/address_reg[5]_i_21_n_0
    SLICE_X35Y27         MUXF7 (Prop_muxf7_I1_O)      0.217     9.181 r  processor/memory/address_reg[5]_i_9/O
                         net (fo=1, routed)           0.462     9.643    processor/registers/internal_reg2_reg[1]_i_2_8
    SLICE_X40Y28         LUT6 (Prop_lut6_I5_O)        0.299     9.942 r  processor/registers/address_reg[5]_i_3/O
                         net (fo=3, routed)           1.531    11.472    processor/registers/mem_instruction[2]_0[5]
    SLICE_X34Y22         LUT6 (Prop_lut6_I4_O)        0.124    11.596 r  processor/registers/constant_reg[5]_i_1/O
                         net (fo=1, routed)           0.942    12.539    processor/id/registers[0][2][6]_i_4_0[5]
    SLICE_X34Y20         LDCE                                         r  processor/id/constant_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/id/constant_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.194ns  (logic 1.362ns (13.361%)  route 8.832ns (86.639%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.003    -0.338    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.214 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.779     0.565    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.661 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.565     2.227    processor/registers/proc_clk_BUFG
    SLICE_X27Y39         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y39         FDCE (Prop_fdce_C_Q)         0.456     2.683 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=417, routed)         5.685     8.368    processor/memory/Q[1]
    SLICE_X40Y37         LUT6 (Prop_lut6_I2_O)        0.124     8.492 r  processor/memory/address_reg[0]_i_22/O
                         net (fo=1, routed)           0.000     8.492    processor/memory/address_reg[0]_i_22_n_0
    SLICE_X40Y37         MUXF7 (Prop_muxf7_I0_O)      0.241     8.733 r  processor/memory/address_reg[0]_i_10/O
                         net (fo=1, routed)           0.000     8.733    processor/memory/address_reg[0]_i_10_n_0
    SLICE_X40Y37         MUXF8 (Prop_muxf8_I0_O)      0.098     8.831 r  processor/memory/address_reg[0]_i_4/O
                         net (fo=1, routed)           1.271    10.102    processor/registers/address_reg[0]_i_1_0
    SLICE_X37Y29         LUT6 (Prop_lut6_I1_O)        0.319    10.421 r  processor/registers/address_reg[0]_i_2/O
                         net (fo=3, routed)           1.257    11.679    processor/registers/mem_instruction[1]_1[0]
    SLICE_X34Y21         LUT6 (Prop_lut6_I5_O)        0.124    11.803 r  processor/registers/constant_reg[0]_i_1/O
                         net (fo=1, routed)           0.618    12.420    processor/id/registers[0][2][6]_i_4_0[0]
    SLICE_X34Y19         LDCE                                         r  processor/id/constant_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/id/address_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.024ns  (logic 1.362ns (13.588%)  route 8.662ns (86.412%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.003    -0.338    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.214 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.779     0.565    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.661 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.565     2.227    processor/registers/proc_clk_BUFG
    SLICE_X27Y39         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y39         FDCE (Prop_fdce_C_Q)         0.456     2.683 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=417, routed)         5.685     8.368    processor/memory/Q[1]
    SLICE_X40Y37         LUT6 (Prop_lut6_I2_O)        0.124     8.492 r  processor/memory/address_reg[0]_i_22/O
                         net (fo=1, routed)           0.000     8.492    processor/memory/address_reg[0]_i_22_n_0
    SLICE_X40Y37         MUXF7 (Prop_muxf7_I0_O)      0.241     8.733 r  processor/memory/address_reg[0]_i_10/O
                         net (fo=1, routed)           0.000     8.733    processor/memory/address_reg[0]_i_10_n_0
    SLICE_X40Y37         MUXF8 (Prop_muxf8_I0_O)      0.098     8.831 r  processor/memory/address_reg[0]_i_4/O
                         net (fo=1, routed)           1.271    10.102    processor/registers/address_reg[0]_i_1_0
    SLICE_X37Y29         LUT6 (Prop_lut6_I1_O)        0.319    10.421 r  processor/registers/address_reg[0]_i_2/O
                         net (fo=3, routed)           1.224    11.645    processor/registers/mem_instruction[1]_1[0]
    SLICE_X34Y22         LUT3 (Prop_lut3_I0_O)        0.124    11.769 r  processor/registers/address_reg[0]_i_1/O
                         net (fo=1, routed)           0.481    12.250    processor/id/memory[23][0][6]_i_3[0]
    SLICE_X34Y21         LDCE                                         r  processor/id/address_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            processor/id/constant_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.965ns  (logic 1.362ns (13.668%)  route 8.603ns (86.332%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.003    -0.338    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.214 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.779     0.565    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.661 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.565     2.227    processor/registers/proc_clk_BUFG
    SLICE_X27Y39         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y39         FDCE (Prop_fdce_C_Q)         0.456     2.683 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=417, routed)         5.417     8.099    processor/memory/Q[1]
    SLICE_X41Y36         LUT6 (Prop_lut6_I2_O)        0.124     8.223 r  processor/memory/address_reg[3]_i_38/O
                         net (fo=1, routed)           0.000     8.223    processor/memory/address_reg[3]_i_38_n_0
    SLICE_X41Y36         MUXF7 (Prop_muxf7_I0_O)      0.238     8.461 r  processor/memory/address_reg[3]_i_18/O
                         net (fo=1, routed)           0.000     8.461    processor/memory/address_reg[3]_i_18_n_0
    SLICE_X41Y36         MUXF8 (Prop_muxf8_I0_O)      0.104     8.565 r  processor/memory/address_reg[3]_i_8/O
                         net (fo=1, routed)           1.499    10.064    processor/registers/internal_reg2_reg[1]_i_9_4
    SLICE_X36Y23         LUT6 (Prop_lut6_I3_O)        0.316    10.380 r  processor/registers/address_reg[3]_i_3/O
                         net (fo=3, routed)           1.142    11.522    processor/registers/mem_instruction[2]_0[3]
    SLICE_X35Y21         LUT6 (Prop_lut6_I4_O)        0.124    11.646 r  processor/registers/constant_reg[3]_i_1/O
                         net (fo=1, routed)           0.545    12.191    processor/id/registers[0][2][6]_i_4_0[3]
    SLICE_X34Y20         LDCE                                         r  processor/id/constant_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 syscall_handler/tx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            uart_output_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.712ns  (logic 0.467ns (65.552%)  route 0.245ns (34.448%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.504    -1.329    syscall_handler/clk_70Mhz
    SLICE_X35Y18         FDRE                                         r  syscall_handler/tx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDRE (Prop_fdre_C_Q)         0.367    -0.962 r  syscall_handler/tx_data_reg[3]/Q
                         net (fo=1, routed)           0.245    -0.717    io_cont/syscall_tx_data[3]
    SLICE_X35Y16         LUT5 (Prop_lut5_I2_O)        0.100    -0.617 r  io_cont/uart_output_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.617    io_cont_n_100
    SLICE_X35Y16         LDCE                                         r  uart_output_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_handler/tx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            uart_output_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.884ns  (logic 0.467ns (52.813%)  route 0.417ns (47.187%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.506    -1.327    ex_handler/clk_70Mhz
    SLICE_X34Y17         FDRE                                         r  ex_handler/tx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y17         FDRE (Prop_fdre_C_Q)         0.367    -0.960 r  ex_handler/tx_data_reg[0]/Q
                         net (fo=1, routed)           0.259    -0.701    io_cont/tx_data_reg[7]_0[0]
    SLICE_X34Y16         LUT5 (Prop_lut5_I0_O)        0.100    -0.601 r  io_cont/uart_output_data_reg[0]_i_1/O
                         net (fo=1, routed)           0.158    -0.443    io_cont_n_103
    SLICE_X35Y16         LDCE                                         r  uart_output_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/write_data_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            proc_override_mem_write_data_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.016ns  (logic 0.467ns (45.946%)  route 0.549ns (54.054%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.509    -1.324    pl/clk_70Mhz
    SLICE_X35Y14         FDRE                                         r  pl/write_data_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.367    -0.957 r  pl/write_data_reg[0][1]/Q
                         net (fo=1, routed)           0.549    -0.408    syscall_handler/proc_override_mem_write_data_reg[0][6][1]
    SLICE_X36Y13         LUT3 (Prop_lut3_I2_O)        0.100    -0.308 r  syscall_handler/proc_override_mem_write_data_reg[0][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.308    syscall_handler_n_55
    SLICE_X36Y13         LDCE                                         r  proc_override_mem_write_data_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/write_data_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            proc_override_mem_write_data_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.147ns  (logic 0.467ns (40.706%)  route 0.680ns (59.294%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.443    -1.390    pl/clk_70Mhz
    SLICE_X31Y13         FDRE                                         r  pl/write_data_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.367    -1.023 r  pl/write_data_reg[1][2]/Q
                         net (fo=1, routed)           0.403    -0.620    syscall_handler/proc_override_mem_write_data_reg[1][6][2]
    SLICE_X31Y13         LUT3 (Prop_lut3_I2_O)        0.100    -0.520 r  syscall_handler/proc_override_mem_write_data_reg[1][2]_i_1/O
                         net (fo=1, routed)           0.277    -0.243    syscall_handler_n_61
    SLICE_X30Y14         LDCE                                         r  proc_override_mem_write_data_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_handler/tx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            uart_output_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.112ns  (logic 0.467ns (41.992%)  route 0.645ns (58.008%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.506    -1.327    ex_handler/clk_70Mhz
    SLICE_X37Y17         FDRE                                         r  ex_handler/tx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.367    -0.960 r  ex_handler/tx_data_reg[4]/Q
                         net (fo=4, routed)           0.362    -0.599    io_cont/tx_data_reg[7]_0[3]
    SLICE_X37Y15         LUT5 (Prop_lut5_I0_O)        0.100    -0.499 r  io_cont/uart_output_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.283    -0.215    io_cont_n_97
    SLICE_X40Y15         LDCE                                         r  uart_output_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_handler/tx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            uart_output_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.157ns  (logic 0.467ns (40.372%)  route 0.690ns (59.628%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.506    -1.327    ex_handler/clk_70Mhz
    SLICE_X37Y17         FDRE                                         r  ex_handler/tx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.367    -0.960 r  ex_handler/tx_data_reg[4]/Q
                         net (fo=4, routed)           0.690    -0.271    io_cont/tx_data_reg[7]_0[3]
    SLICE_X35Y16         LUT5 (Prop_lut5_I0_O)        0.100    -0.171 r  io_cont/uart_output_data_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    io_cont_n_99
    SLICE_X35Y16         LDCE                                         r  uart_output_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 syscall_handler/address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            proc_override_mem_address_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.247ns  (logic 0.467ns (37.439%)  route 0.780ns (62.561%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.441    -1.392    syscall_handler/clk_70Mhz
    SLICE_X29Y16         FDRE                                         r  syscall_handler/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDRE (Prop_fdre_C_Q)         0.367    -1.025 r  syscall_handler/address_reg[2]/Q
                         net (fo=2, routed)           0.505    -0.521    syscall_handler/address_reg[6]_1[2]
    SLICE_X31Y16         LUT3 (Prop_lut3_I0_O)        0.100    -0.421 r  syscall_handler/proc_override_mem_address_reg[2]_i_1/O
                         net (fo=1, routed)           0.276    -0.145    syscall_handler_n_40
    SLICE_X31Y17         LDCE                                         r  proc_override_mem_address_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/write_data_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            proc_override_mem_write_data_reg[2][0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.187ns  (logic 0.576ns (48.541%)  route 0.611ns (51.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.509    -1.324    pl/clk_70Mhz
    SLICE_X35Y14         FDRE                                         r  pl/write_data_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.337    -0.987 r  pl/write_data_reg[2][0]/Q
                         net (fo=1, routed)           0.221    -0.767    syscall_handler/proc_override_mem_write_data_reg[2][6][0]
    SLICE_X35Y14         LUT3 (Prop_lut3_I2_O)        0.239    -0.528 r  syscall_handler/proc_override_mem_write_data_reg[2][0]_i_1/O
                         net (fo=1, routed)           0.390    -0.138    syscall_handler_n_70
    SLICE_X36Y13         LDCE                                         r  proc_override_mem_write_data_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/write_data_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            proc_override_mem_write_data_reg[1][4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.252ns  (logic 0.624ns (49.842%)  route 0.628ns (50.158%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.444    -1.389    pl/clk_70Mhz
    SLICE_X32Y13         FDRE                                         r  pl/write_data_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         FDRE (Prop_fdre_C_Q)         0.385    -1.004 r  pl/write_data_reg[1][4]/Q
                         net (fo=1, routed)           0.350    -0.654    syscall_handler/proc_override_mem_write_data_reg[1][6][4]
    SLICE_X31Y13         LUT3 (Prop_lut3_I2_O)        0.239    -0.415 r  syscall_handler/proc_override_mem_write_data_reg[1][4]_i_1/O
                         net (fo=1, routed)           0.278    -0.137    syscall_handler_n_59
    SLICE_X30Y14         LDCE                                         r  proc_override_mem_write_data_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/write_data_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            proc_override_mem_write_data_reg[1][0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.286ns  (logic 0.518ns (40.291%)  route 0.768ns (59.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.444    -1.389    pl/clk_70Mhz
    SLICE_X32Y13         FDRE                                         r  pl/write_data_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         FDRE (Prop_fdre_C_Q)         0.418    -0.971 r  pl/write_data_reg[1][0]/Q
                         net (fo=1, routed)           0.362    -0.609    syscall_handler/proc_override_mem_write_data_reg[1][6][0]
    SLICE_X32Y13         LUT3 (Prop_lut3_I2_O)        0.100    -0.509 r  syscall_handler/proc_override_mem_write_data_reg[1][0]_i_1/O
                         net (fo=1, routed)           0.405    -0.104    syscall_handler_n_63
    SLICE_X31Y15         LDCE                                         r  proc_override_mem_write_data_reg[1][0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_70Mhz_clk_wiz_0_1
  To Clock:  

Max Delay           120 Endpoints
Min Delay           120 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            ja[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.254ns  (logic 5.215ns (32.087%)  route 11.038ns (67.913%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.003    -0.338    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.214 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.779     0.565    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.661 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.565     2.227    processor/registers/proc_clk_BUFG
    SLICE_X27Y39         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y39         FDCE (Prop_fdce_C_Q)         0.456     2.683 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=417, routed)         4.924     7.606    processor/memory/Q[1]
    SLICE_X35Y49         LUT6 (Prop_lut6_I2_O)        0.124     7.730 r  processor/memory/read1_reg[1]_i_86/O
                         net (fo=1, routed)           0.000     7.730    processor/memory/read1_reg[1]_i_86_n_0
    SLICE_X35Y49         MUXF7 (Prop_muxf7_I1_O)      0.217     7.947 r  processor/memory/read1_reg[1]_i_36/O
                         net (fo=1, routed)           0.000     7.947    processor/memory/read1_reg[1]_i_36_n_0
    SLICE_X35Y49         MUXF8 (Prop_muxf8_I1_O)      0.094     8.041 r  processor/memory/read1_reg[1]_i_14/O
                         net (fo=1, routed)           0.963     9.005    processor/registers/constant_reg[6]_i_2_1
    SLICE_X36Y42         LUT6 (Prop_lut6_I3_O)        0.316     9.321 r  processor/registers/read1_reg[1]_i_6/O
                         net (fo=16, routed)          2.244    11.564    processor/registers/mem_instruction[0]_2[0]
    SLICE_X36Y20         LUT5 (Prop_lut5_I0_O)        0.124    11.688 r  processor/registers/ja_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           0.980    12.668    processor/registers/ja_OBUF[7]_inst_i_3_n_0
    SLICE_X39Y21         LUT3 (Prop_lut3_I1_O)        0.150    12.818 r  processor/registers/ja_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.928    14.746    ja_OBUF[7]
    F4                   OBUF (Prop_obuf_I_O)         3.734    18.480 r  ja_OBUF[7]_inst/O
                         net (fo=0)                   0.000    18.480    ja[7]
    F4                                                                r  ja[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/id/constant_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.325ns  (logic 1.878ns (16.583%)  route 9.447ns (83.417%))
  Logic Levels:           7  (LUT6=4 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.003    -0.338    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.214 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.779     0.565    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.661 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.565     2.227    processor/registers/proc_clk_BUFG
    SLICE_X27Y39         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y39         FDCE (Prop_fdce_C_Q)         0.456     2.683 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=417, routed)         4.858     7.541    processor/memory/Q[1]
    SLICE_X39Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.665 r  processor/memory/address_reg[4]_i_82/O
                         net (fo=1, routed)           0.000     7.665    processor/memory/address_reg[4]_i_82_n_0
    SLICE_X39Y31         MUXF7 (Prop_muxf7_I0_O)      0.238     7.903 r  processor/memory/address_reg[4]_i_56/O
                         net (fo=1, routed)           0.000     7.903    processor/memory/address_reg[4]_i_56_n_0
    SLICE_X39Y31         MUXF8 (Prop_muxf8_I0_O)      0.104     8.007 r  processor/memory/address_reg[4]_i_43/O
                         net (fo=1, routed)           0.943     8.949    processor/memory/address_reg[4]_i_43_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I1_O)        0.316     9.265 r  processor/memory/address_reg[4]_i_21/O
                         net (fo=1, routed)           0.000     9.265    processor/memory/address_reg[4]_i_21_n_0
    SLICE_X38Y30         MUXF7 (Prop_muxf7_I1_O)      0.217     9.482 r  processor/memory/address_reg[4]_i_9/O
                         net (fo=1, routed)           1.038    10.520    processor/registers/internal_reg2_reg[1]_i_9_8
    SLICE_X37Y27         LUT6 (Prop_lut6_I5_O)        0.299    10.819 r  processor/registers/address_reg[4]_i_3/O
                         net (fo=3, routed)           1.612    12.431    processor/registers/mem_instruction[2]_0[4]
    SLICE_X34Y22         LUT6 (Prop_lut6_I4_O)        0.124    12.555 r  processor/registers/constant_reg[4]_i_1/O
                         net (fo=1, routed)           0.997    13.552    processor/id/registers[0][2][6]_i_4_0[4]
    SLICE_X34Y20         LDCE                                         r  processor/id/constant_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/id/read1_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.293ns  (logic 1.455ns (12.884%)  route 9.838ns (87.116%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.003    -0.338    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.214 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.779     0.565    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.661 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.565     2.227    processor/registers/proc_clk_BUFG
    SLICE_X27Y39         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y39         FDCE (Prop_fdce_C_Q)         0.456     2.683 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=417, routed)         4.924     7.606    processor/memory/Q[1]
    SLICE_X35Y49         LUT6 (Prop_lut6_I2_O)        0.124     7.730 r  processor/memory/read1_reg[1]_i_86/O
                         net (fo=1, routed)           0.000     7.730    processor/memory/read1_reg[1]_i_86_n_0
    SLICE_X35Y49         MUXF7 (Prop_muxf7_I1_O)      0.217     7.947 r  processor/memory/read1_reg[1]_i_36/O
                         net (fo=1, routed)           0.000     7.947    processor/memory/read1_reg[1]_i_36_n_0
    SLICE_X35Y49         MUXF8 (Prop_muxf8_I1_O)      0.094     8.041 r  processor/memory/read1_reg[1]_i_14/O
                         net (fo=1, routed)           0.963     9.005    processor/registers/constant_reg[6]_i_2_1
    SLICE_X36Y42         LUT6 (Prop_lut6_I3_O)        0.316     9.321 r  processor/registers/read1_reg[1]_i_6/O
                         net (fo=16, routed)          2.777    12.097    processor/registers/mem_instruction[0]_2[0]
    SLICE_X35Y23         LUT5 (Prop_lut5_I2_O)        0.124    12.221 r  processor/registers/read1_reg[1]_i_3/O
                         net (fo=1, routed)           0.670    12.891    processor/registers/read1_reg[1]_i_3_n_0
    SLICE_X35Y23         LUT5 (Prop_lut5_I0_O)        0.124    13.015 r  processor/registers/read1_reg[1]_i_1/O
                         net (fo=1, routed)           0.504    13.519    processor/id/Data1_reg[2][0]_i_1[1]
    SLICE_X35Y26         LDCE                                         r  processor/id/read1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/id/read1_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.901ns  (logic 1.455ns (13.348%)  route 9.446ns (86.652%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.003    -0.338    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.214 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.779     0.565    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.661 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.565     2.227    processor/registers/proc_clk_BUFG
    SLICE_X27Y39         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y39         FDCE (Prop_fdce_C_Q)         0.456     2.683 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=417, routed)         4.924     7.606    processor/memory/Q[1]
    SLICE_X35Y49         LUT6 (Prop_lut6_I2_O)        0.124     7.730 r  processor/memory/read1_reg[1]_i_86/O
                         net (fo=1, routed)           0.000     7.730    processor/memory/read1_reg[1]_i_86_n_0
    SLICE_X35Y49         MUXF7 (Prop_muxf7_I1_O)      0.217     7.947 r  processor/memory/read1_reg[1]_i_36/O
                         net (fo=1, routed)           0.000     7.947    processor/memory/read1_reg[1]_i_36_n_0
    SLICE_X35Y49         MUXF8 (Prop_muxf8_I1_O)      0.094     8.041 r  processor/memory/read1_reg[1]_i_14/O
                         net (fo=1, routed)           0.963     9.005    processor/registers/constant_reg[6]_i_2_1
    SLICE_X36Y42         LUT6 (Prop_lut6_I3_O)        0.316     9.321 r  processor/registers/read1_reg[1]_i_6/O
                         net (fo=16, routed)          1.811    11.132    processor/registers/mem_instruction[0]_2[0]
    SLICE_X36Y23         LUT6 (Prop_lut6_I3_O)        0.124    11.256 r  processor/registers/read1_reg[0]_i_2/O
                         net (fo=1, routed)           0.786    12.042    processor/registers/read1_reg[0]_i_2_n_0
    SLICE_X35Y23         LUT5 (Prop_lut5_I0_O)        0.124    12.166 r  processor/registers/read1_reg[0]_i_1/O
                         net (fo=1, routed)           0.962    13.127    processor/id/Data1_reg[2][0]_i_1[0]
    SLICE_X35Y26         LDCE                                         r  processor/id/read1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/id/constant_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.587ns  (logic 1.331ns (12.572%)  route 9.256ns (87.428%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.003    -0.338    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.214 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.779     0.565    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.661 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.565     2.227    processor/registers/proc_clk_BUFG
    SLICE_X27Y39         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y39         FDCE (Prop_fdce_C_Q)         0.456     2.683 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=417, routed)         5.565     8.248    processor/memory/Q[1]
    SLICE_X41Y45         LUT6 (Prop_lut6_I2_O)        0.124     8.372 r  processor/memory/internal_reg1_reg[1]_i_16/O
                         net (fo=1, routed)           0.000     8.372    processor/memory/internal_reg1_reg[1]_i_16_n_0
    SLICE_X41Y45         MUXF7 (Prop_muxf7_I1_O)      0.217     8.589 r  processor/memory/internal_reg1_reg[1]_i_8/O
                         net (fo=1, routed)           0.000     8.589    processor/memory/internal_reg1_reg[1]_i_8_n_0
    SLICE_X41Y45         MUXF8 (Prop_muxf8_I1_O)      0.094     8.683 r  processor/memory/internal_reg1_reg[1]_i_3/O
                         net (fo=1, routed)           0.862     9.544    processor/registers/internal_reg1_reg[1]_1
    SLICE_X37Y39         LUT6 (Prop_lut6_I1_O)        0.316     9.860 r  processor/registers/internal_reg1_reg[1]_i_1/O
                         net (fo=5, routed)           1.882    11.742    processor/registers/IP_reg_reg[2]_rep__0_2[0]
    SLICE_X34Y23         LUT6 (Prop_lut6_I5_O)        0.124    11.866 r  processor/registers/constant_reg[6]_i_1/O
                         net (fo=1, routed)           0.947    12.813    processor/id/registers[0][2][6]_i_4_0[6]
    SLICE_X34Y20         LDCE                                         r  processor/id/constant_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/id/address_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.452ns  (logic 1.884ns (18.025%)  route 8.568ns (81.975%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.003    -0.338    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.214 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.779     0.565    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.661 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.565     2.227    processor/registers/proc_clk_BUFG
    SLICE_X27Y39         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y39         FDCE (Prop_fdce_C_Q)         0.456     2.683 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=417, routed)         5.194     7.876    processor/memory/Q[1]
    SLICE_X40Y40         LUT6 (Prop_lut6_I2_O)        0.124     8.000 r  processor/memory/address_reg[4]_i_71/O
                         net (fo=1, routed)           0.000     8.000    processor/memory/address_reg[4]_i_71_n_0
    SLICE_X40Y40         MUXF7 (Prop_muxf7_I1_O)      0.247     8.247 r  processor/memory/address_reg[4]_i_50/O
                         net (fo=1, routed)           0.000     8.247    processor/memory/address_reg[4]_i_50_n_0
    SLICE_X40Y40         MUXF8 (Prop_muxf8_I0_O)      0.098     8.345 r  processor/memory/address_reg[4]_i_32/O
                         net (fo=1, routed)           0.689     9.035    processor/memory/address_reg[4]_i_32_n_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I3_O)        0.319     9.354 r  processor/memory/address_reg[4]_i_15/O
                         net (fo=1, routed)           0.000     9.354    processor/memory/address_reg[4]_i_15_n_0
    SLICE_X41Y37         MUXF7 (Prop_muxf7_I1_O)      0.217     9.571 r  processor/memory/address_reg[4]_i_6/O
                         net (fo=1, routed)           0.855    10.426    processor/registers/address_reg[4]_i_1_2
    SLICE_X40Y35         LUT6 (Prop_lut6_I5_O)        0.299    10.725 r  processor/registers/address_reg[4]_i_2/O
                         net (fo=3, routed)           1.450    12.175    processor/registers/mem_instruction[1]_1[4]
    SLICE_X34Y25         LUT3 (Prop_lut3_I0_O)        0.124    12.299 r  processor/registers/address_reg[4]_i_1/O
                         net (fo=1, routed)           0.379    12.679    processor/id/memory[23][0][6]_i_3[4]
    SLICE_X34Y25         LDCE                                         r  processor/id/address_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[2]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/id/constant_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.313ns  (logic 1.812ns (17.570%)  route 8.501ns (82.430%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.003    -0.338    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.214 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.779     0.565    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.661 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.564     2.226    processor/registers/proc_clk_BUFG
    SLICE_X25Y39         FDCE                                         r  processor/registers/IP_reg_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDCE (Prop_fdce_C_Q)         0.456     2.682 r  processor/registers/IP_reg_reg[2]_rep/Q
                         net (fo=86, routed)          4.923     7.605    processor/memory/read1_reg[1]_i_30_0
    SLICE_X34Y28         MUXF7 (Prop_muxf7_S_O)       0.296     7.901 r  processor/memory/address_reg[5]_i_56/O
                         net (fo=1, routed)           0.000     7.901    processor/memory/address_reg[5]_i_56_n_0
    SLICE_X34Y28         MUXF8 (Prop_muxf8_I0_O)      0.104     8.005 r  processor/memory/address_reg[5]_i_43/O
                         net (fo=1, routed)           0.643     8.648    processor/memory/address_reg[5]_i_43_n_0
    SLICE_X35Y27         LUT6 (Prop_lut6_I1_O)        0.316     8.964 r  processor/memory/address_reg[5]_i_21/O
                         net (fo=1, routed)           0.000     8.964    processor/memory/address_reg[5]_i_21_n_0
    SLICE_X35Y27         MUXF7 (Prop_muxf7_I1_O)      0.217     9.181 r  processor/memory/address_reg[5]_i_9/O
                         net (fo=1, routed)           0.462     9.643    processor/registers/internal_reg2_reg[1]_i_2_8
    SLICE_X40Y28         LUT6 (Prop_lut6_I5_O)        0.299     9.942 r  processor/registers/address_reg[5]_i_3/O
                         net (fo=3, routed)           1.531    11.472    processor/registers/mem_instruction[2]_0[5]
    SLICE_X34Y22         LUT6 (Prop_lut6_I4_O)        0.124    11.596 r  processor/registers/constant_reg[5]_i_1/O
                         net (fo=1, routed)           0.942    12.539    processor/id/registers[0][2][6]_i_4_0[5]
    SLICE_X34Y20         LDCE                                         r  processor/id/constant_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/id/constant_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.194ns  (logic 1.362ns (13.361%)  route 8.832ns (86.639%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.003    -0.338    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.214 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.779     0.565    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.661 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.565     2.227    processor/registers/proc_clk_BUFG
    SLICE_X27Y39         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y39         FDCE (Prop_fdce_C_Q)         0.456     2.683 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=417, routed)         5.685     8.368    processor/memory/Q[1]
    SLICE_X40Y37         LUT6 (Prop_lut6_I2_O)        0.124     8.492 r  processor/memory/address_reg[0]_i_22/O
                         net (fo=1, routed)           0.000     8.492    processor/memory/address_reg[0]_i_22_n_0
    SLICE_X40Y37         MUXF7 (Prop_muxf7_I0_O)      0.241     8.733 r  processor/memory/address_reg[0]_i_10/O
                         net (fo=1, routed)           0.000     8.733    processor/memory/address_reg[0]_i_10_n_0
    SLICE_X40Y37         MUXF8 (Prop_muxf8_I0_O)      0.098     8.831 r  processor/memory/address_reg[0]_i_4/O
                         net (fo=1, routed)           1.271    10.102    processor/registers/address_reg[0]_i_1_0
    SLICE_X37Y29         LUT6 (Prop_lut6_I1_O)        0.319    10.421 r  processor/registers/address_reg[0]_i_2/O
                         net (fo=3, routed)           1.257    11.679    processor/registers/mem_instruction[1]_1[0]
    SLICE_X34Y21         LUT6 (Prop_lut6_I5_O)        0.124    11.803 r  processor/registers/constant_reg[0]_i_1/O
                         net (fo=1, routed)           0.618    12.420    processor/id/registers[0][2][6]_i_4_0[0]
    SLICE_X34Y19         LDCE                                         r  processor/id/constant_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/id/address_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.024ns  (logic 1.362ns (13.588%)  route 8.662ns (86.412%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.003    -0.338    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.214 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.779     0.565    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.661 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.565     2.227    processor/registers/proc_clk_BUFG
    SLICE_X27Y39         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y39         FDCE (Prop_fdce_C_Q)         0.456     2.683 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=417, routed)         5.685     8.368    processor/memory/Q[1]
    SLICE_X40Y37         LUT6 (Prop_lut6_I2_O)        0.124     8.492 r  processor/memory/address_reg[0]_i_22/O
                         net (fo=1, routed)           0.000     8.492    processor/memory/address_reg[0]_i_22_n_0
    SLICE_X40Y37         MUXF7 (Prop_muxf7_I0_O)      0.241     8.733 r  processor/memory/address_reg[0]_i_10/O
                         net (fo=1, routed)           0.000     8.733    processor/memory/address_reg[0]_i_10_n_0
    SLICE_X40Y37         MUXF8 (Prop_muxf8_I0_O)      0.098     8.831 r  processor/memory/address_reg[0]_i_4/O
                         net (fo=1, routed)           1.271    10.102    processor/registers/address_reg[0]_i_1_0
    SLICE_X37Y29         LUT6 (Prop_lut6_I1_O)        0.319    10.421 r  processor/registers/address_reg[0]_i_2/O
                         net (fo=3, routed)           1.224    11.645    processor/registers/mem_instruction[1]_1[0]
    SLICE_X34Y22         LUT3 (Prop_lut3_I0_O)        0.124    11.769 r  processor/registers/address_reg[0]_i_1/O
                         net (fo=1, routed)           0.481    12.250    processor/id/memory[23][0][6]_i_3[0]
    SLICE_X34Y21         LDCE                                         r  processor/id/address_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            processor/id/constant_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.965ns  (logic 1.362ns (13.668%)  route 8.603ns (86.332%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        2.003    -0.338    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.214 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.779     0.565    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.661 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.565     2.227    processor/registers/proc_clk_BUFG
    SLICE_X27Y39         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y39         FDCE (Prop_fdce_C_Q)         0.456     2.683 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=417, routed)         5.417     8.099    processor/memory/Q[1]
    SLICE_X41Y36         LUT6 (Prop_lut6_I2_O)        0.124     8.223 r  processor/memory/address_reg[3]_i_38/O
                         net (fo=1, routed)           0.000     8.223    processor/memory/address_reg[3]_i_38_n_0
    SLICE_X41Y36         MUXF7 (Prop_muxf7_I0_O)      0.238     8.461 r  processor/memory/address_reg[3]_i_18/O
                         net (fo=1, routed)           0.000     8.461    processor/memory/address_reg[3]_i_18_n_0
    SLICE_X41Y36         MUXF8 (Prop_muxf8_I0_O)      0.104     8.565 r  processor/memory/address_reg[3]_i_8/O
                         net (fo=1, routed)           1.499    10.064    processor/registers/internal_reg2_reg[1]_i_9_4
    SLICE_X36Y23         LUT6 (Prop_lut6_I3_O)        0.316    10.380 r  processor/registers/address_reg[3]_i_3/O
                         net (fo=3, routed)           1.142    11.522    processor/registers/mem_instruction[2]_0[3]
    SLICE_X35Y21         LUT6 (Prop_lut6_I4_O)        0.124    11.646 r  processor/registers/constant_reg[3]_i_1/O
                         net (fo=1, routed)           0.545    12.191    processor/id/registers[0][2][6]_i_4_0[3]
    SLICE_X34Y20         LDCE                                         r  processor/id/constant_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 syscall_handler/tx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            uart_output_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.712ns  (logic 0.467ns (65.552%)  route 0.245ns (34.448%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.504    -1.329    syscall_handler/clk_70Mhz
    SLICE_X35Y18         FDRE                                         r  syscall_handler/tx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDRE (Prop_fdre_C_Q)         0.367    -0.962 r  syscall_handler/tx_data_reg[3]/Q
                         net (fo=1, routed)           0.245    -0.717    io_cont/syscall_tx_data[3]
    SLICE_X35Y16         LUT5 (Prop_lut5_I2_O)        0.100    -0.617 r  io_cont/uart_output_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.617    io_cont_n_100
    SLICE_X35Y16         LDCE                                         r  uart_output_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_handler/tx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            uart_output_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.884ns  (logic 0.467ns (52.813%)  route 0.417ns (47.187%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.506    -1.327    ex_handler/clk_70Mhz
    SLICE_X34Y17         FDRE                                         r  ex_handler/tx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y17         FDRE (Prop_fdre_C_Q)         0.367    -0.960 r  ex_handler/tx_data_reg[0]/Q
                         net (fo=1, routed)           0.259    -0.701    io_cont/tx_data_reg[7]_0[0]
    SLICE_X34Y16         LUT5 (Prop_lut5_I0_O)        0.100    -0.601 r  io_cont/uart_output_data_reg[0]_i_1/O
                         net (fo=1, routed)           0.158    -0.443    io_cont_n_103
    SLICE_X35Y16         LDCE                                         r  uart_output_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/write_data_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            proc_override_mem_write_data_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.016ns  (logic 0.467ns (45.946%)  route 0.549ns (54.054%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.509    -1.324    pl/clk_70Mhz
    SLICE_X35Y14         FDRE                                         r  pl/write_data_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.367    -0.957 r  pl/write_data_reg[0][1]/Q
                         net (fo=1, routed)           0.549    -0.408    syscall_handler/proc_override_mem_write_data_reg[0][6][1]
    SLICE_X36Y13         LUT3 (Prop_lut3_I2_O)        0.100    -0.308 r  syscall_handler/proc_override_mem_write_data_reg[0][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.308    syscall_handler_n_55
    SLICE_X36Y13         LDCE                                         r  proc_override_mem_write_data_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/write_data_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            proc_override_mem_write_data_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.147ns  (logic 0.467ns (40.706%)  route 0.680ns (59.294%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.443    -1.390    pl/clk_70Mhz
    SLICE_X31Y13         FDRE                                         r  pl/write_data_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.367    -1.023 r  pl/write_data_reg[1][2]/Q
                         net (fo=1, routed)           0.403    -0.620    syscall_handler/proc_override_mem_write_data_reg[1][6][2]
    SLICE_X31Y13         LUT3 (Prop_lut3_I2_O)        0.100    -0.520 r  syscall_handler/proc_override_mem_write_data_reg[1][2]_i_1/O
                         net (fo=1, routed)           0.277    -0.243    syscall_handler_n_61
    SLICE_X30Y14         LDCE                                         r  proc_override_mem_write_data_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_handler/tx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            uart_output_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.112ns  (logic 0.467ns (41.992%)  route 0.645ns (58.008%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.506    -1.327    ex_handler/clk_70Mhz
    SLICE_X37Y17         FDRE                                         r  ex_handler/tx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.367    -0.960 r  ex_handler/tx_data_reg[4]/Q
                         net (fo=4, routed)           0.362    -0.599    io_cont/tx_data_reg[7]_0[3]
    SLICE_X37Y15         LUT5 (Prop_lut5_I0_O)        0.100    -0.499 r  io_cont/uart_output_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.283    -0.215    io_cont_n_97
    SLICE_X40Y15         LDCE                                         r  uart_output_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_handler/tx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            uart_output_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.157ns  (logic 0.467ns (40.372%)  route 0.690ns (59.628%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.506    -1.327    ex_handler/clk_70Mhz
    SLICE_X37Y17         FDRE                                         r  ex_handler/tx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.367    -0.960 r  ex_handler/tx_data_reg[4]/Q
                         net (fo=4, routed)           0.690    -0.271    io_cont/tx_data_reg[7]_0[3]
    SLICE_X35Y16         LUT5 (Prop_lut5_I0_O)        0.100    -0.171 r  io_cont/uart_output_data_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    io_cont_n_99
    SLICE_X35Y16         LDCE                                         r  uart_output_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 syscall_handler/address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            proc_override_mem_address_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.247ns  (logic 0.467ns (37.439%)  route 0.780ns (62.561%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.441    -1.392    syscall_handler/clk_70Mhz
    SLICE_X29Y16         FDRE                                         r  syscall_handler/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDRE (Prop_fdre_C_Q)         0.367    -1.025 r  syscall_handler/address_reg[2]/Q
                         net (fo=2, routed)           0.505    -0.521    syscall_handler/address_reg[6]_1[2]
    SLICE_X31Y16         LUT3 (Prop_lut3_I0_O)        0.100    -0.421 r  syscall_handler/proc_override_mem_address_reg[2]_i_1/O
                         net (fo=1, routed)           0.276    -0.145    syscall_handler_n_40
    SLICE_X31Y17         LDCE                                         r  proc_override_mem_address_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/write_data_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            proc_override_mem_write_data_reg[2][0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.187ns  (logic 0.576ns (48.541%)  route 0.611ns (51.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.509    -1.324    pl/clk_70Mhz
    SLICE_X35Y14         FDRE                                         r  pl/write_data_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.337    -0.987 r  pl/write_data_reg[2][0]/Q
                         net (fo=1, routed)           0.221    -0.767    syscall_handler/proc_override_mem_write_data_reg[2][6][0]
    SLICE_X35Y14         LUT3 (Prop_lut3_I2_O)        0.239    -0.528 r  syscall_handler/proc_override_mem_write_data_reg[2][0]_i_1/O
                         net (fo=1, routed)           0.390    -0.138    syscall_handler_n_70
    SLICE_X36Y13         LDCE                                         r  proc_override_mem_write_data_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/write_data_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            proc_override_mem_write_data_reg[1][4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.252ns  (logic 0.624ns (49.842%)  route 0.628ns (50.158%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.444    -1.389    pl/clk_70Mhz
    SLICE_X32Y13         FDRE                                         r  pl/write_data_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         FDRE (Prop_fdre_C_Q)         0.385    -1.004 r  pl/write_data_reg[1][4]/Q
                         net (fo=1, routed)           0.350    -0.654    syscall_handler/proc_override_mem_write_data_reg[1][6][4]
    SLICE_X31Y13         LUT3 (Prop_lut3_I2_O)        0.239    -0.415 r  syscall_handler/proc_override_mem_write_data_reg[1][4]_i_1/O
                         net (fo=1, routed)           0.278    -0.137    syscall_handler_n_59
    SLICE_X30Y14         LDCE                                         r  proc_override_mem_write_data_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/write_data_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Destination:            proc_override_mem_write_data_reg[1][0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.286ns  (logic 0.518ns (40.291%)  route 0.768ns (59.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.444    -1.389    pl/clk_70Mhz
    SLICE_X32Y13         FDRE                                         r  pl/write_data_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         FDRE (Prop_fdre_C_Q)         0.418    -0.971 r  pl/write_data_reg[1][0]/Q
                         net (fo=1, routed)           0.362    -0.609    syscall_handler/proc_override_mem_write_data_reg[1][6][0]
    SLICE_X32Y13         LUT3 (Prop_lut3_I2_O)        0.100    -0.509 r  syscall_handler/proc_override_mem_write_data_reg[1][0]_i_1/O
                         net (fo=1, routed)           0.405    -0.104    syscall_handler_n_63
    SLICE_X31Y15         LDCE                                         r  proc_override_mem_write_data_reg[1][0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            instance_name/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.324ns  (logic 0.096ns (2.888%)  route 3.228ns (97.112%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.863ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    M9                                                0.000    41.667 f  clk_in (IN)
                         net (fo=0)                   0.000    41.667    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    43.132 f  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.365    instance_name/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.796    37.569 f  instance_name/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.660    39.229    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    39.325 f  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           1.567    40.893    instance_name/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  instance_name/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            instance_name/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.122ns  (logic 0.091ns (2.915%)  route 3.030ns (97.085%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.863ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.388ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           1.449    -1.384    instance_name/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  instance_name/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            instance_name/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.324ns  (logic 0.096ns (2.888%)  route 3.228ns (97.112%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.842ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     41.665    41.665 f  
    M9                                                0.000    41.665 f  clk_in (IN)
                         net (fo=0)                   0.000    41.665    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    43.130 f  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.363    instance_name/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.796    37.567 f  instance_name/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.660    39.228    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    39.324 f  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           1.567    40.891    instance_name/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  instance_name/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            instance_name/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.122ns  (logic 0.091ns (2.915%)  route 3.030ns (97.085%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.842ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           1.449    -1.384    instance_name/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  instance_name/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_70Mhz_clk_wiz_0

Max Delay          4409 Endpoints
Min Delay          4409 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][1]/G
                            (positive level-sensitive latch)
  Destination:            processor/cmp_flags_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.349ns  (logic 5.118ns (21.920%)  route 18.231ns (78.080%))
  Logic Levels:           24  (CARRY4=5 LDCE=1 LUT2=4 LUT4=1 LUT5=2 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][1]/G
    SLICE_X32Y18         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  processor/registers/Data1_reg[2][1]/Q
                         net (fo=3, routed)           2.863     3.690    processor/registers/IP_reg_reg[6]_1[1]
    SLICE_X31Y34         LUT5 (Prop_lut5_I4_O)        0.124     3.814 r  processor/registers/memory[1][0][6]_i_3/O
                         net (fo=589, routed)         1.250     5.063    processor/memory/memory_reg[0][2][0]_i_21_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I2_O)        0.124     5.187 r  processor/memory/memory[0][2][0]_i_48/O
                         net (fo=1, routed)           0.000     5.187    processor/memory/memory[0][2][0]_i_48_n_0
    SLICE_X33Y32         MUXF7 (Prop_muxf7_I0_O)      0.212     5.399 r  processor/memory/memory_reg[0][2][0]_i_37/O
                         net (fo=1, routed)           0.000     5.399    processor/memory/memory_reg[0][2][0]_i_37_n_0
    SLICE_X33Y32         MUXF8 (Prop_muxf8_I1_O)      0.094     5.493 r  processor/memory/memory_reg[0][2][0]_i_23/O
                         net (fo=1, routed)           1.276     6.769    processor/memory/memory_reg[0][2][0]_i_23_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I1_O)        0.316     7.085 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           0.895     7.980    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.104 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=4, routed)           0.780     8.884    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124     9.008 r  processor/id/memory[0][2][0]_i_13/O
                         net (fo=5, routed)           0.843     9.851    processor/id/alu_B[2]_8[0]
    SLICE_X31Y35         LUT2 (Prop_lut2_I0_O)        0.124     9.975 r  processor/id/memory[0][2][0]_i_12/O
                         net (fo=5, routed)           0.915    10.890    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.014 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.801    11.815    processor/alu/add/adder_B[2]_7[0]
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124    11.939 r  processor/alu/add/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    11.939    processor/id/registers_reg[1][2][6]_1[1]
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.472 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=4, routed)           1.820    14.292    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124    14.416 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=2, routed)           0.584    14.999    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.124    15.123 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    15.123    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.655 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.655    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.769 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.264    17.033    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124    17.157 r  processor/registers/memory[0][1][2]_i_4_replica/O
                         net (fo=2, routed)           0.641    17.799    processor/registers/memory[0][1][2]_i_4_n_0_repN
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.124    17.923 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    17.923    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.436 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.436    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.553 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=7, routed)           1.699    20.251    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X21Y44         LUT6 (Prop_lut6_I0_O)        0.124    20.375 r  processor/registers/registers[0][0][4]_i_3_replica/O
                         net (fo=2, routed)           0.422    20.797    processor/registers/registers[0][0][4]_i_3_n_0_repN
    SLICE_X21Y43         LUT4 (Prop_lut4_I2_O)        0.124    20.921 f  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=3, routed)           1.091    22.012    processor/registers/reg_writeData[0]_11[2]
    SLICE_X33Y44         LUT5 (Prop_lut5_I3_O)        0.124    22.136 r  processor/registers/cmp_flags[1]_i_5/O
                         net (fo=2, routed)           1.089    23.225    processor/registers/cmp_flags[1]_i_5_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I5_O)        0.124    23.349 r  processor/registers/cmp_flags[1]_i_1/O
                         net (fo=1, routed)           0.000    23.349    processor/alu_cmp_flags[1]_3
    SLICE_X34Y45         FDCE                                         r  processor/cmp_flags_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.798    -1.036    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.936 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.682    -0.253    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.162 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.514     1.352    processor/proc_clk_BUFG
    SLICE_X34Y45         FDCE                                         r  processor/cmp_flags_reg[1]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][1]/G
                            (positive level-sensitive latch)
  Destination:            processor/cmp_flags_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.066ns  (logic 5.118ns (22.189%)  route 17.948ns (77.811%))
  Logic Levels:           24  (CARRY4=5 LDCE=1 LUT2=4 LUT4=2 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][1]/G
    SLICE_X32Y18         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  processor/registers/Data1_reg[2][1]/Q
                         net (fo=3, routed)           2.863     3.690    processor/registers/IP_reg_reg[6]_1[1]
    SLICE_X31Y34         LUT5 (Prop_lut5_I4_O)        0.124     3.814 r  processor/registers/memory[1][0][6]_i_3/O
                         net (fo=589, routed)         1.250     5.063    processor/memory/memory_reg[0][2][0]_i_21_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I2_O)        0.124     5.187 r  processor/memory/memory[0][2][0]_i_48/O
                         net (fo=1, routed)           0.000     5.187    processor/memory/memory[0][2][0]_i_48_n_0
    SLICE_X33Y32         MUXF7 (Prop_muxf7_I0_O)      0.212     5.399 r  processor/memory/memory_reg[0][2][0]_i_37/O
                         net (fo=1, routed)           0.000     5.399    processor/memory/memory_reg[0][2][0]_i_37_n_0
    SLICE_X33Y32         MUXF8 (Prop_muxf8_I1_O)      0.094     5.493 r  processor/memory/memory_reg[0][2][0]_i_23/O
                         net (fo=1, routed)           1.276     6.769    processor/memory/memory_reg[0][2][0]_i_23_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I1_O)        0.316     7.085 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           0.895     7.980    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.104 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=4, routed)           0.780     8.884    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124     9.008 r  processor/id/memory[0][2][0]_i_13/O
                         net (fo=5, routed)           0.843     9.851    processor/id/alu_B[2]_8[0]
    SLICE_X31Y35         LUT2 (Prop_lut2_I0_O)        0.124     9.975 r  processor/id/memory[0][2][0]_i_12/O
                         net (fo=5, routed)           0.915    10.890    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.014 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.801    11.815    processor/alu/add/adder_B[2]_7[0]
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124    11.939 r  processor/alu/add/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    11.939    processor/id/registers_reg[1][2][6]_1[1]
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.472 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=4, routed)           1.820    14.292    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124    14.416 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=2, routed)           0.584    14.999    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.124    15.123 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    15.123    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.655 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.655    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.769 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.264    17.033    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124    17.157 r  processor/registers/memory[0][1][2]_i_4_replica/O
                         net (fo=2, routed)           0.641    17.799    processor/registers/memory[0][1][2]_i_4_n_0_repN
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.124    17.923 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    17.923    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.436 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.436    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.553 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=7, routed)           1.699    20.251    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X21Y44         LUT6 (Prop_lut6_I0_O)        0.124    20.375 r  processor/registers/registers[0][0][4]_i_3_replica/O
                         net (fo=2, routed)           0.422    20.797    processor/registers/registers[0][0][4]_i_3_n_0_repN
    SLICE_X21Y43         LUT4 (Prop_lut4_I2_O)        0.124    20.921 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=3, routed)           1.091    22.012    processor/registers/reg_writeData[0]_11[2]
    SLICE_X33Y44         LUT5 (Prop_lut5_I3_O)        0.124    22.136 f  processor/registers/cmp_flags[1]_i_5/O
                         net (fo=2, routed)           0.806    22.942    processor/registers/cmp_flags[1]_i_5_n_0
    SLICE_X34Y45         LUT4 (Prop_lut4_I3_O)        0.124    23.066 r  processor/registers/cmp_flags[0]_i_1/O
                         net (fo=1, routed)           0.000    23.066    processor/alu_cmp_flags[0]_10
    SLICE_X34Y45         FDCE                                         r  processor/cmp_flags_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.798    -1.036    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.936 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.682    -0.253    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.162 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.514     1.352    processor/proc_clk_BUFG
    SLICE_X34Y45         FDCE                                         r  processor/cmp_flags_reg[0]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[0][0][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.329ns  (logic 5.169ns (23.149%)  route 17.160ns (76.851%))
  Logic Levels:           22  (CARRY4=5 LDCE=1 LUT2=4 LUT5=1 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][1]/G
    SLICE_X32Y18         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  processor/registers/Data1_reg[2][1]/Q
                         net (fo=3, routed)           2.863     3.690    processor/registers/IP_reg_reg[6]_1[1]
    SLICE_X31Y34         LUT5 (Prop_lut5_I4_O)        0.124     3.814 r  processor/registers/memory[1][0][6]_i_3/O
                         net (fo=589, routed)         1.250     5.063    processor/memory/memory_reg[0][2][0]_i_21_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I2_O)        0.124     5.187 r  processor/memory/memory[0][2][0]_i_48/O
                         net (fo=1, routed)           0.000     5.187    processor/memory/memory[0][2][0]_i_48_n_0
    SLICE_X33Y32         MUXF7 (Prop_muxf7_I0_O)      0.212     5.399 r  processor/memory/memory_reg[0][2][0]_i_37/O
                         net (fo=1, routed)           0.000     5.399    processor/memory/memory_reg[0][2][0]_i_37_n_0
    SLICE_X33Y32         MUXF8 (Prop_muxf8_I1_O)      0.094     5.493 r  processor/memory/memory_reg[0][2][0]_i_23/O
                         net (fo=1, routed)           1.276     6.769    processor/memory/memory_reg[0][2][0]_i_23_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I1_O)        0.316     7.085 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           0.895     7.980    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.104 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=4, routed)           0.780     8.884    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124     9.008 r  processor/id/memory[0][2][0]_i_13/O
                         net (fo=5, routed)           0.843     9.851    processor/id/alu_B[2]_8[0]
    SLICE_X31Y35         LUT2 (Prop_lut2_I0_O)        0.124     9.975 r  processor/id/memory[0][2][0]_i_12/O
                         net (fo=5, routed)           0.915    10.890    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.014 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.801    11.815    processor/alu/add/adder_B[2]_7[0]
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124    11.939 r  processor/alu/add/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    11.939    processor/id/registers_reg[1][2][6]_1[1]
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.472 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=4, routed)           1.820    14.292    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124    14.416 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=2, routed)           0.584    14.999    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.124    15.123 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    15.123    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.655 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.655    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.769 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.264    17.033    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124    17.157 r  processor/registers/memory[0][1][2]_i_4_replica/O
                         net (fo=2, routed)           0.641    17.799    processor/registers/memory[0][1][2]_i_4_n_0_repN
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.124    17.923 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    17.923    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.436 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.436    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.675 r  processor/registers/registers_reg[0][0][6]_i_3/O[2]
                         net (fo=7, routed)           1.588    20.263    processor/registers/registers_reg[0][0][6]_i_3_n_5
    SLICE_X35Y46         LUT6 (Prop_lut6_I1_O)        0.301    20.564 r  processor/registers/registers[0][0][4]_i_3_replica_1/O
                         net (fo=1, routed)           0.799    21.363    processor/registers/registers[0][0][4]_i_3_n_0_repN_1
    SLICE_X34Y45         LUT6 (Prop_lut6_I1_O)        0.124    21.487 r  processor/registers/registers[0][0][4]_i_1_replica/O
                         net (fo=3, routed)           0.842    22.329    processor/registers/alu_op_reg[0][2]_repN
    SLICE_X37Y44         FDCE                                         r  processor/registers/registers_reg[0][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.798    -1.036    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.936 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.682    -0.253    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.162 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.514     1.352    processor/registers/proc_clk_BUFG
    SLICE_X37Y44         FDCE                                         r  processor/registers/registers_reg[0][0][4]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[0][0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.114ns  (logic 4.870ns (22.022%)  route 17.244ns (77.978%))
  Logic Levels:           22  (CARRY4=5 LDCE=1 LUT2=4 LUT4=1 LUT5=1 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][1]/G
    SLICE_X32Y18         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  processor/registers/Data1_reg[2][1]/Q
                         net (fo=3, routed)           2.863     3.690    processor/registers/IP_reg_reg[6]_1[1]
    SLICE_X31Y34         LUT5 (Prop_lut5_I4_O)        0.124     3.814 r  processor/registers/memory[1][0][6]_i_3/O
                         net (fo=589, routed)         1.250     5.063    processor/memory/memory_reg[0][2][0]_i_21_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I2_O)        0.124     5.187 r  processor/memory/memory[0][2][0]_i_48/O
                         net (fo=1, routed)           0.000     5.187    processor/memory/memory[0][2][0]_i_48_n_0
    SLICE_X33Y32         MUXF7 (Prop_muxf7_I0_O)      0.212     5.399 r  processor/memory/memory_reg[0][2][0]_i_37/O
                         net (fo=1, routed)           0.000     5.399    processor/memory/memory_reg[0][2][0]_i_37_n_0
    SLICE_X33Y32         MUXF8 (Prop_muxf8_I1_O)      0.094     5.493 r  processor/memory/memory_reg[0][2][0]_i_23/O
                         net (fo=1, routed)           1.276     6.769    processor/memory/memory_reg[0][2][0]_i_23_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I1_O)        0.316     7.085 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           0.895     7.980    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.104 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=4, routed)           0.780     8.884    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124     9.008 r  processor/id/memory[0][2][0]_i_13/O
                         net (fo=5, routed)           0.843     9.851    processor/id/alu_B[2]_8[0]
    SLICE_X31Y35         LUT2 (Prop_lut2_I0_O)        0.124     9.975 r  processor/id/memory[0][2][0]_i_12/O
                         net (fo=5, routed)           0.915    10.890    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.014 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.801    11.815    processor/alu/add/adder_B[2]_7[0]
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124    11.939 r  processor/alu/add/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    11.939    processor/id/registers_reg[1][2][6]_1[1]
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.472 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=4, routed)           1.820    14.292    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124    14.416 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=2, routed)           0.584    14.999    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.124    15.123 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    15.123    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.655 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.655    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.769 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.264    17.033    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124    17.157 r  processor/registers/memory[0][1][2]_i_4_replica/O
                         net (fo=2, routed)           0.641    17.799    processor/registers/memory[0][1][2]_i_4_n_0_repN
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.124    17.923 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    17.923    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.436 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.436    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.553 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=7, routed)           1.699    20.251    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X21Y44         LUT6 (Prop_lut6_I0_O)        0.124    20.375 r  processor/registers/registers[0][0][4]_i_3_replica/O
                         net (fo=2, routed)           0.422    20.797    processor/registers/registers[0][0][4]_i_3_n_0_repN
    SLICE_X21Y43         LUT4 (Prop_lut4_I2_O)        0.124    20.921 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=3, routed)           1.193    22.114    processor/registers/reg_writeData[0]_11[2]
    SLICE_X29Y41         FDCE                                         r  processor/registers/registers_reg[0][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.798    -1.036    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.936 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.682    -0.253    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.162 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.447     1.285    processor/registers/proc_clk_BUFG
    SLICE_X29Y41         FDCE                                         r  processor/registers/registers_reg[0][0][2]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[0][0][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.096ns  (logic 5.143ns (23.276%)  route 16.953ns (76.724%))
  Logic Levels:           22  (CARRY4=5 LDCE=1 LUT2=4 LUT3=1 LUT5=1 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][1]/G
    SLICE_X32Y18         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  processor/registers/Data1_reg[2][1]/Q
                         net (fo=3, routed)           2.863     3.690    processor/registers/IP_reg_reg[6]_1[1]
    SLICE_X31Y34         LUT5 (Prop_lut5_I4_O)        0.124     3.814 r  processor/registers/memory[1][0][6]_i_3/O
                         net (fo=589, routed)         1.250     5.063    processor/memory/memory_reg[0][2][0]_i_21_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I2_O)        0.124     5.187 r  processor/memory/memory[0][2][0]_i_48/O
                         net (fo=1, routed)           0.000     5.187    processor/memory/memory[0][2][0]_i_48_n_0
    SLICE_X33Y32         MUXF7 (Prop_muxf7_I0_O)      0.212     5.399 r  processor/memory/memory_reg[0][2][0]_i_37/O
                         net (fo=1, routed)           0.000     5.399    processor/memory/memory_reg[0][2][0]_i_37_n_0
    SLICE_X33Y32         MUXF8 (Prop_muxf8_I1_O)      0.094     5.493 r  processor/memory/memory_reg[0][2][0]_i_23/O
                         net (fo=1, routed)           1.276     6.769    processor/memory/memory_reg[0][2][0]_i_23_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I1_O)        0.316     7.085 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           0.895     7.980    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.104 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=4, routed)           0.780     8.884    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124     9.008 r  processor/id/memory[0][2][0]_i_13/O
                         net (fo=5, routed)           0.843     9.851    processor/id/alu_B[2]_8[0]
    SLICE_X31Y35         LUT2 (Prop_lut2_I0_O)        0.124     9.975 r  processor/id/memory[0][2][0]_i_12/O
                         net (fo=5, routed)           0.915    10.890    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.014 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.801    11.815    processor/alu/add/adder_B[2]_7[0]
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124    11.939 r  processor/alu/add/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    11.939    processor/id/registers_reg[1][2][6]_1[1]
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.472 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=4, routed)           1.820    14.292    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124    14.416 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=2, routed)           0.584    14.999    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.124    15.123 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    15.123    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.655 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.655    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.769 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.264    17.033    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124    17.157 r  processor/registers/memory[0][1][2]_i_4_replica/O
                         net (fo=2, routed)           0.641    17.799    processor/registers/memory[0][1][2]_i_4_n_0_repN
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.124    17.923 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    17.923    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.436 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.436    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.655 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=8, routed)           1.081    19.736    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X27Y44         LUT3 (Prop_lut3_I2_O)        0.295    20.031 r  processor/registers/registers[0][0][5]_i_2/O
                         net (fo=2, routed)           0.725    20.756    processor/registers/registers[0][0][5]_i_2_n_0
    SLICE_X29Y44         LUT6 (Prop_lut6_I2_O)        0.124    20.880 r  processor/registers/registers[0][0][5]_i_1/O
                         net (fo=4, routed)           1.216    22.096    processor/registers/alu_op_reg[0][3]
    SLICE_X37Y44         FDCE                                         r  processor/registers/registers_reg[0][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.798    -1.036    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.936 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.682    -0.253    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.162 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.514     1.352    processor/registers/proc_clk_BUFG
    SLICE_X37Y44         FDCE                                         r  processor/registers/registers_reg[0][0][5]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][1]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[92][0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.051ns  (logic 4.870ns (22.085%)  route 17.181ns (77.915%))
  Logic Levels:           22  (CARRY4=5 LDCE=1 LUT2=4 LUT5=1 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][1]/G
    SLICE_X32Y18         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  processor/registers/Data1_reg[2][1]/Q
                         net (fo=3, routed)           2.863     3.690    processor/registers/IP_reg_reg[6]_1[1]
    SLICE_X31Y34         LUT5 (Prop_lut5_I4_O)        0.124     3.814 r  processor/registers/memory[1][0][6]_i_3/O
                         net (fo=589, routed)         1.250     5.063    processor/memory/memory_reg[0][2][0]_i_21_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I2_O)        0.124     5.187 r  processor/memory/memory[0][2][0]_i_48/O
                         net (fo=1, routed)           0.000     5.187    processor/memory/memory[0][2][0]_i_48_n_0
    SLICE_X33Y32         MUXF7 (Prop_muxf7_I0_O)      0.212     5.399 r  processor/memory/memory_reg[0][2][0]_i_37/O
                         net (fo=1, routed)           0.000     5.399    processor/memory/memory_reg[0][2][0]_i_37_n_0
    SLICE_X33Y32         MUXF8 (Prop_muxf8_I1_O)      0.094     5.493 r  processor/memory/memory_reg[0][2][0]_i_23/O
                         net (fo=1, routed)           1.276     6.769    processor/memory/memory_reg[0][2][0]_i_23_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I1_O)        0.316     7.085 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           0.895     7.980    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.104 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=4, routed)           0.780     8.884    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124     9.008 r  processor/id/memory[0][2][0]_i_13/O
                         net (fo=5, routed)           0.843     9.851    processor/id/alu_B[2]_8[0]
    SLICE_X31Y35         LUT2 (Prop_lut2_I0_O)        0.124     9.975 r  processor/id/memory[0][2][0]_i_12/O
                         net (fo=5, routed)           0.915    10.890    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.014 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.801    11.815    processor/alu/add/adder_B[2]_7[0]
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124    11.939 r  processor/alu/add/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    11.939    processor/id/registers_reg[1][2][6]_1[1]
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.472 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=4, routed)           1.820    14.292    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124    14.416 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=2, routed)           0.584    14.999    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.124    15.123 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    15.123    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.655 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.655    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.769 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.264    17.033    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124    17.157 r  processor/registers/memory[0][1][2]_i_4_replica/O
                         net (fo=2, routed)           0.641    17.799    processor/registers/memory[0][1][2]_i_4_n_0_repN
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.124    17.923 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    17.923    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.436 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.436    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.553 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=7, routed)           1.699    20.251    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X21Y44         LUT6 (Prop_lut6_I0_O)        0.124    20.375 r  processor/registers/registers[0][0][4]_i_3_replica/O
                         net (fo=2, routed)           0.310    20.685    processor/registers/registers[0][0][4]_i_3_n_0_repN
    SLICE_X21Y43         LUT6 (Prop_lut6_I5_O)        0.124    20.809 r  processor/registers/memory[0][0][2]_i_1_comp/O
                         net (fo=100, routed)         1.242    22.051    processor/memory/D[2]
    SLICE_X19Y37         FDRE                                         r  processor/memory/memory_reg[92][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.439    -1.394    processor/memory/clk_70Mhz
    SLICE_X19Y37         FDRE                                         r  processor/memory/memory_reg[92][0][2]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][1]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[78][0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.050ns  (logic 4.870ns (22.086%)  route 17.180ns (77.914%))
  Logic Levels:           22  (CARRY4=5 LDCE=1 LUT2=4 LUT5=1 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][1]/G
    SLICE_X32Y18         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  processor/registers/Data1_reg[2][1]/Q
                         net (fo=3, routed)           2.863     3.690    processor/registers/IP_reg_reg[6]_1[1]
    SLICE_X31Y34         LUT5 (Prop_lut5_I4_O)        0.124     3.814 r  processor/registers/memory[1][0][6]_i_3/O
                         net (fo=589, routed)         1.250     5.063    processor/memory/memory_reg[0][2][0]_i_21_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I2_O)        0.124     5.187 r  processor/memory/memory[0][2][0]_i_48/O
                         net (fo=1, routed)           0.000     5.187    processor/memory/memory[0][2][0]_i_48_n_0
    SLICE_X33Y32         MUXF7 (Prop_muxf7_I0_O)      0.212     5.399 r  processor/memory/memory_reg[0][2][0]_i_37/O
                         net (fo=1, routed)           0.000     5.399    processor/memory/memory_reg[0][2][0]_i_37_n_0
    SLICE_X33Y32         MUXF8 (Prop_muxf8_I1_O)      0.094     5.493 r  processor/memory/memory_reg[0][2][0]_i_23/O
                         net (fo=1, routed)           1.276     6.769    processor/memory/memory_reg[0][2][0]_i_23_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I1_O)        0.316     7.085 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           0.895     7.980    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.104 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=4, routed)           0.780     8.884    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124     9.008 r  processor/id/memory[0][2][0]_i_13/O
                         net (fo=5, routed)           0.843     9.851    processor/id/alu_B[2]_8[0]
    SLICE_X31Y35         LUT2 (Prop_lut2_I0_O)        0.124     9.975 r  processor/id/memory[0][2][0]_i_12/O
                         net (fo=5, routed)           0.915    10.890    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.014 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.801    11.815    processor/alu/add/adder_B[2]_7[0]
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124    11.939 r  processor/alu/add/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    11.939    processor/id/registers_reg[1][2][6]_1[1]
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.472 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=4, routed)           1.820    14.292    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124    14.416 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=2, routed)           0.584    14.999    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.124    15.123 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    15.123    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.655 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.655    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.769 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.264    17.033    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124    17.157 r  processor/registers/memory[0][1][2]_i_4_replica/O
                         net (fo=2, routed)           0.641    17.799    processor/registers/memory[0][1][2]_i_4_n_0_repN
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.124    17.923 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    17.923    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.436 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.436    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.553 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=7, routed)           1.699    20.251    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X21Y44         LUT6 (Prop_lut6_I0_O)        0.124    20.375 r  processor/registers/registers[0][0][4]_i_3_replica/O
                         net (fo=2, routed)           0.310    20.685    processor/registers/registers[0][0][4]_i_3_n_0_repN
    SLICE_X21Y43         LUT6 (Prop_lut6_I5_O)        0.124    20.809 r  processor/registers/memory[0][0][2]_i_1_comp/O
                         net (fo=100, routed)         1.240    22.050    processor/memory/D[2]
    SLICE_X18Y38         FDRE                                         r  processor/memory/memory_reg[78][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.440    -1.393    processor/memory/clk_70Mhz
    SLICE_X18Y38         FDRE                                         r  processor/memory/memory_reg[78][0][2]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][1]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[38][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.048ns  (logic 4.870ns (22.088%)  route 17.178ns (77.912%))
  Logic Levels:           22  (CARRY4=5 LDCE=1 LUT2=4 LUT5=1 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][1]/G
    SLICE_X32Y18         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  processor/registers/Data1_reg[2][1]/Q
                         net (fo=3, routed)           2.863     3.690    processor/registers/IP_reg_reg[6]_1[1]
    SLICE_X31Y34         LUT5 (Prop_lut5_I4_O)        0.124     3.814 r  processor/registers/memory[1][0][6]_i_3/O
                         net (fo=589, routed)         1.250     5.063    processor/memory/memory_reg[0][2][0]_i_21_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I2_O)        0.124     5.187 r  processor/memory/memory[0][2][0]_i_48/O
                         net (fo=1, routed)           0.000     5.187    processor/memory/memory[0][2][0]_i_48_n_0
    SLICE_X33Y32         MUXF7 (Prop_muxf7_I0_O)      0.212     5.399 r  processor/memory/memory_reg[0][2][0]_i_37/O
                         net (fo=1, routed)           0.000     5.399    processor/memory/memory_reg[0][2][0]_i_37_n_0
    SLICE_X33Y32         MUXF8 (Prop_muxf8_I1_O)      0.094     5.493 r  processor/memory/memory_reg[0][2][0]_i_23/O
                         net (fo=1, routed)           1.276     6.769    processor/memory/memory_reg[0][2][0]_i_23_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I1_O)        0.316     7.085 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           0.895     7.980    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.104 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=4, routed)           0.780     8.884    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124     9.008 r  processor/id/memory[0][2][0]_i_13/O
                         net (fo=5, routed)           0.843     9.851    processor/id/alu_B[2]_8[0]
    SLICE_X31Y35         LUT2 (Prop_lut2_I0_O)        0.124     9.975 r  processor/id/memory[0][2][0]_i_12/O
                         net (fo=5, routed)           0.915    10.890    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.014 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.801    11.815    processor/alu/add/adder_B[2]_7[0]
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124    11.939 r  processor/alu/add/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    11.939    processor/id/registers_reg[1][2][6]_1[1]
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.472 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=4, routed)           1.820    14.292    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124    14.416 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=2, routed)           0.584    14.999    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.124    15.123 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    15.123    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.655 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.655    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.769 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.264    17.033    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124    17.157 r  processor/registers/memory[0][1][2]_i_4_replica/O
                         net (fo=2, routed)           0.641    17.799    processor/registers/memory[0][1][2]_i_4_n_0_repN
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.124    17.923 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    17.923    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.436 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.436    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.553 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=7, routed)           1.338    19.891    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X29Y44         LUT6 (Prop_lut6_I0_O)        0.124    20.015 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=4, routed)           0.482    20.498    io_cont/registers[0][0][4]_i_3_n_0_alias
    SLICE_X30Y44         LUT6 (Prop_lut6_I4_O)        0.124    20.622 r  io_cont/memory[0][0][4]_i_1_comp/O
                         net (fo=100, routed)         1.426    22.048    processor/memory/D[4]
    SLICE_X30Y59         FDRE                                         r  processor/memory/memory_reg[38][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.432    -1.402    processor/memory/clk_70Mhz
    SLICE_X30Y59         FDRE                                         r  processor/memory/memory_reg[38][0][4]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[1][0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.043ns  (logic 4.870ns (22.094%)  route 17.173ns (77.906%))
  Logic Levels:           22  (CARRY4=5 LDCE=1 LUT2=4 LUT4=1 LUT5=1 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][1]/G
    SLICE_X32Y18         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  processor/registers/Data1_reg[2][1]/Q
                         net (fo=3, routed)           2.863     3.690    processor/registers/IP_reg_reg[6]_1[1]
    SLICE_X31Y34         LUT5 (Prop_lut5_I4_O)        0.124     3.814 r  processor/registers/memory[1][0][6]_i_3/O
                         net (fo=589, routed)         1.250     5.063    processor/memory/memory_reg[0][2][0]_i_21_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I2_O)        0.124     5.187 r  processor/memory/memory[0][2][0]_i_48/O
                         net (fo=1, routed)           0.000     5.187    processor/memory/memory[0][2][0]_i_48_n_0
    SLICE_X33Y32         MUXF7 (Prop_muxf7_I0_O)      0.212     5.399 r  processor/memory/memory_reg[0][2][0]_i_37/O
                         net (fo=1, routed)           0.000     5.399    processor/memory/memory_reg[0][2][0]_i_37_n_0
    SLICE_X33Y32         MUXF8 (Prop_muxf8_I1_O)      0.094     5.493 r  processor/memory/memory_reg[0][2][0]_i_23/O
                         net (fo=1, routed)           1.276     6.769    processor/memory/memory_reg[0][2][0]_i_23_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I1_O)        0.316     7.085 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           0.895     7.980    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.104 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=4, routed)           0.780     8.884    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124     9.008 r  processor/id/memory[0][2][0]_i_13/O
                         net (fo=5, routed)           0.843     9.851    processor/id/alu_B[2]_8[0]
    SLICE_X31Y35         LUT2 (Prop_lut2_I0_O)        0.124     9.975 r  processor/id/memory[0][2][0]_i_12/O
                         net (fo=5, routed)           0.915    10.890    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.014 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.801    11.815    processor/alu/add/adder_B[2]_7[0]
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124    11.939 r  processor/alu/add/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    11.939    processor/id/registers_reg[1][2][6]_1[1]
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.472 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=4, routed)           1.820    14.292    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124    14.416 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=2, routed)           0.584    14.999    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.124    15.123 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    15.123    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.655 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.655    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.769 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.264    17.033    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124    17.157 r  processor/registers/memory[0][1][2]_i_4_replica/O
                         net (fo=2, routed)           0.641    17.799    processor/registers/memory[0][1][2]_i_4_n_0_repN
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.124    17.923 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    17.923    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.436 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.436    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.553 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=7, routed)           1.699    20.251    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X21Y44         LUT6 (Prop_lut6_I0_O)        0.124    20.375 r  processor/registers/registers[0][0][4]_i_3_replica/O
                         net (fo=2, routed)           0.422    20.797    processor/registers/registers[0][0][4]_i_3_n_0_repN
    SLICE_X21Y43         LUT4 (Prop_lut4_I2_O)        0.124    20.921 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=3, routed)           1.121    22.043    processor/registers/reg_writeData[0]_11[2]
    SLICE_X29Y45         FDCE                                         r  processor/registers/registers_reg[1][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.798    -1.036    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.936 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.682    -0.253    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.162 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.448     1.286    processor/registers/proc_clk_BUFG
    SLICE_X29Y45         FDCE                                         r  processor/registers/registers_reg[1][0][2]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][1]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[35][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.984ns  (logic 5.143ns (23.394%)  route 16.841ns (76.606%))
  Logic Levels:           22  (CARRY4=5 LDCE=1 LUT2=4 LUT3=1 LUT5=1 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][1]/G
    SLICE_X32Y18         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  processor/registers/Data1_reg[2][1]/Q
                         net (fo=3, routed)           2.863     3.690    processor/registers/IP_reg_reg[6]_1[1]
    SLICE_X31Y34         LUT5 (Prop_lut5_I4_O)        0.124     3.814 r  processor/registers/memory[1][0][6]_i_3/O
                         net (fo=589, routed)         1.250     5.063    processor/memory/memory_reg[0][2][0]_i_21_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I2_O)        0.124     5.187 r  processor/memory/memory[0][2][0]_i_48/O
                         net (fo=1, routed)           0.000     5.187    processor/memory/memory[0][2][0]_i_48_n_0
    SLICE_X33Y32         MUXF7 (Prop_muxf7_I0_O)      0.212     5.399 r  processor/memory/memory_reg[0][2][0]_i_37/O
                         net (fo=1, routed)           0.000     5.399    processor/memory/memory_reg[0][2][0]_i_37_n_0
    SLICE_X33Y32         MUXF8 (Prop_muxf8_I1_O)      0.094     5.493 r  processor/memory/memory_reg[0][2][0]_i_23/O
                         net (fo=1, routed)           1.276     6.769    processor/memory/memory_reg[0][2][0]_i_23_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I1_O)        0.316     7.085 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           0.895     7.980    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.104 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=4, routed)           0.780     8.884    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124     9.008 r  processor/id/memory[0][2][0]_i_13/O
                         net (fo=5, routed)           0.843     9.851    processor/id/alu_B[2]_8[0]
    SLICE_X31Y35         LUT2 (Prop_lut2_I0_O)        0.124     9.975 r  processor/id/memory[0][2][0]_i_12/O
                         net (fo=5, routed)           0.915    10.890    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.014 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.801    11.815    processor/alu/add/adder_B[2]_7[0]
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124    11.939 r  processor/alu/add/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    11.939    processor/id/registers_reg[1][2][6]_1[1]
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.472 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=4, routed)           1.820    14.292    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124    14.416 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=2, routed)           0.584    14.999    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.124    15.123 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    15.123    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.655 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.655    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.769 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.264    17.033    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124    17.157 r  processor/registers/memory[0][1][2]_i_4_replica/O
                         net (fo=2, routed)           0.641    17.799    processor/registers/memory[0][1][2]_i_4_n_0_repN
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.124    17.923 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    17.923    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.436 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.436    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.655 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=8, routed)           1.081    19.736    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X27Y44         LUT3 (Prop_lut3_I2_O)        0.295    20.031 r  processor/registers/registers[0][0][5]_i_2/O
                         net (fo=2, routed)           0.448    20.479    io_cont/registers[0][0][5]_i_2_n_0_alias
    SLICE_X29Y44         LUT6 (Prop_lut6_I4_O)        0.124    20.603 r  io_cont/memory[0][0][5]_i_1_comp/O
                         net (fo=100, routed)         1.381    21.984    processor/memory/D[5]
    SLICE_X26Y38         FDRE                                         r  processor/memory/memory_reg[35][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.445    -1.388    processor/memory/clk_70Mhz
    SLICE_X26Y38         FDRE                                         r  processor/memory/memory_reg[35][0][5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_output_data_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.158ns (50.457%)  route 0.155ns (49.543%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         LDCE                         0.000     0.000 r  uart_output_data_reg[0]/G
    SLICE_X35Y16         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_output_data_reg[0]/Q
                         net (fo=1, routed)           0.155     0.313    uart_controller/tx_data_reg[7]_0[0]
    SLICE_X36Y16         FDRE                                         r  uart_controller/tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.856    -0.737    uart_controller/clk_70Mhz
    SLICE_X36Y16         FDRE                                         r  uart_controller/tx_data_reg[0]/C

Slack:                    inf
  Source:                 uart_output_data_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.158ns (50.457%)  route 0.155ns (49.543%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         LDCE                         0.000     0.000 r  uart_output_data_reg[3]/G
    SLICE_X35Y16         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_output_data_reg[3]/Q
                         net (fo=1, routed)           0.155     0.313    uart_controller/tx_data_reg[7]_0[3]
    SLICE_X36Y16         FDRE                                         r  uart_controller/tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.856    -0.737    uart_controller/clk_70Mhz
    SLICE_X36Y16         FDRE                                         r  uart_controller/tx_data_reg[3]/C

Slack:                    inf
  Source:                 uart_output_data_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.348ns  (logic 0.178ns (51.109%)  route 0.170ns (48.891%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         LDCE                         0.000     0.000 r  uart_output_data_reg[6]/G
    SLICE_X40Y15         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uart_output_data_reg[6]/Q
                         net (fo=1, routed)           0.170     0.348    uart_controller/tx_data_reg[7]_0[6]
    SLICE_X41Y15         FDRE                                         r  uart_controller/tx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.858    -0.735    uart_controller/clk_70Mhz
    SLICE_X41Y15         FDRE                                         r  uart_controller/tx_data_reg[6]/C

Slack:                    inf
  Source:                 uart_output_data_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.377ns  (logic 0.178ns (47.207%)  route 0.199ns (52.793%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         LDCE                         0.000     0.000 r  uart_output_data_reg[2]/G
    SLICE_X32Y16         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uart_output_data_reg[2]/Q
                         net (fo=1, routed)           0.199     0.377    uart_controller/tx_data_reg[7]_0[2]
    SLICE_X34Y16         FDRE                                         r  uart_controller/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.856    -0.737    uart_controller/clk_70Mhz
    SLICE_X34Y16         FDRE                                         r  uart_controller/tx_data_reg[2]/C

Slack:                    inf
  Source:                 uart_output_data_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.377ns  (logic 0.178ns (47.207%)  route 0.199ns (52.793%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         LDCE                         0.000     0.000 r  uart_output_data_reg[7]/G
    SLICE_X32Y16         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uart_output_data_reg[7]/Q
                         net (fo=1, routed)           0.199     0.377    uart_controller/tx_data_reg[7]_0[7]
    SLICE_X34Y16         FDRE                                         r  uart_controller/tx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.856    -0.737    uart_controller/clk_70Mhz
    SLICE_X34Y16         FDRE                                         r  uart_controller/tx_data_reg[7]/C

Slack:                    inf
  Source:                 uart_output_data_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.379ns  (logic 0.158ns (41.729%)  route 0.221ns (58.271%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         LDCE                         0.000     0.000 r  uart_output_data_reg[4]/G
    SLICE_X35Y16         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_output_data_reg[4]/Q
                         net (fo=1, routed)           0.221     0.379    uart_controller/tx_data_reg[7]_0[4]
    SLICE_X41Y15         FDRE                                         r  uart_controller/tx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.858    -0.735    uart_controller/clk_70Mhz
    SLICE_X41Y15         FDRE                                         r  uart_controller/tx_data_reg[4]/C

Slack:                    inf
  Source:                 uart_output_data_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.426ns  (logic 0.178ns (41.789%)  route 0.248ns (58.211%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         LDCE                         0.000     0.000 r  uart_output_data_reg[1]/G
    SLICE_X32Y16         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uart_output_data_reg[1]/Q
                         net (fo=1, routed)           0.248     0.426    uart_controller/tx_data_reg[7]_0[1]
    SLICE_X34Y16         FDRE                                         r  uart_controller/tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.856    -0.737    uart_controller/clk_70Mhz
    SLICE_X34Y16         FDRE                                         r  uart_controller/tx_data_reg[1]/C

Slack:                    inf
  Source:                 processor/id/constant_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            syscall_handler/tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.449ns  (logic 0.203ns (45.171%)  route 0.246ns (54.829%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         LDCE                         0.000     0.000 r  processor/id/constant_reg[1]/G
    SLICE_X34Y19         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/constant_reg[1]/Q
                         net (fo=6, routed)           0.246     0.404    processor/id/proc_syscall_constant[1]
    SLICE_X34Y18         LUT5 (Prop_lut5_I3_O)        0.045     0.449 r  processor/id/tx_data[0]_i_1/O
                         net (fo=1, routed)           0.000     0.449    syscall_handler/tx_data_reg[7]_1[0]
    SLICE_X34Y18         FDRE                                         r  syscall_handler/tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.854    -0.739    syscall_handler/clk_70Mhz
    SLICE_X34Y18         FDRE                                         r  syscall_handler/tx_data_reg[0]/C

Slack:                    inf
  Source:                 processor/id/constant_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            syscall_handler/tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.506ns  (logic 0.203ns (40.134%)  route 0.303ns (59.866%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         LDCE                         0.000     0.000 r  processor/id/constant_reg[3]/G
    SLICE_X34Y20         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/constant_reg[3]/Q
                         net (fo=10, routed)          0.303     0.461    processor/id/proc_syscall_constant[3]
    SLICE_X34Y18         LUT5 (Prop_lut5_I3_O)        0.045     0.506 r  processor/id/tx_data[2]_i_1/O
                         net (fo=1, routed)           0.000     0.506    syscall_handler/tx_data_reg[7]_1[2]
    SLICE_X34Y18         FDRE                                         r  syscall_handler/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.854    -0.739    syscall_handler/clk_70Mhz
    SLICE_X34Y18         FDRE                                         r  syscall_handler/tx_data_reg[2]/C

Slack:                    inf
  Source:                 processor/id/constant_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            syscall_handler/tx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.513ns  (logic 0.203ns (39.567%)  route 0.310ns (60.433%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.924ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.510ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         LDCE                         0.000     0.000 r  processor/id/constant_reg[2]/G
    SLICE_X34Y19         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/constant_reg[2]/Q
                         net (fo=8, routed)           0.310     0.468    processor/id/proc_syscall_constant[2]
    SLICE_X34Y18         LUT5 (Prop_lut5_I3_O)        0.045     0.513 r  processor/id/tx_data[1]_i_1/O
                         net (fo=1, routed)           0.000     0.513    syscall_handler/tx_data_reg[7]_1[1]
    SLICE_X34Y18         FDRE                                         r  syscall_handler/tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.854    -0.739    syscall_handler/clk_70Mhz
    SLICE_X34Y18         FDRE                                         r  syscall_handler/tx_data_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_70Mhz_clk_wiz_0_1

Max Delay          4409 Endpoints
Min Delay          4409 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][1]/G
                            (positive level-sensitive latch)
  Destination:            processor/cmp_flags_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.349ns  (logic 5.118ns (21.920%)  route 18.231ns (78.080%))
  Logic Levels:           24  (CARRY4=5 LDCE=1 LUT2=4 LUT4=1 LUT5=2 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][1]/G
    SLICE_X32Y18         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  processor/registers/Data1_reg[2][1]/Q
                         net (fo=3, routed)           2.863     3.690    processor/registers/IP_reg_reg[6]_1[1]
    SLICE_X31Y34         LUT5 (Prop_lut5_I4_O)        0.124     3.814 r  processor/registers/memory[1][0][6]_i_3/O
                         net (fo=589, routed)         1.250     5.063    processor/memory/memory_reg[0][2][0]_i_21_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I2_O)        0.124     5.187 r  processor/memory/memory[0][2][0]_i_48/O
                         net (fo=1, routed)           0.000     5.187    processor/memory/memory[0][2][0]_i_48_n_0
    SLICE_X33Y32         MUXF7 (Prop_muxf7_I0_O)      0.212     5.399 r  processor/memory/memory_reg[0][2][0]_i_37/O
                         net (fo=1, routed)           0.000     5.399    processor/memory/memory_reg[0][2][0]_i_37_n_0
    SLICE_X33Y32         MUXF8 (Prop_muxf8_I1_O)      0.094     5.493 r  processor/memory/memory_reg[0][2][0]_i_23/O
                         net (fo=1, routed)           1.276     6.769    processor/memory/memory_reg[0][2][0]_i_23_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I1_O)        0.316     7.085 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           0.895     7.980    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.104 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=4, routed)           0.780     8.884    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124     9.008 r  processor/id/memory[0][2][0]_i_13/O
                         net (fo=5, routed)           0.843     9.851    processor/id/alu_B[2]_8[0]
    SLICE_X31Y35         LUT2 (Prop_lut2_I0_O)        0.124     9.975 r  processor/id/memory[0][2][0]_i_12/O
                         net (fo=5, routed)           0.915    10.890    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.014 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.801    11.815    processor/alu/add/adder_B[2]_7[0]
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124    11.939 r  processor/alu/add/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    11.939    processor/id/registers_reg[1][2][6]_1[1]
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.472 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=4, routed)           1.820    14.292    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124    14.416 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=2, routed)           0.584    14.999    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.124    15.123 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    15.123    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.655 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.655    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.769 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.264    17.033    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124    17.157 r  processor/registers/memory[0][1][2]_i_4_replica/O
                         net (fo=2, routed)           0.641    17.799    processor/registers/memory[0][1][2]_i_4_n_0_repN
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.124    17.923 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    17.923    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.436 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.436    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.553 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=7, routed)           1.699    20.251    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X21Y44         LUT6 (Prop_lut6_I0_O)        0.124    20.375 r  processor/registers/registers[0][0][4]_i_3_replica/O
                         net (fo=2, routed)           0.422    20.797    processor/registers/registers[0][0][4]_i_3_n_0_repN
    SLICE_X21Y43         LUT4 (Prop_lut4_I2_O)        0.124    20.921 f  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=3, routed)           1.091    22.012    processor/registers/reg_writeData[0]_11[2]
    SLICE_X33Y44         LUT5 (Prop_lut5_I3_O)        0.124    22.136 r  processor/registers/cmp_flags[1]_i_5/O
                         net (fo=2, routed)           1.089    23.225    processor/registers/cmp_flags[1]_i_5_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I5_O)        0.124    23.349 r  processor/registers/cmp_flags[1]_i_1/O
                         net (fo=1, routed)           0.000    23.349    processor/alu_cmp_flags[1]_3
    SLICE_X34Y45         FDCE                                         r  processor/cmp_flags_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.798    -1.036    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.936 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.682    -0.253    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.162 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.514     1.352    processor/proc_clk_BUFG
    SLICE_X34Y45         FDCE                                         r  processor/cmp_flags_reg[1]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][1]/G
                            (positive level-sensitive latch)
  Destination:            processor/cmp_flags_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.066ns  (logic 5.118ns (22.189%)  route 17.948ns (77.811%))
  Logic Levels:           24  (CARRY4=5 LDCE=1 LUT2=4 LUT4=2 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][1]/G
    SLICE_X32Y18         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  processor/registers/Data1_reg[2][1]/Q
                         net (fo=3, routed)           2.863     3.690    processor/registers/IP_reg_reg[6]_1[1]
    SLICE_X31Y34         LUT5 (Prop_lut5_I4_O)        0.124     3.814 r  processor/registers/memory[1][0][6]_i_3/O
                         net (fo=589, routed)         1.250     5.063    processor/memory/memory_reg[0][2][0]_i_21_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I2_O)        0.124     5.187 r  processor/memory/memory[0][2][0]_i_48/O
                         net (fo=1, routed)           0.000     5.187    processor/memory/memory[0][2][0]_i_48_n_0
    SLICE_X33Y32         MUXF7 (Prop_muxf7_I0_O)      0.212     5.399 r  processor/memory/memory_reg[0][2][0]_i_37/O
                         net (fo=1, routed)           0.000     5.399    processor/memory/memory_reg[0][2][0]_i_37_n_0
    SLICE_X33Y32         MUXF8 (Prop_muxf8_I1_O)      0.094     5.493 r  processor/memory/memory_reg[0][2][0]_i_23/O
                         net (fo=1, routed)           1.276     6.769    processor/memory/memory_reg[0][2][0]_i_23_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I1_O)        0.316     7.085 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           0.895     7.980    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.104 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=4, routed)           0.780     8.884    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124     9.008 r  processor/id/memory[0][2][0]_i_13/O
                         net (fo=5, routed)           0.843     9.851    processor/id/alu_B[2]_8[0]
    SLICE_X31Y35         LUT2 (Prop_lut2_I0_O)        0.124     9.975 r  processor/id/memory[0][2][0]_i_12/O
                         net (fo=5, routed)           0.915    10.890    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.014 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.801    11.815    processor/alu/add/adder_B[2]_7[0]
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124    11.939 r  processor/alu/add/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    11.939    processor/id/registers_reg[1][2][6]_1[1]
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.472 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=4, routed)           1.820    14.292    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124    14.416 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=2, routed)           0.584    14.999    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.124    15.123 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    15.123    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.655 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.655    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.769 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.264    17.033    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124    17.157 r  processor/registers/memory[0][1][2]_i_4_replica/O
                         net (fo=2, routed)           0.641    17.799    processor/registers/memory[0][1][2]_i_4_n_0_repN
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.124    17.923 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    17.923    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.436 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.436    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.553 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=7, routed)           1.699    20.251    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X21Y44         LUT6 (Prop_lut6_I0_O)        0.124    20.375 r  processor/registers/registers[0][0][4]_i_3_replica/O
                         net (fo=2, routed)           0.422    20.797    processor/registers/registers[0][0][4]_i_3_n_0_repN
    SLICE_X21Y43         LUT4 (Prop_lut4_I2_O)        0.124    20.921 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=3, routed)           1.091    22.012    processor/registers/reg_writeData[0]_11[2]
    SLICE_X33Y44         LUT5 (Prop_lut5_I3_O)        0.124    22.136 f  processor/registers/cmp_flags[1]_i_5/O
                         net (fo=2, routed)           0.806    22.942    processor/registers/cmp_flags[1]_i_5_n_0
    SLICE_X34Y45         LUT4 (Prop_lut4_I3_O)        0.124    23.066 r  processor/registers/cmp_flags[0]_i_1/O
                         net (fo=1, routed)           0.000    23.066    processor/alu_cmp_flags[0]_10
    SLICE_X34Y45         FDCE                                         r  processor/cmp_flags_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.798    -1.036    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.936 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.682    -0.253    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.162 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.514     1.352    processor/proc_clk_BUFG
    SLICE_X34Y45         FDCE                                         r  processor/cmp_flags_reg[0]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[0][0][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.329ns  (logic 5.169ns (23.149%)  route 17.160ns (76.851%))
  Logic Levels:           22  (CARRY4=5 LDCE=1 LUT2=4 LUT5=1 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][1]/G
    SLICE_X32Y18         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  processor/registers/Data1_reg[2][1]/Q
                         net (fo=3, routed)           2.863     3.690    processor/registers/IP_reg_reg[6]_1[1]
    SLICE_X31Y34         LUT5 (Prop_lut5_I4_O)        0.124     3.814 r  processor/registers/memory[1][0][6]_i_3/O
                         net (fo=589, routed)         1.250     5.063    processor/memory/memory_reg[0][2][0]_i_21_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I2_O)        0.124     5.187 r  processor/memory/memory[0][2][0]_i_48/O
                         net (fo=1, routed)           0.000     5.187    processor/memory/memory[0][2][0]_i_48_n_0
    SLICE_X33Y32         MUXF7 (Prop_muxf7_I0_O)      0.212     5.399 r  processor/memory/memory_reg[0][2][0]_i_37/O
                         net (fo=1, routed)           0.000     5.399    processor/memory/memory_reg[0][2][0]_i_37_n_0
    SLICE_X33Y32         MUXF8 (Prop_muxf8_I1_O)      0.094     5.493 r  processor/memory/memory_reg[0][2][0]_i_23/O
                         net (fo=1, routed)           1.276     6.769    processor/memory/memory_reg[0][2][0]_i_23_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I1_O)        0.316     7.085 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           0.895     7.980    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.104 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=4, routed)           0.780     8.884    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124     9.008 r  processor/id/memory[0][2][0]_i_13/O
                         net (fo=5, routed)           0.843     9.851    processor/id/alu_B[2]_8[0]
    SLICE_X31Y35         LUT2 (Prop_lut2_I0_O)        0.124     9.975 r  processor/id/memory[0][2][0]_i_12/O
                         net (fo=5, routed)           0.915    10.890    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.014 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.801    11.815    processor/alu/add/adder_B[2]_7[0]
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124    11.939 r  processor/alu/add/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    11.939    processor/id/registers_reg[1][2][6]_1[1]
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.472 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=4, routed)           1.820    14.292    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124    14.416 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=2, routed)           0.584    14.999    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.124    15.123 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    15.123    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.655 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.655    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.769 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.264    17.033    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124    17.157 r  processor/registers/memory[0][1][2]_i_4_replica/O
                         net (fo=2, routed)           0.641    17.799    processor/registers/memory[0][1][2]_i_4_n_0_repN
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.124    17.923 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    17.923    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.436 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.436    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.675 r  processor/registers/registers_reg[0][0][6]_i_3/O[2]
                         net (fo=7, routed)           1.588    20.263    processor/registers/registers_reg[0][0][6]_i_3_n_5
    SLICE_X35Y46         LUT6 (Prop_lut6_I1_O)        0.301    20.564 r  processor/registers/registers[0][0][4]_i_3_replica_1/O
                         net (fo=1, routed)           0.799    21.363    processor/registers/registers[0][0][4]_i_3_n_0_repN_1
    SLICE_X34Y45         LUT6 (Prop_lut6_I1_O)        0.124    21.487 r  processor/registers/registers[0][0][4]_i_1_replica/O
                         net (fo=3, routed)           0.842    22.329    processor/registers/alu_op_reg[0][2]_repN
    SLICE_X37Y44         FDCE                                         r  processor/registers/registers_reg[0][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.798    -1.036    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.936 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.682    -0.253    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.162 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.514     1.352    processor/registers/proc_clk_BUFG
    SLICE_X37Y44         FDCE                                         r  processor/registers/registers_reg[0][0][4]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[0][0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.114ns  (logic 4.870ns (22.022%)  route 17.244ns (77.978%))
  Logic Levels:           22  (CARRY4=5 LDCE=1 LUT2=4 LUT4=1 LUT5=1 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][1]/G
    SLICE_X32Y18         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  processor/registers/Data1_reg[2][1]/Q
                         net (fo=3, routed)           2.863     3.690    processor/registers/IP_reg_reg[6]_1[1]
    SLICE_X31Y34         LUT5 (Prop_lut5_I4_O)        0.124     3.814 r  processor/registers/memory[1][0][6]_i_3/O
                         net (fo=589, routed)         1.250     5.063    processor/memory/memory_reg[0][2][0]_i_21_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I2_O)        0.124     5.187 r  processor/memory/memory[0][2][0]_i_48/O
                         net (fo=1, routed)           0.000     5.187    processor/memory/memory[0][2][0]_i_48_n_0
    SLICE_X33Y32         MUXF7 (Prop_muxf7_I0_O)      0.212     5.399 r  processor/memory/memory_reg[0][2][0]_i_37/O
                         net (fo=1, routed)           0.000     5.399    processor/memory/memory_reg[0][2][0]_i_37_n_0
    SLICE_X33Y32         MUXF8 (Prop_muxf8_I1_O)      0.094     5.493 r  processor/memory/memory_reg[0][2][0]_i_23/O
                         net (fo=1, routed)           1.276     6.769    processor/memory/memory_reg[0][2][0]_i_23_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I1_O)        0.316     7.085 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           0.895     7.980    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.104 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=4, routed)           0.780     8.884    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124     9.008 r  processor/id/memory[0][2][0]_i_13/O
                         net (fo=5, routed)           0.843     9.851    processor/id/alu_B[2]_8[0]
    SLICE_X31Y35         LUT2 (Prop_lut2_I0_O)        0.124     9.975 r  processor/id/memory[0][2][0]_i_12/O
                         net (fo=5, routed)           0.915    10.890    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.014 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.801    11.815    processor/alu/add/adder_B[2]_7[0]
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124    11.939 r  processor/alu/add/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    11.939    processor/id/registers_reg[1][2][6]_1[1]
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.472 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=4, routed)           1.820    14.292    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124    14.416 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=2, routed)           0.584    14.999    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.124    15.123 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    15.123    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.655 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.655    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.769 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.264    17.033    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124    17.157 r  processor/registers/memory[0][1][2]_i_4_replica/O
                         net (fo=2, routed)           0.641    17.799    processor/registers/memory[0][1][2]_i_4_n_0_repN
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.124    17.923 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    17.923    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.436 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.436    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.553 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=7, routed)           1.699    20.251    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X21Y44         LUT6 (Prop_lut6_I0_O)        0.124    20.375 r  processor/registers/registers[0][0][4]_i_3_replica/O
                         net (fo=2, routed)           0.422    20.797    processor/registers/registers[0][0][4]_i_3_n_0_repN
    SLICE_X21Y43         LUT4 (Prop_lut4_I2_O)        0.124    20.921 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=3, routed)           1.193    22.114    processor/registers/reg_writeData[0]_11[2]
    SLICE_X29Y41         FDCE                                         r  processor/registers/registers_reg[0][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.798    -1.036    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.936 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.682    -0.253    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.162 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.447     1.285    processor/registers/proc_clk_BUFG
    SLICE_X29Y41         FDCE                                         r  processor/registers/registers_reg[0][0][2]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[0][0][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.096ns  (logic 5.143ns (23.276%)  route 16.953ns (76.724%))
  Logic Levels:           22  (CARRY4=5 LDCE=1 LUT2=4 LUT3=1 LUT5=1 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][1]/G
    SLICE_X32Y18         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  processor/registers/Data1_reg[2][1]/Q
                         net (fo=3, routed)           2.863     3.690    processor/registers/IP_reg_reg[6]_1[1]
    SLICE_X31Y34         LUT5 (Prop_lut5_I4_O)        0.124     3.814 r  processor/registers/memory[1][0][6]_i_3/O
                         net (fo=589, routed)         1.250     5.063    processor/memory/memory_reg[0][2][0]_i_21_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I2_O)        0.124     5.187 r  processor/memory/memory[0][2][0]_i_48/O
                         net (fo=1, routed)           0.000     5.187    processor/memory/memory[0][2][0]_i_48_n_0
    SLICE_X33Y32         MUXF7 (Prop_muxf7_I0_O)      0.212     5.399 r  processor/memory/memory_reg[0][2][0]_i_37/O
                         net (fo=1, routed)           0.000     5.399    processor/memory/memory_reg[0][2][0]_i_37_n_0
    SLICE_X33Y32         MUXF8 (Prop_muxf8_I1_O)      0.094     5.493 r  processor/memory/memory_reg[0][2][0]_i_23/O
                         net (fo=1, routed)           1.276     6.769    processor/memory/memory_reg[0][2][0]_i_23_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I1_O)        0.316     7.085 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           0.895     7.980    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.104 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=4, routed)           0.780     8.884    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124     9.008 r  processor/id/memory[0][2][0]_i_13/O
                         net (fo=5, routed)           0.843     9.851    processor/id/alu_B[2]_8[0]
    SLICE_X31Y35         LUT2 (Prop_lut2_I0_O)        0.124     9.975 r  processor/id/memory[0][2][0]_i_12/O
                         net (fo=5, routed)           0.915    10.890    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.014 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.801    11.815    processor/alu/add/adder_B[2]_7[0]
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124    11.939 r  processor/alu/add/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    11.939    processor/id/registers_reg[1][2][6]_1[1]
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.472 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=4, routed)           1.820    14.292    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124    14.416 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=2, routed)           0.584    14.999    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.124    15.123 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    15.123    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.655 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.655    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.769 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.264    17.033    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124    17.157 r  processor/registers/memory[0][1][2]_i_4_replica/O
                         net (fo=2, routed)           0.641    17.799    processor/registers/memory[0][1][2]_i_4_n_0_repN
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.124    17.923 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    17.923    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.436 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.436    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.655 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=8, routed)           1.081    19.736    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X27Y44         LUT3 (Prop_lut3_I2_O)        0.295    20.031 r  processor/registers/registers[0][0][5]_i_2/O
                         net (fo=2, routed)           0.725    20.756    processor/registers/registers[0][0][5]_i_2_n_0
    SLICE_X29Y44         LUT6 (Prop_lut6_I2_O)        0.124    20.880 r  processor/registers/registers[0][0][5]_i_1/O
                         net (fo=4, routed)           1.216    22.096    processor/registers/alu_op_reg[0][3]
    SLICE_X37Y44         FDCE                                         r  processor/registers/registers_reg[0][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.798    -1.036    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.936 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.682    -0.253    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.162 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.514     1.352    processor/registers/proc_clk_BUFG
    SLICE_X37Y44         FDCE                                         r  processor/registers/registers_reg[0][0][5]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][1]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[92][0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.051ns  (logic 4.870ns (22.085%)  route 17.181ns (77.915%))
  Logic Levels:           22  (CARRY4=5 LDCE=1 LUT2=4 LUT5=1 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][1]/G
    SLICE_X32Y18         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  processor/registers/Data1_reg[2][1]/Q
                         net (fo=3, routed)           2.863     3.690    processor/registers/IP_reg_reg[6]_1[1]
    SLICE_X31Y34         LUT5 (Prop_lut5_I4_O)        0.124     3.814 r  processor/registers/memory[1][0][6]_i_3/O
                         net (fo=589, routed)         1.250     5.063    processor/memory/memory_reg[0][2][0]_i_21_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I2_O)        0.124     5.187 r  processor/memory/memory[0][2][0]_i_48/O
                         net (fo=1, routed)           0.000     5.187    processor/memory/memory[0][2][0]_i_48_n_0
    SLICE_X33Y32         MUXF7 (Prop_muxf7_I0_O)      0.212     5.399 r  processor/memory/memory_reg[0][2][0]_i_37/O
                         net (fo=1, routed)           0.000     5.399    processor/memory/memory_reg[0][2][0]_i_37_n_0
    SLICE_X33Y32         MUXF8 (Prop_muxf8_I1_O)      0.094     5.493 r  processor/memory/memory_reg[0][2][0]_i_23/O
                         net (fo=1, routed)           1.276     6.769    processor/memory/memory_reg[0][2][0]_i_23_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I1_O)        0.316     7.085 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           0.895     7.980    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.104 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=4, routed)           0.780     8.884    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124     9.008 r  processor/id/memory[0][2][0]_i_13/O
                         net (fo=5, routed)           0.843     9.851    processor/id/alu_B[2]_8[0]
    SLICE_X31Y35         LUT2 (Prop_lut2_I0_O)        0.124     9.975 r  processor/id/memory[0][2][0]_i_12/O
                         net (fo=5, routed)           0.915    10.890    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.014 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.801    11.815    processor/alu/add/adder_B[2]_7[0]
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124    11.939 r  processor/alu/add/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    11.939    processor/id/registers_reg[1][2][6]_1[1]
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.472 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=4, routed)           1.820    14.292    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124    14.416 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=2, routed)           0.584    14.999    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.124    15.123 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    15.123    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.655 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.655    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.769 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.264    17.033    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124    17.157 r  processor/registers/memory[0][1][2]_i_4_replica/O
                         net (fo=2, routed)           0.641    17.799    processor/registers/memory[0][1][2]_i_4_n_0_repN
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.124    17.923 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    17.923    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.436 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.436    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.553 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=7, routed)           1.699    20.251    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X21Y44         LUT6 (Prop_lut6_I0_O)        0.124    20.375 r  processor/registers/registers[0][0][4]_i_3_replica/O
                         net (fo=2, routed)           0.310    20.685    processor/registers/registers[0][0][4]_i_3_n_0_repN
    SLICE_X21Y43         LUT6 (Prop_lut6_I5_O)        0.124    20.809 r  processor/registers/memory[0][0][2]_i_1_comp/O
                         net (fo=100, routed)         1.242    22.051    processor/memory/D[2]
    SLICE_X19Y37         FDRE                                         r  processor/memory/memory_reg[92][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.439    -1.394    processor/memory/clk_70Mhz
    SLICE_X19Y37         FDRE                                         r  processor/memory/memory_reg[92][0][2]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][1]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[78][0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.050ns  (logic 4.870ns (22.086%)  route 17.180ns (77.914%))
  Logic Levels:           22  (CARRY4=5 LDCE=1 LUT2=4 LUT5=1 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][1]/G
    SLICE_X32Y18         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  processor/registers/Data1_reg[2][1]/Q
                         net (fo=3, routed)           2.863     3.690    processor/registers/IP_reg_reg[6]_1[1]
    SLICE_X31Y34         LUT5 (Prop_lut5_I4_O)        0.124     3.814 r  processor/registers/memory[1][0][6]_i_3/O
                         net (fo=589, routed)         1.250     5.063    processor/memory/memory_reg[0][2][0]_i_21_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I2_O)        0.124     5.187 r  processor/memory/memory[0][2][0]_i_48/O
                         net (fo=1, routed)           0.000     5.187    processor/memory/memory[0][2][0]_i_48_n_0
    SLICE_X33Y32         MUXF7 (Prop_muxf7_I0_O)      0.212     5.399 r  processor/memory/memory_reg[0][2][0]_i_37/O
                         net (fo=1, routed)           0.000     5.399    processor/memory/memory_reg[0][2][0]_i_37_n_0
    SLICE_X33Y32         MUXF8 (Prop_muxf8_I1_O)      0.094     5.493 r  processor/memory/memory_reg[0][2][0]_i_23/O
                         net (fo=1, routed)           1.276     6.769    processor/memory/memory_reg[0][2][0]_i_23_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I1_O)        0.316     7.085 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           0.895     7.980    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.104 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=4, routed)           0.780     8.884    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124     9.008 r  processor/id/memory[0][2][0]_i_13/O
                         net (fo=5, routed)           0.843     9.851    processor/id/alu_B[2]_8[0]
    SLICE_X31Y35         LUT2 (Prop_lut2_I0_O)        0.124     9.975 r  processor/id/memory[0][2][0]_i_12/O
                         net (fo=5, routed)           0.915    10.890    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.014 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.801    11.815    processor/alu/add/adder_B[2]_7[0]
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124    11.939 r  processor/alu/add/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    11.939    processor/id/registers_reg[1][2][6]_1[1]
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.472 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=4, routed)           1.820    14.292    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124    14.416 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=2, routed)           0.584    14.999    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.124    15.123 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    15.123    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.655 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.655    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.769 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.264    17.033    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124    17.157 r  processor/registers/memory[0][1][2]_i_4_replica/O
                         net (fo=2, routed)           0.641    17.799    processor/registers/memory[0][1][2]_i_4_n_0_repN
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.124    17.923 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    17.923    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.436 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.436    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.553 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=7, routed)           1.699    20.251    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X21Y44         LUT6 (Prop_lut6_I0_O)        0.124    20.375 r  processor/registers/registers[0][0][4]_i_3_replica/O
                         net (fo=2, routed)           0.310    20.685    processor/registers/registers[0][0][4]_i_3_n_0_repN
    SLICE_X21Y43         LUT6 (Prop_lut6_I5_O)        0.124    20.809 r  processor/registers/memory[0][0][2]_i_1_comp/O
                         net (fo=100, routed)         1.240    22.050    processor/memory/D[2]
    SLICE_X18Y38         FDRE                                         r  processor/memory/memory_reg[78][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.440    -1.393    processor/memory/clk_70Mhz
    SLICE_X18Y38         FDRE                                         r  processor/memory/memory_reg[78][0][2]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][1]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[38][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.048ns  (logic 4.870ns (22.088%)  route 17.178ns (77.912%))
  Logic Levels:           22  (CARRY4=5 LDCE=1 LUT2=4 LUT5=1 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][1]/G
    SLICE_X32Y18         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  processor/registers/Data1_reg[2][1]/Q
                         net (fo=3, routed)           2.863     3.690    processor/registers/IP_reg_reg[6]_1[1]
    SLICE_X31Y34         LUT5 (Prop_lut5_I4_O)        0.124     3.814 r  processor/registers/memory[1][0][6]_i_3/O
                         net (fo=589, routed)         1.250     5.063    processor/memory/memory_reg[0][2][0]_i_21_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I2_O)        0.124     5.187 r  processor/memory/memory[0][2][0]_i_48/O
                         net (fo=1, routed)           0.000     5.187    processor/memory/memory[0][2][0]_i_48_n_0
    SLICE_X33Y32         MUXF7 (Prop_muxf7_I0_O)      0.212     5.399 r  processor/memory/memory_reg[0][2][0]_i_37/O
                         net (fo=1, routed)           0.000     5.399    processor/memory/memory_reg[0][2][0]_i_37_n_0
    SLICE_X33Y32         MUXF8 (Prop_muxf8_I1_O)      0.094     5.493 r  processor/memory/memory_reg[0][2][0]_i_23/O
                         net (fo=1, routed)           1.276     6.769    processor/memory/memory_reg[0][2][0]_i_23_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I1_O)        0.316     7.085 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           0.895     7.980    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.104 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=4, routed)           0.780     8.884    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124     9.008 r  processor/id/memory[0][2][0]_i_13/O
                         net (fo=5, routed)           0.843     9.851    processor/id/alu_B[2]_8[0]
    SLICE_X31Y35         LUT2 (Prop_lut2_I0_O)        0.124     9.975 r  processor/id/memory[0][2][0]_i_12/O
                         net (fo=5, routed)           0.915    10.890    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.014 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.801    11.815    processor/alu/add/adder_B[2]_7[0]
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124    11.939 r  processor/alu/add/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    11.939    processor/id/registers_reg[1][2][6]_1[1]
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.472 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=4, routed)           1.820    14.292    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124    14.416 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=2, routed)           0.584    14.999    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.124    15.123 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    15.123    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.655 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.655    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.769 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.264    17.033    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124    17.157 r  processor/registers/memory[0][1][2]_i_4_replica/O
                         net (fo=2, routed)           0.641    17.799    processor/registers/memory[0][1][2]_i_4_n_0_repN
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.124    17.923 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    17.923    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.436 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.436    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.553 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=7, routed)           1.338    19.891    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X29Y44         LUT6 (Prop_lut6_I0_O)        0.124    20.015 r  processor/registers/registers[0][0][4]_i_3/O
                         net (fo=4, routed)           0.482    20.498    io_cont/registers[0][0][4]_i_3_n_0_alias
    SLICE_X30Y44         LUT6 (Prop_lut6_I4_O)        0.124    20.622 r  io_cont/memory[0][0][4]_i_1_comp/O
                         net (fo=100, routed)         1.426    22.048    processor/memory/D[4]
    SLICE_X30Y59         FDRE                                         r  processor/memory/memory_reg[38][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.432    -1.402    processor/memory/clk_70Mhz
    SLICE_X30Y59         FDRE                                         r  processor/memory/memory_reg[38][0][4]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[1][0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.043ns  (logic 4.870ns (22.094%)  route 17.173ns (77.906%))
  Logic Levels:           22  (CARRY4=5 LDCE=1 LUT2=4 LUT4=1 LUT5=1 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][1]/G
    SLICE_X32Y18         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  processor/registers/Data1_reg[2][1]/Q
                         net (fo=3, routed)           2.863     3.690    processor/registers/IP_reg_reg[6]_1[1]
    SLICE_X31Y34         LUT5 (Prop_lut5_I4_O)        0.124     3.814 r  processor/registers/memory[1][0][6]_i_3/O
                         net (fo=589, routed)         1.250     5.063    processor/memory/memory_reg[0][2][0]_i_21_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I2_O)        0.124     5.187 r  processor/memory/memory[0][2][0]_i_48/O
                         net (fo=1, routed)           0.000     5.187    processor/memory/memory[0][2][0]_i_48_n_0
    SLICE_X33Y32         MUXF7 (Prop_muxf7_I0_O)      0.212     5.399 r  processor/memory/memory_reg[0][2][0]_i_37/O
                         net (fo=1, routed)           0.000     5.399    processor/memory/memory_reg[0][2][0]_i_37_n_0
    SLICE_X33Y32         MUXF8 (Prop_muxf8_I1_O)      0.094     5.493 r  processor/memory/memory_reg[0][2][0]_i_23/O
                         net (fo=1, routed)           1.276     6.769    processor/memory/memory_reg[0][2][0]_i_23_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I1_O)        0.316     7.085 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           0.895     7.980    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.104 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=4, routed)           0.780     8.884    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124     9.008 r  processor/id/memory[0][2][0]_i_13/O
                         net (fo=5, routed)           0.843     9.851    processor/id/alu_B[2]_8[0]
    SLICE_X31Y35         LUT2 (Prop_lut2_I0_O)        0.124     9.975 r  processor/id/memory[0][2][0]_i_12/O
                         net (fo=5, routed)           0.915    10.890    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.014 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.801    11.815    processor/alu/add/adder_B[2]_7[0]
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124    11.939 r  processor/alu/add/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    11.939    processor/id/registers_reg[1][2][6]_1[1]
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.472 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=4, routed)           1.820    14.292    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124    14.416 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=2, routed)           0.584    14.999    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.124    15.123 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    15.123    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.655 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.655    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.769 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.264    17.033    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124    17.157 r  processor/registers/memory[0][1][2]_i_4_replica/O
                         net (fo=2, routed)           0.641    17.799    processor/registers/memory[0][1][2]_i_4_n_0_repN
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.124    17.923 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    17.923    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.436 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.436    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.553 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=7, routed)           1.699    20.251    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X21Y44         LUT6 (Prop_lut6_I0_O)        0.124    20.375 r  processor/registers/registers[0][0][4]_i_3_replica/O
                         net (fo=2, routed)           0.422    20.797    processor/registers/registers[0][0][4]_i_3_n_0_repN
    SLICE_X21Y43         LUT4 (Prop_lut4_I2_O)        0.124    20.921 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=3, routed)           1.121    22.043    processor/registers/reg_writeData[0]_11[2]
    SLICE_X29Y45         FDCE                                         r  processor/registers/registers_reg[1][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.798    -1.036    io_cont/clk_70Mhz
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.936 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.682    -0.253    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.162 r  proc_clk_BUFG_inst/O
                         net (fo=82, routed)          1.448     1.286    processor/registers/proc_clk_BUFG
    SLICE_X29Y45         FDCE                                         r  processor/registers/registers_reg[1][0][2]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][1]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[35][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.984ns  (logic 5.143ns (23.394%)  route 16.841ns (76.606%))
  Logic Levels:           22  (CARRY4=5 LDCE=1 LUT2=4 LUT3=1 LUT5=1 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][1]/G
    SLICE_X32Y18         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  processor/registers/Data1_reg[2][1]/Q
                         net (fo=3, routed)           2.863     3.690    processor/registers/IP_reg_reg[6]_1[1]
    SLICE_X31Y34         LUT5 (Prop_lut5_I4_O)        0.124     3.814 r  processor/registers/memory[1][0][6]_i_3/O
                         net (fo=589, routed)         1.250     5.063    processor/memory/memory_reg[0][2][0]_i_21_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I2_O)        0.124     5.187 r  processor/memory/memory[0][2][0]_i_48/O
                         net (fo=1, routed)           0.000     5.187    processor/memory/memory[0][2][0]_i_48_n_0
    SLICE_X33Y32         MUXF7 (Prop_muxf7_I0_O)      0.212     5.399 r  processor/memory/memory_reg[0][2][0]_i_37/O
                         net (fo=1, routed)           0.000     5.399    processor/memory/memory_reg[0][2][0]_i_37_n_0
    SLICE_X33Y32         MUXF8 (Prop_muxf8_I1_O)      0.094     5.493 r  processor/memory/memory_reg[0][2][0]_i_23/O
                         net (fo=1, routed)           1.276     6.769    processor/memory/memory_reg[0][2][0]_i_23_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I1_O)        0.316     7.085 r  processor/memory/memory[0][2][0]_i_17/O
                         net (fo=1, routed)           0.895     7.980    processor/memory/memory[0][2][0]_i_17_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.104 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=4, routed)           0.780     8.884    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124     9.008 r  processor/id/memory[0][2][0]_i_13/O
                         net (fo=5, routed)           0.843     9.851    processor/id/alu_B[2]_8[0]
    SLICE_X31Y35         LUT2 (Prop_lut2_I0_O)        0.124     9.975 r  processor/id/memory[0][2][0]_i_12/O
                         net (fo=5, routed)           0.915    10.890    processor/id/memory[0][2][0]_i_14_0
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.014 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.801    11.815    processor/alu/add/adder_B[2]_7[0]
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.124    11.939 r  processor/alu/add/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    11.939    processor/id/registers_reg[1][2][6]_1[1]
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.472 r  processor/id/registers_reg[0][2][6]_i_2/CO[3]
                         net (fo=4, routed)           1.820    14.292    processor/id/registers_reg[0][2][6]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124    14.416 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=2, routed)           0.584    14.999    processor/alu/add/memory_reg[0][1][2]_i_3_1
    SLICE_X29Y39         LUT2 (Prop_lut2_I1_O)        0.124    15.123 r  processor/alu/add/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    15.123    processor/registers/registers_reg[1][1][3]_1[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.655 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.655    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.769 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.264    17.033    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124    17.157 r  processor/registers/memory[0][1][2]_i_4_replica/O
                         net (fo=2, routed)           0.641    17.799    processor/registers/memory[0][1][2]_i_4_n_0_repN
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.124    17.923 r  processor/registers/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    17.923    processor/registers/memory[0][0][1]_i_11_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.436 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.436    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.655 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=8, routed)           1.081    19.736    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X27Y44         LUT3 (Prop_lut3_I2_O)        0.295    20.031 r  processor/registers/registers[0][0][5]_i_2/O
                         net (fo=2, routed)           0.448    20.479    io_cont/registers[0][0][5]_i_2_n_0_alias
    SLICE_X29Y44         LUT6 (Prop_lut6_I4_O)        0.124    20.603 r  io_cont/memory[0][0][5]_i_1_comp/O
                         net (fo=100, routed)         1.381    21.984    processor/memory/D[5]
    SLICE_X26Y38         FDRE                                         r  processor/memory/memory_reg[35][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        1.445    -1.388    processor/memory/clk_70Mhz
    SLICE_X26Y38         FDRE                                         r  processor/memory/memory_reg[35][0][5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_output_data_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.158ns (50.457%)  route 0.155ns (49.543%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         LDCE                         0.000     0.000 r  uart_output_data_reg[0]/G
    SLICE_X35Y16         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_output_data_reg[0]/Q
                         net (fo=1, routed)           0.155     0.313    uart_controller/tx_data_reg[7]_0[0]
    SLICE_X36Y16         FDRE                                         r  uart_controller/tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.856    -0.737    uart_controller/clk_70Mhz
    SLICE_X36Y16         FDRE                                         r  uart_controller/tx_data_reg[0]/C

Slack:                    inf
  Source:                 uart_output_data_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.158ns (50.457%)  route 0.155ns (49.543%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         LDCE                         0.000     0.000 r  uart_output_data_reg[3]/G
    SLICE_X35Y16         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_output_data_reg[3]/Q
                         net (fo=1, routed)           0.155     0.313    uart_controller/tx_data_reg[7]_0[3]
    SLICE_X36Y16         FDRE                                         r  uart_controller/tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.856    -0.737    uart_controller/clk_70Mhz
    SLICE_X36Y16         FDRE                                         r  uart_controller/tx_data_reg[3]/C

Slack:                    inf
  Source:                 uart_output_data_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.348ns  (logic 0.178ns (51.109%)  route 0.170ns (48.891%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         LDCE                         0.000     0.000 r  uart_output_data_reg[6]/G
    SLICE_X40Y15         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uart_output_data_reg[6]/Q
                         net (fo=1, routed)           0.170     0.348    uart_controller/tx_data_reg[7]_0[6]
    SLICE_X41Y15         FDRE                                         r  uart_controller/tx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.858    -0.735    uart_controller/clk_70Mhz
    SLICE_X41Y15         FDRE                                         r  uart_controller/tx_data_reg[6]/C

Slack:                    inf
  Source:                 uart_output_data_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.377ns  (logic 0.178ns (47.207%)  route 0.199ns (52.793%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         LDCE                         0.000     0.000 r  uart_output_data_reg[2]/G
    SLICE_X32Y16         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uart_output_data_reg[2]/Q
                         net (fo=1, routed)           0.199     0.377    uart_controller/tx_data_reg[7]_0[2]
    SLICE_X34Y16         FDRE                                         r  uart_controller/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.856    -0.737    uart_controller/clk_70Mhz
    SLICE_X34Y16         FDRE                                         r  uart_controller/tx_data_reg[2]/C

Slack:                    inf
  Source:                 uart_output_data_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.377ns  (logic 0.178ns (47.207%)  route 0.199ns (52.793%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         LDCE                         0.000     0.000 r  uart_output_data_reg[7]/G
    SLICE_X32Y16         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uart_output_data_reg[7]/Q
                         net (fo=1, routed)           0.199     0.377    uart_controller/tx_data_reg[7]_0[7]
    SLICE_X34Y16         FDRE                                         r  uart_controller/tx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.856    -0.737    uart_controller/clk_70Mhz
    SLICE_X34Y16         FDRE                                         r  uart_controller/tx_data_reg[7]/C

Slack:                    inf
  Source:                 uart_output_data_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.379ns  (logic 0.158ns (41.729%)  route 0.221ns (58.271%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         LDCE                         0.000     0.000 r  uart_output_data_reg[4]/G
    SLICE_X35Y16         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_output_data_reg[4]/Q
                         net (fo=1, routed)           0.221     0.379    uart_controller/tx_data_reg[7]_0[4]
    SLICE_X41Y15         FDRE                                         r  uart_controller/tx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.858    -0.735    uart_controller/clk_70Mhz
    SLICE_X41Y15         FDRE                                         r  uart_controller/tx_data_reg[4]/C

Slack:                    inf
  Source:                 uart_output_data_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.426ns  (logic 0.178ns (41.789%)  route 0.248ns (58.211%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         LDCE                         0.000     0.000 r  uart_output_data_reg[1]/G
    SLICE_X32Y16         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uart_output_data_reg[1]/Q
                         net (fo=1, routed)           0.248     0.426    uart_controller/tx_data_reg[7]_0[1]
    SLICE_X34Y16         FDRE                                         r  uart_controller/tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.856    -0.737    uart_controller/clk_70Mhz
    SLICE_X34Y16         FDRE                                         r  uart_controller/tx_data_reg[1]/C

Slack:                    inf
  Source:                 processor/id/constant_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            syscall_handler/tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.449ns  (logic 0.203ns (45.171%)  route 0.246ns (54.829%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         LDCE                         0.000     0.000 r  processor/id/constant_reg[1]/G
    SLICE_X34Y19         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/constant_reg[1]/Q
                         net (fo=6, routed)           0.246     0.404    processor/id/proc_syscall_constant[1]
    SLICE_X34Y18         LUT5 (Prop_lut5_I3_O)        0.045     0.449 r  processor/id/tx_data[0]_i_1/O
                         net (fo=1, routed)           0.000     0.449    syscall_handler/tx_data_reg[7]_1[0]
    SLICE_X34Y18         FDRE                                         r  syscall_handler/tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.854    -0.739    syscall_handler/clk_70Mhz
    SLICE_X34Y18         FDRE                                         r  syscall_handler/tx_data_reg[0]/C

Slack:                    inf
  Source:                 processor/id/constant_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            syscall_handler/tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.506ns  (logic 0.203ns (40.134%)  route 0.303ns (59.866%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         LDCE                         0.000     0.000 r  processor/id/constant_reg[3]/G
    SLICE_X34Y20         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/constant_reg[3]/Q
                         net (fo=10, routed)          0.303     0.461    processor/id/proc_syscall_constant[3]
    SLICE_X34Y18         LUT5 (Prop_lut5_I3_O)        0.045     0.506 r  processor/id/tx_data[2]_i_1/O
                         net (fo=1, routed)           0.000     0.506    syscall_handler/tx_data_reg[7]_1[2]
    SLICE_X34Y18         FDRE                                         r  syscall_handler/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.854    -0.739    syscall_handler/clk_70Mhz
    SLICE_X34Y18         FDRE                                         r  syscall_handler/tx_data_reg[2]/C

Slack:                    inf
  Source:                 processor/id/constant_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            syscall_handler/tx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_70Mhz_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.285ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.513ns  (logic 0.203ns (39.567%)  route 0.310ns (60.433%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.908ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.478ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         LDCE                         0.000     0.000 r  processor/id/constant_reg[2]/G
    SLICE_X34Y19         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/constant_reg[2]/Q
                         net (fo=8, routed)           0.310     0.468    processor/id/proc_syscall_constant[2]
    SLICE_X34Y18         LUT5 (Prop_lut5_I3_O)        0.045     0.513 r  processor/id/tx_data[1]_i_1/O
                         net (fo=1, routed)           0.000     0.513    syscall_handler/tx_data_reg[7]_1[1]
    SLICE_X34Y18         FDRE                                         r  syscall_handler/tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_70Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_70Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2286, routed)        0.854    -0.739    syscall_handler/clk_70Mhz
    SLICE_X34Y18         FDRE                                         r  syscall_handler/tx_data_reg[1]/C





