$date
	Fri Sep 23 00:09:36 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module behavioralMultiplexer $end
$var wire 2 ! address [1:0] $end
$var wire 1 " address0 $end
$var wire 1 # address1 $end
$var wire 1 $ in0 $end
$var wire 1 % in1 $end
$var wire 1 & in2 $end
$var wire 1 ' in3 $end
$var wire 4 ( inputs [3:0] $end
$var wire 1 ) out $end
$upscope $end
$scope module testMultiplexer $end
$var wire 1 * out $end
$var reg 1 + addr0 $end
$var reg 1 , addr1 $end
$var reg 1 - in0 $end
$var reg 1 . in1 $end
$var reg 1 / in2 $end
$var reg 1 0 in3 $end
$scope module multiplexer $end
$var wire 1 1 address0 $end
$var wire 1 2 address1 $end
$var wire 1 3 in0 $end
$var wire 1 4 in1 $end
$var wire 1 5 in2 $end
$var wire 1 6 in3 $end
$var wire 1 7 muxIn00 $end
$var wire 1 8 muxIn01 $end
$var wire 1 9 muxIn10 $end
$var wire 1 : muxIn11 $end
$var wire 1 ; muxIn20 $end
$var wire 1 < muxIn21 $end
$var wire 1 = muxOut0 $end
$var wire 1 > muxOut1 $end
$var wire 1 ? n_address0 $end
$var wire 1 @ n_address1 $end
$var wire 1 * out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
z@
z?
x>
x=
z<
x;
z:
x9
z8
x7
x6
x5
x4
13
02
01
x0
x/
x.
1-
0,
0+
x*
x)
bz (
z'
z&
z%
z$
z#
z"
bz !
$end
#50000
0<
0:
08
1?
1@
#100000
17
#150000
1=
#200000
1;
#250000
1*
#500000
1+
11
1.
14
x-
x3
#550000
0?
x:
18
x7
#600000
07
09
#1000000
1,
12
0+
01
1/
15
x.
x4
#1050000
0@
x<
1?
0:
08
#1100000
0;
x7
19
0>
0=
#1150000
x*
x=
1>
0<
#1200000
1<
0*
#1250000
1*
#1500000
1+
11
10
16
x/
x5
#1550000
0?
x8
1:
x9
#1600000
07
09
#2000000
0,
02
0+
01
x0
x6
0-
03
#2050000
1@
0<
1?
08
0:
#2100000
x;
0*
x9
0=
0>
#2150000
x*
x>
0;
#2200000
0*
#2500000
1+
11
0.
04
x-
x3
#2550000
0?
x:
x7
#2600000
07
09
x=
#2650000
0=
x;
#2700000
0;
x*
#2750000
0*
#3000000
1,
12
0+
01
0/
05
x.
x4
#3050000
0@
x<
1?
0:
#3100000
x*
x7
0>
#3150000
x=
0<
#3200000
0*
#3500000
1+
11
00
06
x/
x5
#3550000
0?
x8
x9
#3600000
07
09
x>
#3650000
0>
x<
#3700000
0<
x*
#3750000
0*
#4000000
