// Seed: 441152323
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  assign module_1.id_4 = 0;
  output wire id_2;
  output wire id_1;
  wire id_10;
endmodule
module module_1 #(
    parameter id_4 = 32'd71
) (
    output uwire id_0,
    output tri0 id_1,
    input supply1 id_2,
    input tri0 id_3,
    input supply1 _id_4,
    output tri id_5,
    input supply0 id_6,
    input uwire id_7
);
  assign id_1 = 1;
  wire id_9;
  logic [7:0][1 'b0 : id_4  ==  -1] id_10;
  assign id_10[id_4] = -1;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
endmodule
