- ðŸ‘‹ Hi, Iâ€™m @RajaBhargavv
- ðŸ‘€ Iâ€™m interested in Design verification for VLSI
- ðŸŒ± Iâ€™m currently learning  verilog, system verilog, UVM along with GVIM text editor and Python for scripting
  
  

<!---
RajaBhargavv/RajaBhargavv is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
