FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"SYNC_LVDS_N";
2"SYNC_LVDS_P";
3"SYNC24_LVDS_N";
4"SYNC24_LVDS_P";
5"GT_N";
6"GT_P";
7"SYNC24_N";
8"SYNC24_P";
9"SYNC_N";
10"SYNC_P";
11"GT_NIM";
12"GT_TTL";
13"GT2_P";
14"GT2_N";
15"SCOPE_OUT_ANAL<0..7>";
16"CAEN_OUT_ANAL<0..7>";
17"PULSE_IN_ANAL<0..11>";
18"DATA_RDY";
19"LE";
20"CLK";
21"DATA";
%"CAEN_ANALOG_COMS"
"1","(-375,2200)","0","tubii_tk2_lib","I1";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"DATA_RDY"
VHDL_MODE"IN"18;
"LE"
VHDL_MODE"IN"19;
"CLK"
VHDL_MODE"IN"20;
"DATA"
VHDL_MODE"IN"21;
"PULSE_IN_ANAL<0..11>"
VHDL_MODE"IN"17;
"SCOPE_OUT_ANAL<0..7>"
VHDL_MODE"OUT"15;
"CAEN_OUT_ANAL<0..7>"
VHDL_MODE"OUT"16;
%"INPORT"
"1","(-1450,2175)","0","standard","I10";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"21;
%"INPORT"
"1","(-1450,2100)","0","standard","I11";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"20;
%"INPORT"
"1","(-1450,2000)","0","standard","I12";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"19;
%"INPORT"
"1","(-1450,1925)","0","standard","I13";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"18;
%"OUTPORT"
"1","(975,4025)","0","standard","I14";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"2;
%"OUTPORT"
"1","(975,3950)","0","standard","I15";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"1;
%"OUTPORT"
"1","(975,3800)","0","standard","I16";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"4;
%"OUTPORT"
"1","(975,3725)","0","standard","I17";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"3;
%"OUTPORT"
"1","(1000,3600)","0","standard","I18";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"11;
%"OUTPORT"
"1","(825,2425)","0","standard","I19";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"16;
%"CAEN_DIG_COMS"
"1","(-275,3500)","0","tubii_tk2_lib","I2";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"SYNC24_TTL"
VHDL_MODE"OUT"0;
"SYNC_TTL"
VHDL_MODE"OUT"0;
"GT2_N \B"
VHDL_MODE"OUT"14;
"GT2_P"
VHDL_MODE"OUT"13;
"GT_TTL"
VHDL_MODE"OUT"12;
"GT_NIM"
VHDL_MODE"OUT"11;
"SYNC24_LVDS_P"
VHDL_MODE"OUT"4;
"SYNC24_LVDS_N \B"
VHDL_MODE"OUT"3;
"SYNC_LVDS_P"
VHDL_MODE"OUT"2;
"SYNC_LVDS_N \B"
VHDL_MODE"OUT"1;
"GT_N \B"
VHDL_MODE"IN"5;
"GT_P"
VHDL_MODE"IN"6;
"SYNC24_N \B"
VHDL_MODE"IN"7;
"SYNC24_P"
VHDL_MODE"IN"8;
"SYNC_N \B"
VHDL_MODE"IN"9;
"SYNC_P"
VHDL_MODE"IN"10;
%"OUTPORT"
"1","(825,2300)","0","standard","I20";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"15;
%"OUTPORT"
"1","(1000,3525)","0","standard","I21";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"12;
%"OUTPORT"
"1","(1000,3425)","0","standard","I22";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"13;
%"OUTPORT"
"1","(1000,3350)","0","standard","I23";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"14;
%"INPORT"
"1","(-1550,4000)","0","standard","I3";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"10;
%"INPORT"
"1","(-1550,3925)","0","standard","I4";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"9;
%"INPORT"
"1","(-1550,3800)","0","standard","I5";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"8;
%"INPORT"
"1","(-1550,3725)","0","standard","I6";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"7;
%"INPORT"
"1","(-1550,3600)","0","standard","I7";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"6;
%"INPORT"
"1","(-1550,3525)","0","standard","I8";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"5;
%"INPORT"
"1","(-1450,2525)","0","standard","I9";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"17;
END.
