{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1661554860210 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1661554860210 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 26 17:00:59 2022 " "Processing started: Fri Aug 26 17:00:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1661554860210 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661554860210 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661554860210 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1661554861729 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1661554861729 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DispplayHex.sv " "Can't analyze file -- file DispplayHex.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1661554884605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "suma.sv 1 1 " "Found 1 design units, including 1 entities, in source file suma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Suma " "Found entity 1: Suma" {  } { { "Suma.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/Suma.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661554884610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661554884610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resta.sv 1 1 " "Found 1 design units, including 1 entities, in source file resta.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Resta " "Found entity 1: Resta" {  } { { "Resta.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/Resta.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661554884615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661554884615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Modulo " "Found entity 1: Modulo" {  } { { "Modulo.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/Modulo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661554884625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661554884625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicacion.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplicacion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplicacion " "Found entity 1: Multiplicacion" {  } { { "Multiplicacion.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/Multiplicacion.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661554884630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661554884630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "division.sv 1 1 " "Found 1 design units, including 1 entities, in source file division.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Division " "Found entity 1: Division" {  } { { "Division.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/Division.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661554884635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661554884635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andn.sv 1 1 " "Found 1 design units, including 1 entities, in source file andn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AndN " "Found entity 1: AndN" {  } { { "AndN.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/AndN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661554884645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661554884645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orn.sv 1 1 " "Found 1 design units, including 1 entities, in source file orn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OrN " "Found entity 1: OrN" {  } { { "OrN.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/OrN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661554884650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661554884650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xorn.sv 1 1 " "Found 1 design units, including 1 entities, in source file xorn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 XorN " "Found entity 1: XorN" {  } { { "XorN.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/XorN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661554884655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661554884655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661554884660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661554884660 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sDiv ALU.sv(21) " "Verilog HDL Implicit Net warning at ALU.sv(21): created implicit net for \"sDiv\"" {  } { { "ALU.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/ALU.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661554884660 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1661554884790 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sDiv ALU.sv(21) " "Verilog HDL or VHDL warning at ALU.sv(21): object \"sDiv\" assigned a value but never read" {  } { { "ALU.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/ALU.sv" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1661554884795 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 ALU.sv(21) " "Verilog HDL assignment warning at ALU.sv(21): truncated value with size 4 to match size of target (1)" {  } { { "ALU.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/ALU.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1661554884795 "|ALU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDiv ALU.sv(1) " "Output port \"SDiv\" at ALU.sv(1) has no driver" {  } { { "ALU.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/ALU.sv" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1661554884800 "|ALU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SLShift ALU.sv(1) " "Output port \"SLShift\" at ALU.sv(1) has no driver" {  } { { "ALU.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/ALU.sv" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1661554884800 "|ALU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRShift ALU.sv(1) " "Output port \"SRShift\" at ALU.sv(1) has no driver" {  } { { "ALU.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/ALU.sv" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1661554884800 "|ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Suma Suma:sumador " "Elaborating entity \"Suma\" for hierarchy \"Suma:sumador\"" {  } { { "ALU.sv" "sumador" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/ALU.sv" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661554884825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Resta Resta:restador " "Elaborating entity \"Resta\" for hierarchy \"Resta:restador\"" {  } { { "ALU.sv" "restador" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/ALU.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661554884825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Modulo Modulo:modulador " "Elaborating entity \"Modulo\" for hierarchy \"Modulo:modulador\"" {  } { { "ALU.sv" "modulador" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/ALU.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661554884830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplicacion Multiplicacion:multiplicador " "Elaborating entity \"Multiplicacion\" for hierarchy \"Multiplicacion:multiplicador\"" {  } { { "ALU.sv" "multiplicador" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/ALU.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661554884835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Division Division:divisor " "Elaborating entity \"Division\" for hierarchy \"Division:divisor\"" {  } { { "ALU.sv" "divisor" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/ALU.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661554884840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AndN AndN:ander " "Elaborating entity \"AndN\" for hierarchy \"AndN:ander\"" {  } { { "ALU.sv" "ander" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/ALU.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661554884840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OrN OrN:orer " "Elaborating entity \"OrN\" for hierarchy \"OrN:orer\"" {  } { { "ALU.sv" "orer" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/ALU.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661554884845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XorN XorN:xorer " "Elaborating entity \"XorN\" for hierarchy \"XorN:xorer\"" {  } { { "ALU.sv" "xorer" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/ALU.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661554884850 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Modulo:modulador\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Modulo:modulador\|Mod0\"" {  } { { "Modulo.sv" "Mod0" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/Modulo.sv" 2 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1661554885886 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1661554885886 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Modulo:modulador\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Modulo:modulador\|lpm_divide:Mod0\"" {  } { { "Modulo.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/Modulo.sv" 2 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661554886316 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Modulo:modulador\|lpm_divide:Mod0 " "Instantiated megafunction \"Modulo:modulador\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1661554886316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1661554886316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1661554886316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1661554886316 ""}  } { { "Modulo.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/Modulo.sv" 2 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1661554886316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_42m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_42m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_42m " "Found entity 1: lpm_divide_42m" {  } { { "db/lpm_divide_42m.tdf" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/db/lpm_divide_42m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661554886504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661554886504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/db/sign_div_unsign_7kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661554886574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661554886574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kse " "Found entity 1: alt_u_div_kse" {  } { { "db/alt_u_div_kse.tdf" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/db/alt_u_div_kse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661554886644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661554886644 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SDiv\[0\] GND " "Pin \"SDiv\[0\]\" is stuck at GND" {  } { { "ALU.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/ALU.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1661554887004 "|ALU|SDiv[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDiv\[1\] GND " "Pin \"SDiv\[1\]\" is stuck at GND" {  } { { "ALU.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/ALU.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1661554887004 "|ALU|SDiv[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDiv\[2\] GND " "Pin \"SDiv\[2\]\" is stuck at GND" {  } { { "ALU.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/ALU.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1661554887004 "|ALU|SDiv[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDiv\[3\] GND " "Pin \"SDiv\[3\]\" is stuck at GND" {  } { { "ALU.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/ALU.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1661554887004 "|ALU|SDiv[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAnd\[1\] GND " "Pin \"SAnd\[1\]\" is stuck at GND" {  } { { "ALU.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/ALU.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1661554887004 "|ALU|SAnd[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAnd\[2\] GND " "Pin \"SAnd\[2\]\" is stuck at GND" {  } { { "ALU.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/ALU.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1661554887004 "|ALU|SAnd[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAnd\[3\] GND " "Pin \"SAnd\[3\]\" is stuck at GND" {  } { { "ALU.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/ALU.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1661554887004 "|ALU|SAnd[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SOr\[1\] GND " "Pin \"SOr\[1\]\" is stuck at GND" {  } { { "ALU.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/ALU.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1661554887004 "|ALU|SOr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SOr\[2\] GND " "Pin \"SOr\[2\]\" is stuck at GND" {  } { { "ALU.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/ALU.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1661554887004 "|ALU|SOr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SOr\[3\] GND " "Pin \"SOr\[3\]\" is stuck at GND" {  } { { "ALU.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/ALU.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1661554887004 "|ALU|SOr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SLShift\[0\] GND " "Pin \"SLShift\[0\]\" is stuck at GND" {  } { { "ALU.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/ALU.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1661554887004 "|ALU|SLShift[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SLShift\[1\] GND " "Pin \"SLShift\[1\]\" is stuck at GND" {  } { { "ALU.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/ALU.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1661554887004 "|ALU|SLShift[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SLShift\[2\] GND " "Pin \"SLShift\[2\]\" is stuck at GND" {  } { { "ALU.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/ALU.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1661554887004 "|ALU|SLShift[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SLShift\[3\] GND " "Pin \"SLShift\[3\]\" is stuck at GND" {  } { { "ALU.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/ALU.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1661554887004 "|ALU|SLShift[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRShift\[0\] GND " "Pin \"SRShift\[0\]\" is stuck at GND" {  } { { "ALU.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/ALU.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1661554887004 "|ALU|SRShift[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRShift\[1\] GND " "Pin \"SRShift\[1\]\" is stuck at GND" {  } { { "ALU.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/ALU.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1661554887004 "|ALU|SRShift[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRShift\[2\] GND " "Pin \"SRShift\[2\]\" is stuck at GND" {  } { { "ALU.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/ALU.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1661554887004 "|ALU|SRShift[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRShift\[3\] GND " "Pin \"SRShift\[3\]\" is stuck at GND" {  } { { "ALU.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab03_TallerDisenio/Quartus/ALU.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1661554887004 "|ALU|SRShift[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1661554887004 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1661554887201 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1661554888006 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661554888006 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "90 " "Implemented 90 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1661554888266 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1661554888266 ""} { "Info" "ICUT_CUT_TM_LCELLS" "41 " "Implemented 41 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1661554888266 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1661554888266 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1661554888266 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1661554888331 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 26 17:01:28 2022 " "Processing ended: Fri Aug 26 17:01:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1661554888331 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1661554888331 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:03 " "Total CPU time (on all processors): 00:01:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1661554888331 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1661554888331 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1661554950736 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1661554950737 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 26 17:02:30 2022 " "Processing started: Fri Aug 26 17:02:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1661554950737 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1661554950737 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp ALU -c ALU --netlist_type=sgate " "Command: quartus_npp ALU -c ALU --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1661554950737 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1661554951561 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4545 " "Peak virtual memory: 4545 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1661554951584 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 26 17:02:31 2022 " "Processing ended: Fri Aug 26 17:02:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1661554951584 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1661554951584 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1661554951584 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1661554951584 ""}
