{"vcs1":{"timestamp_begin":1729412142.408655627, "rt":1.88, "ut":0.63, "st":0.26}}
{"vcselab":{"timestamp_begin":1729412144.356478107, "rt":0.88, "ut":0.22, "st":0.13}}
{"link":{"timestamp_begin":1729412145.295237457, "rt":0.32, "ut":0.12, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1729412141.908018772}
{"VCS_COMP_START_TIME": 1729412141.908018772}
{"VCS_COMP_END_TIME": 1729412146.681422755}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 332048}}
{"stitch_vcselab": {"peak_mem": 215224}}
