# compile vhdl design source files
vhdl2008 xil_defaultlib  \
"../../../../Final_One.srcs/sources_1/new/instruction_buffer.vhd" \
"../../../../Final_One.srcs/sources_1/new/if_id_stage_reg.vhd" \
"../../../../Final_One.srcs/sources_1/new/reg_file.vhd" \
"../../../../Final_One.srcs/sources_1/new/id_ex_stage_reg.vhd" \
"../../../../Final_One.srcs/sources_1/new/mux.vhd" \
"../../../../Final_One.srcs/sources_1/new/alu.vhd" \
"../../../../Final_One.srcs/sources_1/new/ex_wb_stage_reg.vhd" \
"../../../../Final_One.srcs/sources_1/new/forward_unit.vhd" \
"../../../../Final_One.srcs/sources_1/new/the_cpu_reborn.vhd" \
"../../../../Final_One.srcs/sources_1/new/CPU_BENCHMARK.vhd" \

# Do not sort compile order
nosort
