;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	MOV 210, @61
	CMP #612, @230
	SUB @127, 106
	CMP #612, @230
	ADD -7, <-20
	MOV -1, <-20
	SUB <12, @10
	ADD 0, 0
	MOV -7, <-20
	MOV -7, <-20
	SUB @127, 106
	SUB @127, 106
	SUB <12, @10
	SUB @127, 106
	SUB @121, 103
	SUB @121, 103
	SLT 210, 30
	SLT 210, 30
	SUB @127, 106
	ADD @130, 8
	SUB @121, 103
	ADD 7, -901
	SUB @127, 106
	SUB @-127, 100
	SLT @130, 8
	DJN -1, @-20
	DJN -1, @-20
	MOV -1, <-20
	JMN 0, <-22
	MOV -7, <-20
	DAT #0, <-22
	DJN -1, @-20
	DJN -1, @-20
	ADD 270, 60
	ADD 270, 60
	SUB @10, @6
	SUB @10, @6
	SUB -207, <-120
	MOV -7, <-20
	SUB 0, -822
	MOV -7, <-20
	SPL 0, <-822
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
