// Seed: 625191238
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  always @(1 or id_3) release id_2;
endmodule
module module_1 (
    input tri0 id_0,
    output logic id_1,
    output tri id_2,
    output supply0 id_3,
    input wor id_4,
    input tri0 id_5,
    output supply1 id_6
);
  tri id_8;
  module_0(
      id_8, id_8, id_8
  );
  always @(posedge id_0 >= id_8 or posedge 1) id_1 = #1 id_8 == id_0;
endmodule
