\t (00:00:01) allegro 16.6 P004 (v16-6-112G) Windows 32
\t (00:00:01)     Journal start - Thu Oct 23 17:29:56 2014
\t (00:00:01)         Host=QGPWINDOWSVB-PC User=QGPWindowsVB Pid=1816 CPUs=1
\t (00:00:01) 
\t (00:00:03) Opening existing design...
\w (00:00:03) WARNING(SPMHDB-214): Allegro PCB Designer (was Performance L) opening an Allegro XL design.
\w (00:00:03) WARNING(SPMHDB-213): DRC set to "out of date". This product supports a different DRC set than last product used on drawing.
\w (00:00:03) WARNING(SPMHOD-33): Design was last saved by a different product (Allegro XL). Constraints and other design data may not be available with this product. Functionality between two products may also be equivalent, you should consult the product functionality matrix to determine differences.
\i (00:00:20) fillin confirm
\d (00:00:20) Database opened: C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical/test.brd
\i (00:00:21) trapsize 3342
\i (00:00:21) trapsize 3231
\i (00:00:21) trapsize 3361
\i (00:00:21) trapsize 2619
\i (00:00:21) trapsize 2619
\i (00:00:22) generaledit 
\i (00:00:58) place manual 
\i (00:01:00) setwindow form.plc_manual
\i (00:01:00) FORM plc_manual tree  'Components by refdes' 
\i (00:01:01) FORM plc_manual tree  C2 'Components by refdes' 
\i (00:01:02) FORM plc_manual tree 'MULTISEL YES' C2 'Components by refdes' 
\t (00:01:02) Placing C2 / CSMD0805-1.0UF,10%,0805,25V / CAP805 on Top.
\i (00:01:04) FORM plc_manual tree 'MULTISEL NO' C2 'Components by refdes' 
\i (00:01:04) FORM plc_manual tree 'MULTISEL YES' U1 'Components by refdes' 
\t (00:01:04) Placing U1 / IDS_C10 / CONN10 on Top.
\i (00:01:04) FORM plc_manual tree  U1 'Components by refdes' 
\i (00:02:17) FORM plc_manual tree  C2 'Components by refdes' 
\i (00:02:19) FORM plc_manual tree  U1 'Components by refdes' 
\i (00:02:19) FORM plc_manual tree  U2 'Components by refdes' 
\i (00:02:20) FORM plc_manual tree  U3 'Components by refdes' 
\i (00:02:21) FORM plc_manual tree  C1 'Components by refdes' 
\i (00:02:23) FORM plc_manual tree  U1 'Components by refdes' 
\i (00:02:24) FORM plc_manual tree 'MULTISEL NO' U1 'Components by refdes' 
\i (00:02:25) FORM plc_manual tree 'MULTISEL YES' U3 'Components by refdes' 
\t (00:02:25) Placing U3 / OPA4277 / SOIC14 on Top.
\i (00:02:25) FORM plc_manual tree  U3 'Components by refdes' 
\i (00:02:26) FORM plc_manual tree 'MULTISEL NO' U3 'Components by refdes' 
\i (00:02:27) FORM plc_manual tree 'MULTISEL YES' U3 'Components by refdes' 
\t (00:02:27) Placing U3 / OPA4277 / SOIC14 on Top.
\i (00:02:40) FORM plc_manual tree 'MULTISEL YES' U1 'Components by refdes' 
\t (00:02:40) Placing U1 / IDS_C10 / CONN10 on Top.
\i (00:02:40) FORM plc_manual tree  U1 'Components by refdes' 
\i (00:02:58) FORM plc_manual cancel  
\i (00:02:59) setwindow pcb
\i (00:02:59) generaledit 
\i (00:03:09) exit 
\e (00:03:09) Do you want to save the changes you made to test.brd?
\i (00:03:10) fillin no 
\t (00:03:11)     Journal end - Thu Oct 23 17:33:06 2014
