#Build: Fabric Compiler 2024.2-SP1.2, Build 187561, May 22 18:16 2025
#Install: C:\studyware\pango\PDS_2024.2-SP1.2-ads\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.18363
#Hostname: z02665mj
Generated by Fabric Compiler (version 2024.2-SP1.2 build 187561) at Wed Feb 11 11:23:04 2026
Parameters for debugging are loaded as follows:
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling place grid timing.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Elaborate the liberty model.
I: Multithreading enabled for Timing using a maximum of 4 processes.

Routing started.
Build routing arch for double attribute device.
Enter timing driven router mode.
I: Multithreading enabled for route using a maximum of 1 processes.
W: Route-4027: Cannot find permit_rougth_thru_units.json file in working directory.
Building routing graph takes 0.55 sec.
Enable Recovery Analysis in Routing
Init coarse delay table.
Read place coarse delay table takes 0.05 sec.
build place dedicate switch graph takes 0.25 sec
Setup STE netlist take 824 msec.
Slack Weight : 90
CE/RS signal series limit : 500
Dispose control chain take 162 msec.
Collect const net info take 42 msec.
Total nets for routing: 2882.
Total loads for routing: 13517.
Direct connect net size: 1205
Build all design net take 270 msec.
Processing design graph takes 1.30 sec.
Delay table total memory: 4.79386520 MB
Route graph total memory: 11.12958908 MB
Route design total memory: 4.18444443 MB
The remaining process takes 0.06 sec.
Stage: after context initialize | Performance: TNS = 0 ; WNS = 9355 ; THS = NA ; WHS = NA | Time (s): real = 0h:0m:7s ; cpu = 0h:0m:4s ; process = 0h:0m:6s | Memory (MB): curr = 353.453125 ; peak = 378.664063 | Checksum: 1D5FDA9CA5CDCD4D
Global routing takes 0.00 sec.
Pin Cost Increasing Speed 300
Unrouted clock nets at iteration 0 (0.007 sec): 0
Stage: after clock route | Performance: TNS = 0 ; WNS = 9355 ; THS = NA ; WHS = NA | Time (s): real = 0h:0m:7s ; cpu = 0h:0m:4s ; process = 0h:0m:6s | Memory (MB): curr = 355.132813 ; peak = 378.664063 | Checksum: 564716FE2D53691C
Total route nets size: 2875
I: Start printing congestion info.
I: Finish printing congestion info.
Pre route takes 0.912 sec
Stage: after pre route | Performance: TNS = 0 ; WNS = 10024 ; THS = 0 ; WHS = 256 | Time (s): real = 0h:0m:8s ; cpu = 0h:0m:5s ; process = 0h:0m:7s | Memory (MB): curr = 410.925781 ; peak = 415.437500 | Checksum: 6BDF0CDA13BBC3A3
Unrouted general nets at iteration 2 (MT total route time: 0.523 sec): 2478(overused: 13586)
Unrouted general nets at iteration 3 (MT total route time: 0.429 sec): 2136(overused: 8622)
Unrouted general nets at iteration 4 (MT total route time: 0.309 sec): 1871(overused: 6790)
Unrouted general nets at iteration 5 (MT total route time: 0.278 sec): 1673(overused: 5465)
Unrouted general nets at iteration 6 (MT total route time: 0.236 sec): 1491(overused: 4659)
Unrouted general nets at iteration 7 (MT total route time: 0.191 sec): 1044(overused: 3227)
Unrouted general nets at iteration 8 (MT total route time: 0.136 sec): 844(overused: 2242)
Unrouted general nets at iteration 9 (MT total route time: 0.112 sec): 678(overused: 1730)
Unrouted general nets at iteration 10 (MT total route time: 0.091 sec): 576(overused: 1346)
Unrouted general nets at iteration 11 (MT total route time: 0.081 sec): 456(overused: 1068)
Unrouted general nets at iteration 12 (MT total route time: 0.067 sec): 395(overused: 860)
Unrouted general nets at iteration 13 (MT total route time: 0.053 sec): 314(overused: 700)
Unrouted general nets at iteration 14 (MT total route time: 0.051 sec): 274(overused: 578)
Unrouted general nets at iteration 15 (MT total route time: 0.046 sec): 272(overused: 584)
Unrouted general nets at iteration 16 (MT total route time: 0.038 sec): 232(overused: 467)
Unrouted general nets at iteration 17 (MT total route time: 0.040 sec): 200(overused: 398)
Unrouted general nets at iteration 18 (MT total route time: 0.034 sec): 175(overused: 344)
Unrouted general nets at iteration 19 (MT total route time: 0.032 sec): 137(overused: 238)
Unrouted general nets at iteration 20 (MT total route time: 0.022 sec): 101(overused: 179)
Unrouted general nets at iteration 21 (MT total route time: 0.021 sec): 95(overused: 186)
Unrouted general nets at iteration 22 (MT total route time: 0.025 sec): 90(overused: 182)
Unrouted general nets at iteration 23 (MT total route time: 0.020 sec): 76(overused: 130)
Unrouted general nets at iteration 24 (MT total route time: 0.019 sec): 52(overused: 94)
Unrouted general nets at iteration 25 (MT total route time: 0.016 sec): 49(overused: 88)
Unrouted general nets at iteration 26 (MT total route time: 0.012 sec): 48(overused: 74)
Unrouted general nets at iteration 27 (MT total route time: 0.012 sec): 40(overused: 68)
Unrouted general nets at iteration 28 (MT total route time: 0.012 sec): 33(overused: 66)
Unrouted general nets at iteration 29 (MT total route time: 0.010 sec): 31(overused: 48)
Unrouted general nets at iteration 30 (MT total route time: 0.011 sec): 28(overused: 48)
Unrouted general nets at iteration 31 (MT total route time: 0.010 sec): 28(overused: 40)
Unrouted general nets at iteration 32 (MT total route time: 0.010 sec): 23(overused: 32)
Unrouted general nets at iteration 33 (MT total route time: 0.009 sec): 14(overused: 22)
Unrouted general nets at iteration 34 (MT total route time: 0.008 sec): 8(overused: 8)
Unrouted general nets at iteration 35 (MT total route time: 0.007 sec): 10(overused: 14)
Unrouted general nets at iteration 36 (MT total route time: 0.013 sec): 2(overused: 4)
Unrouted general nets at iteration 37 (MT total route time: 0.009 sec): 2(overused: 4)
Unrouted general nets at iteration 38 (MT total route time: 0.006 sec): 2(overused: 4)
Unrouted general nets at iteration 39 (MT total route time: 0.006 sec): 2(overused: 2)
Unrouted general nets at iteration 40 (MT total route time: 0.007 sec): 0(overused: 0)
----General net take 0.007 sec(route net take 0.000 sec, inc cost take 0.003 sec, iter times: 1)
----const net route take 0.010 sec
Unrouted nets at iteration 41 (0.018 sec): 0
Stage: after detail route | Performance: TNS = 0 ; WNS = 9151 ; THS = NA ; WHS = NA | Time (s): real = 0h:0m:11s ; cpu = 0h:0m:5s ; process = 0h:0m:11s | Memory (MB): curr = 419.980469 ; peak = 419.984375 | Checksum: CEE1D97A03D79732
Begin rip-up and reroute:
Rip-up and reroute takes 0.11 sec.
Stage: after ripup & reroute | Performance: TNS = 0 ; WNS = 9152 ; THS = NA ; WHS = NA | Time (s): real = 0h:0m:11s ; cpu = 0h:0m:5s ; process = 0h:0m:11s | Memory (MB): curr = 423.750000 ; peak = 423.808594 | Checksum: 6552F084CD394232
Detailed routing takes 4.58 sec.
I: Design net nt_i_CLK_PAL_IN_25M is routed by general path.
C: Route-2036: The clock path from i_CLK_PAL_IN_25M_ibuf/opit_1:OUT to pll_inst/u_pll_e2/goppllinmuxd:CLK_IN[0] is routed by SRB.
Sort Original Nets take 0.002 sec
Check HPIO div result take 0.000 sec
Total net: 2882, route succeed net: 2882
Generate routing result take 0.006 sec
Handle PERMUX permutation take 0.135 sec
Handle const net take 0.010 sec
Handle route through take 0.034 sec
Used SRB routing arc is 22786.
Stage: after finish route | Performance: TNS = 0 ; WNS = 9152 ; THS = NA ; WHS = NA | Time (s): real = 0h:0m:11s ; cpu = 0h:0m:5s ; process = 0h:0m:11s | Memory (MB): curr = 400.464844 ; peak = 423.808594 | Checksum: 896362ED983E615C
Finish routing takes 0.26 sec.
Total routing takes 6.84 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Device Type                      | Used     | Available     | Util(%)     
+----------------------------------------------------------------------------+
| CLMA                             | 363      | 592           | 62          
| + FF                             | 852      | 3552          | 24          
| + LUT                            | 1040     | 2368          | 44          
|   + LUT as Logic                 | 879      |               |             
|   + LUT as Const                 | 149      |               |             
|   + LUT as Bypass                | 12       |               |             
| CLMS                             | 496      | 888           | 56          
| + FF                             | 1086     | 5328          | 21          
| + LUT                            | 1351     | 3552          | 39          
|   + LUT as Logic                 | 1186     |               |             
|   + LUT as Memory                | 0        |               |             
|     + LUT as Distributed RAM     | 0        |               |             
|   + LUT as Const                 | 147      |               |             
|   + LUT as Bypass                | 18       |               |             
| IO                               | 295      | 336           | 88          
| + IOBD                           | 21       | 21            | 100         
| + IOBR                           | 36       | 42            | 86          
| + IOBS                           | 238      | 273           | 88          
| BKCL                             | 6        | 6             | 100         
| CCS                              | 1        | 1             | 100         
| CLKDIV                           | 0        | 4             | 0           
| CLKDLY                           | 0        | 8             | 0           
| DLL                              | 0        | 2             | 0           
| DRM                              | 0        | 26            | 0           
| HARD0N1                          | 144      | 936           | 16          
| IOCKBRG                          | 0        | 2             | 0           
| IOCKGATE                         | 0        | 4             | 0           
| + IOCKGATE as Bypass             | 0        |               |             
| IOLDLYS                          | 133      | 252           | 53          
| IOLDLY                           | 54       | 84            | 65          
| IOL                              | 295      | 336           | 88          
| ISERDES                          | 0        | 21            | 0           
| LDO                              | 0        | 2             | 0           
| OSC                              | 0        | 1             | 0           
| OSERDES                          | 0        | 21            | 0           
| PLLINMUXD                        | 1        | 2             | 50          
| + PLLINMUXD as Bypass            | 0        |               |             
| PLL                              | 1        | 2             | 50          
| USCMDC                           | 2        | 8             | 25          
| + USCMDC as Bypass               | 0        |               |             
| USCMD                            | 0        | 2             | 0           
| + USCMD as Bypass                | 0        |               |             
| USSMBUF                          | 0        | 8             | 0           
| + USSMBUF as Bypass              | 0        |               |             
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:09s)
Design 'Tieta_Feiteng_1001_top' has been routed successfully.
Saving design to DB.
Action route: Export DB successfully.
Action route: Real time elapsed is 0h:0m:12s
Action route: CPU time elapsed is 0h:0m:10s
Action route: Process CPU time elapsed is 0h:0m:12s
Action route: Peak memory pool usage is 423 MB

Current time: Wed Feb 11 11:23:14 2026
