// Seed: 304232392
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  always @(id_5 or negedge id_2 - id_4);
  wire id_10;
  always_latch @(posedge 1 == id_5 or 1) id_1 = ~1'b0;
  assign id_8 = 1;
  id_11(
      .id_0(~1), .id_1(1'b0)
  );
  assign id_9[1] = id_7;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_10,
      id_7
  );
endmodule
