--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml display.twx display.ncd -o display.twr display.pcf -ucf
pines.ucf

Design file:              display.ncd
Physical constraint file: display.pcf
Device,package,speed:     xc6slx9,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
Entrada<0>     |Led<0>         |    7.784|
Entrada<0>     |Salida<1>      |   10.154|
Entrada<0>     |Salida<2>      |   10.125|
Entrada<0>     |Salida<3>      |   10.325|
Entrada<0>     |Salida<4>      |   10.064|
Entrada<0>     |Salida<5>      |    9.800|
Entrada<0>     |Salida<6>      |   10.273|
Entrada<0>     |Salida<7>      |   10.026|
Entrada<1>     |Led<1>         |    7.514|
Entrada<1>     |Salida<1>      |   10.371|
Entrada<1>     |Salida<2>      |   10.711|
Entrada<1>     |Salida<3>      |   10.634|
Entrada<1>     |Salida<4>      |   10.281|
Entrada<1>     |Salida<5>      |   10.386|
Entrada<1>     |Salida<6>      |   10.582|
Entrada<1>     |Salida<7>      |   10.616|
Entrada<2>     |Led<2>         |    7.989|
Entrada<2>     |Salida<1>      |   10.553|
Entrada<2>     |Salida<2>      |   10.265|
Entrada<2>     |Salida<3>      |   10.779|
Entrada<2>     |Salida<4>      |   10.463|
Entrada<2>     |Salida<5>      |    9.940|
Entrada<2>     |Salida<6>      |   10.727|
Entrada<2>     |Salida<7>      |   10.375|
Entrada<3>     |Led<3>         |    7.445|
Entrada<3>     |Salida<1>      |   10.228|
Entrada<3>     |Salida<2>      |   10.248|
Entrada<3>     |Salida<3>      |   10.638|
Entrada<3>     |Salida<4>      |   10.138|
Entrada<3>     |Salida<5>      |    9.923|
Entrada<3>     |Salida<6>      |   10.586|
Entrada<3>     |Salida<7>      |   10.597|
---------------+---------------+---------+


Analysis completed Sat Apr 29 15:59:46 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 212 MB



