library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity ping_pong_double_board_master is
port(
	clk:in std_logic;
	reset:in std_logic;
	LED:buffer std_logic_vector(9 downto 0);
	state_output:out std_logic_vector(3 downto 0);
	master_scoring:in std_logic;
	slave_won:in std_logic;
);
end ping_pong_double_board;

architecture ping_pong of ping_pong_double_board_master is



begin
end ping_pong;