# Half-Adder
RTL design of Half Adder in Verilog including testbench and verified simulation results
