cocci_test_suite() {
	u8 cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 981 */[17];
	struct hdmi_avi_infoframe cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 980 */;
	struct drm_display_mode *cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 959 */;
	unsigned long cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 837 */;
	u8 cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 765 */;
	enum hdmi_aud_channel_type cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 765 */;
	int cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 728 */;
	unsigned char cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 727 */[NCTS_BYTES];
	struct mtk_hdmi *cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 724 */;
	unsigned int cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 724 */;
	void cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 724 */;
	u64 cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 720 */;
	enum hdmi_aud_channel_type{HDMI_AUD_CHAN_TYPE_1_0=0, HDMI_AUD_CHAN_TYPE_1_1, HDMI_AUD_CHAN_TYPE_2_0, HDMI_AUD_CHAN_TYPE_2_1, HDMI_AUD_CHAN_TYPE_3_0, HDMI_AUD_CHAN_TYPE_3_1, HDMI_AUD_CHAN_TYPE_4_0, HDMI_AUD_CHAN_TYPE_4_1, HDMI_AUD_CHAN_TYPE_5_0, HDMI_AUD_CHAN_TYPE_5_1, HDMI_AUD_CHAN_TYPE_6_0, HDMI_AUD_CHAN_TYPE_6_1, HDMI_AUD_CHAN_TYPE_7_0, HDMI_AUD_CHAN_TYPE_7_1, HDMI_AUD_CHAN_TYPE_3_0_LRS, HDMI_AUD_CHAN_TYPE_3_1_LRS, HDMI_AUD_CHAN_TYPE_4_0_CLRS, HDMI_AUD_CHAN_TYPE_4_1_CLRS, HDMI_AUD_CHAN_TYPE_6_1_CS, HDMI_AUD_CHAN_TYPE_6_1_CH, HDMI_AUD_CHAN_TYPE_6_1_OH, HDMI_AUD_CHAN_TYPE_6_1_CHR, HDMI_AUD_CHAN_TYPE_7_1_LH_RH, HDMI_AUD_CHAN_TYPE_7_1_LSR_RSR, HDMI_AUD_CHAN_TYPE_7_1_LC_RC, HDMI_AUD_CHAN_TYPE_7_1_LW_RW, HDMI_AUD_CHAN_TYPE_7_1_LSD_RSD, HDMI_AUD_CHAN_TYPE_7_1_LSS_RSS, HDMI_AUD_CHAN_TYPE_7_1_LHS_RHS, HDMI_AUD_CHAN_TYPE_7_1_CS_CH, HDMI_AUD_CHAN_TYPE_7_1_CS_OH, HDMI_AUD_CHAN_TYPE_7_1_CS_CHR, HDMI_AUD_CHAN_TYPE_7_1_CH_OH, HDMI_AUD_CHAN_TYPE_7_1_CH_CHR, HDMI_AUD_CHAN_TYPE_7_1_OH_CHR, HDMI_AUD_CHAN_TYPE_7_1_LSS_RSS_LSR_RSR, HDMI_AUD_CHAN_TYPE_6_0_CS, HDMI_AUD_CHAN_TYPE_6_0_CH, HDMI_AUD_CHAN_TYPE_6_0_OH, HDMI_AUD_CHAN_TYPE_6_0_CHR, HDMI_AUD_CHAN_TYPE_7_0_LH_RH, HDMI_AUD_CHAN_TYPE_7_0_LSR_RSR, HDMI_AUD_CHAN_TYPE_7_0_LC_RC, HDMI_AUD_CHAN_TYPE_7_0_LW_RW, HDMI_AUD_CHAN_TYPE_7_0_LSD_RSD, HDMI_AUD_CHAN_TYPE_7_0_LSS_RSS, HDMI_AUD_CHAN_TYPE_7_0_LHS_RHS, HDMI_AUD_CHAN_TYPE_7_0_CS_CH, HDMI_AUD_CHAN_TYPE_7_0_CS_OH, HDMI_AUD_CHAN_TYPE_7_0_CS_CHR, HDMI_AUD_CHAN_TYPE_7_0_CH_OH, HDMI_AUD_CHAN_TYPE_7_0_CH_CHR, HDMI_AUD_CHAN_TYPE_7_0_OH_CHR, HDMI_AUD_CHAN_TYPE_7_0_LSS_RSS_LSR_RSR, HDMI_AUD_CHAN_TYPE_8_0_LH_RH_CS, HDMI_AUD_CHAN_TYPE_UNKNOWN=0xFF,} cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 70 */;
	const struct hdmi_acr_n *cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 672 */;
	const struct hdmi_acr_n cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 655 */[];
	struct hdmi_acr_n {
		unsigned int clock;
		unsigned int n[3];
	} cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 649 */;
	enum hdmi_aud_mclk cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 619 */;
	enum hdmi_aud_mclk{HDMI_AUD_MCLK_128FS, HDMI_AUD_MCLK_192FS, HDMI_AUD_MCLK_256FS, HDMI_AUD_MCLK_384FS, HDMI_AUD_MCLK_512FS, HDMI_AUD_MCLK_768FS, HDMI_AUD_MCLK_1152FS,} cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 60 */;
	u8 *cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 579 */;
	enum hdmi_aud_input_type cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 563 */;
	enum hdmi_aud_i2s_fmt{HDMI_I2S_MODE_RJT_24BIT=0, HDMI_I2S_MODE_RJT_16BIT, HDMI_I2S_MODE_LJT_24BIT, HDMI_I2S_MODE_LJT_16BIT, HDMI_I2S_MODE_I2S_24BIT, HDMI_I2S_MODE_I2S_16BIT,} cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 51 */;
	const u8 cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 504 */;
	enum hdmi_aud_i2s_fmt cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 471 */;
	enum hdmi_aud_input_type{HDMI_AUD_INPUT_I2S=0, HDMI_AUD_INPUT_SPDIF,} cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 46 */;
	enum hdmi_audio_sample_size cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 450 */;
	enum hdmi_aud_channel_swap_type cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 422 */;
	enum mtk_hdmi_clk_id{MTK_HDMI_CLK_HDMI_PIXEL, MTK_HDMI_CLK_HDMI_PLL, MTK_HDMI_CLK_AUD_BCLK, MTK_HDMI_CLK_AUD_SPDIF, MTK_HDMI_CLK_COUNT,} cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 38 */;
	enum hdmi_infoframe_type cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 304 */;
	struct mtk_hdmi_phy *cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 233 */;
	struct arm_smccc_res cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 232 */;
	void __iomem *cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 196 */;
	u32 cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 194 */;
	void __exit cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 1793 */;
	int __init cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 1787 */;
	struct platform_driver *constcocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 1780 */[];
	struct platform_driver cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 1770 */;
	const struct of_device_id cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 1765 */[];
	struct mtk_hdmi cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 176 */;
	struct drm_bridge *cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 174 */;
	struct device *cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 1680 */;
	struct platform_device *cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 1677 */;
	struct hdmi_codec_pdata cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 1661 */;
	const struct hdmi_codec_ops cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 1651 */;
	uint8_t *cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 1640 */;
	size_t cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 1640 */;
	void *cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 1626 */;
	struct hdmi_audio_param cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 1536 */;
	struct hdmi_codec_params *cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 1533 */;
	struct hdmi_codec_daifmt *cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 1532 */;
	struct mtk_hdmi {
		struct drm_bridge bridge;
		struct drm_bridge *next_bridge;
		struct drm_connector conn;
		struct device *dev;
		struct phy *phy;
		struct device *cec_dev;
		struct i2c_adapter *ddc_adpt;
		struct clk *clk[MTK_HDMI_CLK_COUNT];
		struct drm_display_mode mode;
		bool dvi_mode;
		u32 min_clock;
		u32 max_clock;
		u32 max_hdisplay;
		u32 max_vdisplay;
		u32 ibias;
		u32 ibias_up;
		struct regmap *sys_regmap;
		unsigned int sys_offset;
		void __iomem *regs;
		enum hdmi_colorspace csp;
		struct hdmi_audio_param aud_param;
		bool audio_enable;
		bool powered;
		bool enabled;
	} cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 147 */;
	struct resource *cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 1446 */;
	struct regmap *cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 1445 */;
	struct device_node *cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 1442 */;
	const struct drm_bridge_funcs cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 1428 */;
	struct hdmi_audio_param {
		enum hdmi_audio_coding_type aud_codec;
		enum hdmi_audio_sample_size aud_sampe_size;
		enum hdmi_aud_input_type aud_input_type;
		enum hdmi_aud_i2s_fmt aud_i2s_fmt;
		enum hdmi_aud_mclk aud_mclk;
		enum hdmi_aud_channel_type aud_input_chan_type;
		struct hdmi_codec_params codec_params;
	} cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 137 */;
	const struct drm_display_mode *cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 1340 */;
	enum hdmi_aud_channel_swap_type{HDMI_AUD_SWAP_LR, HDMI_AUD_SWAP_LFE_CC, HDMI_AUD_SWAP_LSRS, HDMI_AUD_SWAP_RLS_RRS, HDMI_AUD_SWAP_LR_STATUS,} cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 129 */;
	const struct drm_connector_helper_funcs cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 1279 */;
	const struct drm_connector_funcs cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 1270 */;
	struct drm_encoder *cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 1263 */;
	struct drm_display_mode cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 1247 */;
	struct edid *cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 1218 */;
	struct drm_connector *cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 1206 */;
	bool cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 1198 */;
	enum drm_connector_status cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 1197 */;
	const char *constcocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 1152 */[MTK_HDMI_CLK_COUNT];
	struct hdmi_audio_param *cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 1111 */;
	u8 cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 1061 */[10];
	struct hdmi_vendor_infoframe cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 1060 */;
	ssize_t cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 1031 */;
	u8 cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 1030 */[14];
	struct hdmi_audio_infoframe cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 1029 */;
	u8 cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 1007 */[29];
	struct hdmi_spd_infoframe cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 1006 */;
	const char *cocci_id/* drivers/gpu/drm/mediatek/mtk_hdmi.c 1003 */;
}
