FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Copyright (c) 2015 MediaTek Inc.
 */

#ifndef MTK_DRM_CRTC_H
#define MTK_DRM_CRTC_H

/* bench 10622.1.0 c82107a08784 */
/* bench 10622.1.1 38c8ea16ccdd */
/* bench 10622.1.2 71d260711697 */
/* bench 10622.1.3 c1603f5d7669 */
/* bench 10622.1.4 dbde757fd3cf */
/* bench 10622.1.5 43ba2aec0db7 */
/* bench 10622.1.6 8ccabfb274fc */
/* bench 10622.1.7 598fce23aa64 */
/* bench 10622.1.8 3a0d65392936 */
/* bench 10622.1.9 72c27228f66d */
/* bench 17349.1.0 df6857582b09 */
/* bench 17349.1.1 d029d95ced5f */
/* bench 17349.1.2 059a4ce96841 */
/* bench 17349.1.3 7560f52fd449 */
/* bench 17349.1.4 3f513bfcab20 */
/* bench 17349.1.5 665102069333 */
/* bench 17349.1.6 421a10f14bcb */
/* bench 17349.1.7 0a3b70034205 */
/* bench 17349.1.8 db28605ef96c */
#include <drm/drm_crtc.h>
#include "mtk_drm_ddp_comp.h"
#include "mtk_drm_plane.h"

#define MTK_LUT_SIZE	512
#define MTK_MAX_BPC	10
#define MTK_MIN_BPC	3
/* bench 25106.2.0 24c59de3f791 */
/* bench 25106.2.1 33b60edeae5e */
/* bench 25106.2.2 0714abf01057 */
/* bench 25106.2.3 27dfd2fe1a93 */
/* bench 25106.2.4 7b87418ef818 */
/* bench 25106.2.5 5d2fa327b4be */
void mtk_drm_crtc_commit(struct drm_crtc *crtc);
int mtk_drm_crtc_create(struct drm_device *drm_dev,
			const enum mtk_ddp_comp_id *path,
			unsigned int path_len);
int mtk_drm_crtc_plane_check(struct drm_crtc *crtc, struct drm_plane *plane,
			     struct mtk_plane_state *state);
void mtk_drm_crtc_async_update(struct drm_crtc *crtc, struct drm_plane *plane,
			       struct drm_plane_state *plane_state);

#endif /* MTK_DRM_CRTC_H */
