# Pipeline CPU

A 5 stage pipeline of our ISA, using 2 cycle memory.
This is what we actually synthesize.
