0.7
2020.2
May  7 2023
15:24:31
C:/Users/Baron/Desktop/EE_278_Repo/EE_278/hdl/signed_fixed_point_adder.v,1725228098,verilog,,,,signed_fixed_point_adder,,uvm,,,,,,
C:/Users/Baron/Desktop/EE_278_Repo/EE_278/hdl/signed_fixed_point_multiplier.v,1725520200,verilog,,,,signed_fixed_point_multiplier,,uvm,,,,,,
C:/Users/Baron/Desktop/EE_278_Repo/EE_278/hdl/signed_pipelined_fixed_point_adder.v,1725597006,verilog,,,,signed_pipelined_fixed_point_adder,,uvm,,,,,,
C:/Users/Baron/Desktop/EE_278_Repo/EE_278/hdl/unsigned_fixed_point_adder.v,1725226130,verilog,,,,unsigned_fixed_point_adder,,uvm,,,,,,
C:/Users/Baron/Desktop/EE_278_Repo/EE_278/hdl/unsigned_fixed_point_multiplier.v,1725519831,verilog,,,,unsigned_fixed_point_multiplier,,uvm,,,,,,
C:/Users/Baron/Desktop/EE_278_Repo/EE_278/hdl/unsigned_fixed_point_multiplier_STRUCT.v,1725599004,verilog,,C:/Users/Baron/Desktop/EE_278_Repo/EE_278/verif/unsigned_fixed_point_multiplier_STRUCT_TB.v,,full_adder;ripple_carry_adder_8bit;unsigned_fixed_point_multiplier_STRUCT,,,,,,,,
C:/Users/Baron/Desktop/EE_278_Repo/EE_278/hdl/unsigned_pipelined_fixed_point_adder.v,1725508855,verilog,,,,unsigned_pipelined_fixed_point_adder,,uvm,,,,,,
C:/Users/Baron/Desktop/EE_278_Repo/EE_278/verif/signed_fixed_point_adder_TB.sv,1725228485,systemVerilog,,,,signed_fixed_point_adder_TB,,uvm,,,,,,
C:/Users/Baron/Desktop/EE_278_Repo/EE_278/verif/signed_fixed_point_multiplier_TB.sv,1725517770,systemVerilog,,,,signed_fixed_point_multiplier_TB,,uvm,,,,,,
C:/Users/Baron/Desktop/EE_278_Repo/EE_278/verif/signed_pipelined_fixed_point_adder_TB.sv,1725597230,systemVerilog,,,,signed_pipelined_fixed_point_adder_TB,,uvm,,,,,,
C:/Users/Baron/Desktop/EE_278_Repo/EE_278/verif/unsigned_fixed_point_adder_TB.sv,1725227660,systemVerilog,,,,unsigned_fixed_point_adder_TB,,uvm,,,,,,
C:/Users/Baron/Desktop/EE_278_Repo/EE_278/verif/unsigned_fixed_point_multiplier_STRUCT_TB.v,1725599100,verilog,,,,unsigned_fixed_point_multiplier_STRUCT_TB,,,,,,,,
C:/Users/Baron/Desktop/EE_278_Repo/EE_278/verif/unsigned_fixed_point_multiplier_TB.sv,1725519562,systemVerilog,,,,unsigned_fixed_point_multiplier_TB,,uvm,,,,,,
C:/Users/Baron/Desktop/EE_278_Repo/EE_278/verif/unsigned_pipelined_fixed_point_adder_TB.sv,1725591175,systemVerilog,,,,unsigned_pipelined_fixed_point_adder_TB,,uvm,,,,,,
C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/EE278_Homework_1/EE278_Homework_1.sim/sim_1/behav/xsim/glbl.v,1725319499,verilog,,,,glbl,,,,,,,,
