<?php
// –û–ø—Ä–µ–¥–µ–ª–µ–Ω–∏–µ –ø–µ—Ä–µ–≤–æ–¥–æ–≤ –¥–ª—è –∏–Ω—Ç–µ—Ä—Ñ–µ–π—Å–∞
$translations = [
    'en' => [
        'status-idle' => 'Idle',
        'status-processing' => 'Processing...',
        'status-waiting' => 'Finished (Waiting)',
        'status-interrupting' => 'Interrupting!',
        'status-pending' => 'Pending (Blocked)',
        'status-servicing' => 'Servicing...',
        'status-interrupts-disabled' => 'Interrupts Disabled',
        'dma-status-transferring' => 'Transferring from {device}...',
        'cycle-state' => 'Current State: {state}',
        'welcome-text' => 'Welcome! Select a scenario and press "Next Step" to begin the simulation.',
        'scenario-loaded' => 'Scenario "{scenarioName}" loaded. Press "Next Step" to begin.',
        'stack-memory' => 'Stack Memory',
        
        // Scenario descriptions
        'scenario-von-neumann-init' => "üèóÔ∏è Von Neumann Architecture Demonstration\n\nüìã Learning objective: Understanding the fundamental principle where instructions and data share the same memory space\n\nüéØ Initial state:\n‚Ä¢ PC = 0x100 (pointing to first instruction)\n‚Ä¢ Memory contains program: LOAD ‚Üí ADD ‚Üí STORE ‚Üí HALT\n‚Ä¢ Data values: 42 and 25 stored at addresses 0x104 and 0x105\n‚Ä¢ AC = 0 (accumulator empty)\n\nüîÑ Execution process:\n1. CPU fetches instructions sequentially from 0x100-0x103\n2. For data operations, CPU accesses the same memory but different addresses (0x104-0x106)\n3. Demonstrates the stored program concept\n\n‚úÖ Final state:\n‚Ä¢ AC will contain 67 (42 + 25)\n‚Ä¢ Memory location 0x106 will store the result\n‚Ä¢ Program halts after 4 instruction cycles\n\nüí° Key concept: The CPU treats memory uniformly. The Program Counter determines whether to interpret memory contents as instructions or data.",
        
        'scenario-dma-init' => "üöõ Direct Memory Access (DMA)\n\nüìã Learning objective: Understanding how DMA controllers operate independently of the CPU\n\nüéØ Initial state:\n‚Ä¢ PC = 0x400, 4-instruction program\n‚Ä¢ DMA Controller: Idle, ready for commands\n‚Ä¢ Source data in disk buffer (0x800-0x804): 5 words of data\n‚Ä¢ Destination memory (0x500+): Empty\n‚Ä¢ CPU and DMA can operate simultaneously\n\nüîÑ Execution process:\n1. CPU sends DMA command: Transfer 5 words from disk to 0x500\n2. CPU delegates task to DMA controller and continues program execution\n3. DMA controller transfers data independently, word by word\n4. DMA uses cycle stealing to access bus when CPU is not using it\n5. CPU executes remaining instructions in parallel with DMA operation\n6. DMA completes transfer and interrupts CPU to report completion\n\n‚úÖ Final state:\n‚Ä¢ 5 data words successfully transferred to destination\n‚Ä¢ CPU completed its program execution\n‚Ä¢ Total execution time reduced compared to CPU-only transfer\n\nüí° Key concept: Modern systems employ multiple DMA controllers for graphics, network, and storage operations, enabling true parallel processing.",
        
        'scenario-simple-addition-init' => "üßÆ Basic Program Execution (Slide 11 Reference)\n\nüìã Learning objective: Understanding the complete fetch-decode-execute cycle\n\nüéØ Initial state:\n‚Ä¢ PC = 0x300 (program start address)\n‚Ä¢ Three instructions: LOAD, ADD, STORE\n‚Ä¢ Memory 0x940 = 3, Memory 0x941 = 2 (input data)\n‚Ä¢ AC = 0 (accumulator empty)\n‚Ä¢ All registers cleared\n\nüîÑ Execution process:\n1. LOAD: Fetches value 3 from memory into AC (requires 3 memory cycles)\n2. ADD: Fetches value 2 and adds it to AC (AC becomes 5)\n3. STORE: Writes result back to memory (requires 2 memory cycles)\n4. HALT: Program terminates\n\n‚úÖ Final state:\n‚Ä¢ AC = 5 (result of 3 + 2)\n‚Ä¢ Memory 0x941 = 5 (original data overwritten with result)\n‚Ä¢ Program counter stopped\n‚Ä¢ Total execution: approximately 12 simulation steps\n\nüí° Key concept: Each instruction requires multiple CPU cycles. Modern programs execute billions of these cycles per second.",
        
        'scenario-io-wait-init' => "‚è≥ Programmed I/O Without Interrupts\n\nüìã Learning objective: Understanding the inefficiency of early I/O methods\n\nüéØ Initial state:\n‚Ä¢ PC = 0x100, simple 4-instruction program\n‚Ä¢ Printer device status: Idle\n‚Ä¢ Interrupt system disabled\n‚Ä¢ AC = 0\n\nüîÑ Execution process:\n1. CPU loads data and starts printer I/O operation\n2. CPU enters wait state: approximately 5 steps with no productive work\n3. CPU continuously polls printer status\n4. CPU can only continue after printer completes operation\n\n‚úÖ Final state:\n‚Ä¢ Printer completes operation\n‚Ä¢ AC contains final data\n‚Ä¢ Program halts\n‚Ä¢ Wasted cycles: approximately 3+ CPU cycles spent waiting\n\nüí° Key concept: This demonstrates 'Programmed I/O' inefficiency. The CPU could execute hundreds of instructions during the wait period. This limitation led to the development of interrupt systems.",
        
        'scenario-interrupts-init' => "‚ö° I/O with Interrupt System\n\nüìã Learning objective: Understanding how interrupts enable efficient multitasking\n\nüéØ Initial state:\n‚Ä¢ PC = 0x100, a program with several arithmetic operations.\n‚Ä¢ Printer device: Idle, set to take 20 steps.\n‚Ä¢ Interrupt system enabled\n‚Ä¢ Interrupt Service Routine (ISR) loaded at 0x050\n\nüîÑ Execution process:\n1. CPU starts a printer I/O operation.\n2. The CPU continues to execute the main program (several ADD instructions) while the printer works in parallel.\n3. After 20 steps, the printer finishes and sends an interrupt signal before the main program can HALT.\n4. The CPU saves its current context (PC, AC, etc.) and jumps to the ISR.\n5. The CPU executes the ISR to handle the I/O completion.\n6. The CPU restores its state and resumes the main program from where it left off.\n\n‚úÖ Final state:\n‚Ä¢ The printer operation is completed via interrupt handling.\n‚Ä¢ The main program also completes its execution.\n‚Ä¢ No CPU cycles were wasted waiting for the I/O to complete.\n\nüí° Key concept: Interrupts form the foundation of modern multitasking. Systems handle thousands of interrupts per second from various devices (keyboard, mouse, network, timers).",
        
        'scenario-prioritized-interrupts-init' => "üèÜ Priority-Based Interrupt Management\n\nüìã Learning objective: Understanding how systems handle multiple simultaneous interrupts and perform tasks within an ISR.\n\nüéØ Initial state:\n‚Ä¢ PC = 0x200, program initiates three I/O operations.\n‚Ä¢ AC = 0 (accumulator is empty).\n‚Ä¢ Devices: Printer (Priority 2), Disk (Priority 4), and Network (Priority 5).\n‚Ä¢ Each device's ISR is programmed to add a unique value to the AC.\n\nüîÑ Execution process:\n1. CPU starts Printer, Network, and Disk operations and continues its main program.\n2. The Printer finishes first and interrupts the CPU. The Printer's ISR begins, adding its value to AC.\n3. While the Printer ISR is running, the Network device finishes. Since Network (5) has higher priority than Printer (2), it preempts the Printer ISR.\n4. The state of the Printer ISR is saved, and the Network ISR begins, adding its value to AC.\n5. While the Network ISR runs, the Disk finishes. Its priority (4) is lower than the Network's (5), so its interrupt is held pending.\n6. The Network ISR completes. The system now sees the pending Disk interrupt.\n7. Since the Disk's priority (4) is higher than the original, paused Printer ISR (2), the Disk ISR runs next, adding its value to AC.\n8. The Disk ISR completes. Finally, a system restores the state of the Printer ISR, which runs to completion.\n9. The main program resumes.\n\n‚úÖ Final state:\n‚Ä¢ AC will contain the sum of all values added by the ISRs.\n‚Ä¢ Demonstrates interrupt preemption based on priority.",
        
        'scenario-io-registers-init' => "üéõÔ∏è I/O Control Using Dedicated Registers\n\nüìã Learning objective: Understanding precise I/O device management using the specialized I/OAR and I/OBR registers.\n\nüéØ Initial state:\n‚Ä¢ PC = 0x600, 5-instruction sequence\n‚Ä¢ I/O Address Register (I/OAR) = 0\n‚Ä¢ I/O Buffer Register (I/OBR) = 0\n‚Ä¢ Data 0xABCD stored at 0x950\n‚Ä¢ Printer device ready for commands\n\nüîÑ Execution process:\n1. LOAD: Transfer data 0xABCD into AC\n2. LOAD I/OAR: Set device address (device #1 - printer)\n3. MOVE AC‚ÜíI/OBR: Transfer data to I/O buffer\n4. START I/O: Initiate operation using prepared registers\n5. System uses I/OAR for device selection, I/OBR for data\n\n‚úÖ Final state:\n‚Ä¢ Printer receives data 0xABCD and begins processing\n‚Ä¢ I/O registers contain device selection and data information\n‚Ä¢ CPU available for other operations while printer works\n\nüí° Key concept: This method provides precise control over I/O operations, essential for device driver development. It contrasts with simpler direct I/O methods.",
        
        'scenario-conditional-jumps-init' => "üîÑ Conditional Jump Instructions\n\nüìã Learning objective: Understanding how computers implement decision-making and control flow\n\nüéØ Initial state:\n‚Ä¢ PC = 0x700, 10-instruction program with branching logic\n‚Ä¢ Test data: 0 (zero) and 5 (non-zero) stored in memory\n‚Ä¢ AC = 0 (will be loaded with test values)\n‚Ä¢ Status flags configured to track conditions\n\nüîÑ Execution process:\n1. LOAD 0 into AC, execute JUMPZ (condition true: AC=0)\n2. Jump taken: PC jumps to 0x705, bypassing intermediate instructions\n3. LOAD 5 into AC, execute JUMPZ (condition false: AC‚â†0)\n4. Sequential execution: PC continues through remaining instructions\n5. ADD operation processes values\n6. STORE saves final result\n\n‚úÖ Final state:\n‚Ä¢ Demonstrates both conditional jump scenarios (taken/not taken)\n‚Ä¢ Final result (8) stored in memory\n‚Ä¢ PC execution path shows branching behavior\n\nüí° Key concept: Conditional jumps form the foundation of programming logic structures including if/else statements, loops, and function calls.",
        
        'scenario-flags-and-jumps-init' => "üö¶ Flags and Conditional Jumps\n\nüìã Learning objective: Understanding how the Status Flags register (Z, N, V) works in conjunction with arithmetic operations and conditional jumps.\n\nüéØ Initial state:\n‚Ä¢ PC = 0x700, program with multiple tests\n‚Ä¢ Status Flags register is clear (0x0000)\n\nüîÑ Execution process:\n1. Zero Flag (Z) Test: An ADD operation results in zero, setting the Z flag.\n2. JUMPZ instruction then reads the Z flag and alters the program flow.\n3. Negative Flag (N) Test: An ADD operation results in a negative value, setting the N flag.\n4. Overflow Flag (V) Test: An ADD operation on the largest positive number (0x7FFF) causes a signed overflow, setting the V flag.\n\n‚úÖ Final state:\n‚Ä¢ Demonstrates how Z, N, and V flags are set automatically by the ALU after an arithmetic operation.\n‚Ä¢ Shows a practical use of the Z flag for decision-making.\n\nüí° Key concept: Status flags are crucial for implementing high-level programming concepts like if-statements, loops, and error handling (e.g., detecting arithmetic overflows).",
        
        // Execution explanations
        'io-wait-explanation' => "The CPU is in a wait state, constantly checking if the I/O device has finished. This is inefficient, as the CPU can't do other work. This is called 'Programmed I/O' and is the reason interrupts were invented.",
        
        'von-neumann-data-warning' => "The Program Counter now points to a DATA location ({address}). If the CPU were to fetch this, it would try to interpret '{data}' as an instruction, leading to an error. This highlights the core principle of Von Neumann: memory is just a collection of bits, and it's the program's logic (like the PC) that gives them meaning as either instruction or data.",
        
        'instruction-cycle-start' => "The Instruction Cycle begins. The CPU must fetch the next instruction from memory. The Program Counter (PC) holds the address of this instruction. It's the 'pointer' that tells the CPU what to do next.",
        
        'interrupt-start' => "Interrupt detected from {interruptName}! The CPU stops its current work to handle this event. Why? Interrupts have higher priority than normal program flow to ensure that time-sensitive events (like data arriving from a network) are not missed. The current PC value ({pc}) and AC value ({ac}) are saved to known locations so the program can resume later without losing its state.",
        
        'interrupt-start-stack' => "Interrupt detected from {interruptName}! The CPU saves its context (PC: {pc}, AC: {ac}, Flags, etc.) by pushing it onto the stack (at SP: {sp}). Using a stack allows for nested interrupts, where a high-priority interrupt can safely pause a lower-priority one.",
        
        'interrupt-jump' => "The PC is loaded with the starting address of the Interrupt Service Routine (ISR) for the {interruptName}. An ISR is a special mini-program whose only job is to handle a specific event. After it runs, the CPU will return to the original program.",
        
        'interrupts-disabled' => "Interrupts are currently disabled. The CPU will not respond to interrupt signals until they are re-enabled. This is often done during critical sections of code to prevent interference.",
        
        'fetch-1' => "Step 1 (Fetch): The address in the PC is placed on the Address Bus and copied to the Memory Address Register (MAR). The MAR is the CPU's 'gateway' to memory; it can only request data from the single address currently held in the MAR.",
        
        'fetch-2' => "Step 2 (Fetch): The CPU asserts a 'read' signal on the Control Bus. The memory controller sees this, finds the address from MAR, and places the contents of that memory location onto the Data Bus. This data is then copied into the Memory Buffer Register (MBR).",
        
        'fetch-3' => "Step 3 (Fetch): The instruction is moved internally from the MBR to the Instruction Register (IR). The MBR is just a temporary holding area. The IR holds the instruction while it is being decoded. The PC is also incremented to point to the next instruction, preparing for the next cycle in advance.",
        
        'decode' => "The Control Unit (CU) decodes the instruction {instruction} in the IR. It identifies the operation as '{instructionName}' (Opcode: {opcode}). The remaining bits specify the address: {address}.",
        
        'halted' => "HALT instruction. The program has finished its execution. The CPU will stop fetching new instructions.",
        'halted-waiting' => "HALT: The CPU has halted but is still waiting for active I/O devices or pending interrupts to complete.",
        
        'error-opcode' => "Unknown opcode: {opcode}. The Control Unit doesn't recognize this instruction pattern, leading to a program crash or error.",
        
        // LOAD instruction
        'load-1' => "EXECUTE (LOAD): The address part of the instruction ({address}) is moved to the MAR. This is the 'Operand Address Calculation' step. The CPU needs to prepare to fetch the data required for the operation.",
        'load-2' => "EXECUTE (LOAD): The CPU requests a read from the memory address in the MAR. The data is fetched from memory into the MBR. This is the 'Operand Fetch' step.",
        'load-3' => "EXECUTE (LOAD): The data is transferred internally from the MBR to the Accumulator (AC). The instruction is now complete. The goal was to load a value from memory into a CPU register to work with it.",
        
        // ADD instruction
        'add-1' => "EXECUTE (ADD): The address part of the instruction ({address}) is moved to the MAR. The CPU needs to fetch the second number for the addition.",
        'add-2' => "EXECUTE (ADD): The data at the specified address is fetched from memory into the MBR.",
        'add-3' => "EXECUTE (ADD): The Arithmetic Logic Unit (ALU) performs the addition. It takes the current value from the Accumulator (AC) and the value from the MBR, adds them, and stores the result back in the AC. The CPU also updates the Status Flags register to reflect the result: Zero flag (Z) is set if result is 0, Negative flag (N) if result is negative, and Overflow flag (V) if the addition caused an overflow. These flags are essential for conditional operations and error detection.",
        
        // STORE instruction
        'store-1' => "EXECUTE (STORE): The target memory address ({address}) is sent to MAR, and the data from the AC is sent to the MBR. The CPU is preparing to write data *out* to memory.",
        'store-2' => "EXECUTE (STORE): The CPU asserts a 'write' signal on the Control Bus. The memory controller takes the data from the MBR and stores it in the memory location specified by the MAR. The instruction is complete.",
        
        // JUMP instructions
        'jump-1' => "EXECUTE (JUMP): Unconditional jump to address {address}. The Program Counter is directly set to the target address, changing the execution sequence.",
        'jump-conditional-1' => "EXECUTE (JUMP IF ZERO): Checking the Zero (Z) flag. Current AC value: {acValue}. Status Flags: {condition}",
        'jump-conditional-2' => "EXECUTE (JUMP IF ZERO): {jumpTaken}. {explanation}",
        
        // I/O Instructions
        'load-ioar' => "EXECUTE (LOAD I/OAR): The address part of the instruction, which represents a specific I/O device, is loaded into the I/O Address Register. This tells the I/O module which device the CPU wants to communicate with.",
        'move-ac-iobr' => "EXECUTE (MOVE AC->IOBR): Data is moved from the Accumulator to the I/O Buffer Register. This is the data that will be sent to the I/O device.",
        'start-io' => "EXECUTE (START I/O): The I/O operation is initiated. A command is sent via the control bus to the I/O module. The module then uses the device address from I/OAR and the data from I/OBR to perform the operation.",
        'start-io-fail' => "START I/O: Device busy or unknown. The I/O module cannot start a new operation until the current one is finished.",
        'io-write' => "I/O WRITE: A command is sent to the I/O module for {deviceName} to begin an operation. This is a direct I/O method where the device is specified in the instruction itself (not using I/OAR/IOBR). With interrupts enabled, the CPU can continue executing other instructions while the device works in parallel.",
        'io-write-fail' => "I/O WRITE: Device busy or unknown.",
        
        // Interrupt instructions
        'disable-interrupts' => "EXECUTE (DISABLE INTERRUPTS): The interrupt mask flag is set, preventing the CPU from responding to interrupt signals. This is typically done during critical code sections.",
        'enable-interrupts' => "EXECUTE (ENABLE INTERRUPTS): The interrupt mask flag is cleared, allowing the CPU to respond to interrupt signals again.",
        'iret' => "IRET (Return from Interrupt): The ISR is complete. The saved Program Counter and AC values are restored from memory locations 0xFF and 0xFE. This ensures the original program can continue exactly where it left off, as if nothing happened.",
        
        'iret-stack' => "IRET (Return from Interrupt): The ISR is complete. The CPU restores its context by popping the saved values (Flags, AC, PC) from the stack. The Stack Pointer is updated, and the original program resumes exactly where it left off.",
        
        // DMA
        'dma-init' => "DMA: The CPU issues a command to the DMA controller. This command is a 'request' that essentially says: 'Please transfer {count} words of data from {device} to memory starting at address {address}'. The CPU is now completely free to execute other instructions in parallel, which is a huge performance gain.",
        'dma-fail' => "DMA: Unknown device for DMA.",
        'dma-active' => "DMA Active (Cycle Stealing): The DMA controller is transferring data. On each step, it 'steals' a bus cycle to move one word. The CPU can continue to execute instructions, but memory access is shared, slightly slowing down both processes. This is much more efficient than halting the CPU.",
        'dma-complete' => "DMA transfer complete! The DMA controller sends an interrupt to the CPU to report that the entire block of data has been transferred.",
        
        // I/O completion
        'io-complete-interrupt' => "I/O on {deviceName} complete! The device sends a signal to the CPU to report it's finished. An interrupt is now pending.",
        
        // Jump explanations
        'jump-taken' => "Jump taken - PC set to {address}",
        'jump-not-taken' => "Jump not taken - PC remains sequential",
        'jump-condition-met' => "Condition met (AC = 0)",
        'jump-condition-not-met' => "Condition not met (AC ‚â† 0)",
        'jump-condition-met-z' => "Condition met (Z flag is 1)",
        'jump-condition-not-met-z' => "Condition not met (Z flag is 0)",
        
        // Interface elements
        'printer' => 'Printer',
        'disk' => 'Disk', 
        'network' => 'Network',
        'main-memory' => 'Main Memory',
        'next-step' => 'Next Step',
        'reset-simulation' => 'Reset Simulation', 
        'instruction-list' => 'Instruction List',
        'control' => 'Control',
        'management' => 'Management',
        'close' => 'Close',
        'instruction-set' => 'Processor Instruction Set',
        'opcode-hex' => 'Opcode (Hex)',
        'instruction' => 'Instruction',
        'description' => 'Description',
        'explanation' => 'Explanation',
        'io-devices' => 'I/O Devices',
        'dma-controller' => 'DMA Controller',
        'memory-address' => 'Memory Address',
        'data-counter' => 'Data Counter',
        'status' => 'Status',
        'scenario-0' => 'Scenario 0: Von Neumann Concept',
        'scenario-1' => 'Scenario 1: Simple Addition', 
        'scenario-2' => 'Scenario 2: I/O Wait (No Interrupts)',
        'scenario-3' => 'Scenario 3: I/O with Interrupts',
        'scenario-4' => 'Scenario 4: Prioritized Interrupts',
        'scenario-5' => 'Scenario 5: Direct Memory Access (DMA)',
        'scenario-6' => 'Scenario 6: I/O with Registers',
        'scenario-7' => 'Scenario 7: Conditional Jumps',
        'scenario-8' => 'Scenario 8: Flags and Jumps',
        'flags-reg-desc' => "The Status Flags register tracks the outcome of arithmetic operations.\nZ (Zero): Set if the result is 0.\nN (Negative): Set if the result is negative.\nV (Overflow): Set if the result exceeds the storable value.\nI (Interrupt Mask): Set if interrupts are disabled.",
        'pc-reg-desc' => "The Program Counter (PC) holds the address of the next instruction to be fetched from memory.",
        'ac-reg-desc' => "The Accumulator (AC) is a general-purpose register used to hold data for arithmetic and logic operations.",
        'mar-reg-desc' => "The Memory Address Register (MAR) holds the memory address for the next read or write operation.",
        'mbr-reg-desc' => "The Memory Buffer Register (MBR) contains the data to be written into memory or receives the data read from memory.",
        'ir-reg-desc' => "The Instruction Register (IR) holds the current instruction while it is being decoded and executed.",
        'ioar-reg-desc' => "The I/O Address Register (I/OAR) specifies the address of a particular I/O device.",
        'iobr-reg-desc' => "The I/O Buffer Register (IOBR) is used for exchanging data between the CPU and an I/O device.",
        'priority-2' => 'Priority 2',
        'priority-4' => 'Priority 4', 
        'priority-5' => 'Priority 5',
        'simulator-title' => 'CS604 Simulator',
        'create-scenario' => 'Create Scenario',
        'scenario-builder' => 'Scenario Builder',
        'components' => 'Components',
        'pc-start' => 'PC Start Address',
        'optional-components' => 'Optional Components',
        'enable-io-devices' => 'Enable I/O Devices',
        'default-devices' => 'Default Devices',
        'custom-device' => 'Custom Device',
        'device-name' => 'Device Name',
        'timing-duration' => 'Timing (duration)',
        'priority' => 'Priority',
        'add-device' => 'Add Device',
        'memory-editor' => 'Memory Editor',
        'address' => 'Address',
        'value' => 'Value',
        'add-memory-entry' => 'Add Memory Entry',
        'explanation-editor' => 'Explanation Editor',
        'import-json' => 'Import from JSON',
        'export-json' => 'Export to JSON',
        'save-scenario' => 'Save as New Scenario',
        'scenario-name' => 'Scenario Name',
        'enable-dma' => 'Enable DMA Controller',
        'delete-scenario' => 'Delete Scenario',
        'edit-scenario' => 'Edit Scenario',
        'apply-changes' => 'Apply Changes',
        'edit-as-json' => 'Edit as JSON',
        'json-text-editor' => 'JSON Text Editor',
        'apply-json' => 'Apply JSON & Close',
        'error-io-device-not-found' => 'I/O Error: Device with code {deviceCode} does not exist in the current scenario.',
        'error-io-device-busy' => 'I/O Error: Device "{deviceName}" is currently busy.',
        'error-dma-no-disk' => 'DMA Error: The "disk" device, required for this DMA operation, is not present in the current scenario.',
        
        'lecture2a-title' => 'Lecture 2a: CPU Simulation',
        'lecture2b-title' => 'Lecture 2b: Interconnects',
        'interconnection-structures' => 'Interconnection Structures',
        'scenario-bus' => 'Scenario: Bus Architecture',
        'scenario-point-to-point' => 'Scenario: Point-to-Point Interconnect',
        'scenario-pcie-layers' => 'Scenario: PCIe Layered Protocol',
        'welcome-text-lecture2b' => "Welcome to the Interconnects simulation. Select a scenario to visualize different data transfer methods between computer components.",

        'bus-scenario-init' => "This scenario demonstrates a memory read operation using a shared system bus, which consists of separate lines for addresses, data, and control signals.",
        'bus-step-0' => "<b>Step 1: Obtain Bus Control</b><br>The CPU needs to send data. First, it must request and be granted control of the shared system bus. Only one device can transmit at a time to avoid signal interference.",
        'bus-step-1' => "<b>Step 2: Send Address</b><br>The CPU places the desired memory address (e.g., 0x1A4) onto the address lines of the bus. All devices on the bus see this address, but only the memory controller will recognize and respond to it.",
        'bus-step-2' => "<b>Step 3: Send Control Signal</b><br>The CPU asserts the 'Memory Read' signal on the control lines. This command informs the memory module that it should retrieve the data from the specified address and place it on the bus.",
        'bus-step-3' => "<b>Step 4: Memory Responds</b><br>The memory module places the requested data (e.g., 0xBEEF) onto the data lines of the bus.",
        'bus-step-4' => "<b>Step 5: CPU Receives Data</b><br>The CPU reads the data from the data lines and copies it into one of its internal registers (like the MBR). The memory read operation is now complete.",

        'ptp-scenario-init' => "This scenario illustrates a Point-to-Point (PTP) interconnect, like Intel's QPI. Instead of a shared bus, components have direct, dedicated links, allowing multiple simultaneous data transfers.",
        'ptp-step-0' => "<b>Step 1: System View</b><br>The components are connected directly. CPU Core A has links to Core B and the I/O Hub. Core B and the I/O hub are connected to Memory. This forms a network or 'fabric'.",
        'ptp-step-1' => "<b>Step 2: Core A to I/O Hub</b><br>Core A sends a data packet directly to the I/O Hub. This transfer does not interfere with any other component.",
        'ptp-step-2' => "<b>Step 3: Core B to Memory</b><br>Simultaneously, Core B can access Main Memory through its own dedicated link. This parallelism is the key advantage over a shared bus, significantly improving performance.",
        'ptp-step-3' => "<b>Step 4: Multiple Transfers</b><br>The simulation shows two independent data transfers occurring at the same time, which would be impossible with a single shared bus.",
        
        'pcie-scenario-init' => "This scenario shows how a data packet is constructed as it moves down the layers of the PCIe protocol stack. Each layer adds its own header and control information, encapsulating the data from the layer above.",
        'pcie-step-0' => "<b>Step 1: Transaction Layer</b><br>The process begins when the software layer sends data. The Transaction Layer receives this data and adds a header, creating a Transaction Layer Packet (TLP). The header contains information like the destination address and transaction type (e.g., memory read/write).",
        'pcie-step-1' => "<b>Step 2: Data Link Layer</b><br>The TLP is passed to the Data Link Layer. This layer adds a sequence number for tracking and an LCRC (Link CRC) for error detection. This ensures reliable delivery across a single link.",
        'pcie-step-2' => "<b>Step 3: Physical Layer</b><br>The packet arrives at the Physical Layer, which adds framing bytes to mark the start and end of the packet. It then encodes the data (e.g., 128b/130b encoding) and sends it over the physical wires as a serial bitstream.",
        'pcie-step-3' => "<b>Step 4: Transmission</b><br>The fully formed packet, with information from all three layers, is now ready for transmission across the physical PCIe link to its destination.",

        // New scenarios for complete lecture 2b coverage
        'scenario-bus-arbitration' => 'Scenario: Bus Arbitration',
        'scenario-qpi-detailed' => 'Scenario: QPI Protocol Details',
        'scenario-pcie-split-transactions' => 'Scenario: PCIe Split Transactions',
        'scenario-pcie-encoding' => 'Scenario: PCIe 128b/130b Encoding',
        'scenario-pcie-multilane' => 'Scenario: PCIe Multi-Lane',
        'scenario-pcie-ack-nak' => 'Scenario: PCIe ACK/NAK Mechanism',

        // Bus Arbitration
        'bus-arbitration-init' => "This scenario demonstrates bus arbitration when multiple masters (CPU, DMA, I/O) compete for access to the shared system bus. The bus arbitrator resolves conflicts using priority-based allocation.",
        'bus-arb-step-0' => "<b>Step 1: Simultaneous Requests</b><br>Multiple devices request bus access simultaneously. CPU, DMA Controller, and I/O Device all assert their Bus Request (BREQ) signals. The arbitrator must decide who gets priority.",
        'bus-arb-step-1' => "<b>Step 2: Priority Resolution</b><br>The bus arbitrator grants access to the highest priority device (usually CPU). It asserts Bus Grant (BGRANT) signal to the CPU while other requests remain pending.",
        'bus-arb-step-2' => "<b>Step 3: CPU Transfer</b><br>CPU performs its memory access operation using the granted bus. During this time, no other device can use the bus, ensuring data integrity.",
        'bus-arb-step-3' => "<b>Step 4: CPU Release</b><br>CPU completes its transfer and releases its Bus Request. The bus is now free, and the arbitrator checks for other pending requests.",
        'bus-arb-step-4' => "<b>Step 5: Grant to DMA</b><br>The arbitrator sees the pending DMA request and grants bus access to the DMA Controller as it has the next highest priority.",
        'bus-arb-step-5' => "<b>Step 6: DMA Transfer</b><br>DMA Controller performs its memory transfer. This demonstrates how DMA can access memory directly without CPU intervention.",
        'bus-arb-step-6' => "<b>Step 7: DMA Release</b><br>After its transfer, the DMA controller releases the bus. The arbitrator now sees the pending I/O request.",
        'bus-arb-step-7' => "<b>Step 8: Grant to I/O</b><br>Finally, the I/O device is granted bus access and can begin its operation.",
        'bus-arb-step-8' => "<b>Step 9: I/O Transfer</b><br>The I/O device completes its memory operation, demonstrating device-to-memory communication.",
        'bus-arb-step-9' => "<b>Step 10: Arbitration Complete</b><br>All pending requests have been serviced. The bus returns to an idle state, ready for new requests. Notice how arbitration prevents bus conflicts.",

        // QPI Details
        'qpi-detailed-init' => "This scenario shows Intel QPI (QuickPath Interconnect) protocol details including phit/flit assembly, credit-based flow control, and error recovery mechanisms.",
        'qpi-step-0' => "<b>Step 1: Credit Check</b><br>Before sending data, Core A checks its credit count. QPI uses credit-based flow control to prevent buffer overflow at the receiver.",
        'qpi-step-1' => "<b>Step 2: Phit to Flit Assembly</b><br>Data is transmitted as 20-bit phits (physical units) that are assembled into 80-bit flits (flow control units). Four phits make one complete flit.",
        'qpi-step-2' => "<b>Step 3: Flit Transmission</b><br>The complete 80-bit flit is transmitted over the QPI link using 20 parallel data lanes plus clock lanes for synchronization.",
        'qpi-step-3' => "<b>Step 4: Credit Return</b><br>Core B processes the flit and returns a credit to Core A, indicating buffer space is available for the next transmission.",
        'qpi-step-4' => "<b>Step 5: Error Detection & Recovery</b><br>QPI includes CRC error detection. When an error is detected, the sender retransmits the corrupted flit, ensuring reliable communication.",
        'qpi-step-5' => "<b>Step 6: Protocol Complete</b><br>The QPI protocol ensures reliable, high-speed communication between cores using credits, error detection, and automatic retransmission.",

        // PCIe Split Transactions
        'pcie-split-init' => "This scenario demonstrates PCIe split transactions where requests and completions are separated in time, allowing the CPU to continue other work while waiting for responses.",
        'pcie-split-step-0' => "<b>Step 1: Request Initiation</b><br>CPU sends a Memory Read Request TLP to a PCIe endpoint. The request includes a unique tag for matching with the eventual completion.",
        'pcie-split-step-1' => "<b>Step 2: Request Transmission</b><br>The request TLP travels through the PCIe fabric to the target endpoint device, which will process the memory read operation.",
        'pcie-split-step-2' => "<b>Step 3: CPU Continues</b><br>Unlike synchronous operations, the CPU doesn't wait idle. It continues executing other instructions while the endpoint processes the request.",
        'pcie-split-step-3' => "<b>Step 4: Completion Preparation</b><br>The endpoint completes the memory read and prepares a Completion TLP containing the requested data and matching tag.",
        'pcie-split-step-4' => "<b>Step 5: Completion Transmission</b><br>The Completion TLP travels back to the CPU, carrying the requested data and the original tag for proper routing.",
        'pcie-split-step-5' => "<b>Step 6: Transaction Complete</b><br>CPU receives the completion and matches it with the original request using the tag. This split transaction model improves overall system efficiency.",

        // PCIe Encoding
        'pcie-encoding-init' => "This scenario demonstrates PCIe's 128b/130b encoding scheme and scrambling techniques used to ensure reliable high-speed serial transmission.",
        'pcie-enc-step-0' => "<b>Step 1: Raw Data</b><br>Starting with 128 bits of raw data that needs to be transmitted over the PCIe link.",
        'pcie-enc-step-1' => "<b>Step 2: Scrambling</b><br>Data is scrambled to improve transition density and spectral properties, helping with clock recovery at the receiver.",
        'pcie-enc-step-2' => "<b>Step 3: 128b/130b Encoding</b><br>The 128-bit data block is encoded into a 130-bit block by adding a 2-bit sync header (10 for data blocks). This adds 1.54% overhead but improves signal quality.",
        'pcie-enc-step-3' => "<b>Step 4: Serial Transmission</b><br>The 130-bit encoded blocks are transmitted serially over differential pairs, with framing sequences marking packet boundaries.",
        'pcie-enc-step-4' => "<b>Step 5: Encoding Complete</b><br>The encoding process balances efficiency (98.46%) with signal integrity, enabling reliable high-speed communication.",

        // PCIe Multi-Lane
        'pcie-multilane-init' => "This scenario shows how PCIe distributes data across multiple lanes using round-robin distribution to achieve higher aggregate bandwidth.",
        'pcie-multi-step-0' => "<b>Step 1: Data Distribution</b><br>Source data is divided byte-by-byte for distribution across multiple parallel lanes in a round-robin fashion.",
        'pcie-multi-step-1' => "<b>Step 2: Lane Assignment</b><br>Each byte is assigned to a specific lane in sequence. PCIe x4 uses 4 differential pairs, allowing 4 bytes to be transmitted simultaneously.",
        'pcie-multi-step-2' => "<b>Step 3: Parallel Transmission</b><br>All lanes transmit simultaneously, with the receiver reconstructing the original data stream from the parallel inputs.",
        'pcie-multi-step-3' => "<b>Step 4: Throughput Calculation</b><br>PCIe x4 at 8 GT/s provides 31.4 GT/s effective bandwidth after 128b/130b encoding overhead, resulting in ~3.9 GB/s aggregate throughput.",

        // PCIe ACK/NAK
        'pcie-ack-nak-init' => "This scenario demonstrates PCIe's Data Link Layer ACK/NAK mechanism for reliable packet delivery, including error detection and automatic retransmission.",
        'pcie-ack-step-0' => "<b>Step 1: Setup</b><br>The transmitter prepares TLPs for transmission. Each TLP is stored in a retransmission buffer and assigned a sequence number for tracking.",
        'pcie-ack-step-1' => "<b>Step 2: Successful Transmission</b><br>TLP #1 is transmitted successfully to the receiver. The Data Link Layer adds sequence number and LCRC for error detection.",
        'pcie-ack-step-2' => "<b>Step 3: ACK Response</b><br>The receiver validates the LCRC, finds no errors, and sends an ACK DLLP back to the transmitter. The transmitter can now remove TLP #1 from its retransmission buffer.",
        'pcie-ack-step-3' => "<b>Step 4: Error Injection</b><br>TLP #2 is corrupted during transmission (simulated error). The receiver detects the LCRC mismatch, indicating data corruption.",
        'pcie-ack-step-4' => "<b>Step 5: NAK Response</b><br>The receiver sends a NAK DLLP for sequence #2, indicating the packet was corrupted and needs retransmission.",
        'pcie-ack-step-5' => "<b>Step 6: Retransmission</b><br>Upon receiving NAK, the transmitter retransmits TLP #2 and all subsequent packets (TLP #3) to maintain ordering. This is the 'Go-Back-N' protocol.",
        'pcie-ack-step-6' => "<b>Step 7: Recovery Complete</b><br>Both retransmitted TLPs are received successfully and ACK'd. The link has recovered from the error transparently to higher layers.",
        'home' => 'Home',
        'lecture-selection' => 'Select a Lecture to Begin'
    ],
    
    'ru' => [
        'status-idle' => '–û–∂–∏–¥–∞–Ω–∏–µ',
        'status-processing' => '–û–±—Ä–∞–±–æ—Ç–∫–∞...',
        'status-waiting' => '–ó–∞–≤–µ—Ä—à–µ–Ω–æ (–û–∂–∏–¥–∞–Ω–∏–µ)',
        'status-interrupting' => '–ü—Ä–µ—Ä—ã–≤–∞–Ω–∏–µ!',
        'status-pending' => '–û–∂–∏–¥–∞–µ—Ç (–ë–ª–æ–∫–∏—Ä–æ–≤–∞–Ω–æ)',
        'status-servicing' => '–û–±—Å–ª—É–∂–∏–≤–∞–Ω–∏–µ...',
        'status-interrupts-disabled' => '–ü—Ä–µ—Ä—ã–≤–∞–Ω–∏—è –æ—Ç–∫–ª—é—á–µ–Ω—ã',
        'dma-status-transferring' => '–ü–µ—Ä–µ–¥–∞—á–∞ –æ—Ç {device}...',
        'cycle-state' => '–¢–µ–∫—É—â–µ–µ –°–æ—Å—Ç–æ—è–Ω–∏–µ: {state}',
        'welcome-text' => '–î–æ–±—Ä–æ –ø–æ–∂–∞–ª–æ–≤–∞—Ç—å! –í—ã–±–µ—Ä–∏—Ç–µ —Å—Ü–µ–Ω–∞—Ä–∏–π –∏ –Ω–∞–∂–º–∏—Ç–µ "–°–ª–µ–¥—É—é—â–∏–π —à–∞–≥", —á—Ç–æ–±—ã –Ω–∞—á–∞—Ç—å —Å–∏–º—É–ª—è—Ü–∏—é.',
        'scenario-loaded' => '–°—Ü–µ–Ω–∞—Ä–∏–π "{scenarioName}" –∑–∞–≥—Ä—É–∂–µ–Ω. –ù–∞–∂–º–∏—Ç–µ "–°–ª–µ–¥—É—é—â–∏–π —à–∞–≥", —á—Ç–æ–±—ã –Ω–∞—á–∞—Ç—å.',
        'stack-memory' => 'Stack Memory',

        // Scenario descriptions
        'scenario-von-neumann-init' => "üèóÔ∏è –î–µ–º–æ–Ω—Å—Ç—Ä–∞—Ü–∏—è –∞—Ä—Ö–∏—Ç–µ–∫—Ç—É—Ä—ã –§–æ–Ω –ù–µ–π–º–∞–Ω–∞\n\nüìã –¶–µ–ª—å –æ–±—É—á–µ–Ω–∏—è: –ü–æ–Ω–∏–º–∞–Ω–∏–µ —Ñ—É–Ω–¥–∞–º–µ–Ω—Ç–∞–ª—å–Ω–æ–≥–æ –ø—Ä–∏–Ω—Ü–∏–ø–∞ —Å–æ–≤–º–µ—Å—Ç–Ω–æ–≥–æ —Ö—Ä–∞–Ω–µ–Ω–∏—è –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏–π –∏ –¥–∞–Ω–Ω—ã—Ö –≤ –æ–¥–Ω–æ–º –ø—Ä–æ—Å—Ç—Ä–∞–Ω—Å—Ç–≤–µ –ø–∞–º—è—Ç–∏\n\nüéØ –ù–∞—á–∞–ª—å–Ω–æ–µ —Å–æ—Å—Ç–æ—è–Ω–∏–µ:\n‚Ä¢ PC = 0x100 (—É–∫–∞–∑—ã–≤–∞–µ—Ç –Ω–∞ –ø–µ—Ä–≤—É—é –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏—é)\n‚Ä¢ –ü–∞–º—è—Ç—å —Å–æ–¥–µ—Ä–∂–∏—Ç –ø—Ä–æ–≥—Ä–∞–º–º—É: LOAD ‚Üí ADD ‚Üí STORE ‚Üí HALT\n‚Ä¢ –ó–Ω–∞—á–µ–Ω–∏—è –¥–∞–Ω–Ω—ã—Ö: 42 –∏ 25 —Ö—Ä–∞–Ω—è—Ç—Å—è –ø–æ –∞–¥—Ä–µ—Å–∞–º 0x104 –∏ 0x105\n‚Ä¢ AC = 0 (–∞–∫–∫—É–º—É–ª—è—Ç–æ—Ä –ø—É—Å—Ç)\n\nüîÑ –ü—Ä–æ—Ü–µ—Å—Å –≤—ã–ø–æ–ª–Ω–µ–Ω–∏—è:\n1. –¶–ü–£ –ø–æ—Å–ª–µ–¥–æ–≤–∞—Ç–µ–ª—å–Ω–æ –∏–∑–≤–ª–µ–∫–∞–µ—Ç –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏–∏ –∏–∑ 0x100-0x103\n2. –î–ª—è –æ–ø–µ—Ä–∞—Ü–∏–π —Å –¥–∞–Ω–Ω—ã–º–∏ –¶–ü–£ –æ–±—Ä–∞—â–∞–µ—Ç—Å—è –∫ —Ç–æ–π –∂–µ –ø–∞–º—è—Ç–∏, –Ω–æ –ø–æ —Ä–∞–∑–Ω—ã–º –∞–¥—Ä–µ—Å–∞–º (0x104-0x106)\n3. –î–µ–º–æ–Ω—Å—Ç—Ä–∏—Ä—É–µ—Ç –∫–æ–Ω—Ü–µ–ø—Ü–∏—é —Ö—Ä–∞–Ω–∏–º–æ–π –ø—Ä–æ–≥—Ä–∞–º–º—ã\n\n‚úÖ –ö–æ–Ω–µ—á–Ω–æ–µ —Å–æ—Å—Ç–æ—è–Ω–∏–µ:\n‚Ä¢ AC –±—É–¥–µ—Ç —Å–æ–¥–µ—Ä–∂–∞—Ç—å 67 (42 + 25)\n‚Ä¢ –Ø—á–µ–π–∫–∞ –ø–∞–º—è—Ç–∏ 0x106 —Å–æ—Ö—Ä–∞–Ω–∏—Ç —Ä–µ–∑—É–ª—å—Ç–∞—Ç\n‚Ä¢ –ü—Ä–æ–≥—Ä–∞–º–º–∞ –æ—Å—Ç–∞–Ω–æ–≤–∏—Ç—Å—è –ø–æ—Å–ª–µ 4 —Ü–∏–∫–ª–æ–≤ –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏–π\n\nüí° –ö–ª—é—á–µ–≤–∞—è –∫–æ–Ω—Ü–µ–ø—Ü–∏—è: –¶–ü–£ –æ–±—Ä–∞—â–∞–µ—Ç—Å—è —Å –ø–∞–º—è—Ç—å—é –µ–¥–∏–Ω–æ–æ–±—Ä–∞–∑–Ω–æ. –°—á–µ—Ç—á–∏–∫ –∫–æ–º–∞–Ω–¥ –æ–ø—Ä–µ–¥–µ–ª—è–µ—Ç, –∏–Ω—Ç–µ—Ä–ø—Ä–µ—Ç–∏—Ä–æ–≤–∞—Ç—å –ª–∏ —Å–æ–¥–µ—Ä–∂–∏–º–æ–µ –ø–∞–º—è—Ç–∏ –∫–∞–∫ –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏–∏ –∏–ª–∏ –¥–∞–Ω–Ω—ã–µ.",
        
        'scenario-dma-init' => "üöõ –ü—Ä—è–º–æ–π –¥–æ—Å—Ç—É–ø –∫ –ø–∞–º—è—Ç–∏ (DMA)\n\nüìã –¶–µ–ª—å –æ–±—É—á–µ–Ω–∏—è: –ü–æ–Ω–∏–º–∞–Ω–∏–µ —Ç–æ–≥–æ, –∫–∞–∫ –∫–æ–Ω—Ç—Ä–æ–ª–ª–µ—Ä—ã DMA —Ä–∞–±–æ—Ç–∞—é—Ç –Ω–µ–∑–∞–≤–∏—Å–∏–º–æ –æ—Ç –¶–ü–£\n\nüéØ –ù–∞—á–∞–ª—å–Ω–æ–µ —Å–æ—Å—Ç–æ—è–Ω–∏–µ:\n‚Ä¢ PC = 0x400, 4-–∏–Ω—Å—Ç—Ä—É–∫—Ü–∏–æ–Ω–Ω–∞—è –ø—Ä–æ–≥—Ä–∞–º–º–∞\n‚Ä¢ –ö–æ–Ω—Ç—Ä–æ–ª–ª–µ—Ä DMA: –ü—Ä–æ—Å—Ç–∞–∏–≤–∞–µ—Ç, –≥–æ—Ç–æ–≤ –∫ –∫–æ–º–∞–Ω–¥–∞–º\n‚Ä¢ –ò—Å—Ö–æ–¥–Ω—ã–µ –¥–∞–Ω–Ω—ã–µ –≤ –±—É—Ñ–µ—Ä–µ –¥–∏—Å–∫–∞ (0x800-0x804): 5 —Å–ª–æ–≤ –¥–∞–Ω–Ω—ã—Ö\n‚Ä¢ –ü–∞–º—è—Ç—å –Ω–∞–∑–Ω–∞—á–µ–Ω–∏—è (0x500+): –ü—É—Å—Ç–∞\n‚Ä¢ –¶–ü–£ –∏ DMA –º–æ–≥—É—Ç —Ä–∞–±–æ—Ç–∞—Ç—å –æ–¥–Ω–æ–≤—Ä–µ–º–µ–Ω–Ω–æ\n\nüîÑ –ü—Ä–æ—Ü–µ—Å—Å –≤—ã–ø–æ–ª–Ω–µ–Ω–∏—è:\n1. –¶–ü–£ –ø–æ—Å—ã–ª–∞–µ—Ç –∫–æ–º–∞–Ω–¥—É DMA: –ü–µ—Ä–µ–¥–∞—Ç—å 5 —Å–ª–æ–≤ —Å –¥–∏—Å–∫–∞ –≤ 0x500\n2. –¶–ü–£ –¥–µ–ª–µ–≥–∏—Ä—É–µ—Ç –∑–∞–¥–∞—á—É –∫–æ–Ω—Ç—Ä–æ–ª–ª–µ—Ä—É DMA –∏ –ø—Ä–æ–¥–æ–ª–∂–∞–µ—Ç –≤—ã–ø–æ–ª–Ω–µ–Ω–∏–µ –ø—Ä–æ–≥—Ä–∞–º–º—ã\n3. –ö–æ–Ω—Ç—Ä–æ–ª–ª–µ—Ä DMA –ø–µ—Ä–µ–¥–∞–µ—Ç –¥–∞–Ω–Ω—ã–µ –Ω–µ–∑–∞–≤–∏—Å–∏–º–æ, —Å–ª–æ–≤–æ –∑–∞ —Å–ª–æ–≤–æ–º\n4. DMA –∏—Å–ø–æ–ª—å–∑—É–µ—Ç –∫—Ä–∞–∂—É —Ü–∏–∫–ª–æ–≤ –¥–ª—è –¥–æ—Å—Ç—É–ø–∞ –∫ —à–∏–Ω–µ –∫–æ–≥–¥–∞ –¶–ü–£ –µ—é –Ω–µ –ø–æ–ª—å–∑—É–µ—Ç—Å—è\n5. –¶–ü–£ –≤—ã–ø–æ–ª–Ω—è–µ—Ç –æ—Å—Ç–∞–≤—à–∏–µ—Å—è –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏–∏ –ø–∞—Ä–∞–ª–ª–µ–ª—å–Ω–æ —Å –æ–ø–µ—Ä–∞—Ü–∏–µ–π DMA\n6. DMA –∑–∞–≤–µ—Ä—à–∞–µ—Ç –ø–µ—Ä–µ–¥–∞—á—É –∏ –ø—Ä–µ—Ä—ã–≤–∞–µ—Ç –¶–ü–£ –¥–ª—è –æ—Ç—á–µ—Ç–∞ –æ –∑–∞–≤–µ—Ä—à–µ–Ω–∏–∏\n\n‚úÖ –ö–æ–Ω–µ—á–Ω–æ–µ —Å–æ—Å—Ç–æ—è–Ω–∏–µ:\n‚Ä¢ 5 —Å–ª–æ–≤ –¥–∞–Ω–Ω—ã—Ö —É—Å–ø–µ—à–Ω–æ –ø–µ—Ä–µ–¥–∞–Ω—ã –≤ –º–µ—Å—Ç–æ –Ω–∞–∑–Ω–∞—á–µ–Ω–∏—è\n‚Ä¢ –¶–ü–£ –∑–∞–≤–µ—Ä—à–∏–ª –≤—ã–ø–æ–ª–Ω–µ–Ω–∏–µ —Å–≤–æ–µ–π –ø—Ä–æ–≥—Ä–∞–º–º—ã\n‚Ä¢ –û–±—â–µ–µ –≤—Ä–µ–º—è –≤—ã–ø–æ–ª–Ω–µ–Ω–∏—è —Å–æ–∫—Ä–∞—â–µ–Ω–æ –ø–æ —Å—Ä–∞–≤–Ω–µ–Ω–∏—é —Å –ø–µ—Ä–µ–¥–∞—á–µ–π —Ç–æ–ª—å–∫–æ –¶–ü–£\n\nüí° –ö–ª—é—á–µ–≤–∞—è –∫–æ–Ω—Ü–µ–ø—Ü–∏—è: –°–æ–≤—Ä–µ–º–µ–Ω–Ω—ã–µ —Å–∏—Å—Ç–µ–º—ã –∏—Å–ø–æ–ª—å–∑—É—é—Ç –º–Ω–æ–∂–µ—Å—Ç–≤–µ–Ω–Ω—ã–µ –∫–æ–Ω—Ç—Ä–æ–ª–ª–µ—Ä—ã DMA –¥–ª—è –≥—Ä–∞—Ñ–∏–∫–∏, —Å–µ—Ç–∏ –∏ –æ–ø–µ—Ä–∞—Ü–∏–π —Ö—Ä–∞–Ω–µ–Ω–∏—è, –æ–±–µ—Å–ø–µ—á–∏–≤–∞—è –∏—Å—Ç–∏–Ω–Ω—É—é –ø–∞—Ä–∞–ª–ª–µ–ª—å–Ω—É—é –æ–±—Ä–∞–±–æ—Ç–∫—É.",
        
        'scenario-simple-addition-init' => "üßÆ –ë–∞–∑–æ–≤–æ–µ –≤—ã–ø–æ–ª–Ω–µ–Ω–∏–µ –ø—Ä–æ–≥—Ä–∞–º–º—ã (–°—Å—ã–ª–∫–∞ –Ω–∞ –°–ª–∞–π–¥ 11)\n\nüìã –¶–µ–ª—å –æ–±—É—á–µ–Ω–∏—è: –ü–æ–Ω–∏–º–∞–Ω–∏–µ –ø–æ–ª–Ω–æ–≥–æ —Ü–∏–∫–ª–∞ –≤—ã–±–æ—Ä–∫–∞-–¥–µ–∫–æ–¥–∏—Ä–æ–≤–∞–Ω–∏–µ-–≤—ã–ø–æ–ª–Ω–µ–Ω–∏–µ\n\nüéØ –ù–∞—á–∞–ª—å–Ω–æ–µ —Å–æ—Å—Ç–æ—è–Ω–∏–µ:\n‚Ä¢ PC = 0x300 (–∞–¥—Ä–µ—Å –Ω–∞—á–∞–ª–∞ –ø—Ä–æ–≥—Ä–∞–º–º—ã)\n‚Ä¢ –¢—Ä–∏ –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏–∏: LOAD, ADD, STORE\n‚Ä¢ –ü–∞–º—è—Ç—å 0x940 = 3, –ü–∞–º—è—Ç—å 0x941 = 2 (–≤—Ö–æ–¥–Ω—ã–µ –¥–∞–Ω–Ω—ã–µ)\n‚Ä¢ AC = 0 (–∞–∫–∫—É–º—É–ª—è—Ç–æ—Ä –ø—É—Å—Ç)\n‚Ä¢ –í—Å–µ —Ä–µ–≥–∏—Å—Ç—Ä—ã –æ—á–∏—â–µ–Ω—ã\n\nüîÑ –ü—Ä–æ—Ü–µ—Å—Å –≤—ã–ø–æ–ª–Ω–µ–Ω–∏—è:\n1. LOAD: –ò–∑–≤–ª–µ–∫–∞–µ—Ç –∑–Ω–∞—á–µ–Ω–∏–µ 3 –∏–∑ –ø–∞–º—è—Ç–∏ –≤ AC (—Ç—Ä–µ–±—É–µ—Ç 3 —Ü–∏–∫–ª–∞ –ø–∞–º—è—Ç–∏)\n2. ADD: –ò–∑–≤–ª–µ–∫–∞–µ—Ç –∑–Ω–∞—á–µ–Ω–∏–µ 2 –∏ –¥–æ–±–∞–≤–ª—è–µ—Ç –µ–≥–æ –∫ AC (AC —Å—Ç–∞–Ω–æ–≤–∏—Ç—Å—è 5)\n3. STORE: –ó–∞–ø–∏—Å—ã–≤–∞–µ—Ç —Ä–µ–∑—É–ª—å—Ç–∞—Ç –æ–±—Ä–∞—Ç–Ω–æ –≤ –ø–∞–º—è—Ç—å (—Ç—Ä–µ–±—É–µ—Ç 2 —Ü–∏–∫–ª–∞ –ø–∞–º—è—Ç–∏)\n4. HALT: –ü—Ä–æ–≥—Ä–∞–º–º–∞ –∑–∞–≤–µ—Ä—à–∞–µ—Ç—Å—è\n\n‚úÖ –ö–æ–Ω–µ—á–Ω–æ–µ —Å–æ—Å—Ç–æ—è–Ω–∏–µ:\n‚Ä¢ AC = 5 (—Ä–µ–∑—É–ª—å—Ç–∞—Ç 3 + 2)\n‚Ä¢ –ü–∞–º—è—Ç—å 0x941 = 5 (–∏—Å—Ö–æ–¥–Ω—ã–µ –¥–∞–Ω–Ω—ã–µ –ø–µ—Ä–µ–∑–∞–ø–∏—Å–∞–Ω—ã —Ä–µ–∑—É–ª—å—Ç–∞—Ç–æ–º)\n‚Ä¢ –°—á–µ—Ç—á–∏–∫ –∫–æ–º–∞–Ω–¥ –æ—Å—Ç–∞–Ω–æ–≤–ª–µ–Ω\n‚Ä¢ –û–±—â–µ–µ –≤—ã–ø–æ–ª–Ω–µ–Ω–∏–µ: –ø—Ä–∏–±–ª–∏–∑–∏—Ç–µ–ª—å–Ω–æ 12 —à–∞–≥–æ–≤ —Å–∏–º—É–ª—è—Ü–∏–∏\n\nüí° –ö–ª—é—á–µ–≤–∞—è –∫–æ–Ω—Ü–µ–ø—Ü–∏—è: –ö–∞–∂–¥–∞—è –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏—è —Ç—Ä–µ–±—É–µ—Ç –Ω–µ—Å–∫–æ–ª—å–∫–æ —Ü–∏–∫–ª–æ–≤ –¶–ü–£. –°–æ–≤—Ä–µ–º–µ–Ω–Ω—ã–µ –ø—Ä–æ–≥—Ä–∞–º–º—ã –≤—ã–ø–æ–ª–Ω—è—é—Ç –º–∏–ª–ª–∏–∞—Ä–¥—ã —Ç–∞–∫–∏—Ö —Ü–∏–∫–ª–æ–≤ –≤ —Å–µ–∫—É–Ω–¥—É.",
        
        'scenario-io-wait-init' => "‚è≥ –ü—Ä–æ–≥—Ä–∞–º–º–Ω—ã–π –≤–≤–æ–¥-–≤—ã–≤–æ–¥ –±–µ–∑ –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–π\n\nüìã –¶–µ–ª—å –æ–±—É—á–µ–Ω–∏—è: –ü–æ–Ω–∏–º–∞–Ω–∏–µ –Ω–µ—ç—Ñ—Ñ–µ–∫—Ç–∏–≤–Ω–æ—Å—Ç–∏ —Ä–∞–Ω–Ω–∏—Ö –º–µ—Ç–æ–¥–æ–≤ –≤–≤–æ–¥–∞-–≤—ã–≤–æ–¥–∞\n\nüéØ –ù–∞—á–∞–ª—å–Ω–æ–µ —Å–æ—Å—Ç–æ—è–Ω–∏–µ:\n‚Ä¢ PC = 0x100, –ø—Ä–æ—Å—Ç–∞—è 4-–∏–Ω—Å—Ç—Ä—É–∫—Ü–∏–æ–Ω–Ω–∞—è –ø—Ä–æ–≥—Ä–∞–º–º–∞\n‚Ä¢ –°—Ç–∞—Ç—É—Å –ø—Ä–∏–Ω—Ç–µ—Ä–∞: –ü—Ä–æ—Å—Ç–∞–∏–≤–∞–µ—Ç\n‚Ä¢ –°–∏—Å—Ç–µ–º–∞ –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–π –æ—Ç–∫–ª—é—á–µ–Ω–∞\n‚Ä¢ AC = 0\n\nüîÑ –ü—Ä–æ—Ü–µ—Å—Å –≤—ã–ø–æ–ª–Ω–µ–Ω–∏—è:\n1. –¶–ü–£ –∑–∞–≥—Ä—É–∂–∞–µ—Ç –¥–∞–Ω–Ω—ã–µ –∏ –∑–∞–ø—É—Å–∫–∞–µ—Ç –æ–ø–µ—Ä–∞—Ü–∏—é –ø—Ä–∏–Ω—Ç–µ—Ä–∞\n2. –¶–ü–£ –≤—Ö–æ–¥–∏—Ç –≤ —Å–æ—Å—Ç–æ—è–Ω–∏–µ –æ–∂–∏–¥–∞–Ω–∏—è: –ø—Ä–∏–±–ª–∏–∑–∏—Ç–µ–ª—å–Ω–æ 5 —à–∞–≥–æ–≤ –±–µ–∑ –ø—Ä–æ–¥—É–∫—Ç–∏–≤–Ω–æ–π —Ä–∞–±–æ—Ç—ã\n3. –¶–ü–£ –Ω–µ–ø—Ä–µ—Ä—ã–≤–Ω–æ –æ–ø—Ä–∞—à–∏–≤–∞–µ—Ç —Å—Ç–∞—Ç—É—Å –ø—Ä–∏–Ω—Ç–µ—Ä–∞\n4. –¶–ü–£ –º–æ–∂–µ—Ç –ø—Ä–æ–¥–æ–ª–∂–∏—Ç—å —Ä–∞–±–æ—Ç—É —Ç–æ–ª—å–∫–æ –ø–æ—Å–ª–µ –∑–∞–≤–µ—Ä—à–µ–Ω–∏—è –æ–ø–µ—Ä–∞—Ü–∏–∏ –ø—Ä–∏–Ω—Ç–µ—Ä–∞\n\n‚úÖ –ö–æ–Ω–µ—á–Ω–æ–µ —Å–æ—Å—Ç–æ—è–Ω–∏–µ:\n‚Ä¢ –ü—Ä–∏–Ω—Ç–µ—Ä –∑–∞–≤–µ—Ä—à–∞–µ—Ç –æ–ø–µ—Ä–∞—Ü–∏—é\n‚Ä¢ AC —Å–æ–¥–µ—Ä–∂–∏—Ç —Ñ–∏–Ω–∞–ª—å–Ω—ã–µ –¥–∞–Ω–Ω—ã–µ\n‚Ä¢ –ü—Ä–æ–≥—Ä–∞–º–º–∞ –æ—Å—Ç–∞–Ω–∞–≤–ª–∏–≤–∞–µ—Ç—Å—è\n‚Ä¢ –ü–æ—Ç–µ—Ä—è–Ω–Ω—ã–µ —Ü–∏–∫–ª—ã: –ø—Ä–∏–±–ª–∏–∑–∏—Ç–µ–ª—å–Ω–æ 3+ —Ü–∏–∫–ª–æ–≤ –¶–ü–£ –ø–æ—Ç—Ä–∞—á–µ–Ω–æ –Ω–∞ –æ–∂–∏–¥–∞–Ω–∏–µ\n\nüí° –ö–ª—é—á–µ–≤–∞—è –∫–æ–Ω—Ü–µ–ø—Ü–∏—è: –î–µ–º–æ–Ω—Å—Ç—Ä–∏—Ä—É–µ—Ç –Ω–µ—ç—Ñ—Ñ–µ–∫—Ç–∏–≤–Ω–æ—Å—Ç—å '–ü—Ä–æ–≥—Ä–∞–º–º–Ω–æ–≥–æ –í/–í'. –¶–ü–£ –º–æ–≥ –±—ã –≤—ã–ø–æ–ª–Ω–∏—Ç—å —Å–æ—Ç–Ω–∏ –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏–π –≤–æ –≤—Ä–µ–º—è –æ–∂–∏–¥–∞–Ω–∏—è. –≠—Ç–æ –æ–≥—Ä–∞–Ω–∏—á–µ–Ω–∏–µ –ø—Ä–∏–≤–µ–ª–æ –∫ —Ä–∞–∑—Ä–∞–±–æ—Ç–∫–µ —Å–∏—Å—Ç–µ–º –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–π.",
        
        'scenario-interrupts-init' => "‚ö° –í–≤–æ–¥-–≤—ã–≤–æ–¥ —Å —Å–∏—Å—Ç–µ–º–æ–π –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–π\n\nüìã –¶–µ–ª—å –æ–±—É—á–µ–Ω–∏—è: –ü–æ–Ω–∏–º–∞–Ω–∏–µ —Ç–æ–≥–æ, –∫–∞–∫ –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏—è –æ–±–µ—Å–ø–µ—á–∏–≤–∞—é—Ç —ç—Ñ—Ñ–µ–∫—Ç–∏–≤–Ω—É—é –º–Ω–æ–≥–æ–∑–∞–¥–∞—á–Ω–æ—Å—Ç—å\n\nüéØ –ù–∞—á–∞–ª—å–Ω–æ–µ —Å–æ—Å—Ç–æ—è–Ω–∏–µ:\n‚Ä¢ PC = 0x100, –ø—Ä–æ–≥—Ä–∞–º–º–∞ —Å –Ω–µ—Å–∫–æ–ª—å–∫–∏–º–∏ –∞—Ä–∏—Ñ–º–µ—Ç–∏—á–µ—Å–∫–∏–º–∏ –æ–ø–µ—Ä–∞—Ü–∏—è–º–∏.\n‚Ä¢ –ü—Ä–∏–Ω—Ç–µ—Ä: –ü—Ä–æ—Å—Ç–∞–∏–≤–∞–µ—Ç, –Ω–∞—Å—Ç—Ä–æ–µ–Ω –Ω–∞ –≤—ã–ø–æ–ª–Ω–µ–Ω–∏–µ –∑–∞ 20 —à–∞–≥–æ–≤.\n‚Ä¢ –°–∏—Å—Ç–µ–º–∞ –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–π –≤–∫–ª—é—á–µ–Ω–∞\n‚Ä¢ –ü–æ–¥–ø—Ä–æ–≥—Ä–∞–º–º–∞ –æ–±—Ä–∞–±–æ—Ç–∫–∏ –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏—è (ISR) –∑–∞–≥—Ä—É–∂–µ–Ω–∞ –ø–æ –∞–¥—Ä–µ—Å—É 0x050\n\nüîÑ –ü—Ä–æ—Ü–µ—Å—Å –≤—ã–ø–æ–ª–Ω–µ–Ω–∏—è:\n1. –¶–ü–£ –∑–∞–ø—É—Å–∫–∞–µ—Ç –æ–ø–µ—Ä–∞—Ü–∏—é –≤–≤–æ–¥–∞-–≤—ã–≤–æ–¥–∞ –Ω–∞ –ø—Ä–∏–Ω—Ç–µ—Ä–µ.\n2. –¶–ü–£ –ø—Ä–æ–¥–æ–ª–∂–∞–µ—Ç –≤—ã–ø–æ–ª–Ω—è—Ç—å –æ—Å–Ω–æ–≤–Ω—É—é –ø—Ä–æ–≥—Ä–∞–º–º—É (–Ω–µ—Å–∫–æ–ª—å–∫–æ –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏–π ADD), –ø–æ–∫–∞ –ø—Ä–∏–Ω—Ç–µ—Ä —Ä–∞–±–æ—Ç–∞–µ—Ç –ø–∞—Ä–∞–ª–ª–µ–ª—å–Ω–æ.\n3. –ß–µ—Ä–µ–∑ 20 —à–∞–≥–æ–≤ –ø—Ä–∏–Ω—Ç–µ—Ä –∑–∞–≤–µ—Ä—à–∞–µ—Ç —Ä–∞–±–æ—Ç—É –∏ –ø–æ—Å—ã–ª–∞–µ—Ç —Å–∏–≥–Ω–∞–ª –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏—è –¥–æ —Ç–æ–≥–æ, –∫–∞–∫ –æ—Å–Ω–æ–≤–Ω–∞—è –ø—Ä–æ–≥—Ä–∞–º–º–∞ —Å–º–æ–∂–µ—Ç –æ—Å—Ç–∞–Ω–æ–≤–∏—Ç—å—Å—è (HALT).\n4. –¶–ü–£ —Å–æ—Ö—Ä–∞–Ω—è–µ—Ç —Å–≤–æ–π —Ç–µ–∫—É—â–∏–π –∫–æ–Ω—Ç–µ–∫—Å—Ç (PC, AC –∏ —Ç.–¥.) –∏ –ø–µ—Ä–µ—Ö–æ–¥–∏—Ç –∫ ISR.\n5. –¶–ü–£ –≤—ã–ø–æ–ª–Ω—è–µ—Ç ISR –¥–ª—è –æ–±—Ä–∞–±–æ—Ç–∫–∏ –∑–∞–≤–µ—Ä—à–µ–Ω–∏—è –æ–ø–µ—Ä–∞—Ü–∏–∏ –≤–≤–æ–¥–∞-–≤—ã–≤–æ–¥–∞.\n6. –¶–ü–£ –≤–æ—Å—Å—Ç–∞–Ω–∞–≤–ª–∏–≤–∞–µ—Ç —Å–≤–æ–µ —Å–æ—Å—Ç–æ—è–Ω–∏–µ –∏ –≤–æ–∑–æ–±–Ω–æ–≤–ª—è–µ—Ç –≤—ã–ø–æ–ª–Ω–µ–Ω–∏–µ –æ—Å–Ω–æ–≤–Ω–æ–π –ø—Ä–æ–≥—Ä–∞–º–º—ã —Å —Ç–æ–≥–æ –º–µ—Å—Ç–∞, –≥–¥–µ –æ–Ω–∞ –±—ã–ª–∞ –ø—Ä–µ—Ä–≤–∞–Ω–∞.\n\n‚úÖ –ö–æ–Ω–µ—á–Ω–æ–µ —Å–æ—Å—Ç–æ—è–Ω–∏–µ:\n‚Ä¢ –û–ø–µ—Ä–∞—Ü–∏—è –ø—Ä–∏–Ω—Ç–µ—Ä–∞ –∑–∞–≤–µ—Ä—à–µ–Ω–∞ —Å –ø–æ–º–æ—â—å—é –æ–±—Ä–∞–±–æ—Ç–∫–∏ –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏—è.\n‚Ä¢ –û—Å–Ω–æ–≤–Ω–∞—è –ø—Ä–æ–≥—Ä–∞–º–º–∞ —Ç–∞–∫–∂–µ –∑–∞–≤–µ—Ä—à–∞–µ—Ç —Å–≤–æ–µ –≤—ã–ø–æ–ª–Ω–µ–Ω–∏–µ.\n‚Ä¢ –¶–∏–∫–ª—ã –¶–ü–£ –Ω–µ –±—ã–ª–∏ –ø–æ—Ç—Ä–∞—á–µ–Ω—ã –≤–ø—É—Å—Ç—É—é –Ω–∞ –æ–∂–∏–¥–∞–Ω–∏–µ –∑–∞–≤–µ—Ä—à–µ–Ω–∏—è –≤–≤–æ–¥–∞-–≤—ã–≤–æ–¥–∞.\n\nüí° –ö–ª—é—á–µ–≤–∞—è –∫–æ–Ω—Ü–µ–ø—Ü–∏—è: –ü—Ä–µ—Ä—ã–≤–∞–Ω–∏—è —Å–æ—Å—Ç–∞–≤–ª—è—é—Ç –æ—Å–Ω–æ–≤—É —Å–æ–≤—Ä–µ–º–µ–Ω–Ω–æ–π –º–Ω–æ–≥–æ–∑–∞–¥–∞—á–Ω–æ—Å—Ç–∏. –°–∏—Å—Ç–µ–º—ã –æ–±—Ä–∞–±–∞—Ç—ã–≤–∞—é—Ç —Ç—ã—Å—è—á–∏ –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–π –≤ —Å–µ–∫—É–Ω–¥—É –æ—Ç —Ä–∞–∑–ª–∏—á–Ω—ã—Ö —É—Å—Ç—Ä–æ–π—Å—Ç–≤ (–∫–ª–∞–≤–∏–∞—Ç—É—Ä–∞, –º—ã—à—å, —Å–µ—Ç—å, —Ç–∞–π–º–µ—Ä—ã).",
        
        'scenario-prioritized-interrupts-init' => "üèÜ –£–ø—Ä–∞–≤–ª–µ–Ω–∏–µ –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏—è–º–∏ –Ω–∞ –æ—Å–Ω–æ–≤–µ –ø—Ä–∏–æ—Ä–∏—Ç–µ—Ç–æ–≤\n\nüìã –¶–µ–ª—å –æ–±—É—á–µ–Ω–∏—è: –ü–æ–Ω–∏–º–∞–Ω–∏–µ —Ç–æ–≥–æ, –∫–∞–∫ —Å–∏—Å—Ç–µ–º—ã –æ–±—Ä–∞–±–∞—Ç—ã–≤–∞—é—Ç –Ω–µ—Å–∫–æ–ª—å–∫–æ –æ–¥–Ω–æ–≤—Ä–µ–º–µ–Ω–Ω—ã—Ö –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–π –∏ –≤—ã–ø–æ–ª–Ω—è—é—Ç –∑–∞–¥–∞—á–∏ –≤ —Ä–∞–º–∫–∞—Ö ISR.\n\nüéØ –ù–∞—á–∞–ª—å–Ω–æ–µ —Å–æ—Å—Ç–æ—è–Ω–∏–µ:\n‚Ä¢ PC = 0x200, –ø—Ä–æ–≥—Ä–∞–º–º–∞ –∏–Ω–∏—Ü–∏–∏—Ä—É–µ—Ç —Ç—Ä–∏ –æ–ø–µ—Ä–∞—Ü–∏–∏ –í/–í.\n‚Ä¢ AC = 0 (–∞–∫–∫—É–º—É–ª—è—Ç–æ—Ä –ø—É—Å—Ç).\n‚Ä¢ –£—Å—Ç—Ä–æ–π—Å—Ç–≤–∞: –ü—Ä–∏–Ω—Ç–µ—Ä (–ü—Ä–∏–æ—Ä–∏—Ç–µ—Ç 2), –î–∏—Å–∫ (–ü—Ä–∏–æ—Ä–∏—Ç–µ—Ç 4) –∏ –°–µ—Ç—å (–ü—Ä–∏–æ—Ä–∏—Ç–µ—Ç 5).\n‚Ä¢ ISR –∫–∞–∂–¥–æ–≥–æ —É—Å—Ç—Ä–æ–π—Å—Ç–≤–∞ –∑–∞–ø—Ä–æ–≥—Ä–∞–º–º–∏—Ä–æ–≤–∞–Ω –Ω–∞ –¥–æ–±–∞–≤–ª–µ–Ω–∏–µ —É–Ω–∏–∫–∞–ª—å–Ω–æ–≥–æ –∑–Ω–∞—á–µ–Ω–∏—è –≤ AC.\n\nüîÑ –ü—Ä–æ—Ü–µ—Å—Å –≤—ã–ø–æ–ª–Ω–µ–Ω–∏—è:\n1. –¶–ü–£ –∑–∞–ø—É—Å–∫–∞–µ—Ç –æ–ø–µ—Ä–∞—Ü–∏–∏ –ü—Ä–∏–Ω—Ç–µ—Ä–∞, –°–µ—Ç–∏ –∏ –î–∏—Å–∫–∞ –∏ –ø—Ä–æ–¥–æ–ª–∂–∞–µ—Ç —Å–≤–æ—é –æ—Å–Ω–æ–≤–Ω—É—é –ø—Ä–æ–≥—Ä–∞–º–º—É.\n2. –ü—Ä–∏–Ω—Ç–µ—Ä –∑–∞–≤–µ—Ä—à–∞–µ—Ç —Ä–∞–±–æ—Ç—É –ø–µ—Ä–≤—ã–º –∏ –ø—Ä–µ—Ä—ã–≤–∞–µ—Ç –¶–ü–£. –ù–∞—á–∏–Ω–∞–µ—Ç—Å—è ISR –ü—Ä–∏–Ω—Ç–µ—Ä–∞, –¥–æ–±–∞–≤–ª—è—è —Å–≤–æ–µ –∑–Ω–∞—á–µ–Ω–∏–µ –≤ AC.\n3. –í–æ –≤—Ä–µ–º—è –≤—ã–ø–æ–ª–Ω–µ–Ω–∏—è ISR –ü—Ä–∏–Ω—Ç–µ—Ä–∞ –∑–∞–≤–µ—Ä—à–∞–µ—Ç —Ä–∞–±–æ—Ç—É –°–µ—Ç–µ–≤–æ–µ —É—Å—Ç—Ä–æ–π—Å—Ç–≤–æ. –ü–æ—Å–∫–æ–ª—å–∫—É –ø—Ä–∏–æ—Ä–∏—Ç–µ—Ç –°–µ—Ç–∏ (5) –≤—ã—à–µ, —á–µ–º —É –ü—Ä–∏–Ω—Ç–µ—Ä–∞ (2), –æ–Ω–æ –≤—ã—Ç–µ—Å–Ω—è–µ—Ç ISR –ü—Ä–∏–Ω—Ç–µ—Ä–∞.\n4. –°–æ—Å—Ç–æ—è–Ω–∏–µ ISR –ü—Ä–∏–Ω—Ç–µ—Ä–∞ —Å–æ—Ö—Ä–∞–Ω—è–µ—Ç—Å—è, –∏ –Ω–∞—á–∏–Ω–∞–µ—Ç –≤—ã–ø–æ–ª–Ω—è—Ç—å—Å—è ISR –°–µ—Ç–∏, –¥–æ–±–∞–≤–ª—è—è —Å–≤–æ–µ –∑–Ω–∞—á–µ–Ω–∏–µ –≤ AC.\n5. –ü–æ–∫–∞ —Ä–∞–±–æ—Ç–∞–µ—Ç ISR –°–µ—Ç–∏, –∑–∞–≤–µ—Ä—à–∞–µ—Ç —Ä–∞–±–æ—Ç—É –î–∏—Å–∫. –ï–≥–æ –ø—Ä–∏–æ—Ä–∏—Ç–µ—Ç (4) –Ω–∏–∂–µ, —á–µ–º —É –°–µ—Ç–∏ (5), –ø–æ—ç—Ç–æ–º—É –µ–≥–æ –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–µ —É–¥–µ—Ä–∂–∏–≤–∞–µ—Ç—Å—è –≤ –æ–∂–∏–¥–∞–Ω–∏–∏.\n6. ISR –°–µ—Ç–∏ –∑–∞–≤–µ—Ä—à–∞–µ—Ç—Å—è. –¢–µ–ø–µ—Ä—å —Å–∏—Å—Ç–µ–º–∞ –≤–∏–¥–∏—Ç –æ–∂–∏–¥–∞—é—â–µ–µ –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–µ –æ—Ç –î–∏—Å–∫–∞.\n7. –ü–æ—Å–∫–æ–ª—å–∫—É –ø—Ä–∏–æ—Ä–∏—Ç–µ—Ç –î–∏—Å–∫–∞ (4) –≤—ã—à–µ, —á–µ–º —É –∏—Å—Ö–æ–¥–Ω–æ–≥–æ, –ø—Ä–∏–æ—Å—Ç–∞–Ω–æ–≤–ª–µ–Ω–Ω–æ–≥–æ ISR –ü—Ä–∏–Ω—Ç–µ—Ä–∞ (2), —Å–ª–µ–¥—É—é—â–∏–º –∑–∞–ø—É—Å–∫–∞–µ—Ç—Å—è ISR –î–∏—Å–∫–∞, –¥–æ–±–∞–≤–ª—è—è —Å–≤–æ–µ –∑–Ω–∞—á–µ–Ω–∏–µ –≤ AC.\n8. ISR –î–∏—Å–∫–∞ –∑–∞–≤–µ—Ä—à–∞–µ—Ç—Å—è. –ù–∞–∫–æ–Ω–µ—Ü, —Å–∏—Å—Ç–µ–º–∞ –≤–æ—Å—Å—Ç–∞–Ω–∞–≤–ª–∏–≤–∞–µ—Ç —Å–æ—Å—Ç–æ—è–Ω–∏–µ ISR –ü—Ä–∏–Ω—Ç–µ—Ä–∞, –∫–æ—Ç–æ—Ä—ã–π –≤—ã–ø–æ–ª–Ω—è–µ—Ç—Å—è –¥–æ –∫–æ–Ω—Ü–∞.\n9. –û—Å–Ω–æ–≤–Ω–∞—è –ø—Ä–æ–≥—Ä–∞–º–º–∞ –≤–æ–∑–æ–±–Ω–æ–≤–ª—è–µ—Ç—Å—è.\n\n‚úÖ –ö–æ–Ω–µ—á–Ω–æ–µ —Å–æ—Å—Ç–æ—è–Ω–∏–µ:\n‚Ä¢ AC –±—É–¥–µ—Ç —Å–æ–¥–µ—Ä–∂–∞—Ç—å —Å—É–º–º—É –≤—Å–µ—Ö –∑–Ω–∞—á–µ–Ω–∏–π, –¥–æ–±–∞–≤–ª–µ–Ω–Ω—ã—Ö ISR.\n‚Ä¢ –î–µ–º–æ–Ω—Å—Ç—Ä–∏—Ä—É–µ—Ç –≤—ã—Ç–µ—Å–Ω–µ–Ω–∏–µ –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–π –Ω–∞ –æ—Å–Ω–æ–≤–µ –ø—Ä–∏–æ—Ä–∏—Ç–µ—Ç–∞.",
        
        'scenario-io-registers-init' => "üéõÔ∏è –£–ø—Ä–∞–≤–ª–µ–Ω–∏–µ –í/–í —Å –∏—Å–ø–æ–ª—å–∑–æ–≤–∞–Ω–∏–µ–º –≤—ã–¥–µ–ª–µ–Ω–Ω—ã—Ö —Ä–µ–≥–∏—Å—Ç—Ä–æ–≤\n\nüìã –¶–µ–ª—å –æ–±—É—á–µ–Ω–∏—è: –ü–æ–Ω–∏–º–∞–Ω–∏–µ —Ç–æ—á–Ω–æ–≥–æ —É–ø—Ä–∞–≤–ª–µ–Ω–∏—è —É—Å—Ç—Ä–æ–π—Å—Ç–≤–∞–º–∏ –í/–í —Å –∏—Å–ø–æ–ª—å–∑–æ–≤–∞–Ω–∏–µ–º —Å–ø–µ—Ü–∏–∞–ª–∏–∑–∏—Ä–æ–≤–∞–Ω–Ω—ã—Ö —Ä–µ–≥–∏—Å—Ç—Ä–æ–≤ I/OAR –∏ I/OBR.\n\nüéØ –ù–∞—á–∞–ª—å–Ω–æ–µ —Å–æ—Å—Ç–æ—è–Ω–∏–µ:\n‚Ä¢ PC = 0x600, –ø–æ—Å–ª–µ–¥–æ–≤–∞—Ç–µ–ª—å–Ω–æ—Å—Ç—å –∏–∑ 5 –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏–π\n‚Ä¢ –†–µ–≥–∏—Å—Ç—Ä –ê–¥—Ä–µ—Å–∞ –í/–í (I/OAR) = 0\n‚Ä¢ –ë—É—Ñ–µ—Ä–Ω—ã–π –†–µ–≥–∏—Å—Ç—Ä –í/–í (I/OBR) = 0\n‚Ä¢ –î–∞–Ω–Ω—ã–µ 0xABCD —Ö—Ä–∞–Ω—è—Ç—Å—è –ø–æ –∞–¥—Ä–µ—Å—É 0x950\n‚Ä¢ –ü—Ä–∏–Ω—Ç–µ—Ä –≥–æ—Ç–æ–≤ –∫ –∫–æ–º–∞–Ω–¥–∞–º\n\nüîÑ –ü—Ä–æ—Ü–µ—Å—Å –≤—ã–ø–æ–ª–Ω–µ–Ω–∏—è:\n1. LOAD: –ü–µ—Ä–µ–¥–∞—á–∞ –¥–∞–Ω–Ω—ã—Ö 0xABCD –≤ AC\n2. LOAD I/OAR: –£—Å—Ç–∞–Ω–æ–≤–∫–∞ –∞–¥—Ä–µ—Å–∞ —É—Å—Ç—Ä–æ–π—Å—Ç–≤–∞ (—É—Å—Ç—Ä–æ–π—Å—Ç–≤–æ ‚Ññ1 - –ø—Ä–∏–Ω—Ç–µ—Ä)\n3. MOVE AC‚ÜíI/OBR: –ü–µ—Ä–µ–¥–∞—á–∞ –¥–∞–Ω–Ω—ã—Ö –≤ –±—É—Ñ–µ—Ä –í/–í\n4. START I/O: –ò–Ω–∏—Ü–∏–∞—Ü–∏—è –æ–ø–µ—Ä–∞—Ü–∏–∏ —Å –∏—Å–ø–æ–ª—å–∑–æ–≤–∞–Ω–∏–µ–º –ø–æ–¥–≥–æ—Ç–æ–≤–ª–µ–Ω–Ω—ã—Ö —Ä–µ–≥–∏—Å—Ç—Ä–æ–≤\n5. –°–∏—Å—Ç–µ–º–∞ –∏—Å–ø–æ–ª—å–∑—É–µ—Ç I/OAR –¥–ª—è –≤—ã–±–æ—Ä–∞ —É—Å—Ç—Ä–æ–π—Å—Ç–≤–∞, I/OBR –¥–ª—è –¥–∞–Ω–Ω—ã—Ö\n\n‚úÖ –ö–æ–Ω–µ—á–Ω–æ–µ —Å–æ—Å—Ç–æ—è–Ω–∏–µ:\n‚Ä¢ –ü—Ä–∏–Ω—Ç–µ—Ä –ø–æ–ª—É—á–∞–µ—Ç –¥–∞–Ω–Ω—ã–µ 0xABCD –∏ –Ω–∞—á–∏–Ω–∞–µ—Ç –æ–±—Ä–∞–±–æ—Ç–∫—É\n‚Ä¢ –†–µ–≥–∏—Å—Ç—Ä—ã –í/–í —Å–æ–¥–µ—Ä–∂–∞—Ç –∏–Ω—Ñ–æ—Ä–º–∞—Ü–∏—é –æ –≤—ã–±–æ—Ä–µ —É—Å—Ç—Ä–æ–π—Å—Ç–≤–∞ –∏ –¥–∞–Ω–Ω—ã—Ö\n‚Ä¢ –¶–ü–£ –¥–æ—Å—Ç—É–ø–µ–Ω –¥–ª—è –¥—Ä—É–≥–∏—Ö –æ–ø–µ—Ä–∞—Ü–∏–π –ø–æ–∫–∞ –ø—Ä–∏–Ω—Ç–µ—Ä —Ä–∞–±–æ—Ç–∞–µ—Ç\n\nüí° –ö–ª—é—á–µ–≤–∞—è –∫–æ–Ω—Ü–µ–ø—Ü–∏—è: –≠—Ç–æ—Ç –º–µ—Ç–æ–¥ –æ–±–µ—Å–ø–µ—á–∏–≤–∞–µ—Ç —Ç–æ—á–Ω—ã–π –∫–æ–Ω—Ç—Ä–æ–ª—å –Ω–∞–¥ –æ–ø–µ—Ä–∞—Ü–∏—è–º–∏ –í/–í, –Ω–µ–æ–±—Ö–æ–¥–∏–º—ã–π –¥–ª—è —Ä–∞–∑—Ä–∞–±–æ—Ç–∫–∏ –¥—Ä–∞–π–≤–µ—Ä–æ–≤ —É—Å—Ç—Ä–æ–π—Å—Ç–≤. –û–Ω –∫–æ–Ω—Ç—Ä–∞—Å—Ç–∏—Ä—É–µ—Ç —Å –±–æ–ª–µ–µ –ø—Ä–æ—Å—Ç—ã–º–∏ –ø—Ä—è–º—ã–º–∏ –º–µ—Ç–æ–¥–∞–º–∏ –í/–í.",
        
        'scenario-conditional-jumps-init' => "üîÑ –ò–Ω—Å—Ç—Ä—É–∫—Ü–∏–∏ —É—Å–ª–æ–≤–Ω–æ–≥–æ –ø–µ—Ä–µ—Ö–æ–¥–∞\n\nüìã –¶–µ–ª—å –æ–±—É—á–µ–Ω–∏—è: –ü–æ–Ω–∏–º–∞–Ω–∏–µ —Ç–æ–≥–æ, –∫–∞–∫ –∫–æ–º–ø—å—é—Ç–µ—Ä—ã —Ä–µ–∞–ª–∏–∑—É—é—Ç –ø—Ä–∏–Ω—è—Ç–∏–µ —Ä–µ—à–µ–Ω–∏–π –∏ —É–ø—Ä–∞–≤–ª–µ–Ω–∏–µ –ø–æ—Ç–æ–∫–æ–º\n\nüéØ –ù–∞—á–∞–ª—å–Ω–æ–µ —Å–æ—Å—Ç–æ—è–Ω–∏–µ:\n‚Ä¢ PC = 0x700, 10-–∏–Ω—Å—Ç—Ä—É–∫—Ü–∏–æ–Ω–Ω–∞—è –ø—Ä–æ–≥—Ä–∞–º–º–∞ —Å –ª–æ–≥–∏–∫–æ–π –≤–µ—Ç–≤–ª–µ–Ω–∏—è\n‚Ä¢ –¢–µ—Å—Ç–æ–≤—ã–µ –¥–∞–Ω–Ω—ã–µ: 0 (–Ω–æ–ª—å) –∏ 5 (–Ω–µ –Ω–æ–ª—å) —Ö—Ä–∞–Ω—è—Ç—Å—è –≤ –ø–∞–º—è—Ç–∏\n‚Ä¢ AC = 0 (–±—É–¥–µ—Ç –∑–∞–≥—Ä—É–∂–µ–Ω —Ç–µ—Å—Ç–æ–≤—ã–º–∏ –∑–Ω–∞—á–µ–Ω–∏—è–º–∏)\n‚Ä¢ –§–ª–∞–≥–∏ —Å–æ—Å—Ç–æ—è–Ω–∏—è –Ω–∞—Å—Ç—Ä–æ–µ–Ω—ã –¥–ª—è –æ—Ç—Å–ª–µ–∂–∏–≤–∞–Ω–∏—è —É—Å–ª–æ–≤–∏–π\n\nüîÑ –ü—Ä–æ—Ü–µ—Å—Å –≤—ã–ø–æ–ª–Ω–µ–Ω–∏—è:\n1. LOAD 0 –≤ AC, –≤—ã–ø–æ–ª–Ω–µ–Ω–∏–µ JUMPZ (—É—Å–ª–æ–≤–∏–µ –∏—Å—Ç–∏–Ω–Ω–æ: AC=0)\n2. –ü–µ—Ä–µ—Ö–æ–¥ –≤—ã–ø–æ–ª–Ω–µ–Ω: PC –ø–µ—Ä–µ—Ö–æ–¥–∏—Ç –∫ 0x705, –æ–±—Ö–æ–¥—è –ø—Ä–æ–º–µ–∂—É—Ç–æ—á–Ω—ã–µ –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏–∏\n3. LOAD 5 –≤ AC, –≤—ã–ø–æ–ª–Ω–µ–Ω–∏–µ JUMPZ (—É—Å–ª–æ–≤–∏–µ –ª–æ–∂–Ω–æ: AC‚â†0)\n4. –ü–æ—Å–ª–µ–¥–æ–≤–∞—Ç–µ–ª—å–Ω–æ–µ –≤—ã–ø–æ–ª–Ω–µ–Ω–∏–µ: PC –ø—Ä–æ–¥–æ–ª–∂–∞–µ—Ç —á–µ—Ä–µ–∑ –æ—Å—Ç–∞–≤—à–∏–µ—Å—è –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏–∏\n5. –û–ø–µ—Ä–∞—Ü–∏—è ADD –æ–±—Ä–∞–±–∞—Ç—ã–≤–∞–µ—Ç –∑–Ω–∞—á–µ–Ω–∏—è\n6. STORE —Å–æ—Ö—Ä–∞–Ω—è–µ—Ç —Ñ–∏–Ω–∞–ª—å–Ω—ã–π —Ä–µ–∑—É–ª—å—Ç–∞—Ç\n\n‚úÖ –ö–æ–Ω–µ—á–Ω–æ–µ —Å–æ—Å—Ç–æ—è–Ω–∏–µ:\n‚Ä¢ –î–µ–º–æ–Ω—Å—Ç—Ä–∏—Ä—É–µ—Ç –æ–±–∞ —Å—Ü–µ–Ω–∞—Ä–∏—è —É—Å–ª–æ–≤–Ω–æ–≥–æ –ø–µ—Ä–µ—Ö–æ–¥–∞ (–≤—ã–ø–æ–ª–Ω–µ–Ω/–Ω–µ –≤—ã–ø–æ–ª–Ω–µ–Ω)\n‚Ä¢ –§–∏–Ω–∞–ª—å–Ω—ã–π —Ä–µ–∑—É–ª—å—Ç–∞—Ç (8) —Å–æ—Ö—Ä–∞–Ω–µ–Ω –≤ –ø–∞–º—è—Ç–∏\n‚Ä¢ –ü—É—Ç—å –≤—ã–ø–æ–ª–Ω–µ–Ω–∏—è PC –ø–æ–∫–∞–∑—ã–≤–∞–µ—Ç –ø–æ–≤–µ–¥–µ–Ω–∏–µ –≤–µ—Ç–≤–ª–µ–Ω–∏—è\n\nüí° –ö–ª—é—á–µ–≤–∞—è –∫–æ–Ω—Ü–µ–ø—Ü–∏—è: –£—Å–ª–æ–≤–Ω—ã–µ –ø–µ—Ä–µ—Ö–æ–¥—ã —Å–æ—Å—Ç–∞–≤–ª—è—é—Ç –æ—Å–Ω–æ–≤—É —Å—Ç—Ä—É–∫—Ç—É—Ä –ª–æ–≥–∏–∫–∏ –ø—Ä–æ–≥—Ä–∞–º–º–∏—Ä–æ–≤–∞–Ω–∏—è –≤–∫–ª—é—á–∞—è –æ–ø–µ—Ä–∞—Ç–æ—Ä—ã if/else, —Ü–∏–∫–ª—ã –∏ –≤—ã–∑–æ–≤—ã —Ñ—É–Ω–∫—Ü–∏–π.",
        
        'scenario-flags-and-jumps-init' => "üö¶ –§–ª–∞–≥–∏ –∏ —É—Å–ª–æ–≤–Ω—ã–µ –ø–µ—Ä–µ—Ö–æ–¥—ã\n\nüìã –¶–µ–ª—å –æ–±—É—á–µ–Ω–∏—è: –ü–æ–Ω–∏–º–∞–Ω–∏–µ —Ç–æ–≥–æ, –∫–∞–∫ —Ä–µ–≥–∏—Å—Ç—Ä —Ñ–ª–∞–≥–æ–≤ —Å–æ—Å—Ç–æ—è–Ω–∏—è (Z, N, V) —Ä–∞–±–æ—Ç–∞–µ—Ç —Å–æ–≤–º–µ—Å—Ç–Ω–æ —Å –∞—Ä–∏—Ñ–º–µ—Ç–∏—á–µ—Å–∫–∏–º–∏ –æ–ø–µ—Ä–∞—Ü–∏—è–º–∏ –∏ —É—Å–ª–æ–≤–Ω—ã–º–∏ –ø–µ—Ä–µ—Ö–æ–¥–∞–º–∏.\n\nüéØ –ù–∞—á–∞–ª—å–Ω–æ–µ —Å–æ—Å—Ç–æ—è–Ω–∏–µ:\n‚Ä¢ PC = 0x700, –ø—Ä–æ–≥—Ä–∞–º–º–∞ —Å –Ω–µ—Å–∫–æ–ª—å–∫–∏–º–∏ —Ç–µ—Å—Ç–∞–º–∏\n‚Ä¢ –†–µ–≥–∏—Å—Ç—Ä —Ñ–ª–∞–≥–æ–≤ —Å–æ—Å—Ç–æ—è–Ω–∏—è —Å–±—Ä–æ—à–µ–Ω (0x0000)\n\nüîÑ –ü—Ä–æ—Ü–µ—Å—Å –≤—ã–ø–æ–ª–Ω–µ–Ω–∏—è:\n1. –¢–µ—Å—Ç —Ñ–ª–∞–≥–∞ –Ω—É–ª—è (Z): –û–ø–µ—Ä–∞—Ü–∏—è ADD –¥–∞–µ—Ç –≤ —Ä–µ–∑—É–ª—å—Ç–∞—Ç–µ –Ω–æ–ª—å, —É—Å—Ç–∞–Ω–∞–≤–ª–∏–≤–∞—è —Ñ–ª–∞–≥ Z.\n2. –ò–Ω—Å—Ç—Ä—É–∫—Ü–∏—è JUMPZ –∑–∞—Ç–µ–º —á–∏—Ç–∞–µ—Ç —Ñ–ª–∞–≥ Z –∏ –∏–∑–º–µ–Ω—è–µ—Ç –ø–æ—Ç–æ–∫ –≤—ã–ø–æ–ª–Ω–µ–Ω–∏—è –ø—Ä–æ–≥—Ä–∞–º–º—ã.\n3. –¢–µ—Å—Ç —Ñ–ª–∞–≥–∞ –æ—Ç—Ä–∏—Ü–∞—Ç–µ–ª—å–Ω–æ–≥–æ —á–∏—Å–ª–∞ (N): –û–ø–µ—Ä–∞—Ü–∏—è ADD –¥–∞–µ—Ç –≤ —Ä–µ–∑—É–ª—å—Ç–∞—Ç–µ –æ—Ç—Ä–∏—Ü–∞—Ç–µ–ª—å–Ω–æ–µ –∑–Ω–∞—á–µ–Ω–∏–µ, —É—Å—Ç–∞–Ω–∞–≤–ª–∏–≤–∞—è —Ñ–ª–∞–≥ N.\n4. –¢–µ—Å—Ç —Ñ–ª–∞–≥–∞ –ø–µ—Ä–µ–ø–æ–ª–Ω–µ–Ω–∏—è (V): –û–ø–µ—Ä–∞—Ü–∏—è ADD —Å –º–∞–∫—Å–∏–º–∞–ª—å–Ω—ã–º –ø–æ–ª–æ–∂–∏—Ç–µ–ª—å–Ω—ã–º —á–∏—Å–ª–æ–º (0x7FFF) –≤—ã–∑—ã–≤–∞–µ—Ç –∑–Ω–∞–∫–æ–≤–æ–µ –ø–µ—Ä–µ–ø–æ–ª–Ω–µ–Ω–∏–µ, —É—Å—Ç–∞–Ω–∞–≤–ª–∏–≤–∞—è —Ñ–ª–∞–≥ V.\n\n‚úÖ –ö–æ–Ω–µ—á–Ω–æ–µ —Å–æ—Å—Ç–æ—è–Ω–∏–µ:\n‚Ä¢ –î–µ–º–æ–Ω—Å—Ç—Ä–∏—Ä—É–µ—Ç, –∫–∞–∫ —Ñ–ª–∞–≥–∏ Z, N –∏ V –∞–≤—Ç–æ–º–∞—Ç–∏—á–µ—Å–∫–∏ —É—Å—Ç–∞–Ω–∞–≤–ª–∏–≤–∞—é—Ç—Å—è –ê–õ–£ –ø–æ—Å–ª–µ –∞—Ä–∏—Ñ–º–µ—Ç–∏—á–µ—Å–∫–æ–π –æ–ø–µ—Ä–∞—Ü–∏–∏.\n‚Ä¢ –ü–æ–∫–∞–∑—ã–≤–∞–µ—Ç –ø—Ä–∞–∫—Ç–∏—á–µ—Å–∫–æ–µ –ø—Ä–∏–º–µ–Ω–µ–Ω–∏–µ —Ñ–ª–∞–≥–∞ Z –¥–ª—è –ø—Ä–∏–Ω—è—Ç–∏—è —Ä–µ—à–µ–Ω–∏–π.\n\nüí° –ö–ª—é—á–µ–≤–∞—è –∫–æ–Ω—Ü–µ–ø—Ü–∏—è: –§–ª–∞–≥–∏ —Å–æ—Å—Ç–æ—è–Ω–∏—è –∫—Ä–∏—Ç–∏—á–µ—Å–∫–∏ –≤–∞–∂–Ω—ã –¥–ª—è —Ä–µ–∞–ª–∏–∑–∞—Ü–∏–∏ –≤—ã—Å–æ–∫–æ—É—Ä–æ–≤–Ω–µ–≤—ã—Ö –∫–æ–Ω—Ü–µ–ø—Ü–∏–π –ø—Ä–æ–≥—Ä–∞–º–º–∏—Ä–æ–≤–∞–Ω–∏—è, —Ç–∞–∫–∏—Ö –∫–∞–∫ –æ–ø–µ—Ä–∞—Ç–æ—Ä—ã if, —Ü–∏–∫–ª—ã –∏ –æ–±—Ä–∞–±–æ—Ç–∫–∞ –æ—à–∏–±–æ–∫ (–Ω–∞–ø—Ä–∏–º–µ—Ä, –æ–±–Ω–∞—Ä—É–∂–µ–Ω–∏–µ –∞—Ä–∏—Ñ–º–µ—Ç–∏—á–µ—Å–∫–∏—Ö –ø–µ—Ä–µ–ø–æ–ª–Ω–µ–Ω–∏–π).",
        
        // Execution explanations
        'io-wait-explanation' => "–¶–ü–£ –Ω–∞—Ö–æ–¥–∏—Ç—Å—è –≤ —Å–æ—Å—Ç–æ—è–Ω–∏–∏ –æ–∂–∏–¥–∞–Ω–∏—è, –ø–æ—Å—Ç–æ—è–Ω–Ω–æ –ø—Ä–æ–≤–µ—Ä—è—è, –∑–∞–≤–µ—Ä—à–∏–ª–æ –ª–∏ —É—Å—Ç—Ä–æ–π—Å—Ç–≤–æ –≤–≤–æ–¥–∞-–≤—ã–≤–æ–¥–∞ —Ä–∞–±–æ—Ç—É. –≠—Ç–æ –Ω–µ—ç—Ñ—Ñ–µ–∫—Ç–∏–≤–Ω–æ, —Ç–∞–∫ –∫–∞–∫ –¶–ü–£ –Ω–µ –º–æ–∂–µ—Ç –≤—ã–ø–æ–ª–Ω—è—Ç—å –¥—Ä—É–≥—É—é —Ä–∞–±–æ—Ç—É. –≠—Ç–æ—Ç –º–µ—Ç–æ–¥ –Ω–∞–∑—ã–≤–∞–µ—Ç—Å—è '–ü—Ä–æ–≥—Ä–∞–º–º–Ω—ã–π –í–≤–æ–¥-–í—ã–≤–æ–¥' –∏ —è–≤–ª—è–µ—Ç—Å—è –ø—Ä–∏—á–∏–Ω–æ–π –∏–∑–æ–±—Ä–µ—Ç–µ–Ω–∏—è –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–π.",
        
        'von-neumann-data-warning' => "–°—á–µ—Ç—á–∏–∫ –∫–æ–º–∞–Ω–¥ —Ç–µ–ø–µ—Ä—å —É–∫–∞–∑—ã–≤–∞–µ—Ç –Ω–∞ —è—á–µ–π–∫—É —Å –î–ê–ù–ù–´–ú–ò ({address}). –ï—Å–ª–∏ –¶–ü–£ –ø–æ–ø—ã—Ç–∞–µ—Ç—Å—è –∏–∑–≤–ª–µ—á—å —ç—Ç–æ, –æ–Ω –∏–Ω—Ç–µ—Ä–ø—Ä–µ—Ç–∏—Ä—É–µ—Ç '{data}' –∫–∞–∫ –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏—é, —á—Ç–æ –ø—Ä–∏–≤–µ–¥–µ—Ç –∫ –æ—à–∏–±–∫–µ. –≠—Ç–æ –ø–æ–¥—á–µ—Ä–∫–∏–≤–∞–µ—Ç –∫–ª—é—á–µ–≤–æ–π –ø—Ä–∏–Ω—Ü–∏–ø –§–æ–Ω –ù–µ–π–º–∞–Ω–∞: –ø–∞–º—è—Ç—å ‚Äî —ç—Ç–æ –ø—Ä–æ—Å—Ç–æ –Ω–∞–±–æ—Ä –±–∏—Ç–æ–≤, –∏ —Ç–æ–ª—å–∫–æ –ª–æ–≥–∏–∫–∞ –ø—Ä–æ–≥—Ä–∞–º–º—ã (–≤ –ª–∏—Ü–µ PC) –ø—Ä–∏–¥–∞–µ—Ç –∏–º –∑–Ω–∞—á–µ–Ω–∏–µ –∫–∞–∫ –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏–∏ –∏–ª–∏ –¥–∞–Ω–Ω—ã–º.",
        
        'instruction-cycle-start' => "–ù–∞—á–∏–Ω–∞–µ—Ç—Å—è —Ü–∏–∫–ª –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏–∏. –¶–ü–£ –¥–æ–ª–∂–µ–Ω –∏–∑–≤–ª–µ—á—å —Å–ª–µ–¥—É—é—â—É—é –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏—é –∏–∑ –ø–∞–º—è—Ç–∏. –°—á–µ—Ç—á–∏–∫ –∫–æ–º–∞–Ω–¥ (PC) —Å–æ–¥–µ—Ä–∂–∏—Ç –∞–¥—Ä–µ—Å —ç—Ç–æ–π –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏–∏. –≠—Ç–æ '—É–∫–∞–∑–∞—Ç–µ–ª—å', –∫–æ—Ç–æ—Ä—ã–π –≥–æ–≤–æ—Ä–∏—Ç –¶–ü–£, —á—Ç–æ –¥–µ–ª–∞—Ç—å –¥–∞–ª—å—à–µ.",
        
        'interrupt-start' => "–û–±–Ω–∞—Ä—É–∂–µ–Ω–æ –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–µ –æ—Ç {interruptName}! –¶–ü–£ –ø—Ä–µ–∫—Ä–∞—â–∞–µ—Ç —Å–≤–æ—é —Ç–µ–∫—É—â—É—é —Ä–∞–±–æ—Ç—É, —á—Ç–æ–±—ã –æ–±—Ä–∞–±–æ—Ç–∞—Ç—å —ç—Ç–æ —Å–æ–±—ã—Ç–∏–µ. –ü–æ—á–µ–º—É? –ü—Ä–µ—Ä—ã–≤–∞–Ω–∏—è –∏–º–µ—é—Ç –±–æ–ª–µ–µ –≤—ã—Å–æ–∫–∏–π –ø—Ä–∏–æ—Ä–∏—Ç–µ—Ç, —á–µ–º –æ–±—ã—á–Ω—ã–π —Ö–æ–¥ –ø—Ä–æ–≥—Ä–∞–º–º—ã, —á—Ç–æ–±—ã –≥–∞—Ä–∞–Ω—Ç–∏—Ä–æ–≤–∞—Ç—å, —á—Ç–æ —á—É–≤—Å—Ç–≤–∏—Ç–µ–ª—å–Ω—ã–µ –∫–æ –≤—Ä–µ–º–µ–Ω–∏ —Å–æ–±—ã—Ç–∏—è (–Ω–∞–ø—Ä–∏–º–µ—Ä, –ø—Ä–∏–±—ã—Ç–∏–µ –¥–∞–Ω–Ω—ã—Ö –∏–∑ —Å–µ—Ç–∏) –Ω–µ –±—É–¥—É—Ç –ø—Ä–æ–ø—É—â–µ–Ω—ã. –¢–µ–∫—É—â–µ–µ –∑–Ω–∞—á–µ–Ω–∏–µ PC ({pc}) –∏ AC ({ac}) —Å–æ—Ö—Ä–∞–Ω—è—é—Ç—Å—è –≤ –∏–∑–≤–µ—Å—Ç–Ω—ã–µ –º–µ—Å—Ç–∞, —á—Ç–æ–±—ã –ø—Ä–æ–≥—Ä–∞–º–º–∞ –º–æ–≥–ª–∞ –≤–æ–∑–æ–±–Ω–æ–≤–∏—Ç—å—Å—è –ø–æ–∑–∂–µ, –Ω–µ —Ç–µ—Ä—è—è —Å–≤–æ–µ–≥–æ —Å–æ—Å—Ç–æ—è–Ω–∏—è.",
        
        'interrupt-start-stack' => "–û–±–Ω–∞—Ä—É–∂–µ–Ω–æ –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–µ –æ—Ç {interruptName}! –¶–ü–£ —Å–æ—Ö—Ä–∞–Ω—è–µ—Ç —Å–≤–æ–π –∫–æ–Ω—Ç–µ–∫—Å—Ç (PC: {pc}, AC: {ac}, —Ñ–ª–∞–≥–∏ –∏ –¥—Ä.), –ø–æ–º–µ—â–∞—è –µ–≥–æ –≤ —Å—Ç–µ–∫ (–ø–æ –∞–¥—Ä–µ—Å—É SP: {sp}). –ò—Å–ø–æ–ª—å–∑–æ–≤–∞–Ω–∏–µ —Å—Ç–µ–∫–∞ –ø–æ–∑–≤–æ–ª—è–µ—Ç –æ–±—Ä–∞–±–∞—Ç—ã–≤–∞—Ç—å –≤–ª–æ–∂–µ–Ω–Ω—ã–µ –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏—è, –∫–æ–≥–¥–∞ –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–µ —Å –≤—ã—Å–æ–∫–∏–º –ø—Ä–∏–æ—Ä–∏—Ç–µ—Ç–æ–º –º–æ–∂–µ—Ç –±–µ–∑–æ–ø–∞—Å–Ω–æ –ø—Ä–∏–æ—Å—Ç–∞–Ω–æ–≤–∏—Ç—å –æ–±—Ä–∞–±–æ—Ç—á–∏–∫ –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏—è —Å –±–æ–ª–µ–µ –Ω–∏–∑–∫–∏–º –ø—Ä–∏–æ—Ä–∏—Ç–µ—Ç–æ–º.",

        'interrupt-jump' => "–í PC –∑–∞–≥—Ä—É–∂–∞–µ—Ç—Å—è –Ω–∞—á–∞–ª—å–Ω—ã–π –∞–¥—Ä–µ—Å –ø–æ–¥–ø—Ä–æ–≥—Ä–∞–º–º—ã –æ–±—Ä–∞–±–æ—Ç–∫–∏ –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏—è (ISR) –¥–ª—è {interruptName}. ISR ‚Äî —ç—Ç–æ —Å–ø–µ—Ü–∏–∞–ª—å–Ω–∞—è –º–∏–Ω–∏-–ø—Ä–æ–≥—Ä–∞–º–º–∞, –µ–¥–∏–Ω—Å—Ç–≤–µ–Ω–Ω–∞—è –∑–∞–¥–∞—á–∞ –∫–æ—Ç–æ—Ä–æ–π ‚Äî –æ–±—Ä–∞–±–æ—Ç–∞—Ç—å –æ–ø—Ä–µ–¥–µ–ª–µ–Ω–Ω–æ–µ —Å–æ–±—ã—Ç–∏–µ. –ü–æ—Å–ª–µ –µ–µ –≤—ã–ø–æ–ª–Ω–µ–Ω–∏—è –¶–ü–£ –≤–µ—Ä–Ω–µ—Ç—Å—è –∫ –∏—Å—Ö–æ–¥–Ω–æ–π –ø—Ä–æ–≥—Ä–∞–º–º–µ.",
        
        'interrupts-disabled' => "–ü—Ä–µ—Ä—ã–≤–∞–Ω–∏—è –≤ –Ω–∞—Å—Ç–æ—è—â–µ–µ –≤—Ä–µ–º—è –æ—Ç–∫–ª—é—á–µ–Ω—ã. –¶–ü–£ –Ω–µ –±—É–¥–µ—Ç –æ—Ç–≤–µ—á–∞—Ç—å –Ω–∞ —Å–∏–≥–Ω–∞–ª—ã –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏—è, –ø–æ–∫–∞ –æ–Ω–∏ –Ω–µ –±—É–¥—É—Ç –ø–æ–≤—Ç–æ—Ä–Ω–æ –≤–∫–ª—é—á–µ–Ω—ã. –≠—Ç–æ —á–∞—Å—Ç–æ –¥–µ–ª–∞–µ—Ç—Å—è –≤–æ –≤—Ä–µ–º—è –∫—Ä–∏—Ç–∏—á–µ—Å–∫–∏—Ö —É—á–∞—Å—Ç–∫–æ–≤ –∫–æ–¥–∞ –¥–ª—è –ø—Ä–µ–¥–æ—Ç–≤—Ä–∞—â–µ–Ω–∏—è –≤–º–µ—à–∞—Ç–µ–ª—å—Å—Ç–≤–∞.",
        
        'fetch-1' => "–®–∞–≥ 1 (–í—ã–±–æ—Ä–∫–∞): –ê–¥—Ä–µ—Å –∏–∑ PC –ø–æ–º–µ—â–∞–µ—Ç—Å—è –Ω–∞ —à–∏–Ω—É –∞–¥—Ä–µ—Å–∞ –∏ –∫–æ–ø–∏—Ä—É–µ—Ç—Å—è –≤ —Ä–µ–≥–∏—Å—Ç—Ä –∞–¥—Ä–µ—Å–∞ –ø–∞–º—è—Ç–∏ (MAR). MAR —è–≤–ª—è–µ—Ç—Å—è '—à–ª—é–∑–æ–º' –¶–ü–£ –∫ –ø–∞–º—è—Ç–∏; –æ–Ω –º–æ–∂–µ—Ç –∑–∞–ø—Ä–∞—à–∏–≤–∞—Ç—å –¥–∞–Ω–Ω—ã–µ —Ç–æ–ª—å–∫–æ —Å –æ–¥–Ω–æ–≥–æ –∞–¥—Ä–µ—Å–∞, –∫–æ—Ç–æ—Ä—ã–π –≤ –¥–∞–Ω–Ω—ã–π –º–æ–º–µ–Ω—Ç –≤ –Ω–µ–º —Ö—Ä–∞–Ω–∏—Ç—Å—è.",
        
        'fetch-2' => "–®–∞–≥ 2 (–í—ã–±–æ—Ä–∫–∞): –¶–ü–£ –ø–æ–¥–∞–µ—Ç —Å–∏–≥–Ω–∞–ª '—á—Ç–µ–Ω–∏–µ' –Ω–∞ —à–∏–Ω—É —É–ø—Ä–∞–≤–ª–µ–Ω–∏—è. –ö–æ–Ω—Ç—Ä–æ–ª–ª–µ—Ä –ø–∞–º—è—Ç–∏ –≤–∏–¥–∏—Ç —ç—Ç–æ, –Ω–∞—Ö–æ–¥–∏—Ç –∞–¥—Ä–µ—Å –∏–∑ MAR –∏ –ø–æ–º–µ—â–∞–µ—Ç —Å–æ–¥–µ—Ä–∂–∏–º–æ–µ —ç—Ç–æ–π —è—á–µ–π–∫–∏ –ø–∞–º—è—Ç–∏ –Ω–∞ —à–∏–Ω—É –¥–∞–Ω–Ω—ã—Ö. –≠—Ç–∏ –¥–∞–Ω–Ω—ã–µ –∑–∞—Ç–µ–º –∫–æ–ø–∏—Ä—É—é—Ç—Å—è –≤ —Ä–µ–≥–∏—Å—Ç—Ä-–±—É—Ñ–µ—Ä –ø–∞–º—è—Ç–∏ (MBR).",
        
        'fetch-3' => "–®–∞–≥ 3 (–í—ã–±–æ—Ä–∫–∞): –ò–Ω—Å—Ç—Ä—É–∫—Ü–∏—è –≤–Ω—É—Ç—Ä–µ–Ω–Ω–µ –ø–µ—Ä–µ–º–µ—â–∞–µ—Ç—Å—è –∏–∑ MBR –≤ —Ä–µ–≥–∏—Å—Ç—Ä –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏–π (IR). MBR ‚Äî —ç—Ç–æ –ø—Ä–æ—Å—Ç–æ –≤—Ä–µ–º–µ–Ω–Ω–∞—è –æ–±–ª–∞—Å—Ç—å —Ö—Ä–∞–Ω–µ–Ω–∏—è. IR —É–¥–µ—Ä–∂–∏–≤–∞–µ—Ç –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏—é –≤–æ –≤—Ä–µ–º—è –µ–µ –¥–µ–∫–æ–¥–∏—Ä–æ–≤–∞–Ω–∏—è. PC —Ç–∞–∫–∂–µ —É–≤–µ–ª–∏—á–∏–≤–∞–µ—Ç—Å—è, —á—Ç–æ–±—ã —É–∫–∞–∑—ã–≤–∞—Ç—å –Ω–∞ —Å–ª–µ–¥—É—é—â—É—é –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏—é, –∑–∞—Ä–∞–Ω–µ–µ –≥–æ—Ç–æ–≤—è—Å—å –∫ —Å–ª–µ–¥—É—é—â–µ–º—É —Ü–∏–∫–ª—É.",
        
        'decode' => "–£—Å—Ç—Ä–æ–π—Å—Ç–≤–æ —É–ø—Ä–∞–≤–ª–µ–Ω–∏—è (–£–£) –¥–µ–∫–æ–¥–∏—Ä—É–µ—Ç –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏—é {instruction} –≤ IR. –û–Ω–æ –æ–ø—Ä–µ–¥–µ–ª—è–µ—Ç –æ–ø–µ—Ä–∞—Ü–∏—é –∫–∞–∫ '{instructionName}' (–ö–æ–¥ –æ–ø–µ—Ä–∞—Ü–∏–∏: {opcode}). –û—Å—Ç–∞–≤—à–∏–µ—Å—è –±–∏—Ç—ã —É–∫–∞–∑—ã–≤–∞—é—Ç –Ω–∞ –∞–¥—Ä–µ—Å: {address}.",
        
        'halted' => "–ò–Ω—Å—Ç—Ä—É–∫—Ü–∏—è HALT. –ü—Ä–æ–≥—Ä–∞–º–º–∞ –∑–∞–≤–µ—Ä—à–∏–ª–∞ —Å–≤–æ–µ –≤—ã–ø–æ–ª–Ω–µ–Ω–∏–µ. –¶–ü–£ –ø—Ä–µ–∫—Ä–∞—Ç–∏—Ç –≤—ã–±–æ—Ä–∫—É –Ω–æ–≤—ã—Ö –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏–π.",
        'halted-waiting' => "HALT: –ü—Ä–æ—Ü–µ—Å—Å–æ—Ä –æ—Å—Ç–∞–Ω–æ–≤–ª–µ–Ω, –Ω–æ –≤—Å–µ –µ—â–µ –æ–∂–∏–¥–∞–µ—Ç –∑–∞–≤–µ—Ä—à–µ–Ω–∏—è –∞–∫—Ç–∏–≤–Ω—ã—Ö –æ–ø–µ—Ä–∞—Ü–∏–π –í/–í –∏–ª–∏ –æ–±—Ä–∞–±–æ—Ç–∫–∏ –æ–∂–∏–¥–∞—é—â–∏—Ö –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–π.",

        'error-opcode' => "–ù–µ–∏–∑–≤–µ—Å—Ç–Ω—ã–π –∫–æ–¥ –æ–ø–µ—Ä–∞—Ü–∏–∏: {opcode}. –£—Å—Ç—Ä–æ–π—Å—Ç–≤–æ —É–ø—Ä–∞–≤–ª–µ–Ω–∏—è –Ω–µ —Ä–∞—Å–ø–æ–∑–Ω–∞–µ—Ç —ç—Ç–æ—Ç –ø–∞—Ç—Ç–µ—Ä–Ω –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏–∏, —á—Ç–æ –ø—Ä–∏–≤–æ–¥–∏—Ç –∫ —Å–±–æ—é –ø—Ä–æ–≥—Ä–∞–º–º—ã –∏–ª–∏ –æ—à–∏–±–∫–µ.",
        
        // LOAD instruction
        'load-1' => "–í–´–ü–û–õ–ù–ï–ù–ò–ï (LOAD): –ê–¥—Ä–µ—Å–Ω–∞—è —á–∞—Å—Ç—å –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏–∏ ({address}) –ø–µ—Ä–µ–º–µ—â–∞–µ—Ç—Å—è –≤ MAR. –≠—Ç–æ —à–∞–≥ '–í—ã—á–∏—Å–ª–µ–Ω–∏–µ –∞–¥—Ä–µ—Å–∞ –æ–ø–µ—Ä–∞–Ω–¥–∞'. –¶–ü–£ –Ω–µ–æ–±—Ö–æ–¥–∏–º–æ –ø–æ–¥–≥–æ—Ç–æ–≤–∏—Ç—å—Å—è –∫ –≤—ã–±–æ—Ä–∫–µ –¥–∞–Ω–Ω—ã—Ö, –Ω–µ–æ–±—Ö–æ–¥–∏–º—ã—Ö –¥–ª—è –æ–ø–µ—Ä–∞—Ü–∏–∏.",
        'load-2' => "–í–´–ü–û–õ–ù–ï–ù–ò–ï (LOAD): –¶–ü–£ –∑–∞–ø—Ä–∞—à–∏–≤–∞–µ—Ç —á—Ç–µ–Ω–∏–µ –∏–∑ –∞–¥—Ä–µ—Å–∞ –ø–∞–º—è—Ç–∏ –≤ MAR. –î–∞–Ω–Ω—ã–µ –∏–∑–≤–ª–µ–∫–∞—é—Ç—Å—è –∏–∑ –ø–∞–º—è—Ç–∏ –≤ MBR. –≠—Ç–æ —à–∞–≥ '–í—ã–±–æ—Ä–∫–∞ –æ–ø–µ—Ä–∞–Ω–¥–∞'.",
        'load-3' => "–í–´–ü–û–õ–ù–ï–ù–ò–ï (LOAD): –î–∞–Ω–Ω—ã–µ –ø–µ—Ä–µ–¥–∞—é—Ç—Å—è –≤–Ω—É—Ç—Ä–µ–Ω–Ω–µ –∏–∑ MBR –≤ –∞–∫–∫—É–º—É–ª—è—Ç–æ—Ä (AC). –ò–Ω—Å—Ç—Ä—É–∫—Ü–∏—è —Ç–µ–ø–µ—Ä—å –∑–∞–≤–µ—Ä—à–µ–Ω–∞. –¶–µ–ª—å —Å–æ—Å—Ç–æ—è–ª–∞ –≤ —Ç–æ–º, —á—Ç–æ–±—ã –∑–∞–≥—Ä—É–∑–∏—Ç—å –∑–Ω–∞—á–µ–Ω–∏–µ –∏–∑ –ø–∞–º—è—Ç–∏ –≤ —Ä–µ–≥–∏—Å—Ç—Ä –¶–ü–£ –¥–ª—è –¥–∞–ª—å–Ω–µ–π—à–µ–π —Ä–∞–±–æ—Ç—ã —Å –Ω–∏–º.",
        
        // ADD instruction
        'add-1' => "–í–´–ü–û–õ–ù–ï–ù–ò–ï (ADD): –ê–¥—Ä–µ—Å–Ω–∞—è —á–∞—Å—Ç—å –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏–∏ ({address}) –ø–µ—Ä–µ–º–µ—â–∞–µ—Ç—Å—è –≤ MAR. –¶–ü–£ –Ω–µ–æ–±—Ö–æ–¥–∏–º–æ –∏–∑–≤–ª–µ—á—å –≤—Ç–æ—Ä–æ–µ —á–∏—Å–ª–æ –¥–ª—è —Å–ª–æ–∂–µ–Ω–∏—è.",
        'add-2' => "–í–´–ü–û–õ–ù–ï–ù–ò–ï (ADD): –î–∞–Ω–Ω—ã–µ –ø–æ —É–∫–∞–∑–∞–Ω–Ω–æ–º—É –∞–¥—Ä–µ—Å—É –∏–∑–≤–ª–µ–∫–∞—é—Ç—Å—è –∏–∑ –ø–∞–º—è—Ç–∏ –≤ MBR.",
        'add-3' => "–í–´–ü–û–õ–ù–ï–ù–ò–ï (ADD): –ê—Ä–∏—Ñ–º–µ—Ç–∏–∫–æ-–ª–æ–≥–∏—á–µ—Å–∫–æ–µ —É—Å—Ç—Ä–æ–π—Å—Ç–≤–æ (–ê–õ–£) –≤—ã–ø–æ–ª–Ω—è–µ—Ç —Å–ª–æ–∂–µ–Ω–∏–µ. –û–Ω–æ –±–µ—Ä–µ—Ç —Ç–µ–∫—É—â–µ–µ –∑–Ω–∞—á–µ–Ω–∏–µ –∏–∑ –∞–∫–∫—É–º—É–ª—è—Ç–æ—Ä–∞ (AC) –∏ –∑–Ω–∞—á–µ–Ω–∏–µ –∏–∑ MBR, —Å–∫–ª–∞–¥—ã–≤–∞–µ—Ç –∏—Ö –∏ —Å–æ—Ö—Ä–∞–Ω—è–µ—Ç —Ä–µ–∑—É–ª—å—Ç–∞—Ç –æ–±—Ä–∞—Ç–Ω–æ –≤ AC. –¶–ü–£ —Ç–∞–∫–∂–µ –æ–±–Ω–æ–≤–ª—è–µ—Ç —Ä–µ–≥–∏—Å—Ç—Ä —Ñ–ª–∞–≥–æ–≤ —Å–æ—Å—Ç–æ—è–Ω–∏—è, —á—Ç–æ–±—ã –æ—Ç—Ä–∞–∑–∏—Ç—å —Ä–µ–∑—É–ª—å—Ç–∞—Ç: —Ñ–ª–∞–≥ –Ω—É–ª—è (Z) —É—Å—Ç–∞–Ω–∞–≤–ª–∏–≤–∞–µ—Ç—Å—è, –µ—Å–ª–∏ —Ä–µ–∑—É–ª—å—Ç–∞—Ç —Ä–∞–≤–µ–Ω 0, —Ñ–ª–∞–≥ –æ—Ç—Ä–∏—Ü–∞—Ç–µ–ª—å–Ω–æ—Å—Ç–∏ (N), –µ—Å–ª–∏ —Ä–µ–∑—É–ª—å—Ç–∞—Ç –æ—Ç—Ä–∏—Ü–∞—Ç–µ–ª—å–Ω—ã–π, –∏ —Ñ–ª–∞–≥ –ø–µ—Ä–µ–ø–æ–ª–Ω–µ–Ω–∏—è (V), –µ—Å–ª–∏ —Å–ª–æ–∂–µ–Ω–∏–µ –≤—ã–∑–≤–∞–ª–æ –ø–µ—Ä–µ–ø–æ–ª–Ω–µ–Ω–∏–µ. –≠—Ç–∏ —Ñ–ª–∞–≥–∏ –Ω–µ–æ–±—Ö–æ–¥–∏–º—ã –¥–ª—è —É—Å–ª–æ–≤–Ω—ã—Ö –æ–ø–µ—Ä–∞—Ü–∏–π –∏ –æ–±–Ω–∞—Ä—É–∂–µ–Ω–∏—è –æ—à–∏–±–æ–∫.",
        
        // STORE instruction
        'store-1' => "–í–´–ü–û–õ–ù–ï–ù–ò–ï (STORE): –¶–µ–ª–µ–≤–æ–π –∞–¥—Ä–µ—Å –ø–∞–º—è—Ç–∏ ({address}) –æ—Ç–ø—Ä–∞–≤–ª—è–µ—Ç—Å—è –≤ MAR, –∞ –¥–∞–Ω–Ω—ã–µ –∏–∑ AC ‚Äî –≤ MBR. –¶–ü–£ –≥–æ—Ç–æ–≤–∏—Ç—Å—è –∫ –∑–∞–ø–∏—Å–∏ –¥–∞–Ω–Ω—ã—Ö *–≤* –ø–∞–º—è—Ç—å.",
        'store-2' => "–í–´–ü–û–õ–ù–ï–ù–ò–ï (STORE): –¶–ü–£ –ø–æ–¥–∞–µ—Ç —Å–∏–≥–Ω–∞–ª '–∑–∞–ø–∏—Å—å' –Ω–∞ —à–∏–Ω—É —É–ø—Ä–∞–≤–ª–µ–Ω–∏—è. –ö–æ–Ω—Ç—Ä–æ–ª–ª–µ—Ä –ø–∞–º—è—Ç–∏ –±–µ—Ä–µ—Ç –¥–∞–Ω–Ω—ã–µ –∏–∑ MBR –∏ —Å–æ—Ö—Ä–∞–Ω—è–µ—Ç –∏—Ö –≤ —è—á–µ–π–∫—É –ø–∞–º—è—Ç–∏, —É–∫–∞–∑–∞–Ω–Ω—É—é –≤ MAR. –ò–Ω—Å—Ç—Ä—É–∫—Ü–∏—è –∑–∞–≤–µ—Ä—à–µ–Ω–∞.",
        
        // JUMP instructions
        'jump-1' => "–í–´–ü–û–õ–ù–ï–ù–ò–ï (JUMP): –ë–µ–∑—É—Å–ª–æ–≤–Ω—ã–π –ø–µ—Ä–µ—Ö–æ–¥ –Ω–∞ –∞–¥—Ä–µ—Å {address}. –°—á–µ—Ç—á–∏–∫ –∫–æ–º–∞–Ω–¥ –Ω–∞–ø—Ä—è–º—É—é —É—Å—Ç–∞–Ω–∞–≤–ª–∏–≤–∞–µ—Ç—Å—è –Ω–∞ —Ü–µ–ª–µ–≤–æ–π –∞–¥—Ä–µ—Å, –∏–∑–º–µ–Ω—è—è –ø–æ—Å–ª–µ–¥–æ–≤–∞—Ç–µ–ª—å–Ω–æ—Å—Ç—å –≤—ã–ø–æ–ª–Ω–µ–Ω–∏—è.",
        'jump-conditional-1' => "–í–´–ü–û–õ–ù–ï–ù–ò–ï (JUMP IF ZERO): –ü—Ä–æ–≤–µ—Ä–∫–∞ —Ñ–ª–∞–≥–∞ –Ω—É–ª—è (Z). –¢–µ–∫—É—â–µ–µ –∑–Ω–∞—á–µ–Ω–∏–µ AC: {acValue}. –§–ª–∞–≥–∏ —Å–æ—Å—Ç–æ—è–Ω–∏—è: {condition}",
        'jump-conditional-2' => "–í–´–ü–û–õ–ù–ï–ù–ò–ï (JUMP IF ZERO): {jumpTaken}. {explanation}",
        
        // I/O Instructions
        'load-ioar' => "–í–´–ü–û–õ–ù–ï–ù–ò–ï (LOAD I/OAR): –ê–¥—Ä–µ—Å–Ω–∞—è —á–∞—Å—Ç—å –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏–∏, –ø—Ä–µ–¥—Å—Ç–∞–≤–ª—è—é—â–∞—è –∫–æ–Ω–∫—Ä–µ—Ç–Ω–æ–µ —É—Å—Ç—Ä–æ–π—Å—Ç–≤–æ –≤–≤–æ–¥–∞-–≤—ã–≤–æ–¥–∞, –∑–∞–≥—Ä—É–∂–∞–µ—Ç—Å—è –≤ —Ä–µ–≥–∏—Å—Ç—Ä –∞–¥—Ä–µ—Å–∞ –≤–≤–æ–¥–∞-–≤—ã–≤–æ–¥–∞. –≠—Ç–æ —Å–æ–æ–±—â–∞–µ—Ç –º–æ–¥—É–ª—é –í/–í, —Å –∫–∞–∫–∏–º —É—Å—Ç—Ä–æ–π—Å—Ç–≤–æ–º –¶–ü–£ —Ö–æ—á–µ—Ç –æ–±—â–∞—Ç—å—Å—è.",
        'move-ac-iobr' => "–í–´–ü–û–õ–ù–ï–ù–ò–ï (MOVE AC->IOBR): –î–∞–Ω–Ω—ã–µ –ø–µ—Ä–µ–º–µ—â–∞—é—Ç—Å—è –∏–∑ –∞–∫–∫—É–º—É–ª—è—Ç–æ—Ä–∞ –≤ –±—É—Ñ–µ—Ä–Ω—ã–π —Ä–µ–≥–∏—Å—Ç—Ä –≤–≤–æ–¥–∞-–≤—ã–≤–æ–¥–∞. –≠—Ç–∏ –¥–∞–Ω–Ω—ã–µ –±—É–¥—É—Ç –æ—Ç–ø—Ä–∞–≤–ª–µ–Ω—ã –Ω–∞ —É—Å—Ç—Ä–æ–π—Å—Ç–≤–æ –í/–í.",
        'start-io' => "–í–´–ü–û–õ–ù–ï–ù–ò–ï (START I/O): –ò–Ω–∏—Ü–∏–∏—Ä—É–µ—Ç—Å—è –æ–ø–µ—Ä–∞—Ü–∏—è –≤–≤–æ–¥–∞-–≤—ã–≤–æ–¥–∞. –ö–æ–º–∞–Ω–¥–∞ –æ—Ç–ø—Ä–∞–≤–ª—è–µ—Ç—Å—è —á–µ—Ä–µ–∑ —à–∏–Ω—É —É–ø—Ä–∞–≤–ª–µ–Ω–∏—è –≤ –º–æ–¥—É–ª—å –í/–í. –ó–∞—Ç–µ–º –º–æ–¥—É–ª—å –∏—Å–ø–æ–ª—å–∑—É–µ—Ç –∞–¥—Ä–µ—Å —É—Å—Ç—Ä–æ–π—Å—Ç–≤–∞ –∏–∑ I/OAR –∏ –¥–∞–Ω–Ω—ã–µ –∏–∑ I/OBR –¥–ª—è –≤—ã–ø–æ–ª–Ω–µ–Ω–∏—è –æ–ø–µ—Ä–∞—Ü–∏–∏.",
        'start-io-fail' => "START I/O: –£—Å—Ç—Ä–æ–π—Å—Ç–≤–æ –∑–∞–Ω—è—Ç–æ –∏–ª–∏ –Ω–µ–∏–∑–≤–µ—Å—Ç–Ω–æ. –ú–æ–¥—É–ª—å –í/–í –Ω–µ –º–æ–∂–µ—Ç –Ω–∞—á–∞—Ç—å –Ω–æ–≤—É—é –æ–ø–µ—Ä–∞—Ü–∏—é, –ø–æ–∫–∞ –Ω–µ –∑–∞–≤–µ—Ä—à–µ–Ω–∞ —Ç–µ–∫—É—â–∞—è.",
        'io-write' => "–ó–ê–ü–ò–°–¨ –í/–í: –ö–æ–º–∞–Ω–¥–∞ –æ—Ç–ø—Ä–∞–≤–ª—è–µ—Ç—Å—è –≤ –º–æ–¥—É–ª—å –í/–í –¥–ª—è {deviceName} –¥–ª—è –Ω–∞—á–∞–ª–∞ –æ–ø–µ—Ä–∞—Ü–∏–∏. –≠—Ç–æ –ø—Ä—è–º–æ–π –º–µ—Ç–æ–¥ –í/–í, –ø—Ä–∏ –∫–æ—Ç–æ—Ä–æ–º —É—Å—Ç—Ä–æ–π—Å—Ç–≤–æ —É–∫–∞–∑—ã–≤–∞–µ—Ç—Å—è –≤ —Å–∞–º–æ–π –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏–∏ (–±–µ–∑ –∏—Å–ø–æ–ª—å–∑–æ–≤–∞–Ω–∏—è I/OAR/IOBR). –° –≤–∫–ª—é—á–µ–Ω–Ω—ã–º–∏ –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏—è–º–∏ –¶–ü–£ –º–æ–∂–µ—Ç –ø—Ä–æ–¥–æ–ª–∂–∞—Ç—å –≤—ã–ø–æ–ª–Ω–µ–Ω–∏–µ –ø—Ä–æ–≥—Ä–∞–º–º—ã, –ø–æ–∫–∞ —É—Å—Ç—Ä–æ–π—Å—Ç–≤–æ —Ä–∞–±–æ—Ç–∞–µ—Ç –ø–∞—Ä–∞–ª–ª–µ–ª—å–Ω–æ.",
        'io-write-fail' => "–ó–ê–ü–ò–°–¨ –í/–í: –£—Å—Ç—Ä–æ–π—Å—Ç–≤–æ –∑–∞–Ω—è—Ç–æ –∏–ª–∏ –Ω–µ–∏–∑–≤–µ—Å—Ç–Ω–æ.",
        
        // Interrupt instructions
        'disable-interrupts' => "–í–´–ü–û–õ–ù–ï–ù–ò–ï (–û–¢–ö–õ–Æ–ß–ò–¢–¨ –ü–†–ï–†–´–í–ê–ù–ò–Ø): –§–ª–∞–≥ –º–∞—Å–∫–∏ –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–π —É—Å—Ç–∞–Ω–æ–≤–ª–µ–Ω, –ø—Ä–µ–¥–æ—Ç–≤—Ä–∞—â–∞—è –æ—Ç–≤–µ—Ç –¶–ü–£ –Ω–∞ —Å–∏–≥–Ω–∞–ª—ã –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏—è. –≠—Ç–æ –æ–±—ã—á–Ω–æ –¥–µ–ª–∞–µ—Ç—Å—è –≤–æ –≤—Ä–µ–º—è –∫—Ä–∏—Ç–∏—á–µ—Å–∫–∏—Ö —É—á–∞—Å—Ç–∫–æ–≤ –∫–æ–¥–∞.",
        'enable-interrupts' => "–í–´–ü–û–õ–ù–ï–ù–ò–ï (–í–ö–õ–Æ–ß–ò–¢–¨ –ü–†–ï–†–´–í–ê–ù–ò–Ø): –§–ª–∞–≥ –º–∞—Å–∫–∏ –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–π —Å–±—Ä–æ—à–µ–Ω, –ø–æ–∑–≤–æ–ª—è—è –¶–ü–£ —Å–Ω–æ–≤–∞ –æ—Ç–≤–µ—á–∞—Ç—å –Ω–∞ —Å–∏–≥–Ω–∞–ª—ã –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏—è.",
        'iret' => "IRET (–í–æ–∑–≤—Ä–∞—Ç –∏–∑ –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏—è): ISR –∑–∞–≤–µ—Ä—à–µ–Ω–∞. –°–æ—Ö—Ä–∞–Ω–µ–Ω–Ω—ã–µ –∑–Ω–∞—á–µ–Ω–∏—è —Å—á–µ—Ç—á–∏–∫–∞ –∫–æ–º–∞–Ω–¥ –∏ AC –≤–æ—Å—Å—Ç–∞–Ω–∞–≤–ª–∏–≤–∞—é—Ç—Å—è –∏–∑ —è—á–µ–µ–∫ –ø–∞–º—è—Ç–∏ 0xFF –∏ 0xFE. –≠—Ç–æ –≥–∞—Ä–∞–Ω—Ç–∏—Ä—É–µ—Ç, —á—Ç–æ –∏—Å—Ö–æ–¥–Ω–∞—è –ø—Ä–æ–≥—Ä–∞–º–º–∞ –º–æ–∂–µ—Ç –ø—Ä–æ–¥–æ–ª–∂–∏—Ç—å —Ä–∞–±–æ—Ç—É —Ç–æ—á–Ω–æ —Å —Ç–æ–≥–æ –º–µ—Å—Ç–∞, –≥–¥–µ –æ–Ω–∞ –±—ã–ª–∞ –ø—Ä–µ—Ä–≤–∞–Ω–∞, –∫–∞–∫ –±—É–¥—Ç–æ –Ω–∏—á–µ–≥–æ –Ω–µ –ø—Ä–æ–∏–∑–æ—à–ª–æ.",
        
        'iret-stack' => "IRET (–í–æ–∑–≤—Ä–∞—Ç –∏–∑ –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏—è): ISR –∑–∞–≤–µ—Ä—à–µ–Ω–∞. –¶–ü–£ –≤–æ—Å—Å—Ç–∞–Ω–∞–≤–ª–∏–≤–∞–µ—Ç —Å–≤–æ–π –∫–æ–Ω—Ç–µ–∫—Å—Ç, –∏–∑–≤–ª–µ–∫–∞—è —Å–æ—Ö—Ä–∞–Ω–µ–Ω–Ω—ã–µ –∑–Ω–∞—á–µ–Ω–∏—è (—Ñ–ª–∞–≥–∏, AC, PC) –∏–∑ —Å—Ç–µ–∫–∞. –£–∫–∞–∑–∞—Ç–µ–ª—å —Å—Ç–µ–∫–∞ –æ–±–Ω–æ–≤–ª—è–µ—Ç—Å—è, –∏ –∏—Å—Ö–æ–¥–Ω–∞—è –ø—Ä–æ–≥—Ä–∞–º–º–∞ –≤–æ–∑–æ–±–Ω–æ–≤–ª—è–µ—Ç—Å—è —Ç–æ—á–Ω–æ —Å —Ç–æ–≥–æ –º–µ—Å—Ç–∞, –≥–¥–µ –±—ã–ª–∞ –ø—Ä–µ—Ä–≤–∞–Ω–∞.",
        
        // DMA
        'dma-init' => "DMA: –¶–ü–£ –≤—ã–¥–∞–µ—Ç –∫–æ–º–∞–Ω–¥—É –∫–æ–Ω—Ç—Ä–æ–ª–ª–µ—Ä—É DMA. –≠—Ç–∞ –∫–æ–º–∞–Ω–¥–∞ —è–≤–ª—è–µ—Ç—Å—è '–∑–∞–ø—Ä–æ—Å–æ–º', –∫–æ—Ç–æ—Ä—ã–π –ø–æ —Å—É—Ç–∏ –≥–ª–∞—Å–∏—Ç: '–ü–æ–∂–∞–ª—É–π—Å—Ç–∞, –ø–µ—Ä–µ–¥–∞–π {count} —Å–ª–æ–≤ –¥–∞–Ω–Ω—ã—Ö —Å {device} –≤ –ø–∞–º—è—Ç—å, –Ω–∞—á–∏–Ω–∞—è —Å –∞–¥—Ä–µ—Å–∞ {address}'. –¢–µ–ø–µ—Ä—å –¶–ü–£ –ø–æ–ª–Ω–æ—Å—Ç—å—é —Å–≤–æ–±–æ–¥–µ–Ω –¥–ª—è –ø–∞—Ä–∞–ª–ª–µ–ª—å–Ω–æ–≥–æ –≤—ã–ø–æ–ª–Ω–µ–Ω–∏—è –¥—Ä—É–≥–∏—Ö –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏–π, —á—Ç–æ —è–≤–ª—è–µ—Ç—Å—è –æ–≥—Ä–æ–º–Ω—ã–º –≤—ã–∏–≥—Ä—ã—à–µ–º –≤ –ø—Ä–æ–∏–∑–≤–æ–¥–∏—Ç–µ–ª—å–Ω–æ—Å—Ç–∏.",
        'dma-fail' => "DMA: –ù–µ–∏–∑–≤–µ—Å—Ç–Ω–æ–µ —É—Å—Ç—Ä–æ–π—Å—Ç–≤–æ –¥–ª—è DMA.",
        'dma-active' => "DMA –∞–∫—Ç–∏–≤–µ–Ω ('–ö—Ä–∞–∂–∞ —Ü–∏–∫–ª–æ–≤'): –ö–æ–Ω—Ç—Ä–æ–ª–ª–µ—Ä DMA –ø–µ—Ä–µ–¥–∞–µ—Ç –¥–∞–Ω–Ω—ã–µ. –ù–∞ –∫–∞–∂–¥–æ–º —à–∞–≥–µ –æ–Ω '–∫—Ä–∞–¥–µ—Ç' –æ–¥–∏–Ω —Ü–∏–∫–ª —à–∏–Ω—ã –¥–ª—è –ø–µ—Ä–µ–º–µ—â–µ–Ω–∏—è –æ–¥–Ω–æ–≥–æ —Å–ª–æ–≤–∞. –¶–ü–£ –º–æ–∂–µ—Ç –ø—Ä–æ–¥–æ–ª–∂–∞—Ç—å –≤—ã–ø–æ–ª–Ω—è—Ç—å –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏–∏, –Ω–æ –¥–æ—Å—Ç—É–ø –∫ –ø–∞–º—è—Ç–∏ —Ä–∞–∑–¥–µ–ª—è–µ—Ç—Å—è, —á—Ç–æ –Ω–µ–º–Ω–æ–≥–æ –∑–∞–º–µ–¥–ª—è–µ—Ç –æ–±–∞ –ø—Ä–æ—Ü–µ—Å—Å–∞. –≠—Ç–æ –Ω–∞–º–Ω–æ–≥–æ —ç—Ñ—Ñ–µ–∫—Ç–∏–≤–Ω–µ–µ, —á–µ–º –æ—Å—Ç–∞–Ω–∞–≤–ª–∏–≤–∞—Ç—å –¶–ü–£.",
        'dma-complete' => "–ü–µ—Ä–µ–¥–∞—á–∞ DMA –∑–∞–≤–µ—Ä—à–µ–Ω–∞! –ö–æ–Ω—Ç—Ä–æ–ª–ª–µ—Ä DMA –æ—Ç–ø—Ä–∞–≤–ª—è–µ—Ç –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–µ –¶–ü–£, —á—Ç–æ–±—ã —Å–æ–æ–±—â–∏—Ç—å, —á—Ç–æ –≤–µ—Å—å –±–ª–æ–∫ –¥–∞–Ω–Ω—ã—Ö –±—ã–ª –ø–µ—Ä–µ–¥–∞–Ω.",
        
        // I/O completion
        'io-complete-interrupt' => "–í/–í –Ω–∞ {deviceName} –∑–∞–≤–µ—Ä—à–µ–Ω–æ! –£—Å—Ç—Ä–æ–π—Å—Ç–≤–æ –æ—Ç–ø—Ä–∞–≤–ª—è–µ—Ç —Å–∏–≥–Ω–∞–ª –¶–ü–£, —á—Ç–æ–±—ã —Å–æ–æ–±—â–∏—Ç—å –æ –∑–∞–≤–µ—Ä—à–µ–Ω–∏–∏. –¢–µ–ø–µ—Ä—å –æ–∂–∏–¥–∞–µ—Ç—Å—è –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–µ.",
        
        // Jump explanations
        'jump-taken' => "–ü–µ—Ä–µ—Ö–æ–¥ –≤—ã–ø–æ–ª–Ω–µ–Ω - PC —É—Å—Ç–∞–Ω–æ–≤–ª–µ–Ω –Ω–∞ {address}",
        'jump-not-taken' => "–ü–µ—Ä–µ—Ö–æ–¥ –Ω–µ –≤—ã–ø–æ–ª–Ω–µ–Ω - PC –æ—Å—Ç–∞–µ—Ç—Å—è –ø–æ—Å–ª–µ–¥–æ–≤–∞—Ç–µ–ª—å–Ω—ã–º",
        'jump-condition-met' => "–£—Å–ª–æ–≤–∏–µ –≤—ã–ø–æ–ª–Ω–µ–Ω–æ (AC = 0)",
        'jump-condition-not-met' => "–£—Å–ª–æ–≤–∏–µ –Ω–µ –≤—ã–ø–æ–ª–Ω–µ–Ω–æ (AC ‚â† 0)",
        'jump-condition-met-z' => "–£—Å–ª–æ–≤–∏–µ –≤—ã–ø–æ–ª–Ω–µ–Ω–æ (Z —Ñ–ª–∞–≥ —Ä–∞–≤–µ–Ω 1)",
        'jump-condition-not-met-z' => "–£—Å–ª–æ–≤–∏–µ –Ω–µ –≤—ã–ø–æ–ª–Ω–µ–Ω–æ (Z —Ñ–ª–∞–≥ —Ä–∞–≤–µ–Ω 0)",
        
        // Interface elements
        'printer' => '–ü—Ä–∏–Ω—Ç–µ—Ä',
        'disk' => '–î–∏—Å–∫',
        'network' => '–°–µ—Ç—å', 
        'main-memory' => '–û—Å–Ω–æ–≤–Ω–∞—è –ø–∞–º—è—Ç—å',
        'next-step' => '–°–ª–µ–¥—É—é—â–∏–π —à–∞–≥',
        'reset-simulation' => '–°–±—Ä–æ—Å —Å–∏–º—É–ª—è—Ü–∏–∏',
        'instruction-list' => '–°–ø–∏—Å–æ–∫ –∫–æ–º–∞–Ω–¥',
        'control' => '–£–ø—Ä–∞–≤–ª–µ–Ω–∏–µ',
        'management' => '–£–ø—Ä–∞–≤–ª–µ–Ω–∏–µ',
        'close' => '–ó–∞–∫—Ä—ã—Ç—å',
        'instruction-set' => '–ù–∞–±–æ—Ä –∫–æ–º–∞–Ω–¥ –ø—Ä–æ—Ü–µ—Å—Å–æ—Ä–∞',
        'opcode-hex' => 'Opcode (Hex)',
        'instruction' => '–ò–Ω—Å—Ç—Ä—É–∫—Ü–∏—è',
        'description' => '–û–ø–∏—Å–∞–Ω–∏–µ',
        'explanation' => '–û–±—ä—è—Å–Ω–µ–Ω–∏–µ',
        'io-devices' => '–£—Å—Ç—Ä–æ–π—Å—Ç–≤–∞ I/O',
        'dma-controller' => '–ö–æ–Ω—Ç—Ä–æ–ª–ª–µ—Ä DMA',
        'memory-address' => '–ê–¥—Ä–µ—Å –ø–∞–º—è—Ç–∏',
        'data-counter' => '–°—á–µ—Ç—á–∏–∫ –¥–∞–Ω–Ω—ã—Ö',
        'status' => '–°—Ç–∞—Ç—É—Å',
        'scenario-0' => '–°—Ü–µ–Ω–∞—Ä–∏–π 0: –ö–æ–Ω—Ü–µ–ø—Ü–∏—è –§–æ–Ω –ù–µ–π–º–∞–Ω–∞',
        'scenario-1' => '–°—Ü–µ–Ω–∞—Ä–∏–π 1: –ü—Ä–æ—Å—Ç–æ–µ —Å–ª–æ–∂–µ–Ω–∏–µ',
        'scenario-2' => '–°—Ü–µ–Ω–∞—Ä–∏–π 2: –û–∂–∏–¥–∞–Ω–∏–µ I/O (–±–µ–∑ –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–π)',
        'scenario-3' => '–°—Ü–µ–Ω–∞—Ä–∏–π 3: I/O —Å –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏—è–º–∏',
        'scenario-4' => '–°—Ü–µ–Ω–∞—Ä–∏–π 4: –ü—Ä–∏–æ—Ä–∏—Ç–µ—Ç–Ω—ã–µ –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏—è',
        'scenario-5' => '–°—Ü–µ–Ω–∞—Ä–∏–π 5: –ü—Ä—è–º–æ–π –¥–æ—Å—Ç—É–ø –∫ –ø–∞–º—è—Ç–∏ (DMA)',
        'scenario-6' => '–°—Ü–µ–Ω–∞—Ä–∏–π 6: I/O —Å —Ä–µ–≥–∏—Å—Ç—Ä–∞–º–∏',
        'scenario-7' => '–°—Ü–µ–Ω–∞—Ä–∏–π 7: –£—Å–ª–æ–≤–Ω—ã–µ –ø–µ—Ä–µ—Ö–æ–¥—ã',
        'scenario-8' => '–°—Ü–µ–Ω–∞—Ä–∏–π 8: –§–ª–∞–≥–∏ –∏ –ø–µ—Ä–µ—Ö–æ–¥—ã',
        'flags-reg-desc' => "–†–µ–≥–∏—Å—Ç—Ä —Ñ–ª–∞–≥–æ–≤ —Å–æ—Å—Ç–æ—è–Ω–∏—è –æ—Ç—Å–ª–µ–∂–∏–≤–∞–µ—Ç —Ä–µ–∑—É–ª—å—Ç–∞—Ç –∞—Ä–∏—Ñ–º–µ—Ç–∏—á–µ—Å–∫–∏—Ö –æ–ø–µ—Ä–∞—Ü–∏–π.\nZ (–ù–æ–ª—å): –£—Å—Ç–∞–Ω–∞–≤–ª–∏–≤–∞–µ—Ç—Å—è, –µ—Å–ª–∏ —Ä–µ–∑—É–ª—å—Ç–∞—Ç —Ä–∞–≤–µ–Ω 0.\nN (–û—Ç—Ä–∏—Ü–∞—Ç–µ–ª—å–Ω—ã–π): –£—Å—Ç–∞–Ω–∞–≤–ª–∏–≤–∞–µ—Ç—Å—è, –µ—Å–ª–∏ —Ä–µ–∑—É–ª—å—Ç–∞—Ç –æ—Ç—Ä–∏—Ü–∞—Ç–µ–ª—å–Ω—ã–π.\nV (–ü–µ—Ä–µ–ø–æ–ª–Ω–µ–Ω–∏–µ): –£—Å—Ç–∞–Ω–∞–≤–ª–∏–≤–∞–µ—Ç—Å—è, –µ—Å–ª–∏ —Ä–µ–∑—É–ª—å—Ç–∞—Ç –ø—Ä–µ–≤—ã—à–∞–µ—Ç –¥–æ—Å—Ç—É–ø–Ω–æ–µ –∑–Ω–∞—á–µ–Ω–∏–µ.\nI (–ú–∞—Å–∫–∞ –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–π): –£—Å—Ç–∞–Ω–∞–≤–ª–∏–≤–∞–µ—Ç—Å—è, –µ—Å–ª–∏ –æ–±—Ä–∞–±–æ—Ç–∫–∞ –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–π –æ—Ç–∫–ª—é—á–µ–Ω–∞.",
        'pc-reg-desc' => "–°—á–µ—Ç—á–∏–∫ –∫–æ–º–∞–Ω–¥ (PC) —Å–æ–¥–µ—Ä–∂–∏—Ç –∞–¥—Ä–µ—Å —Å–ª–µ–¥—É—é—â–µ–π –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏–∏, –∫–æ—Ç–æ—Ä—É—é –Ω–µ–æ–±—Ö–æ–¥–∏–º–æ –∏–∑–≤–ª–µ—á—å –∏–∑ –ø–∞–º—è—Ç–∏.",
        'ac-reg-desc' => "–ê–∫–∫—É–º—É–ª—è—Ç–æ—Ä (AC) ‚Äî —ç—Ç–æ —Ä–µ–≥–∏—Å—Ç—Ä –æ–±—â–µ–≥–æ –Ω–∞–∑–Ω–∞—á–µ–Ω–∏—è, –∏—Å–ø–æ–ª—å–∑—É–µ–º—ã–π –¥–ª—è —Ö—Ä–∞–Ω–µ–Ω–∏—è –¥–∞–Ω–Ω—ã—Ö –¥–ª—è –∞—Ä–∏—Ñ–º–µ—Ç–∏—á–µ—Å–∫–∏—Ö –∏ –ª–æ–≥–∏—á–µ—Å–∫–∏—Ö –æ–ø–µ—Ä–∞—Ü–∏–π.",
        'mar-reg-desc' => "–†–µ–≥–∏—Å—Ç—Ä –∞–¥—Ä–µ—Å–∞ –ø–∞–º—è—Ç–∏ (MAR) —Å–æ–¥–µ—Ä–∂–∏—Ç –∞–¥—Ä–µ—Å –ø–∞–º—è—Ç–∏ –¥–ª—è —Å–ª–µ–¥—É—é—â–µ–π –æ–ø–µ—Ä–∞—Ü–∏–∏ —á—Ç–µ–Ω–∏—è –∏–ª–∏ –∑–∞–ø–∏—Å–∏.",
        'mbr-reg-desc' => "–ë—É—Ñ–µ—Ä–Ω—ã–π —Ä–µ–≥–∏—Å—Ç—Ä –ø–∞–º—è—Ç–∏ (MBR) —Å–æ–¥–µ—Ä–∂–∏—Ç –¥–∞–Ω–Ω—ã–µ –¥–ª—è –∑–∞–ø–∏—Å–∏ –≤ –ø–∞–º—è—Ç—å –∏–ª–∏ –ø–æ–ª—É—á–∞–µ—Ç –¥–∞–Ω–Ω—ã–µ, —Å—á–∏—Ç–∞–Ω–Ω—ã–µ –∏–∑ –ø–∞–º—è—Ç–∏.",
        'ir-reg-desc' => "–†–µ–≥–∏—Å—Ç—Ä –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏–π (IR) —Å–æ–¥–µ—Ä–∂–∏—Ç —Ç–µ–∫—É—â—É—é –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏—é –≤–æ –≤—Ä–µ–º—è –µ–µ –¥–µ–∫–æ–¥–∏—Ä–æ–≤–∞–Ω–∏—è –∏ –≤—ã–ø–æ–ª–Ω–µ–Ω–∏—è.",
        'ioar-reg-desc' => "–†–µ–≥–∏—Å—Ç—Ä –∞–¥—Ä–µ—Å–∞ –≤–≤–æ–¥–∞-–≤—ã–≤–æ–¥–∞ (I/OAR) —É–∫–∞–∑—ã–≤–∞–µ—Ç –∞–¥—Ä–µ—Å –∫–æ–Ω–∫—Ä–µ—Ç–Ω–æ–≥–æ —É—Å—Ç—Ä–æ–π—Å—Ç–≤–∞ –≤–≤–æ–¥–∞-–≤—ã–≤–æ–¥–∞.",
        'iobr-reg-desc' => "–ë—É—Ñ–µ—Ä–Ω—ã–π —Ä–µ–≥–∏—Å—Ç—Ä –≤–≤–æ–¥–∞-–≤—ã–≤–æ–¥–∞ (IOBR) –∏—Å–ø–æ–ª—å–∑—É–µ—Ç—Å—è –¥–ª—è –æ–±–º–µ–Ω–∞ –¥–∞–Ω–Ω—ã–º–∏ –º–µ–∂–¥—É –¶–ü –∏ —É—Å—Ç—Ä–æ–π—Å—Ç–≤–æ–º –≤–≤–æ–¥–∞-–≤—ã–≤–æ–¥–∞.",
        'priority-2' => '–ü—Ä–∏–æ—Ä–∏—Ç–µ—Ç 2',
        'priority-4' => '–ü—Ä–∏–æ—Ä–∏—Ç–µ—Ç 4',
        'priority-5' => '–ü—Ä–∏–æ—Ä–∏—Ç–µ—Ç 5',
        'simulator-title' => '–°–∏–º—É–ª—è—Ç–æ—Ä CS604',
        'create-scenario' => '–°–æ–∑–¥–∞—Ç—å —Å—Ü–µ–Ω–∞—Ä–∏–π',
        'scenario-builder' => '–ö–æ–Ω—Å—Ç—Ä—É–∫—Ç–æ—Ä —Å—Ü–µ–Ω–∞—Ä–∏–µ–≤',
        'components' => '–ö–æ–º–ø–æ–Ω–µ–Ω—Ç—ã',
        'pc-start' => '–ù–∞—á–∞–ª—å–Ω—ã–π –∞–¥—Ä–µ—Å PC',
        'optional-components' => '–û–ø—Ü–∏–æ–Ω–∞–ª—å–Ω—ã–µ –∫–æ–º–ø–æ–Ω–µ–Ω—Ç—ã',
        'enable-io-devices' => '–í–∫–ª—é—á–∏—Ç—å —É—Å—Ç—Ä–æ–π—Å—Ç–≤–∞ –≤/–≤',
        'default-devices' => '–£—Å—Ç—Ä–æ–π—Å—Ç–≤–∞ –ø–æ —É–º–æ–ª—á–∞–Ω–∏—é',
        'custom-device' => '–ü–æ–ª—å–∑–æ–≤–∞—Ç–µ–ª—å—Å–∫–æ–µ —É—Å—Ç—Ä–æ–π—Å—Ç–≤–æ',
        'device-name' => '–ò–º—è —É—Å—Ç—Ä–æ–π—Å—Ç–≤–∞',
        'timing-duration' => '–¢–∞–π–º–∏–Ω–≥ (–¥–ª–∏—Ç–µ–ª—å–Ω–æ—Å—Ç—å)',
        'priority' => '–ü—Ä–∏–æ—Ä–∏—Ç–µ—Ç',
        'add-device' => '–î–æ–±–∞–≤–∏—Ç—å —É—Å—Ç—Ä–æ–π—Å—Ç–≤–æ',
        'memory-editor' => '–†–µ–¥–∞–∫—Ç–æ—Ä –ø–∞–º—è—Ç–∏',
        'address' => '–ê–¥—Ä–µ—Å',
        'value' => '–ó–Ω–∞—á–µ–Ω–∏–µ',
        'add-memory-entry' => '–î–æ–±–∞–≤–∏—Ç—å –∑–∞–ø–∏—Å—å –≤ –ø–∞–º—è—Ç—å',
        'explanation-editor' => '–†–µ–¥–∞–∫—Ç–æ—Ä –æ–±—ä—è—Å–Ω–µ–Ω–∏—è',
        'import-json' => '–ò–º–ø–æ—Ä—Ç –∏–∑ JSON',
        'export-json' => '–≠–∫—Å–ø–æ—Ä—Ç –≤ JSON',
        'save-scenario' => '–°–æ—Ö—Ä–∞–Ω–∏—Ç—å –∫–∞–∫ –Ω–æ–≤—ã–π —Å—Ü–µ–Ω–∞—Ä–∏–π',
        'scenario-name' => '–ù–∞–∑–≤–∞–Ω–∏–µ —Å—Ü–µ–Ω–∞—Ä–∏—è',
        'enable-dma' => '–í–∫–ª—é—á–∏—Ç—å –∫–æ–Ω—Ç—Ä–æ–ª–ª–µ—Ä DMA',
        'delete-scenario' => '–£–¥–∞–ª–∏—Ç—å —Å—Ü–µ–Ω–∞—Ä–∏–π',
        'edit-scenario' => '–†–µ–¥–∞–∫—Ç–∏—Ä–æ–≤–∞—Ç—å —Å—Ü–µ–Ω–∞—Ä–∏–π',
        'apply-changes' => '–ü—Ä–∏–º–µ–Ω–∏—Ç—å –∏–∑–º–µ–Ω–µ–Ω–∏—è',
        'edit-as-json' => '–†–µ–¥–∞–∫—Ç–∏—Ä–æ–≤–∞—Ç—å –∫–∞–∫ JSON',
        'json-text-editor' => '–¢–µ–∫—Å—Ç–æ–≤—ã–π —Ä–µ–¥–∞–∫—Ç–æ—Ä JSON',
        'apply-json' => '–ü—Ä–∏–º–µ–Ω–∏—Ç—å JSON –∏ –∑–∞–∫—Ä—ã—Ç—å',
        'error-io-device-not-found' => '–û—à–∏–±–∫–∞ –í/–í: –£—Å—Ç—Ä–æ–π—Å—Ç–≤–æ —Å –∫–æ–¥–æ–º {deviceCode} –Ω–µ —Å—É—â–µ—Å—Ç–≤—É–µ—Ç –≤ —Ç–µ–∫—É—â–µ–º —Å—Ü–µ–Ω–∞—Ä–∏–∏.',
        'error-io-device-busy' => '–û—à–∏–±–∫–∞ –í/–í: –£—Å—Ç—Ä–æ–π—Å—Ç–≤–æ "{deviceName}" –≤ –¥–∞–Ω–Ω—ã–π –º–æ–º–µ–Ω—Ç –∑–∞–Ω—è—Ç–æ.',
        'error-dma-no-disk' => '–û—à–∏–±–∫–∞ DMA: –£—Å—Ç—Ä–æ–π—Å—Ç–≤–æ "disk", –Ω–µ–æ–±—Ö–æ–¥–∏–º–æ–µ –¥–ª—è —ç—Ç–æ–π –æ–ø–µ—Ä–∞—Ü–∏–∏ DMA, –æ—Ç—Å—É—Ç—Å—Ç–≤—É–µ—Ç –≤ —Ç–µ–∫—É—â–µ–º —Å—Ü–µ–Ω–∞—Ä–∏–∏.',
        
        'lecture2a-title' => '–õ–µ–∫—Ü–∏—è 2a: –°–∏–º—É–ª—è—Ü–∏—è –¶–ü–£',
        'lecture2b-title' => '–õ–µ–∫—Ü–∏—è 2b: –ú–µ–∂—Å–æ–µ–¥–∏–Ω–µ–Ω–∏—è',
        'interconnection-structures' => '–°—Ç—Ä—É–∫—Ç—É—Ä—ã –º–µ–∂—Å–æ–µ–¥–∏–Ω–µ–Ω–∏–π',
        'scenario-bus' => '–°—Ü–µ–Ω–∞—Ä–∏–π: –®–∏–Ω–Ω–∞—è –∞—Ä—Ö–∏—Ç–µ–∫—Ç—É—Ä–∞',
        'scenario-point-to-point' => '–°—Ü–µ–Ω–∞—Ä–∏–π: –¢–æ—á–∫–∞-—Ç–æ—á–∫–∞',
        'scenario-pcie-layers' => '–°—Ü–µ–Ω–∞—Ä–∏–π: –£—Ä–æ–≤–Ω–∏ –ø—Ä–æ—Ç–æ–∫–æ–ª–∞ PCIe',
        'welcome-text-lecture2b' => "–î–æ–±—Ä–æ –ø–æ–∂–∞–ª–æ–≤–∞—Ç—å –≤ —Å–∏–º—É–ª—è—Ü–∏—é –º–µ–∂—Å–æ–µ–¥–∏–Ω–µ–Ω–∏–π. –í—ã–±–µ—Ä–∏—Ç–µ —Å—Ü–µ–Ω–∞—Ä–∏–π –¥–ª—è –≤–∏–∑—É–∞–ª–∏–∑–∞—Ü–∏–∏ —Ä–∞–∑–ª–∏—á–Ω—ã—Ö –º–µ—Ç–æ–¥–æ–≤ –ø–µ—Ä–µ–¥–∞—á–∏ –¥–∞–Ω–Ω—ã—Ö –º–µ–∂–¥—É –∫–æ–º–ø–æ–Ω–µ–Ω—Ç–∞–º–∏ –∫–æ–º–ø—å—é—Ç–µ—Ä–∞.",
        
        'bus-scenario-init' => "–≠—Ç–æ—Ç —Å—Ü–µ–Ω–∞—Ä–∏–π –¥–µ–º–æ–Ω—Å—Ç—Ä–∏—Ä—É–µ—Ç –æ–ø–µ—Ä–∞—Ü–∏—é —á—Ç–µ–Ω–∏—è –∏–∑ –ø–∞–º—è—Ç–∏ —Å –∏—Å–ø–æ–ª—å–∑–æ–≤–∞–Ω–∏–µ–º –æ–±—â–µ–π —Å–∏—Å—Ç–µ–º–Ω–æ–π —à–∏–Ω—ã, –∫–æ—Ç–æ—Ä–∞—è —Å–æ—Å—Ç–æ–∏—Ç –∏–∑ –æ—Ç–¥–µ–ª—å–Ω—ã—Ö –ª–∏–Ω–∏–π –¥–ª—è –∞–¥—Ä–µ—Å–æ–≤, –¥–∞–Ω–Ω—ã—Ö –∏ —É–ø—Ä–∞–≤–ª—è—é—â–∏—Ö —Å–∏–≥–Ω–∞–ª–æ–≤.",
        'bus-step-0' => "<b>–®–∞–≥ 1: –ü–æ–ª—É—á–µ–Ω–∏–µ –∫–æ–Ω—Ç—Ä–æ–ª—è –Ω–∞–¥ —à–∏–Ω–æ–π</b><br>–¶–ü–£ –Ω–µ–æ–±—Ö–æ–¥–∏–º–æ –æ—Ç–ø—Ä–∞–≤–∏—Ç—å –¥–∞–Ω–Ω—ã–µ. –°–Ω–∞—á–∞–ª–∞ –æ–Ω –¥–æ–ª–∂–µ–Ω –∑–∞–ø—Ä–æ—Å–∏—Ç—å –∏ –ø–æ–ª—É—á–∏—Ç—å –∫–æ–Ω—Ç—Ä–æ–ª—å –Ω–∞–¥ –æ–±—â–µ–π —Å–∏—Å—Ç–µ–º–Ω–æ–π —à–∏–Ω–æ–π. –¢–æ–ª—å–∫–æ –æ–¥–Ω–æ —É—Å—Ç—Ä–æ–π—Å—Ç–≤–æ –º–æ–∂–µ—Ç –ø–µ—Ä–µ–¥–∞–≤–∞—Ç—å –¥–∞–Ω–Ω—ã–µ –≤ –æ–¥–∏–Ω –º–æ–º–µ–Ω—Ç –≤—Ä–µ–º–µ–Ω–∏, —á—Ç–æ–±—ã –∏–∑–±–µ–∂–∞—Ç—å –∏–Ω—Ç–µ—Ä—Ñ–µ—Ä–µ–Ω—Ü–∏–∏ —Å–∏–≥–Ω–∞–ª–æ–≤.",
        'bus-step-1' => "<b>–®–∞–≥ 2: –û—Ç–ø—Ä–∞–≤–∫–∞ –∞–¥—Ä–µ—Å–∞</b><br>–¶–ü–£ –ø–æ–º–µ—â–∞–µ—Ç —Ç—Ä–µ–±—É–µ–º—ã–π –∞–¥—Ä–µ—Å –ø–∞–º—è—Ç–∏ (–Ω–∞–ø—Ä–∏–º–µ—Ä, 0x1A4) –Ω–∞ –∞–¥—Ä–µ—Å–Ω—ã–µ –ª–∏–Ω–∏–∏ —à–∏–Ω—ã. –í—Å–µ —É—Å—Ç—Ä–æ–π—Å—Ç–≤–∞ –Ω–∞ —à–∏–Ω–µ –≤–∏–¥—è—Ç —ç—Ç–æ—Ç –∞–¥—Ä–µ—Å, –Ω–æ —Ç–æ–ª—å–∫–æ –∫–æ–Ω—Ç—Ä–æ–ª–ª–µ—Ä –ø–∞–º—è—Ç–∏ —Ä–∞—Å–ø–æ–∑–Ω–∞–µ—Ç –∏ –æ—Ç–≤–µ—Ç–∏—Ç –Ω–∞ –Ω–µ–≥–æ.",
        'bus-step-2' => "<b>–®–∞–≥ 3: –û—Ç–ø—Ä–∞–≤–∫–∞ —É–ø—Ä–∞–≤–ª—è—é—â–µ–≥–æ —Å–∏–≥–Ω–∞–ª–∞</b><br>–¶–ü–£ –≤—ã—Å—Ç–∞–≤–ª—è–µ—Ç —Å–∏–≥–Ω–∞–ª '–ß—Ç–µ–Ω–∏–µ –ø–∞–º—è—Ç–∏' –Ω–∞ –ª–∏–Ω–∏—è—Ö —É–ø—Ä–∞–≤–ª–µ–Ω–∏—è. –≠—Ç–∞ –∫–æ–º–∞–Ω–¥–∞ –∏–Ω—Ñ–æ—Ä–º–∏—Ä—É–µ—Ç –º–æ–¥—É–ª—å –ø–∞–º—è—Ç–∏, —á—Ç–æ –æ–Ω –¥–æ–ª–∂–µ–Ω –∏–∑–≤–ª–µ—á—å –¥–∞–Ω–Ω—ã–µ –ø–æ —É–∫–∞–∑–∞–Ω–Ω–æ–º—É –∞–¥—Ä–µ—Å—É –∏ –ø–æ–º–µ—Å—Ç–∏—Ç—å –∏—Ö –Ω–∞ —à–∏–Ω—É.",
        'bus-step-3' => "<b>–®–∞–≥ 4: –û—Ç–≤–µ—Ç –ø–∞–º—è—Ç–∏</b><br>–ú–æ–¥—É–ª—å –ø–∞–º—è—Ç–∏ –ø–æ–º–µ—â–∞–µ—Ç –∑–∞–ø—Ä–æ—à–µ–Ω–Ω—ã–µ –¥–∞–Ω–Ω—ã–µ (–Ω–∞–ø—Ä–∏–º–µ—Ä, 0xBEEF) –Ω–∞ –ª–∏–Ω–∏–∏ –¥–∞–Ω–Ω—ã—Ö —à–∏–Ω—ã.",
        'bus-step-4' => "<b>–®–∞–≥ 5: –¶–ü–£ –ø–æ–ª—É—á–∞–µ—Ç –¥–∞–Ω–Ω—ã–µ</b><br>–¶–ü–£ —Å—á–∏—Ç—ã–≤–∞–µ—Ç –¥–∞–Ω–Ω—ã–µ —Å –ª–∏–Ω–∏–π –¥–∞–Ω–Ω—ã—Ö –∏ –∫–æ–ø–∏—Ä—É–µ—Ç –∏—Ö –≤ –æ–¥–∏–Ω –∏–∑ —Å–≤–æ–∏—Ö –≤–Ω—É—Ç—Ä–µ–Ω–Ω–∏—Ö —Ä–µ–≥–∏—Å—Ç—Ä–æ–≤ (–Ω–∞–ø—Ä–∏–º–µ—Ä, MBR). –û–ø–µ—Ä–∞—Ü–∏—è —á—Ç–µ–Ω–∏—è –∏–∑ –ø–∞–º—è—Ç–∏ –∑–∞–≤–µ—Ä—à–µ–Ω–∞.",

        'ptp-scenario-init' => "–≠—Ç–æ—Ç —Å—Ü–µ–Ω–∞—Ä–∏–π –∏–ª–ª—é—Å—Ç—Ä–∏—Ä—É–µ—Ç –º–µ–∂—Å–æ–µ–¥–∏–Ω–µ–Ω–∏–µ –¢–æ—á–∫–∞-–¢–æ—á–∫–∞ (PTP), —Ç–∞–∫–æ–µ –∫–∞–∫ Intel QPI. –í–º–µ—Å—Ç–æ –æ–±—â–µ–π —à–∏–Ω—ã –∫–æ–º–ø–æ–Ω–µ–Ω—Ç—ã –∏–º–µ—é—Ç –ø—Ä—è–º—ã–µ, –≤—ã–¥–µ–ª–µ–Ω–Ω—ã–µ –∫–∞–Ω–∞–ª—ã, —á—Ç–æ –ø–æ–∑–≤–æ–ª—è–µ—Ç –æ—Å—É—â–µ—Å—Ç–≤–ª—è—Ç—å –Ω–µ—Å–∫–æ–ª—å–∫–æ –æ–¥–Ω–æ–≤—Ä–µ–º–µ–Ω–Ω—ã—Ö –ø–µ—Ä–µ–¥–∞—á –¥–∞–Ω–Ω—ã—Ö.",
        'ptp-step-0' => "<b>–®–∞–≥ 1: –û–±–∑–æ—Ä —Å–∏—Å—Ç–µ–º—ã</b><br>–ö–æ–º–ø–æ–Ω–µ–Ω—Ç—ã —Å–æ–µ–¥–∏–Ω–µ–Ω—ã –Ω–∞–ø—Ä—è–º—É—é. –Ø–¥—Ä–æ –¶–ü–£ A –∏–º–µ–µ—Ç —Å–æ–µ–¥–∏–Ω–µ–Ω–∏—è —Å –Ø–¥—Ä–æ–º B –∏ –ö–æ–Ω—Ü–µ–Ω—Ç—Ä–∞—Ç–æ—Ä–æ–º –í/–í. –Ø–¥—Ä–æ B –∏ –ö–æ–Ω—Ü–µ–Ω—Ç—Ä–∞—Ç–æ—Ä –í/–í —Å–æ–µ–¥–∏–Ω–µ–Ω—ã —Å –ü–∞–º—è—Ç—å—é. –≠—Ç–æ –æ–±—Ä–∞–∑—É–µ—Ç —Å–µ—Ç—å –∏–ª–∏ '—Ñ–∞–±—Ä–∏–∫—É'.",
        'ptp-step-1' => "<b>–®–∞–≥ 2: –Ø–¥—Ä–æ A –∫ –ö–æ–Ω—Ü–µ–Ω—Ç—Ä–∞—Ç–æ—Ä—É –í/–í</b><br>–Ø–¥—Ä–æ A –æ—Ç–ø—Ä–∞–≤–ª—è–µ—Ç –ø–∞–∫–µ—Ç –¥–∞–Ω–Ω—ã—Ö –Ω–∞–ø—Ä—è–º—É—é –≤ –ö–æ–Ω—Ü–µ–Ω—Ç—Ä–∞—Ç–æ—Ä –í/–í. –≠—Ç–∞ –ø–µ—Ä–µ–¥–∞—á–∞ –Ω–µ –º–µ—à–∞–µ—Ç –Ω–∏–∫–∞–∫–æ–º—É –¥—Ä—É–≥–æ–º—É –∫–æ–º–ø–æ–Ω–µ–Ω—Ç—É.",
        'ptp-step-2' => "<b>–®–∞–≥ 3: –Ø–¥—Ä–æ B –∫ –ü–∞–º—è—Ç–∏</b><br>–û–¥–Ω–æ–≤—Ä–µ–º–µ–Ω–Ω–æ –Ø–¥—Ä–æ B –º–æ–∂–µ—Ç –æ–±—Ä–∞—â–∞—Ç—å—Å—è –∫ –û—Å–Ω–æ–≤–Ω–æ–π –ü–∞–º—è—Ç–∏ —á–µ—Ä–µ–∑ —Å–≤–æ–µ —Å–æ–±—Å—Ç–≤–µ–Ω–Ω–æ–µ –≤—ã–¥–µ–ª–µ–Ω–Ω–æ–µ —Å–æ–µ–¥–∏–Ω–µ–Ω–∏–µ. –≠—Ç–æ—Ç –ø–∞—Ä–∞–ª–ª–µ–ª–∏–∑–º —è–≤–ª—è–µ—Ç—Å—è –∫–ª—é—á–µ–≤—ã–º –ø—Ä–µ–∏–º—É—â–µ—Å—Ç–≤–æ–º –ø–µ—Ä–µ–¥ –æ–±—â–µ–π —à–∏–Ω–æ–π, –∑–Ω–∞—á–∏—Ç–µ–ª—å–Ω–æ –ø–æ–≤—ã—à–∞—è –ø—Ä–æ–∏–∑–≤–æ–¥–∏—Ç–µ–ª—å–Ω–æ—Å—Ç—å.",
        'ptp-step-3' => "<b>–®–∞–≥ 4: –ú–Ω–æ–∂–µ—Å—Ç–≤–µ–Ω–Ω—ã–µ –ø–µ—Ä–µ–¥–∞—á–∏</b><br>–°–∏–º—É–ª—è—Ü–∏—è –ø–æ–∫–∞–∑—ã–≤–∞–µ—Ç –¥–≤–µ –Ω–µ–∑–∞–≤–∏—Å–∏–º—ã–µ –ø–µ—Ä–µ–¥–∞—á–∏ –¥–∞–Ω–Ω—ã—Ö, –ø—Ä–æ–∏—Å—Ö–æ–¥—è—â–∏–µ –æ–¥–Ω–æ–≤—Ä–µ–º–µ–Ω–Ω–æ, —á—Ç–æ –±—ã–ª–æ –±—ã –Ω–µ–≤–æ–∑–º–æ–∂–Ω–æ —Å –æ–¥–Ω–æ–π –æ–±—â–µ–π —à–∏–Ω–æ–π.",
        
        'pcie-scenario-init' => "–≠—Ç–æ—Ç —Å—Ü–µ–Ω–∞—Ä–∏–π –ø–æ–∫–∞–∑—ã–≤–∞–µ—Ç, –∫–∞–∫ –∫–æ–Ω—Å—Ç—Ä—É–∏—Ä—É–µ—Ç—Å—è –ø–∞–∫–µ—Ç –¥–∞–Ω–Ω—ã—Ö –ø–æ –º–µ—Ä–µ –µ–≥–æ –ø—Ä–æ–¥–≤–∏–∂–µ–Ω–∏—è –≤–Ω–∏–∑ –ø–æ —É—Ä–æ–≤–Ω—è–º —Å—Ç–µ–∫–∞ –ø—Ä–æ—Ç–æ–∫–æ–ª–∞ PCIe. –ö–∞–∂–¥—ã–π —É—Ä–æ–≤–µ–Ω—å –¥–æ–±–∞–≤–ª—è–µ—Ç —Å–≤–æ–π —Å–æ–±—Å—Ç–≤–µ–Ω–Ω—ã–π –∑–∞–≥–æ–ª–æ–≤–æ–∫ –∏ —É–ø—Ä–∞–≤–ª—è—é—â—É—é –∏–Ω—Ñ–æ—Ä–º–∞—Ü–∏—é, –∏–Ω–∫–∞–ø—Å—É–ª–∏—Ä—É—è –¥–∞–Ω–Ω—ã–µ —Å –≤—ã—à–µ–ª–µ–∂–∞—â–µ–≥–æ —É—Ä–æ–≤–Ω—è.",
        'pcie-step-0' => "<b>–®–∞–≥ 1: –¢—Ä–∞–Ω–∑–∞–∫—Ü–∏–æ–Ω–Ω—ã–π —É—Ä–æ–≤–µ–Ω—å</b><br>–ü—Ä–æ—Ü–µ—Å—Å –Ω–∞—á–∏–Ω–∞–µ—Ç—Å—è, –∫–æ–≥–¥–∞ –ø—Ä–æ–≥—Ä–∞–º–º–Ω—ã–π —É—Ä–æ–≤–µ–Ω—å –æ—Ç–ø—Ä–∞–≤–ª—è–µ—Ç –¥–∞–Ω–Ω—ã–µ. –¢—Ä–∞–Ω–∑–∞–∫—Ü–∏–æ–Ω–Ω—ã–π —É—Ä–æ–≤–µ–Ω—å –ø–æ–ª—É—á–∞–µ—Ç —ç—Ç–∏ –¥–∞–Ω–Ω—ã–µ –∏ –¥–æ–±–∞–≤–ª—è–µ—Ç –∑–∞–≥–æ–ª–æ–≤–æ–∫, —Å–æ–∑–¥–∞–≤–∞—è –ø–∞–∫–µ—Ç —Ç—Ä–∞–Ω–∑–∞–∫—Ü–∏–æ–Ω–Ω–æ–≥–æ —É—Ä–æ–≤–Ω—è (TLP). –ó–∞–≥–æ–ª–æ–≤–æ–∫ —Å–æ–¥–µ—Ä–∂–∏—Ç –∏–Ω—Ñ–æ—Ä–º–∞—Ü–∏—é, —Ç–∞–∫—É—é –∫–∞–∫ –∞–¥—Ä–µ—Å –Ω–∞–∑–Ω–∞—á–µ–Ω–∏—è –∏ —Ç–∏–ø —Ç—Ä–∞–Ω–∑–∞–∫—Ü–∏–∏ (–Ω–∞–ø—Ä–∏–º–µ—Ä, —á—Ç–µ–Ω–∏–µ/–∑–∞–ø–∏—Å—å –≤ –ø–∞–º—è—Ç—å).",
        'pcie-step-1' => "<b>–®–∞–≥ 2: –ö–∞–Ω–∞–ª—å–Ω—ã–π —É—Ä–æ–≤–µ–Ω—å</b><br>TLP –ø–µ—Ä–µ–¥–∞–µ—Ç—Å—è –Ω–∞ –∫–∞–Ω–∞–ª—å–Ω—ã–π —É—Ä–æ–≤–µ–Ω—å. –≠—Ç–æ—Ç —É—Ä–æ–≤–µ–Ω—å –¥–æ–±–∞–≤–ª—è–µ—Ç –ø–æ—Ä—è–¥–∫–æ–≤—ã–π –Ω–æ–º–µ—Ä –¥–ª—è –æ—Ç—Å–ª–µ–∂–∏–≤–∞–Ω–∏—è –∏ LCRC (Link CRC) –¥–ª—è –æ–±–Ω–∞—Ä—É–∂–µ–Ω–∏—è –æ—à–∏–±–æ–∫. –≠—Ç–æ –æ–±–µ—Å–ø–µ—á–∏–≤–∞–µ—Ç –Ω–∞–¥–µ–∂–Ω—É—é –¥–æ—Å—Ç–∞–≤–∫—É –ø–æ –æ–¥–Ω–æ–º—É –∫–∞–Ω–∞–ª—É.",
        'pcie-step-2' => "<b>–®–∞–≥ 3: –§–∏–∑–∏—á–µ—Å–∫–∏–π —É—Ä–æ–≤–µ–Ω—å</b><br>–ü–∞–∫–µ—Ç –ø–æ—Å—Ç—É–ø–∞–µ—Ç –Ω–∞ —Ñ–∏–∑–∏—á–µ—Å–∫–∏–π —É—Ä–æ–≤–µ–Ω—å, –∫–æ—Ç–æ—Ä—ã–π –¥–æ–±–∞–≤–ª—è–µ—Ç –±–∞–π—Ç—ã –∫–∞–¥—Ä–∏—Ä–æ–≤–∞–Ω–∏—è –¥–ª—è –æ–±–æ–∑–Ω–∞—á–µ–Ω–∏—è –Ω–∞—á–∞–ª–∞ –∏ –∫–æ–Ω—Ü–∞ –ø–∞–∫–µ—Ç–∞. –ó–∞—Ç–µ–º –æ–Ω –∫–æ–¥–∏—Ä—É–µ—Ç –¥–∞–Ω–Ω—ã–µ (–Ω–∞–ø—Ä–∏–º–µ—Ä, –∫–æ–¥–∏—Ä–æ–≤–∞–Ω–∏–µ 128b/130b) –∏ –æ—Ç–ø—Ä–∞–≤–ª—è–µ—Ç –∏—Ö –ø–æ —Ñ–∏–∑–∏—á–µ—Å–∫–∏–º –ø—Ä–æ–≤–æ–¥–∞–º –≤ –≤–∏–¥–µ –ø–æ—Å–ª–µ–¥–æ–≤–∞—Ç–µ–ª—å–Ω–æ–≥–æ –ø–æ—Ç–æ–∫–∞ –±–∏—Ç–æ–≤.",
        'pcie-step-3' => "<b>–®–∞–≥ 4: –ü–µ—Ä–µ–¥–∞—á–∞</b><br>–ü–æ–ª–Ω–æ—Å—Ç—å—é —Å—Ñ–æ—Ä–º–∏—Ä–æ–≤–∞–Ω–Ω—ã–π –ø–∞–∫–µ—Ç —Å –∏–Ω—Ñ–æ—Ä–º–∞—Ü–∏–µ–π —Å–æ –≤—Å–µ—Ö —Ç—Ä–µ—Ö —É—Ä–æ–≤–Ω–µ–π —Ç–µ–ø–µ—Ä—å –≥–æ—Ç–æ–≤ –∫ –ø–µ—Ä–µ–¥–∞—á–µ –ø–æ —Ñ–∏–∑–∏—á–µ—Å–∫–æ–º—É –∫–∞–Ω–∞–ª—É PCIe –∫ –º–µ—Å—Ç—É –Ω–∞–∑–Ω–∞—á–µ–Ω–∏—è.",

        // –ù–æ–≤—ã–µ —Å—Ü–µ–Ω–∞—Ä–∏–∏ –¥–ª—è –ø–æ–ª–Ω–æ–≥–æ –ø–æ–∫—Ä—ã—Ç–∏—è –ª–µ–∫—Ü–∏–∏ 2b
        'scenario-bus-arbitration' => '–°—Ü–µ–Ω–∞—Ä–∏–π: –ê—Ä–±–∏—Ç—Ä–∞–∂ —à–∏–Ω—ã',
        'scenario-qpi-detailed' => '–°—Ü–µ–Ω–∞—Ä–∏–π: –î–µ—Ç–∞–ª–∏ –ø—Ä–æ—Ç–æ–∫–æ–ª–∞ QPI',
        'scenario-pcie-split-transactions' => '–°—Ü–µ–Ω–∞—Ä–∏–π: –†–∞–∑–¥–µ–ª–µ–Ω–Ω—ã–µ —Ç—Ä–∞–Ω–∑–∞–∫—Ü–∏–∏ PCIe',
        'scenario-pcie-encoding' => '–°—Ü–µ–Ω–∞—Ä–∏–π: –ö–æ–¥–∏—Ä–æ–≤–∞–Ω–∏–µ PCIe 128b/130b',
        'scenario-pcie-multilane' => '–°—Ü–µ–Ω–∞—Ä–∏–π: –ú–Ω–æ–≥–æ–ª–∏–Ω–µ–π–Ω—ã–π PCIe',
        'scenario-pcie-ack-nak' => '–°—Ü–µ–Ω–∞—Ä–∏–π: –ú–µ—Ö–∞–Ω–∏–∑–º ACK/NAK PCIe',

        // –ê—Ä–±–∏—Ç—Ä–∞–∂ —à–∏–Ω—ã
        'bus-arbitration-init' => "–≠—Ç–æ—Ç —Å—Ü–µ–Ω–∞—Ä–∏–π –¥–µ–º–æ–Ω—Å—Ç—Ä–∏—Ä—É–µ—Ç –∞—Ä–±–∏—Ç—Ä–∞–∂ —à–∏–Ω—ã, –∫–æ–≥–¥–∞ –Ω–µ—Å–∫–æ–ª—å–∫–æ –º–∞—Å—Ç–µ—Ä–æ–≤ (–¶–ü–£, DMA, –í/–í) –∫–æ–Ω–∫—É—Ä–∏—Ä—É—é—Ç –∑–∞ –¥–æ—Å—Ç—É–ø –∫ –æ–±—â–µ–π —Å–∏—Å—Ç–µ–º–Ω–æ–π —à–∏–Ω–µ. –ê—Ä–±–∏—Ç—Ä–∞—Ç–æ—Ä —à–∏–Ω—ã —Ä–∞–∑—Ä–µ—à–∞–µ—Ç –∫–æ–Ω—Ñ–ª–∏–∫—Ç—ã, –∏—Å–ø–æ–ª—å–∑—É—è –ø—Ä–∏–æ—Ä–∏—Ç–µ—Ç–Ω–æ–µ —Ä–∞—Å–ø—Ä–µ–¥–µ–ª–µ–Ω–∏–µ.",
        'bus-arb-step-0' => "<b>–®–∞–≥ 1: –û–¥–Ω–æ–≤—Ä–µ–º–µ–Ω–Ω—ã–µ –∑–∞–ø—Ä–æ—Å—ã</b><br>–ù–µ—Å–∫–æ–ª—å–∫–æ —É—Å—Ç—Ä–æ–π—Å—Ç–≤ –æ–¥–Ω–æ–≤—Ä–µ–º–µ–Ω–Ω–æ –∑–∞–ø—Ä–∞—à–∏–≤–∞—é—Ç –¥–æ—Å—Ç—É–ø –∫ —à–∏–Ω–µ. –¶–ü–£, –∫–æ–Ω—Ç—Ä–æ–ª–ª–µ—Ä DMA –∏ —É—Å—Ç—Ä–æ–π—Å—Ç–≤–æ –í/–í –∞–∫—Ç–∏–≤–∏—Ä—É—é—Ç —Å–≤–æ–∏ —Å–∏–≥–Ω–∞–ª—ã –∑–∞–ø—Ä–æ—Å–∞ —à–∏–Ω—ã (BREQ). –ê—Ä–±–∏—Ç—Ä–∞—Ç–æ—Ä –¥–æ–ª–∂–µ–Ω —Ä–µ—à–∏—Ç—å, –∫–æ–º—É –æ—Ç–¥–∞—Ç—å –ø—Ä–∏–æ—Ä–∏—Ç–µ—Ç.",
        'bus-arb-step-1' => "<b>–®–∞–≥ 2: –†–∞–∑—Ä–µ—à–µ–Ω–∏–µ –ø—Ä–∏–æ—Ä–∏—Ç–µ—Ç–∞</b><br>–ê—Ä–±–∏—Ç—Ä–∞—Ç–æ—Ä —à–∏–Ω—ã –ø—Ä–µ–¥–æ—Å—Ç–∞–≤–ª—è–µ—Ç –¥–æ—Å—Ç—É–ø —É—Å—Ç—Ä–æ–π—Å—Ç–≤—É —Å –Ω–∞–∏–≤—ã—Å—à–∏–º –ø—Ä–∏–æ—Ä–∏—Ç–µ—Ç–æ–º (–æ–±—ã—á–Ω–æ –¶–ü–£). –û–Ω –∞–∫—Ç–∏–≤–∏—Ä—É–µ—Ç —Å–∏–≥–Ω–∞–ª –ø—Ä–µ–¥–æ—Å—Ç–∞–≤–ª–µ–Ω–∏—è —à–∏–Ω—ã (BGRANT) –¥–ª—è –¶–ü–£, –≤ —Ç–æ –≤—Ä–µ–º—è –∫–∞–∫ –¥—Ä—É–≥–∏–µ –∑–∞–ø—Ä–æ—Å—ã –æ—Å—Ç–∞—é—Ç—Å—è –≤ –æ–∂–∏–¥–∞–Ω–∏–∏.",
        'bus-arb-step-2' => "<b>–®–∞–≥ 3: –ü–µ—Ä–µ–¥–∞—á–∞ –¶–ü–£</b><br>–¶–ü–£ –≤—ã–ø–æ–ª–Ω—è–µ—Ç —Å–≤–æ—é –æ–ø–µ—Ä–∞—Ü–∏—é –¥–æ—Å—Ç—É–ø–∞ –∫ –ø–∞–º—è—Ç–∏, –∏—Å–ø–æ–ª—å–∑—É—è –ø—Ä–µ–¥–æ—Å—Ç–∞–≤–ª–µ–Ω–Ω—É—é —à–∏–Ω—É. –í —ç—Ç–æ –≤—Ä–µ–º—è –Ω–∏–∫–∞–∫–æ–µ –¥—Ä—É–≥–æ–µ —É—Å—Ç—Ä–æ–π—Å—Ç–≤–æ –Ω–µ –º–æ–∂–µ—Ç –∏—Å–ø–æ–ª—å–∑–æ–≤–∞—Ç—å —à–∏–Ω—É, –æ–±–µ—Å–ø–µ—á–∏–≤–∞—è —Ü–µ–ª–æ—Å—Ç–Ω–æ—Å—Ç—å –¥–∞–Ω–Ω—ã—Ö.",
        'bus-arb-step-3' => "<b>–®–∞–≥ 4: –û—Å–≤–æ–±–æ–∂–¥–µ–Ω–∏–µ –¶–ü–£</b><br>–¶–ü–£ –∑–∞–≤–µ—Ä—à–∞–µ—Ç —Å–≤–æ—é –ø–µ—Ä–µ–¥–∞—á—É –∏ —Å–Ω–∏–º–∞–µ—Ç –∑–∞–ø—Ä–æ—Å –Ω–∞ –∏—Å–ø–æ–ª—å–∑–æ–≤–∞–Ω–∏–µ —à–∏–Ω—ã. –®–∏–Ω–∞ —Ç–µ–ø–µ—Ä—å —Å–≤–æ–±–æ–¥–Ω–∞, –∏ –∞—Ä–±–∏—Ç—Ä –ø—Ä–æ–≤–µ—Ä—è–µ—Ç –Ω–∞–ª–∏—á–∏–µ –¥—Ä—É–≥–∏—Ö –æ–∂–∏–¥–∞—é—â–∏—Ö –∑–∞–ø—Ä–æ—Å–æ–≤.",
        'bus-arb-step-4' => "<b>–®–∞–≥ 5: –ü—Ä–µ–¥–æ—Å—Ç–∞–≤–ª–µ–Ω–∏–µ DMA</b><br>–ê—Ä–±–∏—Ç—Ä –≤–∏–¥–∏—Ç –æ–∂–∏–¥–∞—é—â–∏–π –∑–∞–ø—Ä–æ—Å –æ—Ç DMA –∏ –ø—Ä–µ–¥–æ—Å—Ç–∞–≤–ª—è–µ—Ç –¥–æ—Å—Ç—É–ø –∫ —à–∏–Ω–µ –∫–æ–Ω—Ç—Ä–æ–ª–ª–µ—Ä—É DMA, —Ç–∞–∫ –∫–∞–∫ —É –Ω–µ–≥–æ —Å–ª–µ–¥—É—é—â–∏–π –ø–æ –≤–µ–ª–∏—á–∏–Ω–µ –ø—Ä–∏–æ—Ä–∏—Ç–µ—Ç.",
        'bus-arb-step-5' => "<b>–®–∞–≥ 6: –ü–µ—Ä–µ–¥–∞—á–∞ DMA</b><br>–ö–æ–Ω—Ç—Ä–æ–ª–ª–µ—Ä DMA –≤—ã–ø–æ–ª–Ω—è–µ—Ç —Å–≤–æ—é –ø–µ—Ä–µ–¥–∞—á—É –≤ –ø–∞–º—è—Ç—å. –≠—Ç–æ –¥–µ–º–æ–Ω—Å—Ç—Ä–∏—Ä—É–µ—Ç, –∫–∞–∫ DMA –º–æ–∂–µ—Ç –æ–±—Ä–∞—â–∞—Ç—å—Å—è –∫ –ø–∞–º—è—Ç–∏ –Ω–∞–ø—Ä—è–º—É—é –±–µ–∑ –≤–º–µ—à–∞—Ç–µ–ª—å—Å—Ç–≤–∞ –¶–ü–£.",
        'bus-arb-step-6' => "<b>–®–∞–≥ 7: –û—Å–≤–æ–±–æ–∂–¥–µ–Ω–∏–µ DMA</b><br>–ü–æ—Å–ª–µ —Å–≤–æ–µ–π –ø–µ—Ä–µ–¥–∞—á–∏ –∫–æ–Ω—Ç—Ä–æ–ª–ª–µ—Ä DMA –æ—Å–≤–æ–±–æ–∂–¥–∞–µ—Ç —à–∏–Ω—É. –¢–µ–ø–µ—Ä—å –∞—Ä–±–∏—Ç—Ä –≤–∏–¥–∏—Ç –æ–∂–∏–¥–∞—é—â–∏–π –∑–∞–ø—Ä–æ—Å –æ—Ç —É—Å—Ç—Ä–æ–π—Å—Ç–≤–∞ –í/–í.",
        'bus-arb-step-7' => "<b>–®–∞–≥ 8: –ü—Ä–µ–¥–æ—Å—Ç–∞–≤–ª–µ–Ω–∏–µ –í/–í</b><br>–ù–∞–∫–æ–Ω–µ—Ü, —É—Å—Ç—Ä–æ–π—Å—Ç–≤–æ –í/–í –ø–æ–ª—É—á–∞–µ—Ç –¥–æ—Å—Ç—É–ø –∫ —à–∏–Ω–µ –∏ –º–æ–∂–µ—Ç –Ω–∞—á–∞—Ç—å —Å–≤–æ—é –æ–ø–µ—Ä–∞—Ü–∏—é.",
        'bus-arb-step-8' => "<b>–®–∞–≥ 9: –ü–µ—Ä–µ–¥–∞—á–∞ –í/–í</b><br>–£—Å—Ç—Ä–æ–π—Å—Ç–≤–æ –í/–í –∑–∞–≤–µ—Ä—à–∞–µ—Ç —Å–≤–æ—é –æ–ø–µ—Ä–∞—Ü–∏—é —Å –ø–∞–º—è—Ç—å—é, –¥–µ–º–æ–Ω—Å—Ç—Ä–∏—Ä—É—è —Å–≤—è–∑—å —É—Å—Ç—Ä–æ–π—Å—Ç–≤–æ-–ø–∞–º—è—Ç—å.",
        'bus-arb-step-9' => "<b>–®–∞–≥ 10: –ê—Ä–±–∏—Ç—Ä–∞–∂ –∑–∞–≤–µ—Ä—à–µ–Ω</b><br>–í—Å–µ –æ–∂–∏–¥–∞—é—â–∏–µ –∑–∞–ø—Ä–æ—Å—ã –æ–±—Å–ª—É–∂–µ–Ω—ã. –®–∏–Ω–∞ –≤–æ–∑–≤—Ä–∞—â–∞–µ—Ç—Å—è –≤ —Å–æ—Å—Ç–æ—è–Ω–∏–µ –æ–∂–∏–¥–∞–Ω–∏—è, –≥–æ—Ç–æ–≤–∞—è –∫ –Ω–æ–≤—ã–º –∑–∞–ø—Ä–æ—Å–∞–º. –û–±—Ä–∞—Ç–∏—Ç–µ –≤–Ω–∏–º–∞–Ω–∏–µ, –∫–∞–∫ –∞—Ä–±–∏—Ç—Ä–∞–∂ –ø—Ä–µ–¥–æ—Ç–≤—Ä–∞—â–∞–µ—Ç –∫–æ–Ω—Ñ–ª–∏–∫—Ç—ã —à–∏–Ω—ã.",

        // –î–µ—Ç–∞–ª–∏ QPI
        'qpi-detailed-init' => "–≠—Ç–æ—Ç —Å—Ü–µ–Ω–∞—Ä–∏–π –ø–æ–∫–∞–∑—ã–≤–∞–µ—Ç –¥–µ—Ç–∞–ª–∏ –ø—Ä–æ—Ç–æ–∫–æ–ª–∞ Intel QPI (QuickPath Interconnect), –≤–∫–ª—é—á–∞—è —Å–±–æ—Ä–∫—É phit/flit, —É–ø—Ä–∞–≤–ª–µ–Ω–∏–µ –ø–æ—Ç–æ–∫–æ–º –Ω–∞ –æ—Å–Ω–æ–≤–µ –∫—Ä–µ–¥–∏—Ç–æ–≤ –∏ –º–µ—Ö–∞–Ω–∏–∑–º—ã –≤–æ—Å—Å—Ç–∞–Ω–æ–≤–ª–µ–Ω–∏—è –ø–æ—Å–ª–µ –æ—à–∏–±–æ–∫.",
        'qpi-step-0' => "<b>–®–∞–≥ 1: –ü—Ä–æ–≤–µ—Ä–∫–∞ –∫—Ä–µ–¥–∏—Ç–æ–≤</b><br>–ü–µ—Ä–µ–¥ –æ—Ç–ø—Ä–∞–≤–∫–æ–π –¥–∞–Ω–Ω—ã—Ö –Ø–¥—Ä–æ A –ø—Ä–æ–≤–µ—Ä—è–µ—Ç —Å–≤–æ–π —Å—á–µ—Ç –∫—Ä–µ–¥–∏—Ç–æ–≤. QPI –∏—Å–ø–æ–ª—å–∑—É–µ—Ç —É–ø—Ä–∞–≤–ª–µ–Ω–∏–µ –ø–æ—Ç–æ–∫–æ–º –Ω–∞ –æ—Å–Ω–æ–≤–µ –∫—Ä–µ–¥–∏—Ç–æ–≤ –¥–ª—è –ø—Ä–µ–¥–æ—Ç–≤—Ä–∞—â–µ–Ω–∏—è –ø–µ—Ä–µ–ø–æ–ª–Ω–µ–Ω–∏—è –±—É—Ñ–µ—Ä–∞ —É –ø–æ–ª—É—á–∞—Ç–µ–ª—è.",
        'qpi-step-1' => "<b>–®–∞–≥ 2: –°–±–æ—Ä–∫–∞ Phit –≤ Flit</b><br>–î–∞–Ω–Ω—ã–µ –ø–µ—Ä–µ–¥–∞—é—Ç—Å—è –∫–∞–∫ 20-–±–∏—Ç–Ω—ã–µ phit (—Ñ–∏–∑–∏—á–µ—Å–∫–∏–µ –µ–¥–∏–Ω–∏—Ü—ã), –∫–æ—Ç–æ—Ä—ã–µ —Å–æ–±–∏—Ä–∞—é—Ç—Å—è –≤ 80-–±–∏—Ç–Ω—ã–µ flit (–µ–¥–∏–Ω–∏—Ü—ã —É–ø—Ä–∞–≤–ª–µ–Ω–∏—è –ø–æ—Ç–æ–∫–æ–º). –ß–µ—Ç—ã—Ä–µ phit —Å–æ—Å—Ç–∞–≤–ª—è—é—Ç –æ–¥–∏–Ω –ø–æ–ª–Ω—ã–π flit.",
        'qpi-step-2' => "<b>–®–∞–≥ 3: –ü–µ—Ä–µ–¥–∞—á–∞ Flit</b><br>–ü–æ–ª–Ω—ã–π 80-–±–∏—Ç–Ω—ã–π flit –ø–µ—Ä–µ–¥–∞–µ—Ç—Å—è –ø–æ –∫–∞–Ω–∞–ª—É QPI, –∏—Å–ø–æ–ª—å–∑—É—è 20 –ø–∞—Ä–∞–ª–ª–µ–ª—å–Ω—ã—Ö –ª–∏–Ω–∏–π –¥–∞–Ω–Ω—ã—Ö –ø–ª—é—Å —Ç–∞–∫—Ç–æ–≤—ã–µ –ª–∏–Ω–∏–∏ –¥–ª—è —Å–∏–Ω—Ö—Ä–æ–Ω–∏–∑–∞—Ü–∏–∏.",
        'qpi-step-3' => "<b>–®–∞–≥ 4: –í–æ–∑–≤—Ä–∞—Ç –∫—Ä–µ–¥–∏—Ç–∞</b><br>–Ø–¥—Ä–æ B –æ–±—Ä–∞–±–∞—Ç—ã–≤–∞–µ—Ç flit –∏ –≤–æ–∑–≤—Ä–∞—â–∞–µ—Ç –∫—Ä–µ–¥–∏—Ç –Ø–¥—Ä—É A, —É–∫–∞–∑—ã–≤–∞—è, —á—Ç–æ –±—É—Ñ–µ—Ä–Ω–æ–µ –ø—Ä–æ—Å—Ç—Ä–∞–Ω—Å—Ç–≤–æ –¥–æ—Å—Ç—É–ø–Ω–æ –¥–ª—è —Å–ª–µ–¥—É—é—â–µ–π –ø–µ—Ä–µ–¥–∞—á–∏.",
        'qpi-step-4' => "<b>–®–∞–≥ 5: –û–±–Ω–∞—Ä—É–∂–µ–Ω–∏–µ –æ—à–∏–±–æ–∫ –∏ –≤–æ—Å—Å—Ç–∞–Ω–æ–≤–ª–µ–Ω–∏–µ</b><br>QPI –≤–∫–ª—é—á–∞–µ—Ç –æ–±–Ω–∞—Ä—É–∂–µ–Ω–∏–µ –æ—à–∏–±–æ–∫ CRC. –ü—Ä–∏ –æ–±–Ω–∞—Ä—É–∂–µ–Ω–∏–∏ –æ—à–∏–±–∫–∏ –æ—Ç–ø—Ä–∞–≤–∏—Ç–µ–ª—å –ø–æ–≤—Ç–æ—Ä–Ω–æ –ø–µ—Ä–µ–¥–∞–µ—Ç –ø–æ–≤—Ä–µ–∂–¥–µ–Ω–Ω—ã–π flit, –æ–±–µ—Å–ø–µ—á–∏–≤–∞—è –Ω–∞–¥–µ–∂–Ω—É—é —Å–≤—è–∑—å.",
        'qpi-step-5' => "<b>–®–∞–≥ 6: –ü—Ä–æ—Ç–æ–∫–æ–ª –∑–∞–≤–µ—Ä—à–µ–Ω</b><br>–ü—Ä–æ—Ç–æ–∫–æ–ª QPI –æ–±–µ—Å–ø–µ—á–∏–≤–∞–µ—Ç –Ω–∞–¥–µ–∂–Ω—É—é –≤—ã—Å–æ–∫–æ—Å–∫–æ—Ä–æ—Å—Ç–Ω—É—é —Å–≤—è–∑—å –º–µ–∂–¥—É —è–¥—Ä–∞–º–∏, –∏—Å–ø–æ–ª—å–∑—É—è –∫—Ä–µ–¥–∏—Ç—ã, –æ–±–Ω–∞—Ä—É–∂–µ–Ω–∏–µ –æ—à–∏–±–æ–∫ –∏ –∞–≤—Ç–æ–º–∞—Ç–∏—á–µ—Å–∫—É—é –ø–æ–≤—Ç–æ—Ä–Ω—É—é –ø–µ—Ä–µ–¥–∞—á—É.",

        // –†–∞–∑–¥–µ–ª–µ–Ω–Ω—ã–µ —Ç—Ä–∞–Ω–∑–∞–∫—Ü–∏–∏ PCIe
        'pcie-split-init' => "–≠—Ç–æ—Ç —Å—Ü–µ–Ω–∞—Ä–∏–π –¥–µ–º–æ–Ω—Å—Ç—Ä–∏—Ä—É–µ—Ç —Ä–∞–∑–¥–µ–ª–µ–Ω–Ω—ã–µ —Ç—Ä–∞–Ω–∑–∞–∫—Ü–∏–∏ PCIe, –≥–¥–µ –∑–∞–ø—Ä–æ—Å—ã –∏ –∑–∞–≤–µ—Ä—à–µ–Ω–∏—è —Ä–∞–∑–¥–µ–ª–µ–Ω—ã –≤–æ –≤—Ä–µ–º–µ–Ω–∏, –ø–æ–∑–≤–æ–ª—è—è –¶–ü–£ –ø—Ä–æ–¥–æ–ª–∂–∞—Ç—å –¥—Ä—É–≥—É—é —Ä–∞–±–æ—Ç—É –≤ –æ–∂–∏–¥–∞–Ω–∏–∏ –æ—Ç–≤–µ—Ç–æ–≤.",
        'pcie-split-step-0' => "<b>–®–∞–≥ 1: –ò–Ω–∏—Ü–∏–∞—Ü–∏—è –∑–∞–ø—Ä–æ—Å–∞</b><br>–¶–ü–£ –æ—Ç–ø—Ä–∞–≤–ª—è–µ—Ç TLP –∑–∞–ø—Ä–æ—Å–∞ —á—Ç–µ–Ω–∏—è –ø–∞–º—è—Ç–∏ –Ω–∞ –∫–æ–Ω–µ—á–Ω—É—é —Ç–æ—á–∫—É PCIe. –ó–∞–ø—Ä–æ—Å –≤–∫–ª—é—á–∞–µ—Ç —É–Ω–∏–∫–∞–ª—å–Ω—ã–π —Ç–µ–≥ –¥–ª—è —Å–æ–ø–æ—Å—Ç–∞–≤–ª–µ–Ω–∏—è —Å –≤–æ–∑–º–æ–∂–Ω—ã–º –∑–∞–≤–µ—Ä—à–µ–Ω–∏–µ–º.",
        'pcie-split-step-1' => "<b>–®–∞–≥ 2: –ü–µ—Ä–µ–¥–∞—á–∞ –∑–∞–ø—Ä–æ—Å–∞</b><br>TLP –∑–∞–ø—Ä–æ—Å–∞ –ø—Ä–æ—Ö–æ–¥–∏—Ç —á–µ—Ä–µ–∑ —Ñ–∞–±—Ä–∏–∫—É PCIe –∫ —Ü–µ–ª–µ–≤–æ–º—É –∫–æ–Ω–µ—á–Ω–æ–º—É —É—Å—Ç—Ä–æ–π—Å—Ç–≤—É, –∫–æ—Ç–æ—Ä–æ–µ –æ–±—Ä–∞–±–æ—Ç–∞–µ—Ç –æ–ø–µ—Ä–∞—Ü–∏—é —á—Ç–µ–Ω–∏—è –ø–∞–º—è—Ç–∏.",
        'pcie-split-step-2' => "<b>–®–∞–≥ 3: –¶–ü–£ –ø—Ä–æ–¥–æ–ª–∂–∞–µ—Ç</b><br>–í –æ—Ç–ª–∏—á–∏–µ –æ—Ç —Å–∏–Ω—Ö—Ä–æ–Ω–Ω—ã—Ö –æ–ø–µ—Ä–∞—Ü–∏–π, –¶–ü–£ –Ω–µ –∂–¥–µ—Ç –≤ –ø—Ä–æ—Å—Ç–æ–µ. –û–Ω –ø—Ä–æ–¥–æ–ª–∂–∞–µ—Ç –≤—ã–ø–æ–ª–Ω—è—Ç—å –¥—Ä—É–≥–∏–µ –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏–∏, –ø–æ–∫–∞ –∫–æ–Ω–µ—á–Ω–∞—è —Ç–æ—á–∫–∞ –æ–±—Ä–∞–±–∞—Ç—ã–≤–∞–µ—Ç –∑–∞–ø—Ä–æ—Å.",
        'pcie-split-step-3' => "<b>–®–∞–≥ 4: –ü–æ–¥–≥–æ—Ç–æ–≤–∫–∞ –∑–∞–≤–µ—Ä—à–µ–Ω–∏—è</b><br>–ö–æ–Ω–µ—á–Ω–∞—è —Ç–æ—á–∫–∞ –∑–∞–≤–µ—Ä—à–∞–µ—Ç —á—Ç–µ–Ω–∏–µ –ø–∞–º—è—Ç–∏ –∏ –≥–æ—Ç–æ–≤–∏—Ç TLP –∑–∞–≤–µ—Ä—à–µ–Ω–∏—è, —Å–æ–¥–µ—Ä–∂–∞—â–∏–π –∑–∞–ø—Ä–æ—à–µ–Ω–Ω—ã–µ –¥–∞–Ω–Ω—ã–µ –∏ —Å–æ–æ—Ç–≤–µ—Ç—Å—Ç–≤—É—é—â–∏–π —Ç–µ–≥.",
        'pcie-split-step-4' => "<b>–®–∞–≥ 5: –ü–µ—Ä–µ–¥–∞—á–∞ –∑–∞–≤–µ—Ä—à–µ–Ω–∏—è</b><br>TLP –∑–∞–≤–µ—Ä—à–µ–Ω–∏—è –≤–æ–∑–≤—Ä–∞—â–∞–µ—Ç—Å—è –∫ –¶–ü–£, –Ω–µ—Å—è –∑–∞–ø—Ä–æ—à–µ–Ω–Ω—ã–µ –¥–∞–Ω–Ω—ã–µ –∏ –∏—Å—Ö–æ–¥–Ω—ã–π —Ç–µ–≥ –¥–ª—è –ø—Ä–∞–≤–∏–ª—å–Ω–æ–π –º–∞—Ä—à—Ä—É—Ç–∏–∑–∞—Ü–∏–∏.",
        'pcie-split-step-5' => "<b>–®–∞–≥ 6: –¢—Ä–∞–Ω–∑–∞–∫—Ü–∏—è –∑–∞–≤–µ—Ä—à–µ–Ω–∞</b><br>–¶–ü–£ –ø–æ–ª—É—á–∞–µ—Ç –∑–∞–≤–µ—Ä—à–µ–Ω–∏–µ –∏ —Å–æ–ø–æ—Å—Ç–∞–≤–ª—è–µ—Ç –µ–≥–æ —Å –∏—Å—Ö–æ–¥–Ω—ã–º –∑–∞–ø—Ä–æ—Å–æ–º, –∏—Å–ø–æ–ª—å–∑—É—è —Ç–µ–≥. –≠—Ç–∞ –º–æ–¥–µ–ª—å —Ä–∞–∑–¥–µ–ª–µ–Ω–Ω—ã—Ö —Ç—Ä–∞–Ω–∑–∞–∫—Ü–∏–π –ø–æ–≤—ã—à–∞–µ—Ç –æ–±—â—É—é —ç—Ñ—Ñ–µ–∫—Ç–∏–≤–Ω–æ—Å—Ç—å —Å–∏—Å—Ç–µ–º—ã.",

        // –ö–æ–¥–∏—Ä–æ–≤–∞–Ω–∏–µ PCIe
        'pcie-encoding-init' => "–≠—Ç–æ—Ç —Å—Ü–µ–Ω–∞—Ä–∏–π –¥–µ–º–æ–Ω—Å—Ç—Ä–∏—Ä—É–µ—Ç —Å—Ö–µ–º—É –∫–æ–¥–∏—Ä–æ–≤–∞–Ω–∏—è PCIe 128b/130b –∏ –º–µ—Ç–æ–¥—ã —Å–∫—Ä–µ–º–±–ª–∏—Ä–æ–≤–∞–Ω–∏—è, –∏—Å–ø–æ–ª—å–∑—É–µ–º—ã–µ –¥–ª—è –æ–±–µ—Å–ø–µ—á–µ–Ω–∏—è –Ω–∞–¥–µ–∂–Ω–æ–π –≤—ã—Å–æ–∫–æ—Å–∫–æ—Ä–æ—Å—Ç–Ω–æ–π –ø–æ—Å–ª–µ–¥–æ–≤–∞—Ç–µ–ª—å–Ω–æ–π –ø–µ—Ä–µ–¥–∞—á–∏.",
        'pcie-enc-step-0' => "<b>–®–∞–≥ 1: –ò—Å—Ö–æ–¥–Ω—ã–µ –¥–∞–Ω–Ω—ã–µ</b><br>–ù–∞—á–∏–Ω–∞–µ–º —Å–æ 128 –±–∏—Ç –∏—Å—Ö–æ–¥–Ω—ã—Ö –¥–∞–Ω–Ω—ã—Ö, –∫–æ—Ç–æ—Ä—ã–µ –Ω–µ–æ–±—Ö–æ–¥–∏–º–æ –ø–µ—Ä–µ–¥–∞—Ç—å –ø–æ –∫–∞–Ω–∞–ª—É PCIe.",
        'pcie-enc-step-1' => "<b>–®–∞–≥ 2: –°–∫—Ä–µ–º–±–ª–∏—Ä–æ–≤–∞–Ω–∏–µ</b><br>–î–∞–Ω–Ω—ã–µ —Å–∫—Ä–µ–º–±–ª–∏—Ä—É—é—Ç—Å—è –¥–ª—è —É–ª—É—á—à–µ–Ω–∏—è –ø–ª–æ—Ç–Ω–æ—Å—Ç–∏ –ø–µ—Ä–µ—Ö–æ–¥–æ–≤ –∏ —Å–ø–µ–∫—Ç—Ä–∞–ª—å–Ω—ã—Ö —Å–≤–æ–π—Å—Ç–≤, –ø–æ–º–æ–≥–∞—è —Å –≤–æ—Å—Å—Ç–∞–Ω–æ–≤–ª–µ–Ω–∏–µ–º —Ç–∞–∫—Ç–æ–≤–æ–π —á–∞—Å—Ç–æ—Ç—ã —É –ø–æ–ª—É—á–∞—Ç–µ–ª—è.",
        'pcie-enc-step-2' => "<b>–®–∞–≥ 3: –ö–æ–¥–∏—Ä–æ–≤–∞–Ω–∏–µ 128b/130b</b><br>128-–±–∏—Ç–Ω—ã–π –±–ª–æ–∫ –¥–∞–Ω–Ω—ã—Ö –∫–æ–¥–∏—Ä—É–µ—Ç—Å—è –≤ 130-–±–∏—Ç–Ω—ã–π –±–ª–æ–∫ –¥–æ–±–∞–≤–ª–µ–Ω–∏–µ–º 2-–±–∏—Ç–Ω–æ–≥–æ –∑–∞–≥–æ–ª–æ–≤–∫–∞ —Å–∏–Ω—Ö—Ä–æ–Ω–∏–∑–∞—Ü–∏–∏ (10 –¥–ª—è –±–ª–æ–∫–æ–≤ –¥–∞–Ω–Ω—ã—Ö). –≠—Ç–æ –¥–æ–±–∞–≤–ª—è–µ—Ç 1,54% –Ω–∞–∫–ª–∞–¥–Ω—ã—Ö —Ä–∞—Å—Ö–æ–¥–æ–≤, –Ω–æ —É–ª—É—á—à–∞–µ—Ç –∫–∞—á–µ—Å—Ç–≤–æ —Å–∏–≥–Ω–∞–ª–∞.",
        'pcie-enc-step-3' => "<b>–®–∞–≥ 4: –ü–æ—Å–ª–µ–¥–æ–≤–∞—Ç–µ–ª—å–Ω–∞—è –ø–µ—Ä–µ–¥–∞—á–∞</b><br>130-–±–∏—Ç–Ω—ã–µ –∫–æ–¥–∏—Ä–æ–≤–∞–Ω–Ω—ã–µ –±–ª–æ–∫–∏ –ø–µ—Ä–µ–¥–∞—é—Ç—Å—è –ø–æ—Å–ª–µ–¥–æ–≤–∞—Ç–µ–ª—å–Ω–æ –ø–æ –¥–∏—Ñ—Ñ–µ—Ä–µ–Ω—Ü–∏–∞–ª—å–Ω—ã–º –ø–∞—Ä–∞–º —Å –ø–æ—Å–ª–µ–¥–æ–≤–∞—Ç–µ–ª—å–Ω–æ—Å—Ç—è–º–∏ –∫–∞–¥—Ä–∏—Ä–æ–≤–∞–Ω–∏—è, –æ—Ç–º–µ—á–∞—é—â–∏–º–∏ –≥—Ä–∞–Ω–∏—Ü—ã –ø–∞–∫–µ—Ç–æ–≤.",
        'pcie-enc-step-4' => "<b>–®–∞–≥ 5: –ö–æ–¥–∏—Ä–æ–≤–∞–Ω–∏–µ –∑–∞–≤–µ—Ä—à–µ–Ω–æ</b><br>–ü—Ä–æ—Ü–µ—Å—Å –∫–æ–¥–∏—Ä–æ–≤–∞–Ω–∏—è –±–∞–ª–∞–Ω—Å–∏—Ä—É–µ—Ç —ç—Ñ—Ñ–µ–∫—Ç–∏–≤–Ω–æ—Å—Ç—å (98,46%) —Å —Ü–µ–ª–æ—Å—Ç–Ω–æ—Å—Ç—å—é —Å–∏–≥–Ω–∞–ª–∞, –æ–±–µ—Å–ø–µ—á–∏–≤–∞—è –Ω–∞–¥–µ–∂–Ω—É—é –≤—ã—Å–æ–∫–æ—Å–∫–æ—Ä–æ—Å—Ç–Ω—É—é —Å–≤—è–∑—å.",

        // –ú–Ω–æ–≥–æ–ª–∏–Ω–µ–π–Ω—ã–π PCIe
        'pcie-multilane-init' => "–≠—Ç–æ—Ç —Å—Ü–µ–Ω–∞—Ä–∏–π –ø–æ–∫–∞–∑—ã–≤–∞–µ—Ç, –∫–∞–∫ PCIe —Ä–∞—Å–ø—Ä–µ–¥–µ–ª—è–µ—Ç –¥–∞–Ω–Ω—ã–µ –ø–æ –Ω–µ—Å–∫–æ–ª—å–∫–∏–º –ª–∏–Ω–∏—è–º, –∏—Å–ø–æ–ª—å–∑—É—è —Ü–∏–∫–ª–∏—á–µ—Å–∫–æ–µ —Ä–∞—Å–ø—Ä–µ–¥–µ–ª–µ–Ω–∏–µ –¥–ª—è –¥–æ—Å—Ç–∏–∂–µ–Ω–∏—è –±–æ–ª–µ–µ –≤—ã—Å–æ–∫–æ–π —Å–æ–≤–æ–∫—É–ø–Ω–æ–π –ø—Ä–æ–ø—É—Å–∫–Ω–æ–π —Å–ø–æ—Å–æ–±–Ω–æ—Å—Ç–∏.",
        'pcie-multi-step-0' => "<b>–®–∞–≥ 1: –†–∞—Å–ø—Ä–µ–¥–µ–ª–µ–Ω–∏–µ –¥–∞–Ω–Ω—ã—Ö</b><br>–ò—Å—Ö–æ–¥–Ω—ã–µ –¥–∞–Ω–Ω—ã–µ –¥–µ–ª—è—Ç—Å—è –ø–æ–±–∞–π—Ç–Ω–æ –¥–ª—è —Ä–∞—Å–ø—Ä–µ–¥–µ–ª–µ–Ω–∏—è –ø–æ –Ω–µ—Å–∫–æ–ª—å–∫–∏–º –ø–∞—Ä–∞–ª–ª–µ–ª—å–Ω—ã–º –ª–∏–Ω–∏—è–º —Ü–∏–∫–ª–∏—á–µ—Å–∫–∏–º —Å–ø–æ—Å–æ–±–æ–º.",
        'pcie-multi-step-1' => "<b>–®–∞–≥ 2: –ù–∞–∑–Ω–∞—á–µ–Ω–∏–µ –ª–∏–Ω–∏–π</b><br>–ö–∞–∂–¥—ã–π –±–∞–π—Ç –Ω–∞–∑–Ω–∞—á–∞–µ—Ç—Å—è –æ–ø—Ä–µ–¥–µ–ª–µ–Ω–Ω–æ–π –ª–∏–Ω–∏–∏ –ø–æ—Å–ª–µ–¥–æ–≤–∞—Ç–µ–ª—å–Ω–æ. PCIe x4 –∏—Å–ø–æ–ª—å–∑—É–µ—Ç 4 –¥–∏—Ñ—Ñ–µ—Ä–µ–Ω—Ü–∏–∞–ª—å–Ω—ã–µ –ø–∞—Ä—ã, –ø–æ–∑–≤–æ–ª—è—è –ø–µ—Ä–µ–¥–∞–≤–∞—Ç—å 4 –±–∞–π—Ç–∞ –æ–¥–Ω–æ–≤—Ä–µ–º–µ–Ω–Ω–æ.",
        'pcie-multi-step-2' => "<b>–®–∞–≥ 3: –ü–∞—Ä–∞–ª–ª–µ–ª—å–Ω–∞—è –ø–µ—Ä–µ–¥–∞—á–∞</b><br>–í—Å–µ –ª–∏–Ω–∏–∏ –ø–µ—Ä–µ–¥–∞—é—Ç –æ–¥–Ω–æ–≤—Ä–µ–º–µ–Ω–Ω–æ, –ø—Ä–∏ —ç—Ç–æ–º –ø–æ–ª—É—á–∞—Ç–µ–ª—å –≤–æ—Å—Å—Ç–∞–Ω–∞–≤–ª–∏–≤–∞–µ—Ç –∏—Å—Ö–æ–¥–Ω—ã–π –ø–æ—Ç–æ–∫ –¥–∞–Ω–Ω—ã—Ö –∏–∑ –ø–∞—Ä–∞–ª–ª–µ–ª—å–Ω—ã—Ö –≤—Ö–æ–¥–æ–≤.",
        'pcie-multi-step-3' => "<b>–®–∞–≥ 4: –†–∞—Å—á–µ—Ç –ø—Ä–æ–ø—É—Å–∫–Ω–æ–π —Å–ø–æ—Å–æ–±–Ω–æ—Å—Ç–∏</b><br>PCIe x4 –Ω–∞ 8 –ì–¢/—Å –æ–±–µ—Å–ø–µ—á–∏–≤–∞–µ—Ç 31,4 –ì–¢/—Å —ç—Ñ—Ñ–µ–∫—Ç–∏–≤–Ω–æ–π –ø—Ä–æ–ø—É—Å–∫–Ω–æ–π —Å–ø–æ—Å–æ–±–Ω–æ—Å—Ç–∏ –ø–æ—Å–ª–µ –Ω–∞–∫–ª–∞–¥–Ω—ã—Ö —Ä–∞—Å—Ö–æ–¥–æ–≤ –∫–æ–¥–∏—Ä–æ–≤–∞–Ω–∏—è 128b/130b, —á—Ç–æ –¥–∞–µ—Ç ~3,9 –ì–ë/—Å —Å–æ–≤–æ–∫—É–ø–Ω–æ–π –ø—Ä–æ–ø—É—Å–∫–Ω–æ–π —Å–ø–æ—Å–æ–±–Ω–æ—Å—Ç–∏.",

        // ACK/NAK PCIe
        'pcie-ack-nak-init' => "–≠—Ç–æ—Ç —Å—Ü–µ–Ω–∞—Ä–∏–π –¥–µ–º–æ–Ω—Å—Ç—Ä–∏—Ä—É–µ—Ç –º–µ—Ö–∞–Ω–∏–∑–º ACK/NAK –∫–∞–Ω–∞–ª—å–Ω–æ–≥–æ —É—Ä–æ–≤–Ω—è PCIe –¥–ª—è –Ω–∞–¥–µ–∂–Ω–æ–π –¥–æ—Å—Ç–∞–≤–∫–∏ –ø–∞–∫–µ—Ç–æ–≤, –≤–∫–ª—é—á–∞—è –æ–±–Ω–∞—Ä—É–∂–µ–Ω–∏–µ –æ—à–∏–±–æ–∫ –∏ –∞–≤—Ç–æ–º–∞—Ç–∏—á–µ—Å–∫—É—é –ø–æ–≤—Ç–æ—Ä–Ω—É—é –ø–µ—Ä–µ–¥–∞—á—É.",
        'pcie-ack-step-0' => "<b>–®–∞–≥ 1: –ù–∞—Å—Ç—Ä–æ–π–∫–∞</b><br>–ü–µ—Ä–µ–¥–∞—Ç—á–∏–∫ –≥–æ—Ç–æ–≤–∏—Ç TLP –¥–ª—è –ø–µ—Ä–µ–¥–∞—á–∏. –ö–∞–∂–¥—ã–π TLP —Å–æ—Ö—Ä–∞–Ω—è–µ—Ç—Å—è –≤ –±—É—Ñ–µ—Ä–µ –ø–æ–≤—Ç–æ—Ä–Ω–æ–π –ø–µ—Ä–µ–¥–∞—á–∏ –∏ –ø–æ–ª—É—á–∞–µ—Ç –ø–æ—Ä—è–¥–∫–æ–≤—ã–π –Ω–æ–º–µ—Ä –¥–ª—è –æ—Ç—Å–ª–µ–∂–∏–≤–∞–Ω–∏—è.",
        'pcie-ack-step-1' => "<b>–®–∞–≥ 2: –£—Å–ø–µ—à–Ω–∞—è –ø–µ—Ä–µ–¥–∞—á–∞</b><br>TLP #1 —É—Å–ø–µ—à–Ω–æ –ø–µ—Ä–µ–¥–∞–µ—Ç—Å—è –ø–æ–ª—É—á–∞—Ç–µ–ª—é. –ö–∞–Ω–∞–ª—å–Ω—ã–π —É—Ä–æ–≤–µ–Ω—å –¥–æ–±–∞–≤–ª—è–µ—Ç –ø–æ—Ä—è–¥–∫–æ–≤—ã–π –Ω–æ–º–µ—Ä –∏ LCRC –¥–ª—è –æ–±–Ω–∞—Ä—É–∂–µ–Ω–∏—è –æ—à–∏–±–æ–∫.",
        'pcie-ack-step-2' => "<b>–®–∞–≥ 3: –û—Ç–≤–µ—Ç ACK</b><br>–ü–æ–ª—É—á–∞—Ç–µ–ª—å –ø—Ä–æ–≤–µ—Ä—è–µ—Ç LCRC, –Ω–µ –Ω–∞—Ö–æ–¥–∏—Ç –æ—à–∏–±–æ–∫ –∏ –æ—Ç–ø—Ä–∞–≤–ª—è–µ—Ç ACK DLLP –æ–±—Ä–∞—Ç–Ω–æ –ø–µ—Ä–µ–¥–∞—Ç—á–∏–∫—É. –ü–µ—Ä–µ–¥–∞—Ç—á–∏–∫ —Ç–µ–ø–µ—Ä—å –º–æ–∂–µ—Ç —É–¥–∞–ª–∏—Ç—å TLP #1 –∏–∑ –±—É—Ñ–µ—Ä–∞ –ø–æ–≤—Ç–æ—Ä–Ω–æ–π –ø–µ—Ä–µ–¥–∞—á–∏.",
        'pcie-ack-step-3' => "<b>–®–∞–≥ 4: –í–Ω–µ—Å–µ–Ω–∏–µ –æ—à–∏–±–∫–∏</b><br>TLP #2 –ø–æ–≤—Ä–µ–∂–¥–∞–µ—Ç—Å—è –≤–æ –≤—Ä–µ–º—è –ø–µ—Ä–µ–¥–∞—á–∏ (—Å–∏–º—É–ª–∏—Ä–æ–≤–∞–Ω–Ω–∞—è –æ—à–∏–±–∫–∞). –ü–æ–ª—É—á–∞—Ç–µ–ª—å –æ–±–Ω–∞—Ä—É–∂–∏–≤–∞–µ—Ç –Ω–µ—Å–æ–æ—Ç–≤–µ—Ç—Å—Ç–≤–∏–µ LCRC, —É–∫–∞–∑—ã–≤–∞—é—â–µ–µ –Ω–∞ –ø–æ–≤—Ä–µ–∂–¥–µ–Ω–∏–µ –¥–∞–Ω–Ω—ã—Ö.",
        'pcie-ack-step-4' => "<b>–®–∞–≥ 5: –û—Ç–≤–µ—Ç NAK</b><br>–ü–æ–ª—É—á–∞—Ç–µ–ª—å –æ—Ç–ø—Ä–∞–≤–ª—è–µ—Ç NAK DLLP –¥–ª—è –ø–æ—Å–ª–µ–¥–æ–≤–∞—Ç–µ–ª—å–Ω–æ—Å—Ç–∏ #2, —É–∫–∞–∑—ã–≤–∞—è, —á—Ç–æ –ø–∞–∫–µ—Ç –±—ã–ª –ø–æ–≤—Ä–µ–∂–¥–µ–Ω –∏ —Ç—Ä–µ–±—É–µ—Ç –ø–æ–≤—Ç–æ—Ä–Ω–æ–π –ø–µ—Ä–µ–¥–∞—á–∏.",
        'pcie-ack-step-5' => "<b>–®–∞–≥ 6: –ü–æ–≤—Ç–æ—Ä–Ω–∞—è –ø–µ—Ä–µ–¥–∞—á–∞</b><br>–ü–æ–ª—É—á–∏–≤ NAK, –ø–µ—Ä–µ–¥–∞—Ç—á–∏–∫ –ø–æ–≤—Ç–æ—Ä–Ω–æ –ø–µ—Ä–µ–¥–∞–µ—Ç TLP #2 –∏ –≤—Å–µ –ø–æ—Å–ª–µ–¥—É—é—â–∏–µ –ø–∞–∫–µ—Ç—ã (TLP #3) –¥–ª—è —Å–æ—Ö—Ä–∞–Ω–µ–Ω–∏—è –ø–æ—Ä—è–¥–∫–∞. –≠—Ç–æ –ø—Ä–æ—Ç–æ–∫–æ–ª 'Go-Back-N'.",
        'pcie-ack-step-6' => "<b>–®–∞–≥ 7: –í–æ—Å—Å—Ç–∞–Ω–æ–≤–ª–µ–Ω–∏–µ –∑–∞–≤–µ—Ä—à–µ–Ω–æ</b><br>–û–±–∞ –ø–æ–≤—Ç–æ—Ä–Ω–æ –ø–µ—Ä–µ–¥–∞–Ω–Ω—ã—Ö TLP –ø–æ–ª—É—á–µ–Ω—ã —É—Å–ø–µ—à–Ω–æ –∏ –ø–æ–¥—Ç–≤–µ—Ä–∂–¥–µ–Ω—ã ACK. –ö–∞–Ω–∞–ª –≤–æ—Å—Å—Ç–∞–Ω–æ–≤–∏–ª—Å—è –æ—Ç –æ—à–∏–±–∫–∏ –ø—Ä–æ–∑—Ä–∞—á–Ω–æ –¥–ª—è –≤–µ—Ä—Ö–Ω–∏—Ö —É—Ä–æ–≤–Ω–µ–π.",
        'home' => '–ì–ª–∞–≤–Ω–∞—è',
        'lecture-selection' => '–í—ã–±–µ—Ä–∏—Ç–µ –ª–µ–∫—Ü–∏—é, —á—Ç–æ–±—ã –Ω–∞—á–∞—Ç—å'
    ]
];

// –ö–æ–¥ –æ–ø–µ—Ä–∞—Ü–∏–π —Å –æ–ø–∏—Å–∞–Ω–∏—è–º–∏
$opcodeMap = [
    'en' => [
        0x0 => "HALT: Stops the program.",
        0x1 => "LOAD: Loads data from memory into the Accumulator (AC).",
        0x2 => "STORE: Stores data from the Accumulator (AC) into memory.",
        0x3 => "JUMP: Unconditional jump to address.",
        0x4 => "JUMPZ: Jump to address if AC equals zero.",
        0x5 => "ADD: Adds data from memory to the Accumulator (AC).",
        0x6 => "DISABLE_INT: Disables interrupt handling.",
        0x7 => "ENABLE_INT: Enables interrupt handling.",
        0x9 => "LOAD I/OAR: Loads a device address into the I/O Address Register.",
        0xA => "MOVE AC->IOBR: Moves data from the AC to the I/O Buffer Register.",
        0xB => "START I/O: Starts an I/O operation using I/OAR and I/OBR.",
        0xE => "IRET: Returns from an interrupt.",
        0xF => "I/O or DMA: Initiates a complex I/O or DMA operation."
    ],
    'ru' => [
        0x0 => "HALT: –û—Å—Ç–∞–Ω–∞–≤–ª–∏–≤–∞–µ—Ç –ø—Ä–æ–≥—Ä–∞–º–º—É.",
        0x1 => "LOAD: –ó–∞–≥—Ä—É–∂–∞–µ—Ç –¥–∞–Ω–Ω—ã–µ –∏–∑ –ø–∞–º—è—Ç–∏ –≤ –ê–∫–∫—É–º—É–ª—è—Ç–æ—Ä (AC).",
        0x2 => "STORE: –°–æ—Ö—Ä–∞–Ω—è–µ—Ç –¥–∞–Ω–Ω—ã–µ –∏–∑ –ê–∫–∫—É–º—É–ª—è—Ç–æ—Ä–∞ (AC) –≤ –ø–∞–º—è—Ç—å.",
        0x3 => "JUMP: –ë–µ–∑—É—Å–ª–æ–≤–Ω—ã–π –ø–µ—Ä–µ—Ö–æ–¥ –Ω–∞ –∞–¥—Ä–µ—Å.",
        0x4 => "JUMPZ: –ü–µ—Ä–µ—Ö–æ–¥ –Ω–∞ –∞–¥—Ä–µ—Å, –µ—Å–ª–∏ AC —Ä–∞–≤–µ–Ω –Ω—É–ª—é.",
        0x5 => "ADD: –î–æ–±–∞–≤–ª—è–µ—Ç –¥–∞–Ω–Ω—ã–µ –∏–∑ –ø–∞–º—è—Ç–∏ –∫ –ê–∫–∫—É–º—É–ª—è—Ç–æ—Ä—É (AC).",
        0x6 => "DISABLE_INT: –û—Ç–∫–ª—é—á–∞–µ—Ç –æ–±—Ä–∞–±–æ—Ç–∫—É –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–π.",
        0x7 => "ENABLE_INT: –í–∫–ª—é—á–∞–µ—Ç –æ–±—Ä–∞–±–æ—Ç–∫—É –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–π.",
        0x9 => "LOAD I/OAR: –ó–∞–≥—Ä—É–∂–∞–µ—Ç –∞–¥—Ä–µ—Å —É—Å—Ç—Ä–æ–π—Å—Ç–≤–∞ –≤ –†–µ–≥–∏—Å—Ç—Ä –ê–¥—Ä–µ—Å–∞ –í–≤–æ–¥–∞-–í—ã–≤–æ–¥–∞.",
        0xA => "MOVE AC->IOBR: –ü–µ—Ä–µ–º–µ—â–∞–µ—Ç –¥–∞–Ω–Ω—ã–µ –∏–∑ AC –≤ –ë—É—Ñ–µ—Ä–Ω—ã–π –†–µ–≥–∏—Å—Ç—Ä –í–≤–æ–¥–∞-–í—ã–≤–æ–¥–∞.",
        0xB => "START I/O: –ù–∞—á–∏–Ω–∞–µ—Ç –æ–ø–µ—Ä–∞—Ü–∏—é –≤–≤–æ–¥–∞-–≤—ã–≤–æ–¥–∞, –∏—Å–ø–æ–ª—å–∑—É—è I/OAR –∏ I/OBR.",
        0xE => "IRET: –í–æ–∑–≤—Ä–∞—â–∞–µ—Ç –∏–∑ –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏—è.",
        0xF => "I/O or DMA: –ò–Ω–∏—Ü–∏–∏—Ä—É–µ—Ç —Å–ª–æ–∂–Ω—É—é –æ–ø–µ—Ä–∞—Ü–∏—é –≤–≤–æ–¥–∞-–≤—ã–≤–æ–¥–∞ –∏–ª–∏ DMA."
    ]
];

// –§—É–Ω–∫—Ü–∏—è –¥–ª—è –ø–æ–ª—É—á–µ–Ω–∏—è –ø–µ—Ä–µ–≤–æ–¥–∞
function getTranslation($key, $lang = 'en', $params = []) {
    global $translations;
    
    $text = $translations[$lang][$key] ?? $translations['en'][$key] ?? $key;
    
    // –ó–∞–º–µ–Ω—è–µ–º –ø–∞—Ä–∞–º–µ—Ç—Ä—ã –≤ —Ç–µ–∫—Å—Ç–µ
    foreach ($params as $param => $value) {
        $text = str_replace('{' . $param . '}', $value, $text);
    }
    
    return $text;
}

// –ü–æ–ª—É—á–µ–Ω–∏–µ —Ç–µ–∫—É—â–µ–≥–æ —è–∑—ã–∫–∞ –∏–∑ –ø–∞—Ä–∞–º–µ—Ç—Ä–æ–≤ –∏–ª–∏ —Å–µ—Å—Å–∏–∏
$currentLang = $_GET['lang'] ?? $_SESSION['lang'] ?? 'en';
if (!isset($translations[$currentLang])) {
    $currentLang = 'en';
}

// –°–æ—Ö—Ä–∞–Ω–µ–Ω–∏–µ —è–∑—ã–∫–∞ –≤ —Å–µ—Å—Å–∏–∏
if (session_status() == PHP_SESSION_NONE) {
    session_start();
}
$_SESSION['lang'] = $currentLang;
?>
