%TF.GenerationSoftware,KiCad,Pcbnew,8.0.6*%
%TF.CreationDate,2024-11-13T16:57:44+01:00*%
%TF.ProjectId,pcb,7063622e-6b69-4636-9164-5f7063625858,rev?*%
%TF.SameCoordinates,Original*%
%TF.FileFunction,Copper,L1,Top*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 8.0.6) date 2024-11-13 16:57:44*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
G04 Aperture macros list*
%AMRoundRect*
0 Rectangle with rounded corners*
0 $1 Rounding radius*
0 $2 $3 $4 $5 $6 $7 $8 $9 X,Y pos of 4 corners*
0 Add a 4 corners polygon primitive as box body*
4,1,4,$2,$3,$4,$5,$6,$7,$8,$9,$2,$3,0*
0 Add four circle primitives for the rounded corners*
1,1,$1+$1,$2,$3*
1,1,$1+$1,$4,$5*
1,1,$1+$1,$6,$7*
1,1,$1+$1,$8,$9*
0 Add four rect primitives between the rounded corners*
20,1,$1+$1,$2,$3,$4,$5,0*
20,1,$1+$1,$4,$5,$6,$7,0*
20,1,$1+$1,$6,$7,$8,$9,0*
20,1,$1+$1,$8,$9,$2,$3,0*%
G04 Aperture macros list end*
%TA.AperFunction,ComponentPad*%
%ADD10C,2.000000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD11R,3.000000X3.000000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD12C,3.000000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD13C,1.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD14O,1.600000X1.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD15R,1.530000X1.530000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD16C,1.530000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD17R,2.800000X2.800000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD18C,2.800000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD19RoundRect,0.090000X0.660000X0.360000X-0.660000X0.360000X-0.660000X-0.360000X0.660000X-0.360000X0*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD20C,0.200000*%
%TD*%
G04 APERTURE END LIST*
D10*
%TO.P,SW5,1,1*%
%TO.N,5V*%
X127435000Y-90185000D03*
X133935000Y-90185000D03*
%TO.P,SW5,2,2*%
%TO.N,Net-(R10-Pad1)*%
X127435000Y-94685000D03*
X133935000Y-94685000D03*
%TD*%
D11*
%TO.P,P1,1,5V*%
%TO.N,5V*%
X125605000Y-60685000D03*
D12*
%TO.P,P1,2,GND*%
%TO.N,GND*%
X130685000Y-60685000D03*
%TD*%
D13*
%TO.P,C2,1*%
%TO.N,Net-(U1-GPIO1)*%
X193185000Y-123185000D03*
%TO.P,C2,2*%
%TO.N,GND*%
X188185000Y-123185000D03*
%TD*%
%TO.P,R4,1*%
%TO.N,Net-(R3-Pad1)*%
X187785000Y-103185000D03*
D14*
%TO.P,R4,2*%
%TO.N,GND*%
X187785000Y-113345000D03*
%TD*%
D15*
%TO.P,REF\u002A\u002A,1,GND*%
%TO.N,GND*%
X92325000Y-87625000D03*
D16*
%TO.P,REF\u002A\u002A,2,3V3*%
%TO.N,3V3*%
X92325000Y-90165000D03*
%TO.P,REF\u002A\u002A,3,3V3*%
X92325000Y-92705000D03*
%TO.P,REF\u002A\u002A,4,RST*%
%TO.N,unconnected-(U1-RST-Pad4)*%
X92325000Y-95245000D03*
%TO.P,REF\u002A\u002A,5,GND*%
%TO.N,GND*%
X92325000Y-97785000D03*
%TO.P,REF\u002A\u002A,6,GPIO4*%
%TO.N,Net-(J1-SCK)*%
X92325000Y-100325000D03*
%TO.P,REF\u002A\u002A,7,GPIO5*%
%TO.N,Net-(J1-MISO)*%
X92325000Y-102865000D03*
%TO.P,REF\u002A\u002A,8,GPIO6*%
%TO.N,Net-(J1-MOSI)*%
X92325000Y-105405000D03*
%TO.P,REF\u002A\u002A,9,GPIO7*%
%TO.N,Net-(J1-CS)*%
X92325000Y-107945000D03*
%TO.P,REF\u002A\u002A,10,GND*%
%TO.N,GND*%
X92325000Y-110485000D03*
%TO.P,REF\u002A\u002A,11,GPIO8/RGB_LED*%
%TO.N,Net-(D1-DIN)*%
X92325000Y-113025000D03*
%TO.P,REF\u002A\u002A,12,GPIO9*%
%TO.N,Net-(U1-GPIO9)*%
X92325000Y-115565000D03*
%TO.P,REF\u002A\u002A,13,5V*%
%TO.N,5V*%
X92325000Y-118105000D03*
%TO.P,REF\u002A\u002A,14,5V*%
X92325000Y-120645000D03*
%TO.P,REF\u002A\u002A,15,GND*%
%TO.N,GND*%
X92325000Y-123185000D03*
%TO.P,REF\u002A\u002A,16,GND*%
X115185000Y-123185000D03*
%TO.P,REF\u002A\u002A,17,GND*%
X115185000Y-120645000D03*
%TO.P,REF\u002A\u002A,18,GPIO19/USBD_+*%
%TO.N,Net-(U1-GPIO19{slash}USBD_+)*%
X115185000Y-118105000D03*
%TO.P,REF\u002A\u002A,19,GPIO18/USBD_-*%
%TO.N,unconnected-(U1-GPIO18{slash}USBD_--Pad19)*%
X115185000Y-115565000D03*
%TO.P,REF\u002A\u002A,20,GND*%
%TO.N,GND*%
X115185000Y-113025000D03*
%TO.P,REF\u002A\u002A,21,GPIO21/U0TXD*%
%TO.N,unconnected-(U1-GPIO21{slash}U0TXD-Pad21)*%
X115185000Y-110485000D03*
%TO.P,REF\u002A\u002A,22,GPIO20/U0RXD*%
%TO.N,unconnected-(U1-GPIO20{slash}U0RXD-Pad22)*%
X115185000Y-107945000D03*
%TO.P,REF\u002A\u002A,23,GND*%
%TO.N,GND*%
X115185000Y-105405000D03*
%TO.P,REF\u002A\u002A,24,GPIO10*%
%TO.N,Net-(U1-GPIO10)*%
X115185000Y-102865000D03*
%TO.P,REF\u002A\u002A,25,GND*%
%TO.N,GND*%
X115185000Y-100325000D03*
%TO.P,REF\u002A\u002A,26,GPIO3*%
X115185000Y-97785000D03*
%TO.P,REF\u002A\u002A,27,GPIO2*%
%TO.N,Net-(U1-GPIO2)*%
X115185000Y-95245000D03*
%TO.P,REF\u002A\u002A,28,GPIO1*%
%TO.N,Net-(U1-GPIO1)*%
X115185000Y-92705000D03*
%TO.P,REF\u002A\u002A,29,GPIO0*%
%TO.N,Net-(J2-A0)*%
X115185000Y-90165000D03*
%TO.P,REF\u002A\u002A,30,GND*%
%TO.N,GND*%
X115185000Y-87625000D03*
%TD*%
D13*
%TO.P,R3,1*%
%TO.N,Net-(R3-Pad1)*%
X193535000Y-103185000D03*
D14*
%TO.P,R3,2*%
%TO.N,Net-(U1-GPIO1)*%
X193535000Y-113345000D03*
%TD*%
D17*
%TO.P,J2,1,A0*%
%TO.N,Net-(J2-A0)*%
X90685000Y-61185000D03*
D18*
%TO.P,J2,2,GND*%
%TO.N,GND*%
X95685000Y-61185000D03*
%TO.P,J2,3,5V*%
%TO.N,5V*%
X100685000Y-61185000D03*
%TO.P,J2,4,D0*%
%TO.N,unconnected-(J2-D0-Pad4)*%
X105685000Y-61185000D03*
%TD*%
D13*
%TO.P,R1,1*%
%TO.N,Net-(R1-Pad1)*%
X173185000Y-103105000D03*
D14*
%TO.P,R1,2*%
%TO.N,GND*%
X173185000Y-113265000D03*
%TD*%
D13*
%TO.P,R10,1*%
%TO.N,Net-(R10-Pad1)*%
X127885000Y-103025000D03*
D14*
%TO.P,R10,2*%
%TO.N,GND*%
X127885000Y-113185000D03*
%TD*%
D13*
%TO.P,R2,1*%
%TO.N,Net-(R1-Pad1)*%
X178685000Y-103025000D03*
D14*
%TO.P,R2,2*%
%TO.N,Net-(U1-GPIO2)*%
X178685000Y-113185000D03*
%TD*%
D13*
%TO.P,C5,1*%
%TO.N,Net-(U1-GPIO19{slash}USBD_+)*%
X133435000Y-123185000D03*
%TO.P,C5,2*%
%TO.N,GND*%
X128435000Y-123185000D03*
%TD*%
D10*
%TO.P,SW3,1,1*%
%TO.N,5V*%
X143785000Y-90085000D03*
X150285000Y-90085000D03*
%TO.P,SW3,2,2*%
%TO.N,Net-(R5-Pad1)*%
X143785000Y-94585000D03*
X150285000Y-94585000D03*
%TD*%
D13*
%TO.P,C4,1*%
%TO.N,Net-(U1-GPIO10)*%
X163185000Y-123185000D03*
%TO.P,C4,2*%
%TO.N,GND*%
X158185000Y-123185000D03*
%TD*%
D11*
%TO.P,J4,1,5V*%
%TO.N,5V*%
X184025000Y-61185000D03*
D12*
%TO.P,J4,2,GND*%
%TO.N,GND*%
X189105000Y-61185000D03*
%TO.P,J4,3,Data*%
%TO.N,Net-(D3-DOUT)*%
X194185000Y-61185000D03*
%TD*%
D11*
%TO.P,J3,1,GND*%
%TO.N,GND*%
X151275000Y-60685000D03*
D12*
%TO.P,J3,2,5V*%
%TO.N,5V*%
X156355000Y-60685000D03*
%TO.P,J3,3,S*%
%TO.N,GND*%
X161435000Y-60685000D03*
%TD*%
D17*
%TO.P,J1,1,CS*%
%TO.N,Net-(J1-CS)*%
X77185000Y-101685000D03*
D18*
%TO.P,J1,2,SCK*%
%TO.N,Net-(J1-SCK)*%
X77185000Y-96685000D03*
%TO.P,J1,3,MOSI*%
%TO.N,Net-(J1-MOSI)*%
X77185000Y-91685000D03*
%TO.P,J1,4,MISO*%
%TO.N,Net-(J1-MISO)*%
X77185000Y-86685000D03*
%TO.P,J1,5,5V*%
%TO.N,5V*%
X77185000Y-81685000D03*
%TO.P,J1,6,GND*%
%TO.N,GND*%
X77185000Y-76685000D03*
%TD*%
D10*
%TO.P,SW2,1,1*%
%TO.N,5V*%
X187185000Y-90185000D03*
X193685000Y-90185000D03*
%TO.P,SW2,2,2*%
%TO.N,Net-(R3-Pad1)*%
X187185000Y-94685000D03*
X193685000Y-94685000D03*
%TD*%
D13*
%TO.P,R5,1*%
%TO.N,Net-(R5-Pad1)*%
X149535000Y-103085000D03*
D14*
%TO.P,R5,2*%
%TO.N,Net-(U1-GPIO9)*%
X149535000Y-113245000D03*
%TD*%
D13*
%TO.P,R6,1*%
%TO.N,Net-(R5-Pad1)*%
X143785000Y-103085000D03*
D14*
%TO.P,R6,2*%
%TO.N,GND*%
X143785000Y-113245000D03*
%TD*%
D13*
%TO.P,R7,1*%
%TO.N,Net-(R7-Pad1)*%
X163785000Y-103085000D03*
D14*
%TO.P,R7,2*%
%TO.N,Net-(U1-GPIO10)*%
X163785000Y-113245000D03*
%TD*%
D10*
%TO.P,SW4,1,1*%
%TO.N,5V*%
X157785000Y-90085000D03*
X164285000Y-90085000D03*
%TO.P,SW4,2,2*%
%TO.N,Net-(R7-Pad1)*%
X157785000Y-94585000D03*
X164285000Y-94585000D03*
%TD*%
D13*
%TO.P,C3,1*%
%TO.N,Net-(U1-GPIO9)*%
X149185000Y-123185000D03*
%TO.P,C3,2*%
%TO.N,GND*%
X144185000Y-123185000D03*
%TD*%
D19*
%TO.P,D3,1,VDD*%
%TO.N,5V*%
X194185000Y-78685000D03*
%TO.P,D3,2,DOUT*%
%TO.N,Net-(D3-DOUT)*%
X194185000Y-75385000D03*
%TO.P,D3,3,VSS*%
%TO.N,GND*%
X189285000Y-75385000D03*
%TO.P,D3,4,DIN*%
%TO.N,Net-(D1-DOUT)*%
X189285000Y-78685000D03*
%TD*%
%TO.P,D1,1,VDD*%
%TO.N,5V*%
X130185000Y-78685000D03*
%TO.P,D1,2,DOUT*%
%TO.N,Net-(D1-DOUT)*%
X130185000Y-75385000D03*
%TO.P,D1,3,VSS*%
%TO.N,GND*%
X125285000Y-75385000D03*
%TO.P,D1,4,DIN*%
%TO.N,Net-(D1-DIN)*%
X125285000Y-78685000D03*
%TD*%
D13*
%TO.P,R9,1*%
%TO.N,Net-(R10-Pad1)*%
X133935000Y-103025000D03*
D14*
%TO.P,R9,2*%
%TO.N,Net-(U1-GPIO19{slash}USBD_+)*%
X133935000Y-113185000D03*
%TD*%
D10*
%TO.P,SW1,1,1*%
%TO.N,5V*%
X172185000Y-90185000D03*
X178685000Y-90185000D03*
%TO.P,SW1,2,2*%
%TO.N,Net-(R1-Pad1)*%
X172185000Y-94685000D03*
X178685000Y-94685000D03*
%TD*%
D13*
%TO.P,R8,1*%
%TO.N,Net-(R7-Pad1)*%
X157635000Y-103005000D03*
D14*
%TO.P,R8,2*%
%TO.N,GND*%
X157635000Y-113165000D03*
%TD*%
D13*
%TO.P,C1,1*%
%TO.N,Net-(U1-GPIO2)*%
X178185000Y-123185000D03*
%TO.P,C1,2*%
%TO.N,GND*%
X173185000Y-123185000D03*
%TD*%
D20*
%TO.N,GND*%
X189285000Y-75385000D02*
X189285000Y-61365000D01*
X125285000Y-75385000D02*
X104565000Y-75385000D01*
X104565000Y-75385000D02*
X92325000Y-87625000D01*
X189285000Y-61365000D02*
X189105000Y-61185000D01*
%TO.N,Net-(D1-DIN)*%
X96685000Y-108665000D02*
X92325000Y-113025000D01*
X125285000Y-78685000D02*
X117128862Y-78685000D01*
X117128862Y-78685000D02*
X96685000Y-99128862D01*
X96685000Y-99128862D02*
X96685000Y-108665000D01*
%TO.N,Net-(D1-DOUT)*%
X185985000Y-75385000D02*
X189285000Y-78685000D01*
X130185000Y-75385000D02*
X185985000Y-75385000D01*
%TO.N,5V*%
X97685000Y-99685000D02*
X97685000Y-112745000D01*
X128185000Y-80685000D02*
X116685000Y-80685000D01*
X130185000Y-78685000D02*
X128185000Y-80685000D01*
X116685000Y-80685000D02*
X97685000Y-99685000D01*
X97685000Y-112745000D02*
X92325000Y-118105000D01*
X193685000Y-79185000D02*
X193685000Y-90185000D01*
X194185000Y-78685000D02*
X193685000Y-79185000D01*
%TO.N,Net-(D3-DOUT)*%
X194185000Y-75385000D02*
X194185000Y-61185000D01*
%TD*%
M02*
