Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jan 16 19:38:00 2025
| Host         : Z1R343L running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7s6ftgb196-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 50
+-----------+----------+------------------------------------------------+------------+
| Rule      | Severity | Description                                    | Violations |
+-----------+----------+------------------------------------------------+------------+
| TIMING-6  | Warning  | No common primary clock between related clocks | 2          |
| TIMING-7  | Warning  | No common node between related clocks          | 2          |
| TIMING-17 | Warning  | Non-clocked sequential cell                    | 26         |
| TIMING-18 | Warning  | Missing input or output delay                  | 19         |
| TIMING-35 | Warning  | No common node in paths with the same clock    | 1          |
+-----------+----------+------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-6#1 Warning
No common primary clock between related clocks  
The clocks clk and rst are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk] -to [get_clocks rst]
Related violations: <none>

TIMING-6#2 Warning
No common primary clock between related clocks  
The clocks rst and clk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks rst] -to [get_clocks clk]
Related violations: <none>

TIMING-7#1 Warning
No common node between related clocks  
The clocks clk and rst are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk] -to [get_clocks rst]
Related violations: <none>

TIMING-7#2 Warning
No common node between related clocks  
The clocks rst and clk are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks rst] -to [get_clocks clk]
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin key_proc_inst/key_ctrl_inst/down_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin key_proc_inst/key_ctrl_inst/down_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin key_proc_inst/key_ctrl_inst/down_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin key_proc_inst/key_ctrl_inst/down_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin key_proc_inst/key_ctrl_inst/old_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin key_proc_inst/key_ctrl_inst/old_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin key_proc_inst/key_ctrl_inst/old_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin key_proc_inst/key_ctrl_inst/old_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin key_proc_inst/key_ctrl_inst/val_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin key_proc_inst/key_ctrl_inst/val_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Warning
Non-clocked sequential cell  
The clock pin key_proc_inst/key_ctrl_inst/val_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Warning
Non-clocked sequential cell  
The clock pin key_proc_inst/key_ctrl_inst/val_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Warning
Non-clocked sequential cell  
The clock pin key_proc_inst/mode_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Warning
Non-clocked sequential cell  
The clock pin key_proc_inst/mode_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Warning
Non-clocked sequential cell  
The clock pin key_proc_inst/write_pulse_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Warning
Non-clocked sequential cell  
The clock pin led_proc_inst/led_pattern_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Warning
Non-clocked sequential cell  
The clock pin led_proc_inst/led_pattern_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Warning
Non-clocked sequential cell  
The clock pin led_proc_inst/led_pattern_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Warning
Non-clocked sequential cell  
The clock pin led_proc_inst/led_pattern_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Warning
Non-clocked sequential cell  
The clock pin led_proc_inst/led_pattern_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Warning
Non-clocked sequential cell  
The clock pin led_proc_inst/led_pattern_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Warning
Non-clocked sequential cell  
The clock pin led_proc_inst/led_pattern_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Warning
Non-clocked sequential cell  
The clock pin led_proc_inst/led_pattern_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Warning
Non-clocked sequential cell  
The clock pin seg_proc_init/bits_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Warning
Non-clocked sequential cell  
The clock pin seg_proc_init/bits_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Warning
Non-clocked sequential cell  
The clock pin seg_proc_init/bits_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on rtc_data relative to clock(s) clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on dula[0] relative to clock(s) rst
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on dula[1] relative to clock(s) rst
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on dula[2] relative to clock(s) rst
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on dula[3] relative to clock(s) rst
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on dula[4] relative to clock(s) rst
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on dula[5] relative to clock(s) rst
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on dula[6] relative to clock(s) rst
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on dula[7] relative to clock(s) rst
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on rtc_ce relative to clock(s) clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on rtc_sclk relative to clock(s) clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on wela[0] relative to clock(s) rst
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on wela[1] relative to clock(s) rst
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on wela[2] relative to clock(s) rst
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on wela[3] relative to clock(s) rst
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on wela[4] relative to clock(s) rst
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on wela[5] relative to clock(s) rst
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on wela[6] relative to clock(s) rst
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on wela[7] relative to clock(s) rst
Related violations: <none>

TIMING-35#1 Warning
No common node in paths with the same clock  
The clock rst has paths without a common node. First path found between rst and seg_proc_init/u_seg_driver/digit_sel_reg[4]/PRE. Please review clock constraints
Related violations: <none>


