; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
; RUN: opt -vplan-vec-scenario="m4;v4;m4s1" \
; RUN: -disable-output -vplan-vec \
; RUN:  -vplan-peel-for-safety=1 \
; RUN: -print-after=vplan-vec \
; RUN: -vplan-enable-peeling %s 2>&1 | FileCheck %s

target datalayout = "e-i64:64-v16:16-v24:32-v32:32-v48:64-v96:128-v192:256-v256:256-v512:512-v1024:1024"
target triple = "x86_64-unknown-linux-gnu"

define void @test_store(i64* nocapture %ary, i32 %c) {
;
; CHECK-LABEL: @test_store(
; CHECK-NEXT:  entry:
; CHECK-NEXT:    br label [[PEEL_CHECKZ30:%.*]]
; CHECK:       peel.checkz30:
; CHECK-NEXT:    [[BROADCAST_SPLATINSERT:%.*]] = insertelement <4 x i64*> poison, i64* [[ARY:%.*]], i32 0
; CHECK-NEXT:    [[BROADCAST_SPLAT:%.*]] = shufflevector <4 x i64*> [[BROADCAST_SPLATINSERT]], <4 x i64*> poison, <4 x i32> zeroinitializer
; CHECK-NEXT:    [[TMP0:%.*]] = ptrtoint <4 x i64*> [[BROADCAST_SPLAT]] to <4 x i64>
; CHECK-NEXT:    [[DOTEXTRACT_0_:%.*]] = extractelement <4 x i64> [[TMP0]], i32 0
; CHECK-NEXT:    [[TMP1:%.*]] = udiv i64 [[DOTEXTRACT_0_]], 8
; CHECK-NEXT:    [[TMP2:%.*]] = mul i64 [[TMP1]], 3
; CHECK-NEXT:    [[TMP3:%.*]] = urem i64 [[TMP2]], 4
; CHECK-NEXT:    [[BROADCAST_SPLATINSERT3:%.*]] = insertelement <4 x i64> poison, i64 [[TMP3]], i32 0
; CHECK-NEXT:    [[BROADCAST_SPLAT4:%.*]] = shufflevector <4 x i64> [[BROADCAST_SPLATINSERT3]], <4 x i64> poison, <4 x i32> zeroinitializer
; CHECK-NEXT:    [[TMP4:%.*]] = icmp eq i64 0, [[TMP3]]
; CHECK-NEXT:    br i1 [[TMP4]], label [[MERGE_BLK28:%.*]], label [[PEEL_CHECKV31:%.*]]
; CHECK:       peel.checkv31:
; CHECK-NEXT:    [[TMP5:%.*]] = add i64 [[TMP3]], 4
; CHECK-NEXT:    [[TMP6:%.*]] = icmp ugt i64 [[TMP5]], 1024
; CHECK-NEXT:    br i1 [[TMP6]], label [[MERGE_BLK24:%.*]], label [[VPLANNEDBB:%.*]]
; CHECK:       VPlannedBB:
; CHECK-NEXT:    [[BROADCAST_SPLATINSERT6:%.*]] = insertelement <4 x i32> poison, i32 [[C:%.*]], i32 0
; CHECK-NEXT:    [[BROADCAST_SPLAT7:%.*]] = shufflevector <4 x i32> [[BROADCAST_SPLATINSERT6]], <4 x i32> poison, <4 x i32> zeroinitializer
; CHECK-NEXT:    br label [[VPLANNEDBB1:%.*]]
; CHECK:       VPlannedBB1:
; CHECK-NEXT:    br label [[VPLANNEDBB2:%.*]]
; CHECK:       VPlannedBB2:
; CHECK-NEXT:    [[UNI_PHI:%.*]] = phi i64 [ 0, [[VPLANNEDBB1]] ], [ [[TMP12:%.*]], [[NEW_LATCH:%.*]] ]
; CHECK-NEXT:    [[VEC_PHI:%.*]] = phi <4 x i64> [ <i64 0, i64 1, i64 2, i64 3>, [[VPLANNEDBB1]] ], [ [[TMP11:%.*]], [[NEW_LATCH]] ]
; CHECK-NEXT:    [[TMP7:%.*]] = icmp ult <4 x i64> [[VEC_PHI]], [[BROADCAST_SPLAT4]]
; CHECK-NEXT:    br label [[VPLANNEDBB5:%.*]]
; CHECK:       VPlannedBB5:
; CHECK-NEXT:    [[SCALAR_GEP:%.*]] = getelementptr inbounds i64, i64* [[ARY]], i64 [[UNI_PHI]]
; CHECK-NEXT:    [[TMP8:%.*]] = sext <4 x i32> [[BROADCAST_SPLAT7]] to <4 x i64>
; CHECK-NEXT:    [[TMP9:%.*]] = add <4 x i64> [[TMP8]], [[VEC_PHI]]
; CHECK-NEXT:    [[TMP10:%.*]] = bitcast i64* [[SCALAR_GEP]] to <4 x i64>*
; CHECK-NEXT:    call void @llvm.masked.store.v4i64.p0v4i64(<4 x i64> [[TMP9]], <4 x i64>* [[TMP10]], i32 8, <4 x i1> [[TMP7]])
; CHECK-NEXT:    br label [[NEW_LATCH]]
; CHECK:       new_latch:
; CHECK-NEXT:    [[TMP11]] = add nuw nsw <4 x i64> [[VEC_PHI]], <i64 4, i64 4, i64 4, i64 4>
; CHECK-NEXT:    [[TMP12]] = add nuw nsw i64 [[UNI_PHI]], 4
; CHECK-NEXT:    [[TMP13:%.*]] = icmp ult <4 x i64> [[TMP11]], [[BROADCAST_SPLAT4]]
; CHECK-NEXT:    [[TMP14:%.*]] = bitcast <4 x i1> [[TMP13]] to i4
; CHECK-NEXT:    [[TMP15:%.*]] = icmp eq i4 [[TMP14]], 0
; CHECK-NEXT:    br i1 [[TMP15]], label [[VPLANNEDBB8:%.*]], label [[VPLANNEDBB2]]
; CHECK:       VPlannedBB8:
; CHECK-NEXT:    [[TMP16:%.*]] = mul i64 1, [[TMP3]]
; CHECK-NEXT:    [[TMP17:%.*]] = add i64 0, [[TMP16]]
; CHECK-NEXT:    br label [[VPLANNEDBB9:%.*]]
; CHECK:       VPlannedBB9:
; CHECK-NEXT:    br label [[MERGE_BLK28]]
; CHECK:       merge.blk24:
; CHECK-NEXT:    [[UNI_PHI10:%.*]] = phi i64 [ 0, [[PEEL_CHECKV31]] ]
; CHECK-NEXT:    br label [[REMBLK13:%.*]]
; CHECK:       RemBlk13:
; CHECK-NEXT:    br label [[FOR_BODY:%.*]]
; CHECK:       VPlannedBB11:
; CHECK-NEXT:    br label [[FINAL_MERGE:%.*]]
; CHECK:       merge.blk28:
; CHECK-NEXT:    [[UNI_PHI12:%.*]] = phi i64 [ 0, [[PEEL_CHECKZ30]] ], [ [[TMP17]], [[VPLANNEDBB9]] ]
; CHECK-NEXT:    br label [[VPLANNEDBB13:%.*]]
; CHECK:       VPlannedBB13:
; CHECK-NEXT:    [[TMP18:%.*]] = add i64 [[TMP3]], 4
; CHECK-NEXT:    [[TMP19:%.*]] = icmp ugt i64 [[TMP18]], 1024
; CHECK-NEXT:    br i1 [[TMP19]], label [[MERGE_BLK26:%.*]], label [[VPLANNEDBB14:%.*]]
; CHECK:       VPlannedBB14:
; CHECK-NEXT:    [[BROADCAST_SPLATINSERT20:%.*]] = insertelement <4 x i32> poison, i32 [[C]], i32 0
; CHECK-NEXT:    [[BROADCAST_SPLAT21:%.*]] = shufflevector <4 x i32> [[BROADCAST_SPLATINSERT20]], <4 x i32> poison, <4 x i32> zeroinitializer
; CHECK-NEXT:    br label [[VPLANNEDBB15:%.*]]
; CHECK:       VPlannedBB15:
; CHECK-NEXT:    [[UNI_PHI12IND_START_BCAST_SPLATINSERT:%.*]] = insertelement <4 x i64> poison, i64 [[UNI_PHI12]], i32 0
; CHECK-NEXT:    [[UNI_PHI12IND_START_BCAST_SPLAT:%.*]] = shufflevector <4 x i64> [[UNI_PHI12IND_START_BCAST_SPLATINSERT]], <4 x i64> poison, <4 x i32> zeroinitializer
; CHECK-NEXT:    [[TMP20:%.*]] = add <4 x i64> [[UNI_PHI12IND_START_BCAST_SPLAT]], <i64 0, i64 1, i64 2, i64 3>
; CHECK-NEXT:    [[N_ADJST:%.*]] = sub nuw nsw i64 1024, [[TMP3]]
; CHECK-NEXT:    [[N_MOD_VF:%.*]] = urem i64 [[N_ADJST]], 4
; CHECK-NEXT:    [[N_VEC:%.*]] = sub nuw nsw i64 1024, [[N_MOD_VF]]
; CHECK-NEXT:    br label [[VECTOR_BODY:%.*]]
; CHECK:       vector.body:
; CHECK-NEXT:    [[UNI_PHI17:%.*]] = phi i64 [ [[UNI_PHI12]], [[VPLANNEDBB15]] ], [ [[TMP25:%.*]], [[VECTOR_BODY]] ]
; CHECK-NEXT:    [[VEC_PHI18:%.*]] = phi <4 x i64> [ [[TMP20]], [[VPLANNEDBB15]] ], [ [[TMP24:%.*]], [[VECTOR_BODY]] ]
; CHECK-NEXT:    [[SCALAR_GEP19:%.*]] = getelementptr inbounds i64, i64* [[ARY]], i64 [[UNI_PHI17]]
; CHECK-NEXT:    [[TMP21:%.*]] = sext <4 x i32> [[BROADCAST_SPLAT21]] to <4 x i64>
; CHECK-NEXT:    [[TMP22:%.*]] = add <4 x i64> [[TMP21]], [[VEC_PHI18]]
; CHECK-NEXT:    [[TMP23:%.*]] = bitcast i64* [[SCALAR_GEP19]] to <4 x i64>*
; CHECK-NEXT:    store <4 x i64> [[TMP22]], <4 x i64>* [[TMP23]], align 8, !intel.preferred_alignment !0
; CHECK-NEXT:    [[TMP24]] = add nuw nsw <4 x i64> [[VEC_PHI18]], <i64 4, i64 4, i64 4, i64 4>
; CHECK-NEXT:    [[TMP25]] = add nuw nsw i64 [[UNI_PHI17]], 4
; CHECK-NEXT:    [[TMP26:%.*]] = icmp ult i64 [[TMP25]], [[N_VEC]]
; CHECK-NEXT:    br i1 [[TMP26]], label [[VECTOR_BODY]], label [[VPLANNEDBB22:%.*]], !llvm.loop [[LOOP1:![0-9]+]]
; CHECK:       VPlannedBB22:
; CHECK-NEXT:    [[TMP27:%.*]] = mul i64 1, [[N_VEC]]
; CHECK-NEXT:    [[TMP28:%.*]] = add i64 0, [[TMP27]]
; CHECK-NEXT:    br label [[VPLANNEDBB23:%.*]]
; CHECK:       VPlannedBB23:
; CHECK-NEXT:    br label [[VPLANNEDBB24:%.*]]
; CHECK:       VPlannedBB24:
; CHECK-NEXT:    [[TMP29:%.*]] = icmp eq i64 1024, [[N_VEC]]
; CHECK-NEXT:    br i1 [[TMP29]], label [[FINAL_MERGE]], label [[MERGE_BLK26]]
; CHECK:       merge.blk26:
; CHECK-NEXT:    [[UNI_PHI25:%.*]] = phi i64 [ [[TMP28]], [[VPLANNEDBB24]] ], [ [[UNI_PHI12]], [[VPLANNEDBB13]] ]
; CHECK-NEXT:    br label [[VPLANNEDBB26:%.*]]
; CHECK:       VPlannedBB26:
; CHECK-NEXT:    [[BROADCAST_SPLATINSERT33:%.*]] = insertelement <4 x i32> poison, i32 [[C]], i32 0
; CHECK-NEXT:    [[BROADCAST_SPLAT34:%.*]] = shufflevector <4 x i32> [[BROADCAST_SPLATINSERT33]], <4 x i32> poison, <4 x i32> zeroinitializer
; CHECK-NEXT:    br label [[VPLANNEDBB27:%.*]]
; CHECK:       VPlannedBB27:
; CHECK-NEXT:    [[UNI_PHI25IND_START_BCAST_SPLATINSERT:%.*]] = insertelement <4 x i64> poison, i64 [[UNI_PHI25]], i32 0
; CHECK-NEXT:    [[UNI_PHI25IND_START_BCAST_SPLAT:%.*]] = shufflevector <4 x i64> [[UNI_PHI25IND_START_BCAST_SPLATINSERT]], <4 x i64> poison, <4 x i32> zeroinitializer
; CHECK-NEXT:    [[TMP30:%.*]] = add <4 x i64> [[UNI_PHI25IND_START_BCAST_SPLAT]], <i64 0, i64 1, i64 2, i64 3>
; CHECK-NEXT:    br label [[VPLANNEDBB28:%.*]]
; CHECK:       VPlannedBB28:
; CHECK-NEXT:    [[UNI_PHI29:%.*]] = phi i64 [ [[UNI_PHI25]], [[VPLANNEDBB27]] ], [ [[TMP36:%.*]], [[NEW_LATCH19:%.*]] ]
; CHECK-NEXT:    [[VEC_PHI30:%.*]] = phi <4 x i64> [ [[TMP30]], [[VPLANNEDBB27]] ], [ [[TMP35:%.*]], [[NEW_LATCH19]] ]
; CHECK-NEXT:    [[TMP31:%.*]] = icmp ult <4 x i64> [[VEC_PHI30]], <i64 1024, i64 1024, i64 1024, i64 1024>
; CHECK-NEXT:    br label [[VPLANNEDBB31:%.*]]
; CHECK:       VPlannedBB31:
; CHECK-NEXT:    [[SCALAR_GEP32:%.*]] = getelementptr inbounds i64, i64* [[ARY]], i64 [[UNI_PHI29]]
; CHECK-NEXT:    [[TMP32:%.*]] = sext <4 x i32> [[BROADCAST_SPLAT34]] to <4 x i64>
; CHECK-NEXT:    [[TMP33:%.*]] = add <4 x i64> [[TMP32]], [[VEC_PHI30]]
; CHECK-NEXT:    [[TMP34:%.*]] = bitcast i64* [[SCALAR_GEP32]] to <4 x i64>*
; CHECK-NEXT:    call void @llvm.masked.store.v4i64.p0v4i64(<4 x i64> [[TMP33]], <4 x i64>* [[TMP34]], i32 8, <4 x i1> [[TMP31]])
; CHECK-NEXT:    br label [[NEW_LATCH19]]
; CHECK:       new_latch19:
; CHECK-NEXT:    [[TMP35]] = add nuw nsw <4 x i64> [[VEC_PHI30]], <i64 4, i64 4, i64 4, i64 4>
; CHECK-NEXT:    [[TMP36]] = add nuw nsw i64 [[UNI_PHI29]], 4
; CHECK-NEXT:    [[TMP37:%.*]] = icmp ult <4 x i64> [[TMP35]], <i64 1024, i64 1024, i64 1024, i64 1024>
; CHECK-NEXT:    [[TMP38:%.*]] = bitcast <4 x i1> [[TMP37]] to i4
; CHECK-NEXT:    [[TMP39:%.*]] = icmp eq i4 [[TMP38]], 0
; CHECK-NEXT:    br i1 [[TMP39]], label [[VPLANNEDBB35:%.*]], label [[VPLANNEDBB28]]
; CHECK:       VPlannedBB35:
; CHECK-NEXT:    br label [[VPLANNEDBB36:%.*]]
; CHECK:       VPlannedBB36:
; CHECK-NEXT:    br label [[FINAL_MERGE]]
; CHECK:       final.merge:
; CHECK-NEXT:    [[UNI_PHI37:%.*]] = phi i64 [ [[INDVARS_IV_NEXT:%.*]], [[VPLANNEDBB11:%.*]] ], [ 1024, [[VPLANNEDBB36]] ], [ [[TMP28]], [[VPLANNEDBB24]] ]
; CHECK-NEXT:    br label [[FOR_END:%.*]]
; CHECK:       for.body:
; CHECK-NEXT:    [[INDVARS_IV:%.*]] = phi i64 [ [[UNI_PHI10]], [[REMBLK13]] ], [ [[INDVARS_IV_NEXT]], [[FOR_BODY]] ]
; CHECK-NEXT:    [[PTR:%.*]] = getelementptr inbounds i64, i64* [[ARY]], i64 [[INDVARS_IV]]
; CHECK-NEXT:    [[CC:%.*]] = sext i32 [[C]] to i64
; CHECK-NEXT:    [[ADD:%.*]] = add i64 [[CC]], [[INDVARS_IV]]
; CHECK-NEXT:    store i64 [[ADD]], i64* [[PTR]], align 8
; CHECK-NEXT:    [[INDVARS_IV_NEXT]] = add nuw nsw i64 [[INDVARS_IV]], 1
; CHECK-NEXT:    [[CMP:%.*]] = icmp ult i64 [[INDVARS_IV_NEXT]], 1024
; CHECK-NEXT:    br i1 [[CMP]], label [[FOR_BODY]], label [[VPLANNEDBB11]], !llvm.loop [[LOOP3:![0-9]+]]
; CHECK:       for.end:
; CHECK-NEXT:    ret void
;
entry:
  %entry.region = call token @llvm.directive.region.entry() [ "DIR.OMP.SIMD"() ]
  br label %for.body

for.body:
  %indvars.iv = phi i64 [ 0, %entry ], [ %indvars.iv.next, %for.body ]
  %ptr = getelementptr inbounds i64, i64* %ary, i64 %indvars.iv
  %cc = sext i32 %c to i64
  %add = add i64 %cc, %indvars.iv
  store i64 %add, i64* %ptr, align 8
  %indvars.iv.next = add nuw nsw i64 %indvars.iv, 1
  %cmp = icmp ult i64 %indvars.iv.next, 1024
  br i1 %cmp, label %for.body, label %for.end

for.end:
  call void @llvm.directive.region.exit(token %entry.region) [ "DIR.OMP.END.SIMD"() ]
  ret void
}

declare token @llvm.directive.region.entry()
declare void @llvm.directive.region.exit(token)
