EESchema-LIBRARY Version 2.3
#encoding utf-8
#(c) SnapEDA 2016 (snapeda.com)
#This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License (CC BY-SA) with Design Exception 1.0
#
# TPS54226PWP
#
DEF TPS54226PWP U 0 40 Y Y 1 L N
F0 "U" -211 860 50 H V L BNN
F1 "TPS54226PWP" -140 -1087 50 H V L BNN
F2 "SOP65P640X120-15N" 0 0 50 H I L BNN
F3 "Texas Instruments" 0 0 50 H I L BNN
F4 "IC REG BUCK ADJ 2A SYNC 14HTSSOP" 0 0 50 H I L BNN
F5 "TPS54226PWP" 0 0 50 H I L BNN
F6 "1.47 USD" 0 0 50 H I L BNN
F7 "HTSSOP-14 Texas Instruments" 0 0 50 H I L BNN
F8 "Good" 0 0 50 H I L BNN
DRAW
P 2 0 0 16 -500 700 -500 -900 N
P 2 0 0 16 -500 -900 500 -900 N
P 2 0 0 16 500 -900 500 700 N
P 2 0 0 16 500 700 -500 700 N
X VREG5 3 -700 500 200 R 40 40 0 0 W 
X VCC 14 -700 400 200 R 40 40 0 0 W 
X VIN 13 -700 300 200 R 40 40 0 0 I 
X EN 7 -700 100 200 R 40 40 0 0 I 
X VBST 12 -700 0 200 R 40 40 0 0 P 
X SS 4 -700 -100 200 R 40 40 0 0 I 
X VFB 2 -700 -200 200 R 40 40 0 0 I 
X GND 5 -700 -400 200 R 40 40 0 0 P 
X PGND1 8 -700 -500 200 R 40 40 0 0 P 
X PGND2 9 -700 -600 200 R 40 40 0 0 P 
X EPAD 15 -700 -700 200 R 40 40 0 0 P 
X VO 1 700 500 200 L 40 40 0 0 O 
X PG 6 700 400 200 L 40 40 0 0 O 
X SW1 10 700 200 200 L 40 40 0 0 O 
X SW2 11 700 100 200 L 40 40 0 0 O 
ENDDRAW
ENDDEF
#
# End Library