+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[239]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[126]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[121]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[212]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[240]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                         top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[3]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[140]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[129]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[138]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[244]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[245]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[109]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[242]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[120]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[103]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[230]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[57]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[101]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[243]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[203]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[139]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[83]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[228]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[241]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[146]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[89]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[93]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[91]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[90]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[87]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[112]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[82]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[131]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[227]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[92]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                         top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[6]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[143]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[11]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[56]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[229]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[150]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[85]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[119]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[223]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[80]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[50]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[84]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[237]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[114]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[47]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                         top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[2]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                         top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[1]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                         top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[4]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[152]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[234]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[226]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[231]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[232]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[153]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[39]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[75]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[86]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[21]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[224]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[68]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[190]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[72]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[113]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[191]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[18]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[98]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[19]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[76]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[116]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[66]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[154]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[70]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[48]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[46]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[71]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[38]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[158]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[172]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[187]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[44]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[167]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[183]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[81]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[184]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[225]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[12]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[159]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[17]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[52]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[37]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[73]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[49]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[20]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[174]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[67]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[51]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[36]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[28]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                         top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[9]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[168]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[31]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[45]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[74]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[177]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[171]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[238]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[88]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[32]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[142]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[34]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                         top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[7]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[166]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[128]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[179]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[253]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[144]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[141]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[201]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[117]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[170]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[249]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[185]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[247]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[62]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                         top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[5]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[29]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[210]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                         top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[0]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[169]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[207]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[33]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[10]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[175]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[151]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[35]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[178]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[25]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[173]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                         top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[8]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[254]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[182]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[251]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[61]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[115]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[135]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[23]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[255]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[192]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[127]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[118]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[59]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[246]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[147]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[236]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[188]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[218]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[77]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[27]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[248]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[213]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[65]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[164]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[222]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[219]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[250]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[206]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[220]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[104]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[181]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[145]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[215]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[148]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[55]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[252]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[209]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[43]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[137]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[30]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[26]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[180]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[22]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[149]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[41]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[24]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[106]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[58]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[54]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[60]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[79]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[186]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[64]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[161]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[189]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[63]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[211]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[216]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[176]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[202]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[78]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[156]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[214]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[162]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[95]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[134]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[136]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[97]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[199]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[217]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[221]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[132]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[16]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[40]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[13]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[196]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[42]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[53]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[99]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[102]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[163]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[208]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[155]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[94]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[198]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[14]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[200]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[157]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[130]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[197]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[96]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[194]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[133]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[69]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                        top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[15]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[100]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[165]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[235]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[105]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[193]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[195]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[160]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[204]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[205]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[233]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[111]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[108]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[107]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[110]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[125]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[123]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[122]/D|
| clk_out1_top_level_clk_wiz_0 |               RFDAC0_CLK |                       top_level_i/RFSoC_Controller_0/inst/chns[0].wave_reg/chain[0].r/data_out_reg[124]/D|
| clk_out1_top_level_clk_wiz_0 |clk_out2_top_level_clk_wiz_0 |                                     top_level_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D|
| clk_out1_top_level_clk_wiz_0 |clk_out2_top_level_clk_wiz_0 |top_level_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
