INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hyhan/Desktop/workspace/EE201_project/codes/project_1202/project_1202.srcs/sources_1/new/ADDER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ADDER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hyhan/Desktop/workspace/EE201_project/codes/project_1202/project_1202.srcs/sources_1/new/EIGHTBIT_ADDER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EIGHTBIT_ADDER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hyhan/Desktop/workspace/EE201_project/codes/project_1202/project_1202.srcs/sources_1/imports/Desktop/calculator_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'calculator_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hyhan/Desktop/workspace/EE201_project/codes/project_1202/project_1202.srcs/sim_2/new/TB2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testBench'
