(fabric.in tb_simple_loop_test
  ; This file was automatically created based on the VHDL test bench and using the perl script makefabinfiles.pl


  (write .reset 1)
  (wait .reset 10)

  (write a 15)
  (wait)
  (read a 15)
  (write b 12)
  (wait)
  (read b 12)
  (write c 21)
  (wait)
  (read c 21)
  (write d 0)
  (wait)
  (read d 0)

  (write .start 1)

  (wait .done 60)

  (read a 225)
  (read b 6)
  (read c 231)
  (read d 231)


)

