
---------- Begin Simulation Statistics ----------
final_tick                                84706173500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  57226                       # Simulator instruction rate (inst/s)
host_mem_usage                                 876992                       # Number of bytes of host memory used
host_op_rate                                   108849                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1747.47                       # Real time elapsed on the host
host_tick_rate                               48473691                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     190209485                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.084706                       # Number of seconds simulated
sim_ticks                                 84706173500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 114490412                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 70283462                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     190209485                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.694123                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.694123                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   5252681                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  3758571                       # number of floating regfile writes
system.cpu.idleCycles                        13577949                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              2229360                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 24275172                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.430244                       # Inst execution rate
system.cpu.iew.exec_refs                     54660344                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   21200655                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 9987768                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              36139978                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              15423                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            162181                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             23279863                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           262660450                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              33459689                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           3322502                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             242301062                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  59950                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               4448518                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                2008644                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               4522671                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          46219                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      1605614                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         623746                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 261812662                       # num instructions consuming a value
system.cpu.iew.wb_count                     239023763                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.644248                       # average fanout of values written-back
system.cpu.iew.wb_producers                 168672191                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.410899                       # insts written-back per cycle
system.cpu.iew.wb_sent                      241155120                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                347974786                       # number of integer regfile reads
system.cpu.int_regfile_writes               187541473                       # number of integer regfile writes
system.cpu.ipc                               0.590276                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.590276                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           4824963      1.96%      1.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             184040021     74.93%     76.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               175235      0.07%     76.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 27136      0.01%     76.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              130542      0.05%     77.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     77.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                17482      0.01%     77.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               195199      0.08%     77.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   52      0.00%     77.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                89777      0.04%     77.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              374162      0.15%     77.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                  84      0.00%     77.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               3760      0.00%     77.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd             180      0.00%     77.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            1119      0.00%     77.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv             109      0.00%     77.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult            268      0.00%     77.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.31% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             31173143     12.69%     90.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            17820912      7.26%     97.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         2982801      1.21%     98.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        3766523      1.53%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              245623564                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 8521772                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            16215915                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      7510869                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           13515450                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     4063879                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016545                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2493961     61.37%     61.37% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     61.37% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     61.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     61.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     61.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     61.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     61.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     61.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     61.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     61.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     61.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                     13      0.00%     61.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     61.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   8340      0.21%     61.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     61.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    534      0.01%     61.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   496      0.01%     61.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                    14      0.00%     61.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     61.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   78      0.00%     61.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     61.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     61.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     61.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     61.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     61.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     61.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     61.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     61.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     61.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     61.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     61.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     61.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     61.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     61.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     61.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     61.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     61.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     61.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     61.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     61.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     61.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     61.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     61.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     61.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     61.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     61.60% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 245517      6.04%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                483985     11.91%     79.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            709482     17.46%     97.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           121459      2.99%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              236340708                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          635231641                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    231512894                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         321640410                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  262599047                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 245623564                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               61403                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        72450945                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            302150                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          34459                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     72092847                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     155834399                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.576183                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.219567                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            87232701     55.98%     55.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            12809762      8.22%     64.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            12065368      7.74%     71.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            11140356      7.15%     79.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            10454738      6.71%     85.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             8234426      5.28%     91.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             7281260      4.67%     95.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             4342948      2.79%     98.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2272840      1.46%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       155834399                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.449856                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2041969                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2717080                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             36139978                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            23279863                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               110261683                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                        169412348                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                         1446168                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   474                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       245522                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        499226                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        15277                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            8                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4232374                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2110                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      8468830                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2118                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                31401157                       # Number of BP lookups
system.cpu.branchPred.condPredicted          23649324                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2275774                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             13644596                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                12104645                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             88.713840                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1754582                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               3607                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1908372                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             563802                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          1344570                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       343165                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        70079452                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           26944                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1850394                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    145629064                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.306123                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.307120                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        92370338     63.43%     63.43% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        15126926     10.39%     73.82% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         7585784      5.21%     79.02% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        11032044      7.58%     86.60% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         4313333      2.96%     89.56% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         2348894      1.61%     91.18% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1769783      1.22%     92.39% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1457337      1.00%     93.39% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         9624625      6.61%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    145629064                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              190209485                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    39887497                       # Number of memory references committed
system.cpu.commit.loads                      24784666                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                       17328                       # Number of memory barriers committed
system.cpu.commit.branches                   20853998                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    2473836                       # Number of committed floating point instructions.
system.cpu.commit.integer                   187718751                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               1275750                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1788801      0.94%      0.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    147615342     77.61%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       169051      0.09%     78.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        25920      0.01%     78.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       111370      0.06%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        15694      0.01%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       154554      0.08%     78.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           36      0.00%     78.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        82316      0.04%     78.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       355965      0.19%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult           84      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1947      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd          121      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          528      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv           42      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult          121      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     24341671     12.80%     91.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     13904799      7.31%     99.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       442995      0.23%     99.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1198032      0.63%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    190209485                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       9624625                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     43890790                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43890790                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     44544586                       # number of overall hits
system.cpu.dcache.overall_hits::total        44544586                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1377045                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1377045                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1392078                       # number of overall misses
system.cpu.dcache.overall_misses::total       1392078                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  31977327477                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  31977327477                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  31977327477                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  31977327477                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     45267835                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     45267835                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     45936664                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     45936664                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030420                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030420                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030304                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030304                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 23221.701162                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23221.701162                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 22970.930851                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22970.930851                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       101405                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1390                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4683                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              24                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    21.653854                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    57.916667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       638110                       # number of writebacks
system.cpu.dcache.writebacks::total            638110                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       412900                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       412900                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       412900                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       412900                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       964145                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       964145                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       974074                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       974074                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  21829154978                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  21829154978                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  22100955978                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  22100955978                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.021299                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021299                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.021205                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021205                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 22640.946100                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22640.946100                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 22689.196075                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22689.196075                       # average overall mshr miss latency
system.cpu.dcache.replacements                 971768                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     29016955                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        29016955                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1146299                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1146299                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  22394163500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  22394163500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     30163254                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     30163254                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.038003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19536.057782                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19536.057782                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       402802                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       402802                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       743497                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       743497                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12635995000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12635995000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.024649                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.024649                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 16995.354386                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16995.354386                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14873835                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14873835                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       230746                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       230746                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9583163977                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9583163977                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     15104581                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15104581                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015277                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015277                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 41531.224710                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 41531.224710                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        10098                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        10098                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       220648                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       220648                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   9193159978                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9193159978                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014608                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014608                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 41664.370300                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41664.370300                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       653796                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        653796                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        15033                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        15033                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       668829                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       668829                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.022477                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.022477                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         9929                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         9929                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    271801000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    271801000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.014845                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.014845                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 27374.458656                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 27374.458656                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  84706173500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.805786                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            45520211                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            972280                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             46.818006                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.805786                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999621                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999621                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          225                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          199                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          92845608                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         92845608                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  84706173500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 80728220                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              29482744                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  41433791                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               2181000                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                2008644                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             11969799                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                438383                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              278928579                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               1915262                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    33469904                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    21205124                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        229305                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         55609                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  84706173500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  84706173500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  84706173500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           85328280                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      152766536                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    31401157                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           14423029                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      67994842                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 4881106                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                         81                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 8227                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         60856                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           35                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles         1525                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  23937166                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes               1268450                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                        2                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples          155834399                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.886380                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.127261                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                108425440     69.58%     69.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  2244662      1.44%     71.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3117453      2.00%     73.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  3173880      2.04%     75.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  3638772      2.34%     77.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  3821619      2.45%     79.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  3067378      1.97%     81.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  2867307      1.84%     83.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 25477888     16.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            155834399                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.185353                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.901744                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     20478957                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         20478957                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     20478957                       # number of overall hits
system.cpu.icache.overall_hits::total        20478957                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      3458198                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3458198                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      3458198                       # number of overall misses
system.cpu.icache.overall_misses::total       3458198                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  50661945949                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  50661945949                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  50661945949                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  50661945949                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     23937155                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     23937155                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     23937155                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     23937155                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.144470                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.144470                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.144470                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.144470                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14649.810667                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14649.810667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14649.810667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14649.810667                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        26118                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              1353                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.303769                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3260417                       # number of writebacks
system.cpu.icache.writebacks::total           3260417                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst       195627                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       195627                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst       195627                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       195627                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst      3262571                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3262571                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3262571                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3262571                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  45249775956                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  45249775956                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  45249775956                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  45249775956                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.136297                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.136297                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.136297                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.136297                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13869.361297                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13869.361297                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13869.361297                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13869.361297                       # average overall mshr miss latency
system.cpu.icache.replacements                3260417                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     20478957                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        20478957                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      3458198                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3458198                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  50661945949                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  50661945949                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     23937155                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     23937155                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.144470                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.144470                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14649.810667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14649.810667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       195627                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       195627                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3262571                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3262571                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  45249775956                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  45249775956                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.136297                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.136297                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13869.361297                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13869.361297                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  84706173500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.599584                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            23741527                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3262570                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.276940                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.599584                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999218                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999218                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          375                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          123                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          51136880                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         51136880                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  84706173500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    23950148                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        337793                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  84706173500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  84706173500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  84706173500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     2469101                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                11355310                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                14499                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               46219                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                8177032                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                84683                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   3405                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  84706173500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                2008644                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 82304792                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                16786502                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          11349                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  41766377                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              12956735                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              272589460                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                159068                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1362893                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 229923                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               10999866                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands           296862938                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   670355186                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                401920918                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   5727729                       # Number of floating rename lookups
system.cpu.rename.committedMaps             212578709                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 84284202                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     201                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 197                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   8227565                       # count of insts added to the skid buffer
system.cpu.rob.reads                        394753617                       # The number of ROB reads
system.cpu.rob.writes                       530829555                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  190209485                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              3170912                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               808308                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3979220                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             3170912                       # number of overall hits
system.l2.overall_hits::.cpu.data              808308                       # number of overall hits
system.l2.overall_hits::total                 3979220                       # number of overall hits
system.l2.demand_misses::.cpu.inst              89738                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             163972                       # number of demand (read+write) misses
system.l2.demand_misses::total                 253710                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             89738                       # number of overall misses
system.l2.overall_misses::.cpu.data            163972                       # number of overall misses
system.l2.overall_misses::total                253710                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   6754553000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  12018480500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      18773033500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   6754553000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  12018480500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     18773033500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          3260650                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           972280                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4232930                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         3260650                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          972280                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4232930                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.027522                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.168647                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.059937                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.027522                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.168647                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.059937                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75269.707370                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 73295.931622                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 73994.062118                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75269.707370                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 73295.931622                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 73994.062118                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              127089                       # number of writebacks
system.l2.writebacks::total                    127089                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst         89738                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        163972                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            253710                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        89738                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       163972                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           253710                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   5840126250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10345803000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16185929250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   5840126250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10345803000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16185929250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.027522                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.168647                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.059937                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.027522                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.168647                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.059937                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65079.746038                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 63094.936940                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 63796.969966                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65079.746038                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 63094.936940                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 63796.969966                       # average overall mshr miss latency
system.l2.replacements                         246748                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       638110                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           638110                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       638110                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       638110                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      3259310                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3259310                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      3259310                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3259310                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          445                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           445                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data             1786                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1786                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  8                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu.data         1794                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1794                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.004459                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.004459                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data       104000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       104000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.004459                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.004459                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        13000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13000                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            109746                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                109746                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          109473                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              109473                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7677899000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7677899000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        219219                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            219219                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.499377                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.499377                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 70135.092671                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 70135.092671                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       109473                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         109473                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6558947000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6558947000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.499377                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.499377                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 59913.832635                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 59913.832635                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        3170912                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3170912                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        89738                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            89738                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   6754553000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6754553000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      3260650                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3260650                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.027522                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.027522                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75269.707370                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75269.707370                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        89738                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        89738                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   5840126250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5840126250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.027522                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.027522                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65079.746038                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65079.746038                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        698562                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            698562                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        54499                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           54499                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4340581500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4340581500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       753061                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        753061                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.072370                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.072370                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79645.158627                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79645.158627                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        54499                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        54499                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3786856000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3786856000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.072370                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.072370                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69484.871282                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69484.871282                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  84706173500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8166.539574                       # Cycle average of tags in use
system.l2.tags.total_refs                     8464990                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    254940                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     33.203852                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     186.197792                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3617.770344                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4362.571439                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.022729                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.441622                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.532540                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996892                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          209                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1459                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4162                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2343                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  67978484                       # Number of tag accesses
system.l2.tags.data_accesses                 67978484                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  84706173500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    127085.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     89738.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    163497.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001005650500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7611                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7611                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              645266                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             119556                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      253710                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     127089                       # Number of write requests accepted
system.mem_ctrls.readBursts                    253710                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   127089                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    475                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.96                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                253710                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               127089                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  221801                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   26832                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3981                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         7611                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.271581                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.934613                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     71.856079                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          7608     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7611                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7611                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.694915                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.666533                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.988607                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5020     65.96%     65.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               93      1.22%     67.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2310     30.35%     97.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              178      2.34%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      0.11%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7611                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   30400                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                16237440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8133696                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    191.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     96.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   84705747500                       # Total gap between requests
system.mem_ctrls.avgGap                     222442.15                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      5743232                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     10463808                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      8132160                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 67801811.399260058999                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 123530642.072977125645                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 96004336.685094162822                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        89738                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       163972                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       127089                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst   2878722750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   4939174000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2023903671750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     32079.19                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     30122.06                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  15925089.28                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      5743232                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     10494208                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      16237440                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      5743232                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      5743232                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      8133696                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      8133696                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        89738                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       163972                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         253710                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       127089                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        127089                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     67801811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    123889530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        191691341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     67801811                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     67801811                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     96022470                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        96022470                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     96022470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     67801811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    123889530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       287713811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               253235                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              127065                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        15171                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17425                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        20248                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        15648                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        17326                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13069                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12145                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        16149                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        14919                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        16719                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        18478                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        17829                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        16289                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12759                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12490                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        16571                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7541                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         8578                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         9792                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         8621                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7644                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6908                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         7010                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         7517                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         7436                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         8225                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         8139                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         8347                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         8088                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         7129                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         7563                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         8527                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3069740500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1266175000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         7817896750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12122.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30872.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              172891                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              72857                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            68.27                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           57.34                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       134549                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   180.892314                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   119.899389                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   216.256445                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        70519     52.41%     52.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        36146     26.86%     79.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        11112      8.26%     87.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         5214      3.88%     91.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         3191      2.37%     93.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1973      1.47%     95.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1327      0.99%     96.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          926      0.69%     96.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         4141      3.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       134549                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              16207040                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            8132160                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              191.332453                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               96.004337                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.24                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.49                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.75                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               64.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  84706173500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       478458540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       254302950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      908072340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     332049420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6686053920.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  24552873690                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  11851066560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   45062877420                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   531.990474                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  30555336500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2828280000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  51322557000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       482242740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       256310505                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      900025560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     331229880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6686053920.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  25038156870                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  11442407040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   45136426515                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   532.858759                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  29488116750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2828280000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  52389776750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  84706173500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             144237                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       127089                       # Transaction distribution
system.membus.trans_dist::CleanEvict           118419                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                8                       # Transaction distribution
system.membus.trans_dist::ReadExReq            109473                       # Transaction distribution
system.membus.trans_dist::ReadExResp           109473                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        144237                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       752936                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       752936                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 752936                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     24371136                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     24371136                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                24371136                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            253718                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  253718    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              253718                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  84706173500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           251895500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          317137500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           4015631                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       765199                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3260417                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          453317                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1794                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1794                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           219219                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          219219                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3262571                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       753061                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      9783637                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2919916                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              12703553                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    417348224                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    103064960                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              520413184                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          248669                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8256640                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4483393                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003883                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.062220                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4465993     99.61%     99.61% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  17392      0.39%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      8      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4483393                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  84706173500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         8132942499                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4895102999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1459903325                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
