--- Running regression: fast
--- Generating Garnet
HERE ARE THE SS DATA TILE PAIRS!
[]
--- apps/pointwise
--- apps/pointwise - compiling and mapping
/aha/Halide-to-Hardware/apps/hardware_benchmarks/apps/pointwise
rm -rf ./bin *_debug.csv test_results
make: Entering directory '/aha/Halide-to-Hardware/apps/hardware_benchmarks/apps/pointwise'
PROCESS_TARGETS_DEFINED changed to coreir= cpu= clockwork=
g++ -I./bin -std=c++17 -I /aha/Halide-to-Hardware/distrib/include/ -I /aha/Halide-to-Hardware/distrib/tools/  -Wno-unused-function -Wcast-qual -Wignored-qualifiers -Wno-comment -Wsign-compare -Wno-unknown-warning-option -Wno-psabi -fno-rtti -I /aha/Halide-to-Hardware/../BufferMapping/cfunc/include -L/aha/Halide-to-Hardware/../BufferMapping/cfunc/bin -Wl,-rpath,/aha/Halide-to-Hardware/../BufferMapping/cfunc/bin -I /aha/Halide-to-Hardware/../clockwork -L/aha/Halide-to-Hardware/../clockwork/lib -Wl,-rpath,/aha/Halide-to-Hardware/../clockwork/lib   -I /aha/coreir/include -L/aha/coreir/lib -Wl,-rpath,/aha/coreir/lib -I /aha/Halide-to-Hardware/../BufferMapping/cfunc/include -L/aha/Halide-to-Hardware/../BufferMapping/cfunc/bin -Wl,-rpath,/aha/Halide-to-Hardware/../BufferMapping/cfunc/bin -I /aha/Halide-to-Hardware/../clockwork -L/aha/Halide-to-Hardware/../clockwork -L/aha/Halide-to-Hardware/../clockwork/lib -Wl,-rpath,/aha/Halide-to-Hardware/../clockwork/lib   -I/aha/Halide-to-Hardware/../rdai/rdai_api -I../../hw_support -Wall -I/aha/Halide-to-Hardware/../rdai/platform_runtimes/clockwork_sim/include -DC_TEST -Wno-unknown-pragmas -Wno-unused-label -Wno-uninitialized -Wno-literal-suffix -O3 process.cpp ../../hw_support/./bin/hardware_process_helper.o ../../hw_support/./bin/coreir_sim_plugins.o   -ldl -lpthread -lz -lcurses -L/aha/coreir/lib -Wl,-rpath,/aha/coreir/lib -lcoreir -lcoreir-commonlib -lcoreirsim -lcoreir-float -lcoreir-float_DW -L/aha/Halide-to-Hardware/../clockwork/lib -Wl,-rpath,/aha/Halide-to-Hardware/../clockwork/lib -lcoreir-cgralib -I /aha/Halide-to-Hardware/../BufferMapping/cfunc/include -L/aha/Halide-to-Hardware/../BufferMapping/cfunc/bin -Wl,-rpath,/aha/Halide-to-Hardware/../BufferMapping/cfunc/bin -lcoreir-lakelib -lcoreir-lakelib -DVERBOSE=0 -lpng16  -ljpeg -I/usr/include/libpng16 -I/usr/include/libpng16/.. -no-pie  -o bin/process
g++ -std=c++17 -I /aha/Halide-to-Hardware/distrib/include/ -I /aha/Halide-to-Hardware/distrib/tools/  -Wno-unused-function -Wcast-qual -Wignored-qualifiers -Wno-comment -Wsign-compare -Wno-unknown-warning-option -Wno-psabi -fno-rtti -I /aha/Halide-to-Hardware/../BufferMapping/cfunc/include -L/aha/Halide-to-Hardware/../BufferMapping/cfunc/bin -Wl,-rpath,/aha/Halide-to-Hardware/../BufferMapping/cfunc/bin -I /aha/Halide-to-Hardware/../clockwork -L/aha/Halide-to-Hardware/../clockwork/lib -Wl,-rpath,/aha/Halide-to-Hardware/../clockwork/lib   -I /aha/coreir/include -L/aha/coreir/lib -Wl,-rpath,/aha/coreir/lib -I /aha/Halide-to-Hardware/../BufferMapping/cfunc/include -L/aha/Halide-to-Hardware/../BufferMapping/cfunc/bin -Wl,-rpath,/aha/Halide-to-Hardware/../BufferMapping/cfunc/bin -I /aha/Halide-to-Hardware/../clockwork -L/aha/Halide-to-Hardware/../clockwork -L/aha/Halide-to-Hardware/../clockwork/lib -Wl,-rpath,/aha/Halide-to-Hardware/../clockwork/lib   -I/aha/Halide-to-Hardware/../rdai/rdai_api -g -fno-rtti pointwise_generator.cpp /aha/Halide-to-Hardware/distrib/lib/libHalide.a /aha/Halide-to-Hardware/distrib/tools/GenGen.cpp  -ldl -lpthread -lz -lcurses -L/aha/coreir/lib -Wl,-rpath,/aha/coreir/lib -lcoreir -lcoreir-commonlib -lcoreirsim -lcoreir-float -lcoreir-float_DW -L/aha/Halide-to-Hardware/../clockwork/lib -Wl,-rpath,/aha/Halide-to-Hardware/../clockwork/lib -lcoreir-cgralib -I /aha/Halide-to-Hardware/../BufferMapping/cfunc/include -L/aha/Halide-to-Hardware/../BufferMapping/cfunc/bin -Wl,-rpath,/aha/Halide-to-Hardware/../BufferMapping/cfunc/bin -lcoreir-lakelib -lcoreir-lakelib -DVERBOSE=0 -o bin/pointwise.generator
HALIDE_GEN_ARGS is empty. Writing to file
bin/pointwise.generator -g pointwise -f pointwise target=host-x86-64-clockwork -e clockwork,html    -o ./bin
hw_input_global_wrapper has had its schedule altered to match accelerator
found an xcel for func hw_output with loop xo of type CombinedCallFunc
processing hw_output
Found an xcel call: _hls_target.hw_output
Found an accelerator: _hls_accelerator.hw_output
Lowering after final simplification:
assert((reinterpret(uint64, output.buffer) != (uint64)0), halide_error_buffer_argument_is_null("output"))
assert((reinterpret(uint64, input.buffer) != (uint64)0), halide_error_buffer_argument_is_null("input"))
if (_halide_buffer_is_bounds_query(input.buffer)) {
  _halide_buffer_init(input.buffer, _halide_buffer_get_shape(input.buffer), reinterpret((void *), (uint64)0), (uint64)0, reinterpret((halide_device_interface_t *), (uint64)0), 1, 8, 2, make_struct((halide_dimension_t *), 0, 64, 1, 0, 0, 64, 64, 0), (uint64)0)
}
if (_halide_buffer_is_bounds_query(output.buffer)) {
  _halide_buffer_init(output.buffer, _halide_buffer_get_shape(output.buffer), reinterpret((void *), (uint64)0), (uint64)0, reinterpret((halide_device_interface_t *), (uint64)0), 1, 8, 2, make_struct((halide_dimension_t *), 0, 64, 1, 0, 0, 64, 64, 0), (uint64)0)
}
if (!(_halide_buffer_is_bounds_query(input.buffer) || _halide_buffer_is_bounds_query(output.buffer))) {
  assert((_halide_buffer_get_type(input.buffer) == (uint32)67585), halide_error_bad_type("Input buffer input", _halide_buffer_get_type(input.buffer), (uint32)67585))
  assert((_halide_buffer_get_dimensions(input.buffer) == 2), halide_error_bad_dimensions("Input buffer input", _halide_buffer_get_dimensions(input.buffer), 2))
  assert((_halide_buffer_get_type(output.buffer) == (uint32)67585), halide_error_bad_type("Output buffer output", _halide_buffer_get_type(output.buffer), (uint32)67585))
  assert((_halide_buffer_get_dimensions(output.buffer) == 2), halide_error_bad_dimensions("Output buffer output", _halide_buffer_get_dimensions(output.buffer), 2))
  assert(((_halide_buffer_get_min(input.buffer, 0) <= 0) && (64 <= (_halide_buffer_get_extent(input.buffer, 0) + _halide_buffer_get_min(input.buffer, 0)))), halide_error_access_out_of_bounds("Input buffer input", 0, 0, 63, _halide_buffer_get_min(input.buffer, 0), ((_halide_buffer_get_extent(input.buffer, 0) + _halide_buffer_get_min(input.buffer, 0)) + -1)))
  assert((0 <= _halide_buffer_get_extent(input.buffer, 0)), halide_error_buffer_extents_negative("Input buffer input", 0, _halide_buffer_get_extent(input.buffer, 0)))
  assert(((_halide_buffer_get_min(input.buffer, 1) <= 0) && (64 <= (_halide_buffer_get_extent(input.buffer, 1) + _halide_buffer_get_min(input.buffer, 1)))), halide_error_access_out_of_bounds("Input buffer input", 1, 0, 63, _halide_buffer_get_min(input.buffer, 1), ((_halide_buffer_get_extent(input.buffer, 1) + _halide_buffer_get_min(input.buffer, 1)) + -1)))
  assert((0 <= _halide_buffer_get_extent(input.buffer, 1)), halide_error_buffer_extents_negative("Input buffer input", 1, _halide_buffer_get_extent(input.buffer, 1)))
  assert(((_halide_buffer_get_min(output.buffer, 0) <= 0) && (64 <= (_halide_buffer_get_extent(output.buffer, 0) + _halide_buffer_get_min(output.buffer, 0)))), halide_error_access_out_of_bounds("Output buffer output", 0, 0, 63, _halide_buffer_get_min(output.buffer, 0), ((_halide_buffer_get_extent(output.buffer, 0) + _halide_buffer_get_min(output.buffer, 0)) + -1)))
  assert((0 <= _halide_buffer_get_extent(output.buffer, 0)), halide_error_buffer_extents_negative("Output buffer output", 0, _halide_buffer_get_extent(output.buffer, 0)))
  assert(((_halide_buffer_get_min(output.buffer, 1) <= 0) && (64 <= (_halide_buffer_get_extent(output.buffer, 1) + _halide_buffer_get_min(output.buffer, 1)))), halide_error_access_out_of_bounds("Output buffer output", 1, 0, 63, _halide_buffer_get_min(output.buffer, 1), ((_halide_buffer_get_extent(output.buffer, 1) + _halide_buffer_get_min(output.buffer, 1)) + -1)))
  assert((0 <= _halide_buffer_get_extent(output.buffer, 1)), halide_error_buffer_extents_negative("Output buffer output", 1, _halide_buffer_get_extent(output.buffer, 1)))
  assert((_halide_buffer_get_stride(input.buffer, 0) == 1), halide_error_constraint_violated("input.stride.0", _halide_buffer_get_stride(input.buffer, 0), "1", 1))
  assert((_halide_buffer_get_stride(output.buffer, 0) == 1), halide_error_constraint_violated("output.stride.0", _halide_buffer_get_stride(output.buffer, 0), "1", 1))
  assert((abs(int64(_halide_buffer_get_extent(input.buffer, 0))) <= (uint64)2147483647), halide_error_buffer_allocation_too_large("input", abs(int64(_halide_buffer_get_extent(input.buffer, 0))), (uint64)2147483647))
  assert((abs((int64(_halide_buffer_get_extent(input.buffer, 1))*int64(_halide_buffer_get_stride(input.buffer, 1)))) <= (uint64)2147483647), halide_error_buffer_allocation_too_large("input", abs((int64(_halide_buffer_get_extent(input.buffer, 1))*int64(_halide_buffer_get_stride(input.buffer, 1)))), (uint64)2147483647))
  assert(((int64(_halide_buffer_get_extent(input.buffer, 1))*int64(_halide_buffer_get_extent(input.buffer, 0))) <= (int64)2147483647), halide_error_buffer_extents_too_large("input", (int64(_halide_buffer_get_extent(input.buffer, 1))*int64(_halide_buffer_get_extent(input.buffer, 0))), (int64)2147483647))
  assert((abs(int64(_halide_buffer_get_extent(output.buffer, 0))) <= (uint64)2147483647), halide_error_buffer_allocation_too_large("output", abs(int64(_halide_buffer_get_extent(output.buffer, 0))), (uint64)2147483647))
  assert((abs((int64(_halide_buffer_get_extent(output.buffer, 1))*int64(_halide_buffer_get_stride(output.buffer, 1)))) <= (uint64)2147483647), halide_error_buffer_allocation_too_large("output", abs((int64(_halide_buffer_get_extent(output.buffer, 1))*int64(_halide_buffer_get_stride(output.buffer, 1)))), (uint64)2147483647))
  assert(((int64(_halide_buffer_get_extent(output.buffer, 1))*int64(_halide_buffer_get_extent(output.buffer, 0))) <= (int64)2147483647), halide_error_buffer_extents_too_large("output", (int64(_halide_buffer_get_extent(output.buffer, 1))*int64(_halide_buffer_get_extent(output.buffer, 0))), (int64)2147483647))
  assert((_halide_buffer_get_host(input.buffer) != reinterpret((void *), (uint64)0)), halide_error_host_is_null("Input buffer input"))
  assert((_halide_buffer_get_host(output.buffer) != reinterpret((void *), (uint64)0)), halide_error_host_is_null("Output buffer output"))
  realize hw_input.stencil([0, 64], [0, 64]) {
    produce hw_input.stencil {
      for (hw_input.s0.y, 0, 64) {
        for (hw_input.s0.x, 0, 64) {
          hw_input.stencil(hw_input.s0.x, hw_input.s0.y) = uint16(input[(((_halide_buffer_get_stride(input.buffer, 1)*hw_input.s0.y) - (_halide_buffer_get_min(input.buffer, 0) + (_halide_buffer_get_min(input.buffer, 1)*_halide_buffer_get_stride(input.buffer, 1)))) + hw_input.s0.x)])
        }
      }
    }
    consume hw_input.stencil {
      realize hw_output.stencil([0, 64], [0, 64]) {
        produce hw_output.stencil {
          produce _hls_accelerator.hw_output {
            produce _hls_target.hw_output {
              realize hw_input_global_wrapper.stencil([0, 64], [0, 64]) {
                produce hw_input_global_wrapper.stencil {
                  for (hw_input_global_wrapper.s0.y, 0, 64) {
                    for (hw_input_global_wrapper.s0.x.x, 0, 64) {
                      hw_input_global_wrapper.stencil(hw_input_global_wrapper.s0.x.x, hw_input_global_wrapper.s0.y) = hw_input.stencil(hw_input_global_wrapper.s0.x.x, hw_input_global_wrapper.s0.y)
                    }
                  }
                }
                consume hw_input_global_wrapper.stencil {
                  realize mult.stencil([0, 64], [0, 64]) {
                    produce mult.stencil {
                      for (mult.s0.y, 0, 64) {
                        for (mult.s0.x.x, 0, 64) {
                          mult.stencil(mult.s0.x.x, mult.s0.y) = (hw_input_global_wrapper.stencil(mult.s0.x.x, mult.s0.y)*(uint16)2)
                        }
                      }
                    }
                    consume mult.stencil {
                      for (hw_output.s0.y.yi, 0, 64) {
                        for (hw_output.s0.x.xi.xi, 0, 64) {
                          hw_output.stencil(hw_output.s0.x.xi.xi, hw_output.s0.y.yi) = mult.stencil(hw_output.s0.x.xi.xi, hw_output.s0.y.yi)
                        }
                      }
                    }
                  }
                }
              }
            }
          }
        }
        consume hw_output.stencil {
          assert(((0 <= _halide_buffer_get_min(output.buffer, 1)) && ((_halide_buffer_get_extent(output.buffer, 1) + _halide_buffer_get_min(output.buffer, 1)) <= 64)), halide_error_explicit_bounds_too_small("y", "output", 0, 63, _halide_buffer_get_min(output.buffer, 1), ((_halide_buffer_get_extent(output.buffer, 1) + _halide_buffer_get_min(output.buffer, 1)) + -1)))
          assert(((0 <= _halide_buffer_get_min(output.buffer, 0)) && ((_halide_buffer_get_extent(output.buffer, 0) + _halide_buffer_get_min(output.buffer, 0)) <= 64)), halide_error_explicit_bounds_too_small("x", "output", 0, 63, _halide_buffer_get_min(output.buffer, 0), ((_halide_buffer_get_extent(output.buffer, 0) + _halide_buffer_get_min(output.buffer, 0)) + -1)))
          produce output {
            for (output.s0.y, 0, 64) {
              for (output.s0.x, 0, 64) {
                output[((_halide_buffer_get_stride(output.buffer, 1)*output.s0.y) + output.s0.x)] = uint8(hw_output.stencil(output.s0.x, output.s0.y))
              }
            }
          }
        }
      }
    }
  }
}


[INFO] Adding clockwork to function pointwise_clockwork
[INFO] Module.compile(): clockwork_source_name = ./bin/pointwise_clockwork.cpp
creating file from name: pointwise_clockwork
hw_input.stencil input stencil has bounds: {[0, ((64 + 0) - 1)], [0, ((64 + 0) - 1)]}
 min: [0,0] extent: [64,64]
realize hw_input_global_wrapper.stencil([0, 64], [0, 64]) {
  produce hw_input_global_wrapper.stencil {
    for (hw_input_global_wrapper.s0.y, 0, 64) {
      for (hw_input_global_wrapper.s0.x.x, 0, 64) {
        hw_input_global_wrapper.stencil(hw_input_global_wrapper.s0.x.x, hw_input_global_wrapper.s0.y) = hw_input.stencil(hw_input_global_wrapper.s0.x.x, hw_input_global_wrapper.s0.y)
      }
    }
  }
  consume hw_input_global_wrapper.stencil {
    realize mult.stencil([0, 64], [0, 64]) {
      produce mult.stencil {
        for (mult.s0.y, 0, 64) {
          for (mult.s0.x.x, 0, 64) {
            mult.stencil(mult.s0.x.x, mult.s0.y) = (hw_input_global_wrapper.stencil(mult.s0.x.x, mult.s0.y)*(uint16)2)
          }
        }
      }
      consume mult.stencil {
        for (hw_output.s0.y.yi, 0, 64) {
          for (hw_output.s0.x.xi.xi, 0, 64) {
            hw_output.stencil(hw_output.s0.x.xi.xi, hw_output.s0.y.yi) = mult.stencil(hw_output.s0.x.xi.xi, hw_output.s0.y.yi)
          }
        }
      }
    }
  }
}

xcel for .hw_output out of 1 xcels in pointwise
shifting hw_input_global_wrapper.stencil by [0,0]
shifting mult.stencil by [0,0]
[INFO] Module.compile(): clockwork header file = ./bin/pointwise_clockwork.h
creating file from name: pointwise_clockwork
outputting clockwork target named pointwise
printed codegen
printed execution header
Accelerator pointwise:
  closure arg: hw_input.stencil
  closure arg: hw_output.stencil
num_buffers=2  ending with hw_output.stencil
buffer 0 named hw_input_stencil has type uint16
buffer 1 named hw_output_stencil has type uint16
printed execution cpp
(echo "//" `cat ./bin/halide_gen_args`) | cat >> ./bin/pointwise_memory.cpp
g++ -std=c++17 -I/aha/clockwork -I/aha/clockwork/include -I/aha/clockwork/barvinok-0.41/isl -fPIC -c bin/clockwork_codegen.cpp -o bin/clockwork_codegen.o
g++ -std=c++17 -I/aha/clockwork -I/aha/clockwork/include -I/aha/clockwork/barvinok-0.41/isl -fPIC bin/clockwork_codegen.o -L/aha/clockwork/lib -L/aha/clockwork/barvinok-0.41/isl -Wl,-rpath,/aha/clockwork/lib -lclkwrk -lbarvinok -lisl -lntl -lgmp -lpolylibgmp -lpthread -lcoreir-float -lcoreir-float_DW -L /aha/coreir/lib -Wl,-rpath /aha/coreir/lib -lcoreir -lcoreirsim -lcoreir-commonlib -lcoreir-float -lcoreir-float_DW -o bin/clockwork_codegen
cd ./bin && LD_LIBRARY_PATH=/aha/clockwork/lib:/aha/coreir/lib \
./clockwork_codegen unopt 1>mem_cout 2> >(tee -a mem_cout >&2); \
EXIT_CODE=$?; cd ..; \exit $EXIT_CODE
g++ -std=c++17 -I /aha/Halide-to-Hardware/distrib/include/ -I /aha/Halide-to-Hardware/distrib/tools/  -Wno-unused-function -Wcast-qual -Wignored-qualifiers -Wno-comment -Wsign-compare -Wno-unknown-warning-option -Wno-psabi -fno-rtti -I /aha/Halide-to-Hardware/../BufferMapping/cfunc/include -L/aha/Halide-to-Hardware/../BufferMapping/cfunc/bin -Wl,-rpath,/aha/Halide-to-Hardware/../BufferMapping/cfunc/bin -I /aha/Halide-to-Hardware/../clockwork -L/aha/Halide-to-Hardware/../clockwork/lib -Wl,-rpath,/aha/Halide-to-Hardware/../clockwork/lib   -I /aha/coreir/include -L/aha/coreir/lib -Wl,-rpath,/aha/coreir/lib -I /aha/Halide-to-Hardware/../BufferMapping/cfunc/include -L/aha/Halide-to-Hardware/../BufferMapping/cfunc/bin -Wl,-rpath,/aha/Halide-to-Hardware/../BufferMapping/cfunc/bin -I /aha/Halide-to-Hardware/../clockwork -L/aha/Halide-to-Hardware/../clockwork -L/aha/Halide-to-Hardware/../clockwork/lib -Wl,-rpath,/aha/Halide-to-Hardware/../clockwork/lib   -I/aha/Halide-to-Hardware/../rdai/rdai_api -I/aha/clockwork  -c bin/unoptimized_pointwise.cpp -o bin/unoptimized_pointwise.o
g++ -std=c++17 -I /aha/Halide-to-Hardware/distrib/include/ -I /aha/Halide-to-Hardware/distrib/tools/  -Wno-unused-function -Wcast-qual -Wignored-qualifiers -Wno-comment -Wsign-compare -Wno-unknown-warning-option -Wno-psabi -fno-rtti -I /aha/Halide-to-Hardware/../BufferMapping/cfunc/include -L/aha/Halide-to-Hardware/../BufferMapping/cfunc/bin -Wl,-rpath,/aha/Halide-to-Hardware/../BufferMapping/cfunc/bin -I /aha/Halide-to-Hardware/../clockwork -L/aha/Halide-to-Hardware/../clockwork/lib -Wl,-rpath,/aha/Halide-to-Hardware/../clockwork/lib   -I /aha/coreir/include -L/aha/coreir/lib -Wl,-rpath,/aha/coreir/lib -I /aha/Halide-to-Hardware/../BufferMapping/cfunc/include -L/aha/Halide-to-Hardware/../BufferMapping/cfunc/bin -Wl,-rpath,/aha/Halide-to-Hardware/../BufferMapping/cfunc/bin -I /aha/Halide-to-Hardware/../clockwork -L/aha/Halide-to-Hardware/../clockwork -L/aha/Halide-to-Hardware/../clockwork/lib -Wl,-rpath,/aha/Halide-to-Hardware/../clockwork/lib   -I/aha/Halide-to-Hardware/../rdai/rdai_api -I/aha/clockwork  -c bin/clockwork_testscript.cpp -o bin/clockwork_testscript.o
make ./bin/process WITH_CLOCKWORK=1
make[1]: Entering directory '/aha/Halide-to-Hardware/apps/hardware_benchmarks/apps/pointwise'
HALIDE_GEN_ARGS still empty

[COMPILE_INFO] building clockwork pipeline
g++ -std=c++17 -I /aha/Halide-to-Hardware/distrib/include/ -I /aha/Halide-to-Hardware/distrib/tools/  -Wno-unused-function -Wcast-qual -Wignored-qualifiers -Wno-comment -Wsign-compare -Wno-unknown-warning-option -Wno-psabi -fno-rtti -I /aha/Halide-to-Hardware/../BufferMapping/cfunc/include -L/aha/Halide-to-Hardware/../BufferMapping/cfunc/bin -Wl,-rpath,/aha/Halide-to-Hardware/../BufferMapping/cfunc/bin -I /aha/Halide-to-Hardware/../clockwork -L/aha/Halide-to-Hardware/../clockwork/lib -Wl,-rpath,/aha/Halide-to-Hardware/../clockwork/lib   -I /aha/coreir/include -L/aha/coreir/lib -Wl,-rpath,/aha/coreir/lib -I /aha/Halide-to-Hardware/../BufferMapping/cfunc/include -L/aha/Halide-to-Hardware/../BufferMapping/cfunc/bin -Wl,-rpath,/aha/Halide-to-Hardware/../BufferMapping/cfunc/bin -I /aha/Halide-to-Hardware/../clockwork -L/aha/Halide-to-Hardware/../clockwork -L/aha/Halide-to-Hardware/../clockwork/lib -Wl,-rpath,/aha/Halide-to-Hardware/../clockwork/lib   -I/aha/Halide-to-Hardware/../rdai/rdai_api -I/aha/clockwork -c bin/pointwise_clockwork.cpp -o bin/pointwise_clockwork.o

[COMPILE_INFO] building RDAI host runtime
g++ -std=c++17 -I /aha/Halide-to-Hardware/distrib/include/ -I /aha/Halide-to-Hardware/distrib/tools/  -Wno-unused-function -Wcast-qual -Wignored-qualifiers -Wno-comment -Wsign-compare -Wno-unknown-warning-option -Wno-psabi -fno-rtti -I /aha/Halide-to-Hardware/../BufferMapping/cfunc/include -L/aha/Halide-to-Hardware/../BufferMapping/cfunc/bin -Wl,-rpath,/aha/Halide-to-Hardware/../BufferMapping/cfunc/bin -I /aha/Halide-to-Hardware/../clockwork -L/aha/Halide-to-Hardware/../clockwork/lib -Wl,-rpath,/aha/Halide-to-Hardware/../clockwork/lib   -I /aha/coreir/include -L/aha/coreir/lib -Wl,-rpath,/aha/coreir/lib -I /aha/Halide-to-Hardware/../BufferMapping/cfunc/include -L/aha/Halide-to-Hardware/../BufferMapping/cfunc/bin -Wl,-rpath,/aha/Halide-to-Hardware/../BufferMapping/cfunc/bin -I /aha/Halide-to-Hardware/../clockwork -L/aha/Halide-to-Hardware/../clockwork -L/aha/Halide-to-Hardware/../clockwork/lib -Wl,-rpath,/aha/Halide-to-Hardware/../clockwork/lib   -I/aha/Halide-to-Hardware/../rdai/rdai_api -I/aha/clockwork -I/aha/Halide-to-Hardware/../rdai/host_runtimes/linux_no_cma/include -c /aha/Halide-to-Hardware/../rdai/host_runtimes/linux_no_cma/src/linux_no_cma.cpp -o bin/rdai_host-linux_no_cma.o

[COMPILE_INFO] building RDAI host runtime
g++ -std=c++17 -I /aha/Halide-to-Hardware/distrib/include/ -I /aha/Halide-to-Hardware/distrib/tools/  -Wno-unused-function -Wcast-qual -Wignored-qualifiers -Wno-comment -Wsign-compare -Wno-unknown-warning-option -Wno-psabi -fno-rtti -I /aha/Halide-to-Hardware/../BufferMapping/cfunc/include -L/aha/Halide-to-Hardware/../BufferMapping/cfunc/bin -Wl,-rpath,/aha/Halide-to-Hardware/../BufferMapping/cfunc/bin -I /aha/Halide-to-Hardware/../clockwork -L/aha/Halide-to-Hardware/../clockwork/lib -Wl,-rpath,/aha/Halide-to-Hardware/../clockwork/lib   -I /aha/coreir/include -L/aha/coreir/lib -Wl,-rpath,/aha/coreir/lib -I /aha/Halide-to-Hardware/../BufferMapping/cfunc/include -L/aha/Halide-to-Hardware/../BufferMapping/cfunc/bin -Wl,-rpath,/aha/Halide-to-Hardware/../BufferMapping/cfunc/bin -I /aha/Halide-to-Hardware/../clockwork -L/aha/Halide-to-Hardware/../clockwork -L/aha/Halide-to-Hardware/../clockwork/lib -Wl,-rpath,/aha/Halide-to-Hardware/../clockwork/lib   -I/aha/Halide-to-Hardware/../rdai/rdai_api -I/aha/clockwork -I/aha/Halide-to-Hardware/../rdai/host_runtimes/linux_no_cma/include -c /aha/Halide-to-Hardware/../rdai/host_runtimes/linux_no_cma/src/linux_no_cma_impl.cpp -o bin/rdai_host-linux_no_cma_impl.o

[COMPILE_INFO] building RDAI platform runtime
g++ -std=c++17 -I /aha/Halide-to-Hardware/distrib/include/ -I /aha/Halide-to-Hardware/distrib/tools/  -Wno-unused-function -Wcast-qual -Wignored-qualifiers -Wno-comment -Wsign-compare -Wno-unknown-warning-option -Wno-psabi -fno-rtti -I /aha/Halide-to-Hardware/../BufferMapping/cfunc/include -L/aha/Halide-to-Hardware/../BufferMapping/cfunc/bin -Wl,-rpath,/aha/Halide-to-Hardware/../BufferMapping/cfunc/bin -I /aha/Halide-to-Hardware/../clockwork -L/aha/Halide-to-Hardware/../clockwork/lib -Wl,-rpath,/aha/Halide-to-Hardware/../clockwork/lib   -I /aha/coreir/include -L/aha/coreir/lib -Wl,-rpath,/aha/coreir/lib -I /aha/Halide-to-Hardware/../BufferMapping/cfunc/include -L/aha/Halide-to-Hardware/../BufferMapping/cfunc/bin -Wl,-rpath,/aha/Halide-to-Hardware/../BufferMapping/cfunc/bin -I /aha/Halide-to-Hardware/../clockwork -L/aha/Halide-to-Hardware/../clockwork -L/aha/Halide-to-Hardware/../clockwork/lib -Wl,-rpath,/aha/Halide-to-Hardware/../clockwork/lib   -I/aha/Halide-to-Hardware/../rdai/rdai_api -I./bin -I/aha/clockwork -I/aha/Halide-to-Hardware/../rdai/platform_runtimes/clockwork_sim/include -c /aha/Halide-to-Hardware/../rdai/platform_runtimes/clockwork_sim/src/rdai_clockwork_platform.cpp -o bin/rdai_platform-rdai_clockwork_platform.o

[COMPILE_INFO] building Halide runtime
bin/pointwise.generator -r halide_runtime -e o  target=host-x86-64 -o ./bin
PROCESS_TARGETS_DEFINED changed to coreir= cpu= clockwork=1
g++ -I./bin -std=c++17 -I /aha/Halide-to-Hardware/distrib/include/ -I /aha/Halide-to-Hardware/distrib/tools/  -Wno-unused-function -Wcast-qual -Wignored-qualifiers -Wno-comment -Wsign-compare -Wno-unknown-warning-option -Wno-psabi -fno-rtti -I /aha/Halide-to-Hardware/../BufferMapping/cfunc/include -L/aha/Halide-to-Hardware/../BufferMapping/cfunc/bin -Wl,-rpath,/aha/Halide-to-Hardware/../BufferMapping/cfunc/bin -I /aha/Halide-to-Hardware/../clockwork -L/aha/Halide-to-Hardware/../clockwork/lib -Wl,-rpath,/aha/Halide-to-Hardware/../clockwork/lib   -I /aha/coreir/include -L/aha/coreir/lib -Wl,-rpath,/aha/coreir/lib -I /aha/Halide-to-Hardware/../BufferMapping/cfunc/include -L/aha/Halide-to-Hardware/../BufferMapping/cfunc/bin -Wl,-rpath,/aha/Halide-to-Hardware/../BufferMapping/cfunc/bin -I /aha/Halide-to-Hardware/../clockwork -L/aha/Halide-to-Hardware/../clockwork -L/aha/Halide-to-Hardware/../clockwork/lib -Wl,-rpath,/aha/Halide-to-Hardware/../clockwork/lib   -I/aha/Halide-to-Hardware/../rdai/rdai_api -I../../hw_support -Wall -I/aha/Halide-to-Hardware/../rdai/platform_runtimes/clockwork_sim/include -DC_TEST -Wno-unknown-pragmas -Wno-unused-label -Wno-uninitialized -Wno-literal-suffix -O3 process.cpp ../../hw_support/./bin/hardware_process_helper.o ../../hw_support/./bin/coreir_sim_plugins.o  ./bin/clockwork_testscript.o ./bin/pointwise_clockwork.o ./bin/unoptimized_pointwise.o ./bin/rdai_host-linux_no_cma.o ./bin/rdai_host-linux_no_cma_impl.o ./bin/rdai_platform-rdai_clockwork_platform.o ./bin/halide_runtime.o  -ldl -lpthread -lz -lcurses -L/aha/coreir/lib -Wl,-rpath,/aha/coreir/lib -lcoreir -lcoreir-commonlib -lcoreirsim -lcoreir-float -lcoreir-float_DW -L/aha/Halide-to-Hardware/../clockwork/lib -Wl,-rpath,/aha/Halide-to-Hardware/../clockwork/lib -lcoreir-cgralib -I /aha/Halide-to-Hardware/../BufferMapping/cfunc/include -L/aha/Halide-to-Hardware/../BufferMapping/cfunc/bin -Wl,-rpath,/aha/Halide-to-Hardware/../BufferMapping/cfunc/bin -lcoreir-lakelib -lcoreir-lakelib -DVERBOSE=0 -lpng16  -ljpeg -I/usr/include/libpng16 -I/usr/include/libpng16/.. -no-pie  -DWITH_CLOCKWORK -o bin/process
make[1]: Leaving directory '/aha/Halide-to-Hardware/apps/hardware_benchmarks/apps/pointwise'
EXT=png ./bin/process run clockwork input.png 
[RUN_INFO] found an RDAI platform
using extension png
First pixel of output...
80
Ran pointwise on clockwork
bin/pointwise.generator -g pointwise -o ./bin -f pointwise target=host-x86-64   
Lowering after final simplification:
assert((reinterpret(uint64, output.buffer) != (uint64)0), halide_error_buffer_argument_is_null("output"))
assert((reinterpret(uint64, input.buffer) != (uint64)0), halide_error_buffer_argument_is_null("input"))
let input = _halide_buffer_get_host(input.buffer)
let input.type = _halide_buffer_get_type(input.buffer)
let input.dimensions = _halide_buffer_get_dimensions(input.buffer)
let input.min.0 = _halide_buffer_get_min(input.buffer, 0)
let input.extent.0 = _halide_buffer_get_extent(input.buffer, 0)
let input.stride.0 = _halide_buffer_get_stride(input.buffer, 0)
let input.min.1 = _halide_buffer_get_min(input.buffer, 1)
let input.extent.1 = _halide_buffer_get_extent(input.buffer, 1)
let input.stride.1 = _halide_buffer_get_stride(input.buffer, 1)
let output = _halide_buffer_get_host(output.buffer)
let output.type = _halide_buffer_get_type(output.buffer)
let output.dimensions = _halide_buffer_get_dimensions(output.buffer)
let output.min.0 = _halide_buffer_get_min(output.buffer, 0)
let output.extent.0 = _halide_buffer_get_extent(output.buffer, 0)
let output.stride.0 = _halide_buffer_get_stride(output.buffer, 0)
let output.min.1 = _halide_buffer_get_min(output.buffer, 1)
let output.extent.1 = _halide_buffer_get_extent(output.buffer, 1)
let output.stride.1 = _halide_buffer_get_stride(output.buffer, 1)
if (_halide_buffer_is_bounds_query(input.buffer)) {
  _halide_buffer_init(input.buffer, _halide_buffer_get_shape(input.buffer), reinterpret((void *), (uint64)0), (uint64)0, reinterpret((halide_device_interface_t *), (uint64)0), 1, 8, 2, make_struct((halide_dimension_t *), output.min.0, output.extent.0, 1, 0, output.min.1, output.extent.1, output.extent.0, 0), (uint64)0)
}
if (_halide_buffer_is_bounds_query(output.buffer)) {
  _halide_buffer_init(output.buffer, _halide_buffer_get_shape(output.buffer), reinterpret((void *), (uint64)0), (uint64)0, reinterpret((halide_device_interface_t *), (uint64)0), 1, 8, 2, make_struct((halide_dimension_t *), output.min.0, output.extent.0, 1, 0, output.min.1, output.extent.1, output.extent.0, 0), (uint64)0)
}
if (!(_halide_buffer_is_bounds_query(input.buffer) || _halide_buffer_is_bounds_query(output.buffer))) {
  assert((input.type == (uint32)67585), halide_error_bad_type("Input buffer input", input.type, (uint32)67585))
  assert((input.dimensions == 2), halide_error_bad_dimensions("Input buffer input", input.dimensions, 2))
  assert((output.type == (uint32)67585), halide_error_bad_type("Output buffer output", output.type, (uint32)67585))
  assert((output.dimensions == 2), halide_error_bad_dimensions("Output buffer output", output.dimensions, 2))
  assert(((input.min.0 <= output.min.0) && ((output.extent.0 + output.min.0) <= (input.extent.0 + input.min.0))), halide_error_access_out_of_bounds("Input buffer input", 0, output.min.0, ((output.extent.0 + output.min.0) + -1), input.min.0, ((input.extent.0 + input.min.0) + -1)))
  assert((0 <= input.extent.0), halide_error_buffer_extents_negative("Input buffer input", 0, input.extent.0))
  assert(((input.min.1 <= output.min.1) && ((output.extent.1 + output.min.1) <= (input.extent.1 + input.min.1))), halide_error_access_out_of_bounds("Input buffer input", 1, output.min.1, ((output.extent.1 + output.min.1) + -1), input.min.1, ((input.extent.1 + input.min.1) + -1)))
  assert((0 <= input.extent.1), halide_error_buffer_extents_negative("Input buffer input", 1, input.extent.1))
  assert((0 <= output.extent.0), halide_error_buffer_extents_negative("Output buffer output", 0, output.extent.0))
  assert((0 <= output.extent.1), halide_error_buffer_extents_negative("Output buffer output", 1, output.extent.1))
  assert((input.stride.0 == 1), halide_error_constraint_violated("input.stride.0", input.stride.0, "1", 1))
  assert((output.stride.0 == 1), halide_error_constraint_violated("output.stride.0", output.stride.0, "1", 1))
  let input.total_extent.1 = (int64(input.extent.1)*int64(input.extent.0))
  let output.total_extent.1 = (int64(output.extent.1)*int64(output.extent.0))
  assert((abs(int64(input.extent.0)) <= (uint64)2147483647), halide_error_buffer_allocation_too_large("input", abs(int64(input.extent.0)), (uint64)2147483647))
  assert((abs((int64(input.extent.1)*int64(input.stride.1))) <= (uint64)2147483647), halide_error_buffer_allocation_too_large("input", abs((int64(input.extent.1)*int64(input.stride.1))), (uint64)2147483647))
  assert((input.total_extent.1 <= (int64)2147483647), halide_error_buffer_extents_too_large("input", input.total_extent.1, (int64)2147483647))
  assert((abs(int64(output.extent.0)) <= (uint64)2147483647), halide_error_buffer_allocation_too_large("output", abs(int64(output.extent.0)), (uint64)2147483647))
  assert((abs((int64(output.extent.1)*int64(output.stride.1))) <= (uint64)2147483647), halide_error_buffer_allocation_too_large("output", abs((int64(output.extent.1)*int64(output.stride.1))), (uint64)2147483647))
  assert((output.total_extent.1 <= (int64)2147483647), halide_error_buffer_extents_too_large("output", output.total_extent.1, (int64)2147483647))
  assert((input != reinterpret((void *), (uint64)0)), halide_error_host_is_null("Input buffer input"))
  assert((output != reinterpret((void *), (uint64)0)), halide_error_host_is_null("Output buffer output"))
  allocate mult[uint16 * output.extent.0 * output.extent.1]
  produce mult {
    let t5 = ((input.min.1*input.stride.1) + input.min.0)
    for (mult.s0.y, output.min.1, output.extent.1) {
      let t7 = (((mult.s0.y - output.min.1)*output.extent.0) - output.min.0)
      let t6 = ((input.stride.1*mult.s0.y) - t5)
      for (mult.s0.x, output.min.0, output.extent.0) {
        mult[(mult.s0.x + t7)] = (uint16(input[(mult.s0.x + t6)])*(uint16)2)
      }
    }
  }
  produce output {
    consume mult {
      let t8 = ((output.min.1*output.stride.1) + output.min.0)
      for (output.s0.y, output.min.1, output.extent.1) {
        let t9 = (((output.s0.y - output.min.1)*output.extent.0) - output.min.0)
        let t10 = ((output.s0.y*output.stride.1) - t8)
        for (output.s0.x, output.min.0, output.extent.0) {
          output[(output.s0.x + t10)] = uint8(mult[(output.s0.x + t9)])
        }
      }
    }
  }
  free mult
}


Module.compile(): c_header_name ./bin/pointwise.h called pointwise
creating file from name: pointwise
make ./bin/process WITH_CPU=1
make[1]: Entering directory '/aha/Halide-to-Hardware/apps/hardware_benchmarks/apps/pointwise'
HALIDE_GEN_ARGS still empty
PROCESS_TARGETS_DEFINED changed to coreir= cpu=1 clockwork=1
g++ -I./bin -std=c++17 -I /aha/Halide-to-Hardware/distrib/include/ -I /aha/Halide-to-Hardware/distrib/tools/  -Wno-unused-function -Wcast-qual -Wignored-qualifiers -Wno-comment -Wsign-compare -Wno-unknown-warning-option -Wno-psabi -fno-rtti -I /aha/Halide-to-Hardware/../BufferMapping/cfunc/include -L/aha/Halide-to-Hardware/../BufferMapping/cfunc/bin -Wl,-rpath,/aha/Halide-to-Hardware/../BufferMapping/cfunc/bin -I /aha/Halide-to-Hardware/../clockwork -L/aha/Halide-to-Hardware/../clockwork/lib -Wl,-rpath,/aha/Halide-to-Hardware/../clockwork/lib   -I /aha/coreir/include -L/aha/coreir/lib -Wl,-rpath,/aha/coreir/lib -I /aha/Halide-to-Hardware/../BufferMapping/cfunc/include -L/aha/Halide-to-Hardware/../BufferMapping/cfunc/bin -Wl,-rpath,/aha/Halide-to-Hardware/../BufferMapping/cfunc/bin -I /aha/Halide-to-Hardware/../clockwork -L/aha/Halide-to-Hardware/../clockwork -L/aha/Halide-to-Hardware/../clockwork/lib -Wl,-rpath,/aha/Halide-to-Hardware/../clockwork/lib   -I/aha/Halide-to-Hardware/../rdai/rdai_api -I../../hw_support -Wall -I/aha/Halide-to-Hardware/../rdai/platform_runtimes/clockwork_sim/include -DC_TEST -Wno-unknown-pragmas -Wno-unused-label -Wno-uninitialized -Wno-literal-suffix -O3 process.cpp ../../hw_support/./bin/hardware_process_helper.o ../../hw_support/./bin/coreir_sim_plugins.o  ./bin/pointwise.a ./bin/clockwork_testscript.o ./bin/pointwise_clockwork.o ./bin/unoptimized_pointwise.o ./bin/rdai_host-linux_no_cma.o ./bin/rdai_host-linux_no_cma_impl.o ./bin/rdai_platform-rdai_clockwork_platform.o ./bin/halide_runtime.o  -ldl -lpthread -lz -lcurses -L/aha/coreir/lib -Wl,-rpath,/aha/coreir/lib -lcoreir -lcoreir-commonlib -lcoreirsim -lcoreir-float -lcoreir-float_DW -L/aha/Halide-to-Hardware/../clockwork/lib -Wl,-rpath,/aha/Halide-to-Hardware/../clockwork/lib -lcoreir-cgralib -I /aha/Halide-to-Hardware/../BufferMapping/cfunc/include -L/aha/Halide-to-Hardware/../BufferMapping/cfunc/bin -Wl,-rpath,/aha/Halide-to-Hardware/../BufferMapping/cfunc/bin -lcoreir-lakelib -lcoreir-lakelib -DVERBOSE=0 -lpng16  -ljpeg -I/usr/include/libpng16 -I/usr/include/libpng16/.. -no-pie  -DWITH_CPU -DWITH_CLOCKWORK -o bin/process
make[1]: Leaving directory '/aha/Halide-to-Hardware/apps/hardware_benchmarks/apps/pointwise'
EXT=png ./bin/process run cpu input.png 
using extension png
First pixel of output...
80
Ran pointwise on cpu
./bin/process compare ./bin/output_cpu.png ./bin/output_clockwork.png; \
EXIT_CODE=$?; \
echo $EXIT_CODE; \
if [[ $EXIT_CODE = 0 ]]; then \
    cp ./bin/output_clockwork.png ./bin/output.png; \
    (exit $EXIT_CODE); \
else \
    (exit $EXIT_CODE);  \
fi
[32mImages are equivalent![0m
0
if [ -f cgra_config.json ]; then \
	cp cgra_config.json bin/cgra_config.json; \
else \
	cp ../../hw_support/default_config.json bin/cgra_config.json; \
fi
python3 ../../hw_support/interleave_cgrainput.py ./bin/cgra_config.json bin/input_cgra.pgm
make[1]: Entering directory '/aha/Halide-to-Hardware/apps/hardware_benchmarks/apps/pointwise'
dd conv=swab <./bin/hw_input_stencil.leraw >./bin/hw_input_stencil.raw
make[1]: Leaving directory '/aha/Halide-to-Hardware/apps/hardware_benchmarks/apps/pointwise'
Writing file length 4096 with bw=16 and 1 bytes/cycles
Wrote to input_cgra.pgm
make ./bin/hw_output.raw
make[1]: Entering directory '/aha/Halide-to-Hardware/apps/hardware_benchmarks/apps/pointwise'
dd conv=swab <./bin/hw_output.leraw >./bin/hw_output.raw
make[1]: Leaving directory '/aha/Halide-to-Hardware/apps/hardware_benchmarks/apps/pointwise'
cat ./bin/hw_output_header.txt > bin/output_cgra_comparison.pgm
cat ./bin/hw_output.raw >> bin/output_cgra_comparison.pgm
make: Leaving directory '/aha/Halide-to-Hardware/apps/hardware_benchmarks/apps/pointwise'
make: Entering directory '/aha/Halide-to-Hardware/apps/hardware_benchmarks/apps/pointwise'
HALIDE_GEN_ARGS still empty
python /aha/MetaMapper/scripts/map_app.py ./bin/pointwise_compute.json 
/tmp/tmp42gtqkla.json
Loading sle_pipelined  /tmp/tmpxz5qcvio.json
Loading commonlib.mult_middle  Loading ucrop_pipelined  /tmp/tmpjv1e1g7w.json
Loading smin_pipelined  /tmp/tmpxtgt0wl6.json
Loading shl_pipelined  /tmp/tmp6h5xnir1.json
Loading add_pipelined  /tmp/tmpuja248qp.json
Loading neq_pipelined  /tmp/tmp6l_ljdpp.json
Loading sub_pipelined  /tmp/tmpj9v6smcx.json
Loading slt_pipelined  /tmp/tmpz62i24y6.json
Loading utaa_s1_pipelined  /tmp/tmpr7lv26n2.json
Loading utaa_s0_pipelined  /tmp/tmpxbul7c8h.json
Loading umax_pipelined  /tmp/tmpojdwf_5g.json
Loading or__pipelined  /tmp/tmpisg3_owb.json
Loading scrop_pipelined  /tmp/tmpck1skm_z.json
Loading umulshr_s0_pipelined  /tmp/tmpdmkmcxxw.json
Loading uge_pipelined  /tmp/tmpw5uafksj.json
Loading bit_and_pipelined  /tmp/tmpow0vqtv7.json
Loading eq_pipelined  /tmp/tmp7m79nb8_.json
Loading bit_const_pipelined  /tmp/tmpxg690jd9.json
Loading stsa_s0_pipelined  /tmp/tmpbodyjgfe.json
Loading utsa_s0_pipelined  /tmp/tmpdoi42wrs.json
Loading mux_pipelined  /tmp/tmp2g_pvtgt.json
Loading mac_pipelined  /tmp/tmp2ilota6g.json
Loading stas_s0_pipelined  /tmp/tmpgd39vvzd.json
Loading lshr_pipelined  /tmp/tmpcp16bo98.json
Loading sgt_pipelined  /tmp/tmpxx_5xkze.json
Loading ugt_pipelined  /tmp/tmpv7p2v8sh.json
Loading utss_s0_pipelined  /tmp/tmp9oowsdka.json
Loading mulsub_s0_pipelined  /tmp/tmp82uo8a4t.json
Loading bit_xor_pipelined  /tmp/tmpfx6o5lmk.json
Loading mul_pipelined  /tmp/tmpx6k_eqey.json
Loading ashr_pipelined  /tmp/tmpr3v6o7qi.json
Loading and__pipelined  /tmp/tmpx_9eibig.json
Loading ule_pipelined  /tmp/tmpk1roc5l1.json
Loading utas_s0_pipelined  /tmp/tmp0goi1xhg.json
Loading bit_or_pipelined  /tmp/tmpw0sc0x45.json
Loading sge_pipelined  /tmp/tmp91o5d66s.json
Loading smax_pipelined  /tmp/tmpe3aknadf.json
Loading smulshr_s0_pipelined  /tmp/tmpvcpo63a7.json
Loading staa_s0_pipelined  /tmp/tmp90sp31bs.json
Loading stss_s0_pipelined  /tmp/tmpycd78t6b.json
Loading bit_not_pipelined  /tmp/tmplybjtapg.json
Loading commonlib.abs  Loading ult_pipelined  /tmp/tmp5eqvpip8.json
Loading umin_pipelined  /tmp/tmpqb5qvwc2.json
Loading staa_s1_pipelined  /tmp/tmp4u8s48ua.json
Loading muladd_s1_pipelined  /tmp/tmpg92atxfu.json
Loading const_pipelined  /tmp/tmpvcb1unzz.json
Loading muladd_s0_pipelined  /tmp/tmpuyn3006w.json
Loading tadd_pipelined  /tmp/tmp560c5oro.json
Mapping kernel hcompute_hw_input_global_wrapper_stencil
	Used 0 PEs
	Added 0 during branch delay matching
Mapping kernel hcompute_hw_output_stencil
	Used 0 PEs
	Added 0 during branch delay matching
Mapping kernel hcompute_mult_stencil
	Used 1 PEs
	Added 0 during branch delay matching

[92mAll compute kernels passed formal checks[0m
Total num PEs used: 1

Total num regs inserted: 0
saving to ./bin/pointwise_compute_mapped.json
sed -i -e 's/_mapped//g' ./bin/pointwise_compute_mapped.json
cp /aha/MetaMapper/libs/*_header.json ./bin/ && cp /aha/MetaMapper/libs/*_header.json /aha/clockwork/ && cp /aha/MetaMapper/libs/*_header.json /aha/MetaMapper/../garnet/headers/ 
cd ./bin && \
CLKWRK_PATH=/aha/clockwork LD_LIBRARY_PATH=/aha/clockwork/lib:/aha/coreir/lib LAKE_PATH=/aha/lake LAKE_CONTROLLERS=/aha/Halide-to-Hardware/apps/hardware_benchmarks/apps/pointwise/bin LAKE_STREAM=./bin COREIR_PATH=/aha/coreir \
./clockwork_codegen compile_mem_use_metamapper 1>mem_cout 2> >(tee -a mem_cout >&2); \
EXIT_CODE=$?; rm unoptimized_pointwise*; cd ..; exit $EXIT_CODE
cp ./bin/map_result/pointwise/pointwise_to_metamapper.json ./bin/design_top.json
make: Leaving directory '/aha/Halide-to-Hardware/apps/hardware_benchmarks/apps/pointwise'
--- apps/pointwise - pnr and pipelining
--- GARNET-BUILD (apps/pointwise)
- BUILD THE CGRA
garnet_PE.json
intersect_unit
FOUND BULK
crddrop
FOUND BULK
crdhold
FOUND BULK
Repeat
FOUND BULK
RepeatSignalGenerator
FOUND BULK
reduce_pe_cluster
FOUND BULK
INPUTS DICT
{17: [{'intersect_unit_flat': 'coord_in_0_f_'}, {'intersect_unit_flat': 'coord_in_1_f_'}, {'intersect_unit_flat': 'pos_in_0_f_'}, {'intersect_unit_flat': 'pos_in_1_f_'}]}
INPUTS DICT
{17: [{'intersect_unit_flat': 'coord_in_0_f_', 'crddrop_flat': 'cmrg_coord_in_0_f_'}, {'intersect_unit_flat': 'coord_in_1_f_', 'crddrop_flat': 'cmrg_coord_in_1_f_'}, {'intersect_unit_flat': 'pos_in_0_f_'}, {'intersect_unit_flat': 'pos_in_1_f_'}]}
INPUTS DICT
{17: [{'intersect_unit_flat': 'coord_in_0_f_', 'crddrop_flat': 'cmrg_coord_in_0_f_', 'crdhold_flat': 'cmrg_coord_in_0_f_'}, {'intersect_unit_flat': 'coord_in_1_f_', 'crddrop_flat': 'cmrg_coord_in_1_f_', 'crdhold_flat': 'cmrg_coord_in_1_f_'}, {'intersect_unit_flat': 'pos_in_0_f_'}, {'intersect_unit_flat': 'pos_in_1_f_'}]}
INPUTS DICT
{17: [{'intersect_unit_flat': 'coord_in_0_f_', 'crddrop_flat': 'cmrg_coord_in_0_f_', 'crdhold_flat': 'cmrg_coord_in_0_f_', 'Repeat_flat': 'proc_data_in_f_'}, {'intersect_unit_flat': 'coord_in_1_f_', 'crddrop_flat': 'cmrg_coord_in_1_f_', 'crdhold_flat': 'cmrg_coord_in_1_f_', 'Repeat_flat': 'repsig_data_in_f_'}, {'intersect_unit_flat': 'pos_in_0_f_'}, {'intersect_unit_flat': 'pos_in_1_f_'}]}
INPUTS DICT
{17: [{'intersect_unit_flat': 'coord_in_0_f_', 'crddrop_flat': 'cmrg_coord_in_0_f_', 'crdhold_flat': 'cmrg_coord_in_0_f_', 'Repeat_flat': 'proc_data_in_f_', 'RepeatSignalGenerator_flat': 'base_data_in_f_'}, {'intersect_unit_flat': 'coord_in_1_f_', 'crddrop_flat': 'cmrg_coord_in_1_f_', 'crdhold_flat': 'cmrg_coord_in_1_f_', 'Repeat_flat': 'repsig_data_in_f_'}, {'intersect_unit_flat': 'pos_in_0_f_'}, {'intersect_unit_flat': 'pos_in_1_f_'}]}
INPUTS DICT
{17: [{'intersect_unit_flat': 'coord_in_0_f_', 'crddrop_flat': 'cmrg_coord_in_0_f_', 'crdhold_flat': 'cmrg_coord_in_0_f_', 'Repeat_flat': 'proc_data_in_f_', 'RepeatSignalGenerator_flat': 'base_data_in_f_', 'reduce_pe_cluster_flat': 'data0_f_'}, {'intersect_unit_flat': 'coord_in_1_f_', 'crddrop_flat': 'cmrg_coord_in_1_f_', 'crdhold_flat': 'cmrg_coord_in_1_f_', 'Repeat_flat': 'repsig_data_in_f_', 'reduce_pe_cluster_flat': 'data1_f_'}, {'intersect_unit_flat': 'pos_in_0_f_', 'reduce_pe_cluster_flat': 'data2_f_'}, {'intersect_unit_flat': 'pos_in_1_f_', 'reduce_pe_cluster_flat': 'reduce_data_in_f_'}], 1: [{'reduce_pe_cluster_flat': 'bit0_f_'}, {'reduce_pe_cluster_flat': 'bit1_f_'}, {'reduce_pe_cluster_flat': 'bit2_f_'}]}
[(~full, 0), (~full, 1), (~full, 2), (~full, 3), (~full, 4), (PE_input_width_17_num_0_dense ? 1'h1: ~full, 5)]
[(~full, 0), (~full, 1), (~full, 2), (~full, 3), (PE_input_width_17_num_1_dense ? 1'h1: ~full, 5)]
[(~full, 0), (PE_input_width_17_num_2_dense ? 1'h1: ~full, 5)]
[(~full, 0), (~full, 5)]
[(~empty, 0), (~empty, 1), (~empty, 2), (~empty, 3), (~empty, 4), (~empty, 5)]
[(~empty, 0), (~empty, 1), (~empty, 2), (PE_output_width_17_num_1_dense ? 1'h1: ~empty, 5)]
[(~empty, 0)]
=====MEMORY TILE BUILDER=====
===CONTROLLERS===
[<lake.top.memory_controller.MemoryControllerFlatWrapper object at 0x7fc5b32962e0>, <lake.top.memory_controller.MemoryControllerFlatWrapper object at 0x7fc5b32967c0>, <lake.top.memory_controller.MemoryControllerFlatWrapper object at 0x7fc5b3296970>, <lake.top.memory_controller.MemoryControllerFlatWrapper object at 0x7fc5b3296b20>, <lake.top.memory_controller.MemoryControllerFlatWrapper object at 0x7fc5b3296cd0>, <lake.top.memory_controller.MemoryControllerFlatWrapper object at 0x7fc5b3296e80>]
===INPUTS===
1: [{'reduce_pe_cluster_flat': 'bit0_f_'}, {'reduce_pe_cluster_flat': 'bit1_f_'}, {'reduce_pe_cluster_flat': 'bit2_f_'}]
17: [{'intersect_unit_flat': 'coord_in_0_f_', 'crddrop_flat': 'cmrg_coord_in_0_f_', 'crdhold_flat': 'cmrg_coord_in_0_f_', 'Repeat_flat': 'proc_data_in_f_', 'RepeatSignalGenerator_flat': 'base_data_in_f_', 'reduce_pe_cluster_flat': 'data0_f_'}, {'intersect_unit_flat': 'coord_in_1_f_', 'crddrop_flat': 'cmrg_coord_in_1_f_', 'crdhold_flat': 'cmrg_coord_in_1_f_', 'Repeat_flat': 'repsig_data_in_f_', 'reduce_pe_cluster_flat': 'data1_f_'}, {'intersect_unit_flat': 'pos_in_0_f_', 'reduce_pe_cluster_flat': 'data2_f_'}, {'intersect_unit_flat': 'pos_in_1_f_', 'reduce_pe_cluster_flat': 'reduce_data_in_f_'}]
===OUTPUTS===
1: [{'reduce_pe_cluster_flat': 'res_p_f_'}]
17: [{'intersect_unit_flat': 'coord_out_f_', 'crddrop_flat': 'cmrg_coord_out_0_f_', 'crdhold_flat': 'cmrg_coord_out_0_f_', 'Repeat_flat': 'ref_data_out_f_', 'RepeatSignalGenerator_flat': 'repsig_data_out_f_', 'reduce_pe_cluster_flat': 'reduce_data_out_f_'}, {'intersect_unit_flat': 'pos_out_0_f_', 'crddrop_flat': 'cmrg_coord_out_1_f_', 'crdhold_flat': 'cmrg_coord_out_1_f_', 'reduce_pe_cluster_flat': 'res_f_'}, {'intersect_unit_flat': 'pos_out_1_f_'}]
===MEMPORTS===
BANK: 0	 PORT: 0
strg_ub_thin_PondTop
FOUND BULK
INPUTS DICT
{17: [{'strg_ub_thin_PondTop_flat': 'data_in_f_0'}, {'strg_ub_thin_PondTop_flat': 'data_in_f_1'}]}
Printing mode map...
{'strg_ub_thin_PondTop': (0, 'bulk')}
Printing mode map...
{'strg_ub_thin_PondTop': (0, 'bulk')}
fiber_access_16
FOUND BULK
strg_ub_vec
FOUND BULK
strg_ram_64_512_delay1
FOUND BULK
stencil_valid
FOUND EXCLUSIVE
INPUTS DICT
{17: [{'fiber_access_16_flat': 'read_scanner_us_pos_in_f_'}, {'fiber_access_16_flat': 'write_scanner_addr_in_f_'}, {'fiber_access_16_flat': 'write_scanner_block_wr_in_f_'}, {'fiber_access_16_flat': 'write_scanner_data_in_f_'}]}
INPUTS DICT
{17: [{'fiber_access_16_flat': 'read_scanner_us_pos_in_f_', 'strg_ub_vec_flat': 'chain_data_in_f_0'}, {'fiber_access_16_flat': 'write_scanner_addr_in_f_', 'strg_ub_vec_flat': 'chain_data_in_f_1'}, {'fiber_access_16_flat': 'write_scanner_block_wr_in_f_', 'strg_ub_vec_flat': 'data_in_f_0'}, {'fiber_access_16_flat': 'write_scanner_data_in_f_', 'strg_ub_vec_flat': 'data_in_f_1'}]}
INPUTS DICT
{17: [{'fiber_access_16_flat': 'read_scanner_us_pos_in_f_', 'strg_ub_vec_flat': 'chain_data_in_f_0', 'strg_ram_64_512_delay1_flat': 'data_in_f_'}, {'fiber_access_16_flat': 'write_scanner_addr_in_f_', 'strg_ub_vec_flat': 'chain_data_in_f_1', 'strg_ram_64_512_delay1_flat': 'rd_addr_in_f_'}, {'fiber_access_16_flat': 'write_scanner_block_wr_in_f_', 'strg_ub_vec_flat': 'data_in_f_0', 'strg_ram_64_512_delay1_flat': 'wr_addr_in_f_'}, {'fiber_access_16_flat': 'write_scanner_data_in_f_', 'strg_ub_vec_flat': 'data_in_f_1'}], 1: [{'strg_ram_64_512_delay1_flat': 'ren_f_'}, {'strg_ram_64_512_delay1_flat': 'wen_f_'}]}
INPUTS DICT
{17: [{'fiber_access_16_flat': 'read_scanner_us_pos_in_f_', 'strg_ub_vec_flat': 'chain_data_in_f_0', 'strg_ram_64_512_delay1_flat': 'data_in_f_'}, {'fiber_access_16_flat': 'write_scanner_addr_in_f_', 'strg_ub_vec_flat': 'chain_data_in_f_1', 'strg_ram_64_512_delay1_flat': 'rd_addr_in_f_'}, {'fiber_access_16_flat': 'write_scanner_block_wr_in_f_', 'strg_ub_vec_flat': 'data_in_f_0', 'strg_ram_64_512_delay1_flat': 'wr_addr_in_f_'}, {'fiber_access_16_flat': 'write_scanner_data_in_f_', 'strg_ub_vec_flat': 'data_in_f_1'}], 1: [{'strg_ram_64_512_delay1_flat': 'ren_f_'}, {'strg_ram_64_512_delay1_flat': 'wen_f_'}]}
[(~full, 0), (1'h1, 1), (1'h1, 2)]
[(~full, 0), (1'h1, 1), (1'h1, 2)]
[(~full, 0), (1'h1, 1), (1'h1, 2)]
[(~full, 0), (1'h1, 1)]
[(~empty, 0), (1'h1, 1), (1'h1, 2)]
[(~empty, 0), (1'h1, 1)]
[(~empty, 0)]
Exclusive port...
{'data_in': din, 'data_out': q, 'write_enable': wen, 'addr': adr, 'read_enable': ren, 'clk': clk, 'fwen': fwen, 'mcen': mcen, 'mc': mc, 'wpulseen': wpulseen, 'clkbyp': clkbyp, 'wpulse': wpulse, 'wa': wa}
Printing mode map...
{'fiber_access_16': (0, 'bulk'), 'strg_ub_vec': (1, 'bulk'), 'strg_ram_64_512_delay1': (2, 'bulk'), 'stencil_valid': (0, 'excl')}
=====MEMORY TILE BUILDER=====
===CONTROLLERS===
[<lake.top.memory_controller.MemoryControllerFlatWrapper object at 0x7fc5f10c8280>, <lake.top.memory_controller.MemoryControllerFlatWrapper object at 0x7fc5b36d22e0>, <lake.top.memory_controller.MemoryControllerFlatWrapper object at 0x7fc5b2e258b0>, <lake.top.memory_controller.MemoryControllerFlatWrapper object at 0x7fc5b2dffee0>]
===INPUTS===
1: [{'strg_ram_64_512_delay1_flat': 'ren_f_'}, {'strg_ram_64_512_delay1_flat': 'wen_f_'}]
17: [{'fiber_access_16_flat': 'read_scanner_us_pos_in_f_', 'strg_ub_vec_flat': 'chain_data_in_f_0', 'strg_ram_64_512_delay1_flat': 'data_in_f_'}, {'fiber_access_16_flat': 'write_scanner_addr_in_f_', 'strg_ub_vec_flat': 'chain_data_in_f_1', 'strg_ram_64_512_delay1_flat': 'rd_addr_in_f_'}, {'fiber_access_16_flat': 'write_scanner_block_wr_in_f_', 'strg_ub_vec_flat': 'data_in_f_0', 'strg_ram_64_512_delay1_flat': 'wr_addr_in_f_'}, {'fiber_access_16_flat': 'write_scanner_data_in_f_', 'strg_ub_vec_flat': 'data_in_f_1'}]
===OUTPUTS===
1: [{'strg_ub_vec_flat': 'accessor_output_f_b_0', 'strg_ram_64_512_delay1_flat': 'ready_f_'}, {'strg_ub_vec_flat': 'accessor_output_f_b_1', 'strg_ram_64_512_delay1_flat': 'valid_out_f_'}, {'stencil_valid_flat': 'stencil_valid_f_'}]
17: [{'fiber_access_16_flat': 'read_scanner_block_rd_out_f_', 'strg_ub_vec_flat': 'data_out_f_0', 'strg_ram_64_512_delay1_flat': 'data_out_f_'}, {'fiber_access_16_flat': 'read_scanner_coord_out_f_', 'strg_ub_vec_flat': 'data_out_f_1'}, {'fiber_access_16_flat': 'read_scanner_pos_out_f_'}]
===MEMPORTS===
BANK: 0	 PORT: 0
CONN 0	CONTROLLER: fiber_access_16	PORT: Port: Type: MemoryPortType.READWRITE, conns:
conn: data_in, fiber_access_16_inst_buffet_data_to_mem_lifted_lifted
conn: data_out, fiber_access_16_inst_buffet_data_from_mem_lifted_lifted
conn: write_addr, fiber_access_16_inst_buffet_addr_to_mem_lifted_lifted
conn: write_enable, fiber_access_16_inst_buffet_wen_to_mem_lifted_lifted
conn: read_addr, fiber_access_16_inst_buffet_addr_to_mem_lifted_lifted
conn: read_enable, fiber_access_16_inst_buffet_ren_to_mem_lifted_lifted

CONN 1	CONTROLLER: strg_ub_vec	PORT: Port: Type: MemoryPortType.READWRITE, conns:
conn: data_in, strg_ub_vec_inst_data_to_strg_lifted
conn: data_out, strg_ub_vec_inst_data_from_strg_lifted
conn: write_addr, strg_ub_vec_inst_addr_out_lifted
conn: write_enable, strg_ub_vec_inst_wen_to_strg_lifted
conn: read_addr, strg_ub_vec_inst_addr_out_lifted
conn: read_enable, strg_ub_vec_inst_ren_to_strg_lifted

CONN 2	CONTROLLER: strg_ram_64_512_delay1	PORT: Port: Type: MemoryPortType.READWRITE, conns:
conn: data_in, strg_ram_64_512_delay1_inst_data_to_strg_lifted
conn: data_out, strg_ram_64_512_delay1_inst_data_from_strg_lifted
conn: write_addr, strg_ram_64_512_delay1_inst_addr_out_lifted
conn: write_enable, strg_ram_64_512_delay1_inst_wen_to_strg_lifted
conn: read_addr, strg_ram_64_512_delay1_inst_addr_out_lifted
conn: read_enable, strg_ram_64_512_delay1_inst_ren_to_strg_lifted

args.daemon=None
- CHECK FOR DAEMON
- BEGIN pre-pnr/bs args {
    "amber_pond": false,
    "app": "/aha/Halide-to-Hardware/apps/hardware_benchmarks/apps/pointwise/bin/design_top.json",
    "compact": false,
    "config_addr_reg_width": 8,
    "config_data_width": 32,
    "config_port_pipeline": true,
    "dac_exp": false,
    "daemon": null,
    "dual_port": false,
    "dump_config_reg": false,
    "generate_bitstream_only": false,
    "glb_params": "UKNOWN",
    "glb_tile_mem_size": 256,
    "gold": "/aha/Halide-to-Hardware/apps/hardware_benchmarks/apps/pointwise/bin/gold.pgm",
    "harden_flush": true,
    "height": 4,
    "input": "/aha/Halide-to-Hardware/apps/hardware_benchmarks/apps/pointwise/bin/input.pgm",
    "input_broadcast_branch_factor": 2,
    "input_broadcast_max_leaves": 4,
    "interconnect_only": true,
    "macro_width": 32,
    "mem_depth": 512,
    "mem_input_ports": 2,
    "mem_output_ports": 2,
    "mem_ratio": 4,
    "mem_width": 64,
    "no_input_broadcast_pipelining": false,
    "no_pd": true,
    "no_pond": false,
    "no_pond_area_opt": false,
    "no_pond_area_opt_dual_config": false,
    "num_tracks": 5,
    "output": "/aha/Halide-to-Hardware/apps/hardware_benchmarks/apps/pointwise/bin/pointwise.bs",
    "pe": "",
    "pe_fc": "UKNOWN",
    "pipeline_config_interval": 8,
    "pipeline_pnr": true,
    "pipeline_regs_density": null,
    "pond_area_opt_share": false,
    "port_conn_option": null,
    "ready_valid": true,
    "rf": false,
    "sb_option": "Imran",
    "sparse_cgra": true,
    "sparse_cgra_combined": true,
    "standalone": false,
    "tile_id_width": 16,
    "tile_layout_option": 0,
    "unconstrained_io": false,
    "use_io_valid": false,
    "use_sim_sram": false,
    "verilog": false,
    "virtualize": false,
    "virtualize_group_size": 4,
    "width": 4
}
- BEGIN pre-pnr/bs env {
    "CADENCE_LICENSE": "5280@cadlic0.stanford.edu",
    "CAD_COMMON": "/cad/common/Linux/x86_64",
    "CLOCKWORK_PATH": "/aha/clockwork",
    "COREIR_DIR": "/aha/coreir",
    "COREIR_PATH": "/aha/coreir",
    "DEBIAN_FRONTEND": "noninteractive",
    "DISABLE_GP": "1",
    "GARNET_HOME": "/aha/garnet",
    "GIT_PYTHON_REFRESH": "quiet",
    "HOME": "/root",
    "HOSTNAME": "1bfadd12184b",
    "LAKE_PATH": "/aha/lake",
    "LC_CTYPE": "C.UTF-8",
    "LD_LIBRARY_PATH": "/cad/common/Linux/x86_64/lib",
    "LD_LIBRARY_PATH_modshare": "/cad/common/Linux/x86_64/lib:1",
    "LESSCLOSE": "/usr/bin/lesspipe %s %s",
    "LESSOPEN": "| /usr/bin/lesspipe %s",
    "LOADEDMODULES": "base/rsg:vcs/latest:verdi/T-2022.06-SP2",
    "LOADEDMODULES_modshare": "vcs/latest:1:verdi/T-2022.06-SP2:1:base/rsg:1",
    "LS_COLORS": "rs=0:di=01;34:ln=01;36:mh=00:pi=40;33:so=01;35:do=01;35:bd=40;33;01:cd=40;33;01:or=40;31;01:mi=00:su=37;41:sg=30;43:ca=30;41:tw=30;42:ow=34;42:st=37;44:ex=01;32:*.tar=01;31:*.tgz=01;31:*.arc=01;31:*.arj=01;31:*.taz=01;31:*.lha=01;31:*.lz4=01;31:*.lzh=01;31:*.lzma=01;31:*.tlz=01;31:*.txz=01;31:*.tzo=01;31:*.t7z=01;31:*.zip=01;31:*.z=01;31:*.dz=01;31:*.gz=01;31:*.lrz=01;31:*.lz=01;31:*.lzo=01;31:*.xz=01;31:*.zst=01;31:*.tzst=01;31:*.bz2=01;31:*.bz=01;31:*.tbz=01;31:*.tbz2=01;31:*.tz=01;31:*.deb=01;31:*.rpm=01;31:*.jar=01;31:*.war=01;31:*.ear=01;31:*.sar=01;31:*.rar=01;31:*.alz=01;31:*.ace=01;31:*.zoo=01;31:*.cpio=01;31:*.7z=01;31:*.rz=01;31:*.cab=01;31:*.wim=01;31:*.swm=01;31:*.dwm=01;31:*.esd=01;31:*.jpg=01;35:*.jpeg=01;35:*.mjpg=01;35:*.mjpeg=01;35:*.gif=01;35:*.bmp=01;35:*.pbm=01;35:*.pgm=01;35:*.ppm=01;35:*.tga=01;35:*.xbm=01;35:*.xpm=01;35:*.tif=01;35:*.tiff=01;35:*.png=01;35:*.svg=01;35:*.svgz=01;35:*.mng=01;35:*.pcx=01;35:*.mov=01;35:*.mpg=01;35:*.mpeg=01;35:*.m2v=01;35:*.mkv=01;35:*.webm=01;35:*.ogm=01;35:*.mp4=01;35:*.m4v=01;35:*.mp4v=01;35:*.vob=01;35:*.qt=01;35:*.nuv=01;35:*.wmv=01;35:*.asf=01;35:*.rm=01;35:*.rmvb=01;35:*.flc=01;35:*.avi=01;35:*.fli=01;35:*.flv=01;35:*.gl=01;35:*.dl=01;35:*.xcf=01;35:*.xwd=01;35:*.yuv=01;35:*.cgm=01;35:*.emf=01;35:*.ogv=01;35:*.ogx=01;35:*.aac=00;36:*.au=00;36:*.flac=00;36:*.m4a=00;36:*.mid=00;36:*.midi=00;36:*.mka=00;36:*.mp3=00;36:*.mpc=00;36:*.ogg=00;36:*.ra=00;36:*.wav=00;36:*.oga=00;36:*.opus=00;36:*.spx=00;36:*.xspf=00;36:",
    "MANPATH": "/cad/synopsys/verdi/T-2022.06-SP2/doc/man:/cad/synopsys/vcs/S-2021.09-SP1//doc/man",
    "MANPATH_modshare": "/cad/synopsys/vcs/S-2021.09-SP1//doc/man:1:/cad/synopsys/verdi/T-2022.06-SP2/doc/man:1",
    "MFLOWGEN": "/aha/mflowgen",
    "MODULEPATH": "/root/.modules:/cad/modules/modulefiles/tools",
    "MODULEPATH_modshare": "/root/.modules:1:/cad/modules/modulefiles/tools:1",
    "MODULESHOME": "/cad/modules/tcl",
    "MODULES_MACH": "x86_64",
    "MODULES_OS": "Linux",
    "MODULES_REL": "2.6.32",
    "OA_UNSUPPORTED_PLAT": "linux_rhel60",
    "OLDPWD": "/aha",
    "PATH": "/cad/synopsys/verdi/T-2022.06-SP2/bin:/cad/synopsys/verdi/T-2022.06-SP2/gui/dve/bin:/cad/synopsys/vcs/S-2021.09-SP1//bin:/cad/synopsys/vcs/S-2021.09-SP1//gui/dve/bin:/aha/bin:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/cad/common/Linux/x86_64/bin",
    "PATH_modshare": "/usr/bin:1:/usr/local/bin:1:/cad/synopsys/verdi/T-2022.06-SP2/gui/dve/bin:1:/cad/synopsys/vcs/S-2021.09-SP1//gui/dve/bin:1:/bin:1:/aha/bin:1:/sbin:1:/cad/synopsys/verdi/T-2022.06-SP2/bin:1:/usr/sbin:1:/cad/common/Linux/x86_64/bin:1:/cad/synopsys/vcs/S-2021.09-SP1//bin:1:/usr/local/sbin:1",
    "PS1": "(aha) ${debian_chroot:+($debian_chroot)}\\u@\\h:\\w\\$ ",
    "PWD": "/aha/lassen",
    "SHELL": "/bin/bash",
    "SHLVL": "0",
    "SNPSLMD_LICENSE_FILE": "27000@cadlic0.stanford.edu",
    "SPRINGSOFT_LICENSE": "5219@cadlic0.stanford.edu",
    "SYNOPSYS_LICENSE": "27000@cadlic0.stanford.edu",
    "TERM": "screen",
    "TMUX": "/tmp//tmux-0/default,733,0",
    "TMUX_PANE": "%0",
    "USER": "docker",
    "VCS_CC": "gcc",
    "VCS_HOME": "/cad/synopsys/vcs/S-2021.09-SP1/",
    "VCS_TARGET_ARCH": "linux64",
    "VERDI_HOME": "/cad/synopsys/verdi/T-2022.06-SP2",
    "VERDI_TARGET_ARCH": "linux64",
    "VIRTUAL_ENV": "/aha",
    "_": "/aha/bin/aha",
    "_LMFILES_": "/cad/modules/modulefiles/tools/base/rsg:/cad/modules/modulefiles/tools/vcs/latest:/cad/modules/modulefiles/tools/verdi/T-2022.06-SP2",
    "_LMFILES__modshare": "/cad/modules/modulefiles/tools/verdi/T-2022.06-SP2:1:/cad/modules/modulefiles/tools/base/rsg:1:/cad/modules/modulefiles/tools/vcs/latest:1"
}
--- GARNET-PNR   (apps/pointwise)
Loading sle_pipelined  /tmp/tmp_nwh5xz4.json
Loading commonlib.mult_middle  Loading ucrop_pipelined  /tmp/tmpuzyts8op.json
Loading smin_pipelined  /tmp/tmpivk3ind6.json
Loading shl_pipelined  /tmp/tmpnzb5l2kb.json
Loading add_pipelined  /tmp/tmp4yij1vrh.json
Loading neq_pipelined  /tmp/tmpggulwb0s.json
Loading sub_pipelined  /tmp/tmp94o5dqux.json
Loading slt_pipelined  /tmp/tmpybpr82cx.json
Loading utaa_s1_pipelined  /tmp/tmp39jye6zk.json
Loading utaa_s0_pipelined  /tmp/tmp4tevq_uw.json
Loading umax_pipelined  /tmp/tmp491ai5qi.json
Loading or__pipelined  /tmp/tmp1zg_l6ut.json
Loading scrop_pipelined  /tmp/tmpq2vceg3t.json
Loading umulshr_s0_pipelined  /tmp/tmpcn5xgiux.json
Loading uge_pipelined  /tmp/tmpfvax46cm.json
Loading bit_and_pipelined  /tmp/tmp638nj9f_.json
Loading eq_pipelined  /tmp/tmpljrdrn0d.json
Loading bit_const_pipelined  /tmp/tmp0ah1ys9q.json
Loading stsa_s0_pipelined  /tmp/tmpy5g19t7r.json
Loading utsa_s0_pipelined  /tmp/tmpb_3xk_lc.json
Loading mux_pipelined  /tmp/tmp9fb7oola.json
Loading mac_pipelined  /tmp/tmp2twwj7ck.json
Loading stas_s0_pipelined  /tmp/tmpz48rc0ud.json
Loading lshr_pipelined  /tmp/tmpy6pykmp9.json
Loading sgt_pipelined  /tmp/tmpsyjmzxx2.json
Loading ugt_pipelined  /tmp/tmpaetgfgds.json
Loading utss_s0_pipelined  /tmp/tmpi5shsd77.json
Loading mulsub_s0_pipelined  /tmp/tmpc6_wk5r7.json
Loading bit_xor_pipelined  /tmp/tmplansuovn.json
Loading mul_pipelined  /tmp/tmprjr8n7t6.json
Loading ashr_pipelined  /tmp/tmpddqdt4f7.json
Loading and__pipelined  /tmp/tmpqq6plhkp.json
Loading ule_pipelined  /tmp/tmpm2fd5ale.json
Loading utas_s0_pipelined  /tmp/tmpvptlvflx.json
Loading bit_or_pipelined  /tmp/tmp3qwr85_4.json
Loading sge_pipelined  /tmp/tmpr6b6q1yx.json
Loading smax_pipelined  /tmp/tmpyrw7d_09.json
Loading smulshr_s0_pipelined  /tmp/tmplh_t0g_8.json
Loading staa_s0_pipelined  /tmp/tmpk5np845d.json
Loading stss_s0_pipelined  /tmp/tmpiwwbu0el.json
Loading bit_not_pipelined  /tmp/tmpt_ek4iyj.json
Loading commonlib.abs  Loading ult_pipelined  /tmp/tmp3fl9iluw.json
Loading umin_pipelined  /tmp/tmp85nolhah.json
Loading staa_s1_pipelined  /tmp/tmpkx3sptk4.json
Loading muladd_s1_pipelined  /tmp/tmp57l7au6y.json
Loading const_pipelined  /tmp/tmpwgfqjs38.json
Loading muladd_s0_pipelined  /tmp/tmplbcg7ehk.json
Loading tadd_pipelined  /tmp/tmppd1l8ug9.json
	Used 1 PEs
Creating register tree for: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0 with 1 sinks and 1 stages
PEs: 1
MEMs: 1
Ponds: 0
IOs: 3
Regs: 3
Trying placement with PnR placer exp: 0
6.000000 -> 6.000000 improvement: 0.000000 total: 0.000000
using bit_width 1
Routing iteration:   0 duration: 1 ms
using bit_width 17
Routing iteration:   0 duration: 2 ms

Application Frequency:
	Maximum clock frequency: 586 MHz
	Critical Path: 1705.48 ps
	Critical Path Info:
		Glbs: 0
		PEs: 0
		Mems: 1
		Rmux: 0
		SB delay: 513.48 ps
		SB delay: [152.89, 151.7, 208.89] ps
		SB delay ready-valid: 0 ps
		SB delay ready-valid: [] ps
		SB clk delay: -192 ps
		SB clk delay: [-61, -61, -70] ps
Loading sle_pipelined  /tmp/tmp0kc1s6ub.json
Loading commonlib.mult_middle  Loading ucrop_pipelined  /tmp/tmpa8caf5vw.json
Loading smin_pipelined  /tmp/tmpdf342f73.json
Loading shl_pipelined  /tmp/tmp0a8kzl0p.json
Loading add_pipelined  /tmp/tmpkkm4pdft.json
Loading neq_pipelined  /tmp/tmpghmzkdj2.json
Loading sub_pipelined  /tmp/tmptv8hp8k1.json
Loading slt_pipelined  /tmp/tmpl7k49_fe.json
Loading utaa_s1_pipelined  /tmp/tmp0rnm04gx.json
Loading utaa_s0_pipelined  /tmp/tmp0q_indry.json
Loading umax_pipelined  /tmp/tmp7fwvhhaw.json
Loading or__pipelined  /tmp/tmp_dy70kwz.json
Loading scrop_pipelined  /tmp/tmpazr3bmc8.json
Loading umulshr_s0_pipelined  /tmp/tmp6r4ipy_n.json
Loading uge_pipelined  /tmp/tmpftvmp6xa.json
Loading bit_and_pipelined  /tmp/tmpvnj86rp1.json
Loading eq_pipelined  /tmp/tmpy2hojrtw.json
Loading bit_const_pipelined  /tmp/tmpxl9mjkhf.json
Loading stsa_s0_pipelined  /tmp/tmppj249fz8.json
Loading utsa_s0_pipelined  /tmp/tmp19wz0l2u.json
Loading mux_pipelined  /tmp/tmpmodh18fj.json
Loading mac_pipelined  /tmp/tmp6kbsdl3v.json
Loading stas_s0_pipelined  /tmp/tmp714_7wm6.json
Loading lshr_pipelined  /tmp/tmp99um4zq3.json
Loading sgt_pipelined  /tmp/tmpk5qexj1e.json
Loading ugt_pipelined  /tmp/tmp76c17wff.json
Loading utss_s0_pipelined  /tmp/tmp6oe52xj3.json
Loading mulsub_s0_pipelined  /tmp/tmp7bhctgwa.json
Loading bit_xor_pipelined  /tmp/tmpm16b4p4l.json
Loading mul_pipelined  /tmp/tmpt255faiv.json
Loading ashr_pipelined  /tmp/tmpeckh2urs.json
Loading and__pipelined  /tmp/tmpndz2vq2v.json
Loading ule_pipelined  /tmp/tmp_xmec37f.json
Loading utas_s0_pipelined  /tmp/tmpfkzwjc_k.json
Loading bit_or_pipelined  /tmp/tmpwz38482t.json
Loading sge_pipelined  /tmp/tmpp2eiqb1m.json
Loading smax_pipelined  /tmp/tmpjwzubsh8.json
Loading smulshr_s0_pipelined  /tmp/tmpftsmx1pb.json
Loading staa_s0_pipelined  /tmp/tmpr14auohs.json
Loading stss_s0_pipelined  /tmp/tmp5ta8jfnr.json
Loading bit_not_pipelined  /tmp/tmpmxll_2hr.json
Loading commonlib.abs  Loading ult_pipelined  /tmp/tmpi8nzreot.json
Loading umin_pipelined  /tmp/tmpmrhydxpi.json
Loading staa_s1_pipelined  /tmp/tmpt99sa0_u.json
Loading muladd_s1_pipelined  /tmp/tmp78_jbqkg.json
Loading const_pipelined  /tmp/tmp0ggh_hde.json
Loading muladd_s0_pipelined  /tmp/tmp1i3xu0ec.json
Loading tadd_pipelined  /tmp/tmp_vrlnqw3.json
	Used 1 PEs
Creating register tree for: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0 with 1 sinks and 1 stages
PEs: 1
MEMs: 1
Ponds: 0
IOs: 3
Regs: 3
Trying placement with PnR placer exp: 0
6.000000 -> 6.000000 improvement: 0.000000 total: 0.000000
using bit_width 1
Routing iteration:   0 duration: 1 ms
using bit_width 17
Routing iteration:   0 duration: 2 ms

Application Frequency:
	Maximum clock frequency: 586 MHz
	Critical Path: 1705.48 ps
	Critical Path Info:
		Glbs: 0
		PEs: 0
		Mems: 1
		Rmux: 0
		SB delay: 513.48 ps
		SB delay: [152.89, 151.7, 208.89] ps
		SB delay ready-valid: 0 ps
		SB delay ready-valid: [] ps
		SB clk delay: -192 ps
		SB clk delay: [-61, -61, -70] ps
make: Entering directory '/aha/Halide-to-Hardware/apps/hardware_benchmarks/apps/pointwise'
cd ./bin && \
CLKWRK_PATH=/aha/clockwork LD_LIBRARY_PATH=/aha/clockwork/lib:/aha/coreir/lib LAKE_PATH=/aha/lake LAKE_CONTROLLERS=/aha/Halide-to-Hardware/apps/hardware_benchmarks/apps/pointwise/bin LAKE_STREAM=./bin COREIR_PATH=/aha/coreir \
./clockwork_codegen compile_mem_use_metamapper 1>mem_cout 2> >(tee -a mem_cout >&2); \
EXIT_CODE=$?; rm unoptimized_pointwise*; cd ..; exit $EXIT_CODE
python ../../hw_support/copy_clockwork_schedules.py ./bin/map_result/pointwise/pointwise_to_metamapper.json ./bin/design_top.json ./bin/pointwise_flush_latencies.json ./bin/pointwise_pond_latencies.json ./bin/pointwise_stencil_valid_latencies.json
make: Leaving directory '/aha/Halide-to-Hardware/apps/hardware_benchmarks/apps/pointwise'
Loading sle_pipelined  /tmp/tmpy4najdg6.json
Loading commonlib.mult_middle  Loading ucrop_pipelined  /tmp/tmpzry84cqz.json
Loading smin_pipelined  /tmp/tmpmqa1qg0z.json
Loading shl_pipelined  /tmp/tmpmp948y8f.json
Loading add_pipelined  /tmp/tmpa5nenxc6.json
Loading neq_pipelined  /tmp/tmpll_wh6i7.json
Loading sub_pipelined  /tmp/tmpjcazb3rw.json
Loading slt_pipelined  /tmp/tmp4it0np1_.json
Loading utaa_s1_pipelined  /tmp/tmpmix1ndav.json
Loading utaa_s0_pipelined  /tmp/tmpm1dhh3ih.json
Loading umax_pipelined  /tmp/tmpg96z_777.json
Loading or__pipelined  /tmp/tmpjsl2hwoz.json
Loading scrop_pipelined  /tmp/tmpwj9stlo6.json
Loading umulshr_s0_pipelined  /tmp/tmp3y9vwr2r.json
Loading uge_pipelined  /tmp/tmpz1jedvvw.json
Loading bit_and_pipelined  /tmp/tmp9cwy3pyi.json
Loading eq_pipelined  /tmp/tmp92sf5ooj.json
Loading bit_const_pipelined  /tmp/tmp6cplrd3j.json
Loading stsa_s0_pipelined  /tmp/tmpd9zhid98.json
Loading utsa_s0_pipelined  /tmp/tmptcj02y6h.json
Loading mux_pipelined  /tmp/tmp3zo1ha6j.json
Loading mac_pipelined  /tmp/tmphzps4psb.json
Loading stas_s0_pipelined  /tmp/tmpbt2k2w_o.json
Loading lshr_pipelined  /tmp/tmpy8f3lc3t.json
Loading sgt_pipelined  /tmp/tmp_iuzg_23.json
Loading ugt_pipelined  /tmp/tmpmoqkc8t5.json
Loading utss_s0_pipelined  /tmp/tmp7gpqm3sa.json
Loading mulsub_s0_pipelined  /tmp/tmpeyjo4pak.json
Loading bit_xor_pipelined  /tmp/tmpz89iy964.json
Loading mul_pipelined  /tmp/tmpshxcu9_b.json
Loading ashr_pipelined  /tmp/tmphtawprhx.json
Loading and__pipelined  /tmp/tmpwcft85zu.json
Loading ule_pipelined  /tmp/tmpqilonfnu.json
Loading utas_s0_pipelined  /tmp/tmpua8_yn8y.json
Loading bit_or_pipelined  /tmp/tmp_8uiun1r.json
Loading sge_pipelined  /tmp/tmp6ex_yd3v.json
Loading smax_pipelined  /tmp/tmp9htlocp7.json
Loading smulshr_s0_pipelined  /tmp/tmpxy66k7dw.json
Loading staa_s0_pipelined  /tmp/tmp9qn1mpyr.json
Loading stss_s0_pipelined  /tmp/tmpy3pw2ke3.json
Loading bit_not_pipelined  /tmp/tmptoq_sh99.json
Loading commonlib.abs  Loading ult_pipelined  /tmp/tmprl22njfj.json
Loading umin_pipelined  /tmp/tmpdx7tqtc2.json
Loading staa_s1_pipelined  /tmp/tmph6fdqnkz.json
Loading muladd_s1_pipelined  /tmp/tmp3ge68l13.json
Loading const_pipelined  /tmp/tmpcpqxad41.json
Loading muladd_s0_pipelined  /tmp/tmpcv4xthd4.json
Loading tadd_pipelined  /tmp/tmpgr5q0bob.json
	Used 1 PEs
Creating register tree for: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0 with 1 sinks and 1 stages
PEs: 1
MEMs: 1
Ponds: 0
IOs: 3
Regs: 3
Using extra 18 connections to fix the routing
BEFORE
AFTER
MEK2
[(40, 66528), (39, 2080374784), (38, 4096), (37, 805310464), (36, 268435456), (35, 0), (33, 0), (32, 0), (31, 0), (30, 0), (29, 0), (28, 0), (27, 0), (26, 0), (25, 0), (24, 0), (22, 0), (21, 0), (20, 0), (19, 0), (18, 0), (17, 0), (16, 0), (15, 0), (14, 0), (13, 0), (11, 0), (10, 0), (9, 0), (8, 0), (7, 0), (6, 0), (5, 0), (4, 0), (3, 0), (2, 0), (45, 0), (44, 0), (43, 0), (42, 0), (41, 0), (34, 0), (23, 0), (12, 0), (1, 0), (0, 0), (46, 8388608), (46, 16777216)]
[(40, 66528), (39, 2080374784), (38, 4096), (37, 805310464), (36, 268435456), (35, 0), (33, 0), (32, 0), (31, 0), (30, 0), (29, 0), (28, 0), (27, 0), (26, 0), (25, 0), (24, 0), (22, 0), (21, 0), (20, 0), (19, 0), (18, 0), (17, 0), (16, 0), (15, 0), (14, 0), (13, 0), (11, 0), (10, 0), (9, 0), (8, 0), (7, 0), (6, 0), (5, 0), (4, 0), (3, 0), (2, 0), (45, 0), (44, 0), (43, 0), (42, 0), (41, 0), (34, 0), (23, 0), (12, 0), (1, 0), (0, 0), (46, 8388608), (46, 16777216)]
Found ctrl: alu
OVERRIDE DENSE CONFIG: 37778931864085395537939
[(4, 32768), (4, 4), (3, 2147483648), (3, 268435456), (3, 201457664), (2, 16811), (1, 4269802692), (0, 1), (4, 41943040), (4, 67108864)]
- garnet.py DONE
parsing design top: pointwise
parsing design place bin/design.place
writing to bin/design_meta.json
Using testbench file extension: .pgm.
--- DONE PNR
--- apps/pointwise - glb testing
gcc -Wno-error -Wall lib/*.c -I/aha/garnet/tests/test_app//../../global_buffer/header -I/aha/garnet/tests/test_app//../../global_controller/header -shared -o libcgra.so -fPIC
vcs -sverilog -timescale=1ps/1ps -full64 -ldflags "-Wl,--no-as-needed" -CFLAGS "-m64" -top top +vcs+lic+wait +vcs+initreg+random +overlap +v2k -l vcs.log  +define+CLK_PERIOD=1ns +nospecify /aha/garnet/tests/test_app//../../global_buffer/header/global_buffer_param.svh /aha/garnet/tests/test_app//../../global_buffer/header/glb.svh /aha/garnet/tests/test_app//../../global_controller/header/glc.svh /aha/garnet/tests/test_app//../../garnet.v /aha/garnet/tests/test_app//../../global_buffer/systemRDL/output/glb_pio.sv /aha/garnet/tests/test_app//../../global_buffer/systemRDL/output/glb_jrdl_decode.sv /aha/garnet/tests/test_app//../../global_buffer/systemRDL/output/glb_jrdl_logic.sv /aha/garnet/tests/test_app//../../global_controller/systemRDL/output/glc_pio.sv /aha/garnet/tests/test_app//../../global_controller/systemRDL/output/glc_jrdl_decode.sv /aha/garnet/tests/test_app//../../global_controller/systemRDL/output/glc_jrdl_logic.sv /aha/garnet/tests/test_app//../../genesis_verif/*.sv -F tb/tb_cgra.f -y /cad/cadence/GENUS_19.10.000_lnx86/share/synth/lib/chipware/sim/verilog/CW/ -y /cad/cadence/GENUS_19.10.000_lnx86/share/synth/lib/chipware/sim/verilog/CWTECH/ +libext+.v+.sv 

Warning-[LINX_KRNL] Unsupported Linux kernel
  Linux kernel '5.4.0-166-generic' is not supported.
  Supported versions are 2.4* or 2.6*.

*** Using c compiler gcc instead of cc ...
                         Chronologic VCS (TM)
       Version S-2021.09-SP1_Full64 -- Thu Jan 18 15:55:14 2024

                    Copyright (c) 1991 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file '/aha/garnet/tests/test_app//../../global_buffer/header/global_buffer_param.svh'
Parsing design file '/aha/garnet/tests/test_app//../../global_buffer/header/glb.svh'
Parsing design file '/aha/garnet/tests/test_app//../../global_controller/header/glc.svh'
Parsing design file '/aha/garnet/tests/test_app//../../garnet.v'
Parsing design file '/aha/garnet/tests/test_app//../../global_buffer/systemRDL/output/glb_pio.sv'
Parsing design file '/aha/garnet/tests/test_app//../../global_buffer/systemRDL/output/glb_jrdl_decode.sv'
Parsing design file '/aha/garnet/tests/test_app//../../global_buffer/systemRDL/output/glb_jrdl_logic.sv'
Parsing design file '/aha/garnet/tests/test_app//../../global_controller/systemRDL/output/glc_pio.sv'
Parsing design file '/aha/garnet/tests/test_app//../../global_controller/systemRDL/output/glc_jrdl_decode.sv'
Parsing design file '/aha/garnet/tests/test_app//../../global_controller/systemRDL/output/glc_jrdl_logic.sv'
Parsing design file '/aha/garnet/tests/test_app//../../genesis_verif/cfg_and_dbg_unq1.sv'
Parsing design file '/aha/garnet/tests/test_app//../../genesis_verif/flop_unq1.sv'
Parsing design file '/aha/garnet/tests/test_app//../../genesis_verif/flop_unq2.sv'
Parsing design file '/aha/garnet/tests/test_app//../../genesis_verif/flop_unq3.sv'
Parsing design file '/aha/garnet/tests/test_app//../../genesis_verif/glc_axi_addrmap.sv'
Parsing design file '/aha/garnet/tests/test_app//../../genesis_verif/glc_axi_ctrl.sv'
Parsing design file '/aha/garnet/tests/test_app//../../genesis_verif/glc_jtag_ctrl.sv'
Parsing design file '/aha/garnet/tests/test_app//../../genesis_verif/global_controller.sv'
Parsing design file '/aha/garnet/tests/test_app//../../genesis_verif/jtag.sv'
Parsing design file '/aha/garnet/tests/test_app//../../genesis_verif/tap_unq1.sv'
Parsing design file 'tb/top.sv'
Parsing design file 'tb/axil_ifc.sv'
Parsing design file 'tb/proc_ifc.sv'
Parsing design file 'tb/kernel.sv'
Parsing design file 'tb/proc_driver.sv'
Parsing design file 'tb/axil_driver.sv'
Parsing design file 'tb/environment.sv'
Parsing design file 'tb/garnet_test.sv'
Parsing library directory file '/cad/cadence/GENUS_19.10.000_lnx86/share/synth/lib/chipware/sim/verilog/CW/CW_tap.v'
Top Level Modules:
       top
TimeScale is 1 ps / 1 ps

Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 15816
io_core, "reg_fifo_depth_2_w_1_afd_1_iocore_nof f2io_2_io2glb_1( .clk (clk),  .clk_en (clk_en),  .data_in (f2io_1),  .flush (flush),  .pop (io2glb_1_ready),  .push (f2io_1_valid),  .rst_n (rst_n),  .data_out (f2io_2_io2glb_1_data_out),  .empty (f2io_2_io2glb_1_empty),  .full (f2io_2_io2glb_1_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 15829
io_core, "reg_fifo_depth_2_w_1_afd_1_iocore_nof glb2io_2_io2f_1( .clk (gclk),  .clk_en (clk_en),  .data_in (glb2io_1),  .flush (flush),  .pop (io2f_1_ready),  .push (glb2io_1_valid),  .rst_n (rst_n),  .data_out (io2f_1),  .empty (glb2io_2_io2f_1_empty),  .full (glb2io_2_io2f_1_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 15842
io_core, "reg_fifo_depth_2_w_17_afd_1_iocore_nof f2io_2_io2glb_17( .clk (clk),  .clk_en (clk_en),  .data_in (f2io_17),  .flush (flush),  .pop (io2glb_17_ready),  .push (f2io_17_valid),  .rst_n (rst_n),  .data_out (f2io_2_io2glb_17_data_out),  .empty (f2io_2_io2glb_17_empty),  .full (f2io_2_io2glb_17_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 15855
io_core, "reg_fifo_depth_2_w_17_afd_1_iocore_nof glb2io_2_io2f_17( .clk (gclk),  .clk_en (clk_en),  .data_in (glb2io_17),  .flush (flush),  .pop (io2f_17_ready),  .push (glb2io_17_valid),  .rst_n (rst_n),  .data_out (io2f_17),  .empty (glb2io_2_io2f_17_empty),  .full (glb2io_2_io2f_17_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 28958
intersect_unit, "reg_fifo_depth_0_w_17_afd_2 coord_in_fifo_0( .clk (gclk),  .clk_en (clk_en),  .data_in (coord_in_0),  .flush (flush),  .pop (pop_fifo[0]),  .push (coord_in_0_valid),  .rst_n (rst_n),  .data_out (coord_in_0_fifo_in),  .empty (coord_in_fifo_0_empty),  .full (coord_in_fifo_0_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 28971
intersect_unit, "reg_fifo_depth_0_w_17_afd_2 pos_in_fifo_0( .clk (gclk),  .clk_en (clk_en),  .data_in (pos_in_0),  .flush (flush),  .pop (pop_fifo[0]),  .push (pos_in_0_valid),  .rst_n (rst_n),  .data_out (pos_in_0_fifo_in),  .empty (pos_in_fifo_0_empty),  .full (pos_in_fifo_0_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 28984
intersect_unit, "reg_fifo_depth_0_w_17_afd_2 coord_in_fifo_1( .clk (gclk),  .clk_en (clk_en),  .data_in (coord_in_1),  .flush (flush),  .pop (pop_fifo[1]),  .push (coord_in_1_valid),  .rst_n (rst_n),  .data_out (coord_in_1_fifo_in),  .empty (coord_in_fifo_1_empty),  .full (coord_in_fifo_1_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 28997
intersect_unit, "reg_fifo_depth_0_w_17_afd_2 pos_in_fifo_1( .clk (gclk),  .clk_en (clk_en),  .data_in (pos_in_1),  .flush (flush),  .pop (pop_fifo[1]),  .push (pos_in_1_valid),  .rst_n (rst_n),  .data_out (pos_in_1_fifo_in),  .empty (pos_in_fifo_1_empty),  .full (pos_in_fifo_1_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 29010
intersect_unit, "reg_fifo_depth_0_w_17_afd_2 coordinate_fifo( .clk (gclk),  .clk_en (clk_en),  .data_in (coord_fifo_in_packed),  .flush (flush),  .pop (coord_out_ready),  .push (fifo_push),  .rst_n (rst_n),  .data_out (coord_fifo_out_packed),  .empty (coordinate_fifo_empty),  .full (coordinate_fifo_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 29023
intersect_unit, "reg_fifo_depth_0_w_17_afd_2 pos0_fifo( .clk (gclk),  .clk_en (clk_en),  .data_in (pos0_fifo_in_packed),  .flush (flush),  .pop (pos_out_0_ready),  .push (fifo_push),  .rst_n (rst_n),  .data_out (pos0_fifo_out_packed),  .empty (pos0_fifo_empty),  .full (pos0_fifo_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 29036
intersect_unit, "reg_fifo_depth_0_w_17_afd_2 pos1_fifo( .clk (gclk),  .clk_en (clk_en),  .data_in (pos1_fifo_in_packed),  .flush (flush),  .pop (pos_out_1_ready),  .push (fifo_push),  .rst_n (rst_n),  .data_out (pos1_fifo_out_packed),  .empty (pos1_fifo_empty),  .full (pos1_fifo_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 28117
crddrop, "reg_fifo_depth_0_w_17_afd_2 base_infifo( .clk (gclk),  .clk_en (clk_en),  .data_in (base_infifo_in_packed),  .flush (flush),  .pop (base_infifo_true_pop),  .push (cmrg_coord_in_0_valid),  .rst_n (rst_n),  .data_out (base_infifo_out_packed),  .empty (base_infifo_empty),  .full (base_infifo_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 28130
crddrop, "reg_fifo_depth_0_w_17_afd_2 proc_infifo( .clk (gclk),  .clk_en (clk_en),  .data_in (proc_infifo_in_packed),  .flush (flush),  .pop (cmrg_fifo_pop[1]),  .push (cmrg_coord_in_1_valid),  .rst_n (rst_n),  .data_out (proc_infifo_out_packed),  .empty (proc_infifo_empty),  .full (proc_infifo_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 28143
crddrop, "reg_fifo_depth_0_w_17_afd_2 base_outfifo( .clk (gclk),  .clk_en (clk_en),  .data_in (base_outfifo_in_packed),  .flush (flush),  .pop (cmrg_coord_out_0_ready),  .push (cmrg_fifo_push[0]),  .rst_n (rst_n),  .data_out (base_outfifo_out_packed),  .empty (base_outfifo_empty),  .full (base_outfifo_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 28156
crddrop, "reg_fifo_depth_0_w_17_afd_2 proc_outfifo( .clk (gclk),  .clk_en (clk_en),  .data_in (proc_outfifo_in_packed),  .flush (flush),  .pop (cmrg_coord_out_1_ready),  .push (cmrg_fifo_push[1]),  .rst_n (rst_n),  .data_out (proc_outfifo_out_packed),  .empty (proc_outfifo_empty),  .full (proc_outfifo_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 28478
crdhold, "reg_fifo_depth_0_w_17_afd_2 base_infifo( .clk (gclk),  .clk_en (clk_en),  .data_in (base_infifo_in_packed),  .flush (flush),  .pop (cmrg_fifo_pop[0]),  .push (cmrg_coord_in_0_valid),  .rst_n (rst_n),  .data_out (base_infifo_out_packed),  .empty (base_infifo_empty),  .full (base_infifo_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 28491
crdhold, "reg_fifo_depth_0_w_17_afd_2 proc_infifo( .clk (gclk),  .clk_en (clk_en),  .data_in (proc_infifo_in_packed),  .flush (flush),  .pop (cmrg_fifo_pop[1]),  .push (cmrg_coord_in_1_valid),  .rst_n (rst_n),  .data_out (proc_infifo_out_packed),  .empty (proc_infifo_empty),  .full (proc_infifo_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 28504
crdhold, "reg_fifo_depth_0_w_17_afd_2 base_outfifo( .clk (gclk),  .clk_en (clk_en),  .data_in (base_outfifo_in_packed),  .flush (flush),  .pop (cmrg_coord_out_0_ready),  .push (cmrg_fifo_push[0]),  .rst_n (rst_n),  .data_out (base_outfifo_out_packed),  .empty (base_outfifo_empty),  .full (base_outfifo_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 28517
crdhold, "reg_fifo_depth_0_w_17_afd_2 proc_outfifo( .clk (gclk),  .clk_en (clk_en),  .data_in (proc_outfifo_in_packed),  .flush (flush),  .pop (cmrg_coord_out_1_ready),  .push (cmrg_fifo_push[1]),  .rst_n (rst_n),  .data_out (proc_outfifo_out_packed),  .empty (proc_outfifo_empty),  .full (proc_outfifo_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 27479
Repeat, "reg_fifo_depth_0_w_17_afd_2 repsig_in_fifo( .clk (gclk),  .clk_en (clk_en),  .data_in (repsig_data_in),  .flush (flush),  .pop (repsig_fifo_pop),  .push (repsig_data_in_valid),  .rst_n (rst_n),  .data_out (repsig_in_fifo_data_out),  .empty (repsig_in_fifo_empty),  .full (repsig_in_fifo_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 27492
Repeat, "reg_fifo_depth_2_w_17_afd_2 proc_in_fifo( .clk (gclk),  .clk_en (clk_en),  .data_in (proc_in_fifo_data_in),  .flush (flush),  .pop (proc_fifo_pop),  .push (proc_fifo_push),  .rst_n (rst_n),  .data_out (proc_in_fifo_data_out),  .empty (proc_in_fifo_empty),  .full (proc_in_fifo_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 27505
Repeat, "reg_fifo_depth_0_w_17_afd_2 ref_out_fifo( .clk (gclk),  .clk_en (clk_en),  .data_in (ref_out_fifo_data_in),  .flush (flush),  .pop (ref_data_out_ready),  .push (ref_fifo_push),  .rst_n (rst_n),  .data_out (ref_data_out),  .empty (ref_out_fifo_empty),  .full (ref_fifo_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 27678
RepeatSignalGenerator, "reg_fifo_depth_0_w_17_afd_2 base_in_fifo( .clk (gclk),  .clk_en (clk_en),  .data_in (base_data_in),  .flush (flush),  .pop (base_fifo_pop),  .push (base_data_in_valid),  .rst_n (rst_n),  .data_out (base_in_fifo_data_out),  .empty (base_in_fifo_empty),  .full (base_in_fifo_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 27691
RepeatSignalGenerator, "reg_fifo_depth_0_w_17_afd_2 repsig_out_fifo( .clk (gclk),  .clk_en (clk_en),  .data_in (repsig_out_fifo_data_in),  .flush (flush),  .pop (repsig_data_out_ready),  .push (repsig_fifo_push),  .rst_n (rst_n),  .data_out (repsig_data_out),  .empty (repsig_out_fifo_empty),  .full (repsig_fifo_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 29494
reg_cr, "reg_fifo_depth_0_w_17_afd_2 input_fifo( .clk (gclk),  .clk_en (clk_en),  .data_in (infifo_in_packed),  .flush (flush),  .pop (infifo_pop),  .push (infifo_push),  .rst_n (rst_n),  .data_out (infifo_out_packed),  .empty (input_fifo_empty),  .full (input_fifo_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 29507
reg_cr, "reg_fifo_depth_0_w_17_afd_2 output_fifo( .clk (gclk),  .clk_en (clk_en),  .data_in (outfifo_in_packed),  .flush (flush),  .pop (outfifo_pop),  .push (outfifo_push),  .rst_n (rst_n),  .data_out (outfifo_out_packed),  .empty (output_fifo_empty),  .full (outfifo_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 27176
PE_onyx, "reg_fifo_depth_0_w_17_afd_2 input_fifo_0( .clk (gclk),  .clk_en (clk_en),  .data_in (infifo_in_packed[0]),  .flush (flush),  .pop (infifo_pop[0]),  .push (infifo_push_0),  .rst_n (rst_n),  .data_out (input_fifo_0_data_out),  .empty (input_fifo_0_empty),  .full (input_fifo_0_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 27189
PE_onyx, "reg_fifo_depth_0_w_17_afd_2 input_fifo_1( .clk (gclk),  .clk_en (clk_en),  .data_in (infifo_in_packed[1]),  .flush (flush),  .pop (infifo_pop[1]),  .push (infifo_push_1),  .rst_n (rst_n),  .data_out (input_fifo_1_data_out),  .empty (input_fifo_1_empty),  .full (input_fifo_1_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 27202
PE_onyx, "reg_fifo_depth_0_w_17_afd_2 input_fifo_2( .clk (gclk),  .clk_en (clk_en),  .data_in (infifo_in_packed[2]),  .flush (flush),  .pop (infifo_pop[2]),  .push (infifo_push_2),  .rst_n (rst_n),  .data_out (input_fifo_2_data_out),  .empty (input_fifo_2_empty),  .full (input_fifo_2_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 27215
PE_onyx, "reg_fifo_depth_2_w_17_afd_2 output_fifo( .clk (gclk),  .clk_en (clk_en),  .data_in (outfifo_in_packed),  .flush (flush),  .pop (outfifo_pop),  .push (outfifo_push),  .rst_n (rst_n),  .data_out (outfifo_out_packed),  .empty (output_fifo_empty),  .full (outfifo_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 26865
PE_inner, "reg_fifo_depth_2_w_17_afd_2 input_width_17_num_0_input_fifo( .clk (gclk),  .clk_en (clk_en),  .data_in (PE_input_width_17_num_0),  .flush (flush),  .pop (input_width_17_num_0_fifo_out_ready),  .push (PE_input_width_17_num_0_valid),  .rst_n (rst_n),  .data_out (input_width_17_num_0_fifo_out),  .empty (input_width_17_num_0_input_fifo_empty),  .full (input_width_17_num_0_input_fifo_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 26878
PE_inner, "reg_fifo_depth_2_w_17_afd_2 input_width_17_num_1_input_fifo( .clk (gclk),  .clk_en (clk_en),  .data_in (PE_input_width_17_num_1),  .flush (flush),  .pop (input_width_17_num_1_fifo_out_ready),  .push (PE_input_width_17_num_1_valid),  .rst_n (rst_n),  .data_out (input_width_17_num_1_fifo_out),  .empty (input_width_17_num_1_input_fifo_empty),  .full (input_width_17_num_1_input_fifo_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 26891
PE_inner, "reg_fifo_depth_2_w_17_afd_2 input_width_17_num_2_input_fifo( .clk (gclk),  .clk_en (clk_en),  .data_in (PE_input_width_17_num_2),  .flush (flush),  .pop (input_width_17_num_2_fifo_out_ready),  .push (PE_input_width_17_num_2_valid),  .rst_n (rst_n),  .data_out (input_width_17_num_2_fifo_out),  .empty (input_width_17_num_2_input_fifo_empty),  .full (input_width_17_num_2_input_fifo_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 26904
PE_inner, "reg_fifo_depth_2_w_17_afd_2 input_width_17_num_3_input_fifo( .clk (gclk),  .clk_en (clk_en),  .data_in (PE_input_width_17_num_3),  .flush (flush),  .pop (input_width_17_num_3_fifo_out_ready),  .push (PE_input_width_17_num_3_valid),  .rst_n (rst_n),  .data_out (input_width_17_num_3_fifo_out),  .empty (input_width_17_num_3_input_fifo_empty),  .full (input_width_17_num_3_input_fifo_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 26917
PE_inner, "reg_fifo_depth_2_w_17_afd_2 output_width_17_num_0_output_fifo( .clk (gclk),  .clk_en (clk_en),  .data_in (output_width_17_num_0_fifo_in),  .flush (flush),  .pop (PE_output_width_17_num_0_ready),  .push (output_width_17_num_0_fifo_in_valid),  .rst_n (rst_n),  .data_out (output_width_17_num_0_output_fifo_data_out),  .empty (output_width_17_num_0_output_fifo_empty),  .full (output_width_17_num_0_output_fifo_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 26930
PE_inner, "reg_fifo_depth_2_w_17_afd_2 output_width_17_num_1_output_fifo( .clk (gclk),  .clk_en (clk_en),  .data_in (output_width_17_num_1_fifo_in),  .flush (flush),  .pop (PE_output_width_17_num_1_ready),  .push (output_width_17_num_1_fifo_in_valid),  .rst_n (rst_n),  .data_out (output_width_17_num_1_output_fifo_data_out),  .empty (output_width_17_num_1_output_fifo_empty),  .full (output_width_17_num_1_output_fifo_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 26943
PE_inner, "reg_fifo_depth_2_w_17_afd_2 output_width_17_num_2_output_fifo( .clk (gclk),  .clk_en (clk_en),  .data_in (output_width_17_num_2_fifo_in),  .flush (flush),  .pop (PE_output_width_17_num_2_ready),  .push (output_width_17_num_2_fifo_in_valid),  .rst_n (rst_n),  .data_out (output_width_17_num_2_output_fifo_data_out),  .empty (output_width_17_num_2_output_fifo_empty),  .full (output_width_17_num_2_output_fifo_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 26008
strg_ub_thin_PondTop, "addr_gen_4_5_dual_config_2 in2regfile_0_addr_gen( .clk (clk),  .clk_en (clk_en),  .flush (flush),  .mux_sel (in2regfile_0_for_loop_mux_sel_out),  .mux_sel_msb_init (in2regfile_0_addr_gen_mux_sel_msb_init),  .restart (in2regfile_0_for_loop_restart),  .rst_n (rst_n),  .starting_addr (in2regfile_0_addr_gen_starting_addr),  .starting_addr2 (in2regfile_0_addr_gen_starting_addr2),  .step (write),  .strides (in2regfile_0_addr_gen_strides),  .strides2 (in2regfile_0_addr_gen_strides2),  .addr_out (write_addr));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 26061
strg_ub_thin_PondTop, "addr_gen_4_5_dual_config_2 regfile2out_0_addr_gen( .clk (clk),  .clk_en (clk_en),  .flush (flush),  .mux_sel (regfile2out_0_for_loop_mux_sel_out),  .mux_sel_msb_init (regfile2out_0_addr_gen_mux_sel_msb_init),  .restart (regfile2out_0_for_loop_restart),  .rst_n (rst_n),  .starting_addr (regfile2out_0_addr_gen_starting_addr),  .starting_addr2 (regfile2out_0_addr_gen_starting_addr2),  .step (read),  .strides (regfile2out_0_addr_gen_strides),  .strides2 (regfile2out_0_addr_gen_strides2),  .addr_out (read_addr));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 38348
scanner_pipe, "reg_fifo_depth_2_w_17_afd_2 input_fifo( .clk (gclk),  .clk_en (clk_en),  .data_in (fifo_us_in_packed),  .flush (flush),  .pop (pop_infifo),  .push (us_fifo_push),  .rst_n (rst_n),  .data_out (input_fifo_data_out),  .empty (input_fifo_empty),  .full (fifo_us_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 38361
scanner_pipe, "reg_fifo_depth_2_w_17_afd_2 rd_rsp_fifo_0( .clk (gclk),  .clk_en (clk_en),  .data_in (rd_rsp_data_in_0),  .flush (flush),  .pop (1'b1),  .push (rd_rsp_data_in_0_valid),  .rst_n (rst_n),  .data_out (rd_rsp_fifo_0_out_data),  .empty (rd_rsp_fifo_0_empty),  .full (rd_rsp_fifo_0_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 38374
scanner_pipe, "reg_fifo_depth_2_w_17_afd_2 rd_rsp_fifo_1( .clk (gclk),  .clk_en (clk_en),  .data_in (rd_rsp_data_in_1),  .flush (flush),  .pop (1'b1),  .push (rd_rsp_data_in_1_valid),  .rst_n (rst_n),  .data_out (rd_rsp_fifo_1_out_data),  .empty (rd_rsp_fifo_1_empty),  .full (rd_rsp_fifo_1_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 38407
scanner_pipe, "reg_fifo_depth_2_w_17_afd_2 addr_out_fifo_0( .clk (gclk),  .clk_en (clk_en),  .data_in (addr_out_fifo_0_data_in),  .flush (flush),  .pop (addr_out_0_ready),  .push (addr_out_fifo_0_push),  .rst_n (rst_n),  .data_out (addr_out_0),  .empty (addr_out_fifo_0_empty),  .full (addr_out_fifo_0_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 38420
scanner_pipe, "reg_fifo_depth_2_w_17_afd_2 addr_out_fifo_1( .clk (gclk),  .clk_en (clk_en),  .data_in (addr_out_fifo_1_data_in),  .flush (flush),  .pop (addr_out_1_ready),  .push (addr_out_fifo_1_push),  .rst_n (rst_n),  .data_out (addr_out_1),  .empty (addr_out_fifo_1_empty),  .full (addr_out_fifo_1_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 38433
scanner_pipe, "reg_fifo_depth_2_w_17_afd_2 op_out_fifo_0( .clk (gclk),  .clk_en (clk_en),  .data_in (op_out_fifo_0_data_in),  .flush (flush),  .pop (op_out_0_ready),  .push (op_out_fifo_0_push),  .rst_n (rst_n),  .data_out (op_out_0),  .empty (op_out_fifo_0_empty),  .full (op_out_fifo_0_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 38446
scanner_pipe, "reg_fifo_depth_2_w_17_afd_2 op_out_fifo_1( .clk (gclk),  .clk_en (clk_en),  .data_in (op_out_fifo_1_data_in),  .flush (flush),  .pop (op_out_1_ready),  .push (op_out_fifo_1_push),  .rst_n (rst_n),  .data_out (op_out_1),  .empty (op_out_fifo_1_empty),  .full (op_out_fifo_1_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 38459
scanner_pipe, "reservation_fifo_depth_8_w_17_num_per_2 seg_res_fifo( .clk (gclk),  .clk_en (clk_en),  .data_in_0 (rd_rsp_fifo_0_out_data),  .data_in_1 (rd_rsp_fifo_0_out_data),  .fill_data_in (seg_res_fifo_fill_data_in),  .flush (flush),  .pop (seg_res_fifo_pop_0),  .push_alloc (seg_res_fifo_push_alloc_0),  .push_fill (seg_res_fifo_push_fill_0),  .push_reserve (seg_res_fifo_push_reserve_0),  .rst_n (rst_n),  .data_out_0 (seg_res_fifo_data_out_0),  .data_out_1 (seg_res_fifo_data_out_1),  .full (seg_res_fifo_full),  .valid (seg_res_fifo_valid));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 38477
scanner_pipe, "reservation_fifo_depth_32_w_17_num_per_1 crd_res_fifo( .clk (gclk),  .clk_en (clk_en),  .data_in_0 (crd_res_fifo_data_in_0),  .fill_data_in (crd_res_fifo_fill_data_in),  .flush (flush),  .pop (crd_res_fifo_pop),  .push_alloc (crd_res_fifo_push_alloc_0),  .push_fill (crd_res_fifo_push_fill_0),  .push_reserve (crd_res_fifo_push_reserve_0),  .rst_n (rst_n),  .data_out_0 (crd_res_fifo_data_out),  .full (crd_res_fifo_full),  .valid (crd_res_fifo_valid));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 38493
scanner_pipe, "reg_fifo_depth_0_w_17_afd_2 coordinate_fifo( .clk (gclk),  .clk_en (clk_en),  .data_in (coord_fifo_in_packed),  .flush (flush),  .pop (coord_out_ready),  .push (coord_fifo_push),  .rst_n (rst_n),  .data_out (coord_fifo_out_packed),  .empty (coordinate_fifo_empty),  .full (coordinate_fifo_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 38506
scanner_pipe, "reg_fifo_depth_0_w_17_afd_2 pos_fifo( .clk (gclk),  .clk_en (clk_en),  .data_in (pos_fifo_in_packed),  .flush (flush),  .pop (pos_out_ready),  .push (pos_out_fifo_push),  .rst_n (rst_n),  .data_out (pos_fifo_out_packed),  .empty (pos_fifo_empty),  .full (pos_fifo_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 38519
scanner_pipe, "reg_fifo_depth_0_w_17_afd_2 block_rd_fifo( .clk (gclk),  .clk_en (clk_en),  .data_in (crd_res_fifo_data_out),  .flush (flush),  .pop (block_rd_out_ready),  .push (block_rd_fifo_push),  .rst_n (rst_n),  .data_out (block_rd_out),  .empty (block_rd_fifo_empty),  .full (block_rd_fifo_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 33781
buffet_like_16, "reg_fifo_depth_2_w_17_afd_2 wr_data_fifo( .clk (gclk),  .clk_en (clk_en),  .data_in (wr_data),  .flush (flush),  .pop (wr_data_fifo_pop),  .push (wr_data_valid),  .rst_n (rst_n),  .data_out (wr_data_fifo_data_out),  .empty (wr_data_fifo_empty),  .full (wr_data_fifo_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 33794
buffet_like_16, "reg_fifo_depth_2_w_16_afd_2 wr_addr_fifo( .clk (gclk),  .clk_en (clk_en),  .data_in (wr_addr[0][15:0]),  .flush (flush),  .pop (wr_addr_fifo_pop),  .push (wr_addr_valid),  .rst_n (rst_n),  .data_out (wr_addr_fifo_out_data),  .empty (wr_addr_fifo_empty),  .full (wr_addr_fifo_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 33807
buffet_like_16, "reg_fifo_depth_2_w_16_afd_2 wr_ID_fifo( .clk (gclk),  .clk_en (clk_en),  .data_in (wr_ID[0][15:0]),  .flush (flush),  .pop (wr_ID_fifo_pop),  .push (wr_ID_valid),  .rst_n (rst_n),  .data_out (wr_ID_fifo_out_data),  .empty (wr_ID_fifo_empty),  .full (wr_ID_fifo_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 33820
buffet_like_16, "reg_fifo_depth_2_w_16_afd_2 rd_op_fifo_0( .clk (gclk),  .clk_en (clk_en),  .data_in (rd_op_0[0][15:0]),  .flush (flush),  .pop (rd_op_fifo_pop_0),  .push (rd_op_0_valid),  .rst_n (rst_n),  .data_out (rd_op_fifo_out_op_0),  .empty (rd_op_fifo_0_empty),  .full (rd_op_fifo_0_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 33833
buffet_like_16, "reg_fifo_depth_2_w_16_afd_2 rd_op_fifo_1( .clk (gclk),  .clk_en (clk_en),  .data_in (rd_op_1[0][15:0]),  .flush (flush),  .pop (rd_op_fifo_pop_1),  .push (rd_op_1_valid),  .rst_n (rst_n),  .data_out (rd_op_fifo_out_op_1),  .empty (rd_op_fifo_1_empty),  .full (rd_op_fifo_1_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 33846
buffet_like_16, "reg_fifo_depth_2_w_16_afd_2 rd_addr_fifo_0( .clk (gclk),  .clk_en (clk_en),  .data_in (rd_addr_0[0][15:0]),  .flush (flush),  .pop (rd_addr_fifo_pop_0),  .push (rd_addr_0_valid),  .rst_n (rst_n),  .data_out (rd_addr_fifo_out_addr_0),  .empty (rd_addr_fifo_0_empty),  .full (rd_addr_fifo_0_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 33859
buffet_like_16, "reg_fifo_depth_2_w_16_afd_2 rd_addr_fifo_1( .clk (gclk),  .clk_en (clk_en),  .data_in (rd_addr_1[0][15:0]),  .flush (flush),  .pop (rd_addr_fifo_pop_1),  .push (rd_addr_1_valid),  .rst_n (rst_n),  .data_out (rd_addr_fifo_out_addr_1),  .empty (rd_addr_fifo_1_empty),  .full (rd_addr_fifo_1_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 33872
buffet_like_16, "reg_fifo_depth_2_w_17_afd_0 rd_rsp_fifo_0( .clk (gclk),  .clk_en (clk_en),  .data_in (rd_rsp_fifo_0_in_data),  .flush (flush),  .pop (rd_rsp_data_0_ready),  .push (rd_rsp_fifo_0_push),  .rst_n (rst_n),  .almost_full (rd_rsp_fifo_0_almost_full),  .data_out (rd_rsp_data_0),  .empty (rd_rsp_fifo_0_empty),  .full (rd_rsp_fifo_0_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 33886
buffet_like_16, "reg_fifo_depth_2_w_17_afd_0 rd_rsp_fifo_1( .clk (gclk),  .clk_en (clk_en),  .data_in (rd_rsp_fifo_1_in_data),  .flush (flush),  .pop (rd_rsp_data_1_ready),  .push (rd_rsp_fifo_1_push),  .rst_n (rst_n),  .almost_full (rd_rsp_fifo_1_almost_full),  .data_out (rd_rsp_data_1),  .empty (rd_rsp_fifo_1_empty),  .full (rd_rsp_fifo_1_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 33900
buffet_like_16, "reg_fifo_depth_2_w_32_afd_2 blk_fifo_0( .clk (gclk),  .clk_en (clk_en),  .data_in (blk_fifo_0_data_in),  .flush (flush),  .pop (pop_blk[0]),  .push (push_blk[0]),  .rst_n (rst_n),  .data_out (blk_fifo_0_data_out),  .empty (blk_fifo_0_empty),  .full (blk_fifo_0_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 33913
buffet_like_16, "reg_fifo_depth_2_w_32_afd_2 blk_fifo_1( .clk (gclk),  .clk_en (clk_en),  .data_in (blk_fifo_1_data_in),  .flush (flush),  .pop (pop_blk[1]),  .push (push_blk[1]),  .rst_n (rst_n),  .data_out (blk_fifo_1_data_out),  .empty (blk_fifo_1_empty),  .full (blk_fifo_1_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 42027
write_scanner, "reg_fifo_depth_2_w_17_afd_2 data_input_fifo( .clk (gclk),  .clk_en (clk_en),  .data_in (data_infifo_in_packed),  .flush (flush),  .pop (infifo_pop[0]),  .push (data_in_valid),  .rst_n (rst_n),  .data_out (data_infifo_out_packed),  .empty (data_input_fifo_empty),  .full (data_input_fifo_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 42040
write_scanner, "reg_fifo_depth_0_w_17_afd_2 addr_input_fifo( .clk (gclk),  .clk_en (clk_en),  .data_in (addr_infifo_in_packed),  .flush (flush),  .pop (infifo_pop[1]),  .push (addr_in_valid),  .rst_n (rst_n),  .data_out (addr_infifo_out_packed),  .empty (addr_input_fifo_empty),  .full (addr_input_fifo_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 42053
write_scanner, "reg_fifo_depth_0_w_16_afd_2 block_wr_input_fifo( .clk (gclk),  .clk_en (clk_en),  .data_in (block_wr_in[15:0]),  .flush (flush),  .pop (pop_block_wr),  .push (block_wr_in_valid),  .rst_n (rst_n),  .data_out (block_wr_input_fifo_data_out),  .empty (block_wr_input_fifo_empty),  .full (block_wr_input_fifo_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 42066
write_scanner, "reg_fifo_depth_2_w_17_afd_2 data_out_fifo( .clk (gclk),  .clk_en (clk_en),  .data_in (data_out_fifo_data_in),  .flush (flush),  .pop (data_out_ready),  .push (data_out_fifo_push),  .rst_n (rst_n),  .data_out (data_out),  .empty (data_out_fifo_empty),  .full (data_out_fifo_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 42079
write_scanner, "reg_fifo_depth_2_w_17_afd_2 addr_out_fifo( .clk (gclk),  .clk_en (clk_en),  .data_in (addr_out_fifo_data_in),  .flush (flush),  .pop (addr_out_ready),  .push (addr_out_fifo_push),  .rst_n (rst_n),  .data_out (addr_out),  .empty (addr_out_fifo_empty),  .full (addr_out_fifo_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 42092
write_scanner, "reg_fifo_depth_2_w_17_afd_2 ID_out_fifo( .clk (gclk),  .clk_en (clk_en),  .data_in (ID_out_fifo_data_in),  .flush (flush),  .pop (ID_out_ready),  .push (ID_out_fifo_push),  .rst_n (rst_n),  .data_out (ID_out),  .empty (ID_out_fifo_empty),  .full (ID_out_fifo_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 39939
strg_ub_sram_tb_shared, "sched_gen_6_16_delay_addr_10_4 output_sched_gen_0( .clk (clk),  .clk_en (clk_en),  .cycle_count (cycle_count),  .enable (output_sched_gen_0_enable),  .finished (loops_buf2out_autovec_read_0_restart),  .flush (flush),  .mux_sel (loops_buf2out_autovec_read_0_mux_sel_out),  .rst_n (rst_n),  .sched_addr_gen_delay (output_sched_gen_0_sched_addr_gen_delay),  .sched_addr_gen_starting_addr (output_sched_gen_0_sched_addr_gen_starting_addr),  .sched_addr_gen_strides_0 (output_sched_gen_0_sched_addr_gen_strides_0),  .sched_addr_gen_strides_1 (output_sched_gen_0_sched_addr_gen_strides_1),  .sched_addr_gen_strides_2 (output_sched_gen_0_sched_addr_gen_strides_2),  .sched_addr_gen_strides_3 (output_sched_gen_0_sched_addr_gen_strides_3),  .sched_addr_gen_strides_4 (out ... "
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 39972
strg_ub_sram_tb_shared, "sched_gen_6_16_delay_addr_10_4 output_sched_gen_1( .clk (clk),  .clk_en (clk_en),  .cycle_count (cycle_count),  .enable (output_sched_gen_1_enable),  .finished (loops_buf2out_autovec_read_1_restart),  .flush (flush),  .mux_sel (loops_buf2out_autovec_read_1_mux_sel_out),  .rst_n (rst_n),  .sched_addr_gen_delay (output_sched_gen_1_sched_addr_gen_delay),  .sched_addr_gen_starting_addr (output_sched_gen_1_sched_addr_gen_starting_addr),  .sched_addr_gen_strides_0 (output_sched_gen_1_sched_addr_gen_strides_0),  .sched_addr_gen_strides_1 (output_sched_gen_1_sched_addr_gen_strides_1),  .sched_addr_gen_strides_2 (output_sched_gen_1_sched_addr_gen_strides_2),  .sched_addr_gen_strides_3 (output_sched_gen_1_sched_addr_gen_strides_3),  .sched_addr_gen_strides_4 (out ... "
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 40670
strg_ub_vec, "strg_ub_sram_only sram_only( .agg_data_out (agg_only_agg_data_out),  .agg_read (agg_sram_shared_agg_read_out),  .clk (clk),  .clk_en (clk_en),  .cycle_count (cycle_count),  .flush (flush),  .loops_sram2tb_mux_sel (sram_only_loops_sram2tb_mux_sel),  .loops_sram2tb_restart (sram_only_loops_sram2tb_restart),  .output_addr_gen_0_starting_addr (sram_only_output_addr_gen_0_starting_addr),  .output_addr_gen_0_strides_0 (sram_only_output_addr_gen_0_strides_0),  .output_addr_gen_0_strides_1 (sram_only_output_addr_gen_0_strides_1),  .output_addr_gen_0_strides_2 (sram_only_output_addr_gen_0_strides_2),  .output_addr_gen_0_strides_3 (sram_only_output_addr_gen_0_strides_3),  .output_addr_gen_0_strides_4 (sram_only_output_addr_gen_0_strides_4),  .output_addr_gen_0_st ... "
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 31500
MemCore_inner, "reg_fifo_depth_2_w_17_afd_2 input_width_17_num_0_input_fifo( .clk (gclk),  .clk_en (clk_en),  .data_in (MEM_input_width_17_num_0),  .flush (flush),  .pop (input_width_17_num_0_fifo_out_ready),  .push (MEM_input_width_17_num_0_valid),  .rst_n (rst_n),  .data_out (input_width_17_num_0_fifo_out),  .empty (input_width_17_num_0_input_fifo_empty),  .full (input_width_17_num_0_input_fifo_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 31513
MemCore_inner, "reg_fifo_depth_2_w_17_afd_2 input_width_17_num_1_input_fifo( .clk (gclk),  .clk_en (clk_en),  .data_in (MEM_input_width_17_num_1),  .flush (flush),  .pop (input_width_17_num_1_fifo_out_ready),  .push (MEM_input_width_17_num_1_valid),  .rst_n (rst_n),  .data_out (input_width_17_num_1_fifo_out),  .empty (input_width_17_num_1_input_fifo_empty),  .full (input_width_17_num_1_input_fifo_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 31526
MemCore_inner, "reg_fifo_depth_2_w_17_afd_2 input_width_17_num_2_input_fifo( .clk (gclk),  .clk_en (clk_en),  .data_in (MEM_input_width_17_num_2),  .flush (flush),  .pop (input_width_17_num_2_fifo_out_ready),  .push (MEM_input_width_17_num_2_valid),  .rst_n (rst_n),  .data_out (input_width_17_num_2_fifo_out),  .empty (input_width_17_num_2_input_fifo_empty),  .full (input_width_17_num_2_input_fifo_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 31539
MemCore_inner, "reg_fifo_depth_2_w_17_afd_2 input_width_17_num_3_input_fifo( .clk (gclk),  .clk_en (clk_en),  .data_in (MEM_input_width_17_num_3),  .flush (flush),  .pop (input_width_17_num_3_fifo_out_ready),  .push (MEM_input_width_17_num_3_valid),  .rst_n (rst_n),  .data_out (input_width_17_num_3_fifo_out),  .empty (input_width_17_num_3_input_fifo_empty),  .full (input_width_17_num_3_input_fifo_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 31552
MemCore_inner, "reg_fifo_depth_2_w_17_afd_2 output_width_17_num_0_output_fifo( .clk (gclk),  .clk_en (clk_en),  .data_in (output_width_17_num_0_fifo_in),  .flush (flush),  .pop (MEM_output_width_17_num_0_ready),  .push (output_width_17_num_0_fifo_in_valid),  .rst_n (rst_n),  .data_out (output_width_17_num_0_output_fifo_data_out),  .empty (output_width_17_num_0_output_fifo_empty),  .full (output_width_17_num_0_output_fifo_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 31565
MemCore_inner, "reg_fifo_depth_2_w_17_afd_2 output_width_17_num_1_output_fifo( .clk (gclk),  .clk_en (clk_en),  .data_in (output_width_17_num_1_fifo_in),  .flush (flush),  .pop (MEM_output_width_17_num_1_ready),  .push (output_width_17_num_1_fifo_in_valid),  .rst_n (rst_n),  .data_out (output_width_17_num_1_output_fifo_data_out),  .empty (output_width_17_num_1_output_fifo_empty),  .full (output_width_17_num_1_output_fifo_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 31578
MemCore_inner, "reg_fifo_depth_2_w_17_afd_2 output_width_17_num_2_output_fifo( .clk (gclk),  .clk_en (clk_en),  .data_in (output_width_17_num_2_fifo_in),  .flush (flush),  .pop (MEM_output_width_17_num_2_ready),  .push (output_width_17_num_2_fifo_in_valid),  .rst_n (rst_n),  .data_out (output_width_17_num_2_output_fifo_data_out),  .empty (output_width_17_num_2_output_fifo_empty),  .full (output_width_17_num_2_output_fifo_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 20026
glb_store_dma, "reg_fifo_d_4_w_16 #(.data_width(16'h0010)) data_f2g_fifo( .almost_empty_diff (2'h2),  .almost_full_diff (2'h2),  .clk (clk),  .clk_en (rv_mode_on),  .data_in (data_cgra2fifo),  .flush (st_dma_start_pulse_r),  .pop (fifo_pop),  .push (fifo_push),  .reset (reset),  .almost_full (fifo_almost_full),  .data_out (data_fifo2dma),  .empty (fifo_empty),  .full (fifo_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 18045
glb_load_dma, "reg_fifo_d_19_w_16 #(.data_width(16'h0010)) data_g2f_fifo( .almost_empty_diff (5'h02),  .almost_full_diff (fifo_almost_full_diff),  .clk (clk),  .clk_en (1'b1),  .data_in (data_dma2fifo),  .flush (ld_dma_start_pulse_r),  .pop (fifo_pop),  .push (fifo_push),  .reset (reset),  .almost_full (fifo_almost_full),  .data_out (data_fifo2cgra),  .empty (fifo_empty),  .full (fifo_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 18063
glb_load_dma, "reg_fifo_d_2_w_16 #(.data_width(16'h0010)) data_g2f_skid_0( .almost_empty_diff (1'b0),  .almost_full_diff (1'b0),  .clk (clk),  .clk_en (1'b1),  .data_in (skid_in[0]),  .flush (ld_dma_start_pulse_r),  .pop (skid_pop[0]),  .push (skid_push[0]),  .reset (reset),  .data_out (data_g2f_skid_0_data_out),  .empty (data_g2f_skid_0_empty),  .full (data_g2f_skid_0_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/aha/garnet/tests/test_app//../../garnet.v, 18080
glb_load_dma, "reg_fifo_d_2_w_16 #(.data_width(16'h0010)) data_g2f_skid_1( .almost_empty_diff (1'b0),  .almost_full_diff (1'b0),  .clk (clk),  .clk_en (1'b1),  .data_in (skid_in[1]),  .flush (ld_dma_start_pulse_r),  .pop (skid_pop[1]),  .push (skid_push[1]),  .reset (reset),  .data_out (data_g2f_skid_1_data_out),  .empty (data_g2f_skid_1_empty),  .full (data_g2f_skid_1_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[PCWM-W] Port connection width mismatch
/aha/garnet/tests/test_app//../../garnet.v, 27228
"PEGEN_PE onyxpeintf( .ASYNCRESET (onyxpeintf_ASYNCRESET),  .CLK (gclk),  .bit0 (bit0),  .bit1 (bit1),  .bit2 (bit2),  .clk_en (clk_en),  .data0 (onyxpeintf_data0),  .data1 (onyxpeintf_data1),  .data2 (onyxpeintf_data2),  .inst (onyxpeintf_inst),  .O0 (pe_output),  .O1 (res_p),  .O2 (onyxpeintf_O2),  .O3 (onyxpeintf_O3),  .O4 (onyxpeintf_O4));"
  The following 84-bit expression is connected to 82-bit port "inst" of module
  "PEGEN_PE", instance "onyxpeintf".
  Expression: onyxpeintf_inst
  Instantiated module defined at: 
  "/aha/garnet/tests/test_app//../../garnet.v", 81647
  Use +lint=PCWM for more details.

Notice: Ports coerced to inout, use -notice for details
Starting vcs inline pass...

175 modules and 0 UDP read.
	However, due to incremental compilation, no re-compilation is necessary.
make[1]: Entering directory '/aha/garnet/tests/test_app/csrc'
make[1]: Leaving directory '/aha/garnet/tests/test_app/csrc'
make[1]: Entering directory '/aha/garnet/tests/test_app/csrc'
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic   -o .//../simv.daidir//_cuarc0.so objs/amcQw_d.o 
rm -f _cuarc0.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv   -no-pie    -Wl,--no-as-needed -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/cad/synopsys/vcs/S-2021.09-SP1/linux64/lib -L/cad/synopsys/vcs/S-2021.09-SP1/linux64/lib  -Wl,-rpath-link=./ -Wl,--no-as-needed     _778625_archive_1.so _prev_archive_1.so _cuarc0.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /cad/synopsys/vcs/S-2021.09-SP1/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive       ./../simv.daidir/vc_hdrs.o    /cad/synopsys/vcs/S-2021.09-SP1/linux64/lib/vcs_save_restore_new.o -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make[1]: Leaving directory '/aha/garnet/tests/test_app/csrc'
CPU time: 3.949 seconds to compile + .774 seconds to elab + .253 seconds to link
./simv -lca -l run.log +vcs+initmem+0 +vcs+initreg+0 -sv_lib libcgra -exitstatus -ucli -i dump_fsdb.tcl  +APP0=/aha/Halide-to-Hardware/apps/hardware_benchmarks/apps/pointwise

Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS Release Notes

Chronologic VCS simulator copyright 1991-2021
Contains Synopsys proprietary information.
Compiler version S-2021.09-SP1_Full64; Runtime version S-2021.09-SP1_Full64;  Jan 18 15:55 2024
ucli% if { $::env(WAVEFORM) != "0" } {
  dump -file cgra.fsdb -type FSDB
  dump -add top -fsdb_opt +mda+packedmda+struct
} elseif { $::env(WAVEFORM_GLB_ONLY) != "0" } {
  dump -file global_buffer.fsdb -type FSDB
  dump -add "top.dut.global_buffer*" -fsdb_opt +mda+packedmda+struct
}
ucli% if { $::env(SAIF) == "0" } {
  run
  exit
} else {
  stop -change top.test.test_toggle
  run
  power -gate_level on mda sv
  power top.dut
  power -enable
  run
  power -disable
  power -report run.saif 1e-15 top.dut
  run
  exit
}
Monitor initialization success
[APP0-pointwise]Initilizing the APP Done
Input 0: /aha/Halide-to-Hardware/apps/hardware_benchmarks/apps/pointwise/bin/hw_input_stencil.raw - 8192 Byte.
Output 0: /aha/Halide-to-Hardware/apps/hardware_benchmarks/apps/pointwise/bin/hw_output.raw - 8192 Byte.
[APP0-pointwise] Parsing the metadata done
[APP0-pointwise] num_inputs: 1
[APP0-pointwise] num_outputs: 1
[APP0-pointwise] num_groups: 1
Reading input data /aha/Halide-to-Hardware/apps/hardware_benchmarks/apps/pointwise/bin/hw_input_stencil.raw
Parse input_0 data Done
input_0 has 1 input blocks
Start mapping kernel 0
number of groups: 1
Mapping input_0_block_0 to global buffer
Input block mapped to tile: 0
Input block start addr: 0x0
Input block cycle start addr: 0
Input block dimensionality: 1
=====Before Optimization=====
[ITER CTRL - loop 0] extent: 4096, cycle stride: 1, data stride: 1
=====After Optimization=====
[ITER CTRL - loop 0] extent: 4094, cycle stride: 1, data stride: 2
Mapping output_0_block_0 to global buffer
Output block mapped to tile: 0
Output block start addr: 0x10000
Output block cycle start addr: 3
Output block dimensionality: 1
=====Before Optimization=====
[ITER CTRL - loop 0] extent: 4096, cycle stride: 1, data stride: 1
=====After Optimization=====
[ITER CTRL - loop 0] extent: 4094, cycle stride: 1, data stride: 2
Configuration of flush signal crossbar is updated to 0x0
[APP0-pointwise] glb mapping success
Mapping kernel 0 Succeed
Turn on interrupt enable registers
[APP0-pointwise] write bitstream to glb start at 61.50 ns
[APP0-pointwise] write bitstream to glb end at 119.50 ns
[APP0-pointwise] It takes 58.00 ns time to write the bitstream to glb.
[APP0-pointwise] glb configuration start at 119.50 ns
[APP0-pointwise] glb configuration end at 527.50 ns
Stall CGRA with stall mask 0000000f
[APP0-pointwise] fast configuration start at 545.50 ns
PCFG interrupt from tile 0
PCFG interrupt clear
[APP0-pointwise] fast configuration end at 631.50 ns
[APP0-pointwise] It takes 86.00 ns time to do parallel configuration.
[APP0-pointwise] write input_0_block_0 to glb start at 641.50 ns
[APP0-pointwise] write input_0_block_0 to glb end at 1675.50 ns
[APP0-pointwise] It takes 1034.00 ns time to write 8192 Byte data to glb.
Unstall CGRA with stall mask 000f
[APP0-pointwise] kernel start at 1693.50 ns
STRM_G2F interrupt from tile 0
STRM_G2F interrupt clear
[APP0-pointwise] GLB-to-CGRA streaming done at 5825.50 ns
STRM_F2G interrupt from tile 0
[APP0-pointwise] kernel end at 5835.50 ns
[APP0-pointwise] It takes 4142.00 ns total time to run kernel.
[APP0-pointwise] The size of output is 8192 Byte.
[APP0-pointwise] The initial latency is 10.00 ns.
[APP0-pointwise] The throughput is 0.002 (GB/s).
STRM_F2G interrupt clear
[APP0-pointwise] read output_0_block_0 from glb start
[APP0-pointwise] read output_0_block_0 from glb end
APP0-pointwise passed
$finish at simulation time           6926.50 ns
           V C S   S i m u l a t i o n   R e p o r t 
Time: 6926500 ps
CPU Time:      0.550 seconds;       Data structure size:  28.8Mb
Thu Jan 18 15:55:20 2024
+++ TIMING INFO
step                       total    compile      map     test
------------------  ------------  ---------  -------  -------
garnet               9.29832e-06
apps/pointwise_glb  59.7358          29.313  22.1446  8.27825
