{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1526770685708 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1526770685714 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 19 15:58:05 2018 " "Processing started: Sat May 19 15:58:05 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1526770685714 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526770685714 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab_Project_A -c Lab_Project_A " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab_Project_A -c Lab_Project_A" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526770685715 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1526770686130 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1526770686131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_project_a.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_project_a.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab_Project_A " "Found entity 1: Lab_Project_A" {  } { { "Lab_Project_A.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/Lab_Project_A.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526770697546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526770697546 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "TXDriver.sv(20) " "Verilog HDL information at TXDriver.sv(20): always construct contains both blocking and non-blocking assignments" {  } { { "TXDriver.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/TXDriver.sv" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1526770697547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "txdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file txdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TXDriver " "Found entity 1: TXDriver" {  } { { "TXDriver.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/TXDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526770697548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526770697548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_Memory " "Found entity 1: ROM_Memory" {  } { { "ROM_Memory.v" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/ROM_Memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526770697550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526770697550 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 Counter.sv(6) " "Verilog HDL Expression warning at Counter.sv(6): truncated literal to match 10 bits" {  } { { "Counter.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/Counter.sv" 6 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1526770697551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/Counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526770697552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526770697552 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "TXData TXDriver.sv(18) " "Verilog HDL Implicit Net warning at TXDriver.sv(18): created implicit net for \"TXData\"" {  } { { "TXDriver.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/TXDriver.sv" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526770697552 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab_Project_A " "Elaborating entity \"Lab_Project_A\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1526770697582 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "TxOut Lab_Project_A.sv(2) " "Verilog HDL warning at Lab_Project_A.sv(2): object TxOut used but never assigned" {  } { { "Lab_Project_A.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/Lab_Project_A.sv" 2 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1526770697582 "|Lab_Project_A"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "TxOut 0 Lab_Project_A.sv(2) " "Net \"TxOut\" at Lab_Project_A.sv(2) has no driver or initial value, using a default initial value '0'" {  } { { "Lab_Project_A.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/Lab_Project_A.sv" 2 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1526770697583 "|Lab_Project_A"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO\[0\] Lab_Project_A.sv(1) " "Output port \"GPIO\[0\]\" at Lab_Project_A.sv(1) has no driver" {  } { { "Lab_Project_A.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/Lab_Project_A.sv" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1526770697583 "|Lab_Project_A"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:C " "Elaborating entity \"Counter\" for hierarchy \"Counter:C\"" {  } { { "Lab_Project_A.sv" "C" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/Lab_Project_A.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526770697592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TXDriver TXDriver:TXD " "Elaborating entity \"TXDriver\" for hierarchy \"TXDriver:TXD\"" {  } { { "Lab_Project_A.sv" "TXD" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/Lab_Project_A.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526770697637 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TXData TXDriver.sv(18) " "Verilog HDL or VHDL warning at TXDriver.sv(18): object \"TXData\" assigned a value but never read" {  } { { "TXDriver.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/TXDriver.sv" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1526770697638 "|Lab_Project_A|TXDriver:TXD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 TXDriver.sv(18) " "Verilog HDL assignment warning at TXDriver.sv(18): truncated value with size 8 to match size of target (1)" {  } { { "TXDriver.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/TXDriver.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1526770697643 "|Lab_Project_A|TXDriver:TXD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 TXDriver.sv(46) " "Verilog HDL assignment warning at TXDriver.sv(46): truncated value with size 32 to match size of target (8)" {  } { { "TXDriver.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/TXDriver.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1526770697644 "|Lab_Project_A|TXDriver:TXD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 TXDriver.sv(50) " "Verilog HDL assignment warning at TXDriver.sv(50): truncated value with size 32 to match size of target (26)" {  } { { "TXDriver.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/TXDriver.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1526770697644 "|Lab_Project_A|TXDriver:TXD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TxData TXDriver.sv(1) " "Output port \"TxData\" at TXDriver.sv(1) has no driver" {  } { { "TXDriver.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/TXDriver.sv" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1526770697648 "|Lab_Project_A|TXDriver:TXD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_Memory TXDriver:TXD\|ROM_Memory:RM " "Elaborating entity \"ROM_Memory\" for hierarchy \"TXDriver:TXD\|ROM_Memory:RM\"" {  } { { "TXDriver.sv" "RM" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/TXDriver.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526770697669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TXDriver:TXD\|ROM_Memory:RM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"TXDriver:TXD\|ROM_Memory:RM\|altsyncram:altsyncram_component\"" {  } { { "ROM_Memory.v" "altsyncram_component" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/ROM_Memory.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526770698064 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TXDriver:TXD\|ROM_Memory:RM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"TXDriver:TXD\|ROM_Memory:RM\|altsyncram:altsyncram_component\"" {  } { { "ROM_Memory.v" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/ROM_Memory.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526770698082 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TXDriver:TXD\|ROM_Memory:RM\|altsyncram:altsyncram_component " "Instantiated megafunction \"TXDriver:TXD\|ROM_Memory:RM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526770698082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526770698082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526770698082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sanity_check.mif " "Parameter \"init_file\" = \"sanity_check.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526770698082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526770698082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526770698082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526770698082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526770698082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526770698082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526770698082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526770698082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526770698082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526770698082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526770698082 ""}  } { { "ROM_Memory.v" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/ROM_Memory.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526770698082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ika1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ika1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ika1 " "Found entity 1: altsyncram_ika1" {  } { { "db/altsyncram_ika1.tdf" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/db/altsyncram_ika1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526770698248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526770698248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ika1 TXDriver:TXD\|ROM_Memory:RM\|altsyncram:altsyncram_component\|altsyncram_ika1:auto_generated " "Elaborating entity \"altsyncram_ika1\" for hierarchy \"TXDriver:TXD\|ROM_Memory:RM\|altsyncram:altsyncram_component\|altsyncram_ika1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526770698248 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TXDriver:TXD\|ROM_Memory:RM\|altsyncram:altsyncram_component\|altsyncram_ika1:auto_generated\|q_a\[0\] " "Synthesized away node \"TXDriver:TXD\|ROM_Memory:RM\|altsyncram:altsyncram_component\|altsyncram_ika1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_ika1.tdf" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/db/altsyncram_ika1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM_Memory.v" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/ROM_Memory.v" 85 0 0 } } { "TXDriver.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/TXDriver.sv" 10 0 0 } } { "Lab_Project_A.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/Lab_Project_A.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526770698731 "|Lab_Project_A|TXDriver:TXD|ROM_Memory:RM|altsyncram:altsyncram_component|altsyncram_ika1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TXDriver:TXD\|ROM_Memory:RM\|altsyncram:altsyncram_component\|altsyncram_ika1:auto_generated\|q_a\[1\] " "Synthesized away node \"TXDriver:TXD\|ROM_Memory:RM\|altsyncram:altsyncram_component\|altsyncram_ika1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_ika1.tdf" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/db/altsyncram_ika1.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM_Memory.v" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/ROM_Memory.v" 85 0 0 } } { "TXDriver.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/TXDriver.sv" 10 0 0 } } { "Lab_Project_A.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/Lab_Project_A.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526770698731 "|Lab_Project_A|TXDriver:TXD|ROM_Memory:RM|altsyncram:altsyncram_component|altsyncram_ika1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TXDriver:TXD\|ROM_Memory:RM\|altsyncram:altsyncram_component\|altsyncram_ika1:auto_generated\|q_a\[2\] " "Synthesized away node \"TXDriver:TXD\|ROM_Memory:RM\|altsyncram:altsyncram_component\|altsyncram_ika1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_ika1.tdf" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/db/altsyncram_ika1.tdf" 80 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM_Memory.v" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/ROM_Memory.v" 85 0 0 } } { "TXDriver.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/TXDriver.sv" 10 0 0 } } { "Lab_Project_A.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/Lab_Project_A.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526770698731 "|Lab_Project_A|TXDriver:TXD|ROM_Memory:RM|altsyncram:altsyncram_component|altsyncram_ika1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TXDriver:TXD\|ROM_Memory:RM\|altsyncram:altsyncram_component\|altsyncram_ika1:auto_generated\|q_a\[3\] " "Synthesized away node \"TXDriver:TXD\|ROM_Memory:RM\|altsyncram:altsyncram_component\|altsyncram_ika1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_ika1.tdf" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/db/altsyncram_ika1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM_Memory.v" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/ROM_Memory.v" 85 0 0 } } { "TXDriver.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/TXDriver.sv" 10 0 0 } } { "Lab_Project_A.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/Lab_Project_A.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526770698731 "|Lab_Project_A|TXDriver:TXD|ROM_Memory:RM|altsyncram:altsyncram_component|altsyncram_ika1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TXDriver:TXD\|ROM_Memory:RM\|altsyncram:altsyncram_component\|altsyncram_ika1:auto_generated\|q_a\[4\] " "Synthesized away node \"TXDriver:TXD\|ROM_Memory:RM\|altsyncram:altsyncram_component\|altsyncram_ika1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_ika1.tdf" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/db/altsyncram_ika1.tdf" 124 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM_Memory.v" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/ROM_Memory.v" 85 0 0 } } { "TXDriver.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/TXDriver.sv" 10 0 0 } } { "Lab_Project_A.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/Lab_Project_A.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526770698731 "|Lab_Project_A|TXDriver:TXD|ROM_Memory:RM|altsyncram:altsyncram_component|altsyncram_ika1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TXDriver:TXD\|ROM_Memory:RM\|altsyncram:altsyncram_component\|altsyncram_ika1:auto_generated\|q_a\[5\] " "Synthesized away node \"TXDriver:TXD\|ROM_Memory:RM\|altsyncram:altsyncram_component\|altsyncram_ika1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_ika1.tdf" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/db/altsyncram_ika1.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM_Memory.v" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/ROM_Memory.v" 85 0 0 } } { "TXDriver.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/TXDriver.sv" 10 0 0 } } { "Lab_Project_A.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/Lab_Project_A.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526770698731 "|Lab_Project_A|TXDriver:TXD|ROM_Memory:RM|altsyncram:altsyncram_component|altsyncram_ika1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TXDriver:TXD\|ROM_Memory:RM\|altsyncram:altsyncram_component\|altsyncram_ika1:auto_generated\|q_a\[6\] " "Synthesized away node \"TXDriver:TXD\|ROM_Memory:RM\|altsyncram:altsyncram_component\|altsyncram_ika1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_ika1.tdf" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/db/altsyncram_ika1.tdf" 168 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM_Memory.v" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/ROM_Memory.v" 85 0 0 } } { "TXDriver.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/TXDriver.sv" 10 0 0 } } { "Lab_Project_A.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/Lab_Project_A.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526770698731 "|Lab_Project_A|TXDriver:TXD|ROM_Memory:RM|altsyncram:altsyncram_component|altsyncram_ika1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TXDriver:TXD\|ROM_Memory:RM\|altsyncram:altsyncram_component\|altsyncram_ika1:auto_generated\|q_a\[7\] " "Synthesized away node \"TXDriver:TXD\|ROM_Memory:RM\|altsyncram:altsyncram_component\|altsyncram_ika1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_ika1.tdf" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/db/altsyncram_ika1.tdf" 190 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM_Memory.v" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/ROM_Memory.v" 85 0 0 } } { "TXDriver.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/TXDriver.sv" 10 0 0 } } { "Lab_Project_A.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/Lab_Project_A.sv" 10 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526770698731 "|Lab_Project_A|TXDriver:TXD|ROM_Memory:RM|altsyncram:altsyncram_component|altsyncram_ika1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1526770698731 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1526770698731 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1526770699546 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[0\] GND " "Pin \"GPIO\[0\]\" is stuck at GND" {  } { { "Lab_Project_A.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/Lab_Project_A.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526770699561 "|Lab_Project_A|GPIO[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[1\] GND " "Pin \"GPIO\[1\]\" is stuck at GND" {  } { { "Lab_Project_A.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/Lab_Project_A.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526770699561 "|Lab_Project_A|GPIO[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1526770699561 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "47 " "47 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1526770699599 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/output_files/Lab_Project_A.map.smsg " "Generated suppressed messages file C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/output_files/Lab_Project_A.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526770699631 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1526770699771 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526770699771 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "Lab_Project_A.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/Lab_Project_A.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526770699940 "|Lab_Project_A|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "Lab_Project_A.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/Lab_Project_A.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526770699940 "|Lab_Project_A|CLOCK_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1526770699940 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4 " "Implemented 4 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1526770699940 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1526770699940 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1526770699940 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "617 " "Peak virtual memory: 617 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1526770699960 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 19 15:58:19 2018 " "Processing ended: Sat May 19 15:58:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1526770699960 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1526770699960 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1526770699960 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1526770699960 ""}
