# do sxrRISC621_run_msim_rtl_verilog.do
# if ![file isdirectory sxrRISC621_iputf_libs] {
# 	file mkdir sxrRISC621_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Copying /home/sxr4316/.altera/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /home/sxr4316/.altera/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
###### Libraries for IPUTF cores 
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# 
# vlog "/home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo"
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 12:44:06 on Nov 03,2016
# vlog -reportprogress 300 /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo 
# -- Compiling module sxrRISC621_pll
# 
# Top level modules:
# 	sxrRISC621_pll
# End time: 12:44:06 on Nov 03,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/home/sxr4316/ee621/sxrRISC621 {/home/sxr4316/ee621/sxrRISC621/sxrRISC621.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 12:44:06 on Nov 03,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/sxr4316/ee621/sxrRISC621" /home/sxr4316/ee621/sxrRISC621/sxrRISC621.v 
# -- Compiling module sxrRISC621
# ** Warning: /home/sxr4316/ee621/sxrRISC621/sxrRISC621.v(47): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	sxrRISC621
# End time: 12:44:06 on Nov 03,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+/home/sxr4316/ee621/sxrRISC621 {/home/sxr4316/ee621/sxrRISC621/sxrRISC621_rom.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 12:44:06 on Nov 03,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/sxr4316/ee621/sxrRISC621" /home/sxr4316/ee621/sxrRISC621/sxrRISC621_rom.v 
# -- Compiling module sxrRISC621_rom
# 
# Top level modules:
# 	sxrRISC621_rom
# End time: 12:44:06 on Nov 03,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/sxr4316/ee621/sxrRISC621 {/home/sxr4316/ee621/sxrRISC621/sxrRISC621_mult.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 12:44:06 on Nov 03,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/sxr4316/ee621/sxrRISC621" /home/sxr4316/ee621/sxrRISC621/sxrRISC621_mult.v 
# -- Compiling module sxrRISC621_mult
# 
# Top level modules:
# 	sxrRISC621_mult
# End time: 12:44:06 on Nov 03,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/sxr4316/ee621/sxrRISC621 {/home/sxr4316/ee621/sxrRISC621/sxrRISC621_div.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 12:44:06 on Nov 03,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/sxr4316/ee621/sxrRISC621" /home/sxr4316/ee621/sxrRISC621/sxrRISC621_div.v 
# -- Compiling module sxrRISC621_div
# 
# Top level modules:
# 	sxrRISC621_div
# End time: 12:44:06 on Nov 03,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/sxr4316/ee621/sxrRISC621 {/home/sxr4316/ee621/sxrRISC621/sxrRISC621_addsub.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 12:44:06 on Nov 03,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/sxr4316/ee621/sxrRISC621" /home/sxr4316/ee621/sxrRISC621/sxrRISC621_addsub.v 
# -- Compiling module sxrRISC621_addsub
# 
# Top level modules:
# 	sxrRISC621_addsub
# End time: 12:44:06 on Nov 03,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/sxr4316/ee621/sxrRISC621 {/home/sxr4316/ee621/sxrRISC621/sxrRISC621_cache.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 12:44:06 on Nov 03,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/sxr4316/ee621/sxrRISC621" /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cache.v 
# -- Compiling module sxrRISC621_cache
# 
# Top level modules:
# 	sxrRISC621_cache
# End time: 12:44:06 on Nov 03,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/sxr4316/ee621/sxrRISC621 {/home/sxr4316/ee621/sxrRISC621/sxrRISC621_crom.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 12:44:06 on Nov 03,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/sxr4316/ee621/sxrRISC621" /home/sxr4316/ee621/sxrRISC621/sxrRISC621_crom.v 
# -- Compiling module sxrRISC621_crom
# 
# Top level modules:
# 	sxrRISC621_crom
# End time: 12:44:06 on Nov 03,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/sxr4316/ee621/sxrRISC621 {/home/sxr4316/ee621/sxrRISC621/sxrRISC621_cam.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 12:44:06 on Nov 03,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/sxr4316/ee621/sxrRISC621" /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cam.v 
# -- Compiling module sxrRISC621_cam
# ** Warning: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cam.v(45): (vlog-2256) Event expressions should result in a singular type.
# 
# Top level modules:
# 	sxrRISC621_cam
# End time: 12:44:06 on Nov 03,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+/home/sxr4316/ee621/sxrRISC621 {/home/sxr4316/ee621/sxrRISC621/sxrRISC621_grp.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 12:44:06 on Nov 03,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/sxr4316/ee621/sxrRISC621" /home/sxr4316/ee621/sxrRISC621/sxrRISC621_grp.v 
# -- Compiling module sxrRISC621_grp
# ** Warning: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_grp.v(12): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_grp.v(15): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_grp.v(18): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_grp.v(21): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_grp.v(24): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	sxrRISC621_grp
# End time: 12:44:06 on Nov 03,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# vlog -vlog01compat -work work +incdir+/home/sxr4316/ee621/sxrRISC621/db {/home/sxr4316/ee621/sxrRISC621/db/mult_81n.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 12:44:06 on Nov 03,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/sxr4316/ee621/sxrRISC621/db" /home/sxr4316/ee621/sxrRISC621/db/mult_81n.v 
# -- Compiling module mult_81n
# 
# Top level modules:
# 	mult_81n
# End time: 12:44:06 on Nov 03,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/home/sxr4316/ee621/sxrRISC621 {/home/sxr4316/ee621/sxrRISC621/sxrRISC621_tb.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 12:44:06 on Nov 03,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/sxr4316/ee621/sxrRISC621" /home/sxr4316/ee621/sxrRISC621/sxrRISC621_tb.v 
# -- Compiling module sxrRISC621_tb
# 
# Top level modules:
# 	sxrRISC621_tb
# End time: 12:44:06 on Nov 03,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  sxrRISC621_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" sxrRISC621_tb 
# Start time: 12:44:06 on Nov 03,2016
# Loading work.sxrRISC621_tb
# Loading work.sxrRISC621
# Loading work.sxrRISC621_crom
# Loading work.sxrRISC621_pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.sxrRISC621_cam
# Loading work.sxrRISC621_rom
# Loading altera_mf_ver.altsyncram
# Loading work.sxrRISC621_cache
# Loading work.sxrRISC621_grp
# Loading work.sxrRISC621_mult
# Loading lpm_ver.lpm_mult
# Loading lpm_ver.LPM_HINT_EVALUATION
# Loading work.sxrRISC621_div
# Loading lpm_ver.lpm_divide
# Loading work.sxrRISC621_addsub
# Loading lpm_ver.lpm_add_sub
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_crom.v(62): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /sxrRISC621_tb/RISC621/my_romcached/rom_pll File: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo
# ** Warning: (vsim-3722) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_crom.v(62): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3017) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo(50): [TFMPC] - Too few port connections. Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /sxrRISC621_tb/RISC621/my_romcached/rom_pll/sxrrisc621_pll_altera_pll_altera_pll_i_1557 File: /build/swbuild/SJ/nightly/15.1/185/l64/work/modelsim/eda/sim_lib/altera_lnsim.sv
# ** Warning: (vsim-3722) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo(50): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo(50): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo(50): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo(50): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo(50): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo(50): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo(50): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo(50): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo(50): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo(50): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo(50): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo(50): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo(50): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo(50): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo(50): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo(50): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo(50): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo(50): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo(50): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo(50): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo(50): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-3015) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_crom.v(68): [PCDPC] - Port size (2) does not match connection size (4) for port 'addrs'. The port definition is at: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cam.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /sxrRISC621_tb/RISC621/my_romcached/RomBank0 File: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cam.v
# ** Warning: (vsim-3015) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_crom.v(68): [PCDPC] - Port size (4) does not match connection size (2) for port 'mbits'. The port definition is at: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cam.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /sxrRISC621_tb/RISC621/my_romcached/RomBank0 File: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cam.v
# ** Warning: (vsim-3015) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_crom.v(70): [PCDPC] - Port size (2) does not match connection size (4) for port 'addrs'. The port definition is at: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cam.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /sxrRISC621_tb/RISC621/my_romcached/RomBank1 File: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cam.v
# ** Warning: (vsim-3015) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_crom.v(70): [PCDPC] - Port size (4) does not match connection size (2) for port 'mbits'. The port definition is at: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cam.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /sxrRISC621_tb/RISC621/my_romcached/RomBank1 File: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cam.v
# ** Warning: (vsim-3015) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_crom.v(72): [PCDPC] - Port size (2) does not match connection size (4) for port 'addrs'. The port definition is at: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cam.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /sxrRISC621_tb/RISC621/my_romcached/RomBank2 File: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cam.v
# ** Warning: (vsim-3015) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_crom.v(72): [PCDPC] - Port size (4) does not match connection size (2) for port 'mbits'. The port definition is at: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cam.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /sxrRISC621_tb/RISC621/my_romcached/RomBank2 File: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cam.v
# ** Warning: (vsim-3015) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_crom.v(74): [PCDPC] - Port size (2) does not match connection size (4) for port 'addrs'. The port definition is at: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cam.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /sxrRISC621_tb/RISC621/my_romcached/RomBank3 File: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cam.v
# ** Warning: (vsim-3015) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_crom.v(74): [PCDPC] - Port size (4) does not match connection size (2) for port 'mbits'. The port definition is at: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cam.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /sxrRISC621_tb/RISC621/my_romcached/RomBank3 File: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cam.v
# ** Warning: (vsim-3015) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_crom.v(82): [PCDPC] - Port size (14) does not match connection size (2) for port 'q'. The port definition is at: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_rom.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /sxrRISC621_tb/RISC621/my_romcached/my_rom File: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_rom.v
# ** Warning: (vsim-3015) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_crom.v(89): [PCDPC] - Port size (4) does not match connection size (9) for port 'address'. The port definition is at: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cache.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /sxrRISC621_tb/RISC621/my_romcached/my_rom_cache File: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cache.v
# ** Warning: (vsim-3015) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_crom.v(89): [PCDPC] - Port size (8) does not match connection size (2) for port 'data'. The port definition is at: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cache.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /sxrRISC621_tb/RISC621/my_romcached/my_rom_cache File: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cache.v
# ** Warning: (vsim-3015) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_crom.v(89): [PCDPC] - Port size (8) does not match connection size (14) for port 'q'. The port definition is at: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cache.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /sxrRISC621_tb/RISC621/my_romcached/my_rom_cache File: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cache.v
# ** Warning: (vsim-3015) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_crom.v(95): [PCDPC] - Port size (5) does not match connection size (2) for port 'eq'. The port definition is at: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_grp.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /sxrRISC621_tb/RISC621/my_romcached/my_romgrpdec File: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_grp.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (sxrRISC621_tb.RISC621.my_romcached.rom_pll.sxrrisc621_pll_altera_pll_altera_pll_i_1557.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = sxrRISC621_tb.RISC621.my_romcached.rom_pll.sxrrisc621_pll_altera_pll_altera_pll_i_1557.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 50 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 10000.000000
# Info: output_clock_low_period = 10000.000000
# 
# stdin: <EOF>
do /home/sxr4316/ee621/sxrRISC621/simulation/modelsim/ClockSim.do
restart
# ** Warning: (vsim-3017) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_crom.v(62): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /sxrRISC621_tb/RISC621/my_romcached/rom_pll File: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo
# ** Warning: (vsim-3722) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_crom.v(62): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3017) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo(50): [TFMPC] - Too few port connections. Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /sxrRISC621_tb/RISC621/my_romcached/rom_pll/sxrrisc621_pll_altera_pll_altera_pll_i_1557 File: /build/swbuild/SJ/nightly/15.1/185/l64/work/modelsim/eda/sim_lib/altera_lnsim.sv
# ** Warning: (vsim-3722) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo(50): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo(50): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo(50): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo(50): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo(50): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo(50): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo(50): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo(50): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo(50): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo(50): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo(50): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo(50): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo(50): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo(50): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo(50): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo(50): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo(50): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo(50): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo(50): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo(50): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo(50): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-3015) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_crom.v(68): [PCDPC] - Port size (2) does not match connection size (4) for port 'addrs'. The port definition is at: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cam.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /sxrRISC621_tb/RISC621/my_romcached/RomBank0 File: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cam.v
# ** Warning: (vsim-3015) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_crom.v(68): [PCDPC] - Port size (4) does not match connection size (2) for port 'mbits'. The port definition is at: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cam.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /sxrRISC621_tb/RISC621/my_romcached/RomBank0 File: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cam.v
# ** Warning: (vsim-3015) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_crom.v(70): [PCDPC] - Port size (2) does not match connection size (4) for port 'addrs'. The port definition is at: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cam.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /sxrRISC621_tb/RISC621/my_romcached/RomBank1 File: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cam.v
# ** Warning: (vsim-3015) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_crom.v(70): [PCDPC] - Port size (4) does not match connection size (2) for port 'mbits'. The port definition is at: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cam.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /sxrRISC621_tb/RISC621/my_romcached/RomBank1 File: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cam.v
# ** Warning: (vsim-3015) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_crom.v(72): [PCDPC] - Port size (2) does not match connection size (4) for port 'addrs'. The port definition is at: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cam.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /sxrRISC621_tb/RISC621/my_romcached/RomBank2 File: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cam.v
# ** Warning: (vsim-3015) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_crom.v(72): [PCDPC] - Port size (4) does not match connection size (2) for port 'mbits'. The port definition is at: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cam.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /sxrRISC621_tb/RISC621/my_romcached/RomBank2 File: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cam.v
# ** Warning: (vsim-3015) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_crom.v(74): [PCDPC] - Port size (2) does not match connection size (4) for port 'addrs'. The port definition is at: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cam.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /sxrRISC621_tb/RISC621/my_romcached/RomBank3 File: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cam.v
# ** Warning: (vsim-3015) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_crom.v(74): [PCDPC] - Port size (4) does not match connection size (2) for port 'mbits'. The port definition is at: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cam.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /sxrRISC621_tb/RISC621/my_romcached/RomBank3 File: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cam.v
# ** Warning: (vsim-3015) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_crom.v(82): [PCDPC] - Port size (14) does not match connection size (2) for port 'q'. The port definition is at: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_rom.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /sxrRISC621_tb/RISC621/my_romcached/my_rom File: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_rom.v
# ** Warning: (vsim-3015) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_crom.v(89): [PCDPC] - Port size (4) does not match connection size (9) for port 'address'. The port definition is at: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cache.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /sxrRISC621_tb/RISC621/my_romcached/my_rom_cache File: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cache.v
# ** Warning: (vsim-3015) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_crom.v(89): [PCDPC] - Port size (8) does not match connection size (2) for port 'data'. The port definition is at: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cache.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /sxrRISC621_tb/RISC621/my_romcached/my_rom_cache File: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cache.v
# ** Warning: (vsim-3015) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_crom.v(89): [PCDPC] - Port size (8) does not match connection size (14) for port 'q'. The port definition is at: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cache.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /sxrRISC621_tb/RISC621/my_romcached/my_rom_cache File: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cache.v
# ** Warning: (vsim-3015) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_crom.v(95): [PCDPC] - Port size (5) does not match connection size (2) for port 'eq'. The port definition is at: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_grp.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /sxrRISC621_tb/RISC621/my_romcached/my_romgrpdec File: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_grp.v
add wave -position insertpoint  \
sim:/sxrRISC621_tb/Resetn_tb
add wave -position insertpoint  \
sim:/sxrRISC621_tb/RISC621/Resetn_pin
add wave -position insertpoint  \
sim:/sxrRISC621_tb/RISC621/my_romcached/Resetn
add wave -position insertpoint  \
sim:/sxrRISC621_tb/RISC621/my_romcached/rom_pll/locked \
sim:/sxrRISC621_tb/RISC621/my_romcached/rom_pll/outclk_0 \
sim:/sxrRISC621_tb/RISC621/my_romcached/rom_pll/outclk_1 \
sim:/sxrRISC621_tb/RISC621/my_romcached/rom_pll/outclk_2 \
sim:/sxrRISC621_tb/RISC621/my_romcached/rom_pll/refclk \
sim:/sxrRISC621_tb/RISC621/my_romcached/rom_pll/rst \
sim:/sxrRISC621_tb/RISC621/my_romcached/rom_pll/wire_sxrrisc621_pll_altera_pll_altera_pll_i_1557_locked \
sim:/sxrRISC621_tb/RISC621/my_romcached/rom_pll/wire_sxrrisc621_pll_altera_pll_altera_pll_i_1557_outclk
restart
# ** Warning: (vsim-3017) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_crom.v(62): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /sxrRISC621_tb/RISC621/my_romcached/rom_pll File: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo
# ** Warning: (vsim-3722) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_crom.v(62): [TFMPC] - Missing connection for port 'rst'.
# ** Warning: (vsim-3017) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo(50): [TFMPC] - Too few port connections. Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /sxrRISC621_tb/RISC621/my_romcached/rom_pll/sxrrisc621_pll_altera_pll_altera_pll_i_1557 File: /build/swbuild/SJ/nightly/15.1/185/l64/work/modelsim/eda/sim_lib/altera_lnsim.sv
# ** Warning: (vsim-3722) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo(50): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo(50): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo(50): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo(50): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo(50): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo(50): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo(50): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo(50): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo(50): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo(50): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo(50): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo(50): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo(50): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo(50): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo(50): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo(50): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo(50): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo(50): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo(50): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo(50): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_pll_sim/sxrRISC621_pll.vo(50): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-3015) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_crom.v(68): [PCDPC] - Port size (2) does not match connection size (4) for port 'addrs'. The port definition is at: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cam.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /sxrRISC621_tb/RISC621/my_romcached/RomBank0 File: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cam.v
# ** Warning: (vsim-3015) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_crom.v(68): [PCDPC] - Port size (4) does not match connection size (2) for port 'mbits'. The port definition is at: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cam.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /sxrRISC621_tb/RISC621/my_romcached/RomBank0 File: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cam.v
# ** Warning: (vsim-3015) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_crom.v(70): [PCDPC] - Port size (2) does not match connection size (4) for port 'addrs'. The port definition is at: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cam.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /sxrRISC621_tb/RISC621/my_romcached/RomBank1 File: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cam.v
# ** Warning: (vsim-3015) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_crom.v(70): [PCDPC] - Port size (4) does not match connection size (2) for port 'mbits'. The port definition is at: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cam.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /sxrRISC621_tb/RISC621/my_romcached/RomBank1 File: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cam.v
# ** Warning: (vsim-3015) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_crom.v(72): [PCDPC] - Port size (2) does not match connection size (4) for port 'addrs'. The port definition is at: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cam.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /sxrRISC621_tb/RISC621/my_romcached/RomBank2 File: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cam.v
# ** Warning: (vsim-3015) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_crom.v(72): [PCDPC] - Port size (4) does not match connection size (2) for port 'mbits'. The port definition is at: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cam.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /sxrRISC621_tb/RISC621/my_romcached/RomBank2 File: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cam.v
# ** Warning: (vsim-3015) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_crom.v(74): [PCDPC] - Port size (2) does not match connection size (4) for port 'addrs'. The port definition is at: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cam.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /sxrRISC621_tb/RISC621/my_romcached/RomBank3 File: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cam.v
# ** Warning: (vsim-3015) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_crom.v(74): [PCDPC] - Port size (4) does not match connection size (2) for port 'mbits'. The port definition is at: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cam.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /sxrRISC621_tb/RISC621/my_romcached/RomBank3 File: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cam.v
# ** Warning: (vsim-3015) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_crom.v(82): [PCDPC] - Port size (14) does not match connection size (2) for port 'q'. The port definition is at: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_rom.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /sxrRISC621_tb/RISC621/my_romcached/my_rom File: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_rom.v
# ** Warning: (vsim-3015) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_crom.v(89): [PCDPC] - Port size (4) does not match connection size (9) for port 'address'. The port definition is at: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cache.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /sxrRISC621_tb/RISC621/my_romcached/my_rom_cache File: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cache.v
# ** Warning: (vsim-3015) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_crom.v(89): [PCDPC] - Port size (8) does not match connection size (2) for port 'data'. The port definition is at: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cache.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /sxrRISC621_tb/RISC621/my_romcached/my_rom_cache File: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cache.v
# ** Warning: (vsim-3015) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_crom.v(89): [PCDPC] - Port size (8) does not match connection size (14) for port 'q'. The port definition is at: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cache.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /sxrRISC621_tb/RISC621/my_romcached/my_rom_cache File: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_cache.v
# ** Warning: (vsim-3015) /home/sxr4316/ee621/sxrRISC621/sxrRISC621_crom.v(95): [PCDPC] - Port size (5) does not match connection size (2) for port 'eq'. The port definition is at: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_grp.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /sxrRISC621_tb/RISC621/my_romcached/my_romgrpdec File: /home/sxr4316/ee621/sxrRISC621/sxrRISC621_grp.v
run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (sxrRISC621_tb.RISC621.my_romcached.rom_pll.sxrrisc621_pll_altera_pll_altera_pll_i_1557.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = sxrRISC621_tb.RISC621.my_romcached.rom_pll.sxrrisc621_pll_altera_pll_altera_pll_i_1557.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 50 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 10000.000000
# Info: output_clock_low_period = 10000.000000
# End time: 13:02:57 on Nov 03,2016, Elapsed time: 0:18:51
# Errors: 0, Warnings: 111
