Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Dec 12 00:22:09 2024
| Host         : Dupreeh running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    41 |
| Unused register locations in slices containing registers |   142 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             115 |           56 |
| No           | No                    | Yes                    |             113 |           31 |
| No           | Yes                   | No                     |             114 |           38 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             134 |           45 |
| Yes          | Yes                   | No                     |              22 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+-------------------------------------------+---------------------------------+------------------+----------------+
|                    Clock Signal                   |               Enable Signal               |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+---------------------------------------------------+-------------------------------------------+---------------------------------+------------------+----------------+
|  clk_div_inst/CLK                                 |                                           | state_inst/reminder_reg_5       |                1 |              1 |
|  state_inst/next_cleaned_reg_i_2_n_0              |                                           |                                 |                1 |              1 |
|  clk_IBUF_BUFG                                    | state_inst/cnt1_reg[31][0]                | state_inst/finished1_out        |                1 |              1 |
|  clk_IBUF_BUFG                                    | lcd_inst/lcd_en2_out                      | power_inst/SR[0]                |                1 |              1 |
|  clk_out_de_BUFG                                  | state_inst/state_01_stable_i_1_n_0        | power_inst/power_timer_reg[0]_0 |                1 |              1 |
|  clk_out_de_BUFG                                  | state_inst/state_02_stable_i_1_n_0        | power_inst/power_timer_reg[0]_0 |                1 |              1 |
|  clk_out_de_BUFG                                  | state_inst/state_03_stable_i_1_n_0        | power_inst/power_timer_reg[0]_0 |                1 |              1 |
|  clk_out_de_BUFG                                  | state_inst/state_clean_stable_i_1_n_0     | power_inst/power_timer_reg[0]_0 |                1 |              1 |
|  clk_en_inst/clk_out_en                           |                                           | power_inst/power_timer_reg[0]_0 |                1 |              3 |
|  clk_out_de_BUFG                                  | state_inst/state_clean_counter[3]_i_1_n_0 | power_inst/power_timer_reg[0]_0 |                1 |              4 |
|  clk_IBUF_BUFG                                    | key_dri_inst/E[0]                         | power_inst/power_timer_reg[0]_0 |                2 |              4 |
|  clk_IBUF_BUFG                                    | key_dri_inst/scan_key[3]_i_1_n_0          | power_inst/power_timer_reg[0]_0 |                2 |              4 |
|  clk_IBUF_BUFG                                    | key_dri_inst/row_int[3]_i_1_n_0           | power_inst/power_timer_reg[0]_0 |                1 |              4 |
|  clk_IBUF_BUFG                                    | key_dri_inst/row_stable                   | power_inst/power_timer_reg[0]_0 |                1 |              4 |
|  clk_IBUF_BUFG                                    | power_inst/time_limit                     | power_inst/power_timer_reg[0]_0 |                1 |              4 |
|  clk_IBUF_BUFG                                    | key_dri_inst/column_debounce              | power_inst/power_timer_reg[0]_0 |                1 |              4 |
|  clk_out_de_BUFG                                  | state_inst/state_01_counter[3]_i_1_n_0    | power_inst/power_timer_reg[0]_0 |                1 |              4 |
|  clk_out_de_BUFG                                  | state_inst/state_03_counter[3]_i_1_n_0    | power_inst/power_timer_reg[0]_0 |                1 |              4 |
|  clk_out_de_BUFG                                  | state_inst/state_02_counter[3]_i_1_n_0    | power_inst/power_timer_reg[0]_0 |                1 |              4 |
|  clk_IBUF_BUFG                                    |                                           |                                 |                4 |              5 |
|  clk_IBUF_BUFG                                    | lcd_inst/lcd_clk_en_reg_n_0               | power_inst/SR[0]                |                2 |              5 |
|  clk_IBUF_BUFG                                    | lcd_inst/time_count                       | state_inst/cnt1_reg[31][0]      |                2 |              6 |
|  clk_div_inst/CLK                                 |                                           | power_inst/hour_reg[5]          |                2 |              6 |
|  clk_div_inst/CLK                                 | timer_inst/min[5]_i_1__0_n_0              | power_inst/hour_reg[5]          |                2 |              6 |
|  clk_div_inst/CLK                                 | timer_inst/hour                           | power_inst/hour_reg[5]          |                2 |              6 |
|  state_inst/work_count_down_reg[5]_i_2_n_0        |                                           |                                 |                6 |              6 |
|  clk_IBUF_BUFG                                    | power_inst/count_sec[5]_i_1_n_0           | power_inst/power_timer_reg[0]_0 |                2 |              6 |
| ~select[2]                                        |                                           |                                 |                2 |              7 |
|  select[2]                                        |                                           |                                 |                2 |              7 |
|  clk_IBUF_BUFG                                    | key_dri_inst/row_debounce_cnt[7]_i_1_n_0  | power_inst/power_timer_reg[0]_0 |                3 |              8 |
|  clk_IBUF_BUFG                                    | lcd_inst/g0_b0__1_n_0                     | power_inst/SR[0]                |                5 |              9 |
|  state_inst/next_time_count_S3_reg[15]_i_2_n_0    |                                           |                                 |                8 |             16 |
|  state_inst/next_time_count_clean_reg[15]_i_2_n_0 |                                           |                                 |                6 |             16 |
|  search_function_inst/output_time_reg[17]_i_2_n_0 |                                           |                                 |                8 |             18 |
|  clk_IBUF_BUFG                                    | power_inst/power_timer[31]_i_1_n_0        | power_inst/power_timer_reg[0]_0 |               12 |             32 |
|  clk_IBUF_BUFG                                    |                                           | state_inst/cnt1_reg[31][0]      |                8 |             32 |
|  clk_IBUF_BUFG                                    |                                           | power_inst/SR[0]                |                7 |             32 |
|  clk_IBUF_BUFG                                    | key_dri_inst/scan_key_cnt_reg_0_sn_1      | power_inst/power_timer_reg[0]_0 |                8 |             32 |
|  clk_out_de_BUFG                                  |                                           |                                 |               19 |             39 |
|  clk_out_de_BUFG                                  |                                           | state_clean_manual_IBUF         |               22 |             49 |
|  clk_IBUF_BUFG                                    |                                           | power_inst/power_timer_reg[0]_0 |               28 |            104 |
+---------------------------------------------------+-------------------------------------------+---------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     8 |
| 3      |                     1 |
| 4      |                    10 |
| 5      |                     2 |
| 6      |                     6 |
| 7      |                     2 |
| 8      |                     1 |
| 9      |                     1 |
| 16+    |                    10 |
+--------+-----------------------+


