<?xml version="1.0" encoding="utf-8" standalone="no"?>
<!-- Copyright (C) 2021, REFLEX CES - All rights reserved
-->
<board schema_version="2.2" vendor="reflexces.com" name="ZEUS" display_name="Zynq UltraScale+ ZEUS SoM" url="https://www.reflexces.com/modules/xilinx-zynq-ultrascale-mpsoc" preset_file="preset.xml">
  <images>
    <image name="Zeusv1.jpg" display_name="ZEUS SoM" sub_type="board">
      <description>ZEUS Board File Image</description>
    </image>
  </images>
  <compatible_board_revisions>
    <revision id="0">1.1</revision>
  </compatible_board_revisions>
  <file_version>1.0</file_version>
  <description>Zynq UltraScale+ ZEUS SoM</description>
  <components>
    <component name="part0" display_name="Zynq chip on board" type="fpga" part_name="xczu11eg-ffvc1760-1-i" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="https://www.reflexces.com/modules/xilinx-zynq-ultrascale-mpsoc">
      <description>FPGA part on the board</description>
      <interfaces>
        <interface mode="master" name="ps8_fixedio" type="xilinx.com:zynq_ultra_ps_e:fixedio_rtl:1.0" of_component="ps8_fixedio" preset_proc="zynq_ultra_ps_e_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="zynq_ultra_ps_e" order="0" />
          </preferred_ips>
        </interface>
      </interfaces>
    </component>
    <component name="ps8_fixedio" display_name="PS8 fixed IO" type="chip" sub_type="fixed_io" major_group=""></component>
  </components>
  <jtag_chains>
    <jtag_chain name="chain1">
      <position name="0" component="part0" />
    </jtag_chain>
  </jtag_chains>
</board>