{
	"finish__design__instance__count__class:antenna_cell": 19,
	"finish__design__instance__area__class:antenna_cell": 107.251,
	"finish__design__instance__count__class:buffer": 26,
	"finish__design__instance__area__class:buffer": 1320.88,
	"finish__design__instance__count__class:clock_buffer": 24,
	"finish__design__instance__area__class:clock_buffer": 3725.57,
	"finish__design__instance__count__class:timing_repair_buffer": 30,
	"finish__design__instance__area__class:timing_repair_buffer": 1718.84,
	"finish__design__instance__count__class:inverter": 23,
	"finish__design__instance__area__class:inverter": 496.742,
	"finish__design__instance__count__class:clock_inverter": 8,
	"finish__design__instance__area__class:clock_inverter": 276.595,
	"finish__design__instance__count__class:sequential_cell": 149,
	"finish__design__instance__area__class:sequential_cell": 12932.2,
	"finish__design__instance__count__class:multi_input_combinational_cell": 367,
	"finish__design__instance__area__class:multi_input_combinational_cell": 15418.8,
	"finish__design__instance__count": 646,
	"finish__design__instance__area": 35996.9,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 6.66747,
	"finish__clock__skew__setup": 0.014975,
	"finish__clock__skew__hold": 0.014975,
	"finish__timing__drv__max_slew_limit": 0.730719,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.940347,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0777989,
	"finish__power__switching__total": 0.0301045,
	"finish__power__leakage__total": 2.90289e-06,
	"finish__power__total": 0.107906,
	"finish__design__io": 29,
	"finish__design__die__area": 5.26294e+06,
	"finish__design__core__area": 5.23182e+06,
	"finish__design__instance__count": 6557,
	"finish__design__instance__area": 69363.3,
	"finish__design__instance__count__stdcell": 6557,
	"finish__design__instance__area__stdcell": 69363.3,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.013258,
	"finish__design__instance__utilization__stdcell": 0.013258,
	"finish__design__rows": 453,
	"finish__design__rows:GF018hv5v_green_sc9": 453,
	"finish__design__sites": 1853676,
	"finish__design__sites:GF018hv5v_green_sc9": 1853676,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}