Timing Analyzer report for ESSA_Assignment
Sun Oct 18 18:42:38 2020
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'frac_clock_divider:clk_divider|clk_div'
 13. Slow 1200mV 85C Model Setup: 'clk'
 14. Slow 1200mV 85C Model Hold: 'clk'
 15. Slow 1200mV 85C Model Hold: 'frac_clock_divider:clk_divider|clk_div'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'frac_clock_divider:clk_divider|clk_div'
 24. Slow 1200mV 0C Model Setup: 'clk'
 25. Slow 1200mV 0C Model Hold: 'clk'
 26. Slow 1200mV 0C Model Hold: 'frac_clock_divider:clk_divider|clk_div'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'frac_clock_divider:clk_divider|clk_div'
 34. Fast 1200mV 0C Model Setup: 'clk'
 35. Fast 1200mV 0C Model Hold: 'clk'
 36. Fast 1200mV 0C Model Hold: 'frac_clock_divider:clk_divider|clk_div'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; ESSA_Assignment                                     ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.03        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.7%      ;
;     Processor 3            ;   0.7%      ;
;     Processor 4            ;   0.7%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                         ;
+----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------+
; Clock Name                             ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                    ;
+----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------+
; clk                                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                    ;
; frac_clock_divider:clk_divider|clk_div ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { frac_clock_divider:clk_divider|clk_div } ;
+----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                     ;
+------------+-----------------+----------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                             ; Note                                           ;
+------------+-----------------+----------------------------------------+------------------------------------------------+
; 276.93 MHz ; 238.04 MHz      ; clk                                    ; limit due to minimum period restriction (tmin) ;
; 298.69 MHz ; 298.69 MHz      ; frac_clock_divider:clk_divider|clk_div ;                                                ;
+------------+-----------------+----------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                             ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; frac_clock_divider:clk_divider|clk_div ; -4.854 ; -58.351       ;
; clk                                    ; -3.716 ; -97.616       ;
+----------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                             ;
+----------------------------------------+-------+---------------+
; Clock                                  ; Slack ; End Point TNS ;
+----------------------------------------+-------+---------------+
; clk                                    ; 0.444 ; 0.000         ;
; frac_clock_divider:clk_divider|clk_div ; 0.666 ; 0.000         ;
+----------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary               ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; clk                                    ; -3.201 ; -154.401      ;
; frac_clock_divider:clk_divider|clk_div ; -1.487 ; -38.662       ;
+----------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'frac_clock_divider:clk_divider|clk_div'                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                           ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; -4.854 ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; vga_g~reg0                        ; clk                                    ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.713     ; 5.132      ;
; -4.853 ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; vga_r~reg0                        ; clk                                    ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.713     ; 5.131      ;
; -4.852 ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; vga_b~reg0                        ; clk                                    ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.713     ; 5.130      ;
; -4.733 ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; vga_g~reg0                        ; clk                                    ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.717     ; 5.007      ;
; -4.732 ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; vga_r~reg0                        ; clk                                    ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.717     ; 5.006      ;
; -4.731 ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; vga_b~reg0                        ; clk                                    ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.717     ; 5.005      ;
; -2.348 ; sync_generator:hvsync|CounterX[4]                                                                                                 ; sync_generator:hvsync|CounterY[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 3.266      ;
; -2.348 ; sync_generator:hvsync|CounterX[4]                                                                                                 ; sync_generator:hvsync|CounterY[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 3.266      ;
; -2.348 ; sync_generator:hvsync|CounterX[4]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 3.266      ;
; -2.348 ; sync_generator:hvsync|CounterX[4]                                                                                                 ; sync_generator:hvsync|CounterY[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 3.266      ;
; -2.348 ; sync_generator:hvsync|CounterX[4]                                                                                                 ; sync_generator:hvsync|CounterY[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 3.266      ;
; -2.348 ; sync_generator:hvsync|CounterX[4]                                                                                                 ; sync_generator:hvsync|CounterY[4] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 3.266      ;
; -2.348 ; sync_generator:hvsync|CounterX[4]                                                                                                 ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 3.266      ;
; -2.348 ; sync_generator:hvsync|CounterX[4]                                                                                                 ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 3.266      ;
; -2.348 ; sync_generator:hvsync|CounterX[4]                                                                                                 ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 3.266      ;
; -2.348 ; sync_generator:hvsync|CounterX[4]                                                                                                 ; sync_generator:hvsync|CounterY[0] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 3.266      ;
; -2.339 ; sync_generator:hvsync|CounterX[6]                                                                                                 ; sync_generator:hvsync|CounterY[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 3.257      ;
; -2.339 ; sync_generator:hvsync|CounterX[6]                                                                                                 ; sync_generator:hvsync|CounterY[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 3.257      ;
; -2.339 ; sync_generator:hvsync|CounterX[6]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 3.257      ;
; -2.339 ; sync_generator:hvsync|CounterX[6]                                                                                                 ; sync_generator:hvsync|CounterY[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 3.257      ;
; -2.339 ; sync_generator:hvsync|CounterX[6]                                                                                                 ; sync_generator:hvsync|CounterY[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 3.257      ;
; -2.339 ; sync_generator:hvsync|CounterX[6]                                                                                                 ; sync_generator:hvsync|CounterY[4] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 3.257      ;
; -2.339 ; sync_generator:hvsync|CounterX[6]                                                                                                 ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 3.257      ;
; -2.339 ; sync_generator:hvsync|CounterX[6]                                                                                                 ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 3.257      ;
; -2.339 ; sync_generator:hvsync|CounterX[6]                                                                                                 ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 3.257      ;
; -2.339 ; sync_generator:hvsync|CounterX[6]                                                                                                 ; sync_generator:hvsync|CounterY[0] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 3.257      ;
; -2.216 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterY[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 3.134      ;
; -2.216 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterY[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 3.134      ;
; -2.216 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 3.134      ;
; -2.216 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterY[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 3.134      ;
; -2.216 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterY[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 3.134      ;
; -2.216 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterY[4] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 3.134      ;
; -2.216 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 3.134      ;
; -2.216 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 3.134      ;
; -2.216 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 3.134      ;
; -2.216 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterY[0] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 3.134      ;
; -2.213 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterY[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 3.131      ;
; -2.213 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterY[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 3.131      ;
; -2.213 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 3.131      ;
; -2.213 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterY[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 3.131      ;
; -2.213 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterY[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 3.131      ;
; -2.213 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterY[4] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 3.131      ;
; -2.213 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 3.131      ;
; -2.213 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 3.131      ;
; -2.213 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 3.131      ;
; -2.213 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterY[0] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 3.131      ;
; -2.148 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterX[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.082     ; 3.067      ;
; -2.143 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterX[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.082     ; 3.062      ;
; -2.109 ; sync_generator:hvsync|CounterY[0]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.082     ; 3.028      ;
; -2.100 ; sync_generator:hvsync|CounterX[5]                                                                                                 ; sync_generator:hvsync|CounterY[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 3.018      ;
; -2.100 ; sync_generator:hvsync|CounterX[5]                                                                                                 ; sync_generator:hvsync|CounterY[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 3.018      ;
; -2.100 ; sync_generator:hvsync|CounterX[5]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 3.018      ;
; -2.100 ; sync_generator:hvsync|CounterX[5]                                                                                                 ; sync_generator:hvsync|CounterY[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 3.018      ;
; -2.100 ; sync_generator:hvsync|CounterX[5]                                                                                                 ; sync_generator:hvsync|CounterY[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 3.018      ;
; -2.100 ; sync_generator:hvsync|CounterX[5]                                                                                                 ; sync_generator:hvsync|CounterY[4] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 3.018      ;
; -2.100 ; sync_generator:hvsync|CounterX[5]                                                                                                 ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 3.018      ;
; -2.100 ; sync_generator:hvsync|CounterX[5]                                                                                                 ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 3.018      ;
; -2.100 ; sync_generator:hvsync|CounterX[5]                                                                                                 ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 3.018      ;
; -2.100 ; sync_generator:hvsync|CounterX[5]                                                                                                 ; sync_generator:hvsync|CounterY[0] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 3.018      ;
; -2.082 ; sync_generator:hvsync|CounterX[4]                                                                                                 ; sync_generator:hvsync|CounterX[0] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.082     ; 3.001      ;
; -2.082 ; sync_generator:hvsync|CounterX[4]                                                                                                 ; sync_generator:hvsync|CounterX[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.082     ; 3.001      ;
; -2.073 ; sync_generator:hvsync|CounterX[6]                                                                                                 ; sync_generator:hvsync|CounterX[0] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.082     ; 2.992      ;
; -2.073 ; sync_generator:hvsync|CounterX[6]                                                                                                 ; sync_generator:hvsync|CounterX[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.082     ; 2.992      ;
; -2.058 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterX[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.082     ; 2.977      ;
; -2.054 ; sync_generator:hvsync|CounterY[1]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.082     ; 2.973      ;
; -2.034 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterX[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.082     ; 2.953      ;
; -2.021 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; sync_generator:hvsync|CounterY[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 2.939      ;
; -2.021 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; sync_generator:hvsync|CounterY[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 2.939      ;
; -2.021 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 2.939      ;
; -2.021 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; sync_generator:hvsync|CounterY[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 2.939      ;
; -2.021 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; sync_generator:hvsync|CounterY[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 2.939      ;
; -2.021 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; sync_generator:hvsync|CounterY[4] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 2.939      ;
; -2.021 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 2.939      ;
; -2.021 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 2.939      ;
; -2.021 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 2.939      ;
; -2.021 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; sync_generator:hvsync|CounterY[0] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 2.939      ;
; -2.007 ; sync_generator:hvsync|CounterX[2]                                                                                                 ; sync_generator:hvsync|CounterY[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 2.925      ;
; -2.007 ; sync_generator:hvsync|CounterX[2]                                                                                                 ; sync_generator:hvsync|CounterY[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 2.925      ;
; -2.007 ; sync_generator:hvsync|CounterX[2]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 2.925      ;
; -2.007 ; sync_generator:hvsync|CounterX[2]                                                                                                 ; sync_generator:hvsync|CounterY[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 2.925      ;
; -2.007 ; sync_generator:hvsync|CounterX[2]                                                                                                 ; sync_generator:hvsync|CounterY[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 2.925      ;
; -2.007 ; sync_generator:hvsync|CounterX[2]                                                                                                 ; sync_generator:hvsync|CounterY[4] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 2.925      ;
; -2.007 ; sync_generator:hvsync|CounterX[2]                                                                                                 ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 2.925      ;
; -2.007 ; sync_generator:hvsync|CounterX[2]                                                                                                 ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 2.925      ;
; -2.007 ; sync_generator:hvsync|CounterX[2]                                                                                                 ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 2.925      ;
; -2.007 ; sync_generator:hvsync|CounterX[2]                                                                                                 ; sync_generator:hvsync|CounterY[0] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 2.925      ;
; -2.000 ; sync_generator:hvsync|CounterX[3]                                                                                                 ; sync_generator:hvsync|CounterX[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.082     ; 2.919      ;
; -1.995 ; sync_generator:hvsync|CounterX[2]                                                                                                 ; sync_generator:hvsync|CounterX[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.082     ; 2.914      ;
; -1.962 ; sync_generator:hvsync|CounterY[2]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.082     ; 2.881      ;
; -1.950 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterX[0] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.082     ; 2.869      ;
; -1.950 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterX[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.082     ; 2.869      ;
; -1.947 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterX[0] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.082     ; 2.866      ;
; -1.947 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterX[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.082     ; 2.866      ;
; -1.907 ; sync_generator:hvsync|CounterX[4]                                                                                                 ; sync_generator:hvsync|CounterX[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.082     ; 2.826      ;
; -1.906 ; sync_generator:hvsync|CounterX[2]                                                                                                 ; sync_generator:hvsync|CounterX[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.082     ; 2.825      ;
; -1.905 ; sync_generator:hvsync|CounterX[4]                                                                                                 ; sync_generator:hvsync|CounterX[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.082     ; 2.824      ;
; -1.903 ; sync_generator:hvsync|CounterY[3]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.082     ; 2.822      ;
; -1.898 ; sync_generator:hvsync|CounterX[6]                                                                                                 ; sync_generator:hvsync|CounterX[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.082     ; 2.817      ;
; -1.896 ; sync_generator:hvsync|CounterX[6]                                                                                                 ; sync_generator:hvsync|CounterX[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.082     ; 2.815      ;
; -1.886 ; sync_generator:hvsync|CounterX[3]                                                                                                 ; sync_generator:hvsync|CounterX[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.082     ; 2.805      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; -3.716 ; sync_generator:hvsync|CounterY[5]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.424      ; 5.178      ;
; -3.714 ; sync_generator:hvsync|CounterY[5]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.428      ; 5.180      ;
; -3.679 ; sync_generator:hvsync|CounterY[5]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.426      ; 5.143      ;
; -3.627 ; sync_generator:hvsync|CounterY[8]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.426      ; 5.091      ;
; -3.609 ; sync_generator:hvsync|CounterY[8]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.424      ; 5.071      ;
; -3.560 ; sync_generator:hvsync|CounterY[8]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.428      ; 5.026      ;
; -3.517 ; sync_generator:hvsync|CounterY[6]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.426      ; 4.981      ;
; -3.499 ; sync_generator:hvsync|CounterY[6]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.424      ; 4.961      ;
; -3.450 ; sync_generator:hvsync|CounterY[6]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.428      ; 4.916      ;
; -3.447 ; sync_generator:hvsync|CounterY[4]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.426      ; 4.911      ;
; -3.445 ; sync_generator:hvsync|CounterY[7]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.424      ; 4.907      ;
; -3.443 ; sync_generator:hvsync|CounterY[7]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.428      ; 4.909      ;
; -3.429 ; sync_generator:hvsync|CounterY[4]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.424      ; 4.891      ;
; -3.408 ; sync_generator:hvsync|CounterY[7]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.426      ; 4.872      ;
; -3.380 ; sync_generator:hvsync|CounterY[4]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.428      ; 4.846      ;
; -3.296 ; sync_generator:hvsync|CounterY[5]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.440      ; 4.774      ;
; -3.158 ; sync_generator:hvsync|CounterY[8]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.440      ; 4.636      ;
; -3.048 ; sync_generator:hvsync|CounterY[6]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.440      ; 4.526      ;
; -3.025 ; sync_generator:hvsync|CounterY[7]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.440      ; 4.503      ;
; -2.978 ; sync_generator:hvsync|CounterY[4]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.440      ; 4.456      ;
; -2.637 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.423      ; 4.098      ;
; -2.635 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.427      ; 4.100      ;
; -2.611 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[5]                          ; clk                                    ; clk         ; 1.000        ; -0.051     ; 3.476      ;
; -2.611 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[4]                          ; clk                                    ; clk         ; 1.000        ; -0.051     ; 3.476      ;
; -2.611 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[3]                          ; clk                                    ; clk         ; 1.000        ; -0.051     ; 3.476      ;
; -2.611 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[2]                          ; clk                                    ; clk         ; 1.000        ; -0.051     ; 3.476      ;
; -2.611 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[0]                          ; clk                                    ; clk         ; 1.000        ; -0.051     ; 3.476      ;
; -2.611 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~portb_address_reg0 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[6]                          ; clk                                    ; clk         ; 1.000        ; -0.051     ; 3.476      ;
; -2.611 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~portb_address_reg0 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[1]                          ; clk                                    ; clk         ; 1.000        ; -0.051     ; 3.476      ;
; -2.600 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.425      ; 4.063      ;
; -2.501 ; sync_generator:hvsync|CounterX[8]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.426      ; 3.965      ;
; -2.483 ; sync_generator:hvsync|CounterX[8]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.424      ; 3.945      ;
; -2.434 ; sync_generator:hvsync|CounterX[8]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.428      ; 3.900      ;
; -2.432 ; sync_generator:hvsync|CounterX[9]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.424      ; 3.894      ;
; -2.430 ; sync_generator:hvsync|CounterX[9]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.428      ; 3.896      ;
; -2.395 ; sync_generator:hvsync|CounterX[9]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.426      ; 3.859      ;
; -2.217 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.439      ; 3.694      ;
; -2.032 ; sync_generator:hvsync|CounterX[8]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.440      ; 3.510      ;
; -2.012 ; sync_generator:hvsync|CounterX[9]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.440      ; 3.490      ;
; -1.824 ; SPI_Module:SPI|bitcounter[0]                                                                                                      ; SPI_Module:SPI|current_state                                                                                                      ; clk                                    ; clk         ; 1.000        ; -0.082     ; 2.743      ;
; -1.784 ; SPI_Module:SPI|sck_record[2]                                                                                                      ; SPI_Module:SPI|current_state                                                                                                      ; clk                                    ; clk         ; 1.000        ; -0.082     ; 2.703      ;
; -1.741 ; framebuffer:buffer|write_address[0]                                                                                               ; framebuffer:buffer|write_address[10]                                                                                              ; clk                                    ; clk         ; 1.000        ; -0.102     ; 2.640      ;
; -1.720 ; framebuffer:buffer|write_address[0]                                                                                               ; framebuffer:buffer|write_address[11]                                                                                              ; clk                                    ; clk         ; 1.000        ; -0.102     ; 2.619      ;
; -1.709 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[6]                          ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 1.000        ; -0.014     ; 2.743      ;
; -1.692 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[6]                          ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 1.000        ; -0.009     ; 2.731      ;
; -1.673 ; SPI_Module:SPI|current_state                                                                                                      ; SPI_Module:SPI|current_state                                                                                                      ; clk                                    ; clk         ; 1.000        ; -0.082     ; 2.592      ;
; -1.650 ; framebuffer:buffer|write_address[2]                                                                                               ; framebuffer:buffer|write_address[11]                                                                                              ; clk                                    ; clk         ; 1.000        ; -0.102     ; 2.549      ;
; -1.595 ; framebuffer:buffer|write_address[0]                                                                                               ; framebuffer:buffer|write_address[8]                                                                                               ; clk                                    ; clk         ; 1.000        ; -0.102     ; 2.494      ;
; -1.574 ; framebuffer:buffer|write_address[0]                                                                                               ; framebuffer:buffer|write_address[9]                                                                                               ; clk                                    ; clk         ; 1.000        ; -0.102     ; 2.473      ;
; -1.555 ; framebuffer:buffer|write_address[1]                                                                                               ; framebuffer:buffer|write_address[11]                                                                                              ; clk                                    ; clk         ; 1.000        ; -0.102     ; 2.454      ;
; -1.538 ; framebuffer:buffer|write_address[1]                                                                                               ; framebuffer:buffer|write_address[10]                                                                                              ; clk                                    ; clk         ; 1.000        ; -0.102     ; 2.437      ;
; -1.508 ; framebuffer:buffer|write_address[4]                                                                                               ; framebuffer:buffer|write_address[11]                                                                                              ; clk                                    ; clk         ; 1.000        ; -0.102     ; 2.407      ;
; -1.505 ; SPI_Module:SPI|current_state                                                                                                      ; SPI_Module:SPI|bitcounter[0]                                                                                                      ; clk                                    ; clk         ; 1.000        ; -0.082     ; 2.424      ;
; -1.504 ; framebuffer:buffer|write_address[2]                                                                                               ; framebuffer:buffer|write_address[9]                                                                                               ; clk                                    ; clk         ; 1.000        ; -0.102     ; 2.403      ;
; -1.499 ; SPI_Module:SPI|sck_record[1]                                                                                                      ; SPI_Module:SPI|bitcounter[0]                                                                                                      ; clk                                    ; clk         ; 1.000        ; -0.082     ; 2.418      ;
; -1.496 ; SPI_Module:SPI|current_state                                                                                                      ; SPI_Module:SPI|input_shiftreg[6]                                                                                                  ; clk                                    ; clk         ; 1.000        ; 0.362      ; 2.859      ;
; -1.496 ; SPI_Module:SPI|current_state                                                                                                      ; SPI_Module:SPI|input_shiftreg[5]                                                                                                  ; clk                                    ; clk         ; 1.000        ; 0.362      ; 2.859      ;
; -1.496 ; SPI_Module:SPI|current_state                                                                                                      ; SPI_Module:SPI|input_shiftreg[4]                                                                                                  ; clk                                    ; clk         ; 1.000        ; 0.362      ; 2.859      ;
; -1.496 ; SPI_Module:SPI|current_state                                                                                                      ; SPI_Module:SPI|input_shiftreg[3]                                                                                                  ; clk                                    ; clk         ; 1.000        ; 0.362      ; 2.859      ;
; -1.496 ; SPI_Module:SPI|current_state                                                                                                      ; SPI_Module:SPI|input_shiftreg[2]                                                                                                  ; clk                                    ; clk         ; 1.000        ; 0.362      ; 2.859      ;
; -1.496 ; SPI_Module:SPI|current_state                                                                                                      ; SPI_Module:SPI|input_shiftreg[1]                                                                                                  ; clk                                    ; clk         ; 1.000        ; 0.362      ; 2.859      ;
; -1.496 ; SPI_Module:SPI|current_state                                                                                                      ; SPI_Module:SPI|input_shiftreg[0]                                                                                                  ; clk                                    ; clk         ; 1.000        ; 0.362      ; 2.859      ;
; -1.490 ; SPI_Module:SPI|sck_record[1]                                                                                                      ; SPI_Module:SPI|input_shiftreg[6]                                                                                                  ; clk                                    ; clk         ; 1.000        ; 0.362      ; 2.853      ;
; -1.490 ; SPI_Module:SPI|sck_record[1]                                                                                                      ; SPI_Module:SPI|input_shiftreg[5]                                                                                                  ; clk                                    ; clk         ; 1.000        ; 0.362      ; 2.853      ;
; -1.490 ; SPI_Module:SPI|sck_record[1]                                                                                                      ; SPI_Module:SPI|input_shiftreg[4]                                                                                                  ; clk                                    ; clk         ; 1.000        ; 0.362      ; 2.853      ;
; -1.490 ; SPI_Module:SPI|sck_record[1]                                                                                                      ; SPI_Module:SPI|input_shiftreg[3]                                                                                                  ; clk                                    ; clk         ; 1.000        ; 0.362      ; 2.853      ;
; -1.490 ; SPI_Module:SPI|sck_record[1]                                                                                                      ; SPI_Module:SPI|input_shiftreg[2]                                                                                                  ; clk                                    ; clk         ; 1.000        ; 0.362      ; 2.853      ;
; -1.490 ; SPI_Module:SPI|sck_record[1]                                                                                                      ; SPI_Module:SPI|input_shiftreg[1]                                                                                                  ; clk                                    ; clk         ; 1.000        ; 0.362      ; 2.853      ;
; -1.490 ; SPI_Module:SPI|sck_record[1]                                                                                                      ; SPI_Module:SPI|input_shiftreg[0]                                                                                                  ; clk                                    ; clk         ; 1.000        ; 0.362      ; 2.853      ;
; -1.474 ; framebuffer:buffer|write_address[2]                                                                                               ; framebuffer:buffer|write_address[10]                                                                                              ; clk                                    ; clk         ; 1.000        ; -0.102     ; 2.373      ;
; -1.449 ; framebuffer:buffer|write_address[0]                                                                                               ; framebuffer:buffer|write_address[6]                                                                                               ; clk                                    ; clk         ; 1.000        ; -0.102     ; 2.348      ;
; -1.432 ; SPI_Module:SPI|sck_record[1]                                                                                                      ; SPI_Module:SPI|current_state                                                                                                      ; clk                                    ; clk         ; 1.000        ; -0.082     ; 2.351      ;
; -1.428 ; framebuffer:buffer|write_address[0]                                                                                               ; framebuffer:buffer|write_address[7]                                                                                               ; clk                                    ; clk         ; 1.000        ; -0.102     ; 2.327      ;
; -1.425 ; sync_generator:hvsync|CounterX[3]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.425      ; 2.888      ;
; -1.417 ; framebuffer:buffer|write_address[3]                                                                                               ; framebuffer:buffer|write_address[11]                                                                                              ; clk                                    ; clk         ; 1.000        ; -0.102     ; 2.316      ;
; -1.416 ; sync_generator:hvsync|CounterX[5]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.425      ; 2.879      ;
; -1.409 ; framebuffer:buffer|write_address[1]                                                                                               ; framebuffer:buffer|write_address[9]                                                                                               ; clk                                    ; clk         ; 1.000        ; -0.102     ; 2.308      ;
; -1.406 ; sync_generator:hvsync|CounterX[4]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.425      ; 2.869      ;
; -1.404 ; sync_generator:hvsync|CounterX[5]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.427      ; 2.869      ;
; -1.392 ; framebuffer:buffer|write_address[1]                                                                                               ; framebuffer:buffer|write_address[8]                                                                                               ; clk                                    ; clk         ; 1.000        ; -0.102     ; 2.291      ;
; -1.390 ; framebuffer:buffer|write_address[3]                                                                                               ; framebuffer:buffer|write_address[10]                                                                                              ; clk                                    ; clk         ; 1.000        ; -0.102     ; 2.289      ;
; -1.387 ; framebuffer:buffer|write_address[6]                                                                                               ; framebuffer:buffer|write_address[11]                                                                                              ; clk                                    ; clk         ; 1.000        ; -0.102     ; 2.286      ;
; -1.364 ; sync_generator:hvsync|CounterX[5]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.439      ; 2.841      ;
; -1.362 ; framebuffer:buffer|write_address[4]                                                                                               ; framebuffer:buffer|write_address[9]                                                                                               ; clk                                    ; clk         ; 1.000        ; -0.102     ; 2.261      ;
; -1.358 ; framebuffer:buffer|write_address[2]                                                                                               ; framebuffer:buffer|write_address[7]                                                                                               ; clk                                    ; clk         ; 1.000        ; -0.102     ; 2.257      ;
; -1.356 ; SPI_Module:SPI|cs_record[2]                                                                                                       ; framebuffer:buffer|write_address[11]                                                                                              ; clk                                    ; clk         ; 1.000        ; 0.402      ; 2.759      ;
; -1.356 ; SPI_Module:SPI|cs_record[2]                                                                                                       ; framebuffer:buffer|write_address[10]                                                                                              ; clk                                    ; clk         ; 1.000        ; 0.402      ; 2.759      ;
; -1.356 ; SPI_Module:SPI|cs_record[2]                                                                                                       ; framebuffer:buffer|write_address[9]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.402      ; 2.759      ;
; -1.356 ; SPI_Module:SPI|cs_record[2]                                                                                                       ; framebuffer:buffer|write_address[8]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.402      ; 2.759      ;
; -1.356 ; SPI_Module:SPI|cs_record[2]                                                                                                       ; framebuffer:buffer|write_address[7]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.402      ; 2.759      ;
; -1.356 ; SPI_Module:SPI|cs_record[2]                                                                                                       ; framebuffer:buffer|write_address[6]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.402      ; 2.759      ;
; -1.356 ; SPI_Module:SPI|cs_record[2]                                                                                                       ; framebuffer:buffer|write_address[5]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.402      ; 2.759      ;
; -1.356 ; SPI_Module:SPI|cs_record[2]                                                                                                       ; framebuffer:buffer|write_address[4]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.402      ; 2.759      ;
; -1.356 ; SPI_Module:SPI|cs_record[2]                                                                                                       ; framebuffer:buffer|write_address[3]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.402      ; 2.759      ;
; -1.356 ; SPI_Module:SPI|cs_record[2]                                                                                                       ; framebuffer:buffer|write_address[2]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.402      ; 2.759      ;
; -1.356 ; SPI_Module:SPI|cs_record[2]                                                                                                       ; framebuffer:buffer|write_address[1]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.402      ; 2.759      ;
; -1.356 ; SPI_Module:SPI|cs_record[2]                                                                                                       ; framebuffer:buffer|write_address[0]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.402      ; 2.759      ;
; -1.346 ; SPI_Module:SPI|cs_record[2]                                                                                                       ; framebuffer:buffer|write_en                                                                                                       ; clk                                    ; clk         ; 1.000        ; -0.071     ; 2.276      ;
; -1.336 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[6]                          ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|address_reg_a[0]                ; clk                                    ; clk         ; 1.000        ; -0.403     ; 1.934      ;
; -1.332 ; framebuffer:buffer|write_address[4]                                                                                               ; framebuffer:buffer|write_address[10]                                                                                              ; clk                                    ; clk         ; 1.000        ; -0.102     ; 2.231      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node                                                                                                                           ; Launch Clock                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; 0.444 ; framebuffer:buffer|write_address[0]                                                                      ; framebuffer:buffer|write_address[0]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.102      ; 0.758      ;
; 0.445 ; SPI_Module:SPI|input_shiftreg[0]                                                                         ; framebuffer:buffer|data[0]                                                                                                        ; clk                                    ; clk         ; 0.000        ; 0.145      ; 0.802      ;
; 0.445 ; frac_clock_divider:clk_divider|counter[15]                                                               ; frac_clock_divider:clk_divider|counter[15]                                                                                        ; clk                                    ; clk         ; 0.000        ; 0.101      ; 0.758      ;
; 0.447 ; SPI_Module:SPI|input_shiftreg[1]                                                                         ; framebuffer:buffer|data[1]                                                                                                        ; clk                                    ; clk         ; 0.000        ; 0.145      ; 0.804      ;
; 0.452 ; SPI_Module:SPI|current_state                                                                             ; SPI_Module:SPI|current_state                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SPI_Module:SPI|bitcounter[3]                                                                             ; SPI_Module:SPI|bitcounter[3]                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SPI_Module:SPI|bitcounter[0]                                                                             ; SPI_Module:SPI|bitcounter[0]                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SPI_Module:SPI|bitcounter[1]                                                                             ; SPI_Module:SPI|bitcounter[1]                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SPI_Module:SPI|bitcounter[2]                                                                             ; SPI_Module:SPI|bitcounter[2]                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.490 ; SPI_Module:SPI|input_shiftreg[1]                                                                         ; SPI_Module:SPI|input_shiftreg[2]                                                                                                  ; clk                                    ; clk         ; 0.000        ; 0.100      ; 0.802      ;
; 0.491 ; SPI_Module:SPI|input_shiftreg[0]                                                                         ; SPI_Module:SPI|input_shiftreg[1]                                                                                                  ; clk                                    ; clk         ; 0.000        ; 0.100      ; 0.803      ;
; 0.507 ; SPI_Module:SPI|input_shiftreg[5]                                                                         ; SPI_Module:SPI|input_shiftreg[6]                                                                                                  ; clk                                    ; clk         ; 0.000        ; 0.100      ; 0.819      ;
; 0.507 ; SPI_Module:SPI|input_shiftreg[2]                                                                         ; SPI_Module:SPI|input_shiftreg[3]                                                                                                  ; clk                                    ; clk         ; 0.000        ; 0.100      ; 0.819      ;
; 0.507 ; SPI_Module:SPI|sck_record[1]                                                                             ; SPI_Module:SPI|sck_record[2]                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.082      ; 0.801      ;
; 0.510 ; SPI_Module:SPI|input_shiftreg[3]                                                                         ; SPI_Module:SPI|input_shiftreg[4]                                                                                                  ; clk                                    ; clk         ; 0.000        ; 0.100      ; 0.822      ;
; 0.647 ; SPI_Module:SPI|input_shiftreg[4]                                                                         ; SPI_Module:SPI|input_shiftreg[5]                                                                                                  ; clk                                    ; clk         ; 0.000        ; 0.100      ; 0.959      ;
; 0.682 ; SPI_Module:SPI|input_shiftreg[5]                                                                         ; framebuffer:buffer|data[5]                                                                                                        ; clk                                    ; clk         ; 0.000        ; 0.132      ; 1.026      ;
; 0.696 ; framebuffer:buffer|glyph_pos_x[2]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.455      ; 1.405      ;
; 0.698 ; framebuffer:buffer|write_address[11]                                                                     ; framebuffer:buffer|write_address[11]                                                                                              ; clk                                    ; clk         ; 0.000        ; 0.102      ; 1.012      ;
; 0.702 ; framebuffer:buffer|glyph_pos_x[1]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.459      ; 1.415      ;
; 0.710 ; framebuffer:buffer|glyph_pos_x[1]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.455      ; 1.419      ;
; 0.717 ; framebuffer:buffer|glyph_pos_x[0]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.459      ; 1.430      ;
; 0.740 ; SPI_Module:SPI|cs_record[1]                                                                              ; SPI_Module:SPI|cs_record[2]                                                                                                       ; clk                                    ; clk         ; 0.000        ; 0.082      ; 1.034      ;
; 0.741 ; framebuffer:buffer|write_address[10]                                                                     ; framebuffer:buffer|write_address[10]                                                                                              ; clk                                    ; clk         ; 0.000        ; 0.102      ; 1.055      ;
; 0.741 ; framebuffer:buffer|write_address[8]                                                                      ; framebuffer:buffer|write_address[8]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.102      ; 1.055      ;
; 0.741 ; framebuffer:buffer|write_address[2]                                                                      ; framebuffer:buffer|write_address[2]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.102      ; 1.055      ;
; 0.743 ; framebuffer:buffer|write_address[4]                                                                      ; framebuffer:buffer|write_address[4]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.102      ; 1.057      ;
; 0.743 ; framebuffer:buffer|write_address[3]                                                                      ; framebuffer:buffer|write_address[3]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.102      ; 1.057      ;
; 0.745 ; framebuffer:buffer|write_address[7]                                                                      ; framebuffer:buffer|write_address[7]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.102      ; 1.059      ;
; 0.745 ; framebuffer:buffer|write_address[5]                                                                      ; framebuffer:buffer|write_address[5]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.102      ; 1.059      ;
; 0.751 ; SPI_Module:SPI|cs_record[2]                                                                              ; SPI_Module:SPI|bitcounter[0]                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.082      ; 1.045      ;
; 0.753 ; SPI_Module:SPI|cs_record[2]                                                                              ; SPI_Module:SPI|current_state                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.082      ; 1.047      ;
; 0.758 ; framebuffer:buffer|glyph_pos_y[2]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.460      ; 1.472      ;
; 0.762 ; framebuffer:buffer|write_address[1]                                                                      ; framebuffer:buffer|write_address[1]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.102      ; 1.076      ;
; 0.762 ; SPI_Module:SPI|bitcounter[0]                                                                             ; SPI_Module:SPI|bitcounter[1]                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.082      ; 1.056      ;
; 0.765 ; framebuffer:buffer|glyph_pos_y[0]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.456      ; 1.475      ;
; 0.766 ; framebuffer:buffer|write_address[6]                                                                      ; framebuffer:buffer|write_address[6]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.102      ; 1.080      ;
; 0.768 ; framebuffer:buffer|glyph_pos_y[3]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.460      ; 1.482      ;
; 0.768 ; framebuffer:buffer|write_address[9]                                                                      ; framebuffer:buffer|write_address[9]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.102      ; 1.082      ;
; 0.773 ; framebuffer:buffer|glyph_pos_y[0]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.460      ; 1.487      ;
; 0.780 ; framebuffer:buffer|write_en                                                                              ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~porta_we_reg       ; clk                                    ; clk         ; 0.000        ; 0.458      ; 1.492      ;
; 0.791 ; framebuffer:buffer|glyph_pos_y[1]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.460      ; 1.505      ;
; 0.809 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[3] ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.160      ; 1.223      ;
; 0.810 ; framebuffer:buffer|glyph_pos_y[2]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.456      ; 1.520      ;
; 0.812 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[5] ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.160      ; 1.226      ;
; 0.817 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[4] ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.160      ; 1.231      ;
; 0.817 ; framebuffer:buffer|glyph_pos_y[1]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.456      ; 1.527      ;
; 0.830 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[3] ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.156      ; 1.240      ;
; 0.834 ; framebuffer:buffer|data[1]                                                                               ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~porta_datain_reg0  ; clk                                    ; clk         ; 0.000        ; 0.005      ; 1.093      ;
; 0.837 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[4] ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.156      ; 1.247      ;
; 0.837 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[2] ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.168      ; 1.259      ;
; 0.842 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[0] ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.168      ; 1.264      ;
; 0.847 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[1] ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.144      ; 1.245      ;
; 0.847 ; framebuffer:buffer|glyph_pos_y[3]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.456      ; 1.557      ;
; 0.852 ; sync_generator:hvsync|CounterY[3]                                                                        ; framebuffer:buffer|glyph_pos_y[3]                                                                                                 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.338      ; 1.432      ;
; 0.854 ; SPI_Module:SPI|input_shiftreg[6]                                                                         ; framebuffer:buffer|data[6]                                                                                                        ; clk                                    ; clk         ; 0.000        ; 0.132      ; 1.198      ;
; 0.860 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[5] ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.164      ; 1.278      ;
; 0.870 ; sync_generator:hvsync|CounterY[1]                                                                        ; framebuffer:buffer|glyph_pos_y[1]                                                                                                 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.338      ; 1.450      ;
; 0.874 ; sync_generator:hvsync|CounterY[0]                                                                        ; framebuffer:buffer|glyph_pos_y[0]                                                                                                 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.338      ; 1.454      ;
; 0.875 ; sync_generator:hvsync|CounterX[2]                                                                        ; framebuffer:buffer|glyph_pos_x[2]                                                                                                 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.338      ; 1.455      ;
; 0.888 ; SPI_Module:SPI|bitcounter[0]                                                                             ; SPI_Module:SPI|bitcounter[2]                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.082      ; 1.182      ;
; 0.894 ; sync_generator:hvsync|CounterX[0]                                                                        ; framebuffer:buffer|glyph_pos_x[0]                                                                                                 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.338      ; 1.474      ;
; 0.896 ; sync_generator:hvsync|CounterX[1]                                                                        ; framebuffer:buffer|glyph_pos_x[1]                                                                                                 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.338      ; 1.476      ;
; 0.900 ; framebuffer:buffer|data[3]                                                                               ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~porta_datain_reg0  ; clk                                    ; clk         ; 0.000        ; 0.005      ; 1.159      ;
; 0.901 ; framebuffer:buffer|data[4]                                                                               ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~porta_datain_reg0  ; clk                                    ; clk         ; 0.000        ; 0.005      ; 1.160      ;
; 0.903 ; SPI_Module:SPI|input_shiftreg[3]                                                                         ; framebuffer:buffer|data[3]                                                                                                        ; clk                                    ; clk         ; 0.000        ; 0.132      ; 1.247      ;
; 0.908 ; SPI_Module:SPI|input_shiftreg[4]                                                                         ; framebuffer:buffer|data[4]                                                                                                        ; clk                                    ; clk         ; 0.000        ; 0.132      ; 1.252      ;
; 0.928 ; sync_generator:hvsync|CounterY[2]                                                                        ; framebuffer:buffer|glyph_pos_y[2]                                                                                                 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.338      ; 1.508      ;
; 0.931 ; SPI_Module:SPI|sck_record[2]                                                                             ; SPI_Module:SPI|bitcounter[1]                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.082      ; 1.225      ;
; 0.932 ; SPI_Module:SPI|sck_record[2]                                                                             ; SPI_Module:SPI|bitcounter[3]                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.082      ; 1.226      ;
; 0.938 ; framebuffer:buffer|write_address[5]                                                                      ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; -0.011     ; 1.181      ;
; 0.944 ; framebuffer:buffer|write_address[7]                                                                      ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; -0.011     ; 1.187      ;
; 0.945 ; framebuffer:buffer|write_address[11]                                                                     ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; -0.011     ; 1.188      ;
; 0.957 ; framebuffer:buffer|write_address[0]                                                                      ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; -0.011     ; 1.200      ;
; 0.957 ; framebuffer:buffer|write_address[0]                                                                      ; framebuffer:buffer|write_address[1]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.102      ; 1.271      ;
; 0.963 ; framebuffer:buffer|write_address[2]                                                                      ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; -0.011     ; 1.206      ;
; 0.976 ; frac_clock_divider:clk_divider|counter[15]                                                               ; frac_clock_divider:clk_divider|clk_div                                                                                            ; clk                                    ; clk         ; 0.000        ; -0.393     ; 0.795      ;
; 0.982 ; framebuffer:buffer|write_address[3]                                                                      ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; -0.011     ; 1.225      ;
; 0.984 ; framebuffer:buffer|write_address[9]                                                                      ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; -0.011     ; 1.227      ;
; 0.985 ; sync_generator:hvsync|CounterX[3]                                                                        ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.650      ; 1.919      ;
; 0.995 ; sync_generator:hvsync|CounterX[3]                                                                        ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.634      ; 1.913      ;
; 1.001 ; framebuffer:buffer|glyph_pos_x[2]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.459      ; 1.714      ;
; 1.006 ; framebuffer:buffer|write_address[6]                                                                      ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; -0.011     ; 1.249      ;
; 1.008 ; SPI_Module:SPI|cs_record[1]                                                                              ; SPI_Module:SPI|current_state                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.082      ; 1.302      ;
; 1.008 ; sync_generator:hvsync|CounterX[5]                                                                        ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.634      ; 1.926      ;
; 1.009 ; SPI_Module:SPI|cs_record[1]                                                                              ; SPI_Module:SPI|bitcounter[0]                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.082      ; 1.303      ;
; 1.011 ; sync_generator:hvsync|CounterX[3]                                                                        ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.638      ; 1.933      ;
; 1.024 ; sync_generator:hvsync|CounterX[6]                                                                        ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.638      ; 1.946      ;
; 1.035 ; sync_generator:hvsync|CounterX[4]                                                                        ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.638      ; 1.957      ;
; 1.043 ; sync_generator:hvsync|CounterX[6]                                                                        ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.650      ; 1.977      ;
; 1.045 ; sync_generator:hvsync|CounterX[6]                                                                        ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.636      ; 1.965      ;
; 1.046 ; sync_generator:hvsync|CounterX[4]                                                                        ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.634      ; 1.964      ;
; 1.048 ; framebuffer:buffer|glyph_pos_x[0]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.455      ; 1.757      ;
; 1.089 ; sync_generator:hvsync|CounterX[6]                                                                        ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.634      ; 2.007      ;
; 1.096 ; framebuffer:buffer|write_address[10]                                                                     ; framebuffer:buffer|write_address[11]                                                                                              ; clk                                    ; clk         ; 0.000        ; 0.102      ; 1.410      ;
; 1.096 ; framebuffer:buffer|write_address[2]                                                                      ; framebuffer:buffer|write_address[3]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.102      ; 1.410      ;
; 1.096 ; framebuffer:buffer|write_address[8]                                                                      ; framebuffer:buffer|write_address[9]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.102      ; 1.410      ;
; 1.097 ; framebuffer:buffer|write_address[4]                                                                      ; framebuffer:buffer|write_address[5]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.102      ; 1.411      ;
; 1.104 ; framebuffer:buffer|write_address[3]                                                                      ; framebuffer:buffer|write_address[4]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.102      ; 1.418      ;
; 1.105 ; framebuffer:buffer|write_address[1]                                                                      ; framebuffer:buffer|write_address[2]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.102      ; 1.419      ;
+-------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'frac_clock_divider:clk_divider|clk_div'                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                           ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 0.666 ; sync_generator:hvsync|CounterX[8]                                                                                  ; sync_generator:hvsync|vga_HS      ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.081      ; 0.959      ;
; 0.762 ; sync_generator:hvsync|CounterY[5]                                                                                  ; sync_generator:hvsync|CounterY[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.056      ;
; 0.765 ; sync_generator:hvsync|CounterY[9]                                                                                  ; sync_generator:hvsync|vga_VS      ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.059      ;
; 0.768 ; sync_generator:hvsync|CounterX[1]                                                                                  ; sync_generator:hvsync|CounterX[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.062      ;
; 0.769 ; sync_generator:hvsync|CounterX[3]                                                                                  ; sync_generator:hvsync|CounterX[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.063      ;
; 0.771 ; sync_generator:hvsync|CounterX[7]                                                                                  ; sync_generator:hvsync|CounterX[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.065      ;
; 0.771 ; sync_generator:hvsync|CounterX[4]                                                                                  ; sync_generator:hvsync|CounterX[4] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.065      ;
; 0.772 ; sync_generator:hvsync|CounterX[6]                                                                                  ; sync_generator:hvsync|CounterX[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.066      ;
; 0.772 ; sync_generator:hvsync|CounterX[2]                                                                                  ; sync_generator:hvsync|CounterX[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.066      ;
; 0.781 ; sync_generator:hvsync|CounterY[4]                                                                                  ; sync_generator:hvsync|CounterY[4] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.075      ;
; 0.783 ; sync_generator:hvsync|CounterX[9]                                                                                  ; sync_generator:hvsync|vga_HS      ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.081      ; 1.076      ;
; 0.784 ; sync_generator:hvsync|CounterY[7]                                                                                  ; sync_generator:hvsync|CounterY[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.078      ;
; 0.788 ; sync_generator:hvsync|CounterY[8]                                                                                  ; sync_generator:hvsync|CounterY[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.082      ;
; 0.788 ; sync_generator:hvsync|CounterY[6]                                                                                  ; sync_generator:hvsync|CounterY[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.082      ;
; 0.810 ; sync_generator:hvsync|CounterY[0]                                                                                  ; sync_generator:hvsync|CounterY[0] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.104      ;
; 0.978 ; sync_generator:hvsync|CounterX[7]                                                                                  ; sync_generator:hvsync|vga_HS      ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.081      ; 1.271      ;
; 1.116 ; sync_generator:hvsync|CounterY[5]                                                                                  ; sync_generator:hvsync|CounterY[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.410      ;
; 1.116 ; sync_generator:hvsync|CounterY[2]                                                                                  ; sync_generator:hvsync|vga_VS      ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.410      ;
; 1.123 ; sync_generator:hvsync|CounterX[1]                                                                                  ; sync_generator:hvsync|CounterX[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.417      ;
; 1.124 ; sync_generator:hvsync|CounterX[3]                                                                                  ; sync_generator:hvsync|CounterX[4] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.418      ;
; 1.124 ; sync_generator:hvsync|CounterY[3]                                                                                  ; sync_generator:hvsync|CounterY[4] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.418      ;
; 1.125 ; sync_generator:hvsync|CounterX[5]                                                                                  ; sync_generator:hvsync|CounterX[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.419      ;
; 1.133 ; sync_generator:hvsync|CounterX[2]                                                                                  ; sync_generator:hvsync|CounterX[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.427      ;
; 1.133 ; sync_generator:hvsync|CounterX[6]                                                                                  ; sync_generator:hvsync|CounterX[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.427      ;
; 1.136 ; sync_generator:hvsync|CounterX[0]                                                                                  ; sync_generator:hvsync|CounterX[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.430      ;
; 1.139 ; sync_generator:hvsync|CounterY[7]                                                                                  ; sync_generator:hvsync|CounterY[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.433      ;
; 1.141 ; sync_generator:hvsync|CounterX[4]                                                                                  ; sync_generator:hvsync|CounterX[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.435      ;
; 1.142 ; sync_generator:hvsync|CounterY[4]                                                                                  ; sync_generator:hvsync|CounterY[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.436      ;
; 1.142 ; sync_generator:hvsync|CounterX[2]                                                                                  ; sync_generator:hvsync|CounterX[4] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.436      ;
; 1.145 ; sync_generator:hvsync|CounterX[0]                                                                                  ; sync_generator:hvsync|CounterX[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.439      ;
; 1.149 ; sync_generator:hvsync|CounterY[6]                                                                                  ; sync_generator:hvsync|CounterY[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.443      ;
; 1.151 ; sync_generator:hvsync|CounterY[4]                                                                                  ; sync_generator:hvsync|CounterY[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.445      ;
; 1.157 ; sync_generator:hvsync|CounterY[2]                                                                                  ; sync_generator:hvsync|CounterY[4] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.451      ;
; 1.158 ; sync_generator:hvsync|CounterY[6]                                                                                  ; sync_generator:hvsync|CounterY[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.452      ;
; 1.247 ; sync_generator:hvsync|CounterY[5]                                                                                  ; sync_generator:hvsync|CounterY[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.541      ;
; 1.254 ; sync_generator:hvsync|CounterX[1]                                                                                  ; sync_generator:hvsync|CounterX[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.548      ;
; 1.255 ; sync_generator:hvsync|CounterY[3]                                                                                  ; sync_generator:hvsync|CounterY[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.549      ;
; 1.256 ; sync_generator:hvsync|CounterX[5]                                                                                  ; sync_generator:hvsync|CounterX[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.550      ;
; 1.256 ; sync_generator:hvsync|CounterY[5]                                                                                  ; sync_generator:hvsync|CounterY[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.550      ;
; 1.263 ; sync_generator:hvsync|CounterX[1]                                                                                  ; sync_generator:hvsync|CounterX[4] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.557      ;
; 1.264 ; sync_generator:hvsync|inDisplayArea                                                                                ; vga_b~reg0                        ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.081      ; 1.557      ;
; 1.264 ; sync_generator:hvsync|CounterX[3]                                                                                  ; sync_generator:hvsync|CounterX[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.558      ;
; 1.264 ; sync_generator:hvsync|CounterY[3]                                                                                  ; sync_generator:hvsync|CounterY[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.558      ;
; 1.265 ; sync_generator:hvsync|inDisplayArea                                                                                ; vga_r~reg0                        ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.081      ; 1.558      ;
; 1.265 ; sync_generator:hvsync|CounterY[1]                                                                                  ; sync_generator:hvsync|CounterY[4] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.559      ;
; 1.267 ; sync_generator:hvsync|inDisplayArea                                                                                ; vga_g~reg0                        ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.081      ; 1.560      ;
; 1.272 ; sync_generator:hvsync|CounterX[4]                                                                                  ; sync_generator:hvsync|CounterX[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.566      ;
; 1.276 ; sync_generator:hvsync|CounterX[0]                                                                                  ; sync_generator:hvsync|CounterX[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.570      ;
; 1.280 ; sync_generator:hvsync|CounterX[6]                                                                                  ; sync_generator:hvsync|vga_HS      ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.081      ; 1.573      ;
; 1.281 ; sync_generator:hvsync|CounterX[9]                                                                                  ; sync_generator:hvsync|CounterX[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.081      ; 1.574      ;
; 1.282 ; sync_generator:hvsync|CounterY[4]                                                                                  ; sync_generator:hvsync|CounterY[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.576      ;
; 1.282 ; sync_generator:hvsync|CounterX[2]                                                                                  ; sync_generator:hvsync|CounterX[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.576      ;
; 1.285 ; sync_generator:hvsync|CounterX[0]                                                                                  ; sync_generator:hvsync|CounterX[4] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.579      ;
; 1.288 ; sync_generator:hvsync|CounterY[2]                                                                                  ; sync_generator:hvsync|CounterY[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.582      ;
; 1.291 ; sync_generator:hvsync|CounterY[4]                                                                                  ; sync_generator:hvsync|CounterY[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.585      ;
; 1.297 ; sync_generator:hvsync|CounterY[2]                                                                                  ; sync_generator:hvsync|CounterY[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.591      ;
; 1.297 ; sync_generator:hvsync|CounterY[0]                                                                                  ; sync_generator:hvsync|CounterY[4] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.591      ;
; 1.309 ; sync_generator:hvsync|CounterY[9]                                                                                  ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.603      ;
; 1.312 ; sync_generator:hvsync|CounterY[3]                                                                                  ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.606      ;
; 1.313 ; sync_generator:hvsync|CounterX[5]                                                                                  ; sync_generator:hvsync|CounterX[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.607      ;
; 1.356 ; sync_generator:hvsync|CounterY[7]                                                                                  ; sync_generator:hvsync|vga_VS      ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.650      ;
; 1.357 ; sync_generator:hvsync|CounterX[0]                                                                                  ; sync_generator:hvsync|CounterX[0] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.651      ;
; 1.360 ; sync_generator:hvsync|CounterX[5]                                                                                  ; sync_generator:hvsync|vga_HS      ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.081      ; 1.653      ;
; 1.395 ; sync_generator:hvsync|CounterX[3]                                                                                  ; sync_generator:hvsync|CounterX[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.689      ;
; 1.395 ; sync_generator:hvsync|CounterY[3]                                                                                  ; sync_generator:hvsync|CounterY[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.689      ;
; 1.396 ; sync_generator:hvsync|CounterY[1]                                                                                  ; sync_generator:hvsync|CounterY[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.690      ;
; 1.403 ; sync_generator:hvsync|CounterX[1]                                                                                  ; sync_generator:hvsync|CounterX[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.697      ;
; 1.404 ; sync_generator:hvsync|CounterY[3]                                                                                  ; sync_generator:hvsync|CounterY[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.698      ;
; 1.405 ; sync_generator:hvsync|CounterY[1]                                                                                  ; sync_generator:hvsync|CounterY[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.699      ;
; 1.413 ; sync_generator:hvsync|CounterX[2]                                                                                  ; sync_generator:hvsync|CounterX[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.707      ;
; 1.425 ; sync_generator:hvsync|CounterY[3]                                                                                  ; sync_generator:hvsync|vga_VS      ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.719      ;
; 1.425 ; sync_generator:hvsync|CounterX[0]                                                                                  ; sync_generator:hvsync|CounterX[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.719      ;
; 1.428 ; sync_generator:hvsync|CounterY[2]                                                                                  ; sync_generator:hvsync|CounterY[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.722      ;
; 1.428 ; sync_generator:hvsync|CounterY[0]                                                                                  ; sync_generator:hvsync|CounterY[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.722      ;
; 1.437 ; sync_generator:hvsync|CounterY[2]                                                                                  ; sync_generator:hvsync|CounterY[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.731      ;
; 1.437 ; sync_generator:hvsync|CounterY[0]                                                                                  ; sync_generator:hvsync|CounterY[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.731      ;
; 1.452 ; sync_generator:hvsync|CounterX[4]                                                                                  ; sync_generator:hvsync|vga_HS      ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.081      ; 1.745      ;
; 1.457 ; sync_generator:hvsync|CounterY[1]                                                                                  ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.751      ;
; 1.471 ; sync_generator:hvsync|CounterY[2]                                                                                  ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.765      ;
; 1.478 ; sync_generator:hvsync|CounterX[9]                                                                                  ; sync_generator:hvsync|CounterX[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.081      ; 1.771      ;
; 1.480 ; sync_generator:hvsync|CounterX[8]                                                                                  ; sync_generator:hvsync|CounterX[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.081      ; 1.773      ;
; 1.481 ; sync_generator:hvsync|CounterX[8]                                                                                  ; sync_generator:hvsync|CounterX[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.081      ; 1.774      ;
; 1.508 ; sync_generator:hvsync|CounterX[3]                                                                                  ; sync_generator:hvsync|vga_HS      ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.081      ; 1.801      ;
; 1.518 ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|address_reg_a[0] ; vga_b~reg0                        ; clk                                    ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; -0.109     ; 1.651      ;
; 1.519 ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|address_reg_a[0] ; vga_r~reg0                        ; clk                                    ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; -0.109     ; 1.652      ;
; 1.520 ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|address_reg_a[0] ; vga_g~reg0                        ; clk                                    ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; -0.109     ; 1.653      ;
; 1.534 ; sync_generator:hvsync|CounterX[1]                                                                                  ; sync_generator:hvsync|CounterX[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.828      ;
; 1.536 ; sync_generator:hvsync|CounterY[1]                                                                                  ; sync_generator:hvsync|CounterY[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.830      ;
; 1.545 ; sync_generator:hvsync|CounterY[1]                                                                                  ; sync_generator:hvsync|CounterY[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.839      ;
; 1.556 ; sync_generator:hvsync|CounterX[0]                                                                                  ; sync_generator:hvsync|CounterX[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.850      ;
; 1.567 ; sync_generator:hvsync|CounterY[6]                                                                                  ; sync_generator:hvsync|vga_VS      ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.861      ;
; 1.568 ; sync_generator:hvsync|CounterY[0]                                                                                  ; sync_generator:hvsync|CounterY[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.862      ;
; 1.577 ; sync_generator:hvsync|CounterY[0]                                                                                  ; sync_generator:hvsync|CounterY[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.871      ;
; 1.602 ; sync_generator:hvsync|CounterY[5]                                                                                  ; sync_generator:hvsync|vga_VS      ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.896      ;
; 1.648 ; sync_generator:hvsync|CounterX[2]                                                                                  ; sync_generator:hvsync|vga_HS      ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.081      ; 1.941      ;
; 1.669 ; sync_generator:hvsync|CounterX[9]                                                                                  ; sync_generator:hvsync|CounterX[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.963      ;
; 1.669 ; sync_generator:hvsync|CounterX[9]                                                                                  ; sync_generator:hvsync|CounterX[0] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.963      ;
; 1.669 ; sync_generator:hvsync|CounterY[9]                                                                                  ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.963      ;
; 1.672 ; sync_generator:hvsync|CounterX[8]                                                                                  ; sync_generator:hvsync|CounterX[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.966      ;
; 1.672 ; sync_generator:hvsync|CounterX[8]                                                                                  ; sync_generator:hvsync|CounterX[0] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.082      ; 1.966      ;
+-------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                      ;
+------------+-----------------+----------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                             ; Note                                           ;
+------------+-----------------+----------------------------------------+------------------------------------------------+
; 305.34 MHz ; 238.04 MHz      ; clk                                    ; limit due to minimum period restriction (tmin) ;
; 319.9 MHz  ; 319.9 MHz       ; frac_clock_divider:clk_divider|clk_div ;                                                ;
+------------+-----------------+----------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                              ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; frac_clock_divider:clk_divider|clk_div ; -4.418 ; -51.975       ;
; clk                                    ; -3.316 ; -84.449       ;
+----------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                              ;
+----------------------------------------+-------+---------------+
; Clock                                  ; Slack ; End Point TNS ;
+----------------------------------------+-------+---------------+
; clk                                    ; 0.397 ; 0.000         ;
; frac_clock_divider:clk_divider|clk_div ; 0.617 ; 0.000         ;
+----------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; clk                                    ; -3.201 ; -154.401      ;
; frac_clock_divider:clk_divider|clk_div ; -1.487 ; -38.662       ;
+----------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'frac_clock_divider:clk_divider|clk_div'                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                           ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; -4.418 ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; vga_g~reg0                        ; clk                                    ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.662     ; 4.748      ;
; -4.416 ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; vga_r~reg0                        ; clk                                    ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.662     ; 4.746      ;
; -4.415 ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; vga_b~reg0                        ; clk                                    ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.662     ; 4.745      ;
; -4.284 ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; vga_g~reg0                        ; clk                                    ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.664     ; 4.612      ;
; -4.282 ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; vga_r~reg0                        ; clk                                    ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.664     ; 4.610      ;
; -4.281 ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; vga_b~reg0                        ; clk                                    ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.664     ; 4.609      ;
; -2.126 ; sync_generator:hvsync|CounterX[4]                                                                                                 ; sync_generator:hvsync|CounterY[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 3.055      ;
; -2.126 ; sync_generator:hvsync|CounterX[4]                                                                                                 ; sync_generator:hvsync|CounterY[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 3.055      ;
; -2.126 ; sync_generator:hvsync|CounterX[4]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 3.055      ;
; -2.126 ; sync_generator:hvsync|CounterX[4]                                                                                                 ; sync_generator:hvsync|CounterY[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 3.055      ;
; -2.126 ; sync_generator:hvsync|CounterX[4]                                                                                                 ; sync_generator:hvsync|CounterY[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 3.055      ;
; -2.126 ; sync_generator:hvsync|CounterX[4]                                                                                                 ; sync_generator:hvsync|CounterY[4] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 3.055      ;
; -2.126 ; sync_generator:hvsync|CounterX[4]                                                                                                 ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 3.055      ;
; -2.126 ; sync_generator:hvsync|CounterX[4]                                                                                                 ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 3.055      ;
; -2.126 ; sync_generator:hvsync|CounterX[4]                                                                                                 ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 3.055      ;
; -2.126 ; sync_generator:hvsync|CounterX[4]                                                                                                 ; sync_generator:hvsync|CounterY[0] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 3.055      ;
; -2.117 ; sync_generator:hvsync|CounterX[6]                                                                                                 ; sync_generator:hvsync|CounterY[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 3.046      ;
; -2.117 ; sync_generator:hvsync|CounterX[6]                                                                                                 ; sync_generator:hvsync|CounterY[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 3.046      ;
; -2.117 ; sync_generator:hvsync|CounterX[6]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 3.046      ;
; -2.117 ; sync_generator:hvsync|CounterX[6]                                                                                                 ; sync_generator:hvsync|CounterY[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 3.046      ;
; -2.117 ; sync_generator:hvsync|CounterX[6]                                                                                                 ; sync_generator:hvsync|CounterY[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 3.046      ;
; -2.117 ; sync_generator:hvsync|CounterX[6]                                                                                                 ; sync_generator:hvsync|CounterY[4] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 3.046      ;
; -2.117 ; sync_generator:hvsync|CounterX[6]                                                                                                 ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 3.046      ;
; -2.117 ; sync_generator:hvsync|CounterX[6]                                                                                                 ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 3.046      ;
; -2.117 ; sync_generator:hvsync|CounterX[6]                                                                                                 ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 3.046      ;
; -2.117 ; sync_generator:hvsync|CounterX[6]                                                                                                 ; sync_generator:hvsync|CounterY[0] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 3.046      ;
; -1.998 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterY[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 2.927      ;
; -1.998 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterY[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 2.927      ;
; -1.998 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 2.927      ;
; -1.998 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterY[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 2.927      ;
; -1.998 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterY[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 2.927      ;
; -1.998 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterY[4] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 2.927      ;
; -1.998 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 2.927      ;
; -1.998 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 2.927      ;
; -1.998 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 2.927      ;
; -1.998 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterY[0] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 2.927      ;
; -1.997 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterY[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 2.926      ;
; -1.997 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterY[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 2.926      ;
; -1.997 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 2.926      ;
; -1.997 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterY[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 2.926      ;
; -1.997 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterY[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 2.926      ;
; -1.997 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterY[4] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 2.926      ;
; -1.997 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 2.926      ;
; -1.997 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 2.926      ;
; -1.997 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 2.926      ;
; -1.997 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterY[0] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 2.926      ;
; -1.927 ; sync_generator:hvsync|CounterX[5]                                                                                                 ; sync_generator:hvsync|CounterY[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 2.856      ;
; -1.927 ; sync_generator:hvsync|CounterX[5]                                                                                                 ; sync_generator:hvsync|CounterY[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 2.856      ;
; -1.927 ; sync_generator:hvsync|CounterX[5]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 2.856      ;
; -1.927 ; sync_generator:hvsync|CounterX[5]                                                                                                 ; sync_generator:hvsync|CounterY[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 2.856      ;
; -1.927 ; sync_generator:hvsync|CounterX[5]                                                                                                 ; sync_generator:hvsync|CounterY[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 2.856      ;
; -1.927 ; sync_generator:hvsync|CounterX[5]                                                                                                 ; sync_generator:hvsync|CounterY[4] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 2.856      ;
; -1.927 ; sync_generator:hvsync|CounterX[5]                                                                                                 ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 2.856      ;
; -1.927 ; sync_generator:hvsync|CounterX[5]                                                                                                 ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 2.856      ;
; -1.927 ; sync_generator:hvsync|CounterX[5]                                                                                                 ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 2.856      ;
; -1.927 ; sync_generator:hvsync|CounterX[5]                                                                                                 ; sync_generator:hvsync|CounterY[0] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 2.856      ;
; -1.895 ; sync_generator:hvsync|CounterX[4]                                                                                                 ; sync_generator:hvsync|CounterX[0] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.072     ; 2.825      ;
; -1.895 ; sync_generator:hvsync|CounterX[4]                                                                                                 ; sync_generator:hvsync|CounterX[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.072     ; 2.825      ;
; -1.886 ; sync_generator:hvsync|CounterX[6]                                                                                                 ; sync_generator:hvsync|CounterX[0] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.072     ; 2.816      ;
; -1.886 ; sync_generator:hvsync|CounterX[6]                                                                                                 ; sync_generator:hvsync|CounterX[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.072     ; 2.816      ;
; -1.875 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterX[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.072     ; 2.805      ;
; -1.862 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterX[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.072     ; 2.792      ;
; -1.835 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; sync_generator:hvsync|CounterY[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 2.764      ;
; -1.835 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; sync_generator:hvsync|CounterY[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 2.764      ;
; -1.835 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 2.764      ;
; -1.835 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; sync_generator:hvsync|CounterY[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 2.764      ;
; -1.835 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; sync_generator:hvsync|CounterY[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 2.764      ;
; -1.835 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; sync_generator:hvsync|CounterY[4] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 2.764      ;
; -1.835 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 2.764      ;
; -1.835 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 2.764      ;
; -1.835 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 2.764      ;
; -1.835 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; sync_generator:hvsync|CounterY[0] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 2.764      ;
; -1.822 ; sync_generator:hvsync|CounterX[2]                                                                                                 ; sync_generator:hvsync|CounterY[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 2.751      ;
; -1.822 ; sync_generator:hvsync|CounterX[2]                                                                                                 ; sync_generator:hvsync|CounterY[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 2.751      ;
; -1.822 ; sync_generator:hvsync|CounterX[2]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 2.751      ;
; -1.822 ; sync_generator:hvsync|CounterX[2]                                                                                                 ; sync_generator:hvsync|CounterY[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 2.751      ;
; -1.822 ; sync_generator:hvsync|CounterX[2]                                                                                                 ; sync_generator:hvsync|CounterY[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 2.751      ;
; -1.822 ; sync_generator:hvsync|CounterX[2]                                                                                                 ; sync_generator:hvsync|CounterY[4] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 2.751      ;
; -1.822 ; sync_generator:hvsync|CounterX[2]                                                                                                 ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 2.751      ;
; -1.822 ; sync_generator:hvsync|CounterX[2]                                                                                                 ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 2.751      ;
; -1.822 ; sync_generator:hvsync|CounterX[2]                                                                                                 ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 2.751      ;
; -1.822 ; sync_generator:hvsync|CounterX[2]                                                                                                 ; sync_generator:hvsync|CounterY[0] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 2.751      ;
; -1.821 ; sync_generator:hvsync|CounterY[0]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.072     ; 2.751      ;
; -1.779 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterX[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.072     ; 2.709      ;
; -1.767 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterX[0] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.072     ; 2.697      ;
; -1.767 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterX[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.072     ; 2.697      ;
; -1.766 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterX[0] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.072     ; 2.696      ;
; -1.766 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterX[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.072     ; 2.696      ;
; -1.752 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterX[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.072     ; 2.682      ;
; -1.746 ; sync_generator:hvsync|CounterX[2]                                                                                                 ; sync_generator:hvsync|CounterX[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.072     ; 2.676      ;
; -1.734 ; sync_generator:hvsync|CounterX[3]                                                                                                 ; sync_generator:hvsync|CounterX[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.072     ; 2.664      ;
; -1.731 ; sync_generator:hvsync|CounterY[3]                                                                                                 ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.072     ; 2.661      ;
; -1.731 ; sync_generator:hvsync|CounterY[3]                                                                                                 ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.072     ; 2.661      ;
; -1.730 ; sync_generator:hvsync|CounterY[3]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.072     ; 2.660      ;
; -1.725 ; sync_generator:hvsync|CounterY[3]                                                                                                 ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.072     ; 2.655      ;
; -1.719 ; sync_generator:hvsync|CounterY[1]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.072     ; 2.649      ;
; -1.699 ; sync_generator:hvsync|CounterX[3]                                                                                                 ; sync_generator:hvsync|CounterY[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 2.628      ;
; -1.699 ; sync_generator:hvsync|CounterX[3]                                                                                                 ; sync_generator:hvsync|CounterY[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 2.628      ;
; -1.699 ; sync_generator:hvsync|CounterX[3]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 2.628      ;
; -1.699 ; sync_generator:hvsync|CounterX[3]                                                                                                 ; sync_generator:hvsync|CounterY[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 2.628      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; -3.316 ; sync_generator:hvsync|CounterY[5]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.406      ; 4.751      ;
; -3.313 ; sync_generator:hvsync|CounterY[5]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.408      ; 4.750      ;
; -3.282 ; sync_generator:hvsync|CounterY[8]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.406      ; 4.717      ;
; -3.275 ; sync_generator:hvsync|CounterY[5]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.406      ; 4.710      ;
; -3.272 ; sync_generator:hvsync|CounterY[8]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.406      ; 4.707      ;
; -3.220 ; sync_generator:hvsync|CounterY[8]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.408      ; 4.657      ;
; -3.173 ; sync_generator:hvsync|CounterY[6]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.406      ; 4.608      ;
; -3.163 ; sync_generator:hvsync|CounterY[6]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.406      ; 4.598      ;
; -3.111 ; sync_generator:hvsync|CounterY[6]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.408      ; 4.548      ;
; -3.100 ; sync_generator:hvsync|CounterY[4]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.406      ; 4.535      ;
; -3.090 ; sync_generator:hvsync|CounterY[4]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.406      ; 4.525      ;
; -3.077 ; sync_generator:hvsync|CounterY[7]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.406      ; 4.512      ;
; -3.074 ; sync_generator:hvsync|CounterY[7]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.408      ; 4.511      ;
; -3.038 ; sync_generator:hvsync|CounterY[4]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.408      ; 4.475      ;
; -3.036 ; sync_generator:hvsync|CounterY[7]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.406      ; 4.471      ;
; -2.911 ; sync_generator:hvsync|CounterY[5]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.419      ; 4.359      ;
; -2.832 ; sync_generator:hvsync|CounterY[8]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.419      ; 4.280      ;
; -2.723 ; sync_generator:hvsync|CounterY[6]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.419      ; 4.171      ;
; -2.672 ; sync_generator:hvsync|CounterY[7]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.419      ; 4.120      ;
; -2.650 ; sync_generator:hvsync|CounterY[4]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.419      ; 4.098      ;
; -2.393 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.405      ; 3.827      ;
; -2.390 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.407      ; 3.826      ;
; -2.352 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.405      ; 3.786      ;
; -2.275 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[4]                          ; clk                                    ; clk         ; 1.000        ; -0.042     ; 3.157      ;
; -2.275 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[3]                          ; clk                                    ; clk         ; 1.000        ; -0.042     ; 3.157      ;
; -2.275 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[5]                          ; clk                                    ; clk         ; 1.000        ; -0.042     ; 3.157      ;
; -2.275 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[2]                          ; clk                                    ; clk         ; 1.000        ; -0.042     ; 3.157      ;
; -2.275 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[0]                          ; clk                                    ; clk         ; 1.000        ; -0.042     ; 3.157      ;
; -2.275 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~portb_address_reg0 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[6]                          ; clk                                    ; clk         ; 1.000        ; -0.042     ; 3.157      ;
; -2.275 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~portb_address_reg0 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[1]                          ; clk                                    ; clk         ; 1.000        ; -0.042     ; 3.157      ;
; -2.209 ; sync_generator:hvsync|CounterX[9]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.405      ; 3.643      ;
; -2.206 ; sync_generator:hvsync|CounterX[9]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.407      ; 3.642      ;
; -2.199 ; sync_generator:hvsync|CounterX[8]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.405      ; 3.633      ;
; -2.189 ; sync_generator:hvsync|CounterX[8]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.405      ; 3.623      ;
; -2.168 ; sync_generator:hvsync|CounterX[9]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.405      ; 3.602      ;
; -2.165 ; sync_generator:hvsync|CounterX[8]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.407      ; 3.601      ;
; -1.988 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.418      ; 3.435      ;
; -1.804 ; sync_generator:hvsync|CounterX[9]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.418      ; 3.251      ;
; -1.763 ; sync_generator:hvsync|CounterX[8]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.418      ; 3.210      ;
; -1.620 ; SPI_Module:SPI|bitcounter[0]                                                                                                      ; SPI_Module:SPI|current_state                                                                                                      ; clk                                    ; clk         ; 1.000        ; -0.073     ; 2.549      ;
; -1.586 ; SPI_Module:SPI|sck_record[2]                                                                                                      ; SPI_Module:SPI|current_state                                                                                                      ; clk                                    ; clk         ; 1.000        ; -0.073     ; 2.515      ;
; -1.527 ; SPI_Module:SPI|current_state                                                                                                      ; SPI_Module:SPI|current_state                                                                                                      ; clk                                    ; clk         ; 1.000        ; -0.073     ; 2.456      ;
; -1.499 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[6]                          ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 1.000        ; -0.005     ; 2.533      ;
; -1.488 ; framebuffer:buffer|write_address[0]                                                                                               ; framebuffer:buffer|write_address[10]                                                                                              ; clk                                    ; clk         ; 1.000        ; -0.092     ; 2.398      ;
; -1.479 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[6]                          ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 1.000        ; -0.003     ; 2.515      ;
; -1.449 ; framebuffer:buffer|write_address[0]                                                                                               ; framebuffer:buffer|write_address[11]                                                                                              ; clk                                    ; clk         ; 1.000        ; -0.092     ; 2.359      ;
; -1.362 ; framebuffer:buffer|write_address[0]                                                                                               ; framebuffer:buffer|write_address[8]                                                                                               ; clk                                    ; clk         ; 1.000        ; -0.092     ; 2.272      ;
; -1.361 ; framebuffer:buffer|write_address[2]                                                                                               ; framebuffer:buffer|write_address[11]                                                                                              ; clk                                    ; clk         ; 1.000        ; -0.092     ; 2.271      ;
; -1.348 ; SPI_Module:SPI|current_state                                                                                                      ; SPI_Module:SPI|bitcounter[0]                                                                                                      ; clk                                    ; clk         ; 1.000        ; -0.073     ; 2.277      ;
; -1.329 ; SPI_Module:SPI|sck_record[1]                                                                                                      ; SPI_Module:SPI|bitcounter[0]                                                                                                      ; clk                                    ; clk         ; 1.000        ; -0.073     ; 2.258      ;
; -1.323 ; framebuffer:buffer|write_address[0]                                                                                               ; framebuffer:buffer|write_address[9]                                                                                               ; clk                                    ; clk         ; 1.000        ; -0.092     ; 2.233      ;
; -1.316 ; SPI_Module:SPI|current_state                                                                                                      ; SPI_Module:SPI|input_shiftreg[6]                                                                                                  ; clk                                    ; clk         ; 1.000        ; 0.341      ; 2.659      ;
; -1.316 ; SPI_Module:SPI|current_state                                                                                                      ; SPI_Module:SPI|input_shiftreg[5]                                                                                                  ; clk                                    ; clk         ; 1.000        ; 0.341      ; 2.659      ;
; -1.316 ; SPI_Module:SPI|current_state                                                                                                      ; SPI_Module:SPI|input_shiftreg[4]                                                                                                  ; clk                                    ; clk         ; 1.000        ; 0.341      ; 2.659      ;
; -1.316 ; SPI_Module:SPI|current_state                                                                                                      ; SPI_Module:SPI|input_shiftreg[3]                                                                                                  ; clk                                    ; clk         ; 1.000        ; 0.341      ; 2.659      ;
; -1.316 ; SPI_Module:SPI|current_state                                                                                                      ; SPI_Module:SPI|input_shiftreg[2]                                                                                                  ; clk                                    ; clk         ; 1.000        ; 0.341      ; 2.659      ;
; -1.316 ; SPI_Module:SPI|current_state                                                                                                      ; SPI_Module:SPI|input_shiftreg[1]                                                                                                  ; clk                                    ; clk         ; 1.000        ; 0.341      ; 2.659      ;
; -1.316 ; SPI_Module:SPI|current_state                                                                                                      ; SPI_Module:SPI|input_shiftreg[0]                                                                                                  ; clk                                    ; clk         ; 1.000        ; 0.341      ; 2.659      ;
; -1.314 ; sync_generator:hvsync|CounterX[3]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.405      ; 2.748      ;
; -1.305 ; sync_generator:hvsync|CounterX[5]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.405      ; 2.739      ;
; -1.297 ; SPI_Module:SPI|sck_record[1]                                                                                                      ; SPI_Module:SPI|input_shiftreg[6]                                                                                                  ; clk                                    ; clk         ; 1.000        ; 0.341      ; 2.640      ;
; -1.297 ; SPI_Module:SPI|sck_record[1]                                                                                                      ; SPI_Module:SPI|input_shiftreg[5]                                                                                                  ; clk                                    ; clk         ; 1.000        ; 0.341      ; 2.640      ;
; -1.297 ; SPI_Module:SPI|sck_record[1]                                                                                                      ; SPI_Module:SPI|input_shiftreg[4]                                                                                                  ; clk                                    ; clk         ; 1.000        ; 0.341      ; 2.640      ;
; -1.297 ; SPI_Module:SPI|sck_record[1]                                                                                                      ; SPI_Module:SPI|input_shiftreg[3]                                                                                                  ; clk                                    ; clk         ; 1.000        ; 0.341      ; 2.640      ;
; -1.297 ; SPI_Module:SPI|sck_record[1]                                                                                                      ; SPI_Module:SPI|input_shiftreg[2]                                                                                                  ; clk                                    ; clk         ; 1.000        ; 0.341      ; 2.640      ;
; -1.297 ; SPI_Module:SPI|sck_record[1]                                                                                                      ; SPI_Module:SPI|input_shiftreg[1]                                                                                                  ; clk                                    ; clk         ; 1.000        ; 0.341      ; 2.640      ;
; -1.297 ; SPI_Module:SPI|sck_record[1]                                                                                                      ; SPI_Module:SPI|input_shiftreg[0]                                                                                                  ; clk                                    ; clk         ; 1.000        ; 0.341      ; 2.640      ;
; -1.292 ; sync_generator:hvsync|CounterX[5]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.407      ; 2.728      ;
; -1.288 ; sync_generator:hvsync|CounterX[4]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.405      ; 2.722      ;
; -1.285 ; framebuffer:buffer|write_address[1]                                                                                               ; framebuffer:buffer|write_address[10]                                                                                              ; clk                                    ; clk         ; 1.000        ; -0.092     ; 2.195      ;
; -1.274 ; framebuffer:buffer|write_address[1]                                                                                               ; framebuffer:buffer|write_address[11]                                                                                              ; clk                                    ; clk         ; 1.000        ; -0.092     ; 2.184      ;
; -1.269 ; SPI_Module:SPI|sck_record[1]                                                                                                      ; SPI_Module:SPI|current_state                                                                                                      ; clk                                    ; clk         ; 1.000        ; -0.073     ; 2.198      ;
; -1.254 ; sync_generator:hvsync|CounterX[5]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.418      ; 2.701      ;
; -1.239 ; framebuffer:buffer|write_address[4]                                                                                               ; framebuffer:buffer|write_address[11]                                                                                              ; clk                                    ; clk         ; 1.000        ; -0.092     ; 2.149      ;
; -1.236 ; framebuffer:buffer|write_address[0]                                                                                               ; framebuffer:buffer|write_address[6]                                                                                               ; clk                                    ; clk         ; 1.000        ; -0.092     ; 2.146      ;
; -1.235 ; framebuffer:buffer|write_address[2]                                                                                               ; framebuffer:buffer|write_address[9]                                                                                               ; clk                                    ; clk         ; 1.000        ; -0.092     ; 2.145      ;
; -1.207 ; framebuffer:buffer|write_address[8]                                                                                               ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~porta_address_reg0 ; clk                                    ; clk         ; 1.000        ; -0.201     ; 2.045      ;
; -1.197 ; framebuffer:buffer|write_address[0]                                                                                               ; framebuffer:buffer|write_address[7]                                                                                               ; clk                                    ; clk         ; 1.000        ; -0.092     ; 2.107      ;
; -1.196 ; framebuffer:buffer|write_address[2]                                                                                               ; framebuffer:buffer|write_address[10]                                                                                              ; clk                                    ; clk         ; 1.000        ; -0.092     ; 2.106      ;
; -1.183 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[6]                          ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|address_reg_a[0]                ; clk                                    ; clk         ; 1.000        ; -0.350     ; 1.835      ;
; -1.173 ; SPI_Module:SPI|cs_record[2]                                                                                                       ; framebuffer:buffer|write_en                                                                                                       ; clk                                    ; clk         ; 1.000        ; -0.064     ; 2.111      ;
; -1.172 ; SPI_Module:SPI|cs_record[2]                                                                                                       ; framebuffer:buffer|write_address[11]                                                                                              ; clk                                    ; clk         ; 1.000        ; 0.381      ; 2.555      ;
; -1.172 ; SPI_Module:SPI|cs_record[2]                                                                                                       ; framebuffer:buffer|write_address[10]                                                                                              ; clk                                    ; clk         ; 1.000        ; 0.381      ; 2.555      ;
; -1.172 ; SPI_Module:SPI|cs_record[2]                                                                                                       ; framebuffer:buffer|write_address[9]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.381      ; 2.555      ;
; -1.172 ; SPI_Module:SPI|cs_record[2]                                                                                                       ; framebuffer:buffer|write_address[8]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.381      ; 2.555      ;
; -1.172 ; SPI_Module:SPI|cs_record[2]                                                                                                       ; framebuffer:buffer|write_address[7]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.381      ; 2.555      ;
; -1.172 ; SPI_Module:SPI|cs_record[2]                                                                                                       ; framebuffer:buffer|write_address[6]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.381      ; 2.555      ;
; -1.172 ; SPI_Module:SPI|cs_record[2]                                                                                                       ; framebuffer:buffer|write_address[5]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.381      ; 2.555      ;
; -1.172 ; SPI_Module:SPI|cs_record[2]                                                                                                       ; framebuffer:buffer|write_address[4]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.381      ; 2.555      ;
; -1.172 ; SPI_Module:SPI|cs_record[2]                                                                                                       ; framebuffer:buffer|write_address[3]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.381      ; 2.555      ;
; -1.172 ; SPI_Module:SPI|cs_record[2]                                                                                                       ; framebuffer:buffer|write_address[2]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.381      ; 2.555      ;
; -1.172 ; SPI_Module:SPI|cs_record[2]                                                                                                       ; framebuffer:buffer|write_address[1]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.381      ; 2.555      ;
; -1.172 ; SPI_Module:SPI|cs_record[2]                                                                                                       ; framebuffer:buffer|write_address[0]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.381      ; 2.555      ;
; -1.159 ; framebuffer:buffer|write_address[1]                                                                                               ; framebuffer:buffer|write_address[8]                                                                                               ; clk                                    ; clk         ; 1.000        ; -0.092     ; 2.069      ;
; -1.156 ; framebuffer:buffer|write_address[3]                                                                                               ; framebuffer:buffer|write_address[11]                                                                                              ; clk                                    ; clk         ; 1.000        ; -0.092     ; 2.066      ;
; -1.155 ; framebuffer:buffer|write_address[8]                                                                                               ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~porta_address_reg0 ; clk                                    ; clk         ; 1.000        ; -0.199     ; 1.995      ;
; -1.155 ; framebuffer:buffer|write_address[3]                                                                                               ; framebuffer:buffer|write_address[10]                                                                                              ; clk                                    ; clk         ; 1.000        ; -0.092     ; 2.065      ;
; -1.148 ; framebuffer:buffer|write_address[1]                                                                                               ; framebuffer:buffer|write_address[9]                                                                                               ; clk                                    ; clk         ; 1.000        ; -0.092     ; 2.058      ;
; -1.136 ; framebuffer:buffer|write_address[6]                                                                                               ; framebuffer:buffer|write_address[11]                                                                                              ; clk                                    ; clk         ; 1.000        ; -0.092     ; 2.046      ;
; -1.132 ; framebuffer:buffer|write_address[8]                                                                                               ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 1.000        ; -0.188     ; 1.983      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node                                                                                                                           ; Launch Clock                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; 0.397 ; framebuffer:buffer|write_address[0]                                                                      ; framebuffer:buffer|write_address[0]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.092      ; 0.684      ;
; 0.397 ; frac_clock_divider:clk_divider|counter[15]                                                               ; frac_clock_divider:clk_divider|counter[15]                                                                                        ; clk                                    ; clk         ; 0.000        ; 0.092      ; 0.684      ;
; 0.401 ; SPI_Module:SPI|current_state                                                                             ; SPI_Module:SPI|current_state                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SPI_Module:SPI|bitcounter[3]                                                                             ; SPI_Module:SPI|bitcounter[3]                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SPI_Module:SPI|bitcounter[0]                                                                             ; SPI_Module:SPI|bitcounter[0]                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SPI_Module:SPI|bitcounter[1]                                                                             ; SPI_Module:SPI|bitcounter[1]                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SPI_Module:SPI|bitcounter[2]                                                                             ; SPI_Module:SPI|bitcounter[2]                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.412 ; SPI_Module:SPI|input_shiftreg[0]                                                                         ; framebuffer:buffer|data[0]                                                                                                        ; clk                                    ; clk         ; 0.000        ; 0.138      ; 0.745      ;
; 0.413 ; SPI_Module:SPI|input_shiftreg[1]                                                                         ; framebuffer:buffer|data[1]                                                                                                        ; clk                                    ; clk         ; 0.000        ; 0.138      ; 0.746      ;
; 0.459 ; SPI_Module:SPI|input_shiftreg[1]                                                                         ; SPI_Module:SPI|input_shiftreg[2]                                                                                                  ; clk                                    ; clk         ; 0.000        ; 0.090      ; 0.744      ;
; 0.460 ; SPI_Module:SPI|input_shiftreg[0]                                                                         ; SPI_Module:SPI|input_shiftreg[1]                                                                                                  ; clk                                    ; clk         ; 0.000        ; 0.090      ; 0.745      ;
; 0.474 ; SPI_Module:SPI|input_shiftreg[5]                                                                         ; SPI_Module:SPI|input_shiftreg[6]                                                                                                  ; clk                                    ; clk         ; 0.000        ; 0.090      ; 0.759      ;
; 0.474 ; SPI_Module:SPI|input_shiftreg[2]                                                                         ; SPI_Module:SPI|input_shiftreg[3]                                                                                                  ; clk                                    ; clk         ; 0.000        ; 0.090      ; 0.759      ;
; 0.477 ; SPI_Module:SPI|input_shiftreg[3]                                                                         ; SPI_Module:SPI|input_shiftreg[4]                                                                                                  ; clk                                    ; clk         ; 0.000        ; 0.090      ; 0.762      ;
; 0.478 ; SPI_Module:SPI|sck_record[1]                                                                             ; SPI_Module:SPI|sck_record[2]                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.746      ;
; 0.597 ; SPI_Module:SPI|input_shiftreg[5]                                                                         ; framebuffer:buffer|data[5]                                                                                                        ; clk                                    ; clk         ; 0.000        ; 0.124      ; 0.916      ;
; 0.602 ; SPI_Module:SPI|input_shiftreg[4]                                                                         ; SPI_Module:SPI|input_shiftreg[5]                                                                                                  ; clk                                    ; clk         ; 0.000        ; 0.090      ; 0.887      ;
; 0.635 ; framebuffer:buffer|write_address[11]                                                                     ; framebuffer:buffer|write_address[11]                                                                                              ; clk                                    ; clk         ; 0.000        ; 0.092      ; 0.922      ;
; 0.646 ; framebuffer:buffer|glyph_pos_x[2]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.400      ; 1.276      ;
; 0.653 ; framebuffer:buffer|glyph_pos_x[1]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.402      ; 1.285      ;
; 0.659 ; framebuffer:buffer|glyph_pos_x[1]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.400      ; 1.289      ;
; 0.660 ; SPI_Module:SPI|cs_record[1]                                                                              ; SPI_Module:SPI|cs_record[2]                                                                                                       ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.928      ;
; 0.665 ; framebuffer:buffer|glyph_pos_x[0]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.402      ; 1.297      ;
; 0.666 ; SPI_Module:SPI|cs_record[2]                                                                              ; SPI_Module:SPI|bitcounter[0]                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.934      ;
; 0.669 ; SPI_Module:SPI|cs_record[2]                                                                              ; SPI_Module:SPI|current_state                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.937      ;
; 0.686 ; framebuffer:buffer|write_address[2]                                                                      ; framebuffer:buffer|write_address[2]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.092      ; 0.973      ;
; 0.687 ; framebuffer:buffer|write_address[10]                                                                     ; framebuffer:buffer|write_address[10]                                                                                              ; clk                                    ; clk         ; 0.000        ; 0.092      ; 0.974      ;
; 0.687 ; framebuffer:buffer|write_address[8]                                                                      ; framebuffer:buffer|write_address[8]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.092      ; 0.974      ;
; 0.689 ; framebuffer:buffer|write_address[3]                                                                      ; framebuffer:buffer|write_address[3]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.092      ; 0.976      ;
; 0.690 ; framebuffer:buffer|write_address[4]                                                                      ; framebuffer:buffer|write_address[4]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.092      ; 0.977      ;
; 0.693 ; framebuffer:buffer|write_address[7]                                                                      ; framebuffer:buffer|write_address[7]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.092      ; 0.980      ;
; 0.693 ; framebuffer:buffer|write_address[5]                                                                      ; framebuffer:buffer|write_address[5]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.092      ; 0.980      ;
; 0.703 ; framebuffer:buffer|glyph_pos_y[2]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.404      ; 1.337      ;
; 0.708 ; framebuffer:buffer|glyph_pos_y[0]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.402      ; 1.340      ;
; 0.711 ; framebuffer:buffer|write_address[1]                                                                      ; framebuffer:buffer|write_address[1]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.092      ; 0.998      ;
; 0.711 ; SPI_Module:SPI|bitcounter[0]                                                                             ; SPI_Module:SPI|bitcounter[1]                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.979      ;
; 0.712 ; framebuffer:buffer|glyph_pos_y[3]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.404      ; 1.346      ;
; 0.712 ; framebuffer:buffer|write_address[6]                                                                      ; framebuffer:buffer|write_address[6]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.092      ; 0.999      ;
; 0.714 ; framebuffer:buffer|write_address[9]                                                                      ; framebuffer:buffer|write_address[9]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.092      ; 1.001      ;
; 0.717 ; framebuffer:buffer|glyph_pos_y[0]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.404      ; 1.351      ;
; 0.719 ; framebuffer:buffer|write_en                                                                              ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~porta_we_reg       ; clk                                    ; clk         ; 0.000        ; 0.405      ; 1.354      ;
; 0.730 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[3] ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.141      ; 1.101      ;
; 0.733 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[5] ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.141      ; 1.104      ;
; 0.735 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[4] ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.141      ; 1.106      ;
; 0.735 ; framebuffer:buffer|glyph_pos_y[1]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.404      ; 1.369      ;
; 0.737 ; sync_generator:hvsync|CounterY[3]                                                                        ; framebuffer:buffer|glyph_pos_y[3]                                                                                                 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.333      ; 1.295      ;
; 0.742 ; sync_generator:hvsync|CounterX[2]                                                                        ; framebuffer:buffer|glyph_pos_x[2]                                                                                                 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.333      ; 1.300      ;
; 0.749 ; framebuffer:buffer|glyph_pos_y[2]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.402      ; 1.381      ;
; 0.750 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[3] ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.139      ; 1.119      ;
; 0.754 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[4] ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.139      ; 1.123      ;
; 0.754 ; sync_generator:hvsync|CounterY[1]                                                                        ; framebuffer:buffer|glyph_pos_y[1]                                                                                                 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.333      ; 1.312      ;
; 0.757 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[2] ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.148      ; 1.135      ;
; 0.757 ; framebuffer:buffer|glyph_pos_y[1]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.402      ; 1.389      ;
; 0.759 ; sync_generator:hvsync|CounterY[0]                                                                        ; framebuffer:buffer|glyph_pos_y[0]                                                                                                 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.333      ; 1.317      ;
; 0.763 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[0] ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.148      ; 1.141      ;
; 0.765 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[1] ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.128      ; 1.123      ;
; 0.777 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[5] ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.143      ; 1.150      ;
; 0.779 ; sync_generator:hvsync|CounterX[0]                                                                        ; framebuffer:buffer|glyph_pos_x[0]                                                                                                 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.333      ; 1.337      ;
; 0.780 ; SPI_Module:SPI|input_shiftreg[6]                                                                         ; framebuffer:buffer|data[6]                                                                                                        ; clk                                    ; clk         ; 0.000        ; 0.124      ; 1.099      ;
; 0.781 ; sync_generator:hvsync|CounterX[1]                                                                        ; framebuffer:buffer|glyph_pos_x[1]                                                                                                 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.333      ; 1.339      ;
; 0.782 ; framebuffer:buffer|glyph_pos_y[3]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.402      ; 1.414      ;
; 0.796 ; framebuffer:buffer|data[1]                                                                               ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~porta_datain_reg0  ; clk                                    ; clk         ; 0.000        ; -0.027     ; 0.999      ;
; 0.803 ; sync_generator:hvsync|CounterY[2]                                                                        ; framebuffer:buffer|glyph_pos_y[2]                                                                                                 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.333      ; 1.361      ;
; 0.817 ; SPI_Module:SPI|bitcounter[0]                                                                             ; SPI_Module:SPI|bitcounter[2]                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.073      ; 1.085      ;
; 0.821 ; SPI_Module:SPI|input_shiftreg[3]                                                                         ; framebuffer:buffer|data[3]                                                                                                        ; clk                                    ; clk         ; 0.000        ; 0.124      ; 1.140      ;
; 0.822 ; SPI_Module:SPI|input_shiftreg[4]                                                                         ; framebuffer:buffer|data[4]                                                                                                        ; clk                                    ; clk         ; 0.000        ; 0.124      ; 1.141      ;
; 0.851 ; SPI_Module:SPI|sck_record[2]                                                                             ; SPI_Module:SPI|bitcounter[1]                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.073      ; 1.119      ;
; 0.853 ; SPI_Module:SPI|sck_record[2]                                                                             ; SPI_Module:SPI|bitcounter[3]                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.073      ; 1.121      ;
; 0.853 ; framebuffer:buffer|write_address[0]                                                                      ; framebuffer:buffer|write_address[1]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.092      ; 1.140      ;
; 0.855 ; framebuffer:buffer|data[3]                                                                               ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~porta_datain_reg0  ; clk                                    ; clk         ; 0.000        ; -0.025     ; 1.060      ;
; 0.856 ; framebuffer:buffer|data[4]                                                                               ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~porta_datain_reg0  ; clk                                    ; clk         ; 0.000        ; -0.025     ; 1.061      ;
; 0.871 ; sync_generator:hvsync|CounterX[3]                                                                        ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.603      ; 1.734      ;
; 0.881 ; sync_generator:hvsync|CounterX[3]                                                                        ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.590      ; 1.731      ;
; 0.885 ; framebuffer:buffer|write_address[5]                                                                      ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; -0.039     ; 1.076      ;
; 0.891 ; framebuffer:buffer|write_address[7]                                                                      ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; -0.039     ; 1.082      ;
; 0.891 ; sync_generator:hvsync|CounterX[5]                                                                        ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.590      ; 1.741      ;
; 0.893 ; framebuffer:buffer|write_address[11]                                                                     ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; -0.039     ; 1.084      ;
; 0.897 ; sync_generator:hvsync|CounterX[3]                                                                        ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.591      ; 1.748      ;
; 0.906 ; framebuffer:buffer|write_address[0]                                                                      ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; -0.039     ; 1.097      ;
; 0.910 ; framebuffer:buffer|write_address[2]                                                                      ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; -0.039     ; 1.101      ;
; 0.910 ; sync_generator:hvsync|CounterX[6]                                                                        ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.591      ; 1.761      ;
; 0.914 ; SPI_Module:SPI|cs_record[1]                                                                              ; SPI_Module:SPI|current_state                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.073      ; 1.182      ;
; 0.915 ; SPI_Module:SPI|cs_record[1]                                                                              ; SPI_Module:SPI|bitcounter[0]                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.073      ; 1.183      ;
; 0.917 ; frac_clock_divider:clk_divider|counter[15]                                                               ; frac_clock_divider:clk_divider|clk_div                                                                                            ; clk                                    ; clk         ; 0.000        ; -0.373     ; 0.739      ;
; 0.919 ; framebuffer:buffer|glyph_pos_x[2]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.402      ; 1.551      ;
; 0.919 ; sync_generator:hvsync|CounterX[4]                                                                        ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.591      ; 1.770      ;
; 0.924 ; sync_generator:hvsync|CounterX[6]                                                                        ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.603      ; 1.787      ;
; 0.926 ; framebuffer:buffer|write_address[3]                                                                      ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; -0.039     ; 1.117      ;
; 0.926 ; sync_generator:hvsync|CounterX[6]                                                                        ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.590      ; 1.776      ;
; 0.928 ; sync_generator:hvsync|CounterX[4]                                                                        ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.590      ; 1.778      ;
; 0.932 ; framebuffer:buffer|write_address[9]                                                                      ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; -0.039     ; 1.123      ;
; 0.950 ; framebuffer:buffer|write_address[6]                                                                      ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; -0.039     ; 1.141      ;
; 0.956 ; framebuffer:buffer|glyph_pos_x[0]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.400      ; 1.586      ;
; 0.957 ; sync_generator:hvsync|CounterX[6]                                                                        ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.590      ; 1.807      ;
; 0.998 ; SPI_Module:SPI|cs_record[1]                                                                              ; SPI_Module:SPI|bitcounter[1]                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.073      ; 1.266      ;
; 0.999 ; SPI_Module:SPI|cs_record[1]                                                                              ; SPI_Module:SPI|bitcounter[2]                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.073      ; 1.267      ;
; 1.008 ; framebuffer:buffer|write_address[2]                                                                      ; framebuffer:buffer|write_address[3]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.092      ; 1.295      ;
; 1.008 ; framebuffer:buffer|write_address[3]                                                                      ; framebuffer:buffer|write_address[4]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.092      ; 1.295      ;
; 1.009 ; framebuffer:buffer|write_address[10]                                                                     ; framebuffer:buffer|write_address[11]                                                                                              ; clk                                    ; clk         ; 0.000        ; 0.092      ; 1.296      ;
; 1.009 ; framebuffer:buffer|write_address[8]                                                                      ; framebuffer:buffer|write_address[9]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.092      ; 1.296      ;
+-------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'frac_clock_divider:clk_divider|clk_div'                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                           ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 0.617 ; sync_generator:hvsync|CounterX[8]                                                                                  ; sync_generator:hvsync|vga_HS      ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 0.884      ;
; 0.709 ; sync_generator:hvsync|CounterY[5]                                                                                  ; sync_generator:hvsync|CounterY[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 0.976      ;
; 0.713 ; sync_generator:hvsync|CounterX[3]                                                                                  ; sync_generator:hvsync|CounterX[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 0.980      ;
; 0.715 ; sync_generator:hvsync|CounterX[1]                                                                                  ; sync_generator:hvsync|CounterX[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 0.982      ;
; 0.716 ; sync_generator:hvsync|CounterX[7]                                                                                  ; sync_generator:hvsync|CounterX[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 0.983      ;
; 0.717 ; sync_generator:hvsync|CounterX[4]                                                                                  ; sync_generator:hvsync|CounterX[4] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 0.984      ;
; 0.719 ; sync_generator:hvsync|CounterY[9]                                                                                  ; sync_generator:hvsync|vga_VS      ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.073      ; 0.987      ;
; 0.720 ; sync_generator:hvsync|CounterX[6]                                                                                  ; sync_generator:hvsync|CounterX[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 0.987      ;
; 0.720 ; sync_generator:hvsync|CounterX[2]                                                                                  ; sync_generator:hvsync|CounterX[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 0.987      ;
; 0.728 ; sync_generator:hvsync|CounterY[7]                                                                                  ; sync_generator:hvsync|CounterY[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 0.995      ;
; 0.728 ; sync_generator:hvsync|CounterY[4]                                                                                  ; sync_generator:hvsync|CounterY[4] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 0.995      ;
; 0.728 ; sync_generator:hvsync|CounterX[9]                                                                                  ; sync_generator:hvsync|vga_HS      ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 0.995      ;
; 0.734 ; sync_generator:hvsync|CounterY[8]                                                                                  ; sync_generator:hvsync|CounterY[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.001      ;
; 0.734 ; sync_generator:hvsync|CounterY[6]                                                                                  ; sync_generator:hvsync|CounterY[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.001      ;
; 0.757 ; sync_generator:hvsync|CounterY[0]                                                                                  ; sync_generator:hvsync|CounterY[0] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.024      ;
; 0.905 ; sync_generator:hvsync|CounterX[7]                                                                                  ; sync_generator:hvsync|vga_HS      ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.172      ;
; 1.001 ; sync_generator:hvsync|CounterY[2]                                                                                  ; sync_generator:hvsync|vga_VS      ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.073      ; 1.269      ;
; 1.033 ; sync_generator:hvsync|CounterY[5]                                                                                  ; sync_generator:hvsync|CounterY[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.300      ;
; 1.035 ; sync_generator:hvsync|CounterX[3]                                                                                  ; sync_generator:hvsync|CounterX[4] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.302      ;
; 1.037 ; sync_generator:hvsync|CounterX[5]                                                                                  ; sync_generator:hvsync|CounterX[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.304      ;
; 1.037 ; sync_generator:hvsync|CounterX[1]                                                                                  ; sync_generator:hvsync|CounterX[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.304      ;
; 1.039 ; sync_generator:hvsync|CounterY[3]                                                                                  ; sync_generator:hvsync|CounterY[4] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.306      ;
; 1.039 ; sync_generator:hvsync|CounterX[2]                                                                                  ; sync_generator:hvsync|CounterX[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.306      ;
; 1.039 ; sync_generator:hvsync|CounterX[6]                                                                                  ; sync_generator:hvsync|CounterX[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.306      ;
; 1.042 ; sync_generator:hvsync|CounterX[0]                                                                                  ; sync_generator:hvsync|CounterX[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.309      ;
; 1.047 ; sync_generator:hvsync|CounterY[4]                                                                                  ; sync_generator:hvsync|CounterY[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.314      ;
; 1.050 ; sync_generator:hvsync|CounterY[7]                                                                                  ; sync_generator:hvsync|CounterY[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.317      ;
; 1.051 ; sync_generator:hvsync|CounterX[4]                                                                                  ; sync_generator:hvsync|CounterX[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.318      ;
; 1.052 ; sync_generator:hvsync|CounterY[6]                                                                                  ; sync_generator:hvsync|CounterY[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.319      ;
; 1.054 ; sync_generator:hvsync|CounterX[2]                                                                                  ; sync_generator:hvsync|CounterX[4] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.321      ;
; 1.057 ; sync_generator:hvsync|CounterX[0]                                                                                  ; sync_generator:hvsync|CounterX[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.324      ;
; 1.062 ; sync_generator:hvsync|CounterY[4]                                                                                  ; sync_generator:hvsync|CounterY[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.329      ;
; 1.067 ; sync_generator:hvsync|CounterY[2]                                                                                  ; sync_generator:hvsync|CounterY[4] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.334      ;
; 1.068 ; sync_generator:hvsync|CounterY[6]                                                                                  ; sync_generator:hvsync|CounterY[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.335      ;
; 1.128 ; sync_generator:hvsync|CounterY[5]                                                                                  ; sync_generator:hvsync|CounterY[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.395      ;
; 1.133 ; sync_generator:hvsync|CounterX[5]                                                                                  ; sync_generator:hvsync|CounterX[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.400      ;
; 1.134 ; sync_generator:hvsync|CounterX[1]                                                                                  ; sync_generator:hvsync|CounterX[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.401      ;
; 1.137 ; sync_generator:hvsync|inDisplayArea                                                                                ; vga_b~reg0                        ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.403      ;
; 1.137 ; sync_generator:hvsync|CounterY[3]                                                                                  ; sync_generator:hvsync|CounterY[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.404      ;
; 1.138 ; sync_generator:hvsync|inDisplayArea                                                                                ; vga_r~reg0                        ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.404      ;
; 1.138 ; sync_generator:hvsync|CounterX[9]                                                                                  ; sync_generator:hvsync|CounterX[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.405      ;
; 1.139 ; sync_generator:hvsync|inDisplayArea                                                                                ; vga_g~reg0                        ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.405      ;
; 1.155 ; sync_generator:hvsync|CounterY[5]                                                                                  ; sync_generator:hvsync|CounterY[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.422      ;
; 1.157 ; sync_generator:hvsync|CounterX[3]                                                                                  ; sync_generator:hvsync|CounterX[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.424      ;
; 1.158 ; sync_generator:hvsync|CounterX[4]                                                                                  ; sync_generator:hvsync|CounterX[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.425      ;
; 1.159 ; sync_generator:hvsync|CounterX[1]                                                                                  ; sync_generator:hvsync|CounterX[4] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.426      ;
; 1.161 ; sync_generator:hvsync|CounterY[3]                                                                                  ; sync_generator:hvsync|CounterY[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.428      ;
; 1.164 ; sync_generator:hvsync|CounterY[1]                                                                                  ; sync_generator:hvsync|CounterY[4] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.431      ;
; 1.164 ; sync_generator:hvsync|CounterX[0]                                                                                  ; sync_generator:hvsync|CounterX[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.431      ;
; 1.169 ; sync_generator:hvsync|CounterY[4]                                                                                  ; sync_generator:hvsync|CounterY[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.436      ;
; 1.173 ; sync_generator:hvsync|CounterX[6]                                                                                  ; sync_generator:hvsync|vga_HS      ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.440      ;
; 1.173 ; sync_generator:hvsync|CounterY[2]                                                                                  ; sync_generator:hvsync|CounterY[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.440      ;
; 1.176 ; sync_generator:hvsync|CounterX[2]                                                                                  ; sync_generator:hvsync|CounterX[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.443      ;
; 1.179 ; sync_generator:hvsync|CounterX[0]                                                                                  ; sync_generator:hvsync|CounterX[4] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.446      ;
; 1.184 ; sync_generator:hvsync|CounterY[4]                                                                                  ; sync_generator:hvsync|CounterY[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.451      ;
; 1.189 ; sync_generator:hvsync|CounterY[2]                                                                                  ; sync_generator:hvsync|CounterY[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.456      ;
; 1.189 ; sync_generator:hvsync|CounterY[0]                                                                                  ; sync_generator:hvsync|CounterY[4] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.456      ;
; 1.214 ; sync_generator:hvsync|CounterX[5]                                                                                  ; sync_generator:hvsync|vga_HS      ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.481      ;
; 1.219 ; sync_generator:hvsync|CounterY[7]                                                                                  ; sync_generator:hvsync|vga_VS      ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.073      ; 1.487      ;
; 1.223 ; sync_generator:hvsync|CounterY[9]                                                                                  ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.490      ;
; 1.224 ; sync_generator:hvsync|CounterY[3]                                                                                  ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.491      ;
; 1.225 ; sync_generator:hvsync|CounterX[5]                                                                                  ; sync_generator:hvsync|CounterX[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.492      ;
; 1.253 ; sync_generator:hvsync|CounterX[3]                                                                                  ; sync_generator:hvsync|CounterX[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.520      ;
; 1.254 ; sync_generator:hvsync|CounterX[0]                                                                                  ; sync_generator:hvsync|CounterX[0] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.521      ;
; 1.259 ; sync_generator:hvsync|CounterY[3]                                                                                  ; sync_generator:hvsync|CounterY[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.526      ;
; 1.262 ; sync_generator:hvsync|CounterY[1]                                                                                  ; sync_generator:hvsync|CounterY[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.529      ;
; 1.281 ; sync_generator:hvsync|CounterX[1]                                                                                  ; sync_generator:hvsync|CounterX[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.548      ;
; 1.283 ; sync_generator:hvsync|CounterY[3]                                                                                  ; sync_generator:hvsync|CounterY[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.550      ;
; 1.283 ; sync_generator:hvsync|CounterX[2]                                                                                  ; sync_generator:hvsync|CounterX[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.550      ;
; 1.286 ; sync_generator:hvsync|CounterY[1]                                                                                  ; sync_generator:hvsync|CounterY[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.553      ;
; 1.290 ; sync_generator:hvsync|CounterY[3]                                                                                  ; sync_generator:hvsync|vga_VS      ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.073      ; 1.558      ;
; 1.295 ; sync_generator:hvsync|CounterY[2]                                                                                  ; sync_generator:hvsync|CounterY[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.562      ;
; 1.295 ; sync_generator:hvsync|CounterY[0]                                                                                  ; sync_generator:hvsync|CounterY[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.562      ;
; 1.301 ; sync_generator:hvsync|CounterX[0]                                                                                  ; sync_generator:hvsync|CounterX[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.568      ;
; 1.311 ; sync_generator:hvsync|CounterY[2]                                                                                  ; sync_generator:hvsync|CounterY[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.578      ;
; 1.311 ; sync_generator:hvsync|CounterY[0]                                                                                  ; sync_generator:hvsync|CounterY[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.578      ;
; 1.330 ; sync_generator:hvsync|CounterX[4]                                                                                  ; sync_generator:hvsync|vga_HS      ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.597      ;
; 1.359 ; sync_generator:hvsync|CounterY[1]                                                                                  ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.626      ;
; 1.372 ; sync_generator:hvsync|CounterY[2]                                                                                  ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.639      ;
; 1.378 ; sync_generator:hvsync|CounterX[1]                                                                                  ; sync_generator:hvsync|CounterX[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.645      ;
; 1.382 ; sync_generator:hvsync|CounterX[9]                                                                                  ; sync_generator:hvsync|CounterX[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.649      ;
; 1.383 ; sync_generator:hvsync|CounterX[3]                                                                                  ; sync_generator:hvsync|vga_HS      ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.650      ;
; 1.384 ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|address_reg_a[0] ; vga_b~reg0                        ; clk                                    ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; -0.128     ; 1.481      ;
; 1.384 ; sync_generator:hvsync|CounterY[1]                                                                                  ; sync_generator:hvsync|CounterY[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.651      ;
; 1.385 ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|address_reg_a[0] ; vga_r~reg0                        ; clk                                    ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; -0.128     ; 1.482      ;
; 1.385 ; sync_generator:hvsync|CounterX[8]                                                                                  ; sync_generator:hvsync|CounterX[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.652      ;
; 1.386 ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|address_reg_a[0] ; vga_g~reg0                        ; clk                                    ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; -0.128     ; 1.483      ;
; 1.387 ; sync_generator:hvsync|CounterX[8]                                                                                  ; sync_generator:hvsync|CounterX[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.654      ;
; 1.408 ; sync_generator:hvsync|CounterY[1]                                                                                  ; sync_generator:hvsync|CounterY[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.675      ;
; 1.408 ; sync_generator:hvsync|CounterX[0]                                                                                  ; sync_generator:hvsync|CounterX[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.675      ;
; 1.417 ; sync_generator:hvsync|CounterY[0]                                                                                  ; sync_generator:hvsync|CounterY[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.684      ;
; 1.433 ; sync_generator:hvsync|CounterY[0]                                                                                  ; sync_generator:hvsync|CounterY[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.700      ;
; 1.463 ; sync_generator:hvsync|CounterY[5]                                                                                  ; sync_generator:hvsync|vga_VS      ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.073      ; 1.731      ;
; 1.468 ; sync_generator:hvsync|CounterY[6]                                                                                  ; sync_generator:hvsync|vga_VS      ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.073      ; 1.736      ;
; 1.484 ; sync_generator:hvsync|CounterY[9]                                                                                  ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.751      ;
; 1.491 ; sync_generator:hvsync|CounterY[9]                                                                                  ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.758      ;
; 1.491 ; sync_generator:hvsync|CounterY[9]                                                                                  ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.758      ;
; 1.512 ; sync_generator:hvsync|CounterX[8]                                                                                  ; sync_generator:hvsync|CounterX[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.779      ;
; 1.512 ; sync_generator:hvsync|CounterX[8]                                                                                  ; sync_generator:hvsync|CounterX[0] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.779      ;
; 1.512 ; sync_generator:hvsync|CounterX[2]                                                                                  ; sync_generator:hvsync|vga_HS      ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.779      ;
+-------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                              ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; frac_clock_divider:clk_divider|clk_div ; -1.350 ; -9.386        ;
; clk                                    ; -1.060 ; -8.629        ;
+----------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                              ;
+----------------------------------------+-------+---------------+
; Clock                                  ; Slack ; End Point TNS ;
+----------------------------------------+-------+---------------+
; clk                                    ; 0.173 ; 0.000         ;
; frac_clock_divider:clk_divider|clk_div ; 0.270 ; 0.000         ;
+----------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; clk                                    ; -3.000 ; -82.917       ;
; frac_clock_divider:clk_divider|clk_div ; -1.000 ; -26.000       ;
+----------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'frac_clock_divider:clk_divider|clk_div'                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                           ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; -1.350 ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; vga_g~reg0                        ; clk                                    ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.338     ; 1.989      ;
; -1.349 ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; vga_r~reg0                        ; clk                                    ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.338     ; 1.988      ;
; -1.348 ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; vga_b~reg0                        ; clk                                    ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.338     ; 1.987      ;
; -1.289 ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; vga_g~reg0                        ; clk                                    ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.339     ; 1.927      ;
; -1.288 ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; vga_r~reg0                        ; clk                                    ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.339     ; 1.926      ;
; -1.287 ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; vga_b~reg0                        ; clk                                    ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.339     ; 1.925      ;
; -0.375 ; sync_generator:hvsync|CounterX[4]                                                                                                 ; sync_generator:hvsync|CounterY[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.039     ; 1.323      ;
; -0.375 ; sync_generator:hvsync|CounterX[4]                                                                                                 ; sync_generator:hvsync|CounterY[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.039     ; 1.323      ;
; -0.375 ; sync_generator:hvsync|CounterX[4]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.039     ; 1.323      ;
; -0.375 ; sync_generator:hvsync|CounterX[4]                                                                                                 ; sync_generator:hvsync|CounterY[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.039     ; 1.323      ;
; -0.375 ; sync_generator:hvsync|CounterX[4]                                                                                                 ; sync_generator:hvsync|CounterY[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.039     ; 1.323      ;
; -0.375 ; sync_generator:hvsync|CounterX[4]                                                                                                 ; sync_generator:hvsync|CounterY[4] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.039     ; 1.323      ;
; -0.375 ; sync_generator:hvsync|CounterX[4]                                                                                                 ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.039     ; 1.323      ;
; -0.375 ; sync_generator:hvsync|CounterX[4]                                                                                                 ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.039     ; 1.323      ;
; -0.375 ; sync_generator:hvsync|CounterX[4]                                                                                                 ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.039     ; 1.323      ;
; -0.375 ; sync_generator:hvsync|CounterX[4]                                                                                                 ; sync_generator:hvsync|CounterY[0] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.039     ; 1.323      ;
; -0.368 ; sync_generator:hvsync|CounterX[6]                                                                                                 ; sync_generator:hvsync|CounterY[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.039     ; 1.316      ;
; -0.368 ; sync_generator:hvsync|CounterX[6]                                                                                                 ; sync_generator:hvsync|CounterY[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.039     ; 1.316      ;
; -0.368 ; sync_generator:hvsync|CounterX[6]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.039     ; 1.316      ;
; -0.368 ; sync_generator:hvsync|CounterX[6]                                                                                                 ; sync_generator:hvsync|CounterY[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.039     ; 1.316      ;
; -0.368 ; sync_generator:hvsync|CounterX[6]                                                                                                 ; sync_generator:hvsync|CounterY[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.039     ; 1.316      ;
; -0.368 ; sync_generator:hvsync|CounterX[6]                                                                                                 ; sync_generator:hvsync|CounterY[4] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.039     ; 1.316      ;
; -0.368 ; sync_generator:hvsync|CounterX[6]                                                                                                 ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.039     ; 1.316      ;
; -0.368 ; sync_generator:hvsync|CounterX[6]                                                                                                 ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.039     ; 1.316      ;
; -0.368 ; sync_generator:hvsync|CounterX[6]                                                                                                 ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.039     ; 1.316      ;
; -0.368 ; sync_generator:hvsync|CounterX[6]                                                                                                 ; sync_generator:hvsync|CounterY[0] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.039     ; 1.316      ;
; -0.358 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterX[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.038     ; 1.307      ;
; -0.352 ; sync_generator:hvsync|CounterY[1]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.037     ; 1.302      ;
; -0.347 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterX[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.038     ; 1.296      ;
; -0.339 ; sync_generator:hvsync|CounterY[0]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.037     ; 1.289      ;
; -0.337 ; sync_generator:hvsync|CounterX[5]                                                                                                 ; sync_generator:hvsync|CounterY[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.039     ; 1.285      ;
; -0.337 ; sync_generator:hvsync|CounterX[5]                                                                                                 ; sync_generator:hvsync|CounterY[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.039     ; 1.285      ;
; -0.337 ; sync_generator:hvsync|CounterX[5]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.039     ; 1.285      ;
; -0.337 ; sync_generator:hvsync|CounterX[5]                                                                                                 ; sync_generator:hvsync|CounterY[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.039     ; 1.285      ;
; -0.337 ; sync_generator:hvsync|CounterX[5]                                                                                                 ; sync_generator:hvsync|CounterY[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.039     ; 1.285      ;
; -0.337 ; sync_generator:hvsync|CounterX[5]                                                                                                 ; sync_generator:hvsync|CounterY[4] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.039     ; 1.285      ;
; -0.337 ; sync_generator:hvsync|CounterX[5]                                                                                                 ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.039     ; 1.285      ;
; -0.337 ; sync_generator:hvsync|CounterX[5]                                                                                                 ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.039     ; 1.285      ;
; -0.337 ; sync_generator:hvsync|CounterX[5]                                                                                                 ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.039     ; 1.285      ;
; -0.337 ; sync_generator:hvsync|CounterX[5]                                                                                                 ; sync_generator:hvsync|CounterY[0] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.039     ; 1.285      ;
; -0.337 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterX[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.038     ; 1.286      ;
; -0.320 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterY[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.039     ; 1.268      ;
; -0.320 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterY[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.039     ; 1.268      ;
; -0.320 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.039     ; 1.268      ;
; -0.320 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterY[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.039     ; 1.268      ;
; -0.320 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterY[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.039     ; 1.268      ;
; -0.320 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterY[4] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.039     ; 1.268      ;
; -0.320 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.039     ; 1.268      ;
; -0.320 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.039     ; 1.268      ;
; -0.320 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.039     ; 1.268      ;
; -0.320 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterY[0] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.039     ; 1.268      ;
; -0.320 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterY[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.039     ; 1.268      ;
; -0.320 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterY[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.039     ; 1.268      ;
; -0.320 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.039     ; 1.268      ;
; -0.320 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterY[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.039     ; 1.268      ;
; -0.320 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterY[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.039     ; 1.268      ;
; -0.320 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterY[4] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.039     ; 1.268      ;
; -0.320 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.039     ; 1.268      ;
; -0.320 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.039     ; 1.268      ;
; -0.320 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.039     ; 1.268      ;
; -0.320 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterY[0] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.039     ; 1.268      ;
; -0.318 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterX[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.038     ; 1.267      ;
; -0.288 ; sync_generator:hvsync|CounterX[3]                                                                                                 ; sync_generator:hvsync|CounterX[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.038     ; 1.237      ;
; -0.281 ; sync_generator:hvsync|CounterY[3]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.037     ; 1.231      ;
; -0.277 ; sync_generator:hvsync|CounterX[3]                                                                                                 ; sync_generator:hvsync|CounterX[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.038     ; 1.226      ;
; -0.271 ; sync_generator:hvsync|CounterY[2]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.037     ; 1.221      ;
; -0.266 ; sync_generator:hvsync|CounterX[2]                                                                                                 ; sync_generator:hvsync|CounterX[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.038     ; 1.215      ;
; -0.257 ; sync_generator:hvsync|CounterX[6]                                                                                                 ; sync_generator:hvsync|CounterX[0] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.037     ; 1.207      ;
; -0.257 ; sync_generator:hvsync|CounterX[6]                                                                                                 ; sync_generator:hvsync|CounterX[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.037     ; 1.207      ;
; -0.255 ; sync_generator:hvsync|CounterX[4]                                                                                                 ; sync_generator:hvsync|CounterX[0] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.037     ; 1.205      ;
; -0.255 ; sync_generator:hvsync|CounterX[4]                                                                                                 ; sync_generator:hvsync|CounterX[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.037     ; 1.205      ;
; -0.245 ; sync_generator:hvsync|CounterX[2]                                                                                                 ; sync_generator:hvsync|CounterX[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.038     ; 1.194      ;
; -0.237 ; sync_generator:hvsync|CounterY[1]                                                                                                 ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.037     ; 1.187      ;
; -0.231 ; sync_generator:hvsync|CounterX[5]                                                                                                 ; sync_generator:hvsync|CounterX[0] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.037     ; 1.181      ;
; -0.231 ; sync_generator:hvsync|CounterX[5]                                                                                                 ; sync_generator:hvsync|CounterX[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.037     ; 1.181      ;
; -0.228 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; sync_generator:hvsync|CounterY[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.039     ; 1.176      ;
; -0.228 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; sync_generator:hvsync|CounterY[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.039     ; 1.176      ;
; -0.228 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.039     ; 1.176      ;
; -0.228 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; sync_generator:hvsync|CounterY[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.039     ; 1.176      ;
; -0.228 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; sync_generator:hvsync|CounterY[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.039     ; 1.176      ;
; -0.228 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; sync_generator:hvsync|CounterY[4] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.039     ; 1.176      ;
; -0.228 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.039     ; 1.176      ;
; -0.228 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.039     ; 1.176      ;
; -0.228 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.039     ; 1.176      ;
; -0.228 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; sync_generator:hvsync|CounterY[0] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.039     ; 1.176      ;
; -0.225 ; sync_generator:hvsync|CounterY[3]                                                                                                 ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.037     ; 1.175      ;
; -0.225 ; sync_generator:hvsync|CounterY[3]                                                                                                 ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.037     ; 1.175      ;
; -0.225 ; sync_generator:hvsync|CounterX[5]                                                                                                 ; sync_generator:hvsync|CounterX[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.038     ; 1.174      ;
; -0.218 ; sync_generator:hvsync|CounterY[3]                                                                                                 ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.037     ; 1.168      ;
; -0.217 ; sync_generator:hvsync|CounterX[2]                                                                                                 ; sync_generator:hvsync|CounterY[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.039     ; 1.165      ;
; -0.217 ; sync_generator:hvsync|CounterX[2]                                                                                                 ; sync_generator:hvsync|CounterY[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.039     ; 1.165      ;
; -0.217 ; sync_generator:hvsync|CounterX[2]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.039     ; 1.165      ;
; -0.217 ; sync_generator:hvsync|CounterX[2]                                                                                                 ; sync_generator:hvsync|CounterY[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.039     ; 1.165      ;
; -0.217 ; sync_generator:hvsync|CounterX[2]                                                                                                 ; sync_generator:hvsync|CounterY[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.039     ; 1.165      ;
; -0.217 ; sync_generator:hvsync|CounterX[2]                                                                                                 ; sync_generator:hvsync|CounterY[4] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.039     ; 1.165      ;
; -0.217 ; sync_generator:hvsync|CounterX[2]                                                                                                 ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.039     ; 1.165      ;
; -0.217 ; sync_generator:hvsync|CounterX[2]                                                                                                 ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.039     ; 1.165      ;
; -0.217 ; sync_generator:hvsync|CounterX[2]                                                                                                 ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.039     ; 1.165      ;
; -0.217 ; sync_generator:hvsync|CounterX[2]                                                                                                 ; sync_generator:hvsync|CounterY[0] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.039     ; 1.165      ;
; -0.214 ; sync_generator:hvsync|CounterX[5]                                                                                                 ; sync_generator:hvsync|CounterX[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.038     ; 1.163      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; -1.060 ; sync_generator:hvsync|CounterY[5]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.200      ; 2.259      ;
; -1.056 ; sync_generator:hvsync|CounterY[5]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.200      ; 2.255      ;
; -1.048 ; sync_generator:hvsync|CounterY[5]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.200      ; 2.247      ;
; -0.955 ; sync_generator:hvsync|CounterY[8]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.200      ; 2.154      ;
; -0.949 ; sync_generator:hvsync|CounterY[8]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.200      ; 2.148      ;
; -0.934 ; sync_generator:hvsync|CounterY[8]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.200      ; 2.133      ;
; -0.933 ; sync_generator:hvsync|CounterY[7]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.200      ; 2.132      ;
; -0.929 ; sync_generator:hvsync|CounterY[7]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.200      ; 2.128      ;
; -0.927 ; sync_generator:hvsync|CounterY[6]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.200      ; 2.126      ;
; -0.921 ; sync_generator:hvsync|CounterY[7]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.200      ; 2.120      ;
; -0.921 ; sync_generator:hvsync|CounterY[6]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.200      ; 2.120      ;
; -0.906 ; sync_generator:hvsync|CounterY[6]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.200      ; 2.105      ;
; -0.903 ; sync_generator:hvsync|CounterY[4]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.200      ; 2.102      ;
; -0.897 ; sync_generator:hvsync|CounterY[4]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.200      ; 2.096      ;
; -0.882 ; sync_generator:hvsync|CounterY[4]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.200      ; 2.081      ;
; -0.855 ; sync_generator:hvsync|CounterY[5]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.207      ; 2.061      ;
; -0.741 ; sync_generator:hvsync|CounterY[8]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.207      ; 1.947      ;
; -0.728 ; sync_generator:hvsync|CounterY[7]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.207      ; 1.934      ;
; -0.713 ; sync_generator:hvsync|CounterY[6]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.207      ; 1.919      ;
; -0.689 ; sync_generator:hvsync|CounterY[4]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.207      ; 1.895      ;
; -0.575 ; sync_generator:hvsync|CounterX[8]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.199      ; 1.773      ;
; -0.569 ; sync_generator:hvsync|CounterX[8]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.199      ; 1.767      ;
; -0.554 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.198      ; 1.751      ;
; -0.554 ; sync_generator:hvsync|CounterX[8]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.199      ; 1.752      ;
; -0.550 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.198      ; 1.747      ;
; -0.542 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.198      ; 1.739      ;
; -0.471 ; sync_generator:hvsync|CounterX[9]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.199      ; 1.669      ;
; -0.464 ; sync_generator:hvsync|CounterX[9]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.199      ; 1.662      ;
; -0.459 ; sync_generator:hvsync|CounterX[9]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.199      ; 1.657      ;
; -0.361 ; sync_generator:hvsync|CounterX[8]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.206      ; 1.566      ;
; -0.349 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.205      ; 1.553      ;
; -0.314 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[5]                          ; clk                                    ; clk         ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[4]                          ; clk                                    ; clk         ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[3]                          ; clk                                    ; clk         ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[2]                          ; clk                                    ; clk         ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[0]                          ; clk                                    ; clk         ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~portb_address_reg0 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[6]                          ; clk                                    ; clk         ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~portb_address_reg0 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[1]                          ; clk                                    ; clk         ; 1.000        ; -0.021     ; 1.248      ;
; -0.266 ; sync_generator:hvsync|CounterX[9]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.206      ; 1.471      ;
; -0.228 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[6]                          ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 1.000        ; -0.011     ; 1.226      ;
; -0.208 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[6]                          ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 1.000        ; -0.010     ; 1.207      ;
; -0.194 ; framebuffer:buffer|write_address[0]                                                                                               ; framebuffer:buffer|write_address[11]                                                                                              ; clk                                    ; clk         ; 1.000        ; -0.045     ; 1.136      ;
; -0.162 ; framebuffer:buffer|write_address[2]                                                                                               ; framebuffer:buffer|write_address[11]                                                                                              ; clk                                    ; clk         ; 1.000        ; -0.045     ; 1.104      ;
; -0.160 ; SPI_Module:SPI|bitcounter[0]                                                                                                      ; SPI_Module:SPI|current_state                                                                                                      ; clk                                    ; clk         ; 1.000        ; -0.036     ; 1.111      ;
; -0.156 ; framebuffer:buffer|write_address[0]                                                                                               ; framebuffer:buffer|write_address[10]                                                                                              ; clk                                    ; clk         ; 1.000        ; -0.045     ; 1.098      ;
; -0.143 ; SPI_Module:SPI|current_state                                                                                                      ; SPI_Module:SPI|current_state                                                                                                      ; clk                                    ; clk         ; 1.000        ; -0.036     ; 1.094      ;
; -0.141 ; sync_generator:hvsync|CounterX[3]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.198      ; 1.338      ;
; -0.139 ; SPI_Module:SPI|sck_record[2]                                                                                                      ; SPI_Module:SPI|current_state                                                                                                      ; clk                                    ; clk         ; 1.000        ; -0.036     ; 1.090      ;
; -0.136 ; sync_generator:hvsync|CounterX[5]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.198      ; 1.333      ;
; -0.126 ; framebuffer:buffer|write_address[0]                                                                                               ; framebuffer:buffer|write_address[9]                                                                                               ; clk                                    ; clk         ; 1.000        ; -0.045     ; 1.068      ;
; -0.124 ; sync_generator:hvsync|CounterX[5]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.198      ; 1.321      ;
; -0.118 ; framebuffer:buffer|write_address[1]                                                                                               ; framebuffer:buffer|write_address[11]                                                                                              ; clk                                    ; clk         ; 1.000        ; -0.045     ; 1.060      ;
; -0.112 ; SPI_Module:SPI|current_state                                                                                                      ; SPI_Module:SPI|input_shiftreg[6]                                                                                                  ; clk                                    ; clk         ; 1.000        ; 0.145      ; 1.244      ;
; -0.112 ; SPI_Module:SPI|current_state                                                                                                      ; SPI_Module:SPI|input_shiftreg[5]                                                                                                  ; clk                                    ; clk         ; 1.000        ; 0.145      ; 1.244      ;
; -0.112 ; SPI_Module:SPI|current_state                                                                                                      ; SPI_Module:SPI|input_shiftreg[4]                                                                                                  ; clk                                    ; clk         ; 1.000        ; 0.145      ; 1.244      ;
; -0.112 ; SPI_Module:SPI|current_state                                                                                                      ; SPI_Module:SPI|input_shiftreg[3]                                                                                                  ; clk                                    ; clk         ; 1.000        ; 0.145      ; 1.244      ;
; -0.112 ; SPI_Module:SPI|current_state                                                                                                      ; SPI_Module:SPI|input_shiftreg[2]                                                                                                  ; clk                                    ; clk         ; 1.000        ; 0.145      ; 1.244      ;
; -0.112 ; SPI_Module:SPI|current_state                                                                                                      ; SPI_Module:SPI|input_shiftreg[1]                                                                                                  ; clk                                    ; clk         ; 1.000        ; 0.145      ; 1.244      ;
; -0.112 ; SPI_Module:SPI|current_state                                                                                                      ; SPI_Module:SPI|input_shiftreg[0]                                                                                                  ; clk                                    ; clk         ; 1.000        ; 0.145      ; 1.244      ;
; -0.112 ; SPI_Module:SPI|current_state                                                                                                      ; SPI_Module:SPI|bitcounter[0]                                                                                                      ; clk                                    ; clk         ; 1.000        ; -0.036     ; 1.063      ;
; -0.109 ; sync_generator:hvsync|CounterX[5]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.205      ; 1.313      ;
; -0.106 ; SPI_Module:SPI|sck_record[1]                                                                                                      ; SPI_Module:SPI|input_shiftreg[6]                                                                                                  ; clk                                    ; clk         ; 1.000        ; 0.145      ; 1.238      ;
; -0.106 ; SPI_Module:SPI|sck_record[1]                                                                                                      ; SPI_Module:SPI|input_shiftreg[5]                                                                                                  ; clk                                    ; clk         ; 1.000        ; 0.145      ; 1.238      ;
; -0.106 ; SPI_Module:SPI|sck_record[1]                                                                                                      ; SPI_Module:SPI|input_shiftreg[4]                                                                                                  ; clk                                    ; clk         ; 1.000        ; 0.145      ; 1.238      ;
; -0.106 ; SPI_Module:SPI|sck_record[1]                                                                                                      ; SPI_Module:SPI|input_shiftreg[3]                                                                                                  ; clk                                    ; clk         ; 1.000        ; 0.145      ; 1.238      ;
; -0.106 ; SPI_Module:SPI|sck_record[1]                                                                                                      ; SPI_Module:SPI|input_shiftreg[2]                                                                                                  ; clk                                    ; clk         ; 1.000        ; 0.145      ; 1.238      ;
; -0.106 ; SPI_Module:SPI|sck_record[1]                                                                                                      ; SPI_Module:SPI|input_shiftreg[1]                                                                                                  ; clk                                    ; clk         ; 1.000        ; 0.145      ; 1.238      ;
; -0.106 ; SPI_Module:SPI|sck_record[1]                                                                                                      ; SPI_Module:SPI|input_shiftreg[0]                                                                                                  ; clk                                    ; clk         ; 1.000        ; 0.145      ; 1.238      ;
; -0.106 ; SPI_Module:SPI|sck_record[1]                                                                                                      ; SPI_Module:SPI|bitcounter[0]                                                                                                      ; clk                                    ; clk         ; 1.000        ; -0.036     ; 1.057      ;
; -0.104 ; sync_generator:hvsync|CounterX[4]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.198      ; 1.301      ;
; -0.098 ; framebuffer:buffer|write_address[4]                                                                                               ; framebuffer:buffer|write_address[11]                                                                                              ; clk                                    ; clk         ; 1.000        ; -0.045     ; 1.040      ;
; -0.098 ; framebuffer:buffer|write_address[2]                                                                                               ; framebuffer:buffer|write_address[10]                                                                                              ; clk                                    ; clk         ; 1.000        ; -0.045     ; 1.040      ;
; -0.094 ; framebuffer:buffer|write_address[2]                                                                                               ; framebuffer:buffer|write_address[9]                                                                                               ; clk                                    ; clk         ; 1.000        ; -0.045     ; 1.036      ;
; -0.088 ; framebuffer:buffer|write_address[0]                                                                                               ; framebuffer:buffer|write_address[8]                                                                                               ; clk                                    ; clk         ; 1.000        ; -0.045     ; 1.030      ;
; -0.088 ; framebuffer:buffer|write_address[1]                                                                                               ; framebuffer:buffer|write_address[10]                                                                                              ; clk                                    ; clk         ; 1.000        ; -0.045     ; 1.030      ;
; -0.086 ; framebuffer:buffer|write_address[8]                                                                                               ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~porta_address_reg0 ; clk                                    ; clk         ; 1.000        ; -0.069     ; 1.026      ;
; -0.069 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[6]                          ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|address_reg_a[0]                ; clk                                    ; clk         ; 1.000        ; -0.184     ; 0.872      ;
; -0.058 ; framebuffer:buffer|write_address[0]                                                                                               ; framebuffer:buffer|write_address[7]                                                                                               ; clk                                    ; clk         ; 1.000        ; -0.045     ; 1.000      ;
; -0.057 ; framebuffer:buffer|write_address[8]                                                                                               ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~porta_address_reg0 ; clk                                    ; clk         ; 1.000        ; -0.069     ; 0.997      ;
; -0.050 ; framebuffer:buffer|write_address[1]                                                                                               ; framebuffer:buffer|write_address[9]                                                                                               ; clk                                    ; clk         ; 1.000        ; -0.045     ; 0.992      ;
; -0.049 ; framebuffer:buffer|write_address[4]                                                                                               ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~porta_address_reg0 ; clk                                    ; clk         ; 1.000        ; -0.069     ; 0.989      ;
; -0.049 ; framebuffer:buffer|write_address[3]                                                                                               ; framebuffer:buffer|write_address[11]                                                                                              ; clk                                    ; clk         ; 1.000        ; -0.045     ; 0.991      ;
; -0.042 ; framebuffer:buffer|write_address[6]                                                                                               ; framebuffer:buffer|write_address[11]                                                                                              ; clk                                    ; clk         ; 1.000        ; -0.045     ; 0.984      ;
; -0.037 ; framebuffer:buffer|write_address[8]                                                                                               ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 1.000        ; -0.062     ; 0.984      ;
; -0.037 ; framebuffer:buffer|write_address[5]                                                                                               ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~porta_address_reg0 ; clk                                    ; clk         ; 1.000        ; -0.069     ; 0.977      ;
; -0.034 ; framebuffer:buffer|write_address[4]                                                                                               ; framebuffer:buffer|write_address[10]                                                                                              ; clk                                    ; clk         ; 1.000        ; -0.045     ; 0.976      ;
; -0.032 ; framebuffer:buffer|write_address[5]                                                                                               ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 1.000        ; -0.062     ; 0.979      ;
; -0.032 ; SPI_Module:SPI|sck_record[1]                                                                                                      ; SPI_Module:SPI|current_state                                                                                                      ; clk                                    ; clk         ; 1.000        ; -0.036     ; 0.983      ;
; -0.030 ; framebuffer:buffer|write_address[4]                                                                                               ; framebuffer:buffer|write_address[9]                                                                                               ; clk                                    ; clk         ; 1.000        ; -0.045     ; 0.972      ;
; -0.030 ; framebuffer:buffer|write_address[2]                                                                                               ; framebuffer:buffer|write_address[8]                                                                                               ; clk                                    ; clk         ; 1.000        ; -0.045     ; 0.972      ;
; -0.029 ; framebuffer:buffer|write_address[11]                                                                                              ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 1.000        ; -0.073     ; 0.965      ;
; -0.029 ; framebuffer:buffer|write_address[6]                                                                                               ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~porta_address_reg0 ; clk                                    ; clk         ; 1.000        ; -0.069     ; 0.969      ;
; -0.026 ; framebuffer:buffer|write_address[2]                                                                                               ; framebuffer:buffer|write_address[7]                                                                                               ; clk                                    ; clk         ; 1.000        ; -0.045     ; 0.968      ;
; -0.020 ; framebuffer:buffer|write_address[0]                                                                                               ; framebuffer:buffer|write_address[6]                                                                                               ; clk                                    ; clk         ; 1.000        ; -0.045     ; 0.962      ;
; -0.020 ; framebuffer:buffer|write_address[3]                                                                                               ; framebuffer:buffer|write_address[10]                                                                                              ; clk                                    ; clk         ; 1.000        ; -0.045     ; 0.962      ;
; -0.020 ; framebuffer:buffer|write_address[1]                                                                                               ; framebuffer:buffer|write_address[8]                                                                                               ; clk                                    ; clk         ; 1.000        ; -0.045     ; 0.962      ;
; -0.016 ; framebuffer:buffer|write_address[1]                                                                                               ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 1.000        ; -0.073     ; 0.952      ;
; -0.001 ; framebuffer:buffer|write_address[1]                                                                                               ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 1.000        ; -0.062     ; 0.948      ;
; 0.000  ; framebuffer:buffer|write_address[1]                                                                                               ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~porta_address_reg0 ; clk                                    ; clk         ; 1.000        ; -0.069     ; 0.940      ;
; 0.000  ; framebuffer:buffer|write_address[4]                                                                                               ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~porta_address_reg0 ; clk                                    ; clk         ; 1.000        ; -0.069     ; 0.940      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node                                                                                                                           ; Launch Clock                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; 0.173 ; SPI_Module:SPI|input_shiftreg[0]                                                                         ; framebuffer:buffer|data[0]                                                                                                        ; clk                                    ; clk         ; 0.000        ; 0.061      ; 0.318      ;
; 0.174 ; SPI_Module:SPI|input_shiftreg[1]                                                                         ; framebuffer:buffer|data[1]                                                                                                        ; clk                                    ; clk         ; 0.000        ; 0.061      ; 0.319      ;
; 0.185 ; framebuffer:buffer|write_address[0]                                                                      ; framebuffer:buffer|write_address[0]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; frac_clock_divider:clk_divider|counter[15]                                                               ; frac_clock_divider:clk_divider|counter[15]                                                                                        ; clk                                    ; clk         ; 0.000        ; 0.045      ; 0.314      ;
; 0.187 ; SPI_Module:SPI|current_state                                                                             ; SPI_Module:SPI|current_state                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SPI_Module:SPI|bitcounter[3]                                                                             ; SPI_Module:SPI|bitcounter[3]                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SPI_Module:SPI|bitcounter[0]                                                                             ; SPI_Module:SPI|bitcounter[0]                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SPI_Module:SPI|bitcounter[1]                                                                             ; SPI_Module:SPI|bitcounter[1]                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SPI_Module:SPI|bitcounter[2]                                                                             ; SPI_Module:SPI|bitcounter[2]                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; SPI_Module:SPI|input_shiftreg[1]                                                                         ; SPI_Module:SPI|input_shiftreg[2]                                                                                                  ; clk                                    ; clk         ; 0.000        ; 0.045      ; 0.317      ;
; 0.189 ; SPI_Module:SPI|input_shiftreg[0]                                                                         ; SPI_Module:SPI|input_shiftreg[1]                                                                                                  ; clk                                    ; clk         ; 0.000        ; 0.045      ; 0.318      ;
; 0.196 ; SPI_Module:SPI|input_shiftreg[2]                                                                         ; SPI_Module:SPI|input_shiftreg[3]                                                                                                  ; clk                                    ; clk         ; 0.000        ; 0.045      ; 0.325      ;
; 0.197 ; SPI_Module:SPI|input_shiftreg[5]                                                                         ; SPI_Module:SPI|input_shiftreg[6]                                                                                                  ; clk                                    ; clk         ; 0.000        ; 0.045      ; 0.326      ;
; 0.198 ; SPI_Module:SPI|sck_record[1]                                                                             ; SPI_Module:SPI|sck_record[2]                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; SPI_Module:SPI|input_shiftreg[3]                                                                         ; SPI_Module:SPI|input_shiftreg[4]                                                                                                  ; clk                                    ; clk         ; 0.000        ; 0.045      ; 0.328      ;
; 0.255 ; SPI_Module:SPI|input_shiftreg[4]                                                                         ; SPI_Module:SPI|input_shiftreg[5]                                                                                                  ; clk                                    ; clk         ; 0.000        ; 0.045      ; 0.384      ;
; 0.260 ; SPI_Module:SPI|input_shiftreg[5]                                                                         ; framebuffer:buffer|data[5]                                                                                                        ; clk                                    ; clk         ; 0.000        ; 0.055      ; 0.399      ;
; 0.270 ; framebuffer:buffer|write_address[11]                                                                     ; framebuffer:buffer|write_address[11]                                                                                              ; clk                                    ; clk         ; 0.000        ; 0.045      ; 0.399      ;
; 0.273 ; framebuffer:buffer|glyph_pos_x[1]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.209      ; 0.586      ;
; 0.274 ; framebuffer:buffer|glyph_pos_x[2]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.208      ; 0.586      ;
; 0.277 ; sync_generator:hvsync|CounterY[3]                                                                        ; framebuffer:buffer|glyph_pos_y[3]                                                                                                 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.165      ; 0.556      ;
; 0.278 ; framebuffer:buffer|glyph_pos_x[1]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.208      ; 0.590      ;
; 0.280 ; framebuffer:buffer|glyph_pos_x[0]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.209      ; 0.593      ;
; 0.282 ; SPI_Module:SPI|cs_record[1]                                                                              ; SPI_Module:SPI|cs_record[2]                                                                                                       ; clk                                    ; clk         ; 0.000        ; 0.036      ; 0.402      ;
; 0.286 ; sync_generator:hvsync|CounterY[1]                                                                        ; framebuffer:buffer|glyph_pos_y[1]                                                                                                 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.165      ; 0.565      ;
; 0.288 ; SPI_Module:SPI|cs_record[2]                                                                              ; SPI_Module:SPI|bitcounter[0]                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.036      ; 0.408      ;
; 0.290 ; SPI_Module:SPI|cs_record[2]                                                                              ; SPI_Module:SPI|current_state                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.036      ; 0.410      ;
; 0.290 ; sync_generator:hvsync|CounterY[0]                                                                        ; framebuffer:buffer|glyph_pos_y[0]                                                                                                 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.165      ; 0.569      ;
; 0.293 ; sync_generator:hvsync|CounterX[0]                                                                        ; framebuffer:buffer|glyph_pos_x[0]                                                                                                 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.164      ; 0.571      ;
; 0.293 ; sync_generator:hvsync|CounterX[1]                                                                        ; framebuffer:buffer|glyph_pos_x[1]                                                                                                 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.164      ; 0.571      ;
; 0.296 ; framebuffer:buffer|write_address[10]                                                                     ; framebuffer:buffer|write_address[10]                                                                                              ; clk                                    ; clk         ; 0.000        ; 0.045      ; 0.425      ;
; 0.296 ; framebuffer:buffer|write_address[8]                                                                      ; framebuffer:buffer|write_address[8]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.045      ; 0.425      ;
; 0.296 ; framebuffer:buffer|write_address[2]                                                                      ; framebuffer:buffer|write_address[2]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.045      ; 0.425      ;
; 0.297 ; framebuffer:buffer|write_address[4]                                                                      ; framebuffer:buffer|write_address[4]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.045      ; 0.426      ;
; 0.297 ; framebuffer:buffer|write_address[3]                                                                      ; framebuffer:buffer|write_address[3]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.045      ; 0.426      ;
; 0.298 ; framebuffer:buffer|write_address[5]                                                                      ; framebuffer:buffer|write_address[5]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.045      ; 0.427      ;
; 0.299 ; framebuffer:buffer|write_address[7]                                                                      ; framebuffer:buffer|write_address[7]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.045      ; 0.428      ;
; 0.301 ; sync_generator:hvsync|CounterX[2]                                                                        ; framebuffer:buffer|glyph_pos_x[2]                                                                                                 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.164      ; 0.579      ;
; 0.303 ; framebuffer:buffer|write_address[1]                                                                      ; framebuffer:buffer|write_address[1]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.045      ; 0.432      ;
; 0.305 ; framebuffer:buffer|glyph_pos_y[2]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.210      ; 0.619      ;
; 0.306 ; framebuffer:buffer|data[1]                                                                               ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~porta_datain_reg0  ; clk                                    ; clk         ; 0.000        ; 0.029      ; 0.439      ;
; 0.306 ; sync_generator:hvsync|CounterY[2]                                                                        ; framebuffer:buffer|glyph_pos_y[2]                                                                                                 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.165      ; 0.585      ;
; 0.308 ; framebuffer:buffer|glyph_pos_y[0]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.210      ; 0.622      ;
; 0.308 ; SPI_Module:SPI|bitcounter[0]                                                                             ; SPI_Module:SPI|bitcounter[1]                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; framebuffer:buffer|write_address[6]                                                                      ; framebuffer:buffer|write_address[6]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.045      ; 0.438      ;
; 0.310 ; framebuffer:buffer|glyph_pos_y[3]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.210      ; 0.624      ;
; 0.310 ; framebuffer:buffer|write_address[9]                                                                      ; framebuffer:buffer|write_address[9]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.045      ; 0.439      ;
; 0.316 ; framebuffer:buffer|glyph_pos_y[0]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.209      ; 0.629      ;
; 0.316 ; SPI_Module:SPI|input_shiftreg[6]                                                                         ; framebuffer:buffer|data[6]                                                                                                        ; clk                                    ; clk         ; 0.000        ; 0.055      ; 0.455      ;
; 0.324 ; framebuffer:buffer|glyph_pos_y[1]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.210      ; 0.638      ;
; 0.328 ; framebuffer:buffer|glyph_pos_y[1]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.209      ; 0.641      ;
; 0.328 ; framebuffer:buffer|glyph_pos_y[2]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.209      ; 0.641      ;
; 0.335 ; SPI_Module:SPI|input_shiftreg[4]                                                                         ; framebuffer:buffer|data[4]                                                                                                        ; clk                                    ; clk         ; 0.000        ; 0.055      ; 0.474      ;
; 0.335 ; SPI_Module:SPI|input_shiftreg[3]                                                                         ; framebuffer:buffer|data[3]                                                                                                        ; clk                                    ; clk         ; 0.000        ; 0.055      ; 0.474      ;
; 0.341 ; framebuffer:buffer|glyph_pos_y[3]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.209      ; 0.654      ;
; 0.341 ; framebuffer:buffer|data[4]                                                                               ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~porta_datain_reg0  ; clk                                    ; clk         ; 0.000        ; 0.027      ; 0.472      ;
; 0.345 ; framebuffer:buffer|data[3]                                                                               ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~porta_datain_reg0  ; clk                                    ; clk         ; 0.000        ; 0.027      ; 0.476      ;
; 0.348 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[3] ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.076      ; 0.528      ;
; 0.349 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[5] ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.075      ; 0.528      ;
; 0.351 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[4] ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.076      ; 0.531      ;
; 0.353 ; framebuffer:buffer|write_en                                                                              ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~porta_we_reg       ; clk                                    ; clk         ; 0.000        ; 0.211      ; 0.668      ;
; 0.358 ; framebuffer:buffer|write_address[5]                                                                      ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.021      ; 0.483      ;
; 0.361 ; framebuffer:buffer|write_address[11]                                                                     ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.021      ; 0.486      ;
; 0.361 ; SPI_Module:SPI|bitcounter[0]                                                                             ; SPI_Module:SPI|bitcounter[2]                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.036      ; 0.481      ;
; 0.363 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[3] ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.075      ; 0.542      ;
; 0.364 ; framebuffer:buffer|write_address[7]                                                                      ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.021      ; 0.489      ;
; 0.366 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[4] ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.075      ; 0.545      ;
; 0.367 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[2] ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.080      ; 0.551      ;
; 0.367 ; framebuffer:buffer|write_address[0]                                                                      ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.021      ; 0.492      ;
; 0.368 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[5] ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.076      ; 0.548      ;
; 0.369 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[0] ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.080      ; 0.553      ;
; 0.369 ; framebuffer:buffer|write_address[0]                                                                      ; framebuffer:buffer|write_address[1]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.045      ; 0.498      ;
; 0.370 ; sync_generator:hvsync|CounterX[3]                                                                        ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.303      ; 0.807      ;
; 0.372 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[1] ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.068      ; 0.544      ;
; 0.374 ; framebuffer:buffer|write_address[2]                                                                      ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.021      ; 0.499      ;
; 0.382 ; framebuffer:buffer|write_address[9]                                                                      ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.021      ; 0.507      ;
; 0.386 ; framebuffer:buffer|write_address[3]                                                                      ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.021      ; 0.511      ;
; 0.386 ; frac_clock_divider:clk_divider|counter[15]                                                               ; frac_clock_divider:clk_divider|clk_div                                                                                            ; clk                                    ; clk         ; 0.000        ; -0.155     ; 0.315      ;
; 0.387 ; sync_generator:hvsync|CounterX[3]                                                                        ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.295      ; 0.816      ;
; 0.388 ; sync_generator:hvsync|CounterX[3]                                                                        ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.296      ; 0.818      ;
; 0.389 ; framebuffer:buffer|write_address[6]                                                                      ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.021      ; 0.514      ;
; 0.390 ; sync_generator:hvsync|CounterX[5]                                                                        ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.295      ; 0.819      ;
; 0.393 ; SPI_Module:SPI|cs_record[1]                                                                              ; SPI_Module:SPI|current_state                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.036      ; 0.513      ;
; 0.394 ; SPI_Module:SPI|cs_record[1]                                                                              ; SPI_Module:SPI|bitcounter[0]                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.036      ; 0.514      ;
; 0.397 ; SPI_Module:SPI|sck_record[2]                                                                             ; SPI_Module:SPI|bitcounter[1]                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.036      ; 0.517      ;
; 0.398 ; sync_generator:hvsync|CounterX[4]                                                                        ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.296      ; 0.828      ;
; 0.400 ; SPI_Module:SPI|sck_record[2]                                                                             ; SPI_Module:SPI|bitcounter[3]                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.036      ; 0.520      ;
; 0.406 ; sync_generator:hvsync|CounterX[6]                                                                        ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.296      ; 0.836      ;
; 0.406 ; sync_generator:hvsync|CounterX[6]                                                                        ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.296      ; 0.836      ;
; 0.409 ; sync_generator:hvsync|CounterX[6]                                                                        ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.303      ; 0.846      ;
; 0.412 ; sync_generator:hvsync|CounterX[4]                                                                        ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.295      ; 0.841      ;
; 0.413 ; framebuffer:buffer|glyph_pos_x[0]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.208      ; 0.725      ;
; 0.421 ; framebuffer:buffer|glyph_pos_x[2]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.209      ; 0.734      ;
; 0.428 ; sync_generator:hvsync|CounterX[6]                                                                        ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.295      ; 0.857      ;
; 0.445 ; framebuffer:buffer|write_address[10]                                                                     ; framebuffer:buffer|write_address[11]                                                                                              ; clk                                    ; clk         ; 0.000        ; 0.045      ; 0.574      ;
; 0.445 ; framebuffer:buffer|write_address[2]                                                                      ; framebuffer:buffer|write_address[3]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.045      ; 0.574      ;
; 0.445 ; framebuffer:buffer|write_address[8]                                                                      ; framebuffer:buffer|write_address[9]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.045      ; 0.574      ;
; 0.446 ; framebuffer:buffer|write_address[4]                                                                      ; framebuffer:buffer|write_address[5]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.045      ; 0.575      ;
; 0.450 ; SPI_Module:SPI|cs_record[1]                                                                              ; SPI_Module:SPI|bitcounter[3]                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.036      ; 0.570      ;
; 0.450 ; SPI_Module:SPI|cs_record[1]                                                                              ; SPI_Module:SPI|bitcounter[1]                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.036      ; 0.570      ;
+-------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'frac_clock_divider:clk_divider|clk_div'                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                           ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 0.270 ; sync_generator:hvsync|CounterX[8]                                                                                  ; sync_generator:hvsync|vga_HS      ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.391      ;
; 0.295 ; sync_generator:hvsync|CounterY[9]                                                                                  ; sync_generator:hvsync|vga_VS      ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.038      ; 0.417      ;
; 0.305 ; sync_generator:hvsync|CounterY[5]                                                                                  ; sync_generator:hvsync|CounterY[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.426      ;
; 0.308 ; sync_generator:hvsync|CounterX[3]                                                                                  ; sync_generator:hvsync|CounterX[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.429      ;
; 0.309 ; sync_generator:hvsync|CounterX[7]                                                                                  ; sync_generator:hvsync|CounterX[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; sync_generator:hvsync|CounterX[1]                                                                                  ; sync_generator:hvsync|CounterX[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.430      ;
; 0.310 ; sync_generator:hvsync|CounterX[4]                                                                                  ; sync_generator:hvsync|CounterX[4] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.431      ;
; 0.311 ; sync_generator:hvsync|CounterX[6]                                                                                  ; sync_generator:hvsync|CounterX[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.432      ;
; 0.311 ; sync_generator:hvsync|CounterX[2]                                                                                  ; sync_generator:hvsync|CounterX[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.432      ;
; 0.314 ; sync_generator:hvsync|CounterY[4]                                                                                  ; sync_generator:hvsync|CounterY[4] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.435      ;
; 0.316 ; sync_generator:hvsync|CounterY[7]                                                                                  ; sync_generator:hvsync|CounterY[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.437      ;
; 0.317 ; sync_generator:hvsync|CounterX[9]                                                                                  ; sync_generator:hvsync|vga_HS      ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.438      ;
; 0.318 ; sync_generator:hvsync|CounterY[8]                                                                                  ; sync_generator:hvsync|CounterY[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.439      ;
; 0.318 ; sync_generator:hvsync|CounterY[6]                                                                                  ; sync_generator:hvsync|CounterY[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.439      ;
; 0.329 ; sync_generator:hvsync|CounterY[0]                                                                                  ; sync_generator:hvsync|CounterY[0] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.450      ;
; 0.382 ; sync_generator:hvsync|CounterX[7]                                                                                  ; sync_generator:hvsync|vga_HS      ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.502      ;
; 0.439 ; sync_generator:hvsync|CounterY[2]                                                                                  ; sync_generator:hvsync|vga_VS      ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.038      ; 0.561      ;
; 0.454 ; sync_generator:hvsync|CounterY[5]                                                                                  ; sync_generator:hvsync|CounterY[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.575      ;
; 0.457 ; sync_generator:hvsync|CounterX[3]                                                                                  ; sync_generator:hvsync|CounterX[4] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.578      ;
; 0.458 ; sync_generator:hvsync|CounterX[1]                                                                                  ; sync_generator:hvsync|CounterX[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.579      ;
; 0.459 ; sync_generator:hvsync|CounterY[3]                                                                                  ; sync_generator:hvsync|CounterY[4] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.580      ;
; 0.460 ; sync_generator:hvsync|CounterX[5]                                                                                  ; sync_generator:hvsync|CounterX[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.581      ;
; 0.465 ; sync_generator:hvsync|CounterY[7]                                                                                  ; sync_generator:hvsync|CounterY[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.586      ;
; 0.469 ; sync_generator:hvsync|CounterX[2]                                                                                  ; sync_generator:hvsync|CounterX[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.590      ;
; 0.469 ; sync_generator:hvsync|CounterX[6]                                                                                  ; sync_generator:hvsync|CounterX[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.590      ;
; 0.471 ; sync_generator:hvsync|CounterX[4]                                                                                  ; sync_generator:hvsync|CounterX[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.592      ;
; 0.472 ; sync_generator:hvsync|CounterY[4]                                                                                  ; sync_generator:hvsync|CounterY[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.593      ;
; 0.472 ; sync_generator:hvsync|CounterX[0]                                                                                  ; sync_generator:hvsync|CounterX[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.593      ;
; 0.472 ; sync_generator:hvsync|CounterX[2]                                                                                  ; sync_generator:hvsync|CounterX[4] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.593      ;
; 0.475 ; sync_generator:hvsync|CounterY[4]                                                                                  ; sync_generator:hvsync|CounterY[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.596      ;
; 0.475 ; sync_generator:hvsync|CounterX[0]                                                                                  ; sync_generator:hvsync|CounterX[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.596      ;
; 0.476 ; sync_generator:hvsync|CounterY[6]                                                                                  ; sync_generator:hvsync|CounterY[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.597      ;
; 0.479 ; sync_generator:hvsync|CounterY[2]                                                                                  ; sync_generator:hvsync|CounterY[4] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.600      ;
; 0.479 ; sync_generator:hvsync|CounterY[6]                                                                                  ; sync_generator:hvsync|CounterY[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.600      ;
; 0.484 ; sync_generator:hvsync|inDisplayArea                                                                                ; vga_b~reg0                        ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.604      ;
; 0.485 ; sync_generator:hvsync|inDisplayArea                                                                                ; vga_r~reg0                        ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.605      ;
; 0.486 ; sync_generator:hvsync|inDisplayArea                                                                                ; vga_g~reg0                        ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.606      ;
; 0.503 ; sync_generator:hvsync|CounterX[9]                                                                                  ; sync_generator:hvsync|CounterX[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.624      ;
; 0.504 ; sync_generator:hvsync|CounterX[6]                                                                                  ; sync_generator:hvsync|vga_HS      ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.624      ;
; 0.517 ; sync_generator:hvsync|CounterY[5]                                                                                  ; sync_generator:hvsync|CounterY[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.638      ;
; 0.520 ; sync_generator:hvsync|CounterY[7]                                                                                  ; sync_generator:hvsync|vga_VS      ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.038      ; 0.642      ;
; 0.520 ; sync_generator:hvsync|CounterY[5]                                                                                  ; sync_generator:hvsync|CounterY[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.641      ;
; 0.521 ; sync_generator:hvsync|CounterY[9]                                                                                  ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.642      ;
; 0.521 ; sync_generator:hvsync|CounterX[1]                                                                                  ; sync_generator:hvsync|CounterX[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.642      ;
; 0.522 ; sync_generator:hvsync|CounterY[3]                                                                                  ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.643      ;
; 0.522 ; sync_generator:hvsync|CounterY[3]                                                                                  ; sync_generator:hvsync|CounterY[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.643      ;
; 0.523 ; sync_generator:hvsync|CounterX[5]                                                                                  ; sync_generator:hvsync|CounterX[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.644      ;
; 0.523 ; sync_generator:hvsync|CounterX[3]                                                                                  ; sync_generator:hvsync|CounterX[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.644      ;
; 0.524 ; sync_generator:hvsync|CounterX[5]                                                                                  ; sync_generator:hvsync|CounterX[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.645      ;
; 0.524 ; sync_generator:hvsync|CounterX[1]                                                                                  ; sync_generator:hvsync|CounterX[4] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.645      ;
; 0.525 ; sync_generator:hvsync|CounterY[3]                                                                                  ; sync_generator:hvsync|CounterY[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.646      ;
; 0.527 ; sync_generator:hvsync|CounterY[1]                                                                                  ; sync_generator:hvsync|CounterY[4] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.648      ;
; 0.527 ; sync_generator:hvsync|CounterX[5]                                                                                  ; sync_generator:hvsync|vga_HS      ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.647      ;
; 0.534 ; sync_generator:hvsync|CounterX[4]                                                                                  ; sync_generator:hvsync|CounterX[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.655      ;
; 0.538 ; sync_generator:hvsync|CounterY[4]                                                                                  ; sync_generator:hvsync|CounterY[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.659      ;
; 0.538 ; sync_generator:hvsync|CounterX[0]                                                                                  ; sync_generator:hvsync|CounterX[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.659      ;
; 0.538 ; sync_generator:hvsync|CounterX[2]                                                                                  ; sync_generator:hvsync|CounterX[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.659      ;
; 0.541 ; sync_generator:hvsync|CounterY[4]                                                                                  ; sync_generator:hvsync|CounterY[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.662      ;
; 0.541 ; sync_generator:hvsync|CounterX[0]                                                                                  ; sync_generator:hvsync|CounterX[4] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.662      ;
; 0.542 ; sync_generator:hvsync|CounterY[2]                                                                                  ; sync_generator:hvsync|CounterY[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.663      ;
; 0.545 ; sync_generator:hvsync|CounterY[2]                                                                                  ; sync_generator:hvsync|CounterY[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.666      ;
; 0.545 ; sync_generator:hvsync|CounterY[0]                                                                                  ; sync_generator:hvsync|CounterY[4] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.666      ;
; 0.548 ; sync_generator:hvsync|CounterX[0]                                                                                  ; sync_generator:hvsync|CounterX[0] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.669      ;
; 0.584 ; sync_generator:hvsync|CounterX[4]                                                                                  ; sync_generator:hvsync|vga_HS      ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.704      ;
; 0.586 ; sync_generator:hvsync|CounterX[3]                                                                                  ; sync_generator:hvsync|CounterX[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.707      ;
; 0.588 ; sync_generator:hvsync|CounterY[1]                                                                                  ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.709      ;
; 0.588 ; sync_generator:hvsync|CounterY[3]                                                                                  ; sync_generator:hvsync|CounterY[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.709      ;
; 0.590 ; sync_generator:hvsync|CounterX[1]                                                                                  ; sync_generator:hvsync|CounterX[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.711      ;
; 0.590 ; sync_generator:hvsync|CounterY[1]                                                                                  ; sync_generator:hvsync|CounterY[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.711      ;
; 0.591 ; sync_generator:hvsync|CounterY[3]                                                                                  ; sync_generator:hvsync|CounterY[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.712      ;
; 0.593 ; sync_generator:hvsync|CounterY[2]                                                                                  ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.714      ;
; 0.593 ; sync_generator:hvsync|CounterY[1]                                                                                  ; sync_generator:hvsync|CounterY[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.714      ;
; 0.598 ; sync_generator:hvsync|CounterX[9]                                                                                  ; sync_generator:hvsync|CounterX[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.719      ;
; 0.600 ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|address_reg_a[0] ; vga_b~reg0                        ; clk                                    ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; -0.059     ; 0.655      ;
; 0.600 ; sync_generator:hvsync|CounterX[8]                                                                                  ; sync_generator:hvsync|CounterX[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.721      ;
; 0.601 ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|address_reg_a[0] ; vga_r~reg0                        ; clk                                    ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; -0.059     ; 0.656      ;
; 0.601 ; sync_generator:hvsync|CounterX[2]                                                                                  ; sync_generator:hvsync|CounterX[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.722      ;
; 0.601 ; sync_generator:hvsync|CounterX[8]                                                                                  ; sync_generator:hvsync|CounterX[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.722      ;
; 0.602 ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|address_reg_a[0] ; vga_g~reg0                        ; clk                                    ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; -0.059     ; 0.657      ;
; 0.607 ; sync_generator:hvsync|CounterX[0]                                                                                  ; sync_generator:hvsync|CounterX[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.728      ;
; 0.608 ; sync_generator:hvsync|CounterY[2]                                                                                  ; sync_generator:hvsync|CounterY[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.729      ;
; 0.608 ; sync_generator:hvsync|CounterY[0]                                                                                  ; sync_generator:hvsync|CounterY[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.729      ;
; 0.611 ; sync_generator:hvsync|CounterY[2]                                                                                  ; sync_generator:hvsync|CounterY[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.732      ;
; 0.611 ; sync_generator:hvsync|CounterY[0]                                                                                  ; sync_generator:hvsync|CounterY[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.732      ;
; 0.615 ; sync_generator:hvsync|CounterY[6]                                                                                  ; sync_generator:hvsync|vga_VS      ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.038      ; 0.737      ;
; 0.618 ; sync_generator:hvsync|CounterY[3]                                                                                  ; sync_generator:hvsync|vga_VS      ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.038      ; 0.740      ;
; 0.621 ; sync_generator:hvsync|CounterY[5]                                                                                  ; sync_generator:hvsync|vga_VS      ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.038      ; 0.743      ;
; 0.631 ; sync_generator:hvsync|CounterX[3]                                                                                  ; sync_generator:hvsync|vga_HS      ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.751      ;
; 0.653 ; sync_generator:hvsync|CounterX[1]                                                                                  ; sync_generator:hvsync|CounterX[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.774      ;
; 0.655 ; sync_generator:hvsync|CounterX[9]                                                                                  ; sync_generator:hvsync|CounterX[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.038      ; 0.777      ;
; 0.655 ; sync_generator:hvsync|CounterX[9]                                                                                  ; sync_generator:hvsync|CounterX[0] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.038      ; 0.777      ;
; 0.655 ; sync_generator:hvsync|CounterY[9]                                                                                  ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.776      ;
; 0.656 ; sync_generator:hvsync|CounterY[1]                                                                                  ; sync_generator:hvsync|CounterY[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.777      ;
; 0.658 ; sync_generator:hvsync|CounterX[8]                                                                                  ; sync_generator:hvsync|CounterX[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.038      ; 0.780      ;
; 0.658 ; sync_generator:hvsync|CounterX[8]                                                                                  ; sync_generator:hvsync|CounterX[0] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.038      ; 0.780      ;
; 0.659 ; sync_generator:hvsync|CounterY[1]                                                                                  ; sync_generator:hvsync|CounterY[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.780      ;
; 0.660 ; sync_generator:hvsync|CounterY[9]                                                                                  ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.781      ;
; 0.661 ; sync_generator:hvsync|CounterY[9]                                                                                  ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.782      ;
; 0.666 ; sync_generator:hvsync|CounterY[8]                                                                                  ; sync_generator:hvsync|vga_VS      ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.038      ; 0.788      ;
; 0.670 ; sync_generator:hvsync|CounterX[0]                                                                                  ; sync_generator:hvsync|CounterX[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.791      ;
+-------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                   ;
+-----------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                   ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                        ; -4.854   ; 0.173 ; N/A      ; N/A     ; -3.201              ;
;  clk                                    ; -3.716   ; 0.173 ; N/A      ; N/A     ; -3.201              ;
;  frac_clock_divider:clk_divider|clk_div ; -4.854   ; 0.270 ; N/A      ; N/A     ; -1.487              ;
; Design-wide TNS                         ; -155.967 ; 0.0   ; 0.0      ; 0.0     ; -193.063            ;
;  clk                                    ; -97.616  ; 0.000 ; N/A      ; N/A     ; -154.401            ;
;  frac_clock_divider:clk_divider|clk_div ; -58.351  ; 0.000 ; N/A      ; N/A     ; -38.662             ;
+-----------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; vga_h_sync    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_v_sync    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; stupid_buzzer ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mosi                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cs                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sck                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vga_h_sync    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; vga_v_sync    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; vga_r         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; vga_g         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; vga_b         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; stupid_buzzer ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vga_h_sync    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vga_v_sync    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vga_r         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vga_g         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; vga_b         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; stupid_buzzer ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vga_h_sync    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; vga_v_sync    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; vga_r         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; vga_g         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; vga_b         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; stupid_buzzer ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                             ;
+----------------------------------------+----------------------------------------+----------+----------+----------+----------+
; From Clock                             ; To Clock                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------+----------------------------------------+----------+----------+----------+----------+
; clk                                    ; clk                                    ; 321      ; 0        ; 0        ; 0        ;
; frac_clock_divider:clk_divider|clk_div ; clk                                    ; 571      ; 0        ; 0        ; 0        ;
; clk                                    ; frac_clock_divider:clk_divider|clk_div ; 9        ; 0        ; 0        ; 0        ;
; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 321      ; 0        ; 0        ; 0        ;
+----------------------------------------+----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                              ;
+----------------------------------------+----------------------------------------+----------+----------+----------+----------+
; From Clock                             ; To Clock                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------+----------------------------------------+----------+----------+----------+----------+
; clk                                    ; clk                                    ; 321      ; 0        ; 0        ; 0        ;
; frac_clock_divider:clk_divider|clk_div ; clk                                    ; 571      ; 0        ; 0        ; 0        ;
; clk                                    ; frac_clock_divider:clk_divider|clk_div ; 9        ; 0        ; 0        ; 0        ;
; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 321      ; 0        ; 0        ; 0        ;
+----------------------------------------+----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 3     ; 3    ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 5     ; 5    ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                 ;
+----------------------------------------+----------------------------------------+------+-------------+
; Target                                 ; Clock                                  ; Type ; Status      ;
+----------------------------------------+----------------------------------------+------+-------------+
; clk                                    ; clk                                    ; Base ; Constrained ;
; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; Base ; Constrained ;
+----------------------------------------+----------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; cs         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mosi       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sck        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; vga_b       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_h_sync  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_v_sync  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; cs         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mosi       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sck        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; vga_b       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_h_sync  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_v_sync  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Sun Oct 18 18:42:35 2020
Info: Command: quartus_sta ESSA_Assignment -c ESSA_Assignment
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ESSA_Assignment.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name frac_clock_divider:clk_divider|clk_div frac_clock_divider:clk_divider|clk_div
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.854
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.854             -58.351 frac_clock_divider:clk_divider|clk_div 
    Info (332119):    -3.716             -97.616 clk 
Info (332146): Worst-case hold slack is 0.444
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.444               0.000 clk 
    Info (332119):     0.666               0.000 frac_clock_divider:clk_divider|clk_div 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -154.401 clk 
    Info (332119):    -1.487             -38.662 frac_clock_divider:clk_divider|clk_div 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.418
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.418             -51.975 frac_clock_divider:clk_divider|clk_div 
    Info (332119):    -3.316             -84.449 clk 
Info (332146): Worst-case hold slack is 0.397
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.397               0.000 clk 
    Info (332119):     0.617               0.000 frac_clock_divider:clk_divider|clk_div 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -154.401 clk 
    Info (332119):    -1.487             -38.662 frac_clock_divider:clk_divider|clk_div 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.350
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.350              -9.386 frac_clock_divider:clk_divider|clk_div 
    Info (332119):    -1.060              -8.629 clk 
Info (332146): Worst-case hold slack is 0.173
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.173               0.000 clk 
    Info (332119):     0.270               0.000 frac_clock_divider:clk_divider|clk_div 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -82.917 clk 
    Info (332119):    -1.000             -26.000 frac_clock_divider:clk_divider|clk_div 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4762 megabytes
    Info: Processing ended: Sun Oct 18 18:42:38 2020
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


