// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
// Date        : Fri Feb 13 00:17:29 2026
// Host        : GoldenFlower running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode synth_stub
//               c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ip/design_1_dpuczdx8g_0_0/design_1_dpuczdx8g_0_0_stub.v
// Design      : design_1_dpuczdx8g_0_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xck26-sfvc784-2LV-c
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* CHECK_LICENSE_TYPE = "design_1_dpuczdx8g_0_0,DPUCZDX8G_v4_1_0,{}" *) (* CORE_GENERATION_INFO = "design_1_dpuczdx8g_0_0,DPUCZDX8G_v4_1_0,{x_ipProduct=Vivado 2024.2,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=dpuczdx8g,x_ipVersion=4.1,x_ipCoreRevision=0,x_ipLanguage=VHDL,x_ipSimLanguage=MIXED,VER_CHIP_PART=3,VER_DPU_NUM=1,CLK_GATING_ENA=0,DSP48_VER=DSP48E2,S_AXI_FREQ_MHZ=100,S_AXI_CLK_INDEPENDENT=1,S_AXI_SLAVES_BASE_ADDR=0x00000000,S_AXI_ID_BW=16,S_AXI_AWRLEN_BW=8,M_AXI_FREQ_MHZ=100,M_AXI_AWRLEN_BW=8,M_AXI_AWRUSER_BW=1,M_AXI_AWRLOCK_BW=1,GP_ID_BW=2,HP0_ID_BW=2,HP1_ID_BW=2,HP2_ID_BW=2,HP3_ID_BW=2,HP_DATA_BW=128,SYS_IP_VER=0x41,SYS_IP_TYPE=1,SYS_REGMAP_SIZE=12,SYS_REGMAP_VER=0x01,TIME_YEAR=26,TIME_MONTH=2,TIME_DAY=13,TIME_HOUR=0,TIME_QUARTER=0,GIT_COMMIT_ID=0x07d32c41,GIT_COMMIT_TIME=2023022121,VER_IP_REV=0x00,VER_TARGET=0x141,ARCH_HP_BW=3,ARCH_DATA_BW=1,ARCH_IMG_BKGRP=2,ARCH_PP=8,ARCH_ICP=8,ARCH_OCP=8,RAM_DEPTH_MEAN=1,RAM_DEPTH_BIAS=3,RAM_DEPTH_WGT=3,RAM_DEPTH_IMG=3,UBANK_IMG_N=0,UBANK_WGT_N=0,UBANK_BIAS=0,DBANK_IMG_N=0,DBANK_WGT_N=0,DBANK_BIAS=0,LOAD_AUGM=1,LOAD_IMG_MEAN=0,LOAD_PARALLEL=2,CONV_LEAKYRELU=1,CONV_RELU6=1,CONV_WR_PARALLEL=1,CONV_DSP_CASC_MAX=4,CONV_DSP_ACCU_ENA=1,SAVE_PARALLEL=2,SAVE_ARGMAX_ENA=1,POOL_AVERAGE=1,ELEW_PARALLEL=4,ELEW_MULT_EN=1,ALU_LEAKYRELU=0,ALU_PARALLEL=4,MISC_WR_PARALLEL=1,DNNDK_PRINT=Number of DPU Cores_1;Arch of DPU_B1024;RAM Usage_Low;Channel Augmentation_Enabled;DepthWiseConv_Enabled;AveragePool_Enabled;Conv ReLU Type_ReLU + LeakyReLU + ReLU6;Number of SFM cores_0;S-AXI Clock Mode_Independent;dpu_2x Clock Gating_Disabled;DSP48 Maximal Cascade Length_4;DSP48 Usage_High;Ultra-RAM Use per DPU_0;Enable timestamp auto-update_Enabled;Target Version_1.4.1;AXI Protocol_AXI4;S-AXI Data Width_32;M-AXI GP Data Width_32;M-AXI HP Data Width (DPU)_128;M-AXI HP Data Width (SFM)_128;M-AXI ID Width_2;DSP Slice Count_230;Ultra-RAM Count_0.0;Block-RAM Count_104.0,DPU1_GP_ID_BW=2,DPU1_HP0_ID_BW=2,DPU1_HP1_ID_BW=2,DPU1_HP2_ID_BW=2,DPU1_HP3_ID_BW=2,DPU1_UBANK_IMG_N=0,DPU1_UBANK_WGT_N=0,DPU1_UBANK_BIAS=0,DPU1_DBANK_IMG_N=0,DPU1_DBANK_WGT_N=0,DPU1_DBANK_BIAS=0,DPU2_GP_ID_BW=2,DPU2_HP0_ID_BW=2,DPU2_HP1_ID_BW=2,DPU2_HP2_ID_BW=2,DPU2_HP3_ID_BW=2,DPU2_UBANK_IMG_N=0,DPU2_UBANK_WGT_N=0,DPU2_UBANK_BIAS=0,DPU2_DBANK_IMG_N=0,DPU2_DBANK_WGT_N=0,DPU2_DBANK_BIAS=0,DPU3_GP_ID_BW=2,DPU3_HP0_ID_BW=2,DPU3_HP1_ID_BW=2,DPU3_HP2_ID_BW=2,DPU3_HP3_ID_BW=2,DPU3_UBANK_IMG_N=0,DPU3_UBANK_WGT_N=0,DPU3_UBANK_BIAS=0,DPU3_DBANK_IMG_N=0,DPU3_DBANK_WGT_N=0,DPU3_DBANK_BIAS=0,SFM_ENA=0,SFM_HP0_ID_BW=2,SFM_HP_DATA_BW=128}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) 
(* IP_DEFINITION_SOURCE = "package_project" *) (* X_CORE_INFO = "DPUCZDX8G_v4_1_0,Vivado 2024.2" *) 
module design_1_dpuczdx8g_0_0(s_axi_aclk, s_axi_aresetn, dpu_2x_clk, 
  dpu_2x_resetn, m_axi_dpu_aclk, m_axi_dpu_aresetn, dpu0_interrupt, s_axi_awid, s_axi_awaddr, 
  s_axi_awlen, s_axi_awsize, s_axi_awburst, s_axi_awlock, s_axi_awcache, s_axi_awprot, 
  s_axi_awqos, s_axi_awregion, s_axi_awuser, s_axi_awvalid, s_axi_awready, s_axi_wid, 
  s_axi_wdata, s_axi_wstrb, s_axi_wlast, s_axi_wvalid, s_axi_wready, s_axi_bid, s_axi_bresp, 
  s_axi_bvalid, s_axi_bready, s_axi_arid, s_axi_araddr, s_axi_arlen, s_axi_arsize, 
  s_axi_arburst, s_axi_arlock, s_axi_arcache, s_axi_arprot, s_axi_arqos, s_axi_arregion, 
  s_axi_aruser, s_axi_arvalid, s_axi_arready, s_axi_rid, s_axi_rdata, s_axi_rresp, s_axi_rlast, 
  s_axi_rvalid, s_axi_rready, dpu0_m_axi_instr_awid, dpu0_m_axi_instr_awaddr, 
  dpu0_m_axi_instr_awlen, dpu0_m_axi_instr_awsize, dpu0_m_axi_instr_awburst, 
  dpu0_m_axi_instr_awlock, dpu0_m_axi_instr_awcache, dpu0_m_axi_instr_awprot, 
  dpu0_m_axi_instr_awqos, dpu0_m_axi_instr_awuser, dpu0_m_axi_instr_awvalid, 
  dpu0_m_axi_instr_awready, dpu0_m_axi_instr_wid, dpu0_m_axi_instr_wdata, 
  dpu0_m_axi_instr_wstrb, dpu0_m_axi_instr_wlast, dpu0_m_axi_instr_wvalid, 
  dpu0_m_axi_instr_wready, dpu0_m_axi_instr_bid, dpu0_m_axi_instr_bresp, 
  dpu0_m_axi_instr_bvalid, dpu0_m_axi_instr_bready, dpu0_m_axi_instr_arid, 
  dpu0_m_axi_instr_araddr, dpu0_m_axi_instr_arlen, dpu0_m_axi_instr_arsize, 
  dpu0_m_axi_instr_arburst, dpu0_m_axi_instr_arlock, dpu0_m_axi_instr_arcache, 
  dpu0_m_axi_instr_arprot, dpu0_m_axi_instr_arqos, dpu0_m_axi_instr_aruser, 
  dpu0_m_axi_instr_arvalid, dpu0_m_axi_instr_arready, dpu0_m_axi_instr_rid, 
  dpu0_m_axi_instr_rdata, dpu0_m_axi_instr_rresp, dpu0_m_axi_instr_rlast, 
  dpu0_m_axi_instr_rvalid, dpu0_m_axi_instr_rready, dpu0_m_axi_data0_awid, 
  dpu0_m_axi_data0_awaddr, dpu0_m_axi_data0_awlen, dpu0_m_axi_data0_awsize, 
  dpu0_m_axi_data0_awburst, dpu0_m_axi_data0_awlock, dpu0_m_axi_data0_awcache, 
  dpu0_m_axi_data0_awprot, dpu0_m_axi_data0_awqos, dpu0_m_axi_data0_awuser, 
  dpu0_m_axi_data0_awvalid, dpu0_m_axi_data0_awready, dpu0_m_axi_data0_wid, 
  dpu0_m_axi_data0_wdata, dpu0_m_axi_data0_wstrb, dpu0_m_axi_data0_wlast, 
  dpu0_m_axi_data0_wvalid, dpu0_m_axi_data0_wready, dpu0_m_axi_data0_bid, 
  dpu0_m_axi_data0_bresp, dpu0_m_axi_data0_bvalid, dpu0_m_axi_data0_bready, 
  dpu0_m_axi_data0_arid, dpu0_m_axi_data0_araddr, dpu0_m_axi_data0_arlen, 
  dpu0_m_axi_data0_arsize, dpu0_m_axi_data0_arburst, dpu0_m_axi_data0_arlock, 
  dpu0_m_axi_data0_arcache, dpu0_m_axi_data0_arprot, dpu0_m_axi_data0_arqos, 
  dpu0_m_axi_data0_aruser, dpu0_m_axi_data0_arvalid, dpu0_m_axi_data0_arready, 
  dpu0_m_axi_data0_rid, dpu0_m_axi_data0_rdata, dpu0_m_axi_data0_rresp, 
  dpu0_m_axi_data0_rlast, dpu0_m_axi_data0_rvalid, dpu0_m_axi_data0_rready, 
  dpu0_m_axi_data1_awid, dpu0_m_axi_data1_awaddr, dpu0_m_axi_data1_awlen, 
  dpu0_m_axi_data1_awsize, dpu0_m_axi_data1_awburst, dpu0_m_axi_data1_awlock, 
  dpu0_m_axi_data1_awcache, dpu0_m_axi_data1_awprot, dpu0_m_axi_data1_awqos, 
  dpu0_m_axi_data1_awuser, dpu0_m_axi_data1_awvalid, dpu0_m_axi_data1_awready, 
  dpu0_m_axi_data1_wid, dpu0_m_axi_data1_wdata, dpu0_m_axi_data1_wstrb, 
  dpu0_m_axi_data1_wlast, dpu0_m_axi_data1_wvalid, dpu0_m_axi_data1_wready, 
  dpu0_m_axi_data1_bid, dpu0_m_axi_data1_bresp, dpu0_m_axi_data1_bvalid, 
  dpu0_m_axi_data1_bready, dpu0_m_axi_data1_arid, dpu0_m_axi_data1_araddr, 
  dpu0_m_axi_data1_arlen, dpu0_m_axi_data1_arsize, dpu0_m_axi_data1_arburst, 
  dpu0_m_axi_data1_arlock, dpu0_m_axi_data1_arcache, dpu0_m_axi_data1_arprot, 
  dpu0_m_axi_data1_arqos, dpu0_m_axi_data1_aruser, dpu0_m_axi_data1_arvalid, 
  dpu0_m_axi_data1_arready, dpu0_m_axi_data1_rid, dpu0_m_axi_data1_rdata, 
  dpu0_m_axi_data1_rresp, dpu0_m_axi_data1_rlast, dpu0_m_axi_data1_rvalid, 
  dpu0_m_axi_data1_rready)
/* synthesis syn_black_box black_box_pad_pin="s_axi_aresetn,dpu_2x_resetn,m_axi_dpu_aresetn,dpu0_interrupt,s_axi_awid[15:0],s_axi_awaddr[31:0],s_axi_awlen[7:0],s_axi_awsize[2:0],s_axi_awburst[1:0],s_axi_awlock[1:0],s_axi_awcache[3:0],s_axi_awprot[2:0],s_axi_awqos[3:0],s_axi_awregion[3:0],s_axi_awuser[15:0],s_axi_awvalid,s_axi_awready,s_axi_wid[15:0],s_axi_wdata[31:0],s_axi_wstrb[3:0],s_axi_wlast,s_axi_wvalid,s_axi_wready,s_axi_bid[15:0],s_axi_bresp[1:0],s_axi_bvalid,s_axi_bready,s_axi_arid[15:0],s_axi_araddr[31:0],s_axi_arlen[7:0],s_axi_arsize[2:0],s_axi_arburst[1:0],s_axi_arlock[1:0],s_axi_arcache[3:0],s_axi_arprot[2:0],s_axi_arqos[3:0],s_axi_arregion[3:0],s_axi_aruser[15:0],s_axi_arvalid,s_axi_arready,s_axi_rid[15:0],s_axi_rdata[31:0],s_axi_rresp[1:0],s_axi_rlast,s_axi_rvalid,s_axi_rready,dpu0_m_axi_instr_awid[1:0],dpu0_m_axi_instr_awaddr[39:0],dpu0_m_axi_instr_awlen[7:0],dpu0_m_axi_instr_awsize[2:0],dpu0_m_axi_instr_awburst[1:0],dpu0_m_axi_instr_awlock[0:0],dpu0_m_axi_instr_awcache[3:0],dpu0_m_axi_instr_awprot[2:0],dpu0_m_axi_instr_awqos[3:0],dpu0_m_axi_instr_awuser[0:0],dpu0_m_axi_instr_awvalid,dpu0_m_axi_instr_awready,dpu0_m_axi_instr_wid[5:0],dpu0_m_axi_instr_wdata[31:0],dpu0_m_axi_instr_wstrb[3:0],dpu0_m_axi_instr_wlast,dpu0_m_axi_instr_wvalid,dpu0_m_axi_instr_wready,dpu0_m_axi_instr_bid[5:0],dpu0_m_axi_instr_bresp[1:0],dpu0_m_axi_instr_bvalid,dpu0_m_axi_instr_bready,dpu0_m_axi_instr_arid[1:0],dpu0_m_axi_instr_araddr[39:0],dpu0_m_axi_instr_arlen[7:0],dpu0_m_axi_instr_arsize[2:0],dpu0_m_axi_instr_arburst[1:0],dpu0_m_axi_instr_arlock[0:0],dpu0_m_axi_instr_arcache[3:0],dpu0_m_axi_instr_arprot[2:0],dpu0_m_axi_instr_arqos[3:0],dpu0_m_axi_instr_aruser[0:0],dpu0_m_axi_instr_arvalid,dpu0_m_axi_instr_arready,dpu0_m_axi_instr_rid[5:0],dpu0_m_axi_instr_rdata[31:0],dpu0_m_axi_instr_rresp[1:0],dpu0_m_axi_instr_rlast,dpu0_m_axi_instr_rvalid,dpu0_m_axi_instr_rready,dpu0_m_axi_data0_awid[1:0],dpu0_m_axi_data0_awaddr[39:0],dpu0_m_axi_data0_awlen[7:0],dpu0_m_axi_data0_awsize[2:0],dpu0_m_axi_data0_awburst[1:0],dpu0_m_axi_data0_awlock[0:0],dpu0_m_axi_data0_awcache[3:0],dpu0_m_axi_data0_awprot[2:0],dpu0_m_axi_data0_awqos[3:0],dpu0_m_axi_data0_awuser[0:0],dpu0_m_axi_data0_awvalid,dpu0_m_axi_data0_awready,dpu0_m_axi_data0_wid[5:0],dpu0_m_axi_data0_wdata[127:0],dpu0_m_axi_data0_wstrb[15:0],dpu0_m_axi_data0_wlast,dpu0_m_axi_data0_wvalid,dpu0_m_axi_data0_wready,dpu0_m_axi_data0_bid[5:0],dpu0_m_axi_data0_bresp[1:0],dpu0_m_axi_data0_bvalid,dpu0_m_axi_data0_bready,dpu0_m_axi_data0_arid[1:0],dpu0_m_axi_data0_araddr[39:0],dpu0_m_axi_data0_arlen[7:0],dpu0_m_axi_data0_arsize[2:0],dpu0_m_axi_data0_arburst[1:0],dpu0_m_axi_data0_arlock[0:0],dpu0_m_axi_data0_arcache[3:0],dpu0_m_axi_data0_arprot[2:0],dpu0_m_axi_data0_arqos[3:0],dpu0_m_axi_data0_aruser[0:0],dpu0_m_axi_data0_arvalid,dpu0_m_axi_data0_arready,dpu0_m_axi_data0_rid[5:0],dpu0_m_axi_data0_rdata[127:0],dpu0_m_axi_data0_rresp[1:0],dpu0_m_axi_data0_rlast,dpu0_m_axi_data0_rvalid,dpu0_m_axi_data0_rready,dpu0_m_axi_data1_awid[1:0],dpu0_m_axi_data1_awaddr[39:0],dpu0_m_axi_data1_awlen[7:0],dpu0_m_axi_data1_awsize[2:0],dpu0_m_axi_data1_awburst[1:0],dpu0_m_axi_data1_awlock[0:0],dpu0_m_axi_data1_awcache[3:0],dpu0_m_axi_data1_awprot[2:0],dpu0_m_axi_data1_awqos[3:0],dpu0_m_axi_data1_awuser[0:0],dpu0_m_axi_data1_awvalid,dpu0_m_axi_data1_awready,dpu0_m_axi_data1_wid[5:0],dpu0_m_axi_data1_wdata[127:0],dpu0_m_axi_data1_wstrb[15:0],dpu0_m_axi_data1_wlast,dpu0_m_axi_data1_wvalid,dpu0_m_axi_data1_wready,dpu0_m_axi_data1_bid[5:0],dpu0_m_axi_data1_bresp[1:0],dpu0_m_axi_data1_bvalid,dpu0_m_axi_data1_bready,dpu0_m_axi_data1_arid[1:0],dpu0_m_axi_data1_araddr[39:0],dpu0_m_axi_data1_arlen[7:0],dpu0_m_axi_data1_arsize[2:0],dpu0_m_axi_data1_arburst[1:0],dpu0_m_axi_data1_arlock[0:0],dpu0_m_axi_data1_arcache[3:0],dpu0_m_axi_data1_arprot[2:0],dpu0_m_axi_data1_arqos[3:0],dpu0_m_axi_data1_aruser[0:0],dpu0_m_axi_data1_arvalid,dpu0_m_axi_data1_arready,dpu0_m_axi_data1_rid[5:0],dpu0_m_axi_data1_rdata[127:0],dpu0_m_axi_data1_rresp[1:0],dpu0_m_axi_data1_rlast,dpu0_m_axi_data1_rvalid,dpu0_m_axi_data1_rready" */
/* synthesis syn_force_seq_prim="s_axi_aclk" */
/* synthesis syn_force_seq_prim="dpu_2x_clk" */
/* synthesis syn_force_seq_prim="m_axi_dpu_aclk" */;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 s_axi_aclk CLK" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_aclk, ASSOCIATED_BUSIF S_AXI, ASSOCIATED_RESET s_axi_aresetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, INSERT_VIP 0" *) input s_axi_aclk /* synthesis syn_isclock = 1 */;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 s_axi_aresetn RST" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s_axi_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 dpu_2x_clk CLK" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME dpu_2x_clk, ASSOCIATED_CLKEN dpu_2x_clk_ce, ASSOCIATED_RESET dpu_2x_resetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, INSERT_VIP 0" *) input dpu_2x_clk /* synthesis syn_isclock = 1 */;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 dpu_2x_resetn RST" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME dpu_2x_resetn, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input dpu_2x_resetn;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 m_axi_dpu_aclk CLK" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_dpu_aclk, ASSOCIATED_RESET m_axi_dpu_aresetn, ASSOCIATED_BUSIF DPU0_M_AXI_DATA0:DPU0_M_AXI_DATA1:DPU0_M_AXI_DATA2:DPU0_M_AXI_DATA3:DPU0_M_AXI_INSTR:DPU1_M_AXI_DATA0:DPU1_M_AXI_DATA1:DPU1_M_AXI_DATA2:DPU1_M_AXI_DATA3:DPU1_M_AXI_INSTR:DPU2_M_AXI_DATA0:DPU2_M_AXI_DATA1:DPU2_M_AXI_DATA2:DPU2_M_AXI_DATA3:DPU2_M_AXI_INSTR:DPU3_M_AXI_DATA0:DPU3_M_AXI_DATA1:DPU3_M_AXI_DATA2:DPU3_M_AXI_DATA3:DPU3_M_AXI_INSTR:SFM_M_AXI, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, INSERT_VIP 0" *) input m_axi_dpu_aclk /* synthesis syn_isclock = 1 */;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 m_axi_dpu_aresetn RST" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_dpu_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input m_axi_dpu_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 dpu0_interrupt INTERRUPT" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME dpu0_interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output dpu0_interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWID" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 16, ADDR_WIDTH 32, AWUSER_WIDTH 16, ARUSER_WIDTH 16, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [15:0]s_axi_awid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWADDR" *) input [31:0]s_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWLEN" *) input [7:0]s_axi_awlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWSIZE" *) input [2:0]s_axi_awsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWBURST" *) input [1:0]s_axi_awburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWLOCK" *) input [1:0]s_axi_awlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWCACHE" *) input [3:0]s_axi_awcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWPROT" *) input [2:0]s_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWQOS" *) input [3:0]s_axi_awqos;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWREGION" *) input [3:0]s_axi_awregion;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWUSER" *) input [15:0]s_axi_awuser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWVALID" *) input s_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWREADY" *) output s_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WID" *) input [15:0]s_axi_wid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WDATA" *) input [31:0]s_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WSTRB" *) input [3:0]s_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WLAST" *) input s_axi_wlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WVALID" *) input s_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WREADY" *) output s_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BID" *) output [15:0]s_axi_bid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BRESP" *) output [1:0]s_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BVALID" *) output s_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BREADY" *) input s_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARID" *) input [15:0]s_axi_arid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARADDR" *) input [31:0]s_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARLEN" *) input [7:0]s_axi_arlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARSIZE" *) input [2:0]s_axi_arsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARBURST" *) input [1:0]s_axi_arburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARLOCK" *) input [1:0]s_axi_arlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARCACHE" *) input [3:0]s_axi_arcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARPROT" *) input [2:0]s_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARQOS" *) input [3:0]s_axi_arqos;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARREGION" *) input [3:0]s_axi_arregion;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARUSER" *) input [15:0]s_axi_aruser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARVALID" *) input s_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARREADY" *) output s_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RID" *) output [15:0]s_axi_rid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RDATA" *) output [31:0]s_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RRESP" *) output [1:0]s_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RLAST" *) output s_axi_rlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RVALID" *) output s_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RREADY" *) input s_axi_rready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_INSTR AWID" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME DPU0_M_AXI_INSTR, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 2, ADDR_WIDTH 40, AWUSER_WIDTH 1, ARUSER_WIDTH 1, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output [1:0]dpu0_m_axi_instr_awid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_INSTR AWADDR" *) output [39:0]dpu0_m_axi_instr_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_INSTR AWLEN" *) output [7:0]dpu0_m_axi_instr_awlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_INSTR AWSIZE" *) output [2:0]dpu0_m_axi_instr_awsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_INSTR AWBURST" *) output [1:0]dpu0_m_axi_instr_awburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_INSTR AWLOCK" *) output [0:0]dpu0_m_axi_instr_awlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_INSTR AWCACHE" *) output [3:0]dpu0_m_axi_instr_awcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_INSTR AWPROT" *) output [2:0]dpu0_m_axi_instr_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_INSTR AWQOS" *) output [3:0]dpu0_m_axi_instr_awqos;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_INSTR AWUSER" *) output [0:0]dpu0_m_axi_instr_awuser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_INSTR AWVALID" *) output dpu0_m_axi_instr_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_INSTR AWREADY" *) input dpu0_m_axi_instr_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_INSTR WID" *) output [5:0]dpu0_m_axi_instr_wid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_INSTR WDATA" *) output [31:0]dpu0_m_axi_instr_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_INSTR WSTRB" *) output [3:0]dpu0_m_axi_instr_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_INSTR WLAST" *) output dpu0_m_axi_instr_wlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_INSTR WVALID" *) output dpu0_m_axi_instr_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_INSTR WREADY" *) input dpu0_m_axi_instr_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_INSTR BID" *) input [5:0]dpu0_m_axi_instr_bid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_INSTR BRESP" *) input [1:0]dpu0_m_axi_instr_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_INSTR BVALID" *) input dpu0_m_axi_instr_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_INSTR BREADY" *) output dpu0_m_axi_instr_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_INSTR ARID" *) output [1:0]dpu0_m_axi_instr_arid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_INSTR ARADDR" *) output [39:0]dpu0_m_axi_instr_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_INSTR ARLEN" *) output [7:0]dpu0_m_axi_instr_arlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_INSTR ARSIZE" *) output [2:0]dpu0_m_axi_instr_arsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_INSTR ARBURST" *) output [1:0]dpu0_m_axi_instr_arburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_INSTR ARLOCK" *) output [0:0]dpu0_m_axi_instr_arlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_INSTR ARCACHE" *) output [3:0]dpu0_m_axi_instr_arcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_INSTR ARPROT" *) output [2:0]dpu0_m_axi_instr_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_INSTR ARQOS" *) output [3:0]dpu0_m_axi_instr_arqos;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_INSTR ARUSER" *) output [0:0]dpu0_m_axi_instr_aruser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_INSTR ARVALID" *) output dpu0_m_axi_instr_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_INSTR ARREADY" *) input dpu0_m_axi_instr_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_INSTR RID" *) input [5:0]dpu0_m_axi_instr_rid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_INSTR RDATA" *) input [31:0]dpu0_m_axi_instr_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_INSTR RRESP" *) input [1:0]dpu0_m_axi_instr_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_INSTR RLAST" *) input dpu0_m_axi_instr_rlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_INSTR RVALID" *) input dpu0_m_axi_instr_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_INSTR RREADY" *) output dpu0_m_axi_instr_rready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA0 AWID" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME DPU0_M_AXI_DATA0, DATA_WIDTH 128, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 2, ADDR_WIDTH 40, AWUSER_WIDTH 1, ARUSER_WIDTH 1, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output [1:0]dpu0_m_axi_data0_awid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA0 AWADDR" *) output [39:0]dpu0_m_axi_data0_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA0 AWLEN" *) output [7:0]dpu0_m_axi_data0_awlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA0 AWSIZE" *) output [2:0]dpu0_m_axi_data0_awsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA0 AWBURST" *) output [1:0]dpu0_m_axi_data0_awburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA0 AWLOCK" *) output [0:0]dpu0_m_axi_data0_awlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA0 AWCACHE" *) output [3:0]dpu0_m_axi_data0_awcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA0 AWPROT" *) output [2:0]dpu0_m_axi_data0_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA0 AWQOS" *) output [3:0]dpu0_m_axi_data0_awqos;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA0 AWUSER" *) output [0:0]dpu0_m_axi_data0_awuser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA0 AWVALID" *) output dpu0_m_axi_data0_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA0 AWREADY" *) input dpu0_m_axi_data0_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA0 WID" *) output [5:0]dpu0_m_axi_data0_wid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA0 WDATA" *) output [127:0]dpu0_m_axi_data0_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA0 WSTRB" *) output [15:0]dpu0_m_axi_data0_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA0 WLAST" *) output dpu0_m_axi_data0_wlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA0 WVALID" *) output dpu0_m_axi_data0_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA0 WREADY" *) input dpu0_m_axi_data0_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA0 BID" *) input [5:0]dpu0_m_axi_data0_bid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA0 BRESP" *) input [1:0]dpu0_m_axi_data0_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA0 BVALID" *) input dpu0_m_axi_data0_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA0 BREADY" *) output dpu0_m_axi_data0_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA0 ARID" *) output [1:0]dpu0_m_axi_data0_arid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA0 ARADDR" *) output [39:0]dpu0_m_axi_data0_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA0 ARLEN" *) output [7:0]dpu0_m_axi_data0_arlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA0 ARSIZE" *) output [2:0]dpu0_m_axi_data0_arsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA0 ARBURST" *) output [1:0]dpu0_m_axi_data0_arburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA0 ARLOCK" *) output [0:0]dpu0_m_axi_data0_arlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA0 ARCACHE" *) output [3:0]dpu0_m_axi_data0_arcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA0 ARPROT" *) output [2:0]dpu0_m_axi_data0_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA0 ARQOS" *) output [3:0]dpu0_m_axi_data0_arqos;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA0 ARUSER" *) output [0:0]dpu0_m_axi_data0_aruser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA0 ARVALID" *) output dpu0_m_axi_data0_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA0 ARREADY" *) input dpu0_m_axi_data0_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA0 RID" *) input [5:0]dpu0_m_axi_data0_rid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA0 RDATA" *) input [127:0]dpu0_m_axi_data0_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA0 RRESP" *) input [1:0]dpu0_m_axi_data0_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA0 RLAST" *) input dpu0_m_axi_data0_rlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA0 RVALID" *) input dpu0_m_axi_data0_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA0 RREADY" *) output dpu0_m_axi_data0_rready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA1 AWID" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME DPU0_M_AXI_DATA1, DATA_WIDTH 128, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 2, ADDR_WIDTH 40, AWUSER_WIDTH 1, ARUSER_WIDTH 1, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output [1:0]dpu0_m_axi_data1_awid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA1 AWADDR" *) output [39:0]dpu0_m_axi_data1_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA1 AWLEN" *) output [7:0]dpu0_m_axi_data1_awlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA1 AWSIZE" *) output [2:0]dpu0_m_axi_data1_awsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA1 AWBURST" *) output [1:0]dpu0_m_axi_data1_awburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA1 AWLOCK" *) output [0:0]dpu0_m_axi_data1_awlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA1 AWCACHE" *) output [3:0]dpu0_m_axi_data1_awcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA1 AWPROT" *) output [2:0]dpu0_m_axi_data1_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA1 AWQOS" *) output [3:0]dpu0_m_axi_data1_awqos;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA1 AWUSER" *) output [0:0]dpu0_m_axi_data1_awuser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA1 AWVALID" *) output dpu0_m_axi_data1_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA1 AWREADY" *) input dpu0_m_axi_data1_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA1 WID" *) output [5:0]dpu0_m_axi_data1_wid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA1 WDATA" *) output [127:0]dpu0_m_axi_data1_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA1 WSTRB" *) output [15:0]dpu0_m_axi_data1_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA1 WLAST" *) output dpu0_m_axi_data1_wlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA1 WVALID" *) output dpu0_m_axi_data1_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA1 WREADY" *) input dpu0_m_axi_data1_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA1 BID" *) input [5:0]dpu0_m_axi_data1_bid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA1 BRESP" *) input [1:0]dpu0_m_axi_data1_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA1 BVALID" *) input dpu0_m_axi_data1_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA1 BREADY" *) output dpu0_m_axi_data1_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA1 ARID" *) output [1:0]dpu0_m_axi_data1_arid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA1 ARADDR" *) output [39:0]dpu0_m_axi_data1_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA1 ARLEN" *) output [7:0]dpu0_m_axi_data1_arlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA1 ARSIZE" *) output [2:0]dpu0_m_axi_data1_arsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA1 ARBURST" *) output [1:0]dpu0_m_axi_data1_arburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA1 ARLOCK" *) output [0:0]dpu0_m_axi_data1_arlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA1 ARCACHE" *) output [3:0]dpu0_m_axi_data1_arcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA1 ARPROT" *) output [2:0]dpu0_m_axi_data1_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA1 ARQOS" *) output [3:0]dpu0_m_axi_data1_arqos;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA1 ARUSER" *) output [0:0]dpu0_m_axi_data1_aruser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA1 ARVALID" *) output dpu0_m_axi_data1_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA1 ARREADY" *) input dpu0_m_axi_data1_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA1 RID" *) input [5:0]dpu0_m_axi_data1_rid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA1 RDATA" *) input [127:0]dpu0_m_axi_data1_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA1 RRESP" *) input [1:0]dpu0_m_axi_data1_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA1 RLAST" *) input dpu0_m_axi_data1_rlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA1 RVALID" *) input dpu0_m_axi_data1_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 DPU0_M_AXI_DATA1 RREADY" *) output dpu0_m_axi_data1_rready;
endmodule
