
PitchMatchingGame.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000091d4  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000cec  08009398  08009398  0000a398  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a084  0800a084  0000c1d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800a084  0800a084  0000b084  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a08c  0800a08c  0000c1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a08c  0800a08c  0000b08c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a090  0800a090  0000b090  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  0800a094  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0001fffc  200001d4  0800a268  0000c1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200201d0  0800a268  0000d1d0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a8b0  00000000  00000000  0000c204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000314a  00000000  00000000  00026ab4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001508  00000000  00000000  00029c00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001036  00000000  00000000  0002b108  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002cdff  00000000  00000000  0002c13e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000171a0  00000000  00000000  00058f3d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00112dd6  00000000  00000000  000700dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000b8  00000000  00000000  00182eb3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006a74  00000000  00000000  00182f6c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  001899e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    000000fa  00000000  00000000  00189a48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 00000010  00000000  00000000  00189b42  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200001d4 	.word	0x200001d4
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800937c 	.word	0x0800937c

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200001d8 	.word	0x200001d8
 80001fc:	0800937c 	.word	0x0800937c

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_uldivmod>:
 8000bd8:	b953      	cbnz	r3, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bda:	b94a      	cbnz	r2, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bdc:	2900      	cmp	r1, #0
 8000bde:	bf08      	it	eq
 8000be0:	2800      	cmpeq	r0, #0
 8000be2:	bf1c      	itt	ne
 8000be4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000be8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bec:	f000 b988 	b.w	8000f00 <__aeabi_idiv0>
 8000bf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bf8:	f000 f806 	bl	8000c08 <__udivmoddi4>
 8000bfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c04:	b004      	add	sp, #16
 8000c06:	4770      	bx	lr

08000c08 <__udivmoddi4>:
 8000c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c0c:	9d08      	ldr	r5, [sp, #32]
 8000c0e:	468e      	mov	lr, r1
 8000c10:	4604      	mov	r4, r0
 8000c12:	4688      	mov	r8, r1
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d14a      	bne.n	8000cae <__udivmoddi4+0xa6>
 8000c18:	428a      	cmp	r2, r1
 8000c1a:	4617      	mov	r7, r2
 8000c1c:	d962      	bls.n	8000ce4 <__udivmoddi4+0xdc>
 8000c1e:	fab2 f682 	clz	r6, r2
 8000c22:	b14e      	cbz	r6, 8000c38 <__udivmoddi4+0x30>
 8000c24:	f1c6 0320 	rsb	r3, r6, #32
 8000c28:	fa01 f806 	lsl.w	r8, r1, r6
 8000c2c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c30:	40b7      	lsls	r7, r6
 8000c32:	ea43 0808 	orr.w	r8, r3, r8
 8000c36:	40b4      	lsls	r4, r6
 8000c38:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c3c:	fa1f fc87 	uxth.w	ip, r7
 8000c40:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c44:	0c23      	lsrs	r3, r4, #16
 8000c46:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c4a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c4e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c52:	429a      	cmp	r2, r3
 8000c54:	d909      	bls.n	8000c6a <__udivmoddi4+0x62>
 8000c56:	18fb      	adds	r3, r7, r3
 8000c58:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c5c:	f080 80ea 	bcs.w	8000e34 <__udivmoddi4+0x22c>
 8000c60:	429a      	cmp	r2, r3
 8000c62:	f240 80e7 	bls.w	8000e34 <__udivmoddi4+0x22c>
 8000c66:	3902      	subs	r1, #2
 8000c68:	443b      	add	r3, r7
 8000c6a:	1a9a      	subs	r2, r3, r2
 8000c6c:	b2a3      	uxth	r3, r4
 8000c6e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c72:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c7a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c7e:	459c      	cmp	ip, r3
 8000c80:	d909      	bls.n	8000c96 <__udivmoddi4+0x8e>
 8000c82:	18fb      	adds	r3, r7, r3
 8000c84:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000c88:	f080 80d6 	bcs.w	8000e38 <__udivmoddi4+0x230>
 8000c8c:	459c      	cmp	ip, r3
 8000c8e:	f240 80d3 	bls.w	8000e38 <__udivmoddi4+0x230>
 8000c92:	443b      	add	r3, r7
 8000c94:	3802      	subs	r0, #2
 8000c96:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c9a:	eba3 030c 	sub.w	r3, r3, ip
 8000c9e:	2100      	movs	r1, #0
 8000ca0:	b11d      	cbz	r5, 8000caa <__udivmoddi4+0xa2>
 8000ca2:	40f3      	lsrs	r3, r6
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	e9c5 3200 	strd	r3, r2, [r5]
 8000caa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cae:	428b      	cmp	r3, r1
 8000cb0:	d905      	bls.n	8000cbe <__udivmoddi4+0xb6>
 8000cb2:	b10d      	cbz	r5, 8000cb8 <__udivmoddi4+0xb0>
 8000cb4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cb8:	2100      	movs	r1, #0
 8000cba:	4608      	mov	r0, r1
 8000cbc:	e7f5      	b.n	8000caa <__udivmoddi4+0xa2>
 8000cbe:	fab3 f183 	clz	r1, r3
 8000cc2:	2900      	cmp	r1, #0
 8000cc4:	d146      	bne.n	8000d54 <__udivmoddi4+0x14c>
 8000cc6:	4573      	cmp	r3, lr
 8000cc8:	d302      	bcc.n	8000cd0 <__udivmoddi4+0xc8>
 8000cca:	4282      	cmp	r2, r0
 8000ccc:	f200 8105 	bhi.w	8000eda <__udivmoddi4+0x2d2>
 8000cd0:	1a84      	subs	r4, r0, r2
 8000cd2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cd6:	2001      	movs	r0, #1
 8000cd8:	4690      	mov	r8, r2
 8000cda:	2d00      	cmp	r5, #0
 8000cdc:	d0e5      	beq.n	8000caa <__udivmoddi4+0xa2>
 8000cde:	e9c5 4800 	strd	r4, r8, [r5]
 8000ce2:	e7e2      	b.n	8000caa <__udivmoddi4+0xa2>
 8000ce4:	2a00      	cmp	r2, #0
 8000ce6:	f000 8090 	beq.w	8000e0a <__udivmoddi4+0x202>
 8000cea:	fab2 f682 	clz	r6, r2
 8000cee:	2e00      	cmp	r6, #0
 8000cf0:	f040 80a4 	bne.w	8000e3c <__udivmoddi4+0x234>
 8000cf4:	1a8a      	subs	r2, r1, r2
 8000cf6:	0c03      	lsrs	r3, r0, #16
 8000cf8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cfc:	b280      	uxth	r0, r0
 8000cfe:	b2bc      	uxth	r4, r7
 8000d00:	2101      	movs	r1, #1
 8000d02:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d06:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d0a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d0e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d12:	429a      	cmp	r2, r3
 8000d14:	d907      	bls.n	8000d26 <__udivmoddi4+0x11e>
 8000d16:	18fb      	adds	r3, r7, r3
 8000d18:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000d1c:	d202      	bcs.n	8000d24 <__udivmoddi4+0x11c>
 8000d1e:	429a      	cmp	r2, r3
 8000d20:	f200 80e0 	bhi.w	8000ee4 <__udivmoddi4+0x2dc>
 8000d24:	46c4      	mov	ip, r8
 8000d26:	1a9b      	subs	r3, r3, r2
 8000d28:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d2c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d30:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d34:	fb02 f404 	mul.w	r4, r2, r4
 8000d38:	429c      	cmp	r4, r3
 8000d3a:	d907      	bls.n	8000d4c <__udivmoddi4+0x144>
 8000d3c:	18fb      	adds	r3, r7, r3
 8000d3e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d42:	d202      	bcs.n	8000d4a <__udivmoddi4+0x142>
 8000d44:	429c      	cmp	r4, r3
 8000d46:	f200 80ca 	bhi.w	8000ede <__udivmoddi4+0x2d6>
 8000d4a:	4602      	mov	r2, r0
 8000d4c:	1b1b      	subs	r3, r3, r4
 8000d4e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d52:	e7a5      	b.n	8000ca0 <__udivmoddi4+0x98>
 8000d54:	f1c1 0620 	rsb	r6, r1, #32
 8000d58:	408b      	lsls	r3, r1
 8000d5a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d5e:	431f      	orrs	r7, r3
 8000d60:	fa0e f401 	lsl.w	r4, lr, r1
 8000d64:	fa20 f306 	lsr.w	r3, r0, r6
 8000d68:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d6c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d70:	4323      	orrs	r3, r4
 8000d72:	fa00 f801 	lsl.w	r8, r0, r1
 8000d76:	fa1f fc87 	uxth.w	ip, r7
 8000d7a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d7e:	0c1c      	lsrs	r4, r3, #16
 8000d80:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d84:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d88:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d8c:	45a6      	cmp	lr, r4
 8000d8e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d92:	d909      	bls.n	8000da8 <__udivmoddi4+0x1a0>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000d9a:	f080 809c 	bcs.w	8000ed6 <__udivmoddi4+0x2ce>
 8000d9e:	45a6      	cmp	lr, r4
 8000da0:	f240 8099 	bls.w	8000ed6 <__udivmoddi4+0x2ce>
 8000da4:	3802      	subs	r0, #2
 8000da6:	443c      	add	r4, r7
 8000da8:	eba4 040e 	sub.w	r4, r4, lr
 8000dac:	fa1f fe83 	uxth.w	lr, r3
 8000db0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000db4:	fb09 4413 	mls	r4, r9, r3, r4
 8000db8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dbc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dc0:	45a4      	cmp	ip, r4
 8000dc2:	d908      	bls.n	8000dd6 <__udivmoddi4+0x1ce>
 8000dc4:	193c      	adds	r4, r7, r4
 8000dc6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000dca:	f080 8082 	bcs.w	8000ed2 <__udivmoddi4+0x2ca>
 8000dce:	45a4      	cmp	ip, r4
 8000dd0:	d97f      	bls.n	8000ed2 <__udivmoddi4+0x2ca>
 8000dd2:	3b02      	subs	r3, #2
 8000dd4:	443c      	add	r4, r7
 8000dd6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dda:	eba4 040c 	sub.w	r4, r4, ip
 8000dde:	fba0 ec02 	umull	lr, ip, r0, r2
 8000de2:	4564      	cmp	r4, ip
 8000de4:	4673      	mov	r3, lr
 8000de6:	46e1      	mov	r9, ip
 8000de8:	d362      	bcc.n	8000eb0 <__udivmoddi4+0x2a8>
 8000dea:	d05f      	beq.n	8000eac <__udivmoddi4+0x2a4>
 8000dec:	b15d      	cbz	r5, 8000e06 <__udivmoddi4+0x1fe>
 8000dee:	ebb8 0203 	subs.w	r2, r8, r3
 8000df2:	eb64 0409 	sbc.w	r4, r4, r9
 8000df6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dfa:	fa22 f301 	lsr.w	r3, r2, r1
 8000dfe:	431e      	orrs	r6, r3
 8000e00:	40cc      	lsrs	r4, r1
 8000e02:	e9c5 6400 	strd	r6, r4, [r5]
 8000e06:	2100      	movs	r1, #0
 8000e08:	e74f      	b.n	8000caa <__udivmoddi4+0xa2>
 8000e0a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e0e:	0c01      	lsrs	r1, r0, #16
 8000e10:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e14:	b280      	uxth	r0, r0
 8000e16:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e1a:	463b      	mov	r3, r7
 8000e1c:	4638      	mov	r0, r7
 8000e1e:	463c      	mov	r4, r7
 8000e20:	46b8      	mov	r8, r7
 8000e22:	46be      	mov	lr, r7
 8000e24:	2620      	movs	r6, #32
 8000e26:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e2a:	eba2 0208 	sub.w	r2, r2, r8
 8000e2e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e32:	e766      	b.n	8000d02 <__udivmoddi4+0xfa>
 8000e34:	4601      	mov	r1, r0
 8000e36:	e718      	b.n	8000c6a <__udivmoddi4+0x62>
 8000e38:	4610      	mov	r0, r2
 8000e3a:	e72c      	b.n	8000c96 <__udivmoddi4+0x8e>
 8000e3c:	f1c6 0220 	rsb	r2, r6, #32
 8000e40:	fa2e f302 	lsr.w	r3, lr, r2
 8000e44:	40b7      	lsls	r7, r6
 8000e46:	40b1      	lsls	r1, r6
 8000e48:	fa20 f202 	lsr.w	r2, r0, r2
 8000e4c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e50:	430a      	orrs	r2, r1
 8000e52:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e56:	b2bc      	uxth	r4, r7
 8000e58:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e5c:	0c11      	lsrs	r1, r2, #16
 8000e5e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e62:	fb08 f904 	mul.w	r9, r8, r4
 8000e66:	40b0      	lsls	r0, r6
 8000e68:	4589      	cmp	r9, r1
 8000e6a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e6e:	b280      	uxth	r0, r0
 8000e70:	d93e      	bls.n	8000ef0 <__udivmoddi4+0x2e8>
 8000e72:	1879      	adds	r1, r7, r1
 8000e74:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000e78:	d201      	bcs.n	8000e7e <__udivmoddi4+0x276>
 8000e7a:	4589      	cmp	r9, r1
 8000e7c:	d81f      	bhi.n	8000ebe <__udivmoddi4+0x2b6>
 8000e7e:	eba1 0109 	sub.w	r1, r1, r9
 8000e82:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e86:	fb09 f804 	mul.w	r8, r9, r4
 8000e8a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e8e:	b292      	uxth	r2, r2
 8000e90:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e94:	4542      	cmp	r2, r8
 8000e96:	d229      	bcs.n	8000eec <__udivmoddi4+0x2e4>
 8000e98:	18ba      	adds	r2, r7, r2
 8000e9a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000e9e:	d2c4      	bcs.n	8000e2a <__udivmoddi4+0x222>
 8000ea0:	4542      	cmp	r2, r8
 8000ea2:	d2c2      	bcs.n	8000e2a <__udivmoddi4+0x222>
 8000ea4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ea8:	443a      	add	r2, r7
 8000eaa:	e7be      	b.n	8000e2a <__udivmoddi4+0x222>
 8000eac:	45f0      	cmp	r8, lr
 8000eae:	d29d      	bcs.n	8000dec <__udivmoddi4+0x1e4>
 8000eb0:	ebbe 0302 	subs.w	r3, lr, r2
 8000eb4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000eb8:	3801      	subs	r0, #1
 8000eba:	46e1      	mov	r9, ip
 8000ebc:	e796      	b.n	8000dec <__udivmoddi4+0x1e4>
 8000ebe:	eba7 0909 	sub.w	r9, r7, r9
 8000ec2:	4449      	add	r1, r9
 8000ec4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ec8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ecc:	fb09 f804 	mul.w	r8, r9, r4
 8000ed0:	e7db      	b.n	8000e8a <__udivmoddi4+0x282>
 8000ed2:	4673      	mov	r3, lr
 8000ed4:	e77f      	b.n	8000dd6 <__udivmoddi4+0x1ce>
 8000ed6:	4650      	mov	r0, sl
 8000ed8:	e766      	b.n	8000da8 <__udivmoddi4+0x1a0>
 8000eda:	4608      	mov	r0, r1
 8000edc:	e6fd      	b.n	8000cda <__udivmoddi4+0xd2>
 8000ede:	443b      	add	r3, r7
 8000ee0:	3a02      	subs	r2, #2
 8000ee2:	e733      	b.n	8000d4c <__udivmoddi4+0x144>
 8000ee4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ee8:	443b      	add	r3, r7
 8000eea:	e71c      	b.n	8000d26 <__udivmoddi4+0x11e>
 8000eec:	4649      	mov	r1, r9
 8000eee:	e79c      	b.n	8000e2a <__udivmoddi4+0x222>
 8000ef0:	eba1 0109 	sub.w	r1, r1, r9
 8000ef4:	46c4      	mov	ip, r8
 8000ef6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000efa:	fb09 f804 	mul.w	r8, r9, r4
 8000efe:	e7c4      	b.n	8000e8a <__udivmoddi4+0x282>

08000f00 <__aeabi_idiv0>:
 8000f00:	4770      	bx	lr
 8000f02:	bf00      	nop

08000f04 <play_sound>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void play_sound(void)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b084      	sub	sp, #16
 8000f08:	af02      	add	r7, sp, #8
	//generate sine wave:
	for (int i = 0; i < DAC_MAX_BUFFER_SIZE; i++) {
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	607b      	str	r3, [r7, #4]
 8000f0e:	e032      	b.n	8000f76 <play_sound+0x72>
	  angle = 2.0f * 3.1415926535f * i / DAC_MAX_BUFFER_SIZE;
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	ee07 3a90 	vmov	s15, r3
 8000f16:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f1a:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8000f94 <play_sound+0x90>
 8000f1e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000f22:	eef3 6a0e 	vmov.f32	s13, #62	@ 0x41f00000  30.0
 8000f26:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f2a:	4b1b      	ldr	r3, [pc, #108]	@ (8000f98 <play_sound+0x94>)
 8000f2c:	edc3 7a00 	vstr	s15, [r3]
	  sine_value = arm_sin_f32(angle);
 8000f30:	4b19      	ldr	r3, [pc, #100]	@ (8000f98 <play_sound+0x94>)
 8000f32:	edd3 7a00 	vldr	s15, [r3]
 8000f36:	eeb0 0a67 	vmov.f32	s0, s15
 8000f3a:	f005 fb21 	bl	8006580 <arm_sin_f32>
 8000f3e:	eef0 7a40 	vmov.f32	s15, s0
 8000f42:	4b16      	ldr	r3, [pc, #88]	@ (8000f9c <play_sound+0x98>)
 8000f44:	edc3 7a00 	vstr	s15, [r3]
	  sine_wave_array[i] = (uint16_t)(2047.5f * sine_value + 2047.5f);
 8000f48:	4b14      	ldr	r3, [pc, #80]	@ (8000f9c <play_sound+0x98>)
 8000f4a:	edd3 7a00 	vldr	s15, [r3]
 8000f4e:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8000fa0 <play_sound+0x9c>
 8000f52:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f56:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8000fa0 <play_sound+0x9c>
 8000f5a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000f5e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000f62:	ee17 3a90 	vmov	r3, s15
 8000f66:	b299      	uxth	r1, r3
 8000f68:	4a0e      	ldr	r2, [pc, #56]	@ (8000fa4 <play_sound+0xa0>)
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (int i = 0; i < DAC_MAX_BUFFER_SIZE; i++) {
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	3301      	adds	r3, #1
 8000f74:	607b      	str	r3, [r7, #4]
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	2b1d      	cmp	r3, #29
 8000f7a:	ddc9      	ble.n	8000f10 <play_sound+0xc>
	}
	// Start DAC in DMA mode for the sine wave:
	HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*)sine_wave_array,DAC_MAX_BUFFER_SIZE, DAC_ALIGN_12B_R); //set DAC to read bytes from memory...
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	9300      	str	r3, [sp, #0]
 8000f80:	231e      	movs	r3, #30
 8000f82:	4a08      	ldr	r2, [pc, #32]	@ (8000fa4 <play_sound+0xa0>)
 8000f84:	2100      	movs	r1, #0
 8000f86:	4808      	ldr	r0, [pc, #32]	@ (8000fa8 <play_sound+0xa4>)
 8000f88:	f001 f8e0 	bl	800214c <HAL_DAC_Start_DMA>
}
 8000f8c:	bf00      	nop
 8000f8e:	3708      	adds	r7, #8
 8000f90:	46bd      	mov	sp, r7
 8000f92:	bd80      	pop	{r7, pc}
 8000f94:	40c90fdb 	.word	0x40c90fdb
 8000f98:	20000438 	.word	0x20000438
 8000f9c:	20000434 	.word	0x20000434
 8000fa0:	44fff000 	.word	0x44fff000
 8000fa4:	20020014 	.word	0x20020014
 8000fa8:	200001f0 	.word	0x200001f0

08000fac <set_random_frequency>:

void set_random_frequency(void)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b084      	sub	sp, #16
 8000fb0:	af00      	add	r7, sp, #0
    // Generate random number between 400 Hz and 2100 Hz (example range)
	// rand() gives a random integer between 0 and RAND_MAX (usually 32767).
    target_freq = 400 + (rand() % 1700);
 8000fb2:	f005 fb59 	bl	8006668 <rand>
 8000fb6:	4602      	mov	r2, r0
 8000fb8:	4b30      	ldr	r3, [pc, #192]	@ (800107c <set_random_frequency+0xd0>)
 8000fba:	fb83 1302 	smull	r1, r3, r3, r2
 8000fbe:	11d9      	asrs	r1, r3, #7
 8000fc0:	17d3      	asrs	r3, r2, #31
 8000fc2:	1acb      	subs	r3, r1, r3
 8000fc4:	f240 61a4 	movw	r1, #1700	@ 0x6a4
 8000fc8:	fb01 f303 	mul.w	r3, r1, r3
 8000fcc:	1ad3      	subs	r3, r2, r3
 8000fce:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 8000fd2:	461a      	mov	r2, r3
 8000fd4:	4b2a      	ldr	r3, [pc, #168]	@ (8001080 <set_random_frequency+0xd4>)
 8000fd6:	601a      	str	r2, [r3, #0]

    // Assuming your timer clock = 80 MHz (adjust if different)
    uint32_t timer_clock = 120000000;
 8000fd8:	4b2a      	ldr	r3, [pc, #168]	@ (8001084 <set_random_frequency+0xd8>)
 8000fda:	60fb      	str	r3, [r7, #12]

    // Compute new ARR value:
    // DAC update rate = timer_clock / (Prescaler+1) / (Period+1)
    // You need the update rate to be f_timer = N_samples * f_out
    uint32_t f_timer = DAC_MAX_BUFFER_SIZE * target_freq;
 8000fdc:	4b28      	ldr	r3, [pc, #160]	@ (8001080 <set_random_frequency+0xd4>)
 8000fde:	681a      	ldr	r2, [r3, #0]
 8000fe0:	4613      	mov	r3, r2
 8000fe2:	011b      	lsls	r3, r3, #4
 8000fe4:	1a9b      	subs	r3, r3, r2
 8000fe6:	005b      	lsls	r3, r3, #1
 8000fe8:	60bb      	str	r3, [r7, #8]
    uint32_t new_period = (timer_clock / f_timer) - 1;
 8000fea:	68fa      	ldr	r2, [r7, #12]
 8000fec:	68bb      	ldr	r3, [r7, #8]
 8000fee:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ff2:	3b01      	subs	r3, #1
 8000ff4:	607b      	str	r3, [r7, #4]

    __HAL_TIM_DISABLE(&htim2);
 8000ff6:	4b24      	ldr	r3, [pc, #144]	@ (8001088 <set_random_frequency+0xdc>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	6a1a      	ldr	r2, [r3, #32]
 8000ffc:	f241 1311 	movw	r3, #4369	@ 0x1111
 8001000:	4013      	ands	r3, r2
 8001002:	2b00      	cmp	r3, #0
 8001004:	d10f      	bne.n	8001026 <set_random_frequency+0x7a>
 8001006:	4b20      	ldr	r3, [pc, #128]	@ (8001088 <set_random_frequency+0xdc>)
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	6a1a      	ldr	r2, [r3, #32]
 800100c:	f240 4344 	movw	r3, #1092	@ 0x444
 8001010:	4013      	ands	r3, r2
 8001012:	2b00      	cmp	r3, #0
 8001014:	d107      	bne.n	8001026 <set_random_frequency+0x7a>
 8001016:	4b1c      	ldr	r3, [pc, #112]	@ (8001088 <set_random_frequency+0xdc>)
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	681a      	ldr	r2, [r3, #0]
 800101c:	4b1a      	ldr	r3, [pc, #104]	@ (8001088 <set_random_frequency+0xdc>)
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	f022 0201 	bic.w	r2, r2, #1
 8001024:	601a      	str	r2, [r3, #0]
    __HAL_TIM_SET_AUTORELOAD(&htim2, new_period);
 8001026:	4b18      	ldr	r3, [pc, #96]	@ (8001088 <set_random_frequency+0xdc>)
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	687a      	ldr	r2, [r7, #4]
 800102c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800102e:	4a16      	ldr	r2, [pc, #88]	@ (8001088 <set_random_frequency+0xdc>)
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	60d3      	str	r3, [r2, #12]
    __HAL_TIM_SET_COUNTER(&htim2, 0);
 8001034:	4b14      	ldr	r3, [pc, #80]	@ (8001088 <set_random_frequency+0xdc>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	2200      	movs	r2, #0
 800103a:	625a      	str	r2, [r3, #36]	@ 0x24
    __HAL_TIM_ENABLE(&htim2);
 800103c:	4b12      	ldr	r3, [pc, #72]	@ (8001088 <set_random_frequency+0xdc>)
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	681a      	ldr	r2, [r3, #0]
 8001042:	4b11      	ldr	r3, [pc, #68]	@ (8001088 <set_random_frequency+0xdc>)
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	f042 0201 	orr.w	r2, r2, #1
 800104a:	601a      	str	r2, [r3, #0]

    real_freq = (float32_t)timer_clock / ((new_period + 1) * DAC_MAX_BUFFER_SIZE);
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	ee07 3a90 	vmov	s15, r3
 8001052:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	1c5a      	adds	r2, r3, #1
 800105a:	4613      	mov	r3, r2
 800105c:	011b      	lsls	r3, r3, #4
 800105e:	1a9b      	subs	r3, r3, r2
 8001060:	005b      	lsls	r3, r3, #1
 8001062:	ee07 3a90 	vmov	s15, r3
 8001066:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800106a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800106e:	4b07      	ldr	r3, [pc, #28]	@ (800108c <set_random_frequency+0xe0>)
 8001070:	edc3 7a00 	vstr	s15, [r3]
}
 8001074:	bf00      	nop
 8001076:	3710      	adds	r7, #16
 8001078:	46bd      	mov	sp, r7
 800107a:	bd80      	pop	{r7, pc}
 800107c:	134679ad 	.word	0x134679ad
 8001080:	2002000c 	.word	0x2002000c
 8001084:	07270e00 	.word	0x07270e00
 8001088:	20000350 	.word	0x20000350
 800108c:	20020010 	.word	0x20020010

08001090 <send_msg>:

// Wrapper for UART send messages
void send_msg(char* msg){
 8001090:	b580      	push	{r7, lr}
 8001092:	b082      	sub	sp, #8
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), 1000);
 8001098:	6878      	ldr	r0, [r7, #4]
 800109a:	f7ff f901 	bl	80002a0 <strlen>
 800109e:	4603      	mov	r3, r0
 80010a0:	b29a      	uxth	r2, r3
 80010a2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010a6:	6879      	ldr	r1, [r7, #4]
 80010a8:	4803      	ldr	r0, [pc, #12]	@ (80010b8 <send_msg+0x28>)
 80010aa:	f004 fbbd 	bl	8005828 <HAL_UART_Transmit>
}
 80010ae:	bf00      	nop
 80010b0:	3708      	adds	r7, #8
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}
 80010b6:	bf00      	nop
 80010b8:	2000039c 	.word	0x2000039c

080010bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b090      	sub	sp, #64	@ 0x40
 80010c0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010c2:	f000 fe76 	bl	8001db2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010c6:	f000 f8b5 	bl	8001234 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010ca:	f000 fa69 	bl	80015a0 <MX_GPIO_Init>
  MX_DMA_Init();
 80010ce:	f000 fa35 	bl	800153c <MX_DMA_Init>
  MX_DAC1_Init();
 80010d2:	f000 f901 	bl	80012d8 <MX_DAC1_Init>
  MX_TIM2_Init();
 80010d6:	f000 f997 	bl	8001408 <MX_TIM2_Init>
  MX_DFSDM1_Init();
 80010da:	f000 f931 	bl	8001340 <MX_DFSDM1_Init>
  MX_USART1_UART_Init();
 80010de:	f000 f9e1 	bl	80014a4 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start(&htim2); //Don't forget to set DAC trigger tim2 for DMA
 80010e2:	484b      	ldr	r0, [pc, #300]	@ (8001210 <main+0x154>)
 80010e4:	f003 ff00 	bl	8004ee8 <HAL_TIM_Base_Start>

  //for the random frequency:
  srand(HAL_GetTick());
 80010e8:	f000 fecc 	bl	8001e84 <HAL_GetTick>
 80010ec:	4603      	mov	r3, r0
 80010ee:	4618      	mov	r0, r3
 80010f0:	f005 fa8c 	bl	800660c <srand>
  send_msg("Pitch Matching Game Initialized!\r\n");
 80010f4:	4847      	ldr	r0, [pc, #284]	@ (8001214 <main+0x158>)
 80010f6:	f7ff ffcb 	bl	8001090 <send_msg>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	switch(gameState) {
 80010fa:	4b47      	ldr	r3, [pc, #284]	@ (8001218 <main+0x15c>)
 80010fc:	781b      	ldrb	r3, [r3, #0]
 80010fe:	2b06      	cmp	r3, #6
 8001100:	d87f      	bhi.n	8001202 <main+0x146>
 8001102:	a201      	add	r2, pc, #4	@ (adr r2, 8001108 <main+0x4c>)
 8001104:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001108:	08001125 	.word	0x08001125
 800110c:	0800112d 	.word	0x0800112d
 8001110:	0800120b 	.word	0x0800120b
 8001114:	0800120b 	.word	0x0800120b
 8001118:	0800120b 	.word	0x0800120b
 800111c:	08001177 	.word	0x08001177
 8001120:	080011fb 	.word	0x080011fb
		case IDLE: {
			HAL_Delay(10);
 8001124:	200a      	movs	r0, #10
 8001126:	f000 feb9 	bl	8001e9c <HAL_Delay>
      // waiting for user input via UART
			break;
 800112a:	e06f      	b.n	800120c <main+0x150>
    }
		case PLAY_TONE: {
			// Play the target frequency tone
			set_random_frequency();
 800112c:	f7ff ff3e 	bl	8000fac <set_random_frequency>
			play_sound();
 8001130:	f7ff fee8 	bl	8000f04 <play_sound>
			send_msg("Listen to the target tone: ");
 8001134:	4839      	ldr	r0, [pc, #228]	@ (800121c <main+0x160>)
 8001136:	f7ff ffab 	bl	8001090 <send_msg>
			char freq_msg[50];
			sprintf(freq_msg, "%.2f Hz\r\n", real_freq);
 800113a:	4b39      	ldr	r3, [pc, #228]	@ (8001220 <main+0x164>)
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	4618      	mov	r0, r3
 8001140:	f7ff fa1a 	bl	8000578 <__aeabi_f2d>
 8001144:	4602      	mov	r2, r0
 8001146:	460b      	mov	r3, r1
 8001148:	1d38      	adds	r0, r7, #4
 800114a:	4936      	ldr	r1, [pc, #216]	@ (8001224 <main+0x168>)
 800114c:	f005 ffe2 	bl	8007114 <siprintf>
			send_msg(freq_msg);
 8001150:	1d3b      	adds	r3, r7, #4
 8001152:	4618      	mov	r0, r3
 8001154:	f7ff ff9c 	bl	8001090 <send_msg>
			HAL_Delay(800);  // Play tone for 800ms
 8001158:	f44f 7048 	mov.w	r0, #800	@ 0x320
 800115c:	f000 fe9e 	bl	8001e9c <HAL_Delay>
			HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);
 8001160:	2100      	movs	r1, #0
 8001162:	4831      	ldr	r0, [pc, #196]	@ (8001228 <main+0x16c>)
 8001164:	f001 f8be 	bl	80022e4 <HAL_DAC_Stop_DMA>
			send_msg("Now try to match the pitch! Send 'record' or 'r' to start recording.\r\n");
 8001168:	4830      	ldr	r0, [pc, #192]	@ (800122c <main+0x170>)
 800116a:	f7ff ff91 	bl	8001090 <send_msg>
			gameState = WAIT_FOR_RECORD;
 800116e:	4b2a      	ldr	r3, [pc, #168]	@ (8001218 <main+0x15c>)
 8001170:	2202      	movs	r2, #2
 8001172:	701a      	strb	r2, [r3, #0]
			break;
 8001174:	e04a      	b.n	800120c <main+0x150>
      // TODO: Implement frequency analysis
			break;
			
		case PLAYBACK_SOUND:
			// Play back the recorded sound
			__HAL_TIM_DISABLE(&htim2);
 8001176:	4b26      	ldr	r3, [pc, #152]	@ (8001210 <main+0x154>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	6a1a      	ldr	r2, [r3, #32]
 800117c:	f241 1311 	movw	r3, #4369	@ 0x1111
 8001180:	4013      	ands	r3, r2
 8001182:	2b00      	cmp	r3, #0
 8001184:	d10f      	bne.n	80011a6 <main+0xea>
 8001186:	4b22      	ldr	r3, [pc, #136]	@ (8001210 <main+0x154>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	6a1a      	ldr	r2, [r3, #32]
 800118c:	f240 4344 	movw	r3, #1092	@ 0x444
 8001190:	4013      	ands	r3, r2
 8001192:	2b00      	cmp	r3, #0
 8001194:	d107      	bne.n	80011a6 <main+0xea>
 8001196:	4b1e      	ldr	r3, [pc, #120]	@ (8001210 <main+0x154>)
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	681a      	ldr	r2, [r3, #0]
 800119c:	4b1c      	ldr	r3, [pc, #112]	@ (8001210 <main+0x154>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	f022 0201 	bic.w	r2, r2, #1
 80011a4:	601a      	str	r2, [r3, #0]
			__HAL_TIM_SET_AUTORELOAD(&htim2, 2750); //set back tim2 to 2750
 80011a6:	4b1a      	ldr	r3, [pc, #104]	@ (8001210 <main+0x154>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	f640 22be 	movw	r2, #2750	@ 0xabe
 80011ae:	62da      	str	r2, [r3, #44]	@ 0x2c
 80011b0:	4b17      	ldr	r3, [pc, #92]	@ (8001210 <main+0x154>)
 80011b2:	f640 22be 	movw	r2, #2750	@ 0xabe
 80011b6:	60da      	str	r2, [r3, #12]
			__HAL_TIM_SET_COUNTER(&htim2, 0);
 80011b8:	4b15      	ldr	r3, [pc, #84]	@ (8001210 <main+0x154>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	2200      	movs	r2, #0
 80011be:	625a      	str	r2, [r3, #36]	@ 0x24
			__HAL_TIM_ENABLE(&htim2);
 80011c0:	4b13      	ldr	r3, [pc, #76]	@ (8001210 <main+0x154>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	681a      	ldr	r2, [r3, #0]
 80011c6:	4b12      	ldr	r3, [pc, #72]	@ (8001210 <main+0x154>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	f042 0201 	orr.w	r2, r2, #1
 80011ce:	601a      	str	r2, [r3, #0]
			HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t *)dacBuffer, RECORD_LEN, DAC_ALIGN_12B_R);
 80011d0:	2300      	movs	r3, #0
 80011d2:	9300      	str	r3, [sp, #0]
 80011d4:	f64f 53e8 	movw	r3, #65000	@ 0xfde8
 80011d8:	4a15      	ldr	r2, [pc, #84]	@ (8001230 <main+0x174>)
 80011da:	2100      	movs	r1, #0
 80011dc:	4812      	ldr	r0, [pc, #72]	@ (8001228 <main+0x16c>)
 80011de:	f000 ffb5 	bl	800214c <HAL_DAC_Start_DMA>
			HAL_Delay(2000);  // Play for 2 seconds
 80011e2:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80011e6:	f000 fe59 	bl	8001e9c <HAL_Delay>
			HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);
 80011ea:	2100      	movs	r1, #0
 80011ec:	480e      	ldr	r0, [pc, #56]	@ (8001228 <main+0x16c>)
 80011ee:	f001 f879 	bl	80022e4 <HAL_DAC_Stop_DMA>
			gameState = SHOW_RESULT;
 80011f2:	4b09      	ldr	r3, [pc, #36]	@ (8001218 <main+0x15c>)
 80011f4:	2206      	movs	r2, #6
 80011f6:	701a      	strb	r2, [r3, #0]
			break;
 80011f8:	e008      	b.n	800120c <main+0x150>
		case SHOW_RESULT: {
			// Compare frequencies and show result
			// TODO: Implement frequency comparison
      
      // go back to IDLE state
			gameState = IDLE;
 80011fa:	4b07      	ldr	r3, [pc, #28]	@ (8001218 <main+0x15c>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	701a      	strb	r2, [r3, #0]
			break;
 8001200:	e004      	b.n	800120c <main+0x150>
		}
			
		default:
			gameState = IDLE;
 8001202:	4b05      	ldr	r3, [pc, #20]	@ (8001218 <main+0x15c>)
 8001204:	2200      	movs	r2, #0
 8001206:	701a      	strb	r2, [r3, #0]
			break;
 8001208:	e000      	b.n	800120c <main+0x150>
			break;
 800120a:	bf00      	nop
	switch(gameState) {
 800120c:	e775      	b.n	80010fa <main+0x3e>
 800120e:	bf00      	nop
 8001210:	20000350 	.word	0x20000350
 8001214:	08009398 	.word	0x08009398
 8001218:	20000430 	.word	0x20000430
 800121c:	080093bc 	.word	0x080093bc
 8001220:	20020010 	.word	0x20020010
 8001224:	080093d8 	.word	0x080093d8
 8001228:	200001f0 	.word	0x200001f0
 800122c:	080093e4 	.word	0x080093e4
 8001230:	2000043c 	.word	0x2000043c

08001234 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b096      	sub	sp, #88	@ 0x58
 8001238:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800123a:	f107 0314 	add.w	r3, r7, #20
 800123e:	2244      	movs	r2, #68	@ 0x44
 8001240:	2100      	movs	r1, #0
 8001242:	4618      	mov	r0, r3
 8001244:	f005 ffcb 	bl	80071de <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001248:	463b      	mov	r3, r7
 800124a:	2200      	movs	r2, #0
 800124c:	601a      	str	r2, [r3, #0]
 800124e:	605a      	str	r2, [r3, #4]
 8001250:	609a      	str	r2, [r3, #8]
 8001252:	60da      	str	r2, [r3, #12]
 8001254:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8001256:	2000      	movs	r0, #0
 8001258:	f002 f95a 	bl	8003510 <HAL_PWREx_ControlVoltageScaling>
 800125c:	4603      	mov	r3, r0
 800125e:	2b00      	cmp	r3, #0
 8001260:	d001      	beq.n	8001266 <SystemClock_Config+0x32>
  {
    Error_Handler();
 8001262:	f000 fa18 	bl	8001696 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001266:	2310      	movs	r3, #16
 8001268:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800126a:	2301      	movs	r3, #1
 800126c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800126e:	2300      	movs	r3, #0
 8001270:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001272:	2360      	movs	r3, #96	@ 0x60
 8001274:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001276:	2302      	movs	r3, #2
 8001278:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800127a:	2301      	movs	r3, #1
 800127c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800127e:	2301      	movs	r3, #1
 8001280:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 8001282:	233c      	movs	r3, #60	@ 0x3c
 8001284:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001286:	2302      	movs	r3, #2
 8001288:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800128a:	2302      	movs	r3, #2
 800128c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800128e:	2302      	movs	r3, #2
 8001290:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001292:	f107 0314 	add.w	r3, r7, #20
 8001296:	4618      	mov	r0, r3
 8001298:	f002 f9de 	bl	8003658 <HAL_RCC_OscConfig>
 800129c:	4603      	mov	r3, r0
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d001      	beq.n	80012a6 <SystemClock_Config+0x72>
  {
    Error_Handler();
 80012a2:	f000 f9f8 	bl	8001696 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012a6:	230f      	movs	r3, #15
 80012a8:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012aa:	2303      	movs	r3, #3
 80012ac:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012ae:	2300      	movs	r3, #0
 80012b0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80012b2:	2300      	movs	r3, #0
 80012b4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012b6:	2300      	movs	r3, #0
 80012b8:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80012ba:	463b      	mov	r3, r7
 80012bc:	2105      	movs	r1, #5
 80012be:	4618      	mov	r0, r3
 80012c0:	f002 fde4 	bl	8003e8c <HAL_RCC_ClockConfig>
 80012c4:	4603      	mov	r3, r0
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d001      	beq.n	80012ce <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80012ca:	f000 f9e4 	bl	8001696 <Error_Handler>
  }
}
 80012ce:	bf00      	nop
 80012d0:	3758      	adds	r7, #88	@ 0x58
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}
	...

080012d8 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b08a      	sub	sp, #40	@ 0x28
 80012dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80012de:	463b      	mov	r3, r7
 80012e0:	2228      	movs	r2, #40	@ 0x28
 80012e2:	2100      	movs	r1, #0
 80012e4:	4618      	mov	r0, r3
 80012e6:	f005 ff7a 	bl	80071de <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 80012ea:	4b13      	ldr	r3, [pc, #76]	@ (8001338 <MX_DAC1_Init+0x60>)
 80012ec:	4a13      	ldr	r2, [pc, #76]	@ (800133c <MX_DAC1_Init+0x64>)
 80012ee:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80012f0:	4811      	ldr	r0, [pc, #68]	@ (8001338 <MX_DAC1_Init+0x60>)
 80012f2:	f000 ff08 	bl	8002106 <HAL_DAC_Init>
 80012f6:	4603      	mov	r3, r0
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d001      	beq.n	8001300 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 80012fc:	f000 f9cb 	bl	8001696 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001300:	2300      	movs	r3, #0
 8001302:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8001304:	230a      	movs	r3, #10
 8001306:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8001308:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800130c:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800130e:	2300      	movs	r3, #0
 8001310:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8001312:	2300      	movs	r3, #0
 8001314:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001316:	2300      	movs	r3, #0
 8001318:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800131a:	463b      	mov	r3, r7
 800131c:	2200      	movs	r2, #0
 800131e:	4619      	mov	r1, r3
 8001320:	4805      	ldr	r0, [pc, #20]	@ (8001338 <MX_DAC1_Init+0x60>)
 8001322:	f001 f843 	bl	80023ac <HAL_DAC_ConfigChannel>
 8001326:	4603      	mov	r3, r0
 8001328:	2b00      	cmp	r3, #0
 800132a:	d001      	beq.n	8001330 <MX_DAC1_Init+0x58>
  {
    Error_Handler();
 800132c:	f000 f9b3 	bl	8001696 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8001330:	bf00      	nop
 8001332:	3728      	adds	r7, #40	@ 0x28
 8001334:	46bd      	mov	sp, r7
 8001336:	bd80      	pop	{r7, pc}
 8001338:	200001f0 	.word	0x200001f0
 800133c:	40007400 	.word	0x40007400

08001340 <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_filter0.Instance = DFSDM1_Filter0;
 8001344:	4b2b      	ldr	r3, [pc, #172]	@ (80013f4 <MX_DFSDM1_Init+0xb4>)
 8001346:	4a2c      	ldr	r2, [pc, #176]	@ (80013f8 <MX_DFSDM1_Init+0xb8>)
 8001348:	601a      	str	r2, [r3, #0]
  hdfsdm1_filter0.Init.RegularParam.Trigger = DFSDM_FILTER_SW_TRIGGER;
 800134a:	4b2a      	ldr	r3, [pc, #168]	@ (80013f4 <MX_DFSDM1_Init+0xb4>)
 800134c:	2200      	movs	r2, #0
 800134e:	605a      	str	r2, [r3, #4]
  hdfsdm1_filter0.Init.RegularParam.FastMode = ENABLE;
 8001350:	4b28      	ldr	r3, [pc, #160]	@ (80013f4 <MX_DFSDM1_Init+0xb4>)
 8001352:	2201      	movs	r2, #1
 8001354:	721a      	strb	r2, [r3, #8]
  hdfsdm1_filter0.Init.RegularParam.DmaMode = ENABLE;
 8001356:	4b27      	ldr	r3, [pc, #156]	@ (80013f4 <MX_DFSDM1_Init+0xb4>)
 8001358:	2201      	movs	r2, #1
 800135a:	725a      	strb	r2, [r3, #9]
  hdfsdm1_filter0.Init.FilterParam.SincOrder = DFSDM_FILTER_FASTSINC_ORDER;
 800135c:	4b25      	ldr	r3, [pc, #148]	@ (80013f4 <MX_DFSDM1_Init+0xb4>)
 800135e:	2200      	movs	r2, #0
 8001360:	61da      	str	r2, [r3, #28]
  hdfsdm1_filter0.Init.FilterParam.Oversampling = 55;
 8001362:	4b24      	ldr	r3, [pc, #144]	@ (80013f4 <MX_DFSDM1_Init+0xb4>)
 8001364:	2237      	movs	r2, #55	@ 0x37
 8001366:	621a      	str	r2, [r3, #32]
  hdfsdm1_filter0.Init.FilterParam.IntOversampling = 1;
 8001368:	4b22      	ldr	r3, [pc, #136]	@ (80013f4 <MX_DFSDM1_Init+0xb4>)
 800136a:	2201      	movs	r2, #1
 800136c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_DFSDM_FilterInit(&hdfsdm1_filter0) != HAL_OK)
 800136e:	4821      	ldr	r0, [pc, #132]	@ (80013f4 <MX_DFSDM1_Init+0xb4>)
 8001370:	f001 fab2 	bl	80028d8 <HAL_DFSDM_FilterInit>
 8001374:	4603      	mov	r3, r0
 8001376:	2b00      	cmp	r3, #0
 8001378:	d001      	beq.n	800137e <MX_DFSDM1_Init+0x3e>
  {
    Error_Handler();
 800137a:	f000 f98c 	bl	8001696 <Error_Handler>
  }
  hdfsdm1_channel2.Instance = DFSDM1_Channel2;
 800137e:	4b1f      	ldr	r3, [pc, #124]	@ (80013fc <MX_DFSDM1_Init+0xbc>)
 8001380:	4a1f      	ldr	r2, [pc, #124]	@ (8001400 <MX_DFSDM1_Init+0xc0>)
 8001382:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel2.Init.OutputClock.Activation = ENABLE;
 8001384:	4b1d      	ldr	r3, [pc, #116]	@ (80013fc <MX_DFSDM1_Init+0xbc>)
 8001386:	2201      	movs	r2, #1
 8001388:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel2.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 800138a:	4b1c      	ldr	r3, [pc, #112]	@ (80013fc <MX_DFSDM1_Init+0xbc>)
 800138c:	2200      	movs	r2, #0
 800138e:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel2.Init.OutputClock.Divider = 50;
 8001390:	4b1a      	ldr	r3, [pc, #104]	@ (80013fc <MX_DFSDM1_Init+0xbc>)
 8001392:	2232      	movs	r2, #50	@ 0x32
 8001394:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel2.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8001396:	4b19      	ldr	r3, [pc, #100]	@ (80013fc <MX_DFSDM1_Init+0xbc>)
 8001398:	2200      	movs	r2, #0
 800139a:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel2.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 800139c:	4b17      	ldr	r3, [pc, #92]	@ (80013fc <MX_DFSDM1_Init+0xbc>)
 800139e:	2200      	movs	r2, #0
 80013a0:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel2.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 80013a2:	4b16      	ldr	r3, [pc, #88]	@ (80013fc <MX_DFSDM1_Init+0xbc>)
 80013a4:	2200      	movs	r2, #0
 80013a6:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel2.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 80013a8:	4b14      	ldr	r3, [pc, #80]	@ (80013fc <MX_DFSDM1_Init+0xbc>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel2.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 80013ae:	4b13      	ldr	r3, [pc, #76]	@ (80013fc <MX_DFSDM1_Init+0xbc>)
 80013b0:	2204      	movs	r2, #4
 80013b2:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel2.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 80013b4:	4b11      	ldr	r3, [pc, #68]	@ (80013fc <MX_DFSDM1_Init+0xbc>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	625a      	str	r2, [r3, #36]	@ 0x24
  hdfsdm1_channel2.Init.Awd.Oversampling = 1;
 80013ba:	4b10      	ldr	r3, [pc, #64]	@ (80013fc <MX_DFSDM1_Init+0xbc>)
 80013bc:	2201      	movs	r2, #1
 80013be:	629a      	str	r2, [r3, #40]	@ 0x28
  hdfsdm1_channel2.Init.Offset = 0;
 80013c0:	4b0e      	ldr	r3, [pc, #56]	@ (80013fc <MX_DFSDM1_Init+0xbc>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdfsdm1_channel2.Init.RightBitShift = 0x00;
 80013c6:	4b0d      	ldr	r3, [pc, #52]	@ (80013fc <MX_DFSDM1_Init+0xbc>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel2) != HAL_OK)
 80013cc:	480b      	ldr	r0, [pc, #44]	@ (80013fc <MX_DFSDM1_Init+0xbc>)
 80013ce:	f001 f9c3 	bl	8002758 <HAL_DFSDM_ChannelInit>
 80013d2:	4603      	mov	r3, r0
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d001      	beq.n	80013dc <MX_DFSDM1_Init+0x9c>
  {
    Error_Handler();
 80013d8:	f000 f95d 	bl	8001696 <Error_Handler>
  }
  if (HAL_DFSDM_FilterConfigRegChannel(&hdfsdm1_filter0, DFSDM_CHANNEL_2, DFSDM_CONTINUOUS_CONV_ON) != HAL_OK)
 80013dc:	2201      	movs	r2, #1
 80013de:	4909      	ldr	r1, [pc, #36]	@ (8001404 <MX_DFSDM1_Init+0xc4>)
 80013e0:	4804      	ldr	r0, [pc, #16]	@ (80013f4 <MX_DFSDM1_Init+0xb4>)
 80013e2:	f001 fb53 	bl	8002a8c <HAL_DFSDM_FilterConfigRegChannel>
 80013e6:	4603      	mov	r3, r0
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d001      	beq.n	80013f0 <MX_DFSDM1_Init+0xb0>
  {
    Error_Handler();
 80013ec:	f000 f953 	bl	8001696 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 80013f0:	bf00      	nop
 80013f2:	bd80      	pop	{r7, pc}
 80013f4:	20000264 	.word	0x20000264
 80013f8:	40016100 	.word	0x40016100
 80013fc:	200002b8 	.word	0x200002b8
 8001400:	40016040 	.word	0x40016040
 8001404:	00020004 	.word	0x00020004

08001408 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b088      	sub	sp, #32
 800140c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800140e:	f107 0310 	add.w	r3, r7, #16
 8001412:	2200      	movs	r2, #0
 8001414:	601a      	str	r2, [r3, #0]
 8001416:	605a      	str	r2, [r3, #4]
 8001418:	609a      	str	r2, [r3, #8]
 800141a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800141c:	1d3b      	adds	r3, r7, #4
 800141e:	2200      	movs	r2, #0
 8001420:	601a      	str	r2, [r3, #0]
 8001422:	605a      	str	r2, [r3, #4]
 8001424:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001426:	4b1e      	ldr	r3, [pc, #120]	@ (80014a0 <MX_TIM2_Init+0x98>)
 8001428:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800142c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800142e:	4b1c      	ldr	r3, [pc, #112]	@ (80014a0 <MX_TIM2_Init+0x98>)
 8001430:	2200      	movs	r2, #0
 8001432:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001434:	4b1a      	ldr	r3, [pc, #104]	@ (80014a0 <MX_TIM2_Init+0x98>)
 8001436:	2200      	movs	r2, #0
 8001438:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2750;
 800143a:	4b19      	ldr	r3, [pc, #100]	@ (80014a0 <MX_TIM2_Init+0x98>)
 800143c:	f640 22be 	movw	r2, #2750	@ 0xabe
 8001440:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001442:	4b17      	ldr	r3, [pc, #92]	@ (80014a0 <MX_TIM2_Init+0x98>)
 8001444:	2200      	movs	r2, #0
 8001446:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001448:	4b15      	ldr	r3, [pc, #84]	@ (80014a0 <MX_TIM2_Init+0x98>)
 800144a:	2200      	movs	r2, #0
 800144c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800144e:	4814      	ldr	r0, [pc, #80]	@ (80014a0 <MX_TIM2_Init+0x98>)
 8001450:	f003 fcf2 	bl	8004e38 <HAL_TIM_Base_Init>
 8001454:	4603      	mov	r3, r0
 8001456:	2b00      	cmp	r3, #0
 8001458:	d001      	beq.n	800145e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800145a:	f000 f91c 	bl	8001696 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800145e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001462:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001464:	f107 0310 	add.w	r3, r7, #16
 8001468:	4619      	mov	r1, r3
 800146a:	480d      	ldr	r0, [pc, #52]	@ (80014a0 <MX_TIM2_Init+0x98>)
 800146c:	f003 feab 	bl	80051c6 <HAL_TIM_ConfigClockSource>
 8001470:	4603      	mov	r3, r0
 8001472:	2b00      	cmp	r3, #0
 8001474:	d001      	beq.n	800147a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001476:	f000 f90e 	bl	8001696 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800147a:	2320      	movs	r3, #32
 800147c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800147e:	2300      	movs	r3, #0
 8001480:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001482:	1d3b      	adds	r3, r7, #4
 8001484:	4619      	mov	r1, r3
 8001486:	4806      	ldr	r0, [pc, #24]	@ (80014a0 <MX_TIM2_Init+0x98>)
 8001488:	f004 f8d8 	bl	800563c <HAL_TIMEx_MasterConfigSynchronization>
 800148c:	4603      	mov	r3, r0
 800148e:	2b00      	cmp	r3, #0
 8001490:	d001      	beq.n	8001496 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001492:	f000 f900 	bl	8001696 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001496:	bf00      	nop
 8001498:	3720      	adds	r7, #32
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	20000350 	.word	0x20000350

080014a4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80014a8:	4b22      	ldr	r3, [pc, #136]	@ (8001534 <MX_USART1_UART_Init+0x90>)
 80014aa:	4a23      	ldr	r2, [pc, #140]	@ (8001538 <MX_USART1_UART_Init+0x94>)
 80014ac:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80014ae:	4b21      	ldr	r3, [pc, #132]	@ (8001534 <MX_USART1_UART_Init+0x90>)
 80014b0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80014b4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80014b6:	4b1f      	ldr	r3, [pc, #124]	@ (8001534 <MX_USART1_UART_Init+0x90>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80014bc:	4b1d      	ldr	r3, [pc, #116]	@ (8001534 <MX_USART1_UART_Init+0x90>)
 80014be:	2200      	movs	r2, #0
 80014c0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80014c2:	4b1c      	ldr	r3, [pc, #112]	@ (8001534 <MX_USART1_UART_Init+0x90>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80014c8:	4b1a      	ldr	r3, [pc, #104]	@ (8001534 <MX_USART1_UART_Init+0x90>)
 80014ca:	220c      	movs	r2, #12
 80014cc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014ce:	4b19      	ldr	r3, [pc, #100]	@ (8001534 <MX_USART1_UART_Init+0x90>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80014d4:	4b17      	ldr	r3, [pc, #92]	@ (8001534 <MX_USART1_UART_Init+0x90>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80014da:	4b16      	ldr	r3, [pc, #88]	@ (8001534 <MX_USART1_UART_Init+0x90>)
 80014dc:	2200      	movs	r2, #0
 80014de:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80014e0:	4b14      	ldr	r3, [pc, #80]	@ (8001534 <MX_USART1_UART_Init+0x90>)
 80014e2:	2200      	movs	r2, #0
 80014e4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80014e6:	4b13      	ldr	r3, [pc, #76]	@ (8001534 <MX_USART1_UART_Init+0x90>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80014ec:	4811      	ldr	r0, [pc, #68]	@ (8001534 <MX_USART1_UART_Init+0x90>)
 80014ee:	f004 f94b 	bl	8005788 <HAL_UART_Init>
 80014f2:	4603      	mov	r3, r0
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d001      	beq.n	80014fc <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80014f8:	f000 f8cd 	bl	8001696 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80014fc:	2100      	movs	r1, #0
 80014fe:	480d      	ldr	r0, [pc, #52]	@ (8001534 <MX_USART1_UART_Init+0x90>)
 8001500:	f004 ff74 	bl	80063ec <HAL_UARTEx_SetTxFifoThreshold>
 8001504:	4603      	mov	r3, r0
 8001506:	2b00      	cmp	r3, #0
 8001508:	d001      	beq.n	800150e <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800150a:	f000 f8c4 	bl	8001696 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800150e:	2100      	movs	r1, #0
 8001510:	4808      	ldr	r0, [pc, #32]	@ (8001534 <MX_USART1_UART_Init+0x90>)
 8001512:	f004 ffa9 	bl	8006468 <HAL_UARTEx_SetRxFifoThreshold>
 8001516:	4603      	mov	r3, r0
 8001518:	2b00      	cmp	r3, #0
 800151a:	d001      	beq.n	8001520 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 800151c:	f000 f8bb 	bl	8001696 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001520:	4804      	ldr	r0, [pc, #16]	@ (8001534 <MX_USART1_UART_Init+0x90>)
 8001522:	f004 ff2a 	bl	800637a <HAL_UARTEx_DisableFifoMode>
 8001526:	4603      	mov	r3, r0
 8001528:	2b00      	cmp	r3, #0
 800152a:	d001      	beq.n	8001530 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 800152c:	f000 f8b3 	bl	8001696 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001530:	bf00      	nop
 8001532:	bd80      	pop	{r7, pc}
 8001534:	2000039c 	.word	0x2000039c
 8001538:	40013800 	.word	0x40013800

0800153c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b082      	sub	sp, #8
 8001540:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001542:	4b16      	ldr	r3, [pc, #88]	@ (800159c <MX_DMA_Init+0x60>)
 8001544:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001546:	4a15      	ldr	r2, [pc, #84]	@ (800159c <MX_DMA_Init+0x60>)
 8001548:	f043 0304 	orr.w	r3, r3, #4
 800154c:	6493      	str	r3, [r2, #72]	@ 0x48
 800154e:	4b13      	ldr	r3, [pc, #76]	@ (800159c <MX_DMA_Init+0x60>)
 8001550:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001552:	f003 0304 	and.w	r3, r3, #4
 8001556:	607b      	str	r3, [r7, #4]
 8001558:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800155a:	4b10      	ldr	r3, [pc, #64]	@ (800159c <MX_DMA_Init+0x60>)
 800155c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800155e:	4a0f      	ldr	r2, [pc, #60]	@ (800159c <MX_DMA_Init+0x60>)
 8001560:	f043 0301 	orr.w	r3, r3, #1
 8001564:	6493      	str	r3, [r2, #72]	@ 0x48
 8001566:	4b0d      	ldr	r3, [pc, #52]	@ (800159c <MX_DMA_Init+0x60>)
 8001568:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800156a:	f003 0301 	and.w	r3, r3, #1
 800156e:	603b      	str	r3, [r7, #0]
 8001570:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001572:	2200      	movs	r2, #0
 8001574:	2100      	movs	r1, #0
 8001576:	200b      	movs	r0, #11
 8001578:	f000 fd8f 	bl	800209a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800157c:	200b      	movs	r0, #11
 800157e:	f000 fda8 	bl	80020d2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001582:	2200      	movs	r2, #0
 8001584:	2100      	movs	r1, #0
 8001586:	200c      	movs	r0, #12
 8001588:	f000 fd87 	bl	800209a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800158c:	200c      	movs	r0, #12
 800158e:	f000 fda0 	bl	80020d2 <HAL_NVIC_EnableIRQ>

}
 8001592:	bf00      	nop
 8001594:	3708      	adds	r7, #8
 8001596:	46bd      	mov	sp, r7
 8001598:	bd80      	pop	{r7, pc}
 800159a:	bf00      	nop
 800159c:	40021000 	.word	0x40021000

080015a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b08a      	sub	sp, #40	@ 0x28
 80015a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015a6:	f107 0314 	add.w	r3, r7, #20
 80015aa:	2200      	movs	r2, #0
 80015ac:	601a      	str	r2, [r3, #0]
 80015ae:	605a      	str	r2, [r3, #4]
 80015b0:	609a      	str	r2, [r3, #8]
 80015b2:	60da      	str	r2, [r3, #12]
 80015b4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015b6:	4b2f      	ldr	r3, [pc, #188]	@ (8001674 <MX_GPIO_Init+0xd4>)
 80015b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015ba:	4a2e      	ldr	r2, [pc, #184]	@ (8001674 <MX_GPIO_Init+0xd4>)
 80015bc:	f043 0304 	orr.w	r3, r3, #4
 80015c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015c2:	4b2c      	ldr	r3, [pc, #176]	@ (8001674 <MX_GPIO_Init+0xd4>)
 80015c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015c6:	f003 0304 	and.w	r3, r3, #4
 80015ca:	613b      	str	r3, [r7, #16]
 80015cc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015ce:	4b29      	ldr	r3, [pc, #164]	@ (8001674 <MX_GPIO_Init+0xd4>)
 80015d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015d2:	4a28      	ldr	r2, [pc, #160]	@ (8001674 <MX_GPIO_Init+0xd4>)
 80015d4:	f043 0301 	orr.w	r3, r3, #1
 80015d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015da:	4b26      	ldr	r3, [pc, #152]	@ (8001674 <MX_GPIO_Init+0xd4>)
 80015dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015de:	f003 0301 	and.w	r3, r3, #1
 80015e2:	60fb      	str	r3, [r7, #12]
 80015e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80015e6:	4b23      	ldr	r3, [pc, #140]	@ (8001674 <MX_GPIO_Init+0xd4>)
 80015e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015ea:	4a22      	ldr	r2, [pc, #136]	@ (8001674 <MX_GPIO_Init+0xd4>)
 80015ec:	f043 0310 	orr.w	r3, r3, #16
 80015f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015f2:	4b20      	ldr	r3, [pc, #128]	@ (8001674 <MX_GPIO_Init+0xd4>)
 80015f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015f6:	f003 0310 	and.w	r3, r3, #16
 80015fa:	60bb      	str	r3, [r7, #8]
 80015fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015fe:	4b1d      	ldr	r3, [pc, #116]	@ (8001674 <MX_GPIO_Init+0xd4>)
 8001600:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001602:	4a1c      	ldr	r2, [pc, #112]	@ (8001674 <MX_GPIO_Init+0xd4>)
 8001604:	f043 0302 	orr.w	r3, r3, #2
 8001608:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800160a:	4b1a      	ldr	r3, [pc, #104]	@ (8001674 <MX_GPIO_Init+0xd4>)
 800160c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800160e:	f003 0302 	and.w	r3, r3, #2
 8001612:	607b      	str	r3, [r7, #4]
 8001614:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001616:	2200      	movs	r2, #0
 8001618:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800161c:	4816      	ldr	r0, [pc, #88]	@ (8001678 <MX_GPIO_Init+0xd8>)
 800161e:	f001 ff27 	bl	8003470 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : bluePB_Pin */
  GPIO_InitStruct.Pin = bluePB_Pin;
 8001622:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001626:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001628:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800162c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800162e:	2300      	movs	r3, #0
 8001630:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(bluePB_GPIO_Port, &GPIO_InitStruct);
 8001632:	f107 0314 	add.w	r3, r7, #20
 8001636:	4619      	mov	r1, r3
 8001638:	4810      	ldr	r0, [pc, #64]	@ (800167c <MX_GPIO_Init+0xdc>)
 800163a:	f001 fd87 	bl	800314c <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 800163e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001642:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001644:	2301      	movs	r3, #1
 8001646:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001648:	2300      	movs	r3, #0
 800164a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800164c:	2300      	movs	r3, #0
 800164e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001650:	f107 0314 	add.w	r3, r7, #20
 8001654:	4619      	mov	r1, r3
 8001656:	4808      	ldr	r0, [pc, #32]	@ (8001678 <MX_GPIO_Init+0xd8>)
 8001658:	f001 fd78 	bl	800314c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800165c:	2200      	movs	r2, #0
 800165e:	2100      	movs	r1, #0
 8001660:	2028      	movs	r0, #40	@ 0x28
 8001662:	f000 fd1a 	bl	800209a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001666:	2028      	movs	r0, #40	@ 0x28
 8001668:	f000 fd33 	bl	80020d2 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800166c:	bf00      	nop
 800166e:	3728      	adds	r7, #40	@ 0x28
 8001670:	46bd      	mov	sp, r7
 8001672:	bd80      	pop	{r7, pc}
 8001674:	40021000 	.word	0x40021000
 8001678:	48000400 	.word	0x48000400
 800167c:	48000800 	.word	0x48000800

08001680 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8001680:	b480      	push	{r7}
 8001682:	b083      	sub	sp, #12
 8001684:	af00      	add	r7, sp, #0
 8001686:	4603      	mov	r3, r0
 8001688:	80fb      	strh	r3, [r7, #6]
	// Button functionality removed - using UART commands instead
	// This callback can be left empty or removed
}
 800168a:	bf00      	nop
 800168c:	370c      	adds	r7, #12
 800168e:	46bd      	mov	sp, r7
 8001690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001694:	4770      	bx	lr

08001696 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001696:	b480      	push	{r7}
 8001698:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800169a:	b672      	cpsid	i
}
 800169c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800169e:	bf00      	nop
 80016a0:	e7fd      	b.n	800169e <Error_Handler+0x8>
	...

080016a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016a4:	b480      	push	{r7}
 80016a6:	b083      	sub	sp, #12
 80016a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016aa:	4b0f      	ldr	r3, [pc, #60]	@ (80016e8 <HAL_MspInit+0x44>)
 80016ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016ae:	4a0e      	ldr	r2, [pc, #56]	@ (80016e8 <HAL_MspInit+0x44>)
 80016b0:	f043 0301 	orr.w	r3, r3, #1
 80016b4:	6613      	str	r3, [r2, #96]	@ 0x60
 80016b6:	4b0c      	ldr	r3, [pc, #48]	@ (80016e8 <HAL_MspInit+0x44>)
 80016b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016ba:	f003 0301 	and.w	r3, r3, #1
 80016be:	607b      	str	r3, [r7, #4]
 80016c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016c2:	4b09      	ldr	r3, [pc, #36]	@ (80016e8 <HAL_MspInit+0x44>)
 80016c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016c6:	4a08      	ldr	r2, [pc, #32]	@ (80016e8 <HAL_MspInit+0x44>)
 80016c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016cc:	6593      	str	r3, [r2, #88]	@ 0x58
 80016ce:	4b06      	ldr	r3, [pc, #24]	@ (80016e8 <HAL_MspInit+0x44>)
 80016d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016d6:	603b      	str	r3, [r7, #0]
 80016d8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016da:	bf00      	nop
 80016dc:	370c      	adds	r7, #12
 80016de:	46bd      	mov	sp, r7
 80016e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e4:	4770      	bx	lr
 80016e6:	bf00      	nop
 80016e8:	40021000 	.word	0x40021000

080016ec <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b08a      	sub	sp, #40	@ 0x28
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016f4:	f107 0314 	add.w	r3, r7, #20
 80016f8:	2200      	movs	r2, #0
 80016fa:	601a      	str	r2, [r3, #0]
 80016fc:	605a      	str	r2, [r3, #4]
 80016fe:	609a      	str	r2, [r3, #8]
 8001700:	60da      	str	r2, [r3, #12]
 8001702:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	4a2b      	ldr	r2, [pc, #172]	@ (80017b8 <HAL_DAC_MspInit+0xcc>)
 800170a:	4293      	cmp	r3, r2
 800170c:	d14f      	bne.n	80017ae <HAL_DAC_MspInit+0xc2>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 800170e:	4b2b      	ldr	r3, [pc, #172]	@ (80017bc <HAL_DAC_MspInit+0xd0>)
 8001710:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001712:	4a2a      	ldr	r2, [pc, #168]	@ (80017bc <HAL_DAC_MspInit+0xd0>)
 8001714:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8001718:	6593      	str	r3, [r2, #88]	@ 0x58
 800171a:	4b28      	ldr	r3, [pc, #160]	@ (80017bc <HAL_DAC_MspInit+0xd0>)
 800171c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800171e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001722:	613b      	str	r3, [r7, #16]
 8001724:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001726:	4b25      	ldr	r3, [pc, #148]	@ (80017bc <HAL_DAC_MspInit+0xd0>)
 8001728:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800172a:	4a24      	ldr	r2, [pc, #144]	@ (80017bc <HAL_DAC_MspInit+0xd0>)
 800172c:	f043 0301 	orr.w	r3, r3, #1
 8001730:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001732:	4b22      	ldr	r3, [pc, #136]	@ (80017bc <HAL_DAC_MspInit+0xd0>)
 8001734:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001736:	f003 0301 	and.w	r3, r3, #1
 800173a:	60fb      	str	r3, [r7, #12]
 800173c:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800173e:	2310      	movs	r3, #16
 8001740:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001742:	2303      	movs	r3, #3
 8001744:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001746:	2300      	movs	r3, #0
 8001748:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800174a:	f107 0314 	add.w	r3, r7, #20
 800174e:	4619      	mov	r1, r3
 8001750:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001754:	f001 fcfa 	bl	800314c <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel1;
 8001758:	4b19      	ldr	r3, [pc, #100]	@ (80017c0 <HAL_DAC_MspInit+0xd4>)
 800175a:	4a1a      	ldr	r2, [pc, #104]	@ (80017c4 <HAL_DAC_MspInit+0xd8>)
 800175c:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CH1;
 800175e:	4b18      	ldr	r3, [pc, #96]	@ (80017c0 <HAL_DAC_MspInit+0xd4>)
 8001760:	2206      	movs	r2, #6
 8001762:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001764:	4b16      	ldr	r3, [pc, #88]	@ (80017c0 <HAL_DAC_MspInit+0xd4>)
 8001766:	2210      	movs	r2, #16
 8001768:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800176a:	4b15      	ldr	r3, [pc, #84]	@ (80017c0 <HAL_DAC_MspInit+0xd4>)
 800176c:	2200      	movs	r2, #0
 800176e:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001770:	4b13      	ldr	r3, [pc, #76]	@ (80017c0 <HAL_DAC_MspInit+0xd4>)
 8001772:	2280      	movs	r2, #128	@ 0x80
 8001774:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001776:	4b12      	ldr	r3, [pc, #72]	@ (80017c0 <HAL_DAC_MspInit+0xd4>)
 8001778:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800177c:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800177e:	4b10      	ldr	r3, [pc, #64]	@ (80017c0 <HAL_DAC_MspInit+0xd4>)
 8001780:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001784:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8001786:	4b0e      	ldr	r3, [pc, #56]	@ (80017c0 <HAL_DAC_MspInit+0xd4>)
 8001788:	2220      	movs	r2, #32
 800178a:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 800178c:	4b0c      	ldr	r3, [pc, #48]	@ (80017c0 <HAL_DAC_MspInit+0xd4>)
 800178e:	2200      	movs	r2, #0
 8001790:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8001792:	480b      	ldr	r0, [pc, #44]	@ (80017c0 <HAL_DAC_MspInit+0xd4>)
 8001794:	f001 fa0c 	bl	8002bb0 <HAL_DMA_Init>
 8001798:	4603      	mov	r3, r0
 800179a:	2b00      	cmp	r3, #0
 800179c:	d001      	beq.n	80017a2 <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 800179e:	f7ff ff7a 	bl	8001696 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	4a06      	ldr	r2, [pc, #24]	@ (80017c0 <HAL_DAC_MspInit+0xd4>)
 80017a6:	609a      	str	r2, [r3, #8]
 80017a8:	4a05      	ldr	r2, [pc, #20]	@ (80017c0 <HAL_DAC_MspInit+0xd4>)
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	6293      	str	r3, [r2, #40]	@ 0x28
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 80017ae:	bf00      	nop
 80017b0:	3728      	adds	r7, #40	@ 0x28
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	bf00      	nop
 80017b8:	40007400 	.word	0x40007400
 80017bc:	40021000 	.word	0x40021000
 80017c0:	20000204 	.word	0x20000204
 80017c4:	40020008 	.word	0x40020008

080017c8 <HAL_DFSDM_FilterMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_filter: DFSDM_Filter handle pointer
* @retval None
*/
void HAL_DFSDM_FilterMspInit(DFSDM_Filter_HandleTypeDef* hdfsdm_filter)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b0ae      	sub	sp, #184	@ 0xb8
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017d0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80017d4:	2200      	movs	r2, #0
 80017d6:	601a      	str	r2, [r3, #0]
 80017d8:	605a      	str	r2, [r3, #4]
 80017da:	609a      	str	r2, [r3, #8]
 80017dc:	60da      	str	r2, [r3, #12]
 80017de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80017e0:	f107 0310 	add.w	r3, r7, #16
 80017e4:	2294      	movs	r2, #148	@ 0x94
 80017e6:	2100      	movs	r1, #0
 80017e8:	4618      	mov	r0, r3
 80017ea:	f005 fcf8 	bl	80071de <memset>
  if(DFSDM1_Init == 0)
 80017ee:	4b45      	ldr	r3, [pc, #276]	@ (8001904 <HAL_DFSDM_FilterMspInit+0x13c>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d14b      	bne.n	800188e <HAL_DFSDM_FilterMspInit+0xc6>

  /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 80017f6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80017fa:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 80017fc:	2300      	movs	r3, #0
 80017fe:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001802:	f107 0310 	add.w	r3, r7, #16
 8001806:	4618      	mov	r0, r3
 8001808:	f002 fdfe 	bl	8004408 <HAL_RCCEx_PeriphCLKConfig>
 800180c:	4603      	mov	r3, r0
 800180e:	2b00      	cmp	r3, #0
 8001810:	d001      	beq.n	8001816 <HAL_DFSDM_FilterMspInit+0x4e>
    {
      Error_Handler();
 8001812:	f7ff ff40 	bl	8001696 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 8001816:	4b3c      	ldr	r3, [pc, #240]	@ (8001908 <HAL_DFSDM_FilterMspInit+0x140>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	3301      	adds	r3, #1
 800181c:	4a3a      	ldr	r2, [pc, #232]	@ (8001908 <HAL_DFSDM_FilterMspInit+0x140>)
 800181e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 8001820:	4b39      	ldr	r3, [pc, #228]	@ (8001908 <HAL_DFSDM_FilterMspInit+0x140>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	2b01      	cmp	r3, #1
 8001826:	d10b      	bne.n	8001840 <HAL_DFSDM_FilterMspInit+0x78>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 8001828:	4b38      	ldr	r3, [pc, #224]	@ (800190c <HAL_DFSDM_FilterMspInit+0x144>)
 800182a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800182c:	4a37      	ldr	r2, [pc, #220]	@ (800190c <HAL_DFSDM_FilterMspInit+0x144>)
 800182e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001832:	6613      	str	r3, [r2, #96]	@ 0x60
 8001834:	4b35      	ldr	r3, [pc, #212]	@ (800190c <HAL_DFSDM_FilterMspInit+0x144>)
 8001836:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001838:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800183c:	60fb      	str	r3, [r7, #12]
 800183e:	68fb      	ldr	r3, [r7, #12]
    }

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001840:	4b32      	ldr	r3, [pc, #200]	@ (800190c <HAL_DFSDM_FilterMspInit+0x144>)
 8001842:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001844:	4a31      	ldr	r2, [pc, #196]	@ (800190c <HAL_DFSDM_FilterMspInit+0x144>)
 8001846:	f043 0310 	orr.w	r3, r3, #16
 800184a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800184c:	4b2f      	ldr	r3, [pc, #188]	@ (800190c <HAL_DFSDM_FilterMspInit+0x144>)
 800184e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001850:	f003 0310 	and.w	r3, r3, #16
 8001854:	60bb      	str	r3, [r7, #8]
 8001856:	68bb      	ldr	r3, [r7, #8]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 8001858:	f44f 7320 	mov.w	r3, #640	@ 0x280
 800185c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001860:	2302      	movs	r3, #2
 8001862:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001866:	2300      	movs	r3, #0
 8001868:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800186c:	2300      	movs	r3, #0
 800186e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8001872:	2306      	movs	r3, #6
 8001874:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001878:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800187c:	4619      	mov	r1, r3
 800187e:	4824      	ldr	r0, [pc, #144]	@ (8001910 <HAL_DFSDM_FilterMspInit+0x148>)
 8001880:	f001 fc64 	bl	800314c <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 8001884:	4b1f      	ldr	r3, [pc, #124]	@ (8001904 <HAL_DFSDM_FilterMspInit+0x13c>)
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	3301      	adds	r3, #1
 800188a:	4a1e      	ldr	r2, [pc, #120]	@ (8001904 <HAL_DFSDM_FilterMspInit+0x13c>)
 800188c:	6013      	str	r3, [r2, #0]
  }

    /* DFSDM1 DMA Init */
    /* DFSDM1_FLT0 Init */
  if(hdfsdm_filter->Instance == DFSDM1_Filter0){
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	4a20      	ldr	r2, [pc, #128]	@ (8001914 <HAL_DFSDM_FilterMspInit+0x14c>)
 8001894:	4293      	cmp	r3, r2
 8001896:	d130      	bne.n	80018fa <HAL_DFSDM_FilterMspInit+0x132>
    hdma_dfsdm1_flt0.Instance = DMA1_Channel2;
 8001898:	4b1f      	ldr	r3, [pc, #124]	@ (8001918 <HAL_DFSDM_FilterMspInit+0x150>)
 800189a:	4a20      	ldr	r2, [pc, #128]	@ (800191c <HAL_DFSDM_FilterMspInit+0x154>)
 800189c:	601a      	str	r2, [r3, #0]
    hdma_dfsdm1_flt0.Init.Request = DMA_REQUEST_DFSDM1_FLT0;
 800189e:	4b1e      	ldr	r3, [pc, #120]	@ (8001918 <HAL_DFSDM_FilterMspInit+0x150>)
 80018a0:	2256      	movs	r2, #86	@ 0x56
 80018a2:	605a      	str	r2, [r3, #4]
    hdma_dfsdm1_flt0.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80018a4:	4b1c      	ldr	r3, [pc, #112]	@ (8001918 <HAL_DFSDM_FilterMspInit+0x150>)
 80018a6:	2200      	movs	r2, #0
 80018a8:	609a      	str	r2, [r3, #8]
    hdma_dfsdm1_flt0.Init.PeriphInc = DMA_PINC_DISABLE;
 80018aa:	4b1b      	ldr	r3, [pc, #108]	@ (8001918 <HAL_DFSDM_FilterMspInit+0x150>)
 80018ac:	2200      	movs	r2, #0
 80018ae:	60da      	str	r2, [r3, #12]
    hdma_dfsdm1_flt0.Init.MemInc = DMA_MINC_ENABLE;
 80018b0:	4b19      	ldr	r3, [pc, #100]	@ (8001918 <HAL_DFSDM_FilterMspInit+0x150>)
 80018b2:	2280      	movs	r2, #128	@ 0x80
 80018b4:	611a      	str	r2, [r3, #16]
    hdma_dfsdm1_flt0.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80018b6:	4b18      	ldr	r3, [pc, #96]	@ (8001918 <HAL_DFSDM_FilterMspInit+0x150>)
 80018b8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80018bc:	615a      	str	r2, [r3, #20]
    hdma_dfsdm1_flt0.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80018be:	4b16      	ldr	r3, [pc, #88]	@ (8001918 <HAL_DFSDM_FilterMspInit+0x150>)
 80018c0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80018c4:	619a      	str	r2, [r3, #24]
    hdma_dfsdm1_flt0.Init.Mode = DMA_NORMAL;
 80018c6:	4b14      	ldr	r3, [pc, #80]	@ (8001918 <HAL_DFSDM_FilterMspInit+0x150>)
 80018c8:	2200      	movs	r2, #0
 80018ca:	61da      	str	r2, [r3, #28]
    hdma_dfsdm1_flt0.Init.Priority = DMA_PRIORITY_LOW;
 80018cc:	4b12      	ldr	r3, [pc, #72]	@ (8001918 <HAL_DFSDM_FilterMspInit+0x150>)
 80018ce:	2200      	movs	r2, #0
 80018d0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dfsdm1_flt0) != HAL_OK)
 80018d2:	4811      	ldr	r0, [pc, #68]	@ (8001918 <HAL_DFSDM_FilterMspInit+0x150>)
 80018d4:	f001 f96c 	bl	8002bb0 <HAL_DMA_Init>
 80018d8:	4603      	mov	r3, r0
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d001      	beq.n	80018e2 <HAL_DFSDM_FilterMspInit+0x11a>
    {
      Error_Handler();
 80018de:	f7ff feda 	bl	8001696 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(hdfsdm_filter,hdmaInj,hdma_dfsdm1_flt0);
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	4a0c      	ldr	r2, [pc, #48]	@ (8001918 <HAL_DFSDM_FilterMspInit+0x150>)
 80018e6:	62da      	str	r2, [r3, #44]	@ 0x2c
 80018e8:	4a0b      	ldr	r2, [pc, #44]	@ (8001918 <HAL_DFSDM_FilterMspInit+0x150>)
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	6293      	str	r3, [r2, #40]	@ 0x28
    __HAL_LINKDMA(hdfsdm_filter,hdmaReg,hdma_dfsdm1_flt0);
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	4a09      	ldr	r2, [pc, #36]	@ (8001918 <HAL_DFSDM_FilterMspInit+0x150>)
 80018f2:	629a      	str	r2, [r3, #40]	@ 0x28
 80018f4:	4a08      	ldr	r2, [pc, #32]	@ (8001918 <HAL_DFSDM_FilterMspInit+0x150>)
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	6293      	str	r3, [r2, #40]	@ 0x28
  }

}
 80018fa:	bf00      	nop
 80018fc:	37b8      	adds	r7, #184	@ 0xb8
 80018fe:	46bd      	mov	sp, r7
 8001900:	bd80      	pop	{r7, pc}
 8001902:	bf00      	nop
 8001904:	20020054 	.word	0x20020054
 8001908:	20020050 	.word	0x20020050
 800190c:	40021000 	.word	0x40021000
 8001910:	48001000 	.word	0x48001000
 8001914:	40016100 	.word	0x40016100
 8001918:	200002f0 	.word	0x200002f0
 800191c:	4002001c 	.word	0x4002001c

08001920 <HAL_DFSDM_ChannelMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_channel: DFSDM_Channel handle pointer
* @retval None
*/
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b0ae      	sub	sp, #184	@ 0xb8
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001928:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800192c:	2200      	movs	r2, #0
 800192e:	601a      	str	r2, [r3, #0]
 8001930:	605a      	str	r2, [r3, #4]
 8001932:	609a      	str	r2, [r3, #8]
 8001934:	60da      	str	r2, [r3, #12]
 8001936:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001938:	f107 0310 	add.w	r3, r7, #16
 800193c:	2294      	movs	r2, #148	@ 0x94
 800193e:	2100      	movs	r1, #0
 8001940:	4618      	mov	r0, r3
 8001942:	f005 fc4c 	bl	80071de <memset>
  if(DFSDM1_Init == 0)
 8001946:	4b2a      	ldr	r3, [pc, #168]	@ (80019f0 <HAL_DFSDM_ChannelMspInit+0xd0>)
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	2b00      	cmp	r3, #0
 800194c:	d14b      	bne.n	80019e6 <HAL_DFSDM_ChannelMspInit+0xc6>

  /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 800194e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001952:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8001954:	2300      	movs	r3, #0
 8001956:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800195a:	f107 0310 	add.w	r3, r7, #16
 800195e:	4618      	mov	r0, r3
 8001960:	f002 fd52 	bl	8004408 <HAL_RCCEx_PeriphCLKConfig>
 8001964:	4603      	mov	r3, r0
 8001966:	2b00      	cmp	r3, #0
 8001968:	d001      	beq.n	800196e <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 800196a:	f7ff fe94 	bl	8001696 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 800196e:	4b21      	ldr	r3, [pc, #132]	@ (80019f4 <HAL_DFSDM_ChannelMspInit+0xd4>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	3301      	adds	r3, #1
 8001974:	4a1f      	ldr	r2, [pc, #124]	@ (80019f4 <HAL_DFSDM_ChannelMspInit+0xd4>)
 8001976:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 8001978:	4b1e      	ldr	r3, [pc, #120]	@ (80019f4 <HAL_DFSDM_ChannelMspInit+0xd4>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	2b01      	cmp	r3, #1
 800197e:	d10b      	bne.n	8001998 <HAL_DFSDM_ChannelMspInit+0x78>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 8001980:	4b1d      	ldr	r3, [pc, #116]	@ (80019f8 <HAL_DFSDM_ChannelMspInit+0xd8>)
 8001982:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001984:	4a1c      	ldr	r2, [pc, #112]	@ (80019f8 <HAL_DFSDM_ChannelMspInit+0xd8>)
 8001986:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800198a:	6613      	str	r3, [r2, #96]	@ 0x60
 800198c:	4b1a      	ldr	r3, [pc, #104]	@ (80019f8 <HAL_DFSDM_ChannelMspInit+0xd8>)
 800198e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001990:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001994:	60fb      	str	r3, [r7, #12]
 8001996:	68fb      	ldr	r3, [r7, #12]
    }

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001998:	4b17      	ldr	r3, [pc, #92]	@ (80019f8 <HAL_DFSDM_ChannelMspInit+0xd8>)
 800199a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800199c:	4a16      	ldr	r2, [pc, #88]	@ (80019f8 <HAL_DFSDM_ChannelMspInit+0xd8>)
 800199e:	f043 0310 	orr.w	r3, r3, #16
 80019a2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019a4:	4b14      	ldr	r3, [pc, #80]	@ (80019f8 <HAL_DFSDM_ChannelMspInit+0xd8>)
 80019a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019a8:	f003 0310 	and.w	r3, r3, #16
 80019ac:	60bb      	str	r3, [r7, #8]
 80019ae:	68bb      	ldr	r3, [r7, #8]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 80019b0:	f44f 7320 	mov.w	r3, #640	@ 0x280
 80019b4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019b8:	2302      	movs	r3, #2
 80019ba:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019be:	2300      	movs	r3, #0
 80019c0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019c4:	2300      	movs	r3, #0
 80019c6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 80019ca:	2306      	movs	r3, #6
 80019cc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80019d0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80019d4:	4619      	mov	r1, r3
 80019d6:	4809      	ldr	r0, [pc, #36]	@ (80019fc <HAL_DFSDM_ChannelMspInit+0xdc>)
 80019d8:	f001 fbb8 	bl	800314c <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 80019dc:	4b04      	ldr	r3, [pc, #16]	@ (80019f0 <HAL_DFSDM_ChannelMspInit+0xd0>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	3301      	adds	r3, #1
 80019e2:	4a03      	ldr	r2, [pc, #12]	@ (80019f0 <HAL_DFSDM_ChannelMspInit+0xd0>)
 80019e4:	6013      	str	r3, [r2, #0]
  }

}
 80019e6:	bf00      	nop
 80019e8:	37b8      	adds	r7, #184	@ 0xb8
 80019ea:	46bd      	mov	sp, r7
 80019ec:	bd80      	pop	{r7, pc}
 80019ee:	bf00      	nop
 80019f0:	20020054 	.word	0x20020054
 80019f4:	20020050 	.word	0x20020050
 80019f8:	40021000 	.word	0x40021000
 80019fc:	48001000 	.word	0x48001000

08001a00 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b084      	sub	sp, #16
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001a10:	d113      	bne.n	8001a3a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001a12:	4b0c      	ldr	r3, [pc, #48]	@ (8001a44 <HAL_TIM_Base_MspInit+0x44>)
 8001a14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a16:	4a0b      	ldr	r2, [pc, #44]	@ (8001a44 <HAL_TIM_Base_MspInit+0x44>)
 8001a18:	f043 0301 	orr.w	r3, r3, #1
 8001a1c:	6593      	str	r3, [r2, #88]	@ 0x58
 8001a1e:	4b09      	ldr	r3, [pc, #36]	@ (8001a44 <HAL_TIM_Base_MspInit+0x44>)
 8001a20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a22:	f003 0301 	and.w	r3, r3, #1
 8001a26:	60fb      	str	r3, [r7, #12]
 8001a28:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	2100      	movs	r1, #0
 8001a2e:	201c      	movs	r0, #28
 8001a30:	f000 fb33 	bl	800209a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001a34:	201c      	movs	r0, #28
 8001a36:	f000 fb4c 	bl	80020d2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001a3a:	bf00      	nop
 8001a3c:	3710      	adds	r7, #16
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bd80      	pop	{r7, pc}
 8001a42:	bf00      	nop
 8001a44:	40021000 	.word	0x40021000

08001a48 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b0ae      	sub	sp, #184	@ 0xb8
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a50:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001a54:	2200      	movs	r2, #0
 8001a56:	601a      	str	r2, [r3, #0]
 8001a58:	605a      	str	r2, [r3, #4]
 8001a5a:	609a      	str	r2, [r3, #8]
 8001a5c:	60da      	str	r2, [r3, #12]
 8001a5e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a60:	f107 0310 	add.w	r3, r7, #16
 8001a64:	2294      	movs	r2, #148	@ 0x94
 8001a66:	2100      	movs	r1, #0
 8001a68:	4618      	mov	r0, r3
 8001a6a:	f005 fbb8 	bl	80071de <memset>
  if(huart->Instance==USART1)
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	4a21      	ldr	r2, [pc, #132]	@ (8001af8 <HAL_UART_MspInit+0xb0>)
 8001a74:	4293      	cmp	r3, r2
 8001a76:	d13a      	bne.n	8001aee <HAL_UART_MspInit+0xa6>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001a78:	2301      	movs	r3, #1
 8001a7a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a80:	f107 0310 	add.w	r3, r7, #16
 8001a84:	4618      	mov	r0, r3
 8001a86:	f002 fcbf 	bl	8004408 <HAL_RCCEx_PeriphCLKConfig>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d001      	beq.n	8001a94 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001a90:	f7ff fe01 	bl	8001696 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001a94:	4b19      	ldr	r3, [pc, #100]	@ (8001afc <HAL_UART_MspInit+0xb4>)
 8001a96:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a98:	4a18      	ldr	r2, [pc, #96]	@ (8001afc <HAL_UART_MspInit+0xb4>)
 8001a9a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a9e:	6613      	str	r3, [r2, #96]	@ 0x60
 8001aa0:	4b16      	ldr	r3, [pc, #88]	@ (8001afc <HAL_UART_MspInit+0xb4>)
 8001aa2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001aa4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001aa8:	60fb      	str	r3, [r7, #12]
 8001aaa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001aac:	4b13      	ldr	r3, [pc, #76]	@ (8001afc <HAL_UART_MspInit+0xb4>)
 8001aae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ab0:	4a12      	ldr	r2, [pc, #72]	@ (8001afc <HAL_UART_MspInit+0xb4>)
 8001ab2:	f043 0302 	orr.w	r3, r3, #2
 8001ab6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ab8:	4b10      	ldr	r3, [pc, #64]	@ (8001afc <HAL_UART_MspInit+0xb4>)
 8001aba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001abc:	f003 0302 	and.w	r3, r3, #2
 8001ac0:	60bb      	str	r3, [r7, #8]
 8001ac2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001ac4:	23c0      	movs	r3, #192	@ 0xc0
 8001ac6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aca:	2302      	movs	r3, #2
 8001acc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ad6:	2303      	movs	r3, #3
 8001ad8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001adc:	2307      	movs	r3, #7
 8001ade:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ae2:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001ae6:	4619      	mov	r1, r3
 8001ae8:	4805      	ldr	r0, [pc, #20]	@ (8001b00 <HAL_UART_MspInit+0xb8>)
 8001aea:	f001 fb2f 	bl	800314c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001aee:	bf00      	nop
 8001af0:	37b8      	adds	r7, #184	@ 0xb8
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bd80      	pop	{r7, pc}
 8001af6:	bf00      	nop
 8001af8:	40013800 	.word	0x40013800
 8001afc:	40021000 	.word	0x40021000
 8001b00:	48000400 	.word	0x48000400

08001b04 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b04:	b480      	push	{r7}
 8001b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001b08:	bf00      	nop
 8001b0a:	e7fd      	b.n	8001b08 <NMI_Handler+0x4>

08001b0c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b10:	bf00      	nop
 8001b12:	e7fd      	b.n	8001b10 <HardFault_Handler+0x4>

08001b14 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b14:	b480      	push	{r7}
 8001b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b18:	bf00      	nop
 8001b1a:	e7fd      	b.n	8001b18 <MemManage_Handler+0x4>

08001b1c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b20:	bf00      	nop
 8001b22:	e7fd      	b.n	8001b20 <BusFault_Handler+0x4>

08001b24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b24:	b480      	push	{r7}
 8001b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b28:	bf00      	nop
 8001b2a:	e7fd      	b.n	8001b28 <UsageFault_Handler+0x4>

08001b2c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b30:	bf00      	nop
 8001b32:	46bd      	mov	sp, r7
 8001b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b38:	4770      	bx	lr

08001b3a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b3a:	b480      	push	{r7}
 8001b3c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b3e:	bf00      	nop
 8001b40:	46bd      	mov	sp, r7
 8001b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b46:	4770      	bx	lr

08001b48 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b4c:	bf00      	nop
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b54:	4770      	bx	lr

08001b56 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b56:	b580      	push	{r7, lr}
 8001b58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b5a:	f000 f97f 	bl	8001e5c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b5e:	bf00      	nop
 8001b60:	bd80      	pop	{r7, pc}
	...

08001b64 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8001b68:	4802      	ldr	r0, [pc, #8]	@ (8001b74 <DMA1_Channel1_IRQHandler+0x10>)
 8001b6a:	f001 f9a0 	bl	8002eae <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001b6e:	bf00      	nop
 8001b70:	bd80      	pop	{r7, pc}
 8001b72:	bf00      	nop
 8001b74:	20000204 	.word	0x20000204

08001b78 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dfsdm1_flt0);
 8001b7c:	4802      	ldr	r0, [pc, #8]	@ (8001b88 <DMA1_Channel2_IRQHandler+0x10>)
 8001b7e:	f001 f996 	bl	8002eae <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001b82:	bf00      	nop
 8001b84:	bd80      	pop	{r7, pc}
 8001b86:	bf00      	nop
 8001b88:	200002f0 	.word	0x200002f0

08001b8c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001b90:	4802      	ldr	r0, [pc, #8]	@ (8001b9c <TIM2_IRQHandler+0x10>)
 8001b92:	f003 fa11 	bl	8004fb8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001b96:	bf00      	nop
 8001b98:	bd80      	pop	{r7, pc}
 8001b9a:	bf00      	nop
 8001b9c:	20000350 	.word	0x20000350

08001ba0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(bluePB_Pin);
 8001ba4:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001ba8:	f001 fc7a 	bl	80034a0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001bac:	bf00      	nop
 8001bae:	bd80      	pop	{r7, pc}

08001bb0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	af00      	add	r7, sp, #0
  return 1;
 8001bb4:	2301      	movs	r3, #1
}
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bbe:	4770      	bx	lr

08001bc0 <_kill>:

int _kill(int pid, int sig)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b082      	sub	sp, #8
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
 8001bc8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001bca:	f005 fb5b 	bl	8007284 <__errno>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	2216      	movs	r2, #22
 8001bd2:	601a      	str	r2, [r3, #0]
  return -1;
 8001bd4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001bd8:	4618      	mov	r0, r3
 8001bda:	3708      	adds	r7, #8
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	bd80      	pop	{r7, pc}

08001be0 <_exit>:

void _exit (int status)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b082      	sub	sp, #8
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001be8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001bec:	6878      	ldr	r0, [r7, #4]
 8001bee:	f7ff ffe7 	bl	8001bc0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001bf2:	bf00      	nop
 8001bf4:	e7fd      	b.n	8001bf2 <_exit+0x12>

08001bf6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001bf6:	b580      	push	{r7, lr}
 8001bf8:	b086      	sub	sp, #24
 8001bfa:	af00      	add	r7, sp, #0
 8001bfc:	60f8      	str	r0, [r7, #12]
 8001bfe:	60b9      	str	r1, [r7, #8]
 8001c00:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c02:	2300      	movs	r3, #0
 8001c04:	617b      	str	r3, [r7, #20]
 8001c06:	e00a      	b.n	8001c1e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001c08:	f3af 8000 	nop.w
 8001c0c:	4601      	mov	r1, r0
 8001c0e:	68bb      	ldr	r3, [r7, #8]
 8001c10:	1c5a      	adds	r2, r3, #1
 8001c12:	60ba      	str	r2, [r7, #8]
 8001c14:	b2ca      	uxtb	r2, r1
 8001c16:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c18:	697b      	ldr	r3, [r7, #20]
 8001c1a:	3301      	adds	r3, #1
 8001c1c:	617b      	str	r3, [r7, #20]
 8001c1e:	697a      	ldr	r2, [r7, #20]
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	429a      	cmp	r2, r3
 8001c24:	dbf0      	blt.n	8001c08 <_read+0x12>
  }

  return len;
 8001c26:	687b      	ldr	r3, [r7, #4]
}
 8001c28:	4618      	mov	r0, r3
 8001c2a:	3718      	adds	r7, #24
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	bd80      	pop	{r7, pc}

08001c30 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b086      	sub	sp, #24
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	60f8      	str	r0, [r7, #12]
 8001c38:	60b9      	str	r1, [r7, #8]
 8001c3a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	617b      	str	r3, [r7, #20]
 8001c40:	e009      	b.n	8001c56 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001c42:	68bb      	ldr	r3, [r7, #8]
 8001c44:	1c5a      	adds	r2, r3, #1
 8001c46:	60ba      	str	r2, [r7, #8]
 8001c48:	781b      	ldrb	r3, [r3, #0]
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c50:	697b      	ldr	r3, [r7, #20]
 8001c52:	3301      	adds	r3, #1
 8001c54:	617b      	str	r3, [r7, #20]
 8001c56:	697a      	ldr	r2, [r7, #20]
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	429a      	cmp	r2, r3
 8001c5c:	dbf1      	blt.n	8001c42 <_write+0x12>
  }
  return len;
 8001c5e:	687b      	ldr	r3, [r7, #4]
}
 8001c60:	4618      	mov	r0, r3
 8001c62:	3718      	adds	r7, #24
 8001c64:	46bd      	mov	sp, r7
 8001c66:	bd80      	pop	{r7, pc}

08001c68 <_close>:

int _close(int file)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	b083      	sub	sp, #12
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001c70:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001c74:	4618      	mov	r0, r3
 8001c76:	370c      	adds	r7, #12
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7e:	4770      	bx	lr

08001c80 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c80:	b480      	push	{r7}
 8001c82:	b083      	sub	sp, #12
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
 8001c88:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001c90:	605a      	str	r2, [r3, #4]
  return 0;
 8001c92:	2300      	movs	r3, #0
}
 8001c94:	4618      	mov	r0, r3
 8001c96:	370c      	adds	r7, #12
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9e:	4770      	bx	lr

08001ca0 <_isatty>:

int _isatty(int file)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	b083      	sub	sp, #12
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001ca8:	2301      	movs	r3, #1
}
 8001caa:	4618      	mov	r0, r3
 8001cac:	370c      	adds	r7, #12
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb4:	4770      	bx	lr

08001cb6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001cb6:	b480      	push	{r7}
 8001cb8:	b085      	sub	sp, #20
 8001cba:	af00      	add	r7, sp, #0
 8001cbc:	60f8      	str	r0, [r7, #12]
 8001cbe:	60b9      	str	r1, [r7, #8]
 8001cc0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001cc2:	2300      	movs	r3, #0
}
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	3714      	adds	r7, #20
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cce:	4770      	bx	lr

08001cd0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b086      	sub	sp, #24
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001cd8:	4a14      	ldr	r2, [pc, #80]	@ (8001d2c <_sbrk+0x5c>)
 8001cda:	4b15      	ldr	r3, [pc, #84]	@ (8001d30 <_sbrk+0x60>)
 8001cdc:	1ad3      	subs	r3, r2, r3
 8001cde:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ce0:	697b      	ldr	r3, [r7, #20]
 8001ce2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ce4:	4b13      	ldr	r3, [pc, #76]	@ (8001d34 <_sbrk+0x64>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d102      	bne.n	8001cf2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001cec:	4b11      	ldr	r3, [pc, #68]	@ (8001d34 <_sbrk+0x64>)
 8001cee:	4a12      	ldr	r2, [pc, #72]	@ (8001d38 <_sbrk+0x68>)
 8001cf0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001cf2:	4b10      	ldr	r3, [pc, #64]	@ (8001d34 <_sbrk+0x64>)
 8001cf4:	681a      	ldr	r2, [r3, #0]
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	4413      	add	r3, r2
 8001cfa:	693a      	ldr	r2, [r7, #16]
 8001cfc:	429a      	cmp	r2, r3
 8001cfe:	d207      	bcs.n	8001d10 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d00:	f005 fac0 	bl	8007284 <__errno>
 8001d04:	4603      	mov	r3, r0
 8001d06:	220c      	movs	r2, #12
 8001d08:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d0a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001d0e:	e009      	b.n	8001d24 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d10:	4b08      	ldr	r3, [pc, #32]	@ (8001d34 <_sbrk+0x64>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d16:	4b07      	ldr	r3, [pc, #28]	@ (8001d34 <_sbrk+0x64>)
 8001d18:	681a      	ldr	r2, [r3, #0]
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	4413      	add	r3, r2
 8001d1e:	4a05      	ldr	r2, [pc, #20]	@ (8001d34 <_sbrk+0x64>)
 8001d20:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d22:	68fb      	ldr	r3, [r7, #12]
}
 8001d24:	4618      	mov	r0, r3
 8001d26:	3718      	adds	r7, #24
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	bd80      	pop	{r7, pc}
 8001d2c:	200a0000 	.word	0x200a0000
 8001d30:	00000400 	.word	0x00000400
 8001d34:	20020058 	.word	0x20020058
 8001d38:	200201d0 	.word	0x200201d0

08001d3c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001d40:	4b06      	ldr	r3, [pc, #24]	@ (8001d5c <SystemInit+0x20>)
 8001d42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d46:	4a05      	ldr	r2, [pc, #20]	@ (8001d5c <SystemInit+0x20>)
 8001d48:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001d4c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001d50:	bf00      	nop
 8001d52:	46bd      	mov	sp, r7
 8001d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d58:	4770      	bx	lr
 8001d5a:	bf00      	nop
 8001d5c:	e000ed00 	.word	0xe000ed00

08001d60 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001d60:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001d98 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001d64:	f7ff ffea 	bl	8001d3c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001d68:	480c      	ldr	r0, [pc, #48]	@ (8001d9c <LoopForever+0x6>)
  ldr r1, =_edata
 8001d6a:	490d      	ldr	r1, [pc, #52]	@ (8001da0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001d6c:	4a0d      	ldr	r2, [pc, #52]	@ (8001da4 <LoopForever+0xe>)
  movs r3, #0
 8001d6e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d70:	e002      	b.n	8001d78 <LoopCopyDataInit>

08001d72 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d72:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d74:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d76:	3304      	adds	r3, #4

08001d78 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d78:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d7a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d7c:	d3f9      	bcc.n	8001d72 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d7e:	4a0a      	ldr	r2, [pc, #40]	@ (8001da8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001d80:	4c0a      	ldr	r4, [pc, #40]	@ (8001dac <LoopForever+0x16>)
  movs r3, #0
 8001d82:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d84:	e001      	b.n	8001d8a <LoopFillZerobss>

08001d86 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d86:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d88:	3204      	adds	r2, #4

08001d8a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d8a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d8c:	d3fb      	bcc.n	8001d86 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001d8e:	f005 fa7f 	bl	8007290 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001d92:	f7ff f993 	bl	80010bc <main>

08001d96 <LoopForever>:

LoopForever:
    b LoopForever
 8001d96:	e7fe      	b.n	8001d96 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001d98:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8001d9c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001da0:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001da4:	0800a094 	.word	0x0800a094
  ldr r2, =_sbss
 8001da8:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001dac:	200201d0 	.word	0x200201d0

08001db0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001db0:	e7fe      	b.n	8001db0 <ADC1_IRQHandler>

08001db2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001db2:	b580      	push	{r7, lr}
 8001db4:	b082      	sub	sp, #8
 8001db6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001db8:	2300      	movs	r3, #0
 8001dba:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001dbc:	2003      	movs	r0, #3
 8001dbe:	f000 f961 	bl	8002084 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001dc2:	2000      	movs	r0, #0
 8001dc4:	f000 f80e 	bl	8001de4 <HAL_InitTick>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d002      	beq.n	8001dd4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001dce:	2301      	movs	r3, #1
 8001dd0:	71fb      	strb	r3, [r7, #7]
 8001dd2:	e001      	b.n	8001dd8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001dd4:	f7ff fc66 	bl	80016a4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001dd8:	79fb      	ldrb	r3, [r7, #7]
}
 8001dda:	4618      	mov	r0, r3
 8001ddc:	3708      	adds	r7, #8
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bd80      	pop	{r7, pc}
	...

08001de4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b084      	sub	sp, #16
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001dec:	2300      	movs	r3, #0
 8001dee:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001df0:	4b17      	ldr	r3, [pc, #92]	@ (8001e50 <HAL_InitTick+0x6c>)
 8001df2:	781b      	ldrb	r3, [r3, #0]
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d023      	beq.n	8001e40 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001df8:	4b16      	ldr	r3, [pc, #88]	@ (8001e54 <HAL_InitTick+0x70>)
 8001dfa:	681a      	ldr	r2, [r3, #0]
 8001dfc:	4b14      	ldr	r3, [pc, #80]	@ (8001e50 <HAL_InitTick+0x6c>)
 8001dfe:	781b      	ldrb	r3, [r3, #0]
 8001e00:	4619      	mov	r1, r3
 8001e02:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e06:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e0e:	4618      	mov	r0, r3
 8001e10:	f000 f96d 	bl	80020ee <HAL_SYSTICK_Config>
 8001e14:	4603      	mov	r3, r0
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d10f      	bne.n	8001e3a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	2b0f      	cmp	r3, #15
 8001e1e:	d809      	bhi.n	8001e34 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e20:	2200      	movs	r2, #0
 8001e22:	6879      	ldr	r1, [r7, #4]
 8001e24:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001e28:	f000 f937 	bl	800209a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001e2c:	4a0a      	ldr	r2, [pc, #40]	@ (8001e58 <HAL_InitTick+0x74>)
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	6013      	str	r3, [r2, #0]
 8001e32:	e007      	b.n	8001e44 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001e34:	2301      	movs	r3, #1
 8001e36:	73fb      	strb	r3, [r7, #15]
 8001e38:	e004      	b.n	8001e44 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	73fb      	strb	r3, [r7, #15]
 8001e3e:	e001      	b.n	8001e44 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001e40:	2301      	movs	r3, #1
 8001e42:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001e44:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e46:	4618      	mov	r0, r3
 8001e48:	3710      	adds	r7, #16
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bd80      	pop	{r7, pc}
 8001e4e:	bf00      	nop
 8001e50:	20000008 	.word	0x20000008
 8001e54:	20000000 	.word	0x20000000
 8001e58:	20000004 	.word	0x20000004

08001e5c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001e60:	4b06      	ldr	r3, [pc, #24]	@ (8001e7c <HAL_IncTick+0x20>)
 8001e62:	781b      	ldrb	r3, [r3, #0]
 8001e64:	461a      	mov	r2, r3
 8001e66:	4b06      	ldr	r3, [pc, #24]	@ (8001e80 <HAL_IncTick+0x24>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	4413      	add	r3, r2
 8001e6c:	4a04      	ldr	r2, [pc, #16]	@ (8001e80 <HAL_IncTick+0x24>)
 8001e6e:	6013      	str	r3, [r2, #0]
}
 8001e70:	bf00      	nop
 8001e72:	46bd      	mov	sp, r7
 8001e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e78:	4770      	bx	lr
 8001e7a:	bf00      	nop
 8001e7c:	20000008 	.word	0x20000008
 8001e80:	2002005c 	.word	0x2002005c

08001e84 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e84:	b480      	push	{r7}
 8001e86:	af00      	add	r7, sp, #0
  return uwTick;
 8001e88:	4b03      	ldr	r3, [pc, #12]	@ (8001e98 <HAL_GetTick+0x14>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
}
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e94:	4770      	bx	lr
 8001e96:	bf00      	nop
 8001e98:	2002005c 	.word	0x2002005c

08001e9c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b084      	sub	sp, #16
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ea4:	f7ff ffee 	bl	8001e84 <HAL_GetTick>
 8001ea8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001eb4:	d005      	beq.n	8001ec2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001eb6:	4b0a      	ldr	r3, [pc, #40]	@ (8001ee0 <HAL_Delay+0x44>)
 8001eb8:	781b      	ldrb	r3, [r3, #0]
 8001eba:	461a      	mov	r2, r3
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	4413      	add	r3, r2
 8001ec0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001ec2:	bf00      	nop
 8001ec4:	f7ff ffde 	bl	8001e84 <HAL_GetTick>
 8001ec8:	4602      	mov	r2, r0
 8001eca:	68bb      	ldr	r3, [r7, #8]
 8001ecc:	1ad3      	subs	r3, r2, r3
 8001ece:	68fa      	ldr	r2, [r7, #12]
 8001ed0:	429a      	cmp	r2, r3
 8001ed2:	d8f7      	bhi.n	8001ec4 <HAL_Delay+0x28>
  {
  }
}
 8001ed4:	bf00      	nop
 8001ed6:	bf00      	nop
 8001ed8:	3710      	adds	r7, #16
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bd80      	pop	{r7, pc}
 8001ede:	bf00      	nop
 8001ee0:	20000008 	.word	0x20000008

08001ee4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	b085      	sub	sp, #20
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	f003 0307 	and.w	r3, r3, #7
 8001ef2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ef4:	4b0c      	ldr	r3, [pc, #48]	@ (8001f28 <__NVIC_SetPriorityGrouping+0x44>)
 8001ef6:	68db      	ldr	r3, [r3, #12]
 8001ef8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001efa:	68ba      	ldr	r2, [r7, #8]
 8001efc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001f00:	4013      	ands	r3, r2
 8001f02:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f08:	68bb      	ldr	r3, [r7, #8]
 8001f0a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f0c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001f10:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f14:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f16:	4a04      	ldr	r2, [pc, #16]	@ (8001f28 <__NVIC_SetPriorityGrouping+0x44>)
 8001f18:	68bb      	ldr	r3, [r7, #8]
 8001f1a:	60d3      	str	r3, [r2, #12]
}
 8001f1c:	bf00      	nop
 8001f1e:	3714      	adds	r7, #20
 8001f20:	46bd      	mov	sp, r7
 8001f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f26:	4770      	bx	lr
 8001f28:	e000ed00 	.word	0xe000ed00

08001f2c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f30:	4b04      	ldr	r3, [pc, #16]	@ (8001f44 <__NVIC_GetPriorityGrouping+0x18>)
 8001f32:	68db      	ldr	r3, [r3, #12]
 8001f34:	0a1b      	lsrs	r3, r3, #8
 8001f36:	f003 0307 	and.w	r3, r3, #7
}
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f42:	4770      	bx	lr
 8001f44:	e000ed00 	.word	0xe000ed00

08001f48 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	b083      	sub	sp, #12
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	4603      	mov	r3, r0
 8001f50:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	db0b      	blt.n	8001f72 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f5a:	79fb      	ldrb	r3, [r7, #7]
 8001f5c:	f003 021f 	and.w	r2, r3, #31
 8001f60:	4907      	ldr	r1, [pc, #28]	@ (8001f80 <__NVIC_EnableIRQ+0x38>)
 8001f62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f66:	095b      	lsrs	r3, r3, #5
 8001f68:	2001      	movs	r0, #1
 8001f6a:	fa00 f202 	lsl.w	r2, r0, r2
 8001f6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001f72:	bf00      	nop
 8001f74:	370c      	adds	r7, #12
 8001f76:	46bd      	mov	sp, r7
 8001f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7c:	4770      	bx	lr
 8001f7e:	bf00      	nop
 8001f80:	e000e100 	.word	0xe000e100

08001f84 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f84:	b480      	push	{r7}
 8001f86:	b083      	sub	sp, #12
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	6039      	str	r1, [r7, #0]
 8001f8e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	db0a      	blt.n	8001fae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f98:	683b      	ldr	r3, [r7, #0]
 8001f9a:	b2da      	uxtb	r2, r3
 8001f9c:	490c      	ldr	r1, [pc, #48]	@ (8001fd0 <__NVIC_SetPriority+0x4c>)
 8001f9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fa2:	0112      	lsls	r2, r2, #4
 8001fa4:	b2d2      	uxtb	r2, r2
 8001fa6:	440b      	add	r3, r1
 8001fa8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001fac:	e00a      	b.n	8001fc4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	b2da      	uxtb	r2, r3
 8001fb2:	4908      	ldr	r1, [pc, #32]	@ (8001fd4 <__NVIC_SetPriority+0x50>)
 8001fb4:	79fb      	ldrb	r3, [r7, #7]
 8001fb6:	f003 030f 	and.w	r3, r3, #15
 8001fba:	3b04      	subs	r3, #4
 8001fbc:	0112      	lsls	r2, r2, #4
 8001fbe:	b2d2      	uxtb	r2, r2
 8001fc0:	440b      	add	r3, r1
 8001fc2:	761a      	strb	r2, [r3, #24]
}
 8001fc4:	bf00      	nop
 8001fc6:	370c      	adds	r7, #12
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fce:	4770      	bx	lr
 8001fd0:	e000e100 	.word	0xe000e100
 8001fd4:	e000ed00 	.word	0xe000ed00

08001fd8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001fd8:	b480      	push	{r7}
 8001fda:	b089      	sub	sp, #36	@ 0x24
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	60f8      	str	r0, [r7, #12]
 8001fe0:	60b9      	str	r1, [r7, #8]
 8001fe2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	f003 0307 	and.w	r3, r3, #7
 8001fea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001fec:	69fb      	ldr	r3, [r7, #28]
 8001fee:	f1c3 0307 	rsb	r3, r3, #7
 8001ff2:	2b04      	cmp	r3, #4
 8001ff4:	bf28      	it	cs
 8001ff6:	2304      	movcs	r3, #4
 8001ff8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ffa:	69fb      	ldr	r3, [r7, #28]
 8001ffc:	3304      	adds	r3, #4
 8001ffe:	2b06      	cmp	r3, #6
 8002000:	d902      	bls.n	8002008 <NVIC_EncodePriority+0x30>
 8002002:	69fb      	ldr	r3, [r7, #28]
 8002004:	3b03      	subs	r3, #3
 8002006:	e000      	b.n	800200a <NVIC_EncodePriority+0x32>
 8002008:	2300      	movs	r3, #0
 800200a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800200c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002010:	69bb      	ldr	r3, [r7, #24]
 8002012:	fa02 f303 	lsl.w	r3, r2, r3
 8002016:	43da      	mvns	r2, r3
 8002018:	68bb      	ldr	r3, [r7, #8]
 800201a:	401a      	ands	r2, r3
 800201c:	697b      	ldr	r3, [r7, #20]
 800201e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002020:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002024:	697b      	ldr	r3, [r7, #20]
 8002026:	fa01 f303 	lsl.w	r3, r1, r3
 800202a:	43d9      	mvns	r1, r3
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002030:	4313      	orrs	r3, r2
         );
}
 8002032:	4618      	mov	r0, r3
 8002034:	3724      	adds	r7, #36	@ 0x24
 8002036:	46bd      	mov	sp, r7
 8002038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203c:	4770      	bx	lr
	...

08002040 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	b082      	sub	sp, #8
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	3b01      	subs	r3, #1
 800204c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002050:	d301      	bcc.n	8002056 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002052:	2301      	movs	r3, #1
 8002054:	e00f      	b.n	8002076 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002056:	4a0a      	ldr	r2, [pc, #40]	@ (8002080 <SysTick_Config+0x40>)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	3b01      	subs	r3, #1
 800205c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800205e:	210f      	movs	r1, #15
 8002060:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002064:	f7ff ff8e 	bl	8001f84 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002068:	4b05      	ldr	r3, [pc, #20]	@ (8002080 <SysTick_Config+0x40>)
 800206a:	2200      	movs	r2, #0
 800206c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800206e:	4b04      	ldr	r3, [pc, #16]	@ (8002080 <SysTick_Config+0x40>)
 8002070:	2207      	movs	r2, #7
 8002072:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002074:	2300      	movs	r3, #0
}
 8002076:	4618      	mov	r0, r3
 8002078:	3708      	adds	r7, #8
 800207a:	46bd      	mov	sp, r7
 800207c:	bd80      	pop	{r7, pc}
 800207e:	bf00      	nop
 8002080:	e000e010 	.word	0xe000e010

08002084 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b082      	sub	sp, #8
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800208c:	6878      	ldr	r0, [r7, #4]
 800208e:	f7ff ff29 	bl	8001ee4 <__NVIC_SetPriorityGrouping>
}
 8002092:	bf00      	nop
 8002094:	3708      	adds	r7, #8
 8002096:	46bd      	mov	sp, r7
 8002098:	bd80      	pop	{r7, pc}

0800209a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800209a:	b580      	push	{r7, lr}
 800209c:	b086      	sub	sp, #24
 800209e:	af00      	add	r7, sp, #0
 80020a0:	4603      	mov	r3, r0
 80020a2:	60b9      	str	r1, [r7, #8]
 80020a4:	607a      	str	r2, [r7, #4]
 80020a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80020a8:	2300      	movs	r3, #0
 80020aa:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80020ac:	f7ff ff3e 	bl	8001f2c <__NVIC_GetPriorityGrouping>
 80020b0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80020b2:	687a      	ldr	r2, [r7, #4]
 80020b4:	68b9      	ldr	r1, [r7, #8]
 80020b6:	6978      	ldr	r0, [r7, #20]
 80020b8:	f7ff ff8e 	bl	8001fd8 <NVIC_EncodePriority>
 80020bc:	4602      	mov	r2, r0
 80020be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80020c2:	4611      	mov	r1, r2
 80020c4:	4618      	mov	r0, r3
 80020c6:	f7ff ff5d 	bl	8001f84 <__NVIC_SetPriority>
}
 80020ca:	bf00      	nop
 80020cc:	3718      	adds	r7, #24
 80020ce:	46bd      	mov	sp, r7
 80020d0:	bd80      	pop	{r7, pc}

080020d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020d2:	b580      	push	{r7, lr}
 80020d4:	b082      	sub	sp, #8
 80020d6:	af00      	add	r7, sp, #0
 80020d8:	4603      	mov	r3, r0
 80020da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80020dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020e0:	4618      	mov	r0, r3
 80020e2:	f7ff ff31 	bl	8001f48 <__NVIC_EnableIRQ>
}
 80020e6:	bf00      	nop
 80020e8:	3708      	adds	r7, #8
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bd80      	pop	{r7, pc}

080020ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80020ee:	b580      	push	{r7, lr}
 80020f0:	b082      	sub	sp, #8
 80020f2:	af00      	add	r7, sp, #0
 80020f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80020f6:	6878      	ldr	r0, [r7, #4]
 80020f8:	f7ff ffa2 	bl	8002040 <SysTick_Config>
 80020fc:	4603      	mov	r3, r0
}
 80020fe:	4618      	mov	r0, r3
 8002100:	3708      	adds	r7, #8
 8002102:	46bd      	mov	sp, r7
 8002104:	bd80      	pop	{r7, pc}

08002106 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8002106:	b580      	push	{r7, lr}
 8002108:	b082      	sub	sp, #8
 800210a:	af00      	add	r7, sp, #0
 800210c:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	2b00      	cmp	r3, #0
 8002112:	d101      	bne.n	8002118 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8002114:	2301      	movs	r3, #1
 8002116:	e014      	b.n	8002142 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	791b      	ldrb	r3, [r3, #4]
 800211c:	b2db      	uxtb	r3, r3
 800211e:	2b00      	cmp	r3, #0
 8002120:	d105      	bne.n	800212e <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	2200      	movs	r2, #0
 8002126:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002128:	6878      	ldr	r0, [r7, #4]
 800212a:	f7ff fadf 	bl	80016ec <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	2202      	movs	r2, #2
 8002132:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	2200      	movs	r2, #0
 8002138:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	2201      	movs	r2, #1
 800213e:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002140:	2300      	movs	r3, #0
}
 8002142:	4618      	mov	r0, r3
 8002144:	3708      	adds	r7, #8
 8002146:	46bd      	mov	sp, r7
 8002148:	bd80      	pop	{r7, pc}
	...

0800214c <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b086      	sub	sp, #24
 8002150:	af00      	add	r7, sp, #0
 8002152:	60f8      	str	r0, [r7, #12]
 8002154:	60b9      	str	r1, [r7, #8]
 8002156:	607a      	str	r2, [r7, #4]
 8002158:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 800215a:	2300      	movs	r3, #0
 800215c:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	795b      	ldrb	r3, [r3, #5]
 8002162:	2b01      	cmp	r3, #1
 8002164:	d101      	bne.n	800216a <HAL_DAC_Start_DMA+0x1e>
 8002166:	2302      	movs	r3, #2
 8002168:	e0ab      	b.n	80022c2 <HAL_DAC_Start_DMA+0x176>
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	2201      	movs	r2, #1
 800216e:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	2202      	movs	r2, #2
 8002174:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8002176:	68bb      	ldr	r3, [r7, #8]
 8002178:	2b00      	cmp	r3, #0
 800217a:	d12f      	bne.n	80021dc <HAL_DAC_Start_DMA+0x90>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	689b      	ldr	r3, [r3, #8]
 8002180:	4a52      	ldr	r2, [pc, #328]	@ (80022cc <HAL_DAC_Start_DMA+0x180>)
 8002182:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	689b      	ldr	r3, [r3, #8]
 8002188:	4a51      	ldr	r2, [pc, #324]	@ (80022d0 <HAL_DAC_Start_DMA+0x184>)
 800218a:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	689b      	ldr	r3, [r3, #8]
 8002190:	4a50      	ldr	r2, [pc, #320]	@ (80022d4 <HAL_DAC_Start_DMA+0x188>)
 8002192:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	681a      	ldr	r2, [r3, #0]
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80021a2:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 80021a4:	6a3b      	ldr	r3, [r7, #32]
 80021a6:	2b08      	cmp	r3, #8
 80021a8:	d013      	beq.n	80021d2 <HAL_DAC_Start_DMA+0x86>
 80021aa:	6a3b      	ldr	r3, [r7, #32]
 80021ac:	2b08      	cmp	r3, #8
 80021ae:	d845      	bhi.n	800223c <HAL_DAC_Start_DMA+0xf0>
 80021b0:	6a3b      	ldr	r3, [r7, #32]
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d003      	beq.n	80021be <HAL_DAC_Start_DMA+0x72>
 80021b6:	6a3b      	ldr	r3, [r7, #32]
 80021b8:	2b04      	cmp	r3, #4
 80021ba:	d005      	beq.n	80021c8 <HAL_DAC_Start_DMA+0x7c>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 80021bc:	e03e      	b.n	800223c <HAL_DAC_Start_DMA+0xf0>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	3308      	adds	r3, #8
 80021c4:	613b      	str	r3, [r7, #16]
        break;
 80021c6:	e03c      	b.n	8002242 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	330c      	adds	r3, #12
 80021ce:	613b      	str	r3, [r7, #16]
        break;
 80021d0:	e037      	b.n	8002242 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	3310      	adds	r3, #16
 80021d8:	613b      	str	r3, [r7, #16]
        break;
 80021da:	e032      	b.n	8002242 <HAL_DAC_Start_DMA+0xf6>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	68db      	ldr	r3, [r3, #12]
 80021e0:	4a3d      	ldr	r2, [pc, #244]	@ (80022d8 <HAL_DAC_Start_DMA+0x18c>)
 80021e2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	68db      	ldr	r3, [r3, #12]
 80021e8:	4a3c      	ldr	r2, [pc, #240]	@ (80022dc <HAL_DAC_Start_DMA+0x190>)
 80021ea:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	68db      	ldr	r3, [r3, #12]
 80021f0:	4a3b      	ldr	r2, [pc, #236]	@ (80022e0 <HAL_DAC_Start_DMA+0x194>)
 80021f2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	681a      	ldr	r2, [r3, #0]
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8002202:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8002204:	6a3b      	ldr	r3, [r7, #32]
 8002206:	2b08      	cmp	r3, #8
 8002208:	d013      	beq.n	8002232 <HAL_DAC_Start_DMA+0xe6>
 800220a:	6a3b      	ldr	r3, [r7, #32]
 800220c:	2b08      	cmp	r3, #8
 800220e:	d817      	bhi.n	8002240 <HAL_DAC_Start_DMA+0xf4>
 8002210:	6a3b      	ldr	r3, [r7, #32]
 8002212:	2b00      	cmp	r3, #0
 8002214:	d003      	beq.n	800221e <HAL_DAC_Start_DMA+0xd2>
 8002216:	6a3b      	ldr	r3, [r7, #32]
 8002218:	2b04      	cmp	r3, #4
 800221a:	d005      	beq.n	8002228 <HAL_DAC_Start_DMA+0xdc>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 800221c:	e010      	b.n	8002240 <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	3314      	adds	r3, #20
 8002224:	613b      	str	r3, [r7, #16]
        break;
 8002226:	e00c      	b.n	8002242 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	3318      	adds	r3, #24
 800222e:	613b      	str	r3, [r7, #16]
        break;
 8002230:	e007      	b.n	8002242 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	331c      	adds	r3, #28
 8002238:	613b      	str	r3, [r7, #16]
        break;
 800223a:	e002      	b.n	8002242 <HAL_DAC_Start_DMA+0xf6>
        break;
 800223c:	bf00      	nop
 800223e:	e000      	b.n	8002242 <HAL_DAC_Start_DMA+0xf6>
        break;
 8002240:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 8002242:	68bb      	ldr	r3, [r7, #8]
 8002244:	2b00      	cmp	r3, #0
 8002246:	d111      	bne.n	800226c <HAL_DAC_Start_DMA+0x120>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	681a      	ldr	r2, [r3, #0]
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002256:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	6898      	ldr	r0, [r3, #8]
 800225c:	6879      	ldr	r1, [r7, #4]
 800225e:	683b      	ldr	r3, [r7, #0]
 8002260:	693a      	ldr	r2, [r7, #16]
 8002262:	f000 fd4d 	bl	8002d00 <HAL_DMA_Start_IT>
 8002266:	4603      	mov	r3, r0
 8002268:	75fb      	strb	r3, [r7, #23]
 800226a:	e010      	b.n	800228e <HAL_DAC_Start_DMA+0x142>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	681a      	ldr	r2, [r3, #0]
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 800227a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	68d8      	ldr	r0, [r3, #12]
 8002280:	6879      	ldr	r1, [r7, #4]
 8002282:	683b      	ldr	r3, [r7, #0]
 8002284:	693a      	ldr	r2, [r7, #16]
 8002286:	f000 fd3b 	bl	8002d00 <HAL_DMA_Start_IT>
 800228a:	4603      	mov	r3, r0
 800228c:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	2200      	movs	r2, #0
 8002292:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8002294:	7dfb      	ldrb	r3, [r7, #23]
 8002296:	2b00      	cmp	r3, #0
 8002298:	d10c      	bne.n	80022b4 <HAL_DAC_Start_DMA+0x168>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	6819      	ldr	r1, [r3, #0]
 80022a0:	68bb      	ldr	r3, [r7, #8]
 80022a2:	f003 0310 	and.w	r3, r3, #16
 80022a6:	2201      	movs	r2, #1
 80022a8:	409a      	lsls	r2, r3
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	430a      	orrs	r2, r1
 80022b0:	601a      	str	r2, [r3, #0]
 80022b2:	e005      	b.n	80022c0 <HAL_DAC_Start_DMA+0x174>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	691b      	ldr	r3, [r3, #16]
 80022b8:	f043 0204 	orr.w	r2, r3, #4
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 80022c0:	7dfb      	ldrb	r3, [r7, #23]
}
 80022c2:	4618      	mov	r0, r3
 80022c4:	3718      	adds	r7, #24
 80022c6:	46bd      	mov	sp, r7
 80022c8:	bd80      	pop	{r7, pc}
 80022ca:	bf00      	nop
 80022cc:	08002645 	.word	0x08002645
 80022d0:	08002667 	.word	0x08002667
 80022d4:	08002683 	.word	0x08002683
 80022d8:	080026ed 	.word	0x080026ed
 80022dc:	0800270f 	.word	0x0800270f
 80022e0:	0800272b 	.word	0x0800272b

080022e4 <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b082      	sub	sp, #8
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
 80022ec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	6819      	ldr	r1, [r3, #0]
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	f003 0310 	and.w	r3, r3, #16
 80022fa:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80022fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002302:	43da      	mvns	r2, r3
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	400a      	ands	r2, r1
 800230a:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	6819      	ldr	r1, [r3, #0]
 8002312:	683b      	ldr	r3, [r7, #0]
 8002314:	f003 0310 	and.w	r3, r3, #16
 8002318:	2201      	movs	r2, #1
 800231a:	fa02 f303 	lsl.w	r3, r2, r3
 800231e:	43da      	mvns	r2, r3
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	400a      	ands	r2, r1
 8002326:	601a      	str	r2, [r3, #0]
#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8002328:	683b      	ldr	r3, [r7, #0]
 800232a:	2b00      	cmp	r3, #0
 800232c:	d10d      	bne.n	800234a <HAL_DAC_Stop_DMA+0x66>
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	689b      	ldr	r3, [r3, #8]
 8002332:	4618      	mov	r0, r3
 8002334:	f000 fd5f 	bl	8002df6 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	681a      	ldr	r2, [r3, #0]
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002346:	601a      	str	r2, [r3, #0]
 8002348:	e00c      	b.n	8002364 <HAL_DAC_Stop_DMA+0x80>
  }
  else /* Channel2 is used for */
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	68db      	ldr	r3, [r3, #12]
 800234e:	4618      	mov	r0, r3
 8002350:	f000 fd51 	bl	8002df6 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	681a      	ldr	r2, [r3, #0]
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
 8002362:	601a      	str	r2, [r3, #0]
  /* Disable the DAC DMA underrun interrupt */
  __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
#endif /* STM32L451xx STM32L452xx STM32L462xx */

  /* Return function status */
  return HAL_OK;
 8002364:	2300      	movs	r3, #0
}
 8002366:	4618      	mov	r0, r3
 8002368:	3708      	adds	r7, #8
 800236a:	46bd      	mov	sp, r7
 800236c:	bd80      	pop	{r7, pc}

0800236e <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800236e:	b480      	push	{r7}
 8002370:	b083      	sub	sp, #12
 8002372:	af00      	add	r7, sp, #0
 8002374:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8002376:	bf00      	nop
 8002378:	370c      	adds	r7, #12
 800237a:	46bd      	mov	sp, r7
 800237c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002380:	4770      	bx	lr

08002382 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002382:	b480      	push	{r7}
 8002384:	b083      	sub	sp, #12
 8002386:	af00      	add	r7, sp, #0
 8002388:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 800238a:	bf00      	nop
 800238c:	370c      	adds	r7, #12
 800238e:	46bd      	mov	sp, r7
 8002390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002394:	4770      	bx	lr

08002396 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002396:	b480      	push	{r7}
 8002398:	b083      	sub	sp, #12
 800239a:	af00      	add	r7, sp, #0
 800239c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 800239e:	bf00      	nop
 80023a0:	370c      	adds	r7, #12
 80023a2:	46bd      	mov	sp, r7
 80023a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a8:	4770      	bx	lr
	...

080023ac <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b088      	sub	sp, #32
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	60f8      	str	r0, [r7, #12]
 80023b4:	60b9      	str	r1, [r7, #8]
 80023b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 80023b8:	2300      	movs	r3, #0
 80023ba:	61bb      	str	r3, [r7, #24]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	795b      	ldrb	r3, [r3, #5]
 80023c0:	2b01      	cmp	r3, #1
 80023c2:	d101      	bne.n	80023c8 <HAL_DAC_ConfigChannel+0x1c>
 80023c4:	2302      	movs	r3, #2
 80023c6:	e137      	b.n	8002638 <HAL_DAC_ConfigChannel+0x28c>
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	2201      	movs	r2, #1
 80023cc:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	2202      	movs	r2, #2
 80023d2:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80023d4:	68bb      	ldr	r3, [r7, #8]
 80023d6:	685b      	ldr	r3, [r3, #4]
 80023d8:	2b04      	cmp	r3, #4
 80023da:	f040 8081 	bne.w	80024e0 <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80023de:	f7ff fd51 	bl	8001e84 <HAL_GetTick>
 80023e2:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d140      	bne.n	800246c <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80023ea:	e018      	b.n	800241e <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80023ec:	f7ff fd4a 	bl	8001e84 <HAL_GetTick>
 80023f0:	4602      	mov	r2, r0
 80023f2:	69bb      	ldr	r3, [r7, #24]
 80023f4:	1ad3      	subs	r3, r2, r3
 80023f6:	2b01      	cmp	r3, #1
 80023f8:	d911      	bls.n	800241e <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002400:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002404:	2b00      	cmp	r3, #0
 8002406:	d00a      	beq.n	800241e <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	691b      	ldr	r3, [r3, #16]
 800240c:	f043 0208 	orr.w	r2, r3, #8
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	2203      	movs	r2, #3
 8002418:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800241a:	2303      	movs	r3, #3
 800241c:	e10c      	b.n	8002638 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002424:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002428:	2b00      	cmp	r3, #0
 800242a:	d1df      	bne.n	80023ec <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 800242c:	2001      	movs	r0, #1
 800242e:	f7ff fd35 	bl	8001e9c <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	68ba      	ldr	r2, [r7, #8]
 8002438:	69d2      	ldr	r2, [r2, #28]
 800243a:	641a      	str	r2, [r3, #64]	@ 0x40
 800243c:	e023      	b.n	8002486 <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800243e:	f7ff fd21 	bl	8001e84 <HAL_GetTick>
 8002442:	4602      	mov	r2, r0
 8002444:	69bb      	ldr	r3, [r7, #24]
 8002446:	1ad3      	subs	r3, r2, r3
 8002448:	2b01      	cmp	r3, #1
 800244a:	d90f      	bls.n	800246c <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002452:	2b00      	cmp	r3, #0
 8002454:	da0a      	bge.n	800246c <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	691b      	ldr	r3, [r3, #16]
 800245a:	f043 0208 	orr.w	r2, r3, #8
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	2203      	movs	r2, #3
 8002466:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8002468:	2303      	movs	r3, #3
 800246a:	e0e5      	b.n	8002638 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002472:	2b00      	cmp	r3, #0
 8002474:	dbe3      	blt.n	800243e <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 8002476:	2001      	movs	r0, #1
 8002478:	f7ff fd10 	bl	8001e9c <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	68ba      	ldr	r2, [r7, #8]
 8002482:	69d2      	ldr	r2, [r2, #28]
 8002484:	645a      	str	r2, [r3, #68]	@ 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	f003 0310 	and.w	r3, r3, #16
 8002492:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8002496:	fa01 f303 	lsl.w	r3, r1, r3
 800249a:	43db      	mvns	r3, r3
 800249c:	ea02 0103 	and.w	r1, r2, r3
 80024a0:	68bb      	ldr	r3, [r7, #8]
 80024a2:	6a1a      	ldr	r2, [r3, #32]
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	f003 0310 	and.w	r3, r3, #16
 80024aa:	409a      	lsls	r2, r3
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	430a      	orrs	r2, r1
 80024b2:	649a      	str	r2, [r3, #72]	@ 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	f003 0310 	and.w	r3, r3, #16
 80024c0:	21ff      	movs	r1, #255	@ 0xff
 80024c2:	fa01 f303 	lsl.w	r3, r1, r3
 80024c6:	43db      	mvns	r3, r3
 80024c8:	ea02 0103 	and.w	r1, r2, r3
 80024cc:	68bb      	ldr	r3, [r7, #8]
 80024ce:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	f003 0310 	and.w	r3, r3, #16
 80024d6:	409a      	lsls	r2, r3
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	430a      	orrs	r2, r1
 80024de:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80024e0:	68bb      	ldr	r3, [r7, #8]
 80024e2:	695b      	ldr	r3, [r3, #20]
 80024e4:	2b01      	cmp	r3, #1
 80024e6:	d11d      	bne.n	8002524 <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80024ee:	61fb      	str	r3, [r7, #28]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	f003 0310 	and.w	r3, r3, #16
 80024f6:	221f      	movs	r2, #31
 80024f8:	fa02 f303 	lsl.w	r3, r2, r3
 80024fc:	43db      	mvns	r3, r3
 80024fe:	69fa      	ldr	r2, [r7, #28]
 8002500:	4013      	ands	r3, r2
 8002502:	61fb      	str	r3, [r7, #28]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8002504:	68bb      	ldr	r3, [r7, #8]
 8002506:	699b      	ldr	r3, [r3, #24]
 8002508:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	f003 0310 	and.w	r3, r3, #16
 8002510:	697a      	ldr	r2, [r7, #20]
 8002512:	fa02 f303 	lsl.w	r3, r2, r3
 8002516:	69fa      	ldr	r2, [r7, #28]
 8002518:	4313      	orrs	r3, r2
 800251a:	61fb      	str	r3, [r7, #28]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	69fa      	ldr	r2, [r7, #28]
 8002522:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800252a:	61fb      	str	r3, [r7, #28]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	f003 0310 	and.w	r3, r3, #16
 8002532:	2207      	movs	r2, #7
 8002534:	fa02 f303 	lsl.w	r3, r2, r3
 8002538:	43db      	mvns	r3, r3
 800253a:	69fa      	ldr	r2, [r7, #28]
 800253c:	4013      	ands	r3, r2
 800253e:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8002540:	68bb      	ldr	r3, [r7, #8]
 8002542:	685a      	ldr	r2, [r3, #4]
 8002544:	68bb      	ldr	r3, [r7, #8]
 8002546:	68db      	ldr	r3, [r3, #12]
 8002548:	431a      	orrs	r2, r3
 800254a:	68bb      	ldr	r3, [r7, #8]
 800254c:	691b      	ldr	r3, [r3, #16]
 800254e:	4313      	orrs	r3, r2
 8002550:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	f003 0310 	and.w	r3, r3, #16
 8002558:	697a      	ldr	r2, [r7, #20]
 800255a:	fa02 f303 	lsl.w	r3, r2, r3
 800255e:	69fa      	ldr	r2, [r7, #28]
 8002560:	4313      	orrs	r3, r2
 8002562:	61fb      	str	r3, [r7, #28]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	69fa      	ldr	r2, [r7, #28]
 800256a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	6819      	ldr	r1, [r3, #0]
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	f003 0310 	and.w	r3, r3, #16
 8002578:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800257c:	fa02 f303 	lsl.w	r3, r2, r3
 8002580:	43da      	mvns	r2, r3
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	400a      	ands	r2, r1
 8002588:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	61fb      	str	r3, [r7, #28]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	f003 0310 	and.w	r3, r3, #16
 8002598:	f640 72fe 	movw	r2, #4094	@ 0xffe
 800259c:	fa02 f303 	lsl.w	r3, r2, r3
 80025a0:	43db      	mvns	r3, r3
 80025a2:	69fa      	ldr	r2, [r7, #28]
 80025a4:	4013      	ands	r3, r2
 80025a6:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 80025a8:	68bb      	ldr	r3, [r7, #8]
 80025aa:	689b      	ldr	r3, [r3, #8]
 80025ac:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	f003 0310 	and.w	r3, r3, #16
 80025b4:	697a      	ldr	r2, [r7, #20]
 80025b6:	fa02 f303 	lsl.w	r3, r2, r3
 80025ba:	69fa      	ldr	r2, [r7, #28]
 80025bc:	4313      	orrs	r3, r2
 80025be:	61fb      	str	r3, [r7, #28]
#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ == sConfig->DAC_HighFrequency)
 80025c0:	68bb      	ldr	r3, [r7, #8]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80025c8:	d104      	bne.n	80025d4 <HAL_DAC_ConfigChannel+0x228>
  {
    tmpreg1 |= DAC_CR_HFSEL;
 80025ca:	69fb      	ldr	r3, [r7, #28]
 80025cc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80025d0:	61fb      	str	r3, [r7, #28]
 80025d2:	e018      	b.n	8002606 <HAL_DAC_ConfigChannel+0x25a>
  }
  else
  {
    if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE == sConfig->DAC_HighFrequency)
 80025d4:	68bb      	ldr	r3, [r7, #8]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d104      	bne.n	80025e6 <HAL_DAC_ConfigChannel+0x23a>
    {
      tmpreg1 &= ~(DAC_CR_HFSEL);
 80025dc:	69fb      	ldr	r3, [r7, #28]
 80025de:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80025e2:	61fb      	str	r3, [r7, #28]
 80025e4:	e00f      	b.n	8002606 <HAL_DAC_ConfigChannel+0x25a>
    }
    else /* Automatic selection */
    {
      hclkfreq = HAL_RCC_GetHCLKFreq();
 80025e6:	f001 fe17 	bl	8004218 <HAL_RCC_GetHCLKFreq>
 80025ea:	6138      	str	r0, [r7, #16]
      if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 80025ec:	693b      	ldr	r3, [r7, #16]
 80025ee:	4a14      	ldr	r2, [pc, #80]	@ (8002640 <HAL_DAC_ConfigChannel+0x294>)
 80025f0:	4293      	cmp	r3, r2
 80025f2:	d904      	bls.n	80025fe <HAL_DAC_ConfigChannel+0x252>
      {
        /* High frequency enable when HCLK frequency higher than 80   */
         tmpreg1 |= DAC_CR_HFSEL;
 80025f4:	69fb      	ldr	r3, [r7, #28]
 80025f6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80025fa:	61fb      	str	r3, [r7, #28]
 80025fc:	e003      	b.n	8002606 <HAL_DAC_ConfigChannel+0x25a>
      }
      else
      {
        /* High frequency disable when HCLK frequency higher than 80  */
        tmpreg1 &= ~(DAC_CR_HFSEL);
 80025fe:	69fb      	ldr	r3, [r7, #28]
 8002600:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8002604:	61fb      	str	r3, [r7, #28]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	69fa      	ldr	r2, [r7, #28]
 800260c:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	6819      	ldr	r1, [r3, #0]
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	f003 0310 	and.w	r3, r3, #16
 800261a:	22c0      	movs	r2, #192	@ 0xc0
 800261c:	fa02 f303 	lsl.w	r3, r2, r3
 8002620:	43da      	mvns	r2, r3
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	400a      	ands	r2, r1
 8002628:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	2201      	movs	r2, #1
 800262e:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	2200      	movs	r2, #0
 8002634:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002636:	2300      	movs	r3, #0
}
 8002638:	4618      	mov	r0, r3
 800263a:	3720      	adds	r7, #32
 800263c:	46bd      	mov	sp, r7
 800263e:	bd80      	pop	{r7, pc}
 8002640:	04c4b400 	.word	0x04c4b400

08002644 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b084      	sub	sp, #16
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002650:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8002652:	68f8      	ldr	r0, [r7, #12]
 8002654:	f7ff fe8b 	bl	800236e <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	2201      	movs	r2, #1
 800265c:	711a      	strb	r2, [r3, #4]
}
 800265e:	bf00      	nop
 8002660:	3710      	adds	r7, #16
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}

08002666 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8002666:	b580      	push	{r7, lr}
 8002668:	b084      	sub	sp, #16
 800266a:	af00      	add	r7, sp, #0
 800266c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002672:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8002674:	68f8      	ldr	r0, [r7, #12]
 8002676:	f7ff fe84 	bl	8002382 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 800267a:	bf00      	nop
 800267c:	3710      	adds	r7, #16
 800267e:	46bd      	mov	sp, r7
 8002680:	bd80      	pop	{r7, pc}

08002682 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8002682:	b580      	push	{r7, lr}
 8002684:	b084      	sub	sp, #16
 8002686:	af00      	add	r7, sp, #0
 8002688:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800268e:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	691b      	ldr	r3, [r3, #16]
 8002694:	f043 0204 	orr.w	r2, r3, #4
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 800269c:	68f8      	ldr	r0, [r7, #12]
 800269e:	f7ff fe7a 	bl	8002396 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	2201      	movs	r2, #1
 80026a6:	711a      	strb	r2, [r3, #4]
}
 80026a8:	bf00      	nop
 80026aa:	3710      	adds	r7, #16
 80026ac:	46bd      	mov	sp, r7
 80026ae:	bd80      	pop	{r7, pc}

080026b0 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80026b0:	b480      	push	{r7}
 80026b2:	b083      	sub	sp, #12
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 80026b8:	bf00      	nop
 80026ba:	370c      	adds	r7, #12
 80026bc:	46bd      	mov	sp, r7
 80026be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c2:	4770      	bx	lr

080026c4 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80026c4:	b480      	push	{r7}
 80026c6:	b083      	sub	sp, #12
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 80026cc:	bf00      	nop
 80026ce:	370c      	adds	r7, #12
 80026d0:	46bd      	mov	sp, r7
 80026d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d6:	4770      	bx	lr

080026d8 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80026d8:	b480      	push	{r7}
 80026da:	b083      	sub	sp, #12
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 80026e0:	bf00      	nop
 80026e2:	370c      	adds	r7, #12
 80026e4:	46bd      	mov	sp, r7
 80026e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ea:	4770      	bx	lr

080026ec <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b084      	sub	sp, #16
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026f8:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 80026fa:	68f8      	ldr	r0, [r7, #12]
 80026fc:	f7ff ffd8 	bl	80026b0 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	2201      	movs	r2, #1
 8002704:	711a      	strb	r2, [r3, #4]
}
 8002706:	bf00      	nop
 8002708:	3710      	adds	r7, #16
 800270a:	46bd      	mov	sp, r7
 800270c:	bd80      	pop	{r7, pc}

0800270e <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 800270e:	b580      	push	{r7, lr}
 8002710:	b084      	sub	sp, #16
 8002712:	af00      	add	r7, sp, #0
 8002714:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800271a:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 800271c:	68f8      	ldr	r0, [r7, #12]
 800271e:	f7ff ffd1 	bl	80026c4 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8002722:	bf00      	nop
 8002724:	3710      	adds	r7, #16
 8002726:	46bd      	mov	sp, r7
 8002728:	bd80      	pop	{r7, pc}

0800272a <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 800272a:	b580      	push	{r7, lr}
 800272c:	b084      	sub	sp, #16
 800272e:	af00      	add	r7, sp, #0
 8002730:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002736:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	691b      	ldr	r3, [r3, #16]
 800273c:	f043 0204 	orr.w	r2, r3, #4
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8002744:	68f8      	ldr	r0, [r7, #12]
 8002746:	f7ff ffc7 	bl	80026d8 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	2201      	movs	r2, #1
 800274e:	711a      	strb	r2, [r3, #4]
}
 8002750:	bf00      	nop
 8002752:	3710      	adds	r7, #16
 8002754:	46bd      	mov	sp, r7
 8002756:	bd80      	pop	{r7, pc}

08002758 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b082      	sub	sp, #8
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	2b00      	cmp	r3, #0
 8002764:	d101      	bne.n	800276a <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 8002766:	2301      	movs	r3, #1
 8002768:	e0ac      	b.n	80028c4 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	4618      	mov	r0, r3
 8002770:	f000 f9d2 	bl	8002b18 <DFSDM_GetChannelFromInstance>
 8002774:	4603      	mov	r3, r0
 8002776:	4a55      	ldr	r2, [pc, #340]	@ (80028cc <HAL_DFSDM_ChannelInit+0x174>)
 8002778:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800277c:	2b00      	cmp	r3, #0
 800277e:	d001      	beq.n	8002784 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8002780:	2301      	movs	r3, #1
 8002782:	e09f      	b.n	80028c4 <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8002784:	6878      	ldr	r0, [r7, #4]
 8002786:	f7ff f8cb 	bl	8001920 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 800278a:	4b51      	ldr	r3, [pc, #324]	@ (80028d0 <HAL_DFSDM_ChannelInit+0x178>)
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	3301      	adds	r3, #1
 8002790:	4a4f      	ldr	r2, [pc, #316]	@ (80028d0 <HAL_DFSDM_ChannelInit+0x178>)
 8002792:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 8002794:	4b4e      	ldr	r3, [pc, #312]	@ (80028d0 <HAL_DFSDM_ChannelInit+0x178>)
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	2b01      	cmp	r3, #1
 800279a:	d125      	bne.n	80027e8 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 800279c:	4b4d      	ldr	r3, [pc, #308]	@ (80028d4 <HAL_DFSDM_ChannelInit+0x17c>)
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	4a4c      	ldr	r2, [pc, #304]	@ (80028d4 <HAL_DFSDM_ChannelInit+0x17c>)
 80027a2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80027a6:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 80027a8:	4b4a      	ldr	r3, [pc, #296]	@ (80028d4 <HAL_DFSDM_ChannelInit+0x17c>)
 80027aa:	681a      	ldr	r2, [r3, #0]
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	689b      	ldr	r3, [r3, #8]
 80027b0:	4948      	ldr	r1, [pc, #288]	@ (80028d4 <HAL_DFSDM_ChannelInit+0x17c>)
 80027b2:	4313      	orrs	r3, r2
 80027b4:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 80027b6:	4b47      	ldr	r3, [pc, #284]	@ (80028d4 <HAL_DFSDM_ChannelInit+0x17c>)
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	4a46      	ldr	r2, [pc, #280]	@ (80028d4 <HAL_DFSDM_ChannelInit+0x17c>)
 80027bc:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 80027c0:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	791b      	ldrb	r3, [r3, #4]
 80027c6:	2b01      	cmp	r3, #1
 80027c8:	d108      	bne.n	80027dc <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 80027ca:	4b42      	ldr	r3, [pc, #264]	@ (80028d4 <HAL_DFSDM_ChannelInit+0x17c>)
 80027cc:	681a      	ldr	r2, [r3, #0]
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	68db      	ldr	r3, [r3, #12]
 80027d2:	3b01      	subs	r3, #1
 80027d4:	041b      	lsls	r3, r3, #16
 80027d6:	493f      	ldr	r1, [pc, #252]	@ (80028d4 <HAL_DFSDM_ChannelInit+0x17c>)
 80027d8:	4313      	orrs	r3, r2
 80027da:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 80027dc:	4b3d      	ldr	r3, [pc, #244]	@ (80028d4 <HAL_DFSDM_ChannelInit+0x17c>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	4a3c      	ldr	r2, [pc, #240]	@ (80028d4 <HAL_DFSDM_ChannelInit+0x17c>)
 80027e2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80027e6:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	681a      	ldr	r2, [r3, #0]
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f422 4271 	bic.w	r2, r2, #61696	@ 0xf100
 80027f6:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	6819      	ldr	r1, [r3, #0]
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8002806:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 800280c:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	430a      	orrs	r2, r1
 8002814:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	681a      	ldr	r2, [r3, #0]
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	f022 020f 	bic.w	r2, r2, #15
 8002824:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	6819      	ldr	r1, [r3, #0]
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8002834:	431a      	orrs	r2, r3
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	430a      	orrs	r2, r1
 800283c:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	689a      	ldr	r2, [r3, #8]
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f422 025f 	bic.w	r2, r2, #14614528	@ 0xdf0000
 800284c:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	6899      	ldr	r1, [r3, #8]
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800285c:	3b01      	subs	r3, #1
 800285e:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8002860:	431a      	orrs	r2, r3
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	430a      	orrs	r2, r1
 8002868:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	685a      	ldr	r2, [r3, #4]
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f002 0207 	and.w	r2, r2, #7
 8002878:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	6859      	ldr	r1, [r3, #4]
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002884:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800288a:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 800288c:	431a      	orrs	r2, r3
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	430a      	orrs	r2, r1
 8002894:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	681a      	ldr	r2, [r3, #0]
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80028a4:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	2201      	movs	r2, #1
 80028aa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	4618      	mov	r0, r3
 80028b4:	f000 f930 	bl	8002b18 <DFSDM_GetChannelFromInstance>
 80028b8:	4602      	mov	r2, r0
 80028ba:	4904      	ldr	r1, [pc, #16]	@ (80028cc <HAL_DFSDM_ChannelInit+0x174>)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 80028c2:	2300      	movs	r3, #0
}
 80028c4:	4618      	mov	r0, r3
 80028c6:	3708      	adds	r7, #8
 80028c8:	46bd      	mov	sp, r7
 80028ca:	bd80      	pop	{r7, pc}
 80028cc:	20020064 	.word	0x20020064
 80028d0:	20020060 	.word	0x20020060
 80028d4:	40016000 	.word	0x40016000

080028d8 <HAL_DFSDM_FilterInit>:
  *         in the DFSDM_FilterInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_FilterInit(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b082      	sub	sp, #8
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_filter == NULL)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d101      	bne.n	80028ea <HAL_DFSDM_FilterInit+0x12>
  {
    return HAL_ERROR;
 80028e6:	2301      	movs	r3, #1
 80028e8:	e0ca      	b.n	8002a80 <HAL_DFSDM_FilterInit+0x1a8>
  assert_param(IS_DFSDM_FILTER_SINC_ORDER(hdfsdm_filter->Init.FilterParam.SincOrder));
  assert_param(IS_DFSDM_FILTER_OVS_RATIO(hdfsdm_filter->Init.FilterParam.Oversampling));
  assert_param(IS_DFSDM_FILTER_INTEGRATOR_OVS_RATIO(hdfsdm_filter->Init.FilterParam.IntOversampling));

  /* Check parameters compatibility */
  if ((hdfsdm_filter->Instance == DFSDM1_Filter0) &&
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	4a66      	ldr	r2, [pc, #408]	@ (8002a88 <HAL_DFSDM_FilterInit+0x1b0>)
 80028f0:	4293      	cmp	r3, r2
 80028f2:	d109      	bne.n	8002908 <HAL_DFSDM_FilterInit+0x30>
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	685b      	ldr	r3, [r3, #4]
  if ((hdfsdm_filter->Instance == DFSDM1_Filter0) &&
 80028f8:	2b01      	cmp	r3, #1
 80028fa:	d003      	beq.n	8002904 <HAL_DFSDM_FilterInit+0x2c>
       (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_SYNC_TRIGGER)))
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	68db      	ldr	r3, [r3, #12]
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 8002900:	2b01      	cmp	r3, #1
 8002902:	d101      	bne.n	8002908 <HAL_DFSDM_FilterInit+0x30>
  {
    return HAL_ERROR;
 8002904:	2301      	movs	r3, #1
 8002906:	e0bb      	b.n	8002a80 <HAL_DFSDM_FilterInit+0x1a8>
  }

  /* Initialize DFSDM filter variables with default values */
  hdfsdm_filter->RegularContMode     = DFSDM_CONTINUOUS_CONV_OFF;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	2200      	movs	r2, #0
 800290c:	631a      	str	r2, [r3, #48]	@ 0x30
  hdfsdm_filter->InjectedChannelsNbr = 1;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	2201      	movs	r2, #1
 8002912:	645a      	str	r2, [r3, #68]	@ 0x44
  hdfsdm_filter->InjConvRemaining    = 1;
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	2201      	movs	r2, #1
 8002918:	649a      	str	r2, [r3, #72]	@ 0x48
  hdfsdm_filter->ErrorCode           = DFSDM_FILTER_ERROR_NONE;
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	2200      	movs	r2, #0
 800291e:	651a      	str	r2, [r3, #80]	@ 0x50
    hdfsdm_filter->MspInitCallback = HAL_DFSDM_FilterMspInit;
  }
  hdfsdm_filter->MspInitCallback(hdfsdm_filter);
#else
  /* Call MSP init function */
  HAL_DFSDM_FilterMspInit(hdfsdm_filter);
 8002920:	6878      	ldr	r0, [r7, #4]
 8002922:	f7fe ff51 	bl	80017c8 <HAL_DFSDM_FilterMspInit>
#endif

  /* Set regular parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RSYNC);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	681a      	ldr	r2, [r3, #0]
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f422 2200 	bic.w	r2, r2, #524288	@ 0x80000
 8002934:	601a      	str	r2, [r3, #0]
  if (hdfsdm_filter->Init.RegularParam.FastMode == ENABLE)
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	7a1b      	ldrb	r3, [r3, #8]
 800293a:	2b01      	cmp	r3, #1
 800293c:	d108      	bne.n	8002950 <HAL_DFSDM_FilterInit+0x78>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_FAST;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	681a      	ldr	r2, [r3, #0]
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 800294c:	601a      	str	r2, [r3, #0]
 800294e:	e007      	b.n	8002960 <HAL_DFSDM_FilterInit+0x88>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_FAST);
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	681a      	ldr	r2, [r3, #0]
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
 800295e:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.RegularParam.DmaMode == ENABLE)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	7a5b      	ldrb	r3, [r3, #9]
 8002964:	2b01      	cmp	r3, #1
 8002966:	d108      	bne.n	800297a <HAL_DFSDM_FilterInit+0xa2>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RDMAEN;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	681a      	ldr	r2, [r3, #0]
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f442 1200 	orr.w	r2, r2, #2097152	@ 0x200000
 8002976:	601a      	str	r2, [r3, #0]
 8002978:	e007      	b.n	800298a <HAL_DFSDM_FilterInit+0xb2>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RDMAEN);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	681a      	ldr	r2, [r3, #0]
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
 8002988:	601a      	str	r2, [r3, #0]
  }

  /* Set injected parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSYNC | DFSDM_FLTCR1_JEXTEN | DFSDM_FLTCR1_JEXTSEL);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	687a      	ldr	r2, [r7, #4]
 8002992:	6812      	ldr	r2, [r2, #0]
 8002994:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002998:	f023 0308 	bic.w	r3, r3, #8
 800299c:	6013      	str	r3, [r2, #0]
  if (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_EXT_TRIGGER)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	68db      	ldr	r3, [r3, #12]
 80029a2:	2b02      	cmp	r3, #2
 80029a4:	d108      	bne.n	80029b8 <HAL_DFSDM_FilterInit+0xe0>
  {
    assert_param(IS_DFSDM_FILTER_EXT_TRIG(hdfsdm_filter->Init.InjectedParam.ExtTrigger));
    assert_param(IS_DFSDM_FILTER_EXT_TRIG_EDGE(hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge));
    hdfsdm_filter->Instance->FLTCR1 |= (hdfsdm_filter->Init.InjectedParam.ExtTrigger);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	6819      	ldr	r1, [r3, #0]
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	695a      	ldr	r2, [r3, #20]
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	430a      	orrs	r2, r1
 80029b6:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.InjectedParam.ScanMode == ENABLE)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	7c1b      	ldrb	r3, [r3, #16]
 80029bc:	2b01      	cmp	r3, #1
 80029be:	d108      	bne.n	80029d2 <HAL_DFSDM_FilterInit+0xfa>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSCAN;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	681a      	ldr	r2, [r3, #0]
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f042 0210 	orr.w	r2, r2, #16
 80029ce:	601a      	str	r2, [r3, #0]
 80029d0:	e007      	b.n	80029e2 <HAL_DFSDM_FilterInit+0x10a>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSCAN);
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	681a      	ldr	r2, [r3, #0]
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f022 0210 	bic.w	r2, r2, #16
 80029e0:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.InjectedParam.DmaMode == ENABLE)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	7c5b      	ldrb	r3, [r3, #17]
 80029e6:	2b01      	cmp	r3, #1
 80029e8:	d108      	bne.n	80029fc <HAL_DFSDM_FilterInit+0x124>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JDMAEN;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	681a      	ldr	r2, [r3, #0]
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f042 0220 	orr.w	r2, r2, #32
 80029f8:	601a      	str	r2, [r3, #0]
 80029fa:	e007      	b.n	8002a0c <HAL_DFSDM_FilterInit+0x134>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JDMAEN);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	681a      	ldr	r2, [r3, #0]
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f022 0220 	bic.w	r2, r2, #32
 8002a0a:	601a      	str	r2, [r3, #0]
  }

  /* Set filter parameters */
  hdfsdm_filter->Instance->FLTFCR &= ~(DFSDM_FLTFCR_FORD | DFSDM_FLTFCR_FOSR | DFSDM_FLTFCR_IOSR);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	695b      	ldr	r3, [r3, #20]
 8002a12:	687a      	ldr	r2, [r7, #4]
 8002a14:	6812      	ldr	r2, [r2, #0]
 8002a16:	f023 4363 	bic.w	r3, r3, #3808428032	@ 0xe3000000
 8002a1a:	f003 23ff 	and.w	r3, r3, #4278255360	@ 0xff00ff00
 8002a1e:	6153      	str	r3, [r2, #20]
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	6959      	ldr	r1, [r3, #20]
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	69da      	ldr	r2, [r3, #28]
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6a1b      	ldr	r3, [r3, #32]
 8002a2e:	3b01      	subs	r3, #1
 8002a30:	041b      	lsls	r3, r3, #16
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8002a32:	431a      	orrs	r2, r3
                                      (hdfsdm_filter->Init.FilterParam.IntOversampling - 1U));
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a38:	3b01      	subs	r3, #1
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 8002a3a:	431a      	orrs	r2, r3
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	430a      	orrs	r2, r1
 8002a42:	615a      	str	r2, [r3, #20]

  /* Store regular and injected triggers and injected scan mode*/
  hdfsdm_filter->RegularTrigger   = hdfsdm_filter->Init.RegularParam.Trigger;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	685a      	ldr	r2, [r3, #4]
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	635a      	str	r2, [r3, #52]	@ 0x34
  hdfsdm_filter->InjectedTrigger  = hdfsdm_filter->Init.InjectedParam.Trigger;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	68da      	ldr	r2, [r3, #12]
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	639a      	str	r2, [r3, #56]	@ 0x38
  hdfsdm_filter->ExtTriggerEdge   = hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	699a      	ldr	r2, [r3, #24]
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdfsdm_filter->InjectedScanMode = hdfsdm_filter->Init.InjectedParam.ScanMode;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	7c1a      	ldrb	r2, [r3, #16]
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Enable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	681a      	ldr	r2, [r3, #0]
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f042 0201 	orr.w	r2, r2, #1
 8002a74:	601a      	str	r2, [r3, #0]

  /* Set DFSDM filter to ready state */
  hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_READY;
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	2201      	movs	r2, #1
 8002a7a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  return HAL_OK;
 8002a7e:	2300      	movs	r3, #0
}
 8002a80:	4618      	mov	r0, r3
 8002a82:	3708      	adds	r7, #8
 8002a84:	46bd      	mov	sp, r7
 8002a86:	bd80      	pop	{r7, pc}
 8002a88:	40016100 	.word	0x40016100

08002a8c <HAL_DFSDM_FilterConfigRegChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterConfigRegChannel(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   uint32_t                    Channel,
                                                   uint32_t                    ContinuousMode)
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	b087      	sub	sp, #28
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	60f8      	str	r0, [r7, #12]
 8002a94:	60b9      	str	r1, [r7, #8]
 8002a96:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a98:	2300      	movs	r3, #0
 8002a9a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));
  assert_param(IS_DFSDM_REGULAR_CHANNEL(Channel));
  assert_param(IS_DFSDM_CONTINUOUS_MODE(ContinuousMode));

  /* Check DFSDM filter state */
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d02e      	beq.n	8002b04 <HAL_DFSDM_FilterConfigRegChannel+0x78>
      (hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_ERROR))
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 8002aac:	2bff      	cmp	r3, #255	@ 0xff
 8002aae:	d029      	beq.n	8002b04 <HAL_DFSDM_FilterConfigRegChannel+0x78>
  {
    /* Configure channel and continuous mode for regular conversion */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RCH | DFSDM_FLTCR1_RCONT);
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	68fa      	ldr	r2, [r7, #12]
 8002ab8:	6812      	ldr	r2, [r2, #0]
 8002aba:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8002abe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002ac2:	6013      	str	r3, [r2, #0]
    if (ContinuousMode == DFSDM_CONTINUOUS_CONV_ON)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2b01      	cmp	r3, #1
 8002ac8:	d10d      	bne.n	8002ae6 <HAL_DFSDM_FilterConfigRegChannel+0x5a>
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)(((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET) |
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	681a      	ldr	r2, [r3, #0]
 8002ad0:	68bb      	ldr	r3, [r7, #8]
 8002ad2:	021b      	lsls	r3, r3, #8
 8002ad4:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8002ad8:	431a      	orrs	r2, r3
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8002ae2:	601a      	str	r2, [r3, #0]
 8002ae4:	e00a      	b.n	8002afc <HAL_DFSDM_FilterConfigRegChannel+0x70>
                                                    DFSDM_FLTCR1_RCONT);
    }
    else
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET);
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	6819      	ldr	r1, [r3, #0]
 8002aec:	68bb      	ldr	r3, [r7, #8]
 8002aee:	021b      	lsls	r3, r3, #8
 8002af0:	f003 427f 	and.w	r2, r3, #4278190080	@ 0xff000000
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	430a      	orrs	r2, r1
 8002afa:	601a      	str	r2, [r3, #0]
    }
    /* Store continuous mode information */
    hdfsdm_filter->RegularContMode = ContinuousMode;
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	687a      	ldr	r2, [r7, #4]
 8002b00:	631a      	str	r2, [r3, #48]	@ 0x30
 8002b02:	e001      	b.n	8002b08 <HAL_DFSDM_FilterConfigRegChannel+0x7c>
  }
  else
  {
    status = HAL_ERROR;
 8002b04:	2301      	movs	r3, #1
 8002b06:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return status;
 8002b08:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	371c      	adds	r7, #28
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b14:	4770      	bx	lr
	...

08002b18 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 8002b18:	b480      	push	{r7}
 8002b1a:	b085      	sub	sp, #20
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	4a1c      	ldr	r2, [pc, #112]	@ (8002b94 <DFSDM_GetChannelFromInstance+0x7c>)
 8002b24:	4293      	cmp	r3, r2
 8002b26:	d102      	bne.n	8002b2e <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 8002b28:	2300      	movs	r3, #0
 8002b2a:	60fb      	str	r3, [r7, #12]
 8002b2c:	e02b      	b.n	8002b86 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	4a19      	ldr	r2, [pc, #100]	@ (8002b98 <DFSDM_GetChannelFromInstance+0x80>)
 8002b32:	4293      	cmp	r3, r2
 8002b34:	d102      	bne.n	8002b3c <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 8002b36:	2301      	movs	r3, #1
 8002b38:	60fb      	str	r3, [r7, #12]
 8002b3a:	e024      	b.n	8002b86 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	4a17      	ldr	r2, [pc, #92]	@ (8002b9c <DFSDM_GetChannelFromInstance+0x84>)
 8002b40:	4293      	cmp	r3, r2
 8002b42:	d102      	bne.n	8002b4a <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 8002b44:	2302      	movs	r3, #2
 8002b46:	60fb      	str	r3, [r7, #12]
 8002b48:	e01d      	b.n	8002b86 <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	4a14      	ldr	r2, [pc, #80]	@ (8002ba0 <DFSDM_GetChannelFromInstance+0x88>)
 8002b4e:	4293      	cmp	r3, r2
 8002b50:	d102      	bne.n	8002b58 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 8002b52:	2304      	movs	r3, #4
 8002b54:	60fb      	str	r3, [r7, #12]
 8002b56:	e016      	b.n	8002b86 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	4a12      	ldr	r2, [pc, #72]	@ (8002ba4 <DFSDM_GetChannelFromInstance+0x8c>)
 8002b5c:	4293      	cmp	r3, r2
 8002b5e:	d102      	bne.n	8002b66 <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 8002b60:	2305      	movs	r3, #5
 8002b62:	60fb      	str	r3, [r7, #12]
 8002b64:	e00f      	b.n	8002b86 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	4a0f      	ldr	r2, [pc, #60]	@ (8002ba8 <DFSDM_GetChannelFromInstance+0x90>)
 8002b6a:	4293      	cmp	r3, r2
 8002b6c:	d102      	bne.n	8002b74 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 8002b6e:	2306      	movs	r3, #6
 8002b70:	60fb      	str	r3, [r7, #12]
 8002b72:	e008      	b.n	8002b86 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	4a0d      	ldr	r2, [pc, #52]	@ (8002bac <DFSDM_GetChannelFromInstance+0x94>)
 8002b78:	4293      	cmp	r3, r2
 8002b7a:	d102      	bne.n	8002b82 <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 8002b7c:	2307      	movs	r3, #7
 8002b7e:	60fb      	str	r3, [r7, #12]
 8002b80:	e001      	b.n	8002b86 <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 8002b82:	2303      	movs	r3, #3
 8002b84:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 8002b86:	68fb      	ldr	r3, [r7, #12]
}
 8002b88:	4618      	mov	r0, r3
 8002b8a:	3714      	adds	r7, #20
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b92:	4770      	bx	lr
 8002b94:	40016000 	.word	0x40016000
 8002b98:	40016020 	.word	0x40016020
 8002b9c:	40016040 	.word	0x40016040
 8002ba0:	40016080 	.word	0x40016080
 8002ba4:	400160a0 	.word	0x400160a0
 8002ba8:	400160c0 	.word	0x400160c0
 8002bac:	400160e0 	.word	0x400160e0

08002bb0 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b084      	sub	sp, #16
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d101      	bne.n	8002bc2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	e08d      	b.n	8002cde <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	461a      	mov	r2, r3
 8002bc8:	4b47      	ldr	r3, [pc, #284]	@ (8002ce8 <HAL_DMA_Init+0x138>)
 8002bca:	429a      	cmp	r2, r3
 8002bcc:	d80f      	bhi.n	8002bee <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	461a      	mov	r2, r3
 8002bd4:	4b45      	ldr	r3, [pc, #276]	@ (8002cec <HAL_DMA_Init+0x13c>)
 8002bd6:	4413      	add	r3, r2
 8002bd8:	4a45      	ldr	r2, [pc, #276]	@ (8002cf0 <HAL_DMA_Init+0x140>)
 8002bda:	fba2 2303 	umull	r2, r3, r2, r3
 8002bde:	091b      	lsrs	r3, r3, #4
 8002be0:	009a      	lsls	r2, r3, #2
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	4a42      	ldr	r2, [pc, #264]	@ (8002cf4 <HAL_DMA_Init+0x144>)
 8002bea:	641a      	str	r2, [r3, #64]	@ 0x40
 8002bec:	e00e      	b.n	8002c0c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	461a      	mov	r2, r3
 8002bf4:	4b40      	ldr	r3, [pc, #256]	@ (8002cf8 <HAL_DMA_Init+0x148>)
 8002bf6:	4413      	add	r3, r2
 8002bf8:	4a3d      	ldr	r2, [pc, #244]	@ (8002cf0 <HAL_DMA_Init+0x140>)
 8002bfa:	fba2 2303 	umull	r2, r3, r2, r3
 8002bfe:	091b      	lsrs	r3, r3, #4
 8002c00:	009a      	lsls	r2, r3, #2
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	4a3c      	ldr	r2, [pc, #240]	@ (8002cfc <HAL_DMA_Init+0x14c>)
 8002c0a:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	2202      	movs	r2, #2
 8002c10:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8002c22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002c26:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002c30:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	691b      	ldr	r3, [r3, #16]
 8002c36:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c3c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	699b      	ldr	r3, [r3, #24]
 8002c42:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c48:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6a1b      	ldr	r3, [r3, #32]
 8002c4e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002c50:	68fa      	ldr	r2, [r7, #12]
 8002c52:	4313      	orrs	r3, r2
 8002c54:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	68fa      	ldr	r2, [r7, #12]
 8002c5c:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002c5e:	6878      	ldr	r0, [r7, #4]
 8002c60:	f000 fa12 	bl	8003088 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	689b      	ldr	r3, [r3, #8]
 8002c68:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002c6c:	d102      	bne.n	8002c74 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	2200      	movs	r2, #0
 8002c72:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	685a      	ldr	r2, [r3, #4]
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002c7c:	b2d2      	uxtb	r2, r2
 8002c7e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c84:	687a      	ldr	r2, [r7, #4]
 8002c86:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002c88:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	685b      	ldr	r3, [r3, #4]
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d010      	beq.n	8002cb4 <HAL_DMA_Init+0x104>
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	685b      	ldr	r3, [r3, #4]
 8002c96:	2b04      	cmp	r3, #4
 8002c98:	d80c      	bhi.n	8002cb4 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002c9a:	6878      	ldr	r0, [r7, #4]
 8002c9c:	f000 fa32 	bl	8003104 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cac:	687a      	ldr	r2, [r7, #4]
 8002cae:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002cb0:	605a      	str	r2, [r3, #4]
 8002cb2:	e008      	b.n	8002cc6 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	65da      	str	r2, [r3, #92]	@ 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	2200      	movs	r2, #0
 8002cca:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	2201      	movs	r2, #1
 8002cd0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002cdc:	2300      	movs	r3, #0
}
 8002cde:	4618      	mov	r0, r3
 8002ce0:	3710      	adds	r7, #16
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bd80      	pop	{r7, pc}
 8002ce6:	bf00      	nop
 8002ce8:	40020407 	.word	0x40020407
 8002cec:	bffdfff8 	.word	0xbffdfff8
 8002cf0:	cccccccd 	.word	0xcccccccd
 8002cf4:	40020000 	.word	0x40020000
 8002cf8:	bffdfbf8 	.word	0xbffdfbf8
 8002cfc:	40020400 	.word	0x40020400

08002d00 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b086      	sub	sp, #24
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	60f8      	str	r0, [r7, #12]
 8002d08:	60b9      	str	r1, [r7, #8]
 8002d0a:	607a      	str	r2, [r7, #4]
 8002d0c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002d0e:	2300      	movs	r3, #0
 8002d10:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002d18:	2b01      	cmp	r3, #1
 8002d1a:	d101      	bne.n	8002d20 <HAL_DMA_Start_IT+0x20>
 8002d1c:	2302      	movs	r3, #2
 8002d1e:	e066      	b.n	8002dee <HAL_DMA_Start_IT+0xee>
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	2201      	movs	r2, #1
 8002d24:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002d2e:	b2db      	uxtb	r3, r3
 8002d30:	2b01      	cmp	r3, #1
 8002d32:	d155      	bne.n	8002de0 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	2202      	movs	r2, #2
 8002d38:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	2200      	movs	r2, #0
 8002d40:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	681a      	ldr	r2, [r3, #0]
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f022 0201 	bic.w	r2, r2, #1
 8002d50:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002d52:	683b      	ldr	r3, [r7, #0]
 8002d54:	687a      	ldr	r2, [r7, #4]
 8002d56:	68b9      	ldr	r1, [r7, #8]
 8002d58:	68f8      	ldr	r0, [r7, #12]
 8002d5a:	f000 f957 	bl	800300c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d008      	beq.n	8002d78 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	681a      	ldr	r2, [r3, #0]
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f042 020e 	orr.w	r2, r2, #14
 8002d74:	601a      	str	r2, [r3, #0]
 8002d76:	e00f      	b.n	8002d98 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	681a      	ldr	r2, [r3, #0]
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f022 0204 	bic.w	r2, r2, #4
 8002d86:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	681a      	ldr	r2, [r3, #0]
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f042 020a 	orr.w	r2, r2, #10
 8002d96:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d007      	beq.n	8002db6 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002daa:	681a      	ldr	r2, [r3, #0]
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002db0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002db4:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d007      	beq.n	8002dce <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002dc2:	681a      	ldr	r2, [r3, #0]
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002dc8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002dcc:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	681a      	ldr	r2, [r3, #0]
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f042 0201 	orr.w	r2, r2, #1
 8002ddc:	601a      	str	r2, [r3, #0]
 8002dde:	e005      	b.n	8002dec <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	2200      	movs	r2, #0
 8002de4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8002de8:	2302      	movs	r3, #2
 8002dea:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8002dec:	7dfb      	ldrb	r3, [r7, #23]
}
 8002dee:	4618      	mov	r0, r3
 8002df0:	3718      	adds	r7, #24
 8002df2:	46bd      	mov	sp, r7
 8002df4:	bd80      	pop	{r7, pc}

08002df6 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002df6:	b480      	push	{r7}
 8002df8:	b085      	sub	sp, #20
 8002dfa:	af00      	add	r7, sp, #0
 8002dfc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002dfe:	2300      	movs	r3, #0
 8002e00:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002e08:	b2db      	uxtb	r3, r3
 8002e0a:	2b02      	cmp	r3, #2
 8002e0c:	d008      	beq.n	8002e20 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	2204      	movs	r2, #4
 8002e12:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	2200      	movs	r2, #0
 8002e18:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002e1c:	2301      	movs	r3, #1
 8002e1e:	e040      	b.n	8002ea2 <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	681a      	ldr	r2, [r3, #0]
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f022 020e 	bic.w	r2, r2, #14
 8002e2e:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e34:	681a      	ldr	r2, [r3, #0]
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e3a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002e3e:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	681a      	ldr	r2, [r3, #0]
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f022 0201 	bic.w	r2, r2, #1
 8002e4e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e54:	f003 021c 	and.w	r2, r3, #28
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e5c:	2101      	movs	r1, #1
 8002e5e:	fa01 f202 	lsl.w	r2, r1, r2
 8002e62:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e68:	687a      	ldr	r2, [r7, #4]
 8002e6a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002e6c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d00c      	beq.n	8002e90 <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e7a:	681a      	ldr	r2, [r3, #0]
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e80:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002e84:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e8a:	687a      	ldr	r2, [r7, #4]
 8002e8c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002e8e:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2201      	movs	r2, #1
 8002e94:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8002ea0:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	3714      	adds	r7, #20
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eac:	4770      	bx	lr

08002eae <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002eae:	b580      	push	{r7, lr}
 8002eb0:	b084      	sub	sp, #16
 8002eb2:	af00      	add	r7, sp, #0
 8002eb4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002eca:	f003 031c 	and.w	r3, r3, #28
 8002ece:	2204      	movs	r2, #4
 8002ed0:	409a      	lsls	r2, r3
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	4013      	ands	r3, r2
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d026      	beq.n	8002f28 <HAL_DMA_IRQHandler+0x7a>
 8002eda:	68bb      	ldr	r3, [r7, #8]
 8002edc:	f003 0304 	and.w	r3, r3, #4
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d021      	beq.n	8002f28 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f003 0320 	and.w	r3, r3, #32
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d107      	bne.n	8002f02 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	681a      	ldr	r2, [r3, #0]
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f022 0204 	bic.w	r2, r2, #4
 8002f00:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f06:	f003 021c 	and.w	r2, r3, #28
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f0e:	2104      	movs	r1, #4
 8002f10:	fa01 f202 	lsl.w	r2, r1, r2
 8002f14:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d071      	beq.n	8003002 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f22:	6878      	ldr	r0, [r7, #4]
 8002f24:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002f26:	e06c      	b.n	8003002 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f2c:	f003 031c 	and.w	r3, r3, #28
 8002f30:	2202      	movs	r2, #2
 8002f32:	409a      	lsls	r2, r3
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	4013      	ands	r3, r2
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d02e      	beq.n	8002f9a <HAL_DMA_IRQHandler+0xec>
 8002f3c:	68bb      	ldr	r3, [r7, #8]
 8002f3e:	f003 0302 	and.w	r3, r3, #2
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d029      	beq.n	8002f9a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f003 0320 	and.w	r3, r3, #32
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d10b      	bne.n	8002f6c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	681a      	ldr	r2, [r3, #0]
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f022 020a 	bic.w	r2, r2, #10
 8002f62:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2201      	movs	r2, #1
 8002f68:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f70:	f003 021c 	and.w	r2, r3, #28
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f78:	2102      	movs	r1, #2
 8002f7a:	fa01 f202 	lsl.w	r2, r1, r2
 8002f7e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	2200      	movs	r2, #0
 8002f84:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d038      	beq.n	8003002 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f94:	6878      	ldr	r0, [r7, #4]
 8002f96:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002f98:	e033      	b.n	8003002 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f9e:	f003 031c 	and.w	r3, r3, #28
 8002fa2:	2208      	movs	r2, #8
 8002fa4:	409a      	lsls	r2, r3
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	4013      	ands	r3, r2
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d02a      	beq.n	8003004 <HAL_DMA_IRQHandler+0x156>
 8002fae:	68bb      	ldr	r3, [r7, #8]
 8002fb0:	f003 0308 	and.w	r3, r3, #8
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d025      	beq.n	8003004 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	681a      	ldr	r2, [r3, #0]
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f022 020e 	bic.w	r2, r2, #14
 8002fc6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fcc:	f003 021c 	and.w	r2, r3, #28
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fd4:	2101      	movs	r1, #1
 8002fd6:	fa01 f202 	lsl.w	r2, r1, r2
 8002fda:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2201      	movs	r2, #1
 8002fe0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	2201      	movs	r2, #1
 8002fe6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	2200      	movs	r2, #0
 8002fee:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d004      	beq.n	8003004 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ffe:	6878      	ldr	r0, [r7, #4]
 8003000:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003002:	bf00      	nop
 8003004:	bf00      	nop
}
 8003006:	3710      	adds	r7, #16
 8003008:	46bd      	mov	sp, r7
 800300a:	bd80      	pop	{r7, pc}

0800300c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800300c:	b480      	push	{r7}
 800300e:	b085      	sub	sp, #20
 8003010:	af00      	add	r7, sp, #0
 8003012:	60f8      	str	r0, [r7, #12]
 8003014:	60b9      	str	r1, [r7, #8]
 8003016:	607a      	str	r2, [r7, #4]
 8003018:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800301e:	68fa      	ldr	r2, [r7, #12]
 8003020:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003022:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003028:	2b00      	cmp	r3, #0
 800302a:	d004      	beq.n	8003036 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003030:	68fa      	ldr	r2, [r7, #12]
 8003032:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003034:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800303a:	f003 021c 	and.w	r2, r3, #28
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003042:	2101      	movs	r1, #1
 8003044:	fa01 f202 	lsl.w	r2, r1, r2
 8003048:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	683a      	ldr	r2, [r7, #0]
 8003050:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	689b      	ldr	r3, [r3, #8]
 8003056:	2b10      	cmp	r3, #16
 8003058:	d108      	bne.n	800306c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	687a      	ldr	r2, [r7, #4]
 8003060:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	68ba      	ldr	r2, [r7, #8]
 8003068:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800306a:	e007      	b.n	800307c <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	68ba      	ldr	r2, [r7, #8]
 8003072:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	687a      	ldr	r2, [r7, #4]
 800307a:	60da      	str	r2, [r3, #12]
}
 800307c:	bf00      	nop
 800307e:	3714      	adds	r7, #20
 8003080:	46bd      	mov	sp, r7
 8003082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003086:	4770      	bx	lr

08003088 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003088:	b480      	push	{r7}
 800308a:	b085      	sub	sp, #20
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	461a      	mov	r2, r3
 8003096:	4b17      	ldr	r3, [pc, #92]	@ (80030f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8003098:	429a      	cmp	r2, r3
 800309a:	d80a      	bhi.n	80030b2 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030a0:	089b      	lsrs	r3, r3, #2
 80030a2:	009b      	lsls	r3, r3, #2
 80030a4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80030a8:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 80030ac:	687a      	ldr	r2, [r7, #4]
 80030ae:	6493      	str	r3, [r2, #72]	@ 0x48
 80030b0:	e007      	b.n	80030c2 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030b6:	089b      	lsrs	r3, r3, #2
 80030b8:	009a      	lsls	r2, r3, #2
 80030ba:	4b0f      	ldr	r3, [pc, #60]	@ (80030f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80030bc:	4413      	add	r3, r2
 80030be:	687a      	ldr	r2, [r7, #4]
 80030c0:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	b2db      	uxtb	r3, r3
 80030c8:	3b08      	subs	r3, #8
 80030ca:	4a0c      	ldr	r2, [pc, #48]	@ (80030fc <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80030cc:	fba2 2303 	umull	r2, r3, r2, r3
 80030d0:	091b      	lsrs	r3, r3, #4
 80030d2:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	4a0a      	ldr	r2, [pc, #40]	@ (8003100 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80030d8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	f003 031f 	and.w	r3, r3, #31
 80030e0:	2201      	movs	r2, #1
 80030e2:	409a      	lsls	r2, r3
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80030e8:	bf00      	nop
 80030ea:	3714      	adds	r7, #20
 80030ec:	46bd      	mov	sp, r7
 80030ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f2:	4770      	bx	lr
 80030f4:	40020407 	.word	0x40020407
 80030f8:	4002081c 	.word	0x4002081c
 80030fc:	cccccccd 	.word	0xcccccccd
 8003100:	40020880 	.word	0x40020880

08003104 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003104:	b480      	push	{r7}
 8003106:	b085      	sub	sp, #20
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	685b      	ldr	r3, [r3, #4]
 8003110:	b2db      	uxtb	r3, r3
 8003112:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003114:	68fa      	ldr	r2, [r7, #12]
 8003116:	4b0b      	ldr	r3, [pc, #44]	@ (8003144 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8003118:	4413      	add	r3, r2
 800311a:	009b      	lsls	r3, r3, #2
 800311c:	461a      	mov	r2, r3
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	4a08      	ldr	r2, [pc, #32]	@ (8003148 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8003126:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	3b01      	subs	r3, #1
 800312c:	f003 0303 	and.w	r3, r3, #3
 8003130:	2201      	movs	r2, #1
 8003132:	409a      	lsls	r2, r3
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8003138:	bf00      	nop
 800313a:	3714      	adds	r7, #20
 800313c:	46bd      	mov	sp, r7
 800313e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003142:	4770      	bx	lr
 8003144:	1000823f 	.word	0x1000823f
 8003148:	40020940 	.word	0x40020940

0800314c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800314c:	b480      	push	{r7}
 800314e:	b087      	sub	sp, #28
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
 8003154:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003156:	2300      	movs	r3, #0
 8003158:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800315a:	e166      	b.n	800342a <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800315c:	683b      	ldr	r3, [r7, #0]
 800315e:	681a      	ldr	r2, [r3, #0]
 8003160:	2101      	movs	r1, #1
 8003162:	697b      	ldr	r3, [r7, #20]
 8003164:	fa01 f303 	lsl.w	r3, r1, r3
 8003168:	4013      	ands	r3, r2
 800316a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	2b00      	cmp	r3, #0
 8003170:	f000 8158 	beq.w	8003424 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003174:	683b      	ldr	r3, [r7, #0]
 8003176:	685b      	ldr	r3, [r3, #4]
 8003178:	f003 0303 	and.w	r3, r3, #3
 800317c:	2b01      	cmp	r3, #1
 800317e:	d005      	beq.n	800318c <HAL_GPIO_Init+0x40>
 8003180:	683b      	ldr	r3, [r7, #0]
 8003182:	685b      	ldr	r3, [r3, #4]
 8003184:	f003 0303 	and.w	r3, r3, #3
 8003188:	2b02      	cmp	r3, #2
 800318a:	d130      	bne.n	80031ee <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	689b      	ldr	r3, [r3, #8]
 8003190:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003192:	697b      	ldr	r3, [r7, #20]
 8003194:	005b      	lsls	r3, r3, #1
 8003196:	2203      	movs	r2, #3
 8003198:	fa02 f303 	lsl.w	r3, r2, r3
 800319c:	43db      	mvns	r3, r3
 800319e:	693a      	ldr	r2, [r7, #16]
 80031a0:	4013      	ands	r3, r2
 80031a2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80031a4:	683b      	ldr	r3, [r7, #0]
 80031a6:	68da      	ldr	r2, [r3, #12]
 80031a8:	697b      	ldr	r3, [r7, #20]
 80031aa:	005b      	lsls	r3, r3, #1
 80031ac:	fa02 f303 	lsl.w	r3, r2, r3
 80031b0:	693a      	ldr	r2, [r7, #16]
 80031b2:	4313      	orrs	r3, r2
 80031b4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	693a      	ldr	r2, [r7, #16]
 80031ba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	685b      	ldr	r3, [r3, #4]
 80031c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80031c2:	2201      	movs	r2, #1
 80031c4:	697b      	ldr	r3, [r7, #20]
 80031c6:	fa02 f303 	lsl.w	r3, r2, r3
 80031ca:	43db      	mvns	r3, r3
 80031cc:	693a      	ldr	r2, [r7, #16]
 80031ce:	4013      	ands	r3, r2
 80031d0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80031d2:	683b      	ldr	r3, [r7, #0]
 80031d4:	685b      	ldr	r3, [r3, #4]
 80031d6:	091b      	lsrs	r3, r3, #4
 80031d8:	f003 0201 	and.w	r2, r3, #1
 80031dc:	697b      	ldr	r3, [r7, #20]
 80031de:	fa02 f303 	lsl.w	r3, r2, r3
 80031e2:	693a      	ldr	r2, [r7, #16]
 80031e4:	4313      	orrs	r3, r2
 80031e6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	693a      	ldr	r2, [r7, #16]
 80031ec:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80031ee:	683b      	ldr	r3, [r7, #0]
 80031f0:	685b      	ldr	r3, [r3, #4]
 80031f2:	f003 0303 	and.w	r3, r3, #3
 80031f6:	2b03      	cmp	r3, #3
 80031f8:	d017      	beq.n	800322a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	68db      	ldr	r3, [r3, #12]
 80031fe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003200:	697b      	ldr	r3, [r7, #20]
 8003202:	005b      	lsls	r3, r3, #1
 8003204:	2203      	movs	r2, #3
 8003206:	fa02 f303 	lsl.w	r3, r2, r3
 800320a:	43db      	mvns	r3, r3
 800320c:	693a      	ldr	r2, [r7, #16]
 800320e:	4013      	ands	r3, r2
 8003210:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003212:	683b      	ldr	r3, [r7, #0]
 8003214:	689a      	ldr	r2, [r3, #8]
 8003216:	697b      	ldr	r3, [r7, #20]
 8003218:	005b      	lsls	r3, r3, #1
 800321a:	fa02 f303 	lsl.w	r3, r2, r3
 800321e:	693a      	ldr	r2, [r7, #16]
 8003220:	4313      	orrs	r3, r2
 8003222:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	693a      	ldr	r2, [r7, #16]
 8003228:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	685b      	ldr	r3, [r3, #4]
 800322e:	f003 0303 	and.w	r3, r3, #3
 8003232:	2b02      	cmp	r3, #2
 8003234:	d123      	bne.n	800327e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003236:	697b      	ldr	r3, [r7, #20]
 8003238:	08da      	lsrs	r2, r3, #3
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	3208      	adds	r2, #8
 800323e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003242:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003244:	697b      	ldr	r3, [r7, #20]
 8003246:	f003 0307 	and.w	r3, r3, #7
 800324a:	009b      	lsls	r3, r3, #2
 800324c:	220f      	movs	r2, #15
 800324e:	fa02 f303 	lsl.w	r3, r2, r3
 8003252:	43db      	mvns	r3, r3
 8003254:	693a      	ldr	r2, [r7, #16]
 8003256:	4013      	ands	r3, r2
 8003258:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800325a:	683b      	ldr	r3, [r7, #0]
 800325c:	691a      	ldr	r2, [r3, #16]
 800325e:	697b      	ldr	r3, [r7, #20]
 8003260:	f003 0307 	and.w	r3, r3, #7
 8003264:	009b      	lsls	r3, r3, #2
 8003266:	fa02 f303 	lsl.w	r3, r2, r3
 800326a:	693a      	ldr	r2, [r7, #16]
 800326c:	4313      	orrs	r3, r2
 800326e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003270:	697b      	ldr	r3, [r7, #20]
 8003272:	08da      	lsrs	r2, r3, #3
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	3208      	adds	r2, #8
 8003278:	6939      	ldr	r1, [r7, #16]
 800327a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003284:	697b      	ldr	r3, [r7, #20]
 8003286:	005b      	lsls	r3, r3, #1
 8003288:	2203      	movs	r2, #3
 800328a:	fa02 f303 	lsl.w	r3, r2, r3
 800328e:	43db      	mvns	r3, r3
 8003290:	693a      	ldr	r2, [r7, #16]
 8003292:	4013      	ands	r3, r2
 8003294:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	685b      	ldr	r3, [r3, #4]
 800329a:	f003 0203 	and.w	r2, r3, #3
 800329e:	697b      	ldr	r3, [r7, #20]
 80032a0:	005b      	lsls	r3, r3, #1
 80032a2:	fa02 f303 	lsl.w	r3, r2, r3
 80032a6:	693a      	ldr	r2, [r7, #16]
 80032a8:	4313      	orrs	r3, r2
 80032aa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	693a      	ldr	r2, [r7, #16]
 80032b0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	685b      	ldr	r3, [r3, #4]
 80032b6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	f000 80b2 	beq.w	8003424 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80032c0:	4b61      	ldr	r3, [pc, #388]	@ (8003448 <HAL_GPIO_Init+0x2fc>)
 80032c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032c4:	4a60      	ldr	r2, [pc, #384]	@ (8003448 <HAL_GPIO_Init+0x2fc>)
 80032c6:	f043 0301 	orr.w	r3, r3, #1
 80032ca:	6613      	str	r3, [r2, #96]	@ 0x60
 80032cc:	4b5e      	ldr	r3, [pc, #376]	@ (8003448 <HAL_GPIO_Init+0x2fc>)
 80032ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032d0:	f003 0301 	and.w	r3, r3, #1
 80032d4:	60bb      	str	r3, [r7, #8]
 80032d6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80032d8:	4a5c      	ldr	r2, [pc, #368]	@ (800344c <HAL_GPIO_Init+0x300>)
 80032da:	697b      	ldr	r3, [r7, #20]
 80032dc:	089b      	lsrs	r3, r3, #2
 80032de:	3302      	adds	r3, #2
 80032e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032e4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80032e6:	697b      	ldr	r3, [r7, #20]
 80032e8:	f003 0303 	and.w	r3, r3, #3
 80032ec:	009b      	lsls	r3, r3, #2
 80032ee:	220f      	movs	r2, #15
 80032f0:	fa02 f303 	lsl.w	r3, r2, r3
 80032f4:	43db      	mvns	r3, r3
 80032f6:	693a      	ldr	r2, [r7, #16]
 80032f8:	4013      	ands	r3, r2
 80032fa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003302:	d02b      	beq.n	800335c <HAL_GPIO_Init+0x210>
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	4a52      	ldr	r2, [pc, #328]	@ (8003450 <HAL_GPIO_Init+0x304>)
 8003308:	4293      	cmp	r3, r2
 800330a:	d025      	beq.n	8003358 <HAL_GPIO_Init+0x20c>
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	4a51      	ldr	r2, [pc, #324]	@ (8003454 <HAL_GPIO_Init+0x308>)
 8003310:	4293      	cmp	r3, r2
 8003312:	d01f      	beq.n	8003354 <HAL_GPIO_Init+0x208>
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	4a50      	ldr	r2, [pc, #320]	@ (8003458 <HAL_GPIO_Init+0x30c>)
 8003318:	4293      	cmp	r3, r2
 800331a:	d019      	beq.n	8003350 <HAL_GPIO_Init+0x204>
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	4a4f      	ldr	r2, [pc, #316]	@ (800345c <HAL_GPIO_Init+0x310>)
 8003320:	4293      	cmp	r3, r2
 8003322:	d013      	beq.n	800334c <HAL_GPIO_Init+0x200>
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	4a4e      	ldr	r2, [pc, #312]	@ (8003460 <HAL_GPIO_Init+0x314>)
 8003328:	4293      	cmp	r3, r2
 800332a:	d00d      	beq.n	8003348 <HAL_GPIO_Init+0x1fc>
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	4a4d      	ldr	r2, [pc, #308]	@ (8003464 <HAL_GPIO_Init+0x318>)
 8003330:	4293      	cmp	r3, r2
 8003332:	d007      	beq.n	8003344 <HAL_GPIO_Init+0x1f8>
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	4a4c      	ldr	r2, [pc, #304]	@ (8003468 <HAL_GPIO_Init+0x31c>)
 8003338:	4293      	cmp	r3, r2
 800333a:	d101      	bne.n	8003340 <HAL_GPIO_Init+0x1f4>
 800333c:	2307      	movs	r3, #7
 800333e:	e00e      	b.n	800335e <HAL_GPIO_Init+0x212>
 8003340:	2308      	movs	r3, #8
 8003342:	e00c      	b.n	800335e <HAL_GPIO_Init+0x212>
 8003344:	2306      	movs	r3, #6
 8003346:	e00a      	b.n	800335e <HAL_GPIO_Init+0x212>
 8003348:	2305      	movs	r3, #5
 800334a:	e008      	b.n	800335e <HAL_GPIO_Init+0x212>
 800334c:	2304      	movs	r3, #4
 800334e:	e006      	b.n	800335e <HAL_GPIO_Init+0x212>
 8003350:	2303      	movs	r3, #3
 8003352:	e004      	b.n	800335e <HAL_GPIO_Init+0x212>
 8003354:	2302      	movs	r3, #2
 8003356:	e002      	b.n	800335e <HAL_GPIO_Init+0x212>
 8003358:	2301      	movs	r3, #1
 800335a:	e000      	b.n	800335e <HAL_GPIO_Init+0x212>
 800335c:	2300      	movs	r3, #0
 800335e:	697a      	ldr	r2, [r7, #20]
 8003360:	f002 0203 	and.w	r2, r2, #3
 8003364:	0092      	lsls	r2, r2, #2
 8003366:	4093      	lsls	r3, r2
 8003368:	693a      	ldr	r2, [r7, #16]
 800336a:	4313      	orrs	r3, r2
 800336c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800336e:	4937      	ldr	r1, [pc, #220]	@ (800344c <HAL_GPIO_Init+0x300>)
 8003370:	697b      	ldr	r3, [r7, #20]
 8003372:	089b      	lsrs	r3, r3, #2
 8003374:	3302      	adds	r3, #2
 8003376:	693a      	ldr	r2, [r7, #16]
 8003378:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800337c:	4b3b      	ldr	r3, [pc, #236]	@ (800346c <HAL_GPIO_Init+0x320>)
 800337e:	689b      	ldr	r3, [r3, #8]
 8003380:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	43db      	mvns	r3, r3
 8003386:	693a      	ldr	r2, [r7, #16]
 8003388:	4013      	ands	r3, r2
 800338a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	685b      	ldr	r3, [r3, #4]
 8003390:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003394:	2b00      	cmp	r3, #0
 8003396:	d003      	beq.n	80033a0 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8003398:	693a      	ldr	r2, [r7, #16]
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	4313      	orrs	r3, r2
 800339e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80033a0:	4a32      	ldr	r2, [pc, #200]	@ (800346c <HAL_GPIO_Init+0x320>)
 80033a2:	693b      	ldr	r3, [r7, #16]
 80033a4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80033a6:	4b31      	ldr	r3, [pc, #196]	@ (800346c <HAL_GPIO_Init+0x320>)
 80033a8:	68db      	ldr	r3, [r3, #12]
 80033aa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	43db      	mvns	r3, r3
 80033b0:	693a      	ldr	r2, [r7, #16]
 80033b2:	4013      	ands	r3, r2
 80033b4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80033b6:	683b      	ldr	r3, [r7, #0]
 80033b8:	685b      	ldr	r3, [r3, #4]
 80033ba:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d003      	beq.n	80033ca <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 80033c2:	693a      	ldr	r2, [r7, #16]
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	4313      	orrs	r3, r2
 80033c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80033ca:	4a28      	ldr	r2, [pc, #160]	@ (800346c <HAL_GPIO_Init+0x320>)
 80033cc:	693b      	ldr	r3, [r7, #16]
 80033ce:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80033d0:	4b26      	ldr	r3, [pc, #152]	@ (800346c <HAL_GPIO_Init+0x320>)
 80033d2:	685b      	ldr	r3, [r3, #4]
 80033d4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	43db      	mvns	r3, r3
 80033da:	693a      	ldr	r2, [r7, #16]
 80033dc:	4013      	ands	r3, r2
 80033de:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80033e0:	683b      	ldr	r3, [r7, #0]
 80033e2:	685b      	ldr	r3, [r3, #4]
 80033e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d003      	beq.n	80033f4 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 80033ec:	693a      	ldr	r2, [r7, #16]
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	4313      	orrs	r3, r2
 80033f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80033f4:	4a1d      	ldr	r2, [pc, #116]	@ (800346c <HAL_GPIO_Init+0x320>)
 80033f6:	693b      	ldr	r3, [r7, #16]
 80033f8:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80033fa:	4b1c      	ldr	r3, [pc, #112]	@ (800346c <HAL_GPIO_Init+0x320>)
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	43db      	mvns	r3, r3
 8003404:	693a      	ldr	r2, [r7, #16]
 8003406:	4013      	ands	r3, r2
 8003408:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800340a:	683b      	ldr	r3, [r7, #0]
 800340c:	685b      	ldr	r3, [r3, #4]
 800340e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003412:	2b00      	cmp	r3, #0
 8003414:	d003      	beq.n	800341e <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8003416:	693a      	ldr	r2, [r7, #16]
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	4313      	orrs	r3, r2
 800341c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800341e:	4a13      	ldr	r2, [pc, #76]	@ (800346c <HAL_GPIO_Init+0x320>)
 8003420:	693b      	ldr	r3, [r7, #16]
 8003422:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003424:	697b      	ldr	r3, [r7, #20]
 8003426:	3301      	adds	r3, #1
 8003428:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	681a      	ldr	r2, [r3, #0]
 800342e:	697b      	ldr	r3, [r7, #20]
 8003430:	fa22 f303 	lsr.w	r3, r2, r3
 8003434:	2b00      	cmp	r3, #0
 8003436:	f47f ae91 	bne.w	800315c <HAL_GPIO_Init+0x10>
  }
}
 800343a:	bf00      	nop
 800343c:	bf00      	nop
 800343e:	371c      	adds	r7, #28
 8003440:	46bd      	mov	sp, r7
 8003442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003446:	4770      	bx	lr
 8003448:	40021000 	.word	0x40021000
 800344c:	40010000 	.word	0x40010000
 8003450:	48000400 	.word	0x48000400
 8003454:	48000800 	.word	0x48000800
 8003458:	48000c00 	.word	0x48000c00
 800345c:	48001000 	.word	0x48001000
 8003460:	48001400 	.word	0x48001400
 8003464:	48001800 	.word	0x48001800
 8003468:	48001c00 	.word	0x48001c00
 800346c:	40010400 	.word	0x40010400

08003470 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003470:	b480      	push	{r7}
 8003472:	b083      	sub	sp, #12
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
 8003478:	460b      	mov	r3, r1
 800347a:	807b      	strh	r3, [r7, #2]
 800347c:	4613      	mov	r3, r2
 800347e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003480:	787b      	ldrb	r3, [r7, #1]
 8003482:	2b00      	cmp	r3, #0
 8003484:	d003      	beq.n	800348e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003486:	887a      	ldrh	r2, [r7, #2]
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800348c:	e002      	b.n	8003494 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800348e:	887a      	ldrh	r2, [r7, #2]
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003494:	bf00      	nop
 8003496:	370c      	adds	r7, #12
 8003498:	46bd      	mov	sp, r7
 800349a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349e:	4770      	bx	lr

080034a0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b082      	sub	sp, #8
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	4603      	mov	r3, r0
 80034a8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80034aa:	4b08      	ldr	r3, [pc, #32]	@ (80034cc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80034ac:	695a      	ldr	r2, [r3, #20]
 80034ae:	88fb      	ldrh	r3, [r7, #6]
 80034b0:	4013      	ands	r3, r2
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d006      	beq.n	80034c4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80034b6:	4a05      	ldr	r2, [pc, #20]	@ (80034cc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80034b8:	88fb      	ldrh	r3, [r7, #6]
 80034ba:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80034bc:	88fb      	ldrh	r3, [r7, #6]
 80034be:	4618      	mov	r0, r3
 80034c0:	f7fe f8de 	bl	8001680 <HAL_GPIO_EXTI_Callback>
  }
}
 80034c4:	bf00      	nop
 80034c6:	3708      	adds	r7, #8
 80034c8:	46bd      	mov	sp, r7
 80034ca:	bd80      	pop	{r7, pc}
 80034cc:	40010400 	.word	0x40010400

080034d0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80034d0:	b480      	push	{r7}
 80034d2:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80034d4:	4b0d      	ldr	r3, [pc, #52]	@ (800350c <HAL_PWREx_GetVoltageRange+0x3c>)
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80034dc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80034e0:	d102      	bne.n	80034e8 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 80034e2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80034e6:	e00b      	b.n	8003500 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 80034e8:	4b08      	ldr	r3, [pc, #32]	@ (800350c <HAL_PWREx_GetVoltageRange+0x3c>)
 80034ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80034ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80034f6:	d102      	bne.n	80034fe <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 80034f8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80034fc:	e000      	b.n	8003500 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 80034fe:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8003500:	4618      	mov	r0, r3
 8003502:	46bd      	mov	sp, r7
 8003504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003508:	4770      	bx	lr
 800350a:	bf00      	nop
 800350c:	40007000 	.word	0x40007000

08003510 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003510:	b480      	push	{r7}
 8003512:	b085      	sub	sp, #20
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2b00      	cmp	r3, #0
 800351c:	d141      	bne.n	80035a2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800351e:	4b4b      	ldr	r3, [pc, #300]	@ (800364c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003526:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800352a:	d131      	bne.n	8003590 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800352c:	4b47      	ldr	r3, [pc, #284]	@ (800364c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800352e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003532:	4a46      	ldr	r2, [pc, #280]	@ (800364c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003534:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003538:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800353c:	4b43      	ldr	r3, [pc, #268]	@ (800364c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003544:	4a41      	ldr	r2, [pc, #260]	@ (800364c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003546:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800354a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 800354c:	4b40      	ldr	r3, [pc, #256]	@ (8003650 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	2232      	movs	r2, #50	@ 0x32
 8003552:	fb02 f303 	mul.w	r3, r2, r3
 8003556:	4a3f      	ldr	r2, [pc, #252]	@ (8003654 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003558:	fba2 2303 	umull	r2, r3, r2, r3
 800355c:	0c9b      	lsrs	r3, r3, #18
 800355e:	3301      	adds	r3, #1
 8003560:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003562:	e002      	b.n	800356a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	3b01      	subs	r3, #1
 8003568:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800356a:	4b38      	ldr	r3, [pc, #224]	@ (800364c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800356c:	695b      	ldr	r3, [r3, #20]
 800356e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003572:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003576:	d102      	bne.n	800357e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	2b00      	cmp	r3, #0
 800357c:	d1f2      	bne.n	8003564 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800357e:	4b33      	ldr	r3, [pc, #204]	@ (800364c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003580:	695b      	ldr	r3, [r3, #20]
 8003582:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003586:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800358a:	d158      	bne.n	800363e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800358c:	2303      	movs	r3, #3
 800358e:	e057      	b.n	8003640 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003590:	4b2e      	ldr	r3, [pc, #184]	@ (800364c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003592:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003596:	4a2d      	ldr	r2, [pc, #180]	@ (800364c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003598:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800359c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80035a0:	e04d      	b.n	800363e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80035a8:	d141      	bne.n	800362e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80035aa:	4b28      	ldr	r3, [pc, #160]	@ (800364c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80035b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80035b6:	d131      	bne.n	800361c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80035b8:	4b24      	ldr	r3, [pc, #144]	@ (800364c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80035be:	4a23      	ldr	r2, [pc, #140]	@ (800364c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80035c4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80035c8:	4b20      	ldr	r3, [pc, #128]	@ (800364c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80035d0:	4a1e      	ldr	r2, [pc, #120]	@ (800364c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035d2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80035d6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80035d8:	4b1d      	ldr	r3, [pc, #116]	@ (8003650 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	2232      	movs	r2, #50	@ 0x32
 80035de:	fb02 f303 	mul.w	r3, r2, r3
 80035e2:	4a1c      	ldr	r2, [pc, #112]	@ (8003654 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80035e4:	fba2 2303 	umull	r2, r3, r2, r3
 80035e8:	0c9b      	lsrs	r3, r3, #18
 80035ea:	3301      	adds	r3, #1
 80035ec:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80035ee:	e002      	b.n	80035f6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	3b01      	subs	r3, #1
 80035f4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80035f6:	4b15      	ldr	r3, [pc, #84]	@ (800364c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035f8:	695b      	ldr	r3, [r3, #20]
 80035fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003602:	d102      	bne.n	800360a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	2b00      	cmp	r3, #0
 8003608:	d1f2      	bne.n	80035f0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800360a:	4b10      	ldr	r3, [pc, #64]	@ (800364c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800360c:	695b      	ldr	r3, [r3, #20]
 800360e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003612:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003616:	d112      	bne.n	800363e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003618:	2303      	movs	r3, #3
 800361a:	e011      	b.n	8003640 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800361c:	4b0b      	ldr	r3, [pc, #44]	@ (800364c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800361e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003622:	4a0a      	ldr	r2, [pc, #40]	@ (800364c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003624:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003628:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800362c:	e007      	b.n	800363e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800362e:	4b07      	ldr	r3, [pc, #28]	@ (800364c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003636:	4a05      	ldr	r2, [pc, #20]	@ (800364c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003638:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800363c:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800363e:	2300      	movs	r3, #0
}
 8003640:	4618      	mov	r0, r3
 8003642:	3714      	adds	r7, #20
 8003644:	46bd      	mov	sp, r7
 8003646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364a:	4770      	bx	lr
 800364c:	40007000 	.word	0x40007000
 8003650:	20000000 	.word	0x20000000
 8003654:	431bde83 	.word	0x431bde83

08003658 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003658:	b580      	push	{r7, lr}
 800365a:	b088      	sub	sp, #32
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2b00      	cmp	r3, #0
 8003664:	d102      	bne.n	800366c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003666:	2301      	movs	r3, #1
 8003668:	f000 bc08 	b.w	8003e7c <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800366c:	4b96      	ldr	r3, [pc, #600]	@ (80038c8 <HAL_RCC_OscConfig+0x270>)
 800366e:	689b      	ldr	r3, [r3, #8]
 8003670:	f003 030c 	and.w	r3, r3, #12
 8003674:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003676:	4b94      	ldr	r3, [pc, #592]	@ (80038c8 <HAL_RCC_OscConfig+0x270>)
 8003678:	68db      	ldr	r3, [r3, #12]
 800367a:	f003 0303 	and.w	r3, r3, #3
 800367e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f003 0310 	and.w	r3, r3, #16
 8003688:	2b00      	cmp	r3, #0
 800368a:	f000 80e4 	beq.w	8003856 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800368e:	69bb      	ldr	r3, [r7, #24]
 8003690:	2b00      	cmp	r3, #0
 8003692:	d007      	beq.n	80036a4 <HAL_RCC_OscConfig+0x4c>
 8003694:	69bb      	ldr	r3, [r7, #24]
 8003696:	2b0c      	cmp	r3, #12
 8003698:	f040 808b 	bne.w	80037b2 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800369c:	697b      	ldr	r3, [r7, #20]
 800369e:	2b01      	cmp	r3, #1
 80036a0:	f040 8087 	bne.w	80037b2 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80036a4:	4b88      	ldr	r3, [pc, #544]	@ (80038c8 <HAL_RCC_OscConfig+0x270>)
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f003 0302 	and.w	r3, r3, #2
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d005      	beq.n	80036bc <HAL_RCC_OscConfig+0x64>
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	699b      	ldr	r3, [r3, #24]
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d101      	bne.n	80036bc <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80036b8:	2301      	movs	r3, #1
 80036ba:	e3df      	b.n	8003e7c <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6a1a      	ldr	r2, [r3, #32]
 80036c0:	4b81      	ldr	r3, [pc, #516]	@ (80038c8 <HAL_RCC_OscConfig+0x270>)
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f003 0308 	and.w	r3, r3, #8
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d004      	beq.n	80036d6 <HAL_RCC_OscConfig+0x7e>
 80036cc:	4b7e      	ldr	r3, [pc, #504]	@ (80038c8 <HAL_RCC_OscConfig+0x270>)
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80036d4:	e005      	b.n	80036e2 <HAL_RCC_OscConfig+0x8a>
 80036d6:	4b7c      	ldr	r3, [pc, #496]	@ (80038c8 <HAL_RCC_OscConfig+0x270>)
 80036d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80036dc:	091b      	lsrs	r3, r3, #4
 80036de:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d223      	bcs.n	800372e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6a1b      	ldr	r3, [r3, #32]
 80036ea:	4618      	mov	r0, r3
 80036ec:	f000 fdcc 	bl	8004288 <RCC_SetFlashLatencyFromMSIRange>
 80036f0:	4603      	mov	r3, r0
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d001      	beq.n	80036fa <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80036f6:	2301      	movs	r3, #1
 80036f8:	e3c0      	b.n	8003e7c <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80036fa:	4b73      	ldr	r3, [pc, #460]	@ (80038c8 <HAL_RCC_OscConfig+0x270>)
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	4a72      	ldr	r2, [pc, #456]	@ (80038c8 <HAL_RCC_OscConfig+0x270>)
 8003700:	f043 0308 	orr.w	r3, r3, #8
 8003704:	6013      	str	r3, [r2, #0]
 8003706:	4b70      	ldr	r3, [pc, #448]	@ (80038c8 <HAL_RCC_OscConfig+0x270>)
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6a1b      	ldr	r3, [r3, #32]
 8003712:	496d      	ldr	r1, [pc, #436]	@ (80038c8 <HAL_RCC_OscConfig+0x270>)
 8003714:	4313      	orrs	r3, r2
 8003716:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003718:	4b6b      	ldr	r3, [pc, #428]	@ (80038c8 <HAL_RCC_OscConfig+0x270>)
 800371a:	685b      	ldr	r3, [r3, #4]
 800371c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	69db      	ldr	r3, [r3, #28]
 8003724:	021b      	lsls	r3, r3, #8
 8003726:	4968      	ldr	r1, [pc, #416]	@ (80038c8 <HAL_RCC_OscConfig+0x270>)
 8003728:	4313      	orrs	r3, r2
 800372a:	604b      	str	r3, [r1, #4]
 800372c:	e025      	b.n	800377a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800372e:	4b66      	ldr	r3, [pc, #408]	@ (80038c8 <HAL_RCC_OscConfig+0x270>)
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	4a65      	ldr	r2, [pc, #404]	@ (80038c8 <HAL_RCC_OscConfig+0x270>)
 8003734:	f043 0308 	orr.w	r3, r3, #8
 8003738:	6013      	str	r3, [r2, #0]
 800373a:	4b63      	ldr	r3, [pc, #396]	@ (80038c8 <HAL_RCC_OscConfig+0x270>)
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	6a1b      	ldr	r3, [r3, #32]
 8003746:	4960      	ldr	r1, [pc, #384]	@ (80038c8 <HAL_RCC_OscConfig+0x270>)
 8003748:	4313      	orrs	r3, r2
 800374a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800374c:	4b5e      	ldr	r3, [pc, #376]	@ (80038c8 <HAL_RCC_OscConfig+0x270>)
 800374e:	685b      	ldr	r3, [r3, #4]
 8003750:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	69db      	ldr	r3, [r3, #28]
 8003758:	021b      	lsls	r3, r3, #8
 800375a:	495b      	ldr	r1, [pc, #364]	@ (80038c8 <HAL_RCC_OscConfig+0x270>)
 800375c:	4313      	orrs	r3, r2
 800375e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003760:	69bb      	ldr	r3, [r7, #24]
 8003762:	2b00      	cmp	r3, #0
 8003764:	d109      	bne.n	800377a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	6a1b      	ldr	r3, [r3, #32]
 800376a:	4618      	mov	r0, r3
 800376c:	f000 fd8c 	bl	8004288 <RCC_SetFlashLatencyFromMSIRange>
 8003770:	4603      	mov	r3, r0
 8003772:	2b00      	cmp	r3, #0
 8003774:	d001      	beq.n	800377a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8003776:	2301      	movs	r3, #1
 8003778:	e380      	b.n	8003e7c <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800377a:	f000 fcc1 	bl	8004100 <HAL_RCC_GetSysClockFreq>
 800377e:	4602      	mov	r2, r0
 8003780:	4b51      	ldr	r3, [pc, #324]	@ (80038c8 <HAL_RCC_OscConfig+0x270>)
 8003782:	689b      	ldr	r3, [r3, #8]
 8003784:	091b      	lsrs	r3, r3, #4
 8003786:	f003 030f 	and.w	r3, r3, #15
 800378a:	4950      	ldr	r1, [pc, #320]	@ (80038cc <HAL_RCC_OscConfig+0x274>)
 800378c:	5ccb      	ldrb	r3, [r1, r3]
 800378e:	f003 031f 	and.w	r3, r3, #31
 8003792:	fa22 f303 	lsr.w	r3, r2, r3
 8003796:	4a4e      	ldr	r2, [pc, #312]	@ (80038d0 <HAL_RCC_OscConfig+0x278>)
 8003798:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800379a:	4b4e      	ldr	r3, [pc, #312]	@ (80038d4 <HAL_RCC_OscConfig+0x27c>)
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	4618      	mov	r0, r3
 80037a0:	f7fe fb20 	bl	8001de4 <HAL_InitTick>
 80037a4:	4603      	mov	r3, r0
 80037a6:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80037a8:	7bfb      	ldrb	r3, [r7, #15]
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d052      	beq.n	8003854 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80037ae:	7bfb      	ldrb	r3, [r7, #15]
 80037b0:	e364      	b.n	8003e7c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	699b      	ldr	r3, [r3, #24]
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d032      	beq.n	8003820 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80037ba:	4b43      	ldr	r3, [pc, #268]	@ (80038c8 <HAL_RCC_OscConfig+0x270>)
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	4a42      	ldr	r2, [pc, #264]	@ (80038c8 <HAL_RCC_OscConfig+0x270>)
 80037c0:	f043 0301 	orr.w	r3, r3, #1
 80037c4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80037c6:	f7fe fb5d 	bl	8001e84 <HAL_GetTick>
 80037ca:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80037cc:	e008      	b.n	80037e0 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80037ce:	f7fe fb59 	bl	8001e84 <HAL_GetTick>
 80037d2:	4602      	mov	r2, r0
 80037d4:	693b      	ldr	r3, [r7, #16]
 80037d6:	1ad3      	subs	r3, r2, r3
 80037d8:	2b02      	cmp	r3, #2
 80037da:	d901      	bls.n	80037e0 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80037dc:	2303      	movs	r3, #3
 80037de:	e34d      	b.n	8003e7c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80037e0:	4b39      	ldr	r3, [pc, #228]	@ (80038c8 <HAL_RCC_OscConfig+0x270>)
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f003 0302 	and.w	r3, r3, #2
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d0f0      	beq.n	80037ce <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80037ec:	4b36      	ldr	r3, [pc, #216]	@ (80038c8 <HAL_RCC_OscConfig+0x270>)
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	4a35      	ldr	r2, [pc, #212]	@ (80038c8 <HAL_RCC_OscConfig+0x270>)
 80037f2:	f043 0308 	orr.w	r3, r3, #8
 80037f6:	6013      	str	r3, [r2, #0]
 80037f8:	4b33      	ldr	r3, [pc, #204]	@ (80038c8 <HAL_RCC_OscConfig+0x270>)
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6a1b      	ldr	r3, [r3, #32]
 8003804:	4930      	ldr	r1, [pc, #192]	@ (80038c8 <HAL_RCC_OscConfig+0x270>)
 8003806:	4313      	orrs	r3, r2
 8003808:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800380a:	4b2f      	ldr	r3, [pc, #188]	@ (80038c8 <HAL_RCC_OscConfig+0x270>)
 800380c:	685b      	ldr	r3, [r3, #4]
 800380e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	69db      	ldr	r3, [r3, #28]
 8003816:	021b      	lsls	r3, r3, #8
 8003818:	492b      	ldr	r1, [pc, #172]	@ (80038c8 <HAL_RCC_OscConfig+0x270>)
 800381a:	4313      	orrs	r3, r2
 800381c:	604b      	str	r3, [r1, #4]
 800381e:	e01a      	b.n	8003856 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003820:	4b29      	ldr	r3, [pc, #164]	@ (80038c8 <HAL_RCC_OscConfig+0x270>)
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	4a28      	ldr	r2, [pc, #160]	@ (80038c8 <HAL_RCC_OscConfig+0x270>)
 8003826:	f023 0301 	bic.w	r3, r3, #1
 800382a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800382c:	f7fe fb2a 	bl	8001e84 <HAL_GetTick>
 8003830:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003832:	e008      	b.n	8003846 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003834:	f7fe fb26 	bl	8001e84 <HAL_GetTick>
 8003838:	4602      	mov	r2, r0
 800383a:	693b      	ldr	r3, [r7, #16]
 800383c:	1ad3      	subs	r3, r2, r3
 800383e:	2b02      	cmp	r3, #2
 8003840:	d901      	bls.n	8003846 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8003842:	2303      	movs	r3, #3
 8003844:	e31a      	b.n	8003e7c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003846:	4b20      	ldr	r3, [pc, #128]	@ (80038c8 <HAL_RCC_OscConfig+0x270>)
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f003 0302 	and.w	r3, r3, #2
 800384e:	2b00      	cmp	r3, #0
 8003850:	d1f0      	bne.n	8003834 <HAL_RCC_OscConfig+0x1dc>
 8003852:	e000      	b.n	8003856 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003854:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f003 0301 	and.w	r3, r3, #1
 800385e:	2b00      	cmp	r3, #0
 8003860:	d073      	beq.n	800394a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003862:	69bb      	ldr	r3, [r7, #24]
 8003864:	2b08      	cmp	r3, #8
 8003866:	d005      	beq.n	8003874 <HAL_RCC_OscConfig+0x21c>
 8003868:	69bb      	ldr	r3, [r7, #24]
 800386a:	2b0c      	cmp	r3, #12
 800386c:	d10e      	bne.n	800388c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800386e:	697b      	ldr	r3, [r7, #20]
 8003870:	2b03      	cmp	r3, #3
 8003872:	d10b      	bne.n	800388c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003874:	4b14      	ldr	r3, [pc, #80]	@ (80038c8 <HAL_RCC_OscConfig+0x270>)
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800387c:	2b00      	cmp	r3, #0
 800387e:	d063      	beq.n	8003948 <HAL_RCC_OscConfig+0x2f0>
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	685b      	ldr	r3, [r3, #4]
 8003884:	2b00      	cmp	r3, #0
 8003886:	d15f      	bne.n	8003948 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003888:	2301      	movs	r3, #1
 800388a:	e2f7      	b.n	8003e7c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	685b      	ldr	r3, [r3, #4]
 8003890:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003894:	d106      	bne.n	80038a4 <HAL_RCC_OscConfig+0x24c>
 8003896:	4b0c      	ldr	r3, [pc, #48]	@ (80038c8 <HAL_RCC_OscConfig+0x270>)
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	4a0b      	ldr	r2, [pc, #44]	@ (80038c8 <HAL_RCC_OscConfig+0x270>)
 800389c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80038a0:	6013      	str	r3, [r2, #0]
 80038a2:	e025      	b.n	80038f0 <HAL_RCC_OscConfig+0x298>
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	685b      	ldr	r3, [r3, #4]
 80038a8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80038ac:	d114      	bne.n	80038d8 <HAL_RCC_OscConfig+0x280>
 80038ae:	4b06      	ldr	r3, [pc, #24]	@ (80038c8 <HAL_RCC_OscConfig+0x270>)
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	4a05      	ldr	r2, [pc, #20]	@ (80038c8 <HAL_RCC_OscConfig+0x270>)
 80038b4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80038b8:	6013      	str	r3, [r2, #0]
 80038ba:	4b03      	ldr	r3, [pc, #12]	@ (80038c8 <HAL_RCC_OscConfig+0x270>)
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	4a02      	ldr	r2, [pc, #8]	@ (80038c8 <HAL_RCC_OscConfig+0x270>)
 80038c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80038c4:	6013      	str	r3, [r2, #0]
 80038c6:	e013      	b.n	80038f0 <HAL_RCC_OscConfig+0x298>
 80038c8:	40021000 	.word	0x40021000
 80038cc:	08009444 	.word	0x08009444
 80038d0:	20000000 	.word	0x20000000
 80038d4:	20000004 	.word	0x20000004
 80038d8:	4ba0      	ldr	r3, [pc, #640]	@ (8003b5c <HAL_RCC_OscConfig+0x504>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	4a9f      	ldr	r2, [pc, #636]	@ (8003b5c <HAL_RCC_OscConfig+0x504>)
 80038de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80038e2:	6013      	str	r3, [r2, #0]
 80038e4:	4b9d      	ldr	r3, [pc, #628]	@ (8003b5c <HAL_RCC_OscConfig+0x504>)
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	4a9c      	ldr	r2, [pc, #624]	@ (8003b5c <HAL_RCC_OscConfig+0x504>)
 80038ea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80038ee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	685b      	ldr	r3, [r3, #4]
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d013      	beq.n	8003920 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038f8:	f7fe fac4 	bl	8001e84 <HAL_GetTick>
 80038fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80038fe:	e008      	b.n	8003912 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003900:	f7fe fac0 	bl	8001e84 <HAL_GetTick>
 8003904:	4602      	mov	r2, r0
 8003906:	693b      	ldr	r3, [r7, #16]
 8003908:	1ad3      	subs	r3, r2, r3
 800390a:	2b64      	cmp	r3, #100	@ 0x64
 800390c:	d901      	bls.n	8003912 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800390e:	2303      	movs	r3, #3
 8003910:	e2b4      	b.n	8003e7c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003912:	4b92      	ldr	r3, [pc, #584]	@ (8003b5c <HAL_RCC_OscConfig+0x504>)
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800391a:	2b00      	cmp	r3, #0
 800391c:	d0f0      	beq.n	8003900 <HAL_RCC_OscConfig+0x2a8>
 800391e:	e014      	b.n	800394a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003920:	f7fe fab0 	bl	8001e84 <HAL_GetTick>
 8003924:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003926:	e008      	b.n	800393a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003928:	f7fe faac 	bl	8001e84 <HAL_GetTick>
 800392c:	4602      	mov	r2, r0
 800392e:	693b      	ldr	r3, [r7, #16]
 8003930:	1ad3      	subs	r3, r2, r3
 8003932:	2b64      	cmp	r3, #100	@ 0x64
 8003934:	d901      	bls.n	800393a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003936:	2303      	movs	r3, #3
 8003938:	e2a0      	b.n	8003e7c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800393a:	4b88      	ldr	r3, [pc, #544]	@ (8003b5c <HAL_RCC_OscConfig+0x504>)
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003942:	2b00      	cmp	r3, #0
 8003944:	d1f0      	bne.n	8003928 <HAL_RCC_OscConfig+0x2d0>
 8003946:	e000      	b.n	800394a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003948:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f003 0302 	and.w	r3, r3, #2
 8003952:	2b00      	cmp	r3, #0
 8003954:	d060      	beq.n	8003a18 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003956:	69bb      	ldr	r3, [r7, #24]
 8003958:	2b04      	cmp	r3, #4
 800395a:	d005      	beq.n	8003968 <HAL_RCC_OscConfig+0x310>
 800395c:	69bb      	ldr	r3, [r7, #24]
 800395e:	2b0c      	cmp	r3, #12
 8003960:	d119      	bne.n	8003996 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003962:	697b      	ldr	r3, [r7, #20]
 8003964:	2b02      	cmp	r3, #2
 8003966:	d116      	bne.n	8003996 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003968:	4b7c      	ldr	r3, [pc, #496]	@ (8003b5c <HAL_RCC_OscConfig+0x504>)
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003970:	2b00      	cmp	r3, #0
 8003972:	d005      	beq.n	8003980 <HAL_RCC_OscConfig+0x328>
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	68db      	ldr	r3, [r3, #12]
 8003978:	2b00      	cmp	r3, #0
 800397a:	d101      	bne.n	8003980 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800397c:	2301      	movs	r3, #1
 800397e:	e27d      	b.n	8003e7c <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003980:	4b76      	ldr	r3, [pc, #472]	@ (8003b5c <HAL_RCC_OscConfig+0x504>)
 8003982:	685b      	ldr	r3, [r3, #4]
 8003984:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	691b      	ldr	r3, [r3, #16]
 800398c:	061b      	lsls	r3, r3, #24
 800398e:	4973      	ldr	r1, [pc, #460]	@ (8003b5c <HAL_RCC_OscConfig+0x504>)
 8003990:	4313      	orrs	r3, r2
 8003992:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003994:	e040      	b.n	8003a18 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	68db      	ldr	r3, [r3, #12]
 800399a:	2b00      	cmp	r3, #0
 800399c:	d023      	beq.n	80039e6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800399e:	4b6f      	ldr	r3, [pc, #444]	@ (8003b5c <HAL_RCC_OscConfig+0x504>)
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	4a6e      	ldr	r2, [pc, #440]	@ (8003b5c <HAL_RCC_OscConfig+0x504>)
 80039a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80039a8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039aa:	f7fe fa6b 	bl	8001e84 <HAL_GetTick>
 80039ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80039b0:	e008      	b.n	80039c4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039b2:	f7fe fa67 	bl	8001e84 <HAL_GetTick>
 80039b6:	4602      	mov	r2, r0
 80039b8:	693b      	ldr	r3, [r7, #16]
 80039ba:	1ad3      	subs	r3, r2, r3
 80039bc:	2b02      	cmp	r3, #2
 80039be:	d901      	bls.n	80039c4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80039c0:	2303      	movs	r3, #3
 80039c2:	e25b      	b.n	8003e7c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80039c4:	4b65      	ldr	r3, [pc, #404]	@ (8003b5c <HAL_RCC_OscConfig+0x504>)
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d0f0      	beq.n	80039b2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039d0:	4b62      	ldr	r3, [pc, #392]	@ (8003b5c <HAL_RCC_OscConfig+0x504>)
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	691b      	ldr	r3, [r3, #16]
 80039dc:	061b      	lsls	r3, r3, #24
 80039de:	495f      	ldr	r1, [pc, #380]	@ (8003b5c <HAL_RCC_OscConfig+0x504>)
 80039e0:	4313      	orrs	r3, r2
 80039e2:	604b      	str	r3, [r1, #4]
 80039e4:	e018      	b.n	8003a18 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80039e6:	4b5d      	ldr	r3, [pc, #372]	@ (8003b5c <HAL_RCC_OscConfig+0x504>)
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	4a5c      	ldr	r2, [pc, #368]	@ (8003b5c <HAL_RCC_OscConfig+0x504>)
 80039ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80039f0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039f2:	f7fe fa47 	bl	8001e84 <HAL_GetTick>
 80039f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80039f8:	e008      	b.n	8003a0c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039fa:	f7fe fa43 	bl	8001e84 <HAL_GetTick>
 80039fe:	4602      	mov	r2, r0
 8003a00:	693b      	ldr	r3, [r7, #16]
 8003a02:	1ad3      	subs	r3, r2, r3
 8003a04:	2b02      	cmp	r3, #2
 8003a06:	d901      	bls.n	8003a0c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003a08:	2303      	movs	r3, #3
 8003a0a:	e237      	b.n	8003e7c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003a0c:	4b53      	ldr	r3, [pc, #332]	@ (8003b5c <HAL_RCC_OscConfig+0x504>)
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d1f0      	bne.n	80039fa <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f003 0308 	and.w	r3, r3, #8
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d03c      	beq.n	8003a9e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	695b      	ldr	r3, [r3, #20]
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d01c      	beq.n	8003a66 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a2c:	4b4b      	ldr	r3, [pc, #300]	@ (8003b5c <HAL_RCC_OscConfig+0x504>)
 8003a2e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a32:	4a4a      	ldr	r2, [pc, #296]	@ (8003b5c <HAL_RCC_OscConfig+0x504>)
 8003a34:	f043 0301 	orr.w	r3, r3, #1
 8003a38:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a3c:	f7fe fa22 	bl	8001e84 <HAL_GetTick>
 8003a40:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003a42:	e008      	b.n	8003a56 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a44:	f7fe fa1e 	bl	8001e84 <HAL_GetTick>
 8003a48:	4602      	mov	r2, r0
 8003a4a:	693b      	ldr	r3, [r7, #16]
 8003a4c:	1ad3      	subs	r3, r2, r3
 8003a4e:	2b02      	cmp	r3, #2
 8003a50:	d901      	bls.n	8003a56 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003a52:	2303      	movs	r3, #3
 8003a54:	e212      	b.n	8003e7c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003a56:	4b41      	ldr	r3, [pc, #260]	@ (8003b5c <HAL_RCC_OscConfig+0x504>)
 8003a58:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a5c:	f003 0302 	and.w	r3, r3, #2
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d0ef      	beq.n	8003a44 <HAL_RCC_OscConfig+0x3ec>
 8003a64:	e01b      	b.n	8003a9e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a66:	4b3d      	ldr	r3, [pc, #244]	@ (8003b5c <HAL_RCC_OscConfig+0x504>)
 8003a68:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a6c:	4a3b      	ldr	r2, [pc, #236]	@ (8003b5c <HAL_RCC_OscConfig+0x504>)
 8003a6e:	f023 0301 	bic.w	r3, r3, #1
 8003a72:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a76:	f7fe fa05 	bl	8001e84 <HAL_GetTick>
 8003a7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003a7c:	e008      	b.n	8003a90 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a7e:	f7fe fa01 	bl	8001e84 <HAL_GetTick>
 8003a82:	4602      	mov	r2, r0
 8003a84:	693b      	ldr	r3, [r7, #16]
 8003a86:	1ad3      	subs	r3, r2, r3
 8003a88:	2b02      	cmp	r3, #2
 8003a8a:	d901      	bls.n	8003a90 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003a8c:	2303      	movs	r3, #3
 8003a8e:	e1f5      	b.n	8003e7c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003a90:	4b32      	ldr	r3, [pc, #200]	@ (8003b5c <HAL_RCC_OscConfig+0x504>)
 8003a92:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a96:	f003 0302 	and.w	r3, r3, #2
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d1ef      	bne.n	8003a7e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f003 0304 	and.w	r3, r3, #4
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	f000 80a6 	beq.w	8003bf8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003aac:	2300      	movs	r3, #0
 8003aae:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003ab0:	4b2a      	ldr	r3, [pc, #168]	@ (8003b5c <HAL_RCC_OscConfig+0x504>)
 8003ab2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ab4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d10d      	bne.n	8003ad8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003abc:	4b27      	ldr	r3, [pc, #156]	@ (8003b5c <HAL_RCC_OscConfig+0x504>)
 8003abe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ac0:	4a26      	ldr	r2, [pc, #152]	@ (8003b5c <HAL_RCC_OscConfig+0x504>)
 8003ac2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ac6:	6593      	str	r3, [r2, #88]	@ 0x58
 8003ac8:	4b24      	ldr	r3, [pc, #144]	@ (8003b5c <HAL_RCC_OscConfig+0x504>)
 8003aca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003acc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ad0:	60bb      	str	r3, [r7, #8]
 8003ad2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ad4:	2301      	movs	r3, #1
 8003ad6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ad8:	4b21      	ldr	r3, [pc, #132]	@ (8003b60 <HAL_RCC_OscConfig+0x508>)
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d118      	bne.n	8003b16 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003ae4:	4b1e      	ldr	r3, [pc, #120]	@ (8003b60 <HAL_RCC_OscConfig+0x508>)
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	4a1d      	ldr	r2, [pc, #116]	@ (8003b60 <HAL_RCC_OscConfig+0x508>)
 8003aea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003aee:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003af0:	f7fe f9c8 	bl	8001e84 <HAL_GetTick>
 8003af4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003af6:	e008      	b.n	8003b0a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003af8:	f7fe f9c4 	bl	8001e84 <HAL_GetTick>
 8003afc:	4602      	mov	r2, r0
 8003afe:	693b      	ldr	r3, [r7, #16]
 8003b00:	1ad3      	subs	r3, r2, r3
 8003b02:	2b02      	cmp	r3, #2
 8003b04:	d901      	bls.n	8003b0a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003b06:	2303      	movs	r3, #3
 8003b08:	e1b8      	b.n	8003e7c <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b0a:	4b15      	ldr	r3, [pc, #84]	@ (8003b60 <HAL_RCC_OscConfig+0x508>)
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d0f0      	beq.n	8003af8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	689b      	ldr	r3, [r3, #8]
 8003b1a:	2b01      	cmp	r3, #1
 8003b1c:	d108      	bne.n	8003b30 <HAL_RCC_OscConfig+0x4d8>
 8003b1e:	4b0f      	ldr	r3, [pc, #60]	@ (8003b5c <HAL_RCC_OscConfig+0x504>)
 8003b20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b24:	4a0d      	ldr	r2, [pc, #52]	@ (8003b5c <HAL_RCC_OscConfig+0x504>)
 8003b26:	f043 0301 	orr.w	r3, r3, #1
 8003b2a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003b2e:	e029      	b.n	8003b84 <HAL_RCC_OscConfig+0x52c>
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	689b      	ldr	r3, [r3, #8]
 8003b34:	2b05      	cmp	r3, #5
 8003b36:	d115      	bne.n	8003b64 <HAL_RCC_OscConfig+0x50c>
 8003b38:	4b08      	ldr	r3, [pc, #32]	@ (8003b5c <HAL_RCC_OscConfig+0x504>)
 8003b3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b3e:	4a07      	ldr	r2, [pc, #28]	@ (8003b5c <HAL_RCC_OscConfig+0x504>)
 8003b40:	f043 0304 	orr.w	r3, r3, #4
 8003b44:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003b48:	4b04      	ldr	r3, [pc, #16]	@ (8003b5c <HAL_RCC_OscConfig+0x504>)
 8003b4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b4e:	4a03      	ldr	r2, [pc, #12]	@ (8003b5c <HAL_RCC_OscConfig+0x504>)
 8003b50:	f043 0301 	orr.w	r3, r3, #1
 8003b54:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003b58:	e014      	b.n	8003b84 <HAL_RCC_OscConfig+0x52c>
 8003b5a:	bf00      	nop
 8003b5c:	40021000 	.word	0x40021000
 8003b60:	40007000 	.word	0x40007000
 8003b64:	4b9d      	ldr	r3, [pc, #628]	@ (8003ddc <HAL_RCC_OscConfig+0x784>)
 8003b66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b6a:	4a9c      	ldr	r2, [pc, #624]	@ (8003ddc <HAL_RCC_OscConfig+0x784>)
 8003b6c:	f023 0301 	bic.w	r3, r3, #1
 8003b70:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003b74:	4b99      	ldr	r3, [pc, #612]	@ (8003ddc <HAL_RCC_OscConfig+0x784>)
 8003b76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b7a:	4a98      	ldr	r2, [pc, #608]	@ (8003ddc <HAL_RCC_OscConfig+0x784>)
 8003b7c:	f023 0304 	bic.w	r3, r3, #4
 8003b80:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	689b      	ldr	r3, [r3, #8]
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d016      	beq.n	8003bba <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b8c:	f7fe f97a 	bl	8001e84 <HAL_GetTick>
 8003b90:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003b92:	e00a      	b.n	8003baa <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b94:	f7fe f976 	bl	8001e84 <HAL_GetTick>
 8003b98:	4602      	mov	r2, r0
 8003b9a:	693b      	ldr	r3, [r7, #16]
 8003b9c:	1ad3      	subs	r3, r2, r3
 8003b9e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ba2:	4293      	cmp	r3, r2
 8003ba4:	d901      	bls.n	8003baa <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003ba6:	2303      	movs	r3, #3
 8003ba8:	e168      	b.n	8003e7c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003baa:	4b8c      	ldr	r3, [pc, #560]	@ (8003ddc <HAL_RCC_OscConfig+0x784>)
 8003bac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bb0:	f003 0302 	and.w	r3, r3, #2
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d0ed      	beq.n	8003b94 <HAL_RCC_OscConfig+0x53c>
 8003bb8:	e015      	b.n	8003be6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bba:	f7fe f963 	bl	8001e84 <HAL_GetTick>
 8003bbe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003bc0:	e00a      	b.n	8003bd8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bc2:	f7fe f95f 	bl	8001e84 <HAL_GetTick>
 8003bc6:	4602      	mov	r2, r0
 8003bc8:	693b      	ldr	r3, [r7, #16]
 8003bca:	1ad3      	subs	r3, r2, r3
 8003bcc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003bd0:	4293      	cmp	r3, r2
 8003bd2:	d901      	bls.n	8003bd8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003bd4:	2303      	movs	r3, #3
 8003bd6:	e151      	b.n	8003e7c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003bd8:	4b80      	ldr	r3, [pc, #512]	@ (8003ddc <HAL_RCC_OscConfig+0x784>)
 8003bda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bde:	f003 0302 	and.w	r3, r3, #2
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d1ed      	bne.n	8003bc2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003be6:	7ffb      	ldrb	r3, [r7, #31]
 8003be8:	2b01      	cmp	r3, #1
 8003bea:	d105      	bne.n	8003bf8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003bec:	4b7b      	ldr	r3, [pc, #492]	@ (8003ddc <HAL_RCC_OscConfig+0x784>)
 8003bee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bf0:	4a7a      	ldr	r2, [pc, #488]	@ (8003ddc <HAL_RCC_OscConfig+0x784>)
 8003bf2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003bf6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f003 0320 	and.w	r3, r3, #32
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d03c      	beq.n	8003c7e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d01c      	beq.n	8003c46 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003c0c:	4b73      	ldr	r3, [pc, #460]	@ (8003ddc <HAL_RCC_OscConfig+0x784>)
 8003c0e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003c12:	4a72      	ldr	r2, [pc, #456]	@ (8003ddc <HAL_RCC_OscConfig+0x784>)
 8003c14:	f043 0301 	orr.w	r3, r3, #1
 8003c18:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c1c:	f7fe f932 	bl	8001e84 <HAL_GetTick>
 8003c20:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003c22:	e008      	b.n	8003c36 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003c24:	f7fe f92e 	bl	8001e84 <HAL_GetTick>
 8003c28:	4602      	mov	r2, r0
 8003c2a:	693b      	ldr	r3, [r7, #16]
 8003c2c:	1ad3      	subs	r3, r2, r3
 8003c2e:	2b02      	cmp	r3, #2
 8003c30:	d901      	bls.n	8003c36 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8003c32:	2303      	movs	r3, #3
 8003c34:	e122      	b.n	8003e7c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003c36:	4b69      	ldr	r3, [pc, #420]	@ (8003ddc <HAL_RCC_OscConfig+0x784>)
 8003c38:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003c3c:	f003 0302 	and.w	r3, r3, #2
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d0ef      	beq.n	8003c24 <HAL_RCC_OscConfig+0x5cc>
 8003c44:	e01b      	b.n	8003c7e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003c46:	4b65      	ldr	r3, [pc, #404]	@ (8003ddc <HAL_RCC_OscConfig+0x784>)
 8003c48:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003c4c:	4a63      	ldr	r2, [pc, #396]	@ (8003ddc <HAL_RCC_OscConfig+0x784>)
 8003c4e:	f023 0301 	bic.w	r3, r3, #1
 8003c52:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c56:	f7fe f915 	bl	8001e84 <HAL_GetTick>
 8003c5a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003c5c:	e008      	b.n	8003c70 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003c5e:	f7fe f911 	bl	8001e84 <HAL_GetTick>
 8003c62:	4602      	mov	r2, r0
 8003c64:	693b      	ldr	r3, [r7, #16]
 8003c66:	1ad3      	subs	r3, r2, r3
 8003c68:	2b02      	cmp	r3, #2
 8003c6a:	d901      	bls.n	8003c70 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8003c6c:	2303      	movs	r3, #3
 8003c6e:	e105      	b.n	8003e7c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003c70:	4b5a      	ldr	r3, [pc, #360]	@ (8003ddc <HAL_RCC_OscConfig+0x784>)
 8003c72:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003c76:	f003 0302 	and.w	r3, r3, #2
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d1ef      	bne.n	8003c5e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	f000 80f9 	beq.w	8003e7a <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c8c:	2b02      	cmp	r3, #2
 8003c8e:	f040 80cf 	bne.w	8003e30 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003c92:	4b52      	ldr	r3, [pc, #328]	@ (8003ddc <HAL_RCC_OscConfig+0x784>)
 8003c94:	68db      	ldr	r3, [r3, #12]
 8003c96:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c98:	697b      	ldr	r3, [r7, #20]
 8003c9a:	f003 0203 	and.w	r2, r3, #3
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ca2:	429a      	cmp	r2, r3
 8003ca4:	d12c      	bne.n	8003d00 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003ca6:	697b      	ldr	r3, [r7, #20]
 8003ca8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cb0:	3b01      	subs	r3, #1
 8003cb2:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003cb4:	429a      	cmp	r2, r3
 8003cb6:	d123      	bne.n	8003d00 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003cb8:	697b      	ldr	r3, [r7, #20]
 8003cba:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003cc2:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003cc4:	429a      	cmp	r2, r3
 8003cc6:	d11b      	bne.n	8003d00 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003cc8:	697b      	ldr	r3, [r7, #20]
 8003cca:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cd2:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003cd4:	429a      	cmp	r2, r3
 8003cd6:	d113      	bne.n	8003d00 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003cd8:	697b      	ldr	r3, [r7, #20]
 8003cda:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ce2:	085b      	lsrs	r3, r3, #1
 8003ce4:	3b01      	subs	r3, #1
 8003ce6:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003ce8:	429a      	cmp	r2, r3
 8003cea:	d109      	bne.n	8003d00 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003cec:	697b      	ldr	r3, [r7, #20]
 8003cee:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cf6:	085b      	lsrs	r3, r3, #1
 8003cf8:	3b01      	subs	r3, #1
 8003cfa:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003cfc:	429a      	cmp	r2, r3
 8003cfe:	d071      	beq.n	8003de4 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003d00:	69bb      	ldr	r3, [r7, #24]
 8003d02:	2b0c      	cmp	r3, #12
 8003d04:	d068      	beq.n	8003dd8 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003d06:	4b35      	ldr	r3, [pc, #212]	@ (8003ddc <HAL_RCC_OscConfig+0x784>)
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d105      	bne.n	8003d1e <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003d12:	4b32      	ldr	r3, [pc, #200]	@ (8003ddc <HAL_RCC_OscConfig+0x784>)
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d001      	beq.n	8003d22 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8003d1e:	2301      	movs	r3, #1
 8003d20:	e0ac      	b.n	8003e7c <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003d22:	4b2e      	ldr	r3, [pc, #184]	@ (8003ddc <HAL_RCC_OscConfig+0x784>)
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	4a2d      	ldr	r2, [pc, #180]	@ (8003ddc <HAL_RCC_OscConfig+0x784>)
 8003d28:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003d2c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003d2e:	f7fe f8a9 	bl	8001e84 <HAL_GetTick>
 8003d32:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d34:	e008      	b.n	8003d48 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d36:	f7fe f8a5 	bl	8001e84 <HAL_GetTick>
 8003d3a:	4602      	mov	r2, r0
 8003d3c:	693b      	ldr	r3, [r7, #16]
 8003d3e:	1ad3      	subs	r3, r2, r3
 8003d40:	2b02      	cmp	r3, #2
 8003d42:	d901      	bls.n	8003d48 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8003d44:	2303      	movs	r3, #3
 8003d46:	e099      	b.n	8003e7c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d48:	4b24      	ldr	r3, [pc, #144]	@ (8003ddc <HAL_RCC_OscConfig+0x784>)
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d1f0      	bne.n	8003d36 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003d54:	4b21      	ldr	r3, [pc, #132]	@ (8003ddc <HAL_RCC_OscConfig+0x784>)
 8003d56:	68da      	ldr	r2, [r3, #12]
 8003d58:	4b21      	ldr	r3, [pc, #132]	@ (8003de0 <HAL_RCC_OscConfig+0x788>)
 8003d5a:	4013      	ands	r3, r2
 8003d5c:	687a      	ldr	r2, [r7, #4]
 8003d5e:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003d60:	687a      	ldr	r2, [r7, #4]
 8003d62:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003d64:	3a01      	subs	r2, #1
 8003d66:	0112      	lsls	r2, r2, #4
 8003d68:	4311      	orrs	r1, r2
 8003d6a:	687a      	ldr	r2, [r7, #4]
 8003d6c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003d6e:	0212      	lsls	r2, r2, #8
 8003d70:	4311      	orrs	r1, r2
 8003d72:	687a      	ldr	r2, [r7, #4]
 8003d74:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003d76:	0852      	lsrs	r2, r2, #1
 8003d78:	3a01      	subs	r2, #1
 8003d7a:	0552      	lsls	r2, r2, #21
 8003d7c:	4311      	orrs	r1, r2
 8003d7e:	687a      	ldr	r2, [r7, #4]
 8003d80:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003d82:	0852      	lsrs	r2, r2, #1
 8003d84:	3a01      	subs	r2, #1
 8003d86:	0652      	lsls	r2, r2, #25
 8003d88:	4311      	orrs	r1, r2
 8003d8a:	687a      	ldr	r2, [r7, #4]
 8003d8c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003d8e:	06d2      	lsls	r2, r2, #27
 8003d90:	430a      	orrs	r2, r1
 8003d92:	4912      	ldr	r1, [pc, #72]	@ (8003ddc <HAL_RCC_OscConfig+0x784>)
 8003d94:	4313      	orrs	r3, r2
 8003d96:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003d98:	4b10      	ldr	r3, [pc, #64]	@ (8003ddc <HAL_RCC_OscConfig+0x784>)
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	4a0f      	ldr	r2, [pc, #60]	@ (8003ddc <HAL_RCC_OscConfig+0x784>)
 8003d9e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003da2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003da4:	4b0d      	ldr	r3, [pc, #52]	@ (8003ddc <HAL_RCC_OscConfig+0x784>)
 8003da6:	68db      	ldr	r3, [r3, #12]
 8003da8:	4a0c      	ldr	r2, [pc, #48]	@ (8003ddc <HAL_RCC_OscConfig+0x784>)
 8003daa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003dae:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003db0:	f7fe f868 	bl	8001e84 <HAL_GetTick>
 8003db4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003db6:	e008      	b.n	8003dca <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003db8:	f7fe f864 	bl	8001e84 <HAL_GetTick>
 8003dbc:	4602      	mov	r2, r0
 8003dbe:	693b      	ldr	r3, [r7, #16]
 8003dc0:	1ad3      	subs	r3, r2, r3
 8003dc2:	2b02      	cmp	r3, #2
 8003dc4:	d901      	bls.n	8003dca <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8003dc6:	2303      	movs	r3, #3
 8003dc8:	e058      	b.n	8003e7c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003dca:	4b04      	ldr	r3, [pc, #16]	@ (8003ddc <HAL_RCC_OscConfig+0x784>)
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d0f0      	beq.n	8003db8 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003dd6:	e050      	b.n	8003e7a <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003dd8:	2301      	movs	r3, #1
 8003dda:	e04f      	b.n	8003e7c <HAL_RCC_OscConfig+0x824>
 8003ddc:	40021000 	.word	0x40021000
 8003de0:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003de4:	4b27      	ldr	r3, [pc, #156]	@ (8003e84 <HAL_RCC_OscConfig+0x82c>)
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d144      	bne.n	8003e7a <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003df0:	4b24      	ldr	r3, [pc, #144]	@ (8003e84 <HAL_RCC_OscConfig+0x82c>)
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	4a23      	ldr	r2, [pc, #140]	@ (8003e84 <HAL_RCC_OscConfig+0x82c>)
 8003df6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003dfa:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003dfc:	4b21      	ldr	r3, [pc, #132]	@ (8003e84 <HAL_RCC_OscConfig+0x82c>)
 8003dfe:	68db      	ldr	r3, [r3, #12]
 8003e00:	4a20      	ldr	r2, [pc, #128]	@ (8003e84 <HAL_RCC_OscConfig+0x82c>)
 8003e02:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003e06:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003e08:	f7fe f83c 	bl	8001e84 <HAL_GetTick>
 8003e0c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e0e:	e008      	b.n	8003e22 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e10:	f7fe f838 	bl	8001e84 <HAL_GetTick>
 8003e14:	4602      	mov	r2, r0
 8003e16:	693b      	ldr	r3, [r7, #16]
 8003e18:	1ad3      	subs	r3, r2, r3
 8003e1a:	2b02      	cmp	r3, #2
 8003e1c:	d901      	bls.n	8003e22 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8003e1e:	2303      	movs	r3, #3
 8003e20:	e02c      	b.n	8003e7c <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e22:	4b18      	ldr	r3, [pc, #96]	@ (8003e84 <HAL_RCC_OscConfig+0x82c>)
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d0f0      	beq.n	8003e10 <HAL_RCC_OscConfig+0x7b8>
 8003e2e:	e024      	b.n	8003e7a <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003e30:	69bb      	ldr	r3, [r7, #24]
 8003e32:	2b0c      	cmp	r3, #12
 8003e34:	d01f      	beq.n	8003e76 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e36:	4b13      	ldr	r3, [pc, #76]	@ (8003e84 <HAL_RCC_OscConfig+0x82c>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	4a12      	ldr	r2, [pc, #72]	@ (8003e84 <HAL_RCC_OscConfig+0x82c>)
 8003e3c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003e40:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e42:	f7fe f81f 	bl	8001e84 <HAL_GetTick>
 8003e46:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003e48:	e008      	b.n	8003e5c <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e4a:	f7fe f81b 	bl	8001e84 <HAL_GetTick>
 8003e4e:	4602      	mov	r2, r0
 8003e50:	693b      	ldr	r3, [r7, #16]
 8003e52:	1ad3      	subs	r3, r2, r3
 8003e54:	2b02      	cmp	r3, #2
 8003e56:	d901      	bls.n	8003e5c <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8003e58:	2303      	movs	r3, #3
 8003e5a:	e00f      	b.n	8003e7c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003e5c:	4b09      	ldr	r3, [pc, #36]	@ (8003e84 <HAL_RCC_OscConfig+0x82c>)
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d1f0      	bne.n	8003e4a <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003e68:	4b06      	ldr	r3, [pc, #24]	@ (8003e84 <HAL_RCC_OscConfig+0x82c>)
 8003e6a:	68da      	ldr	r2, [r3, #12]
 8003e6c:	4905      	ldr	r1, [pc, #20]	@ (8003e84 <HAL_RCC_OscConfig+0x82c>)
 8003e6e:	4b06      	ldr	r3, [pc, #24]	@ (8003e88 <HAL_RCC_OscConfig+0x830>)
 8003e70:	4013      	ands	r3, r2
 8003e72:	60cb      	str	r3, [r1, #12]
 8003e74:	e001      	b.n	8003e7a <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003e76:	2301      	movs	r3, #1
 8003e78:	e000      	b.n	8003e7c <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8003e7a:	2300      	movs	r3, #0
}
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	3720      	adds	r7, #32
 8003e80:	46bd      	mov	sp, r7
 8003e82:	bd80      	pop	{r7, pc}
 8003e84:	40021000 	.word	0x40021000
 8003e88:	feeefffc 	.word	0xfeeefffc

08003e8c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e8c:	b580      	push	{r7, lr}
 8003e8e:	b086      	sub	sp, #24
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	6078      	str	r0, [r7, #4]
 8003e94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003e96:	2300      	movs	r3, #0
 8003e98:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d101      	bne.n	8003ea4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003ea0:	2301      	movs	r3, #1
 8003ea2:	e11d      	b.n	80040e0 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003ea4:	4b90      	ldr	r3, [pc, #576]	@ (80040e8 <HAL_RCC_ClockConfig+0x25c>)
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f003 030f 	and.w	r3, r3, #15
 8003eac:	683a      	ldr	r2, [r7, #0]
 8003eae:	429a      	cmp	r2, r3
 8003eb0:	d910      	bls.n	8003ed4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003eb2:	4b8d      	ldr	r3, [pc, #564]	@ (80040e8 <HAL_RCC_ClockConfig+0x25c>)
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f023 020f 	bic.w	r2, r3, #15
 8003eba:	498b      	ldr	r1, [pc, #556]	@ (80040e8 <HAL_RCC_ClockConfig+0x25c>)
 8003ebc:	683b      	ldr	r3, [r7, #0]
 8003ebe:	4313      	orrs	r3, r2
 8003ec0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ec2:	4b89      	ldr	r3, [pc, #548]	@ (80040e8 <HAL_RCC_ClockConfig+0x25c>)
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f003 030f 	and.w	r3, r3, #15
 8003eca:	683a      	ldr	r2, [r7, #0]
 8003ecc:	429a      	cmp	r2, r3
 8003ece:	d001      	beq.n	8003ed4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003ed0:	2301      	movs	r3, #1
 8003ed2:	e105      	b.n	80040e0 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f003 0302 	and.w	r3, r3, #2
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d010      	beq.n	8003f02 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	689a      	ldr	r2, [r3, #8]
 8003ee4:	4b81      	ldr	r3, [pc, #516]	@ (80040ec <HAL_RCC_ClockConfig+0x260>)
 8003ee6:	689b      	ldr	r3, [r3, #8]
 8003ee8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003eec:	429a      	cmp	r2, r3
 8003eee:	d908      	bls.n	8003f02 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ef0:	4b7e      	ldr	r3, [pc, #504]	@ (80040ec <HAL_RCC_ClockConfig+0x260>)
 8003ef2:	689b      	ldr	r3, [r3, #8]
 8003ef4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	689b      	ldr	r3, [r3, #8]
 8003efc:	497b      	ldr	r1, [pc, #492]	@ (80040ec <HAL_RCC_ClockConfig+0x260>)
 8003efe:	4313      	orrs	r3, r2
 8003f00:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f003 0301 	and.w	r3, r3, #1
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d079      	beq.n	8004002 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	685b      	ldr	r3, [r3, #4]
 8003f12:	2b03      	cmp	r3, #3
 8003f14:	d11e      	bne.n	8003f54 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f16:	4b75      	ldr	r3, [pc, #468]	@ (80040ec <HAL_RCC_ClockConfig+0x260>)
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d101      	bne.n	8003f26 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8003f22:	2301      	movs	r3, #1
 8003f24:	e0dc      	b.n	80040e0 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8003f26:	f000 fa09 	bl	800433c <RCC_GetSysClockFreqFromPLLSource>
 8003f2a:	4603      	mov	r3, r0
 8003f2c:	4a70      	ldr	r2, [pc, #448]	@ (80040f0 <HAL_RCC_ClockConfig+0x264>)
 8003f2e:	4293      	cmp	r3, r2
 8003f30:	d946      	bls.n	8003fc0 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003f32:	4b6e      	ldr	r3, [pc, #440]	@ (80040ec <HAL_RCC_ClockConfig+0x260>)
 8003f34:	689b      	ldr	r3, [r3, #8]
 8003f36:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d140      	bne.n	8003fc0 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003f3e:	4b6b      	ldr	r3, [pc, #428]	@ (80040ec <HAL_RCC_ClockConfig+0x260>)
 8003f40:	689b      	ldr	r3, [r3, #8]
 8003f42:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003f46:	4a69      	ldr	r2, [pc, #420]	@ (80040ec <HAL_RCC_ClockConfig+0x260>)
 8003f48:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003f4c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003f4e:	2380      	movs	r3, #128	@ 0x80
 8003f50:	617b      	str	r3, [r7, #20]
 8003f52:	e035      	b.n	8003fc0 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	685b      	ldr	r3, [r3, #4]
 8003f58:	2b02      	cmp	r3, #2
 8003f5a:	d107      	bne.n	8003f6c <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003f5c:	4b63      	ldr	r3, [pc, #396]	@ (80040ec <HAL_RCC_ClockConfig+0x260>)
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d115      	bne.n	8003f94 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003f68:	2301      	movs	r3, #1
 8003f6a:	e0b9      	b.n	80040e0 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	685b      	ldr	r3, [r3, #4]
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d107      	bne.n	8003f84 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003f74:	4b5d      	ldr	r3, [pc, #372]	@ (80040ec <HAL_RCC_ClockConfig+0x260>)
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f003 0302 	and.w	r3, r3, #2
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d109      	bne.n	8003f94 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003f80:	2301      	movs	r3, #1
 8003f82:	e0ad      	b.n	80040e0 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003f84:	4b59      	ldr	r3, [pc, #356]	@ (80040ec <HAL_RCC_ClockConfig+0x260>)
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d101      	bne.n	8003f94 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003f90:	2301      	movs	r3, #1
 8003f92:	e0a5      	b.n	80040e0 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8003f94:	f000 f8b4 	bl	8004100 <HAL_RCC_GetSysClockFreq>
 8003f98:	4603      	mov	r3, r0
 8003f9a:	4a55      	ldr	r2, [pc, #340]	@ (80040f0 <HAL_RCC_ClockConfig+0x264>)
 8003f9c:	4293      	cmp	r3, r2
 8003f9e:	d90f      	bls.n	8003fc0 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003fa0:	4b52      	ldr	r3, [pc, #328]	@ (80040ec <HAL_RCC_ClockConfig+0x260>)
 8003fa2:	689b      	ldr	r3, [r3, #8]
 8003fa4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d109      	bne.n	8003fc0 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003fac:	4b4f      	ldr	r3, [pc, #316]	@ (80040ec <HAL_RCC_ClockConfig+0x260>)
 8003fae:	689b      	ldr	r3, [r3, #8]
 8003fb0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003fb4:	4a4d      	ldr	r2, [pc, #308]	@ (80040ec <HAL_RCC_ClockConfig+0x260>)
 8003fb6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003fba:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003fbc:	2380      	movs	r3, #128	@ 0x80
 8003fbe:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003fc0:	4b4a      	ldr	r3, [pc, #296]	@ (80040ec <HAL_RCC_ClockConfig+0x260>)
 8003fc2:	689b      	ldr	r3, [r3, #8]
 8003fc4:	f023 0203 	bic.w	r2, r3, #3
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	685b      	ldr	r3, [r3, #4]
 8003fcc:	4947      	ldr	r1, [pc, #284]	@ (80040ec <HAL_RCC_ClockConfig+0x260>)
 8003fce:	4313      	orrs	r3, r2
 8003fd0:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003fd2:	f7fd ff57 	bl	8001e84 <HAL_GetTick>
 8003fd6:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003fd8:	e00a      	b.n	8003ff0 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003fda:	f7fd ff53 	bl	8001e84 <HAL_GetTick>
 8003fde:	4602      	mov	r2, r0
 8003fe0:	693b      	ldr	r3, [r7, #16]
 8003fe2:	1ad3      	subs	r3, r2, r3
 8003fe4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fe8:	4293      	cmp	r3, r2
 8003fea:	d901      	bls.n	8003ff0 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8003fec:	2303      	movs	r3, #3
 8003fee:	e077      	b.n	80040e0 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ff0:	4b3e      	ldr	r3, [pc, #248]	@ (80040ec <HAL_RCC_ClockConfig+0x260>)
 8003ff2:	689b      	ldr	r3, [r3, #8]
 8003ff4:	f003 020c 	and.w	r2, r3, #12
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	685b      	ldr	r3, [r3, #4]
 8003ffc:	009b      	lsls	r3, r3, #2
 8003ffe:	429a      	cmp	r2, r3
 8004000:	d1eb      	bne.n	8003fda <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8004002:	697b      	ldr	r3, [r7, #20]
 8004004:	2b80      	cmp	r3, #128	@ 0x80
 8004006:	d105      	bne.n	8004014 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004008:	4b38      	ldr	r3, [pc, #224]	@ (80040ec <HAL_RCC_ClockConfig+0x260>)
 800400a:	689b      	ldr	r3, [r3, #8]
 800400c:	4a37      	ldr	r2, [pc, #220]	@ (80040ec <HAL_RCC_ClockConfig+0x260>)
 800400e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004012:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f003 0302 	and.w	r3, r3, #2
 800401c:	2b00      	cmp	r3, #0
 800401e:	d010      	beq.n	8004042 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	689a      	ldr	r2, [r3, #8]
 8004024:	4b31      	ldr	r3, [pc, #196]	@ (80040ec <HAL_RCC_ClockConfig+0x260>)
 8004026:	689b      	ldr	r3, [r3, #8]
 8004028:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800402c:	429a      	cmp	r2, r3
 800402e:	d208      	bcs.n	8004042 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004030:	4b2e      	ldr	r3, [pc, #184]	@ (80040ec <HAL_RCC_ClockConfig+0x260>)
 8004032:	689b      	ldr	r3, [r3, #8]
 8004034:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	689b      	ldr	r3, [r3, #8]
 800403c:	492b      	ldr	r1, [pc, #172]	@ (80040ec <HAL_RCC_ClockConfig+0x260>)
 800403e:	4313      	orrs	r3, r2
 8004040:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004042:	4b29      	ldr	r3, [pc, #164]	@ (80040e8 <HAL_RCC_ClockConfig+0x25c>)
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f003 030f 	and.w	r3, r3, #15
 800404a:	683a      	ldr	r2, [r7, #0]
 800404c:	429a      	cmp	r2, r3
 800404e:	d210      	bcs.n	8004072 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004050:	4b25      	ldr	r3, [pc, #148]	@ (80040e8 <HAL_RCC_ClockConfig+0x25c>)
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f023 020f 	bic.w	r2, r3, #15
 8004058:	4923      	ldr	r1, [pc, #140]	@ (80040e8 <HAL_RCC_ClockConfig+0x25c>)
 800405a:	683b      	ldr	r3, [r7, #0]
 800405c:	4313      	orrs	r3, r2
 800405e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004060:	4b21      	ldr	r3, [pc, #132]	@ (80040e8 <HAL_RCC_ClockConfig+0x25c>)
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f003 030f 	and.w	r3, r3, #15
 8004068:	683a      	ldr	r2, [r7, #0]
 800406a:	429a      	cmp	r2, r3
 800406c:	d001      	beq.n	8004072 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 800406e:	2301      	movs	r3, #1
 8004070:	e036      	b.n	80040e0 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f003 0304 	and.w	r3, r3, #4
 800407a:	2b00      	cmp	r3, #0
 800407c:	d008      	beq.n	8004090 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800407e:	4b1b      	ldr	r3, [pc, #108]	@ (80040ec <HAL_RCC_ClockConfig+0x260>)
 8004080:	689b      	ldr	r3, [r3, #8]
 8004082:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	68db      	ldr	r3, [r3, #12]
 800408a:	4918      	ldr	r1, [pc, #96]	@ (80040ec <HAL_RCC_ClockConfig+0x260>)
 800408c:	4313      	orrs	r3, r2
 800408e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f003 0308 	and.w	r3, r3, #8
 8004098:	2b00      	cmp	r3, #0
 800409a:	d009      	beq.n	80040b0 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800409c:	4b13      	ldr	r3, [pc, #76]	@ (80040ec <HAL_RCC_ClockConfig+0x260>)
 800409e:	689b      	ldr	r3, [r3, #8]
 80040a0:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	691b      	ldr	r3, [r3, #16]
 80040a8:	00db      	lsls	r3, r3, #3
 80040aa:	4910      	ldr	r1, [pc, #64]	@ (80040ec <HAL_RCC_ClockConfig+0x260>)
 80040ac:	4313      	orrs	r3, r2
 80040ae:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80040b0:	f000 f826 	bl	8004100 <HAL_RCC_GetSysClockFreq>
 80040b4:	4602      	mov	r2, r0
 80040b6:	4b0d      	ldr	r3, [pc, #52]	@ (80040ec <HAL_RCC_ClockConfig+0x260>)
 80040b8:	689b      	ldr	r3, [r3, #8]
 80040ba:	091b      	lsrs	r3, r3, #4
 80040bc:	f003 030f 	and.w	r3, r3, #15
 80040c0:	490c      	ldr	r1, [pc, #48]	@ (80040f4 <HAL_RCC_ClockConfig+0x268>)
 80040c2:	5ccb      	ldrb	r3, [r1, r3]
 80040c4:	f003 031f 	and.w	r3, r3, #31
 80040c8:	fa22 f303 	lsr.w	r3, r2, r3
 80040cc:	4a0a      	ldr	r2, [pc, #40]	@ (80040f8 <HAL_RCC_ClockConfig+0x26c>)
 80040ce:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80040d0:	4b0a      	ldr	r3, [pc, #40]	@ (80040fc <HAL_RCC_ClockConfig+0x270>)
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	4618      	mov	r0, r3
 80040d6:	f7fd fe85 	bl	8001de4 <HAL_InitTick>
 80040da:	4603      	mov	r3, r0
 80040dc:	73fb      	strb	r3, [r7, #15]

  return status;
 80040de:	7bfb      	ldrb	r3, [r7, #15]
}
 80040e0:	4618      	mov	r0, r3
 80040e2:	3718      	adds	r7, #24
 80040e4:	46bd      	mov	sp, r7
 80040e6:	bd80      	pop	{r7, pc}
 80040e8:	40022000 	.word	0x40022000
 80040ec:	40021000 	.word	0x40021000
 80040f0:	04c4b400 	.word	0x04c4b400
 80040f4:	08009444 	.word	0x08009444
 80040f8:	20000000 	.word	0x20000000
 80040fc:	20000004 	.word	0x20000004

08004100 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004100:	b480      	push	{r7}
 8004102:	b089      	sub	sp, #36	@ 0x24
 8004104:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004106:	2300      	movs	r3, #0
 8004108:	61fb      	str	r3, [r7, #28]
 800410a:	2300      	movs	r3, #0
 800410c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800410e:	4b3e      	ldr	r3, [pc, #248]	@ (8004208 <HAL_RCC_GetSysClockFreq+0x108>)
 8004110:	689b      	ldr	r3, [r3, #8]
 8004112:	f003 030c 	and.w	r3, r3, #12
 8004116:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004118:	4b3b      	ldr	r3, [pc, #236]	@ (8004208 <HAL_RCC_GetSysClockFreq+0x108>)
 800411a:	68db      	ldr	r3, [r3, #12]
 800411c:	f003 0303 	and.w	r3, r3, #3
 8004120:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004122:	693b      	ldr	r3, [r7, #16]
 8004124:	2b00      	cmp	r3, #0
 8004126:	d005      	beq.n	8004134 <HAL_RCC_GetSysClockFreq+0x34>
 8004128:	693b      	ldr	r3, [r7, #16]
 800412a:	2b0c      	cmp	r3, #12
 800412c:	d121      	bne.n	8004172 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	2b01      	cmp	r3, #1
 8004132:	d11e      	bne.n	8004172 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004134:	4b34      	ldr	r3, [pc, #208]	@ (8004208 <HAL_RCC_GetSysClockFreq+0x108>)
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f003 0308 	and.w	r3, r3, #8
 800413c:	2b00      	cmp	r3, #0
 800413e:	d107      	bne.n	8004150 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004140:	4b31      	ldr	r3, [pc, #196]	@ (8004208 <HAL_RCC_GetSysClockFreq+0x108>)
 8004142:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004146:	0a1b      	lsrs	r3, r3, #8
 8004148:	f003 030f 	and.w	r3, r3, #15
 800414c:	61fb      	str	r3, [r7, #28]
 800414e:	e005      	b.n	800415c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004150:	4b2d      	ldr	r3, [pc, #180]	@ (8004208 <HAL_RCC_GetSysClockFreq+0x108>)
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	091b      	lsrs	r3, r3, #4
 8004156:	f003 030f 	and.w	r3, r3, #15
 800415a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800415c:	4a2b      	ldr	r2, [pc, #172]	@ (800420c <HAL_RCC_GetSysClockFreq+0x10c>)
 800415e:	69fb      	ldr	r3, [r7, #28]
 8004160:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004164:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004166:	693b      	ldr	r3, [r7, #16]
 8004168:	2b00      	cmp	r3, #0
 800416a:	d10d      	bne.n	8004188 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800416c:	69fb      	ldr	r3, [r7, #28]
 800416e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004170:	e00a      	b.n	8004188 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004172:	693b      	ldr	r3, [r7, #16]
 8004174:	2b04      	cmp	r3, #4
 8004176:	d102      	bne.n	800417e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004178:	4b25      	ldr	r3, [pc, #148]	@ (8004210 <HAL_RCC_GetSysClockFreq+0x110>)
 800417a:	61bb      	str	r3, [r7, #24]
 800417c:	e004      	b.n	8004188 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800417e:	693b      	ldr	r3, [r7, #16]
 8004180:	2b08      	cmp	r3, #8
 8004182:	d101      	bne.n	8004188 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004184:	4b23      	ldr	r3, [pc, #140]	@ (8004214 <HAL_RCC_GetSysClockFreq+0x114>)
 8004186:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004188:	693b      	ldr	r3, [r7, #16]
 800418a:	2b0c      	cmp	r3, #12
 800418c:	d134      	bne.n	80041f8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800418e:	4b1e      	ldr	r3, [pc, #120]	@ (8004208 <HAL_RCC_GetSysClockFreq+0x108>)
 8004190:	68db      	ldr	r3, [r3, #12]
 8004192:	f003 0303 	and.w	r3, r3, #3
 8004196:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004198:	68bb      	ldr	r3, [r7, #8]
 800419a:	2b02      	cmp	r3, #2
 800419c:	d003      	beq.n	80041a6 <HAL_RCC_GetSysClockFreq+0xa6>
 800419e:	68bb      	ldr	r3, [r7, #8]
 80041a0:	2b03      	cmp	r3, #3
 80041a2:	d003      	beq.n	80041ac <HAL_RCC_GetSysClockFreq+0xac>
 80041a4:	e005      	b.n	80041b2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80041a6:	4b1a      	ldr	r3, [pc, #104]	@ (8004210 <HAL_RCC_GetSysClockFreq+0x110>)
 80041a8:	617b      	str	r3, [r7, #20]
      break;
 80041aa:	e005      	b.n	80041b8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80041ac:	4b19      	ldr	r3, [pc, #100]	@ (8004214 <HAL_RCC_GetSysClockFreq+0x114>)
 80041ae:	617b      	str	r3, [r7, #20]
      break;
 80041b0:	e002      	b.n	80041b8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80041b2:	69fb      	ldr	r3, [r7, #28]
 80041b4:	617b      	str	r3, [r7, #20]
      break;
 80041b6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80041b8:	4b13      	ldr	r3, [pc, #76]	@ (8004208 <HAL_RCC_GetSysClockFreq+0x108>)
 80041ba:	68db      	ldr	r3, [r3, #12]
 80041bc:	091b      	lsrs	r3, r3, #4
 80041be:	f003 030f 	and.w	r3, r3, #15
 80041c2:	3301      	adds	r3, #1
 80041c4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80041c6:	4b10      	ldr	r3, [pc, #64]	@ (8004208 <HAL_RCC_GetSysClockFreq+0x108>)
 80041c8:	68db      	ldr	r3, [r3, #12]
 80041ca:	0a1b      	lsrs	r3, r3, #8
 80041cc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80041d0:	697a      	ldr	r2, [r7, #20]
 80041d2:	fb03 f202 	mul.w	r2, r3, r2
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80041dc:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80041de:	4b0a      	ldr	r3, [pc, #40]	@ (8004208 <HAL_RCC_GetSysClockFreq+0x108>)
 80041e0:	68db      	ldr	r3, [r3, #12]
 80041e2:	0e5b      	lsrs	r3, r3, #25
 80041e4:	f003 0303 	and.w	r3, r3, #3
 80041e8:	3301      	adds	r3, #1
 80041ea:	005b      	lsls	r3, r3, #1
 80041ec:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80041ee:	697a      	ldr	r2, [r7, #20]
 80041f0:	683b      	ldr	r3, [r7, #0]
 80041f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80041f6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80041f8:	69bb      	ldr	r3, [r7, #24]
}
 80041fa:	4618      	mov	r0, r3
 80041fc:	3724      	adds	r7, #36	@ 0x24
 80041fe:	46bd      	mov	sp, r7
 8004200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004204:	4770      	bx	lr
 8004206:	bf00      	nop
 8004208:	40021000 	.word	0x40021000
 800420c:	0800945c 	.word	0x0800945c
 8004210:	00f42400 	.word	0x00f42400
 8004214:	007a1200 	.word	0x007a1200

08004218 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004218:	b480      	push	{r7}
 800421a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800421c:	4b03      	ldr	r3, [pc, #12]	@ (800422c <HAL_RCC_GetHCLKFreq+0x14>)
 800421e:	681b      	ldr	r3, [r3, #0]
}
 8004220:	4618      	mov	r0, r3
 8004222:	46bd      	mov	sp, r7
 8004224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004228:	4770      	bx	lr
 800422a:	bf00      	nop
 800422c:	20000000 	.word	0x20000000

08004230 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004230:	b580      	push	{r7, lr}
 8004232:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004234:	f7ff fff0 	bl	8004218 <HAL_RCC_GetHCLKFreq>
 8004238:	4602      	mov	r2, r0
 800423a:	4b06      	ldr	r3, [pc, #24]	@ (8004254 <HAL_RCC_GetPCLK1Freq+0x24>)
 800423c:	689b      	ldr	r3, [r3, #8]
 800423e:	0a1b      	lsrs	r3, r3, #8
 8004240:	f003 0307 	and.w	r3, r3, #7
 8004244:	4904      	ldr	r1, [pc, #16]	@ (8004258 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004246:	5ccb      	ldrb	r3, [r1, r3]
 8004248:	f003 031f 	and.w	r3, r3, #31
 800424c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004250:	4618      	mov	r0, r3
 8004252:	bd80      	pop	{r7, pc}
 8004254:	40021000 	.word	0x40021000
 8004258:	08009454 	.word	0x08009454

0800425c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800425c:	b580      	push	{r7, lr}
 800425e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004260:	f7ff ffda 	bl	8004218 <HAL_RCC_GetHCLKFreq>
 8004264:	4602      	mov	r2, r0
 8004266:	4b06      	ldr	r3, [pc, #24]	@ (8004280 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004268:	689b      	ldr	r3, [r3, #8]
 800426a:	0adb      	lsrs	r3, r3, #11
 800426c:	f003 0307 	and.w	r3, r3, #7
 8004270:	4904      	ldr	r1, [pc, #16]	@ (8004284 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004272:	5ccb      	ldrb	r3, [r1, r3]
 8004274:	f003 031f 	and.w	r3, r3, #31
 8004278:	fa22 f303 	lsr.w	r3, r2, r3
}
 800427c:	4618      	mov	r0, r3
 800427e:	bd80      	pop	{r7, pc}
 8004280:	40021000 	.word	0x40021000
 8004284:	08009454 	.word	0x08009454

08004288 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004288:	b580      	push	{r7, lr}
 800428a:	b086      	sub	sp, #24
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004290:	2300      	movs	r3, #0
 8004292:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004294:	4b27      	ldr	r3, [pc, #156]	@ (8004334 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004296:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004298:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800429c:	2b00      	cmp	r3, #0
 800429e:	d003      	beq.n	80042a8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80042a0:	f7ff f916 	bl	80034d0 <HAL_PWREx_GetVoltageRange>
 80042a4:	6178      	str	r0, [r7, #20]
 80042a6:	e014      	b.n	80042d2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80042a8:	4b22      	ldr	r3, [pc, #136]	@ (8004334 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80042aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042ac:	4a21      	ldr	r2, [pc, #132]	@ (8004334 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80042ae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80042b2:	6593      	str	r3, [r2, #88]	@ 0x58
 80042b4:	4b1f      	ldr	r3, [pc, #124]	@ (8004334 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80042b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042bc:	60fb      	str	r3, [r7, #12]
 80042be:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80042c0:	f7ff f906 	bl	80034d0 <HAL_PWREx_GetVoltageRange>
 80042c4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80042c6:	4b1b      	ldr	r3, [pc, #108]	@ (8004334 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80042c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042ca:	4a1a      	ldr	r2, [pc, #104]	@ (8004334 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80042cc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80042d0:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80042d2:	697b      	ldr	r3, [r7, #20]
 80042d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80042d8:	d10b      	bne.n	80042f2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	2b80      	cmp	r3, #128	@ 0x80
 80042de:	d913      	bls.n	8004308 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2ba0      	cmp	r3, #160	@ 0xa0
 80042e4:	d902      	bls.n	80042ec <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80042e6:	2302      	movs	r3, #2
 80042e8:	613b      	str	r3, [r7, #16]
 80042ea:	e00d      	b.n	8004308 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80042ec:	2301      	movs	r3, #1
 80042ee:	613b      	str	r3, [r7, #16]
 80042f0:	e00a      	b.n	8004308 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	2b7f      	cmp	r3, #127	@ 0x7f
 80042f6:	d902      	bls.n	80042fe <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 80042f8:	2302      	movs	r3, #2
 80042fa:	613b      	str	r3, [r7, #16]
 80042fc:	e004      	b.n	8004308 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	2b70      	cmp	r3, #112	@ 0x70
 8004302:	d101      	bne.n	8004308 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004304:	2301      	movs	r3, #1
 8004306:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004308:	4b0b      	ldr	r3, [pc, #44]	@ (8004338 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f023 020f 	bic.w	r2, r3, #15
 8004310:	4909      	ldr	r1, [pc, #36]	@ (8004338 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8004312:	693b      	ldr	r3, [r7, #16]
 8004314:	4313      	orrs	r3, r2
 8004316:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004318:	4b07      	ldr	r3, [pc, #28]	@ (8004338 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f003 030f 	and.w	r3, r3, #15
 8004320:	693a      	ldr	r2, [r7, #16]
 8004322:	429a      	cmp	r2, r3
 8004324:	d001      	beq.n	800432a <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8004326:	2301      	movs	r3, #1
 8004328:	e000      	b.n	800432c <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 800432a:	2300      	movs	r3, #0
}
 800432c:	4618      	mov	r0, r3
 800432e:	3718      	adds	r7, #24
 8004330:	46bd      	mov	sp, r7
 8004332:	bd80      	pop	{r7, pc}
 8004334:	40021000 	.word	0x40021000
 8004338:	40022000 	.word	0x40022000

0800433c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800433c:	b480      	push	{r7}
 800433e:	b087      	sub	sp, #28
 8004340:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004342:	4b2d      	ldr	r3, [pc, #180]	@ (80043f8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004344:	68db      	ldr	r3, [r3, #12]
 8004346:	f003 0303 	and.w	r3, r3, #3
 800434a:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	2b03      	cmp	r3, #3
 8004350:	d00b      	beq.n	800436a <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	2b03      	cmp	r3, #3
 8004356:	d825      	bhi.n	80043a4 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	2b01      	cmp	r3, #1
 800435c:	d008      	beq.n	8004370 <RCC_GetSysClockFreqFromPLLSource+0x34>
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	2b02      	cmp	r3, #2
 8004362:	d11f      	bne.n	80043a4 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8004364:	4b25      	ldr	r3, [pc, #148]	@ (80043fc <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8004366:	613b      	str	r3, [r7, #16]
    break;
 8004368:	e01f      	b.n	80043aa <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 800436a:	4b25      	ldr	r3, [pc, #148]	@ (8004400 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 800436c:	613b      	str	r3, [r7, #16]
    break;
 800436e:	e01c      	b.n	80043aa <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004370:	4b21      	ldr	r3, [pc, #132]	@ (80043f8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f003 0308 	and.w	r3, r3, #8
 8004378:	2b00      	cmp	r3, #0
 800437a:	d107      	bne.n	800438c <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800437c:	4b1e      	ldr	r3, [pc, #120]	@ (80043f8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800437e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004382:	0a1b      	lsrs	r3, r3, #8
 8004384:	f003 030f 	and.w	r3, r3, #15
 8004388:	617b      	str	r3, [r7, #20]
 800438a:	e005      	b.n	8004398 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800438c:	4b1a      	ldr	r3, [pc, #104]	@ (80043f8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	091b      	lsrs	r3, r3, #4
 8004392:	f003 030f 	and.w	r3, r3, #15
 8004396:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8004398:	4a1a      	ldr	r2, [pc, #104]	@ (8004404 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 800439a:	697b      	ldr	r3, [r7, #20]
 800439c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80043a0:	613b      	str	r3, [r7, #16]
    break;
 80043a2:	e002      	b.n	80043aa <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 80043a4:	2300      	movs	r3, #0
 80043a6:	613b      	str	r3, [r7, #16]
    break;
 80043a8:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80043aa:	4b13      	ldr	r3, [pc, #76]	@ (80043f8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80043ac:	68db      	ldr	r3, [r3, #12]
 80043ae:	091b      	lsrs	r3, r3, #4
 80043b0:	f003 030f 	and.w	r3, r3, #15
 80043b4:	3301      	adds	r3, #1
 80043b6:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80043b8:	4b0f      	ldr	r3, [pc, #60]	@ (80043f8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80043ba:	68db      	ldr	r3, [r3, #12]
 80043bc:	0a1b      	lsrs	r3, r3, #8
 80043be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80043c2:	693a      	ldr	r2, [r7, #16]
 80043c4:	fb03 f202 	mul.w	r2, r3, r2
 80043c8:	68bb      	ldr	r3, [r7, #8]
 80043ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80043ce:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80043d0:	4b09      	ldr	r3, [pc, #36]	@ (80043f8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80043d2:	68db      	ldr	r3, [r3, #12]
 80043d4:	0e5b      	lsrs	r3, r3, #25
 80043d6:	f003 0303 	and.w	r3, r3, #3
 80043da:	3301      	adds	r3, #1
 80043dc:	005b      	lsls	r3, r3, #1
 80043de:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 80043e0:	693a      	ldr	r2, [r7, #16]
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80043e8:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 80043ea:	683b      	ldr	r3, [r7, #0]
}
 80043ec:	4618      	mov	r0, r3
 80043ee:	371c      	adds	r7, #28
 80043f0:	46bd      	mov	sp, r7
 80043f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f6:	4770      	bx	lr
 80043f8:	40021000 	.word	0x40021000
 80043fc:	00f42400 	.word	0x00f42400
 8004400:	007a1200 	.word	0x007a1200
 8004404:	0800945c 	.word	0x0800945c

08004408 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004408:	b580      	push	{r7, lr}
 800440a:	b086      	sub	sp, #24
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004410:	2300      	movs	r3, #0
 8004412:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004414:	2300      	movs	r3, #0
 8004416:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004420:	2b00      	cmp	r3, #0
 8004422:	d040      	beq.n	80044a6 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004428:	2b80      	cmp	r3, #128	@ 0x80
 800442a:	d02a      	beq.n	8004482 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800442c:	2b80      	cmp	r3, #128	@ 0x80
 800442e:	d825      	bhi.n	800447c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004430:	2b60      	cmp	r3, #96	@ 0x60
 8004432:	d026      	beq.n	8004482 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004434:	2b60      	cmp	r3, #96	@ 0x60
 8004436:	d821      	bhi.n	800447c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004438:	2b40      	cmp	r3, #64	@ 0x40
 800443a:	d006      	beq.n	800444a <HAL_RCCEx_PeriphCLKConfig+0x42>
 800443c:	2b40      	cmp	r3, #64	@ 0x40
 800443e:	d81d      	bhi.n	800447c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004440:	2b00      	cmp	r3, #0
 8004442:	d009      	beq.n	8004458 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8004444:	2b20      	cmp	r3, #32
 8004446:	d010      	beq.n	800446a <HAL_RCCEx_PeriphCLKConfig+0x62>
 8004448:	e018      	b.n	800447c <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800444a:	4b89      	ldr	r3, [pc, #548]	@ (8004670 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800444c:	68db      	ldr	r3, [r3, #12]
 800444e:	4a88      	ldr	r2, [pc, #544]	@ (8004670 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004450:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004454:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004456:	e015      	b.n	8004484 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	3304      	adds	r3, #4
 800445c:	2100      	movs	r1, #0
 800445e:	4618      	mov	r0, r3
 8004460:	f000 fb02 	bl	8004a68 <RCCEx_PLLSAI1_Config>
 8004464:	4603      	mov	r3, r0
 8004466:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004468:	e00c      	b.n	8004484 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	3320      	adds	r3, #32
 800446e:	2100      	movs	r1, #0
 8004470:	4618      	mov	r0, r3
 8004472:	f000 fbed 	bl	8004c50 <RCCEx_PLLSAI2_Config>
 8004476:	4603      	mov	r3, r0
 8004478:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800447a:	e003      	b.n	8004484 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800447c:	2301      	movs	r3, #1
 800447e:	74fb      	strb	r3, [r7, #19]
      break;
 8004480:	e000      	b.n	8004484 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8004482:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004484:	7cfb      	ldrb	r3, [r7, #19]
 8004486:	2b00      	cmp	r3, #0
 8004488:	d10b      	bne.n	80044a2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800448a:	4b79      	ldr	r3, [pc, #484]	@ (8004670 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800448c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004490:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004498:	4975      	ldr	r1, [pc, #468]	@ (8004670 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800449a:	4313      	orrs	r3, r2
 800449c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 80044a0:	e001      	b.n	80044a6 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044a2:	7cfb      	ldrb	r3, [r7, #19]
 80044a4:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d047      	beq.n	8004542 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044ba:	d030      	beq.n	800451e <HAL_RCCEx_PeriphCLKConfig+0x116>
 80044bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044c0:	d82a      	bhi.n	8004518 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80044c2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80044c6:	d02a      	beq.n	800451e <HAL_RCCEx_PeriphCLKConfig+0x116>
 80044c8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80044cc:	d824      	bhi.n	8004518 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80044ce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80044d2:	d008      	beq.n	80044e6 <HAL_RCCEx_PeriphCLKConfig+0xde>
 80044d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80044d8:	d81e      	bhi.n	8004518 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d00a      	beq.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0xec>
 80044de:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80044e2:	d010      	beq.n	8004506 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80044e4:	e018      	b.n	8004518 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80044e6:	4b62      	ldr	r3, [pc, #392]	@ (8004670 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80044e8:	68db      	ldr	r3, [r3, #12]
 80044ea:	4a61      	ldr	r2, [pc, #388]	@ (8004670 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80044ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044f0:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80044f2:	e015      	b.n	8004520 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	3304      	adds	r3, #4
 80044f8:	2100      	movs	r1, #0
 80044fa:	4618      	mov	r0, r3
 80044fc:	f000 fab4 	bl	8004a68 <RCCEx_PLLSAI1_Config>
 8004500:	4603      	mov	r3, r0
 8004502:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004504:	e00c      	b.n	8004520 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	3320      	adds	r3, #32
 800450a:	2100      	movs	r1, #0
 800450c:	4618      	mov	r0, r3
 800450e:	f000 fb9f 	bl	8004c50 <RCCEx_PLLSAI2_Config>
 8004512:	4603      	mov	r3, r0
 8004514:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004516:	e003      	b.n	8004520 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004518:	2301      	movs	r3, #1
 800451a:	74fb      	strb	r3, [r7, #19]
      break;
 800451c:	e000      	b.n	8004520 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 800451e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004520:	7cfb      	ldrb	r3, [r7, #19]
 8004522:	2b00      	cmp	r3, #0
 8004524:	d10b      	bne.n	800453e <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004526:	4b52      	ldr	r3, [pc, #328]	@ (8004670 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004528:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800452c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004534:	494e      	ldr	r1, [pc, #312]	@ (8004670 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004536:	4313      	orrs	r3, r2
 8004538:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 800453c:	e001      	b.n	8004542 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800453e:	7cfb      	ldrb	r3, [r7, #19]
 8004540:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800454a:	2b00      	cmp	r3, #0
 800454c:	f000 809f 	beq.w	800468e <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004550:	2300      	movs	r3, #0
 8004552:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004554:	4b46      	ldr	r3, [pc, #280]	@ (8004670 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004556:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004558:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800455c:	2b00      	cmp	r3, #0
 800455e:	d101      	bne.n	8004564 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8004560:	2301      	movs	r3, #1
 8004562:	e000      	b.n	8004566 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8004564:	2300      	movs	r3, #0
 8004566:	2b00      	cmp	r3, #0
 8004568:	d00d      	beq.n	8004586 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800456a:	4b41      	ldr	r3, [pc, #260]	@ (8004670 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800456c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800456e:	4a40      	ldr	r2, [pc, #256]	@ (8004670 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004570:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004574:	6593      	str	r3, [r2, #88]	@ 0x58
 8004576:	4b3e      	ldr	r3, [pc, #248]	@ (8004670 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004578:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800457a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800457e:	60bb      	str	r3, [r7, #8]
 8004580:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004582:	2301      	movs	r3, #1
 8004584:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004586:	4b3b      	ldr	r3, [pc, #236]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	4a3a      	ldr	r2, [pc, #232]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800458c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004590:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004592:	f7fd fc77 	bl	8001e84 <HAL_GetTick>
 8004596:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004598:	e009      	b.n	80045ae <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800459a:	f7fd fc73 	bl	8001e84 <HAL_GetTick>
 800459e:	4602      	mov	r2, r0
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	1ad3      	subs	r3, r2, r3
 80045a4:	2b02      	cmp	r3, #2
 80045a6:	d902      	bls.n	80045ae <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 80045a8:	2303      	movs	r3, #3
 80045aa:	74fb      	strb	r3, [r7, #19]
        break;
 80045ac:	e005      	b.n	80045ba <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80045ae:	4b31      	ldr	r3, [pc, #196]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d0ef      	beq.n	800459a <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 80045ba:	7cfb      	ldrb	r3, [r7, #19]
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d15b      	bne.n	8004678 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80045c0:	4b2b      	ldr	r3, [pc, #172]	@ (8004670 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80045c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80045ca:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80045cc:	697b      	ldr	r3, [r7, #20]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d01f      	beq.n	8004612 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045d8:	697a      	ldr	r2, [r7, #20]
 80045da:	429a      	cmp	r2, r3
 80045dc:	d019      	beq.n	8004612 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80045de:	4b24      	ldr	r3, [pc, #144]	@ (8004670 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80045e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045e4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80045e8:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80045ea:	4b21      	ldr	r3, [pc, #132]	@ (8004670 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80045ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045f0:	4a1f      	ldr	r2, [pc, #124]	@ (8004670 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80045f2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80045f6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80045fa:	4b1d      	ldr	r3, [pc, #116]	@ (8004670 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80045fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004600:	4a1b      	ldr	r2, [pc, #108]	@ (8004670 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004602:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004606:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800460a:	4a19      	ldr	r2, [pc, #100]	@ (8004670 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800460c:	697b      	ldr	r3, [r7, #20]
 800460e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004612:	697b      	ldr	r3, [r7, #20]
 8004614:	f003 0301 	and.w	r3, r3, #1
 8004618:	2b00      	cmp	r3, #0
 800461a:	d016      	beq.n	800464a <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800461c:	f7fd fc32 	bl	8001e84 <HAL_GetTick>
 8004620:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004622:	e00b      	b.n	800463c <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004624:	f7fd fc2e 	bl	8001e84 <HAL_GetTick>
 8004628:	4602      	mov	r2, r0
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	1ad3      	subs	r3, r2, r3
 800462e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004632:	4293      	cmp	r3, r2
 8004634:	d902      	bls.n	800463c <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8004636:	2303      	movs	r3, #3
 8004638:	74fb      	strb	r3, [r7, #19]
            break;
 800463a:	e006      	b.n	800464a <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800463c:	4b0c      	ldr	r3, [pc, #48]	@ (8004670 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800463e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004642:	f003 0302 	and.w	r3, r3, #2
 8004646:	2b00      	cmp	r3, #0
 8004648:	d0ec      	beq.n	8004624 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 800464a:	7cfb      	ldrb	r3, [r7, #19]
 800464c:	2b00      	cmp	r3, #0
 800464e:	d10c      	bne.n	800466a <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004650:	4b07      	ldr	r3, [pc, #28]	@ (8004670 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004652:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004656:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004660:	4903      	ldr	r1, [pc, #12]	@ (8004670 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004662:	4313      	orrs	r3, r2
 8004664:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004668:	e008      	b.n	800467c <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800466a:	7cfb      	ldrb	r3, [r7, #19]
 800466c:	74bb      	strb	r3, [r7, #18]
 800466e:	e005      	b.n	800467c <HAL_RCCEx_PeriphCLKConfig+0x274>
 8004670:	40021000 	.word	0x40021000
 8004674:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004678:	7cfb      	ldrb	r3, [r7, #19]
 800467a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800467c:	7c7b      	ldrb	r3, [r7, #17]
 800467e:	2b01      	cmp	r3, #1
 8004680:	d105      	bne.n	800468e <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004682:	4ba0      	ldr	r3, [pc, #640]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004684:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004686:	4a9f      	ldr	r2, [pc, #636]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004688:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800468c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f003 0301 	and.w	r3, r3, #1
 8004696:	2b00      	cmp	r3, #0
 8004698:	d00a      	beq.n	80046b0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800469a:	4b9a      	ldr	r3, [pc, #616]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800469c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046a0:	f023 0203 	bic.w	r2, r3, #3
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046a8:	4996      	ldr	r1, [pc, #600]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80046aa:	4313      	orrs	r3, r2
 80046ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f003 0302 	and.w	r3, r3, #2
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d00a      	beq.n	80046d2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80046bc:	4b91      	ldr	r3, [pc, #580]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80046be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046c2:	f023 020c 	bic.w	r2, r3, #12
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046ca:	498e      	ldr	r1, [pc, #568]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80046cc:	4313      	orrs	r3, r2
 80046ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f003 0304 	and.w	r3, r3, #4
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d00a      	beq.n	80046f4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80046de:	4b89      	ldr	r3, [pc, #548]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80046e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046e4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046ec:	4985      	ldr	r1, [pc, #532]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80046ee:	4313      	orrs	r3, r2
 80046f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f003 0308 	and.w	r3, r3, #8
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d00a      	beq.n	8004716 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004700:	4b80      	ldr	r3, [pc, #512]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004702:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004706:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800470e:	497d      	ldr	r1, [pc, #500]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004710:	4313      	orrs	r3, r2
 8004712:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f003 0310 	and.w	r3, r3, #16
 800471e:	2b00      	cmp	r3, #0
 8004720:	d00a      	beq.n	8004738 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004722:	4b78      	ldr	r3, [pc, #480]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004724:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004728:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004730:	4974      	ldr	r1, [pc, #464]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004732:	4313      	orrs	r3, r2
 8004734:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f003 0320 	and.w	r3, r3, #32
 8004740:	2b00      	cmp	r3, #0
 8004742:	d00a      	beq.n	800475a <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004744:	4b6f      	ldr	r3, [pc, #444]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004746:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800474a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004752:	496c      	ldr	r1, [pc, #432]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004754:	4313      	orrs	r3, r2
 8004756:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004762:	2b00      	cmp	r3, #0
 8004764:	d00a      	beq.n	800477c <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004766:	4b67      	ldr	r3, [pc, #412]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004768:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800476c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004774:	4963      	ldr	r1, [pc, #396]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004776:	4313      	orrs	r3, r2
 8004778:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004784:	2b00      	cmp	r3, #0
 8004786:	d00a      	beq.n	800479e <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004788:	4b5e      	ldr	r3, [pc, #376]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800478a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800478e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004796:	495b      	ldr	r1, [pc, #364]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004798:	4313      	orrs	r3, r2
 800479a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d00a      	beq.n	80047c0 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80047aa:	4b56      	ldr	r3, [pc, #344]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80047ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047b0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047b8:	4952      	ldr	r1, [pc, #328]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80047ba:	4313      	orrs	r3, r2
 80047bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d00a      	beq.n	80047e2 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80047cc:	4b4d      	ldr	r3, [pc, #308]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80047ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047d2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047da:	494a      	ldr	r1, [pc, #296]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80047dc:	4313      	orrs	r3, r2
 80047de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d00a      	beq.n	8004804 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80047ee:	4b45      	ldr	r3, [pc, #276]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80047f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047f4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047fc:	4941      	ldr	r1, [pc, #260]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80047fe:	4313      	orrs	r3, r2
 8004800:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800480c:	2b00      	cmp	r3, #0
 800480e:	d00a      	beq.n	8004826 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004810:	4b3c      	ldr	r3, [pc, #240]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004812:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004816:	f023 0203 	bic.w	r2, r3, #3
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800481e:	4939      	ldr	r1, [pc, #228]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004820:	4313      	orrs	r3, r2
 8004822:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800482e:	2b00      	cmp	r3, #0
 8004830:	d028      	beq.n	8004884 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004832:	4b34      	ldr	r3, [pc, #208]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004834:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004838:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004840:	4930      	ldr	r1, [pc, #192]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004842:	4313      	orrs	r3, r2
 8004844:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800484c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004850:	d106      	bne.n	8004860 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004852:	4b2c      	ldr	r3, [pc, #176]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004854:	68db      	ldr	r3, [r3, #12]
 8004856:	4a2b      	ldr	r2, [pc, #172]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004858:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800485c:	60d3      	str	r3, [r2, #12]
 800485e:	e011      	b.n	8004884 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004864:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004868:	d10c      	bne.n	8004884 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	3304      	adds	r3, #4
 800486e:	2101      	movs	r1, #1
 8004870:	4618      	mov	r0, r3
 8004872:	f000 f8f9 	bl	8004a68 <RCCEx_PLLSAI1_Config>
 8004876:	4603      	mov	r3, r0
 8004878:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800487a:	7cfb      	ldrb	r3, [r7, #19]
 800487c:	2b00      	cmp	r3, #0
 800487e:	d001      	beq.n	8004884 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8004880:	7cfb      	ldrb	r3, [r7, #19]
 8004882:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800488c:	2b00      	cmp	r3, #0
 800488e:	d04d      	beq.n	800492c <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004894:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004898:	d108      	bne.n	80048ac <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 800489a:	4b1a      	ldr	r3, [pc, #104]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800489c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80048a0:	4a18      	ldr	r2, [pc, #96]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80048a2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80048a6:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80048aa:	e012      	b.n	80048d2 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80048ac:	4b15      	ldr	r3, [pc, #84]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80048ae:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80048b2:	4a14      	ldr	r2, [pc, #80]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80048b4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80048b8:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80048bc:	4b11      	ldr	r3, [pc, #68]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80048be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048c2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80048ca:	490e      	ldr	r1, [pc, #56]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80048cc:	4313      	orrs	r3, r2
 80048ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80048d6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80048da:	d106      	bne.n	80048ea <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80048dc:	4b09      	ldr	r3, [pc, #36]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80048de:	68db      	ldr	r3, [r3, #12]
 80048e0:	4a08      	ldr	r2, [pc, #32]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80048e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80048e6:	60d3      	str	r3, [r2, #12]
 80048e8:	e020      	b.n	800492c <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80048ee:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80048f2:	d109      	bne.n	8004908 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80048f4:	4b03      	ldr	r3, [pc, #12]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80048f6:	68db      	ldr	r3, [r3, #12]
 80048f8:	4a02      	ldr	r2, [pc, #8]	@ (8004904 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80048fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80048fe:	60d3      	str	r3, [r2, #12]
 8004900:	e014      	b.n	800492c <HAL_RCCEx_PeriphCLKConfig+0x524>
 8004902:	bf00      	nop
 8004904:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800490c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004910:	d10c      	bne.n	800492c <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	3304      	adds	r3, #4
 8004916:	2101      	movs	r1, #1
 8004918:	4618      	mov	r0, r3
 800491a:	f000 f8a5 	bl	8004a68 <RCCEx_PLLSAI1_Config>
 800491e:	4603      	mov	r3, r0
 8004920:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004922:	7cfb      	ldrb	r3, [r7, #19]
 8004924:	2b00      	cmp	r3, #0
 8004926:	d001      	beq.n	800492c <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8004928:	7cfb      	ldrb	r3, [r7, #19]
 800492a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004934:	2b00      	cmp	r3, #0
 8004936:	d028      	beq.n	800498a <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004938:	4b4a      	ldr	r3, [pc, #296]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800493a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800493e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004946:	4947      	ldr	r1, [pc, #284]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004948:	4313      	orrs	r3, r2
 800494a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004952:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004956:	d106      	bne.n	8004966 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004958:	4b42      	ldr	r3, [pc, #264]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800495a:	68db      	ldr	r3, [r3, #12]
 800495c:	4a41      	ldr	r2, [pc, #260]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800495e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004962:	60d3      	str	r3, [r2, #12]
 8004964:	e011      	b.n	800498a <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800496a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800496e:	d10c      	bne.n	800498a <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	3304      	adds	r3, #4
 8004974:	2101      	movs	r1, #1
 8004976:	4618      	mov	r0, r3
 8004978:	f000 f876 	bl	8004a68 <RCCEx_PLLSAI1_Config>
 800497c:	4603      	mov	r3, r0
 800497e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004980:	7cfb      	ldrb	r3, [r7, #19]
 8004982:	2b00      	cmp	r3, #0
 8004984:	d001      	beq.n	800498a <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8004986:	7cfb      	ldrb	r3, [r7, #19]
 8004988:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004992:	2b00      	cmp	r3, #0
 8004994:	d01e      	beq.n	80049d4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004996:	4b33      	ldr	r3, [pc, #204]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004998:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800499c:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80049a6:	492f      	ldr	r1, [pc, #188]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80049a8:	4313      	orrs	r3, r2
 80049aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80049b4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80049b8:	d10c      	bne.n	80049d4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	3304      	adds	r3, #4
 80049be:	2102      	movs	r1, #2
 80049c0:	4618      	mov	r0, r3
 80049c2:	f000 f851 	bl	8004a68 <RCCEx_PLLSAI1_Config>
 80049c6:	4603      	mov	r3, r0
 80049c8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80049ca:	7cfb      	ldrb	r3, [r7, #19]
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d001      	beq.n	80049d4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 80049d0:	7cfb      	ldrb	r3, [r7, #19]
 80049d2:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d00b      	beq.n	80049f8 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80049e0:	4b20      	ldr	r3, [pc, #128]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80049e2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80049e6:	f023 0204 	bic.w	r2, r3, #4
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80049f0:	491c      	ldr	r1, [pc, #112]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80049f2:	4313      	orrs	r3, r2
 80049f4:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d00b      	beq.n	8004a1c <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8004a04:	4b17      	ldr	r3, [pc, #92]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004a06:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004a0a:	f023 0218 	bic.w	r2, r3, #24
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a14:	4913      	ldr	r1, [pc, #76]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004a16:	4313      	orrs	r3, r2
 8004a18:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d017      	beq.n	8004a58 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8004a28:	4b0e      	ldr	r3, [pc, #56]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004a2a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004a2e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004a38:	490a      	ldr	r1, [pc, #40]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004a3a:	4313      	orrs	r3, r2
 8004a3c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004a46:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004a4a:	d105      	bne.n	8004a58 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004a4c:	4b05      	ldr	r3, [pc, #20]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004a4e:	68db      	ldr	r3, [r3, #12]
 8004a50:	4a04      	ldr	r2, [pc, #16]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004a52:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004a56:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004a58:	7cbb      	ldrb	r3, [r7, #18]
}
 8004a5a:	4618      	mov	r0, r3
 8004a5c:	3718      	adds	r7, #24
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	bd80      	pop	{r7, pc}
 8004a62:	bf00      	nop
 8004a64:	40021000 	.word	0x40021000

08004a68 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004a68:	b580      	push	{r7, lr}
 8004a6a:	b084      	sub	sp, #16
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	6078      	str	r0, [r7, #4]
 8004a70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004a72:	2300      	movs	r3, #0
 8004a74:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004a76:	4b72      	ldr	r3, [pc, #456]	@ (8004c40 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004a78:	68db      	ldr	r3, [r3, #12]
 8004a7a:	f003 0303 	and.w	r3, r3, #3
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d00e      	beq.n	8004aa0 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004a82:	4b6f      	ldr	r3, [pc, #444]	@ (8004c40 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004a84:	68db      	ldr	r3, [r3, #12]
 8004a86:	f003 0203 	and.w	r2, r3, #3
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	429a      	cmp	r2, r3
 8004a90:	d103      	bne.n	8004a9a <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
       ||
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d142      	bne.n	8004b20 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8004a9a:	2301      	movs	r3, #1
 8004a9c:	73fb      	strb	r3, [r7, #15]
 8004a9e:	e03f      	b.n	8004b20 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	2b03      	cmp	r3, #3
 8004aa6:	d018      	beq.n	8004ada <RCCEx_PLLSAI1_Config+0x72>
 8004aa8:	2b03      	cmp	r3, #3
 8004aaa:	d825      	bhi.n	8004af8 <RCCEx_PLLSAI1_Config+0x90>
 8004aac:	2b01      	cmp	r3, #1
 8004aae:	d002      	beq.n	8004ab6 <RCCEx_PLLSAI1_Config+0x4e>
 8004ab0:	2b02      	cmp	r3, #2
 8004ab2:	d009      	beq.n	8004ac8 <RCCEx_PLLSAI1_Config+0x60>
 8004ab4:	e020      	b.n	8004af8 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004ab6:	4b62      	ldr	r3, [pc, #392]	@ (8004c40 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f003 0302 	and.w	r3, r3, #2
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d11d      	bne.n	8004afe <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8004ac2:	2301      	movs	r3, #1
 8004ac4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004ac6:	e01a      	b.n	8004afe <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004ac8:	4b5d      	ldr	r3, [pc, #372]	@ (8004c40 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d116      	bne.n	8004b02 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8004ad4:	2301      	movs	r3, #1
 8004ad6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004ad8:	e013      	b.n	8004b02 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004ada:	4b59      	ldr	r3, [pc, #356]	@ (8004c40 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d10f      	bne.n	8004b06 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004ae6:	4b56      	ldr	r3, [pc, #344]	@ (8004c40 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d109      	bne.n	8004b06 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8004af2:	2301      	movs	r3, #1
 8004af4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004af6:	e006      	b.n	8004b06 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8004af8:	2301      	movs	r3, #1
 8004afa:	73fb      	strb	r3, [r7, #15]
      break;
 8004afc:	e004      	b.n	8004b08 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8004afe:	bf00      	nop
 8004b00:	e002      	b.n	8004b08 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8004b02:	bf00      	nop
 8004b04:	e000      	b.n	8004b08 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8004b06:	bf00      	nop
    }

    if(status == HAL_OK)
 8004b08:	7bfb      	ldrb	r3, [r7, #15]
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d108      	bne.n	8004b20 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8004b0e:	4b4c      	ldr	r3, [pc, #304]	@ (8004c40 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004b10:	68db      	ldr	r3, [r3, #12]
 8004b12:	f023 0203 	bic.w	r2, r3, #3
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	4949      	ldr	r1, [pc, #292]	@ (8004c40 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004b1c:	4313      	orrs	r3, r2
 8004b1e:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8004b20:	7bfb      	ldrb	r3, [r7, #15]
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	f040 8086 	bne.w	8004c34 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004b28:	4b45      	ldr	r3, [pc, #276]	@ (8004c40 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	4a44      	ldr	r2, [pc, #272]	@ (8004c40 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004b2e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004b32:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b34:	f7fd f9a6 	bl	8001e84 <HAL_GetTick>
 8004b38:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004b3a:	e009      	b.n	8004b50 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004b3c:	f7fd f9a2 	bl	8001e84 <HAL_GetTick>
 8004b40:	4602      	mov	r2, r0
 8004b42:	68bb      	ldr	r3, [r7, #8]
 8004b44:	1ad3      	subs	r3, r2, r3
 8004b46:	2b02      	cmp	r3, #2
 8004b48:	d902      	bls.n	8004b50 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8004b4a:	2303      	movs	r3, #3
 8004b4c:	73fb      	strb	r3, [r7, #15]
        break;
 8004b4e:	e005      	b.n	8004b5c <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004b50:	4b3b      	ldr	r3, [pc, #236]	@ (8004c40 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d1ef      	bne.n	8004b3c <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8004b5c:	7bfb      	ldrb	r3, [r7, #15]
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d168      	bne.n	8004c34 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004b62:	683b      	ldr	r3, [r7, #0]
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d113      	bne.n	8004b90 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004b68:	4b35      	ldr	r3, [pc, #212]	@ (8004c40 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004b6a:	691a      	ldr	r2, [r3, #16]
 8004b6c:	4b35      	ldr	r3, [pc, #212]	@ (8004c44 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004b6e:	4013      	ands	r3, r2
 8004b70:	687a      	ldr	r2, [r7, #4]
 8004b72:	6892      	ldr	r2, [r2, #8]
 8004b74:	0211      	lsls	r1, r2, #8
 8004b76:	687a      	ldr	r2, [r7, #4]
 8004b78:	68d2      	ldr	r2, [r2, #12]
 8004b7a:	06d2      	lsls	r2, r2, #27
 8004b7c:	4311      	orrs	r1, r2
 8004b7e:	687a      	ldr	r2, [r7, #4]
 8004b80:	6852      	ldr	r2, [r2, #4]
 8004b82:	3a01      	subs	r2, #1
 8004b84:	0112      	lsls	r2, r2, #4
 8004b86:	430a      	orrs	r2, r1
 8004b88:	492d      	ldr	r1, [pc, #180]	@ (8004c40 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004b8a:	4313      	orrs	r3, r2
 8004b8c:	610b      	str	r3, [r1, #16]
 8004b8e:	e02d      	b.n	8004bec <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004b90:	683b      	ldr	r3, [r7, #0]
 8004b92:	2b01      	cmp	r3, #1
 8004b94:	d115      	bne.n	8004bc2 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004b96:	4b2a      	ldr	r3, [pc, #168]	@ (8004c40 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004b98:	691a      	ldr	r2, [r3, #16]
 8004b9a:	4b2b      	ldr	r3, [pc, #172]	@ (8004c48 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004b9c:	4013      	ands	r3, r2
 8004b9e:	687a      	ldr	r2, [r7, #4]
 8004ba0:	6892      	ldr	r2, [r2, #8]
 8004ba2:	0211      	lsls	r1, r2, #8
 8004ba4:	687a      	ldr	r2, [r7, #4]
 8004ba6:	6912      	ldr	r2, [r2, #16]
 8004ba8:	0852      	lsrs	r2, r2, #1
 8004baa:	3a01      	subs	r2, #1
 8004bac:	0552      	lsls	r2, r2, #21
 8004bae:	4311      	orrs	r1, r2
 8004bb0:	687a      	ldr	r2, [r7, #4]
 8004bb2:	6852      	ldr	r2, [r2, #4]
 8004bb4:	3a01      	subs	r2, #1
 8004bb6:	0112      	lsls	r2, r2, #4
 8004bb8:	430a      	orrs	r2, r1
 8004bba:	4921      	ldr	r1, [pc, #132]	@ (8004c40 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004bbc:	4313      	orrs	r3, r2
 8004bbe:	610b      	str	r3, [r1, #16]
 8004bc0:	e014      	b.n	8004bec <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004bc2:	4b1f      	ldr	r3, [pc, #124]	@ (8004c40 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004bc4:	691a      	ldr	r2, [r3, #16]
 8004bc6:	4b21      	ldr	r3, [pc, #132]	@ (8004c4c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004bc8:	4013      	ands	r3, r2
 8004bca:	687a      	ldr	r2, [r7, #4]
 8004bcc:	6892      	ldr	r2, [r2, #8]
 8004bce:	0211      	lsls	r1, r2, #8
 8004bd0:	687a      	ldr	r2, [r7, #4]
 8004bd2:	6952      	ldr	r2, [r2, #20]
 8004bd4:	0852      	lsrs	r2, r2, #1
 8004bd6:	3a01      	subs	r2, #1
 8004bd8:	0652      	lsls	r2, r2, #25
 8004bda:	4311      	orrs	r1, r2
 8004bdc:	687a      	ldr	r2, [r7, #4]
 8004bde:	6852      	ldr	r2, [r2, #4]
 8004be0:	3a01      	subs	r2, #1
 8004be2:	0112      	lsls	r2, r2, #4
 8004be4:	430a      	orrs	r2, r1
 8004be6:	4916      	ldr	r1, [pc, #88]	@ (8004c40 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004be8:	4313      	orrs	r3, r2
 8004bea:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004bec:	4b14      	ldr	r3, [pc, #80]	@ (8004c40 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	4a13      	ldr	r2, [pc, #76]	@ (8004c40 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004bf2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004bf6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bf8:	f7fd f944 	bl	8001e84 <HAL_GetTick>
 8004bfc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004bfe:	e009      	b.n	8004c14 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004c00:	f7fd f940 	bl	8001e84 <HAL_GetTick>
 8004c04:	4602      	mov	r2, r0
 8004c06:	68bb      	ldr	r3, [r7, #8]
 8004c08:	1ad3      	subs	r3, r2, r3
 8004c0a:	2b02      	cmp	r3, #2
 8004c0c:	d902      	bls.n	8004c14 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8004c0e:	2303      	movs	r3, #3
 8004c10:	73fb      	strb	r3, [r7, #15]
          break;
 8004c12:	e005      	b.n	8004c20 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004c14:	4b0a      	ldr	r3, [pc, #40]	@ (8004c40 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d0ef      	beq.n	8004c00 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8004c20:	7bfb      	ldrb	r3, [r7, #15]
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d106      	bne.n	8004c34 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004c26:	4b06      	ldr	r3, [pc, #24]	@ (8004c40 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004c28:	691a      	ldr	r2, [r3, #16]
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	699b      	ldr	r3, [r3, #24]
 8004c2e:	4904      	ldr	r1, [pc, #16]	@ (8004c40 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004c30:	4313      	orrs	r3, r2
 8004c32:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004c34:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c36:	4618      	mov	r0, r3
 8004c38:	3710      	adds	r7, #16
 8004c3a:	46bd      	mov	sp, r7
 8004c3c:	bd80      	pop	{r7, pc}
 8004c3e:	bf00      	nop
 8004c40:	40021000 	.word	0x40021000
 8004c44:	07ff800f 	.word	0x07ff800f
 8004c48:	ff9f800f 	.word	0xff9f800f
 8004c4c:	f9ff800f 	.word	0xf9ff800f

08004c50 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004c50:	b580      	push	{r7, lr}
 8004c52:	b084      	sub	sp, #16
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	6078      	str	r0, [r7, #4]
 8004c58:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004c5a:	2300      	movs	r3, #0
 8004c5c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004c5e:	4b72      	ldr	r3, [pc, #456]	@ (8004e28 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004c60:	68db      	ldr	r3, [r3, #12]
 8004c62:	f003 0303 	and.w	r3, r3, #3
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d00e      	beq.n	8004c88 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004c6a:	4b6f      	ldr	r3, [pc, #444]	@ (8004e28 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004c6c:	68db      	ldr	r3, [r3, #12]
 8004c6e:	f003 0203 	and.w	r2, r3, #3
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	429a      	cmp	r2, r3
 8004c78:	d103      	bne.n	8004c82 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
       ||
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d142      	bne.n	8004d08 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8004c82:	2301      	movs	r3, #1
 8004c84:	73fb      	strb	r3, [r7, #15]
 8004c86:	e03f      	b.n	8004d08 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	2b03      	cmp	r3, #3
 8004c8e:	d018      	beq.n	8004cc2 <RCCEx_PLLSAI2_Config+0x72>
 8004c90:	2b03      	cmp	r3, #3
 8004c92:	d825      	bhi.n	8004ce0 <RCCEx_PLLSAI2_Config+0x90>
 8004c94:	2b01      	cmp	r3, #1
 8004c96:	d002      	beq.n	8004c9e <RCCEx_PLLSAI2_Config+0x4e>
 8004c98:	2b02      	cmp	r3, #2
 8004c9a:	d009      	beq.n	8004cb0 <RCCEx_PLLSAI2_Config+0x60>
 8004c9c:	e020      	b.n	8004ce0 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004c9e:	4b62      	ldr	r3, [pc, #392]	@ (8004e28 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	f003 0302 	and.w	r3, r3, #2
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d11d      	bne.n	8004ce6 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8004caa:	2301      	movs	r3, #1
 8004cac:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004cae:	e01a      	b.n	8004ce6 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004cb0:	4b5d      	ldr	r3, [pc, #372]	@ (8004e28 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d116      	bne.n	8004cea <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8004cbc:	2301      	movs	r3, #1
 8004cbe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004cc0:	e013      	b.n	8004cea <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004cc2:	4b59      	ldr	r3, [pc, #356]	@ (8004e28 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d10f      	bne.n	8004cee <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004cce:	4b56      	ldr	r3, [pc, #344]	@ (8004e28 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d109      	bne.n	8004cee <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8004cda:	2301      	movs	r3, #1
 8004cdc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004cde:	e006      	b.n	8004cee <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8004ce0:	2301      	movs	r3, #1
 8004ce2:	73fb      	strb	r3, [r7, #15]
      break;
 8004ce4:	e004      	b.n	8004cf0 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004ce6:	bf00      	nop
 8004ce8:	e002      	b.n	8004cf0 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004cea:	bf00      	nop
 8004cec:	e000      	b.n	8004cf0 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004cee:	bf00      	nop
    }

    if(status == HAL_OK)
 8004cf0:	7bfb      	ldrb	r3, [r7, #15]
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d108      	bne.n	8004d08 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8004cf6:	4b4c      	ldr	r3, [pc, #304]	@ (8004e28 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004cf8:	68db      	ldr	r3, [r3, #12]
 8004cfa:	f023 0203 	bic.w	r2, r3, #3
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	4949      	ldr	r1, [pc, #292]	@ (8004e28 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004d04:	4313      	orrs	r3, r2
 8004d06:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8004d08:	7bfb      	ldrb	r3, [r7, #15]
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	f040 8086 	bne.w	8004e1c <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004d10:	4b45      	ldr	r3, [pc, #276]	@ (8004e28 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	4a44      	ldr	r2, [pc, #272]	@ (8004e28 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004d16:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004d1a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d1c:	f7fd f8b2 	bl	8001e84 <HAL_GetTick>
 8004d20:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004d22:	e009      	b.n	8004d38 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004d24:	f7fd f8ae 	bl	8001e84 <HAL_GetTick>
 8004d28:	4602      	mov	r2, r0
 8004d2a:	68bb      	ldr	r3, [r7, #8]
 8004d2c:	1ad3      	subs	r3, r2, r3
 8004d2e:	2b02      	cmp	r3, #2
 8004d30:	d902      	bls.n	8004d38 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8004d32:	2303      	movs	r3, #3
 8004d34:	73fb      	strb	r3, [r7, #15]
        break;
 8004d36:	e005      	b.n	8004d44 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004d38:	4b3b      	ldr	r3, [pc, #236]	@ (8004e28 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d1ef      	bne.n	8004d24 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8004d44:	7bfb      	ldrb	r3, [r7, #15]
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d168      	bne.n	8004e1c <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004d4a:	683b      	ldr	r3, [r7, #0]
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d113      	bne.n	8004d78 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004d50:	4b35      	ldr	r3, [pc, #212]	@ (8004e28 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004d52:	695a      	ldr	r2, [r3, #20]
 8004d54:	4b35      	ldr	r3, [pc, #212]	@ (8004e2c <RCCEx_PLLSAI2_Config+0x1dc>)
 8004d56:	4013      	ands	r3, r2
 8004d58:	687a      	ldr	r2, [r7, #4]
 8004d5a:	6892      	ldr	r2, [r2, #8]
 8004d5c:	0211      	lsls	r1, r2, #8
 8004d5e:	687a      	ldr	r2, [r7, #4]
 8004d60:	68d2      	ldr	r2, [r2, #12]
 8004d62:	06d2      	lsls	r2, r2, #27
 8004d64:	4311      	orrs	r1, r2
 8004d66:	687a      	ldr	r2, [r7, #4]
 8004d68:	6852      	ldr	r2, [r2, #4]
 8004d6a:	3a01      	subs	r2, #1
 8004d6c:	0112      	lsls	r2, r2, #4
 8004d6e:	430a      	orrs	r2, r1
 8004d70:	492d      	ldr	r1, [pc, #180]	@ (8004e28 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004d72:	4313      	orrs	r3, r2
 8004d74:	614b      	str	r3, [r1, #20]
 8004d76:	e02d      	b.n	8004dd4 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8004d78:	683b      	ldr	r3, [r7, #0]
 8004d7a:	2b01      	cmp	r3, #1
 8004d7c:	d115      	bne.n	8004daa <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004d7e:	4b2a      	ldr	r3, [pc, #168]	@ (8004e28 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004d80:	695a      	ldr	r2, [r3, #20]
 8004d82:	4b2b      	ldr	r3, [pc, #172]	@ (8004e30 <RCCEx_PLLSAI2_Config+0x1e0>)
 8004d84:	4013      	ands	r3, r2
 8004d86:	687a      	ldr	r2, [r7, #4]
 8004d88:	6892      	ldr	r2, [r2, #8]
 8004d8a:	0211      	lsls	r1, r2, #8
 8004d8c:	687a      	ldr	r2, [r7, #4]
 8004d8e:	6912      	ldr	r2, [r2, #16]
 8004d90:	0852      	lsrs	r2, r2, #1
 8004d92:	3a01      	subs	r2, #1
 8004d94:	0552      	lsls	r2, r2, #21
 8004d96:	4311      	orrs	r1, r2
 8004d98:	687a      	ldr	r2, [r7, #4]
 8004d9a:	6852      	ldr	r2, [r2, #4]
 8004d9c:	3a01      	subs	r2, #1
 8004d9e:	0112      	lsls	r2, r2, #4
 8004da0:	430a      	orrs	r2, r1
 8004da2:	4921      	ldr	r1, [pc, #132]	@ (8004e28 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004da4:	4313      	orrs	r3, r2
 8004da6:	614b      	str	r3, [r1, #20]
 8004da8:	e014      	b.n	8004dd4 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004daa:	4b1f      	ldr	r3, [pc, #124]	@ (8004e28 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004dac:	695a      	ldr	r2, [r3, #20]
 8004dae:	4b21      	ldr	r3, [pc, #132]	@ (8004e34 <RCCEx_PLLSAI2_Config+0x1e4>)
 8004db0:	4013      	ands	r3, r2
 8004db2:	687a      	ldr	r2, [r7, #4]
 8004db4:	6892      	ldr	r2, [r2, #8]
 8004db6:	0211      	lsls	r1, r2, #8
 8004db8:	687a      	ldr	r2, [r7, #4]
 8004dba:	6952      	ldr	r2, [r2, #20]
 8004dbc:	0852      	lsrs	r2, r2, #1
 8004dbe:	3a01      	subs	r2, #1
 8004dc0:	0652      	lsls	r2, r2, #25
 8004dc2:	4311      	orrs	r1, r2
 8004dc4:	687a      	ldr	r2, [r7, #4]
 8004dc6:	6852      	ldr	r2, [r2, #4]
 8004dc8:	3a01      	subs	r2, #1
 8004dca:	0112      	lsls	r2, r2, #4
 8004dcc:	430a      	orrs	r2, r1
 8004dce:	4916      	ldr	r1, [pc, #88]	@ (8004e28 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004dd0:	4313      	orrs	r3, r2
 8004dd2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004dd4:	4b14      	ldr	r3, [pc, #80]	@ (8004e28 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	4a13      	ldr	r2, [pc, #76]	@ (8004e28 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004dda:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004dde:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004de0:	f7fd f850 	bl	8001e84 <HAL_GetTick>
 8004de4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004de6:	e009      	b.n	8004dfc <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004de8:	f7fd f84c 	bl	8001e84 <HAL_GetTick>
 8004dec:	4602      	mov	r2, r0
 8004dee:	68bb      	ldr	r3, [r7, #8]
 8004df0:	1ad3      	subs	r3, r2, r3
 8004df2:	2b02      	cmp	r3, #2
 8004df4:	d902      	bls.n	8004dfc <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8004df6:	2303      	movs	r3, #3
 8004df8:	73fb      	strb	r3, [r7, #15]
          break;
 8004dfa:	e005      	b.n	8004e08 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004dfc:	4b0a      	ldr	r3, [pc, #40]	@ (8004e28 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d0ef      	beq.n	8004de8 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8004e08:	7bfb      	ldrb	r3, [r7, #15]
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d106      	bne.n	8004e1c <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004e0e:	4b06      	ldr	r3, [pc, #24]	@ (8004e28 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004e10:	695a      	ldr	r2, [r3, #20]
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	699b      	ldr	r3, [r3, #24]
 8004e16:	4904      	ldr	r1, [pc, #16]	@ (8004e28 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004e18:	4313      	orrs	r3, r2
 8004e1a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004e1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e1e:	4618      	mov	r0, r3
 8004e20:	3710      	adds	r7, #16
 8004e22:	46bd      	mov	sp, r7
 8004e24:	bd80      	pop	{r7, pc}
 8004e26:	bf00      	nop
 8004e28:	40021000 	.word	0x40021000
 8004e2c:	07ff800f 	.word	0x07ff800f
 8004e30:	ff9f800f 	.word	0xff9f800f
 8004e34:	f9ff800f 	.word	0xf9ff800f

08004e38 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004e38:	b580      	push	{r7, lr}
 8004e3a:	b082      	sub	sp, #8
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d101      	bne.n	8004e4a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004e46:	2301      	movs	r3, #1
 8004e48:	e049      	b.n	8004ede <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e50:	b2db      	uxtb	r3, r3
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d106      	bne.n	8004e64 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	2200      	movs	r2, #0
 8004e5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004e5e:	6878      	ldr	r0, [r7, #4]
 8004e60:	f7fc fdce 	bl	8001a00 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	2202      	movs	r2, #2
 8004e68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681a      	ldr	r2, [r3, #0]
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	3304      	adds	r3, #4
 8004e74:	4619      	mov	r1, r3
 8004e76:	4610      	mov	r0, r2
 8004e78:	f000 faa0 	bl	80053bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	2201      	movs	r2, #1
 8004e80:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	2201      	movs	r2, #1
 8004e88:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	2201      	movs	r2, #1
 8004e90:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	2201      	movs	r2, #1
 8004e98:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	2201      	movs	r2, #1
 8004ea0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	2201      	movs	r2, #1
 8004ea8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2201      	movs	r2, #1
 8004eb0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	2201      	movs	r2, #1
 8004eb8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	2201      	movs	r2, #1
 8004ec0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2201      	movs	r2, #1
 8004ec8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2201      	movs	r2, #1
 8004ed0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	2201      	movs	r2, #1
 8004ed8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004edc:	2300      	movs	r3, #0
}
 8004ede:	4618      	mov	r0, r3
 8004ee0:	3708      	adds	r7, #8
 8004ee2:	46bd      	mov	sp, r7
 8004ee4:	bd80      	pop	{r7, pc}
	...

08004ee8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004ee8:	b480      	push	{r7}
 8004eea:	b085      	sub	sp, #20
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ef6:	b2db      	uxtb	r3, r3
 8004ef8:	2b01      	cmp	r3, #1
 8004efa:	d001      	beq.n	8004f00 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004efc:	2301      	movs	r3, #1
 8004efe:	e047      	b.n	8004f90 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2202      	movs	r2, #2
 8004f04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	4a23      	ldr	r2, [pc, #140]	@ (8004f9c <HAL_TIM_Base_Start+0xb4>)
 8004f0e:	4293      	cmp	r3, r2
 8004f10:	d01d      	beq.n	8004f4e <HAL_TIM_Base_Start+0x66>
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f1a:	d018      	beq.n	8004f4e <HAL_TIM_Base_Start+0x66>
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	4a1f      	ldr	r2, [pc, #124]	@ (8004fa0 <HAL_TIM_Base_Start+0xb8>)
 8004f22:	4293      	cmp	r3, r2
 8004f24:	d013      	beq.n	8004f4e <HAL_TIM_Base_Start+0x66>
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	4a1e      	ldr	r2, [pc, #120]	@ (8004fa4 <HAL_TIM_Base_Start+0xbc>)
 8004f2c:	4293      	cmp	r3, r2
 8004f2e:	d00e      	beq.n	8004f4e <HAL_TIM_Base_Start+0x66>
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	4a1c      	ldr	r2, [pc, #112]	@ (8004fa8 <HAL_TIM_Base_Start+0xc0>)
 8004f36:	4293      	cmp	r3, r2
 8004f38:	d009      	beq.n	8004f4e <HAL_TIM_Base_Start+0x66>
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	4a1b      	ldr	r2, [pc, #108]	@ (8004fac <HAL_TIM_Base_Start+0xc4>)
 8004f40:	4293      	cmp	r3, r2
 8004f42:	d004      	beq.n	8004f4e <HAL_TIM_Base_Start+0x66>
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	4a19      	ldr	r2, [pc, #100]	@ (8004fb0 <HAL_TIM_Base_Start+0xc8>)
 8004f4a:	4293      	cmp	r3, r2
 8004f4c:	d115      	bne.n	8004f7a <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	689a      	ldr	r2, [r3, #8]
 8004f54:	4b17      	ldr	r3, [pc, #92]	@ (8004fb4 <HAL_TIM_Base_Start+0xcc>)
 8004f56:	4013      	ands	r3, r2
 8004f58:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	2b06      	cmp	r3, #6
 8004f5e:	d015      	beq.n	8004f8c <HAL_TIM_Base_Start+0xa4>
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f66:	d011      	beq.n	8004f8c <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	681a      	ldr	r2, [r3, #0]
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f042 0201 	orr.w	r2, r2, #1
 8004f76:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f78:	e008      	b.n	8004f8c <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	681a      	ldr	r2, [r3, #0]
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f042 0201 	orr.w	r2, r2, #1
 8004f88:	601a      	str	r2, [r3, #0]
 8004f8a:	e000      	b.n	8004f8e <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f8c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004f8e:	2300      	movs	r3, #0
}
 8004f90:	4618      	mov	r0, r3
 8004f92:	3714      	adds	r7, #20
 8004f94:	46bd      	mov	sp, r7
 8004f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9a:	4770      	bx	lr
 8004f9c:	40012c00 	.word	0x40012c00
 8004fa0:	40000400 	.word	0x40000400
 8004fa4:	40000800 	.word	0x40000800
 8004fa8:	40000c00 	.word	0x40000c00
 8004fac:	40013400 	.word	0x40013400
 8004fb0:	40014000 	.word	0x40014000
 8004fb4:	00010007 	.word	0x00010007

08004fb8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004fb8:	b580      	push	{r7, lr}
 8004fba:	b084      	sub	sp, #16
 8004fbc:	af00      	add	r7, sp, #0
 8004fbe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	68db      	ldr	r3, [r3, #12]
 8004fc6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	691b      	ldr	r3, [r3, #16]
 8004fce:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004fd0:	68bb      	ldr	r3, [r7, #8]
 8004fd2:	f003 0302 	and.w	r3, r3, #2
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d020      	beq.n	800501c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	f003 0302 	and.w	r3, r3, #2
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d01b      	beq.n	800501c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	f06f 0202 	mvn.w	r2, #2
 8004fec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	2201      	movs	r2, #1
 8004ff2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	699b      	ldr	r3, [r3, #24]
 8004ffa:	f003 0303 	and.w	r3, r3, #3
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d003      	beq.n	800500a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005002:	6878      	ldr	r0, [r7, #4]
 8005004:	f000 f9bc 	bl	8005380 <HAL_TIM_IC_CaptureCallback>
 8005008:	e005      	b.n	8005016 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800500a:	6878      	ldr	r0, [r7, #4]
 800500c:	f000 f9ae 	bl	800536c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005010:	6878      	ldr	r0, [r7, #4]
 8005012:	f000 f9bf 	bl	8005394 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2200      	movs	r2, #0
 800501a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800501c:	68bb      	ldr	r3, [r7, #8]
 800501e:	f003 0304 	and.w	r3, r3, #4
 8005022:	2b00      	cmp	r3, #0
 8005024:	d020      	beq.n	8005068 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	f003 0304 	and.w	r3, r3, #4
 800502c:	2b00      	cmp	r3, #0
 800502e:	d01b      	beq.n	8005068 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	f06f 0204 	mvn.w	r2, #4
 8005038:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	2202      	movs	r2, #2
 800503e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	699b      	ldr	r3, [r3, #24]
 8005046:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800504a:	2b00      	cmp	r3, #0
 800504c:	d003      	beq.n	8005056 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800504e:	6878      	ldr	r0, [r7, #4]
 8005050:	f000 f996 	bl	8005380 <HAL_TIM_IC_CaptureCallback>
 8005054:	e005      	b.n	8005062 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005056:	6878      	ldr	r0, [r7, #4]
 8005058:	f000 f988 	bl	800536c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800505c:	6878      	ldr	r0, [r7, #4]
 800505e:	f000 f999 	bl	8005394 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	2200      	movs	r2, #0
 8005066:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005068:	68bb      	ldr	r3, [r7, #8]
 800506a:	f003 0308 	and.w	r3, r3, #8
 800506e:	2b00      	cmp	r3, #0
 8005070:	d020      	beq.n	80050b4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	f003 0308 	and.w	r3, r3, #8
 8005078:	2b00      	cmp	r3, #0
 800507a:	d01b      	beq.n	80050b4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	f06f 0208 	mvn.w	r2, #8
 8005084:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	2204      	movs	r2, #4
 800508a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	69db      	ldr	r3, [r3, #28]
 8005092:	f003 0303 	and.w	r3, r3, #3
 8005096:	2b00      	cmp	r3, #0
 8005098:	d003      	beq.n	80050a2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800509a:	6878      	ldr	r0, [r7, #4]
 800509c:	f000 f970 	bl	8005380 <HAL_TIM_IC_CaptureCallback>
 80050a0:	e005      	b.n	80050ae <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80050a2:	6878      	ldr	r0, [r7, #4]
 80050a4:	f000 f962 	bl	800536c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050a8:	6878      	ldr	r0, [r7, #4]
 80050aa:	f000 f973 	bl	8005394 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	2200      	movs	r2, #0
 80050b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80050b4:	68bb      	ldr	r3, [r7, #8]
 80050b6:	f003 0310 	and.w	r3, r3, #16
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d020      	beq.n	8005100 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	f003 0310 	and.w	r3, r3, #16
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d01b      	beq.n	8005100 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f06f 0210 	mvn.w	r2, #16
 80050d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	2208      	movs	r2, #8
 80050d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	69db      	ldr	r3, [r3, #28]
 80050de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d003      	beq.n	80050ee <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80050e6:	6878      	ldr	r0, [r7, #4]
 80050e8:	f000 f94a 	bl	8005380 <HAL_TIM_IC_CaptureCallback>
 80050ec:	e005      	b.n	80050fa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80050ee:	6878      	ldr	r0, [r7, #4]
 80050f0:	f000 f93c 	bl	800536c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050f4:	6878      	ldr	r0, [r7, #4]
 80050f6:	f000 f94d 	bl	8005394 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	2200      	movs	r2, #0
 80050fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005100:	68bb      	ldr	r3, [r7, #8]
 8005102:	f003 0301 	and.w	r3, r3, #1
 8005106:	2b00      	cmp	r3, #0
 8005108:	d00c      	beq.n	8005124 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	f003 0301 	and.w	r3, r3, #1
 8005110:	2b00      	cmp	r3, #0
 8005112:	d007      	beq.n	8005124 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f06f 0201 	mvn.w	r2, #1
 800511c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800511e:	6878      	ldr	r0, [r7, #4]
 8005120:	f000 f91a 	bl	8005358 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005124:	68bb      	ldr	r3, [r7, #8]
 8005126:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800512a:	2b00      	cmp	r3, #0
 800512c:	d104      	bne.n	8005138 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800512e:	68bb      	ldr	r3, [r7, #8]
 8005130:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005134:	2b00      	cmp	r3, #0
 8005136:	d00c      	beq.n	8005152 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800513e:	2b00      	cmp	r3, #0
 8005140:	d007      	beq.n	8005152 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800514a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800514c:	6878      	ldr	r0, [r7, #4]
 800514e:	f000 fb07 	bl	8005760 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005152:	68bb      	ldr	r3, [r7, #8]
 8005154:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005158:	2b00      	cmp	r3, #0
 800515a:	d00c      	beq.n	8005176 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005162:	2b00      	cmp	r3, #0
 8005164:	d007      	beq.n	8005176 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800516e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005170:	6878      	ldr	r0, [r7, #4]
 8005172:	f000 faff 	bl	8005774 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005176:	68bb      	ldr	r3, [r7, #8]
 8005178:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800517c:	2b00      	cmp	r3, #0
 800517e:	d00c      	beq.n	800519a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005186:	2b00      	cmp	r3, #0
 8005188:	d007      	beq.n	800519a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005192:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005194:	6878      	ldr	r0, [r7, #4]
 8005196:	f000 f907 	bl	80053a8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800519a:	68bb      	ldr	r3, [r7, #8]
 800519c:	f003 0320 	and.w	r3, r3, #32
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d00c      	beq.n	80051be <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	f003 0320 	and.w	r3, r3, #32
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d007      	beq.n	80051be <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f06f 0220 	mvn.w	r2, #32
 80051b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80051b8:	6878      	ldr	r0, [r7, #4]
 80051ba:	f000 fac7 	bl	800574c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80051be:	bf00      	nop
 80051c0:	3710      	adds	r7, #16
 80051c2:	46bd      	mov	sp, r7
 80051c4:	bd80      	pop	{r7, pc}

080051c6 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80051c6:	b580      	push	{r7, lr}
 80051c8:	b084      	sub	sp, #16
 80051ca:	af00      	add	r7, sp, #0
 80051cc:	6078      	str	r0, [r7, #4]
 80051ce:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80051d0:	2300      	movs	r3, #0
 80051d2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80051da:	2b01      	cmp	r3, #1
 80051dc:	d101      	bne.n	80051e2 <HAL_TIM_ConfigClockSource+0x1c>
 80051de:	2302      	movs	r3, #2
 80051e0:	e0b6      	b.n	8005350 <HAL_TIM_ConfigClockSource+0x18a>
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	2201      	movs	r2, #1
 80051e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	2202      	movs	r2, #2
 80051ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	689b      	ldr	r3, [r3, #8]
 80051f8:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80051fa:	68bb      	ldr	r3, [r7, #8]
 80051fc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005200:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005204:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005206:	68bb      	ldr	r3, [r7, #8]
 8005208:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800520c:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	68ba      	ldr	r2, [r7, #8]
 8005214:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005216:	683b      	ldr	r3, [r7, #0]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800521e:	d03e      	beq.n	800529e <HAL_TIM_ConfigClockSource+0xd8>
 8005220:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005224:	f200 8087 	bhi.w	8005336 <HAL_TIM_ConfigClockSource+0x170>
 8005228:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800522c:	f000 8086 	beq.w	800533c <HAL_TIM_ConfigClockSource+0x176>
 8005230:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005234:	d87f      	bhi.n	8005336 <HAL_TIM_ConfigClockSource+0x170>
 8005236:	2b70      	cmp	r3, #112	@ 0x70
 8005238:	d01a      	beq.n	8005270 <HAL_TIM_ConfigClockSource+0xaa>
 800523a:	2b70      	cmp	r3, #112	@ 0x70
 800523c:	d87b      	bhi.n	8005336 <HAL_TIM_ConfigClockSource+0x170>
 800523e:	2b60      	cmp	r3, #96	@ 0x60
 8005240:	d050      	beq.n	80052e4 <HAL_TIM_ConfigClockSource+0x11e>
 8005242:	2b60      	cmp	r3, #96	@ 0x60
 8005244:	d877      	bhi.n	8005336 <HAL_TIM_ConfigClockSource+0x170>
 8005246:	2b50      	cmp	r3, #80	@ 0x50
 8005248:	d03c      	beq.n	80052c4 <HAL_TIM_ConfigClockSource+0xfe>
 800524a:	2b50      	cmp	r3, #80	@ 0x50
 800524c:	d873      	bhi.n	8005336 <HAL_TIM_ConfigClockSource+0x170>
 800524e:	2b40      	cmp	r3, #64	@ 0x40
 8005250:	d058      	beq.n	8005304 <HAL_TIM_ConfigClockSource+0x13e>
 8005252:	2b40      	cmp	r3, #64	@ 0x40
 8005254:	d86f      	bhi.n	8005336 <HAL_TIM_ConfigClockSource+0x170>
 8005256:	2b30      	cmp	r3, #48	@ 0x30
 8005258:	d064      	beq.n	8005324 <HAL_TIM_ConfigClockSource+0x15e>
 800525a:	2b30      	cmp	r3, #48	@ 0x30
 800525c:	d86b      	bhi.n	8005336 <HAL_TIM_ConfigClockSource+0x170>
 800525e:	2b20      	cmp	r3, #32
 8005260:	d060      	beq.n	8005324 <HAL_TIM_ConfigClockSource+0x15e>
 8005262:	2b20      	cmp	r3, #32
 8005264:	d867      	bhi.n	8005336 <HAL_TIM_ConfigClockSource+0x170>
 8005266:	2b00      	cmp	r3, #0
 8005268:	d05c      	beq.n	8005324 <HAL_TIM_ConfigClockSource+0x15e>
 800526a:	2b10      	cmp	r3, #16
 800526c:	d05a      	beq.n	8005324 <HAL_TIM_ConfigClockSource+0x15e>
 800526e:	e062      	b.n	8005336 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005274:	683b      	ldr	r3, [r7, #0]
 8005276:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005278:	683b      	ldr	r3, [r7, #0]
 800527a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800527c:	683b      	ldr	r3, [r7, #0]
 800527e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005280:	f000 f9bc 	bl	80055fc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	689b      	ldr	r3, [r3, #8]
 800528a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800528c:	68bb      	ldr	r3, [r7, #8]
 800528e:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005292:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	68ba      	ldr	r2, [r7, #8]
 800529a:	609a      	str	r2, [r3, #8]
      break;
 800529c:	e04f      	b.n	800533e <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80052a2:	683b      	ldr	r3, [r7, #0]
 80052a4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80052a6:	683b      	ldr	r3, [r7, #0]
 80052a8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80052aa:	683b      	ldr	r3, [r7, #0]
 80052ac:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80052ae:	f000 f9a5 	bl	80055fc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	689a      	ldr	r2, [r3, #8]
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80052c0:	609a      	str	r2, [r3, #8]
      break;
 80052c2:	e03c      	b.n	800533e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80052c8:	683b      	ldr	r3, [r7, #0]
 80052ca:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80052cc:	683b      	ldr	r3, [r7, #0]
 80052ce:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80052d0:	461a      	mov	r2, r3
 80052d2:	f000 f919 	bl	8005508 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	2150      	movs	r1, #80	@ 0x50
 80052dc:	4618      	mov	r0, r3
 80052de:	f000 f972 	bl	80055c6 <TIM_ITRx_SetConfig>
      break;
 80052e2:	e02c      	b.n	800533e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80052e8:	683b      	ldr	r3, [r7, #0]
 80052ea:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80052ec:	683b      	ldr	r3, [r7, #0]
 80052ee:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80052f0:	461a      	mov	r2, r3
 80052f2:	f000 f938 	bl	8005566 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	2160      	movs	r1, #96	@ 0x60
 80052fc:	4618      	mov	r0, r3
 80052fe:	f000 f962 	bl	80055c6 <TIM_ITRx_SetConfig>
      break;
 8005302:	e01c      	b.n	800533e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005308:	683b      	ldr	r3, [r7, #0]
 800530a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800530c:	683b      	ldr	r3, [r7, #0]
 800530e:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005310:	461a      	mov	r2, r3
 8005312:	f000 f8f9 	bl	8005508 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	2140      	movs	r1, #64	@ 0x40
 800531c:	4618      	mov	r0, r3
 800531e:	f000 f952 	bl	80055c6 <TIM_ITRx_SetConfig>
      break;
 8005322:	e00c      	b.n	800533e <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681a      	ldr	r2, [r3, #0]
 8005328:	683b      	ldr	r3, [r7, #0]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	4619      	mov	r1, r3
 800532e:	4610      	mov	r0, r2
 8005330:	f000 f949 	bl	80055c6 <TIM_ITRx_SetConfig>
      break;
 8005334:	e003      	b.n	800533e <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8005336:	2301      	movs	r3, #1
 8005338:	73fb      	strb	r3, [r7, #15]
      break;
 800533a:	e000      	b.n	800533e <HAL_TIM_ConfigClockSource+0x178>
      break;
 800533c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	2201      	movs	r2, #1
 8005342:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	2200      	movs	r2, #0
 800534a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800534e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005350:	4618      	mov	r0, r3
 8005352:	3710      	adds	r7, #16
 8005354:	46bd      	mov	sp, r7
 8005356:	bd80      	pop	{r7, pc}

08005358 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005358:	b480      	push	{r7}
 800535a:	b083      	sub	sp, #12
 800535c:	af00      	add	r7, sp, #0
 800535e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005360:	bf00      	nop
 8005362:	370c      	adds	r7, #12
 8005364:	46bd      	mov	sp, r7
 8005366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800536a:	4770      	bx	lr

0800536c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800536c:	b480      	push	{r7}
 800536e:	b083      	sub	sp, #12
 8005370:	af00      	add	r7, sp, #0
 8005372:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005374:	bf00      	nop
 8005376:	370c      	adds	r7, #12
 8005378:	46bd      	mov	sp, r7
 800537a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800537e:	4770      	bx	lr

08005380 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005380:	b480      	push	{r7}
 8005382:	b083      	sub	sp, #12
 8005384:	af00      	add	r7, sp, #0
 8005386:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005388:	bf00      	nop
 800538a:	370c      	adds	r7, #12
 800538c:	46bd      	mov	sp, r7
 800538e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005392:	4770      	bx	lr

08005394 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005394:	b480      	push	{r7}
 8005396:	b083      	sub	sp, #12
 8005398:	af00      	add	r7, sp, #0
 800539a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800539c:	bf00      	nop
 800539e:	370c      	adds	r7, #12
 80053a0:	46bd      	mov	sp, r7
 80053a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a6:	4770      	bx	lr

080053a8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80053a8:	b480      	push	{r7}
 80053aa:	b083      	sub	sp, #12
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80053b0:	bf00      	nop
 80053b2:	370c      	adds	r7, #12
 80053b4:	46bd      	mov	sp, r7
 80053b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ba:	4770      	bx	lr

080053bc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80053bc:	b480      	push	{r7}
 80053be:	b085      	sub	sp, #20
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	6078      	str	r0, [r7, #4]
 80053c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	4a46      	ldr	r2, [pc, #280]	@ (80054e8 <TIM_Base_SetConfig+0x12c>)
 80053d0:	4293      	cmp	r3, r2
 80053d2:	d013      	beq.n	80053fc <TIM_Base_SetConfig+0x40>
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80053da:	d00f      	beq.n	80053fc <TIM_Base_SetConfig+0x40>
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	4a43      	ldr	r2, [pc, #268]	@ (80054ec <TIM_Base_SetConfig+0x130>)
 80053e0:	4293      	cmp	r3, r2
 80053e2:	d00b      	beq.n	80053fc <TIM_Base_SetConfig+0x40>
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	4a42      	ldr	r2, [pc, #264]	@ (80054f0 <TIM_Base_SetConfig+0x134>)
 80053e8:	4293      	cmp	r3, r2
 80053ea:	d007      	beq.n	80053fc <TIM_Base_SetConfig+0x40>
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	4a41      	ldr	r2, [pc, #260]	@ (80054f4 <TIM_Base_SetConfig+0x138>)
 80053f0:	4293      	cmp	r3, r2
 80053f2:	d003      	beq.n	80053fc <TIM_Base_SetConfig+0x40>
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	4a40      	ldr	r2, [pc, #256]	@ (80054f8 <TIM_Base_SetConfig+0x13c>)
 80053f8:	4293      	cmp	r3, r2
 80053fa:	d108      	bne.n	800540e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005402:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005404:	683b      	ldr	r3, [r7, #0]
 8005406:	685b      	ldr	r3, [r3, #4]
 8005408:	68fa      	ldr	r2, [r7, #12]
 800540a:	4313      	orrs	r3, r2
 800540c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	4a35      	ldr	r2, [pc, #212]	@ (80054e8 <TIM_Base_SetConfig+0x12c>)
 8005412:	4293      	cmp	r3, r2
 8005414:	d01f      	beq.n	8005456 <TIM_Base_SetConfig+0x9a>
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800541c:	d01b      	beq.n	8005456 <TIM_Base_SetConfig+0x9a>
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	4a32      	ldr	r2, [pc, #200]	@ (80054ec <TIM_Base_SetConfig+0x130>)
 8005422:	4293      	cmp	r3, r2
 8005424:	d017      	beq.n	8005456 <TIM_Base_SetConfig+0x9a>
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	4a31      	ldr	r2, [pc, #196]	@ (80054f0 <TIM_Base_SetConfig+0x134>)
 800542a:	4293      	cmp	r3, r2
 800542c:	d013      	beq.n	8005456 <TIM_Base_SetConfig+0x9a>
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	4a30      	ldr	r2, [pc, #192]	@ (80054f4 <TIM_Base_SetConfig+0x138>)
 8005432:	4293      	cmp	r3, r2
 8005434:	d00f      	beq.n	8005456 <TIM_Base_SetConfig+0x9a>
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	4a2f      	ldr	r2, [pc, #188]	@ (80054f8 <TIM_Base_SetConfig+0x13c>)
 800543a:	4293      	cmp	r3, r2
 800543c:	d00b      	beq.n	8005456 <TIM_Base_SetConfig+0x9a>
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	4a2e      	ldr	r2, [pc, #184]	@ (80054fc <TIM_Base_SetConfig+0x140>)
 8005442:	4293      	cmp	r3, r2
 8005444:	d007      	beq.n	8005456 <TIM_Base_SetConfig+0x9a>
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	4a2d      	ldr	r2, [pc, #180]	@ (8005500 <TIM_Base_SetConfig+0x144>)
 800544a:	4293      	cmp	r3, r2
 800544c:	d003      	beq.n	8005456 <TIM_Base_SetConfig+0x9a>
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	4a2c      	ldr	r2, [pc, #176]	@ (8005504 <TIM_Base_SetConfig+0x148>)
 8005452:	4293      	cmp	r3, r2
 8005454:	d108      	bne.n	8005468 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800545c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800545e:	683b      	ldr	r3, [r7, #0]
 8005460:	68db      	ldr	r3, [r3, #12]
 8005462:	68fa      	ldr	r2, [r7, #12]
 8005464:	4313      	orrs	r3, r2
 8005466:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800546e:	683b      	ldr	r3, [r7, #0]
 8005470:	695b      	ldr	r3, [r3, #20]
 8005472:	4313      	orrs	r3, r2
 8005474:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	68fa      	ldr	r2, [r7, #12]
 800547a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800547c:	683b      	ldr	r3, [r7, #0]
 800547e:	689a      	ldr	r2, [r3, #8]
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005484:	683b      	ldr	r3, [r7, #0]
 8005486:	681a      	ldr	r2, [r3, #0]
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	4a16      	ldr	r2, [pc, #88]	@ (80054e8 <TIM_Base_SetConfig+0x12c>)
 8005490:	4293      	cmp	r3, r2
 8005492:	d00f      	beq.n	80054b4 <TIM_Base_SetConfig+0xf8>
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	4a18      	ldr	r2, [pc, #96]	@ (80054f8 <TIM_Base_SetConfig+0x13c>)
 8005498:	4293      	cmp	r3, r2
 800549a:	d00b      	beq.n	80054b4 <TIM_Base_SetConfig+0xf8>
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	4a17      	ldr	r2, [pc, #92]	@ (80054fc <TIM_Base_SetConfig+0x140>)
 80054a0:	4293      	cmp	r3, r2
 80054a2:	d007      	beq.n	80054b4 <TIM_Base_SetConfig+0xf8>
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	4a16      	ldr	r2, [pc, #88]	@ (8005500 <TIM_Base_SetConfig+0x144>)
 80054a8:	4293      	cmp	r3, r2
 80054aa:	d003      	beq.n	80054b4 <TIM_Base_SetConfig+0xf8>
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	4a15      	ldr	r2, [pc, #84]	@ (8005504 <TIM_Base_SetConfig+0x148>)
 80054b0:	4293      	cmp	r3, r2
 80054b2:	d103      	bne.n	80054bc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80054b4:	683b      	ldr	r3, [r7, #0]
 80054b6:	691a      	ldr	r2, [r3, #16]
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	2201      	movs	r2, #1
 80054c0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	691b      	ldr	r3, [r3, #16]
 80054c6:	f003 0301 	and.w	r3, r3, #1
 80054ca:	2b01      	cmp	r3, #1
 80054cc:	d105      	bne.n	80054da <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	691b      	ldr	r3, [r3, #16]
 80054d2:	f023 0201 	bic.w	r2, r3, #1
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	611a      	str	r2, [r3, #16]
  }
}
 80054da:	bf00      	nop
 80054dc:	3714      	adds	r7, #20
 80054de:	46bd      	mov	sp, r7
 80054e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e4:	4770      	bx	lr
 80054e6:	bf00      	nop
 80054e8:	40012c00 	.word	0x40012c00
 80054ec:	40000400 	.word	0x40000400
 80054f0:	40000800 	.word	0x40000800
 80054f4:	40000c00 	.word	0x40000c00
 80054f8:	40013400 	.word	0x40013400
 80054fc:	40014000 	.word	0x40014000
 8005500:	40014400 	.word	0x40014400
 8005504:	40014800 	.word	0x40014800

08005508 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005508:	b480      	push	{r7}
 800550a:	b087      	sub	sp, #28
 800550c:	af00      	add	r7, sp, #0
 800550e:	60f8      	str	r0, [r7, #12]
 8005510:	60b9      	str	r1, [r7, #8]
 8005512:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	6a1b      	ldr	r3, [r3, #32]
 8005518:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	6a1b      	ldr	r3, [r3, #32]
 800551e:	f023 0201 	bic.w	r2, r3, #1
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	699b      	ldr	r3, [r3, #24]
 800552a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800552c:	693b      	ldr	r3, [r7, #16]
 800552e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005532:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	011b      	lsls	r3, r3, #4
 8005538:	693a      	ldr	r2, [r7, #16]
 800553a:	4313      	orrs	r3, r2
 800553c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800553e:	697b      	ldr	r3, [r7, #20]
 8005540:	f023 030a 	bic.w	r3, r3, #10
 8005544:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005546:	697a      	ldr	r2, [r7, #20]
 8005548:	68bb      	ldr	r3, [r7, #8]
 800554a:	4313      	orrs	r3, r2
 800554c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	693a      	ldr	r2, [r7, #16]
 8005552:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	697a      	ldr	r2, [r7, #20]
 8005558:	621a      	str	r2, [r3, #32]
}
 800555a:	bf00      	nop
 800555c:	371c      	adds	r7, #28
 800555e:	46bd      	mov	sp, r7
 8005560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005564:	4770      	bx	lr

08005566 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005566:	b480      	push	{r7}
 8005568:	b087      	sub	sp, #28
 800556a:	af00      	add	r7, sp, #0
 800556c:	60f8      	str	r0, [r7, #12]
 800556e:	60b9      	str	r1, [r7, #8]
 8005570:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	6a1b      	ldr	r3, [r3, #32]
 8005576:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	6a1b      	ldr	r3, [r3, #32]
 800557c:	f023 0210 	bic.w	r2, r3, #16
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	699b      	ldr	r3, [r3, #24]
 8005588:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800558a:	693b      	ldr	r3, [r7, #16]
 800558c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005590:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	031b      	lsls	r3, r3, #12
 8005596:	693a      	ldr	r2, [r7, #16]
 8005598:	4313      	orrs	r3, r2
 800559a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800559c:	697b      	ldr	r3, [r7, #20]
 800559e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80055a2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80055a4:	68bb      	ldr	r3, [r7, #8]
 80055a6:	011b      	lsls	r3, r3, #4
 80055a8:	697a      	ldr	r2, [r7, #20]
 80055aa:	4313      	orrs	r3, r2
 80055ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	693a      	ldr	r2, [r7, #16]
 80055b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	697a      	ldr	r2, [r7, #20]
 80055b8:	621a      	str	r2, [r3, #32]
}
 80055ba:	bf00      	nop
 80055bc:	371c      	adds	r7, #28
 80055be:	46bd      	mov	sp, r7
 80055c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c4:	4770      	bx	lr

080055c6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80055c6:	b480      	push	{r7}
 80055c8:	b085      	sub	sp, #20
 80055ca:	af00      	add	r7, sp, #0
 80055cc:	6078      	str	r0, [r7, #4]
 80055ce:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	689b      	ldr	r3, [r3, #8]
 80055d4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80055dc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80055de:	683a      	ldr	r2, [r7, #0]
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	4313      	orrs	r3, r2
 80055e4:	f043 0307 	orr.w	r3, r3, #7
 80055e8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	68fa      	ldr	r2, [r7, #12]
 80055ee:	609a      	str	r2, [r3, #8]
}
 80055f0:	bf00      	nop
 80055f2:	3714      	adds	r7, #20
 80055f4:	46bd      	mov	sp, r7
 80055f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055fa:	4770      	bx	lr

080055fc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80055fc:	b480      	push	{r7}
 80055fe:	b087      	sub	sp, #28
 8005600:	af00      	add	r7, sp, #0
 8005602:	60f8      	str	r0, [r7, #12]
 8005604:	60b9      	str	r1, [r7, #8]
 8005606:	607a      	str	r2, [r7, #4]
 8005608:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	689b      	ldr	r3, [r3, #8]
 800560e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005610:	697b      	ldr	r3, [r7, #20]
 8005612:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005616:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005618:	683b      	ldr	r3, [r7, #0]
 800561a:	021a      	lsls	r2, r3, #8
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	431a      	orrs	r2, r3
 8005620:	68bb      	ldr	r3, [r7, #8]
 8005622:	4313      	orrs	r3, r2
 8005624:	697a      	ldr	r2, [r7, #20]
 8005626:	4313      	orrs	r3, r2
 8005628:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	697a      	ldr	r2, [r7, #20]
 800562e:	609a      	str	r2, [r3, #8]
}
 8005630:	bf00      	nop
 8005632:	371c      	adds	r7, #28
 8005634:	46bd      	mov	sp, r7
 8005636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563a:	4770      	bx	lr

0800563c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800563c:	b480      	push	{r7}
 800563e:	b085      	sub	sp, #20
 8005640:	af00      	add	r7, sp, #0
 8005642:	6078      	str	r0, [r7, #4]
 8005644:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800564c:	2b01      	cmp	r3, #1
 800564e:	d101      	bne.n	8005654 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005650:	2302      	movs	r3, #2
 8005652:	e068      	b.n	8005726 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2201      	movs	r2, #1
 8005658:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	2202      	movs	r2, #2
 8005660:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	685b      	ldr	r3, [r3, #4]
 800566a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	689b      	ldr	r3, [r3, #8]
 8005672:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	4a2e      	ldr	r2, [pc, #184]	@ (8005734 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800567a:	4293      	cmp	r3, r2
 800567c:	d004      	beq.n	8005688 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	4a2d      	ldr	r2, [pc, #180]	@ (8005738 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005684:	4293      	cmp	r3, r2
 8005686:	d108      	bne.n	800569a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800568e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005690:	683b      	ldr	r3, [r7, #0]
 8005692:	685b      	ldr	r3, [r3, #4]
 8005694:	68fa      	ldr	r2, [r7, #12]
 8005696:	4313      	orrs	r3, r2
 8005698:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80056a0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80056a2:	683b      	ldr	r3, [r7, #0]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	68fa      	ldr	r2, [r7, #12]
 80056a8:	4313      	orrs	r3, r2
 80056aa:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	68fa      	ldr	r2, [r7, #12]
 80056b2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	4a1e      	ldr	r2, [pc, #120]	@ (8005734 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80056ba:	4293      	cmp	r3, r2
 80056bc:	d01d      	beq.n	80056fa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056c6:	d018      	beq.n	80056fa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	4a1b      	ldr	r2, [pc, #108]	@ (800573c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80056ce:	4293      	cmp	r3, r2
 80056d0:	d013      	beq.n	80056fa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	4a1a      	ldr	r2, [pc, #104]	@ (8005740 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80056d8:	4293      	cmp	r3, r2
 80056da:	d00e      	beq.n	80056fa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	4a18      	ldr	r2, [pc, #96]	@ (8005744 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80056e2:	4293      	cmp	r3, r2
 80056e4:	d009      	beq.n	80056fa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	4a13      	ldr	r2, [pc, #76]	@ (8005738 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80056ec:	4293      	cmp	r3, r2
 80056ee:	d004      	beq.n	80056fa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	4a14      	ldr	r2, [pc, #80]	@ (8005748 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80056f6:	4293      	cmp	r3, r2
 80056f8:	d10c      	bne.n	8005714 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80056fa:	68bb      	ldr	r3, [r7, #8]
 80056fc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005700:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005702:	683b      	ldr	r3, [r7, #0]
 8005704:	689b      	ldr	r3, [r3, #8]
 8005706:	68ba      	ldr	r2, [r7, #8]
 8005708:	4313      	orrs	r3, r2
 800570a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	68ba      	ldr	r2, [r7, #8]
 8005712:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2201      	movs	r2, #1
 8005718:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	2200      	movs	r2, #0
 8005720:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005724:	2300      	movs	r3, #0
}
 8005726:	4618      	mov	r0, r3
 8005728:	3714      	adds	r7, #20
 800572a:	46bd      	mov	sp, r7
 800572c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005730:	4770      	bx	lr
 8005732:	bf00      	nop
 8005734:	40012c00 	.word	0x40012c00
 8005738:	40013400 	.word	0x40013400
 800573c:	40000400 	.word	0x40000400
 8005740:	40000800 	.word	0x40000800
 8005744:	40000c00 	.word	0x40000c00
 8005748:	40014000 	.word	0x40014000

0800574c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800574c:	b480      	push	{r7}
 800574e:	b083      	sub	sp, #12
 8005750:	af00      	add	r7, sp, #0
 8005752:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005754:	bf00      	nop
 8005756:	370c      	adds	r7, #12
 8005758:	46bd      	mov	sp, r7
 800575a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575e:	4770      	bx	lr

08005760 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005760:	b480      	push	{r7}
 8005762:	b083      	sub	sp, #12
 8005764:	af00      	add	r7, sp, #0
 8005766:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005768:	bf00      	nop
 800576a:	370c      	adds	r7, #12
 800576c:	46bd      	mov	sp, r7
 800576e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005772:	4770      	bx	lr

08005774 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005774:	b480      	push	{r7}
 8005776:	b083      	sub	sp, #12
 8005778:	af00      	add	r7, sp, #0
 800577a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800577c:	bf00      	nop
 800577e:	370c      	adds	r7, #12
 8005780:	46bd      	mov	sp, r7
 8005782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005786:	4770      	bx	lr

08005788 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005788:	b580      	push	{r7, lr}
 800578a:	b082      	sub	sp, #8
 800578c:	af00      	add	r7, sp, #0
 800578e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	2b00      	cmp	r3, #0
 8005794:	d101      	bne.n	800579a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005796:	2301      	movs	r3, #1
 8005798:	e042      	b.n	8005820 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d106      	bne.n	80057b2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2200      	movs	r2, #0
 80057a8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80057ac:	6878      	ldr	r0, [r7, #4]
 80057ae:	f7fc f94b 	bl	8001a48 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	2224      	movs	r2, #36	@ 0x24
 80057b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	681a      	ldr	r2, [r3, #0]
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	f022 0201 	bic.w	r2, r2, #1
 80057c8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d002      	beq.n	80057d8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80057d2:	6878      	ldr	r0, [r7, #4]
 80057d4:	f000 fbb2 	bl	8005f3c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80057d8:	6878      	ldr	r0, [r7, #4]
 80057da:	f000 f8b3 	bl	8005944 <UART_SetConfig>
 80057de:	4603      	mov	r3, r0
 80057e0:	2b01      	cmp	r3, #1
 80057e2:	d101      	bne.n	80057e8 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80057e4:	2301      	movs	r3, #1
 80057e6:	e01b      	b.n	8005820 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	685a      	ldr	r2, [r3, #4]
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80057f6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	689a      	ldr	r2, [r3, #8]
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005806:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	681a      	ldr	r2, [r3, #0]
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	f042 0201 	orr.w	r2, r2, #1
 8005816:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005818:	6878      	ldr	r0, [r7, #4]
 800581a:	f000 fc31 	bl	8006080 <UART_CheckIdleState>
 800581e:	4603      	mov	r3, r0
}
 8005820:	4618      	mov	r0, r3
 8005822:	3708      	adds	r7, #8
 8005824:	46bd      	mov	sp, r7
 8005826:	bd80      	pop	{r7, pc}

08005828 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005828:	b580      	push	{r7, lr}
 800582a:	b08a      	sub	sp, #40	@ 0x28
 800582c:	af02      	add	r7, sp, #8
 800582e:	60f8      	str	r0, [r7, #12]
 8005830:	60b9      	str	r1, [r7, #8]
 8005832:	603b      	str	r3, [r7, #0]
 8005834:	4613      	mov	r3, r2
 8005836:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800583e:	2b20      	cmp	r3, #32
 8005840:	d17b      	bne.n	800593a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8005842:	68bb      	ldr	r3, [r7, #8]
 8005844:	2b00      	cmp	r3, #0
 8005846:	d002      	beq.n	800584e <HAL_UART_Transmit+0x26>
 8005848:	88fb      	ldrh	r3, [r7, #6]
 800584a:	2b00      	cmp	r3, #0
 800584c:	d101      	bne.n	8005852 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800584e:	2301      	movs	r3, #1
 8005850:	e074      	b.n	800593c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	2200      	movs	r2, #0
 8005856:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	2221      	movs	r2, #33	@ 0x21
 800585e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005862:	f7fc fb0f 	bl	8001e84 <HAL_GetTick>
 8005866:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	88fa      	ldrh	r2, [r7, #6]
 800586c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	88fa      	ldrh	r2, [r7, #6]
 8005874:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	689b      	ldr	r3, [r3, #8]
 800587c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005880:	d108      	bne.n	8005894 <HAL_UART_Transmit+0x6c>
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	691b      	ldr	r3, [r3, #16]
 8005886:	2b00      	cmp	r3, #0
 8005888:	d104      	bne.n	8005894 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800588a:	2300      	movs	r3, #0
 800588c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800588e:	68bb      	ldr	r3, [r7, #8]
 8005890:	61bb      	str	r3, [r7, #24]
 8005892:	e003      	b.n	800589c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005894:	68bb      	ldr	r3, [r7, #8]
 8005896:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005898:	2300      	movs	r3, #0
 800589a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800589c:	e030      	b.n	8005900 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800589e:	683b      	ldr	r3, [r7, #0]
 80058a0:	9300      	str	r3, [sp, #0]
 80058a2:	697b      	ldr	r3, [r7, #20]
 80058a4:	2200      	movs	r2, #0
 80058a6:	2180      	movs	r1, #128	@ 0x80
 80058a8:	68f8      	ldr	r0, [r7, #12]
 80058aa:	f000 fc93 	bl	80061d4 <UART_WaitOnFlagUntilTimeout>
 80058ae:	4603      	mov	r3, r0
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d005      	beq.n	80058c0 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	2220      	movs	r2, #32
 80058b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80058bc:	2303      	movs	r3, #3
 80058be:	e03d      	b.n	800593c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80058c0:	69fb      	ldr	r3, [r7, #28]
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d10b      	bne.n	80058de <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80058c6:	69bb      	ldr	r3, [r7, #24]
 80058c8:	881a      	ldrh	r2, [r3, #0]
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80058d2:	b292      	uxth	r2, r2
 80058d4:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80058d6:	69bb      	ldr	r3, [r7, #24]
 80058d8:	3302      	adds	r3, #2
 80058da:	61bb      	str	r3, [r7, #24]
 80058dc:	e007      	b.n	80058ee <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80058de:	69fb      	ldr	r3, [r7, #28]
 80058e0:	781a      	ldrb	r2, [r3, #0]
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80058e8:	69fb      	ldr	r3, [r7, #28]
 80058ea:	3301      	adds	r3, #1
 80058ec:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80058f4:	b29b      	uxth	r3, r3
 80058f6:	3b01      	subs	r3, #1
 80058f8:	b29a      	uxth	r2, r3
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005906:	b29b      	uxth	r3, r3
 8005908:	2b00      	cmp	r3, #0
 800590a:	d1c8      	bne.n	800589e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800590c:	683b      	ldr	r3, [r7, #0]
 800590e:	9300      	str	r3, [sp, #0]
 8005910:	697b      	ldr	r3, [r7, #20]
 8005912:	2200      	movs	r2, #0
 8005914:	2140      	movs	r1, #64	@ 0x40
 8005916:	68f8      	ldr	r0, [r7, #12]
 8005918:	f000 fc5c 	bl	80061d4 <UART_WaitOnFlagUntilTimeout>
 800591c:	4603      	mov	r3, r0
 800591e:	2b00      	cmp	r3, #0
 8005920:	d005      	beq.n	800592e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	2220      	movs	r2, #32
 8005926:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800592a:	2303      	movs	r3, #3
 800592c:	e006      	b.n	800593c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	2220      	movs	r2, #32
 8005932:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8005936:	2300      	movs	r3, #0
 8005938:	e000      	b.n	800593c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800593a:	2302      	movs	r3, #2
  }
}
 800593c:	4618      	mov	r0, r3
 800593e:	3720      	adds	r7, #32
 8005940:	46bd      	mov	sp, r7
 8005942:	bd80      	pop	{r7, pc}

08005944 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005944:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005948:	b08c      	sub	sp, #48	@ 0x30
 800594a:	af00      	add	r7, sp, #0
 800594c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800594e:	2300      	movs	r3, #0
 8005950:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005954:	697b      	ldr	r3, [r7, #20]
 8005956:	689a      	ldr	r2, [r3, #8]
 8005958:	697b      	ldr	r3, [r7, #20]
 800595a:	691b      	ldr	r3, [r3, #16]
 800595c:	431a      	orrs	r2, r3
 800595e:	697b      	ldr	r3, [r7, #20]
 8005960:	695b      	ldr	r3, [r3, #20]
 8005962:	431a      	orrs	r2, r3
 8005964:	697b      	ldr	r3, [r7, #20]
 8005966:	69db      	ldr	r3, [r3, #28]
 8005968:	4313      	orrs	r3, r2
 800596a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800596c:	697b      	ldr	r3, [r7, #20]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	681a      	ldr	r2, [r3, #0]
 8005972:	4baa      	ldr	r3, [pc, #680]	@ (8005c1c <UART_SetConfig+0x2d8>)
 8005974:	4013      	ands	r3, r2
 8005976:	697a      	ldr	r2, [r7, #20]
 8005978:	6812      	ldr	r2, [r2, #0]
 800597a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800597c:	430b      	orrs	r3, r1
 800597e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005980:	697b      	ldr	r3, [r7, #20]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	685b      	ldr	r3, [r3, #4]
 8005986:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800598a:	697b      	ldr	r3, [r7, #20]
 800598c:	68da      	ldr	r2, [r3, #12]
 800598e:	697b      	ldr	r3, [r7, #20]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	430a      	orrs	r2, r1
 8005994:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005996:	697b      	ldr	r3, [r7, #20]
 8005998:	699b      	ldr	r3, [r3, #24]
 800599a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800599c:	697b      	ldr	r3, [r7, #20]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	4a9f      	ldr	r2, [pc, #636]	@ (8005c20 <UART_SetConfig+0x2dc>)
 80059a2:	4293      	cmp	r3, r2
 80059a4:	d004      	beq.n	80059b0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80059a6:	697b      	ldr	r3, [r7, #20]
 80059a8:	6a1b      	ldr	r3, [r3, #32]
 80059aa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80059ac:	4313      	orrs	r3, r2
 80059ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80059b0:	697b      	ldr	r3, [r7, #20]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	689b      	ldr	r3, [r3, #8]
 80059b6:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80059ba:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80059be:	697a      	ldr	r2, [r7, #20]
 80059c0:	6812      	ldr	r2, [r2, #0]
 80059c2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80059c4:	430b      	orrs	r3, r1
 80059c6:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80059c8:	697b      	ldr	r3, [r7, #20]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059ce:	f023 010f 	bic.w	r1, r3, #15
 80059d2:	697b      	ldr	r3, [r7, #20]
 80059d4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80059d6:	697b      	ldr	r3, [r7, #20]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	430a      	orrs	r2, r1
 80059dc:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80059de:	697b      	ldr	r3, [r7, #20]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	4a90      	ldr	r2, [pc, #576]	@ (8005c24 <UART_SetConfig+0x2e0>)
 80059e4:	4293      	cmp	r3, r2
 80059e6:	d125      	bne.n	8005a34 <UART_SetConfig+0xf0>
 80059e8:	4b8f      	ldr	r3, [pc, #572]	@ (8005c28 <UART_SetConfig+0x2e4>)
 80059ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059ee:	f003 0303 	and.w	r3, r3, #3
 80059f2:	2b03      	cmp	r3, #3
 80059f4:	d81a      	bhi.n	8005a2c <UART_SetConfig+0xe8>
 80059f6:	a201      	add	r2, pc, #4	@ (adr r2, 80059fc <UART_SetConfig+0xb8>)
 80059f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059fc:	08005a0d 	.word	0x08005a0d
 8005a00:	08005a1d 	.word	0x08005a1d
 8005a04:	08005a15 	.word	0x08005a15
 8005a08:	08005a25 	.word	0x08005a25
 8005a0c:	2301      	movs	r3, #1
 8005a0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005a12:	e116      	b.n	8005c42 <UART_SetConfig+0x2fe>
 8005a14:	2302      	movs	r3, #2
 8005a16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005a1a:	e112      	b.n	8005c42 <UART_SetConfig+0x2fe>
 8005a1c:	2304      	movs	r3, #4
 8005a1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005a22:	e10e      	b.n	8005c42 <UART_SetConfig+0x2fe>
 8005a24:	2308      	movs	r3, #8
 8005a26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005a2a:	e10a      	b.n	8005c42 <UART_SetConfig+0x2fe>
 8005a2c:	2310      	movs	r3, #16
 8005a2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005a32:	e106      	b.n	8005c42 <UART_SetConfig+0x2fe>
 8005a34:	697b      	ldr	r3, [r7, #20]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	4a7c      	ldr	r2, [pc, #496]	@ (8005c2c <UART_SetConfig+0x2e8>)
 8005a3a:	4293      	cmp	r3, r2
 8005a3c:	d138      	bne.n	8005ab0 <UART_SetConfig+0x16c>
 8005a3e:	4b7a      	ldr	r3, [pc, #488]	@ (8005c28 <UART_SetConfig+0x2e4>)
 8005a40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a44:	f003 030c 	and.w	r3, r3, #12
 8005a48:	2b0c      	cmp	r3, #12
 8005a4a:	d82d      	bhi.n	8005aa8 <UART_SetConfig+0x164>
 8005a4c:	a201      	add	r2, pc, #4	@ (adr r2, 8005a54 <UART_SetConfig+0x110>)
 8005a4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a52:	bf00      	nop
 8005a54:	08005a89 	.word	0x08005a89
 8005a58:	08005aa9 	.word	0x08005aa9
 8005a5c:	08005aa9 	.word	0x08005aa9
 8005a60:	08005aa9 	.word	0x08005aa9
 8005a64:	08005a99 	.word	0x08005a99
 8005a68:	08005aa9 	.word	0x08005aa9
 8005a6c:	08005aa9 	.word	0x08005aa9
 8005a70:	08005aa9 	.word	0x08005aa9
 8005a74:	08005a91 	.word	0x08005a91
 8005a78:	08005aa9 	.word	0x08005aa9
 8005a7c:	08005aa9 	.word	0x08005aa9
 8005a80:	08005aa9 	.word	0x08005aa9
 8005a84:	08005aa1 	.word	0x08005aa1
 8005a88:	2300      	movs	r3, #0
 8005a8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005a8e:	e0d8      	b.n	8005c42 <UART_SetConfig+0x2fe>
 8005a90:	2302      	movs	r3, #2
 8005a92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005a96:	e0d4      	b.n	8005c42 <UART_SetConfig+0x2fe>
 8005a98:	2304      	movs	r3, #4
 8005a9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005a9e:	e0d0      	b.n	8005c42 <UART_SetConfig+0x2fe>
 8005aa0:	2308      	movs	r3, #8
 8005aa2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005aa6:	e0cc      	b.n	8005c42 <UART_SetConfig+0x2fe>
 8005aa8:	2310      	movs	r3, #16
 8005aaa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005aae:	e0c8      	b.n	8005c42 <UART_SetConfig+0x2fe>
 8005ab0:	697b      	ldr	r3, [r7, #20]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	4a5e      	ldr	r2, [pc, #376]	@ (8005c30 <UART_SetConfig+0x2ec>)
 8005ab6:	4293      	cmp	r3, r2
 8005ab8:	d125      	bne.n	8005b06 <UART_SetConfig+0x1c2>
 8005aba:	4b5b      	ldr	r3, [pc, #364]	@ (8005c28 <UART_SetConfig+0x2e4>)
 8005abc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ac0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005ac4:	2b30      	cmp	r3, #48	@ 0x30
 8005ac6:	d016      	beq.n	8005af6 <UART_SetConfig+0x1b2>
 8005ac8:	2b30      	cmp	r3, #48	@ 0x30
 8005aca:	d818      	bhi.n	8005afe <UART_SetConfig+0x1ba>
 8005acc:	2b20      	cmp	r3, #32
 8005ace:	d00a      	beq.n	8005ae6 <UART_SetConfig+0x1a2>
 8005ad0:	2b20      	cmp	r3, #32
 8005ad2:	d814      	bhi.n	8005afe <UART_SetConfig+0x1ba>
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d002      	beq.n	8005ade <UART_SetConfig+0x19a>
 8005ad8:	2b10      	cmp	r3, #16
 8005ada:	d008      	beq.n	8005aee <UART_SetConfig+0x1aa>
 8005adc:	e00f      	b.n	8005afe <UART_SetConfig+0x1ba>
 8005ade:	2300      	movs	r3, #0
 8005ae0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005ae4:	e0ad      	b.n	8005c42 <UART_SetConfig+0x2fe>
 8005ae6:	2302      	movs	r3, #2
 8005ae8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005aec:	e0a9      	b.n	8005c42 <UART_SetConfig+0x2fe>
 8005aee:	2304      	movs	r3, #4
 8005af0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005af4:	e0a5      	b.n	8005c42 <UART_SetConfig+0x2fe>
 8005af6:	2308      	movs	r3, #8
 8005af8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005afc:	e0a1      	b.n	8005c42 <UART_SetConfig+0x2fe>
 8005afe:	2310      	movs	r3, #16
 8005b00:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005b04:	e09d      	b.n	8005c42 <UART_SetConfig+0x2fe>
 8005b06:	697b      	ldr	r3, [r7, #20]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	4a4a      	ldr	r2, [pc, #296]	@ (8005c34 <UART_SetConfig+0x2f0>)
 8005b0c:	4293      	cmp	r3, r2
 8005b0e:	d125      	bne.n	8005b5c <UART_SetConfig+0x218>
 8005b10:	4b45      	ldr	r3, [pc, #276]	@ (8005c28 <UART_SetConfig+0x2e4>)
 8005b12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b16:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005b1a:	2bc0      	cmp	r3, #192	@ 0xc0
 8005b1c:	d016      	beq.n	8005b4c <UART_SetConfig+0x208>
 8005b1e:	2bc0      	cmp	r3, #192	@ 0xc0
 8005b20:	d818      	bhi.n	8005b54 <UART_SetConfig+0x210>
 8005b22:	2b80      	cmp	r3, #128	@ 0x80
 8005b24:	d00a      	beq.n	8005b3c <UART_SetConfig+0x1f8>
 8005b26:	2b80      	cmp	r3, #128	@ 0x80
 8005b28:	d814      	bhi.n	8005b54 <UART_SetConfig+0x210>
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d002      	beq.n	8005b34 <UART_SetConfig+0x1f0>
 8005b2e:	2b40      	cmp	r3, #64	@ 0x40
 8005b30:	d008      	beq.n	8005b44 <UART_SetConfig+0x200>
 8005b32:	e00f      	b.n	8005b54 <UART_SetConfig+0x210>
 8005b34:	2300      	movs	r3, #0
 8005b36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005b3a:	e082      	b.n	8005c42 <UART_SetConfig+0x2fe>
 8005b3c:	2302      	movs	r3, #2
 8005b3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005b42:	e07e      	b.n	8005c42 <UART_SetConfig+0x2fe>
 8005b44:	2304      	movs	r3, #4
 8005b46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005b4a:	e07a      	b.n	8005c42 <UART_SetConfig+0x2fe>
 8005b4c:	2308      	movs	r3, #8
 8005b4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005b52:	e076      	b.n	8005c42 <UART_SetConfig+0x2fe>
 8005b54:	2310      	movs	r3, #16
 8005b56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005b5a:	e072      	b.n	8005c42 <UART_SetConfig+0x2fe>
 8005b5c:	697b      	ldr	r3, [r7, #20]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	4a35      	ldr	r2, [pc, #212]	@ (8005c38 <UART_SetConfig+0x2f4>)
 8005b62:	4293      	cmp	r3, r2
 8005b64:	d12a      	bne.n	8005bbc <UART_SetConfig+0x278>
 8005b66:	4b30      	ldr	r3, [pc, #192]	@ (8005c28 <UART_SetConfig+0x2e4>)
 8005b68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b6c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005b70:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005b74:	d01a      	beq.n	8005bac <UART_SetConfig+0x268>
 8005b76:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005b7a:	d81b      	bhi.n	8005bb4 <UART_SetConfig+0x270>
 8005b7c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005b80:	d00c      	beq.n	8005b9c <UART_SetConfig+0x258>
 8005b82:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005b86:	d815      	bhi.n	8005bb4 <UART_SetConfig+0x270>
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d003      	beq.n	8005b94 <UART_SetConfig+0x250>
 8005b8c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005b90:	d008      	beq.n	8005ba4 <UART_SetConfig+0x260>
 8005b92:	e00f      	b.n	8005bb4 <UART_SetConfig+0x270>
 8005b94:	2300      	movs	r3, #0
 8005b96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005b9a:	e052      	b.n	8005c42 <UART_SetConfig+0x2fe>
 8005b9c:	2302      	movs	r3, #2
 8005b9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005ba2:	e04e      	b.n	8005c42 <UART_SetConfig+0x2fe>
 8005ba4:	2304      	movs	r3, #4
 8005ba6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005baa:	e04a      	b.n	8005c42 <UART_SetConfig+0x2fe>
 8005bac:	2308      	movs	r3, #8
 8005bae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005bb2:	e046      	b.n	8005c42 <UART_SetConfig+0x2fe>
 8005bb4:	2310      	movs	r3, #16
 8005bb6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005bba:	e042      	b.n	8005c42 <UART_SetConfig+0x2fe>
 8005bbc:	697b      	ldr	r3, [r7, #20]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	4a17      	ldr	r2, [pc, #92]	@ (8005c20 <UART_SetConfig+0x2dc>)
 8005bc2:	4293      	cmp	r3, r2
 8005bc4:	d13a      	bne.n	8005c3c <UART_SetConfig+0x2f8>
 8005bc6:	4b18      	ldr	r3, [pc, #96]	@ (8005c28 <UART_SetConfig+0x2e4>)
 8005bc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005bcc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005bd0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005bd4:	d01a      	beq.n	8005c0c <UART_SetConfig+0x2c8>
 8005bd6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005bda:	d81b      	bhi.n	8005c14 <UART_SetConfig+0x2d0>
 8005bdc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005be0:	d00c      	beq.n	8005bfc <UART_SetConfig+0x2b8>
 8005be2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005be6:	d815      	bhi.n	8005c14 <UART_SetConfig+0x2d0>
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d003      	beq.n	8005bf4 <UART_SetConfig+0x2b0>
 8005bec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005bf0:	d008      	beq.n	8005c04 <UART_SetConfig+0x2c0>
 8005bf2:	e00f      	b.n	8005c14 <UART_SetConfig+0x2d0>
 8005bf4:	2300      	movs	r3, #0
 8005bf6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005bfa:	e022      	b.n	8005c42 <UART_SetConfig+0x2fe>
 8005bfc:	2302      	movs	r3, #2
 8005bfe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c02:	e01e      	b.n	8005c42 <UART_SetConfig+0x2fe>
 8005c04:	2304      	movs	r3, #4
 8005c06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c0a:	e01a      	b.n	8005c42 <UART_SetConfig+0x2fe>
 8005c0c:	2308      	movs	r3, #8
 8005c0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c12:	e016      	b.n	8005c42 <UART_SetConfig+0x2fe>
 8005c14:	2310      	movs	r3, #16
 8005c16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c1a:	e012      	b.n	8005c42 <UART_SetConfig+0x2fe>
 8005c1c:	cfff69f3 	.word	0xcfff69f3
 8005c20:	40008000 	.word	0x40008000
 8005c24:	40013800 	.word	0x40013800
 8005c28:	40021000 	.word	0x40021000
 8005c2c:	40004400 	.word	0x40004400
 8005c30:	40004800 	.word	0x40004800
 8005c34:	40004c00 	.word	0x40004c00
 8005c38:	40005000 	.word	0x40005000
 8005c3c:	2310      	movs	r3, #16
 8005c3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005c42:	697b      	ldr	r3, [r7, #20]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	4aae      	ldr	r2, [pc, #696]	@ (8005f00 <UART_SetConfig+0x5bc>)
 8005c48:	4293      	cmp	r3, r2
 8005c4a:	f040 8097 	bne.w	8005d7c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005c4e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005c52:	2b08      	cmp	r3, #8
 8005c54:	d823      	bhi.n	8005c9e <UART_SetConfig+0x35a>
 8005c56:	a201      	add	r2, pc, #4	@ (adr r2, 8005c5c <UART_SetConfig+0x318>)
 8005c58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c5c:	08005c81 	.word	0x08005c81
 8005c60:	08005c9f 	.word	0x08005c9f
 8005c64:	08005c89 	.word	0x08005c89
 8005c68:	08005c9f 	.word	0x08005c9f
 8005c6c:	08005c8f 	.word	0x08005c8f
 8005c70:	08005c9f 	.word	0x08005c9f
 8005c74:	08005c9f 	.word	0x08005c9f
 8005c78:	08005c9f 	.word	0x08005c9f
 8005c7c:	08005c97 	.word	0x08005c97
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005c80:	f7fe fad6 	bl	8004230 <HAL_RCC_GetPCLK1Freq>
 8005c84:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005c86:	e010      	b.n	8005caa <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005c88:	4b9e      	ldr	r3, [pc, #632]	@ (8005f04 <UART_SetConfig+0x5c0>)
 8005c8a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005c8c:	e00d      	b.n	8005caa <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005c8e:	f7fe fa37 	bl	8004100 <HAL_RCC_GetSysClockFreq>
 8005c92:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005c94:	e009      	b.n	8005caa <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005c96:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005c9a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005c9c:	e005      	b.n	8005caa <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8005c9e:	2300      	movs	r3, #0
 8005ca0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005ca2:	2301      	movs	r3, #1
 8005ca4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005ca8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005caa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	f000 8130 	beq.w	8005f12 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005cb2:	697b      	ldr	r3, [r7, #20]
 8005cb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cb6:	4a94      	ldr	r2, [pc, #592]	@ (8005f08 <UART_SetConfig+0x5c4>)
 8005cb8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005cbc:	461a      	mov	r2, r3
 8005cbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cc0:	fbb3 f3f2 	udiv	r3, r3, r2
 8005cc4:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005cc6:	697b      	ldr	r3, [r7, #20]
 8005cc8:	685a      	ldr	r2, [r3, #4]
 8005cca:	4613      	mov	r3, r2
 8005ccc:	005b      	lsls	r3, r3, #1
 8005cce:	4413      	add	r3, r2
 8005cd0:	69ba      	ldr	r2, [r7, #24]
 8005cd2:	429a      	cmp	r2, r3
 8005cd4:	d305      	bcc.n	8005ce2 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005cd6:	697b      	ldr	r3, [r7, #20]
 8005cd8:	685b      	ldr	r3, [r3, #4]
 8005cda:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005cdc:	69ba      	ldr	r2, [r7, #24]
 8005cde:	429a      	cmp	r2, r3
 8005ce0:	d903      	bls.n	8005cea <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8005ce2:	2301      	movs	r3, #1
 8005ce4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005ce8:	e113      	b.n	8005f12 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005cea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cec:	2200      	movs	r2, #0
 8005cee:	60bb      	str	r3, [r7, #8]
 8005cf0:	60fa      	str	r2, [r7, #12]
 8005cf2:	697b      	ldr	r3, [r7, #20]
 8005cf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cf6:	4a84      	ldr	r2, [pc, #528]	@ (8005f08 <UART_SetConfig+0x5c4>)
 8005cf8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005cfc:	b29b      	uxth	r3, r3
 8005cfe:	2200      	movs	r2, #0
 8005d00:	603b      	str	r3, [r7, #0]
 8005d02:	607a      	str	r2, [r7, #4]
 8005d04:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005d08:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005d0c:	f7fa ff64 	bl	8000bd8 <__aeabi_uldivmod>
 8005d10:	4602      	mov	r2, r0
 8005d12:	460b      	mov	r3, r1
 8005d14:	4610      	mov	r0, r2
 8005d16:	4619      	mov	r1, r3
 8005d18:	f04f 0200 	mov.w	r2, #0
 8005d1c:	f04f 0300 	mov.w	r3, #0
 8005d20:	020b      	lsls	r3, r1, #8
 8005d22:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005d26:	0202      	lsls	r2, r0, #8
 8005d28:	6979      	ldr	r1, [r7, #20]
 8005d2a:	6849      	ldr	r1, [r1, #4]
 8005d2c:	0849      	lsrs	r1, r1, #1
 8005d2e:	2000      	movs	r0, #0
 8005d30:	460c      	mov	r4, r1
 8005d32:	4605      	mov	r5, r0
 8005d34:	eb12 0804 	adds.w	r8, r2, r4
 8005d38:	eb43 0905 	adc.w	r9, r3, r5
 8005d3c:	697b      	ldr	r3, [r7, #20]
 8005d3e:	685b      	ldr	r3, [r3, #4]
 8005d40:	2200      	movs	r2, #0
 8005d42:	469a      	mov	sl, r3
 8005d44:	4693      	mov	fp, r2
 8005d46:	4652      	mov	r2, sl
 8005d48:	465b      	mov	r3, fp
 8005d4a:	4640      	mov	r0, r8
 8005d4c:	4649      	mov	r1, r9
 8005d4e:	f7fa ff43 	bl	8000bd8 <__aeabi_uldivmod>
 8005d52:	4602      	mov	r2, r0
 8005d54:	460b      	mov	r3, r1
 8005d56:	4613      	mov	r3, r2
 8005d58:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005d5a:	6a3b      	ldr	r3, [r7, #32]
 8005d5c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005d60:	d308      	bcc.n	8005d74 <UART_SetConfig+0x430>
 8005d62:	6a3b      	ldr	r3, [r7, #32]
 8005d64:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005d68:	d204      	bcs.n	8005d74 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8005d6a:	697b      	ldr	r3, [r7, #20]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	6a3a      	ldr	r2, [r7, #32]
 8005d70:	60da      	str	r2, [r3, #12]
 8005d72:	e0ce      	b.n	8005f12 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8005d74:	2301      	movs	r3, #1
 8005d76:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005d7a:	e0ca      	b.n	8005f12 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005d7c:	697b      	ldr	r3, [r7, #20]
 8005d7e:	69db      	ldr	r3, [r3, #28]
 8005d80:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005d84:	d166      	bne.n	8005e54 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8005d86:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005d8a:	2b08      	cmp	r3, #8
 8005d8c:	d827      	bhi.n	8005dde <UART_SetConfig+0x49a>
 8005d8e:	a201      	add	r2, pc, #4	@ (adr r2, 8005d94 <UART_SetConfig+0x450>)
 8005d90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d94:	08005db9 	.word	0x08005db9
 8005d98:	08005dc1 	.word	0x08005dc1
 8005d9c:	08005dc9 	.word	0x08005dc9
 8005da0:	08005ddf 	.word	0x08005ddf
 8005da4:	08005dcf 	.word	0x08005dcf
 8005da8:	08005ddf 	.word	0x08005ddf
 8005dac:	08005ddf 	.word	0x08005ddf
 8005db0:	08005ddf 	.word	0x08005ddf
 8005db4:	08005dd7 	.word	0x08005dd7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005db8:	f7fe fa3a 	bl	8004230 <HAL_RCC_GetPCLK1Freq>
 8005dbc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005dbe:	e014      	b.n	8005dea <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005dc0:	f7fe fa4c 	bl	800425c <HAL_RCC_GetPCLK2Freq>
 8005dc4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005dc6:	e010      	b.n	8005dea <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005dc8:	4b4e      	ldr	r3, [pc, #312]	@ (8005f04 <UART_SetConfig+0x5c0>)
 8005dca:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005dcc:	e00d      	b.n	8005dea <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005dce:	f7fe f997 	bl	8004100 <HAL_RCC_GetSysClockFreq>
 8005dd2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005dd4:	e009      	b.n	8005dea <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005dd6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005dda:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005ddc:	e005      	b.n	8005dea <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8005dde:	2300      	movs	r3, #0
 8005de0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005de2:	2301      	movs	r3, #1
 8005de4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005de8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005dea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	f000 8090 	beq.w	8005f12 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005df2:	697b      	ldr	r3, [r7, #20]
 8005df4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005df6:	4a44      	ldr	r2, [pc, #272]	@ (8005f08 <UART_SetConfig+0x5c4>)
 8005df8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005dfc:	461a      	mov	r2, r3
 8005dfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e00:	fbb3 f3f2 	udiv	r3, r3, r2
 8005e04:	005a      	lsls	r2, r3, #1
 8005e06:	697b      	ldr	r3, [r7, #20]
 8005e08:	685b      	ldr	r3, [r3, #4]
 8005e0a:	085b      	lsrs	r3, r3, #1
 8005e0c:	441a      	add	r2, r3
 8005e0e:	697b      	ldr	r3, [r7, #20]
 8005e10:	685b      	ldr	r3, [r3, #4]
 8005e12:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e16:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005e18:	6a3b      	ldr	r3, [r7, #32]
 8005e1a:	2b0f      	cmp	r3, #15
 8005e1c:	d916      	bls.n	8005e4c <UART_SetConfig+0x508>
 8005e1e:	6a3b      	ldr	r3, [r7, #32]
 8005e20:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005e24:	d212      	bcs.n	8005e4c <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005e26:	6a3b      	ldr	r3, [r7, #32]
 8005e28:	b29b      	uxth	r3, r3
 8005e2a:	f023 030f 	bic.w	r3, r3, #15
 8005e2e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005e30:	6a3b      	ldr	r3, [r7, #32]
 8005e32:	085b      	lsrs	r3, r3, #1
 8005e34:	b29b      	uxth	r3, r3
 8005e36:	f003 0307 	and.w	r3, r3, #7
 8005e3a:	b29a      	uxth	r2, r3
 8005e3c:	8bfb      	ldrh	r3, [r7, #30]
 8005e3e:	4313      	orrs	r3, r2
 8005e40:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8005e42:	697b      	ldr	r3, [r7, #20]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	8bfa      	ldrh	r2, [r7, #30]
 8005e48:	60da      	str	r2, [r3, #12]
 8005e4a:	e062      	b.n	8005f12 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8005e4c:	2301      	movs	r3, #1
 8005e4e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005e52:	e05e      	b.n	8005f12 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005e54:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005e58:	2b08      	cmp	r3, #8
 8005e5a:	d828      	bhi.n	8005eae <UART_SetConfig+0x56a>
 8005e5c:	a201      	add	r2, pc, #4	@ (adr r2, 8005e64 <UART_SetConfig+0x520>)
 8005e5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e62:	bf00      	nop
 8005e64:	08005e89 	.word	0x08005e89
 8005e68:	08005e91 	.word	0x08005e91
 8005e6c:	08005e99 	.word	0x08005e99
 8005e70:	08005eaf 	.word	0x08005eaf
 8005e74:	08005e9f 	.word	0x08005e9f
 8005e78:	08005eaf 	.word	0x08005eaf
 8005e7c:	08005eaf 	.word	0x08005eaf
 8005e80:	08005eaf 	.word	0x08005eaf
 8005e84:	08005ea7 	.word	0x08005ea7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005e88:	f7fe f9d2 	bl	8004230 <HAL_RCC_GetPCLK1Freq>
 8005e8c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005e8e:	e014      	b.n	8005eba <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005e90:	f7fe f9e4 	bl	800425c <HAL_RCC_GetPCLK2Freq>
 8005e94:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005e96:	e010      	b.n	8005eba <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005e98:	4b1a      	ldr	r3, [pc, #104]	@ (8005f04 <UART_SetConfig+0x5c0>)
 8005e9a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005e9c:	e00d      	b.n	8005eba <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005e9e:	f7fe f92f 	bl	8004100 <HAL_RCC_GetSysClockFreq>
 8005ea2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005ea4:	e009      	b.n	8005eba <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005ea6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005eaa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005eac:	e005      	b.n	8005eba <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8005eae:	2300      	movs	r3, #0
 8005eb0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005eb2:	2301      	movs	r3, #1
 8005eb4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005eb8:	bf00      	nop
    }

    if (pclk != 0U)
 8005eba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d028      	beq.n	8005f12 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005ec0:	697b      	ldr	r3, [r7, #20]
 8005ec2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ec4:	4a10      	ldr	r2, [pc, #64]	@ (8005f08 <UART_SetConfig+0x5c4>)
 8005ec6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005eca:	461a      	mov	r2, r3
 8005ecc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ece:	fbb3 f2f2 	udiv	r2, r3, r2
 8005ed2:	697b      	ldr	r3, [r7, #20]
 8005ed4:	685b      	ldr	r3, [r3, #4]
 8005ed6:	085b      	lsrs	r3, r3, #1
 8005ed8:	441a      	add	r2, r3
 8005eda:	697b      	ldr	r3, [r7, #20]
 8005edc:	685b      	ldr	r3, [r3, #4]
 8005ede:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ee2:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005ee4:	6a3b      	ldr	r3, [r7, #32]
 8005ee6:	2b0f      	cmp	r3, #15
 8005ee8:	d910      	bls.n	8005f0c <UART_SetConfig+0x5c8>
 8005eea:	6a3b      	ldr	r3, [r7, #32]
 8005eec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005ef0:	d20c      	bcs.n	8005f0c <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005ef2:	6a3b      	ldr	r3, [r7, #32]
 8005ef4:	b29a      	uxth	r2, r3
 8005ef6:	697b      	ldr	r3, [r7, #20]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	60da      	str	r2, [r3, #12]
 8005efc:	e009      	b.n	8005f12 <UART_SetConfig+0x5ce>
 8005efe:	bf00      	nop
 8005f00:	40008000 	.word	0x40008000
 8005f04:	00f42400 	.word	0x00f42400
 8005f08:	0800948c 	.word	0x0800948c
      }
      else
      {
        ret = HAL_ERROR;
 8005f0c:	2301      	movs	r3, #1
 8005f0e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005f12:	697b      	ldr	r3, [r7, #20]
 8005f14:	2201      	movs	r2, #1
 8005f16:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8005f1a:	697b      	ldr	r3, [r7, #20]
 8005f1c:	2201      	movs	r2, #1
 8005f1e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005f22:	697b      	ldr	r3, [r7, #20]
 8005f24:	2200      	movs	r2, #0
 8005f26:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8005f28:	697b      	ldr	r3, [r7, #20]
 8005f2a:	2200      	movs	r2, #0
 8005f2c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005f2e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8005f32:	4618      	mov	r0, r3
 8005f34:	3730      	adds	r7, #48	@ 0x30
 8005f36:	46bd      	mov	sp, r7
 8005f38:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08005f3c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005f3c:	b480      	push	{r7}
 8005f3e:	b083      	sub	sp, #12
 8005f40:	af00      	add	r7, sp, #0
 8005f42:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f48:	f003 0308 	and.w	r3, r3, #8
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d00a      	beq.n	8005f66 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	685b      	ldr	r3, [r3, #4]
 8005f56:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	430a      	orrs	r2, r1
 8005f64:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f6a:	f003 0301 	and.w	r3, r3, #1
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d00a      	beq.n	8005f88 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	685b      	ldr	r3, [r3, #4]
 8005f78:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	430a      	orrs	r2, r1
 8005f86:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f8c:	f003 0302 	and.w	r3, r3, #2
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d00a      	beq.n	8005faa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	685b      	ldr	r3, [r3, #4]
 8005f9a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	430a      	orrs	r2, r1
 8005fa8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fae:	f003 0304 	and.w	r3, r3, #4
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d00a      	beq.n	8005fcc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	685b      	ldr	r3, [r3, #4]
 8005fbc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	430a      	orrs	r2, r1
 8005fca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fd0:	f003 0310 	and.w	r3, r3, #16
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d00a      	beq.n	8005fee <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	689b      	ldr	r3, [r3, #8]
 8005fde:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	430a      	orrs	r2, r1
 8005fec:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ff2:	f003 0320 	and.w	r3, r3, #32
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d00a      	beq.n	8006010 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	689b      	ldr	r3, [r3, #8]
 8006000:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	430a      	orrs	r2, r1
 800600e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006014:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006018:	2b00      	cmp	r3, #0
 800601a:	d01a      	beq.n	8006052 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	685b      	ldr	r3, [r3, #4]
 8006022:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	430a      	orrs	r2, r1
 8006030:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006036:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800603a:	d10a      	bne.n	8006052 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	685b      	ldr	r3, [r3, #4]
 8006042:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	430a      	orrs	r2, r1
 8006050:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006056:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800605a:	2b00      	cmp	r3, #0
 800605c:	d00a      	beq.n	8006074 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	685b      	ldr	r3, [r3, #4]
 8006064:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	430a      	orrs	r2, r1
 8006072:	605a      	str	r2, [r3, #4]
  }
}
 8006074:	bf00      	nop
 8006076:	370c      	adds	r7, #12
 8006078:	46bd      	mov	sp, r7
 800607a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800607e:	4770      	bx	lr

08006080 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006080:	b580      	push	{r7, lr}
 8006082:	b098      	sub	sp, #96	@ 0x60
 8006084:	af02      	add	r7, sp, #8
 8006086:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	2200      	movs	r2, #0
 800608c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006090:	f7fb fef8 	bl	8001e84 <HAL_GetTick>
 8006094:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	f003 0308 	and.w	r3, r3, #8
 80060a0:	2b08      	cmp	r3, #8
 80060a2:	d12f      	bne.n	8006104 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80060a4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80060a8:	9300      	str	r3, [sp, #0]
 80060aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80060ac:	2200      	movs	r2, #0
 80060ae:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80060b2:	6878      	ldr	r0, [r7, #4]
 80060b4:	f000 f88e 	bl	80061d4 <UART_WaitOnFlagUntilTimeout>
 80060b8:	4603      	mov	r3, r0
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d022      	beq.n	8006104 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060c6:	e853 3f00 	ldrex	r3, [r3]
 80060ca:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80060cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060ce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80060d2:	653b      	str	r3, [r7, #80]	@ 0x50
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	461a      	mov	r2, r3
 80060da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80060dc:	647b      	str	r3, [r7, #68]	@ 0x44
 80060de:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060e0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80060e2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80060e4:	e841 2300 	strex	r3, r2, [r1]
 80060e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80060ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d1e6      	bne.n	80060be <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	2220      	movs	r2, #32
 80060f4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	2200      	movs	r2, #0
 80060fc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006100:	2303      	movs	r3, #3
 8006102:	e063      	b.n	80061cc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	f003 0304 	and.w	r3, r3, #4
 800610e:	2b04      	cmp	r3, #4
 8006110:	d149      	bne.n	80061a6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006112:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006116:	9300      	str	r3, [sp, #0]
 8006118:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800611a:	2200      	movs	r2, #0
 800611c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006120:	6878      	ldr	r0, [r7, #4]
 8006122:	f000 f857 	bl	80061d4 <UART_WaitOnFlagUntilTimeout>
 8006126:	4603      	mov	r3, r0
 8006128:	2b00      	cmp	r3, #0
 800612a:	d03c      	beq.n	80061a6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006132:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006134:	e853 3f00 	ldrex	r3, [r3]
 8006138:	623b      	str	r3, [r7, #32]
   return(result);
 800613a:	6a3b      	ldr	r3, [r7, #32]
 800613c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006140:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	461a      	mov	r2, r3
 8006148:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800614a:	633b      	str	r3, [r7, #48]	@ 0x30
 800614c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800614e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006150:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006152:	e841 2300 	strex	r3, r2, [r1]
 8006156:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006158:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800615a:	2b00      	cmp	r3, #0
 800615c:	d1e6      	bne.n	800612c <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	3308      	adds	r3, #8
 8006164:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006166:	693b      	ldr	r3, [r7, #16]
 8006168:	e853 3f00 	ldrex	r3, [r3]
 800616c:	60fb      	str	r3, [r7, #12]
   return(result);
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	f023 0301 	bic.w	r3, r3, #1
 8006174:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	3308      	adds	r3, #8
 800617c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800617e:	61fa      	str	r2, [r7, #28]
 8006180:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006182:	69b9      	ldr	r1, [r7, #24]
 8006184:	69fa      	ldr	r2, [r7, #28]
 8006186:	e841 2300 	strex	r3, r2, [r1]
 800618a:	617b      	str	r3, [r7, #20]
   return(result);
 800618c:	697b      	ldr	r3, [r7, #20]
 800618e:	2b00      	cmp	r3, #0
 8006190:	d1e5      	bne.n	800615e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	2220      	movs	r2, #32
 8006196:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	2200      	movs	r2, #0
 800619e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80061a2:	2303      	movs	r3, #3
 80061a4:	e012      	b.n	80061cc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	2220      	movs	r2, #32
 80061aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	2220      	movs	r2, #32
 80061b2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	2200      	movs	r2, #0
 80061ba:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	2200      	movs	r2, #0
 80061c0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	2200      	movs	r2, #0
 80061c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80061ca:	2300      	movs	r3, #0
}
 80061cc:	4618      	mov	r0, r3
 80061ce:	3758      	adds	r7, #88	@ 0x58
 80061d0:	46bd      	mov	sp, r7
 80061d2:	bd80      	pop	{r7, pc}

080061d4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80061d4:	b580      	push	{r7, lr}
 80061d6:	b084      	sub	sp, #16
 80061d8:	af00      	add	r7, sp, #0
 80061da:	60f8      	str	r0, [r7, #12]
 80061dc:	60b9      	str	r1, [r7, #8]
 80061de:	603b      	str	r3, [r7, #0]
 80061e0:	4613      	mov	r3, r2
 80061e2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80061e4:	e04f      	b.n	8006286 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80061e6:	69bb      	ldr	r3, [r7, #24]
 80061e8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80061ec:	d04b      	beq.n	8006286 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80061ee:	f7fb fe49 	bl	8001e84 <HAL_GetTick>
 80061f2:	4602      	mov	r2, r0
 80061f4:	683b      	ldr	r3, [r7, #0]
 80061f6:	1ad3      	subs	r3, r2, r3
 80061f8:	69ba      	ldr	r2, [r7, #24]
 80061fa:	429a      	cmp	r2, r3
 80061fc:	d302      	bcc.n	8006204 <UART_WaitOnFlagUntilTimeout+0x30>
 80061fe:	69bb      	ldr	r3, [r7, #24]
 8006200:	2b00      	cmp	r3, #0
 8006202:	d101      	bne.n	8006208 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006204:	2303      	movs	r3, #3
 8006206:	e04e      	b.n	80062a6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	f003 0304 	and.w	r3, r3, #4
 8006212:	2b00      	cmp	r3, #0
 8006214:	d037      	beq.n	8006286 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006216:	68bb      	ldr	r3, [r7, #8]
 8006218:	2b80      	cmp	r3, #128	@ 0x80
 800621a:	d034      	beq.n	8006286 <UART_WaitOnFlagUntilTimeout+0xb2>
 800621c:	68bb      	ldr	r3, [r7, #8]
 800621e:	2b40      	cmp	r3, #64	@ 0x40
 8006220:	d031      	beq.n	8006286 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	69db      	ldr	r3, [r3, #28]
 8006228:	f003 0308 	and.w	r3, r3, #8
 800622c:	2b08      	cmp	r3, #8
 800622e:	d110      	bne.n	8006252 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	2208      	movs	r2, #8
 8006236:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006238:	68f8      	ldr	r0, [r7, #12]
 800623a:	f000 f838 	bl	80062ae <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	2208      	movs	r2, #8
 8006242:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	2200      	movs	r2, #0
 800624a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800624e:	2301      	movs	r3, #1
 8006250:	e029      	b.n	80062a6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	69db      	ldr	r3, [r3, #28]
 8006258:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800625c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006260:	d111      	bne.n	8006286 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800626a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800626c:	68f8      	ldr	r0, [r7, #12]
 800626e:	f000 f81e 	bl	80062ae <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	2220      	movs	r2, #32
 8006276:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	2200      	movs	r2, #0
 800627e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8006282:	2303      	movs	r3, #3
 8006284:	e00f      	b.n	80062a6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	69da      	ldr	r2, [r3, #28]
 800628c:	68bb      	ldr	r3, [r7, #8]
 800628e:	4013      	ands	r3, r2
 8006290:	68ba      	ldr	r2, [r7, #8]
 8006292:	429a      	cmp	r2, r3
 8006294:	bf0c      	ite	eq
 8006296:	2301      	moveq	r3, #1
 8006298:	2300      	movne	r3, #0
 800629a:	b2db      	uxtb	r3, r3
 800629c:	461a      	mov	r2, r3
 800629e:	79fb      	ldrb	r3, [r7, #7]
 80062a0:	429a      	cmp	r2, r3
 80062a2:	d0a0      	beq.n	80061e6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80062a4:	2300      	movs	r3, #0
}
 80062a6:	4618      	mov	r0, r3
 80062a8:	3710      	adds	r7, #16
 80062aa:	46bd      	mov	sp, r7
 80062ac:	bd80      	pop	{r7, pc}

080062ae <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80062ae:	b480      	push	{r7}
 80062b0:	b095      	sub	sp, #84	@ 0x54
 80062b2:	af00      	add	r7, sp, #0
 80062b4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80062be:	e853 3f00 	ldrex	r3, [r3]
 80062c2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80062c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062c6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80062ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	461a      	mov	r2, r3
 80062d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80062d4:	643b      	str	r3, [r7, #64]	@ 0x40
 80062d6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062d8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80062da:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80062dc:	e841 2300 	strex	r3, r2, [r1]
 80062e0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80062e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d1e6      	bne.n	80062b6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	3308      	adds	r3, #8
 80062ee:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062f0:	6a3b      	ldr	r3, [r7, #32]
 80062f2:	e853 3f00 	ldrex	r3, [r3]
 80062f6:	61fb      	str	r3, [r7, #28]
   return(result);
 80062f8:	69fb      	ldr	r3, [r7, #28]
 80062fa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80062fe:	f023 0301 	bic.w	r3, r3, #1
 8006302:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	3308      	adds	r3, #8
 800630a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800630c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800630e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006310:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006312:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006314:	e841 2300 	strex	r3, r2, [r1]
 8006318:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800631a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800631c:	2b00      	cmp	r3, #0
 800631e:	d1e3      	bne.n	80062e8 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006324:	2b01      	cmp	r3, #1
 8006326:	d118      	bne.n	800635a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	e853 3f00 	ldrex	r3, [r3]
 8006334:	60bb      	str	r3, [r7, #8]
   return(result);
 8006336:	68bb      	ldr	r3, [r7, #8]
 8006338:	f023 0310 	bic.w	r3, r3, #16
 800633c:	647b      	str	r3, [r7, #68]	@ 0x44
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	461a      	mov	r2, r3
 8006344:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006346:	61bb      	str	r3, [r7, #24]
 8006348:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800634a:	6979      	ldr	r1, [r7, #20]
 800634c:	69ba      	ldr	r2, [r7, #24]
 800634e:	e841 2300 	strex	r3, r2, [r1]
 8006352:	613b      	str	r3, [r7, #16]
   return(result);
 8006354:	693b      	ldr	r3, [r7, #16]
 8006356:	2b00      	cmp	r3, #0
 8006358:	d1e6      	bne.n	8006328 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	2220      	movs	r2, #32
 800635e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	2200      	movs	r2, #0
 8006366:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	2200      	movs	r2, #0
 800636c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800636e:	bf00      	nop
 8006370:	3754      	adds	r7, #84	@ 0x54
 8006372:	46bd      	mov	sp, r7
 8006374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006378:	4770      	bx	lr

0800637a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800637a:	b480      	push	{r7}
 800637c:	b085      	sub	sp, #20
 800637e:	af00      	add	r7, sp, #0
 8006380:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006388:	2b01      	cmp	r3, #1
 800638a:	d101      	bne.n	8006390 <HAL_UARTEx_DisableFifoMode+0x16>
 800638c:	2302      	movs	r3, #2
 800638e:	e027      	b.n	80063e0 <HAL_UARTEx_DisableFifoMode+0x66>
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	2201      	movs	r2, #1
 8006394:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	2224      	movs	r2, #36	@ 0x24
 800639c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	681a      	ldr	r2, [r3, #0]
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	f022 0201 	bic.w	r2, r2, #1
 80063b6:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80063be:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	2200      	movs	r2, #0
 80063c4:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	68fa      	ldr	r2, [r7, #12]
 80063cc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	2220      	movs	r2, #32
 80063d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	2200      	movs	r2, #0
 80063da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80063de:	2300      	movs	r3, #0
}
 80063e0:	4618      	mov	r0, r3
 80063e2:	3714      	adds	r7, #20
 80063e4:	46bd      	mov	sp, r7
 80063e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ea:	4770      	bx	lr

080063ec <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80063ec:	b580      	push	{r7, lr}
 80063ee:	b084      	sub	sp, #16
 80063f0:	af00      	add	r7, sp, #0
 80063f2:	6078      	str	r0, [r7, #4]
 80063f4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80063fc:	2b01      	cmp	r3, #1
 80063fe:	d101      	bne.n	8006404 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006400:	2302      	movs	r3, #2
 8006402:	e02d      	b.n	8006460 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	2201      	movs	r2, #1
 8006408:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	2224      	movs	r2, #36	@ 0x24
 8006410:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	681a      	ldr	r2, [r3, #0]
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	f022 0201 	bic.w	r2, r2, #1
 800642a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	689b      	ldr	r3, [r3, #8]
 8006432:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	683a      	ldr	r2, [r7, #0]
 800643c:	430a      	orrs	r2, r1
 800643e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006440:	6878      	ldr	r0, [r7, #4]
 8006442:	f000 f84f 	bl	80064e4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	68fa      	ldr	r2, [r7, #12]
 800644c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	2220      	movs	r2, #32
 8006452:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	2200      	movs	r2, #0
 800645a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800645e:	2300      	movs	r3, #0
}
 8006460:	4618      	mov	r0, r3
 8006462:	3710      	adds	r7, #16
 8006464:	46bd      	mov	sp, r7
 8006466:	bd80      	pop	{r7, pc}

08006468 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006468:	b580      	push	{r7, lr}
 800646a:	b084      	sub	sp, #16
 800646c:	af00      	add	r7, sp, #0
 800646e:	6078      	str	r0, [r7, #4]
 8006470:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006478:	2b01      	cmp	r3, #1
 800647a:	d101      	bne.n	8006480 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800647c:	2302      	movs	r3, #2
 800647e:	e02d      	b.n	80064dc <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	2201      	movs	r2, #1
 8006484:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	2224      	movs	r2, #36	@ 0x24
 800648c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	681a      	ldr	r2, [r3, #0]
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	f022 0201 	bic.w	r2, r2, #1
 80064a6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	689b      	ldr	r3, [r3, #8]
 80064ae:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	683a      	ldr	r2, [r7, #0]
 80064b8:	430a      	orrs	r2, r1
 80064ba:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80064bc:	6878      	ldr	r0, [r7, #4]
 80064be:	f000 f811 	bl	80064e4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	68fa      	ldr	r2, [r7, #12]
 80064c8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	2220      	movs	r2, #32
 80064ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	2200      	movs	r2, #0
 80064d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80064da:	2300      	movs	r3, #0
}
 80064dc:	4618      	mov	r0, r3
 80064de:	3710      	adds	r7, #16
 80064e0:	46bd      	mov	sp, r7
 80064e2:	bd80      	pop	{r7, pc}

080064e4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80064e4:	b480      	push	{r7}
 80064e6:	b085      	sub	sp, #20
 80064e8:	af00      	add	r7, sp, #0
 80064ea:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d108      	bne.n	8006506 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	2201      	movs	r2, #1
 80064f8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	2201      	movs	r2, #1
 8006500:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006504:	e031      	b.n	800656a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006506:	2308      	movs	r3, #8
 8006508:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800650a:	2308      	movs	r3, #8
 800650c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	689b      	ldr	r3, [r3, #8]
 8006514:	0e5b      	lsrs	r3, r3, #25
 8006516:	b2db      	uxtb	r3, r3
 8006518:	f003 0307 	and.w	r3, r3, #7
 800651c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	689b      	ldr	r3, [r3, #8]
 8006524:	0f5b      	lsrs	r3, r3, #29
 8006526:	b2db      	uxtb	r3, r3
 8006528:	f003 0307 	and.w	r3, r3, #7
 800652c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800652e:	7bbb      	ldrb	r3, [r7, #14]
 8006530:	7b3a      	ldrb	r2, [r7, #12]
 8006532:	4911      	ldr	r1, [pc, #68]	@ (8006578 <UARTEx_SetNbDataToProcess+0x94>)
 8006534:	5c8a      	ldrb	r2, [r1, r2]
 8006536:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800653a:	7b3a      	ldrb	r2, [r7, #12]
 800653c:	490f      	ldr	r1, [pc, #60]	@ (800657c <UARTEx_SetNbDataToProcess+0x98>)
 800653e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006540:	fb93 f3f2 	sdiv	r3, r3, r2
 8006544:	b29a      	uxth	r2, r3
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800654c:	7bfb      	ldrb	r3, [r7, #15]
 800654e:	7b7a      	ldrb	r2, [r7, #13]
 8006550:	4909      	ldr	r1, [pc, #36]	@ (8006578 <UARTEx_SetNbDataToProcess+0x94>)
 8006552:	5c8a      	ldrb	r2, [r1, r2]
 8006554:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006558:	7b7a      	ldrb	r2, [r7, #13]
 800655a:	4908      	ldr	r1, [pc, #32]	@ (800657c <UARTEx_SetNbDataToProcess+0x98>)
 800655c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800655e:	fb93 f3f2 	sdiv	r3, r3, r2
 8006562:	b29a      	uxth	r2, r3
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800656a:	bf00      	nop
 800656c:	3714      	adds	r7, #20
 800656e:	46bd      	mov	sp, r7
 8006570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006574:	4770      	bx	lr
 8006576:	bf00      	nop
 8006578:	080094a4 	.word	0x080094a4
 800657c:	080094ac 	.word	0x080094ac

08006580 <arm_sin_f32>:
 8006580:	eddf 7a1f 	vldr	s15, [pc, #124]	@ 8006600 <arm_sin_f32+0x80>
 8006584:	ee20 0a27 	vmul.f32	s0, s0, s15
 8006588:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800658c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006590:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8006594:	d504      	bpl.n	80065a0 <arm_sin_f32+0x20>
 8006596:	ee17 3a90 	vmov	r3, s15
 800659a:	3b01      	subs	r3, #1
 800659c:	ee07 3a90 	vmov	s15, r3
 80065a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80065a4:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8006604 <arm_sin_f32+0x84>
 80065a8:	ee30 0a67 	vsub.f32	s0, s0, s15
 80065ac:	ee20 0a07 	vmul.f32	s0, s0, s14
 80065b0:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 80065b4:	ee17 3a90 	vmov	r3, s15
 80065b8:	b29b      	uxth	r3, r3
 80065ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80065be:	d21a      	bcs.n	80065f6 <arm_sin_f32+0x76>
 80065c0:	ee07 3a90 	vmov	s15, r3
 80065c4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80065c8:	1c59      	adds	r1, r3, #1
 80065ca:	ee30 0a67 	vsub.f32	s0, s0, s15
 80065ce:	4a0e      	ldr	r2, [pc, #56]	@ (8006608 <arm_sin_f32+0x88>)
 80065d0:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80065d4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80065d8:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 80065dc:	ed93 7a00 	vldr	s14, [r3]
 80065e0:	edd2 6a00 	vldr	s13, [r2]
 80065e4:	ee77 7ac0 	vsub.f32	s15, s15, s0
 80065e8:	ee20 0a26 	vmul.f32	s0, s0, s13
 80065ec:	ee67 7a87 	vmul.f32	s15, s15, s14
 80065f0:	ee37 0a80 	vadd.f32	s0, s15, s0
 80065f4:	4770      	bx	lr
 80065f6:	ee30 0a47 	vsub.f32	s0, s0, s14
 80065fa:	2101      	movs	r1, #1
 80065fc:	2300      	movs	r3, #0
 80065fe:	e7e6      	b.n	80065ce <arm_sin_f32+0x4e>
 8006600:	3e22f983 	.word	0x3e22f983
 8006604:	44000000 	.word	0x44000000
 8006608:	080094b4 	.word	0x080094b4

0800660c <srand>:
 800660c:	b538      	push	{r3, r4, r5, lr}
 800660e:	4b10      	ldr	r3, [pc, #64]	@ (8006650 <srand+0x44>)
 8006610:	681d      	ldr	r5, [r3, #0]
 8006612:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8006614:	4604      	mov	r4, r0
 8006616:	b9b3      	cbnz	r3, 8006646 <srand+0x3a>
 8006618:	2018      	movs	r0, #24
 800661a:	f001 fd23 	bl	8008064 <malloc>
 800661e:	4602      	mov	r2, r0
 8006620:	6328      	str	r0, [r5, #48]	@ 0x30
 8006622:	b920      	cbnz	r0, 800662e <srand+0x22>
 8006624:	4b0b      	ldr	r3, [pc, #44]	@ (8006654 <srand+0x48>)
 8006626:	480c      	ldr	r0, [pc, #48]	@ (8006658 <srand+0x4c>)
 8006628:	2146      	movs	r1, #70	@ 0x46
 800662a:	f000 fe59 	bl	80072e0 <__assert_func>
 800662e:	490b      	ldr	r1, [pc, #44]	@ (800665c <srand+0x50>)
 8006630:	4b0b      	ldr	r3, [pc, #44]	@ (8006660 <srand+0x54>)
 8006632:	e9c0 1300 	strd	r1, r3, [r0]
 8006636:	4b0b      	ldr	r3, [pc, #44]	@ (8006664 <srand+0x58>)
 8006638:	6083      	str	r3, [r0, #8]
 800663a:	230b      	movs	r3, #11
 800663c:	8183      	strh	r3, [r0, #12]
 800663e:	2100      	movs	r1, #0
 8006640:	2001      	movs	r0, #1
 8006642:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8006646:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8006648:	2200      	movs	r2, #0
 800664a:	611c      	str	r4, [r3, #16]
 800664c:	615a      	str	r2, [r3, #20]
 800664e:	bd38      	pop	{r3, r4, r5, pc}
 8006650:	20000018 	.word	0x20000018
 8006654:	08009cb8 	.word	0x08009cb8
 8006658:	08009ccf 	.word	0x08009ccf
 800665c:	abcd330e 	.word	0xabcd330e
 8006660:	e66d1234 	.word	0xe66d1234
 8006664:	0005deec 	.word	0x0005deec

08006668 <rand>:
 8006668:	4b16      	ldr	r3, [pc, #88]	@ (80066c4 <rand+0x5c>)
 800666a:	b510      	push	{r4, lr}
 800666c:	681c      	ldr	r4, [r3, #0]
 800666e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8006670:	b9b3      	cbnz	r3, 80066a0 <rand+0x38>
 8006672:	2018      	movs	r0, #24
 8006674:	f001 fcf6 	bl	8008064 <malloc>
 8006678:	4602      	mov	r2, r0
 800667a:	6320      	str	r0, [r4, #48]	@ 0x30
 800667c:	b920      	cbnz	r0, 8006688 <rand+0x20>
 800667e:	4b12      	ldr	r3, [pc, #72]	@ (80066c8 <rand+0x60>)
 8006680:	4812      	ldr	r0, [pc, #72]	@ (80066cc <rand+0x64>)
 8006682:	2152      	movs	r1, #82	@ 0x52
 8006684:	f000 fe2c 	bl	80072e0 <__assert_func>
 8006688:	4911      	ldr	r1, [pc, #68]	@ (80066d0 <rand+0x68>)
 800668a:	4b12      	ldr	r3, [pc, #72]	@ (80066d4 <rand+0x6c>)
 800668c:	e9c0 1300 	strd	r1, r3, [r0]
 8006690:	4b11      	ldr	r3, [pc, #68]	@ (80066d8 <rand+0x70>)
 8006692:	6083      	str	r3, [r0, #8]
 8006694:	230b      	movs	r3, #11
 8006696:	8183      	strh	r3, [r0, #12]
 8006698:	2100      	movs	r1, #0
 800669a:	2001      	movs	r0, #1
 800669c:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80066a0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80066a2:	480e      	ldr	r0, [pc, #56]	@ (80066dc <rand+0x74>)
 80066a4:	690b      	ldr	r3, [r1, #16]
 80066a6:	694c      	ldr	r4, [r1, #20]
 80066a8:	4a0d      	ldr	r2, [pc, #52]	@ (80066e0 <rand+0x78>)
 80066aa:	4358      	muls	r0, r3
 80066ac:	fb02 0004 	mla	r0, r2, r4, r0
 80066b0:	fba3 3202 	umull	r3, r2, r3, r2
 80066b4:	3301      	adds	r3, #1
 80066b6:	eb40 0002 	adc.w	r0, r0, r2
 80066ba:	e9c1 3004 	strd	r3, r0, [r1, #16]
 80066be:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80066c2:	bd10      	pop	{r4, pc}
 80066c4:	20000018 	.word	0x20000018
 80066c8:	08009cb8 	.word	0x08009cb8
 80066cc:	08009ccf 	.word	0x08009ccf
 80066d0:	abcd330e 	.word	0xabcd330e
 80066d4:	e66d1234 	.word	0xe66d1234
 80066d8:	0005deec 	.word	0x0005deec
 80066dc:	5851f42d 	.word	0x5851f42d
 80066e0:	4c957f2d 	.word	0x4c957f2d

080066e4 <__cvt>:
 80066e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80066e8:	ec57 6b10 	vmov	r6, r7, d0
 80066ec:	2f00      	cmp	r7, #0
 80066ee:	460c      	mov	r4, r1
 80066f0:	4619      	mov	r1, r3
 80066f2:	463b      	mov	r3, r7
 80066f4:	bfbb      	ittet	lt
 80066f6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80066fa:	461f      	movlt	r7, r3
 80066fc:	2300      	movge	r3, #0
 80066fe:	232d      	movlt	r3, #45	@ 0x2d
 8006700:	700b      	strb	r3, [r1, #0]
 8006702:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006704:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006708:	4691      	mov	r9, r2
 800670a:	f023 0820 	bic.w	r8, r3, #32
 800670e:	bfbc      	itt	lt
 8006710:	4632      	movlt	r2, r6
 8006712:	4616      	movlt	r6, r2
 8006714:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006718:	d005      	beq.n	8006726 <__cvt+0x42>
 800671a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800671e:	d100      	bne.n	8006722 <__cvt+0x3e>
 8006720:	3401      	adds	r4, #1
 8006722:	2102      	movs	r1, #2
 8006724:	e000      	b.n	8006728 <__cvt+0x44>
 8006726:	2103      	movs	r1, #3
 8006728:	ab03      	add	r3, sp, #12
 800672a:	9301      	str	r3, [sp, #4]
 800672c:	ab02      	add	r3, sp, #8
 800672e:	9300      	str	r3, [sp, #0]
 8006730:	ec47 6b10 	vmov	d0, r6, r7
 8006734:	4653      	mov	r3, sl
 8006736:	4622      	mov	r2, r4
 8006738:	f000 fe7a 	bl	8007430 <_dtoa_r>
 800673c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006740:	4605      	mov	r5, r0
 8006742:	d119      	bne.n	8006778 <__cvt+0x94>
 8006744:	f019 0f01 	tst.w	r9, #1
 8006748:	d00e      	beq.n	8006768 <__cvt+0x84>
 800674a:	eb00 0904 	add.w	r9, r0, r4
 800674e:	2200      	movs	r2, #0
 8006750:	2300      	movs	r3, #0
 8006752:	4630      	mov	r0, r6
 8006754:	4639      	mov	r1, r7
 8006756:	f7fa f9cf 	bl	8000af8 <__aeabi_dcmpeq>
 800675a:	b108      	cbz	r0, 8006760 <__cvt+0x7c>
 800675c:	f8cd 900c 	str.w	r9, [sp, #12]
 8006760:	2230      	movs	r2, #48	@ 0x30
 8006762:	9b03      	ldr	r3, [sp, #12]
 8006764:	454b      	cmp	r3, r9
 8006766:	d31e      	bcc.n	80067a6 <__cvt+0xc2>
 8006768:	9b03      	ldr	r3, [sp, #12]
 800676a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800676c:	1b5b      	subs	r3, r3, r5
 800676e:	4628      	mov	r0, r5
 8006770:	6013      	str	r3, [r2, #0]
 8006772:	b004      	add	sp, #16
 8006774:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006778:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800677c:	eb00 0904 	add.w	r9, r0, r4
 8006780:	d1e5      	bne.n	800674e <__cvt+0x6a>
 8006782:	7803      	ldrb	r3, [r0, #0]
 8006784:	2b30      	cmp	r3, #48	@ 0x30
 8006786:	d10a      	bne.n	800679e <__cvt+0xba>
 8006788:	2200      	movs	r2, #0
 800678a:	2300      	movs	r3, #0
 800678c:	4630      	mov	r0, r6
 800678e:	4639      	mov	r1, r7
 8006790:	f7fa f9b2 	bl	8000af8 <__aeabi_dcmpeq>
 8006794:	b918      	cbnz	r0, 800679e <__cvt+0xba>
 8006796:	f1c4 0401 	rsb	r4, r4, #1
 800679a:	f8ca 4000 	str.w	r4, [sl]
 800679e:	f8da 3000 	ldr.w	r3, [sl]
 80067a2:	4499      	add	r9, r3
 80067a4:	e7d3      	b.n	800674e <__cvt+0x6a>
 80067a6:	1c59      	adds	r1, r3, #1
 80067a8:	9103      	str	r1, [sp, #12]
 80067aa:	701a      	strb	r2, [r3, #0]
 80067ac:	e7d9      	b.n	8006762 <__cvt+0x7e>

080067ae <__exponent>:
 80067ae:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80067b0:	2900      	cmp	r1, #0
 80067b2:	bfba      	itte	lt
 80067b4:	4249      	neglt	r1, r1
 80067b6:	232d      	movlt	r3, #45	@ 0x2d
 80067b8:	232b      	movge	r3, #43	@ 0x2b
 80067ba:	2909      	cmp	r1, #9
 80067bc:	7002      	strb	r2, [r0, #0]
 80067be:	7043      	strb	r3, [r0, #1]
 80067c0:	dd29      	ble.n	8006816 <__exponent+0x68>
 80067c2:	f10d 0307 	add.w	r3, sp, #7
 80067c6:	461d      	mov	r5, r3
 80067c8:	270a      	movs	r7, #10
 80067ca:	461a      	mov	r2, r3
 80067cc:	fbb1 f6f7 	udiv	r6, r1, r7
 80067d0:	fb07 1416 	mls	r4, r7, r6, r1
 80067d4:	3430      	adds	r4, #48	@ 0x30
 80067d6:	f802 4c01 	strb.w	r4, [r2, #-1]
 80067da:	460c      	mov	r4, r1
 80067dc:	2c63      	cmp	r4, #99	@ 0x63
 80067de:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 80067e2:	4631      	mov	r1, r6
 80067e4:	dcf1      	bgt.n	80067ca <__exponent+0x1c>
 80067e6:	3130      	adds	r1, #48	@ 0x30
 80067e8:	1e94      	subs	r4, r2, #2
 80067ea:	f803 1c01 	strb.w	r1, [r3, #-1]
 80067ee:	1c41      	adds	r1, r0, #1
 80067f0:	4623      	mov	r3, r4
 80067f2:	42ab      	cmp	r3, r5
 80067f4:	d30a      	bcc.n	800680c <__exponent+0x5e>
 80067f6:	f10d 0309 	add.w	r3, sp, #9
 80067fa:	1a9b      	subs	r3, r3, r2
 80067fc:	42ac      	cmp	r4, r5
 80067fe:	bf88      	it	hi
 8006800:	2300      	movhi	r3, #0
 8006802:	3302      	adds	r3, #2
 8006804:	4403      	add	r3, r0
 8006806:	1a18      	subs	r0, r3, r0
 8006808:	b003      	add	sp, #12
 800680a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800680c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006810:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006814:	e7ed      	b.n	80067f2 <__exponent+0x44>
 8006816:	2330      	movs	r3, #48	@ 0x30
 8006818:	3130      	adds	r1, #48	@ 0x30
 800681a:	7083      	strb	r3, [r0, #2]
 800681c:	70c1      	strb	r1, [r0, #3]
 800681e:	1d03      	adds	r3, r0, #4
 8006820:	e7f1      	b.n	8006806 <__exponent+0x58>
	...

08006824 <_printf_float>:
 8006824:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006828:	b08d      	sub	sp, #52	@ 0x34
 800682a:	460c      	mov	r4, r1
 800682c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006830:	4616      	mov	r6, r2
 8006832:	461f      	mov	r7, r3
 8006834:	4605      	mov	r5, r0
 8006836:	f000 fcdb 	bl	80071f0 <_localeconv_r>
 800683a:	6803      	ldr	r3, [r0, #0]
 800683c:	9304      	str	r3, [sp, #16]
 800683e:	4618      	mov	r0, r3
 8006840:	f7f9 fd2e 	bl	80002a0 <strlen>
 8006844:	2300      	movs	r3, #0
 8006846:	930a      	str	r3, [sp, #40]	@ 0x28
 8006848:	f8d8 3000 	ldr.w	r3, [r8]
 800684c:	9005      	str	r0, [sp, #20]
 800684e:	3307      	adds	r3, #7
 8006850:	f023 0307 	bic.w	r3, r3, #7
 8006854:	f103 0208 	add.w	r2, r3, #8
 8006858:	f894 a018 	ldrb.w	sl, [r4, #24]
 800685c:	f8d4 b000 	ldr.w	fp, [r4]
 8006860:	f8c8 2000 	str.w	r2, [r8]
 8006864:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006868:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800686c:	9307      	str	r3, [sp, #28]
 800686e:	f8cd 8018 	str.w	r8, [sp, #24]
 8006872:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006876:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800687a:	4b9c      	ldr	r3, [pc, #624]	@ (8006aec <_printf_float+0x2c8>)
 800687c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006880:	f7fa f96c 	bl	8000b5c <__aeabi_dcmpun>
 8006884:	bb70      	cbnz	r0, 80068e4 <_printf_float+0xc0>
 8006886:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800688a:	4b98      	ldr	r3, [pc, #608]	@ (8006aec <_printf_float+0x2c8>)
 800688c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006890:	f7fa f946 	bl	8000b20 <__aeabi_dcmple>
 8006894:	bb30      	cbnz	r0, 80068e4 <_printf_float+0xc0>
 8006896:	2200      	movs	r2, #0
 8006898:	2300      	movs	r3, #0
 800689a:	4640      	mov	r0, r8
 800689c:	4649      	mov	r1, r9
 800689e:	f7fa f935 	bl	8000b0c <__aeabi_dcmplt>
 80068a2:	b110      	cbz	r0, 80068aa <_printf_float+0x86>
 80068a4:	232d      	movs	r3, #45	@ 0x2d
 80068a6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80068aa:	4a91      	ldr	r2, [pc, #580]	@ (8006af0 <_printf_float+0x2cc>)
 80068ac:	4b91      	ldr	r3, [pc, #580]	@ (8006af4 <_printf_float+0x2d0>)
 80068ae:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80068b2:	bf8c      	ite	hi
 80068b4:	4690      	movhi	r8, r2
 80068b6:	4698      	movls	r8, r3
 80068b8:	2303      	movs	r3, #3
 80068ba:	6123      	str	r3, [r4, #16]
 80068bc:	f02b 0304 	bic.w	r3, fp, #4
 80068c0:	6023      	str	r3, [r4, #0]
 80068c2:	f04f 0900 	mov.w	r9, #0
 80068c6:	9700      	str	r7, [sp, #0]
 80068c8:	4633      	mov	r3, r6
 80068ca:	aa0b      	add	r2, sp, #44	@ 0x2c
 80068cc:	4621      	mov	r1, r4
 80068ce:	4628      	mov	r0, r5
 80068d0:	f000 f9d2 	bl	8006c78 <_printf_common>
 80068d4:	3001      	adds	r0, #1
 80068d6:	f040 808d 	bne.w	80069f4 <_printf_float+0x1d0>
 80068da:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80068de:	b00d      	add	sp, #52	@ 0x34
 80068e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068e4:	4642      	mov	r2, r8
 80068e6:	464b      	mov	r3, r9
 80068e8:	4640      	mov	r0, r8
 80068ea:	4649      	mov	r1, r9
 80068ec:	f7fa f936 	bl	8000b5c <__aeabi_dcmpun>
 80068f0:	b140      	cbz	r0, 8006904 <_printf_float+0xe0>
 80068f2:	464b      	mov	r3, r9
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	bfbc      	itt	lt
 80068f8:	232d      	movlt	r3, #45	@ 0x2d
 80068fa:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80068fe:	4a7e      	ldr	r2, [pc, #504]	@ (8006af8 <_printf_float+0x2d4>)
 8006900:	4b7e      	ldr	r3, [pc, #504]	@ (8006afc <_printf_float+0x2d8>)
 8006902:	e7d4      	b.n	80068ae <_printf_float+0x8a>
 8006904:	6863      	ldr	r3, [r4, #4]
 8006906:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800690a:	9206      	str	r2, [sp, #24]
 800690c:	1c5a      	adds	r2, r3, #1
 800690e:	d13b      	bne.n	8006988 <_printf_float+0x164>
 8006910:	2306      	movs	r3, #6
 8006912:	6063      	str	r3, [r4, #4]
 8006914:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006918:	2300      	movs	r3, #0
 800691a:	6022      	str	r2, [r4, #0]
 800691c:	9303      	str	r3, [sp, #12]
 800691e:	ab0a      	add	r3, sp, #40	@ 0x28
 8006920:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006924:	ab09      	add	r3, sp, #36	@ 0x24
 8006926:	9300      	str	r3, [sp, #0]
 8006928:	6861      	ldr	r1, [r4, #4]
 800692a:	ec49 8b10 	vmov	d0, r8, r9
 800692e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006932:	4628      	mov	r0, r5
 8006934:	f7ff fed6 	bl	80066e4 <__cvt>
 8006938:	9b06      	ldr	r3, [sp, #24]
 800693a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800693c:	2b47      	cmp	r3, #71	@ 0x47
 800693e:	4680      	mov	r8, r0
 8006940:	d129      	bne.n	8006996 <_printf_float+0x172>
 8006942:	1cc8      	adds	r0, r1, #3
 8006944:	db02      	blt.n	800694c <_printf_float+0x128>
 8006946:	6863      	ldr	r3, [r4, #4]
 8006948:	4299      	cmp	r1, r3
 800694a:	dd41      	ble.n	80069d0 <_printf_float+0x1ac>
 800694c:	f1aa 0a02 	sub.w	sl, sl, #2
 8006950:	fa5f fa8a 	uxtb.w	sl, sl
 8006954:	3901      	subs	r1, #1
 8006956:	4652      	mov	r2, sl
 8006958:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800695c:	9109      	str	r1, [sp, #36]	@ 0x24
 800695e:	f7ff ff26 	bl	80067ae <__exponent>
 8006962:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006964:	1813      	adds	r3, r2, r0
 8006966:	2a01      	cmp	r2, #1
 8006968:	4681      	mov	r9, r0
 800696a:	6123      	str	r3, [r4, #16]
 800696c:	dc02      	bgt.n	8006974 <_printf_float+0x150>
 800696e:	6822      	ldr	r2, [r4, #0]
 8006970:	07d2      	lsls	r2, r2, #31
 8006972:	d501      	bpl.n	8006978 <_printf_float+0x154>
 8006974:	3301      	adds	r3, #1
 8006976:	6123      	str	r3, [r4, #16]
 8006978:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800697c:	2b00      	cmp	r3, #0
 800697e:	d0a2      	beq.n	80068c6 <_printf_float+0xa2>
 8006980:	232d      	movs	r3, #45	@ 0x2d
 8006982:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006986:	e79e      	b.n	80068c6 <_printf_float+0xa2>
 8006988:	9a06      	ldr	r2, [sp, #24]
 800698a:	2a47      	cmp	r2, #71	@ 0x47
 800698c:	d1c2      	bne.n	8006914 <_printf_float+0xf0>
 800698e:	2b00      	cmp	r3, #0
 8006990:	d1c0      	bne.n	8006914 <_printf_float+0xf0>
 8006992:	2301      	movs	r3, #1
 8006994:	e7bd      	b.n	8006912 <_printf_float+0xee>
 8006996:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800699a:	d9db      	bls.n	8006954 <_printf_float+0x130>
 800699c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80069a0:	d118      	bne.n	80069d4 <_printf_float+0x1b0>
 80069a2:	2900      	cmp	r1, #0
 80069a4:	6863      	ldr	r3, [r4, #4]
 80069a6:	dd0b      	ble.n	80069c0 <_printf_float+0x19c>
 80069a8:	6121      	str	r1, [r4, #16]
 80069aa:	b913      	cbnz	r3, 80069b2 <_printf_float+0x18e>
 80069ac:	6822      	ldr	r2, [r4, #0]
 80069ae:	07d0      	lsls	r0, r2, #31
 80069b0:	d502      	bpl.n	80069b8 <_printf_float+0x194>
 80069b2:	3301      	adds	r3, #1
 80069b4:	440b      	add	r3, r1
 80069b6:	6123      	str	r3, [r4, #16]
 80069b8:	65a1      	str	r1, [r4, #88]	@ 0x58
 80069ba:	f04f 0900 	mov.w	r9, #0
 80069be:	e7db      	b.n	8006978 <_printf_float+0x154>
 80069c0:	b913      	cbnz	r3, 80069c8 <_printf_float+0x1a4>
 80069c2:	6822      	ldr	r2, [r4, #0]
 80069c4:	07d2      	lsls	r2, r2, #31
 80069c6:	d501      	bpl.n	80069cc <_printf_float+0x1a8>
 80069c8:	3302      	adds	r3, #2
 80069ca:	e7f4      	b.n	80069b6 <_printf_float+0x192>
 80069cc:	2301      	movs	r3, #1
 80069ce:	e7f2      	b.n	80069b6 <_printf_float+0x192>
 80069d0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80069d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80069d6:	4299      	cmp	r1, r3
 80069d8:	db05      	blt.n	80069e6 <_printf_float+0x1c2>
 80069da:	6823      	ldr	r3, [r4, #0]
 80069dc:	6121      	str	r1, [r4, #16]
 80069de:	07d8      	lsls	r0, r3, #31
 80069e0:	d5ea      	bpl.n	80069b8 <_printf_float+0x194>
 80069e2:	1c4b      	adds	r3, r1, #1
 80069e4:	e7e7      	b.n	80069b6 <_printf_float+0x192>
 80069e6:	2900      	cmp	r1, #0
 80069e8:	bfd4      	ite	le
 80069ea:	f1c1 0202 	rsble	r2, r1, #2
 80069ee:	2201      	movgt	r2, #1
 80069f0:	4413      	add	r3, r2
 80069f2:	e7e0      	b.n	80069b6 <_printf_float+0x192>
 80069f4:	6823      	ldr	r3, [r4, #0]
 80069f6:	055a      	lsls	r2, r3, #21
 80069f8:	d407      	bmi.n	8006a0a <_printf_float+0x1e6>
 80069fa:	6923      	ldr	r3, [r4, #16]
 80069fc:	4642      	mov	r2, r8
 80069fe:	4631      	mov	r1, r6
 8006a00:	4628      	mov	r0, r5
 8006a02:	47b8      	blx	r7
 8006a04:	3001      	adds	r0, #1
 8006a06:	d12b      	bne.n	8006a60 <_printf_float+0x23c>
 8006a08:	e767      	b.n	80068da <_printf_float+0xb6>
 8006a0a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006a0e:	f240 80dd 	bls.w	8006bcc <_printf_float+0x3a8>
 8006a12:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006a16:	2200      	movs	r2, #0
 8006a18:	2300      	movs	r3, #0
 8006a1a:	f7fa f86d 	bl	8000af8 <__aeabi_dcmpeq>
 8006a1e:	2800      	cmp	r0, #0
 8006a20:	d033      	beq.n	8006a8a <_printf_float+0x266>
 8006a22:	4a37      	ldr	r2, [pc, #220]	@ (8006b00 <_printf_float+0x2dc>)
 8006a24:	2301      	movs	r3, #1
 8006a26:	4631      	mov	r1, r6
 8006a28:	4628      	mov	r0, r5
 8006a2a:	47b8      	blx	r7
 8006a2c:	3001      	adds	r0, #1
 8006a2e:	f43f af54 	beq.w	80068da <_printf_float+0xb6>
 8006a32:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006a36:	4543      	cmp	r3, r8
 8006a38:	db02      	blt.n	8006a40 <_printf_float+0x21c>
 8006a3a:	6823      	ldr	r3, [r4, #0]
 8006a3c:	07d8      	lsls	r0, r3, #31
 8006a3e:	d50f      	bpl.n	8006a60 <_printf_float+0x23c>
 8006a40:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006a44:	4631      	mov	r1, r6
 8006a46:	4628      	mov	r0, r5
 8006a48:	47b8      	blx	r7
 8006a4a:	3001      	adds	r0, #1
 8006a4c:	f43f af45 	beq.w	80068da <_printf_float+0xb6>
 8006a50:	f04f 0900 	mov.w	r9, #0
 8006a54:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8006a58:	f104 0a1a 	add.w	sl, r4, #26
 8006a5c:	45c8      	cmp	r8, r9
 8006a5e:	dc09      	bgt.n	8006a74 <_printf_float+0x250>
 8006a60:	6823      	ldr	r3, [r4, #0]
 8006a62:	079b      	lsls	r3, r3, #30
 8006a64:	f100 8103 	bmi.w	8006c6e <_printf_float+0x44a>
 8006a68:	68e0      	ldr	r0, [r4, #12]
 8006a6a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006a6c:	4298      	cmp	r0, r3
 8006a6e:	bfb8      	it	lt
 8006a70:	4618      	movlt	r0, r3
 8006a72:	e734      	b.n	80068de <_printf_float+0xba>
 8006a74:	2301      	movs	r3, #1
 8006a76:	4652      	mov	r2, sl
 8006a78:	4631      	mov	r1, r6
 8006a7a:	4628      	mov	r0, r5
 8006a7c:	47b8      	blx	r7
 8006a7e:	3001      	adds	r0, #1
 8006a80:	f43f af2b 	beq.w	80068da <_printf_float+0xb6>
 8006a84:	f109 0901 	add.w	r9, r9, #1
 8006a88:	e7e8      	b.n	8006a5c <_printf_float+0x238>
 8006a8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	dc39      	bgt.n	8006b04 <_printf_float+0x2e0>
 8006a90:	4a1b      	ldr	r2, [pc, #108]	@ (8006b00 <_printf_float+0x2dc>)
 8006a92:	2301      	movs	r3, #1
 8006a94:	4631      	mov	r1, r6
 8006a96:	4628      	mov	r0, r5
 8006a98:	47b8      	blx	r7
 8006a9a:	3001      	adds	r0, #1
 8006a9c:	f43f af1d 	beq.w	80068da <_printf_float+0xb6>
 8006aa0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006aa4:	ea59 0303 	orrs.w	r3, r9, r3
 8006aa8:	d102      	bne.n	8006ab0 <_printf_float+0x28c>
 8006aaa:	6823      	ldr	r3, [r4, #0]
 8006aac:	07d9      	lsls	r1, r3, #31
 8006aae:	d5d7      	bpl.n	8006a60 <_printf_float+0x23c>
 8006ab0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006ab4:	4631      	mov	r1, r6
 8006ab6:	4628      	mov	r0, r5
 8006ab8:	47b8      	blx	r7
 8006aba:	3001      	adds	r0, #1
 8006abc:	f43f af0d 	beq.w	80068da <_printf_float+0xb6>
 8006ac0:	f04f 0a00 	mov.w	sl, #0
 8006ac4:	f104 0b1a 	add.w	fp, r4, #26
 8006ac8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006aca:	425b      	negs	r3, r3
 8006acc:	4553      	cmp	r3, sl
 8006ace:	dc01      	bgt.n	8006ad4 <_printf_float+0x2b0>
 8006ad0:	464b      	mov	r3, r9
 8006ad2:	e793      	b.n	80069fc <_printf_float+0x1d8>
 8006ad4:	2301      	movs	r3, #1
 8006ad6:	465a      	mov	r2, fp
 8006ad8:	4631      	mov	r1, r6
 8006ada:	4628      	mov	r0, r5
 8006adc:	47b8      	blx	r7
 8006ade:	3001      	adds	r0, #1
 8006ae0:	f43f aefb 	beq.w	80068da <_printf_float+0xb6>
 8006ae4:	f10a 0a01 	add.w	sl, sl, #1
 8006ae8:	e7ee      	b.n	8006ac8 <_printf_float+0x2a4>
 8006aea:	bf00      	nop
 8006aec:	7fefffff 	.word	0x7fefffff
 8006af0:	08009d2b 	.word	0x08009d2b
 8006af4:	08009d27 	.word	0x08009d27
 8006af8:	08009d33 	.word	0x08009d33
 8006afc:	08009d2f 	.word	0x08009d2f
 8006b00:	08009d37 	.word	0x08009d37
 8006b04:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006b06:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006b0a:	4553      	cmp	r3, sl
 8006b0c:	bfa8      	it	ge
 8006b0e:	4653      	movge	r3, sl
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	4699      	mov	r9, r3
 8006b14:	dc36      	bgt.n	8006b84 <_printf_float+0x360>
 8006b16:	f04f 0b00 	mov.w	fp, #0
 8006b1a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006b1e:	f104 021a 	add.w	r2, r4, #26
 8006b22:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006b24:	9306      	str	r3, [sp, #24]
 8006b26:	eba3 0309 	sub.w	r3, r3, r9
 8006b2a:	455b      	cmp	r3, fp
 8006b2c:	dc31      	bgt.n	8006b92 <_printf_float+0x36e>
 8006b2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b30:	459a      	cmp	sl, r3
 8006b32:	dc3a      	bgt.n	8006baa <_printf_float+0x386>
 8006b34:	6823      	ldr	r3, [r4, #0]
 8006b36:	07da      	lsls	r2, r3, #31
 8006b38:	d437      	bmi.n	8006baa <_printf_float+0x386>
 8006b3a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b3c:	ebaa 0903 	sub.w	r9, sl, r3
 8006b40:	9b06      	ldr	r3, [sp, #24]
 8006b42:	ebaa 0303 	sub.w	r3, sl, r3
 8006b46:	4599      	cmp	r9, r3
 8006b48:	bfa8      	it	ge
 8006b4a:	4699      	movge	r9, r3
 8006b4c:	f1b9 0f00 	cmp.w	r9, #0
 8006b50:	dc33      	bgt.n	8006bba <_printf_float+0x396>
 8006b52:	f04f 0800 	mov.w	r8, #0
 8006b56:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006b5a:	f104 0b1a 	add.w	fp, r4, #26
 8006b5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b60:	ebaa 0303 	sub.w	r3, sl, r3
 8006b64:	eba3 0309 	sub.w	r3, r3, r9
 8006b68:	4543      	cmp	r3, r8
 8006b6a:	f77f af79 	ble.w	8006a60 <_printf_float+0x23c>
 8006b6e:	2301      	movs	r3, #1
 8006b70:	465a      	mov	r2, fp
 8006b72:	4631      	mov	r1, r6
 8006b74:	4628      	mov	r0, r5
 8006b76:	47b8      	blx	r7
 8006b78:	3001      	adds	r0, #1
 8006b7a:	f43f aeae 	beq.w	80068da <_printf_float+0xb6>
 8006b7e:	f108 0801 	add.w	r8, r8, #1
 8006b82:	e7ec      	b.n	8006b5e <_printf_float+0x33a>
 8006b84:	4642      	mov	r2, r8
 8006b86:	4631      	mov	r1, r6
 8006b88:	4628      	mov	r0, r5
 8006b8a:	47b8      	blx	r7
 8006b8c:	3001      	adds	r0, #1
 8006b8e:	d1c2      	bne.n	8006b16 <_printf_float+0x2f2>
 8006b90:	e6a3      	b.n	80068da <_printf_float+0xb6>
 8006b92:	2301      	movs	r3, #1
 8006b94:	4631      	mov	r1, r6
 8006b96:	4628      	mov	r0, r5
 8006b98:	9206      	str	r2, [sp, #24]
 8006b9a:	47b8      	blx	r7
 8006b9c:	3001      	adds	r0, #1
 8006b9e:	f43f ae9c 	beq.w	80068da <_printf_float+0xb6>
 8006ba2:	9a06      	ldr	r2, [sp, #24]
 8006ba4:	f10b 0b01 	add.w	fp, fp, #1
 8006ba8:	e7bb      	b.n	8006b22 <_printf_float+0x2fe>
 8006baa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006bae:	4631      	mov	r1, r6
 8006bb0:	4628      	mov	r0, r5
 8006bb2:	47b8      	blx	r7
 8006bb4:	3001      	adds	r0, #1
 8006bb6:	d1c0      	bne.n	8006b3a <_printf_float+0x316>
 8006bb8:	e68f      	b.n	80068da <_printf_float+0xb6>
 8006bba:	9a06      	ldr	r2, [sp, #24]
 8006bbc:	464b      	mov	r3, r9
 8006bbe:	4442      	add	r2, r8
 8006bc0:	4631      	mov	r1, r6
 8006bc2:	4628      	mov	r0, r5
 8006bc4:	47b8      	blx	r7
 8006bc6:	3001      	adds	r0, #1
 8006bc8:	d1c3      	bne.n	8006b52 <_printf_float+0x32e>
 8006bca:	e686      	b.n	80068da <_printf_float+0xb6>
 8006bcc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006bd0:	f1ba 0f01 	cmp.w	sl, #1
 8006bd4:	dc01      	bgt.n	8006bda <_printf_float+0x3b6>
 8006bd6:	07db      	lsls	r3, r3, #31
 8006bd8:	d536      	bpl.n	8006c48 <_printf_float+0x424>
 8006bda:	2301      	movs	r3, #1
 8006bdc:	4642      	mov	r2, r8
 8006bde:	4631      	mov	r1, r6
 8006be0:	4628      	mov	r0, r5
 8006be2:	47b8      	blx	r7
 8006be4:	3001      	adds	r0, #1
 8006be6:	f43f ae78 	beq.w	80068da <_printf_float+0xb6>
 8006bea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006bee:	4631      	mov	r1, r6
 8006bf0:	4628      	mov	r0, r5
 8006bf2:	47b8      	blx	r7
 8006bf4:	3001      	adds	r0, #1
 8006bf6:	f43f ae70 	beq.w	80068da <_printf_float+0xb6>
 8006bfa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006bfe:	2200      	movs	r2, #0
 8006c00:	2300      	movs	r3, #0
 8006c02:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8006c06:	f7f9 ff77 	bl	8000af8 <__aeabi_dcmpeq>
 8006c0a:	b9c0      	cbnz	r0, 8006c3e <_printf_float+0x41a>
 8006c0c:	4653      	mov	r3, sl
 8006c0e:	f108 0201 	add.w	r2, r8, #1
 8006c12:	4631      	mov	r1, r6
 8006c14:	4628      	mov	r0, r5
 8006c16:	47b8      	blx	r7
 8006c18:	3001      	adds	r0, #1
 8006c1a:	d10c      	bne.n	8006c36 <_printf_float+0x412>
 8006c1c:	e65d      	b.n	80068da <_printf_float+0xb6>
 8006c1e:	2301      	movs	r3, #1
 8006c20:	465a      	mov	r2, fp
 8006c22:	4631      	mov	r1, r6
 8006c24:	4628      	mov	r0, r5
 8006c26:	47b8      	blx	r7
 8006c28:	3001      	adds	r0, #1
 8006c2a:	f43f ae56 	beq.w	80068da <_printf_float+0xb6>
 8006c2e:	f108 0801 	add.w	r8, r8, #1
 8006c32:	45d0      	cmp	r8, sl
 8006c34:	dbf3      	blt.n	8006c1e <_printf_float+0x3fa>
 8006c36:	464b      	mov	r3, r9
 8006c38:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006c3c:	e6df      	b.n	80069fe <_printf_float+0x1da>
 8006c3e:	f04f 0800 	mov.w	r8, #0
 8006c42:	f104 0b1a 	add.w	fp, r4, #26
 8006c46:	e7f4      	b.n	8006c32 <_printf_float+0x40e>
 8006c48:	2301      	movs	r3, #1
 8006c4a:	4642      	mov	r2, r8
 8006c4c:	e7e1      	b.n	8006c12 <_printf_float+0x3ee>
 8006c4e:	2301      	movs	r3, #1
 8006c50:	464a      	mov	r2, r9
 8006c52:	4631      	mov	r1, r6
 8006c54:	4628      	mov	r0, r5
 8006c56:	47b8      	blx	r7
 8006c58:	3001      	adds	r0, #1
 8006c5a:	f43f ae3e 	beq.w	80068da <_printf_float+0xb6>
 8006c5e:	f108 0801 	add.w	r8, r8, #1
 8006c62:	68e3      	ldr	r3, [r4, #12]
 8006c64:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006c66:	1a5b      	subs	r3, r3, r1
 8006c68:	4543      	cmp	r3, r8
 8006c6a:	dcf0      	bgt.n	8006c4e <_printf_float+0x42a>
 8006c6c:	e6fc      	b.n	8006a68 <_printf_float+0x244>
 8006c6e:	f04f 0800 	mov.w	r8, #0
 8006c72:	f104 0919 	add.w	r9, r4, #25
 8006c76:	e7f4      	b.n	8006c62 <_printf_float+0x43e>

08006c78 <_printf_common>:
 8006c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006c7c:	4616      	mov	r6, r2
 8006c7e:	4698      	mov	r8, r3
 8006c80:	688a      	ldr	r2, [r1, #8]
 8006c82:	690b      	ldr	r3, [r1, #16]
 8006c84:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006c88:	4293      	cmp	r3, r2
 8006c8a:	bfb8      	it	lt
 8006c8c:	4613      	movlt	r3, r2
 8006c8e:	6033      	str	r3, [r6, #0]
 8006c90:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006c94:	4607      	mov	r7, r0
 8006c96:	460c      	mov	r4, r1
 8006c98:	b10a      	cbz	r2, 8006c9e <_printf_common+0x26>
 8006c9a:	3301      	adds	r3, #1
 8006c9c:	6033      	str	r3, [r6, #0]
 8006c9e:	6823      	ldr	r3, [r4, #0]
 8006ca0:	0699      	lsls	r1, r3, #26
 8006ca2:	bf42      	ittt	mi
 8006ca4:	6833      	ldrmi	r3, [r6, #0]
 8006ca6:	3302      	addmi	r3, #2
 8006ca8:	6033      	strmi	r3, [r6, #0]
 8006caa:	6825      	ldr	r5, [r4, #0]
 8006cac:	f015 0506 	ands.w	r5, r5, #6
 8006cb0:	d106      	bne.n	8006cc0 <_printf_common+0x48>
 8006cb2:	f104 0a19 	add.w	sl, r4, #25
 8006cb6:	68e3      	ldr	r3, [r4, #12]
 8006cb8:	6832      	ldr	r2, [r6, #0]
 8006cba:	1a9b      	subs	r3, r3, r2
 8006cbc:	42ab      	cmp	r3, r5
 8006cbe:	dc26      	bgt.n	8006d0e <_printf_common+0x96>
 8006cc0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006cc4:	6822      	ldr	r2, [r4, #0]
 8006cc6:	3b00      	subs	r3, #0
 8006cc8:	bf18      	it	ne
 8006cca:	2301      	movne	r3, #1
 8006ccc:	0692      	lsls	r2, r2, #26
 8006cce:	d42b      	bmi.n	8006d28 <_printf_common+0xb0>
 8006cd0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006cd4:	4641      	mov	r1, r8
 8006cd6:	4638      	mov	r0, r7
 8006cd8:	47c8      	blx	r9
 8006cda:	3001      	adds	r0, #1
 8006cdc:	d01e      	beq.n	8006d1c <_printf_common+0xa4>
 8006cde:	6823      	ldr	r3, [r4, #0]
 8006ce0:	6922      	ldr	r2, [r4, #16]
 8006ce2:	f003 0306 	and.w	r3, r3, #6
 8006ce6:	2b04      	cmp	r3, #4
 8006ce8:	bf02      	ittt	eq
 8006cea:	68e5      	ldreq	r5, [r4, #12]
 8006cec:	6833      	ldreq	r3, [r6, #0]
 8006cee:	1aed      	subeq	r5, r5, r3
 8006cf0:	68a3      	ldr	r3, [r4, #8]
 8006cf2:	bf0c      	ite	eq
 8006cf4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006cf8:	2500      	movne	r5, #0
 8006cfa:	4293      	cmp	r3, r2
 8006cfc:	bfc4      	itt	gt
 8006cfe:	1a9b      	subgt	r3, r3, r2
 8006d00:	18ed      	addgt	r5, r5, r3
 8006d02:	2600      	movs	r6, #0
 8006d04:	341a      	adds	r4, #26
 8006d06:	42b5      	cmp	r5, r6
 8006d08:	d11a      	bne.n	8006d40 <_printf_common+0xc8>
 8006d0a:	2000      	movs	r0, #0
 8006d0c:	e008      	b.n	8006d20 <_printf_common+0xa8>
 8006d0e:	2301      	movs	r3, #1
 8006d10:	4652      	mov	r2, sl
 8006d12:	4641      	mov	r1, r8
 8006d14:	4638      	mov	r0, r7
 8006d16:	47c8      	blx	r9
 8006d18:	3001      	adds	r0, #1
 8006d1a:	d103      	bne.n	8006d24 <_printf_common+0xac>
 8006d1c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006d20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d24:	3501      	adds	r5, #1
 8006d26:	e7c6      	b.n	8006cb6 <_printf_common+0x3e>
 8006d28:	18e1      	adds	r1, r4, r3
 8006d2a:	1c5a      	adds	r2, r3, #1
 8006d2c:	2030      	movs	r0, #48	@ 0x30
 8006d2e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006d32:	4422      	add	r2, r4
 8006d34:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006d38:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006d3c:	3302      	adds	r3, #2
 8006d3e:	e7c7      	b.n	8006cd0 <_printf_common+0x58>
 8006d40:	2301      	movs	r3, #1
 8006d42:	4622      	mov	r2, r4
 8006d44:	4641      	mov	r1, r8
 8006d46:	4638      	mov	r0, r7
 8006d48:	47c8      	blx	r9
 8006d4a:	3001      	adds	r0, #1
 8006d4c:	d0e6      	beq.n	8006d1c <_printf_common+0xa4>
 8006d4e:	3601      	adds	r6, #1
 8006d50:	e7d9      	b.n	8006d06 <_printf_common+0x8e>
	...

08006d54 <_printf_i>:
 8006d54:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006d58:	7e0f      	ldrb	r7, [r1, #24]
 8006d5a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006d5c:	2f78      	cmp	r7, #120	@ 0x78
 8006d5e:	4691      	mov	r9, r2
 8006d60:	4680      	mov	r8, r0
 8006d62:	460c      	mov	r4, r1
 8006d64:	469a      	mov	sl, r3
 8006d66:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006d6a:	d807      	bhi.n	8006d7c <_printf_i+0x28>
 8006d6c:	2f62      	cmp	r7, #98	@ 0x62
 8006d6e:	d80a      	bhi.n	8006d86 <_printf_i+0x32>
 8006d70:	2f00      	cmp	r7, #0
 8006d72:	f000 80d1 	beq.w	8006f18 <_printf_i+0x1c4>
 8006d76:	2f58      	cmp	r7, #88	@ 0x58
 8006d78:	f000 80b8 	beq.w	8006eec <_printf_i+0x198>
 8006d7c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006d80:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006d84:	e03a      	b.n	8006dfc <_printf_i+0xa8>
 8006d86:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006d8a:	2b15      	cmp	r3, #21
 8006d8c:	d8f6      	bhi.n	8006d7c <_printf_i+0x28>
 8006d8e:	a101      	add	r1, pc, #4	@ (adr r1, 8006d94 <_printf_i+0x40>)
 8006d90:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006d94:	08006ded 	.word	0x08006ded
 8006d98:	08006e01 	.word	0x08006e01
 8006d9c:	08006d7d 	.word	0x08006d7d
 8006da0:	08006d7d 	.word	0x08006d7d
 8006da4:	08006d7d 	.word	0x08006d7d
 8006da8:	08006d7d 	.word	0x08006d7d
 8006dac:	08006e01 	.word	0x08006e01
 8006db0:	08006d7d 	.word	0x08006d7d
 8006db4:	08006d7d 	.word	0x08006d7d
 8006db8:	08006d7d 	.word	0x08006d7d
 8006dbc:	08006d7d 	.word	0x08006d7d
 8006dc0:	08006eff 	.word	0x08006eff
 8006dc4:	08006e2b 	.word	0x08006e2b
 8006dc8:	08006eb9 	.word	0x08006eb9
 8006dcc:	08006d7d 	.word	0x08006d7d
 8006dd0:	08006d7d 	.word	0x08006d7d
 8006dd4:	08006f21 	.word	0x08006f21
 8006dd8:	08006d7d 	.word	0x08006d7d
 8006ddc:	08006e2b 	.word	0x08006e2b
 8006de0:	08006d7d 	.word	0x08006d7d
 8006de4:	08006d7d 	.word	0x08006d7d
 8006de8:	08006ec1 	.word	0x08006ec1
 8006dec:	6833      	ldr	r3, [r6, #0]
 8006dee:	1d1a      	adds	r2, r3, #4
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	6032      	str	r2, [r6, #0]
 8006df4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006df8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006dfc:	2301      	movs	r3, #1
 8006dfe:	e09c      	b.n	8006f3a <_printf_i+0x1e6>
 8006e00:	6833      	ldr	r3, [r6, #0]
 8006e02:	6820      	ldr	r0, [r4, #0]
 8006e04:	1d19      	adds	r1, r3, #4
 8006e06:	6031      	str	r1, [r6, #0]
 8006e08:	0606      	lsls	r6, r0, #24
 8006e0a:	d501      	bpl.n	8006e10 <_printf_i+0xbc>
 8006e0c:	681d      	ldr	r5, [r3, #0]
 8006e0e:	e003      	b.n	8006e18 <_printf_i+0xc4>
 8006e10:	0645      	lsls	r5, r0, #25
 8006e12:	d5fb      	bpl.n	8006e0c <_printf_i+0xb8>
 8006e14:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006e18:	2d00      	cmp	r5, #0
 8006e1a:	da03      	bge.n	8006e24 <_printf_i+0xd0>
 8006e1c:	232d      	movs	r3, #45	@ 0x2d
 8006e1e:	426d      	negs	r5, r5
 8006e20:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006e24:	4858      	ldr	r0, [pc, #352]	@ (8006f88 <_printf_i+0x234>)
 8006e26:	230a      	movs	r3, #10
 8006e28:	e011      	b.n	8006e4e <_printf_i+0xfa>
 8006e2a:	6821      	ldr	r1, [r4, #0]
 8006e2c:	6833      	ldr	r3, [r6, #0]
 8006e2e:	0608      	lsls	r0, r1, #24
 8006e30:	f853 5b04 	ldr.w	r5, [r3], #4
 8006e34:	d402      	bmi.n	8006e3c <_printf_i+0xe8>
 8006e36:	0649      	lsls	r1, r1, #25
 8006e38:	bf48      	it	mi
 8006e3a:	b2ad      	uxthmi	r5, r5
 8006e3c:	2f6f      	cmp	r7, #111	@ 0x6f
 8006e3e:	4852      	ldr	r0, [pc, #328]	@ (8006f88 <_printf_i+0x234>)
 8006e40:	6033      	str	r3, [r6, #0]
 8006e42:	bf14      	ite	ne
 8006e44:	230a      	movne	r3, #10
 8006e46:	2308      	moveq	r3, #8
 8006e48:	2100      	movs	r1, #0
 8006e4a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006e4e:	6866      	ldr	r6, [r4, #4]
 8006e50:	60a6      	str	r6, [r4, #8]
 8006e52:	2e00      	cmp	r6, #0
 8006e54:	db05      	blt.n	8006e62 <_printf_i+0x10e>
 8006e56:	6821      	ldr	r1, [r4, #0]
 8006e58:	432e      	orrs	r6, r5
 8006e5a:	f021 0104 	bic.w	r1, r1, #4
 8006e5e:	6021      	str	r1, [r4, #0]
 8006e60:	d04b      	beq.n	8006efa <_printf_i+0x1a6>
 8006e62:	4616      	mov	r6, r2
 8006e64:	fbb5 f1f3 	udiv	r1, r5, r3
 8006e68:	fb03 5711 	mls	r7, r3, r1, r5
 8006e6c:	5dc7      	ldrb	r7, [r0, r7]
 8006e6e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006e72:	462f      	mov	r7, r5
 8006e74:	42bb      	cmp	r3, r7
 8006e76:	460d      	mov	r5, r1
 8006e78:	d9f4      	bls.n	8006e64 <_printf_i+0x110>
 8006e7a:	2b08      	cmp	r3, #8
 8006e7c:	d10b      	bne.n	8006e96 <_printf_i+0x142>
 8006e7e:	6823      	ldr	r3, [r4, #0]
 8006e80:	07df      	lsls	r7, r3, #31
 8006e82:	d508      	bpl.n	8006e96 <_printf_i+0x142>
 8006e84:	6923      	ldr	r3, [r4, #16]
 8006e86:	6861      	ldr	r1, [r4, #4]
 8006e88:	4299      	cmp	r1, r3
 8006e8a:	bfde      	ittt	le
 8006e8c:	2330      	movle	r3, #48	@ 0x30
 8006e8e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006e92:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8006e96:	1b92      	subs	r2, r2, r6
 8006e98:	6122      	str	r2, [r4, #16]
 8006e9a:	f8cd a000 	str.w	sl, [sp]
 8006e9e:	464b      	mov	r3, r9
 8006ea0:	aa03      	add	r2, sp, #12
 8006ea2:	4621      	mov	r1, r4
 8006ea4:	4640      	mov	r0, r8
 8006ea6:	f7ff fee7 	bl	8006c78 <_printf_common>
 8006eaa:	3001      	adds	r0, #1
 8006eac:	d14a      	bne.n	8006f44 <_printf_i+0x1f0>
 8006eae:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006eb2:	b004      	add	sp, #16
 8006eb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006eb8:	6823      	ldr	r3, [r4, #0]
 8006eba:	f043 0320 	orr.w	r3, r3, #32
 8006ebe:	6023      	str	r3, [r4, #0]
 8006ec0:	4832      	ldr	r0, [pc, #200]	@ (8006f8c <_printf_i+0x238>)
 8006ec2:	2778      	movs	r7, #120	@ 0x78
 8006ec4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006ec8:	6823      	ldr	r3, [r4, #0]
 8006eca:	6831      	ldr	r1, [r6, #0]
 8006ecc:	061f      	lsls	r7, r3, #24
 8006ece:	f851 5b04 	ldr.w	r5, [r1], #4
 8006ed2:	d402      	bmi.n	8006eda <_printf_i+0x186>
 8006ed4:	065f      	lsls	r7, r3, #25
 8006ed6:	bf48      	it	mi
 8006ed8:	b2ad      	uxthmi	r5, r5
 8006eda:	6031      	str	r1, [r6, #0]
 8006edc:	07d9      	lsls	r1, r3, #31
 8006ede:	bf44      	itt	mi
 8006ee0:	f043 0320 	orrmi.w	r3, r3, #32
 8006ee4:	6023      	strmi	r3, [r4, #0]
 8006ee6:	b11d      	cbz	r5, 8006ef0 <_printf_i+0x19c>
 8006ee8:	2310      	movs	r3, #16
 8006eea:	e7ad      	b.n	8006e48 <_printf_i+0xf4>
 8006eec:	4826      	ldr	r0, [pc, #152]	@ (8006f88 <_printf_i+0x234>)
 8006eee:	e7e9      	b.n	8006ec4 <_printf_i+0x170>
 8006ef0:	6823      	ldr	r3, [r4, #0]
 8006ef2:	f023 0320 	bic.w	r3, r3, #32
 8006ef6:	6023      	str	r3, [r4, #0]
 8006ef8:	e7f6      	b.n	8006ee8 <_printf_i+0x194>
 8006efa:	4616      	mov	r6, r2
 8006efc:	e7bd      	b.n	8006e7a <_printf_i+0x126>
 8006efe:	6833      	ldr	r3, [r6, #0]
 8006f00:	6825      	ldr	r5, [r4, #0]
 8006f02:	6961      	ldr	r1, [r4, #20]
 8006f04:	1d18      	adds	r0, r3, #4
 8006f06:	6030      	str	r0, [r6, #0]
 8006f08:	062e      	lsls	r6, r5, #24
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	d501      	bpl.n	8006f12 <_printf_i+0x1be>
 8006f0e:	6019      	str	r1, [r3, #0]
 8006f10:	e002      	b.n	8006f18 <_printf_i+0x1c4>
 8006f12:	0668      	lsls	r0, r5, #25
 8006f14:	d5fb      	bpl.n	8006f0e <_printf_i+0x1ba>
 8006f16:	8019      	strh	r1, [r3, #0]
 8006f18:	2300      	movs	r3, #0
 8006f1a:	6123      	str	r3, [r4, #16]
 8006f1c:	4616      	mov	r6, r2
 8006f1e:	e7bc      	b.n	8006e9a <_printf_i+0x146>
 8006f20:	6833      	ldr	r3, [r6, #0]
 8006f22:	1d1a      	adds	r2, r3, #4
 8006f24:	6032      	str	r2, [r6, #0]
 8006f26:	681e      	ldr	r6, [r3, #0]
 8006f28:	6862      	ldr	r2, [r4, #4]
 8006f2a:	2100      	movs	r1, #0
 8006f2c:	4630      	mov	r0, r6
 8006f2e:	f7f9 f967 	bl	8000200 <memchr>
 8006f32:	b108      	cbz	r0, 8006f38 <_printf_i+0x1e4>
 8006f34:	1b80      	subs	r0, r0, r6
 8006f36:	6060      	str	r0, [r4, #4]
 8006f38:	6863      	ldr	r3, [r4, #4]
 8006f3a:	6123      	str	r3, [r4, #16]
 8006f3c:	2300      	movs	r3, #0
 8006f3e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006f42:	e7aa      	b.n	8006e9a <_printf_i+0x146>
 8006f44:	6923      	ldr	r3, [r4, #16]
 8006f46:	4632      	mov	r2, r6
 8006f48:	4649      	mov	r1, r9
 8006f4a:	4640      	mov	r0, r8
 8006f4c:	47d0      	blx	sl
 8006f4e:	3001      	adds	r0, #1
 8006f50:	d0ad      	beq.n	8006eae <_printf_i+0x15a>
 8006f52:	6823      	ldr	r3, [r4, #0]
 8006f54:	079b      	lsls	r3, r3, #30
 8006f56:	d413      	bmi.n	8006f80 <_printf_i+0x22c>
 8006f58:	68e0      	ldr	r0, [r4, #12]
 8006f5a:	9b03      	ldr	r3, [sp, #12]
 8006f5c:	4298      	cmp	r0, r3
 8006f5e:	bfb8      	it	lt
 8006f60:	4618      	movlt	r0, r3
 8006f62:	e7a6      	b.n	8006eb2 <_printf_i+0x15e>
 8006f64:	2301      	movs	r3, #1
 8006f66:	4632      	mov	r2, r6
 8006f68:	4649      	mov	r1, r9
 8006f6a:	4640      	mov	r0, r8
 8006f6c:	47d0      	blx	sl
 8006f6e:	3001      	adds	r0, #1
 8006f70:	d09d      	beq.n	8006eae <_printf_i+0x15a>
 8006f72:	3501      	adds	r5, #1
 8006f74:	68e3      	ldr	r3, [r4, #12]
 8006f76:	9903      	ldr	r1, [sp, #12]
 8006f78:	1a5b      	subs	r3, r3, r1
 8006f7a:	42ab      	cmp	r3, r5
 8006f7c:	dcf2      	bgt.n	8006f64 <_printf_i+0x210>
 8006f7e:	e7eb      	b.n	8006f58 <_printf_i+0x204>
 8006f80:	2500      	movs	r5, #0
 8006f82:	f104 0619 	add.w	r6, r4, #25
 8006f86:	e7f5      	b.n	8006f74 <_printf_i+0x220>
 8006f88:	08009d39 	.word	0x08009d39
 8006f8c:	08009d4a 	.word	0x08009d4a

08006f90 <std>:
 8006f90:	2300      	movs	r3, #0
 8006f92:	b510      	push	{r4, lr}
 8006f94:	4604      	mov	r4, r0
 8006f96:	e9c0 3300 	strd	r3, r3, [r0]
 8006f9a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006f9e:	6083      	str	r3, [r0, #8]
 8006fa0:	8181      	strh	r1, [r0, #12]
 8006fa2:	6643      	str	r3, [r0, #100]	@ 0x64
 8006fa4:	81c2      	strh	r2, [r0, #14]
 8006fa6:	6183      	str	r3, [r0, #24]
 8006fa8:	4619      	mov	r1, r3
 8006faa:	2208      	movs	r2, #8
 8006fac:	305c      	adds	r0, #92	@ 0x5c
 8006fae:	f000 f916 	bl	80071de <memset>
 8006fb2:	4b0d      	ldr	r3, [pc, #52]	@ (8006fe8 <std+0x58>)
 8006fb4:	6263      	str	r3, [r4, #36]	@ 0x24
 8006fb6:	4b0d      	ldr	r3, [pc, #52]	@ (8006fec <std+0x5c>)
 8006fb8:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006fba:	4b0d      	ldr	r3, [pc, #52]	@ (8006ff0 <std+0x60>)
 8006fbc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006fbe:	4b0d      	ldr	r3, [pc, #52]	@ (8006ff4 <std+0x64>)
 8006fc0:	6323      	str	r3, [r4, #48]	@ 0x30
 8006fc2:	4b0d      	ldr	r3, [pc, #52]	@ (8006ff8 <std+0x68>)
 8006fc4:	6224      	str	r4, [r4, #32]
 8006fc6:	429c      	cmp	r4, r3
 8006fc8:	d006      	beq.n	8006fd8 <std+0x48>
 8006fca:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006fce:	4294      	cmp	r4, r2
 8006fd0:	d002      	beq.n	8006fd8 <std+0x48>
 8006fd2:	33d0      	adds	r3, #208	@ 0xd0
 8006fd4:	429c      	cmp	r4, r3
 8006fd6:	d105      	bne.n	8006fe4 <std+0x54>
 8006fd8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006fdc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006fe0:	f000 b97a 	b.w	80072d8 <__retarget_lock_init_recursive>
 8006fe4:	bd10      	pop	{r4, pc}
 8006fe6:	bf00      	nop
 8006fe8:	08007159 	.word	0x08007159
 8006fec:	0800717b 	.word	0x0800717b
 8006ff0:	080071b3 	.word	0x080071b3
 8006ff4:	080071d7 	.word	0x080071d7
 8006ff8:	20020084 	.word	0x20020084

08006ffc <stdio_exit_handler>:
 8006ffc:	4a02      	ldr	r2, [pc, #8]	@ (8007008 <stdio_exit_handler+0xc>)
 8006ffe:	4903      	ldr	r1, [pc, #12]	@ (800700c <stdio_exit_handler+0x10>)
 8007000:	4803      	ldr	r0, [pc, #12]	@ (8007010 <stdio_exit_handler+0x14>)
 8007002:	f000 b869 	b.w	80070d8 <_fwalk_sglue>
 8007006:	bf00      	nop
 8007008:	2000000c 	.word	0x2000000c
 800700c:	08008c7d 	.word	0x08008c7d
 8007010:	2000001c 	.word	0x2000001c

08007014 <cleanup_stdio>:
 8007014:	6841      	ldr	r1, [r0, #4]
 8007016:	4b0c      	ldr	r3, [pc, #48]	@ (8007048 <cleanup_stdio+0x34>)
 8007018:	4299      	cmp	r1, r3
 800701a:	b510      	push	{r4, lr}
 800701c:	4604      	mov	r4, r0
 800701e:	d001      	beq.n	8007024 <cleanup_stdio+0x10>
 8007020:	f001 fe2c 	bl	8008c7c <_fflush_r>
 8007024:	68a1      	ldr	r1, [r4, #8]
 8007026:	4b09      	ldr	r3, [pc, #36]	@ (800704c <cleanup_stdio+0x38>)
 8007028:	4299      	cmp	r1, r3
 800702a:	d002      	beq.n	8007032 <cleanup_stdio+0x1e>
 800702c:	4620      	mov	r0, r4
 800702e:	f001 fe25 	bl	8008c7c <_fflush_r>
 8007032:	68e1      	ldr	r1, [r4, #12]
 8007034:	4b06      	ldr	r3, [pc, #24]	@ (8007050 <cleanup_stdio+0x3c>)
 8007036:	4299      	cmp	r1, r3
 8007038:	d004      	beq.n	8007044 <cleanup_stdio+0x30>
 800703a:	4620      	mov	r0, r4
 800703c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007040:	f001 be1c 	b.w	8008c7c <_fflush_r>
 8007044:	bd10      	pop	{r4, pc}
 8007046:	bf00      	nop
 8007048:	20020084 	.word	0x20020084
 800704c:	200200ec 	.word	0x200200ec
 8007050:	20020154 	.word	0x20020154

08007054 <global_stdio_init.part.0>:
 8007054:	b510      	push	{r4, lr}
 8007056:	4b0b      	ldr	r3, [pc, #44]	@ (8007084 <global_stdio_init.part.0+0x30>)
 8007058:	4c0b      	ldr	r4, [pc, #44]	@ (8007088 <global_stdio_init.part.0+0x34>)
 800705a:	4a0c      	ldr	r2, [pc, #48]	@ (800708c <global_stdio_init.part.0+0x38>)
 800705c:	601a      	str	r2, [r3, #0]
 800705e:	4620      	mov	r0, r4
 8007060:	2200      	movs	r2, #0
 8007062:	2104      	movs	r1, #4
 8007064:	f7ff ff94 	bl	8006f90 <std>
 8007068:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800706c:	2201      	movs	r2, #1
 800706e:	2109      	movs	r1, #9
 8007070:	f7ff ff8e 	bl	8006f90 <std>
 8007074:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007078:	2202      	movs	r2, #2
 800707a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800707e:	2112      	movs	r1, #18
 8007080:	f7ff bf86 	b.w	8006f90 <std>
 8007084:	200201bc 	.word	0x200201bc
 8007088:	20020084 	.word	0x20020084
 800708c:	08006ffd 	.word	0x08006ffd

08007090 <__sfp_lock_acquire>:
 8007090:	4801      	ldr	r0, [pc, #4]	@ (8007098 <__sfp_lock_acquire+0x8>)
 8007092:	f000 b922 	b.w	80072da <__retarget_lock_acquire_recursive>
 8007096:	bf00      	nop
 8007098:	200201c5 	.word	0x200201c5

0800709c <__sfp_lock_release>:
 800709c:	4801      	ldr	r0, [pc, #4]	@ (80070a4 <__sfp_lock_release+0x8>)
 800709e:	f000 b91d 	b.w	80072dc <__retarget_lock_release_recursive>
 80070a2:	bf00      	nop
 80070a4:	200201c5 	.word	0x200201c5

080070a8 <__sinit>:
 80070a8:	b510      	push	{r4, lr}
 80070aa:	4604      	mov	r4, r0
 80070ac:	f7ff fff0 	bl	8007090 <__sfp_lock_acquire>
 80070b0:	6a23      	ldr	r3, [r4, #32]
 80070b2:	b11b      	cbz	r3, 80070bc <__sinit+0x14>
 80070b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80070b8:	f7ff bff0 	b.w	800709c <__sfp_lock_release>
 80070bc:	4b04      	ldr	r3, [pc, #16]	@ (80070d0 <__sinit+0x28>)
 80070be:	6223      	str	r3, [r4, #32]
 80070c0:	4b04      	ldr	r3, [pc, #16]	@ (80070d4 <__sinit+0x2c>)
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d1f5      	bne.n	80070b4 <__sinit+0xc>
 80070c8:	f7ff ffc4 	bl	8007054 <global_stdio_init.part.0>
 80070cc:	e7f2      	b.n	80070b4 <__sinit+0xc>
 80070ce:	bf00      	nop
 80070d0:	08007015 	.word	0x08007015
 80070d4:	200201bc 	.word	0x200201bc

080070d8 <_fwalk_sglue>:
 80070d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80070dc:	4607      	mov	r7, r0
 80070de:	4688      	mov	r8, r1
 80070e0:	4614      	mov	r4, r2
 80070e2:	2600      	movs	r6, #0
 80070e4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80070e8:	f1b9 0901 	subs.w	r9, r9, #1
 80070ec:	d505      	bpl.n	80070fa <_fwalk_sglue+0x22>
 80070ee:	6824      	ldr	r4, [r4, #0]
 80070f0:	2c00      	cmp	r4, #0
 80070f2:	d1f7      	bne.n	80070e4 <_fwalk_sglue+0xc>
 80070f4:	4630      	mov	r0, r6
 80070f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80070fa:	89ab      	ldrh	r3, [r5, #12]
 80070fc:	2b01      	cmp	r3, #1
 80070fe:	d907      	bls.n	8007110 <_fwalk_sglue+0x38>
 8007100:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007104:	3301      	adds	r3, #1
 8007106:	d003      	beq.n	8007110 <_fwalk_sglue+0x38>
 8007108:	4629      	mov	r1, r5
 800710a:	4638      	mov	r0, r7
 800710c:	47c0      	blx	r8
 800710e:	4306      	orrs	r6, r0
 8007110:	3568      	adds	r5, #104	@ 0x68
 8007112:	e7e9      	b.n	80070e8 <_fwalk_sglue+0x10>

08007114 <siprintf>:
 8007114:	b40e      	push	{r1, r2, r3}
 8007116:	b510      	push	{r4, lr}
 8007118:	b09d      	sub	sp, #116	@ 0x74
 800711a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800711c:	9002      	str	r0, [sp, #8]
 800711e:	9006      	str	r0, [sp, #24]
 8007120:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007124:	480a      	ldr	r0, [pc, #40]	@ (8007150 <siprintf+0x3c>)
 8007126:	9107      	str	r1, [sp, #28]
 8007128:	9104      	str	r1, [sp, #16]
 800712a:	490a      	ldr	r1, [pc, #40]	@ (8007154 <siprintf+0x40>)
 800712c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007130:	9105      	str	r1, [sp, #20]
 8007132:	2400      	movs	r4, #0
 8007134:	a902      	add	r1, sp, #8
 8007136:	6800      	ldr	r0, [r0, #0]
 8007138:	9301      	str	r3, [sp, #4]
 800713a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800713c:	f001 fc1e 	bl	800897c <_svfiprintf_r>
 8007140:	9b02      	ldr	r3, [sp, #8]
 8007142:	701c      	strb	r4, [r3, #0]
 8007144:	b01d      	add	sp, #116	@ 0x74
 8007146:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800714a:	b003      	add	sp, #12
 800714c:	4770      	bx	lr
 800714e:	bf00      	nop
 8007150:	20000018 	.word	0x20000018
 8007154:	ffff0208 	.word	0xffff0208

08007158 <__sread>:
 8007158:	b510      	push	{r4, lr}
 800715a:	460c      	mov	r4, r1
 800715c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007160:	f000 f86c 	bl	800723c <_read_r>
 8007164:	2800      	cmp	r0, #0
 8007166:	bfab      	itete	ge
 8007168:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800716a:	89a3      	ldrhlt	r3, [r4, #12]
 800716c:	181b      	addge	r3, r3, r0
 800716e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007172:	bfac      	ite	ge
 8007174:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007176:	81a3      	strhlt	r3, [r4, #12]
 8007178:	bd10      	pop	{r4, pc}

0800717a <__swrite>:
 800717a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800717e:	461f      	mov	r7, r3
 8007180:	898b      	ldrh	r3, [r1, #12]
 8007182:	05db      	lsls	r3, r3, #23
 8007184:	4605      	mov	r5, r0
 8007186:	460c      	mov	r4, r1
 8007188:	4616      	mov	r6, r2
 800718a:	d505      	bpl.n	8007198 <__swrite+0x1e>
 800718c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007190:	2302      	movs	r3, #2
 8007192:	2200      	movs	r2, #0
 8007194:	f000 f840 	bl	8007218 <_lseek_r>
 8007198:	89a3      	ldrh	r3, [r4, #12]
 800719a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800719e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80071a2:	81a3      	strh	r3, [r4, #12]
 80071a4:	4632      	mov	r2, r6
 80071a6:	463b      	mov	r3, r7
 80071a8:	4628      	mov	r0, r5
 80071aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80071ae:	f000 b857 	b.w	8007260 <_write_r>

080071b2 <__sseek>:
 80071b2:	b510      	push	{r4, lr}
 80071b4:	460c      	mov	r4, r1
 80071b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071ba:	f000 f82d 	bl	8007218 <_lseek_r>
 80071be:	1c43      	adds	r3, r0, #1
 80071c0:	89a3      	ldrh	r3, [r4, #12]
 80071c2:	bf15      	itete	ne
 80071c4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80071c6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80071ca:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80071ce:	81a3      	strheq	r3, [r4, #12]
 80071d0:	bf18      	it	ne
 80071d2:	81a3      	strhne	r3, [r4, #12]
 80071d4:	bd10      	pop	{r4, pc}

080071d6 <__sclose>:
 80071d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071da:	f000 b80d 	b.w	80071f8 <_close_r>

080071de <memset>:
 80071de:	4402      	add	r2, r0
 80071e0:	4603      	mov	r3, r0
 80071e2:	4293      	cmp	r3, r2
 80071e4:	d100      	bne.n	80071e8 <memset+0xa>
 80071e6:	4770      	bx	lr
 80071e8:	f803 1b01 	strb.w	r1, [r3], #1
 80071ec:	e7f9      	b.n	80071e2 <memset+0x4>
	...

080071f0 <_localeconv_r>:
 80071f0:	4800      	ldr	r0, [pc, #0]	@ (80071f4 <_localeconv_r+0x4>)
 80071f2:	4770      	bx	lr
 80071f4:	20000158 	.word	0x20000158

080071f8 <_close_r>:
 80071f8:	b538      	push	{r3, r4, r5, lr}
 80071fa:	4d06      	ldr	r5, [pc, #24]	@ (8007214 <_close_r+0x1c>)
 80071fc:	2300      	movs	r3, #0
 80071fe:	4604      	mov	r4, r0
 8007200:	4608      	mov	r0, r1
 8007202:	602b      	str	r3, [r5, #0]
 8007204:	f7fa fd30 	bl	8001c68 <_close>
 8007208:	1c43      	adds	r3, r0, #1
 800720a:	d102      	bne.n	8007212 <_close_r+0x1a>
 800720c:	682b      	ldr	r3, [r5, #0]
 800720e:	b103      	cbz	r3, 8007212 <_close_r+0x1a>
 8007210:	6023      	str	r3, [r4, #0]
 8007212:	bd38      	pop	{r3, r4, r5, pc}
 8007214:	200201c0 	.word	0x200201c0

08007218 <_lseek_r>:
 8007218:	b538      	push	{r3, r4, r5, lr}
 800721a:	4d07      	ldr	r5, [pc, #28]	@ (8007238 <_lseek_r+0x20>)
 800721c:	4604      	mov	r4, r0
 800721e:	4608      	mov	r0, r1
 8007220:	4611      	mov	r1, r2
 8007222:	2200      	movs	r2, #0
 8007224:	602a      	str	r2, [r5, #0]
 8007226:	461a      	mov	r2, r3
 8007228:	f7fa fd45 	bl	8001cb6 <_lseek>
 800722c:	1c43      	adds	r3, r0, #1
 800722e:	d102      	bne.n	8007236 <_lseek_r+0x1e>
 8007230:	682b      	ldr	r3, [r5, #0]
 8007232:	b103      	cbz	r3, 8007236 <_lseek_r+0x1e>
 8007234:	6023      	str	r3, [r4, #0]
 8007236:	bd38      	pop	{r3, r4, r5, pc}
 8007238:	200201c0 	.word	0x200201c0

0800723c <_read_r>:
 800723c:	b538      	push	{r3, r4, r5, lr}
 800723e:	4d07      	ldr	r5, [pc, #28]	@ (800725c <_read_r+0x20>)
 8007240:	4604      	mov	r4, r0
 8007242:	4608      	mov	r0, r1
 8007244:	4611      	mov	r1, r2
 8007246:	2200      	movs	r2, #0
 8007248:	602a      	str	r2, [r5, #0]
 800724a:	461a      	mov	r2, r3
 800724c:	f7fa fcd3 	bl	8001bf6 <_read>
 8007250:	1c43      	adds	r3, r0, #1
 8007252:	d102      	bne.n	800725a <_read_r+0x1e>
 8007254:	682b      	ldr	r3, [r5, #0]
 8007256:	b103      	cbz	r3, 800725a <_read_r+0x1e>
 8007258:	6023      	str	r3, [r4, #0]
 800725a:	bd38      	pop	{r3, r4, r5, pc}
 800725c:	200201c0 	.word	0x200201c0

08007260 <_write_r>:
 8007260:	b538      	push	{r3, r4, r5, lr}
 8007262:	4d07      	ldr	r5, [pc, #28]	@ (8007280 <_write_r+0x20>)
 8007264:	4604      	mov	r4, r0
 8007266:	4608      	mov	r0, r1
 8007268:	4611      	mov	r1, r2
 800726a:	2200      	movs	r2, #0
 800726c:	602a      	str	r2, [r5, #0]
 800726e:	461a      	mov	r2, r3
 8007270:	f7fa fcde 	bl	8001c30 <_write>
 8007274:	1c43      	adds	r3, r0, #1
 8007276:	d102      	bne.n	800727e <_write_r+0x1e>
 8007278:	682b      	ldr	r3, [r5, #0]
 800727a:	b103      	cbz	r3, 800727e <_write_r+0x1e>
 800727c:	6023      	str	r3, [r4, #0]
 800727e:	bd38      	pop	{r3, r4, r5, pc}
 8007280:	200201c0 	.word	0x200201c0

08007284 <__errno>:
 8007284:	4b01      	ldr	r3, [pc, #4]	@ (800728c <__errno+0x8>)
 8007286:	6818      	ldr	r0, [r3, #0]
 8007288:	4770      	bx	lr
 800728a:	bf00      	nop
 800728c:	20000018 	.word	0x20000018

08007290 <__libc_init_array>:
 8007290:	b570      	push	{r4, r5, r6, lr}
 8007292:	4d0d      	ldr	r5, [pc, #52]	@ (80072c8 <__libc_init_array+0x38>)
 8007294:	4c0d      	ldr	r4, [pc, #52]	@ (80072cc <__libc_init_array+0x3c>)
 8007296:	1b64      	subs	r4, r4, r5
 8007298:	10a4      	asrs	r4, r4, #2
 800729a:	2600      	movs	r6, #0
 800729c:	42a6      	cmp	r6, r4
 800729e:	d109      	bne.n	80072b4 <__libc_init_array+0x24>
 80072a0:	4d0b      	ldr	r5, [pc, #44]	@ (80072d0 <__libc_init_array+0x40>)
 80072a2:	4c0c      	ldr	r4, [pc, #48]	@ (80072d4 <__libc_init_array+0x44>)
 80072a4:	f002 f86a 	bl	800937c <_init>
 80072a8:	1b64      	subs	r4, r4, r5
 80072aa:	10a4      	asrs	r4, r4, #2
 80072ac:	2600      	movs	r6, #0
 80072ae:	42a6      	cmp	r6, r4
 80072b0:	d105      	bne.n	80072be <__libc_init_array+0x2e>
 80072b2:	bd70      	pop	{r4, r5, r6, pc}
 80072b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80072b8:	4798      	blx	r3
 80072ba:	3601      	adds	r6, #1
 80072bc:	e7ee      	b.n	800729c <__libc_init_array+0xc>
 80072be:	f855 3b04 	ldr.w	r3, [r5], #4
 80072c2:	4798      	blx	r3
 80072c4:	3601      	adds	r6, #1
 80072c6:	e7f2      	b.n	80072ae <__libc_init_array+0x1e>
 80072c8:	0800a08c 	.word	0x0800a08c
 80072cc:	0800a08c 	.word	0x0800a08c
 80072d0:	0800a08c 	.word	0x0800a08c
 80072d4:	0800a090 	.word	0x0800a090

080072d8 <__retarget_lock_init_recursive>:
 80072d8:	4770      	bx	lr

080072da <__retarget_lock_acquire_recursive>:
 80072da:	4770      	bx	lr

080072dc <__retarget_lock_release_recursive>:
 80072dc:	4770      	bx	lr
	...

080072e0 <__assert_func>:
 80072e0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80072e2:	4614      	mov	r4, r2
 80072e4:	461a      	mov	r2, r3
 80072e6:	4b09      	ldr	r3, [pc, #36]	@ (800730c <__assert_func+0x2c>)
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	4605      	mov	r5, r0
 80072ec:	68d8      	ldr	r0, [r3, #12]
 80072ee:	b14c      	cbz	r4, 8007304 <__assert_func+0x24>
 80072f0:	4b07      	ldr	r3, [pc, #28]	@ (8007310 <__assert_func+0x30>)
 80072f2:	9100      	str	r1, [sp, #0]
 80072f4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80072f8:	4906      	ldr	r1, [pc, #24]	@ (8007314 <__assert_func+0x34>)
 80072fa:	462b      	mov	r3, r5
 80072fc:	f001 fce6 	bl	8008ccc <fiprintf>
 8007300:	f001 fd2e 	bl	8008d60 <abort>
 8007304:	4b04      	ldr	r3, [pc, #16]	@ (8007318 <__assert_func+0x38>)
 8007306:	461c      	mov	r4, r3
 8007308:	e7f3      	b.n	80072f2 <__assert_func+0x12>
 800730a:	bf00      	nop
 800730c:	20000018 	.word	0x20000018
 8007310:	08009d5b 	.word	0x08009d5b
 8007314:	08009d68 	.word	0x08009d68
 8007318:	08009d96 	.word	0x08009d96

0800731c <quorem>:
 800731c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007320:	6903      	ldr	r3, [r0, #16]
 8007322:	690c      	ldr	r4, [r1, #16]
 8007324:	42a3      	cmp	r3, r4
 8007326:	4607      	mov	r7, r0
 8007328:	db7e      	blt.n	8007428 <quorem+0x10c>
 800732a:	3c01      	subs	r4, #1
 800732c:	f101 0814 	add.w	r8, r1, #20
 8007330:	00a3      	lsls	r3, r4, #2
 8007332:	f100 0514 	add.w	r5, r0, #20
 8007336:	9300      	str	r3, [sp, #0]
 8007338:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800733c:	9301      	str	r3, [sp, #4]
 800733e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007342:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007346:	3301      	adds	r3, #1
 8007348:	429a      	cmp	r2, r3
 800734a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800734e:	fbb2 f6f3 	udiv	r6, r2, r3
 8007352:	d32e      	bcc.n	80073b2 <quorem+0x96>
 8007354:	f04f 0a00 	mov.w	sl, #0
 8007358:	46c4      	mov	ip, r8
 800735a:	46ae      	mov	lr, r5
 800735c:	46d3      	mov	fp, sl
 800735e:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007362:	b298      	uxth	r0, r3
 8007364:	fb06 a000 	mla	r0, r6, r0, sl
 8007368:	0c02      	lsrs	r2, r0, #16
 800736a:	0c1b      	lsrs	r3, r3, #16
 800736c:	fb06 2303 	mla	r3, r6, r3, r2
 8007370:	f8de 2000 	ldr.w	r2, [lr]
 8007374:	b280      	uxth	r0, r0
 8007376:	b292      	uxth	r2, r2
 8007378:	1a12      	subs	r2, r2, r0
 800737a:	445a      	add	r2, fp
 800737c:	f8de 0000 	ldr.w	r0, [lr]
 8007380:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007384:	b29b      	uxth	r3, r3
 8007386:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800738a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800738e:	b292      	uxth	r2, r2
 8007390:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007394:	45e1      	cmp	r9, ip
 8007396:	f84e 2b04 	str.w	r2, [lr], #4
 800739a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800739e:	d2de      	bcs.n	800735e <quorem+0x42>
 80073a0:	9b00      	ldr	r3, [sp, #0]
 80073a2:	58eb      	ldr	r3, [r5, r3]
 80073a4:	b92b      	cbnz	r3, 80073b2 <quorem+0x96>
 80073a6:	9b01      	ldr	r3, [sp, #4]
 80073a8:	3b04      	subs	r3, #4
 80073aa:	429d      	cmp	r5, r3
 80073ac:	461a      	mov	r2, r3
 80073ae:	d32f      	bcc.n	8007410 <quorem+0xf4>
 80073b0:	613c      	str	r4, [r7, #16]
 80073b2:	4638      	mov	r0, r7
 80073b4:	f001 f97e 	bl	80086b4 <__mcmp>
 80073b8:	2800      	cmp	r0, #0
 80073ba:	db25      	blt.n	8007408 <quorem+0xec>
 80073bc:	4629      	mov	r1, r5
 80073be:	2000      	movs	r0, #0
 80073c0:	f858 2b04 	ldr.w	r2, [r8], #4
 80073c4:	f8d1 c000 	ldr.w	ip, [r1]
 80073c8:	fa1f fe82 	uxth.w	lr, r2
 80073cc:	fa1f f38c 	uxth.w	r3, ip
 80073d0:	eba3 030e 	sub.w	r3, r3, lr
 80073d4:	4403      	add	r3, r0
 80073d6:	0c12      	lsrs	r2, r2, #16
 80073d8:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80073dc:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80073e0:	b29b      	uxth	r3, r3
 80073e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80073e6:	45c1      	cmp	r9, r8
 80073e8:	f841 3b04 	str.w	r3, [r1], #4
 80073ec:	ea4f 4022 	mov.w	r0, r2, asr #16
 80073f0:	d2e6      	bcs.n	80073c0 <quorem+0xa4>
 80073f2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80073f6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80073fa:	b922      	cbnz	r2, 8007406 <quorem+0xea>
 80073fc:	3b04      	subs	r3, #4
 80073fe:	429d      	cmp	r5, r3
 8007400:	461a      	mov	r2, r3
 8007402:	d30b      	bcc.n	800741c <quorem+0x100>
 8007404:	613c      	str	r4, [r7, #16]
 8007406:	3601      	adds	r6, #1
 8007408:	4630      	mov	r0, r6
 800740a:	b003      	add	sp, #12
 800740c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007410:	6812      	ldr	r2, [r2, #0]
 8007412:	3b04      	subs	r3, #4
 8007414:	2a00      	cmp	r2, #0
 8007416:	d1cb      	bne.n	80073b0 <quorem+0x94>
 8007418:	3c01      	subs	r4, #1
 800741a:	e7c6      	b.n	80073aa <quorem+0x8e>
 800741c:	6812      	ldr	r2, [r2, #0]
 800741e:	3b04      	subs	r3, #4
 8007420:	2a00      	cmp	r2, #0
 8007422:	d1ef      	bne.n	8007404 <quorem+0xe8>
 8007424:	3c01      	subs	r4, #1
 8007426:	e7ea      	b.n	80073fe <quorem+0xe2>
 8007428:	2000      	movs	r0, #0
 800742a:	e7ee      	b.n	800740a <quorem+0xee>
 800742c:	0000      	movs	r0, r0
	...

08007430 <_dtoa_r>:
 8007430:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007434:	69c7      	ldr	r7, [r0, #28]
 8007436:	b097      	sub	sp, #92	@ 0x5c
 8007438:	ed8d 0b04 	vstr	d0, [sp, #16]
 800743c:	ec55 4b10 	vmov	r4, r5, d0
 8007440:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8007442:	9107      	str	r1, [sp, #28]
 8007444:	4681      	mov	r9, r0
 8007446:	920c      	str	r2, [sp, #48]	@ 0x30
 8007448:	9311      	str	r3, [sp, #68]	@ 0x44
 800744a:	b97f      	cbnz	r7, 800746c <_dtoa_r+0x3c>
 800744c:	2010      	movs	r0, #16
 800744e:	f000 fe09 	bl	8008064 <malloc>
 8007452:	4602      	mov	r2, r0
 8007454:	f8c9 001c 	str.w	r0, [r9, #28]
 8007458:	b920      	cbnz	r0, 8007464 <_dtoa_r+0x34>
 800745a:	4ba9      	ldr	r3, [pc, #676]	@ (8007700 <_dtoa_r+0x2d0>)
 800745c:	21ef      	movs	r1, #239	@ 0xef
 800745e:	48a9      	ldr	r0, [pc, #676]	@ (8007704 <_dtoa_r+0x2d4>)
 8007460:	f7ff ff3e 	bl	80072e0 <__assert_func>
 8007464:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007468:	6007      	str	r7, [r0, #0]
 800746a:	60c7      	str	r7, [r0, #12]
 800746c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007470:	6819      	ldr	r1, [r3, #0]
 8007472:	b159      	cbz	r1, 800748c <_dtoa_r+0x5c>
 8007474:	685a      	ldr	r2, [r3, #4]
 8007476:	604a      	str	r2, [r1, #4]
 8007478:	2301      	movs	r3, #1
 800747a:	4093      	lsls	r3, r2
 800747c:	608b      	str	r3, [r1, #8]
 800747e:	4648      	mov	r0, r9
 8007480:	f000 fee6 	bl	8008250 <_Bfree>
 8007484:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007488:	2200      	movs	r2, #0
 800748a:	601a      	str	r2, [r3, #0]
 800748c:	1e2b      	subs	r3, r5, #0
 800748e:	bfb9      	ittee	lt
 8007490:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007494:	9305      	strlt	r3, [sp, #20]
 8007496:	2300      	movge	r3, #0
 8007498:	6033      	strge	r3, [r6, #0]
 800749a:	9f05      	ldr	r7, [sp, #20]
 800749c:	4b9a      	ldr	r3, [pc, #616]	@ (8007708 <_dtoa_r+0x2d8>)
 800749e:	bfbc      	itt	lt
 80074a0:	2201      	movlt	r2, #1
 80074a2:	6032      	strlt	r2, [r6, #0]
 80074a4:	43bb      	bics	r3, r7
 80074a6:	d112      	bne.n	80074ce <_dtoa_r+0x9e>
 80074a8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80074aa:	f242 730f 	movw	r3, #9999	@ 0x270f
 80074ae:	6013      	str	r3, [r2, #0]
 80074b0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80074b4:	4323      	orrs	r3, r4
 80074b6:	f000 855a 	beq.w	8007f6e <_dtoa_r+0xb3e>
 80074ba:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80074bc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800771c <_dtoa_r+0x2ec>
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	f000 855c 	beq.w	8007f7e <_dtoa_r+0xb4e>
 80074c6:	f10a 0303 	add.w	r3, sl, #3
 80074ca:	f000 bd56 	b.w	8007f7a <_dtoa_r+0xb4a>
 80074ce:	ed9d 7b04 	vldr	d7, [sp, #16]
 80074d2:	2200      	movs	r2, #0
 80074d4:	ec51 0b17 	vmov	r0, r1, d7
 80074d8:	2300      	movs	r3, #0
 80074da:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80074de:	f7f9 fb0b 	bl	8000af8 <__aeabi_dcmpeq>
 80074e2:	4680      	mov	r8, r0
 80074e4:	b158      	cbz	r0, 80074fe <_dtoa_r+0xce>
 80074e6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80074e8:	2301      	movs	r3, #1
 80074ea:	6013      	str	r3, [r2, #0]
 80074ec:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80074ee:	b113      	cbz	r3, 80074f6 <_dtoa_r+0xc6>
 80074f0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80074f2:	4b86      	ldr	r3, [pc, #536]	@ (800770c <_dtoa_r+0x2dc>)
 80074f4:	6013      	str	r3, [r2, #0]
 80074f6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8007720 <_dtoa_r+0x2f0>
 80074fa:	f000 bd40 	b.w	8007f7e <_dtoa_r+0xb4e>
 80074fe:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8007502:	aa14      	add	r2, sp, #80	@ 0x50
 8007504:	a915      	add	r1, sp, #84	@ 0x54
 8007506:	4648      	mov	r0, r9
 8007508:	f001 f984 	bl	8008814 <__d2b>
 800750c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007510:	9002      	str	r0, [sp, #8]
 8007512:	2e00      	cmp	r6, #0
 8007514:	d078      	beq.n	8007608 <_dtoa_r+0x1d8>
 8007516:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007518:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800751c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007520:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007524:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007528:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800752c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007530:	4619      	mov	r1, r3
 8007532:	2200      	movs	r2, #0
 8007534:	4b76      	ldr	r3, [pc, #472]	@ (8007710 <_dtoa_r+0x2e0>)
 8007536:	f7f8 febf 	bl	80002b8 <__aeabi_dsub>
 800753a:	a36b      	add	r3, pc, #428	@ (adr r3, 80076e8 <_dtoa_r+0x2b8>)
 800753c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007540:	f7f9 f872 	bl	8000628 <__aeabi_dmul>
 8007544:	a36a      	add	r3, pc, #424	@ (adr r3, 80076f0 <_dtoa_r+0x2c0>)
 8007546:	e9d3 2300 	ldrd	r2, r3, [r3]
 800754a:	f7f8 feb7 	bl	80002bc <__adddf3>
 800754e:	4604      	mov	r4, r0
 8007550:	4630      	mov	r0, r6
 8007552:	460d      	mov	r5, r1
 8007554:	f7f8 fffe 	bl	8000554 <__aeabi_i2d>
 8007558:	a367      	add	r3, pc, #412	@ (adr r3, 80076f8 <_dtoa_r+0x2c8>)
 800755a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800755e:	f7f9 f863 	bl	8000628 <__aeabi_dmul>
 8007562:	4602      	mov	r2, r0
 8007564:	460b      	mov	r3, r1
 8007566:	4620      	mov	r0, r4
 8007568:	4629      	mov	r1, r5
 800756a:	f7f8 fea7 	bl	80002bc <__adddf3>
 800756e:	4604      	mov	r4, r0
 8007570:	460d      	mov	r5, r1
 8007572:	f7f9 fb09 	bl	8000b88 <__aeabi_d2iz>
 8007576:	2200      	movs	r2, #0
 8007578:	4607      	mov	r7, r0
 800757a:	2300      	movs	r3, #0
 800757c:	4620      	mov	r0, r4
 800757e:	4629      	mov	r1, r5
 8007580:	f7f9 fac4 	bl	8000b0c <__aeabi_dcmplt>
 8007584:	b140      	cbz	r0, 8007598 <_dtoa_r+0x168>
 8007586:	4638      	mov	r0, r7
 8007588:	f7f8 ffe4 	bl	8000554 <__aeabi_i2d>
 800758c:	4622      	mov	r2, r4
 800758e:	462b      	mov	r3, r5
 8007590:	f7f9 fab2 	bl	8000af8 <__aeabi_dcmpeq>
 8007594:	b900      	cbnz	r0, 8007598 <_dtoa_r+0x168>
 8007596:	3f01      	subs	r7, #1
 8007598:	2f16      	cmp	r7, #22
 800759a:	d852      	bhi.n	8007642 <_dtoa_r+0x212>
 800759c:	4b5d      	ldr	r3, [pc, #372]	@ (8007714 <_dtoa_r+0x2e4>)
 800759e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80075a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075a6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80075aa:	f7f9 faaf 	bl	8000b0c <__aeabi_dcmplt>
 80075ae:	2800      	cmp	r0, #0
 80075b0:	d049      	beq.n	8007646 <_dtoa_r+0x216>
 80075b2:	3f01      	subs	r7, #1
 80075b4:	2300      	movs	r3, #0
 80075b6:	9310      	str	r3, [sp, #64]	@ 0x40
 80075b8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80075ba:	1b9b      	subs	r3, r3, r6
 80075bc:	1e5a      	subs	r2, r3, #1
 80075be:	bf45      	ittet	mi
 80075c0:	f1c3 0301 	rsbmi	r3, r3, #1
 80075c4:	9300      	strmi	r3, [sp, #0]
 80075c6:	2300      	movpl	r3, #0
 80075c8:	2300      	movmi	r3, #0
 80075ca:	9206      	str	r2, [sp, #24]
 80075cc:	bf54      	ite	pl
 80075ce:	9300      	strpl	r3, [sp, #0]
 80075d0:	9306      	strmi	r3, [sp, #24]
 80075d2:	2f00      	cmp	r7, #0
 80075d4:	db39      	blt.n	800764a <_dtoa_r+0x21a>
 80075d6:	9b06      	ldr	r3, [sp, #24]
 80075d8:	970d      	str	r7, [sp, #52]	@ 0x34
 80075da:	443b      	add	r3, r7
 80075dc:	9306      	str	r3, [sp, #24]
 80075de:	2300      	movs	r3, #0
 80075e0:	9308      	str	r3, [sp, #32]
 80075e2:	9b07      	ldr	r3, [sp, #28]
 80075e4:	2b09      	cmp	r3, #9
 80075e6:	d863      	bhi.n	80076b0 <_dtoa_r+0x280>
 80075e8:	2b05      	cmp	r3, #5
 80075ea:	bfc4      	itt	gt
 80075ec:	3b04      	subgt	r3, #4
 80075ee:	9307      	strgt	r3, [sp, #28]
 80075f0:	9b07      	ldr	r3, [sp, #28]
 80075f2:	f1a3 0302 	sub.w	r3, r3, #2
 80075f6:	bfcc      	ite	gt
 80075f8:	2400      	movgt	r4, #0
 80075fa:	2401      	movle	r4, #1
 80075fc:	2b03      	cmp	r3, #3
 80075fe:	d863      	bhi.n	80076c8 <_dtoa_r+0x298>
 8007600:	e8df f003 	tbb	[pc, r3]
 8007604:	2b375452 	.word	0x2b375452
 8007608:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800760c:	441e      	add	r6, r3
 800760e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007612:	2b20      	cmp	r3, #32
 8007614:	bfc1      	itttt	gt
 8007616:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800761a:	409f      	lslgt	r7, r3
 800761c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007620:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007624:	bfd6      	itet	le
 8007626:	f1c3 0320 	rsble	r3, r3, #32
 800762a:	ea47 0003 	orrgt.w	r0, r7, r3
 800762e:	fa04 f003 	lslle.w	r0, r4, r3
 8007632:	f7f8 ff7f 	bl	8000534 <__aeabi_ui2d>
 8007636:	2201      	movs	r2, #1
 8007638:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800763c:	3e01      	subs	r6, #1
 800763e:	9212      	str	r2, [sp, #72]	@ 0x48
 8007640:	e776      	b.n	8007530 <_dtoa_r+0x100>
 8007642:	2301      	movs	r3, #1
 8007644:	e7b7      	b.n	80075b6 <_dtoa_r+0x186>
 8007646:	9010      	str	r0, [sp, #64]	@ 0x40
 8007648:	e7b6      	b.n	80075b8 <_dtoa_r+0x188>
 800764a:	9b00      	ldr	r3, [sp, #0]
 800764c:	1bdb      	subs	r3, r3, r7
 800764e:	9300      	str	r3, [sp, #0]
 8007650:	427b      	negs	r3, r7
 8007652:	9308      	str	r3, [sp, #32]
 8007654:	2300      	movs	r3, #0
 8007656:	930d      	str	r3, [sp, #52]	@ 0x34
 8007658:	e7c3      	b.n	80075e2 <_dtoa_r+0x1b2>
 800765a:	2301      	movs	r3, #1
 800765c:	9309      	str	r3, [sp, #36]	@ 0x24
 800765e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007660:	eb07 0b03 	add.w	fp, r7, r3
 8007664:	f10b 0301 	add.w	r3, fp, #1
 8007668:	2b01      	cmp	r3, #1
 800766a:	9303      	str	r3, [sp, #12]
 800766c:	bfb8      	it	lt
 800766e:	2301      	movlt	r3, #1
 8007670:	e006      	b.n	8007680 <_dtoa_r+0x250>
 8007672:	2301      	movs	r3, #1
 8007674:	9309      	str	r3, [sp, #36]	@ 0x24
 8007676:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007678:	2b00      	cmp	r3, #0
 800767a:	dd28      	ble.n	80076ce <_dtoa_r+0x29e>
 800767c:	469b      	mov	fp, r3
 800767e:	9303      	str	r3, [sp, #12]
 8007680:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8007684:	2100      	movs	r1, #0
 8007686:	2204      	movs	r2, #4
 8007688:	f102 0514 	add.w	r5, r2, #20
 800768c:	429d      	cmp	r5, r3
 800768e:	d926      	bls.n	80076de <_dtoa_r+0x2ae>
 8007690:	6041      	str	r1, [r0, #4]
 8007692:	4648      	mov	r0, r9
 8007694:	f000 fd9c 	bl	80081d0 <_Balloc>
 8007698:	4682      	mov	sl, r0
 800769a:	2800      	cmp	r0, #0
 800769c:	d142      	bne.n	8007724 <_dtoa_r+0x2f4>
 800769e:	4b1e      	ldr	r3, [pc, #120]	@ (8007718 <_dtoa_r+0x2e8>)
 80076a0:	4602      	mov	r2, r0
 80076a2:	f240 11af 	movw	r1, #431	@ 0x1af
 80076a6:	e6da      	b.n	800745e <_dtoa_r+0x2e>
 80076a8:	2300      	movs	r3, #0
 80076aa:	e7e3      	b.n	8007674 <_dtoa_r+0x244>
 80076ac:	2300      	movs	r3, #0
 80076ae:	e7d5      	b.n	800765c <_dtoa_r+0x22c>
 80076b0:	2401      	movs	r4, #1
 80076b2:	2300      	movs	r3, #0
 80076b4:	9307      	str	r3, [sp, #28]
 80076b6:	9409      	str	r4, [sp, #36]	@ 0x24
 80076b8:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 80076bc:	2200      	movs	r2, #0
 80076be:	f8cd b00c 	str.w	fp, [sp, #12]
 80076c2:	2312      	movs	r3, #18
 80076c4:	920c      	str	r2, [sp, #48]	@ 0x30
 80076c6:	e7db      	b.n	8007680 <_dtoa_r+0x250>
 80076c8:	2301      	movs	r3, #1
 80076ca:	9309      	str	r3, [sp, #36]	@ 0x24
 80076cc:	e7f4      	b.n	80076b8 <_dtoa_r+0x288>
 80076ce:	f04f 0b01 	mov.w	fp, #1
 80076d2:	f8cd b00c 	str.w	fp, [sp, #12]
 80076d6:	465b      	mov	r3, fp
 80076d8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80076dc:	e7d0      	b.n	8007680 <_dtoa_r+0x250>
 80076de:	3101      	adds	r1, #1
 80076e0:	0052      	lsls	r2, r2, #1
 80076e2:	e7d1      	b.n	8007688 <_dtoa_r+0x258>
 80076e4:	f3af 8000 	nop.w
 80076e8:	636f4361 	.word	0x636f4361
 80076ec:	3fd287a7 	.word	0x3fd287a7
 80076f0:	8b60c8b3 	.word	0x8b60c8b3
 80076f4:	3fc68a28 	.word	0x3fc68a28
 80076f8:	509f79fb 	.word	0x509f79fb
 80076fc:	3fd34413 	.word	0x3fd34413
 8007700:	08009cb8 	.word	0x08009cb8
 8007704:	08009da4 	.word	0x08009da4
 8007708:	7ff00000 	.word	0x7ff00000
 800770c:	08009d38 	.word	0x08009d38
 8007710:	3ff80000 	.word	0x3ff80000
 8007714:	08009eb8 	.word	0x08009eb8
 8007718:	08009dfc 	.word	0x08009dfc
 800771c:	08009da0 	.word	0x08009da0
 8007720:	08009d37 	.word	0x08009d37
 8007724:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007728:	6018      	str	r0, [r3, #0]
 800772a:	9b03      	ldr	r3, [sp, #12]
 800772c:	2b0e      	cmp	r3, #14
 800772e:	f200 80a1 	bhi.w	8007874 <_dtoa_r+0x444>
 8007732:	2c00      	cmp	r4, #0
 8007734:	f000 809e 	beq.w	8007874 <_dtoa_r+0x444>
 8007738:	2f00      	cmp	r7, #0
 800773a:	dd33      	ble.n	80077a4 <_dtoa_r+0x374>
 800773c:	4b9c      	ldr	r3, [pc, #624]	@ (80079b0 <_dtoa_r+0x580>)
 800773e:	f007 020f 	and.w	r2, r7, #15
 8007742:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007746:	ed93 7b00 	vldr	d7, [r3]
 800774a:	05f8      	lsls	r0, r7, #23
 800774c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8007750:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007754:	d516      	bpl.n	8007784 <_dtoa_r+0x354>
 8007756:	4b97      	ldr	r3, [pc, #604]	@ (80079b4 <_dtoa_r+0x584>)
 8007758:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800775c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007760:	f7f9 f88c 	bl	800087c <__aeabi_ddiv>
 8007764:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007768:	f004 040f 	and.w	r4, r4, #15
 800776c:	2603      	movs	r6, #3
 800776e:	4d91      	ldr	r5, [pc, #580]	@ (80079b4 <_dtoa_r+0x584>)
 8007770:	b954      	cbnz	r4, 8007788 <_dtoa_r+0x358>
 8007772:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007776:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800777a:	f7f9 f87f 	bl	800087c <__aeabi_ddiv>
 800777e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007782:	e028      	b.n	80077d6 <_dtoa_r+0x3a6>
 8007784:	2602      	movs	r6, #2
 8007786:	e7f2      	b.n	800776e <_dtoa_r+0x33e>
 8007788:	07e1      	lsls	r1, r4, #31
 800778a:	d508      	bpl.n	800779e <_dtoa_r+0x36e>
 800778c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007790:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007794:	f7f8 ff48 	bl	8000628 <__aeabi_dmul>
 8007798:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800779c:	3601      	adds	r6, #1
 800779e:	1064      	asrs	r4, r4, #1
 80077a0:	3508      	adds	r5, #8
 80077a2:	e7e5      	b.n	8007770 <_dtoa_r+0x340>
 80077a4:	f000 80af 	beq.w	8007906 <_dtoa_r+0x4d6>
 80077a8:	427c      	negs	r4, r7
 80077aa:	4b81      	ldr	r3, [pc, #516]	@ (80079b0 <_dtoa_r+0x580>)
 80077ac:	4d81      	ldr	r5, [pc, #516]	@ (80079b4 <_dtoa_r+0x584>)
 80077ae:	f004 020f 	and.w	r2, r4, #15
 80077b2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80077b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077ba:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80077be:	f7f8 ff33 	bl	8000628 <__aeabi_dmul>
 80077c2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80077c6:	1124      	asrs	r4, r4, #4
 80077c8:	2300      	movs	r3, #0
 80077ca:	2602      	movs	r6, #2
 80077cc:	2c00      	cmp	r4, #0
 80077ce:	f040 808f 	bne.w	80078f0 <_dtoa_r+0x4c0>
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d1d3      	bne.n	800777e <_dtoa_r+0x34e>
 80077d6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80077d8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80077dc:	2b00      	cmp	r3, #0
 80077de:	f000 8094 	beq.w	800790a <_dtoa_r+0x4da>
 80077e2:	4b75      	ldr	r3, [pc, #468]	@ (80079b8 <_dtoa_r+0x588>)
 80077e4:	2200      	movs	r2, #0
 80077e6:	4620      	mov	r0, r4
 80077e8:	4629      	mov	r1, r5
 80077ea:	f7f9 f98f 	bl	8000b0c <__aeabi_dcmplt>
 80077ee:	2800      	cmp	r0, #0
 80077f0:	f000 808b 	beq.w	800790a <_dtoa_r+0x4da>
 80077f4:	9b03      	ldr	r3, [sp, #12]
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	f000 8087 	beq.w	800790a <_dtoa_r+0x4da>
 80077fc:	f1bb 0f00 	cmp.w	fp, #0
 8007800:	dd34      	ble.n	800786c <_dtoa_r+0x43c>
 8007802:	4620      	mov	r0, r4
 8007804:	4b6d      	ldr	r3, [pc, #436]	@ (80079bc <_dtoa_r+0x58c>)
 8007806:	2200      	movs	r2, #0
 8007808:	4629      	mov	r1, r5
 800780a:	f7f8 ff0d 	bl	8000628 <__aeabi_dmul>
 800780e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007812:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8007816:	3601      	adds	r6, #1
 8007818:	465c      	mov	r4, fp
 800781a:	4630      	mov	r0, r6
 800781c:	f7f8 fe9a 	bl	8000554 <__aeabi_i2d>
 8007820:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007824:	f7f8 ff00 	bl	8000628 <__aeabi_dmul>
 8007828:	4b65      	ldr	r3, [pc, #404]	@ (80079c0 <_dtoa_r+0x590>)
 800782a:	2200      	movs	r2, #0
 800782c:	f7f8 fd46 	bl	80002bc <__adddf3>
 8007830:	4605      	mov	r5, r0
 8007832:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007836:	2c00      	cmp	r4, #0
 8007838:	d16a      	bne.n	8007910 <_dtoa_r+0x4e0>
 800783a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800783e:	4b61      	ldr	r3, [pc, #388]	@ (80079c4 <_dtoa_r+0x594>)
 8007840:	2200      	movs	r2, #0
 8007842:	f7f8 fd39 	bl	80002b8 <__aeabi_dsub>
 8007846:	4602      	mov	r2, r0
 8007848:	460b      	mov	r3, r1
 800784a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800784e:	462a      	mov	r2, r5
 8007850:	4633      	mov	r3, r6
 8007852:	f7f9 f979 	bl	8000b48 <__aeabi_dcmpgt>
 8007856:	2800      	cmp	r0, #0
 8007858:	f040 8298 	bne.w	8007d8c <_dtoa_r+0x95c>
 800785c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007860:	462a      	mov	r2, r5
 8007862:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007866:	f7f9 f951 	bl	8000b0c <__aeabi_dcmplt>
 800786a:	bb38      	cbnz	r0, 80078bc <_dtoa_r+0x48c>
 800786c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8007870:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007874:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007876:	2b00      	cmp	r3, #0
 8007878:	f2c0 8157 	blt.w	8007b2a <_dtoa_r+0x6fa>
 800787c:	2f0e      	cmp	r7, #14
 800787e:	f300 8154 	bgt.w	8007b2a <_dtoa_r+0x6fa>
 8007882:	4b4b      	ldr	r3, [pc, #300]	@ (80079b0 <_dtoa_r+0x580>)
 8007884:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007888:	ed93 7b00 	vldr	d7, [r3]
 800788c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800788e:	2b00      	cmp	r3, #0
 8007890:	ed8d 7b00 	vstr	d7, [sp]
 8007894:	f280 80e5 	bge.w	8007a62 <_dtoa_r+0x632>
 8007898:	9b03      	ldr	r3, [sp, #12]
 800789a:	2b00      	cmp	r3, #0
 800789c:	f300 80e1 	bgt.w	8007a62 <_dtoa_r+0x632>
 80078a0:	d10c      	bne.n	80078bc <_dtoa_r+0x48c>
 80078a2:	4b48      	ldr	r3, [pc, #288]	@ (80079c4 <_dtoa_r+0x594>)
 80078a4:	2200      	movs	r2, #0
 80078a6:	ec51 0b17 	vmov	r0, r1, d7
 80078aa:	f7f8 febd 	bl	8000628 <__aeabi_dmul>
 80078ae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80078b2:	f7f9 f93f 	bl	8000b34 <__aeabi_dcmpge>
 80078b6:	2800      	cmp	r0, #0
 80078b8:	f000 8266 	beq.w	8007d88 <_dtoa_r+0x958>
 80078bc:	2400      	movs	r4, #0
 80078be:	4625      	mov	r5, r4
 80078c0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80078c2:	4656      	mov	r6, sl
 80078c4:	ea6f 0803 	mvn.w	r8, r3
 80078c8:	2700      	movs	r7, #0
 80078ca:	4621      	mov	r1, r4
 80078cc:	4648      	mov	r0, r9
 80078ce:	f000 fcbf 	bl	8008250 <_Bfree>
 80078d2:	2d00      	cmp	r5, #0
 80078d4:	f000 80bd 	beq.w	8007a52 <_dtoa_r+0x622>
 80078d8:	b12f      	cbz	r7, 80078e6 <_dtoa_r+0x4b6>
 80078da:	42af      	cmp	r7, r5
 80078dc:	d003      	beq.n	80078e6 <_dtoa_r+0x4b6>
 80078de:	4639      	mov	r1, r7
 80078e0:	4648      	mov	r0, r9
 80078e2:	f000 fcb5 	bl	8008250 <_Bfree>
 80078e6:	4629      	mov	r1, r5
 80078e8:	4648      	mov	r0, r9
 80078ea:	f000 fcb1 	bl	8008250 <_Bfree>
 80078ee:	e0b0      	b.n	8007a52 <_dtoa_r+0x622>
 80078f0:	07e2      	lsls	r2, r4, #31
 80078f2:	d505      	bpl.n	8007900 <_dtoa_r+0x4d0>
 80078f4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80078f8:	f7f8 fe96 	bl	8000628 <__aeabi_dmul>
 80078fc:	3601      	adds	r6, #1
 80078fe:	2301      	movs	r3, #1
 8007900:	1064      	asrs	r4, r4, #1
 8007902:	3508      	adds	r5, #8
 8007904:	e762      	b.n	80077cc <_dtoa_r+0x39c>
 8007906:	2602      	movs	r6, #2
 8007908:	e765      	b.n	80077d6 <_dtoa_r+0x3a6>
 800790a:	9c03      	ldr	r4, [sp, #12]
 800790c:	46b8      	mov	r8, r7
 800790e:	e784      	b.n	800781a <_dtoa_r+0x3ea>
 8007910:	4b27      	ldr	r3, [pc, #156]	@ (80079b0 <_dtoa_r+0x580>)
 8007912:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007914:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007918:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800791c:	4454      	add	r4, sl
 800791e:	2900      	cmp	r1, #0
 8007920:	d054      	beq.n	80079cc <_dtoa_r+0x59c>
 8007922:	4929      	ldr	r1, [pc, #164]	@ (80079c8 <_dtoa_r+0x598>)
 8007924:	2000      	movs	r0, #0
 8007926:	f7f8 ffa9 	bl	800087c <__aeabi_ddiv>
 800792a:	4633      	mov	r3, r6
 800792c:	462a      	mov	r2, r5
 800792e:	f7f8 fcc3 	bl	80002b8 <__aeabi_dsub>
 8007932:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007936:	4656      	mov	r6, sl
 8007938:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800793c:	f7f9 f924 	bl	8000b88 <__aeabi_d2iz>
 8007940:	4605      	mov	r5, r0
 8007942:	f7f8 fe07 	bl	8000554 <__aeabi_i2d>
 8007946:	4602      	mov	r2, r0
 8007948:	460b      	mov	r3, r1
 800794a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800794e:	f7f8 fcb3 	bl	80002b8 <__aeabi_dsub>
 8007952:	3530      	adds	r5, #48	@ 0x30
 8007954:	4602      	mov	r2, r0
 8007956:	460b      	mov	r3, r1
 8007958:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800795c:	f806 5b01 	strb.w	r5, [r6], #1
 8007960:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007964:	f7f9 f8d2 	bl	8000b0c <__aeabi_dcmplt>
 8007968:	2800      	cmp	r0, #0
 800796a:	d172      	bne.n	8007a52 <_dtoa_r+0x622>
 800796c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007970:	4911      	ldr	r1, [pc, #68]	@ (80079b8 <_dtoa_r+0x588>)
 8007972:	2000      	movs	r0, #0
 8007974:	f7f8 fca0 	bl	80002b8 <__aeabi_dsub>
 8007978:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800797c:	f7f9 f8c6 	bl	8000b0c <__aeabi_dcmplt>
 8007980:	2800      	cmp	r0, #0
 8007982:	f040 80b4 	bne.w	8007aee <_dtoa_r+0x6be>
 8007986:	42a6      	cmp	r6, r4
 8007988:	f43f af70 	beq.w	800786c <_dtoa_r+0x43c>
 800798c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007990:	4b0a      	ldr	r3, [pc, #40]	@ (80079bc <_dtoa_r+0x58c>)
 8007992:	2200      	movs	r2, #0
 8007994:	f7f8 fe48 	bl	8000628 <__aeabi_dmul>
 8007998:	4b08      	ldr	r3, [pc, #32]	@ (80079bc <_dtoa_r+0x58c>)
 800799a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800799e:	2200      	movs	r2, #0
 80079a0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80079a4:	f7f8 fe40 	bl	8000628 <__aeabi_dmul>
 80079a8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80079ac:	e7c4      	b.n	8007938 <_dtoa_r+0x508>
 80079ae:	bf00      	nop
 80079b0:	08009eb8 	.word	0x08009eb8
 80079b4:	08009e90 	.word	0x08009e90
 80079b8:	3ff00000 	.word	0x3ff00000
 80079bc:	40240000 	.word	0x40240000
 80079c0:	401c0000 	.word	0x401c0000
 80079c4:	40140000 	.word	0x40140000
 80079c8:	3fe00000 	.word	0x3fe00000
 80079cc:	4631      	mov	r1, r6
 80079ce:	4628      	mov	r0, r5
 80079d0:	f7f8 fe2a 	bl	8000628 <__aeabi_dmul>
 80079d4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80079d8:	9413      	str	r4, [sp, #76]	@ 0x4c
 80079da:	4656      	mov	r6, sl
 80079dc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80079e0:	f7f9 f8d2 	bl	8000b88 <__aeabi_d2iz>
 80079e4:	4605      	mov	r5, r0
 80079e6:	f7f8 fdb5 	bl	8000554 <__aeabi_i2d>
 80079ea:	4602      	mov	r2, r0
 80079ec:	460b      	mov	r3, r1
 80079ee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80079f2:	f7f8 fc61 	bl	80002b8 <__aeabi_dsub>
 80079f6:	3530      	adds	r5, #48	@ 0x30
 80079f8:	f806 5b01 	strb.w	r5, [r6], #1
 80079fc:	4602      	mov	r2, r0
 80079fe:	460b      	mov	r3, r1
 8007a00:	42a6      	cmp	r6, r4
 8007a02:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007a06:	f04f 0200 	mov.w	r2, #0
 8007a0a:	d124      	bne.n	8007a56 <_dtoa_r+0x626>
 8007a0c:	4baf      	ldr	r3, [pc, #700]	@ (8007ccc <_dtoa_r+0x89c>)
 8007a0e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007a12:	f7f8 fc53 	bl	80002bc <__adddf3>
 8007a16:	4602      	mov	r2, r0
 8007a18:	460b      	mov	r3, r1
 8007a1a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007a1e:	f7f9 f893 	bl	8000b48 <__aeabi_dcmpgt>
 8007a22:	2800      	cmp	r0, #0
 8007a24:	d163      	bne.n	8007aee <_dtoa_r+0x6be>
 8007a26:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007a2a:	49a8      	ldr	r1, [pc, #672]	@ (8007ccc <_dtoa_r+0x89c>)
 8007a2c:	2000      	movs	r0, #0
 8007a2e:	f7f8 fc43 	bl	80002b8 <__aeabi_dsub>
 8007a32:	4602      	mov	r2, r0
 8007a34:	460b      	mov	r3, r1
 8007a36:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007a3a:	f7f9 f867 	bl	8000b0c <__aeabi_dcmplt>
 8007a3e:	2800      	cmp	r0, #0
 8007a40:	f43f af14 	beq.w	800786c <_dtoa_r+0x43c>
 8007a44:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8007a46:	1e73      	subs	r3, r6, #1
 8007a48:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007a4a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007a4e:	2b30      	cmp	r3, #48	@ 0x30
 8007a50:	d0f8      	beq.n	8007a44 <_dtoa_r+0x614>
 8007a52:	4647      	mov	r7, r8
 8007a54:	e03b      	b.n	8007ace <_dtoa_r+0x69e>
 8007a56:	4b9e      	ldr	r3, [pc, #632]	@ (8007cd0 <_dtoa_r+0x8a0>)
 8007a58:	f7f8 fde6 	bl	8000628 <__aeabi_dmul>
 8007a5c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007a60:	e7bc      	b.n	80079dc <_dtoa_r+0x5ac>
 8007a62:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007a66:	4656      	mov	r6, sl
 8007a68:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007a6c:	4620      	mov	r0, r4
 8007a6e:	4629      	mov	r1, r5
 8007a70:	f7f8 ff04 	bl	800087c <__aeabi_ddiv>
 8007a74:	f7f9 f888 	bl	8000b88 <__aeabi_d2iz>
 8007a78:	4680      	mov	r8, r0
 8007a7a:	f7f8 fd6b 	bl	8000554 <__aeabi_i2d>
 8007a7e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007a82:	f7f8 fdd1 	bl	8000628 <__aeabi_dmul>
 8007a86:	4602      	mov	r2, r0
 8007a88:	460b      	mov	r3, r1
 8007a8a:	4620      	mov	r0, r4
 8007a8c:	4629      	mov	r1, r5
 8007a8e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007a92:	f7f8 fc11 	bl	80002b8 <__aeabi_dsub>
 8007a96:	f806 4b01 	strb.w	r4, [r6], #1
 8007a9a:	9d03      	ldr	r5, [sp, #12]
 8007a9c:	eba6 040a 	sub.w	r4, r6, sl
 8007aa0:	42a5      	cmp	r5, r4
 8007aa2:	4602      	mov	r2, r0
 8007aa4:	460b      	mov	r3, r1
 8007aa6:	d133      	bne.n	8007b10 <_dtoa_r+0x6e0>
 8007aa8:	f7f8 fc08 	bl	80002bc <__adddf3>
 8007aac:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007ab0:	4604      	mov	r4, r0
 8007ab2:	460d      	mov	r5, r1
 8007ab4:	f7f9 f848 	bl	8000b48 <__aeabi_dcmpgt>
 8007ab8:	b9c0      	cbnz	r0, 8007aec <_dtoa_r+0x6bc>
 8007aba:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007abe:	4620      	mov	r0, r4
 8007ac0:	4629      	mov	r1, r5
 8007ac2:	f7f9 f819 	bl	8000af8 <__aeabi_dcmpeq>
 8007ac6:	b110      	cbz	r0, 8007ace <_dtoa_r+0x69e>
 8007ac8:	f018 0f01 	tst.w	r8, #1
 8007acc:	d10e      	bne.n	8007aec <_dtoa_r+0x6bc>
 8007ace:	9902      	ldr	r1, [sp, #8]
 8007ad0:	4648      	mov	r0, r9
 8007ad2:	f000 fbbd 	bl	8008250 <_Bfree>
 8007ad6:	2300      	movs	r3, #0
 8007ad8:	7033      	strb	r3, [r6, #0]
 8007ada:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007adc:	3701      	adds	r7, #1
 8007ade:	601f      	str	r7, [r3, #0]
 8007ae0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	f000 824b 	beq.w	8007f7e <_dtoa_r+0xb4e>
 8007ae8:	601e      	str	r6, [r3, #0]
 8007aea:	e248      	b.n	8007f7e <_dtoa_r+0xb4e>
 8007aec:	46b8      	mov	r8, r7
 8007aee:	4633      	mov	r3, r6
 8007af0:	461e      	mov	r6, r3
 8007af2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007af6:	2a39      	cmp	r2, #57	@ 0x39
 8007af8:	d106      	bne.n	8007b08 <_dtoa_r+0x6d8>
 8007afa:	459a      	cmp	sl, r3
 8007afc:	d1f8      	bne.n	8007af0 <_dtoa_r+0x6c0>
 8007afe:	2230      	movs	r2, #48	@ 0x30
 8007b00:	f108 0801 	add.w	r8, r8, #1
 8007b04:	f88a 2000 	strb.w	r2, [sl]
 8007b08:	781a      	ldrb	r2, [r3, #0]
 8007b0a:	3201      	adds	r2, #1
 8007b0c:	701a      	strb	r2, [r3, #0]
 8007b0e:	e7a0      	b.n	8007a52 <_dtoa_r+0x622>
 8007b10:	4b6f      	ldr	r3, [pc, #444]	@ (8007cd0 <_dtoa_r+0x8a0>)
 8007b12:	2200      	movs	r2, #0
 8007b14:	f7f8 fd88 	bl	8000628 <__aeabi_dmul>
 8007b18:	2200      	movs	r2, #0
 8007b1a:	2300      	movs	r3, #0
 8007b1c:	4604      	mov	r4, r0
 8007b1e:	460d      	mov	r5, r1
 8007b20:	f7f8 ffea 	bl	8000af8 <__aeabi_dcmpeq>
 8007b24:	2800      	cmp	r0, #0
 8007b26:	d09f      	beq.n	8007a68 <_dtoa_r+0x638>
 8007b28:	e7d1      	b.n	8007ace <_dtoa_r+0x69e>
 8007b2a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007b2c:	2a00      	cmp	r2, #0
 8007b2e:	f000 80ea 	beq.w	8007d06 <_dtoa_r+0x8d6>
 8007b32:	9a07      	ldr	r2, [sp, #28]
 8007b34:	2a01      	cmp	r2, #1
 8007b36:	f300 80cd 	bgt.w	8007cd4 <_dtoa_r+0x8a4>
 8007b3a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007b3c:	2a00      	cmp	r2, #0
 8007b3e:	f000 80c1 	beq.w	8007cc4 <_dtoa_r+0x894>
 8007b42:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007b46:	9c08      	ldr	r4, [sp, #32]
 8007b48:	9e00      	ldr	r6, [sp, #0]
 8007b4a:	9a00      	ldr	r2, [sp, #0]
 8007b4c:	441a      	add	r2, r3
 8007b4e:	9200      	str	r2, [sp, #0]
 8007b50:	9a06      	ldr	r2, [sp, #24]
 8007b52:	2101      	movs	r1, #1
 8007b54:	441a      	add	r2, r3
 8007b56:	4648      	mov	r0, r9
 8007b58:	9206      	str	r2, [sp, #24]
 8007b5a:	f000 fc2d 	bl	80083b8 <__i2b>
 8007b5e:	4605      	mov	r5, r0
 8007b60:	b166      	cbz	r6, 8007b7c <_dtoa_r+0x74c>
 8007b62:	9b06      	ldr	r3, [sp, #24]
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	dd09      	ble.n	8007b7c <_dtoa_r+0x74c>
 8007b68:	42b3      	cmp	r3, r6
 8007b6a:	9a00      	ldr	r2, [sp, #0]
 8007b6c:	bfa8      	it	ge
 8007b6e:	4633      	movge	r3, r6
 8007b70:	1ad2      	subs	r2, r2, r3
 8007b72:	9200      	str	r2, [sp, #0]
 8007b74:	9a06      	ldr	r2, [sp, #24]
 8007b76:	1af6      	subs	r6, r6, r3
 8007b78:	1ad3      	subs	r3, r2, r3
 8007b7a:	9306      	str	r3, [sp, #24]
 8007b7c:	9b08      	ldr	r3, [sp, #32]
 8007b7e:	b30b      	cbz	r3, 8007bc4 <_dtoa_r+0x794>
 8007b80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	f000 80c6 	beq.w	8007d14 <_dtoa_r+0x8e4>
 8007b88:	2c00      	cmp	r4, #0
 8007b8a:	f000 80c0 	beq.w	8007d0e <_dtoa_r+0x8de>
 8007b8e:	4629      	mov	r1, r5
 8007b90:	4622      	mov	r2, r4
 8007b92:	4648      	mov	r0, r9
 8007b94:	f000 fcc8 	bl	8008528 <__pow5mult>
 8007b98:	9a02      	ldr	r2, [sp, #8]
 8007b9a:	4601      	mov	r1, r0
 8007b9c:	4605      	mov	r5, r0
 8007b9e:	4648      	mov	r0, r9
 8007ba0:	f000 fc20 	bl	80083e4 <__multiply>
 8007ba4:	9902      	ldr	r1, [sp, #8]
 8007ba6:	4680      	mov	r8, r0
 8007ba8:	4648      	mov	r0, r9
 8007baa:	f000 fb51 	bl	8008250 <_Bfree>
 8007bae:	9b08      	ldr	r3, [sp, #32]
 8007bb0:	1b1b      	subs	r3, r3, r4
 8007bb2:	9308      	str	r3, [sp, #32]
 8007bb4:	f000 80b1 	beq.w	8007d1a <_dtoa_r+0x8ea>
 8007bb8:	9a08      	ldr	r2, [sp, #32]
 8007bba:	4641      	mov	r1, r8
 8007bbc:	4648      	mov	r0, r9
 8007bbe:	f000 fcb3 	bl	8008528 <__pow5mult>
 8007bc2:	9002      	str	r0, [sp, #8]
 8007bc4:	2101      	movs	r1, #1
 8007bc6:	4648      	mov	r0, r9
 8007bc8:	f000 fbf6 	bl	80083b8 <__i2b>
 8007bcc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007bce:	4604      	mov	r4, r0
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	f000 81d8 	beq.w	8007f86 <_dtoa_r+0xb56>
 8007bd6:	461a      	mov	r2, r3
 8007bd8:	4601      	mov	r1, r0
 8007bda:	4648      	mov	r0, r9
 8007bdc:	f000 fca4 	bl	8008528 <__pow5mult>
 8007be0:	9b07      	ldr	r3, [sp, #28]
 8007be2:	2b01      	cmp	r3, #1
 8007be4:	4604      	mov	r4, r0
 8007be6:	f300 809f 	bgt.w	8007d28 <_dtoa_r+0x8f8>
 8007bea:	9b04      	ldr	r3, [sp, #16]
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	f040 8097 	bne.w	8007d20 <_dtoa_r+0x8f0>
 8007bf2:	9b05      	ldr	r3, [sp, #20]
 8007bf4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	f040 8093 	bne.w	8007d24 <_dtoa_r+0x8f4>
 8007bfe:	9b05      	ldr	r3, [sp, #20]
 8007c00:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007c04:	0d1b      	lsrs	r3, r3, #20
 8007c06:	051b      	lsls	r3, r3, #20
 8007c08:	b133      	cbz	r3, 8007c18 <_dtoa_r+0x7e8>
 8007c0a:	9b00      	ldr	r3, [sp, #0]
 8007c0c:	3301      	adds	r3, #1
 8007c0e:	9300      	str	r3, [sp, #0]
 8007c10:	9b06      	ldr	r3, [sp, #24]
 8007c12:	3301      	adds	r3, #1
 8007c14:	9306      	str	r3, [sp, #24]
 8007c16:	2301      	movs	r3, #1
 8007c18:	9308      	str	r3, [sp, #32]
 8007c1a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	f000 81b8 	beq.w	8007f92 <_dtoa_r+0xb62>
 8007c22:	6923      	ldr	r3, [r4, #16]
 8007c24:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007c28:	6918      	ldr	r0, [r3, #16]
 8007c2a:	f000 fb79 	bl	8008320 <__hi0bits>
 8007c2e:	f1c0 0020 	rsb	r0, r0, #32
 8007c32:	9b06      	ldr	r3, [sp, #24]
 8007c34:	4418      	add	r0, r3
 8007c36:	f010 001f 	ands.w	r0, r0, #31
 8007c3a:	f000 8082 	beq.w	8007d42 <_dtoa_r+0x912>
 8007c3e:	f1c0 0320 	rsb	r3, r0, #32
 8007c42:	2b04      	cmp	r3, #4
 8007c44:	dd73      	ble.n	8007d2e <_dtoa_r+0x8fe>
 8007c46:	9b00      	ldr	r3, [sp, #0]
 8007c48:	f1c0 001c 	rsb	r0, r0, #28
 8007c4c:	4403      	add	r3, r0
 8007c4e:	9300      	str	r3, [sp, #0]
 8007c50:	9b06      	ldr	r3, [sp, #24]
 8007c52:	4403      	add	r3, r0
 8007c54:	4406      	add	r6, r0
 8007c56:	9306      	str	r3, [sp, #24]
 8007c58:	9b00      	ldr	r3, [sp, #0]
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	dd05      	ble.n	8007c6a <_dtoa_r+0x83a>
 8007c5e:	9902      	ldr	r1, [sp, #8]
 8007c60:	461a      	mov	r2, r3
 8007c62:	4648      	mov	r0, r9
 8007c64:	f000 fcba 	bl	80085dc <__lshift>
 8007c68:	9002      	str	r0, [sp, #8]
 8007c6a:	9b06      	ldr	r3, [sp, #24]
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	dd05      	ble.n	8007c7c <_dtoa_r+0x84c>
 8007c70:	4621      	mov	r1, r4
 8007c72:	461a      	mov	r2, r3
 8007c74:	4648      	mov	r0, r9
 8007c76:	f000 fcb1 	bl	80085dc <__lshift>
 8007c7a:	4604      	mov	r4, r0
 8007c7c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d061      	beq.n	8007d46 <_dtoa_r+0x916>
 8007c82:	9802      	ldr	r0, [sp, #8]
 8007c84:	4621      	mov	r1, r4
 8007c86:	f000 fd15 	bl	80086b4 <__mcmp>
 8007c8a:	2800      	cmp	r0, #0
 8007c8c:	da5b      	bge.n	8007d46 <_dtoa_r+0x916>
 8007c8e:	2300      	movs	r3, #0
 8007c90:	9902      	ldr	r1, [sp, #8]
 8007c92:	220a      	movs	r2, #10
 8007c94:	4648      	mov	r0, r9
 8007c96:	f000 fafd 	bl	8008294 <__multadd>
 8007c9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c9c:	9002      	str	r0, [sp, #8]
 8007c9e:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	f000 8177 	beq.w	8007f96 <_dtoa_r+0xb66>
 8007ca8:	4629      	mov	r1, r5
 8007caa:	2300      	movs	r3, #0
 8007cac:	220a      	movs	r2, #10
 8007cae:	4648      	mov	r0, r9
 8007cb0:	f000 faf0 	bl	8008294 <__multadd>
 8007cb4:	f1bb 0f00 	cmp.w	fp, #0
 8007cb8:	4605      	mov	r5, r0
 8007cba:	dc6f      	bgt.n	8007d9c <_dtoa_r+0x96c>
 8007cbc:	9b07      	ldr	r3, [sp, #28]
 8007cbe:	2b02      	cmp	r3, #2
 8007cc0:	dc49      	bgt.n	8007d56 <_dtoa_r+0x926>
 8007cc2:	e06b      	b.n	8007d9c <_dtoa_r+0x96c>
 8007cc4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007cc6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007cca:	e73c      	b.n	8007b46 <_dtoa_r+0x716>
 8007ccc:	3fe00000 	.word	0x3fe00000
 8007cd0:	40240000 	.word	0x40240000
 8007cd4:	9b03      	ldr	r3, [sp, #12]
 8007cd6:	1e5c      	subs	r4, r3, #1
 8007cd8:	9b08      	ldr	r3, [sp, #32]
 8007cda:	42a3      	cmp	r3, r4
 8007cdc:	db09      	blt.n	8007cf2 <_dtoa_r+0x8c2>
 8007cde:	1b1c      	subs	r4, r3, r4
 8007ce0:	9b03      	ldr	r3, [sp, #12]
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	f6bf af30 	bge.w	8007b48 <_dtoa_r+0x718>
 8007ce8:	9b00      	ldr	r3, [sp, #0]
 8007cea:	9a03      	ldr	r2, [sp, #12]
 8007cec:	1a9e      	subs	r6, r3, r2
 8007cee:	2300      	movs	r3, #0
 8007cf0:	e72b      	b.n	8007b4a <_dtoa_r+0x71a>
 8007cf2:	9b08      	ldr	r3, [sp, #32]
 8007cf4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007cf6:	9408      	str	r4, [sp, #32]
 8007cf8:	1ae3      	subs	r3, r4, r3
 8007cfa:	441a      	add	r2, r3
 8007cfc:	9e00      	ldr	r6, [sp, #0]
 8007cfe:	9b03      	ldr	r3, [sp, #12]
 8007d00:	920d      	str	r2, [sp, #52]	@ 0x34
 8007d02:	2400      	movs	r4, #0
 8007d04:	e721      	b.n	8007b4a <_dtoa_r+0x71a>
 8007d06:	9c08      	ldr	r4, [sp, #32]
 8007d08:	9e00      	ldr	r6, [sp, #0]
 8007d0a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8007d0c:	e728      	b.n	8007b60 <_dtoa_r+0x730>
 8007d0e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8007d12:	e751      	b.n	8007bb8 <_dtoa_r+0x788>
 8007d14:	9a08      	ldr	r2, [sp, #32]
 8007d16:	9902      	ldr	r1, [sp, #8]
 8007d18:	e750      	b.n	8007bbc <_dtoa_r+0x78c>
 8007d1a:	f8cd 8008 	str.w	r8, [sp, #8]
 8007d1e:	e751      	b.n	8007bc4 <_dtoa_r+0x794>
 8007d20:	2300      	movs	r3, #0
 8007d22:	e779      	b.n	8007c18 <_dtoa_r+0x7e8>
 8007d24:	9b04      	ldr	r3, [sp, #16]
 8007d26:	e777      	b.n	8007c18 <_dtoa_r+0x7e8>
 8007d28:	2300      	movs	r3, #0
 8007d2a:	9308      	str	r3, [sp, #32]
 8007d2c:	e779      	b.n	8007c22 <_dtoa_r+0x7f2>
 8007d2e:	d093      	beq.n	8007c58 <_dtoa_r+0x828>
 8007d30:	9a00      	ldr	r2, [sp, #0]
 8007d32:	331c      	adds	r3, #28
 8007d34:	441a      	add	r2, r3
 8007d36:	9200      	str	r2, [sp, #0]
 8007d38:	9a06      	ldr	r2, [sp, #24]
 8007d3a:	441a      	add	r2, r3
 8007d3c:	441e      	add	r6, r3
 8007d3e:	9206      	str	r2, [sp, #24]
 8007d40:	e78a      	b.n	8007c58 <_dtoa_r+0x828>
 8007d42:	4603      	mov	r3, r0
 8007d44:	e7f4      	b.n	8007d30 <_dtoa_r+0x900>
 8007d46:	9b03      	ldr	r3, [sp, #12]
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	46b8      	mov	r8, r7
 8007d4c:	dc20      	bgt.n	8007d90 <_dtoa_r+0x960>
 8007d4e:	469b      	mov	fp, r3
 8007d50:	9b07      	ldr	r3, [sp, #28]
 8007d52:	2b02      	cmp	r3, #2
 8007d54:	dd1e      	ble.n	8007d94 <_dtoa_r+0x964>
 8007d56:	f1bb 0f00 	cmp.w	fp, #0
 8007d5a:	f47f adb1 	bne.w	80078c0 <_dtoa_r+0x490>
 8007d5e:	4621      	mov	r1, r4
 8007d60:	465b      	mov	r3, fp
 8007d62:	2205      	movs	r2, #5
 8007d64:	4648      	mov	r0, r9
 8007d66:	f000 fa95 	bl	8008294 <__multadd>
 8007d6a:	4601      	mov	r1, r0
 8007d6c:	4604      	mov	r4, r0
 8007d6e:	9802      	ldr	r0, [sp, #8]
 8007d70:	f000 fca0 	bl	80086b4 <__mcmp>
 8007d74:	2800      	cmp	r0, #0
 8007d76:	f77f ada3 	ble.w	80078c0 <_dtoa_r+0x490>
 8007d7a:	4656      	mov	r6, sl
 8007d7c:	2331      	movs	r3, #49	@ 0x31
 8007d7e:	f806 3b01 	strb.w	r3, [r6], #1
 8007d82:	f108 0801 	add.w	r8, r8, #1
 8007d86:	e59f      	b.n	80078c8 <_dtoa_r+0x498>
 8007d88:	9c03      	ldr	r4, [sp, #12]
 8007d8a:	46b8      	mov	r8, r7
 8007d8c:	4625      	mov	r5, r4
 8007d8e:	e7f4      	b.n	8007d7a <_dtoa_r+0x94a>
 8007d90:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8007d94:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	f000 8101 	beq.w	8007f9e <_dtoa_r+0xb6e>
 8007d9c:	2e00      	cmp	r6, #0
 8007d9e:	dd05      	ble.n	8007dac <_dtoa_r+0x97c>
 8007da0:	4629      	mov	r1, r5
 8007da2:	4632      	mov	r2, r6
 8007da4:	4648      	mov	r0, r9
 8007da6:	f000 fc19 	bl	80085dc <__lshift>
 8007daa:	4605      	mov	r5, r0
 8007dac:	9b08      	ldr	r3, [sp, #32]
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d05c      	beq.n	8007e6c <_dtoa_r+0xa3c>
 8007db2:	6869      	ldr	r1, [r5, #4]
 8007db4:	4648      	mov	r0, r9
 8007db6:	f000 fa0b 	bl	80081d0 <_Balloc>
 8007dba:	4606      	mov	r6, r0
 8007dbc:	b928      	cbnz	r0, 8007dca <_dtoa_r+0x99a>
 8007dbe:	4b82      	ldr	r3, [pc, #520]	@ (8007fc8 <_dtoa_r+0xb98>)
 8007dc0:	4602      	mov	r2, r0
 8007dc2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007dc6:	f7ff bb4a 	b.w	800745e <_dtoa_r+0x2e>
 8007dca:	692a      	ldr	r2, [r5, #16]
 8007dcc:	3202      	adds	r2, #2
 8007dce:	0092      	lsls	r2, r2, #2
 8007dd0:	f105 010c 	add.w	r1, r5, #12
 8007dd4:	300c      	adds	r0, #12
 8007dd6:	f000 ffb5 	bl	8008d44 <memcpy>
 8007dda:	2201      	movs	r2, #1
 8007ddc:	4631      	mov	r1, r6
 8007dde:	4648      	mov	r0, r9
 8007de0:	f000 fbfc 	bl	80085dc <__lshift>
 8007de4:	f10a 0301 	add.w	r3, sl, #1
 8007de8:	9300      	str	r3, [sp, #0]
 8007dea:	eb0a 030b 	add.w	r3, sl, fp
 8007dee:	9308      	str	r3, [sp, #32]
 8007df0:	9b04      	ldr	r3, [sp, #16]
 8007df2:	f003 0301 	and.w	r3, r3, #1
 8007df6:	462f      	mov	r7, r5
 8007df8:	9306      	str	r3, [sp, #24]
 8007dfa:	4605      	mov	r5, r0
 8007dfc:	9b00      	ldr	r3, [sp, #0]
 8007dfe:	9802      	ldr	r0, [sp, #8]
 8007e00:	4621      	mov	r1, r4
 8007e02:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 8007e06:	f7ff fa89 	bl	800731c <quorem>
 8007e0a:	4603      	mov	r3, r0
 8007e0c:	3330      	adds	r3, #48	@ 0x30
 8007e0e:	9003      	str	r0, [sp, #12]
 8007e10:	4639      	mov	r1, r7
 8007e12:	9802      	ldr	r0, [sp, #8]
 8007e14:	9309      	str	r3, [sp, #36]	@ 0x24
 8007e16:	f000 fc4d 	bl	80086b4 <__mcmp>
 8007e1a:	462a      	mov	r2, r5
 8007e1c:	9004      	str	r0, [sp, #16]
 8007e1e:	4621      	mov	r1, r4
 8007e20:	4648      	mov	r0, r9
 8007e22:	f000 fc63 	bl	80086ec <__mdiff>
 8007e26:	68c2      	ldr	r2, [r0, #12]
 8007e28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e2a:	4606      	mov	r6, r0
 8007e2c:	bb02      	cbnz	r2, 8007e70 <_dtoa_r+0xa40>
 8007e2e:	4601      	mov	r1, r0
 8007e30:	9802      	ldr	r0, [sp, #8]
 8007e32:	f000 fc3f 	bl	80086b4 <__mcmp>
 8007e36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e38:	4602      	mov	r2, r0
 8007e3a:	4631      	mov	r1, r6
 8007e3c:	4648      	mov	r0, r9
 8007e3e:	920c      	str	r2, [sp, #48]	@ 0x30
 8007e40:	9309      	str	r3, [sp, #36]	@ 0x24
 8007e42:	f000 fa05 	bl	8008250 <_Bfree>
 8007e46:	9b07      	ldr	r3, [sp, #28]
 8007e48:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007e4a:	9e00      	ldr	r6, [sp, #0]
 8007e4c:	ea42 0103 	orr.w	r1, r2, r3
 8007e50:	9b06      	ldr	r3, [sp, #24]
 8007e52:	4319      	orrs	r1, r3
 8007e54:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e56:	d10d      	bne.n	8007e74 <_dtoa_r+0xa44>
 8007e58:	2b39      	cmp	r3, #57	@ 0x39
 8007e5a:	d027      	beq.n	8007eac <_dtoa_r+0xa7c>
 8007e5c:	9a04      	ldr	r2, [sp, #16]
 8007e5e:	2a00      	cmp	r2, #0
 8007e60:	dd01      	ble.n	8007e66 <_dtoa_r+0xa36>
 8007e62:	9b03      	ldr	r3, [sp, #12]
 8007e64:	3331      	adds	r3, #49	@ 0x31
 8007e66:	f88b 3000 	strb.w	r3, [fp]
 8007e6a:	e52e      	b.n	80078ca <_dtoa_r+0x49a>
 8007e6c:	4628      	mov	r0, r5
 8007e6e:	e7b9      	b.n	8007de4 <_dtoa_r+0x9b4>
 8007e70:	2201      	movs	r2, #1
 8007e72:	e7e2      	b.n	8007e3a <_dtoa_r+0xa0a>
 8007e74:	9904      	ldr	r1, [sp, #16]
 8007e76:	2900      	cmp	r1, #0
 8007e78:	db04      	blt.n	8007e84 <_dtoa_r+0xa54>
 8007e7a:	9807      	ldr	r0, [sp, #28]
 8007e7c:	4301      	orrs	r1, r0
 8007e7e:	9806      	ldr	r0, [sp, #24]
 8007e80:	4301      	orrs	r1, r0
 8007e82:	d120      	bne.n	8007ec6 <_dtoa_r+0xa96>
 8007e84:	2a00      	cmp	r2, #0
 8007e86:	ddee      	ble.n	8007e66 <_dtoa_r+0xa36>
 8007e88:	9902      	ldr	r1, [sp, #8]
 8007e8a:	9300      	str	r3, [sp, #0]
 8007e8c:	2201      	movs	r2, #1
 8007e8e:	4648      	mov	r0, r9
 8007e90:	f000 fba4 	bl	80085dc <__lshift>
 8007e94:	4621      	mov	r1, r4
 8007e96:	9002      	str	r0, [sp, #8]
 8007e98:	f000 fc0c 	bl	80086b4 <__mcmp>
 8007e9c:	2800      	cmp	r0, #0
 8007e9e:	9b00      	ldr	r3, [sp, #0]
 8007ea0:	dc02      	bgt.n	8007ea8 <_dtoa_r+0xa78>
 8007ea2:	d1e0      	bne.n	8007e66 <_dtoa_r+0xa36>
 8007ea4:	07da      	lsls	r2, r3, #31
 8007ea6:	d5de      	bpl.n	8007e66 <_dtoa_r+0xa36>
 8007ea8:	2b39      	cmp	r3, #57	@ 0x39
 8007eaa:	d1da      	bne.n	8007e62 <_dtoa_r+0xa32>
 8007eac:	2339      	movs	r3, #57	@ 0x39
 8007eae:	f88b 3000 	strb.w	r3, [fp]
 8007eb2:	4633      	mov	r3, r6
 8007eb4:	461e      	mov	r6, r3
 8007eb6:	3b01      	subs	r3, #1
 8007eb8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007ebc:	2a39      	cmp	r2, #57	@ 0x39
 8007ebe:	d04e      	beq.n	8007f5e <_dtoa_r+0xb2e>
 8007ec0:	3201      	adds	r2, #1
 8007ec2:	701a      	strb	r2, [r3, #0]
 8007ec4:	e501      	b.n	80078ca <_dtoa_r+0x49a>
 8007ec6:	2a00      	cmp	r2, #0
 8007ec8:	dd03      	ble.n	8007ed2 <_dtoa_r+0xaa2>
 8007eca:	2b39      	cmp	r3, #57	@ 0x39
 8007ecc:	d0ee      	beq.n	8007eac <_dtoa_r+0xa7c>
 8007ece:	3301      	adds	r3, #1
 8007ed0:	e7c9      	b.n	8007e66 <_dtoa_r+0xa36>
 8007ed2:	9a00      	ldr	r2, [sp, #0]
 8007ed4:	9908      	ldr	r1, [sp, #32]
 8007ed6:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007eda:	428a      	cmp	r2, r1
 8007edc:	d028      	beq.n	8007f30 <_dtoa_r+0xb00>
 8007ede:	9902      	ldr	r1, [sp, #8]
 8007ee0:	2300      	movs	r3, #0
 8007ee2:	220a      	movs	r2, #10
 8007ee4:	4648      	mov	r0, r9
 8007ee6:	f000 f9d5 	bl	8008294 <__multadd>
 8007eea:	42af      	cmp	r7, r5
 8007eec:	9002      	str	r0, [sp, #8]
 8007eee:	f04f 0300 	mov.w	r3, #0
 8007ef2:	f04f 020a 	mov.w	r2, #10
 8007ef6:	4639      	mov	r1, r7
 8007ef8:	4648      	mov	r0, r9
 8007efa:	d107      	bne.n	8007f0c <_dtoa_r+0xadc>
 8007efc:	f000 f9ca 	bl	8008294 <__multadd>
 8007f00:	4607      	mov	r7, r0
 8007f02:	4605      	mov	r5, r0
 8007f04:	9b00      	ldr	r3, [sp, #0]
 8007f06:	3301      	adds	r3, #1
 8007f08:	9300      	str	r3, [sp, #0]
 8007f0a:	e777      	b.n	8007dfc <_dtoa_r+0x9cc>
 8007f0c:	f000 f9c2 	bl	8008294 <__multadd>
 8007f10:	4629      	mov	r1, r5
 8007f12:	4607      	mov	r7, r0
 8007f14:	2300      	movs	r3, #0
 8007f16:	220a      	movs	r2, #10
 8007f18:	4648      	mov	r0, r9
 8007f1a:	f000 f9bb 	bl	8008294 <__multadd>
 8007f1e:	4605      	mov	r5, r0
 8007f20:	e7f0      	b.n	8007f04 <_dtoa_r+0xad4>
 8007f22:	f1bb 0f00 	cmp.w	fp, #0
 8007f26:	bfcc      	ite	gt
 8007f28:	465e      	movgt	r6, fp
 8007f2a:	2601      	movle	r6, #1
 8007f2c:	4456      	add	r6, sl
 8007f2e:	2700      	movs	r7, #0
 8007f30:	9902      	ldr	r1, [sp, #8]
 8007f32:	9300      	str	r3, [sp, #0]
 8007f34:	2201      	movs	r2, #1
 8007f36:	4648      	mov	r0, r9
 8007f38:	f000 fb50 	bl	80085dc <__lshift>
 8007f3c:	4621      	mov	r1, r4
 8007f3e:	9002      	str	r0, [sp, #8]
 8007f40:	f000 fbb8 	bl	80086b4 <__mcmp>
 8007f44:	2800      	cmp	r0, #0
 8007f46:	dcb4      	bgt.n	8007eb2 <_dtoa_r+0xa82>
 8007f48:	d102      	bne.n	8007f50 <_dtoa_r+0xb20>
 8007f4a:	9b00      	ldr	r3, [sp, #0]
 8007f4c:	07db      	lsls	r3, r3, #31
 8007f4e:	d4b0      	bmi.n	8007eb2 <_dtoa_r+0xa82>
 8007f50:	4633      	mov	r3, r6
 8007f52:	461e      	mov	r6, r3
 8007f54:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007f58:	2a30      	cmp	r2, #48	@ 0x30
 8007f5a:	d0fa      	beq.n	8007f52 <_dtoa_r+0xb22>
 8007f5c:	e4b5      	b.n	80078ca <_dtoa_r+0x49a>
 8007f5e:	459a      	cmp	sl, r3
 8007f60:	d1a8      	bne.n	8007eb4 <_dtoa_r+0xa84>
 8007f62:	2331      	movs	r3, #49	@ 0x31
 8007f64:	f108 0801 	add.w	r8, r8, #1
 8007f68:	f88a 3000 	strb.w	r3, [sl]
 8007f6c:	e4ad      	b.n	80078ca <_dtoa_r+0x49a>
 8007f6e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007f70:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8007fcc <_dtoa_r+0xb9c>
 8007f74:	b11b      	cbz	r3, 8007f7e <_dtoa_r+0xb4e>
 8007f76:	f10a 0308 	add.w	r3, sl, #8
 8007f7a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007f7c:	6013      	str	r3, [r2, #0]
 8007f7e:	4650      	mov	r0, sl
 8007f80:	b017      	add	sp, #92	@ 0x5c
 8007f82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f86:	9b07      	ldr	r3, [sp, #28]
 8007f88:	2b01      	cmp	r3, #1
 8007f8a:	f77f ae2e 	ble.w	8007bea <_dtoa_r+0x7ba>
 8007f8e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007f90:	9308      	str	r3, [sp, #32]
 8007f92:	2001      	movs	r0, #1
 8007f94:	e64d      	b.n	8007c32 <_dtoa_r+0x802>
 8007f96:	f1bb 0f00 	cmp.w	fp, #0
 8007f9a:	f77f aed9 	ble.w	8007d50 <_dtoa_r+0x920>
 8007f9e:	4656      	mov	r6, sl
 8007fa0:	9802      	ldr	r0, [sp, #8]
 8007fa2:	4621      	mov	r1, r4
 8007fa4:	f7ff f9ba 	bl	800731c <quorem>
 8007fa8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8007fac:	f806 3b01 	strb.w	r3, [r6], #1
 8007fb0:	eba6 020a 	sub.w	r2, r6, sl
 8007fb4:	4593      	cmp	fp, r2
 8007fb6:	ddb4      	ble.n	8007f22 <_dtoa_r+0xaf2>
 8007fb8:	9902      	ldr	r1, [sp, #8]
 8007fba:	2300      	movs	r3, #0
 8007fbc:	220a      	movs	r2, #10
 8007fbe:	4648      	mov	r0, r9
 8007fc0:	f000 f968 	bl	8008294 <__multadd>
 8007fc4:	9002      	str	r0, [sp, #8]
 8007fc6:	e7eb      	b.n	8007fa0 <_dtoa_r+0xb70>
 8007fc8:	08009dfc 	.word	0x08009dfc
 8007fcc:	08009d97 	.word	0x08009d97

08007fd0 <_free_r>:
 8007fd0:	b538      	push	{r3, r4, r5, lr}
 8007fd2:	4605      	mov	r5, r0
 8007fd4:	2900      	cmp	r1, #0
 8007fd6:	d041      	beq.n	800805c <_free_r+0x8c>
 8007fd8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007fdc:	1f0c      	subs	r4, r1, #4
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	bfb8      	it	lt
 8007fe2:	18e4      	addlt	r4, r4, r3
 8007fe4:	f000 f8e8 	bl	80081b8 <__malloc_lock>
 8007fe8:	4a1d      	ldr	r2, [pc, #116]	@ (8008060 <_free_r+0x90>)
 8007fea:	6813      	ldr	r3, [r2, #0]
 8007fec:	b933      	cbnz	r3, 8007ffc <_free_r+0x2c>
 8007fee:	6063      	str	r3, [r4, #4]
 8007ff0:	6014      	str	r4, [r2, #0]
 8007ff2:	4628      	mov	r0, r5
 8007ff4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007ff8:	f000 b8e4 	b.w	80081c4 <__malloc_unlock>
 8007ffc:	42a3      	cmp	r3, r4
 8007ffe:	d908      	bls.n	8008012 <_free_r+0x42>
 8008000:	6820      	ldr	r0, [r4, #0]
 8008002:	1821      	adds	r1, r4, r0
 8008004:	428b      	cmp	r3, r1
 8008006:	bf01      	itttt	eq
 8008008:	6819      	ldreq	r1, [r3, #0]
 800800a:	685b      	ldreq	r3, [r3, #4]
 800800c:	1809      	addeq	r1, r1, r0
 800800e:	6021      	streq	r1, [r4, #0]
 8008010:	e7ed      	b.n	8007fee <_free_r+0x1e>
 8008012:	461a      	mov	r2, r3
 8008014:	685b      	ldr	r3, [r3, #4]
 8008016:	b10b      	cbz	r3, 800801c <_free_r+0x4c>
 8008018:	42a3      	cmp	r3, r4
 800801a:	d9fa      	bls.n	8008012 <_free_r+0x42>
 800801c:	6811      	ldr	r1, [r2, #0]
 800801e:	1850      	adds	r0, r2, r1
 8008020:	42a0      	cmp	r0, r4
 8008022:	d10b      	bne.n	800803c <_free_r+0x6c>
 8008024:	6820      	ldr	r0, [r4, #0]
 8008026:	4401      	add	r1, r0
 8008028:	1850      	adds	r0, r2, r1
 800802a:	4283      	cmp	r3, r0
 800802c:	6011      	str	r1, [r2, #0]
 800802e:	d1e0      	bne.n	8007ff2 <_free_r+0x22>
 8008030:	6818      	ldr	r0, [r3, #0]
 8008032:	685b      	ldr	r3, [r3, #4]
 8008034:	6053      	str	r3, [r2, #4]
 8008036:	4408      	add	r0, r1
 8008038:	6010      	str	r0, [r2, #0]
 800803a:	e7da      	b.n	8007ff2 <_free_r+0x22>
 800803c:	d902      	bls.n	8008044 <_free_r+0x74>
 800803e:	230c      	movs	r3, #12
 8008040:	602b      	str	r3, [r5, #0]
 8008042:	e7d6      	b.n	8007ff2 <_free_r+0x22>
 8008044:	6820      	ldr	r0, [r4, #0]
 8008046:	1821      	adds	r1, r4, r0
 8008048:	428b      	cmp	r3, r1
 800804a:	bf04      	itt	eq
 800804c:	6819      	ldreq	r1, [r3, #0]
 800804e:	685b      	ldreq	r3, [r3, #4]
 8008050:	6063      	str	r3, [r4, #4]
 8008052:	bf04      	itt	eq
 8008054:	1809      	addeq	r1, r1, r0
 8008056:	6021      	streq	r1, [r4, #0]
 8008058:	6054      	str	r4, [r2, #4]
 800805a:	e7ca      	b.n	8007ff2 <_free_r+0x22>
 800805c:	bd38      	pop	{r3, r4, r5, pc}
 800805e:	bf00      	nop
 8008060:	200201cc 	.word	0x200201cc

08008064 <malloc>:
 8008064:	4b02      	ldr	r3, [pc, #8]	@ (8008070 <malloc+0xc>)
 8008066:	4601      	mov	r1, r0
 8008068:	6818      	ldr	r0, [r3, #0]
 800806a:	f000 b825 	b.w	80080b8 <_malloc_r>
 800806e:	bf00      	nop
 8008070:	20000018 	.word	0x20000018

08008074 <sbrk_aligned>:
 8008074:	b570      	push	{r4, r5, r6, lr}
 8008076:	4e0f      	ldr	r6, [pc, #60]	@ (80080b4 <sbrk_aligned+0x40>)
 8008078:	460c      	mov	r4, r1
 800807a:	6831      	ldr	r1, [r6, #0]
 800807c:	4605      	mov	r5, r0
 800807e:	b911      	cbnz	r1, 8008086 <sbrk_aligned+0x12>
 8008080:	f000 fe50 	bl	8008d24 <_sbrk_r>
 8008084:	6030      	str	r0, [r6, #0]
 8008086:	4621      	mov	r1, r4
 8008088:	4628      	mov	r0, r5
 800808a:	f000 fe4b 	bl	8008d24 <_sbrk_r>
 800808e:	1c43      	adds	r3, r0, #1
 8008090:	d103      	bne.n	800809a <sbrk_aligned+0x26>
 8008092:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8008096:	4620      	mov	r0, r4
 8008098:	bd70      	pop	{r4, r5, r6, pc}
 800809a:	1cc4      	adds	r4, r0, #3
 800809c:	f024 0403 	bic.w	r4, r4, #3
 80080a0:	42a0      	cmp	r0, r4
 80080a2:	d0f8      	beq.n	8008096 <sbrk_aligned+0x22>
 80080a4:	1a21      	subs	r1, r4, r0
 80080a6:	4628      	mov	r0, r5
 80080a8:	f000 fe3c 	bl	8008d24 <_sbrk_r>
 80080ac:	3001      	adds	r0, #1
 80080ae:	d1f2      	bne.n	8008096 <sbrk_aligned+0x22>
 80080b0:	e7ef      	b.n	8008092 <sbrk_aligned+0x1e>
 80080b2:	bf00      	nop
 80080b4:	200201c8 	.word	0x200201c8

080080b8 <_malloc_r>:
 80080b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80080bc:	1ccd      	adds	r5, r1, #3
 80080be:	f025 0503 	bic.w	r5, r5, #3
 80080c2:	3508      	adds	r5, #8
 80080c4:	2d0c      	cmp	r5, #12
 80080c6:	bf38      	it	cc
 80080c8:	250c      	movcc	r5, #12
 80080ca:	2d00      	cmp	r5, #0
 80080cc:	4606      	mov	r6, r0
 80080ce:	db01      	blt.n	80080d4 <_malloc_r+0x1c>
 80080d0:	42a9      	cmp	r1, r5
 80080d2:	d904      	bls.n	80080de <_malloc_r+0x26>
 80080d4:	230c      	movs	r3, #12
 80080d6:	6033      	str	r3, [r6, #0]
 80080d8:	2000      	movs	r0, #0
 80080da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80080de:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80081b4 <_malloc_r+0xfc>
 80080e2:	f000 f869 	bl	80081b8 <__malloc_lock>
 80080e6:	f8d8 3000 	ldr.w	r3, [r8]
 80080ea:	461c      	mov	r4, r3
 80080ec:	bb44      	cbnz	r4, 8008140 <_malloc_r+0x88>
 80080ee:	4629      	mov	r1, r5
 80080f0:	4630      	mov	r0, r6
 80080f2:	f7ff ffbf 	bl	8008074 <sbrk_aligned>
 80080f6:	1c43      	adds	r3, r0, #1
 80080f8:	4604      	mov	r4, r0
 80080fa:	d158      	bne.n	80081ae <_malloc_r+0xf6>
 80080fc:	f8d8 4000 	ldr.w	r4, [r8]
 8008100:	4627      	mov	r7, r4
 8008102:	2f00      	cmp	r7, #0
 8008104:	d143      	bne.n	800818e <_malloc_r+0xd6>
 8008106:	2c00      	cmp	r4, #0
 8008108:	d04b      	beq.n	80081a2 <_malloc_r+0xea>
 800810a:	6823      	ldr	r3, [r4, #0]
 800810c:	4639      	mov	r1, r7
 800810e:	4630      	mov	r0, r6
 8008110:	eb04 0903 	add.w	r9, r4, r3
 8008114:	f000 fe06 	bl	8008d24 <_sbrk_r>
 8008118:	4581      	cmp	r9, r0
 800811a:	d142      	bne.n	80081a2 <_malloc_r+0xea>
 800811c:	6821      	ldr	r1, [r4, #0]
 800811e:	1a6d      	subs	r5, r5, r1
 8008120:	4629      	mov	r1, r5
 8008122:	4630      	mov	r0, r6
 8008124:	f7ff ffa6 	bl	8008074 <sbrk_aligned>
 8008128:	3001      	adds	r0, #1
 800812a:	d03a      	beq.n	80081a2 <_malloc_r+0xea>
 800812c:	6823      	ldr	r3, [r4, #0]
 800812e:	442b      	add	r3, r5
 8008130:	6023      	str	r3, [r4, #0]
 8008132:	f8d8 3000 	ldr.w	r3, [r8]
 8008136:	685a      	ldr	r2, [r3, #4]
 8008138:	bb62      	cbnz	r2, 8008194 <_malloc_r+0xdc>
 800813a:	f8c8 7000 	str.w	r7, [r8]
 800813e:	e00f      	b.n	8008160 <_malloc_r+0xa8>
 8008140:	6822      	ldr	r2, [r4, #0]
 8008142:	1b52      	subs	r2, r2, r5
 8008144:	d420      	bmi.n	8008188 <_malloc_r+0xd0>
 8008146:	2a0b      	cmp	r2, #11
 8008148:	d917      	bls.n	800817a <_malloc_r+0xc2>
 800814a:	1961      	adds	r1, r4, r5
 800814c:	42a3      	cmp	r3, r4
 800814e:	6025      	str	r5, [r4, #0]
 8008150:	bf18      	it	ne
 8008152:	6059      	strne	r1, [r3, #4]
 8008154:	6863      	ldr	r3, [r4, #4]
 8008156:	bf08      	it	eq
 8008158:	f8c8 1000 	streq.w	r1, [r8]
 800815c:	5162      	str	r2, [r4, r5]
 800815e:	604b      	str	r3, [r1, #4]
 8008160:	4630      	mov	r0, r6
 8008162:	f000 f82f 	bl	80081c4 <__malloc_unlock>
 8008166:	f104 000b 	add.w	r0, r4, #11
 800816a:	1d23      	adds	r3, r4, #4
 800816c:	f020 0007 	bic.w	r0, r0, #7
 8008170:	1ac2      	subs	r2, r0, r3
 8008172:	bf1c      	itt	ne
 8008174:	1a1b      	subne	r3, r3, r0
 8008176:	50a3      	strne	r3, [r4, r2]
 8008178:	e7af      	b.n	80080da <_malloc_r+0x22>
 800817a:	6862      	ldr	r2, [r4, #4]
 800817c:	42a3      	cmp	r3, r4
 800817e:	bf0c      	ite	eq
 8008180:	f8c8 2000 	streq.w	r2, [r8]
 8008184:	605a      	strne	r2, [r3, #4]
 8008186:	e7eb      	b.n	8008160 <_malloc_r+0xa8>
 8008188:	4623      	mov	r3, r4
 800818a:	6864      	ldr	r4, [r4, #4]
 800818c:	e7ae      	b.n	80080ec <_malloc_r+0x34>
 800818e:	463c      	mov	r4, r7
 8008190:	687f      	ldr	r7, [r7, #4]
 8008192:	e7b6      	b.n	8008102 <_malloc_r+0x4a>
 8008194:	461a      	mov	r2, r3
 8008196:	685b      	ldr	r3, [r3, #4]
 8008198:	42a3      	cmp	r3, r4
 800819a:	d1fb      	bne.n	8008194 <_malloc_r+0xdc>
 800819c:	2300      	movs	r3, #0
 800819e:	6053      	str	r3, [r2, #4]
 80081a0:	e7de      	b.n	8008160 <_malloc_r+0xa8>
 80081a2:	230c      	movs	r3, #12
 80081a4:	6033      	str	r3, [r6, #0]
 80081a6:	4630      	mov	r0, r6
 80081a8:	f000 f80c 	bl	80081c4 <__malloc_unlock>
 80081ac:	e794      	b.n	80080d8 <_malloc_r+0x20>
 80081ae:	6005      	str	r5, [r0, #0]
 80081b0:	e7d6      	b.n	8008160 <_malloc_r+0xa8>
 80081b2:	bf00      	nop
 80081b4:	200201cc 	.word	0x200201cc

080081b8 <__malloc_lock>:
 80081b8:	4801      	ldr	r0, [pc, #4]	@ (80081c0 <__malloc_lock+0x8>)
 80081ba:	f7ff b88e 	b.w	80072da <__retarget_lock_acquire_recursive>
 80081be:	bf00      	nop
 80081c0:	200201c4 	.word	0x200201c4

080081c4 <__malloc_unlock>:
 80081c4:	4801      	ldr	r0, [pc, #4]	@ (80081cc <__malloc_unlock+0x8>)
 80081c6:	f7ff b889 	b.w	80072dc <__retarget_lock_release_recursive>
 80081ca:	bf00      	nop
 80081cc:	200201c4 	.word	0x200201c4

080081d0 <_Balloc>:
 80081d0:	b570      	push	{r4, r5, r6, lr}
 80081d2:	69c6      	ldr	r6, [r0, #28]
 80081d4:	4604      	mov	r4, r0
 80081d6:	460d      	mov	r5, r1
 80081d8:	b976      	cbnz	r6, 80081f8 <_Balloc+0x28>
 80081da:	2010      	movs	r0, #16
 80081dc:	f7ff ff42 	bl	8008064 <malloc>
 80081e0:	4602      	mov	r2, r0
 80081e2:	61e0      	str	r0, [r4, #28]
 80081e4:	b920      	cbnz	r0, 80081f0 <_Balloc+0x20>
 80081e6:	4b18      	ldr	r3, [pc, #96]	@ (8008248 <_Balloc+0x78>)
 80081e8:	4818      	ldr	r0, [pc, #96]	@ (800824c <_Balloc+0x7c>)
 80081ea:	216b      	movs	r1, #107	@ 0x6b
 80081ec:	f7ff f878 	bl	80072e0 <__assert_func>
 80081f0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80081f4:	6006      	str	r6, [r0, #0]
 80081f6:	60c6      	str	r6, [r0, #12]
 80081f8:	69e6      	ldr	r6, [r4, #28]
 80081fa:	68f3      	ldr	r3, [r6, #12]
 80081fc:	b183      	cbz	r3, 8008220 <_Balloc+0x50>
 80081fe:	69e3      	ldr	r3, [r4, #28]
 8008200:	68db      	ldr	r3, [r3, #12]
 8008202:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008206:	b9b8      	cbnz	r0, 8008238 <_Balloc+0x68>
 8008208:	2101      	movs	r1, #1
 800820a:	fa01 f605 	lsl.w	r6, r1, r5
 800820e:	1d72      	adds	r2, r6, #5
 8008210:	0092      	lsls	r2, r2, #2
 8008212:	4620      	mov	r0, r4
 8008214:	f000 fdab 	bl	8008d6e <_calloc_r>
 8008218:	b160      	cbz	r0, 8008234 <_Balloc+0x64>
 800821a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800821e:	e00e      	b.n	800823e <_Balloc+0x6e>
 8008220:	2221      	movs	r2, #33	@ 0x21
 8008222:	2104      	movs	r1, #4
 8008224:	4620      	mov	r0, r4
 8008226:	f000 fda2 	bl	8008d6e <_calloc_r>
 800822a:	69e3      	ldr	r3, [r4, #28]
 800822c:	60f0      	str	r0, [r6, #12]
 800822e:	68db      	ldr	r3, [r3, #12]
 8008230:	2b00      	cmp	r3, #0
 8008232:	d1e4      	bne.n	80081fe <_Balloc+0x2e>
 8008234:	2000      	movs	r0, #0
 8008236:	bd70      	pop	{r4, r5, r6, pc}
 8008238:	6802      	ldr	r2, [r0, #0]
 800823a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800823e:	2300      	movs	r3, #0
 8008240:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008244:	e7f7      	b.n	8008236 <_Balloc+0x66>
 8008246:	bf00      	nop
 8008248:	08009cb8 	.word	0x08009cb8
 800824c:	08009e0d 	.word	0x08009e0d

08008250 <_Bfree>:
 8008250:	b570      	push	{r4, r5, r6, lr}
 8008252:	69c6      	ldr	r6, [r0, #28]
 8008254:	4605      	mov	r5, r0
 8008256:	460c      	mov	r4, r1
 8008258:	b976      	cbnz	r6, 8008278 <_Bfree+0x28>
 800825a:	2010      	movs	r0, #16
 800825c:	f7ff ff02 	bl	8008064 <malloc>
 8008260:	4602      	mov	r2, r0
 8008262:	61e8      	str	r0, [r5, #28]
 8008264:	b920      	cbnz	r0, 8008270 <_Bfree+0x20>
 8008266:	4b09      	ldr	r3, [pc, #36]	@ (800828c <_Bfree+0x3c>)
 8008268:	4809      	ldr	r0, [pc, #36]	@ (8008290 <_Bfree+0x40>)
 800826a:	218f      	movs	r1, #143	@ 0x8f
 800826c:	f7ff f838 	bl	80072e0 <__assert_func>
 8008270:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008274:	6006      	str	r6, [r0, #0]
 8008276:	60c6      	str	r6, [r0, #12]
 8008278:	b13c      	cbz	r4, 800828a <_Bfree+0x3a>
 800827a:	69eb      	ldr	r3, [r5, #28]
 800827c:	6862      	ldr	r2, [r4, #4]
 800827e:	68db      	ldr	r3, [r3, #12]
 8008280:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008284:	6021      	str	r1, [r4, #0]
 8008286:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800828a:	bd70      	pop	{r4, r5, r6, pc}
 800828c:	08009cb8 	.word	0x08009cb8
 8008290:	08009e0d 	.word	0x08009e0d

08008294 <__multadd>:
 8008294:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008298:	690d      	ldr	r5, [r1, #16]
 800829a:	4607      	mov	r7, r0
 800829c:	460c      	mov	r4, r1
 800829e:	461e      	mov	r6, r3
 80082a0:	f101 0c14 	add.w	ip, r1, #20
 80082a4:	2000      	movs	r0, #0
 80082a6:	f8dc 3000 	ldr.w	r3, [ip]
 80082aa:	b299      	uxth	r1, r3
 80082ac:	fb02 6101 	mla	r1, r2, r1, r6
 80082b0:	0c1e      	lsrs	r6, r3, #16
 80082b2:	0c0b      	lsrs	r3, r1, #16
 80082b4:	fb02 3306 	mla	r3, r2, r6, r3
 80082b8:	b289      	uxth	r1, r1
 80082ba:	3001      	adds	r0, #1
 80082bc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80082c0:	4285      	cmp	r5, r0
 80082c2:	f84c 1b04 	str.w	r1, [ip], #4
 80082c6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80082ca:	dcec      	bgt.n	80082a6 <__multadd+0x12>
 80082cc:	b30e      	cbz	r6, 8008312 <__multadd+0x7e>
 80082ce:	68a3      	ldr	r3, [r4, #8]
 80082d0:	42ab      	cmp	r3, r5
 80082d2:	dc19      	bgt.n	8008308 <__multadd+0x74>
 80082d4:	6861      	ldr	r1, [r4, #4]
 80082d6:	4638      	mov	r0, r7
 80082d8:	3101      	adds	r1, #1
 80082da:	f7ff ff79 	bl	80081d0 <_Balloc>
 80082de:	4680      	mov	r8, r0
 80082e0:	b928      	cbnz	r0, 80082ee <__multadd+0x5a>
 80082e2:	4602      	mov	r2, r0
 80082e4:	4b0c      	ldr	r3, [pc, #48]	@ (8008318 <__multadd+0x84>)
 80082e6:	480d      	ldr	r0, [pc, #52]	@ (800831c <__multadd+0x88>)
 80082e8:	21ba      	movs	r1, #186	@ 0xba
 80082ea:	f7fe fff9 	bl	80072e0 <__assert_func>
 80082ee:	6922      	ldr	r2, [r4, #16]
 80082f0:	3202      	adds	r2, #2
 80082f2:	f104 010c 	add.w	r1, r4, #12
 80082f6:	0092      	lsls	r2, r2, #2
 80082f8:	300c      	adds	r0, #12
 80082fa:	f000 fd23 	bl	8008d44 <memcpy>
 80082fe:	4621      	mov	r1, r4
 8008300:	4638      	mov	r0, r7
 8008302:	f7ff ffa5 	bl	8008250 <_Bfree>
 8008306:	4644      	mov	r4, r8
 8008308:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800830c:	3501      	adds	r5, #1
 800830e:	615e      	str	r6, [r3, #20]
 8008310:	6125      	str	r5, [r4, #16]
 8008312:	4620      	mov	r0, r4
 8008314:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008318:	08009dfc 	.word	0x08009dfc
 800831c:	08009e0d 	.word	0x08009e0d

08008320 <__hi0bits>:
 8008320:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008324:	4603      	mov	r3, r0
 8008326:	bf36      	itet	cc
 8008328:	0403      	lslcc	r3, r0, #16
 800832a:	2000      	movcs	r0, #0
 800832c:	2010      	movcc	r0, #16
 800832e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008332:	bf3c      	itt	cc
 8008334:	021b      	lslcc	r3, r3, #8
 8008336:	3008      	addcc	r0, #8
 8008338:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800833c:	bf3c      	itt	cc
 800833e:	011b      	lslcc	r3, r3, #4
 8008340:	3004      	addcc	r0, #4
 8008342:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008346:	bf3c      	itt	cc
 8008348:	009b      	lslcc	r3, r3, #2
 800834a:	3002      	addcc	r0, #2
 800834c:	2b00      	cmp	r3, #0
 800834e:	db05      	blt.n	800835c <__hi0bits+0x3c>
 8008350:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008354:	f100 0001 	add.w	r0, r0, #1
 8008358:	bf08      	it	eq
 800835a:	2020      	moveq	r0, #32
 800835c:	4770      	bx	lr

0800835e <__lo0bits>:
 800835e:	6803      	ldr	r3, [r0, #0]
 8008360:	4602      	mov	r2, r0
 8008362:	f013 0007 	ands.w	r0, r3, #7
 8008366:	d00b      	beq.n	8008380 <__lo0bits+0x22>
 8008368:	07d9      	lsls	r1, r3, #31
 800836a:	d421      	bmi.n	80083b0 <__lo0bits+0x52>
 800836c:	0798      	lsls	r0, r3, #30
 800836e:	bf49      	itett	mi
 8008370:	085b      	lsrmi	r3, r3, #1
 8008372:	089b      	lsrpl	r3, r3, #2
 8008374:	2001      	movmi	r0, #1
 8008376:	6013      	strmi	r3, [r2, #0]
 8008378:	bf5c      	itt	pl
 800837a:	6013      	strpl	r3, [r2, #0]
 800837c:	2002      	movpl	r0, #2
 800837e:	4770      	bx	lr
 8008380:	b299      	uxth	r1, r3
 8008382:	b909      	cbnz	r1, 8008388 <__lo0bits+0x2a>
 8008384:	0c1b      	lsrs	r3, r3, #16
 8008386:	2010      	movs	r0, #16
 8008388:	b2d9      	uxtb	r1, r3
 800838a:	b909      	cbnz	r1, 8008390 <__lo0bits+0x32>
 800838c:	3008      	adds	r0, #8
 800838e:	0a1b      	lsrs	r3, r3, #8
 8008390:	0719      	lsls	r1, r3, #28
 8008392:	bf04      	itt	eq
 8008394:	091b      	lsreq	r3, r3, #4
 8008396:	3004      	addeq	r0, #4
 8008398:	0799      	lsls	r1, r3, #30
 800839a:	bf04      	itt	eq
 800839c:	089b      	lsreq	r3, r3, #2
 800839e:	3002      	addeq	r0, #2
 80083a0:	07d9      	lsls	r1, r3, #31
 80083a2:	d403      	bmi.n	80083ac <__lo0bits+0x4e>
 80083a4:	085b      	lsrs	r3, r3, #1
 80083a6:	f100 0001 	add.w	r0, r0, #1
 80083aa:	d003      	beq.n	80083b4 <__lo0bits+0x56>
 80083ac:	6013      	str	r3, [r2, #0]
 80083ae:	4770      	bx	lr
 80083b0:	2000      	movs	r0, #0
 80083b2:	4770      	bx	lr
 80083b4:	2020      	movs	r0, #32
 80083b6:	4770      	bx	lr

080083b8 <__i2b>:
 80083b8:	b510      	push	{r4, lr}
 80083ba:	460c      	mov	r4, r1
 80083bc:	2101      	movs	r1, #1
 80083be:	f7ff ff07 	bl	80081d0 <_Balloc>
 80083c2:	4602      	mov	r2, r0
 80083c4:	b928      	cbnz	r0, 80083d2 <__i2b+0x1a>
 80083c6:	4b05      	ldr	r3, [pc, #20]	@ (80083dc <__i2b+0x24>)
 80083c8:	4805      	ldr	r0, [pc, #20]	@ (80083e0 <__i2b+0x28>)
 80083ca:	f240 1145 	movw	r1, #325	@ 0x145
 80083ce:	f7fe ff87 	bl	80072e0 <__assert_func>
 80083d2:	2301      	movs	r3, #1
 80083d4:	6144      	str	r4, [r0, #20]
 80083d6:	6103      	str	r3, [r0, #16]
 80083d8:	bd10      	pop	{r4, pc}
 80083da:	bf00      	nop
 80083dc:	08009dfc 	.word	0x08009dfc
 80083e0:	08009e0d 	.word	0x08009e0d

080083e4 <__multiply>:
 80083e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083e8:	4617      	mov	r7, r2
 80083ea:	690a      	ldr	r2, [r1, #16]
 80083ec:	693b      	ldr	r3, [r7, #16]
 80083ee:	429a      	cmp	r2, r3
 80083f0:	bfa8      	it	ge
 80083f2:	463b      	movge	r3, r7
 80083f4:	4689      	mov	r9, r1
 80083f6:	bfa4      	itt	ge
 80083f8:	460f      	movge	r7, r1
 80083fa:	4699      	movge	r9, r3
 80083fc:	693d      	ldr	r5, [r7, #16]
 80083fe:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008402:	68bb      	ldr	r3, [r7, #8]
 8008404:	6879      	ldr	r1, [r7, #4]
 8008406:	eb05 060a 	add.w	r6, r5, sl
 800840a:	42b3      	cmp	r3, r6
 800840c:	b085      	sub	sp, #20
 800840e:	bfb8      	it	lt
 8008410:	3101      	addlt	r1, #1
 8008412:	f7ff fedd 	bl	80081d0 <_Balloc>
 8008416:	b930      	cbnz	r0, 8008426 <__multiply+0x42>
 8008418:	4602      	mov	r2, r0
 800841a:	4b41      	ldr	r3, [pc, #260]	@ (8008520 <__multiply+0x13c>)
 800841c:	4841      	ldr	r0, [pc, #260]	@ (8008524 <__multiply+0x140>)
 800841e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008422:	f7fe ff5d 	bl	80072e0 <__assert_func>
 8008426:	f100 0414 	add.w	r4, r0, #20
 800842a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800842e:	4623      	mov	r3, r4
 8008430:	2200      	movs	r2, #0
 8008432:	4573      	cmp	r3, lr
 8008434:	d320      	bcc.n	8008478 <__multiply+0x94>
 8008436:	f107 0814 	add.w	r8, r7, #20
 800843a:	f109 0114 	add.w	r1, r9, #20
 800843e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8008442:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8008446:	9302      	str	r3, [sp, #8]
 8008448:	1beb      	subs	r3, r5, r7
 800844a:	3b15      	subs	r3, #21
 800844c:	f023 0303 	bic.w	r3, r3, #3
 8008450:	3304      	adds	r3, #4
 8008452:	3715      	adds	r7, #21
 8008454:	42bd      	cmp	r5, r7
 8008456:	bf38      	it	cc
 8008458:	2304      	movcc	r3, #4
 800845a:	9301      	str	r3, [sp, #4]
 800845c:	9b02      	ldr	r3, [sp, #8]
 800845e:	9103      	str	r1, [sp, #12]
 8008460:	428b      	cmp	r3, r1
 8008462:	d80c      	bhi.n	800847e <__multiply+0x9a>
 8008464:	2e00      	cmp	r6, #0
 8008466:	dd03      	ble.n	8008470 <__multiply+0x8c>
 8008468:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800846c:	2b00      	cmp	r3, #0
 800846e:	d055      	beq.n	800851c <__multiply+0x138>
 8008470:	6106      	str	r6, [r0, #16]
 8008472:	b005      	add	sp, #20
 8008474:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008478:	f843 2b04 	str.w	r2, [r3], #4
 800847c:	e7d9      	b.n	8008432 <__multiply+0x4e>
 800847e:	f8b1 a000 	ldrh.w	sl, [r1]
 8008482:	f1ba 0f00 	cmp.w	sl, #0
 8008486:	d01f      	beq.n	80084c8 <__multiply+0xe4>
 8008488:	46c4      	mov	ip, r8
 800848a:	46a1      	mov	r9, r4
 800848c:	2700      	movs	r7, #0
 800848e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008492:	f8d9 3000 	ldr.w	r3, [r9]
 8008496:	fa1f fb82 	uxth.w	fp, r2
 800849a:	b29b      	uxth	r3, r3
 800849c:	fb0a 330b 	mla	r3, sl, fp, r3
 80084a0:	443b      	add	r3, r7
 80084a2:	f8d9 7000 	ldr.w	r7, [r9]
 80084a6:	0c12      	lsrs	r2, r2, #16
 80084a8:	0c3f      	lsrs	r7, r7, #16
 80084aa:	fb0a 7202 	mla	r2, sl, r2, r7
 80084ae:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80084b2:	b29b      	uxth	r3, r3
 80084b4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80084b8:	4565      	cmp	r5, ip
 80084ba:	f849 3b04 	str.w	r3, [r9], #4
 80084be:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80084c2:	d8e4      	bhi.n	800848e <__multiply+0xaa>
 80084c4:	9b01      	ldr	r3, [sp, #4]
 80084c6:	50e7      	str	r7, [r4, r3]
 80084c8:	9b03      	ldr	r3, [sp, #12]
 80084ca:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80084ce:	3104      	adds	r1, #4
 80084d0:	f1b9 0f00 	cmp.w	r9, #0
 80084d4:	d020      	beq.n	8008518 <__multiply+0x134>
 80084d6:	6823      	ldr	r3, [r4, #0]
 80084d8:	4647      	mov	r7, r8
 80084da:	46a4      	mov	ip, r4
 80084dc:	f04f 0a00 	mov.w	sl, #0
 80084e0:	f8b7 b000 	ldrh.w	fp, [r7]
 80084e4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80084e8:	fb09 220b 	mla	r2, r9, fp, r2
 80084ec:	4452      	add	r2, sl
 80084ee:	b29b      	uxth	r3, r3
 80084f0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80084f4:	f84c 3b04 	str.w	r3, [ip], #4
 80084f8:	f857 3b04 	ldr.w	r3, [r7], #4
 80084fc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008500:	f8bc 3000 	ldrh.w	r3, [ip]
 8008504:	fb09 330a 	mla	r3, r9, sl, r3
 8008508:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800850c:	42bd      	cmp	r5, r7
 800850e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008512:	d8e5      	bhi.n	80084e0 <__multiply+0xfc>
 8008514:	9a01      	ldr	r2, [sp, #4]
 8008516:	50a3      	str	r3, [r4, r2]
 8008518:	3404      	adds	r4, #4
 800851a:	e79f      	b.n	800845c <__multiply+0x78>
 800851c:	3e01      	subs	r6, #1
 800851e:	e7a1      	b.n	8008464 <__multiply+0x80>
 8008520:	08009dfc 	.word	0x08009dfc
 8008524:	08009e0d 	.word	0x08009e0d

08008528 <__pow5mult>:
 8008528:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800852c:	4615      	mov	r5, r2
 800852e:	f012 0203 	ands.w	r2, r2, #3
 8008532:	4607      	mov	r7, r0
 8008534:	460e      	mov	r6, r1
 8008536:	d007      	beq.n	8008548 <__pow5mult+0x20>
 8008538:	4c25      	ldr	r4, [pc, #148]	@ (80085d0 <__pow5mult+0xa8>)
 800853a:	3a01      	subs	r2, #1
 800853c:	2300      	movs	r3, #0
 800853e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008542:	f7ff fea7 	bl	8008294 <__multadd>
 8008546:	4606      	mov	r6, r0
 8008548:	10ad      	asrs	r5, r5, #2
 800854a:	d03d      	beq.n	80085c8 <__pow5mult+0xa0>
 800854c:	69fc      	ldr	r4, [r7, #28]
 800854e:	b97c      	cbnz	r4, 8008570 <__pow5mult+0x48>
 8008550:	2010      	movs	r0, #16
 8008552:	f7ff fd87 	bl	8008064 <malloc>
 8008556:	4602      	mov	r2, r0
 8008558:	61f8      	str	r0, [r7, #28]
 800855a:	b928      	cbnz	r0, 8008568 <__pow5mult+0x40>
 800855c:	4b1d      	ldr	r3, [pc, #116]	@ (80085d4 <__pow5mult+0xac>)
 800855e:	481e      	ldr	r0, [pc, #120]	@ (80085d8 <__pow5mult+0xb0>)
 8008560:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008564:	f7fe febc 	bl	80072e0 <__assert_func>
 8008568:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800856c:	6004      	str	r4, [r0, #0]
 800856e:	60c4      	str	r4, [r0, #12]
 8008570:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008574:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008578:	b94c      	cbnz	r4, 800858e <__pow5mult+0x66>
 800857a:	f240 2171 	movw	r1, #625	@ 0x271
 800857e:	4638      	mov	r0, r7
 8008580:	f7ff ff1a 	bl	80083b8 <__i2b>
 8008584:	2300      	movs	r3, #0
 8008586:	f8c8 0008 	str.w	r0, [r8, #8]
 800858a:	4604      	mov	r4, r0
 800858c:	6003      	str	r3, [r0, #0]
 800858e:	f04f 0900 	mov.w	r9, #0
 8008592:	07eb      	lsls	r3, r5, #31
 8008594:	d50a      	bpl.n	80085ac <__pow5mult+0x84>
 8008596:	4631      	mov	r1, r6
 8008598:	4622      	mov	r2, r4
 800859a:	4638      	mov	r0, r7
 800859c:	f7ff ff22 	bl	80083e4 <__multiply>
 80085a0:	4631      	mov	r1, r6
 80085a2:	4680      	mov	r8, r0
 80085a4:	4638      	mov	r0, r7
 80085a6:	f7ff fe53 	bl	8008250 <_Bfree>
 80085aa:	4646      	mov	r6, r8
 80085ac:	106d      	asrs	r5, r5, #1
 80085ae:	d00b      	beq.n	80085c8 <__pow5mult+0xa0>
 80085b0:	6820      	ldr	r0, [r4, #0]
 80085b2:	b938      	cbnz	r0, 80085c4 <__pow5mult+0x9c>
 80085b4:	4622      	mov	r2, r4
 80085b6:	4621      	mov	r1, r4
 80085b8:	4638      	mov	r0, r7
 80085ba:	f7ff ff13 	bl	80083e4 <__multiply>
 80085be:	6020      	str	r0, [r4, #0]
 80085c0:	f8c0 9000 	str.w	r9, [r0]
 80085c4:	4604      	mov	r4, r0
 80085c6:	e7e4      	b.n	8008592 <__pow5mult+0x6a>
 80085c8:	4630      	mov	r0, r6
 80085ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80085ce:	bf00      	nop
 80085d0:	08009e84 	.word	0x08009e84
 80085d4:	08009cb8 	.word	0x08009cb8
 80085d8:	08009e0d 	.word	0x08009e0d

080085dc <__lshift>:
 80085dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80085e0:	460c      	mov	r4, r1
 80085e2:	6849      	ldr	r1, [r1, #4]
 80085e4:	6923      	ldr	r3, [r4, #16]
 80085e6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80085ea:	68a3      	ldr	r3, [r4, #8]
 80085ec:	4607      	mov	r7, r0
 80085ee:	4691      	mov	r9, r2
 80085f0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80085f4:	f108 0601 	add.w	r6, r8, #1
 80085f8:	42b3      	cmp	r3, r6
 80085fa:	db0b      	blt.n	8008614 <__lshift+0x38>
 80085fc:	4638      	mov	r0, r7
 80085fe:	f7ff fde7 	bl	80081d0 <_Balloc>
 8008602:	4605      	mov	r5, r0
 8008604:	b948      	cbnz	r0, 800861a <__lshift+0x3e>
 8008606:	4602      	mov	r2, r0
 8008608:	4b28      	ldr	r3, [pc, #160]	@ (80086ac <__lshift+0xd0>)
 800860a:	4829      	ldr	r0, [pc, #164]	@ (80086b0 <__lshift+0xd4>)
 800860c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008610:	f7fe fe66 	bl	80072e0 <__assert_func>
 8008614:	3101      	adds	r1, #1
 8008616:	005b      	lsls	r3, r3, #1
 8008618:	e7ee      	b.n	80085f8 <__lshift+0x1c>
 800861a:	2300      	movs	r3, #0
 800861c:	f100 0114 	add.w	r1, r0, #20
 8008620:	f100 0210 	add.w	r2, r0, #16
 8008624:	4618      	mov	r0, r3
 8008626:	4553      	cmp	r3, sl
 8008628:	db33      	blt.n	8008692 <__lshift+0xb6>
 800862a:	6920      	ldr	r0, [r4, #16]
 800862c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008630:	f104 0314 	add.w	r3, r4, #20
 8008634:	f019 091f 	ands.w	r9, r9, #31
 8008638:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800863c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008640:	d02b      	beq.n	800869a <__lshift+0xbe>
 8008642:	f1c9 0e20 	rsb	lr, r9, #32
 8008646:	468a      	mov	sl, r1
 8008648:	2200      	movs	r2, #0
 800864a:	6818      	ldr	r0, [r3, #0]
 800864c:	fa00 f009 	lsl.w	r0, r0, r9
 8008650:	4310      	orrs	r0, r2
 8008652:	f84a 0b04 	str.w	r0, [sl], #4
 8008656:	f853 2b04 	ldr.w	r2, [r3], #4
 800865a:	459c      	cmp	ip, r3
 800865c:	fa22 f20e 	lsr.w	r2, r2, lr
 8008660:	d8f3      	bhi.n	800864a <__lshift+0x6e>
 8008662:	ebac 0304 	sub.w	r3, ip, r4
 8008666:	3b15      	subs	r3, #21
 8008668:	f023 0303 	bic.w	r3, r3, #3
 800866c:	3304      	adds	r3, #4
 800866e:	f104 0015 	add.w	r0, r4, #21
 8008672:	4560      	cmp	r0, ip
 8008674:	bf88      	it	hi
 8008676:	2304      	movhi	r3, #4
 8008678:	50ca      	str	r2, [r1, r3]
 800867a:	b10a      	cbz	r2, 8008680 <__lshift+0xa4>
 800867c:	f108 0602 	add.w	r6, r8, #2
 8008680:	3e01      	subs	r6, #1
 8008682:	4638      	mov	r0, r7
 8008684:	612e      	str	r6, [r5, #16]
 8008686:	4621      	mov	r1, r4
 8008688:	f7ff fde2 	bl	8008250 <_Bfree>
 800868c:	4628      	mov	r0, r5
 800868e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008692:	f842 0f04 	str.w	r0, [r2, #4]!
 8008696:	3301      	adds	r3, #1
 8008698:	e7c5      	b.n	8008626 <__lshift+0x4a>
 800869a:	3904      	subs	r1, #4
 800869c:	f853 2b04 	ldr.w	r2, [r3], #4
 80086a0:	f841 2f04 	str.w	r2, [r1, #4]!
 80086a4:	459c      	cmp	ip, r3
 80086a6:	d8f9      	bhi.n	800869c <__lshift+0xc0>
 80086a8:	e7ea      	b.n	8008680 <__lshift+0xa4>
 80086aa:	bf00      	nop
 80086ac:	08009dfc 	.word	0x08009dfc
 80086b0:	08009e0d 	.word	0x08009e0d

080086b4 <__mcmp>:
 80086b4:	690a      	ldr	r2, [r1, #16]
 80086b6:	4603      	mov	r3, r0
 80086b8:	6900      	ldr	r0, [r0, #16]
 80086ba:	1a80      	subs	r0, r0, r2
 80086bc:	b530      	push	{r4, r5, lr}
 80086be:	d10e      	bne.n	80086de <__mcmp+0x2a>
 80086c0:	3314      	adds	r3, #20
 80086c2:	3114      	adds	r1, #20
 80086c4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80086c8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80086cc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80086d0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80086d4:	4295      	cmp	r5, r2
 80086d6:	d003      	beq.n	80086e0 <__mcmp+0x2c>
 80086d8:	d205      	bcs.n	80086e6 <__mcmp+0x32>
 80086da:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80086de:	bd30      	pop	{r4, r5, pc}
 80086e0:	42a3      	cmp	r3, r4
 80086e2:	d3f3      	bcc.n	80086cc <__mcmp+0x18>
 80086e4:	e7fb      	b.n	80086de <__mcmp+0x2a>
 80086e6:	2001      	movs	r0, #1
 80086e8:	e7f9      	b.n	80086de <__mcmp+0x2a>
	...

080086ec <__mdiff>:
 80086ec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086f0:	4689      	mov	r9, r1
 80086f2:	4606      	mov	r6, r0
 80086f4:	4611      	mov	r1, r2
 80086f6:	4648      	mov	r0, r9
 80086f8:	4614      	mov	r4, r2
 80086fa:	f7ff ffdb 	bl	80086b4 <__mcmp>
 80086fe:	1e05      	subs	r5, r0, #0
 8008700:	d112      	bne.n	8008728 <__mdiff+0x3c>
 8008702:	4629      	mov	r1, r5
 8008704:	4630      	mov	r0, r6
 8008706:	f7ff fd63 	bl	80081d0 <_Balloc>
 800870a:	4602      	mov	r2, r0
 800870c:	b928      	cbnz	r0, 800871a <__mdiff+0x2e>
 800870e:	4b3f      	ldr	r3, [pc, #252]	@ (800880c <__mdiff+0x120>)
 8008710:	f240 2137 	movw	r1, #567	@ 0x237
 8008714:	483e      	ldr	r0, [pc, #248]	@ (8008810 <__mdiff+0x124>)
 8008716:	f7fe fde3 	bl	80072e0 <__assert_func>
 800871a:	2301      	movs	r3, #1
 800871c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008720:	4610      	mov	r0, r2
 8008722:	b003      	add	sp, #12
 8008724:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008728:	bfbc      	itt	lt
 800872a:	464b      	movlt	r3, r9
 800872c:	46a1      	movlt	r9, r4
 800872e:	4630      	mov	r0, r6
 8008730:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008734:	bfba      	itte	lt
 8008736:	461c      	movlt	r4, r3
 8008738:	2501      	movlt	r5, #1
 800873a:	2500      	movge	r5, #0
 800873c:	f7ff fd48 	bl	80081d0 <_Balloc>
 8008740:	4602      	mov	r2, r0
 8008742:	b918      	cbnz	r0, 800874c <__mdiff+0x60>
 8008744:	4b31      	ldr	r3, [pc, #196]	@ (800880c <__mdiff+0x120>)
 8008746:	f240 2145 	movw	r1, #581	@ 0x245
 800874a:	e7e3      	b.n	8008714 <__mdiff+0x28>
 800874c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008750:	6926      	ldr	r6, [r4, #16]
 8008752:	60c5      	str	r5, [r0, #12]
 8008754:	f109 0310 	add.w	r3, r9, #16
 8008758:	f109 0514 	add.w	r5, r9, #20
 800875c:	f104 0e14 	add.w	lr, r4, #20
 8008760:	f100 0b14 	add.w	fp, r0, #20
 8008764:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008768:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800876c:	9301      	str	r3, [sp, #4]
 800876e:	46d9      	mov	r9, fp
 8008770:	f04f 0c00 	mov.w	ip, #0
 8008774:	9b01      	ldr	r3, [sp, #4]
 8008776:	f85e 0b04 	ldr.w	r0, [lr], #4
 800877a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800877e:	9301      	str	r3, [sp, #4]
 8008780:	fa1f f38a 	uxth.w	r3, sl
 8008784:	4619      	mov	r1, r3
 8008786:	b283      	uxth	r3, r0
 8008788:	1acb      	subs	r3, r1, r3
 800878a:	0c00      	lsrs	r0, r0, #16
 800878c:	4463      	add	r3, ip
 800878e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008792:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008796:	b29b      	uxth	r3, r3
 8008798:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800879c:	4576      	cmp	r6, lr
 800879e:	f849 3b04 	str.w	r3, [r9], #4
 80087a2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80087a6:	d8e5      	bhi.n	8008774 <__mdiff+0x88>
 80087a8:	1b33      	subs	r3, r6, r4
 80087aa:	3b15      	subs	r3, #21
 80087ac:	f023 0303 	bic.w	r3, r3, #3
 80087b0:	3415      	adds	r4, #21
 80087b2:	3304      	adds	r3, #4
 80087b4:	42a6      	cmp	r6, r4
 80087b6:	bf38      	it	cc
 80087b8:	2304      	movcc	r3, #4
 80087ba:	441d      	add	r5, r3
 80087bc:	445b      	add	r3, fp
 80087be:	461e      	mov	r6, r3
 80087c0:	462c      	mov	r4, r5
 80087c2:	4544      	cmp	r4, r8
 80087c4:	d30e      	bcc.n	80087e4 <__mdiff+0xf8>
 80087c6:	f108 0103 	add.w	r1, r8, #3
 80087ca:	1b49      	subs	r1, r1, r5
 80087cc:	f021 0103 	bic.w	r1, r1, #3
 80087d0:	3d03      	subs	r5, #3
 80087d2:	45a8      	cmp	r8, r5
 80087d4:	bf38      	it	cc
 80087d6:	2100      	movcc	r1, #0
 80087d8:	440b      	add	r3, r1
 80087da:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80087de:	b191      	cbz	r1, 8008806 <__mdiff+0x11a>
 80087e0:	6117      	str	r7, [r2, #16]
 80087e2:	e79d      	b.n	8008720 <__mdiff+0x34>
 80087e4:	f854 1b04 	ldr.w	r1, [r4], #4
 80087e8:	46e6      	mov	lr, ip
 80087ea:	0c08      	lsrs	r0, r1, #16
 80087ec:	fa1c fc81 	uxtah	ip, ip, r1
 80087f0:	4471      	add	r1, lr
 80087f2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80087f6:	b289      	uxth	r1, r1
 80087f8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80087fc:	f846 1b04 	str.w	r1, [r6], #4
 8008800:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008804:	e7dd      	b.n	80087c2 <__mdiff+0xd6>
 8008806:	3f01      	subs	r7, #1
 8008808:	e7e7      	b.n	80087da <__mdiff+0xee>
 800880a:	bf00      	nop
 800880c:	08009dfc 	.word	0x08009dfc
 8008810:	08009e0d 	.word	0x08009e0d

08008814 <__d2b>:
 8008814:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008818:	460f      	mov	r7, r1
 800881a:	2101      	movs	r1, #1
 800881c:	ec59 8b10 	vmov	r8, r9, d0
 8008820:	4616      	mov	r6, r2
 8008822:	f7ff fcd5 	bl	80081d0 <_Balloc>
 8008826:	4604      	mov	r4, r0
 8008828:	b930      	cbnz	r0, 8008838 <__d2b+0x24>
 800882a:	4602      	mov	r2, r0
 800882c:	4b23      	ldr	r3, [pc, #140]	@ (80088bc <__d2b+0xa8>)
 800882e:	4824      	ldr	r0, [pc, #144]	@ (80088c0 <__d2b+0xac>)
 8008830:	f240 310f 	movw	r1, #783	@ 0x30f
 8008834:	f7fe fd54 	bl	80072e0 <__assert_func>
 8008838:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800883c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008840:	b10d      	cbz	r5, 8008846 <__d2b+0x32>
 8008842:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008846:	9301      	str	r3, [sp, #4]
 8008848:	f1b8 0300 	subs.w	r3, r8, #0
 800884c:	d023      	beq.n	8008896 <__d2b+0x82>
 800884e:	4668      	mov	r0, sp
 8008850:	9300      	str	r3, [sp, #0]
 8008852:	f7ff fd84 	bl	800835e <__lo0bits>
 8008856:	e9dd 1200 	ldrd	r1, r2, [sp]
 800885a:	b1d0      	cbz	r0, 8008892 <__d2b+0x7e>
 800885c:	f1c0 0320 	rsb	r3, r0, #32
 8008860:	fa02 f303 	lsl.w	r3, r2, r3
 8008864:	430b      	orrs	r3, r1
 8008866:	40c2      	lsrs	r2, r0
 8008868:	6163      	str	r3, [r4, #20]
 800886a:	9201      	str	r2, [sp, #4]
 800886c:	9b01      	ldr	r3, [sp, #4]
 800886e:	61a3      	str	r3, [r4, #24]
 8008870:	2b00      	cmp	r3, #0
 8008872:	bf0c      	ite	eq
 8008874:	2201      	moveq	r2, #1
 8008876:	2202      	movne	r2, #2
 8008878:	6122      	str	r2, [r4, #16]
 800887a:	b1a5      	cbz	r5, 80088a6 <__d2b+0x92>
 800887c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008880:	4405      	add	r5, r0
 8008882:	603d      	str	r5, [r7, #0]
 8008884:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008888:	6030      	str	r0, [r6, #0]
 800888a:	4620      	mov	r0, r4
 800888c:	b003      	add	sp, #12
 800888e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008892:	6161      	str	r1, [r4, #20]
 8008894:	e7ea      	b.n	800886c <__d2b+0x58>
 8008896:	a801      	add	r0, sp, #4
 8008898:	f7ff fd61 	bl	800835e <__lo0bits>
 800889c:	9b01      	ldr	r3, [sp, #4]
 800889e:	6163      	str	r3, [r4, #20]
 80088a0:	3020      	adds	r0, #32
 80088a2:	2201      	movs	r2, #1
 80088a4:	e7e8      	b.n	8008878 <__d2b+0x64>
 80088a6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80088aa:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80088ae:	6038      	str	r0, [r7, #0]
 80088b0:	6918      	ldr	r0, [r3, #16]
 80088b2:	f7ff fd35 	bl	8008320 <__hi0bits>
 80088b6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80088ba:	e7e5      	b.n	8008888 <__d2b+0x74>
 80088bc:	08009dfc 	.word	0x08009dfc
 80088c0:	08009e0d 	.word	0x08009e0d

080088c4 <__ssputs_r>:
 80088c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80088c8:	688e      	ldr	r6, [r1, #8]
 80088ca:	461f      	mov	r7, r3
 80088cc:	42be      	cmp	r6, r7
 80088ce:	680b      	ldr	r3, [r1, #0]
 80088d0:	4682      	mov	sl, r0
 80088d2:	460c      	mov	r4, r1
 80088d4:	4690      	mov	r8, r2
 80088d6:	d82d      	bhi.n	8008934 <__ssputs_r+0x70>
 80088d8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80088dc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80088e0:	d026      	beq.n	8008930 <__ssputs_r+0x6c>
 80088e2:	6965      	ldr	r5, [r4, #20]
 80088e4:	6909      	ldr	r1, [r1, #16]
 80088e6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80088ea:	eba3 0901 	sub.w	r9, r3, r1
 80088ee:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80088f2:	1c7b      	adds	r3, r7, #1
 80088f4:	444b      	add	r3, r9
 80088f6:	106d      	asrs	r5, r5, #1
 80088f8:	429d      	cmp	r5, r3
 80088fa:	bf38      	it	cc
 80088fc:	461d      	movcc	r5, r3
 80088fe:	0553      	lsls	r3, r2, #21
 8008900:	d527      	bpl.n	8008952 <__ssputs_r+0x8e>
 8008902:	4629      	mov	r1, r5
 8008904:	f7ff fbd8 	bl	80080b8 <_malloc_r>
 8008908:	4606      	mov	r6, r0
 800890a:	b360      	cbz	r0, 8008966 <__ssputs_r+0xa2>
 800890c:	6921      	ldr	r1, [r4, #16]
 800890e:	464a      	mov	r2, r9
 8008910:	f000 fa18 	bl	8008d44 <memcpy>
 8008914:	89a3      	ldrh	r3, [r4, #12]
 8008916:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800891a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800891e:	81a3      	strh	r3, [r4, #12]
 8008920:	6126      	str	r6, [r4, #16]
 8008922:	6165      	str	r5, [r4, #20]
 8008924:	444e      	add	r6, r9
 8008926:	eba5 0509 	sub.w	r5, r5, r9
 800892a:	6026      	str	r6, [r4, #0]
 800892c:	60a5      	str	r5, [r4, #8]
 800892e:	463e      	mov	r6, r7
 8008930:	42be      	cmp	r6, r7
 8008932:	d900      	bls.n	8008936 <__ssputs_r+0x72>
 8008934:	463e      	mov	r6, r7
 8008936:	6820      	ldr	r0, [r4, #0]
 8008938:	4632      	mov	r2, r6
 800893a:	4641      	mov	r1, r8
 800893c:	f000 f9d8 	bl	8008cf0 <memmove>
 8008940:	68a3      	ldr	r3, [r4, #8]
 8008942:	1b9b      	subs	r3, r3, r6
 8008944:	60a3      	str	r3, [r4, #8]
 8008946:	6823      	ldr	r3, [r4, #0]
 8008948:	4433      	add	r3, r6
 800894a:	6023      	str	r3, [r4, #0]
 800894c:	2000      	movs	r0, #0
 800894e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008952:	462a      	mov	r2, r5
 8008954:	f000 fa31 	bl	8008dba <_realloc_r>
 8008958:	4606      	mov	r6, r0
 800895a:	2800      	cmp	r0, #0
 800895c:	d1e0      	bne.n	8008920 <__ssputs_r+0x5c>
 800895e:	6921      	ldr	r1, [r4, #16]
 8008960:	4650      	mov	r0, sl
 8008962:	f7ff fb35 	bl	8007fd0 <_free_r>
 8008966:	230c      	movs	r3, #12
 8008968:	f8ca 3000 	str.w	r3, [sl]
 800896c:	89a3      	ldrh	r3, [r4, #12]
 800896e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008972:	81a3      	strh	r3, [r4, #12]
 8008974:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008978:	e7e9      	b.n	800894e <__ssputs_r+0x8a>
	...

0800897c <_svfiprintf_r>:
 800897c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008980:	4698      	mov	r8, r3
 8008982:	898b      	ldrh	r3, [r1, #12]
 8008984:	061b      	lsls	r3, r3, #24
 8008986:	b09d      	sub	sp, #116	@ 0x74
 8008988:	4607      	mov	r7, r0
 800898a:	460d      	mov	r5, r1
 800898c:	4614      	mov	r4, r2
 800898e:	d510      	bpl.n	80089b2 <_svfiprintf_r+0x36>
 8008990:	690b      	ldr	r3, [r1, #16]
 8008992:	b973      	cbnz	r3, 80089b2 <_svfiprintf_r+0x36>
 8008994:	2140      	movs	r1, #64	@ 0x40
 8008996:	f7ff fb8f 	bl	80080b8 <_malloc_r>
 800899a:	6028      	str	r0, [r5, #0]
 800899c:	6128      	str	r0, [r5, #16]
 800899e:	b930      	cbnz	r0, 80089ae <_svfiprintf_r+0x32>
 80089a0:	230c      	movs	r3, #12
 80089a2:	603b      	str	r3, [r7, #0]
 80089a4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80089a8:	b01d      	add	sp, #116	@ 0x74
 80089aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089ae:	2340      	movs	r3, #64	@ 0x40
 80089b0:	616b      	str	r3, [r5, #20]
 80089b2:	2300      	movs	r3, #0
 80089b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80089b6:	2320      	movs	r3, #32
 80089b8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80089bc:	f8cd 800c 	str.w	r8, [sp, #12]
 80089c0:	2330      	movs	r3, #48	@ 0x30
 80089c2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008b60 <_svfiprintf_r+0x1e4>
 80089c6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80089ca:	f04f 0901 	mov.w	r9, #1
 80089ce:	4623      	mov	r3, r4
 80089d0:	469a      	mov	sl, r3
 80089d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80089d6:	b10a      	cbz	r2, 80089dc <_svfiprintf_r+0x60>
 80089d8:	2a25      	cmp	r2, #37	@ 0x25
 80089da:	d1f9      	bne.n	80089d0 <_svfiprintf_r+0x54>
 80089dc:	ebba 0b04 	subs.w	fp, sl, r4
 80089e0:	d00b      	beq.n	80089fa <_svfiprintf_r+0x7e>
 80089e2:	465b      	mov	r3, fp
 80089e4:	4622      	mov	r2, r4
 80089e6:	4629      	mov	r1, r5
 80089e8:	4638      	mov	r0, r7
 80089ea:	f7ff ff6b 	bl	80088c4 <__ssputs_r>
 80089ee:	3001      	adds	r0, #1
 80089f0:	f000 80a7 	beq.w	8008b42 <_svfiprintf_r+0x1c6>
 80089f4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80089f6:	445a      	add	r2, fp
 80089f8:	9209      	str	r2, [sp, #36]	@ 0x24
 80089fa:	f89a 3000 	ldrb.w	r3, [sl]
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	f000 809f 	beq.w	8008b42 <_svfiprintf_r+0x1c6>
 8008a04:	2300      	movs	r3, #0
 8008a06:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008a0a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008a0e:	f10a 0a01 	add.w	sl, sl, #1
 8008a12:	9304      	str	r3, [sp, #16]
 8008a14:	9307      	str	r3, [sp, #28]
 8008a16:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008a1a:	931a      	str	r3, [sp, #104]	@ 0x68
 8008a1c:	4654      	mov	r4, sl
 8008a1e:	2205      	movs	r2, #5
 8008a20:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a24:	484e      	ldr	r0, [pc, #312]	@ (8008b60 <_svfiprintf_r+0x1e4>)
 8008a26:	f7f7 fbeb 	bl	8000200 <memchr>
 8008a2a:	9a04      	ldr	r2, [sp, #16]
 8008a2c:	b9d8      	cbnz	r0, 8008a66 <_svfiprintf_r+0xea>
 8008a2e:	06d0      	lsls	r0, r2, #27
 8008a30:	bf44      	itt	mi
 8008a32:	2320      	movmi	r3, #32
 8008a34:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008a38:	0711      	lsls	r1, r2, #28
 8008a3a:	bf44      	itt	mi
 8008a3c:	232b      	movmi	r3, #43	@ 0x2b
 8008a3e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008a42:	f89a 3000 	ldrb.w	r3, [sl]
 8008a46:	2b2a      	cmp	r3, #42	@ 0x2a
 8008a48:	d015      	beq.n	8008a76 <_svfiprintf_r+0xfa>
 8008a4a:	9a07      	ldr	r2, [sp, #28]
 8008a4c:	4654      	mov	r4, sl
 8008a4e:	2000      	movs	r0, #0
 8008a50:	f04f 0c0a 	mov.w	ip, #10
 8008a54:	4621      	mov	r1, r4
 8008a56:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008a5a:	3b30      	subs	r3, #48	@ 0x30
 8008a5c:	2b09      	cmp	r3, #9
 8008a5e:	d94b      	bls.n	8008af8 <_svfiprintf_r+0x17c>
 8008a60:	b1b0      	cbz	r0, 8008a90 <_svfiprintf_r+0x114>
 8008a62:	9207      	str	r2, [sp, #28]
 8008a64:	e014      	b.n	8008a90 <_svfiprintf_r+0x114>
 8008a66:	eba0 0308 	sub.w	r3, r0, r8
 8008a6a:	fa09 f303 	lsl.w	r3, r9, r3
 8008a6e:	4313      	orrs	r3, r2
 8008a70:	9304      	str	r3, [sp, #16]
 8008a72:	46a2      	mov	sl, r4
 8008a74:	e7d2      	b.n	8008a1c <_svfiprintf_r+0xa0>
 8008a76:	9b03      	ldr	r3, [sp, #12]
 8008a78:	1d19      	adds	r1, r3, #4
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	9103      	str	r1, [sp, #12]
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	bfbb      	ittet	lt
 8008a82:	425b      	neglt	r3, r3
 8008a84:	f042 0202 	orrlt.w	r2, r2, #2
 8008a88:	9307      	strge	r3, [sp, #28]
 8008a8a:	9307      	strlt	r3, [sp, #28]
 8008a8c:	bfb8      	it	lt
 8008a8e:	9204      	strlt	r2, [sp, #16]
 8008a90:	7823      	ldrb	r3, [r4, #0]
 8008a92:	2b2e      	cmp	r3, #46	@ 0x2e
 8008a94:	d10a      	bne.n	8008aac <_svfiprintf_r+0x130>
 8008a96:	7863      	ldrb	r3, [r4, #1]
 8008a98:	2b2a      	cmp	r3, #42	@ 0x2a
 8008a9a:	d132      	bne.n	8008b02 <_svfiprintf_r+0x186>
 8008a9c:	9b03      	ldr	r3, [sp, #12]
 8008a9e:	1d1a      	adds	r2, r3, #4
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	9203      	str	r2, [sp, #12]
 8008aa4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008aa8:	3402      	adds	r4, #2
 8008aaa:	9305      	str	r3, [sp, #20]
 8008aac:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008b70 <_svfiprintf_r+0x1f4>
 8008ab0:	7821      	ldrb	r1, [r4, #0]
 8008ab2:	2203      	movs	r2, #3
 8008ab4:	4650      	mov	r0, sl
 8008ab6:	f7f7 fba3 	bl	8000200 <memchr>
 8008aba:	b138      	cbz	r0, 8008acc <_svfiprintf_r+0x150>
 8008abc:	9b04      	ldr	r3, [sp, #16]
 8008abe:	eba0 000a 	sub.w	r0, r0, sl
 8008ac2:	2240      	movs	r2, #64	@ 0x40
 8008ac4:	4082      	lsls	r2, r0
 8008ac6:	4313      	orrs	r3, r2
 8008ac8:	3401      	adds	r4, #1
 8008aca:	9304      	str	r3, [sp, #16]
 8008acc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ad0:	4824      	ldr	r0, [pc, #144]	@ (8008b64 <_svfiprintf_r+0x1e8>)
 8008ad2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008ad6:	2206      	movs	r2, #6
 8008ad8:	f7f7 fb92 	bl	8000200 <memchr>
 8008adc:	2800      	cmp	r0, #0
 8008ade:	d036      	beq.n	8008b4e <_svfiprintf_r+0x1d2>
 8008ae0:	4b21      	ldr	r3, [pc, #132]	@ (8008b68 <_svfiprintf_r+0x1ec>)
 8008ae2:	bb1b      	cbnz	r3, 8008b2c <_svfiprintf_r+0x1b0>
 8008ae4:	9b03      	ldr	r3, [sp, #12]
 8008ae6:	3307      	adds	r3, #7
 8008ae8:	f023 0307 	bic.w	r3, r3, #7
 8008aec:	3308      	adds	r3, #8
 8008aee:	9303      	str	r3, [sp, #12]
 8008af0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008af2:	4433      	add	r3, r6
 8008af4:	9309      	str	r3, [sp, #36]	@ 0x24
 8008af6:	e76a      	b.n	80089ce <_svfiprintf_r+0x52>
 8008af8:	fb0c 3202 	mla	r2, ip, r2, r3
 8008afc:	460c      	mov	r4, r1
 8008afe:	2001      	movs	r0, #1
 8008b00:	e7a8      	b.n	8008a54 <_svfiprintf_r+0xd8>
 8008b02:	2300      	movs	r3, #0
 8008b04:	3401      	adds	r4, #1
 8008b06:	9305      	str	r3, [sp, #20]
 8008b08:	4619      	mov	r1, r3
 8008b0a:	f04f 0c0a 	mov.w	ip, #10
 8008b0e:	4620      	mov	r0, r4
 8008b10:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008b14:	3a30      	subs	r2, #48	@ 0x30
 8008b16:	2a09      	cmp	r2, #9
 8008b18:	d903      	bls.n	8008b22 <_svfiprintf_r+0x1a6>
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	d0c6      	beq.n	8008aac <_svfiprintf_r+0x130>
 8008b1e:	9105      	str	r1, [sp, #20]
 8008b20:	e7c4      	b.n	8008aac <_svfiprintf_r+0x130>
 8008b22:	fb0c 2101 	mla	r1, ip, r1, r2
 8008b26:	4604      	mov	r4, r0
 8008b28:	2301      	movs	r3, #1
 8008b2a:	e7f0      	b.n	8008b0e <_svfiprintf_r+0x192>
 8008b2c:	ab03      	add	r3, sp, #12
 8008b2e:	9300      	str	r3, [sp, #0]
 8008b30:	462a      	mov	r2, r5
 8008b32:	4b0e      	ldr	r3, [pc, #56]	@ (8008b6c <_svfiprintf_r+0x1f0>)
 8008b34:	a904      	add	r1, sp, #16
 8008b36:	4638      	mov	r0, r7
 8008b38:	f7fd fe74 	bl	8006824 <_printf_float>
 8008b3c:	1c42      	adds	r2, r0, #1
 8008b3e:	4606      	mov	r6, r0
 8008b40:	d1d6      	bne.n	8008af0 <_svfiprintf_r+0x174>
 8008b42:	89ab      	ldrh	r3, [r5, #12]
 8008b44:	065b      	lsls	r3, r3, #25
 8008b46:	f53f af2d 	bmi.w	80089a4 <_svfiprintf_r+0x28>
 8008b4a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008b4c:	e72c      	b.n	80089a8 <_svfiprintf_r+0x2c>
 8008b4e:	ab03      	add	r3, sp, #12
 8008b50:	9300      	str	r3, [sp, #0]
 8008b52:	462a      	mov	r2, r5
 8008b54:	4b05      	ldr	r3, [pc, #20]	@ (8008b6c <_svfiprintf_r+0x1f0>)
 8008b56:	a904      	add	r1, sp, #16
 8008b58:	4638      	mov	r0, r7
 8008b5a:	f7fe f8fb 	bl	8006d54 <_printf_i>
 8008b5e:	e7ed      	b.n	8008b3c <_svfiprintf_r+0x1c0>
 8008b60:	08009e66 	.word	0x08009e66
 8008b64:	08009e70 	.word	0x08009e70
 8008b68:	08006825 	.word	0x08006825
 8008b6c:	080088c5 	.word	0x080088c5
 8008b70:	08009e6c 	.word	0x08009e6c

08008b74 <__sflush_r>:
 8008b74:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008b78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b7c:	0716      	lsls	r6, r2, #28
 8008b7e:	4605      	mov	r5, r0
 8008b80:	460c      	mov	r4, r1
 8008b82:	d454      	bmi.n	8008c2e <__sflush_r+0xba>
 8008b84:	684b      	ldr	r3, [r1, #4]
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	dc02      	bgt.n	8008b90 <__sflush_r+0x1c>
 8008b8a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	dd48      	ble.n	8008c22 <__sflush_r+0xae>
 8008b90:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008b92:	2e00      	cmp	r6, #0
 8008b94:	d045      	beq.n	8008c22 <__sflush_r+0xae>
 8008b96:	2300      	movs	r3, #0
 8008b98:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008b9c:	682f      	ldr	r7, [r5, #0]
 8008b9e:	6a21      	ldr	r1, [r4, #32]
 8008ba0:	602b      	str	r3, [r5, #0]
 8008ba2:	d030      	beq.n	8008c06 <__sflush_r+0x92>
 8008ba4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008ba6:	89a3      	ldrh	r3, [r4, #12]
 8008ba8:	0759      	lsls	r1, r3, #29
 8008baa:	d505      	bpl.n	8008bb8 <__sflush_r+0x44>
 8008bac:	6863      	ldr	r3, [r4, #4]
 8008bae:	1ad2      	subs	r2, r2, r3
 8008bb0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008bb2:	b10b      	cbz	r3, 8008bb8 <__sflush_r+0x44>
 8008bb4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008bb6:	1ad2      	subs	r2, r2, r3
 8008bb8:	2300      	movs	r3, #0
 8008bba:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008bbc:	6a21      	ldr	r1, [r4, #32]
 8008bbe:	4628      	mov	r0, r5
 8008bc0:	47b0      	blx	r6
 8008bc2:	1c43      	adds	r3, r0, #1
 8008bc4:	89a3      	ldrh	r3, [r4, #12]
 8008bc6:	d106      	bne.n	8008bd6 <__sflush_r+0x62>
 8008bc8:	6829      	ldr	r1, [r5, #0]
 8008bca:	291d      	cmp	r1, #29
 8008bcc:	d82b      	bhi.n	8008c26 <__sflush_r+0xb2>
 8008bce:	4a2a      	ldr	r2, [pc, #168]	@ (8008c78 <__sflush_r+0x104>)
 8008bd0:	40ca      	lsrs	r2, r1
 8008bd2:	07d6      	lsls	r6, r2, #31
 8008bd4:	d527      	bpl.n	8008c26 <__sflush_r+0xb2>
 8008bd6:	2200      	movs	r2, #0
 8008bd8:	6062      	str	r2, [r4, #4]
 8008bda:	04d9      	lsls	r1, r3, #19
 8008bdc:	6922      	ldr	r2, [r4, #16]
 8008bde:	6022      	str	r2, [r4, #0]
 8008be0:	d504      	bpl.n	8008bec <__sflush_r+0x78>
 8008be2:	1c42      	adds	r2, r0, #1
 8008be4:	d101      	bne.n	8008bea <__sflush_r+0x76>
 8008be6:	682b      	ldr	r3, [r5, #0]
 8008be8:	b903      	cbnz	r3, 8008bec <__sflush_r+0x78>
 8008bea:	6560      	str	r0, [r4, #84]	@ 0x54
 8008bec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008bee:	602f      	str	r7, [r5, #0]
 8008bf0:	b1b9      	cbz	r1, 8008c22 <__sflush_r+0xae>
 8008bf2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008bf6:	4299      	cmp	r1, r3
 8008bf8:	d002      	beq.n	8008c00 <__sflush_r+0x8c>
 8008bfa:	4628      	mov	r0, r5
 8008bfc:	f7ff f9e8 	bl	8007fd0 <_free_r>
 8008c00:	2300      	movs	r3, #0
 8008c02:	6363      	str	r3, [r4, #52]	@ 0x34
 8008c04:	e00d      	b.n	8008c22 <__sflush_r+0xae>
 8008c06:	2301      	movs	r3, #1
 8008c08:	4628      	mov	r0, r5
 8008c0a:	47b0      	blx	r6
 8008c0c:	4602      	mov	r2, r0
 8008c0e:	1c50      	adds	r0, r2, #1
 8008c10:	d1c9      	bne.n	8008ba6 <__sflush_r+0x32>
 8008c12:	682b      	ldr	r3, [r5, #0]
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d0c6      	beq.n	8008ba6 <__sflush_r+0x32>
 8008c18:	2b1d      	cmp	r3, #29
 8008c1a:	d001      	beq.n	8008c20 <__sflush_r+0xac>
 8008c1c:	2b16      	cmp	r3, #22
 8008c1e:	d11e      	bne.n	8008c5e <__sflush_r+0xea>
 8008c20:	602f      	str	r7, [r5, #0]
 8008c22:	2000      	movs	r0, #0
 8008c24:	e022      	b.n	8008c6c <__sflush_r+0xf8>
 8008c26:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008c2a:	b21b      	sxth	r3, r3
 8008c2c:	e01b      	b.n	8008c66 <__sflush_r+0xf2>
 8008c2e:	690f      	ldr	r7, [r1, #16]
 8008c30:	2f00      	cmp	r7, #0
 8008c32:	d0f6      	beq.n	8008c22 <__sflush_r+0xae>
 8008c34:	0793      	lsls	r3, r2, #30
 8008c36:	680e      	ldr	r6, [r1, #0]
 8008c38:	bf08      	it	eq
 8008c3a:	694b      	ldreq	r3, [r1, #20]
 8008c3c:	600f      	str	r7, [r1, #0]
 8008c3e:	bf18      	it	ne
 8008c40:	2300      	movne	r3, #0
 8008c42:	eba6 0807 	sub.w	r8, r6, r7
 8008c46:	608b      	str	r3, [r1, #8]
 8008c48:	f1b8 0f00 	cmp.w	r8, #0
 8008c4c:	dde9      	ble.n	8008c22 <__sflush_r+0xae>
 8008c4e:	6a21      	ldr	r1, [r4, #32]
 8008c50:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008c52:	4643      	mov	r3, r8
 8008c54:	463a      	mov	r2, r7
 8008c56:	4628      	mov	r0, r5
 8008c58:	47b0      	blx	r6
 8008c5a:	2800      	cmp	r0, #0
 8008c5c:	dc08      	bgt.n	8008c70 <__sflush_r+0xfc>
 8008c5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c62:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008c66:	81a3      	strh	r3, [r4, #12]
 8008c68:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008c6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c70:	4407      	add	r7, r0
 8008c72:	eba8 0800 	sub.w	r8, r8, r0
 8008c76:	e7e7      	b.n	8008c48 <__sflush_r+0xd4>
 8008c78:	20400001 	.word	0x20400001

08008c7c <_fflush_r>:
 8008c7c:	b538      	push	{r3, r4, r5, lr}
 8008c7e:	690b      	ldr	r3, [r1, #16]
 8008c80:	4605      	mov	r5, r0
 8008c82:	460c      	mov	r4, r1
 8008c84:	b913      	cbnz	r3, 8008c8c <_fflush_r+0x10>
 8008c86:	2500      	movs	r5, #0
 8008c88:	4628      	mov	r0, r5
 8008c8a:	bd38      	pop	{r3, r4, r5, pc}
 8008c8c:	b118      	cbz	r0, 8008c96 <_fflush_r+0x1a>
 8008c8e:	6a03      	ldr	r3, [r0, #32]
 8008c90:	b90b      	cbnz	r3, 8008c96 <_fflush_r+0x1a>
 8008c92:	f7fe fa09 	bl	80070a8 <__sinit>
 8008c96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	d0f3      	beq.n	8008c86 <_fflush_r+0xa>
 8008c9e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008ca0:	07d0      	lsls	r0, r2, #31
 8008ca2:	d404      	bmi.n	8008cae <_fflush_r+0x32>
 8008ca4:	0599      	lsls	r1, r3, #22
 8008ca6:	d402      	bmi.n	8008cae <_fflush_r+0x32>
 8008ca8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008caa:	f7fe fb16 	bl	80072da <__retarget_lock_acquire_recursive>
 8008cae:	4628      	mov	r0, r5
 8008cb0:	4621      	mov	r1, r4
 8008cb2:	f7ff ff5f 	bl	8008b74 <__sflush_r>
 8008cb6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008cb8:	07da      	lsls	r2, r3, #31
 8008cba:	4605      	mov	r5, r0
 8008cbc:	d4e4      	bmi.n	8008c88 <_fflush_r+0xc>
 8008cbe:	89a3      	ldrh	r3, [r4, #12]
 8008cc0:	059b      	lsls	r3, r3, #22
 8008cc2:	d4e1      	bmi.n	8008c88 <_fflush_r+0xc>
 8008cc4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008cc6:	f7fe fb09 	bl	80072dc <__retarget_lock_release_recursive>
 8008cca:	e7dd      	b.n	8008c88 <_fflush_r+0xc>

08008ccc <fiprintf>:
 8008ccc:	b40e      	push	{r1, r2, r3}
 8008cce:	b503      	push	{r0, r1, lr}
 8008cd0:	4601      	mov	r1, r0
 8008cd2:	ab03      	add	r3, sp, #12
 8008cd4:	4805      	ldr	r0, [pc, #20]	@ (8008cec <fiprintf+0x20>)
 8008cd6:	f853 2b04 	ldr.w	r2, [r3], #4
 8008cda:	6800      	ldr	r0, [r0, #0]
 8008cdc:	9301      	str	r3, [sp, #4]
 8008cde:	f000 f8d1 	bl	8008e84 <_vfiprintf_r>
 8008ce2:	b002      	add	sp, #8
 8008ce4:	f85d eb04 	ldr.w	lr, [sp], #4
 8008ce8:	b003      	add	sp, #12
 8008cea:	4770      	bx	lr
 8008cec:	20000018 	.word	0x20000018

08008cf0 <memmove>:
 8008cf0:	4288      	cmp	r0, r1
 8008cf2:	b510      	push	{r4, lr}
 8008cf4:	eb01 0402 	add.w	r4, r1, r2
 8008cf8:	d902      	bls.n	8008d00 <memmove+0x10>
 8008cfa:	4284      	cmp	r4, r0
 8008cfc:	4623      	mov	r3, r4
 8008cfe:	d807      	bhi.n	8008d10 <memmove+0x20>
 8008d00:	1e43      	subs	r3, r0, #1
 8008d02:	42a1      	cmp	r1, r4
 8008d04:	d008      	beq.n	8008d18 <memmove+0x28>
 8008d06:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008d0a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008d0e:	e7f8      	b.n	8008d02 <memmove+0x12>
 8008d10:	4402      	add	r2, r0
 8008d12:	4601      	mov	r1, r0
 8008d14:	428a      	cmp	r2, r1
 8008d16:	d100      	bne.n	8008d1a <memmove+0x2a>
 8008d18:	bd10      	pop	{r4, pc}
 8008d1a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008d1e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008d22:	e7f7      	b.n	8008d14 <memmove+0x24>

08008d24 <_sbrk_r>:
 8008d24:	b538      	push	{r3, r4, r5, lr}
 8008d26:	4d06      	ldr	r5, [pc, #24]	@ (8008d40 <_sbrk_r+0x1c>)
 8008d28:	2300      	movs	r3, #0
 8008d2a:	4604      	mov	r4, r0
 8008d2c:	4608      	mov	r0, r1
 8008d2e:	602b      	str	r3, [r5, #0]
 8008d30:	f7f8 ffce 	bl	8001cd0 <_sbrk>
 8008d34:	1c43      	adds	r3, r0, #1
 8008d36:	d102      	bne.n	8008d3e <_sbrk_r+0x1a>
 8008d38:	682b      	ldr	r3, [r5, #0]
 8008d3a:	b103      	cbz	r3, 8008d3e <_sbrk_r+0x1a>
 8008d3c:	6023      	str	r3, [r4, #0]
 8008d3e:	bd38      	pop	{r3, r4, r5, pc}
 8008d40:	200201c0 	.word	0x200201c0

08008d44 <memcpy>:
 8008d44:	440a      	add	r2, r1
 8008d46:	4291      	cmp	r1, r2
 8008d48:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8008d4c:	d100      	bne.n	8008d50 <memcpy+0xc>
 8008d4e:	4770      	bx	lr
 8008d50:	b510      	push	{r4, lr}
 8008d52:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008d56:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008d5a:	4291      	cmp	r1, r2
 8008d5c:	d1f9      	bne.n	8008d52 <memcpy+0xe>
 8008d5e:	bd10      	pop	{r4, pc}

08008d60 <abort>:
 8008d60:	b508      	push	{r3, lr}
 8008d62:	2006      	movs	r0, #6
 8008d64:	f000 fa62 	bl	800922c <raise>
 8008d68:	2001      	movs	r0, #1
 8008d6a:	f7f8 ff39 	bl	8001be0 <_exit>

08008d6e <_calloc_r>:
 8008d6e:	b570      	push	{r4, r5, r6, lr}
 8008d70:	fba1 5402 	umull	r5, r4, r1, r2
 8008d74:	b934      	cbnz	r4, 8008d84 <_calloc_r+0x16>
 8008d76:	4629      	mov	r1, r5
 8008d78:	f7ff f99e 	bl	80080b8 <_malloc_r>
 8008d7c:	4606      	mov	r6, r0
 8008d7e:	b928      	cbnz	r0, 8008d8c <_calloc_r+0x1e>
 8008d80:	4630      	mov	r0, r6
 8008d82:	bd70      	pop	{r4, r5, r6, pc}
 8008d84:	220c      	movs	r2, #12
 8008d86:	6002      	str	r2, [r0, #0]
 8008d88:	2600      	movs	r6, #0
 8008d8a:	e7f9      	b.n	8008d80 <_calloc_r+0x12>
 8008d8c:	462a      	mov	r2, r5
 8008d8e:	4621      	mov	r1, r4
 8008d90:	f7fe fa25 	bl	80071de <memset>
 8008d94:	e7f4      	b.n	8008d80 <_calloc_r+0x12>

08008d96 <__ascii_mbtowc>:
 8008d96:	b082      	sub	sp, #8
 8008d98:	b901      	cbnz	r1, 8008d9c <__ascii_mbtowc+0x6>
 8008d9a:	a901      	add	r1, sp, #4
 8008d9c:	b142      	cbz	r2, 8008db0 <__ascii_mbtowc+0x1a>
 8008d9e:	b14b      	cbz	r3, 8008db4 <__ascii_mbtowc+0x1e>
 8008da0:	7813      	ldrb	r3, [r2, #0]
 8008da2:	600b      	str	r3, [r1, #0]
 8008da4:	7812      	ldrb	r2, [r2, #0]
 8008da6:	1e10      	subs	r0, r2, #0
 8008da8:	bf18      	it	ne
 8008daa:	2001      	movne	r0, #1
 8008dac:	b002      	add	sp, #8
 8008dae:	4770      	bx	lr
 8008db0:	4610      	mov	r0, r2
 8008db2:	e7fb      	b.n	8008dac <__ascii_mbtowc+0x16>
 8008db4:	f06f 0001 	mvn.w	r0, #1
 8008db8:	e7f8      	b.n	8008dac <__ascii_mbtowc+0x16>

08008dba <_realloc_r>:
 8008dba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008dbe:	4607      	mov	r7, r0
 8008dc0:	4614      	mov	r4, r2
 8008dc2:	460d      	mov	r5, r1
 8008dc4:	b921      	cbnz	r1, 8008dd0 <_realloc_r+0x16>
 8008dc6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008dca:	4611      	mov	r1, r2
 8008dcc:	f7ff b974 	b.w	80080b8 <_malloc_r>
 8008dd0:	b92a      	cbnz	r2, 8008dde <_realloc_r+0x24>
 8008dd2:	f7ff f8fd 	bl	8007fd0 <_free_r>
 8008dd6:	4625      	mov	r5, r4
 8008dd8:	4628      	mov	r0, r5
 8008dda:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008dde:	f000 fa41 	bl	8009264 <_malloc_usable_size_r>
 8008de2:	4284      	cmp	r4, r0
 8008de4:	4606      	mov	r6, r0
 8008de6:	d802      	bhi.n	8008dee <_realloc_r+0x34>
 8008de8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008dec:	d8f4      	bhi.n	8008dd8 <_realloc_r+0x1e>
 8008dee:	4621      	mov	r1, r4
 8008df0:	4638      	mov	r0, r7
 8008df2:	f7ff f961 	bl	80080b8 <_malloc_r>
 8008df6:	4680      	mov	r8, r0
 8008df8:	b908      	cbnz	r0, 8008dfe <_realloc_r+0x44>
 8008dfa:	4645      	mov	r5, r8
 8008dfc:	e7ec      	b.n	8008dd8 <_realloc_r+0x1e>
 8008dfe:	42b4      	cmp	r4, r6
 8008e00:	4622      	mov	r2, r4
 8008e02:	4629      	mov	r1, r5
 8008e04:	bf28      	it	cs
 8008e06:	4632      	movcs	r2, r6
 8008e08:	f7ff ff9c 	bl	8008d44 <memcpy>
 8008e0c:	4629      	mov	r1, r5
 8008e0e:	4638      	mov	r0, r7
 8008e10:	f7ff f8de 	bl	8007fd0 <_free_r>
 8008e14:	e7f1      	b.n	8008dfa <_realloc_r+0x40>

08008e16 <__ascii_wctomb>:
 8008e16:	4603      	mov	r3, r0
 8008e18:	4608      	mov	r0, r1
 8008e1a:	b141      	cbz	r1, 8008e2e <__ascii_wctomb+0x18>
 8008e1c:	2aff      	cmp	r2, #255	@ 0xff
 8008e1e:	d904      	bls.n	8008e2a <__ascii_wctomb+0x14>
 8008e20:	228a      	movs	r2, #138	@ 0x8a
 8008e22:	601a      	str	r2, [r3, #0]
 8008e24:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008e28:	4770      	bx	lr
 8008e2a:	700a      	strb	r2, [r1, #0]
 8008e2c:	2001      	movs	r0, #1
 8008e2e:	4770      	bx	lr

08008e30 <__sfputc_r>:
 8008e30:	6893      	ldr	r3, [r2, #8]
 8008e32:	3b01      	subs	r3, #1
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	b410      	push	{r4}
 8008e38:	6093      	str	r3, [r2, #8]
 8008e3a:	da08      	bge.n	8008e4e <__sfputc_r+0x1e>
 8008e3c:	6994      	ldr	r4, [r2, #24]
 8008e3e:	42a3      	cmp	r3, r4
 8008e40:	db01      	blt.n	8008e46 <__sfputc_r+0x16>
 8008e42:	290a      	cmp	r1, #10
 8008e44:	d103      	bne.n	8008e4e <__sfputc_r+0x1e>
 8008e46:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008e4a:	f000 b933 	b.w	80090b4 <__swbuf_r>
 8008e4e:	6813      	ldr	r3, [r2, #0]
 8008e50:	1c58      	adds	r0, r3, #1
 8008e52:	6010      	str	r0, [r2, #0]
 8008e54:	7019      	strb	r1, [r3, #0]
 8008e56:	4608      	mov	r0, r1
 8008e58:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008e5c:	4770      	bx	lr

08008e5e <__sfputs_r>:
 8008e5e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e60:	4606      	mov	r6, r0
 8008e62:	460f      	mov	r7, r1
 8008e64:	4614      	mov	r4, r2
 8008e66:	18d5      	adds	r5, r2, r3
 8008e68:	42ac      	cmp	r4, r5
 8008e6a:	d101      	bne.n	8008e70 <__sfputs_r+0x12>
 8008e6c:	2000      	movs	r0, #0
 8008e6e:	e007      	b.n	8008e80 <__sfputs_r+0x22>
 8008e70:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e74:	463a      	mov	r2, r7
 8008e76:	4630      	mov	r0, r6
 8008e78:	f7ff ffda 	bl	8008e30 <__sfputc_r>
 8008e7c:	1c43      	adds	r3, r0, #1
 8008e7e:	d1f3      	bne.n	8008e68 <__sfputs_r+0xa>
 8008e80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008e84 <_vfiprintf_r>:
 8008e84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e88:	460d      	mov	r5, r1
 8008e8a:	b09d      	sub	sp, #116	@ 0x74
 8008e8c:	4614      	mov	r4, r2
 8008e8e:	4698      	mov	r8, r3
 8008e90:	4606      	mov	r6, r0
 8008e92:	b118      	cbz	r0, 8008e9c <_vfiprintf_r+0x18>
 8008e94:	6a03      	ldr	r3, [r0, #32]
 8008e96:	b90b      	cbnz	r3, 8008e9c <_vfiprintf_r+0x18>
 8008e98:	f7fe f906 	bl	80070a8 <__sinit>
 8008e9c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008e9e:	07d9      	lsls	r1, r3, #31
 8008ea0:	d405      	bmi.n	8008eae <_vfiprintf_r+0x2a>
 8008ea2:	89ab      	ldrh	r3, [r5, #12]
 8008ea4:	059a      	lsls	r2, r3, #22
 8008ea6:	d402      	bmi.n	8008eae <_vfiprintf_r+0x2a>
 8008ea8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008eaa:	f7fe fa16 	bl	80072da <__retarget_lock_acquire_recursive>
 8008eae:	89ab      	ldrh	r3, [r5, #12]
 8008eb0:	071b      	lsls	r3, r3, #28
 8008eb2:	d501      	bpl.n	8008eb8 <_vfiprintf_r+0x34>
 8008eb4:	692b      	ldr	r3, [r5, #16]
 8008eb6:	b99b      	cbnz	r3, 8008ee0 <_vfiprintf_r+0x5c>
 8008eb8:	4629      	mov	r1, r5
 8008eba:	4630      	mov	r0, r6
 8008ebc:	f000 f938 	bl	8009130 <__swsetup_r>
 8008ec0:	b170      	cbz	r0, 8008ee0 <_vfiprintf_r+0x5c>
 8008ec2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008ec4:	07dc      	lsls	r4, r3, #31
 8008ec6:	d504      	bpl.n	8008ed2 <_vfiprintf_r+0x4e>
 8008ec8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008ecc:	b01d      	add	sp, #116	@ 0x74
 8008ece:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ed2:	89ab      	ldrh	r3, [r5, #12]
 8008ed4:	0598      	lsls	r0, r3, #22
 8008ed6:	d4f7      	bmi.n	8008ec8 <_vfiprintf_r+0x44>
 8008ed8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008eda:	f7fe f9ff 	bl	80072dc <__retarget_lock_release_recursive>
 8008ede:	e7f3      	b.n	8008ec8 <_vfiprintf_r+0x44>
 8008ee0:	2300      	movs	r3, #0
 8008ee2:	9309      	str	r3, [sp, #36]	@ 0x24
 8008ee4:	2320      	movs	r3, #32
 8008ee6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008eea:	f8cd 800c 	str.w	r8, [sp, #12]
 8008eee:	2330      	movs	r3, #48	@ 0x30
 8008ef0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80090a0 <_vfiprintf_r+0x21c>
 8008ef4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008ef8:	f04f 0901 	mov.w	r9, #1
 8008efc:	4623      	mov	r3, r4
 8008efe:	469a      	mov	sl, r3
 8008f00:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008f04:	b10a      	cbz	r2, 8008f0a <_vfiprintf_r+0x86>
 8008f06:	2a25      	cmp	r2, #37	@ 0x25
 8008f08:	d1f9      	bne.n	8008efe <_vfiprintf_r+0x7a>
 8008f0a:	ebba 0b04 	subs.w	fp, sl, r4
 8008f0e:	d00b      	beq.n	8008f28 <_vfiprintf_r+0xa4>
 8008f10:	465b      	mov	r3, fp
 8008f12:	4622      	mov	r2, r4
 8008f14:	4629      	mov	r1, r5
 8008f16:	4630      	mov	r0, r6
 8008f18:	f7ff ffa1 	bl	8008e5e <__sfputs_r>
 8008f1c:	3001      	adds	r0, #1
 8008f1e:	f000 80a7 	beq.w	8009070 <_vfiprintf_r+0x1ec>
 8008f22:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008f24:	445a      	add	r2, fp
 8008f26:	9209      	str	r2, [sp, #36]	@ 0x24
 8008f28:	f89a 3000 	ldrb.w	r3, [sl]
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	f000 809f 	beq.w	8009070 <_vfiprintf_r+0x1ec>
 8008f32:	2300      	movs	r3, #0
 8008f34:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008f38:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008f3c:	f10a 0a01 	add.w	sl, sl, #1
 8008f40:	9304      	str	r3, [sp, #16]
 8008f42:	9307      	str	r3, [sp, #28]
 8008f44:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008f48:	931a      	str	r3, [sp, #104]	@ 0x68
 8008f4a:	4654      	mov	r4, sl
 8008f4c:	2205      	movs	r2, #5
 8008f4e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f52:	4853      	ldr	r0, [pc, #332]	@ (80090a0 <_vfiprintf_r+0x21c>)
 8008f54:	f7f7 f954 	bl	8000200 <memchr>
 8008f58:	9a04      	ldr	r2, [sp, #16]
 8008f5a:	b9d8      	cbnz	r0, 8008f94 <_vfiprintf_r+0x110>
 8008f5c:	06d1      	lsls	r1, r2, #27
 8008f5e:	bf44      	itt	mi
 8008f60:	2320      	movmi	r3, #32
 8008f62:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008f66:	0713      	lsls	r3, r2, #28
 8008f68:	bf44      	itt	mi
 8008f6a:	232b      	movmi	r3, #43	@ 0x2b
 8008f6c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008f70:	f89a 3000 	ldrb.w	r3, [sl]
 8008f74:	2b2a      	cmp	r3, #42	@ 0x2a
 8008f76:	d015      	beq.n	8008fa4 <_vfiprintf_r+0x120>
 8008f78:	9a07      	ldr	r2, [sp, #28]
 8008f7a:	4654      	mov	r4, sl
 8008f7c:	2000      	movs	r0, #0
 8008f7e:	f04f 0c0a 	mov.w	ip, #10
 8008f82:	4621      	mov	r1, r4
 8008f84:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008f88:	3b30      	subs	r3, #48	@ 0x30
 8008f8a:	2b09      	cmp	r3, #9
 8008f8c:	d94b      	bls.n	8009026 <_vfiprintf_r+0x1a2>
 8008f8e:	b1b0      	cbz	r0, 8008fbe <_vfiprintf_r+0x13a>
 8008f90:	9207      	str	r2, [sp, #28]
 8008f92:	e014      	b.n	8008fbe <_vfiprintf_r+0x13a>
 8008f94:	eba0 0308 	sub.w	r3, r0, r8
 8008f98:	fa09 f303 	lsl.w	r3, r9, r3
 8008f9c:	4313      	orrs	r3, r2
 8008f9e:	9304      	str	r3, [sp, #16]
 8008fa0:	46a2      	mov	sl, r4
 8008fa2:	e7d2      	b.n	8008f4a <_vfiprintf_r+0xc6>
 8008fa4:	9b03      	ldr	r3, [sp, #12]
 8008fa6:	1d19      	adds	r1, r3, #4
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	9103      	str	r1, [sp, #12]
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	bfbb      	ittet	lt
 8008fb0:	425b      	neglt	r3, r3
 8008fb2:	f042 0202 	orrlt.w	r2, r2, #2
 8008fb6:	9307      	strge	r3, [sp, #28]
 8008fb8:	9307      	strlt	r3, [sp, #28]
 8008fba:	bfb8      	it	lt
 8008fbc:	9204      	strlt	r2, [sp, #16]
 8008fbe:	7823      	ldrb	r3, [r4, #0]
 8008fc0:	2b2e      	cmp	r3, #46	@ 0x2e
 8008fc2:	d10a      	bne.n	8008fda <_vfiprintf_r+0x156>
 8008fc4:	7863      	ldrb	r3, [r4, #1]
 8008fc6:	2b2a      	cmp	r3, #42	@ 0x2a
 8008fc8:	d132      	bne.n	8009030 <_vfiprintf_r+0x1ac>
 8008fca:	9b03      	ldr	r3, [sp, #12]
 8008fcc:	1d1a      	adds	r2, r3, #4
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	9203      	str	r2, [sp, #12]
 8008fd2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008fd6:	3402      	adds	r4, #2
 8008fd8:	9305      	str	r3, [sp, #20]
 8008fda:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80090b0 <_vfiprintf_r+0x22c>
 8008fde:	7821      	ldrb	r1, [r4, #0]
 8008fe0:	2203      	movs	r2, #3
 8008fe2:	4650      	mov	r0, sl
 8008fe4:	f7f7 f90c 	bl	8000200 <memchr>
 8008fe8:	b138      	cbz	r0, 8008ffa <_vfiprintf_r+0x176>
 8008fea:	9b04      	ldr	r3, [sp, #16]
 8008fec:	eba0 000a 	sub.w	r0, r0, sl
 8008ff0:	2240      	movs	r2, #64	@ 0x40
 8008ff2:	4082      	lsls	r2, r0
 8008ff4:	4313      	orrs	r3, r2
 8008ff6:	3401      	adds	r4, #1
 8008ff8:	9304      	str	r3, [sp, #16]
 8008ffa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ffe:	4829      	ldr	r0, [pc, #164]	@ (80090a4 <_vfiprintf_r+0x220>)
 8009000:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009004:	2206      	movs	r2, #6
 8009006:	f7f7 f8fb 	bl	8000200 <memchr>
 800900a:	2800      	cmp	r0, #0
 800900c:	d03f      	beq.n	800908e <_vfiprintf_r+0x20a>
 800900e:	4b26      	ldr	r3, [pc, #152]	@ (80090a8 <_vfiprintf_r+0x224>)
 8009010:	bb1b      	cbnz	r3, 800905a <_vfiprintf_r+0x1d6>
 8009012:	9b03      	ldr	r3, [sp, #12]
 8009014:	3307      	adds	r3, #7
 8009016:	f023 0307 	bic.w	r3, r3, #7
 800901a:	3308      	adds	r3, #8
 800901c:	9303      	str	r3, [sp, #12]
 800901e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009020:	443b      	add	r3, r7
 8009022:	9309      	str	r3, [sp, #36]	@ 0x24
 8009024:	e76a      	b.n	8008efc <_vfiprintf_r+0x78>
 8009026:	fb0c 3202 	mla	r2, ip, r2, r3
 800902a:	460c      	mov	r4, r1
 800902c:	2001      	movs	r0, #1
 800902e:	e7a8      	b.n	8008f82 <_vfiprintf_r+0xfe>
 8009030:	2300      	movs	r3, #0
 8009032:	3401      	adds	r4, #1
 8009034:	9305      	str	r3, [sp, #20]
 8009036:	4619      	mov	r1, r3
 8009038:	f04f 0c0a 	mov.w	ip, #10
 800903c:	4620      	mov	r0, r4
 800903e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009042:	3a30      	subs	r2, #48	@ 0x30
 8009044:	2a09      	cmp	r2, #9
 8009046:	d903      	bls.n	8009050 <_vfiprintf_r+0x1cc>
 8009048:	2b00      	cmp	r3, #0
 800904a:	d0c6      	beq.n	8008fda <_vfiprintf_r+0x156>
 800904c:	9105      	str	r1, [sp, #20]
 800904e:	e7c4      	b.n	8008fda <_vfiprintf_r+0x156>
 8009050:	fb0c 2101 	mla	r1, ip, r1, r2
 8009054:	4604      	mov	r4, r0
 8009056:	2301      	movs	r3, #1
 8009058:	e7f0      	b.n	800903c <_vfiprintf_r+0x1b8>
 800905a:	ab03      	add	r3, sp, #12
 800905c:	9300      	str	r3, [sp, #0]
 800905e:	462a      	mov	r2, r5
 8009060:	4b12      	ldr	r3, [pc, #72]	@ (80090ac <_vfiprintf_r+0x228>)
 8009062:	a904      	add	r1, sp, #16
 8009064:	4630      	mov	r0, r6
 8009066:	f7fd fbdd 	bl	8006824 <_printf_float>
 800906a:	4607      	mov	r7, r0
 800906c:	1c78      	adds	r0, r7, #1
 800906e:	d1d6      	bne.n	800901e <_vfiprintf_r+0x19a>
 8009070:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009072:	07d9      	lsls	r1, r3, #31
 8009074:	d405      	bmi.n	8009082 <_vfiprintf_r+0x1fe>
 8009076:	89ab      	ldrh	r3, [r5, #12]
 8009078:	059a      	lsls	r2, r3, #22
 800907a:	d402      	bmi.n	8009082 <_vfiprintf_r+0x1fe>
 800907c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800907e:	f7fe f92d 	bl	80072dc <__retarget_lock_release_recursive>
 8009082:	89ab      	ldrh	r3, [r5, #12]
 8009084:	065b      	lsls	r3, r3, #25
 8009086:	f53f af1f 	bmi.w	8008ec8 <_vfiprintf_r+0x44>
 800908a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800908c:	e71e      	b.n	8008ecc <_vfiprintf_r+0x48>
 800908e:	ab03      	add	r3, sp, #12
 8009090:	9300      	str	r3, [sp, #0]
 8009092:	462a      	mov	r2, r5
 8009094:	4b05      	ldr	r3, [pc, #20]	@ (80090ac <_vfiprintf_r+0x228>)
 8009096:	a904      	add	r1, sp, #16
 8009098:	4630      	mov	r0, r6
 800909a:	f7fd fe5b 	bl	8006d54 <_printf_i>
 800909e:	e7e4      	b.n	800906a <_vfiprintf_r+0x1e6>
 80090a0:	08009e66 	.word	0x08009e66
 80090a4:	08009e70 	.word	0x08009e70
 80090a8:	08006825 	.word	0x08006825
 80090ac:	08008e5f 	.word	0x08008e5f
 80090b0:	08009e6c 	.word	0x08009e6c

080090b4 <__swbuf_r>:
 80090b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090b6:	460e      	mov	r6, r1
 80090b8:	4614      	mov	r4, r2
 80090ba:	4605      	mov	r5, r0
 80090bc:	b118      	cbz	r0, 80090c6 <__swbuf_r+0x12>
 80090be:	6a03      	ldr	r3, [r0, #32]
 80090c0:	b90b      	cbnz	r3, 80090c6 <__swbuf_r+0x12>
 80090c2:	f7fd fff1 	bl	80070a8 <__sinit>
 80090c6:	69a3      	ldr	r3, [r4, #24]
 80090c8:	60a3      	str	r3, [r4, #8]
 80090ca:	89a3      	ldrh	r3, [r4, #12]
 80090cc:	071a      	lsls	r2, r3, #28
 80090ce:	d501      	bpl.n	80090d4 <__swbuf_r+0x20>
 80090d0:	6923      	ldr	r3, [r4, #16]
 80090d2:	b943      	cbnz	r3, 80090e6 <__swbuf_r+0x32>
 80090d4:	4621      	mov	r1, r4
 80090d6:	4628      	mov	r0, r5
 80090d8:	f000 f82a 	bl	8009130 <__swsetup_r>
 80090dc:	b118      	cbz	r0, 80090e6 <__swbuf_r+0x32>
 80090de:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80090e2:	4638      	mov	r0, r7
 80090e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80090e6:	6823      	ldr	r3, [r4, #0]
 80090e8:	6922      	ldr	r2, [r4, #16]
 80090ea:	1a98      	subs	r0, r3, r2
 80090ec:	6963      	ldr	r3, [r4, #20]
 80090ee:	b2f6      	uxtb	r6, r6
 80090f0:	4283      	cmp	r3, r0
 80090f2:	4637      	mov	r7, r6
 80090f4:	dc05      	bgt.n	8009102 <__swbuf_r+0x4e>
 80090f6:	4621      	mov	r1, r4
 80090f8:	4628      	mov	r0, r5
 80090fa:	f7ff fdbf 	bl	8008c7c <_fflush_r>
 80090fe:	2800      	cmp	r0, #0
 8009100:	d1ed      	bne.n	80090de <__swbuf_r+0x2a>
 8009102:	68a3      	ldr	r3, [r4, #8]
 8009104:	3b01      	subs	r3, #1
 8009106:	60a3      	str	r3, [r4, #8]
 8009108:	6823      	ldr	r3, [r4, #0]
 800910a:	1c5a      	adds	r2, r3, #1
 800910c:	6022      	str	r2, [r4, #0]
 800910e:	701e      	strb	r6, [r3, #0]
 8009110:	6962      	ldr	r2, [r4, #20]
 8009112:	1c43      	adds	r3, r0, #1
 8009114:	429a      	cmp	r2, r3
 8009116:	d004      	beq.n	8009122 <__swbuf_r+0x6e>
 8009118:	89a3      	ldrh	r3, [r4, #12]
 800911a:	07db      	lsls	r3, r3, #31
 800911c:	d5e1      	bpl.n	80090e2 <__swbuf_r+0x2e>
 800911e:	2e0a      	cmp	r6, #10
 8009120:	d1df      	bne.n	80090e2 <__swbuf_r+0x2e>
 8009122:	4621      	mov	r1, r4
 8009124:	4628      	mov	r0, r5
 8009126:	f7ff fda9 	bl	8008c7c <_fflush_r>
 800912a:	2800      	cmp	r0, #0
 800912c:	d0d9      	beq.n	80090e2 <__swbuf_r+0x2e>
 800912e:	e7d6      	b.n	80090de <__swbuf_r+0x2a>

08009130 <__swsetup_r>:
 8009130:	b538      	push	{r3, r4, r5, lr}
 8009132:	4b29      	ldr	r3, [pc, #164]	@ (80091d8 <__swsetup_r+0xa8>)
 8009134:	4605      	mov	r5, r0
 8009136:	6818      	ldr	r0, [r3, #0]
 8009138:	460c      	mov	r4, r1
 800913a:	b118      	cbz	r0, 8009144 <__swsetup_r+0x14>
 800913c:	6a03      	ldr	r3, [r0, #32]
 800913e:	b90b      	cbnz	r3, 8009144 <__swsetup_r+0x14>
 8009140:	f7fd ffb2 	bl	80070a8 <__sinit>
 8009144:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009148:	0719      	lsls	r1, r3, #28
 800914a:	d422      	bmi.n	8009192 <__swsetup_r+0x62>
 800914c:	06da      	lsls	r2, r3, #27
 800914e:	d407      	bmi.n	8009160 <__swsetup_r+0x30>
 8009150:	2209      	movs	r2, #9
 8009152:	602a      	str	r2, [r5, #0]
 8009154:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009158:	81a3      	strh	r3, [r4, #12]
 800915a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800915e:	e033      	b.n	80091c8 <__swsetup_r+0x98>
 8009160:	0758      	lsls	r0, r3, #29
 8009162:	d512      	bpl.n	800918a <__swsetup_r+0x5a>
 8009164:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009166:	b141      	cbz	r1, 800917a <__swsetup_r+0x4a>
 8009168:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800916c:	4299      	cmp	r1, r3
 800916e:	d002      	beq.n	8009176 <__swsetup_r+0x46>
 8009170:	4628      	mov	r0, r5
 8009172:	f7fe ff2d 	bl	8007fd0 <_free_r>
 8009176:	2300      	movs	r3, #0
 8009178:	6363      	str	r3, [r4, #52]	@ 0x34
 800917a:	89a3      	ldrh	r3, [r4, #12]
 800917c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009180:	81a3      	strh	r3, [r4, #12]
 8009182:	2300      	movs	r3, #0
 8009184:	6063      	str	r3, [r4, #4]
 8009186:	6923      	ldr	r3, [r4, #16]
 8009188:	6023      	str	r3, [r4, #0]
 800918a:	89a3      	ldrh	r3, [r4, #12]
 800918c:	f043 0308 	orr.w	r3, r3, #8
 8009190:	81a3      	strh	r3, [r4, #12]
 8009192:	6923      	ldr	r3, [r4, #16]
 8009194:	b94b      	cbnz	r3, 80091aa <__swsetup_r+0x7a>
 8009196:	89a3      	ldrh	r3, [r4, #12]
 8009198:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800919c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80091a0:	d003      	beq.n	80091aa <__swsetup_r+0x7a>
 80091a2:	4621      	mov	r1, r4
 80091a4:	4628      	mov	r0, r5
 80091a6:	f000 f88b 	bl	80092c0 <__smakebuf_r>
 80091aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80091ae:	f013 0201 	ands.w	r2, r3, #1
 80091b2:	d00a      	beq.n	80091ca <__swsetup_r+0x9a>
 80091b4:	2200      	movs	r2, #0
 80091b6:	60a2      	str	r2, [r4, #8]
 80091b8:	6962      	ldr	r2, [r4, #20]
 80091ba:	4252      	negs	r2, r2
 80091bc:	61a2      	str	r2, [r4, #24]
 80091be:	6922      	ldr	r2, [r4, #16]
 80091c0:	b942      	cbnz	r2, 80091d4 <__swsetup_r+0xa4>
 80091c2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80091c6:	d1c5      	bne.n	8009154 <__swsetup_r+0x24>
 80091c8:	bd38      	pop	{r3, r4, r5, pc}
 80091ca:	0799      	lsls	r1, r3, #30
 80091cc:	bf58      	it	pl
 80091ce:	6962      	ldrpl	r2, [r4, #20]
 80091d0:	60a2      	str	r2, [r4, #8]
 80091d2:	e7f4      	b.n	80091be <__swsetup_r+0x8e>
 80091d4:	2000      	movs	r0, #0
 80091d6:	e7f7      	b.n	80091c8 <__swsetup_r+0x98>
 80091d8:	20000018 	.word	0x20000018

080091dc <_raise_r>:
 80091dc:	291f      	cmp	r1, #31
 80091de:	b538      	push	{r3, r4, r5, lr}
 80091e0:	4605      	mov	r5, r0
 80091e2:	460c      	mov	r4, r1
 80091e4:	d904      	bls.n	80091f0 <_raise_r+0x14>
 80091e6:	2316      	movs	r3, #22
 80091e8:	6003      	str	r3, [r0, #0]
 80091ea:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80091ee:	bd38      	pop	{r3, r4, r5, pc}
 80091f0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80091f2:	b112      	cbz	r2, 80091fa <_raise_r+0x1e>
 80091f4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80091f8:	b94b      	cbnz	r3, 800920e <_raise_r+0x32>
 80091fa:	4628      	mov	r0, r5
 80091fc:	f000 f830 	bl	8009260 <_getpid_r>
 8009200:	4622      	mov	r2, r4
 8009202:	4601      	mov	r1, r0
 8009204:	4628      	mov	r0, r5
 8009206:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800920a:	f000 b817 	b.w	800923c <_kill_r>
 800920e:	2b01      	cmp	r3, #1
 8009210:	d00a      	beq.n	8009228 <_raise_r+0x4c>
 8009212:	1c59      	adds	r1, r3, #1
 8009214:	d103      	bne.n	800921e <_raise_r+0x42>
 8009216:	2316      	movs	r3, #22
 8009218:	6003      	str	r3, [r0, #0]
 800921a:	2001      	movs	r0, #1
 800921c:	e7e7      	b.n	80091ee <_raise_r+0x12>
 800921e:	2100      	movs	r1, #0
 8009220:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009224:	4620      	mov	r0, r4
 8009226:	4798      	blx	r3
 8009228:	2000      	movs	r0, #0
 800922a:	e7e0      	b.n	80091ee <_raise_r+0x12>

0800922c <raise>:
 800922c:	4b02      	ldr	r3, [pc, #8]	@ (8009238 <raise+0xc>)
 800922e:	4601      	mov	r1, r0
 8009230:	6818      	ldr	r0, [r3, #0]
 8009232:	f7ff bfd3 	b.w	80091dc <_raise_r>
 8009236:	bf00      	nop
 8009238:	20000018 	.word	0x20000018

0800923c <_kill_r>:
 800923c:	b538      	push	{r3, r4, r5, lr}
 800923e:	4d07      	ldr	r5, [pc, #28]	@ (800925c <_kill_r+0x20>)
 8009240:	2300      	movs	r3, #0
 8009242:	4604      	mov	r4, r0
 8009244:	4608      	mov	r0, r1
 8009246:	4611      	mov	r1, r2
 8009248:	602b      	str	r3, [r5, #0]
 800924a:	f7f8 fcb9 	bl	8001bc0 <_kill>
 800924e:	1c43      	adds	r3, r0, #1
 8009250:	d102      	bne.n	8009258 <_kill_r+0x1c>
 8009252:	682b      	ldr	r3, [r5, #0]
 8009254:	b103      	cbz	r3, 8009258 <_kill_r+0x1c>
 8009256:	6023      	str	r3, [r4, #0]
 8009258:	bd38      	pop	{r3, r4, r5, pc}
 800925a:	bf00      	nop
 800925c:	200201c0 	.word	0x200201c0

08009260 <_getpid_r>:
 8009260:	f7f8 bca6 	b.w	8001bb0 <_getpid>

08009264 <_malloc_usable_size_r>:
 8009264:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009268:	1f18      	subs	r0, r3, #4
 800926a:	2b00      	cmp	r3, #0
 800926c:	bfbc      	itt	lt
 800926e:	580b      	ldrlt	r3, [r1, r0]
 8009270:	18c0      	addlt	r0, r0, r3
 8009272:	4770      	bx	lr

08009274 <__swhatbuf_r>:
 8009274:	b570      	push	{r4, r5, r6, lr}
 8009276:	460c      	mov	r4, r1
 8009278:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800927c:	2900      	cmp	r1, #0
 800927e:	b096      	sub	sp, #88	@ 0x58
 8009280:	4615      	mov	r5, r2
 8009282:	461e      	mov	r6, r3
 8009284:	da0d      	bge.n	80092a2 <__swhatbuf_r+0x2e>
 8009286:	89a3      	ldrh	r3, [r4, #12]
 8009288:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800928c:	f04f 0100 	mov.w	r1, #0
 8009290:	bf14      	ite	ne
 8009292:	2340      	movne	r3, #64	@ 0x40
 8009294:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009298:	2000      	movs	r0, #0
 800929a:	6031      	str	r1, [r6, #0]
 800929c:	602b      	str	r3, [r5, #0]
 800929e:	b016      	add	sp, #88	@ 0x58
 80092a0:	bd70      	pop	{r4, r5, r6, pc}
 80092a2:	466a      	mov	r2, sp
 80092a4:	f000 f848 	bl	8009338 <_fstat_r>
 80092a8:	2800      	cmp	r0, #0
 80092aa:	dbec      	blt.n	8009286 <__swhatbuf_r+0x12>
 80092ac:	9901      	ldr	r1, [sp, #4]
 80092ae:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80092b2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80092b6:	4259      	negs	r1, r3
 80092b8:	4159      	adcs	r1, r3
 80092ba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80092be:	e7eb      	b.n	8009298 <__swhatbuf_r+0x24>

080092c0 <__smakebuf_r>:
 80092c0:	898b      	ldrh	r3, [r1, #12]
 80092c2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80092c4:	079d      	lsls	r5, r3, #30
 80092c6:	4606      	mov	r6, r0
 80092c8:	460c      	mov	r4, r1
 80092ca:	d507      	bpl.n	80092dc <__smakebuf_r+0x1c>
 80092cc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80092d0:	6023      	str	r3, [r4, #0]
 80092d2:	6123      	str	r3, [r4, #16]
 80092d4:	2301      	movs	r3, #1
 80092d6:	6163      	str	r3, [r4, #20]
 80092d8:	b003      	add	sp, #12
 80092da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80092dc:	ab01      	add	r3, sp, #4
 80092de:	466a      	mov	r2, sp
 80092e0:	f7ff ffc8 	bl	8009274 <__swhatbuf_r>
 80092e4:	9f00      	ldr	r7, [sp, #0]
 80092e6:	4605      	mov	r5, r0
 80092e8:	4639      	mov	r1, r7
 80092ea:	4630      	mov	r0, r6
 80092ec:	f7fe fee4 	bl	80080b8 <_malloc_r>
 80092f0:	b948      	cbnz	r0, 8009306 <__smakebuf_r+0x46>
 80092f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80092f6:	059a      	lsls	r2, r3, #22
 80092f8:	d4ee      	bmi.n	80092d8 <__smakebuf_r+0x18>
 80092fa:	f023 0303 	bic.w	r3, r3, #3
 80092fe:	f043 0302 	orr.w	r3, r3, #2
 8009302:	81a3      	strh	r3, [r4, #12]
 8009304:	e7e2      	b.n	80092cc <__smakebuf_r+0xc>
 8009306:	89a3      	ldrh	r3, [r4, #12]
 8009308:	6020      	str	r0, [r4, #0]
 800930a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800930e:	81a3      	strh	r3, [r4, #12]
 8009310:	9b01      	ldr	r3, [sp, #4]
 8009312:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009316:	b15b      	cbz	r3, 8009330 <__smakebuf_r+0x70>
 8009318:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800931c:	4630      	mov	r0, r6
 800931e:	f000 f81d 	bl	800935c <_isatty_r>
 8009322:	b128      	cbz	r0, 8009330 <__smakebuf_r+0x70>
 8009324:	89a3      	ldrh	r3, [r4, #12]
 8009326:	f023 0303 	bic.w	r3, r3, #3
 800932a:	f043 0301 	orr.w	r3, r3, #1
 800932e:	81a3      	strh	r3, [r4, #12]
 8009330:	89a3      	ldrh	r3, [r4, #12]
 8009332:	431d      	orrs	r5, r3
 8009334:	81a5      	strh	r5, [r4, #12]
 8009336:	e7cf      	b.n	80092d8 <__smakebuf_r+0x18>

08009338 <_fstat_r>:
 8009338:	b538      	push	{r3, r4, r5, lr}
 800933a:	4d07      	ldr	r5, [pc, #28]	@ (8009358 <_fstat_r+0x20>)
 800933c:	2300      	movs	r3, #0
 800933e:	4604      	mov	r4, r0
 8009340:	4608      	mov	r0, r1
 8009342:	4611      	mov	r1, r2
 8009344:	602b      	str	r3, [r5, #0]
 8009346:	f7f8 fc9b 	bl	8001c80 <_fstat>
 800934a:	1c43      	adds	r3, r0, #1
 800934c:	d102      	bne.n	8009354 <_fstat_r+0x1c>
 800934e:	682b      	ldr	r3, [r5, #0]
 8009350:	b103      	cbz	r3, 8009354 <_fstat_r+0x1c>
 8009352:	6023      	str	r3, [r4, #0]
 8009354:	bd38      	pop	{r3, r4, r5, pc}
 8009356:	bf00      	nop
 8009358:	200201c0 	.word	0x200201c0

0800935c <_isatty_r>:
 800935c:	b538      	push	{r3, r4, r5, lr}
 800935e:	4d06      	ldr	r5, [pc, #24]	@ (8009378 <_isatty_r+0x1c>)
 8009360:	2300      	movs	r3, #0
 8009362:	4604      	mov	r4, r0
 8009364:	4608      	mov	r0, r1
 8009366:	602b      	str	r3, [r5, #0]
 8009368:	f7f8 fc9a 	bl	8001ca0 <_isatty>
 800936c:	1c43      	adds	r3, r0, #1
 800936e:	d102      	bne.n	8009376 <_isatty_r+0x1a>
 8009370:	682b      	ldr	r3, [r5, #0]
 8009372:	b103      	cbz	r3, 8009376 <_isatty_r+0x1a>
 8009374:	6023      	str	r3, [r4, #0]
 8009376:	bd38      	pop	{r3, r4, r5, pc}
 8009378:	200201c0 	.word	0x200201c0

0800937c <_init>:
 800937c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800937e:	bf00      	nop
 8009380:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009382:	bc08      	pop	{r3}
 8009384:	469e      	mov	lr, r3
 8009386:	4770      	bx	lr

08009388 <_fini>:
 8009388:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800938a:	bf00      	nop
 800938c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800938e:	bc08      	pop	{r3}
 8009390:	469e      	mov	lr, r3
 8009392:	4770      	bx	lr
