Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri May  2 17:44:33 2025
| Host         : SUNY-ITS003008 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file washMachine_timing_summary_routed.rpt -pb washMachine_timing_summary_routed.pb -rpx washMachine_timing_summary_routed.rpx -warn_on_violation
| Design       : washMachine
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   22          
TIMING-20  Warning   Non-clocked latch               7           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (63)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7)
5. checking no_input_delay (2)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (63)
-------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: placement_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: placement_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: placement_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: placement_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: state_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: state_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: state_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: state_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: state_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7)
------------------------------------------------
 There are 7 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.757        0.000                      0                  380        0.179        0.000                      0                  380        4.500        0.000                       0                   152  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.757        0.000                      0                  380        0.179        0.000                      0                  380        4.500        0.000                       0                   152  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.757ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.757ns  (required time - arrival time)
  Source:                 Counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.779ns  (logic 0.952ns (19.922%)  route 3.827ns (80.078%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.620     5.141    clk_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  Counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  Counter_reg[2]/Q
                         net (fo=2, routed)           1.304     6.902    Counter_reg_n_0_[2]
    SLICE_X58Y28         LUT4 (Prop_lut4_I0_O)        0.124     7.026 f  Counter[0]_i_7/O
                         net (fo=1, routed)           0.162     7.187    Counter[0]_i_7_n_0
    SLICE_X58Y28         LUT5 (Prop_lut5_I4_O)        0.124     7.311 f  Counter[0]_i_3/O
                         net (fo=2, routed)           0.949     8.260    Counter[0]_i_3_n_0
    SLICE_X61Y26         LUT5 (Prop_lut5_I2_O)        0.124     8.384 r  state[4]_i_6/O
                         net (fo=4, routed)           0.480     8.865    state[4]_i_6_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I0_O)        0.124     8.989 r  second[3]_i_1/O
                         net (fo=39, routed)          0.931     9.920    second[3]_i_1_n_0
    SLICE_X59Y22         FDRE                                         r  Counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.504    14.845    clk_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  Counter_reg[1]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X59Y22         FDRE (Setup_fdre_C_R)       -0.429    14.677    Counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -9.920    
  -------------------------------------------------------------------
                         slack                                  4.757    

Slack (MET) :             4.757ns  (required time - arrival time)
  Source:                 Counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.779ns  (logic 0.952ns (19.922%)  route 3.827ns (80.078%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.620     5.141    clk_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  Counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  Counter_reg[2]/Q
                         net (fo=2, routed)           1.304     6.902    Counter_reg_n_0_[2]
    SLICE_X58Y28         LUT4 (Prop_lut4_I0_O)        0.124     7.026 f  Counter[0]_i_7/O
                         net (fo=1, routed)           0.162     7.187    Counter[0]_i_7_n_0
    SLICE_X58Y28         LUT5 (Prop_lut5_I4_O)        0.124     7.311 f  Counter[0]_i_3/O
                         net (fo=2, routed)           0.949     8.260    Counter[0]_i_3_n_0
    SLICE_X61Y26         LUT5 (Prop_lut5_I2_O)        0.124     8.384 r  state[4]_i_6/O
                         net (fo=4, routed)           0.480     8.865    state[4]_i_6_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I0_O)        0.124     8.989 r  second[3]_i_1/O
                         net (fo=39, routed)          0.931     9.920    second[3]_i_1_n_0
    SLICE_X59Y22         FDRE                                         r  Counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.504    14.845    clk_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  Counter_reg[2]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X59Y22         FDRE (Setup_fdre_C_R)       -0.429    14.677    Counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -9.920    
  -------------------------------------------------------------------
                         slack                                  4.757    

Slack (MET) :             4.757ns  (required time - arrival time)
  Source:                 Counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.779ns  (logic 0.952ns (19.922%)  route 3.827ns (80.078%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.620     5.141    clk_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  Counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  Counter_reg[2]/Q
                         net (fo=2, routed)           1.304     6.902    Counter_reg_n_0_[2]
    SLICE_X58Y28         LUT4 (Prop_lut4_I0_O)        0.124     7.026 f  Counter[0]_i_7/O
                         net (fo=1, routed)           0.162     7.187    Counter[0]_i_7_n_0
    SLICE_X58Y28         LUT5 (Prop_lut5_I4_O)        0.124     7.311 f  Counter[0]_i_3/O
                         net (fo=2, routed)           0.949     8.260    Counter[0]_i_3_n_0
    SLICE_X61Y26         LUT5 (Prop_lut5_I2_O)        0.124     8.384 r  state[4]_i_6/O
                         net (fo=4, routed)           0.480     8.865    state[4]_i_6_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I0_O)        0.124     8.989 r  second[3]_i_1/O
                         net (fo=39, routed)          0.931     9.920    second[3]_i_1_n_0
    SLICE_X59Y22         FDRE                                         r  Counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.504    14.845    clk_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  Counter_reg[3]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X59Y22         FDRE (Setup_fdre_C_R)       -0.429    14.677    Counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -9.920    
  -------------------------------------------------------------------
                         slack                                  4.757    

Slack (MET) :             4.757ns  (required time - arrival time)
  Source:                 Counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.779ns  (logic 0.952ns (19.922%)  route 3.827ns (80.078%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.620     5.141    clk_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  Counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  Counter_reg[2]/Q
                         net (fo=2, routed)           1.304     6.902    Counter_reg_n_0_[2]
    SLICE_X58Y28         LUT4 (Prop_lut4_I0_O)        0.124     7.026 f  Counter[0]_i_7/O
                         net (fo=1, routed)           0.162     7.187    Counter[0]_i_7_n_0
    SLICE_X58Y28         LUT5 (Prop_lut5_I4_O)        0.124     7.311 f  Counter[0]_i_3/O
                         net (fo=2, routed)           0.949     8.260    Counter[0]_i_3_n_0
    SLICE_X61Y26         LUT5 (Prop_lut5_I2_O)        0.124     8.384 r  state[4]_i_6/O
                         net (fo=4, routed)           0.480     8.865    state[4]_i_6_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I0_O)        0.124     8.989 r  second[3]_i_1/O
                         net (fo=39, routed)          0.931     9.920    second[3]_i_1_n_0
    SLICE_X59Y22         FDRE                                         r  Counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.504    14.845    clk_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  Counter_reg[4]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X59Y22         FDRE (Setup_fdre_C_R)       -0.429    14.677    Counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -9.920    
  -------------------------------------------------------------------
                         slack                                  4.757    

Slack (MET) :             4.783ns  (required time - arrival time)
  Source:                 Counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 0.952ns (20.128%)  route 3.778ns (79.872%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.620     5.141    clk_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  Counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  Counter_reg[2]/Q
                         net (fo=2, routed)           1.304     6.902    Counter_reg_n_0_[2]
    SLICE_X58Y28         LUT4 (Prop_lut4_I0_O)        0.124     7.026 f  Counter[0]_i_7/O
                         net (fo=1, routed)           0.162     7.187    Counter[0]_i_7_n_0
    SLICE_X58Y28         LUT5 (Prop_lut5_I4_O)        0.124     7.311 f  Counter[0]_i_3/O
                         net (fo=2, routed)           0.949     8.260    Counter[0]_i_3_n_0
    SLICE_X61Y26         LUT5 (Prop_lut5_I2_O)        0.124     8.384 r  state[4]_i_6/O
                         net (fo=4, routed)           0.480     8.865    state[4]_i_6_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I0_O)        0.124     8.989 r  second[3]_i_1/O
                         net (fo=39, routed)          0.882     9.871    second[3]_i_1_n_0
    SLICE_X59Y23         FDRE                                         r  Counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.503    14.844    clk_IBUF_BUFG
    SLICE_X59Y23         FDRE                                         r  Counter_reg[5]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X59Y23         FDRE (Setup_fdre_C_R)       -0.429    14.654    Counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -9.871    
  -------------------------------------------------------------------
                         slack                                  4.783    

Slack (MET) :             4.783ns  (required time - arrival time)
  Source:                 Counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 0.952ns (20.128%)  route 3.778ns (79.872%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.620     5.141    clk_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  Counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  Counter_reg[2]/Q
                         net (fo=2, routed)           1.304     6.902    Counter_reg_n_0_[2]
    SLICE_X58Y28         LUT4 (Prop_lut4_I0_O)        0.124     7.026 f  Counter[0]_i_7/O
                         net (fo=1, routed)           0.162     7.187    Counter[0]_i_7_n_0
    SLICE_X58Y28         LUT5 (Prop_lut5_I4_O)        0.124     7.311 f  Counter[0]_i_3/O
                         net (fo=2, routed)           0.949     8.260    Counter[0]_i_3_n_0
    SLICE_X61Y26         LUT5 (Prop_lut5_I2_O)        0.124     8.384 r  state[4]_i_6/O
                         net (fo=4, routed)           0.480     8.865    state[4]_i_6_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I0_O)        0.124     8.989 r  second[3]_i_1/O
                         net (fo=39, routed)          0.882     9.871    second[3]_i_1_n_0
    SLICE_X59Y23         FDRE                                         r  Counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.503    14.844    clk_IBUF_BUFG
    SLICE_X59Y23         FDRE                                         r  Counter_reg[6]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X59Y23         FDRE (Setup_fdre_C_R)       -0.429    14.654    Counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -9.871    
  -------------------------------------------------------------------
                         slack                                  4.783    

Slack (MET) :             4.783ns  (required time - arrival time)
  Source:                 Counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 0.952ns (20.128%)  route 3.778ns (79.872%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.620     5.141    clk_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  Counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  Counter_reg[2]/Q
                         net (fo=2, routed)           1.304     6.902    Counter_reg_n_0_[2]
    SLICE_X58Y28         LUT4 (Prop_lut4_I0_O)        0.124     7.026 f  Counter[0]_i_7/O
                         net (fo=1, routed)           0.162     7.187    Counter[0]_i_7_n_0
    SLICE_X58Y28         LUT5 (Prop_lut5_I4_O)        0.124     7.311 f  Counter[0]_i_3/O
                         net (fo=2, routed)           0.949     8.260    Counter[0]_i_3_n_0
    SLICE_X61Y26         LUT5 (Prop_lut5_I2_O)        0.124     8.384 r  state[4]_i_6/O
                         net (fo=4, routed)           0.480     8.865    state[4]_i_6_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I0_O)        0.124     8.989 r  second[3]_i_1/O
                         net (fo=39, routed)          0.882     9.871    second[3]_i_1_n_0
    SLICE_X59Y23         FDRE                                         r  Counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.503    14.844    clk_IBUF_BUFG
    SLICE_X59Y23         FDRE                                         r  Counter_reg[7]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X59Y23         FDRE (Setup_fdre_C_R)       -0.429    14.654    Counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -9.871    
  -------------------------------------------------------------------
                         slack                                  4.783    

Slack (MET) :             4.783ns  (required time - arrival time)
  Source:                 Counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 0.952ns (20.128%)  route 3.778ns (79.872%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.620     5.141    clk_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  Counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  Counter_reg[2]/Q
                         net (fo=2, routed)           1.304     6.902    Counter_reg_n_0_[2]
    SLICE_X58Y28         LUT4 (Prop_lut4_I0_O)        0.124     7.026 f  Counter[0]_i_7/O
                         net (fo=1, routed)           0.162     7.187    Counter[0]_i_7_n_0
    SLICE_X58Y28         LUT5 (Prop_lut5_I4_O)        0.124     7.311 f  Counter[0]_i_3/O
                         net (fo=2, routed)           0.949     8.260    Counter[0]_i_3_n_0
    SLICE_X61Y26         LUT5 (Prop_lut5_I2_O)        0.124     8.384 r  state[4]_i_6/O
                         net (fo=4, routed)           0.480     8.865    state[4]_i_6_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I0_O)        0.124     8.989 r  second[3]_i_1/O
                         net (fo=39, routed)          0.882     9.871    second[3]_i_1_n_0
    SLICE_X59Y23         FDRE                                         r  Counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.503    14.844    clk_IBUF_BUFG
    SLICE_X59Y23         FDRE                                         r  Counter_reg[8]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X59Y23         FDRE (Setup_fdre_C_R)       -0.429    14.654    Counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -9.871    
  -------------------------------------------------------------------
                         slack                                  4.783    

Slack (MET) :             4.789ns  (required time - arrival time)
  Source:                 cb/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cb/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.727ns  (logic 0.952ns (20.139%)  route 3.775ns (79.861%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.617     5.138    cb/clk_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  cb/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  cb/counter_reg[13]/Q
                         net (fo=2, routed)           1.382     6.976    cb/sel0[13]
    SLICE_X60Y23         LUT4 (Prop_lut4_I0_O)        0.124     7.100 f  cb/state[15]_i_7/O
                         net (fo=1, routed)           0.656     7.756    cb/state[15]_i_7_n_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I2_O)        0.124     7.880 f  cb/state[15]_i_3/O
                         net (fo=3, routed)           0.601     8.481    cb/state[15]_i_3_n_0
    SLICE_X60Y22         LUT2 (Prop_lut2_I1_O)        0.124     8.605 r  cb/counter[24]_i_3/O
                         net (fo=1, routed)           0.425     9.030    cb/counter[24]_i_3_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.154 r  cb/counter[24]_i_1/O
                         net (fo=24, routed)          0.712     9.865    cb/counter[24]_i_1_n_0
    SLICE_X58Y27         FDRE                                         r  cb/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.504    14.845    cb/clk_IBUF_BUFG
    SLICE_X58Y27         FDRE                                         r  cb/counter_reg[21]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X58Y27         FDRE (Setup_fdre_C_R)       -0.429    14.655    cb/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -9.865    
  -------------------------------------------------------------------
                         slack                                  4.789    

Slack (MET) :             4.789ns  (required time - arrival time)
  Source:                 cb/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cb/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.727ns  (logic 0.952ns (20.139%)  route 3.775ns (79.861%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.617     5.138    cb/clk_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  cb/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  cb/counter_reg[13]/Q
                         net (fo=2, routed)           1.382     6.976    cb/sel0[13]
    SLICE_X60Y23         LUT4 (Prop_lut4_I0_O)        0.124     7.100 f  cb/state[15]_i_7/O
                         net (fo=1, routed)           0.656     7.756    cb/state[15]_i_7_n_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I2_O)        0.124     7.880 f  cb/state[15]_i_3/O
                         net (fo=3, routed)           0.601     8.481    cb/state[15]_i_3_n_0
    SLICE_X60Y22         LUT2 (Prop_lut2_I1_O)        0.124     8.605 r  cb/counter[24]_i_3/O
                         net (fo=1, routed)           0.425     9.030    cb/counter[24]_i_3_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.154 r  cb/counter[24]_i_1/O
                         net (fo=24, routed)          0.712     9.865    cb/counter[24]_i_1_n_0
    SLICE_X58Y27         FDRE                                         r  cb/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.504    14.845    cb/clk_IBUF_BUFG
    SLICE_X58Y27         FDRE                                         r  cb/counter_reg[22]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X58Y27         FDRE (Setup_fdre_C_R)       -0.429    14.655    cb/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -9.865    
  -------------------------------------------------------------------
                         slack                                  4.789    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 cb/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cb/LED_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.900%)  route 0.121ns (46.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.585     1.468    cb/clk_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  cb/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  cb/state_reg[4]/Q
                         net (fo=9, routed)           0.121     1.730    cb/state_reg[4]
    SLICE_X59Y21         FDRE                                         r  cb/LED_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.852     1.979    cb/clk_IBUF_BUFG
    SLICE_X59Y21         FDRE                                         r  cb/LED_reg[4]/C
                         clock pessimism             -0.498     1.481    
    SLICE_X59Y21         FDRE (Hold_fdre_C_D)         0.070     1.551    cb/LED_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 cb/LED_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.189ns (55.127%)  route 0.154ns (44.873%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.584     1.467    cb/clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  cb/LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  cb/LED_reg[2]/Q
                         net (fo=1, routed)           0.154     1.762    cb/LED_reg_n_0_[2]
    SLICE_X62Y21         LUT4 (Prop_lut4_I2_O)        0.048     1.810 r  cb/LED[2]_i_1/O
                         net (fo=1, routed)           0.000     1.810    cb_n_14
    SLICE_X62Y21         FDRE                                         r  LED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.854     1.981    clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  LED_reg[2]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X62Y21         FDRE (Hold_fdre_C_D)         0.107     1.610    LED_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 cb/LED_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.685%)  route 0.141ns (40.315%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.586     1.469    cb/clk_IBUF_BUFG
    SLICE_X60Y19         FDRE                                         r  cb/LED_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  cb/LED_reg[5]/Q
                         net (fo=1, routed)           0.141     1.774    cb/LED_reg_n_0_[5]
    SLICE_X60Y18         LUT2 (Prop_lut2_I1_O)        0.045     1.819 r  cb/LED[5]_i_1/O
                         net (fo=1, routed)           0.000     1.819    cb_n_11
    SLICE_X60Y18         FDRE                                         r  LED_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.855     1.982    clk_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  LED_reg[5]/C
                         clock pessimism             -0.498     1.484    
    SLICE_X60Y18         FDRE (Hold_fdre_C_D)         0.120     1.604    LED_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 cb/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cb/LED_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.275%)  route 0.157ns (52.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.585     1.468    cb/clk_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  cb/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  cb/state_reg[3]/Q
                         net (fo=9, routed)           0.157     1.766    cb/state_reg[3]
    SLICE_X61Y21         FDRE                                         r  cb/LED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.852     1.979    cb/clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  cb/LED_reg[3]/C
                         clock pessimism             -0.498     1.481    
    SLICE_X61Y21         FDRE (Hold_fdre_C_D)         0.070     1.551    cb/LED_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 cb/LED_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.377%)  route 0.138ns (42.623%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.585     1.468    cb/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  cb/LED_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  cb/LED_reg[10]/Q
                         net (fo=1, routed)           0.138     1.747    cb/LED_reg_n_0_[10]
    SLICE_X63Y22         LUT2 (Prop_lut2_I1_O)        0.045     1.792 r  cb/LED[10]_i_1/O
                         net (fo=1, routed)           0.000     1.792    cb_n_6
    SLICE_X63Y22         FDRE                                         r  LED_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.853     1.980    clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  LED_reg[10]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.091     1.572    LED_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 cb/state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cb/LED_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.077%)  route 0.165ns (53.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.585     1.468    cb/clk_IBUF_BUFG
    SLICE_X59Y20         FDRE                                         r  cb/state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  cb/state_reg[15]/Q
                         net (fo=11, routed)          0.165     1.774    cb/state_reg[15]
    SLICE_X61Y21         FDRE                                         r  cb/LED_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.852     1.979    cb/clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  cb/LED_reg[15]/C
                         clock pessimism             -0.498     1.481    
    SLICE_X61Y21         FDRE (Hold_fdre_C_D)         0.070     1.551    cb/LED_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 stage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.371%)  route 0.176ns (48.629%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.583     1.466    clk_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  stage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  stage_reg[1]/Q
                         net (fo=5, routed)           0.176     1.783    stage_reg_n_0_[1]
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.045     1.828 r  state[4]_i_2/O
                         net (fo=1, routed)           0.000     1.828    state[4]_i_2_n_0
    SLICE_X61Y23         FDRE                                         r  state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.849     1.976    clk_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  state_reg[4]/C
                         clock pessimism             -0.478     1.498    
    SLICE_X61Y23         FDRE (Hold_fdre_C_D)         0.092     1.590    state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 cb/LED_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.201%)  route 0.138ns (39.799%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.582     1.465    cb/clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  cb/LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  cb/LED_reg[0]/Q
                         net (fo=1, routed)           0.138     1.767    cb/LED_reg_n_0_[0]
    SLICE_X61Y24         LUT6 (Prop_lut6_I0_O)        0.045     1.812 r  cb/LED[0]_i_1/O
                         net (fo=1, routed)           0.000     1.812    cb_n_16
    SLICE_X61Y24         FDRE                                         r  LED_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.848     1.975    clk_IBUF_BUFG
    SLICE_X61Y24         FDRE                                         r  LED_reg[0]/C
                         clock pessimism             -0.498     1.477    
    SLICE_X61Y24         FDRE (Hold_fdre_C_D)         0.091     1.568    LED_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 cb/LED_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.184ns (47.129%)  route 0.206ns (52.871%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.584     1.467    cb/clk_IBUF_BUFG
    SLICE_X59Y21         FDRE                                         r  cb/LED_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  cb/LED_reg[4]/Q
                         net (fo=1, routed)           0.206     1.815    cb/LED_reg_n_0_[4]
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.043     1.858 r  cb/LED[4]_i_1/O
                         net (fo=1, routed)           0.000     1.858    cb_n_12
    SLICE_X60Y20         FDRE                                         r  LED_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.853     1.980    clk_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  LED_reg[4]/C
                         clock pessimism             -0.498     1.482    
    SLICE_X60Y20         FDRE (Hold_fdre_C_D)         0.131     1.613    LED_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 cb/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cb/LED_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.164ns (51.985%)  route 0.151ns (48.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.584     1.467    cb/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  cb/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  cb/state_reg[0]/Q
                         net (fo=11, routed)          0.151     1.783    cb/state_reg[0]
    SLICE_X60Y23         FDRE                                         r  cb/LED_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.849     1.976    cb/clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  cb/LED_reg[0]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X60Y23         FDRE (Hold_fdre_C_D)         0.059     1.537    cb/LED_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y26   Counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y24   Counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y24   Counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y24   Counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y25   Counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y25   Counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y25   Counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y25   Counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y26   Counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y26   Counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y26   Counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y24   Counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y24   Counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y24   Counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y24   Counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y24   Counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y24   Counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y25   Counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y25   Counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y26   Counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y26   Counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y24   Counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y24   Counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y24   Counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y24   Counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y24   Counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y24   Counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y25   Counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y25   Counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.076ns  (logic 4.156ns (68.413%)  route 1.919ns (31.587%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         LDCE                         0.000     0.000 r  seg_reg[6]/G
    SLICE_X64Y22         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  seg_reg[6]/Q
                         net (fo=1, routed)           1.919     2.544    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     6.076 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.076    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.857ns  (logic 4.145ns (70.767%)  route 1.712ns (29.233%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         LDCE                         0.000     0.000 r  seg_reg[4]/G
    SLICE_X64Y22         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  seg_reg[4]/Q
                         net (fo=1, routed)           1.712     2.337    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     5.857 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.857    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.843ns  (logic 4.129ns (70.672%)  route 1.714ns (29.328%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         LDCE                         0.000     0.000 r  seg_reg[5]/G
    SLICE_X64Y22         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  seg_reg[5]/Q
                         net (fo=1, routed)           1.714     2.339    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     5.843 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.843    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.809ns  (logic 4.136ns (71.198%)  route 1.673ns (28.802%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         LDCE                         0.000     0.000 r  seg_reg[0]/G
    SLICE_X64Y23         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  seg_reg[0]/Q
                         net (fo=1, routed)           1.673     2.298    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     5.809 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.809    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.772ns  (logic 4.095ns (70.943%)  route 1.677ns (29.057%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         LDCE                         0.000     0.000 r  seg_reg[3]/G
    SLICE_X65Y22         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  seg_reg[3]/Q
                         net (fo=1, routed)           1.677     2.236    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     5.772 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.772    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.765ns  (logic 4.088ns (70.911%)  route 1.677ns (29.089%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         LDCE                         0.000     0.000 r  seg_reg[1]/G
    SLICE_X65Y24         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  seg_reg[1]/Q
                         net (fo=1, routed)           1.677     2.236    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     5.765 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.765    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.764ns  (logic 4.094ns (71.028%)  route 1.670ns (28.972%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         LDCE                         0.000     0.000 r  seg_reg[2]/G
    SLICE_X65Y24         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  seg_reg[2]/Q
                         net (fo=1, routed)           1.670     2.229    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     5.764 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.764    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.716ns  (logic 1.388ns (80.885%)  route 0.328ns (19.115%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         LDCE                         0.000     0.000 r  seg_reg[1]/G
    SLICE_X65Y24         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  seg_reg[1]/Q
                         net (fo=1, routed)           0.328     0.486    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     1.716 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.716    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.718ns  (logic 1.390ns (80.904%)  route 0.328ns (19.096%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         LDCE                         0.000     0.000 r  seg_reg[0]/G
    SLICE_X64Y23         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  seg_reg[0]/Q
                         net (fo=1, routed)           0.328     0.506    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     1.718 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.718    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.722ns  (logic 1.394ns (80.955%)  route 0.328ns (19.045%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         LDCE                         0.000     0.000 r  seg_reg[3]/G
    SLICE_X65Y22         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  seg_reg[3]/Q
                         net (fo=1, routed)           0.328     0.486    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     1.722 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.722    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.735ns  (logic 1.394ns (80.346%)  route 0.341ns (19.654%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         LDCE                         0.000     0.000 r  seg_reg[2]/G
    SLICE_X65Y24         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  seg_reg[2]/Q
                         net (fo=1, routed)           0.341     0.499    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     1.735 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.735    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.740ns  (logic 1.384ns (79.506%)  route 0.357ns (20.494%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         LDCE                         0.000     0.000 r  seg_reg[5]/G
    SLICE_X64Y22         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  seg_reg[5]/Q
                         net (fo=1, routed)           0.357     0.535    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     1.740 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.740    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.753ns  (logic 1.399ns (79.797%)  route 0.354ns (20.203%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         LDCE                         0.000     0.000 r  seg_reg[4]/G
    SLICE_X64Y22         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  seg_reg[4]/Q
                         net (fo=1, routed)           0.354     0.532    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     1.753 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.753    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.851ns  (logic 1.410ns (76.175%)  route 0.441ns (23.825%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         LDCE                         0.000     0.000 r  seg_reg[6]/G
    SLICE_X64Y22         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  seg_reg[6]/Q
                         net (fo=1, routed)           0.441     0.619    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     1.851 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.851    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LED_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.096ns  (logic 4.032ns (49.811%)  route 4.063ns (50.189%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.626     5.147    clk_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  LED_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  LED_reg[5]/Q
                         net (fo=1, routed)           4.063     9.728    LED_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    13.243 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.243    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.087ns  (logic 4.155ns (51.382%)  route 3.932ns (48.618%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.626     5.147    clk_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  LED_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.478     5.625 r  LED_reg[6]/Q
                         net (fo=1, routed)           3.932     9.557    LED_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.677    13.234 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.234    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.093ns  (logic 3.986ns (49.247%)  route 4.108ns (50.753%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.618     5.139    clk_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  LED_reg[1]/Q
                         net (fo=1, routed)           4.108     9.703    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    13.233 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.233    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.040ns  (logic 3.957ns (49.212%)  route 4.083ns (50.788%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.624     5.145    clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  LED_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  LED_reg[7]/Q
                         net (fo=1, routed)           4.083     9.685    LED_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    13.185 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.185    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.926ns  (logic 3.961ns (49.972%)  route 3.965ns (50.028%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.617     5.138    clk_IBUF_BUFG
    SLICE_X61Y24         FDRE                                         r  LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  LED_reg[0]/Q
                         net (fo=1, routed)           3.965     9.559    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    13.064 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.064    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.768ns  (logic 4.158ns (53.524%)  route 3.610ns (46.476%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.624     5.145    clk_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  LED_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDRE (Prop_fdre_C_Q)         0.478     5.623 r  LED_reg[4]/Q
                         net (fo=1, routed)           3.610     9.233    LED_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.680    12.913 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.913    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.645ns  (logic 4.112ns (53.789%)  route 3.533ns (46.211%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.620     5.141    clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  LED_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.419     5.560 r  LED_reg[12]/Q
                         net (fo=1, routed)           3.533     9.093    LED_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.693    12.786 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.786    LED[12]
    P3                                                                r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.612ns  (logic 4.027ns (52.906%)  route 3.585ns (47.094%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.624     5.145    clk_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  LED_reg[3]/Q
                         net (fo=1, routed)           3.585     9.248    LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    12.757 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.757    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.598ns  (logic 4.095ns (53.893%)  route 3.503ns (46.107%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.624     5.145    clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.419     5.564 r  LED_reg[2]/Q
                         net (fo=1, routed)           3.503     9.068    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.676    12.744 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.744    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.450ns  (logic 4.095ns (54.967%)  route 3.355ns (45.033%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.624     5.145    clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  LED_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.419     5.564 r  LED_reg[8]/Q
                         net (fo=1, routed)           3.355     8.919    LED_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.676    12.595 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.595    LED[8]
    V13                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LED_BCD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.464ns  (logic 0.186ns (40.105%)  route 0.278ns (59.895%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.582     1.465    clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  LED_BCD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  LED_BCD_reg[2]/Q
                         net (fo=7, routed)           0.179     1.786    LED_BCD_reg_n_0_[2]
    SLICE_X63Y24         LUT6 (Prop_lut6_I3_O)        0.045     1.831 r  seg_reg[0]_i_1/O
                         net (fo=1, routed)           0.098     1.929    seg_reg[0]_i_1_n_0
    SLICE_X64Y23         LDCE                                         r  seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_BCD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.475ns  (logic 0.186ns (39.176%)  route 0.289ns (60.824%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.583     1.466    clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  LED_BCD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  LED_BCD_reg[1]/Q
                         net (fo=7, routed)           0.098     1.705    LED_BCD_reg_n_0_[1]
    SLICE_X63Y26         LUT6 (Prop_lut6_I3_O)        0.045     1.750 r  seg_reg[2]_i_1/O
                         net (fo=1, routed)           0.191     1.941    seg_reg[2]_i_1_n_0
    SLICE_X65Y24         LDCE                                         r  seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_BCD_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.563ns  (logic 0.186ns (33.023%)  route 0.377ns (66.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.583     1.466    clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  LED_BCD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  LED_BCD_reg[0]/Q
                         net (fo=7, routed)           0.231     1.838    LED_BCD_reg_n_0_[0]
    SLICE_X64Y26         LUT6 (Prop_lut6_I4_O)        0.045     1.883 r  seg_reg[1]_i_1/O
                         net (fo=1, routed)           0.146     2.029    seg_reg[1]_i_1_n_0
    SLICE_X65Y24         LDCE                                         r  seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_BCD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.602ns  (logic 0.186ns (30.895%)  route 0.416ns (69.105%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.582     1.465    clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  LED_BCD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  LED_BCD_reg[2]/Q
                         net (fo=7, routed)           0.241     1.847    LED_BCD_reg_n_0_[2]
    SLICE_X64Y24         LUT6 (Prop_lut6_I2_O)        0.045     1.892 r  seg_reg[6]_i_1/O
                         net (fo=1, routed)           0.175     2.067    seg_reg[6]_i_1_n_0
    SLICE_X64Y22         LDCE                                         r  seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_BCD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.634ns  (logic 0.186ns (29.354%)  route 0.448ns (70.646%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.582     1.465    clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  LED_BCD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  LED_BCD_reg[2]/Q
                         net (fo=7, routed)           0.248     1.854    LED_BCD_reg_n_0_[2]
    SLICE_X64Y25         LUT6 (Prop_lut6_I2_O)        0.045     1.899 r  seg_reg[5]_i_1/O
                         net (fo=1, routed)           0.200     2.099    seg_reg[5]_i_1_n_0
    SLICE_X64Y22         LDCE                                         r  seg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.739ns  (logic 0.231ns (31.264%)  route 0.508ns (68.736%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.582     1.465    clk_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  state_reg[4]/Q
                         net (fo=38, routed)          0.267     1.873    state_reg[4]
    SLICE_X64Y24         LUT6 (Prop_lut6_I4_O)        0.045     1.918 r  seg_reg[4]_i_3/O
                         net (fo=2, routed)           0.065     1.983    seg_reg[4]_i_3_n_0
    SLICE_X64Y24         LUT6 (Prop_lut6_I5_O)        0.045     2.028 r  seg_reg[4]_i_1/O
                         net (fo=1, routed)           0.176     2.204    seg_reg[4]_i_1_n_0
    SLICE_X64Y22         LDCE                                         r  seg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.764ns  (logic 0.209ns (27.363%)  route 0.555ns (72.637%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.581     1.464    clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  state_reg[0]/Q
                         net (fo=26, routed)          0.337     1.965    state_reg[0]
    SLICE_X62Y24         LUT6 (Prop_lut6_I2_O)        0.045     2.010 r  seg_reg[3]_i_1/O
                         net (fo=1, routed)           0.218     2.228    seg_reg[3]_i_1_n_0
    SLICE_X65Y22         LDCE                                         r  seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 placement_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            placement[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.685ns  (logic 1.352ns (80.276%)  route 0.332ns (19.724%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.582     1.465    clk_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  placement_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  placement_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.332     1.938    placement_reg[3]_lopt_replica_1
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.150 r  placement_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.150    placement[3]
    W4                                                                r  placement[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 placement_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            placement[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.712ns  (logic 1.388ns (81.063%)  route 0.324ns (18.937%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.583     1.466    clk_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  placement_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  placement_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.324     1.954    placement_reg[2]_lopt_replica_1
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.178 r  placement_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.178    placement[2]
    V4                                                                r  placement[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 placement_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            placement[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.726ns  (logic 1.368ns (79.276%)  route 0.358ns (20.724%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.583     1.466    clk_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  placement_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  placement_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.358     1.988    placement_reg[0]_lopt_replica_1
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.192 r  placement_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.192    placement[0]
    U2                                                                r  placement[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 drain
                            (input port)
  Destination:            state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.567ns  (logic 1.824ns (27.781%)  route 4.743ns (72.219%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT5=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  drain (IN)
                         net (fo=0)                   0.000     0.000    drain
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  drain_IBUF_inst/O
                         net (fo=4, routed)           3.518     4.970    drain_IBUF
    SLICE_X61Y23         LUT4 (Prop_lut4_I3_O)        0.124     5.094 r  state[4]_i_7/O
                         net (fo=1, routed)           0.263     5.357    state[4]_i_7_n_0
    SLICE_X61Y23         LUT4 (Prop_lut4_I0_O)        0.124     5.481 r  state[4]_i_3/O
                         net (fo=1, routed)           0.571     6.052    state[4]_i_3_n_0
    SLICE_X61Y24         LUT5 (Prop_lut5_I0_O)        0.124     6.176 r  state[4]_i_1/O
                         net (fo=5, routed)           0.391     6.567    state[4]_i_1_n_0
    SLICE_X60Y24         FDRE                                         r  state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.501     4.842    clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  state_reg[0]/C

Slack:                    inf
  Source:                 drain
                            (input port)
  Destination:            state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.518ns  (logic 1.824ns (27.991%)  route 4.693ns (72.009%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT5=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  drain (IN)
                         net (fo=0)                   0.000     0.000    drain
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  drain_IBUF_inst/O
                         net (fo=4, routed)           3.518     4.970    drain_IBUF
    SLICE_X61Y23         LUT4 (Prop_lut4_I3_O)        0.124     5.094 r  state[4]_i_7/O
                         net (fo=1, routed)           0.263     5.357    state[4]_i_7_n_0
    SLICE_X61Y23         LUT4 (Prop_lut4_I0_O)        0.124     5.481 r  state[4]_i_3/O
                         net (fo=1, routed)           0.571     6.052    state[4]_i_3_n_0
    SLICE_X61Y24         LUT5 (Prop_lut5_I0_O)        0.124     6.176 r  state[4]_i_1/O
                         net (fo=5, routed)           0.342     6.518    state[4]_i_1_n_0
    SLICE_X61Y23         FDRE                                         r  state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.503     4.844    clk_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  state_reg[1]/C

Slack:                    inf
  Source:                 drain
                            (input port)
  Destination:            state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.518ns  (logic 1.824ns (27.991%)  route 4.693ns (72.009%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT5=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  drain (IN)
                         net (fo=0)                   0.000     0.000    drain
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  drain_IBUF_inst/O
                         net (fo=4, routed)           3.518     4.970    drain_IBUF
    SLICE_X61Y23         LUT4 (Prop_lut4_I3_O)        0.124     5.094 r  state[4]_i_7/O
                         net (fo=1, routed)           0.263     5.357    state[4]_i_7_n_0
    SLICE_X61Y23         LUT4 (Prop_lut4_I0_O)        0.124     5.481 r  state[4]_i_3/O
                         net (fo=1, routed)           0.571     6.052    state[4]_i_3_n_0
    SLICE_X61Y24         LUT5 (Prop_lut5_I0_O)        0.124     6.176 r  state[4]_i_1/O
                         net (fo=5, routed)           0.342     6.518    state[4]_i_1_n_0
    SLICE_X61Y23         FDRE                                         r  state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.503     4.844    clk_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  state_reg[2]/C

Slack:                    inf
  Source:                 drain
                            (input port)
  Destination:            state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.518ns  (logic 1.824ns (27.991%)  route 4.693ns (72.009%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT5=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  drain (IN)
                         net (fo=0)                   0.000     0.000    drain
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  drain_IBUF_inst/O
                         net (fo=4, routed)           3.518     4.970    drain_IBUF
    SLICE_X61Y23         LUT4 (Prop_lut4_I3_O)        0.124     5.094 r  state[4]_i_7/O
                         net (fo=1, routed)           0.263     5.357    state[4]_i_7_n_0
    SLICE_X61Y23         LUT4 (Prop_lut4_I0_O)        0.124     5.481 r  state[4]_i_3/O
                         net (fo=1, routed)           0.571     6.052    state[4]_i_3_n_0
    SLICE_X61Y24         LUT5 (Prop_lut5_I0_O)        0.124     6.176 r  state[4]_i_1/O
                         net (fo=5, routed)           0.342     6.518    state[4]_i_1_n_0
    SLICE_X61Y23         FDRE                                         r  state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.503     4.844    clk_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  state_reg[3]/C

Slack:                    inf
  Source:                 drain
                            (input port)
  Destination:            state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.518ns  (logic 1.824ns (27.991%)  route 4.693ns (72.009%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT5=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  drain (IN)
                         net (fo=0)                   0.000     0.000    drain
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  drain_IBUF_inst/O
                         net (fo=4, routed)           3.518     4.970    drain_IBUF
    SLICE_X61Y23         LUT4 (Prop_lut4_I3_O)        0.124     5.094 r  state[4]_i_7/O
                         net (fo=1, routed)           0.263     5.357    state[4]_i_7_n_0
    SLICE_X61Y23         LUT4 (Prop_lut4_I0_O)        0.124     5.481 r  state[4]_i_3/O
                         net (fo=1, routed)           0.571     6.052    state[4]_i_3_n_0
    SLICE_X61Y24         LUT5 (Prop_lut5_I0_O)        0.124     6.176 r  state[4]_i_1/O
                         net (fo=5, routed)           0.342     6.518    state[4]_i_1_n_0
    SLICE_X61Y23         FDRE                                         r  state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.503     4.844    clk_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  state_reg[4]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            stage_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.067ns  (logic 1.578ns (31.139%)  route 3.489ns (68.861%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  start_IBUF_inst/O
                         net (fo=3, routed)           3.489     4.943    start_IBUF
    SLICE_X62Y23         LUT6 (Prop_lut6_I4_O)        0.124     5.067 r  stage[0]_i_1/O
                         net (fo=1, routed)           0.000     5.067    stage[0]_i_1_n_0
    SLICE_X62Y23         FDRE                                         r  stage_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.504     4.845    clk_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  stage_reg[0]/C

Slack:                    inf
  Source:                 drain
                            (input port)
  Destination:            stage_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.935ns  (logic 1.576ns (31.944%)  route 3.359ns (68.056%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  drain (IN)
                         net (fo=0)                   0.000     0.000    drain
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  drain_IBUF_inst/O
                         net (fo=4, routed)           3.359     4.811    drain_IBUF
    SLICE_X62Y23         LUT6 (Prop_lut6_I2_O)        0.124     4.935 r  stage[1]_i_1/O
                         net (fo=1, routed)           0.000     4.935    stage[1]_i_1_n_0
    SLICE_X62Y23         FDRE                                         r  stage_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.504     4.845    clk_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  stage_reg[1]/C

Slack:                    inf
  Source:                 drain
                            (input port)
  Destination:            LED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.808ns  (logic 1.602ns (33.326%)  route 3.206ns (66.674%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  drain (IN)
                         net (fo=0)                   0.000     0.000    drain
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  drain_IBUF_inst/O
                         net (fo=4, routed)           3.206     4.658    cb/drain_IBUF
    SLICE_X62Y21         LUT4 (Prop_lut4_I0_O)        0.150     4.808 r  cb/LED[2]_i_1/O
                         net (fo=1, routed)           0.000     4.808    cb_n_14
    SLICE_X62Y21         FDRE                                         r  LED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.507     4.848    clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  LED_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 drain
                            (input port)
  Destination:            LED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.743ns  (logic 0.263ns (15.067%)  route 1.480ns (84.933%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  drain (IN)
                         net (fo=0)                   0.000     0.000    drain
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  drain_IBUF_inst/O
                         net (fo=4, routed)           1.480     1.701    cb/drain_IBUF
    SLICE_X62Y21         LUT4 (Prop_lut4_I0_O)        0.042     1.743 r  cb/LED[2]_i_1/O
                         net (fo=1, routed)           0.000     1.743    cb_n_14
    SLICE_X62Y21         FDRE                                         r  LED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.854     1.981    clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  LED_reg[2]/C

Slack:                    inf
  Source:                 drain
                            (input port)
  Destination:            stage_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.752ns  (logic 0.266ns (15.158%)  route 1.486ns (84.842%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  drain (IN)
                         net (fo=0)                   0.000     0.000    drain
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  drain_IBUF_inst/O
                         net (fo=4, routed)           1.486     1.707    drain_IBUF
    SLICE_X62Y23         LUT6 (Prop_lut6_I2_O)        0.045     1.752 r  stage[0]_i_1/O
                         net (fo=1, routed)           0.000     1.752    stage[0]_i_1_n_0
    SLICE_X62Y23         FDRE                                         r  stage_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.851     1.978    clk_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  stage_reg[0]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            stage_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.810ns  (logic 0.267ns (14.746%)  route 1.543ns (85.254%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  start_IBUF_inst/O
                         net (fo=3, routed)           1.543     1.765    start_IBUF
    SLICE_X62Y23         LUT6 (Prop_lut6_I4_O)        0.045     1.810 r  stage[1]_i_1/O
                         net (fo=1, routed)           0.000     1.810    stage[1]_i_1_n_0
    SLICE_X62Y23         FDRE                                         r  stage_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.851     1.978    clk_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  stage_reg[1]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.050ns  (logic 0.312ns (15.210%)  route 1.739ns (84.790%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  start_IBUF_inst/O
                         net (fo=3, routed)           1.429     1.651    start_IBUF
    SLICE_X61Y23         LUT4 (Prop_lut4_I1_O)        0.045     1.696 r  state[4]_i_3/O
                         net (fo=1, routed)           0.189     1.885    state[4]_i_3_n_0
    SLICE_X61Y24         LUT5 (Prop_lut5_I0_O)        0.045     1.930 r  state[4]_i_1/O
                         net (fo=5, routed)           0.121     2.050    state[4]_i_1_n_0
    SLICE_X61Y23         FDRE                                         r  state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.849     1.976    clk_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  state_reg[1]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.050ns  (logic 0.312ns (15.210%)  route 1.739ns (84.790%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  start_IBUF_inst/O
                         net (fo=3, routed)           1.429     1.651    start_IBUF
    SLICE_X61Y23         LUT4 (Prop_lut4_I1_O)        0.045     1.696 r  state[4]_i_3/O
                         net (fo=1, routed)           0.189     1.885    state[4]_i_3_n_0
    SLICE_X61Y24         LUT5 (Prop_lut5_I0_O)        0.045     1.930 r  state[4]_i_1/O
                         net (fo=5, routed)           0.121     2.050    state[4]_i_1_n_0
    SLICE_X61Y23         FDRE                                         r  state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.849     1.976    clk_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  state_reg[2]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.050ns  (logic 0.312ns (15.210%)  route 1.739ns (84.790%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  start_IBUF_inst/O
                         net (fo=3, routed)           1.429     1.651    start_IBUF
    SLICE_X61Y23         LUT4 (Prop_lut4_I1_O)        0.045     1.696 r  state[4]_i_3/O
                         net (fo=1, routed)           0.189     1.885    state[4]_i_3_n_0
    SLICE_X61Y24         LUT5 (Prop_lut5_I0_O)        0.045     1.930 r  state[4]_i_1/O
                         net (fo=5, routed)           0.121     2.050    state[4]_i_1_n_0
    SLICE_X61Y23         FDRE                                         r  state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.849     1.976    clk_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  state_reg[3]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.050ns  (logic 0.312ns (15.210%)  route 1.739ns (84.790%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  start_IBUF_inst/O
                         net (fo=3, routed)           1.429     1.651    start_IBUF
    SLICE_X61Y23         LUT4 (Prop_lut4_I1_O)        0.045     1.696 r  state[4]_i_3/O
                         net (fo=1, routed)           0.189     1.885    state[4]_i_3_n_0
    SLICE_X61Y24         LUT5 (Prop_lut5_I0_O)        0.045     1.930 r  state[4]_i_1/O
                         net (fo=5, routed)           0.121     2.050    state[4]_i_1_n_0
    SLICE_X61Y23         FDRE                                         r  state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.849     1.976    clk_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  state_reg[4]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.058ns  (logic 0.312ns (15.155%)  route 1.746ns (84.845%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  start_IBUF_inst/O
                         net (fo=3, routed)           1.429     1.651    start_IBUF
    SLICE_X61Y23         LUT4 (Prop_lut4_I1_O)        0.045     1.696 r  state[4]_i_3/O
                         net (fo=1, routed)           0.189     1.885    state[4]_i_3_n_0
    SLICE_X61Y24         LUT5 (Prop_lut5_I0_O)        0.045     1.930 r  state[4]_i_1/O
                         net (fo=5, routed)           0.128     2.058    state[4]_i_1_n_0
    SLICE_X60Y24         FDRE                                         r  state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.848     1.975    clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  state_reg[0]/C





