module lab3_1
#(parameter w = 4)
(
	input [w-1:0] a, b,
	input sel,
	output reg [w-1:0] res);


always @* begin
	case (sel)
		0: res = a
		1: res = b
		default: res = a
end

endmodule
