#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed May 08 23:29:08 2019
# Process ID: 9104
# Current directory: P:/ENEL373/Lab_A01_group_15
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4508 P:\ENEL373\Lab_A01_group_15\Assignment.xpr
# Log file: P:/ENEL373/Lab_A01_group_15/vivado.log
# Journal file: P:/ENEL373/Lab_A01_group_15\vivado.jou
#-----------------------------------------------------------
start_gui
open_project P:/ENEL373/Lab_A01_group_15/Assignment.xpr
INFO: [Project 1-313] Project file moved from 'P:/ENEL373/labs/Assignment/Lab_A01_group_15' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'P:/ENEL373/Lab_A01_group_15/Week3Lab3Project2.ip_user_files', nor could it be found using path 'P:/ENEL373/labs/Assignment/Lab_A01_group_15/Week3Lab3Project2.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 761.441 ; gain = 175.059
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "P:/ENEL373/Lab_A01_group_15/Assignment.srcs/sources_1/new/Counter.vhd" into library work [P:/ENEL373/Lab_A01_group_15/Assignment.srcs/sources_1/new/Counter.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "-". [P:/ENEL373/Lab_A01_group_15/Assignment.srcs/sources_1/new/Counter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "P:/ENEL373/Lab_A01_group_15/Assignment.srcs/sources_1/imports/Downloads/BCD_to_7SEG.vhd" into library xil_defaultlib [P:/ENEL373/Lab_A01_group_15/Assignment.srcs/sources_1/imports/Downloads/BCD_to_7SEG.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "P:/ENEL373/Lab_A01_group_15/Assignment.srcs/sources_1/imports/Downloads/Steves_clock_divider.vhd" into library xil_defaultlib [P:/ENEL373/Lab_A01_group_15/Assignment.srcs/sources_1/imports/Downloads/Steves_clock_divider.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "P:/ENEL373/Lab_A01_group_15/Assignment.srcs/sources_1/imports/Downloads/four_bit_counter_with_clear.vhd" into library xil_defaultlib [P:/ENEL373/Lab_A01_group_15/Assignment.srcs/sources_1/imports/Downloads/four_bit_counter_with_clear.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "P:/ENEL373/Lab_A01_group_15/Assignment.srcs/sources_1/imports/new/mux_dual_4_to_1.vhd" into library xil_defaultlib [P:/ENEL373/Lab_A01_group_15/Assignment.srcs/sources_1/imports/new/mux_dual_4_to_1.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "P:/../../Downloads/two_digit_counter_for_PL2_lab_top_level_part_soln.vhd" into library xil_defaultlib [P:/../../Downloads/two_digit_counter_for_PL2_lab_top_level_part_soln.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [P:/../../Downloads/two_digit_counter_for_PL2_lab_top_level_part_soln.vhd:94]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [P:/../../Downloads/two_digit_counter_for_PL2_lab_top_level_part_soln.vhd:97]
CRITICAL WARNING: [HDL 9-806] Syntax error near ".". [P:/../../Downloads/two_digit_counter_for_PL2_lab_top_level_part_soln.vhd:100]
CRITICAL WARNING: [HDL 9-806] Syntax error near ".". [P:/../../Downloads/two_digit_counter_for_PL2_lab_top_level_part_soln.vhd:103]
[Wed May 08 23:29:48 2019] Launched synth_1...
Run output will be captured here: P:/ENEL373/Lab_A01_group_15/Assignment.runs/synth_1/runme.log
remove_files P:/../../Downloads/two_digit_counter_for_PL2_lab_top_level_part_soln.vhd
remove_files {P:/ENEL373/Lab_A01_group_15/Assignment.srcs/sources_1/imports/Downloads/BCD_to_7SEG.vhd P:/ENEL373/Lab_A01_group_15/Assignment.srcs/sources_1/imports/Downloads/four_bit_counter_with_clear.vhd P:/ENEL373/Lab_A01_group_15/Assignment.srcs/sources_1/imports/Downloads/Steves_clock_divider.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
remove_files P:/ENEL373/Lab_A01_group_15/Assignment.srcs/sources_1/imports/new/mux_dual_4_to_1.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
remove_files P:/ENEL373/Lab_A01_group_15/Assignment.srcs/sources_1/new/Counter.vhd
close [ open P:/ENEL373/Lab_A01_group_15/Assignment.srcs/sources_1/new/alu_design.vhd w ]
add_files P:/ENEL373/Lab_A01_group_15/Assignment.srcs/sources_1/new/alu_design.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "P:/ENEL373/Lab_A01_group_15/Assignment.srcs/sources_1/new/alu_design.vhd" into library xil_defaultlib [P:/ENEL373/Lab_A01_group_15/Assignment.srcs/sources_1/new/alu_design.vhd:1]
[Wed May 08 23:36:42 2019] Launched synth_1...
Run output will be captured here: P:/ENEL373/Lab_A01_group_15/Assignment.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-3
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [P:/ENEL373/Lab_A01_group_15/Assignment.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'SW[8]'. [P:/ENEL373/Lab_A01_group_15/Assignment.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/ENEL373/Lab_A01_group_15/Assignment.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[9]'. [P:/ENEL373/Lab_A01_group_15/Assignment.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/ENEL373/Lab_A01_group_15/Assignment.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [P:/ENEL373/Lab_A01_group_15/Assignment.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/ENEL373/Lab_A01_group_15/Assignment.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [P:/ENEL373/Lab_A01_group_15/Assignment.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/ENEL373/Lab_A01_group_15/Assignment.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CA'. [P:/ENEL373/Lab_A01_group_15/Assignment.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/ENEL373/Lab_A01_group_15/Assignment.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CB'. [P:/ENEL373/Lab_A01_group_15/Assignment.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/ENEL373/Lab_A01_group_15/Assignment.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CC'. [P:/ENEL373/Lab_A01_group_15/Assignment.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/ENEL373/Lab_A01_group_15/Assignment.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CD'. [P:/ENEL373/Lab_A01_group_15/Assignment.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/ENEL373/Lab_A01_group_15/Assignment.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CE'. [P:/ENEL373/Lab_A01_group_15/Assignment.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/ENEL373/Lab_A01_group_15/Assignment.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CF'. [P:/ENEL373/Lab_A01_group_15/Assignment.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/ENEL373/Lab_A01_group_15/Assignment.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CG'. [P:/ENEL373/Lab_A01_group_15/Assignment.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/ENEL373/Lab_A01_group_15/Assignment.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DP'. [P:/ENEL373/Lab_A01_group_15/Assignment.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/ENEL373/Lab_A01_group_15/Assignment.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[0]'. [P:/ENEL373/Lab_A01_group_15/Assignment.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/ENEL373/Lab_A01_group_15/Assignment.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[1]'. [P:/ENEL373/Lab_A01_group_15/Assignment.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/ENEL373/Lab_A01_group_15/Assignment.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[2]'. [P:/ENEL373/Lab_A01_group_15/Assignment.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/ENEL373/Lab_A01_group_15/Assignment.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[3]'. [P:/ENEL373/Lab_A01_group_15/Assignment.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/ENEL373/Lab_A01_group_15/Assignment.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[4]'. [P:/ENEL373/Lab_A01_group_15/Assignment.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/ENEL373/Lab_A01_group_15/Assignment.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[5]'. [P:/ENEL373/Lab_A01_group_15/Assignment.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/ENEL373/Lab_A01_group_15/Assignment.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[6]'. [P:/ENEL373/Lab_A01_group_15/Assignment.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/ENEL373/Lab_A01_group_15/Assignment.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[7]'. [P:/ENEL373/Lab_A01_group_15/Assignment.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/ENEL373/Lab_A01_group_15/Assignment.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CPU_RESETN'. [P:/ENEL373/Lab_A01_group_15/Assignment.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/ENEL373/Lab_A01_group_15/Assignment.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [P:/ENEL373/Lab_A01_group_15/Assignment.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1136.316 ; gain = 311.852
