<dec f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.h' l='184' type='llvm::SDValue llvm::HexagonTargetLowering::LowerBlockAddress(llvm::SDValue Op, llvm::SelectionDAG &amp; DAG) const'/>
<def f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='1044' ll='1058' type='llvm::SDValue llvm::HexagonTargetLowering::LowerBlockAddress(llvm::SDValue Op, llvm::SelectionDAG &amp; DAG) const'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='2786' u='c' c='_ZNK4llvm21HexagonTargetLowering14LowerOperationENS_7SDValueERNS_12SelectionDAGE'/>
<doc f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='1043'>// Specifies that for loads and stores VT can be promoted to PromotedLdStVT.</doc>
