
FreeRTOS_BTL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003efc  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f0  0800400c  0800400c  0001400c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080040fc  080040fc  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  080040fc  080040fc  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  080040fc  080040fc  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080040fc  080040fc  000140fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004100  08004100  00014100  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08004104  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000049ec  20000010  08004114  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200049fc  08004114  000249fc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020039  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000751a  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001fe5  00000000  00000000  00027596  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000009a0  00000000  00000000  00029580  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000727  00000000  00000000  00029f20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000137a5  00000000  00000000  0002a647  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00009952  00000000  00000000  0003ddec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00068973  00000000  00000000  0004773e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002654  00000000  00000000  000b00b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  000b2708  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000010 	.word	0x20000010
 800012c:	00000000 	.word	0x00000000
 8000130:	08003ff4 	.word	0x08003ff4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000014 	.word	0x20000014
 800014c:	08003ff4 	.word	0x08003ff4

08000150 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000150:	b480      	push	{r7}
 8000152:	b085      	sub	sp, #20
 8000154:	af00      	add	r7, sp, #0
 8000156:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000158:	687b      	ldr	r3, [r7, #4]
 800015a:	f003 0307 	and.w	r3, r3, #7
 800015e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000160:	4b0c      	ldr	r3, [pc, #48]	; (8000194 <__NVIC_SetPriorityGrouping+0x44>)
 8000162:	68db      	ldr	r3, [r3, #12]
 8000164:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000166:	68ba      	ldr	r2, [r7, #8]
 8000168:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800016c:	4013      	ands	r3, r2
 800016e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000170:	68fb      	ldr	r3, [r7, #12]
 8000172:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000174:	68bb      	ldr	r3, [r7, #8]
 8000176:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000178:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800017c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000180:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000182:	4a04      	ldr	r2, [pc, #16]	; (8000194 <__NVIC_SetPriorityGrouping+0x44>)
 8000184:	68bb      	ldr	r3, [r7, #8]
 8000186:	60d3      	str	r3, [r2, #12]
}
 8000188:	bf00      	nop
 800018a:	3714      	adds	r7, #20
 800018c:	46bd      	mov	sp, r7
 800018e:	bc80      	pop	{r7}
 8000190:	4770      	bx	lr
 8000192:	bf00      	nop
 8000194:	e000ed00 	.word	0xe000ed00

08000198 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000198:	b480      	push	{r7}
 800019a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__NVIC_GetPriorityGrouping+0x18>)
 800019e:	68db      	ldr	r3, [r3, #12]
 80001a0:	0a1b      	lsrs	r3, r3, #8
 80001a2:	f003 0307 	and.w	r3, r3, #7
}
 80001a6:	4618      	mov	r0, r3
 80001a8:	46bd      	mov	sp, r7
 80001aa:	bc80      	pop	{r7}
 80001ac:	4770      	bx	lr
 80001ae:	bf00      	nop
 80001b0:	e000ed00 	.word	0xe000ed00

080001b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80001b4:	b480      	push	{r7}
 80001b6:	b083      	sub	sp, #12
 80001b8:	af00      	add	r7, sp, #0
 80001ba:	4603      	mov	r3, r0
 80001bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80001be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001c2:	2b00      	cmp	r3, #0
 80001c4:	db0b      	blt.n	80001de <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80001c6:	79fb      	ldrb	r3, [r7, #7]
 80001c8:	f003 021f 	and.w	r2, r3, #31
 80001cc:	4906      	ldr	r1, [pc, #24]	; (80001e8 <__NVIC_EnableIRQ+0x34>)
 80001ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001d2:	095b      	lsrs	r3, r3, #5
 80001d4:	2001      	movs	r0, #1
 80001d6:	fa00 f202 	lsl.w	r2, r0, r2
 80001da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80001de:	bf00      	nop
 80001e0:	370c      	adds	r7, #12
 80001e2:	46bd      	mov	sp, r7
 80001e4:	bc80      	pop	{r7}
 80001e6:	4770      	bx	lr
 80001e8:	e000e100 	.word	0xe000e100

080001ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80001ec:	b480      	push	{r7}
 80001ee:	b083      	sub	sp, #12
 80001f0:	af00      	add	r7, sp, #0
 80001f2:	4603      	mov	r3, r0
 80001f4:	6039      	str	r1, [r7, #0]
 80001f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80001f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001fc:	2b00      	cmp	r3, #0
 80001fe:	db0a      	blt.n	8000216 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000200:	683b      	ldr	r3, [r7, #0]
 8000202:	b2da      	uxtb	r2, r3
 8000204:	490c      	ldr	r1, [pc, #48]	; (8000238 <__NVIC_SetPriority+0x4c>)
 8000206:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800020a:	0112      	lsls	r2, r2, #4
 800020c:	b2d2      	uxtb	r2, r2
 800020e:	440b      	add	r3, r1
 8000210:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000214:	e00a      	b.n	800022c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000216:	683b      	ldr	r3, [r7, #0]
 8000218:	b2da      	uxtb	r2, r3
 800021a:	4908      	ldr	r1, [pc, #32]	; (800023c <__NVIC_SetPriority+0x50>)
 800021c:	79fb      	ldrb	r3, [r7, #7]
 800021e:	f003 030f 	and.w	r3, r3, #15
 8000222:	3b04      	subs	r3, #4
 8000224:	0112      	lsls	r2, r2, #4
 8000226:	b2d2      	uxtb	r2, r2
 8000228:	440b      	add	r3, r1
 800022a:	761a      	strb	r2, [r3, #24]
}
 800022c:	bf00      	nop
 800022e:	370c      	adds	r7, #12
 8000230:	46bd      	mov	sp, r7
 8000232:	bc80      	pop	{r7}
 8000234:	4770      	bx	lr
 8000236:	bf00      	nop
 8000238:	e000e100 	.word	0xe000e100
 800023c:	e000ed00 	.word	0xe000ed00

08000240 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000240:	b480      	push	{r7}
 8000242:	b089      	sub	sp, #36	; 0x24
 8000244:	af00      	add	r7, sp, #0
 8000246:	60f8      	str	r0, [r7, #12]
 8000248:	60b9      	str	r1, [r7, #8]
 800024a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800024c:	68fb      	ldr	r3, [r7, #12]
 800024e:	f003 0307 	and.w	r3, r3, #7
 8000252:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000254:	69fb      	ldr	r3, [r7, #28]
 8000256:	f1c3 0307 	rsb	r3, r3, #7
 800025a:	2b04      	cmp	r3, #4
 800025c:	bf28      	it	cs
 800025e:	2304      	movcs	r3, #4
 8000260:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000262:	69fb      	ldr	r3, [r7, #28]
 8000264:	3304      	adds	r3, #4
 8000266:	2b06      	cmp	r3, #6
 8000268:	d902      	bls.n	8000270 <NVIC_EncodePriority+0x30>
 800026a:	69fb      	ldr	r3, [r7, #28]
 800026c:	3b03      	subs	r3, #3
 800026e:	e000      	b.n	8000272 <NVIC_EncodePriority+0x32>
 8000270:	2300      	movs	r3, #0
 8000272:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000274:	f04f 32ff 	mov.w	r2, #4294967295
 8000278:	69bb      	ldr	r3, [r7, #24]
 800027a:	fa02 f303 	lsl.w	r3, r2, r3
 800027e:	43da      	mvns	r2, r3
 8000280:	68bb      	ldr	r3, [r7, #8]
 8000282:	401a      	ands	r2, r3
 8000284:	697b      	ldr	r3, [r7, #20]
 8000286:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000288:	f04f 31ff 	mov.w	r1, #4294967295
 800028c:	697b      	ldr	r3, [r7, #20]
 800028e:	fa01 f303 	lsl.w	r3, r1, r3
 8000292:	43d9      	mvns	r1, r3
 8000294:	687b      	ldr	r3, [r7, #4]
 8000296:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000298:	4313      	orrs	r3, r2
         );
}
 800029a:	4618      	mov	r0, r3
 800029c:	3724      	adds	r7, #36	; 0x24
 800029e:	46bd      	mov	sp, r7
 80002a0:	bc80      	pop	{r7}
 80002a2:	4770      	bx	lr

080002a4 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 80002a4:	b480      	push	{r7}
 80002a6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <LL_RCC_HSI_Enable+0x18>)
 80002aa:	681b      	ldr	r3, [r3, #0]
 80002ac:	4a03      	ldr	r2, [pc, #12]	; (80002bc <LL_RCC_HSI_Enable+0x18>)
 80002ae:	f043 0301 	orr.w	r3, r3, #1
 80002b2:	6013      	str	r3, [r2, #0]
}
 80002b4:	bf00      	nop
 80002b6:	46bd      	mov	sp, r7
 80002b8:	bc80      	pop	{r7}
 80002ba:	4770      	bx	lr
 80002bc:	40021000 	.word	0x40021000

080002c0 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 80002c0:	b480      	push	{r7}
 80002c2:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 80002c4:	4b06      	ldr	r3, [pc, #24]	; (80002e0 <LL_RCC_HSI_IsReady+0x20>)
 80002c6:	681b      	ldr	r3, [r3, #0]
 80002c8:	f003 0302 	and.w	r3, r3, #2
 80002cc:	2b02      	cmp	r3, #2
 80002ce:	bf0c      	ite	eq
 80002d0:	2301      	moveq	r3, #1
 80002d2:	2300      	movne	r3, #0
 80002d4:	b2db      	uxtb	r3, r3
}
 80002d6:	4618      	mov	r0, r3
 80002d8:	46bd      	mov	sp, r7
 80002da:	bc80      	pop	{r7}
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop
 80002e0:	40021000 	.word	0x40021000

080002e4 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value between Min_Data = 0x00 and Max_Data = 0x1F
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 80002e4:	b480      	push	{r7}
 80002e6:	b083      	sub	sp, #12
 80002e8:	af00      	add	r7, sp, #0
 80002ea:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 80002ec:	4b06      	ldr	r3, [pc, #24]	; (8000308 <LL_RCC_HSI_SetCalibTrimming+0x24>)
 80002ee:	681b      	ldr	r3, [r3, #0]
 80002f0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80002f4:	687b      	ldr	r3, [r7, #4]
 80002f6:	00db      	lsls	r3, r3, #3
 80002f8:	4903      	ldr	r1, [pc, #12]	; (8000308 <LL_RCC_HSI_SetCalibTrimming+0x24>)
 80002fa:	4313      	orrs	r3, r2
 80002fc:	600b      	str	r3, [r1, #0]
}
 80002fe:	bf00      	nop
 8000300:	370c      	adds	r7, #12
 8000302:	46bd      	mov	sp, r7
 8000304:	bc80      	pop	{r7}
 8000306:	4770      	bx	lr
 8000308:	40021000 	.word	0x40021000

0800030c <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 800030c:	b480      	push	{r7}
 800030e:	b083      	sub	sp, #12
 8000310:	af00      	add	r7, sp, #0
 8000312:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8000314:	4b06      	ldr	r3, [pc, #24]	; (8000330 <LL_RCC_SetSysClkSource+0x24>)
 8000316:	685b      	ldr	r3, [r3, #4]
 8000318:	f023 0203 	bic.w	r2, r3, #3
 800031c:	4904      	ldr	r1, [pc, #16]	; (8000330 <LL_RCC_SetSysClkSource+0x24>)
 800031e:	687b      	ldr	r3, [r7, #4]
 8000320:	4313      	orrs	r3, r2
 8000322:	604b      	str	r3, [r1, #4]
}
 8000324:	bf00      	nop
 8000326:	370c      	adds	r7, #12
 8000328:	46bd      	mov	sp, r7
 800032a:	bc80      	pop	{r7}
 800032c:	4770      	bx	lr
 800032e:	bf00      	nop
 8000330:	40021000 	.word	0x40021000

08000334 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8000334:	b480      	push	{r7}
 8000336:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000338:	4b03      	ldr	r3, [pc, #12]	; (8000348 <LL_RCC_GetSysClkSource+0x14>)
 800033a:	685b      	ldr	r3, [r3, #4]
 800033c:	f003 030c 	and.w	r3, r3, #12
}
 8000340:	4618      	mov	r0, r3
 8000342:	46bd      	mov	sp, r7
 8000344:	bc80      	pop	{r7}
 8000346:	4770      	bx	lr
 8000348:	40021000 	.word	0x40021000

0800034c <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 800034c:	b480      	push	{r7}
 800034e:	b083      	sub	sp, #12
 8000350:	af00      	add	r7, sp, #0
 8000352:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8000354:	4b06      	ldr	r3, [pc, #24]	; (8000370 <LL_RCC_SetAHBPrescaler+0x24>)
 8000356:	685b      	ldr	r3, [r3, #4]
 8000358:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800035c:	4904      	ldr	r1, [pc, #16]	; (8000370 <LL_RCC_SetAHBPrescaler+0x24>)
 800035e:	687b      	ldr	r3, [r7, #4]
 8000360:	4313      	orrs	r3, r2
 8000362:	604b      	str	r3, [r1, #4]
}
 8000364:	bf00      	nop
 8000366:	370c      	adds	r7, #12
 8000368:	46bd      	mov	sp, r7
 800036a:	bc80      	pop	{r7}
 800036c:	4770      	bx	lr
 800036e:	bf00      	nop
 8000370:	40021000 	.word	0x40021000

08000374 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8000374:	b480      	push	{r7}
 8000376:	b083      	sub	sp, #12
 8000378:	af00      	add	r7, sp, #0
 800037a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 800037c:	4b06      	ldr	r3, [pc, #24]	; (8000398 <LL_RCC_SetAPB1Prescaler+0x24>)
 800037e:	685b      	ldr	r3, [r3, #4]
 8000380:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8000384:	4904      	ldr	r1, [pc, #16]	; (8000398 <LL_RCC_SetAPB1Prescaler+0x24>)
 8000386:	687b      	ldr	r3, [r7, #4]
 8000388:	4313      	orrs	r3, r2
 800038a:	604b      	str	r3, [r1, #4]
}
 800038c:	bf00      	nop
 800038e:	370c      	adds	r7, #12
 8000390:	46bd      	mov	sp, r7
 8000392:	bc80      	pop	{r7}
 8000394:	4770      	bx	lr
 8000396:	bf00      	nop
 8000398:	40021000 	.word	0x40021000

0800039c <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 800039c:	b480      	push	{r7}
 800039e:	b083      	sub	sp, #12
 80003a0:	af00      	add	r7, sp, #0
 80003a2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80003a4:	4b06      	ldr	r3, [pc, #24]	; (80003c0 <LL_RCC_SetAPB2Prescaler+0x24>)
 80003a6:	685b      	ldr	r3, [r3, #4]
 80003a8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80003ac:	4904      	ldr	r1, [pc, #16]	; (80003c0 <LL_RCC_SetAPB2Prescaler+0x24>)
 80003ae:	687b      	ldr	r3, [r7, #4]
 80003b0:	4313      	orrs	r3, r2
 80003b2:	604b      	str	r3, [r1, #4]
}
 80003b4:	bf00      	nop
 80003b6:	370c      	adds	r7, #12
 80003b8:	46bd      	mov	sp, r7
 80003ba:	bc80      	pop	{r7}
 80003bc:	4770      	bx	lr
 80003be:	bf00      	nop
 80003c0:	40021000 	.word	0x40021000

080003c4 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80003c4:	b480      	push	{r7}
 80003c6:	b085      	sub	sp, #20
 80003c8:	af00      	add	r7, sp, #0
 80003ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 80003cc:	4b08      	ldr	r3, [pc, #32]	; (80003f0 <LL_APB1_GRP1_EnableClock+0x2c>)
 80003ce:	69da      	ldr	r2, [r3, #28]
 80003d0:	4907      	ldr	r1, [pc, #28]	; (80003f0 <LL_APB1_GRP1_EnableClock+0x2c>)
 80003d2:	687b      	ldr	r3, [r7, #4]
 80003d4:	4313      	orrs	r3, r2
 80003d6:	61cb      	str	r3, [r1, #28]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80003d8:	4b05      	ldr	r3, [pc, #20]	; (80003f0 <LL_APB1_GRP1_EnableClock+0x2c>)
 80003da:	69da      	ldr	r2, [r3, #28]
 80003dc:	687b      	ldr	r3, [r7, #4]
 80003de:	4013      	ands	r3, r2
 80003e0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80003e2:	68fb      	ldr	r3, [r7, #12]
}
 80003e4:	bf00      	nop
 80003e6:	3714      	adds	r7, #20
 80003e8:	46bd      	mov	sp, r7
 80003ea:	bc80      	pop	{r7}
 80003ec:	4770      	bx	lr
 80003ee:	bf00      	nop
 80003f0:	40021000 	.word	0x40021000

080003f4 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80003f4:	b480      	push	{r7}
 80003f6:	b085      	sub	sp, #20
 80003f8:	af00      	add	r7, sp, #0
 80003fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80003fc:	4b08      	ldr	r3, [pc, #32]	; (8000420 <LL_APB2_GRP1_EnableClock+0x2c>)
 80003fe:	699a      	ldr	r2, [r3, #24]
 8000400:	4907      	ldr	r1, [pc, #28]	; (8000420 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000402:	687b      	ldr	r3, [r7, #4]
 8000404:	4313      	orrs	r3, r2
 8000406:	618b      	str	r3, [r1, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000408:	4b05      	ldr	r3, [pc, #20]	; (8000420 <LL_APB2_GRP1_EnableClock+0x2c>)
 800040a:	699a      	ldr	r2, [r3, #24]
 800040c:	687b      	ldr	r3, [r7, #4]
 800040e:	4013      	ands	r3, r2
 8000410:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000412:	68fb      	ldr	r3, [r7, #12]
}
 8000414:	bf00      	nop
 8000416:	3714      	adds	r7, #20
 8000418:	46bd      	mov	sp, r7
 800041a:	bc80      	pop	{r7}
 800041c:	4770      	bx	lr
 800041e:	bf00      	nop
 8000420:	40021000 	.word	0x40021000

08000424 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8000424:	b480      	push	{r7}
 8000426:	b083      	sub	sp, #12
 8000428:	af00      	add	r7, sp, #0
 800042a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 800042c:	4b06      	ldr	r3, [pc, #24]	; (8000448 <LL_FLASH_SetLatency+0x24>)
 800042e:	681b      	ldr	r3, [r3, #0]
 8000430:	f023 0207 	bic.w	r2, r3, #7
 8000434:	4904      	ldr	r1, [pc, #16]	; (8000448 <LL_FLASH_SetLatency+0x24>)
 8000436:	687b      	ldr	r3, [r7, #4]
 8000438:	4313      	orrs	r3, r2
 800043a:	600b      	str	r3, [r1, #0]
}
 800043c:	bf00      	nop
 800043e:	370c      	adds	r7, #12
 8000440:	46bd      	mov	sp, r7
 8000442:	bc80      	pop	{r7}
 8000444:	4770      	bx	lr
 8000446:	bf00      	nop
 8000448:	40022000 	.word	0x40022000

0800044c <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 800044c:	b480      	push	{r7}
 800044e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8000450:	4b03      	ldr	r3, [pc, #12]	; (8000460 <LL_FLASH_GetLatency+0x14>)
 8000452:	681b      	ldr	r3, [r3, #0]
 8000454:	f003 0307 	and.w	r3, r3, #7
}
 8000458:	4618      	mov	r0, r3
 800045a:	46bd      	mov	sp, r7
 800045c:	bc80      	pop	{r7}
 800045e:	4770      	bx	lr
 8000460:	40022000 	.word	0x40022000

08000464 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8000464:	b480      	push	{r7}
 8000466:	b083      	sub	sp, #12
 8000468:	af00      	add	r7, sp, #0
 800046a:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 800046c:	687b      	ldr	r3, [r7, #4]
 800046e:	68db      	ldr	r3, [r3, #12]
 8000470:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8000474:	687b      	ldr	r3, [r7, #4]
 8000476:	60da      	str	r2, [r3, #12]
}
 8000478:	bf00      	nop
 800047a:	370c      	adds	r7, #12
 800047c:	46bd      	mov	sp, r7
 800047e:	bc80      	pop	{r7}
 8000480:	4770      	bx	lr

08000482 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8000482:	b480      	push	{r7}
 8000484:	b083      	sub	sp, #12
 8000486:	af00      	add	r7, sp, #0
 8000488:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800048a:	687b      	ldr	r3, [r7, #4]
 800048c:	691b      	ldr	r3, [r3, #16]
 800048e:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8000492:	687b      	ldr	r3, [r7, #4]
 8000494:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8000496:	687b      	ldr	r3, [r7, #4]
 8000498:	695b      	ldr	r3, [r3, #20]
 800049a:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 800049e:	687b      	ldr	r3, [r7, #4]
 80004a0:	615a      	str	r2, [r3, #20]
}
 80004a2:	bf00      	nop
 80004a4:	370c      	adds	r7, #12
 80004a6:	46bd      	mov	sp, r7
 80004a8:	bc80      	pop	{r7}
 80004aa:	4770      	bx	lr

080004ac <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_OUTPUT
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 80004ac:	b490      	push	{r4, r7}
 80004ae:	b088      	sub	sp, #32
 80004b0:	af00      	add	r7, sp, #0
 80004b2:	60f8      	str	r0, [r7, #12]
 80004b4:	60b9      	str	r1, [r7, #8]
 80004b6:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 80004b8:	68fb      	ldr	r3, [r7, #12]
 80004ba:	461a      	mov	r2, r3
 80004bc:	68bb      	ldr	r3, [r7, #8]
 80004be:	0e1b      	lsrs	r3, r3, #24
 80004c0:	4413      	add	r3, r2
 80004c2:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, ((GPIO_CRL_CNF0 | GPIO_CRL_MODE0) << (POSITION_VAL(Pin) * 4U)), (Mode << (POSITION_VAL(Pin) * 4U)));
 80004c4:	6822      	ldr	r2, [r4, #0]
 80004c6:	68bb      	ldr	r3, [r7, #8]
 80004c8:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80004ca:	697b      	ldr	r3, [r7, #20]
 80004cc:	fa93 f3a3 	rbit	r3, r3
 80004d0:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80004d2:	693b      	ldr	r3, [r7, #16]
 80004d4:	fab3 f383 	clz	r3, r3
 80004d8:	b2db      	uxtb	r3, r3
 80004da:	009b      	lsls	r3, r3, #2
 80004dc:	210f      	movs	r1, #15
 80004de:	fa01 f303 	lsl.w	r3, r1, r3
 80004e2:	43db      	mvns	r3, r3
 80004e4:	401a      	ands	r2, r3
 80004e6:	68bb      	ldr	r3, [r7, #8]
 80004e8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80004ea:	69fb      	ldr	r3, [r7, #28]
 80004ec:	fa93 f3a3 	rbit	r3, r3
 80004f0:	61bb      	str	r3, [r7, #24]
  return result;
 80004f2:	69bb      	ldr	r3, [r7, #24]
 80004f4:	fab3 f383 	clz	r3, r3
 80004f8:	b2db      	uxtb	r3, r3
 80004fa:	009b      	lsls	r3, r3, #2
 80004fc:	6879      	ldr	r1, [r7, #4]
 80004fe:	fa01 f303 	lsl.w	r3, r1, r3
 8000502:	4313      	orrs	r3, r2
 8000504:	6023      	str	r3, [r4, #0]
}
 8000506:	bf00      	nop
 8000508:	3720      	adds	r7, #32
 800050a:	46bd      	mov	sp, r7
 800050c:	bc90      	pop	{r4, r7}
 800050e:	4770      	bx	lr

08000510 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_DOWN
  *         @arg @ref LL_GPIO_PULL_UP
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8000510:	b480      	push	{r7}
 8000512:	b087      	sub	sp, #28
 8000514:	af00      	add	r7, sp, #0
 8000516:	60f8      	str	r0, [r7, #12]
 8000518:	60b9      	str	r1, [r7, #8]
 800051a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->ODR, (Pin >> GPIO_PIN_MASK_POS), Pull << (POSITION_VAL(Pin >> GPIO_PIN_MASK_POS)));
 800051c:	68fb      	ldr	r3, [r7, #12]
 800051e:	68da      	ldr	r2, [r3, #12]
 8000520:	68bb      	ldr	r3, [r7, #8]
 8000522:	0a1b      	lsrs	r3, r3, #8
 8000524:	43db      	mvns	r3, r3
 8000526:	401a      	ands	r2, r3
 8000528:	68bb      	ldr	r3, [r7, #8]
 800052a:	0a1b      	lsrs	r3, r3, #8
 800052c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800052e:	697b      	ldr	r3, [r7, #20]
 8000530:	fa93 f3a3 	rbit	r3, r3
 8000534:	613b      	str	r3, [r7, #16]
  return result;
 8000536:	693b      	ldr	r3, [r7, #16]
 8000538:	fab3 f383 	clz	r3, r3
 800053c:	b2db      	uxtb	r3, r3
 800053e:	4619      	mov	r1, r3
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	408b      	lsls	r3, r1
 8000544:	431a      	orrs	r2, r3
 8000546:	68fb      	ldr	r3, [r7, #12]
 8000548:	60da      	str	r2, [r3, #12]
}
 800054a:	bf00      	nop
 800054c:	371c      	adds	r7, #28
 800054e:	46bd      	mov	sp, r7
 8000550:	bc80      	pop	{r7}
 8000552:	4770      	bx	lr

08000554 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000554:	b480      	push	{r7}
 8000556:	b083      	sub	sp, #12
 8000558:	af00      	add	r7, sp, #0
 800055a:	6078      	str	r0, [r7, #4]
 800055c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 800055e:	683b      	ldr	r3, [r7, #0]
 8000560:	0a1b      	lsrs	r3, r3, #8
 8000562:	b29a      	uxth	r2, r3
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	611a      	str	r2, [r3, #16]
}
 8000568:	bf00      	nop
 800056a:	370c      	adds	r7, #12
 800056c:	46bd      	mov	sp, r7
 800056e:	bc80      	pop	{r7}
 8000570:	4770      	bx	lr

08000572 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000572:	b480      	push	{r7}
 8000574:	b083      	sub	sp, #12
 8000576:	af00      	add	r7, sp, #0
 8000578:	6078      	str	r0, [r7, #4]
 800057a:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 800057c:	683b      	ldr	r3, [r7, #0]
 800057e:	0a1b      	lsrs	r3, r3, #8
 8000580:	b29a      	uxth	r2, r3
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	615a      	str	r2, [r3, #20]
}
 8000586:	bf00      	nop
 8000588:	370c      	adds	r7, #12
 800058a:	46bd      	mov	sp, r7
 800058c:	bc80      	pop	{r7}
 800058e:	4770      	bx	lr

08000590 <LL_GPIO_AF_Remap_SWJ_NOJTAG>:
  * @rmtoll MAPR          SWJ_CFG           LL_GPIO_AF_Remap_SWJ_NOJTAG
  * @note  NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_AF_Remap_SWJ_NOJTAG(void)
{
 8000590:	b480      	push	{r7}
 8000592:	af00      	add	r7, sp, #0
  MODIFY_REG(AFIO->MAPR, AFIO_MAPR_SWJ_CFG, AFIO_MAPR_SWJ_CFG_JTAGDISABLE);
 8000594:	4b05      	ldr	r3, [pc, #20]	; (80005ac <LL_GPIO_AF_Remap_SWJ_NOJTAG+0x1c>)
 8000596:	685b      	ldr	r3, [r3, #4]
 8000598:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800059c:	4a03      	ldr	r2, [pc, #12]	; (80005ac <LL_GPIO_AF_Remap_SWJ_NOJTAG+0x1c>)
 800059e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80005a2:	6053      	str	r3, [r2, #4]
}
 80005a4:	bf00      	nop
 80005a6:	46bd      	mov	sp, r7
 80005a8:	bc80      	pop	{r7}
 80005aa:	4770      	bx	lr
 80005ac:	40010000 	.word	0x40010000

080005b0 <LL_GPIO_AF_SetEXTISource>:
  *         @arg @ref LL_GPIO_AF_EXTI_LINE14
  *         @arg @ref LL_GPIO_AF_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_AF_SetEXTISource(uint32_t Port, uint32_t Line)
{
 80005b0:	b480      	push	{r7}
 80005b2:	b085      	sub	sp, #20
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	6078      	str	r0, [r7, #4]
 80005b8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(AFIO->EXTICR[Line & 0xFF], (Line >> 16), Port << POSITION_VAL((Line >> 16)));
 80005ba:	4a13      	ldr	r2, [pc, #76]	; (8000608 <LL_GPIO_AF_SetEXTISource+0x58>)
 80005bc:	683b      	ldr	r3, [r7, #0]
 80005be:	b2db      	uxtb	r3, r3
 80005c0:	3302      	adds	r3, #2
 80005c2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80005c6:	683b      	ldr	r3, [r7, #0]
 80005c8:	0c1b      	lsrs	r3, r3, #16
 80005ca:	43db      	mvns	r3, r3
 80005cc:	ea02 0103 	and.w	r1, r2, r3
 80005d0:	683b      	ldr	r3, [r7, #0]
 80005d2:	0c1b      	lsrs	r3, r3, #16
 80005d4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80005d6:	68fb      	ldr	r3, [r7, #12]
 80005d8:	fa93 f3a3 	rbit	r3, r3
 80005dc:	60bb      	str	r3, [r7, #8]
  return result;
 80005de:	68bb      	ldr	r3, [r7, #8]
 80005e0:	fab3 f383 	clz	r3, r3
 80005e4:	b2db      	uxtb	r3, r3
 80005e6:	461a      	mov	r2, r3
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	fa03 f202 	lsl.w	r2, r3, r2
 80005ee:	4806      	ldr	r0, [pc, #24]	; (8000608 <LL_GPIO_AF_SetEXTISource+0x58>)
 80005f0:	683b      	ldr	r3, [r7, #0]
 80005f2:	b2db      	uxtb	r3, r3
 80005f4:	430a      	orrs	r2, r1
 80005f6:	3302      	adds	r3, #2
 80005f8:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 80005fc:	bf00      	nop
 80005fe:	3714      	adds	r7, #20
 8000600:	46bd      	mov	sp, r7
 8000602:	bc80      	pop	{r7}
 8000604:	4770      	bx	lr
 8000606:	bf00      	nop
 8000608:	40010000 	.word	0x40010000

0800060c <shiftOut>:
volatile uint32_t sysTickCounter = 0;
volatile uint32_t debouncing = 0;

int time;
int t1,t2;
extern void shiftOut(int data) {
 800060c:	b580      	push	{r7, lr}
 800060e:	b084      	sub	sp, #16
 8000610:	af00      	add	r7, sp, #0
 8000612:	6078      	str	r0, [r7, #4]
	for (int i = 0; i < 8; i++) {
 8000614:	2300      	movs	r3, #0
 8000616:	60fb      	str	r3, [r7, #12]
 8000618:	e01f      	b.n	800065a <shiftOut+0x4e>
//		LL_GPIO_WriteOutputPort(GPIOA,GPIO_PIN_6, data << (i & 0x80));
		if ((data << i) & 0x80) {
 800061a:	687a      	ldr	r2, [r7, #4]
 800061c:	68fb      	ldr	r3, [r7, #12]
 800061e:	fa02 f303 	lsl.w	r3, r2, r3
 8000622:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000626:	2b00      	cmp	r3, #0
 8000628:	d005      	beq.n	8000636 <shiftOut+0x2a>
		    LL_GPIO_SetOutputPin(GPIOA, LL_GPIO_PIN_6); // Nếu bit là 1, set GPIO_PIN_6 lên mức cao
 800062a:	f244 0140 	movw	r1, #16448	; 0x4040
 800062e:	480f      	ldr	r0, [pc, #60]	; (800066c <shiftOut+0x60>)
 8000630:	f7ff ff90 	bl	8000554 <LL_GPIO_SetOutputPin>
 8000634:	e004      	b.n	8000640 <shiftOut+0x34>
		} else {
		    LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_6); // Nếu bit là 0, reset GPIO_PIN_6 xuống mức thấp
 8000636:	f244 0140 	movw	r1, #16448	; 0x4040
 800063a:	480c      	ldr	r0, [pc, #48]	; (800066c <shiftOut+0x60>)
 800063c:	f7ff ff99 	bl	8000572 <LL_GPIO_ResetOutputPin>
		}

		LL_GPIO_SetOutputPin(GPIOA, LL_GPIO_PIN_7); // Set pin high
 8000640:	f248 0180 	movw	r1, #32896	; 0x8080
 8000644:	4809      	ldr	r0, [pc, #36]	; (800066c <shiftOut+0x60>)
 8000646:	f7ff ff85 	bl	8000554 <LL_GPIO_SetOutputPin>
		LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_7); // Set pin low
 800064a:	f248 0180 	movw	r1, #32896	; 0x8080
 800064e:	4807      	ldr	r0, [pc, #28]	; (800066c <shiftOut+0x60>)
 8000650:	f7ff ff8f 	bl	8000572 <LL_GPIO_ResetOutputPin>
	for (int i = 0; i < 8; i++) {
 8000654:	68fb      	ldr	r3, [r7, #12]
 8000656:	3301      	adds	r3, #1
 8000658:	60fb      	str	r3, [r7, #12]
 800065a:	68fb      	ldr	r3, [r7, #12]
 800065c:	2b07      	cmp	r3, #7
 800065e:	dddc      	ble.n	800061a <shiftOut+0xe>
	}
}
 8000660:	bf00      	nop
 8000662:	bf00      	nop
 8000664:	3710      	adds	r7, #16
 8000666:	46bd      	mov	sp, r7
 8000668:	bd80      	pop	{r7, pc}
 800066a:	bf00      	nop
 800066c:	40010800 	.word	0x40010800

08000670 <hienthi>:

extern void hienthi(int so1, int so2) {
 8000670:	b5b0      	push	{r4, r5, r7, lr}
 8000672:	b088      	sub	sp, #32
 8000674:	af00      	add	r7, sp, #0
 8000676:	6078      	str	r0, [r7, #4]
 8000678:	6039      	str	r1, [r7, #0]
	unsigned char ma7doan[] = {
 800067a:	4b2c      	ldr	r3, [pc, #176]	; (800072c <hienthi+0xbc>)
 800067c:	f107 040c 	add.w	r4, r7, #12
 8000680:	461d      	mov	r5, r3
 8000682:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000684:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000686:	682b      	ldr	r3, [r5, #0]
 8000688:	7023      	strb	r3, [r4, #0]
			// 0 1 2 3 4 5 6 7 8 9 A b C d E F-
			0xC0,0xF9,0xA4,0xB0,0x99,0x92,0x82,0xF8,0x80,0x90,0x8C,0xBF,0xC6,0xA1,0x86,0xFF,0xbf
	};

	shiftOut(ma7doan[so2 % 10]);
 800068a:	6839      	ldr	r1, [r7, #0]
 800068c:	4b28      	ldr	r3, [pc, #160]	; (8000730 <hienthi+0xc0>)
 800068e:	fb83 2301 	smull	r2, r3, r3, r1
 8000692:	109a      	asrs	r2, r3, #2
 8000694:	17cb      	asrs	r3, r1, #31
 8000696:	1ad2      	subs	r2, r2, r3
 8000698:	4613      	mov	r3, r2
 800069a:	009b      	lsls	r3, r3, #2
 800069c:	4413      	add	r3, r2
 800069e:	005b      	lsls	r3, r3, #1
 80006a0:	1aca      	subs	r2, r1, r3
 80006a2:	f102 0320 	add.w	r3, r2, #32
 80006a6:	443b      	add	r3, r7
 80006a8:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 80006ac:	4618      	mov	r0, r3
 80006ae:	f7ff ffad 	bl	800060c <shiftOut>
	shiftOut(ma7doan[so2 / 10]);
 80006b2:	683b      	ldr	r3, [r7, #0]
 80006b4:	4a1e      	ldr	r2, [pc, #120]	; (8000730 <hienthi+0xc0>)
 80006b6:	fb82 1203 	smull	r1, r2, r2, r3
 80006ba:	1092      	asrs	r2, r2, #2
 80006bc:	17db      	asrs	r3, r3, #31
 80006be:	1ad3      	subs	r3, r2, r3
 80006c0:	3320      	adds	r3, #32
 80006c2:	443b      	add	r3, r7
 80006c4:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 80006c8:	4618      	mov	r0, r3
 80006ca:	f7ff ff9f 	bl	800060c <shiftOut>
	shiftOut(ma7doan[so1 % 10]);
 80006ce:	6879      	ldr	r1, [r7, #4]
 80006d0:	4b17      	ldr	r3, [pc, #92]	; (8000730 <hienthi+0xc0>)
 80006d2:	fb83 2301 	smull	r2, r3, r3, r1
 80006d6:	109a      	asrs	r2, r3, #2
 80006d8:	17cb      	asrs	r3, r1, #31
 80006da:	1ad2      	subs	r2, r2, r3
 80006dc:	4613      	mov	r3, r2
 80006de:	009b      	lsls	r3, r3, #2
 80006e0:	4413      	add	r3, r2
 80006e2:	005b      	lsls	r3, r3, #1
 80006e4:	1aca      	subs	r2, r1, r3
 80006e6:	f102 0320 	add.w	r3, r2, #32
 80006ea:	443b      	add	r3, r7
 80006ec:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 80006f0:	4618      	mov	r0, r3
 80006f2:	f7ff ff8b 	bl	800060c <shiftOut>
	shiftOut(ma7doan[so1 / 10]);
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	4a0d      	ldr	r2, [pc, #52]	; (8000730 <hienthi+0xc0>)
 80006fa:	fb82 1203 	smull	r1, r2, r2, r3
 80006fe:	1092      	asrs	r2, r2, #2
 8000700:	17db      	asrs	r3, r3, #31
 8000702:	1ad3      	subs	r3, r2, r3
 8000704:	3320      	adds	r3, #32
 8000706:	443b      	add	r3, r7
 8000708:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 800070c:	4618      	mov	r0, r3
 800070e:	f7ff ff7d 	bl	800060c <shiftOut>
	LL_GPIO_SetOutputPin(GPIOA, LL_GPIO_PIN_8); // Set pin high
 8000712:	4908      	ldr	r1, [pc, #32]	; (8000734 <hienthi+0xc4>)
 8000714:	4808      	ldr	r0, [pc, #32]	; (8000738 <hienthi+0xc8>)
 8000716:	f7ff ff1d 	bl	8000554 <LL_GPIO_SetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_8); // Set pin low
 800071a:	4906      	ldr	r1, [pc, #24]	; (8000734 <hienthi+0xc4>)
 800071c:	4806      	ldr	r0, [pc, #24]	; (8000738 <hienthi+0xc8>)
 800071e:	f7ff ff28 	bl	8000572 <LL_GPIO_ResetOutputPin>
}
 8000722:	bf00      	nop
 8000724:	3720      	adds	r7, #32
 8000726:	46bd      	mov	sp, r7
 8000728:	bdb0      	pop	{r4, r5, r7, pc}
 800072a:	bf00      	nop
 800072c:	0800400c 	.word	0x0800400c
 8000730:	66666667 	.word	0x66666667
 8000734:	04010001 	.word	0x04010001
 8000738:	40010800 	.word	0x40010800

0800073c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b082      	sub	sp, #8
 8000740:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_AFIO);
 8000742:	2001      	movs	r0, #1
 8000744:	f7ff fe56 	bl	80003f4 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8000748:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 800074c:	f7ff fe3a 	bl	80003c4 <LL_APB1_GRP1_EnableClock>

  /* System interrupt init*/
  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000750:	2003      	movs	r0, #3
 8000752:	f7ff fcfd 	bl	8000150 <__NVIC_SetPriorityGrouping>

  /* SysTick_IRQn interrupt configuration */
  NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),15, 0));
 8000756:	f7ff fd1f 	bl	8000198 <__NVIC_GetPriorityGrouping>
 800075a:	4603      	mov	r3, r0
 800075c:	2200      	movs	r2, #0
 800075e:	210f      	movs	r1, #15
 8000760:	4618      	mov	r0, r3
 8000762:	f7ff fd6d 	bl	8000240 <NVIC_EncodePriority>
 8000766:	4603      	mov	r3, r0
 8000768:	4619      	mov	r1, r3
 800076a:	f04f 30ff 	mov.w	r0, #4294967295
 800076e:	f7ff fd3d 	bl	80001ec <__NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  LL_GPIO_AF_Remap_SWJ_NOJTAG();
 8000772:	f7ff ff0d 	bl	8000590 <LL_GPIO_AF_Remap_SWJ_NOJTAG>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000776:	f000 f83d 	bl	80007f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800077a:	f000 f8d5 	bl	8000928 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 800077e:	f000 f86b 	bl	8000858 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  UARTStdioConfig(USART3,true);
 8000782:	2101      	movs	r1, #1
 8000784:	4813      	ldr	r0, [pc, #76]	; (80007d4 <main+0x98>)
 8000786:	f003 f859 	bl	800383c <UARTStdioConfig>
  button_event_queue =  xQueueCreate(10, sizeof(button_event_t));
 800078a:	2200      	movs	r2, #0
 800078c:	2103      	movs	r1, #3
 800078e:	200a      	movs	r0, #10
 8000790:	f001 fa0c 	bl	8001bac <xQueueGenericCreate>
 8000794:	4603      	mov	r3, r0
 8000796:	4a10      	ldr	r2, [pc, #64]	; (80007d8 <main+0x9c>)
 8000798:	6013      	str	r3, [r2, #0]
  mutex_isr = xSemaphoreCreateMutex();
 800079a:	2001      	movs	r0, #1
 800079c:	f001 fa7e 	bl	8001c9c <xQueueCreateMutex>
 80007a0:	4603      	mov	r3, r0
 80007a2:	4a0e      	ldr	r2, [pc, #56]	; (80007dc <main+0xa0>)
 80007a4:	6013      	str	r3, [r2, #0]

  xTaskCreate(LED_Task, "LED_Task",configMINIMAL_STACK_SIZE, NULL, 1, &status_task_Handle);
 80007a6:	4b0e      	ldr	r3, [pc, #56]	; (80007e0 <main+0xa4>)
 80007a8:	9301      	str	r3, [sp, #4]
 80007aa:	2301      	movs	r3, #1
 80007ac:	9300      	str	r3, [sp, #0]
 80007ae:	2300      	movs	r3, #0
 80007b0:	2280      	movs	r2, #128	; 0x80
 80007b2:	490c      	ldr	r1, [pc, #48]	; (80007e4 <main+0xa8>)
 80007b4:	480c      	ldr	r0, [pc, #48]	; (80007e8 <main+0xac>)
 80007b6:	f001 fe08 	bl	80023ca <xTaskCreate>
  xTaskCreate(UART_Task, "UART_Task",configMINIMAL_STACK_SIZE, NULL, 1, &status_task_Handle);
 80007ba:	4b09      	ldr	r3, [pc, #36]	; (80007e0 <main+0xa4>)
 80007bc:	9301      	str	r3, [sp, #4]
 80007be:	2301      	movs	r3, #1
 80007c0:	9300      	str	r3, [sp, #0]
 80007c2:	2300      	movs	r3, #0
 80007c4:	2280      	movs	r2, #128	; 0x80
 80007c6:	4909      	ldr	r1, [pc, #36]	; (80007ec <main+0xb0>)
 80007c8:	4809      	ldr	r0, [pc, #36]	; (80007f0 <main+0xb4>)
 80007ca:	f001 fdfe 	bl	80023ca <xTaskCreate>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  vTaskStartScheduler();
 80007ce:	f001 ff61 	bl	8002694 <vTaskStartScheduler>
  while (1)
 80007d2:	e7fe      	b.n	80007d2 <main+0x96>
 80007d4:	40004800 	.word	0x40004800
 80007d8:	20000030 	.word	0x20000030
 80007dc:	20000034 	.word	0x20000034
 80007e0:	2000002c 	.word	0x2000002c
 80007e4:	08004020 	.word	0x08004020
 80007e8:	08000aed 	.word	0x08000aed
 80007ec:	0800402c 	.word	0x0800402c
 80007f0:	08000c2d 	.word	0x08000c2d

080007f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_0);
 80007f8:	2000      	movs	r0, #0
 80007fa:	f7ff fe13 	bl	8000424 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_0)
 80007fe:	bf00      	nop
 8000800:	f7ff fe24 	bl	800044c <LL_FLASH_GetLatency>
 8000804:	4603      	mov	r3, r0
 8000806:	2b00      	cmp	r3, #0
 8000808:	d1fa      	bne.n	8000800 <SystemClock_Config+0xc>
  {
  }
  LL_RCC_HSI_SetCalibTrimming(16);
 800080a:	2010      	movs	r0, #16
 800080c:	f7ff fd6a 	bl	80002e4 <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_HSI_Enable();
 8000810:	f7ff fd48 	bl	80002a4 <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 8000814:	bf00      	nop
 8000816:	f7ff fd53 	bl	80002c0 <LL_RCC_HSI_IsReady>
 800081a:	4603      	mov	r3, r0
 800081c:	2b01      	cmp	r3, #1
 800081e:	d1fa      	bne.n	8000816 <SystemClock_Config+0x22>
  {

  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8000820:	2000      	movs	r0, #0
 8000822:	f7ff fd93 	bl	800034c <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8000826:	2000      	movs	r0, #0
 8000828:	f7ff fda4 	bl	8000374 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 800082c:	2000      	movs	r0, #0
 800082e:	f7ff fdb5 	bl	800039c <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_HSI);
 8000832:	2000      	movs	r0, #0
 8000834:	f7ff fd6a 	bl	800030c <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI)
 8000838:	bf00      	nop
 800083a:	f7ff fd7b 	bl	8000334 <LL_RCC_GetSysClkSource>
 800083e:	4603      	mov	r3, r0
 8000840:	2b00      	cmp	r3, #0
 8000842:	d1fa      	bne.n	800083a <SystemClock_Config+0x46>
  {

  }
  LL_Init1msTick(8000000);
 8000844:	4803      	ldr	r0, [pc, #12]	; (8000854 <SystemClock_Config+0x60>)
 8000846:	f001 f895 	bl	8001974 <LL_Init1msTick>
  LL_SetSystemCoreClock(8000000);
 800084a:	4802      	ldr	r0, [pc, #8]	; (8000854 <SystemClock_Config+0x60>)
 800084c:	f001 f8a0 	bl	8001990 <LL_SetSystemCoreClock>
}
 8000850:	bf00      	nop
 8000852:	bd80      	pop	{r7, pc}
 8000854:	007a1200 	.word	0x007a1200

08000858 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	b08c      	sub	sp, #48	; 0x30
 800085c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART3_Init 0 */

  /* USER CODE END USART3_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 800085e:	f107 0314 	add.w	r3, r7, #20
 8000862:	2200      	movs	r2, #0
 8000864:	601a      	str	r2, [r3, #0]
 8000866:	605a      	str	r2, [r3, #4]
 8000868:	609a      	str	r2, [r3, #8]
 800086a:	60da      	str	r2, [r3, #12]
 800086c:	611a      	str	r2, [r3, #16]
 800086e:	615a      	str	r2, [r3, #20]
 8000870:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000872:	463b      	mov	r3, r7
 8000874:	2200      	movs	r2, #0
 8000876:	601a      	str	r2, [r3, #0]
 8000878:	605a      	str	r2, [r3, #4]
 800087a:	609a      	str	r2, [r3, #8]
 800087c:	60da      	str	r2, [r3, #12]
 800087e:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART3);
 8000880:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8000884:	f7ff fd9e 	bl	80003c4 <LL_APB1_GRP1_EnableClock>

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOB);
 8000888:	2008      	movs	r0, #8
 800088a:	f7ff fdb3 	bl	80003f4 <LL_APB2_GRP1_EnableClock>
  /**USART3 GPIO Configuration
  PB10   ------> USART3_TX
  PB11   ------> USART3_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_10;
 800088e:	4b22      	ldr	r3, [pc, #136]	; (8000918 <MX_USART3_UART_Init+0xc0>)
 8000890:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000892:	2309      	movs	r3, #9
 8000894:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8000896:	2303      	movs	r3, #3
 8000898:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800089a:	2300      	movs	r3, #0
 800089c:	60fb      	str	r3, [r7, #12]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800089e:	463b      	mov	r3, r7
 80008a0:	4619      	mov	r1, r3
 80008a2:	481e      	ldr	r0, [pc, #120]	; (800091c <MX_USART3_UART_Init+0xc4>)
 80008a4:	f000 fddd 	bl	8001462 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_11;
 80008a8:	4b1d      	ldr	r3, [pc, #116]	; (8000920 <MX_USART3_UART_Init+0xc8>)
 80008aa:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_FLOATING;
 80008ac:	2304      	movs	r3, #4
 80008ae:	607b      	str	r3, [r7, #4]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008b0:	463b      	mov	r3, r7
 80008b2:	4619      	mov	r1, r3
 80008b4:	4819      	ldr	r0, [pc, #100]	; (800091c <MX_USART3_UART_Init+0xc4>)
 80008b6:	f000 fdd4 	bl	8001462 <LL_GPIO_Init>

  /* USART3 interrupt Init */
  NVIC_SetPriority(USART3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80008ba:	f7ff fc6d 	bl	8000198 <__NVIC_GetPriorityGrouping>
 80008be:	4603      	mov	r3, r0
 80008c0:	2200      	movs	r2, #0
 80008c2:	2100      	movs	r1, #0
 80008c4:	4618      	mov	r0, r3
 80008c6:	f7ff fcbb 	bl	8000240 <NVIC_EncodePriority>
 80008ca:	4603      	mov	r3, r0
 80008cc:	4619      	mov	r1, r3
 80008ce:	2027      	movs	r0, #39	; 0x27
 80008d0:	f7ff fc8c 	bl	80001ec <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART3_IRQn);
 80008d4:	2027      	movs	r0, #39	; 0x27
 80008d6:	f7ff fc6d 	bl	80001b4 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 80008da:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80008de:	617b      	str	r3, [r7, #20]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 80008e0:	2300      	movs	r3, #0
 80008e2:	61bb      	str	r3, [r7, #24]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80008e4:	2300      	movs	r3, #0
 80008e6:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80008e8:	2300      	movs	r3, #0
 80008ea:	623b      	str	r3, [r7, #32]
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80008ec:	230c      	movs	r3, #12
 80008ee:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80008f0:	2300      	movs	r3, #0
 80008f2:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80008f4:	2300      	movs	r3, #0
 80008f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_USART_Init(USART3, &USART_InitStruct);
 80008f8:	f107 0314 	add.w	r3, r7, #20
 80008fc:	4619      	mov	r1, r3
 80008fe:	4809      	ldr	r0, [pc, #36]	; (8000924 <MX_USART3_UART_Init+0xcc>)
 8000900:	f000 ffbe 	bl	8001880 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART3);
 8000904:	4807      	ldr	r0, [pc, #28]	; (8000924 <MX_USART3_UART_Init+0xcc>)
 8000906:	f7ff fdbc 	bl	8000482 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART3);
 800090a:	4806      	ldr	r0, [pc, #24]	; (8000924 <MX_USART3_UART_Init+0xcc>)
 800090c:	f7ff fdaa 	bl	8000464 <LL_USART_Enable>
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000910:	bf00      	nop
 8000912:	3730      	adds	r7, #48	; 0x30
 8000914:	46bd      	mov	sp, r7
 8000916:	bd80      	pop	{r7, pc}
 8000918:	04040004 	.word	0x04040004
 800091c:	40010c00 	.word	0x40010c00
 8000920:	04080008 	.word	0x04080008
 8000924:	40004800 	.word	0x40004800

08000928 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b088      	sub	sp, #32
 800092c:	af00      	add	r7, sp, #0
  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 800092e:	f107 0318 	add.w	r3, r7, #24
 8000932:	2200      	movs	r2, #0
 8000934:	601a      	str	r2, [r3, #0]
 8000936:	605a      	str	r2, [r3, #4]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000938:	1d3b      	adds	r3, r7, #4
 800093a:	2200      	movs	r2, #0
 800093c:	601a      	str	r2, [r3, #0]
 800093e:	605a      	str	r2, [r3, #4]
 8000940:	609a      	str	r2, [r3, #8]
 8000942:	60da      	str	r2, [r3, #12]
 8000944:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOD);
 8000946:	2020      	movs	r0, #32
 8000948:	f7ff fd54 	bl	80003f4 <LL_APB2_GRP1_EnableClock>
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOA);
 800094c:	2004      	movs	r0, #4
 800094e:	f7ff fd51 	bl	80003f4 <LL_APB2_GRP1_EnableClock>
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOB);
 8000952:	2008      	movs	r0, #8
 8000954:	f7ff fd4e 	bl	80003f4 <LL_APB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_0|LL_GPIO_PIN_1|LL_GPIO_PIN_2|LL_GPIO_PIN_3
 8000958:	495b      	ldr	r1, [pc, #364]	; (8000ac8 <MX_GPIO_Init+0x1a0>)
 800095a:	485c      	ldr	r0, [pc, #368]	; (8000acc <MX_GPIO_Init+0x1a4>)
 800095c:	f7ff fe09 	bl	8000572 <LL_GPIO_ResetOutputPin>
                          |LL_GPIO_PIN_4|LL_GPIO_PIN_5|LL_GPIO_PIN_6|LL_GPIO_PIN_7
                          |LL_GPIO_PIN_8|LL_GPIO_PIN_9|LL_GPIO_PIN_10|LL_GPIO_PIN_11
                          |LL_GPIO_PIN_12|LL_GPIO_PIN_15);

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0|LL_GPIO_PIN_1|LL_GPIO_PIN_2|LL_GPIO_PIN_3
 8000960:	4b59      	ldr	r3, [pc, #356]	; (8000ac8 <MX_GPIO_Init+0x1a0>)
 8000962:	607b      	str	r3, [r7, #4]
                          |LL_GPIO_PIN_4|LL_GPIO_PIN_5|LL_GPIO_PIN_6|LL_GPIO_PIN_7
                          |LL_GPIO_PIN_8|LL_GPIO_PIN_9|LL_GPIO_PIN_10|LL_GPIO_PIN_11
                          |LL_GPIO_PIN_12|LL_GPIO_PIN_15;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000964:	2301      	movs	r3, #1
 8000966:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000968:	2302      	movs	r3, #2
 800096a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800096c:	2300      	movs	r3, #0
 800096e:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000970:	1d3b      	adds	r3, r7, #4
 8000972:	4619      	mov	r1, r3
 8000974:	4855      	ldr	r0, [pc, #340]	; (8000acc <MX_GPIO_Init+0x1a4>)
 8000976:	f000 fd74 	bl	8001462 <LL_GPIO_Init>

  /**/
  LL_GPIO_AF_SetEXTISource(LL_GPIO_AF_EXTI_PORTB, LL_GPIO_AF_EXTI_LINE12);
 800097a:	4955      	ldr	r1, [pc, #340]	; (8000ad0 <MX_GPIO_Init+0x1a8>)
 800097c:	2001      	movs	r0, #1
 800097e:	f7ff fe17 	bl	80005b0 <LL_GPIO_AF_SetEXTISource>

  /**/
  LL_GPIO_AF_SetEXTISource(LL_GPIO_AF_EXTI_PORTB, LL_GPIO_AF_EXTI_LINE4);
 8000982:	4954      	ldr	r1, [pc, #336]	; (8000ad4 <MX_GPIO_Init+0x1ac>)
 8000984:	2001      	movs	r0, #1
 8000986:	f7ff fe13 	bl	80005b0 <LL_GPIO_AF_SetEXTISource>

  /**/
  LL_GPIO_AF_SetEXTISource(LL_GPIO_AF_EXTI_PORTB, LL_GPIO_AF_EXTI_LINE5);
 800098a:	4953      	ldr	r1, [pc, #332]	; (8000ad8 <MX_GPIO_Init+0x1b0>)
 800098c:	2001      	movs	r0, #1
 800098e:	f7ff fe0f 	bl	80005b0 <LL_GPIO_AF_SetEXTISource>

  /**/
  LL_GPIO_AF_SetEXTISource(LL_GPIO_AF_EXTI_PORTB, LL_GPIO_AF_EXTI_LINE8);
 8000992:	4952      	ldr	r1, [pc, #328]	; (8000adc <MX_GPIO_Init+0x1b4>)
 8000994:	2001      	movs	r0, #1
 8000996:	f7ff fe0b 	bl	80005b0 <LL_GPIO_AF_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_12;
 800099a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800099e:	61bb      	str	r3, [r7, #24]
  EXTI_InitStruct.LineCommand = ENABLE;
 80009a0:	2301      	movs	r3, #1
 80009a2:	773b      	strb	r3, [r7, #28]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 80009a4:	2300      	movs	r3, #0
 80009a6:	777b      	strb	r3, [r7, #29]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 80009a8:	2302      	movs	r3, #2
 80009aa:	77bb      	strb	r3, [r7, #30]
  LL_EXTI_Init(&EXTI_InitStruct);
 80009ac:	f107 0318 	add.w	r3, r7, #24
 80009b0:	4618      	mov	r0, r3
 80009b2:	f000 fc1f 	bl	80011f4 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_4;
 80009b6:	2310      	movs	r3, #16
 80009b8:	61bb      	str	r3, [r7, #24]
  EXTI_InitStruct.LineCommand = ENABLE;
 80009ba:	2301      	movs	r3, #1
 80009bc:	773b      	strb	r3, [r7, #28]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 80009be:	2300      	movs	r3, #0
 80009c0:	777b      	strb	r3, [r7, #29]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 80009c2:	2302      	movs	r3, #2
 80009c4:	77bb      	strb	r3, [r7, #30]
  LL_EXTI_Init(&EXTI_InitStruct);
 80009c6:	f107 0318 	add.w	r3, r7, #24
 80009ca:	4618      	mov	r0, r3
 80009cc:	f000 fc12 	bl	80011f4 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_5;
 80009d0:	2320      	movs	r3, #32
 80009d2:	61bb      	str	r3, [r7, #24]
  EXTI_InitStruct.LineCommand = ENABLE;
 80009d4:	2301      	movs	r3, #1
 80009d6:	773b      	strb	r3, [r7, #28]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 80009d8:	2300      	movs	r3, #0
 80009da:	777b      	strb	r3, [r7, #29]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 80009dc:	2302      	movs	r3, #2
 80009de:	77bb      	strb	r3, [r7, #30]
  LL_EXTI_Init(&EXTI_InitStruct);
 80009e0:	f107 0318 	add.w	r3, r7, #24
 80009e4:	4618      	mov	r0, r3
 80009e6:	f000 fc05 	bl	80011f4 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_8;
 80009ea:	f44f 7380 	mov.w	r3, #256	; 0x100
 80009ee:	61bb      	str	r3, [r7, #24]
  EXTI_InitStruct.LineCommand = ENABLE;
 80009f0:	2301      	movs	r3, #1
 80009f2:	773b      	strb	r3, [r7, #28]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 80009f4:	2300      	movs	r3, #0
 80009f6:	777b      	strb	r3, [r7, #29]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 80009f8:	2302      	movs	r3, #2
 80009fa:	77bb      	strb	r3, [r7, #30]
  LL_EXTI_Init(&EXTI_InitStruct);
 80009fc:	f107 0318 	add.w	r3, r7, #24
 8000a00:	4618      	mov	r0, r3
 8000a02:	f000 fbf7 	bl	80011f4 <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(GPIOB, LL_GPIO_PIN_12, LL_GPIO_PULL_UP);
 8000a06:	2201      	movs	r2, #1
 8000a08:	4935      	ldr	r1, [pc, #212]	; (8000ae0 <MX_GPIO_Init+0x1b8>)
 8000a0a:	4836      	ldr	r0, [pc, #216]	; (8000ae4 <MX_GPIO_Init+0x1bc>)
 8000a0c:	f7ff fd80 	bl	8000510 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(GPIOB, LL_GPIO_PIN_4, LL_GPIO_PULL_UP);
 8000a10:	2201      	movs	r2, #1
 8000a12:	f241 0110 	movw	r1, #4112	; 0x1010
 8000a16:	4833      	ldr	r0, [pc, #204]	; (8000ae4 <MX_GPIO_Init+0x1bc>)
 8000a18:	f7ff fd7a 	bl	8000510 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(GPIOB, LL_GPIO_PIN_5, LL_GPIO_PULL_UP);
 8000a1c:	2201      	movs	r2, #1
 8000a1e:	f242 0120 	movw	r1, #8224	; 0x2020
 8000a22:	4830      	ldr	r0, [pc, #192]	; (8000ae4 <MX_GPIO_Init+0x1bc>)
 8000a24:	f7ff fd74 	bl	8000510 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(GPIOB, LL_GPIO_PIN_8, LL_GPIO_PULL_UP);
 8000a28:	2201      	movs	r2, #1
 8000a2a:	492f      	ldr	r1, [pc, #188]	; (8000ae8 <MX_GPIO_Init+0x1c0>)
 8000a2c:	482d      	ldr	r0, [pc, #180]	; (8000ae4 <MX_GPIO_Init+0x1bc>)
 8000a2e:	f7ff fd6f 	bl	8000510 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(GPIOB, LL_GPIO_PIN_12, LL_GPIO_MODE_INPUT);
 8000a32:	2208      	movs	r2, #8
 8000a34:	492a      	ldr	r1, [pc, #168]	; (8000ae0 <MX_GPIO_Init+0x1b8>)
 8000a36:	482b      	ldr	r0, [pc, #172]	; (8000ae4 <MX_GPIO_Init+0x1bc>)
 8000a38:	f7ff fd38 	bl	80004ac <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(GPIOB, LL_GPIO_PIN_4, LL_GPIO_MODE_INPUT);
 8000a3c:	2208      	movs	r2, #8
 8000a3e:	f241 0110 	movw	r1, #4112	; 0x1010
 8000a42:	4828      	ldr	r0, [pc, #160]	; (8000ae4 <MX_GPIO_Init+0x1bc>)
 8000a44:	f7ff fd32 	bl	80004ac <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(GPIOB, LL_GPIO_PIN_5, LL_GPIO_MODE_INPUT);
 8000a48:	2208      	movs	r2, #8
 8000a4a:	f242 0120 	movw	r1, #8224	; 0x2020
 8000a4e:	4825      	ldr	r0, [pc, #148]	; (8000ae4 <MX_GPIO_Init+0x1bc>)
 8000a50:	f7ff fd2c 	bl	80004ac <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(GPIOB, LL_GPIO_PIN_8, LL_GPIO_MODE_INPUT);
 8000a54:	2208      	movs	r2, #8
 8000a56:	4924      	ldr	r1, [pc, #144]	; (8000ae8 <MX_GPIO_Init+0x1c0>)
 8000a58:	4822      	ldr	r0, [pc, #136]	; (8000ae4 <MX_GPIO_Init+0x1bc>)
 8000a5a:	f7ff fd27 	bl	80004ac <LL_GPIO_SetPinMode>

  /* EXTI interrupt init*/
  NVIC_SetPriority(EXTI4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),5, 0));
 8000a5e:	f7ff fb9b 	bl	8000198 <__NVIC_GetPriorityGrouping>
 8000a62:	4603      	mov	r3, r0
 8000a64:	2200      	movs	r2, #0
 8000a66:	2105      	movs	r1, #5
 8000a68:	4618      	mov	r0, r3
 8000a6a:	f7ff fbe9 	bl	8000240 <NVIC_EncodePriority>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	4619      	mov	r1, r3
 8000a72:	200a      	movs	r0, #10
 8000a74:	f7ff fbba 	bl	80001ec <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI4_IRQn);
 8000a78:	200a      	movs	r0, #10
 8000a7a:	f7ff fb9b 	bl	80001b4 <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI9_5_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),5, 0));
 8000a7e:	f7ff fb8b 	bl	8000198 <__NVIC_GetPriorityGrouping>
 8000a82:	4603      	mov	r3, r0
 8000a84:	2200      	movs	r2, #0
 8000a86:	2105      	movs	r1, #5
 8000a88:	4618      	mov	r0, r3
 8000a8a:	f7ff fbd9 	bl	8000240 <NVIC_EncodePriority>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	4619      	mov	r1, r3
 8000a92:	2017      	movs	r0, #23
 8000a94:	f7ff fbaa 	bl	80001ec <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000a98:	2017      	movs	r0, #23
 8000a9a:	f7ff fb8b 	bl	80001b4 <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI15_10_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),5, 0));
 8000a9e:	f7ff fb7b 	bl	8000198 <__NVIC_GetPriorityGrouping>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	2105      	movs	r1, #5
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	f7ff fbc9 	bl	8000240 <NVIC_EncodePriority>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	2028      	movs	r0, #40	; 0x28
 8000ab4:	f7ff fb9a 	bl	80001ec <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000ab8:	2028      	movs	r0, #40	; 0x28
 8000aba:	f7ff fb7b 	bl	80001b4 <__NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000abe:	bf00      	nop
 8000ac0:	3720      	adds	r7, #32
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	bd80      	pop	{r7, pc}
 8000ac6:	bf00      	nop
 8000ac8:	049fffff 	.word	0x049fffff
 8000acc:	40010800 	.word	0x40010800
 8000ad0:	000f0003 	.word	0x000f0003
 8000ad4:	000f0001 	.word	0x000f0001
 8000ad8:	00f00001 	.word	0x00f00001
 8000adc:	000f0002 	.word	0x000f0002
 8000ae0:	04100010 	.word	0x04100010
 8000ae4:	40010c00 	.word	0x40010c00
 8000ae8:	04010001 	.word	0x04010001

08000aec <LED_Task>:

/* USER CODE BEGIN 4 */
static void LED_Task(void *pvParameters){
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b082      	sub	sp, #8
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	6078      	str	r0, [r7, #4]
	while(1){
		if( time>=0 && time<20 ){
 8000af4:	4b49      	ldr	r3, [pc, #292]	; (8000c1c <LED_Task+0x130>)
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	db0d      	blt.n	8000b18 <LED_Task+0x2c>
 8000afc:	4b47      	ldr	r3, [pc, #284]	; (8000c1c <LED_Task+0x130>)
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	2b13      	cmp	r3, #19
 8000b02:	dc09      	bgt.n	8000b18 <LED_Task+0x2c>
			LL_GPIO_SetOutputPin(GPIOA, LL_GPIO_PIN_0 | LL_GPIO_PIN_5);
 8000b04:	f242 1121 	movw	r1, #8481	; 0x2121
 8000b08:	4845      	ldr	r0, [pc, #276]	; (8000c20 <LED_Task+0x134>)
 8000b0a:	f7ff fd23 	bl	8000554 <LL_GPIO_SetOutputPin>
			LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_1 | LL_GPIO_PIN_2 | LL_GPIO_PIN_3 | LL_GPIO_PIN_4);
 8000b0e:	f641 611e 	movw	r1, #7710	; 0x1e1e
 8000b12:	4843      	ldr	r0, [pc, #268]	; (8000c20 <LED_Task+0x134>)
 8000b14:	f7ff fd2d 	bl	8000572 <LL_GPIO_ResetOutputPin>
		}
		if( time>=20 && time<23 ){
 8000b18:	4b40      	ldr	r3, [pc, #256]	; (8000c1c <LED_Task+0x130>)
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	2b13      	cmp	r3, #19
 8000b1e:	dd0d      	ble.n	8000b3c <LED_Task+0x50>
 8000b20:	4b3e      	ldr	r3, [pc, #248]	; (8000c1c <LED_Task+0x130>)
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	2b16      	cmp	r3, #22
 8000b26:	dc09      	bgt.n	8000b3c <LED_Task+0x50>
			LL_GPIO_SetOutputPin(GPIOA, LL_GPIO_PIN_1 | LL_GPIO_PIN_5);
 8000b28:	f242 2122 	movw	r1, #8738	; 0x2222
 8000b2c:	483c      	ldr	r0, [pc, #240]	; (8000c20 <LED_Task+0x134>)
 8000b2e:	f7ff fd11 	bl	8000554 <LL_GPIO_SetOutputPin>
			LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_0 | LL_GPIO_PIN_2 | LL_GPIO_PIN_3 | LL_GPIO_PIN_4);
 8000b32:	f641 511d 	movw	r1, #7453	; 0x1d1d
 8000b36:	483a      	ldr	r0, [pc, #232]	; (8000c20 <LED_Task+0x134>)
 8000b38:	f7ff fd1b 	bl	8000572 <LL_GPIO_ResetOutputPin>
		}
		if( time>=23 && time<43 ){
 8000b3c:	4b37      	ldr	r3, [pc, #220]	; (8000c1c <LED_Task+0x130>)
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	2b16      	cmp	r3, #22
 8000b42:	dd0d      	ble.n	8000b60 <LED_Task+0x74>
 8000b44:	4b35      	ldr	r3, [pc, #212]	; (8000c1c <LED_Task+0x130>)
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	2b2a      	cmp	r3, #42	; 0x2a
 8000b4a:	dc09      	bgt.n	8000b60 <LED_Task+0x74>
			LL_GPIO_SetOutputPin(GPIOA, LL_GPIO_PIN_2 | LL_GPIO_PIN_3);
 8000b4c:	f640 410c 	movw	r1, #3084	; 0xc0c
 8000b50:	4833      	ldr	r0, [pc, #204]	; (8000c20 <LED_Task+0x134>)
 8000b52:	f7ff fcff 	bl	8000554 <LL_GPIO_SetOutputPin>
			LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_0 | LL_GPIO_PIN_1 | LL_GPIO_PIN_4 | LL_GPIO_PIN_5);
 8000b56:	f243 3133 	movw	r1, #13107	; 0x3333
 8000b5a:	4831      	ldr	r0, [pc, #196]	; (8000c20 <LED_Task+0x134>)
 8000b5c:	f7ff fd09 	bl	8000572 <LL_GPIO_ResetOutputPin>
		}
		if( time>=43 && time<46 ){
 8000b60:	4b2e      	ldr	r3, [pc, #184]	; (8000c1c <LED_Task+0x130>)
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	2b2a      	cmp	r3, #42	; 0x2a
 8000b66:	dd0d      	ble.n	8000b84 <LED_Task+0x98>
 8000b68:	4b2c      	ldr	r3, [pc, #176]	; (8000c1c <LED_Task+0x130>)
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	2b2d      	cmp	r3, #45	; 0x2d
 8000b6e:	dc09      	bgt.n	8000b84 <LED_Task+0x98>
			LL_GPIO_SetOutputPin(GPIOA, LL_GPIO_PIN_2 | LL_GPIO_PIN_4);
 8000b70:	f241 4114 	movw	r1, #5140	; 0x1414
 8000b74:	482a      	ldr	r0, [pc, #168]	; (8000c20 <LED_Task+0x134>)
 8000b76:	f7ff fced 	bl	8000554 <LL_GPIO_SetOutputPin>
			LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_0 | LL_GPIO_PIN_1 | LL_GPIO_PIN_3 | LL_GPIO_PIN_5);
 8000b7a:	f642 312b 	movw	r1, #11051	; 0x2b2b
 8000b7e:	4828      	ldr	r0, [pc, #160]	; (8000c20 <LED_Task+0x134>)
 8000b80:	f7ff fcf7 	bl	8000572 <LL_GPIO_ResetOutputPin>
		}
		if(time==0){
 8000b84:	4b25      	ldr	r3, [pc, #148]	; (8000c1c <LED_Task+0x130>)
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d105      	bne.n	8000b98 <LED_Task+0xac>
			t1=24;
 8000b8c:	4b25      	ldr	r3, [pc, #148]	; (8000c24 <LED_Task+0x138>)
 8000b8e:	2218      	movs	r2, #24
 8000b90:	601a      	str	r2, [r3, #0]
			t2=21;
 8000b92:	4b25      	ldr	r3, [pc, #148]	; (8000c28 <LED_Task+0x13c>)
 8000b94:	2215      	movs	r2, #21
 8000b96:	601a      	str	r2, [r3, #0]
		}
		if(time==20){
 8000b98:	4b20      	ldr	r3, [pc, #128]	; (8000c1c <LED_Task+0x130>)
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	2b14      	cmp	r3, #20
 8000b9e:	d105      	bne.n	8000bac <LED_Task+0xc0>
			t1=4;
 8000ba0:	4b20      	ldr	r3, [pc, #128]	; (8000c24 <LED_Task+0x138>)
 8000ba2:	2204      	movs	r2, #4
 8000ba4:	601a      	str	r2, [r3, #0]
			t2=4;
 8000ba6:	4b20      	ldr	r3, [pc, #128]	; (8000c28 <LED_Task+0x13c>)
 8000ba8:	2204      	movs	r2, #4
 8000baa:	601a      	str	r2, [r3, #0]
		}
		if(time==23){
 8000bac:	4b1b      	ldr	r3, [pc, #108]	; (8000c1c <LED_Task+0x130>)
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	2b17      	cmp	r3, #23
 8000bb2:	d105      	bne.n	8000bc0 <LED_Task+0xd4>
			t1=21;
 8000bb4:	4b1b      	ldr	r3, [pc, #108]	; (8000c24 <LED_Task+0x138>)
 8000bb6:	2215      	movs	r2, #21
 8000bb8:	601a      	str	r2, [r3, #0]
			t2=24;
 8000bba:	4b1b      	ldr	r3, [pc, #108]	; (8000c28 <LED_Task+0x13c>)
 8000bbc:	2218      	movs	r2, #24
 8000bbe:	601a      	str	r2, [r3, #0]
		}
		if(time==43){
 8000bc0:	4b16      	ldr	r3, [pc, #88]	; (8000c1c <LED_Task+0x130>)
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	2b2b      	cmp	r3, #43	; 0x2b
 8000bc6:	d105      	bne.n	8000bd4 <LED_Task+0xe8>
			t1=4;
 8000bc8:	4b16      	ldr	r3, [pc, #88]	; (8000c24 <LED_Task+0x138>)
 8000bca:	2204      	movs	r2, #4
 8000bcc:	601a      	str	r2, [r3, #0]
			t2=4;
 8000bce:	4b16      	ldr	r3, [pc, #88]	; (8000c28 <LED_Task+0x13c>)
 8000bd0:	2204      	movs	r2, #4
 8000bd2:	601a      	str	r2, [r3, #0]
		}
		time=time+1;
 8000bd4:	4b11      	ldr	r3, [pc, #68]	; (8000c1c <LED_Task+0x130>)
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	3301      	adds	r3, #1
 8000bda:	4a10      	ldr	r2, [pc, #64]	; (8000c1c <LED_Task+0x130>)
 8000bdc:	6013      	str	r3, [r2, #0]
		t1=t1-1;
 8000bde:	4b11      	ldr	r3, [pc, #68]	; (8000c24 <LED_Task+0x138>)
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	3b01      	subs	r3, #1
 8000be4:	4a0f      	ldr	r2, [pc, #60]	; (8000c24 <LED_Task+0x138>)
 8000be6:	6013      	str	r3, [r2, #0]
		t2=t2-1;
 8000be8:	4b0f      	ldr	r3, [pc, #60]	; (8000c28 <LED_Task+0x13c>)
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	3b01      	subs	r3, #1
 8000bee:	4a0e      	ldr	r2, [pc, #56]	; (8000c28 <LED_Task+0x13c>)
 8000bf0:	6013      	str	r3, [r2, #0]
		if(time>=46) time=0;
 8000bf2:	4b0a      	ldr	r3, [pc, #40]	; (8000c1c <LED_Task+0x130>)
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	2b2d      	cmp	r3, #45	; 0x2d
 8000bf8:	dd02      	ble.n	8000c00 <LED_Task+0x114>
 8000bfa:	4b08      	ldr	r3, [pc, #32]	; (8000c1c <LED_Task+0x130>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	601a      	str	r2, [r3, #0]
		hienthi(t1,t2);
 8000c00:	4b08      	ldr	r3, [pc, #32]	; (8000c24 <LED_Task+0x138>)
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	4a08      	ldr	r2, [pc, #32]	; (8000c28 <LED_Task+0x13c>)
 8000c06:	6812      	ldr	r2, [r2, #0]
 8000c08:	4611      	mov	r1, r2
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	f7ff fd30 	bl	8000670 <hienthi>
		vTaskDelay(1000);
 8000c10:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000c14:	f001 fd1a 	bl	800264c <vTaskDelay>
		if( time>=0 && time<20 ){
 8000c18:	e76c      	b.n	8000af4 <LED_Task+0x8>
 8000c1a:	bf00      	nop
 8000c1c:	2000003c 	.word	0x2000003c
 8000c20:	40010800 	.word	0x40010800
 8000c24:	20000040 	.word	0x20000040
 8000c28:	20000044 	.word	0x20000044

08000c2c <UART_Task>:
	}

}
static void UART_Task(void *pvParameters){
 8000c2c:	b590      	push	{r4, r7, lr}
 8000c2e:	b08b      	sub	sp, #44	; 0x2c
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	6078      	str	r0, [r7, #4]
	while(1){
		button_event_t button_event = {4, START,0};
 8000c34:	2304      	movs	r3, #4
 8000c36:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8000c40:	2300      	movs	r3, #0
 8000c42:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		const char * button_event_name[] = {"START","END"};
 8000c46:	4a16      	ldr	r2, [pc, #88]	; (8000ca0 <UART_Task+0x74>)
 8000c48:	f107 031c 	add.w	r3, r7, #28
 8000c4c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000c50:	e883 0003 	stmia.w	r3, {r0, r1}
		const char * event[] = {"","Vertical priority","Night","Horizontal priority"};
 8000c54:	4b13      	ldr	r3, [pc, #76]	; (8000ca4 <UART_Task+0x78>)
 8000c56:	f107 040c 	add.w	r4, r7, #12
 8000c5a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000c5c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		xQueueReceive(button_event_queue, &button_event, portMAX_DELAY);
 8000c60:	4b11      	ldr	r3, [pc, #68]	; (8000ca8 <UART_Task+0x7c>)
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8000c68:	f04f 32ff 	mov.w	r2, #4294967295
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	f001 f999 	bl	8001fa4 <xQueueReceive>
		UARTprintf("Event: %s, State: %s, Time: %d \n",event[button_event.button_num], button_event_name[button_event.status], button_event.time);
 8000c72:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8000c76:	009b      	lsls	r3, r3, #2
 8000c78:	3328      	adds	r3, #40	; 0x28
 8000c7a:	443b      	add	r3, r7
 8000c7c:	f853 1c1c 	ldr.w	r1, [r3, #-28]
 8000c80:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8000c84:	009b      	lsls	r3, r3, #2
 8000c86:	3328      	adds	r3, #40	; 0x28
 8000c88:	443b      	add	r3, r7
 8000c8a:	f853 2c0c 	ldr.w	r2, [r3, #-12]
 8000c8e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000c92:	4806      	ldr	r0, [pc, #24]	; (8000cac <UART_Task+0x80>)
 8000c94:	f003 f850 	bl	8003d38 <UARTprintf>
		vTaskDelay(50);
 8000c98:	2032      	movs	r0, #50	; 0x32
 8000c9a:	f001 fcd7 	bl	800264c <vTaskDelay>
	while(1){
 8000c9e:	e7c9      	b.n	8000c34 <UART_Task+0x8>
 8000ca0:	08004068 	.word	0x08004068
 8000ca4:	080040a4 	.word	0x080040a4
 8000ca8:	20000030 	.word	0x20000030
 8000cac:	08004038 	.word	0x08004038

08000cb0 <LL_EXTI_IsActiveFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_19
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	b083      	sub	sp, #12
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	6078      	str	r0, [r7, #4]
  return (READ_BIT(EXTI->PR, ExtiLine) == (ExtiLine));
 8000cb8:	4b07      	ldr	r3, [pc, #28]	; (8000cd8 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8000cba:	695a      	ldr	r2, [r3, #20]
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	4013      	ands	r3, r2
 8000cc0:	687a      	ldr	r2, [r7, #4]
 8000cc2:	429a      	cmp	r2, r3
 8000cc4:	bf0c      	ite	eq
 8000cc6:	2301      	moveq	r3, #1
 8000cc8:	2300      	movne	r3, #0
 8000cca:	b2db      	uxtb	r3, r3
}
 8000ccc:	4618      	mov	r0, r3
 8000cce:	370c      	adds	r7, #12
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	bc80      	pop	{r7}
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop
 8000cd8:	40010400 	.word	0x40010400

08000cdc <LL_EXTI_ClearFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_19
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8000cdc:	b480      	push	{r7}
 8000cde:	b083      	sub	sp, #12
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR, ExtiLine);
 8000ce4:	4a03      	ldr	r2, [pc, #12]	; (8000cf4 <LL_EXTI_ClearFlag_0_31+0x18>)
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	6153      	str	r3, [r2, #20]
}
 8000cea:	bf00      	nop
 8000cec:	370c      	adds	r7, #12
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bc80      	pop	{r7}
 8000cf2:	4770      	bx	lr
 8000cf4:	40010400 	.word	0x40010400

08000cf8 <LL_GPIO_IsInputPinSet>:
{
 8000cf8:	b480      	push	{r7}
 8000cfa:	b083      	sub	sp, #12
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
 8000d00:	6039      	str	r1, [r7, #0]
  return (READ_BIT(GPIOx->IDR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU) == ((PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU));
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	689b      	ldr	r3, [r3, #8]
 8000d06:	43da      	mvns	r2, r3
 8000d08:	683b      	ldr	r3, [r7, #0]
 8000d0a:	0a1b      	lsrs	r3, r3, #8
 8000d0c:	4013      	ands	r3, r2
 8000d0e:	b29b      	uxth	r3, r3
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	bf0c      	ite	eq
 8000d14:	2301      	moveq	r3, #1
 8000d16:	2300      	movne	r3, #0
 8000d18:	b2db      	uxtb	r3, r3
}
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	370c      	adds	r7, #12
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	bc80      	pop	{r7}
 8000d22:	4770      	bx	lr

08000d24 <LL_GPIO_SetOutputPin>:
{
 8000d24:	b480      	push	{r7}
 8000d26:	b083      	sub	sp, #12
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	6078      	str	r0, [r7, #4]
 8000d2c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 8000d2e:	683b      	ldr	r3, [r7, #0]
 8000d30:	0a1b      	lsrs	r3, r3, #8
 8000d32:	b29a      	uxth	r2, r3
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	611a      	str	r2, [r3, #16]
}
 8000d38:	bf00      	nop
 8000d3a:	370c      	adds	r7, #12
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	bc80      	pop	{r7}
 8000d40:	4770      	bx	lr

08000d42 <LL_GPIO_ResetOutputPin>:
{
 8000d42:	b480      	push	{r7}
 8000d44:	b083      	sub	sp, #12
 8000d46:	af00      	add	r7, sp, #0
 8000d48:	6078      	str	r0, [r7, #4]
 8000d4a:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 8000d4c:	683b      	ldr	r3, [r7, #0]
 8000d4e:	0a1b      	lsrs	r3, r3, #8
 8000d50:	b29a      	uxth	r2, r3
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	615a      	str	r2, [r3, #20]
}
 8000d56:	bf00      	nop
 8000d58:	370c      	adds	r7, #12
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bc80      	pop	{r7}
 8000d5e:	4770      	bx	lr

08000d60 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d60:	b480      	push	{r7}
 8000d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000d64:	e7fe      	b.n	8000d64 <NMI_Handler+0x4>

08000d66 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d66:	b480      	push	{r7}
 8000d68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d6a:	e7fe      	b.n	8000d6a <HardFault_Handler+0x4>

08000d6c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d70:	e7fe      	b.n	8000d70 <MemManage_Handler+0x4>

08000d72 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d72:	b480      	push	{r7}
 8000d74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d76:	e7fe      	b.n	8000d76 <BusFault_Handler+0x4>

08000d78 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d7c:	e7fe      	b.n	8000d7c <UsageFault_Handler+0x4>

08000d7e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d7e:	b480      	push	{r7}
 8000d80:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d82:	bf00      	nop
 8000d84:	46bd      	mov	sp, r7
 8000d86:	bc80      	pop	{r7}
 8000d88:	4770      	bx	lr
	...

08000d8c <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b082      	sub	sp, #8
 8000d90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
	if(xSemaphoreTakeFromISR(mutex_isr, NULL) == pdTRUE) {
 8000d92:	4b31      	ldr	r3, [pc, #196]	; (8000e58 <EXTI4_IRQHandler+0xcc>)
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	2200      	movs	r2, #0
 8000d98:	2100      	movs	r1, #0
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	f001 f9a4 	bl	80020e8 <xQueueReceiveFromISR>
 8000da0:	4603      	mov	r3, r0
 8000da2:	2b01      	cmp	r3, #1
 8000da4:	d154      	bne.n	8000e50 <EXTI4_IRQHandler+0xc4>
		debouncing=0;
 8000da6:	4b2d      	ldr	r3, [pc, #180]	; (8000e5c <EXTI4_IRQHandler+0xd0>)
 8000da8:	2200      	movs	r2, #0
 8000daa:	601a      	str	r2, [r3, #0]
		/* USER CODE END EXTI4_IRQn 0 */

		while (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_4) != RESET)
 8000dac:	e04a      	b.n	8000e44 <EXTI4_IRQHandler+0xb8>
		{
			uint8_t count=0;
 8000dae:	2300      	movs	r3, #0
 8000db0:	71fb      	strb	r3, [r7, #7]
			count++;
 8000db2:	79fb      	ldrb	r3, [r7, #7]
 8000db4:	3301      	adds	r3, #1
 8000db6:	71fb      	strb	r3, [r7, #7]
			if (LL_GPIO_IsInputPinSet(GPIOB, LL_GPIO_PIN_4)) {
 8000db8:	f241 0110 	movw	r1, #4112	; 0x1010
 8000dbc:	4828      	ldr	r0, [pc, #160]	; (8000e60 <EXTI4_IRQHandler+0xd4>)
 8000dbe:	f7ff ff9b 	bl	8000cf8 <LL_GPIO_IsInputPinSet>
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d02e      	beq.n	8000e26 <EXTI4_IRQHandler+0x9a>
				debouncing++;
 8000dc8:	4b24      	ldr	r3, [pc, #144]	; (8000e5c <EXTI4_IRQHandler+0xd0>)
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	3301      	adds	r3, #1
 8000dce:	4a23      	ldr	r2, [pc, #140]	; (8000e5c <EXTI4_IRQHandler+0xd0>)
 8000dd0:	6013      	str	r3, [r2, #0]
				if(LL_GPIO_IsInputPinSet(GPIOB, LL_GPIO_PIN_4)&&debouncing>=1000){
 8000dd2:	f241 0110 	movw	r1, #4112	; 0x1010
 8000dd6:	4822      	ldr	r0, [pc, #136]	; (8000e60 <EXTI4_IRQHandler+0xd4>)
 8000dd8:	f7ff ff8e 	bl	8000cf8 <LL_GPIO_IsInputPinSet>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d024      	beq.n	8000e2c <EXTI4_IRQHandler+0xa0>
 8000de2:	4b1e      	ldr	r3, [pc, #120]	; (8000e5c <EXTI4_IRQHandler+0xd0>)
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000dea:	d31f      	bcc.n	8000e2c <EXTI4_IRQHandler+0xa0>
					LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_4);
 8000dec:	2010      	movs	r0, #16
 8000dee:	f7ff ff75 	bl	8000cdc <LL_EXTI_ClearFlag_0_31>
					button_event_t button_event = {2, END};
 8000df2:	1d3b      	adds	r3, r7, #4
 8000df4:	2100      	movs	r1, #0
 8000df6:	460a      	mov	r2, r1
 8000df8:	801a      	strh	r2, [r3, #0]
 8000dfa:	460a      	mov	r2, r1
 8000dfc:	709a      	strb	r2, [r3, #2]
 8000dfe:	2302      	movs	r3, #2
 8000e00:	713b      	strb	r3, [r7, #4]
 8000e02:	2301      	movs	r3, #1
 8000e04:	717b      	strb	r3, [r7, #5]
					BaseType_t	xHigherPriorityTaskWoken = pdFALSE;
 8000e06:	2300      	movs	r3, #0
 8000e08:	603b      	str	r3, [r7, #0]
					xQueueSendFromISR(button_event_queue,&button_event, &xHigherPriorityTaskWoken);
 8000e0a:	4b16      	ldr	r3, [pc, #88]	; (8000e64 <EXTI4_IRQHandler+0xd8>)
 8000e0c:	6818      	ldr	r0, [r3, #0]
 8000e0e:	463a      	mov	r2, r7
 8000e10:	1d39      	adds	r1, r7, #4
 8000e12:	2300      	movs	r3, #0
 8000e14:	f001 f804 	bl	8001e20 <xQueueGenericSendFromISR>
					xSemaphoreGiveFromISR(mutex_isr, NULL);
 8000e18:	4b0f      	ldr	r3, [pc, #60]	; (8000e58 <EXTI4_IRQHandler+0xcc>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	2100      	movs	r1, #0
 8000e1e:	4618      	mov	r0, r3
 8000e20:	f001 f863 	bl	8001eea <xQueueGiveFromISR>
 8000e24:	e002      	b.n	8000e2c <EXTI4_IRQHandler+0xa0>
				}
			}else debouncing=0;
 8000e26:	4b0d      	ldr	r3, [pc, #52]	; (8000e5c <EXTI4_IRQHandler+0xd0>)
 8000e28:	2200      	movs	r2, #0
 8000e2a:	601a      	str	r2, [r3, #0]
			/* USER CODE BEGIN LL_EXTI_LINE_4 */
			if (count/2500 > 0){
				LL_GPIO_TogglePin(GPIOA, LL_GPIO_PIN_1 | LL_GPIO_PIN_4);
				count=0;
			}
			LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_0 | LL_GPIO_PIN_2 | LL_GPIO_PIN_3 | LL_GPIO_PIN_5);
 8000e2c:	f642 512d 	movw	r1, #11565	; 0x2d2d
 8000e30:	480d      	ldr	r0, [pc, #52]	; (8000e68 <EXTI4_IRQHandler+0xdc>)
 8000e32:	f7ff ff86 	bl	8000d42 <LL_GPIO_ResetOutputPin>
			hienthi(88,88);
 8000e36:	2158      	movs	r1, #88	; 0x58
 8000e38:	2058      	movs	r0, #88	; 0x58
 8000e3a:	f7ff fc19 	bl	8000670 <hienthi>
			time=0;
 8000e3e:	4b0b      	ldr	r3, [pc, #44]	; (8000e6c <EXTI4_IRQHandler+0xe0>)
 8000e40:	2200      	movs	r2, #0
 8000e42:	601a      	str	r2, [r3, #0]
		while (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_4) != RESET)
 8000e44:	2010      	movs	r0, #16
 8000e46:	f7ff ff33 	bl	8000cb0 <LL_EXTI_IsActiveFlag_0_31>
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d1ae      	bne.n	8000dae <EXTI4_IRQHandler+0x22>
		/* USER CODE END EXTI4_IRQn 1 */
	}
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8000e50:	bf00      	nop
 8000e52:	3708      	adds	r7, #8
 8000e54:	46bd      	mov	sp, r7
 8000e56:	bd80      	pop	{r7, pc}
 8000e58:	20000034 	.word	0x20000034
 8000e5c:	20000038 	.word	0x20000038
 8000e60:	40010c00 	.word	0x40010c00
 8000e64:	20000030 	.word	0x20000030
 8000e68:	40010800 	.word	0x40010800
 8000e6c:	2000003c 	.word	0x2000003c

08000e70 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b082      	sub	sp, #8
 8000e74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
	if(xSemaphoreTakeFromISR(mutex_isr, NULL) == pdTRUE) {
 8000e76:	4b37      	ldr	r3, [pc, #220]	; (8000f54 <EXTI9_5_IRQHandler+0xe4>)
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	2100      	movs	r1, #0
 8000e7e:	4618      	mov	r0, r3
 8000e80:	f001 f932 	bl	80020e8 <xQueueReceiveFromISR>
 8000e84:	4603      	mov	r3, r0
 8000e86:	2b01      	cmp	r3, #1
 8000e88:	d15f      	bne.n	8000f4a <EXTI9_5_IRQHandler+0xda>
		debouncing=0;
 8000e8a:	4b33      	ldr	r3, [pc, #204]	; (8000f58 <EXTI9_5_IRQHandler+0xe8>)
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	601a      	str	r2, [r3, #0]
		/* USER CODE END EXTI9_5_IRQn 0 */
		while (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_5) != RESET)
 8000e90:	e055      	b.n	8000f3e <EXTI9_5_IRQHandler+0xce>
		{
			if (LL_GPIO_IsInputPinSet(GPIOB, LL_GPIO_PIN_5)) {
 8000e92:	f242 0120 	movw	r1, #8224	; 0x2020
 8000e96:	4831      	ldr	r0, [pc, #196]	; (8000f5c <EXTI9_5_IRQHandler+0xec>)
 8000e98:	f7ff ff2e 	bl	8000cf8 <LL_GPIO_IsInputPinSet>
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d039      	beq.n	8000f16 <EXTI9_5_IRQHandler+0xa6>
				debouncing++;
 8000ea2:	4b2d      	ldr	r3, [pc, #180]	; (8000f58 <EXTI9_5_IRQHandler+0xe8>)
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	3301      	adds	r3, #1
 8000ea8:	4a2b      	ldr	r2, [pc, #172]	; (8000f58 <EXTI9_5_IRQHandler+0xe8>)
 8000eaa:	6013      	str	r3, [r2, #0]
				if(LL_GPIO_IsInputPinSet(GPIOB, LL_GPIO_PIN_5)&&debouncing>=1000){
 8000eac:	f242 0120 	movw	r1, #8224	; 0x2020
 8000eb0:	482a      	ldr	r0, [pc, #168]	; (8000f5c <EXTI9_5_IRQHandler+0xec>)
 8000eb2:	f7ff ff21 	bl	8000cf8 <LL_GPIO_IsInputPinSet>
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d02f      	beq.n	8000f1c <EXTI9_5_IRQHandler+0xac>
 8000ebc:	4b26      	ldr	r3, [pc, #152]	; (8000f58 <EXTI9_5_IRQHandler+0xe8>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000ec4:	d32a      	bcc.n	8000f1c <EXTI9_5_IRQHandler+0xac>
					LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_5);
 8000ec6:	2020      	movs	r0, #32
 8000ec8:	f7ff ff08 	bl	8000cdc <LL_EXTI_ClearFlag_0_31>
					xSemaphoreGiveFromISR(mutex_isr, NULL);
 8000ecc:	4b21      	ldr	r3, [pc, #132]	; (8000f54 <EXTI9_5_IRQHandler+0xe4>)
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	2100      	movs	r1, #0
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	f001 f809 	bl	8001eea <xQueueGiveFromISR>
					button_event_t button_event = {3, END};
 8000ed8:	1d3b      	adds	r3, r7, #4
 8000eda:	2100      	movs	r1, #0
 8000edc:	460a      	mov	r2, r1
 8000ede:	801a      	strh	r2, [r3, #0]
 8000ee0:	460a      	mov	r2, r1
 8000ee2:	709a      	strb	r2, [r3, #2]
 8000ee4:	2303      	movs	r3, #3
 8000ee6:	713b      	strb	r3, [r7, #4]
 8000ee8:	2301      	movs	r3, #1
 8000eea:	717b      	strb	r3, [r7, #5]
					BaseType_t	xHigherPriorityTaskWoken = pdFALSE;
 8000eec:	2300      	movs	r3, #0
 8000eee:	603b      	str	r3, [r7, #0]
					xQueueSendFromISR(button_event_queue,&button_event, &xHigherPriorityTaskWoken);
 8000ef0:	4b1b      	ldr	r3, [pc, #108]	; (8000f60 <EXTI9_5_IRQHandler+0xf0>)
 8000ef2:	6818      	ldr	r0, [r3, #0]
 8000ef4:	463a      	mov	r2, r7
 8000ef6:	1d39      	adds	r1, r7, #4
 8000ef8:	2300      	movs	r3, #0
 8000efa:	f000 ff91 	bl	8001e20 <xQueueGenericSendFromISR>
					portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8000efe:	683b      	ldr	r3, [r7, #0]
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d00b      	beq.n	8000f1c <EXTI9_5_IRQHandler+0xac>
 8000f04:	4b17      	ldr	r3, [pc, #92]	; (8000f64 <EXTI9_5_IRQHandler+0xf4>)
 8000f06:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000f0a:	601a      	str	r2, [r3, #0]
 8000f0c:	f3bf 8f4f 	dsb	sy
 8000f10:	f3bf 8f6f 	isb	sy
 8000f14:	e002      	b.n	8000f1c <EXTI9_5_IRQHandler+0xac>
				}
			}else debouncing=0;
 8000f16:	4b10      	ldr	r3, [pc, #64]	; (8000f58 <EXTI9_5_IRQHandler+0xe8>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	601a      	str	r2, [r3, #0]
			/* USER CODE BEGIN LL_EXTI_LINE_5 */
			LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_0 | LL_GPIO_PIN_1 | LL_GPIO_PIN_4 | LL_GPIO_PIN_5);
 8000f1c:	f243 3133 	movw	r1, #13107	; 0x3333
 8000f20:	4811      	ldr	r0, [pc, #68]	; (8000f68 <EXTI9_5_IRQHandler+0xf8>)
 8000f22:	f7ff ff0e 	bl	8000d42 <LL_GPIO_ResetOutputPin>
			LL_GPIO_SetOutputPin(GPIOA, LL_GPIO_PIN_2 | LL_GPIO_PIN_3);
 8000f26:	f640 410c 	movw	r1, #3084	; 0xc0c
 8000f2a:	480f      	ldr	r0, [pc, #60]	; (8000f68 <EXTI9_5_IRQHandler+0xf8>)
 8000f2c:	f7ff fefa 	bl	8000d24 <LL_GPIO_SetOutputPin>
			hienthi(00,00);
 8000f30:	2100      	movs	r1, #0
 8000f32:	2000      	movs	r0, #0
 8000f34:	f7ff fb9c 	bl	8000670 <hienthi>
			time=43;
 8000f38:	4b0c      	ldr	r3, [pc, #48]	; (8000f6c <EXTI9_5_IRQHandler+0xfc>)
 8000f3a:	222b      	movs	r2, #43	; 0x2b
 8000f3c:	601a      	str	r2, [r3, #0]
		while (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_5) != RESET)
 8000f3e:	2020      	movs	r0, #32
 8000f40:	f7ff feb6 	bl	8000cb0 <LL_EXTI_IsActiveFlag_0_31>
 8000f44:	4603      	mov	r3, r0
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d1a3      	bne.n	8000e92 <EXTI9_5_IRQHandler+0x22>
	/* USER CODE END EXTI9_5_IRQn 1 */
	}
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8000f4a:	bf00      	nop
 8000f4c:	3708      	adds	r7, #8
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}
 8000f52:	bf00      	nop
 8000f54:	20000034 	.word	0x20000034
 8000f58:	20000038 	.word	0x20000038
 8000f5c:	40010c00 	.word	0x40010c00
 8000f60:	20000030 	.word	0x20000030
 8000f64:	e000ed04 	.word	0xe000ed04
 8000f68:	40010800 	.word	0x40010800
 8000f6c:	2000003c 	.word	0x2000003c

08000f70 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */
	UARTStdioIntHandler();
 8000f74:	f002 ff36 	bl	8003de4 <UARTStdioIntHandler>
  /* USER CODE END USART3_IRQn 0 */
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8000f78:	bf00      	nop
 8000f7a:	bd80      	pop	{r7, pc}

08000f7c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b084      	sub	sp, #16
 8000f80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */
	if(xSemaphoreTakeFromISR(mutex_isr, NULL) == pdTRUE) {
 8000f82:	4b36      	ldr	r3, [pc, #216]	; (800105c <EXTI15_10_IRQHandler+0xe0>)
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	2200      	movs	r2, #0
 8000f88:	2100      	movs	r1, #0
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	f001 f8ac 	bl	80020e8 <xQueueReceiveFromISR>
 8000f90:	4603      	mov	r3, r0
 8000f92:	2b01      	cmp	r3, #1
 8000f94:	d15e      	bne.n	8001054 <EXTI15_10_IRQHandler+0xd8>
	/* USER CODE BEGIN EXTI15_10_IRQn 0 */
		uint32_t timestamp=0;
 8000f96:	2300      	movs	r3, #0
 8000f98:	60fb      	str	r3, [r7, #12]

		debouncing=0;
 8000f9a:	4b31      	ldr	r3, [pc, #196]	; (8001060 <EXTI15_10_IRQHandler+0xe4>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	601a      	str	r2, [r3, #0]
		/* USER CODE END EXTI15_10_IRQn 0 */
		while (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_12) != RESET)
 8000fa0:	e051      	b.n	8001046 <EXTI15_10_IRQHandler+0xca>
		{
			timestamp++;
 8000fa2:	68fb      	ldr	r3, [r7, #12]
 8000fa4:	3301      	adds	r3, #1
 8000fa6:	60fb      	str	r3, [r7, #12]
			if (LL_GPIO_IsInputPinSet(GPIOB, LL_GPIO_PIN_12)) {
 8000fa8:	492e      	ldr	r1, [pc, #184]	; (8001064 <EXTI15_10_IRQHandler+0xe8>)
 8000faa:	482f      	ldr	r0, [pc, #188]	; (8001068 <EXTI15_10_IRQHandler+0xec>)
 8000fac:	f7ff fea4 	bl	8000cf8 <LL_GPIO_IsInputPinSet>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d033      	beq.n	800101e <EXTI15_10_IRQHandler+0xa2>
				debouncing++;
 8000fb6:	4b2a      	ldr	r3, [pc, #168]	; (8001060 <EXTI15_10_IRQHandler+0xe4>)
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	3301      	adds	r3, #1
 8000fbc:	4a28      	ldr	r2, [pc, #160]	; (8001060 <EXTI15_10_IRQHandler+0xe4>)
 8000fbe:	6013      	str	r3, [r2, #0]
				if(LL_GPIO_IsInputPinSet(GPIOB, LL_GPIO_PIN_12)&&debouncing>=1000){
 8000fc0:	4928      	ldr	r1, [pc, #160]	; (8001064 <EXTI15_10_IRQHandler+0xe8>)
 8000fc2:	4829      	ldr	r0, [pc, #164]	; (8001068 <EXTI15_10_IRQHandler+0xec>)
 8000fc4:	f7ff fe98 	bl	8000cf8 <LL_GPIO_IsInputPinSet>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d02a      	beq.n	8001024 <EXTI15_10_IRQHandler+0xa8>
 8000fce:	4b24      	ldr	r3, [pc, #144]	; (8001060 <EXTI15_10_IRQHandler+0xe4>)
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000fd6:	d325      	bcc.n	8001024 <EXTI15_10_IRQHandler+0xa8>
					LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_12);
 8000fd8:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8000fdc:	f7ff fe7e 	bl	8000cdc <LL_EXTI_ClearFlag_0_31>
					xSemaphoreGiveFromISR(mutex_isr, NULL);
 8000fe0:	4b1e      	ldr	r3, [pc, #120]	; (800105c <EXTI15_10_IRQHandler+0xe0>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	2100      	movs	r1, #0
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	f000 ff7f 	bl	8001eea <xQueueGiveFromISR>
					timestamp=timestamp/(TICK_FREQUENCY_HZ * 60);
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	0adb      	lsrs	r3, r3, #11
 8000ff0:	4a1e      	ldr	r2, [pc, #120]	; (800106c <EXTI15_10_IRQHandler+0xf0>)
 8000ff2:	fba2 2303 	umull	r2, r3, r2, r3
 8000ff6:	09db      	lsrs	r3, r3, #7
 8000ff8:	60fb      	str	r3, [r7, #12]
					button_event_t button_event = {1, END, timestamp};
 8000ffa:	2301      	movs	r3, #1
 8000ffc:	723b      	strb	r3, [r7, #8]
 8000ffe:	2301      	movs	r3, #1
 8001000:	727b      	strb	r3, [r7, #9]
 8001002:	68fb      	ldr	r3, [r7, #12]
 8001004:	b2db      	uxtb	r3, r3
 8001006:	72bb      	strb	r3, [r7, #10]
					BaseType_t	xHigherPriorityTaskWoken = pdFALSE;
 8001008:	2300      	movs	r3, #0
 800100a:	607b      	str	r3, [r7, #4]
					xQueueSendFromISR(button_event_queue,&button_event, &xHigherPriorityTaskWoken);
 800100c:	4b18      	ldr	r3, [pc, #96]	; (8001070 <EXTI15_10_IRQHandler+0xf4>)
 800100e:	6818      	ldr	r0, [r3, #0]
 8001010:	1d3a      	adds	r2, r7, #4
 8001012:	f107 0108 	add.w	r1, r7, #8
 8001016:	2300      	movs	r3, #0
 8001018:	f000 ff02 	bl	8001e20 <xQueueGenericSendFromISR>
 800101c:	e002      	b.n	8001024 <EXTI15_10_IRQHandler+0xa8>
				}
			}else debouncing=0;
 800101e:	4b10      	ldr	r3, [pc, #64]	; (8001060 <EXTI15_10_IRQHandler+0xe4>)
 8001020:	2200      	movs	r2, #0
 8001022:	601a      	str	r2, [r3, #0]

			/* USER CODE BEGIN LL_EXTI_LINE_12 */
			LL_GPIO_SetOutputPin(GPIOA, LL_GPIO_PIN_0 | LL_GPIO_PIN_5);
 8001024:	f242 1121 	movw	r1, #8481	; 0x2121
 8001028:	4812      	ldr	r0, [pc, #72]	; (8001074 <EXTI15_10_IRQHandler+0xf8>)
 800102a:	f7ff fe7b 	bl	8000d24 <LL_GPIO_SetOutputPin>
			LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_1 | LL_GPIO_PIN_2 | LL_GPIO_PIN_3 | LL_GPIO_PIN_4);
 800102e:	f641 611e 	movw	r1, #7710	; 0x1e1e
 8001032:	4810      	ldr	r0, [pc, #64]	; (8001074 <EXTI15_10_IRQHandler+0xf8>)
 8001034:	f7ff fe85 	bl	8000d42 <LL_GPIO_ResetOutputPin>
			hienthi(00,00);
 8001038:	2100      	movs	r1, #0
 800103a:	2000      	movs	r0, #0
 800103c:	f7ff fb18 	bl	8000670 <hienthi>
			time=20;
 8001040:	4b0d      	ldr	r3, [pc, #52]	; (8001078 <EXTI15_10_IRQHandler+0xfc>)
 8001042:	2214      	movs	r2, #20
 8001044:	601a      	str	r2, [r3, #0]
		while (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_12) != RESET)
 8001046:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800104a:	f7ff fe31 	bl	8000cb0 <LL_EXTI_IsActiveFlag_0_31>
 800104e:	4603      	mov	r3, r0
 8001050:	2b00      	cmp	r3, #0
 8001052:	d1a6      	bne.n	8000fa2 <EXTI15_10_IRQHandler+0x26>
	/* USER CODE END EXTI15_10_IRQn 1 */
	}
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001054:	bf00      	nop
 8001056:	3710      	adds	r7, #16
 8001058:	46bd      	mov	sp, r7
 800105a:	bd80      	pop	{r7, pc}
 800105c:	20000034 	.word	0x20000034
 8001060:	20000038 	.word	0x20000038
 8001064:	04100010 	.word	0x04100010
 8001068:	40010c00 	.word	0x40010c00
 800106c:	0023ca99 	.word	0x0023ca99
 8001070:	20000030 	.word	0x20000030
 8001074:	40010800 	.word	0x40010800
 8001078:	2000003c 	.word	0x2000003c

0800107c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800107c:	b480      	push	{r7}
 800107e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001080:	bf00      	nop
 8001082:	46bd      	mov	sp, r7
 8001084:	bc80      	pop	{r7}
 8001086:	4770      	bx	lr

08001088 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001088:	f7ff fff8 	bl	800107c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800108c:	480b      	ldr	r0, [pc, #44]	; (80010bc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800108e:	490c      	ldr	r1, [pc, #48]	; (80010c0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001090:	4a0c      	ldr	r2, [pc, #48]	; (80010c4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001092:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001094:	e002      	b.n	800109c <LoopCopyDataInit>

08001096 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001096:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001098:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800109a:	3304      	adds	r3, #4

0800109c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800109c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800109e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010a0:	d3f9      	bcc.n	8001096 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010a2:	4a09      	ldr	r2, [pc, #36]	; (80010c8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80010a4:	4c09      	ldr	r4, [pc, #36]	; (80010cc <LoopFillZerobss+0x1e>)
  movs r3, #0
 80010a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010a8:	e001      	b.n	80010ae <LoopFillZerobss>

080010aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80010ac:	3204      	adds	r2, #4

080010ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80010ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010b0:	d3fb      	bcc.n	80010aa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80010b2:	f002 ff6d 	bl	8003f90 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80010b6:	f7ff fb41 	bl	800073c <main>
  bx lr
 80010ba:	4770      	bx	lr
  ldr r0, =_sdata
 80010bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80010c0:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 80010c4:	08004104 	.word	0x08004104
  ldr r2, =_sbss
 80010c8:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 80010cc:	200049fc 	.word	0x200049fc

080010d0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80010d0:	e7fe      	b.n	80010d0 <ADC1_2_IRQHandler>
	...

080010d4 <LL_EXTI_EnableIT_0_31>:
{
 80010d4:	b480      	push	{r7}
 80010d6:	b083      	sub	sp, #12
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 80010dc:	4b05      	ldr	r3, [pc, #20]	; (80010f4 <LL_EXTI_EnableIT_0_31+0x20>)
 80010de:	681a      	ldr	r2, [r3, #0]
 80010e0:	4904      	ldr	r1, [pc, #16]	; (80010f4 <LL_EXTI_EnableIT_0_31+0x20>)
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	4313      	orrs	r3, r2
 80010e6:	600b      	str	r3, [r1, #0]
}
 80010e8:	bf00      	nop
 80010ea:	370c      	adds	r7, #12
 80010ec:	46bd      	mov	sp, r7
 80010ee:	bc80      	pop	{r7}
 80010f0:	4770      	bx	lr
 80010f2:	bf00      	nop
 80010f4:	40010400 	.word	0x40010400

080010f8 <LL_EXTI_DisableIT_0_31>:
{
 80010f8:	b480      	push	{r7}
 80010fa:	b083      	sub	sp, #12
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 8001100:	4b05      	ldr	r3, [pc, #20]	; (8001118 <LL_EXTI_DisableIT_0_31+0x20>)
 8001102:	681a      	ldr	r2, [r3, #0]
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	43db      	mvns	r3, r3
 8001108:	4903      	ldr	r1, [pc, #12]	; (8001118 <LL_EXTI_DisableIT_0_31+0x20>)
 800110a:	4013      	ands	r3, r2
 800110c:	600b      	str	r3, [r1, #0]
}
 800110e:	bf00      	nop
 8001110:	370c      	adds	r7, #12
 8001112:	46bd      	mov	sp, r7
 8001114:	bc80      	pop	{r7}
 8001116:	4770      	bx	lr
 8001118:	40010400 	.word	0x40010400

0800111c <LL_EXTI_EnableEvent_0_31>:
{
 800111c:	b480      	push	{r7}
 800111e:	b083      	sub	sp, #12
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR, ExtiLine);
 8001124:	4b05      	ldr	r3, [pc, #20]	; (800113c <LL_EXTI_EnableEvent_0_31+0x20>)
 8001126:	685a      	ldr	r2, [r3, #4]
 8001128:	4904      	ldr	r1, [pc, #16]	; (800113c <LL_EXTI_EnableEvent_0_31+0x20>)
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	4313      	orrs	r3, r2
 800112e:	604b      	str	r3, [r1, #4]
}
 8001130:	bf00      	nop
 8001132:	370c      	adds	r7, #12
 8001134:	46bd      	mov	sp, r7
 8001136:	bc80      	pop	{r7}
 8001138:	4770      	bx	lr
 800113a:	bf00      	nop
 800113c:	40010400 	.word	0x40010400

08001140 <LL_EXTI_DisableEvent_0_31>:
{
 8001140:	b480      	push	{r7}
 8001142:	b083      	sub	sp, #12
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 8001148:	4b05      	ldr	r3, [pc, #20]	; (8001160 <LL_EXTI_DisableEvent_0_31+0x20>)
 800114a:	685a      	ldr	r2, [r3, #4]
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	43db      	mvns	r3, r3
 8001150:	4903      	ldr	r1, [pc, #12]	; (8001160 <LL_EXTI_DisableEvent_0_31+0x20>)
 8001152:	4013      	ands	r3, r2
 8001154:	604b      	str	r3, [r1, #4]
}
 8001156:	bf00      	nop
 8001158:	370c      	adds	r7, #12
 800115a:	46bd      	mov	sp, r7
 800115c:	bc80      	pop	{r7}
 800115e:	4770      	bx	lr
 8001160:	40010400 	.word	0x40010400

08001164 <LL_EXTI_EnableRisingTrig_0_31>:
{
 8001164:	b480      	push	{r7}
 8001166:	b083      	sub	sp, #12
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR, ExtiLine);
 800116c:	4b05      	ldr	r3, [pc, #20]	; (8001184 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800116e:	689a      	ldr	r2, [r3, #8]
 8001170:	4904      	ldr	r1, [pc, #16]	; (8001184 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	4313      	orrs	r3, r2
 8001176:	608b      	str	r3, [r1, #8]
}
 8001178:	bf00      	nop
 800117a:	370c      	adds	r7, #12
 800117c:	46bd      	mov	sp, r7
 800117e:	bc80      	pop	{r7}
 8001180:	4770      	bx	lr
 8001182:	bf00      	nop
 8001184:	40010400 	.word	0x40010400

08001188 <LL_EXTI_DisableRisingTrig_0_31>:
{
 8001188:	b480      	push	{r7}
 800118a:	b083      	sub	sp, #12
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 8001190:	4b05      	ldr	r3, [pc, #20]	; (80011a8 <LL_EXTI_DisableRisingTrig_0_31+0x20>)
 8001192:	689a      	ldr	r2, [r3, #8]
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	43db      	mvns	r3, r3
 8001198:	4903      	ldr	r1, [pc, #12]	; (80011a8 <LL_EXTI_DisableRisingTrig_0_31+0x20>)
 800119a:	4013      	ands	r3, r2
 800119c:	608b      	str	r3, [r1, #8]
}
 800119e:	bf00      	nop
 80011a0:	370c      	adds	r7, #12
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bc80      	pop	{r7}
 80011a6:	4770      	bx	lr
 80011a8:	40010400 	.word	0x40010400

080011ac <LL_EXTI_EnableFallingTrig_0_31>:
{
 80011ac:	b480      	push	{r7}
 80011ae:	b083      	sub	sp, #12
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR, ExtiLine);
 80011b4:	4b05      	ldr	r3, [pc, #20]	; (80011cc <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 80011b6:	68da      	ldr	r2, [r3, #12]
 80011b8:	4904      	ldr	r1, [pc, #16]	; (80011cc <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	4313      	orrs	r3, r2
 80011be:	60cb      	str	r3, [r1, #12]
}
 80011c0:	bf00      	nop
 80011c2:	370c      	adds	r7, #12
 80011c4:	46bd      	mov	sp, r7
 80011c6:	bc80      	pop	{r7}
 80011c8:	4770      	bx	lr
 80011ca:	bf00      	nop
 80011cc:	40010400 	.word	0x40010400

080011d0 <LL_EXTI_DisableFallingTrig_0_31>:
{
 80011d0:	b480      	push	{r7}
 80011d2:	b083      	sub	sp, #12
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 80011d8:	4b05      	ldr	r3, [pc, #20]	; (80011f0 <LL_EXTI_DisableFallingTrig_0_31+0x20>)
 80011da:	68da      	ldr	r2, [r3, #12]
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	43db      	mvns	r3, r3
 80011e0:	4903      	ldr	r1, [pc, #12]	; (80011f0 <LL_EXTI_DisableFallingTrig_0_31+0x20>)
 80011e2:	4013      	ands	r3, r2
 80011e4:	60cb      	str	r3, [r1, #12]
}
 80011e6:	bf00      	nop
 80011e8:	370c      	adds	r7, #12
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bc80      	pop	{r7}
 80011ee:	4770      	bx	lr
 80011f0:	40010400 	.word	0x40010400

080011f4 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b084      	sub	sp, #16
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 80011fc:	2300      	movs	r3, #0
 80011fe:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_EXTI_LINE_0_31(EXTI_InitStruct->Line_0_31));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	791b      	ldrb	r3, [r3, #4]
 8001204:	2b00      	cmp	r3, #0
 8001206:	d065      	beq.n	80012d4 <LL_EXTI_Init+0xe0>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	2b00      	cmp	r3, #0
 800120e:	d06b      	beq.n	80012e8 <LL_EXTI_Init+0xf4>
    {
      switch (EXTI_InitStruct->Mode)
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	795b      	ldrb	r3, [r3, #5]
 8001214:	2b02      	cmp	r3, #2
 8001216:	d01c      	beq.n	8001252 <LL_EXTI_Init+0x5e>
 8001218:	2b02      	cmp	r3, #2
 800121a:	dc25      	bgt.n	8001268 <LL_EXTI_Init+0x74>
 800121c:	2b00      	cmp	r3, #0
 800121e:	d002      	beq.n	8001226 <LL_EXTI_Init+0x32>
 8001220:	2b01      	cmp	r3, #1
 8001222:	d00b      	beq.n	800123c <LL_EXTI_Init+0x48>
 8001224:	e020      	b.n	8001268 <LL_EXTI_Init+0x74>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	4618      	mov	r0, r3
 800122c:	f7ff ff88 	bl	8001140 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	4618      	mov	r0, r3
 8001236:	f7ff ff4d 	bl	80010d4 <LL_EXTI_EnableIT_0_31>
          break;
 800123a:	e018      	b.n	800126e <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	4618      	mov	r0, r3
 8001242:	f7ff ff59 	bl	80010f8 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	4618      	mov	r0, r3
 800124c:	f7ff ff66 	bl	800111c <LL_EXTI_EnableEvent_0_31>
          break;
 8001250:	e00d      	b.n	800126e <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	4618      	mov	r0, r3
 8001258:	f7ff ff3c 	bl	80010d4 <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	4618      	mov	r0, r3
 8001262:	f7ff ff5b 	bl	800111c <LL_EXTI_EnableEvent_0_31>
          break;
 8001266:	e002      	b.n	800126e <LL_EXTI_Init+0x7a>
        default:
          status = ERROR;
 8001268:	2301      	movs	r3, #1
 800126a:	73fb      	strb	r3, [r7, #15]
          break;
 800126c:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	799b      	ldrb	r3, [r3, #6]
 8001272:	2b00      	cmp	r3, #0
 8001274:	d038      	beq.n	80012e8 <LL_EXTI_Init+0xf4>
      {
        switch (EXTI_InitStruct->Trigger)
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	799b      	ldrb	r3, [r3, #6]
 800127a:	2b03      	cmp	r3, #3
 800127c:	d01c      	beq.n	80012b8 <LL_EXTI_Init+0xc4>
 800127e:	2b03      	cmp	r3, #3
 8001280:	dc25      	bgt.n	80012ce <LL_EXTI_Init+0xda>
 8001282:	2b01      	cmp	r3, #1
 8001284:	d002      	beq.n	800128c <LL_EXTI_Init+0x98>
 8001286:	2b02      	cmp	r3, #2
 8001288:	d00b      	beq.n	80012a2 <LL_EXTI_Init+0xae>
 800128a:	e020      	b.n	80012ce <LL_EXTI_Init+0xda>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	4618      	mov	r0, r3
 8001292:	f7ff ff9d 	bl	80011d0 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	4618      	mov	r0, r3
 800129c:	f7ff ff62 	bl	8001164 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 80012a0:	e022      	b.n	80012e8 <LL_EXTI_Init+0xf4>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	4618      	mov	r0, r3
 80012a8:	f7ff ff6e 	bl	8001188 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	4618      	mov	r0, r3
 80012b2:	f7ff ff7b 	bl	80011ac <LL_EXTI_EnableFallingTrig_0_31>
            break;
 80012b6:	e017      	b.n	80012e8 <LL_EXTI_Init+0xf4>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	4618      	mov	r0, r3
 80012be:	f7ff ff51 	bl	8001164 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	4618      	mov	r0, r3
 80012c8:	f7ff ff70 	bl	80011ac <LL_EXTI_EnableFallingTrig_0_31>
            break;
 80012cc:	e00c      	b.n	80012e8 <LL_EXTI_Init+0xf4>
          default:
            status = ERROR;
 80012ce:	2301      	movs	r3, #1
 80012d0:	73fb      	strb	r3, [r7, #15]
            break;
 80012d2:	e009      	b.n	80012e8 <LL_EXTI_Init+0xf4>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	4618      	mov	r0, r3
 80012da:	f7ff ff0d 	bl	80010f8 <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	4618      	mov	r0, r3
 80012e4:	f7ff ff2c 	bl	8001140 <LL_EXTI_DisableEvent_0_31>
  }
  return status;
 80012e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80012ea:	4618      	mov	r0, r3
 80012ec:	3710      	adds	r7, #16
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}

080012f2 <LL_GPIO_SetPinMode>:
{
 80012f2:	b490      	push	{r4, r7}
 80012f4:	b088      	sub	sp, #32
 80012f6:	af00      	add	r7, sp, #0
 80012f8:	60f8      	str	r0, [r7, #12]
 80012fa:	60b9      	str	r1, [r7, #8]
 80012fc:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 80012fe:	68fb      	ldr	r3, [r7, #12]
 8001300:	461a      	mov	r2, r3
 8001302:	68bb      	ldr	r3, [r7, #8]
 8001304:	0e1b      	lsrs	r3, r3, #24
 8001306:	4413      	add	r3, r2
 8001308:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, ((GPIO_CRL_CNF0 | GPIO_CRL_MODE0) << (POSITION_VAL(Pin) * 4U)), (Mode << (POSITION_VAL(Pin) * 4U)));
 800130a:	6822      	ldr	r2, [r4, #0]
 800130c:	68bb      	ldr	r3, [r7, #8]
 800130e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001310:	697b      	ldr	r3, [r7, #20]
 8001312:	fa93 f3a3 	rbit	r3, r3
 8001316:	613b      	str	r3, [r7, #16]
  return result;
 8001318:	693b      	ldr	r3, [r7, #16]
 800131a:	fab3 f383 	clz	r3, r3
 800131e:	b2db      	uxtb	r3, r3
 8001320:	009b      	lsls	r3, r3, #2
 8001322:	210f      	movs	r1, #15
 8001324:	fa01 f303 	lsl.w	r3, r1, r3
 8001328:	43db      	mvns	r3, r3
 800132a:	401a      	ands	r2, r3
 800132c:	68bb      	ldr	r3, [r7, #8]
 800132e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001330:	69fb      	ldr	r3, [r7, #28]
 8001332:	fa93 f3a3 	rbit	r3, r3
 8001336:	61bb      	str	r3, [r7, #24]
  return result;
 8001338:	69bb      	ldr	r3, [r7, #24]
 800133a:	fab3 f383 	clz	r3, r3
 800133e:	b2db      	uxtb	r3, r3
 8001340:	009b      	lsls	r3, r3, #2
 8001342:	6879      	ldr	r1, [r7, #4]
 8001344:	fa01 f303 	lsl.w	r3, r1, r3
 8001348:	4313      	orrs	r3, r2
 800134a:	6023      	str	r3, [r4, #0]
}
 800134c:	bf00      	nop
 800134e:	3720      	adds	r7, #32
 8001350:	46bd      	mov	sp, r7
 8001352:	bc90      	pop	{r4, r7}
 8001354:	4770      	bx	lr

08001356 <LL_GPIO_SetPinSpeed>:
{
 8001356:	b490      	push	{r4, r7}
 8001358:	b088      	sub	sp, #32
 800135a:	af00      	add	r7, sp, #0
 800135c:	60f8      	str	r0, [r7, #12]
 800135e:	60b9      	str	r1, [r7, #8]
 8001360:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	461a      	mov	r2, r3
 8001366:	68bb      	ldr	r3, [r7, #8]
 8001368:	0e1b      	lsrs	r3, r3, #24
 800136a:	4413      	add	r3, r2
 800136c:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, (GPIO_CRL_MODE0 << (POSITION_VAL(Pin) * 4U)),
 800136e:	6822      	ldr	r2, [r4, #0]
 8001370:	68bb      	ldr	r3, [r7, #8]
 8001372:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001374:	697b      	ldr	r3, [r7, #20]
 8001376:	fa93 f3a3 	rbit	r3, r3
 800137a:	613b      	str	r3, [r7, #16]
  return result;
 800137c:	693b      	ldr	r3, [r7, #16]
 800137e:	fab3 f383 	clz	r3, r3
 8001382:	b2db      	uxtb	r3, r3
 8001384:	009b      	lsls	r3, r3, #2
 8001386:	2103      	movs	r1, #3
 8001388:	fa01 f303 	lsl.w	r3, r1, r3
 800138c:	43db      	mvns	r3, r3
 800138e:	401a      	ands	r2, r3
 8001390:	68bb      	ldr	r3, [r7, #8]
 8001392:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001394:	69fb      	ldr	r3, [r7, #28]
 8001396:	fa93 f3a3 	rbit	r3, r3
 800139a:	61bb      	str	r3, [r7, #24]
  return result;
 800139c:	69bb      	ldr	r3, [r7, #24]
 800139e:	fab3 f383 	clz	r3, r3
 80013a2:	b2db      	uxtb	r3, r3
 80013a4:	009b      	lsls	r3, r3, #2
 80013a6:	6879      	ldr	r1, [r7, #4]
 80013a8:	fa01 f303 	lsl.w	r3, r1, r3
 80013ac:	4313      	orrs	r3, r2
 80013ae:	6023      	str	r3, [r4, #0]
}
 80013b0:	bf00      	nop
 80013b2:	3720      	adds	r7, #32
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bc90      	pop	{r4, r7}
 80013b8:	4770      	bx	lr

080013ba <LL_GPIO_SetPinOutputType>:
{
 80013ba:	b490      	push	{r4, r7}
 80013bc:	b088      	sub	sp, #32
 80013be:	af00      	add	r7, sp, #0
 80013c0:	60f8      	str	r0, [r7, #12]
 80013c2:	60b9      	str	r1, [r7, #8]
 80013c4:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	461a      	mov	r2, r3
 80013ca:	68bb      	ldr	r3, [r7, #8]
 80013cc:	0e1b      	lsrs	r3, r3, #24
 80013ce:	4413      	add	r3, r2
 80013d0:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, (GPIO_CRL_CNF0_0 << (POSITION_VAL(Pin) * 4U)),
 80013d2:	6822      	ldr	r2, [r4, #0]
 80013d4:	68bb      	ldr	r3, [r7, #8]
 80013d6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013d8:	697b      	ldr	r3, [r7, #20]
 80013da:	fa93 f3a3 	rbit	r3, r3
 80013de:	613b      	str	r3, [r7, #16]
  return result;
 80013e0:	693b      	ldr	r3, [r7, #16]
 80013e2:	fab3 f383 	clz	r3, r3
 80013e6:	b2db      	uxtb	r3, r3
 80013e8:	009b      	lsls	r3, r3, #2
 80013ea:	2104      	movs	r1, #4
 80013ec:	fa01 f303 	lsl.w	r3, r1, r3
 80013f0:	43db      	mvns	r3, r3
 80013f2:	401a      	ands	r2, r3
 80013f4:	68bb      	ldr	r3, [r7, #8]
 80013f6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013f8:	69fb      	ldr	r3, [r7, #28]
 80013fa:	fa93 f3a3 	rbit	r3, r3
 80013fe:	61bb      	str	r3, [r7, #24]
  return result;
 8001400:	69bb      	ldr	r3, [r7, #24]
 8001402:	fab3 f383 	clz	r3, r3
 8001406:	b2db      	uxtb	r3, r3
 8001408:	009b      	lsls	r3, r3, #2
 800140a:	6879      	ldr	r1, [r7, #4]
 800140c:	fa01 f303 	lsl.w	r3, r1, r3
 8001410:	4313      	orrs	r3, r2
 8001412:	6023      	str	r3, [r4, #0]
}
 8001414:	bf00      	nop
 8001416:	3720      	adds	r7, #32
 8001418:	46bd      	mov	sp, r7
 800141a:	bc90      	pop	{r4, r7}
 800141c:	4770      	bx	lr

0800141e <LL_GPIO_SetPinPull>:
{
 800141e:	b480      	push	{r7}
 8001420:	b087      	sub	sp, #28
 8001422:	af00      	add	r7, sp, #0
 8001424:	60f8      	str	r0, [r7, #12]
 8001426:	60b9      	str	r1, [r7, #8]
 8001428:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->ODR, (Pin >> GPIO_PIN_MASK_POS), Pull << (POSITION_VAL(Pin >> GPIO_PIN_MASK_POS)));
 800142a:	68fb      	ldr	r3, [r7, #12]
 800142c:	68da      	ldr	r2, [r3, #12]
 800142e:	68bb      	ldr	r3, [r7, #8]
 8001430:	0a1b      	lsrs	r3, r3, #8
 8001432:	43db      	mvns	r3, r3
 8001434:	401a      	ands	r2, r3
 8001436:	68bb      	ldr	r3, [r7, #8]
 8001438:	0a1b      	lsrs	r3, r3, #8
 800143a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800143c:	697b      	ldr	r3, [r7, #20]
 800143e:	fa93 f3a3 	rbit	r3, r3
 8001442:	613b      	str	r3, [r7, #16]
  return result;
 8001444:	693b      	ldr	r3, [r7, #16]
 8001446:	fab3 f383 	clz	r3, r3
 800144a:	b2db      	uxtb	r3, r3
 800144c:	4619      	mov	r1, r3
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	408b      	lsls	r3, r1
 8001452:	431a      	orrs	r2, r3
 8001454:	68fb      	ldr	r3, [r7, #12]
 8001456:	60da      	str	r2, [r3, #12]
}
 8001458:	bf00      	nop
 800145a:	371c      	adds	r7, #28
 800145c:	46bd      	mov	sp, r7
 800145e:	bc80      	pop	{r7}
 8001460:	4770      	bx	lr

08001462 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8001462:	b580      	push	{r7, lr}
 8001464:	b088      	sub	sp, #32
 8001466:	af00      	add	r7, sp, #0
 8001468:	6078      	str	r0, [r7, #4]
 800146a:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_PIN(GPIO_InitStruct->Pin));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */

  pinmask = ((GPIO_InitStruct->Pin) << GPIO_PIN_MASK_POS) >> GPIO_PIN_NB;
 800146c:	683b      	ldr	r3, [r7, #0]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	021b      	lsls	r3, r3, #8
 8001472:	0c1b      	lsrs	r3, r3, #16
 8001474:	617b      	str	r3, [r7, #20]
 8001476:	697b      	ldr	r3, [r7, #20]
 8001478:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800147a:	693b      	ldr	r3, [r7, #16]
 800147c:	fa93 f3a3 	rbit	r3, r3
 8001480:	60fb      	str	r3, [r7, #12]
  return result;
 8001482:	68fb      	ldr	r3, [r7, #12]
  pinpos = POSITION_VAL(pinmask);
 8001484:	fab3 f383 	clz	r3, r3
 8001488:	b2db      	uxtb	r3, r3
 800148a:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while ((pinmask  >> pinpos) != 0u)
 800148c:	e044      	b.n	8001518 <LL_GPIO_Init+0xb6>
  {
    /* skip if bit is not set */
    if ((pinmask & (1u << pinpos)) != 0u)
 800148e:	2201      	movs	r2, #1
 8001490:	69fb      	ldr	r3, [r7, #28]
 8001492:	409a      	lsls	r2, r3
 8001494:	697b      	ldr	r3, [r7, #20]
 8001496:	4013      	ands	r3, r2
 8001498:	2b00      	cmp	r3, #0
 800149a:	d03a      	beq.n	8001512 <LL_GPIO_Init+0xb0>
    {
      /* Get current io position */
      if (pinpos < GPIO_PIN_MASK_POS)
 800149c:	69fb      	ldr	r3, [r7, #28]
 800149e:	2b07      	cmp	r3, #7
 80014a0:	d806      	bhi.n	80014b0 <LL_GPIO_Init+0x4e>
      {
        currentpin = (0x00000101uL << pinpos);
 80014a2:	f240 1201 	movw	r2, #257	; 0x101
 80014a6:	69fb      	ldr	r3, [r7, #28]
 80014a8:	fa02 f303 	lsl.w	r3, r2, r3
 80014ac:	61bb      	str	r3, [r7, #24]
 80014ae:	e008      	b.n	80014c2 <LL_GPIO_Init+0x60>
      }
      else
      {
        currentpin = ((0x00010001u << (pinpos - GPIO_PIN_MASK_POS)) | 0x04000000u);
 80014b0:	69fb      	ldr	r3, [r7, #28]
 80014b2:	3b08      	subs	r3, #8
 80014b4:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 80014b8:	fa02 f303 	lsl.w	r3, r2, r3
 80014bc:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80014c0:	61bb      	str	r3, [r7, #24]
      }

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_INPUT)
 80014c2:	683b      	ldr	r3, [r7, #0]
 80014c4:	685b      	ldr	r3, [r3, #4]
 80014c6:	2b08      	cmp	r3, #8
 80014c8:	d106      	bne.n	80014d8 <LL_GPIO_Init+0x76>
      {
        /* Check The Pull parameter */
        assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

        /* Pull-up Pull-down resistor configuration*/
        LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80014ca:	683b      	ldr	r3, [r7, #0]
 80014cc:	691b      	ldr	r3, [r3, #16]
 80014ce:	461a      	mov	r2, r3
 80014d0:	69b9      	ldr	r1, [r7, #24]
 80014d2:	6878      	ldr	r0, [r7, #4]
 80014d4:	f7ff ffa3 	bl	800141e <LL_GPIO_SetPinPull>
      
      /* Check Pin Mode parameters */
      assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 80014d8:	683b      	ldr	r3, [r7, #0]
 80014da:	685b      	ldr	r3, [r3, #4]
 80014dc:	461a      	mov	r2, r3
 80014de:	69b9      	ldr	r1, [r7, #24]
 80014e0:	6878      	ldr	r0, [r7, #4]
 80014e2:	f7ff ff06 	bl	80012f2 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80014e6:	683b      	ldr	r3, [r7, #0]
 80014e8:	685b      	ldr	r3, [r3, #4]
 80014ea:	2b01      	cmp	r3, #1
 80014ec:	d003      	beq.n	80014f6 <LL_GPIO_Init+0x94>
 80014ee:	683b      	ldr	r3, [r7, #0]
 80014f0:	685b      	ldr	r3, [r3, #4]
 80014f2:	2b09      	cmp	r3, #9
 80014f4:	d10d      	bne.n	8001512 <LL_GPIO_Init+0xb0>
        /* Check speed and Output mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80014f6:	683b      	ldr	r3, [r7, #0]
 80014f8:	689b      	ldr	r3, [r3, #8]
 80014fa:	461a      	mov	r2, r3
 80014fc:	69b9      	ldr	r1, [r7, #24]
 80014fe:	6878      	ldr	r0, [r7, #4]
 8001500:	f7ff ff29 	bl	8001356 <LL_GPIO_SetPinSpeed>

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8001504:	683b      	ldr	r3, [r7, #0]
 8001506:	68db      	ldr	r3, [r3, #12]
 8001508:	461a      	mov	r2, r3
 800150a:	69b9      	ldr	r1, [r7, #24]
 800150c:	6878      	ldr	r0, [r7, #4]
 800150e:	f7ff ff54 	bl	80013ba <LL_GPIO_SetPinOutputType>
      }
    }
    pinpos++;
 8001512:	69fb      	ldr	r3, [r7, #28]
 8001514:	3301      	adds	r3, #1
 8001516:	61fb      	str	r3, [r7, #28]
  while ((pinmask  >> pinpos) != 0u)
 8001518:	697a      	ldr	r2, [r7, #20]
 800151a:	69fb      	ldr	r3, [r7, #28]
 800151c:	fa22 f303 	lsr.w	r3, r2, r3
 8001520:	2b00      	cmp	r3, #0
 8001522:	d1b4      	bne.n	800148e <LL_GPIO_Init+0x2c>
  }
  return (SUCCESS);
 8001524:	2300      	movs	r3, #0
}
 8001526:	4618      	mov	r0, r3
 8001528:	3720      	adds	r7, #32
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}
	...

08001530 <LL_RCC_GetSysClkSource>:
{
 8001530:	b480      	push	{r7}
 8001532:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001534:	4b03      	ldr	r3, [pc, #12]	; (8001544 <LL_RCC_GetSysClkSource+0x14>)
 8001536:	685b      	ldr	r3, [r3, #4]
 8001538:	f003 030c 	and.w	r3, r3, #12
}
 800153c:	4618      	mov	r0, r3
 800153e:	46bd      	mov	sp, r7
 8001540:	bc80      	pop	{r7}
 8001542:	4770      	bx	lr
 8001544:	40021000 	.word	0x40021000

08001548 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8001548:	b480      	push	{r7}
 800154a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800154c:	4b03      	ldr	r3, [pc, #12]	; (800155c <LL_RCC_GetAHBPrescaler+0x14>)
 800154e:	685b      	ldr	r3, [r3, #4]
 8001550:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8001554:	4618      	mov	r0, r3
 8001556:	46bd      	mov	sp, r7
 8001558:	bc80      	pop	{r7}
 800155a:	4770      	bx	lr
 800155c:	40021000 	.word	0x40021000

08001560 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8001560:	b480      	push	{r7}
 8001562:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8001564:	4b03      	ldr	r3, [pc, #12]	; (8001574 <LL_RCC_GetAPB1Prescaler+0x14>)
 8001566:	685b      	ldr	r3, [r3, #4]
 8001568:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 800156c:	4618      	mov	r0, r3
 800156e:	46bd      	mov	sp, r7
 8001570:	bc80      	pop	{r7}
 8001572:	4770      	bx	lr
 8001574:	40021000 	.word	0x40021000

08001578 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8001578:	b480      	push	{r7}
 800157a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800157c:	4b03      	ldr	r3, [pc, #12]	; (800158c <LL_RCC_GetAPB2Prescaler+0x14>)
 800157e:	685b      	ldr	r3, [r3, #4]
 8001580:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8001584:	4618      	mov	r0, r3
 8001586:	46bd      	mov	sp, r7
 8001588:	bc80      	pop	{r7}
 800158a:	4770      	bx	lr
 800158c:	40021000 	.word	0x40021000

08001590 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_PLL2 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8001590:	b480      	push	{r7}
 8001592:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t pllsrc = READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC);
  uint32_t predivsrc = (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC) << 4U);
  return (uint32_t)(pllsrc | predivsrc);
#else
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC));
 8001594:	4b03      	ldr	r3, [pc, #12]	; (80015a4 <LL_RCC_PLL_GetMainSource+0x14>)
 8001596:	685b      	ldr	r3, [r3, #4]
 8001598:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
#endif /*RCC_CFGR2_PREDIV1SRC*/
}
 800159c:	4618      	mov	r0, r3
 800159e:	46bd      	mov	sp, r7
 80015a0:	bc80      	pop	{r7}
 80015a2:	4770      	bx	lr
 80015a4:	40021000 	.word	0x40021000

080015a8 <LL_RCC_PLL_GetMultiplicator>:
  *         @arg @ref LL_RCC_PLL_MUL_16 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMultiplicator(void)
{
 80015a8:	b480      	push	{r7}
 80015aa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLMULL));
 80015ac:	4b03      	ldr	r3, [pc, #12]	; (80015bc <LL_RCC_PLL_GetMultiplicator+0x14>)
 80015ae:	685b      	ldr	r3, [r3, #4]
 80015b0:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
}
 80015b4:	4618      	mov	r0, r3
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bc80      	pop	{r7}
 80015ba:	4770      	bx	lr
 80015bc:	40021000 	.word	0x40021000

080015c0 <LL_RCC_PLL_GetPrediv>:
  *         @arg @ref LL_RCC_PREDIV_DIV_16 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetPrediv(void)
{
 80015c0:	b480      	push	{r7}
 80015c2:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1)
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1));
#else
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos);
 80015c4:	4b04      	ldr	r3, [pc, #16]	; (80015d8 <LL_RCC_PLL_GetPrediv+0x18>)
 80015c6:	685b      	ldr	r3, [r3, #4]
 80015c8:	0c5b      	lsrs	r3, r3, #17
 80015ca:	f003 0301 	and.w	r3, r3, #1
#endif /*RCC_CFGR2_PREDIV1*/
}
 80015ce:	4618      	mov	r0, r3
 80015d0:	46bd      	mov	sp, r7
 80015d2:	bc80      	pop	{r7}
 80015d4:	4770      	bx	lr
 80015d6:	bf00      	nop
 80015d8:	40021000 	.word	0x40021000

080015dc <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b082      	sub	sp, #8
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 80015e4:	f000 f820 	bl	8001628 <RCC_GetSystemClockFreq>
 80015e8:	4602      	mov	r2, r0
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	4618      	mov	r0, r3
 80015f4:	f000 f83e 	bl	8001674 <RCC_GetHCLKClockFreq>
 80015f8:	4602      	mov	r2, r0
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	685b      	ldr	r3, [r3, #4]
 8001602:	4618      	mov	r0, r3
 8001604:	f000 f84c 	bl	80016a0 <RCC_GetPCLK1ClockFreq>
 8001608:	4602      	mov	r2, r0
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	685b      	ldr	r3, [r3, #4]
 8001612:	4618      	mov	r0, r3
 8001614:	f000 f858 	bl	80016c8 <RCC_GetPCLK2ClockFreq>
 8001618:	4602      	mov	r2, r0
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	60da      	str	r2, [r3, #12]
}
 800161e:	bf00      	nop
 8001620:	3708      	adds	r7, #8
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}
	...

08001628 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b082      	sub	sp, #8
 800162c:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 800162e:	2300      	movs	r3, #0
 8001630:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8001632:	f7ff ff7d 	bl	8001530 <LL_RCC_GetSysClkSource>
 8001636:	4603      	mov	r3, r0
 8001638:	2b08      	cmp	r3, #8
 800163a:	d00c      	beq.n	8001656 <RCC_GetSystemClockFreq+0x2e>
 800163c:	2b08      	cmp	r3, #8
 800163e:	d80e      	bhi.n	800165e <RCC_GetSystemClockFreq+0x36>
 8001640:	2b00      	cmp	r3, #0
 8001642:	d002      	beq.n	800164a <RCC_GetSystemClockFreq+0x22>
 8001644:	2b04      	cmp	r3, #4
 8001646:	d003      	beq.n	8001650 <RCC_GetSystemClockFreq+0x28>
 8001648:	e009      	b.n	800165e <RCC_GetSystemClockFreq+0x36>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 800164a:	4b09      	ldr	r3, [pc, #36]	; (8001670 <RCC_GetSystemClockFreq+0x48>)
 800164c:	607b      	str	r3, [r7, #4]
      break;
 800164e:	e009      	b.n	8001664 <RCC_GetSystemClockFreq+0x3c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8001650:	4b07      	ldr	r3, [pc, #28]	; (8001670 <RCC_GetSystemClockFreq+0x48>)
 8001652:	607b      	str	r3, [r7, #4]
      break;
 8001654:	e006      	b.n	8001664 <RCC_GetSystemClockFreq+0x3c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8001656:	f000 f84b 	bl	80016f0 <RCC_PLL_GetFreqDomain_SYS>
 800165a:	6078      	str	r0, [r7, #4]
      break;
 800165c:	e002      	b.n	8001664 <RCC_GetSystemClockFreq+0x3c>

    default:
      frequency = HSI_VALUE;
 800165e:	4b04      	ldr	r3, [pc, #16]	; (8001670 <RCC_GetSystemClockFreq+0x48>)
 8001660:	607b      	str	r3, [r7, #4]
      break;
 8001662:	bf00      	nop
  }

  return frequency;
 8001664:	687b      	ldr	r3, [r7, #4]
}
 8001666:	4618      	mov	r0, r3
 8001668:	3708      	adds	r7, #8
 800166a:	46bd      	mov	sp, r7
 800166c:	bd80      	pop	{r7, pc}
 800166e:	bf00      	nop
 8001670:	007a1200 	.word	0x007a1200

08001674 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b082      	sub	sp, #8
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 800167c:	f7ff ff64 	bl	8001548 <LL_RCC_GetAHBPrescaler>
 8001680:	4603      	mov	r3, r0
 8001682:	091b      	lsrs	r3, r3, #4
 8001684:	f003 030f 	and.w	r3, r3, #15
 8001688:	4a04      	ldr	r2, [pc, #16]	; (800169c <RCC_GetHCLKClockFreq+0x28>)
 800168a:	5cd3      	ldrb	r3, [r2, r3]
 800168c:	461a      	mov	r2, r3
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	40d3      	lsrs	r3, r2
}
 8001692:	4618      	mov	r0, r3
 8001694:	3708      	adds	r7, #8
 8001696:	46bd      	mov	sp, r7
 8001698:	bd80      	pop	{r7, pc}
 800169a:	bf00      	nop
 800169c:	080040e4 	.word	0x080040e4

080016a0 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b082      	sub	sp, #8
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 80016a8:	f7ff ff5a 	bl	8001560 <LL_RCC_GetAPB1Prescaler>
 80016ac:	4603      	mov	r3, r0
 80016ae:	0a1b      	lsrs	r3, r3, #8
 80016b0:	4a04      	ldr	r2, [pc, #16]	; (80016c4 <RCC_GetPCLK1ClockFreq+0x24>)
 80016b2:	5cd3      	ldrb	r3, [r2, r3]
 80016b4:	461a      	mov	r2, r3
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	40d3      	lsrs	r3, r2
}
 80016ba:	4618      	mov	r0, r3
 80016bc:	3708      	adds	r7, #8
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd80      	pop	{r7, pc}
 80016c2:	bf00      	nop
 80016c4:	080040f4 	.word	0x080040f4

080016c8 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b082      	sub	sp, #8
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 80016d0:	f7ff ff52 	bl	8001578 <LL_RCC_GetAPB2Prescaler>
 80016d4:	4603      	mov	r3, r0
 80016d6:	0adb      	lsrs	r3, r3, #11
 80016d8:	4a04      	ldr	r2, [pc, #16]	; (80016ec <RCC_GetPCLK2ClockFreq+0x24>)
 80016da:	5cd3      	ldrb	r3, [r2, r3]
 80016dc:	461a      	mov	r2, r3
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	40d3      	lsrs	r3, r2
}
 80016e2:	4618      	mov	r0, r3
 80016e4:	3708      	adds	r7, #8
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}
 80016ea:	bf00      	nop
 80016ec:	080040f4 	.word	0x080040f4

080016f0 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b082      	sub	sp, #8
 80016f4:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq = 0U, pllsource = 0U;
 80016f6:	2300      	movs	r3, #0
 80016f8:	607b      	str	r3, [r7, #4]
 80016fa:	2300      	movs	r3, #0
 80016fc:	603b      	str	r3, [r7, #0]

  /* PLL_VCO = (HSE_VALUE, HSI_VALUE or PLL2 / PLL Predivider) * PLL Multiplicator */

  /* Get PLL source */
  pllsource = LL_RCC_PLL_GetMainSource();
 80016fe:	f7ff ff47 	bl	8001590 <LL_RCC_PLL_GetMainSource>
 8001702:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 8001704:	683b      	ldr	r3, [r7, #0]
 8001706:	2b00      	cmp	r3, #0
 8001708:	d004      	beq.n	8001714 <RCC_PLL_GetFreqDomain_SYS+0x24>
 800170a:	683b      	ldr	r3, [r7, #0]
 800170c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001710:	d003      	beq.n	800171a <RCC_PLL_GetFreqDomain_SYS+0x2a>
 8001712:	e00b      	b.n	800172c <RCC_PLL_GetFreqDomain_SYS+0x3c>
  {
    case LL_RCC_PLLSOURCE_HSI_DIV_2: /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE / 2U;
 8001714:	4b0d      	ldr	r3, [pc, #52]	; (800174c <RCC_PLL_GetFreqDomain_SYS+0x5c>)
 8001716:	607b      	str	r3, [r7, #4]
      break;
 8001718:	e00b      	b.n	8001732 <RCC_PLL_GetFreqDomain_SYS+0x42>

    case LL_RCC_PLLSOURCE_HSE:       /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE / (LL_RCC_PLL_GetPrediv() + 1U);
 800171a:	f7ff ff51 	bl	80015c0 <LL_RCC_PLL_GetPrediv>
 800171e:	4603      	mov	r3, r0
 8001720:	3301      	adds	r3, #1
 8001722:	4a0b      	ldr	r2, [pc, #44]	; (8001750 <RCC_PLL_GetFreqDomain_SYS+0x60>)
 8001724:	fbb2 f3f3 	udiv	r3, r2, r3
 8001728:	607b      	str	r3, [r7, #4]
      break;
 800172a:	e002      	b.n	8001732 <RCC_PLL_GetFreqDomain_SYS+0x42>
      pllinputfreq = RCC_PLL2_GetFreqClockFreq() / (LL_RCC_PLL_GetPrediv() + 1U);
      break;
#endif /* RCC_PLL2_SUPPORT */

    default:
      pllinputfreq = HSI_VALUE / 2U;
 800172c:	4b07      	ldr	r3, [pc, #28]	; (800174c <RCC_PLL_GetFreqDomain_SYS+0x5c>)
 800172e:	607b      	str	r3, [r7, #4]
      break;
 8001730:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetMultiplicator());
 8001732:	f7ff ff39 	bl	80015a8 <LL_RCC_PLL_GetMultiplicator>
 8001736:	4603      	mov	r3, r0
 8001738:	0c9b      	lsrs	r3, r3, #18
 800173a:	3302      	adds	r3, #2
 800173c:	687a      	ldr	r2, [r7, #4]
 800173e:	fb02 f303 	mul.w	r3, r2, r3
}
 8001742:	4618      	mov	r0, r3
 8001744:	3708      	adds	r7, #8
 8001746:	46bd      	mov	sp, r7
 8001748:	bd80      	pop	{r7, pc}
 800174a:	bf00      	nop
 800174c:	003d0900 	.word	0x003d0900
 8001750:	007a1200 	.word	0x007a1200

08001754 <LL_USART_IsEnabled>:
{
 8001754:	b480      	push	{r7}
 8001756:	b083      	sub	sp, #12
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	68db      	ldr	r3, [r3, #12]
 8001760:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001764:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001768:	bf0c      	ite	eq
 800176a:	2301      	moveq	r3, #1
 800176c:	2300      	movne	r3, #0
 800176e:	b2db      	uxtb	r3, r3
}
 8001770:	4618      	mov	r0, r3
 8001772:	370c      	adds	r7, #12
 8001774:	46bd      	mov	sp, r7
 8001776:	bc80      	pop	{r7}
 8001778:	4770      	bx	lr

0800177a <LL_USART_SetStopBitsLength>:
{
 800177a:	b480      	push	{r7}
 800177c:	b083      	sub	sp, #12
 800177e:	af00      	add	r7, sp, #0
 8001780:	6078      	str	r0, [r7, #4]
 8001782:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	691b      	ldr	r3, [r3, #16]
 8001788:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800178c:	683b      	ldr	r3, [r7, #0]
 800178e:	431a      	orrs	r2, r3
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	611a      	str	r2, [r3, #16]
}
 8001794:	bf00      	nop
 8001796:	370c      	adds	r7, #12
 8001798:	46bd      	mov	sp, r7
 800179a:	bc80      	pop	{r7}
 800179c:	4770      	bx	lr

0800179e <LL_USART_SetHWFlowCtrl>:
{
 800179e:	b480      	push	{r7}
 80017a0:	b083      	sub	sp, #12
 80017a2:	af00      	add	r7, sp, #0
 80017a4:	6078      	str	r0, [r7, #4]
 80017a6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	695b      	ldr	r3, [r3, #20]
 80017ac:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	431a      	orrs	r2, r3
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	615a      	str	r2, [r3, #20]
}
 80017b8:	bf00      	nop
 80017ba:	370c      	adds	r7, #12
 80017bc:	46bd      	mov	sp, r7
 80017be:	bc80      	pop	{r7}
 80017c0:	4770      	bx	lr
	...

080017c4 <LL_USART_SetBaudRate>:
{
 80017c4:	b480      	push	{r7}
 80017c6:	b085      	sub	sp, #20
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	60f8      	str	r0, [r7, #12]
 80017cc:	60b9      	str	r1, [r7, #8]
 80017ce:	607a      	str	r2, [r7, #4]
  USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 80017d0:	68ba      	ldr	r2, [r7, #8]
 80017d2:	4613      	mov	r3, r2
 80017d4:	009b      	lsls	r3, r3, #2
 80017d6:	4413      	add	r3, r2
 80017d8:	009a      	lsls	r2, r3, #2
 80017da:	441a      	add	r2, r3
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	009b      	lsls	r3, r3, #2
 80017e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80017e4:	4a25      	ldr	r2, [pc, #148]	; (800187c <LL_USART_SetBaudRate+0xb8>)
 80017e6:	fba2 2303 	umull	r2, r3, r2, r3
 80017ea:	095b      	lsrs	r3, r3, #5
 80017ec:	b29b      	uxth	r3, r3
 80017ee:	011b      	lsls	r3, r3, #4
 80017f0:	b299      	uxth	r1, r3
 80017f2:	68ba      	ldr	r2, [r7, #8]
 80017f4:	4613      	mov	r3, r2
 80017f6:	009b      	lsls	r3, r3, #2
 80017f8:	4413      	add	r3, r2
 80017fa:	009a      	lsls	r2, r3, #2
 80017fc:	441a      	add	r2, r3
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	009b      	lsls	r3, r3, #2
 8001802:	fbb2 f2f3 	udiv	r2, r2, r3
 8001806:	4b1d      	ldr	r3, [pc, #116]	; (800187c <LL_USART_SetBaudRate+0xb8>)
 8001808:	fba3 0302 	umull	r0, r3, r3, r2
 800180c:	095b      	lsrs	r3, r3, #5
 800180e:	2064      	movs	r0, #100	; 0x64
 8001810:	fb00 f303 	mul.w	r3, r0, r3
 8001814:	1ad3      	subs	r3, r2, r3
 8001816:	011b      	lsls	r3, r3, #4
 8001818:	3332      	adds	r3, #50	; 0x32
 800181a:	4a18      	ldr	r2, [pc, #96]	; (800187c <LL_USART_SetBaudRate+0xb8>)
 800181c:	fba2 2303 	umull	r2, r3, r2, r3
 8001820:	095b      	lsrs	r3, r3, #5
 8001822:	b29b      	uxth	r3, r3
 8001824:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001828:	b29b      	uxth	r3, r3
 800182a:	440b      	add	r3, r1
 800182c:	b299      	uxth	r1, r3
 800182e:	68ba      	ldr	r2, [r7, #8]
 8001830:	4613      	mov	r3, r2
 8001832:	009b      	lsls	r3, r3, #2
 8001834:	4413      	add	r3, r2
 8001836:	009a      	lsls	r2, r3, #2
 8001838:	441a      	add	r2, r3
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	009b      	lsls	r3, r3, #2
 800183e:	fbb2 f2f3 	udiv	r2, r2, r3
 8001842:	4b0e      	ldr	r3, [pc, #56]	; (800187c <LL_USART_SetBaudRate+0xb8>)
 8001844:	fba3 0302 	umull	r0, r3, r3, r2
 8001848:	095b      	lsrs	r3, r3, #5
 800184a:	2064      	movs	r0, #100	; 0x64
 800184c:	fb00 f303 	mul.w	r3, r0, r3
 8001850:	1ad3      	subs	r3, r2, r3
 8001852:	011b      	lsls	r3, r3, #4
 8001854:	3332      	adds	r3, #50	; 0x32
 8001856:	4a09      	ldr	r2, [pc, #36]	; (800187c <LL_USART_SetBaudRate+0xb8>)
 8001858:	fba2 2303 	umull	r2, r3, r2, r3
 800185c:	095b      	lsrs	r3, r3, #5
 800185e:	b29b      	uxth	r3, r3
 8001860:	f003 030f 	and.w	r3, r3, #15
 8001864:	b29b      	uxth	r3, r3
 8001866:	440b      	add	r3, r1
 8001868:	b29b      	uxth	r3, r3
 800186a:	461a      	mov	r2, r3
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	609a      	str	r2, [r3, #8]
}
 8001870:	bf00      	nop
 8001872:	3714      	adds	r7, #20
 8001874:	46bd      	mov	sp, r7
 8001876:	bc80      	pop	{r7}
 8001878:	4770      	bx	lr
 800187a:	bf00      	nop
 800187c:	51eb851f 	.word	0x51eb851f

08001880 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b088      	sub	sp, #32
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
 8001888:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800188a:	2301      	movs	r3, #1
 800188c:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 800188e:	2300      	movs	r3, #0
 8001890:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));
#endif /* USART_OverSampling_Feature */

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8001892:	6878      	ldr	r0, [r7, #4]
 8001894:	f7ff ff5e 	bl	8001754 <LL_USART_IsEnabled>
 8001898:	4603      	mov	r3, r0
 800189a:	2b00      	cmp	r3, #0
 800189c:	d145      	bne.n	800192a <LL_USART_Init+0xaa>
               (USART_CR1_M | USART_CR1_PCE | USART_CR1_PS |
                USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
               (USART_InitStruct->DataWidth | USART_InitStruct->Parity |
                USART_InitStruct->TransferDirection | USART_InitStruct->OverSampling));
#else
    MODIFY_REG(USARTx->CR1,
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	68db      	ldr	r3, [r3, #12]
 80018a2:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80018a6:	f023 030c 	bic.w	r3, r3, #12
 80018aa:	683a      	ldr	r2, [r7, #0]
 80018ac:	6851      	ldr	r1, [r2, #4]
 80018ae:	683a      	ldr	r2, [r7, #0]
 80018b0:	68d2      	ldr	r2, [r2, #12]
 80018b2:	4311      	orrs	r1, r2
 80018b4:	683a      	ldr	r2, [r7, #0]
 80018b6:	6912      	ldr	r2, [r2, #16]
 80018b8:	430a      	orrs	r2, r1
 80018ba:	431a      	orrs	r2, r3
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	689b      	ldr	r3, [r3, #8]
 80018c4:	4619      	mov	r1, r3
 80018c6:	6878      	ldr	r0, [r7, #4]
 80018c8:	f7ff ff57 	bl	800177a <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 80018cc:	683b      	ldr	r3, [r7, #0]
 80018ce:	695b      	ldr	r3, [r3, #20]
 80018d0:	4619      	mov	r1, r3
 80018d2:	6878      	ldr	r0, [r7, #4]
 80018d4:	f7ff ff63 	bl	800179e <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 80018d8:	f107 0308 	add.w	r3, r7, #8
 80018dc:	4618      	mov	r0, r3
 80018de:	f7ff fe7d 	bl	80015dc <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	4a13      	ldr	r2, [pc, #76]	; (8001934 <LL_USART_Init+0xb4>)
 80018e6:	4293      	cmp	r3, r2
 80018e8:	d102      	bne.n	80018f0 <LL_USART_Init+0x70>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 80018ea:	697b      	ldr	r3, [r7, #20]
 80018ec:	61bb      	str	r3, [r7, #24]
 80018ee:	e00c      	b.n	800190a <LL_USART_Init+0x8a>
    }
    else if (USARTx == USART2)
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	4a11      	ldr	r2, [pc, #68]	; (8001938 <LL_USART_Init+0xb8>)
 80018f4:	4293      	cmp	r3, r2
 80018f6:	d102      	bne.n	80018fe <LL_USART_Init+0x7e>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80018f8:	693b      	ldr	r3, [r7, #16]
 80018fa:	61bb      	str	r3, [r7, #24]
 80018fc:	e005      	b.n	800190a <LL_USART_Init+0x8a>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	4a0e      	ldr	r2, [pc, #56]	; (800193c <LL_USART_Init+0xbc>)
 8001902:	4293      	cmp	r3, r2
 8001904:	d101      	bne.n	800190a <LL_USART_Init+0x8a>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8001906:	693b      	ldr	r3, [r7, #16]
 8001908:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 800190a:	69bb      	ldr	r3, [r7, #24]
 800190c:	2b00      	cmp	r3, #0
 800190e:	d00c      	beq.n	800192a <LL_USART_Init+0xaa>
        && (USART_InitStruct->BaudRate != 0U))
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	2b00      	cmp	r3, #0
 8001916:	d008      	beq.n	800192a <LL_USART_Init+0xaa>
    {
      status = SUCCESS;
 8001918:	2300      	movs	r3, #0
 800191a:	77fb      	strb	r3, [r7, #31]
                           USART_InitStruct->OverSampling,
                           USART_InitStruct->BaudRate);
#else
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->BaudRate);
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	681b      	ldr	r3, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 8001920:	461a      	mov	r2, r3
 8001922:	69b9      	ldr	r1, [r7, #24]
 8001924:	6878      	ldr	r0, [r7, #4]
 8001926:	f7ff ff4d 	bl	80017c4 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 800192a:	7ffb      	ldrb	r3, [r7, #31]
}
 800192c:	4618      	mov	r0, r3
 800192e:	3720      	adds	r7, #32
 8001930:	46bd      	mov	sp, r7
 8001932:	bd80      	pop	{r7, pc}
 8001934:	40013800 	.word	0x40013800
 8001938:	40004400 	.word	0x40004400
 800193c:	40004800 	.word	0x40004800

08001940 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8001940:	b480      	push	{r7}
 8001942:	b083      	sub	sp, #12
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
 8001948:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 800194a:	687a      	ldr	r2, [r7, #4]
 800194c:	683b      	ldr	r3, [r7, #0]
 800194e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001952:	4a07      	ldr	r2, [pc, #28]	; (8001970 <LL_InitTick+0x30>)
 8001954:	3b01      	subs	r3, #1
 8001956:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8001958:	4b05      	ldr	r3, [pc, #20]	; (8001970 <LL_InitTick+0x30>)
 800195a:	2200      	movs	r2, #0
 800195c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800195e:	4b04      	ldr	r3, [pc, #16]	; (8001970 <LL_InitTick+0x30>)
 8001960:	2205      	movs	r2, #5
 8001962:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8001964:	bf00      	nop
 8001966:	370c      	adds	r7, #12
 8001968:	46bd      	mov	sp, r7
 800196a:	bc80      	pop	{r7}
 800196c:	4770      	bx	lr
 800196e:	bf00      	nop
 8001970:	e000e010 	.word	0xe000e010

08001974 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b082      	sub	sp, #8
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 800197c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001980:	6878      	ldr	r0, [r7, #4]
 8001982:	f7ff ffdd 	bl	8001940 <LL_InitTick>
}
 8001986:	bf00      	nop
 8001988:	3708      	adds	r7, #8
 800198a:	46bd      	mov	sp, r7
 800198c:	bd80      	pop	{r7, pc}
	...

08001990 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8001990:	b480      	push	{r7}
 8001992:	b083      	sub	sp, #12
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8001998:	4a03      	ldr	r2, [pc, #12]	; (80019a8 <LL_SetSystemCoreClock+0x18>)
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	6013      	str	r3, [r2, #0]
}
 800199e:	bf00      	nop
 80019a0:	370c      	adds	r7, #12
 80019a2:	46bd      	mov	sp, r7
 80019a4:	bc80      	pop	{r7}
 80019a6:	4770      	bx	lr
 80019a8:	20000000 	.word	0x20000000

080019ac <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80019ac:	b480      	push	{r7}
 80019ae:	b083      	sub	sp, #12
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	f103 0208 	add.w	r2, r3, #8
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	f04f 32ff 	mov.w	r2, #4294967295
 80019c4:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	f103 0208 	add.w	r2, r3, #8
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	f103 0208 	add.w	r2, r3, #8
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	2200      	movs	r2, #0
 80019de:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80019e0:	bf00      	nop
 80019e2:	370c      	adds	r7, #12
 80019e4:	46bd      	mov	sp, r7
 80019e6:	bc80      	pop	{r7}
 80019e8:	4770      	bx	lr

080019ea <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80019ea:	b480      	push	{r7}
 80019ec:	b083      	sub	sp, #12
 80019ee:	af00      	add	r7, sp, #0
 80019f0:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	2200      	movs	r2, #0
 80019f6:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80019f8:	bf00      	nop
 80019fa:	370c      	adds	r7, #12
 80019fc:	46bd      	mov	sp, r7
 80019fe:	bc80      	pop	{r7}
 8001a00:	4770      	bx	lr

08001a02 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8001a02:	b480      	push	{r7}
 8001a04:	b085      	sub	sp, #20
 8001a06:	af00      	add	r7, sp, #0
 8001a08:	6078      	str	r0, [r7, #4]
 8001a0a:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001a0c:	683b      	ldr	r3, [r7, #0]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8001a12:	68bb      	ldr	r3, [r7, #8]
 8001a14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a18:	d103      	bne.n	8001a22 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	691b      	ldr	r3, [r3, #16]
 8001a1e:	60fb      	str	r3, [r7, #12]
 8001a20:	e00c      	b.n	8001a3c <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	3308      	adds	r3, #8
 8001a26:	60fb      	str	r3, [r7, #12]
 8001a28:	e002      	b.n	8001a30 <vListInsert+0x2e>
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	685b      	ldr	r3, [r3, #4]
 8001a2e:	60fb      	str	r3, [r7, #12]
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	685b      	ldr	r3, [r3, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	68ba      	ldr	r2, [r7, #8]
 8001a38:	429a      	cmp	r2, r3
 8001a3a:	d2f6      	bcs.n	8001a2a <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	685a      	ldr	r2, [r3, #4]
 8001a40:	683b      	ldr	r3, [r7, #0]
 8001a42:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8001a44:	683b      	ldr	r3, [r7, #0]
 8001a46:	685b      	ldr	r3, [r3, #4]
 8001a48:	683a      	ldr	r2, [r7, #0]
 8001a4a:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8001a4c:	683b      	ldr	r3, [r7, #0]
 8001a4e:	68fa      	ldr	r2, [r7, #12]
 8001a50:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	683a      	ldr	r2, [r7, #0]
 8001a56:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8001a58:	683b      	ldr	r3, [r7, #0]
 8001a5a:	687a      	ldr	r2, [r7, #4]
 8001a5c:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	1c5a      	adds	r2, r3, #1
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	601a      	str	r2, [r3, #0]
}
 8001a68:	bf00      	nop
 8001a6a:	3714      	adds	r7, #20
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	bc80      	pop	{r7}
 8001a70:	4770      	bx	lr

08001a72 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8001a72:	b480      	push	{r7}
 8001a74:	b085      	sub	sp, #20
 8001a76:	af00      	add	r7, sp, #0
 8001a78:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	691b      	ldr	r3, [r3, #16]
 8001a7e:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	685b      	ldr	r3, [r3, #4]
 8001a84:	687a      	ldr	r2, [r7, #4]
 8001a86:	6892      	ldr	r2, [r2, #8]
 8001a88:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	689b      	ldr	r3, [r3, #8]
 8001a8e:	687a      	ldr	r2, [r7, #4]
 8001a90:	6852      	ldr	r2, [r2, #4]
 8001a92:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	685b      	ldr	r3, [r3, #4]
 8001a98:	687a      	ldr	r2, [r7, #4]
 8001a9a:	429a      	cmp	r2, r3
 8001a9c:	d103      	bne.n	8001aa6 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	689a      	ldr	r2, [r3, #8]
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	1e5a      	subs	r2, r3, #1
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	681b      	ldr	r3, [r3, #0]
}
 8001aba:	4618      	mov	r0, r3
 8001abc:	3714      	adds	r7, #20
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bc80      	pop	{r7}
 8001ac2:	4770      	bx	lr

08001ac4 <xQueueGenericReset>:
    }
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b084      	sub	sp, #16
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
 8001acc:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 8001ace:	2301      	movs	r3, #1
 8001ad0:	60fb      	str	r3, [r7, #12]
    Queue_t * const pxQueue = xQueue;
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	60bb      	str	r3, [r7, #8]

    configASSERT( pxQueue );

    if( ( pxQueue != NULL ) &&
 8001ad6:	68bb      	ldr	r3, [r7, #8]
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d05d      	beq.n	8001b98 <xQueueGenericReset+0xd4>
        ( pxQueue->uxLength >= 1U ) &&
 8001adc:	68bb      	ldr	r3, [r7, #8]
 8001ade:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    if( ( pxQueue != NULL ) &&
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d059      	beq.n	8001b98 <xQueueGenericReset+0xd4>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 8001ae4:	68bb      	ldr	r3, [r7, #8]
 8001ae6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001ae8:	68bb      	ldr	r3, [r7, #8]
 8001aea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001aec:	2100      	movs	r1, #0
 8001aee:	fba3 2302 	umull	r2, r3, r3, r2
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d000      	beq.n	8001af8 <xQueueGenericReset+0x34>
 8001af6:	2101      	movs	r1, #1
 8001af8:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d14c      	bne.n	8001b98 <xQueueGenericReset+0xd4>
    {
        taskENTER_CRITICAL();
 8001afe:	f001 fbdd 	bl	80032bc <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001b02:	68bb      	ldr	r3, [r7, #8]
 8001b04:	681a      	ldr	r2, [r3, #0]
 8001b06:	68bb      	ldr	r3, [r7, #8]
 8001b08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b0a:	68b9      	ldr	r1, [r7, #8]
 8001b0c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8001b0e:	fb01 f303 	mul.w	r3, r1, r3
 8001b12:	441a      	add	r2, r3
 8001b14:	68bb      	ldr	r3, [r7, #8]
 8001b16:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8001b18:	68bb      	ldr	r3, [r7, #8]
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	639a      	str	r2, [r3, #56]	; 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8001b1e:	68bb      	ldr	r3, [r7, #8]
 8001b20:	681a      	ldr	r2, [r3, #0]
 8001b22:	68bb      	ldr	r3, [r7, #8]
 8001b24:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001b26:	68bb      	ldr	r3, [r7, #8]
 8001b28:	681a      	ldr	r2, [r3, #0]
 8001b2a:	68bb      	ldr	r3, [r7, #8]
 8001b2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b2e:	3b01      	subs	r3, #1
 8001b30:	68b9      	ldr	r1, [r7, #8]
 8001b32:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8001b34:	fb01 f303 	mul.w	r3, r1, r3
 8001b38:	441a      	add	r2, r3
 8001b3a:	68bb      	ldr	r3, [r7, #8]
 8001b3c:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8001b3e:	68bb      	ldr	r3, [r7, #8]
 8001b40:	22ff      	movs	r2, #255	; 0xff
 8001b42:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 8001b46:	68bb      	ldr	r3, [r7, #8]
 8001b48:	22ff      	movs	r2, #255	; 0xff
 8001b4a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

            if( xNewQueue == pdFALSE )
 8001b4e:	683b      	ldr	r3, [r7, #0]
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d114      	bne.n	8001b7e <xQueueGenericReset+0xba>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001b54:	68bb      	ldr	r3, [r7, #8]
 8001b56:	691b      	ldr	r3, [r3, #16]
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d01a      	beq.n	8001b92 <xQueueGenericReset+0xce>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001b5c:	68bb      	ldr	r3, [r7, #8]
 8001b5e:	3310      	adds	r3, #16
 8001b60:	4618      	mov	r0, r3
 8001b62:	f001 f839 	bl	8002bd8 <xTaskRemoveFromEventList>
 8001b66:	4603      	mov	r3, r0
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d012      	beq.n	8001b92 <xQueueGenericReset+0xce>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8001b6c:	4b0e      	ldr	r3, [pc, #56]	; (8001ba8 <xQueueGenericReset+0xe4>)
 8001b6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001b72:	601a      	str	r2, [r3, #0]
 8001b74:	f3bf 8f4f 	dsb	sy
 8001b78:	f3bf 8f6f 	isb	sy
 8001b7c:	e009      	b.n	8001b92 <xQueueGenericReset+0xce>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8001b7e:	68bb      	ldr	r3, [r7, #8]
 8001b80:	3310      	adds	r3, #16
 8001b82:	4618      	mov	r0, r3
 8001b84:	f7ff ff12 	bl	80019ac <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8001b88:	68bb      	ldr	r3, [r7, #8]
 8001b8a:	3324      	adds	r3, #36	; 0x24
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	f7ff ff0d 	bl	80019ac <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 8001b92:	f001 fbad 	bl	80032f0 <vPortExitCritical>
 8001b96:	e001      	b.n	8001b9c <xQueueGenericReset+0xd8>
    }
    else
    {
        xReturn = pdFAIL;
 8001b98:	2300      	movs	r3, #0
 8001b9a:	60fb      	str	r3, [r7, #12]

    configASSERT( xReturn != pdFAIL );

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return xReturn;
 8001b9c:	68fb      	ldr	r3, [r7, #12]
}
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	3710      	adds	r7, #16
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bd80      	pop	{r7, pc}
 8001ba6:	bf00      	nop
 8001ba8:	e000ed04 	.word	0xe000ed04

08001bac <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b08a      	sub	sp, #40	; 0x28
 8001bb0:	af02      	add	r7, sp, #8
 8001bb2:	60f8      	str	r0, [r7, #12]
 8001bb4:	60b9      	str	r1, [r7, #8]
 8001bb6:	4613      	mov	r3, r2
 8001bb8:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d02d      	beq.n	8001c20 <xQueueGenericCreate+0x74>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8001bc4:	2100      	movs	r1, #0
 8001bc6:	68ba      	ldr	r2, [r7, #8]
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	fba3 2302 	umull	r2, r3, r3, r2
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d000      	beq.n	8001bd4 <xQueueGenericCreate+0x28>
 8001bd2:	2101      	movs	r1, #1
 8001bd4:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d122      	bne.n	8001c20 <xQueueGenericCreate+0x74>
            /* Check for addition overflow. */
            ( ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	68ba      	ldr	r2, [r7, #8]
 8001bde:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8001be2:	f113 0f49 	cmn.w	r3, #73	; 0x49
 8001be6:	d81b      	bhi.n	8001c20 <xQueueGenericCreate+0x74>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	68ba      	ldr	r2, [r7, #8]
 8001bec:	fb02 f303 	mul.w	r3, r2, r3
 8001bf0:	61bb      	str	r3, [r7, #24]
             * alignment requirements of the Queue_t structure - which in this case
             * is an int8_t *.  Therefore, whenever the stack alignment requirements
             * are greater than or equal to the pointer to char requirements the cast
             * is safe.  In other cases alignment requirements are not strict (one or
             * two bytes). */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8001bf2:	69bb      	ldr	r3, [r7, #24]
 8001bf4:	3348      	adds	r3, #72	; 0x48
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	f001 fbfa 	bl	80033f0 <pvPortMalloc>
 8001bfc:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 8001bfe:	69fb      	ldr	r3, [r7, #28]
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d00d      	beq.n	8001c20 <xQueueGenericCreate+0x74>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8001c04:	69fb      	ldr	r3, [r7, #28]
 8001c06:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001c08:	697b      	ldr	r3, [r7, #20]
 8001c0a:	3348      	adds	r3, #72	; 0x48
 8001c0c:	617b      	str	r3, [r7, #20]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8001c0e:	79fa      	ldrb	r2, [r7, #7]
 8001c10:	69fb      	ldr	r3, [r7, #28]
 8001c12:	9300      	str	r3, [sp, #0]
 8001c14:	4613      	mov	r3, r2
 8001c16:	697a      	ldr	r2, [r7, #20]
 8001c18:	68b9      	ldr	r1, [r7, #8]
 8001c1a:	68f8      	ldr	r0, [r7, #12]
 8001c1c:	f000 f805 	bl	8001c2a <prvInitialiseNewQueue>
        {
            configASSERT( pxNewQueue );
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 8001c20:	69fb      	ldr	r3, [r7, #28]
    }
 8001c22:	4618      	mov	r0, r3
 8001c24:	3720      	adds	r7, #32
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bd80      	pop	{r7, pc}

08001c2a <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8001c2a:	b580      	push	{r7, lr}
 8001c2c:	b084      	sub	sp, #16
 8001c2e:	af00      	add	r7, sp, #0
 8001c30:	60f8      	str	r0, [r7, #12]
 8001c32:	60b9      	str	r1, [r7, #8]
 8001c34:	607a      	str	r2, [r7, #4]
 8001c36:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8001c38:	68bb      	ldr	r3, [r7, #8]
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d103      	bne.n	8001c46 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8001c3e:	69bb      	ldr	r3, [r7, #24]
 8001c40:	69ba      	ldr	r2, [r7, #24]
 8001c42:	601a      	str	r2, [r3, #0]
 8001c44:	e002      	b.n	8001c4c <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8001c46:	69bb      	ldr	r3, [r7, #24]
 8001c48:	687a      	ldr	r2, [r7, #4]
 8001c4a:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8001c4c:	69bb      	ldr	r3, [r7, #24]
 8001c4e:	68fa      	ldr	r2, [r7, #12]
 8001c50:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8001c52:	69bb      	ldr	r3, [r7, #24]
 8001c54:	68ba      	ldr	r2, [r7, #8]
 8001c56:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8001c58:	2101      	movs	r1, #1
 8001c5a:	69b8      	ldr	r0, [r7, #24]
 8001c5c:	f7ff ff32 	bl	8001ac4 <xQueueGenericReset>
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8001c60:	bf00      	nop
 8001c62:	3710      	adds	r7, #16
 8001c64:	46bd      	mov	sp, r7
 8001c66:	bd80      	pop	{r7, pc}

08001c68 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    static void prvInitialiseMutex( Queue_t * pxNewQueue )
    {
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b082      	sub	sp, #8
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
        if( pxNewQueue != NULL )
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d00e      	beq.n	8001c94 <prvInitialiseMutex+0x2c>
        {
            /* The queue create function will set all the queue structure members
            * correctly for a generic queue, but this function is creating a
            * mutex.  Overwrite those members that need to be set differently -
            * in particular the information required for priority inheritance. */
            pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	2200      	movs	r2, #0
 8001c7a:	609a      	str	r2, [r3, #8]
            pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	2200      	movs	r2, #0
 8001c80:	601a      	str	r2, [r3, #0]

            /* In case this is a recursive mutex. */
            pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	2200      	movs	r2, #0
 8001c86:	60da      	str	r2, [r3, #12]

            traceCREATE_MUTEX( pxNewQueue );

            /* Start with the semaphore in the expected state. */
            ( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8001c88:	2300      	movs	r3, #0
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	2100      	movs	r1, #0
 8001c8e:	6878      	ldr	r0, [r7, #4]
 8001c90:	f000 f81c 	bl	8001ccc <xQueueGenericSend>
        }
        else
        {
            traceCREATE_MUTEX_FAILED();
        }
    }
 8001c94:	bf00      	nop
 8001c96:	3708      	adds	r7, #8
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	bd80      	pop	{r7, pc}

08001c9c <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

    QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
    {
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b086      	sub	sp, #24
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	71fb      	strb	r3, [r7, #7]
        QueueHandle_t xNewQueue;
        const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8001ca6:	2301      	movs	r3, #1
 8001ca8:	617b      	str	r3, [r7, #20]
 8001caa:	2300      	movs	r3, #0
 8001cac:	613b      	str	r3, [r7, #16]

        xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8001cae:	79fb      	ldrb	r3, [r7, #7]
 8001cb0:	461a      	mov	r2, r3
 8001cb2:	6939      	ldr	r1, [r7, #16]
 8001cb4:	6978      	ldr	r0, [r7, #20]
 8001cb6:	f7ff ff79 	bl	8001bac <xQueueGenericCreate>
 8001cba:	60f8      	str	r0, [r7, #12]
        prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8001cbc:	68f8      	ldr	r0, [r7, #12]
 8001cbe:	f7ff ffd3 	bl	8001c68 <prvInitialiseMutex>

        return xNewQueue;
 8001cc2:	68fb      	ldr	r3, [r7, #12]
    }
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	3718      	adds	r7, #24
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	bd80      	pop	{r7, pc}

08001ccc <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b08a      	sub	sp, #40	; 0x28
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	60f8      	str	r0, [r7, #12]
 8001cd4:	60b9      	str	r1, [r7, #8]
 8001cd6:	607a      	str	r2, [r7, #4]
 8001cd8:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	627b      	str	r3, [r7, #36]	; 0x24
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	623b      	str	r3, [r7, #32]
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8001ce2:	f001 faeb 	bl	80032bc <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001ce6:	6a3b      	ldr	r3, [r7, #32]
 8001ce8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001cea:	6a3b      	ldr	r3, [r7, #32]
 8001cec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001cee:	429a      	cmp	r2, r3
 8001cf0:	d302      	bcc.n	8001cf8 <xQueueGenericSend+0x2c>
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	2b02      	cmp	r3, #2
 8001cf6:	d129      	bne.n	8001d4c <xQueueGenericSend+0x80>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8001cf8:	683a      	ldr	r2, [r7, #0]
 8001cfa:	68b9      	ldr	r1, [r7, #8]
 8001cfc:	6a38      	ldr	r0, [r7, #32]
 8001cfe:	f000 fa54 	bl	80021aa <prvCopyDataToQueue>
 8001d02:	61f8      	str	r0, [r7, #28]

                    /* If there was a task waiting for data to arrive on the
                     * queue then unblock it now. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001d04:	6a3b      	ldr	r3, [r7, #32]
 8001d06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d010      	beq.n	8001d2e <xQueueGenericSend+0x62>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001d0c:	6a3b      	ldr	r3, [r7, #32]
 8001d0e:	3324      	adds	r3, #36	; 0x24
 8001d10:	4618      	mov	r0, r3
 8001d12:	f000 ff61 	bl	8002bd8 <xTaskRemoveFromEventList>
 8001d16:	4603      	mov	r3, r0
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d013      	beq.n	8001d44 <xQueueGenericSend+0x78>
                        {
                            /* The unblocked task has a priority higher than
                             * our own so yield immediately.  Yes it is ok to do
                             * this from within the critical section - the kernel
                             * takes care of that. */
                            queueYIELD_IF_USING_PREEMPTION();
 8001d1c:	4b3f      	ldr	r3, [pc, #252]	; (8001e1c <xQueueGenericSend+0x150>)
 8001d1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001d22:	601a      	str	r2, [r3, #0]
 8001d24:	f3bf 8f4f 	dsb	sy
 8001d28:	f3bf 8f6f 	isb	sy
 8001d2c:	e00a      	b.n	8001d44 <xQueueGenericSend+0x78>
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                    else if( xYieldRequired != pdFALSE )
 8001d2e:	69fb      	ldr	r3, [r7, #28]
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d007      	beq.n	8001d44 <xQueueGenericSend+0x78>
                    {
                        /* This path is a special case that will only get
                         * executed if the task was holding multiple mutexes and
                         * the mutexes were given back in an order that is
                         * different to that in which they were taken. */
                        queueYIELD_IF_USING_PREEMPTION();
 8001d34:	4b39      	ldr	r3, [pc, #228]	; (8001e1c <xQueueGenericSend+0x150>)
 8001d36:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001d3a:	601a      	str	r2, [r3, #0]
 8001d3c:	f3bf 8f4f 	dsb	sy
 8001d40:	f3bf 8f6f 	isb	sy
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8001d44:	f001 fad4 	bl	80032f0 <vPortExitCritical>
                return pdPASS;
 8001d48:	2301      	movs	r3, #1
 8001d4a:	e063      	b.n	8001e14 <xQueueGenericSend+0x148>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d103      	bne.n	8001d5a <xQueueGenericSend+0x8e>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8001d52:	f001 facd 	bl	80032f0 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    return errQUEUE_FULL;
 8001d56:	2300      	movs	r3, #0
 8001d58:	e05c      	b.n	8001e14 <xQueueGenericSend+0x148>
                }
                else if( xEntryTimeSet == pdFALSE )
 8001d5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d106      	bne.n	8001d6e <xQueueGenericSend+0xa2>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8001d60:	f107 0314 	add.w	r3, r7, #20
 8001d64:	4618      	mov	r0, r3
 8001d66:	f000 ffff 	bl	8002d68 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8001d6a:	2301      	movs	r3, #1
 8001d6c:	627b      	str	r3, [r7, #36]	; 0x24
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8001d6e:	f001 fabf 	bl	80032f0 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8001d72:	f000 fccb 	bl	800270c <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8001d76:	f001 faa1 	bl	80032bc <vPortEnterCritical>
 8001d7a:	6a3b      	ldr	r3, [r7, #32]
 8001d7c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001d80:	b25b      	sxtb	r3, r3
 8001d82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d86:	d103      	bne.n	8001d90 <xQueueGenericSend+0xc4>
 8001d88:	6a3b      	ldr	r3, [r7, #32]
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001d90:	6a3b      	ldr	r3, [r7, #32]
 8001d92:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001d96:	b25b      	sxtb	r3, r3
 8001d98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d9c:	d103      	bne.n	8001da6 <xQueueGenericSend+0xda>
 8001d9e:	6a3b      	ldr	r3, [r7, #32]
 8001da0:	2200      	movs	r2, #0
 8001da2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001da6:	f001 faa3 	bl	80032f0 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001daa:	1d3a      	adds	r2, r7, #4
 8001dac:	f107 0314 	add.w	r3, r7, #20
 8001db0:	4611      	mov	r1, r2
 8001db2:	4618      	mov	r0, r3
 8001db4:	f000 ffee 	bl	8002d94 <xTaskCheckForTimeOut>
 8001db8:	4603      	mov	r3, r0
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d124      	bne.n	8001e08 <xQueueGenericSend+0x13c>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8001dbe:	6a38      	ldr	r0, [r7, #32]
 8001dc0:	f000 faeb 	bl	800239a <prvIsQueueFull>
 8001dc4:	4603      	mov	r3, r0
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d018      	beq.n	8001dfc <xQueueGenericSend+0x130>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8001dca:	6a3b      	ldr	r3, [r7, #32]
 8001dcc:	3310      	adds	r3, #16
 8001dce:	687a      	ldr	r2, [r7, #4]
 8001dd0:	4611      	mov	r1, r2
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	f000 feea 	bl	8002bac <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list. It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready list instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 8001dd8:	6a38      	ldr	r0, [r7, #32]
 8001dda:	f000 fa76 	bl	80022ca <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in the ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 8001dde:	f000 fca3 	bl	8002728 <xTaskResumeAll>
 8001de2:	4603      	mov	r3, r0
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	f47f af7c 	bne.w	8001ce2 <xQueueGenericSend+0x16>
                {
                    portYIELD_WITHIN_API();
 8001dea:	4b0c      	ldr	r3, [pc, #48]	; (8001e1c <xQueueGenericSend+0x150>)
 8001dec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001df0:	601a      	str	r2, [r3, #0]
 8001df2:	f3bf 8f4f 	dsb	sy
 8001df6:	f3bf 8f6f 	isb	sy
 8001dfa:	e772      	b.n	8001ce2 <xQueueGenericSend+0x16>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 8001dfc:	6a38      	ldr	r0, [r7, #32]
 8001dfe:	f000 fa64 	bl	80022ca <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8001e02:	f000 fc91 	bl	8002728 <xTaskResumeAll>
 8001e06:	e76c      	b.n	8001ce2 <xQueueGenericSend+0x16>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 8001e08:	6a38      	ldr	r0, [r7, #32]
 8001e0a:	f000 fa5e 	bl	80022ca <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8001e0e:	f000 fc8b 	bl	8002728 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            return errQUEUE_FULL;
 8001e12:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 8001e14:	4618      	mov	r0, r3
 8001e16:	3728      	adds	r7, #40	; 0x28
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	bd80      	pop	{r7, pc}
 8001e1c:	e000ed04 	.word	0xe000ed04

08001e20 <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b08e      	sub	sp, #56	; 0x38
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	60f8      	str	r0, [r7, #12]
 8001e28:	60b9      	str	r1, [r7, #8]
 8001e2a:	607a      	str	r2, [r7, #4]
 8001e2c:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	633b      	str	r3, [r7, #48]	; 0x30

    portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
    {
        uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

        __asm volatile
 8001e32:	f3ef 8211 	mrs	r2, BASEPRI
 8001e36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e3a:	f383 8811 	msr	BASEPRI, r3
 8001e3e:	f3bf 8f6f 	isb	sy
 8001e42:	f3bf 8f4f 	dsb	sy
 8001e46:	61fa      	str	r2, [r7, #28]
 8001e48:	61bb      	str	r3, [r7, #24]
            : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );

        /* This return will not be reached but is necessary to prevent compiler
         * warnings. */
        return ulOriginalBASEPRI;
 8001e4a:	69fb      	ldr	r3, [r7, #28]
    /* Similar to xQueueGenericSend, except without blocking if there is no room
     * in the queue.  Also don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8001e4c:	62fb      	str	r3, [r7, #44]	; 0x2c
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001e4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e50:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001e52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e56:	429a      	cmp	r2, r3
 8001e58:	d302      	bcc.n	8001e60 <xQueueGenericSendFromISR+0x40>
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	2b02      	cmp	r3, #2
 8001e5e:	d137      	bne.n	8001ed0 <xQueueGenericSendFromISR+0xb0>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 8001e60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e62:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001e66:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001e6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e6e:	627b      	str	r3, [r7, #36]	; 0x24
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8001e70:	683a      	ldr	r2, [r7, #0]
 8001e72:	68b9      	ldr	r1, [r7, #8]
 8001e74:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001e76:	f000 f998 	bl	80021aa <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 8001e7a:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8001e7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e82:	d112      	bne.n	8001eaa <xQueueGenericSendFromISR+0x8a>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001e84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d01e      	beq.n	8001eca <xQueueGenericSendFromISR+0xaa>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001e8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e8e:	3324      	adds	r3, #36	; 0x24
 8001e90:	4618      	mov	r0, r3
 8001e92:	f000 fea1 	bl	8002bd8 <xTaskRemoveFromEventList>
 8001e96:	4603      	mov	r3, r0
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d016      	beq.n	8001eca <xQueueGenericSendFromISR+0xaa>
                        {
                            /* The task waiting has a higher priority so record that a
                             * context switch is required. */
                            if( pxHigherPriorityTaskWoken != NULL )
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d013      	beq.n	8001eca <xQueueGenericSendFromISR+0xaa>
                            {
                                *pxHigherPriorityTaskWoken = pdTRUE;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	2201      	movs	r2, #1
 8001ea6:	601a      	str	r2, [r3, #0]
 8001ea8:	e00f      	b.n	8001eca <xQueueGenericSendFromISR+0xaa>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                prvIncrementQueueTxLock( pxQueue, cTxLock );
 8001eaa:	f000 fd29 	bl	8002900 <uxTaskGetNumberOfTasks>
 8001eae:	6238      	str	r0, [r7, #32]
 8001eb0:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8001eb4:	6a3a      	ldr	r2, [r7, #32]
 8001eb6:	429a      	cmp	r2, r3
 8001eb8:	d907      	bls.n	8001eca <xQueueGenericSendFromISR+0xaa>
 8001eba:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001ebe:	3301      	adds	r3, #1
 8001ec0:	b2db      	uxtb	r3, r3
 8001ec2:	b25a      	sxtb	r2, r3
 8001ec4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ec6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            }

            xReturn = pdPASS;
 8001eca:	2301      	movs	r3, #1
 8001ecc:	637b      	str	r3, [r7, #52]	; 0x34
        {
 8001ece:	e001      	b.n	8001ed4 <xQueueGenericSendFromISR+0xb4>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	637b      	str	r3, [r7, #52]	; 0x34
 8001ed4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ed6:	617b      	str	r3, [r7, #20]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8001ed8:	697b      	ldr	r3, [r7, #20]
 8001eda:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8001ede:	bf00      	nop
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8001ee0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	3738      	adds	r7, #56	; 0x38
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd80      	pop	{r7, pc}

08001eea <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue,
                              BaseType_t * const pxHigherPriorityTaskWoken )
{
 8001eea:	b580      	push	{r7, lr}
 8001eec:	b08c      	sub	sp, #48	; 0x30
 8001eee:	af00      	add	r7, sp, #0
 8001ef0:	6078      	str	r0, [r7, #4]
 8001ef2:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	62bb      	str	r3, [r7, #40]	; 0x28
        __asm volatile
 8001ef8:	f3ef 8211 	mrs	r2, BASEPRI
 8001efc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001f00:	f383 8811 	msr	BASEPRI, r3
 8001f04:	f3bf 8f6f 	isb	sy
 8001f08:	f3bf 8f4f 	dsb	sy
 8001f0c:	617a      	str	r2, [r7, #20]
 8001f0e:	613b      	str	r3, [r7, #16]
        return ulOriginalBASEPRI;
 8001f10:	697b      	ldr	r3, [r7, #20]
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8001f12:	627b      	str	r3, [r7, #36]	; 0x24
    {
        const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001f14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f18:	623b      	str	r3, [r7, #32]

        /* When the queue is used to implement a semaphore no data is ever
         * moved through the queue but it is still valid to see if the queue 'has
         * space'. */
        if( uxMessagesWaiting < pxQueue->uxLength )
 8001f1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f1e:	6a3a      	ldr	r2, [r7, #32]
 8001f20:	429a      	cmp	r2, r3
 8001f22:	d231      	bcs.n	8001f88 <xQueueGiveFromISR+0x9e>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 8001f24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f26:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001f2a:	77fb      	strb	r3, [r7, #31]
             * holder - and if there is a mutex holder then the mutex cannot be
             * given from an ISR.  As this is the ISR version of the function it
             * can be assumed there is no mutex holder and no need to determine if
             * priority disinheritance is needed.  Simply increase the count of
             * messages (semaphores) available. */
            pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8001f2c:	6a3b      	ldr	r3, [r7, #32]
 8001f2e:	1c5a      	adds	r2, r3, #1
 8001f30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f32:	639a      	str	r2, [r3, #56]	; 0x38

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 8001f34:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001f38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f3c:	d112      	bne.n	8001f64 <xQueueGiveFromISR+0x7a>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001f3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d01d      	beq.n	8001f82 <xQueueGiveFromISR+0x98>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001f46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f48:	3324      	adds	r3, #36	; 0x24
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	f000 fe44 	bl	8002bd8 <xTaskRemoveFromEventList>
 8001f50:	4603      	mov	r3, r0
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d015      	beq.n	8001f82 <xQueueGiveFromISR+0x98>
                        {
                            /* The task waiting has a higher priority so record that a
                             * context switch is required. */
                            if( pxHigherPriorityTaskWoken != NULL )
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d012      	beq.n	8001f82 <xQueueGiveFromISR+0x98>
                            {
                                *pxHigherPriorityTaskWoken = pdTRUE;
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	2201      	movs	r2, #1
 8001f60:	601a      	str	r2, [r3, #0]
 8001f62:	e00e      	b.n	8001f82 <xQueueGiveFromISR+0x98>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                prvIncrementQueueTxLock( pxQueue, cTxLock );
 8001f64:	f000 fccc 	bl	8002900 <uxTaskGetNumberOfTasks>
 8001f68:	61b8      	str	r0, [r7, #24]
 8001f6a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001f6e:	69ba      	ldr	r2, [r7, #24]
 8001f70:	429a      	cmp	r2, r3
 8001f72:	d906      	bls.n	8001f82 <xQueueGiveFromISR+0x98>
 8001f74:	7ffb      	ldrb	r3, [r7, #31]
 8001f76:	3301      	adds	r3, #1
 8001f78:	b2db      	uxtb	r3, r3
 8001f7a:	b25a      	sxtb	r2, r3
 8001f7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f7e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            }

            xReturn = pdPASS;
 8001f82:	2301      	movs	r3, #1
 8001f84:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001f86:	e001      	b.n	8001f8c <xQueueGiveFromISR+0xa2>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 8001f88:	2300      	movs	r3, #0
 8001f8a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001f8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f8e:	60fb      	str	r3, [r7, #12]
        __asm volatile
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	f383 8811 	msr	BASEPRI, r3
    }
 8001f96:	bf00      	nop
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8001f98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	3730      	adds	r7, #48	; 0x30
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bd80      	pop	{r7, pc}
	...

08001fa4 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b08a      	sub	sp, #40	; 0x28
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	60f8      	str	r0, [r7, #12]
 8001fac:	60b9      	str	r1, [r7, #8]
 8001fae:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	627b      	str	r3, [r7, #36]	; 0x24
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	623b      	str	r3, [r7, #32]
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8001fb8:	f001 f980 	bl	80032bc <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001fbc:	6a3b      	ldr	r3, [r7, #32]
 8001fbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fc0:	61fb      	str	r3, [r7, #28]

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001fc2:	69fb      	ldr	r3, [r7, #28]
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d01f      	beq.n	8002008 <xQueueReceive+0x64>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8001fc8:	68b9      	ldr	r1, [r7, #8]
 8001fca:	6a38      	ldr	r0, [r7, #32]
 8001fcc:	f000 f957 	bl	800227e <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8001fd0:	69fb      	ldr	r3, [r7, #28]
 8001fd2:	1e5a      	subs	r2, r3, #1
 8001fd4:	6a3b      	ldr	r3, [r7, #32]
 8001fd6:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001fd8:	6a3b      	ldr	r3, [r7, #32]
 8001fda:	691b      	ldr	r3, [r3, #16]
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d00f      	beq.n	8002000 <xQueueReceive+0x5c>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001fe0:	6a3b      	ldr	r3, [r7, #32]
 8001fe2:	3310      	adds	r3, #16
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	f000 fdf7 	bl	8002bd8 <xTaskRemoveFromEventList>
 8001fea:	4603      	mov	r3, r0
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d007      	beq.n	8002000 <xQueueReceive+0x5c>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8001ff0:	4b3c      	ldr	r3, [pc, #240]	; (80020e4 <xQueueReceive+0x140>)
 8001ff2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001ff6:	601a      	str	r2, [r3, #0]
 8001ff8:	f3bf 8f4f 	dsb	sy
 8001ffc:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8002000:	f001 f976 	bl	80032f0 <vPortExitCritical>
                return pdPASS;
 8002004:	2301      	movs	r3, #1
 8002006:	e069      	b.n	80020dc <xQueueReceive+0x138>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	2b00      	cmp	r3, #0
 800200c:	d103      	bne.n	8002016 <xQueueReceive+0x72>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 800200e:	f001 f96f 	bl	80032f0 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 8002012:	2300      	movs	r3, #0
 8002014:	e062      	b.n	80020dc <xQueueReceive+0x138>
                }
                else if( xEntryTimeSet == pdFALSE )
 8002016:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002018:	2b00      	cmp	r3, #0
 800201a:	d106      	bne.n	800202a <xQueueReceive+0x86>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 800201c:	f107 0314 	add.w	r3, r7, #20
 8002020:	4618      	mov	r0, r3
 8002022:	f000 fea1 	bl	8002d68 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8002026:	2301      	movs	r3, #1
 8002028:	627b      	str	r3, [r7, #36]	; 0x24
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 800202a:	f001 f961 	bl	80032f0 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 800202e:	f000 fb6d 	bl	800270c <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8002032:	f001 f943 	bl	80032bc <vPortEnterCritical>
 8002036:	6a3b      	ldr	r3, [r7, #32]
 8002038:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800203c:	b25b      	sxtb	r3, r3
 800203e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002042:	d103      	bne.n	800204c <xQueueReceive+0xa8>
 8002044:	6a3b      	ldr	r3, [r7, #32]
 8002046:	2200      	movs	r2, #0
 8002048:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800204c:	6a3b      	ldr	r3, [r7, #32]
 800204e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002052:	b25b      	sxtb	r3, r3
 8002054:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002058:	d103      	bne.n	8002062 <xQueueReceive+0xbe>
 800205a:	6a3b      	ldr	r3, [r7, #32]
 800205c:	2200      	movs	r2, #0
 800205e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002062:	f001 f945 	bl	80032f0 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002066:	1d3a      	adds	r2, r7, #4
 8002068:	f107 0314 	add.w	r3, r7, #20
 800206c:	4611      	mov	r1, r2
 800206e:	4618      	mov	r0, r3
 8002070:	f000 fe90 	bl	8002d94 <xTaskCheckForTimeOut>
 8002074:	4603      	mov	r3, r0
 8002076:	2b00      	cmp	r3, #0
 8002078:	d123      	bne.n	80020c2 <xQueueReceive+0x11e>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800207a:	6a38      	ldr	r0, [r7, #32]
 800207c:	f000 f977 	bl	800236e <prvIsQueueEmpty>
 8002080:	4603      	mov	r3, r0
 8002082:	2b00      	cmp	r3, #0
 8002084:	d017      	beq.n	80020b6 <xQueueReceive+0x112>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002086:	6a3b      	ldr	r3, [r7, #32]
 8002088:	3324      	adds	r3, #36	; 0x24
 800208a:	687a      	ldr	r2, [r7, #4]
 800208c:	4611      	mov	r1, r2
 800208e:	4618      	mov	r0, r3
 8002090:	f000 fd8c 	bl	8002bac <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8002094:	6a38      	ldr	r0, [r7, #32]
 8002096:	f000 f918 	bl	80022ca <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 800209a:	f000 fb45 	bl	8002728 <xTaskResumeAll>
 800209e:	4603      	mov	r3, r0
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d189      	bne.n	8001fb8 <xQueueReceive+0x14>
                {
                    portYIELD_WITHIN_API();
 80020a4:	4b0f      	ldr	r3, [pc, #60]	; (80020e4 <xQueueReceive+0x140>)
 80020a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80020aa:	601a      	str	r2, [r3, #0]
 80020ac:	f3bf 8f4f 	dsb	sy
 80020b0:	f3bf 8f6f 	isb	sy
 80020b4:	e780      	b.n	8001fb8 <xQueueReceive+0x14>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 80020b6:	6a38      	ldr	r0, [r7, #32]
 80020b8:	f000 f907 	bl	80022ca <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80020bc:	f000 fb34 	bl	8002728 <xTaskResumeAll>
 80020c0:	e77a      	b.n	8001fb8 <xQueueReceive+0x14>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 80020c2:	6a38      	ldr	r0, [r7, #32]
 80020c4:	f000 f901 	bl	80022ca <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80020c8:	f000 fb2e 	bl	8002728 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80020cc:	6a38      	ldr	r0, [r7, #32]
 80020ce:	f000 f94e 	bl	800236e <prvIsQueueEmpty>
 80020d2:	4603      	mov	r3, r0
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	f43f af6f 	beq.w	8001fb8 <xQueueReceive+0x14>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 80020da:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 80020dc:	4618      	mov	r0, r3
 80020de:	3728      	adds	r7, #40	; 0x28
 80020e0:	46bd      	mov	sp, r7
 80020e2:	bd80      	pop	{r7, pc}
 80020e4:	e000ed04 	.word	0xe000ed04

080020e8 <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue,
                                 void * const pvBuffer,
                                 BaseType_t * const pxHigherPriorityTaskWoken )
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b08e      	sub	sp, #56	; 0x38
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	60f8      	str	r0, [r7, #12]
 80020f0:	60b9      	str	r1, [r7, #8]
 80020f2:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	633b      	str	r3, [r7, #48]	; 0x30
        __asm volatile
 80020f8:	f3ef 8211 	mrs	r2, BASEPRI
 80020fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002100:	f383 8811 	msr	BASEPRI, r3
 8002104:	f3bf 8f6f 	isb	sy
 8002108:	f3bf 8f4f 	dsb	sy
 800210c:	61fa      	str	r2, [r7, #28]
 800210e:	61bb      	str	r3, [r7, #24]
        return ulOriginalBASEPRI;
 8002110:	69fb      	ldr	r3, [r7, #28]
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002112:	62fb      	str	r3, [r7, #44]	; 0x2c
    {
        const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002114:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002116:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002118:	62bb      	str	r3, [r7, #40]	; 0x28

        /* Cannot block in an ISR, so check there is data available. */
        if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800211a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800211c:	2b00      	cmp	r3, #0
 800211e:	d037      	beq.n	8002190 <xQueueReceiveFromISR+0xa8>
        {
            const int8_t cRxLock = pxQueue->cRxLock;
 8002120:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002122:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002126:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

            traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

            prvCopyDataFromQueue( pxQueue, pvBuffer );
 800212a:	68b9      	ldr	r1, [r7, #8]
 800212c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800212e:	f000 f8a6 	bl	800227e <prvCopyDataFromQueue>
            pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002132:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002134:	1e5a      	subs	r2, r3, #1
 8002136:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002138:	639a      	str	r2, [r3, #56]	; 0x38

            /* If the queue is locked the event list will not be modified.
             * Instead update the lock count so the task that unlocks the queue
             * will know that an ISR has removed data while the queue was
             * locked. */
            if( cRxLock == queueUNLOCKED )
 800213a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800213e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002142:	d112      	bne.n	800216a <xQueueReceiveFromISR+0x82>
            {
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002144:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002146:	691b      	ldr	r3, [r3, #16]
 8002148:	2b00      	cmp	r3, #0
 800214a:	d01e      	beq.n	800218a <xQueueReceiveFromISR+0xa2>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800214c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800214e:	3310      	adds	r3, #16
 8002150:	4618      	mov	r0, r3
 8002152:	f000 fd41 	bl	8002bd8 <xTaskRemoveFromEventList>
 8002156:	4603      	mov	r3, r0
 8002158:	2b00      	cmp	r3, #0
 800215a:	d016      	beq.n	800218a <xQueueReceiveFromISR+0xa2>
                    {
                        /* The task waiting has a higher priority than us so
                         * force a context switch. */
                        if( pxHigherPriorityTaskWoken != NULL )
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2b00      	cmp	r3, #0
 8002160:	d013      	beq.n	800218a <xQueueReceiveFromISR+0xa2>
                        {
                            *pxHigherPriorityTaskWoken = pdTRUE;
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	2201      	movs	r2, #1
 8002166:	601a      	str	r2, [r3, #0]
 8002168:	e00f      	b.n	800218a <xQueueReceiveFromISR+0xa2>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was removed while it was locked. */
                prvIncrementQueueRxLock( pxQueue, cRxLock );
 800216a:	f000 fbc9 	bl	8002900 <uxTaskGetNumberOfTasks>
 800216e:	6238      	str	r0, [r7, #32]
 8002170:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8002174:	6a3a      	ldr	r2, [r7, #32]
 8002176:	429a      	cmp	r2, r3
 8002178:	d907      	bls.n	800218a <xQueueReceiveFromISR+0xa2>
 800217a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800217e:	3301      	adds	r3, #1
 8002180:	b2db      	uxtb	r3, r3
 8002182:	b25a      	sxtb	r2, r3
 8002184:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002186:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            }

            xReturn = pdPASS;
 800218a:	2301      	movs	r3, #1
 800218c:	637b      	str	r3, [r7, #52]	; 0x34
 800218e:	e001      	b.n	8002194 <xQueueReceiveFromISR+0xac>
        }
        else
        {
            xReturn = pdFAIL;
 8002190:	2300      	movs	r3, #0
 8002192:	637b      	str	r3, [r7, #52]	; 0x34
 8002194:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002196:	617b      	str	r3, [r7, #20]
        __asm volatile
 8002198:	697b      	ldr	r3, [r7, #20]
 800219a:	f383 8811 	msr	BASEPRI, r3
    }
 800219e:	bf00      	nop
            traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 80021a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80021a2:	4618      	mov	r0, r3
 80021a4:	3738      	adds	r7, #56	; 0x38
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bd80      	pop	{r7, pc}

080021aa <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 80021aa:	b580      	push	{r7, lr}
 80021ac:	b086      	sub	sp, #24
 80021ae:	af00      	add	r7, sp, #0
 80021b0:	60f8      	str	r0, [r7, #12]
 80021b2:	60b9      	str	r1, [r7, #8]
 80021b4:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 80021b6:	2300      	movs	r3, #0
 80021b8:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80021be:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d10d      	bne.n	80021e4 <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
        {
            if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d14d      	bne.n	800226c <prvCopyDataToQueue+0xc2>
            {
                /* The mutex is no longer being held. */
                xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	689b      	ldr	r3, [r3, #8]
 80021d4:	4618      	mov	r0, r3
 80021d6:	f000 fee3 	bl	8002fa0 <xTaskPriorityDisinherit>
 80021da:	6178      	str	r0, [r7, #20]
                pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	2200      	movs	r2, #0
 80021e0:	609a      	str	r2, [r3, #8]
 80021e2:	e043      	b.n	800226c <prvCopyDataToQueue+0xc2>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d119      	bne.n	800221e <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	6858      	ldr	r0, [r3, #4]
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021f2:	461a      	mov	r2, r3
 80021f4:	68b9      	ldr	r1, [r7, #8]
 80021f6:	f001 feef 	bl	8003fd8 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	685a      	ldr	r2, [r3, #4]
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002202:	441a      	add	r2, r3
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	685a      	ldr	r2, [r3, #4]
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	689b      	ldr	r3, [r3, #8]
 8002210:	429a      	cmp	r2, r3
 8002212:	d32b      	bcc.n	800226c <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	681a      	ldr	r2, [r3, #0]
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	605a      	str	r2, [r3, #4]
 800221c:	e026      	b.n	800226c <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	68d8      	ldr	r0, [r3, #12]
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002226:	461a      	mov	r2, r3
 8002228:	68b9      	ldr	r1, [r7, #8]
 800222a:	f001 fed5 	bl	8003fd8 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	68da      	ldr	r2, [r3, #12]
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002236:	425b      	negs	r3, r3
 8002238:	441a      	add	r2, r3
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	68da      	ldr	r2, [r3, #12]
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	429a      	cmp	r2, r3
 8002248:	d207      	bcs.n	800225a <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	689a      	ldr	r2, [r3, #8]
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002252:	425b      	negs	r3, r3
 8002254:	441a      	add	r2, r3
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	2b02      	cmp	r3, #2
 800225e:	d105      	bne.n	800226c <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002260:	693b      	ldr	r3, [r7, #16]
 8002262:	2b00      	cmp	r3, #0
 8002264:	d002      	beq.n	800226c <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8002266:	693b      	ldr	r3, [r7, #16]
 8002268:	3b01      	subs	r3, #1
 800226a:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800226c:	693b      	ldr	r3, [r7, #16]
 800226e:	1c5a      	adds	r2, r3, #1
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	639a      	str	r2, [r3, #56]	; 0x38

    return xReturn;
 8002274:	697b      	ldr	r3, [r7, #20]
}
 8002276:	4618      	mov	r0, r3
 8002278:	3718      	adds	r7, #24
 800227a:	46bd      	mov	sp, r7
 800227c:	bd80      	pop	{r7, pc}

0800227e <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 800227e:	b580      	push	{r7, lr}
 8002280:	b082      	sub	sp, #8
 8002282:	af00      	add	r7, sp, #0
 8002284:	6078      	str	r0, [r7, #4]
 8002286:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800228c:	2b00      	cmp	r3, #0
 800228e:	d018      	beq.n	80022c2 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	68da      	ldr	r2, [r3, #12]
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002298:	441a      	add	r2, r3
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	68da      	ldr	r2, [r3, #12]
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	689b      	ldr	r3, [r3, #8]
 80022a6:	429a      	cmp	r2, r3
 80022a8:	d303      	bcc.n	80022b2 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681a      	ldr	r2, [r3, #0]
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	68d9      	ldr	r1, [r3, #12]
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022ba:	461a      	mov	r2, r3
 80022bc:	6838      	ldr	r0, [r7, #0]
 80022be:	f001 fe8b 	bl	8003fd8 <memcpy>
    }
}
 80022c2:	bf00      	nop
 80022c4:	3708      	adds	r7, #8
 80022c6:	46bd      	mov	sp, r7
 80022c8:	bd80      	pop	{r7, pc}

080022ca <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80022ca:	b580      	push	{r7, lr}
 80022cc:	b084      	sub	sp, #16
 80022ce:	af00      	add	r7, sp, #0
 80022d0:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 80022d2:	f000 fff3 	bl	80032bc <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80022dc:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 80022de:	e011      	b.n	8002304 <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d012      	beq.n	800230e <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	3324      	adds	r3, #36	; 0x24
 80022ec:	4618      	mov	r0, r3
 80022ee:	f000 fc73 	bl	8002bd8 <xTaskRemoveFromEventList>
 80022f2:	4603      	mov	r3, r0
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d001      	beq.n	80022fc <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 80022f8:	f000 fd96 	bl	8002e28 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 80022fc:	7bfb      	ldrb	r3, [r7, #15]
 80022fe:	3b01      	subs	r3, #1
 8002300:	b2db      	uxtb	r3, r3
 8002302:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002304:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002308:	2b00      	cmp	r3, #0
 800230a:	dce9      	bgt.n	80022e0 <prvUnlockQueue+0x16>
 800230c:	e000      	b.n	8002310 <prvUnlockQueue+0x46>
                    break;
 800230e:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	22ff      	movs	r2, #255	; 0xff
 8002314:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 8002318:	f000 ffea 	bl	80032f0 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 800231c:	f000 ffce 	bl	80032bc <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002326:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8002328:	e011      	b.n	800234e <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	691b      	ldr	r3, [r3, #16]
 800232e:	2b00      	cmp	r3, #0
 8002330:	d012      	beq.n	8002358 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	3310      	adds	r3, #16
 8002336:	4618      	mov	r0, r3
 8002338:	f000 fc4e 	bl	8002bd8 <xTaskRemoveFromEventList>
 800233c:	4603      	mov	r3, r0
 800233e:	2b00      	cmp	r3, #0
 8002340:	d001      	beq.n	8002346 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8002342:	f000 fd71 	bl	8002e28 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8002346:	7bbb      	ldrb	r3, [r7, #14]
 8002348:	3b01      	subs	r3, #1
 800234a:	b2db      	uxtb	r3, r3
 800234c:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 800234e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002352:	2b00      	cmp	r3, #0
 8002354:	dce9      	bgt.n	800232a <prvUnlockQueue+0x60>
 8002356:	e000      	b.n	800235a <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8002358:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	22ff      	movs	r2, #255	; 0xff
 800235e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 8002362:	f000 ffc5 	bl	80032f0 <vPortExitCritical>
}
 8002366:	bf00      	nop
 8002368:	3710      	adds	r7, #16
 800236a:	46bd      	mov	sp, r7
 800236c:	bd80      	pop	{r7, pc}

0800236e <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 800236e:	b580      	push	{r7, lr}
 8002370:	b084      	sub	sp, #16
 8002372:	af00      	add	r7, sp, #0
 8002374:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8002376:	f000 ffa1 	bl	80032bc <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800237e:	2b00      	cmp	r3, #0
 8002380:	d102      	bne.n	8002388 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8002382:	2301      	movs	r3, #1
 8002384:	60fb      	str	r3, [r7, #12]
 8002386:	e001      	b.n	800238c <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8002388:	2300      	movs	r3, #0
 800238a:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 800238c:	f000 ffb0 	bl	80032f0 <vPortExitCritical>

    return xReturn;
 8002390:	68fb      	ldr	r3, [r7, #12]
}
 8002392:	4618      	mov	r0, r3
 8002394:	3710      	adds	r7, #16
 8002396:	46bd      	mov	sp, r7
 8002398:	bd80      	pop	{r7, pc}

0800239a <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 800239a:	b580      	push	{r7, lr}
 800239c:	b084      	sub	sp, #16
 800239e:	af00      	add	r7, sp, #0
 80023a0:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 80023a2:	f000 ff8b 	bl	80032bc <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023ae:	429a      	cmp	r2, r3
 80023b0:	d102      	bne.n	80023b8 <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 80023b2:	2301      	movs	r3, #1
 80023b4:	60fb      	str	r3, [r7, #12]
 80023b6:	e001      	b.n	80023bc <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 80023b8:	2300      	movs	r3, #0
 80023ba:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 80023bc:	f000 ff98 	bl	80032f0 <vPortExitCritical>

    return xReturn;
 80023c0:	68fb      	ldr	r3, [r7, #12]
}
 80023c2:	4618      	mov	r0, r3
 80023c4:	3710      	adds	r7, #16
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}

080023ca <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 80023ca:	b580      	push	{r7, lr}
 80023cc:	b08c      	sub	sp, #48	; 0x30
 80023ce:	af04      	add	r7, sp, #16
 80023d0:	60f8      	str	r0, [r7, #12]
 80023d2:	60b9      	str	r1, [r7, #8]
 80023d4:	603b      	str	r3, [r7, #0]
 80023d6:	4613      	mov	r3, r2
 80023d8:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
        {
            StackType_t * pxStack;

            /* Allocate space for the stack used by the task being created. */
            pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80023da:	88fb      	ldrh	r3, [r7, #6]
 80023dc:	009b      	lsls	r3, r3, #2
 80023de:	4618      	mov	r0, r3
 80023e0:	f001 f806 	bl	80033f0 <pvPortMalloc>
 80023e4:	6178      	str	r0, [r7, #20]

            if( pxStack != NULL )
 80023e6:	697b      	ldr	r3, [r7, #20]
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d013      	beq.n	8002414 <xTaskCreate+0x4a>
            {
                /* Allocate space for the TCB. */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80023ec:	2054      	movs	r0, #84	; 0x54
 80023ee:	f000 ffff 	bl	80033f0 <pvPortMalloc>
 80023f2:	61f8      	str	r0, [r7, #28]

                if( pxNewTCB != NULL )
 80023f4:	69fb      	ldr	r3, [r7, #28]
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d008      	beq.n	800240c <xTaskCreate+0x42>
                {
                    memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 80023fa:	2254      	movs	r2, #84	; 0x54
 80023fc:	2100      	movs	r1, #0
 80023fe:	69f8      	ldr	r0, [r7, #28]
 8002400:	f001 fdbe 	bl	8003f80 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 8002404:	69fb      	ldr	r3, [r7, #28]
 8002406:	697a      	ldr	r2, [r7, #20]
 8002408:	631a      	str	r2, [r3, #48]	; 0x30
 800240a:	e005      	b.n	8002418 <xTaskCreate+0x4e>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 800240c:	6978      	ldr	r0, [r7, #20]
 800240e:	f001 f88d 	bl	800352c <vPortFree>
 8002412:	e001      	b.n	8002418 <xTaskCreate+0x4e>
                }
            }
            else
            {
                pxNewTCB = NULL;
 8002414:	2300      	movs	r3, #0
 8002416:	61fb      	str	r3, [r7, #28]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8002418:	69fb      	ldr	r3, [r7, #28]
 800241a:	2b00      	cmp	r3, #0
 800241c:	d013      	beq.n	8002446 <xTaskCreate+0x7c>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800241e:	88fa      	ldrh	r2, [r7, #6]
 8002420:	2300      	movs	r3, #0
 8002422:	9303      	str	r3, [sp, #12]
 8002424:	69fb      	ldr	r3, [r7, #28]
 8002426:	9302      	str	r3, [sp, #8]
 8002428:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800242a:	9301      	str	r3, [sp, #4]
 800242c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800242e:	9300      	str	r3, [sp, #0]
 8002430:	683b      	ldr	r3, [r7, #0]
 8002432:	68b9      	ldr	r1, [r7, #8]
 8002434:	68f8      	ldr	r0, [r7, #12]
 8002436:	f000 f80e 	bl	8002456 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 800243a:	69f8      	ldr	r0, [r7, #28]
 800243c:	f000 f874 	bl	8002528 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8002440:	2301      	movs	r3, #1
 8002442:	61bb      	str	r3, [r7, #24]
 8002444:	e002      	b.n	800244c <xTaskCreate+0x82>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002446:	f04f 33ff 	mov.w	r3, #4294967295
 800244a:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 800244c:	69bb      	ldr	r3, [r7, #24]
    }
 800244e:	4618      	mov	r0, r3
 8002450:	3720      	adds	r7, #32
 8002452:	46bd      	mov	sp, r7
 8002454:	bd80      	pop	{r7, pc}

08002456 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8002456:	b580      	push	{r7, lr}
 8002458:	b086      	sub	sp, #24
 800245a:	af00      	add	r7, sp, #0
 800245c:	60f8      	str	r0, [r7, #12]
 800245e:	60b9      	str	r1, [r7, #8]
 8002460:	607a      	str	r2, [r7, #4]
 8002462:	603b      	str	r3, [r7, #0]
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8002464:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002466:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800246e:	3b01      	subs	r3, #1
 8002470:	009b      	lsls	r3, r3, #2
 8002472:	4413      	add	r3, r2
 8002474:	613b      	str	r3, [r7, #16]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002476:	693b      	ldr	r3, [r7, #16]
 8002478:	f023 0307 	bic.w	r3, r3, #7
 800247c:	613b      	str	r3, [r7, #16]
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 800247e:	68bb      	ldr	r3, [r7, #8]
 8002480:	2b00      	cmp	r3, #0
 8002482:	d01e      	beq.n	80024c2 <prvInitialiseNewTask+0x6c>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002484:	2300      	movs	r3, #0
 8002486:	617b      	str	r3, [r7, #20]
 8002488:	e012      	b.n	80024b0 <prvInitialiseNewTask+0x5a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800248a:	68ba      	ldr	r2, [r7, #8]
 800248c:	697b      	ldr	r3, [r7, #20]
 800248e:	4413      	add	r3, r2
 8002490:	7819      	ldrb	r1, [r3, #0]
 8002492:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002494:	697b      	ldr	r3, [r7, #20]
 8002496:	4413      	add	r3, r2
 8002498:	3334      	adds	r3, #52	; 0x34
 800249a:	460a      	mov	r2, r1
 800249c:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 800249e:	68ba      	ldr	r2, [r7, #8]
 80024a0:	697b      	ldr	r3, [r7, #20]
 80024a2:	4413      	add	r3, r2
 80024a4:	781b      	ldrb	r3, [r3, #0]
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d006      	beq.n	80024b8 <prvInitialiseNewTask+0x62>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80024aa:	697b      	ldr	r3, [r7, #20]
 80024ac:	3301      	adds	r3, #1
 80024ae:	617b      	str	r3, [r7, #20]
 80024b0:	697b      	ldr	r3, [r7, #20]
 80024b2:	2b0f      	cmp	r3, #15
 80024b4:	d9e9      	bls.n	800248a <prvInitialiseNewTask+0x34>
 80024b6:	e000      	b.n	80024ba <prvInitialiseNewTask+0x64>
            {
                break;
 80024b8:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80024ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024bc:	2200      	movs	r2, #0
 80024be:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80024c2:	6a3b      	ldr	r3, [r7, #32]
 80024c4:	2b04      	cmp	r3, #4
 80024c6:	d901      	bls.n	80024cc <prvInitialiseNewTask+0x76>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80024c8:	2304      	movs	r3, #4
 80024ca:	623b      	str	r3, [r7, #32]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 80024cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024ce:	6a3a      	ldr	r2, [r7, #32]
 80024d0:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 80024d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024d4:	6a3a      	ldr	r2, [r7, #32]
 80024d6:	645a      	str	r2, [r3, #68]	; 0x44
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80024d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024da:	3304      	adds	r3, #4
 80024dc:	4618      	mov	r0, r3
 80024de:	f7ff fa84 	bl	80019ea <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80024e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024e4:	3318      	adds	r3, #24
 80024e6:	4618      	mov	r0, r3
 80024e8:	f7ff fa7f 	bl	80019ea <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80024ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024ee:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80024f0:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80024f2:	6a3b      	ldr	r3, [r7, #32]
 80024f4:	f1c3 0205 	rsb	r2, r3, #5
 80024f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024fa:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80024fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024fe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002500:	625a      	str	r2, [r3, #36]	; 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002502:	683a      	ldr	r2, [r7, #0]
 8002504:	68f9      	ldr	r1, [r7, #12]
 8002506:	6938      	ldr	r0, [r7, #16]
 8002508:	f000 fe4c 	bl	80031a4 <pxPortInitialiseStack>
 800250c:	4602      	mov	r2, r0
 800250e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002510:	601a      	str	r2, [r3, #0]
        }
        #endif /* portHAS_STACK_OVERFLOW_CHECKING */
    }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8002512:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002514:	2b00      	cmp	r3, #0
 8002516:	d002      	beq.n	800251e <prvInitialiseNewTask+0xc8>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002518:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800251a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800251c:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800251e:	bf00      	nop
 8002520:	3718      	adds	r7, #24
 8002522:	46bd      	mov	sp, r7
 8002524:	bd80      	pop	{r7, pc}
	...

08002528 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b084      	sub	sp, #16
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8002530:	f000 fec4 	bl	80032bc <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8002534:	4b3e      	ldr	r3, [pc, #248]	; (8002630 <prvAddNewTaskToReadyList+0x108>)
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	3301      	adds	r3, #1
 800253a:	4a3d      	ldr	r2, [pc, #244]	; (8002630 <prvAddNewTaskToReadyList+0x108>)
 800253c:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 800253e:	4b3d      	ldr	r3, [pc, #244]	; (8002634 <prvAddNewTaskToReadyList+0x10c>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	2b00      	cmp	r3, #0
 8002544:	d109      	bne.n	800255a <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8002546:	4a3b      	ldr	r2, [pc, #236]	; (8002634 <prvAddNewTaskToReadyList+0x10c>)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800254c:	4b38      	ldr	r3, [pc, #224]	; (8002630 <prvAddNewTaskToReadyList+0x108>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	2b01      	cmp	r3, #1
 8002552:	d110      	bne.n	8002576 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8002554:	f000 fc8c 	bl	8002e70 <prvInitialiseTaskLists>
 8002558:	e00d      	b.n	8002576 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 800255a:	4b37      	ldr	r3, [pc, #220]	; (8002638 <prvAddNewTaskToReadyList+0x110>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	2b00      	cmp	r3, #0
 8002560:	d109      	bne.n	8002576 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002562:	4b34      	ldr	r3, [pc, #208]	; (8002634 <prvAddNewTaskToReadyList+0x10c>)
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800256c:	429a      	cmp	r2, r3
 800256e:	d802      	bhi.n	8002576 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8002570:	4a30      	ldr	r2, [pc, #192]	; (8002634 <prvAddNewTaskToReadyList+0x10c>)
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8002576:	4b31      	ldr	r3, [pc, #196]	; (800263c <prvAddNewTaskToReadyList+0x114>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	3301      	adds	r3, #1
 800257c:	4a2f      	ldr	r2, [pc, #188]	; (800263c <prvAddNewTaskToReadyList+0x114>)
 800257e:	6013      	str	r3, [r2, #0]
            pxNewTCB->uxTCBNumber = uxTaskNumber;
        }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002584:	2201      	movs	r2, #1
 8002586:	409a      	lsls	r2, r3
 8002588:	4b2d      	ldr	r3, [pc, #180]	; (8002640 <prvAddNewTaskToReadyList+0x118>)
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	4313      	orrs	r3, r2
 800258e:	4a2c      	ldr	r2, [pc, #176]	; (8002640 <prvAddNewTaskToReadyList+0x118>)
 8002590:	6013      	str	r3, [r2, #0]
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002596:	492b      	ldr	r1, [pc, #172]	; (8002644 <prvAddNewTaskToReadyList+0x11c>)
 8002598:	4613      	mov	r3, r2
 800259a:	009b      	lsls	r3, r3, #2
 800259c:	4413      	add	r3, r2
 800259e:	009b      	lsls	r3, r3, #2
 80025a0:	440b      	add	r3, r1
 80025a2:	3304      	adds	r3, #4
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	60fb      	str	r3, [r7, #12]
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	68fa      	ldr	r2, [r7, #12]
 80025ac:	609a      	str	r2, [r3, #8]
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	689a      	ldr	r2, [r3, #8]
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	60da      	str	r2, [r3, #12]
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	689b      	ldr	r3, [r3, #8]
 80025ba:	687a      	ldr	r2, [r7, #4]
 80025bc:	3204      	adds	r2, #4
 80025be:	605a      	str	r2, [r3, #4]
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	1d1a      	adds	r2, r3, #4
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	609a      	str	r2, [r3, #8]
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025cc:	4613      	mov	r3, r2
 80025ce:	009b      	lsls	r3, r3, #2
 80025d0:	4413      	add	r3, r2
 80025d2:	009b      	lsls	r3, r3, #2
 80025d4:	4a1b      	ldr	r2, [pc, #108]	; (8002644 <prvAddNewTaskToReadyList+0x11c>)
 80025d6:	441a      	add	r2, r3
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	615a      	str	r2, [r3, #20]
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025e0:	4918      	ldr	r1, [pc, #96]	; (8002644 <prvAddNewTaskToReadyList+0x11c>)
 80025e2:	4613      	mov	r3, r2
 80025e4:	009b      	lsls	r3, r3, #2
 80025e6:	4413      	add	r3, r2
 80025e8:	009b      	lsls	r3, r3, #2
 80025ea:	440b      	add	r3, r1
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	1c59      	adds	r1, r3, #1
 80025f0:	4814      	ldr	r0, [pc, #80]	; (8002644 <prvAddNewTaskToReadyList+0x11c>)
 80025f2:	4613      	mov	r3, r2
 80025f4:	009b      	lsls	r3, r3, #2
 80025f6:	4413      	add	r3, r2
 80025f8:	009b      	lsls	r3, r3, #2
 80025fa:	4403      	add	r3, r0
 80025fc:	6019      	str	r1, [r3, #0]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 80025fe:	f000 fe77 	bl	80032f0 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8002602:	4b0d      	ldr	r3, [pc, #52]	; (8002638 <prvAddNewTaskToReadyList+0x110>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	2b00      	cmp	r3, #0
 8002608:	d00e      	beq.n	8002628 <prvAddNewTaskToReadyList+0x100>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800260a:	4b0a      	ldr	r3, [pc, #40]	; (8002634 <prvAddNewTaskToReadyList+0x10c>)
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002614:	429a      	cmp	r2, r3
 8002616:	d207      	bcs.n	8002628 <prvAddNewTaskToReadyList+0x100>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8002618:	4b0b      	ldr	r3, [pc, #44]	; (8002648 <prvAddNewTaskToReadyList+0x120>)
 800261a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800261e:	601a      	str	r2, [r3, #0]
 8002620:	f3bf 8f4f 	dsb	sy
 8002624:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8002628:	bf00      	nop
 800262a:	3710      	adds	r7, #16
 800262c:	46bd      	mov	sp, r7
 800262e:	bd80      	pop	{r7, pc}
 8002630:	20000120 	.word	0x20000120
 8002634:	20000048 	.word	0x20000048
 8002638:	2000012c 	.word	0x2000012c
 800263c:	2000013c 	.word	0x2000013c
 8002640:	20000128 	.word	0x20000128
 8002644:	2000004c 	.word	0x2000004c
 8002648:	e000ed04 	.word	0xe000ed04

0800264c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 800264c:	b580      	push	{r7, lr}
 800264e:	b084      	sub	sp, #16
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 8002654:	2300      	movs	r3, #0
 8002656:	60fb      	str	r3, [r7, #12]

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	2b00      	cmp	r3, #0
 800265c:	d008      	beq.n	8002670 <vTaskDelay+0x24>
        {
            configASSERT( uxSchedulerSuspended == 0 );
            vTaskSuspendAll();
 800265e:	f000 f855 	bl	800270c <vTaskSuspendAll>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8002662:	2100      	movs	r1, #0
 8002664:	6878      	ldr	r0, [r7, #4]
 8002666:	f000 fd1d 	bl	80030a4 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 800266a:	f000 f85d 	bl	8002728 <xTaskResumeAll>
 800266e:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	2b00      	cmp	r3, #0
 8002674:	d107      	bne.n	8002686 <vTaskDelay+0x3a>
        {
            portYIELD_WITHIN_API();
 8002676:	4b06      	ldr	r3, [pc, #24]	; (8002690 <vTaskDelay+0x44>)
 8002678:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800267c:	601a      	str	r2, [r3, #0]
 800267e:	f3bf 8f4f 	dsb	sy
 8002682:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8002686:	bf00      	nop
 8002688:	3710      	adds	r7, #16
 800268a:	46bd      	mov	sp, r7
 800268c:	bd80      	pop	{r7, pc}
 800268e:	bf00      	nop
 8002690:	e000ed04 	.word	0xe000ed04

08002694 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b084      	sub	sp, #16
 8002698:	af02      	add	r7, sp, #8
        }
    }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
    {
        /* The Idle task is being created using dynamically allocated RAM. */
        xReturn = xTaskCreate( prvIdleTask,
 800269a:	4b15      	ldr	r3, [pc, #84]	; (80026f0 <vTaskStartScheduler+0x5c>)
 800269c:	9301      	str	r3, [sp, #4]
 800269e:	2300      	movs	r3, #0
 80026a0:	9300      	str	r3, [sp, #0]
 80026a2:	2300      	movs	r3, #0
 80026a4:	2280      	movs	r2, #128	; 0x80
 80026a6:	4913      	ldr	r1, [pc, #76]	; (80026f4 <vTaskStartScheduler+0x60>)
 80026a8:	4813      	ldr	r0, [pc, #76]	; (80026f8 <vTaskStartScheduler+0x64>)
 80026aa:	f7ff fe8e 	bl	80023ca <xTaskCreate>
 80026ae:	6078      	str	r0, [r7, #4]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2b01      	cmp	r3, #1
 80026b4:	d115      	bne.n	80026e2 <vTaskStartScheduler+0x4e>
        __asm volatile
 80026b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026ba:	f383 8811 	msr	BASEPRI, r3
 80026be:	f3bf 8f6f 	isb	sy
 80026c2:	f3bf 8f4f 	dsb	sy
 80026c6:	603b      	str	r3, [r7, #0]
    }
 80026c8:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 80026ca:	4b0c      	ldr	r3, [pc, #48]	; (80026fc <vTaskStartScheduler+0x68>)
 80026cc:	f04f 32ff 	mov.w	r2, #4294967295
 80026d0:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 80026d2:	4b0b      	ldr	r3, [pc, #44]	; (8002700 <vTaskStartScheduler+0x6c>)
 80026d4:	2201      	movs	r2, #1
 80026d6:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80026d8:	4b0a      	ldr	r3, [pc, #40]	; (8002704 <vTaskStartScheduler+0x70>)
 80026da:	2200      	movs	r2, #0
 80026dc:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        xPortStartScheduler();
 80026de:	f000 fdcd 	bl	800327c <xPortStartScheduler>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 80026e2:	4b09      	ldr	r3, [pc, #36]	; (8002708 <vTaskStartScheduler+0x74>)
 80026e4:	681b      	ldr	r3, [r3, #0]
}
 80026e6:	bf00      	nop
 80026e8:	3708      	adds	r7, #8
 80026ea:	46bd      	mov	sp, r7
 80026ec:	bd80      	pop	{r7, pc}
 80026ee:	bf00      	nop
 80026f0:	20000144 	.word	0x20000144
 80026f4:	080040b4 	.word	0x080040b4
 80026f8:	08002e41 	.word	0x08002e41
 80026fc:	20000140 	.word	0x20000140
 8002700:	2000012c 	.word	0x2000012c
 8002704:	20000124 	.word	0x20000124
 8002708:	20000004 	.word	0x20000004

0800270c <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800270c:	b480      	push	{r7}
 800270e:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8002710:	4b04      	ldr	r3, [pc, #16]	; (8002724 <vTaskSuspendAll+0x18>)
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	3301      	adds	r3, #1
 8002716:	4a03      	ldr	r2, [pc, #12]	; (8002724 <vTaskSuspendAll+0x18>)
 8002718:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 800271a:	bf00      	nop
 800271c:	46bd      	mov	sp, r7
 800271e:	bc80      	pop	{r7}
 8002720:	4770      	bx	lr
 8002722:	bf00      	nop
 8002724:	20000148 	.word	0x20000148

08002728 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b086      	sub	sp, #24
 800272c:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 800272e:	2300      	movs	r3, #0
 8002730:	617b      	str	r3, [r7, #20]
    BaseType_t xAlreadyYielded = pdFALSE;
 8002732:	2300      	movs	r3, #0
 8002734:	613b      	str	r3, [r7, #16]
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8002736:	f000 fdc1 	bl	80032bc <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 800273a:	4b68      	ldr	r3, [pc, #416]	; (80028dc <xTaskResumeAll+0x1b4>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	3b01      	subs	r3, #1
 8002740:	4a66      	ldr	r2, [pc, #408]	; (80028dc <xTaskResumeAll+0x1b4>)
 8002742:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002744:	4b65      	ldr	r3, [pc, #404]	; (80028dc <xTaskResumeAll+0x1b4>)
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	2b00      	cmp	r3, #0
 800274a:	f040 80c0 	bne.w	80028ce <xTaskResumeAll+0x1a6>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800274e:	4b64      	ldr	r3, [pc, #400]	; (80028e0 <xTaskResumeAll+0x1b8>)
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	2b00      	cmp	r3, #0
 8002754:	f000 80bb 	beq.w	80028ce <xTaskResumeAll+0x1a6>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002758:	e08a      	b.n	8002870 <xTaskResumeAll+0x148>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800275a:	4b62      	ldr	r3, [pc, #392]	; (80028e4 <xTaskResumeAll+0x1bc>)
 800275c:	68db      	ldr	r3, [r3, #12]
 800275e:	68db      	ldr	r3, [r3, #12]
 8002760:	617b      	str	r3, [r7, #20]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8002762:	697b      	ldr	r3, [r7, #20]
 8002764:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002766:	60bb      	str	r3, [r7, #8]
 8002768:	697b      	ldr	r3, [r7, #20]
 800276a:	69db      	ldr	r3, [r3, #28]
 800276c:	697a      	ldr	r2, [r7, #20]
 800276e:	6a12      	ldr	r2, [r2, #32]
 8002770:	609a      	str	r2, [r3, #8]
 8002772:	697b      	ldr	r3, [r7, #20]
 8002774:	6a1b      	ldr	r3, [r3, #32]
 8002776:	697a      	ldr	r2, [r7, #20]
 8002778:	69d2      	ldr	r2, [r2, #28]
 800277a:	605a      	str	r2, [r3, #4]
 800277c:	68bb      	ldr	r3, [r7, #8]
 800277e:	685a      	ldr	r2, [r3, #4]
 8002780:	697b      	ldr	r3, [r7, #20]
 8002782:	3318      	adds	r3, #24
 8002784:	429a      	cmp	r2, r3
 8002786:	d103      	bne.n	8002790 <xTaskResumeAll+0x68>
 8002788:	697b      	ldr	r3, [r7, #20]
 800278a:	6a1a      	ldr	r2, [r3, #32]
 800278c:	68bb      	ldr	r3, [r7, #8]
 800278e:	605a      	str	r2, [r3, #4]
 8002790:	697b      	ldr	r3, [r7, #20]
 8002792:	2200      	movs	r2, #0
 8002794:	629a      	str	r2, [r3, #40]	; 0x28
 8002796:	68bb      	ldr	r3, [r7, #8]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	1e5a      	subs	r2, r3, #1
 800279c:	68bb      	ldr	r3, [r7, #8]
 800279e:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 80027a0:	697b      	ldr	r3, [r7, #20]
 80027a2:	695b      	ldr	r3, [r3, #20]
 80027a4:	607b      	str	r3, [r7, #4]
 80027a6:	697b      	ldr	r3, [r7, #20]
 80027a8:	689b      	ldr	r3, [r3, #8]
 80027aa:	697a      	ldr	r2, [r7, #20]
 80027ac:	68d2      	ldr	r2, [r2, #12]
 80027ae:	609a      	str	r2, [r3, #8]
 80027b0:	697b      	ldr	r3, [r7, #20]
 80027b2:	68db      	ldr	r3, [r3, #12]
 80027b4:	697a      	ldr	r2, [r7, #20]
 80027b6:	6892      	ldr	r2, [r2, #8]
 80027b8:	605a      	str	r2, [r3, #4]
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	685a      	ldr	r2, [r3, #4]
 80027be:	697b      	ldr	r3, [r7, #20]
 80027c0:	3304      	adds	r3, #4
 80027c2:	429a      	cmp	r2, r3
 80027c4:	d103      	bne.n	80027ce <xTaskResumeAll+0xa6>
 80027c6:	697b      	ldr	r3, [r7, #20]
 80027c8:	68da      	ldr	r2, [r3, #12]
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	605a      	str	r2, [r3, #4]
 80027ce:	697b      	ldr	r3, [r7, #20]
 80027d0:	2200      	movs	r2, #0
 80027d2:	615a      	str	r2, [r3, #20]
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	1e5a      	subs	r2, r3, #1
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 80027de:	697b      	ldr	r3, [r7, #20]
 80027e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027e2:	2201      	movs	r2, #1
 80027e4:	409a      	lsls	r2, r3
 80027e6:	4b40      	ldr	r3, [pc, #256]	; (80028e8 <xTaskResumeAll+0x1c0>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	4313      	orrs	r3, r2
 80027ec:	4a3e      	ldr	r2, [pc, #248]	; (80028e8 <xTaskResumeAll+0x1c0>)
 80027ee:	6013      	str	r3, [r2, #0]
 80027f0:	697b      	ldr	r3, [r7, #20]
 80027f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027f4:	493d      	ldr	r1, [pc, #244]	; (80028ec <xTaskResumeAll+0x1c4>)
 80027f6:	4613      	mov	r3, r2
 80027f8:	009b      	lsls	r3, r3, #2
 80027fa:	4413      	add	r3, r2
 80027fc:	009b      	lsls	r3, r3, #2
 80027fe:	440b      	add	r3, r1
 8002800:	3304      	adds	r3, #4
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	603b      	str	r3, [r7, #0]
 8002806:	697b      	ldr	r3, [r7, #20]
 8002808:	683a      	ldr	r2, [r7, #0]
 800280a:	609a      	str	r2, [r3, #8]
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	689a      	ldr	r2, [r3, #8]
 8002810:	697b      	ldr	r3, [r7, #20]
 8002812:	60da      	str	r2, [r3, #12]
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	689b      	ldr	r3, [r3, #8]
 8002818:	697a      	ldr	r2, [r7, #20]
 800281a:	3204      	adds	r2, #4
 800281c:	605a      	str	r2, [r3, #4]
 800281e:	697b      	ldr	r3, [r7, #20]
 8002820:	1d1a      	adds	r2, r3, #4
 8002822:	683b      	ldr	r3, [r7, #0]
 8002824:	609a      	str	r2, [r3, #8]
 8002826:	697b      	ldr	r3, [r7, #20]
 8002828:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800282a:	4613      	mov	r3, r2
 800282c:	009b      	lsls	r3, r3, #2
 800282e:	4413      	add	r3, r2
 8002830:	009b      	lsls	r3, r3, #2
 8002832:	4a2e      	ldr	r2, [pc, #184]	; (80028ec <xTaskResumeAll+0x1c4>)
 8002834:	441a      	add	r2, r3
 8002836:	697b      	ldr	r3, [r7, #20]
 8002838:	615a      	str	r2, [r3, #20]
 800283a:	697b      	ldr	r3, [r7, #20]
 800283c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800283e:	492b      	ldr	r1, [pc, #172]	; (80028ec <xTaskResumeAll+0x1c4>)
 8002840:	4613      	mov	r3, r2
 8002842:	009b      	lsls	r3, r3, #2
 8002844:	4413      	add	r3, r2
 8002846:	009b      	lsls	r3, r3, #2
 8002848:	440b      	add	r3, r1
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	1c59      	adds	r1, r3, #1
 800284e:	4827      	ldr	r0, [pc, #156]	; (80028ec <xTaskResumeAll+0x1c4>)
 8002850:	4613      	mov	r3, r2
 8002852:	009b      	lsls	r3, r3, #2
 8002854:	4413      	add	r3, r2
 8002856:	009b      	lsls	r3, r3, #2
 8002858:	4403      	add	r3, r0
 800285a:	6019      	str	r1, [r3, #0]

                    /* If the moved task has a priority higher than or equal to
                     * the current task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800285c:	697b      	ldr	r3, [r7, #20]
 800285e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002860:	4b23      	ldr	r3, [pc, #140]	; (80028f0 <xTaskResumeAll+0x1c8>)
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002866:	429a      	cmp	r2, r3
 8002868:	d302      	bcc.n	8002870 <xTaskResumeAll+0x148>
                    {
                        xYieldPending = pdTRUE;
 800286a:	4b22      	ldr	r3, [pc, #136]	; (80028f4 <xTaskResumeAll+0x1cc>)
 800286c:	2201      	movs	r2, #1
 800286e:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002870:	4b1c      	ldr	r3, [pc, #112]	; (80028e4 <xTaskResumeAll+0x1bc>)
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	2b00      	cmp	r3, #0
 8002876:	f47f af70 	bne.w	800275a <xTaskResumeAll+0x32>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 800287a:	697b      	ldr	r3, [r7, #20]
 800287c:	2b00      	cmp	r3, #0
 800287e:	d001      	beq.n	8002884 <xTaskResumeAll+0x15c>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8002880:	f000 fb74 	bl	8002f6c <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8002884:	4b1c      	ldr	r3, [pc, #112]	; (80028f8 <xTaskResumeAll+0x1d0>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	60fb      	str	r3, [r7, #12]

                    if( xPendedCounts > ( TickType_t ) 0U )
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	2b00      	cmp	r3, #0
 800288e:	d010      	beq.n	80028b2 <xTaskResumeAll+0x18a>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8002890:	f000 f840 	bl	8002914 <xTaskIncrementTick>
 8002894:	4603      	mov	r3, r0
 8002896:	2b00      	cmp	r3, #0
 8002898:	d002      	beq.n	80028a0 <xTaskResumeAll+0x178>
                            {
                                xYieldPending = pdTRUE;
 800289a:	4b16      	ldr	r3, [pc, #88]	; (80028f4 <xTaskResumeAll+0x1cc>)
 800289c:	2201      	movs	r2, #1
 800289e:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	3b01      	subs	r3, #1
 80028a4:	60fb      	str	r3, [r7, #12]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d1f1      	bne.n	8002890 <xTaskResumeAll+0x168>

                        xPendedTicks = 0;
 80028ac:	4b12      	ldr	r3, [pc, #72]	; (80028f8 <xTaskResumeAll+0x1d0>)
 80028ae:	2200      	movs	r2, #0
 80028b0:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 80028b2:	4b10      	ldr	r3, [pc, #64]	; (80028f4 <xTaskResumeAll+0x1cc>)
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d009      	beq.n	80028ce <xTaskResumeAll+0x1a6>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                    {
                        xAlreadyYielded = pdTRUE;
 80028ba:	2301      	movs	r3, #1
 80028bc:	613b      	str	r3, [r7, #16]
                    }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 80028be:	4b0f      	ldr	r3, [pc, #60]	; (80028fc <xTaskResumeAll+0x1d4>)
 80028c0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80028c4:	601a      	str	r2, [r3, #0]
 80028c6:	f3bf 8f4f 	dsb	sy
 80028ca:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 80028ce:	f000 fd0f 	bl	80032f0 <vPortExitCritical>

    return xAlreadyYielded;
 80028d2:	693b      	ldr	r3, [r7, #16]
}
 80028d4:	4618      	mov	r0, r3
 80028d6:	3718      	adds	r7, #24
 80028d8:	46bd      	mov	sp, r7
 80028da:	bd80      	pop	{r7, pc}
 80028dc:	20000148 	.word	0x20000148
 80028e0:	20000120 	.word	0x20000120
 80028e4:	200000e0 	.word	0x200000e0
 80028e8:	20000128 	.word	0x20000128
 80028ec:	2000004c 	.word	0x2000004c
 80028f0:	20000048 	.word	0x20000048
 80028f4:	20000134 	.word	0x20000134
 80028f8:	20000130 	.word	0x20000130
 80028fc:	e000ed04 	.word	0xe000ed04

08002900 <uxTaskGetNumberOfTasks>:
    return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
 8002900:	b480      	push	{r7}
 8002902:	af00      	add	r7, sp, #0
    /* A critical section is not required because the variables are of type
     * BaseType_t. */
    return uxCurrentNumberOfTasks;
 8002904:	4b02      	ldr	r3, [pc, #8]	; (8002910 <uxTaskGetNumberOfTasks+0x10>)
 8002906:	681b      	ldr	r3, [r3, #0]
}
 8002908:	4618      	mov	r0, r3
 800290a:	46bd      	mov	sp, r7
 800290c:	bc80      	pop	{r7}
 800290e:	4770      	bx	lr
 8002910:	20000120 	.word	0x20000120

08002914 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002914:	b580      	push	{r7, lr}
 8002916:	b088      	sub	sp, #32
 8002918:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 800291a:	2300      	movs	r3, #0
 800291c:	61fb      	str	r3, [r7, #28]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800291e:	4b75      	ldr	r3, [pc, #468]	; (8002af4 <xTaskIncrementTick+0x1e0>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	2b00      	cmp	r3, #0
 8002924:	f040 80dc 	bne.w	8002ae0 <xTaskIncrementTick+0x1cc>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002928:	4b73      	ldr	r3, [pc, #460]	; (8002af8 <xTaskIncrementTick+0x1e4>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	3301      	adds	r3, #1
 800292e:	61bb      	str	r3, [r7, #24]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8002930:	4a71      	ldr	r2, [pc, #452]	; (8002af8 <xTaskIncrementTick+0x1e4>)
 8002932:	69bb      	ldr	r3, [r7, #24]
 8002934:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002936:	69bb      	ldr	r3, [r7, #24]
 8002938:	2b00      	cmp	r3, #0
 800293a:	d110      	bne.n	800295e <xTaskIncrementTick+0x4a>
        {
            taskSWITCH_DELAYED_LISTS();
 800293c:	4b6f      	ldr	r3, [pc, #444]	; (8002afc <xTaskIncrementTick+0x1e8>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	617b      	str	r3, [r7, #20]
 8002942:	4b6f      	ldr	r3, [pc, #444]	; (8002b00 <xTaskIncrementTick+0x1ec>)
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	4a6d      	ldr	r2, [pc, #436]	; (8002afc <xTaskIncrementTick+0x1e8>)
 8002948:	6013      	str	r3, [r2, #0]
 800294a:	4a6d      	ldr	r2, [pc, #436]	; (8002b00 <xTaskIncrementTick+0x1ec>)
 800294c:	697b      	ldr	r3, [r7, #20]
 800294e:	6013      	str	r3, [r2, #0]
 8002950:	4b6c      	ldr	r3, [pc, #432]	; (8002b04 <xTaskIncrementTick+0x1f0>)
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	3301      	adds	r3, #1
 8002956:	4a6b      	ldr	r2, [pc, #428]	; (8002b04 <xTaskIncrementTick+0x1f0>)
 8002958:	6013      	str	r3, [r2, #0]
 800295a:	f000 fb07 	bl	8002f6c <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 800295e:	4b6a      	ldr	r3, [pc, #424]	; (8002b08 <xTaskIncrementTick+0x1f4>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	69ba      	ldr	r2, [r7, #24]
 8002964:	429a      	cmp	r2, r3
 8002966:	f0c0 80a6 	bcc.w	8002ab6 <xTaskIncrementTick+0x1a2>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800296a:	4b64      	ldr	r3, [pc, #400]	; (8002afc <xTaskIncrementTick+0x1e8>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	2b00      	cmp	r3, #0
 8002972:	d104      	bne.n	800297e <xTaskIncrementTick+0x6a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002974:	4b64      	ldr	r3, [pc, #400]	; (8002b08 <xTaskIncrementTick+0x1f4>)
 8002976:	f04f 32ff 	mov.w	r2, #4294967295
 800297a:	601a      	str	r2, [r3, #0]
                    break;
 800297c:	e09b      	b.n	8002ab6 <xTaskIncrementTick+0x1a2>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800297e:	4b5f      	ldr	r3, [pc, #380]	; (8002afc <xTaskIncrementTick+0x1e8>)
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	68db      	ldr	r3, [r3, #12]
 8002984:	68db      	ldr	r3, [r3, #12]
 8002986:	613b      	str	r3, [r7, #16]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002988:	693b      	ldr	r3, [r7, #16]
 800298a:	685b      	ldr	r3, [r3, #4]
 800298c:	60fb      	str	r3, [r7, #12]

                    if( xConstTickCount < xItemValue )
 800298e:	69ba      	ldr	r2, [r7, #24]
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	429a      	cmp	r2, r3
 8002994:	d203      	bcs.n	800299e <xTaskIncrementTick+0x8a>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8002996:	4a5c      	ldr	r2, [pc, #368]	; (8002b08 <xTaskIncrementTick+0x1f4>)
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 800299c:	e08b      	b.n	8002ab6 <xTaskIncrementTick+0x1a2>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800299e:	693b      	ldr	r3, [r7, #16]
 80029a0:	695b      	ldr	r3, [r3, #20]
 80029a2:	60bb      	str	r3, [r7, #8]
 80029a4:	693b      	ldr	r3, [r7, #16]
 80029a6:	689b      	ldr	r3, [r3, #8]
 80029a8:	693a      	ldr	r2, [r7, #16]
 80029aa:	68d2      	ldr	r2, [r2, #12]
 80029ac:	609a      	str	r2, [r3, #8]
 80029ae:	693b      	ldr	r3, [r7, #16]
 80029b0:	68db      	ldr	r3, [r3, #12]
 80029b2:	693a      	ldr	r2, [r7, #16]
 80029b4:	6892      	ldr	r2, [r2, #8]
 80029b6:	605a      	str	r2, [r3, #4]
 80029b8:	68bb      	ldr	r3, [r7, #8]
 80029ba:	685a      	ldr	r2, [r3, #4]
 80029bc:	693b      	ldr	r3, [r7, #16]
 80029be:	3304      	adds	r3, #4
 80029c0:	429a      	cmp	r2, r3
 80029c2:	d103      	bne.n	80029cc <xTaskIncrementTick+0xb8>
 80029c4:	693b      	ldr	r3, [r7, #16]
 80029c6:	68da      	ldr	r2, [r3, #12]
 80029c8:	68bb      	ldr	r3, [r7, #8]
 80029ca:	605a      	str	r2, [r3, #4]
 80029cc:	693b      	ldr	r3, [r7, #16]
 80029ce:	2200      	movs	r2, #0
 80029d0:	615a      	str	r2, [r3, #20]
 80029d2:	68bb      	ldr	r3, [r7, #8]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	1e5a      	subs	r2, r3, #1
 80029d8:	68bb      	ldr	r3, [r7, #8]
 80029da:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80029dc:	693b      	ldr	r3, [r7, #16]
 80029de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d01e      	beq.n	8002a22 <xTaskIncrementTick+0x10e>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 80029e4:	693b      	ldr	r3, [r7, #16]
 80029e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029e8:	607b      	str	r3, [r7, #4]
 80029ea:	693b      	ldr	r3, [r7, #16]
 80029ec:	69db      	ldr	r3, [r3, #28]
 80029ee:	693a      	ldr	r2, [r7, #16]
 80029f0:	6a12      	ldr	r2, [r2, #32]
 80029f2:	609a      	str	r2, [r3, #8]
 80029f4:	693b      	ldr	r3, [r7, #16]
 80029f6:	6a1b      	ldr	r3, [r3, #32]
 80029f8:	693a      	ldr	r2, [r7, #16]
 80029fa:	69d2      	ldr	r2, [r2, #28]
 80029fc:	605a      	str	r2, [r3, #4]
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	685a      	ldr	r2, [r3, #4]
 8002a02:	693b      	ldr	r3, [r7, #16]
 8002a04:	3318      	adds	r3, #24
 8002a06:	429a      	cmp	r2, r3
 8002a08:	d103      	bne.n	8002a12 <xTaskIncrementTick+0xfe>
 8002a0a:	693b      	ldr	r3, [r7, #16]
 8002a0c:	6a1a      	ldr	r2, [r3, #32]
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	605a      	str	r2, [r3, #4]
 8002a12:	693b      	ldr	r3, [r7, #16]
 8002a14:	2200      	movs	r2, #0
 8002a16:	629a      	str	r2, [r3, #40]	; 0x28
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	1e5a      	subs	r2, r3, #1
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8002a22:	693b      	ldr	r3, [r7, #16]
 8002a24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a26:	2201      	movs	r2, #1
 8002a28:	409a      	lsls	r2, r3
 8002a2a:	4b38      	ldr	r3, [pc, #224]	; (8002b0c <xTaskIncrementTick+0x1f8>)
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	4313      	orrs	r3, r2
 8002a30:	4a36      	ldr	r2, [pc, #216]	; (8002b0c <xTaskIncrementTick+0x1f8>)
 8002a32:	6013      	str	r3, [r2, #0]
 8002a34:	693b      	ldr	r3, [r7, #16]
 8002a36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a38:	4935      	ldr	r1, [pc, #212]	; (8002b10 <xTaskIncrementTick+0x1fc>)
 8002a3a:	4613      	mov	r3, r2
 8002a3c:	009b      	lsls	r3, r3, #2
 8002a3e:	4413      	add	r3, r2
 8002a40:	009b      	lsls	r3, r3, #2
 8002a42:	440b      	add	r3, r1
 8002a44:	3304      	adds	r3, #4
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	603b      	str	r3, [r7, #0]
 8002a4a:	693b      	ldr	r3, [r7, #16]
 8002a4c:	683a      	ldr	r2, [r7, #0]
 8002a4e:	609a      	str	r2, [r3, #8]
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	689a      	ldr	r2, [r3, #8]
 8002a54:	693b      	ldr	r3, [r7, #16]
 8002a56:	60da      	str	r2, [r3, #12]
 8002a58:	683b      	ldr	r3, [r7, #0]
 8002a5a:	689b      	ldr	r3, [r3, #8]
 8002a5c:	693a      	ldr	r2, [r7, #16]
 8002a5e:	3204      	adds	r2, #4
 8002a60:	605a      	str	r2, [r3, #4]
 8002a62:	693b      	ldr	r3, [r7, #16]
 8002a64:	1d1a      	adds	r2, r3, #4
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	609a      	str	r2, [r3, #8]
 8002a6a:	693b      	ldr	r3, [r7, #16]
 8002a6c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a6e:	4613      	mov	r3, r2
 8002a70:	009b      	lsls	r3, r3, #2
 8002a72:	4413      	add	r3, r2
 8002a74:	009b      	lsls	r3, r3, #2
 8002a76:	4a26      	ldr	r2, [pc, #152]	; (8002b10 <xTaskIncrementTick+0x1fc>)
 8002a78:	441a      	add	r2, r3
 8002a7a:	693b      	ldr	r3, [r7, #16]
 8002a7c:	615a      	str	r2, [r3, #20]
 8002a7e:	693b      	ldr	r3, [r7, #16]
 8002a80:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a82:	4923      	ldr	r1, [pc, #140]	; (8002b10 <xTaskIncrementTick+0x1fc>)
 8002a84:	4613      	mov	r3, r2
 8002a86:	009b      	lsls	r3, r3, #2
 8002a88:	4413      	add	r3, r2
 8002a8a:	009b      	lsls	r3, r3, #2
 8002a8c:	440b      	add	r3, r1
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	1c59      	adds	r1, r3, #1
 8002a92:	481f      	ldr	r0, [pc, #124]	; (8002b10 <xTaskIncrementTick+0x1fc>)
 8002a94:	4613      	mov	r3, r2
 8002a96:	009b      	lsls	r3, r3, #2
 8002a98:	4413      	add	r3, r2
 8002a9a:	009b      	lsls	r3, r3, #2
 8002a9c:	4403      	add	r3, r0
 8002a9e:	6019      	str	r1, [r3, #0]
                         * task.
                         * The case of equal priority tasks sharing
                         * processing time (which happens when both
                         * preemption and time slicing are on) is
                         * handled below.*/
                        if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002aa0:	693b      	ldr	r3, [r7, #16]
 8002aa2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002aa4:	4b1b      	ldr	r3, [pc, #108]	; (8002b14 <xTaskIncrementTick+0x200>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002aaa:	429a      	cmp	r2, r3
 8002aac:	f67f af5d 	bls.w	800296a <xTaskIncrementTick+0x56>
                        {
                            xSwitchRequired = pdTRUE;
 8002ab0:	2301      	movs	r3, #1
 8002ab2:	61fb      	str	r3, [r7, #28]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002ab4:	e759      	b.n	800296a <xTaskIncrementTick+0x56>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002ab6:	4b17      	ldr	r3, [pc, #92]	; (8002b14 <xTaskIncrementTick+0x200>)
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002abc:	4914      	ldr	r1, [pc, #80]	; (8002b10 <xTaskIncrementTick+0x1fc>)
 8002abe:	4613      	mov	r3, r2
 8002ac0:	009b      	lsls	r3, r3, #2
 8002ac2:	4413      	add	r3, r2
 8002ac4:	009b      	lsls	r3, r3, #2
 8002ac6:	440b      	add	r3, r1
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	2b01      	cmp	r3, #1
 8002acc:	d901      	bls.n	8002ad2 <xTaskIncrementTick+0x1be>
            {
                xSwitchRequired = pdTRUE;
 8002ace:	2301      	movs	r3, #1
 8002ad0:	61fb      	str	r3, [r7, #28]
        }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
        {
            if( xYieldPending != pdFALSE )
 8002ad2:	4b11      	ldr	r3, [pc, #68]	; (8002b18 <xTaskIncrementTick+0x204>)
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d007      	beq.n	8002aea <xTaskIncrementTick+0x1d6>
            {
                xSwitchRequired = pdTRUE;
 8002ada:	2301      	movs	r3, #1
 8002adc:	61fb      	str	r3, [r7, #28]
 8002ade:	e004      	b.n	8002aea <xTaskIncrementTick+0x1d6>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8002ae0:	4b0e      	ldr	r3, [pc, #56]	; (8002b1c <xTaskIncrementTick+0x208>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	3301      	adds	r3, #1
 8002ae6:	4a0d      	ldr	r2, [pc, #52]	; (8002b1c <xTaskIncrementTick+0x208>)
 8002ae8:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 8002aea:	69fb      	ldr	r3, [r7, #28]
}
 8002aec:	4618      	mov	r0, r3
 8002aee:	3720      	adds	r7, #32
 8002af0:	46bd      	mov	sp, r7
 8002af2:	bd80      	pop	{r7, pc}
 8002af4:	20000148 	.word	0x20000148
 8002af8:	20000124 	.word	0x20000124
 8002afc:	200000d8 	.word	0x200000d8
 8002b00:	200000dc 	.word	0x200000dc
 8002b04:	20000138 	.word	0x20000138
 8002b08:	20000140 	.word	0x20000140
 8002b0c:	20000128 	.word	0x20000128
 8002b10:	2000004c 	.word	0x2000004c
 8002b14:	20000048 	.word	0x20000048
 8002b18:	20000134 	.word	0x20000134
 8002b1c:	20000130 	.word	0x20000130

08002b20 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002b20:	b480      	push	{r7}
 8002b22:	b085      	sub	sp, #20
 8002b24:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002b26:	4b1c      	ldr	r3, [pc, #112]	; (8002b98 <vTaskSwitchContext+0x78>)
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d003      	beq.n	8002b36 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8002b2e:	4b1b      	ldr	r3, [pc, #108]	; (8002b9c <vTaskSwitchContext+0x7c>)
 8002b30:	2201      	movs	r2, #1
 8002b32:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 8002b34:	e02a      	b.n	8002b8c <vTaskSwitchContext+0x6c>
        xYieldPending = pdFALSE;
 8002b36:	4b19      	ldr	r3, [pc, #100]	; (8002b9c <vTaskSwitchContext+0x7c>)
 8002b38:	2200      	movs	r2, #0
 8002b3a:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002b3c:	4b18      	ldr	r3, [pc, #96]	; (8002ba0 <vTaskSwitchContext+0x80>)
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	607b      	str	r3, [r7, #4]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	fab3 f383 	clz	r3, r3
 8002b48:	70fb      	strb	r3, [r7, #3]
            return ucReturn;
 8002b4a:	78fb      	ldrb	r3, [r7, #3]
 8002b4c:	f1c3 031f 	rsb	r3, r3, #31
 8002b50:	60fb      	str	r3, [r7, #12]
 8002b52:	68fa      	ldr	r2, [r7, #12]
 8002b54:	4613      	mov	r3, r2
 8002b56:	009b      	lsls	r3, r3, #2
 8002b58:	4413      	add	r3, r2
 8002b5a:	009b      	lsls	r3, r3, #2
 8002b5c:	4a11      	ldr	r2, [pc, #68]	; (8002ba4 <vTaskSwitchContext+0x84>)
 8002b5e:	4413      	add	r3, r2
 8002b60:	60bb      	str	r3, [r7, #8]
 8002b62:	68bb      	ldr	r3, [r7, #8]
 8002b64:	685b      	ldr	r3, [r3, #4]
 8002b66:	685a      	ldr	r2, [r3, #4]
 8002b68:	68bb      	ldr	r3, [r7, #8]
 8002b6a:	605a      	str	r2, [r3, #4]
 8002b6c:	68bb      	ldr	r3, [r7, #8]
 8002b6e:	685a      	ldr	r2, [r3, #4]
 8002b70:	68bb      	ldr	r3, [r7, #8]
 8002b72:	3308      	adds	r3, #8
 8002b74:	429a      	cmp	r2, r3
 8002b76:	d104      	bne.n	8002b82 <vTaskSwitchContext+0x62>
 8002b78:	68bb      	ldr	r3, [r7, #8]
 8002b7a:	685b      	ldr	r3, [r3, #4]
 8002b7c:	685a      	ldr	r2, [r3, #4]
 8002b7e:	68bb      	ldr	r3, [r7, #8]
 8002b80:	605a      	str	r2, [r3, #4]
 8002b82:	68bb      	ldr	r3, [r7, #8]
 8002b84:	685b      	ldr	r3, [r3, #4]
 8002b86:	68db      	ldr	r3, [r3, #12]
 8002b88:	4a07      	ldr	r2, [pc, #28]	; (8002ba8 <vTaskSwitchContext+0x88>)
 8002b8a:	6013      	str	r3, [r2, #0]
}
 8002b8c:	bf00      	nop
 8002b8e:	3714      	adds	r7, #20
 8002b90:	46bd      	mov	sp, r7
 8002b92:	bc80      	pop	{r7}
 8002b94:	4770      	bx	lr
 8002b96:	bf00      	nop
 8002b98:	20000148 	.word	0x20000148
 8002b9c:	20000134 	.word	0x20000134
 8002ba0:	20000128 	.word	0x20000128
 8002ba4:	2000004c 	.word	0x2000004c
 8002ba8:	20000048 	.word	0x20000048

08002bac <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b082      	sub	sp, #8
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
 8002bb4:	6039      	str	r1, [r7, #0]
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002bb6:	4b07      	ldr	r3, [pc, #28]	; (8002bd4 <vTaskPlaceOnEventList+0x28>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	3318      	adds	r3, #24
 8002bbc:	4619      	mov	r1, r3
 8002bbe:	6878      	ldr	r0, [r7, #4]
 8002bc0:	f7fe ff1f 	bl	8001a02 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8002bc4:	2101      	movs	r1, #1
 8002bc6:	6838      	ldr	r0, [r7, #0]
 8002bc8:	f000 fa6c 	bl	80030a4 <prvAddCurrentTaskToDelayedList>
}
 8002bcc:	bf00      	nop
 8002bce:	3708      	adds	r7, #8
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	bd80      	pop	{r7, pc}
 8002bd4:	20000048 	.word	0x20000048

08002bd8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8002bd8:	b480      	push	{r7}
 8002bda:	b089      	sub	sp, #36	; 0x24
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	68db      	ldr	r3, [r3, #12]
 8002be4:	68db      	ldr	r3, [r3, #12]
 8002be6:	61bb      	str	r3, [r7, #24]
    configASSERT( pxUnblockedTCB );
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 8002be8:	69bb      	ldr	r3, [r7, #24]
 8002bea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bec:	617b      	str	r3, [r7, #20]
 8002bee:	69bb      	ldr	r3, [r7, #24]
 8002bf0:	69db      	ldr	r3, [r3, #28]
 8002bf2:	69ba      	ldr	r2, [r7, #24]
 8002bf4:	6a12      	ldr	r2, [r2, #32]
 8002bf6:	609a      	str	r2, [r3, #8]
 8002bf8:	69bb      	ldr	r3, [r7, #24]
 8002bfa:	6a1b      	ldr	r3, [r3, #32]
 8002bfc:	69ba      	ldr	r2, [r7, #24]
 8002bfe:	69d2      	ldr	r2, [r2, #28]
 8002c00:	605a      	str	r2, [r3, #4]
 8002c02:	697b      	ldr	r3, [r7, #20]
 8002c04:	685a      	ldr	r2, [r3, #4]
 8002c06:	69bb      	ldr	r3, [r7, #24]
 8002c08:	3318      	adds	r3, #24
 8002c0a:	429a      	cmp	r2, r3
 8002c0c:	d103      	bne.n	8002c16 <xTaskRemoveFromEventList+0x3e>
 8002c0e:	69bb      	ldr	r3, [r7, #24]
 8002c10:	6a1a      	ldr	r2, [r3, #32]
 8002c12:	697b      	ldr	r3, [r7, #20]
 8002c14:	605a      	str	r2, [r3, #4]
 8002c16:	69bb      	ldr	r3, [r7, #24]
 8002c18:	2200      	movs	r2, #0
 8002c1a:	629a      	str	r2, [r3, #40]	; 0x28
 8002c1c:	697b      	ldr	r3, [r7, #20]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	1e5a      	subs	r2, r3, #1
 8002c22:	697b      	ldr	r3, [r7, #20]
 8002c24:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002c26:	4b4a      	ldr	r3, [pc, #296]	; (8002d50 <xTaskRemoveFromEventList+0x178>)
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d15e      	bne.n	8002cec <xTaskRemoveFromEventList+0x114>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 8002c2e:	69bb      	ldr	r3, [r7, #24]
 8002c30:	695b      	ldr	r3, [r3, #20]
 8002c32:	60fb      	str	r3, [r7, #12]
 8002c34:	69bb      	ldr	r3, [r7, #24]
 8002c36:	689b      	ldr	r3, [r3, #8]
 8002c38:	69ba      	ldr	r2, [r7, #24]
 8002c3a:	68d2      	ldr	r2, [r2, #12]
 8002c3c:	609a      	str	r2, [r3, #8]
 8002c3e:	69bb      	ldr	r3, [r7, #24]
 8002c40:	68db      	ldr	r3, [r3, #12]
 8002c42:	69ba      	ldr	r2, [r7, #24]
 8002c44:	6892      	ldr	r2, [r2, #8]
 8002c46:	605a      	str	r2, [r3, #4]
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	685a      	ldr	r2, [r3, #4]
 8002c4c:	69bb      	ldr	r3, [r7, #24]
 8002c4e:	3304      	adds	r3, #4
 8002c50:	429a      	cmp	r2, r3
 8002c52:	d103      	bne.n	8002c5c <xTaskRemoveFromEventList+0x84>
 8002c54:	69bb      	ldr	r3, [r7, #24]
 8002c56:	68da      	ldr	r2, [r3, #12]
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	605a      	str	r2, [r3, #4]
 8002c5c:	69bb      	ldr	r3, [r7, #24]
 8002c5e:	2200      	movs	r2, #0
 8002c60:	615a      	str	r2, [r3, #20]
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	1e5a      	subs	r2, r3, #1
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 8002c6c:	69bb      	ldr	r3, [r7, #24]
 8002c6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c70:	2201      	movs	r2, #1
 8002c72:	409a      	lsls	r2, r3
 8002c74:	4b37      	ldr	r3, [pc, #220]	; (8002d54 <xTaskRemoveFromEventList+0x17c>)
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4313      	orrs	r3, r2
 8002c7a:	4a36      	ldr	r2, [pc, #216]	; (8002d54 <xTaskRemoveFromEventList+0x17c>)
 8002c7c:	6013      	str	r3, [r2, #0]
 8002c7e:	69bb      	ldr	r3, [r7, #24]
 8002c80:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c82:	4935      	ldr	r1, [pc, #212]	; (8002d58 <xTaskRemoveFromEventList+0x180>)
 8002c84:	4613      	mov	r3, r2
 8002c86:	009b      	lsls	r3, r3, #2
 8002c88:	4413      	add	r3, r2
 8002c8a:	009b      	lsls	r3, r3, #2
 8002c8c:	440b      	add	r3, r1
 8002c8e:	3304      	adds	r3, #4
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	60bb      	str	r3, [r7, #8]
 8002c94:	69bb      	ldr	r3, [r7, #24]
 8002c96:	68ba      	ldr	r2, [r7, #8]
 8002c98:	609a      	str	r2, [r3, #8]
 8002c9a:	68bb      	ldr	r3, [r7, #8]
 8002c9c:	689a      	ldr	r2, [r3, #8]
 8002c9e:	69bb      	ldr	r3, [r7, #24]
 8002ca0:	60da      	str	r2, [r3, #12]
 8002ca2:	68bb      	ldr	r3, [r7, #8]
 8002ca4:	689b      	ldr	r3, [r3, #8]
 8002ca6:	69ba      	ldr	r2, [r7, #24]
 8002ca8:	3204      	adds	r2, #4
 8002caa:	605a      	str	r2, [r3, #4]
 8002cac:	69bb      	ldr	r3, [r7, #24]
 8002cae:	1d1a      	adds	r2, r3, #4
 8002cb0:	68bb      	ldr	r3, [r7, #8]
 8002cb2:	609a      	str	r2, [r3, #8]
 8002cb4:	69bb      	ldr	r3, [r7, #24]
 8002cb6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002cb8:	4613      	mov	r3, r2
 8002cba:	009b      	lsls	r3, r3, #2
 8002cbc:	4413      	add	r3, r2
 8002cbe:	009b      	lsls	r3, r3, #2
 8002cc0:	4a25      	ldr	r2, [pc, #148]	; (8002d58 <xTaskRemoveFromEventList+0x180>)
 8002cc2:	441a      	add	r2, r3
 8002cc4:	69bb      	ldr	r3, [r7, #24]
 8002cc6:	615a      	str	r2, [r3, #20]
 8002cc8:	69bb      	ldr	r3, [r7, #24]
 8002cca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ccc:	4922      	ldr	r1, [pc, #136]	; (8002d58 <xTaskRemoveFromEventList+0x180>)
 8002cce:	4613      	mov	r3, r2
 8002cd0:	009b      	lsls	r3, r3, #2
 8002cd2:	4413      	add	r3, r2
 8002cd4:	009b      	lsls	r3, r3, #2
 8002cd6:	440b      	add	r3, r1
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	1c59      	adds	r1, r3, #1
 8002cdc:	481e      	ldr	r0, [pc, #120]	; (8002d58 <xTaskRemoveFromEventList+0x180>)
 8002cde:	4613      	mov	r3, r2
 8002ce0:	009b      	lsls	r3, r3, #2
 8002ce2:	4413      	add	r3, r2
 8002ce4:	009b      	lsls	r3, r3, #2
 8002ce6:	4403      	add	r3, r0
 8002ce8:	6019      	str	r1, [r3, #0]
 8002cea:	e01b      	b.n	8002d24 <xTaskRemoveFromEventList+0x14c>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8002cec:	4b1b      	ldr	r3, [pc, #108]	; (8002d5c <xTaskRemoveFromEventList+0x184>)
 8002cee:	685b      	ldr	r3, [r3, #4]
 8002cf0:	613b      	str	r3, [r7, #16]
 8002cf2:	69bb      	ldr	r3, [r7, #24]
 8002cf4:	693a      	ldr	r2, [r7, #16]
 8002cf6:	61da      	str	r2, [r3, #28]
 8002cf8:	693b      	ldr	r3, [r7, #16]
 8002cfa:	689a      	ldr	r2, [r3, #8]
 8002cfc:	69bb      	ldr	r3, [r7, #24]
 8002cfe:	621a      	str	r2, [r3, #32]
 8002d00:	693b      	ldr	r3, [r7, #16]
 8002d02:	689b      	ldr	r3, [r3, #8]
 8002d04:	69ba      	ldr	r2, [r7, #24]
 8002d06:	3218      	adds	r2, #24
 8002d08:	605a      	str	r2, [r3, #4]
 8002d0a:	69bb      	ldr	r3, [r7, #24]
 8002d0c:	f103 0218 	add.w	r2, r3, #24
 8002d10:	693b      	ldr	r3, [r7, #16]
 8002d12:	609a      	str	r2, [r3, #8]
 8002d14:	69bb      	ldr	r3, [r7, #24]
 8002d16:	4a11      	ldr	r2, [pc, #68]	; (8002d5c <xTaskRemoveFromEventList+0x184>)
 8002d18:	629a      	str	r2, [r3, #40]	; 0x28
 8002d1a:	4b10      	ldr	r3, [pc, #64]	; (8002d5c <xTaskRemoveFromEventList+0x184>)
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	3301      	adds	r3, #1
 8002d20:	4a0e      	ldr	r2, [pc, #56]	; (8002d5c <xTaskRemoveFromEventList+0x184>)
 8002d22:	6013      	str	r3, [r2, #0]
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002d24:	69bb      	ldr	r3, [r7, #24]
 8002d26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d28:	4b0d      	ldr	r3, [pc, #52]	; (8002d60 <xTaskRemoveFromEventList+0x188>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d2e:	429a      	cmp	r2, r3
 8002d30:	d905      	bls.n	8002d3e <xTaskRemoveFromEventList+0x166>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 8002d32:	2301      	movs	r3, #1
 8002d34:	61fb      	str	r3, [r7, #28]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 8002d36:	4b0b      	ldr	r3, [pc, #44]	; (8002d64 <xTaskRemoveFromEventList+0x18c>)
 8002d38:	2201      	movs	r2, #1
 8002d3a:	601a      	str	r2, [r3, #0]
 8002d3c:	e001      	b.n	8002d42 <xTaskRemoveFromEventList+0x16a>
    }
    else
    {
        xReturn = pdFALSE;
 8002d3e:	2300      	movs	r3, #0
 8002d40:	61fb      	str	r3, [r7, #28]
    }

    return xReturn;
 8002d42:	69fb      	ldr	r3, [r7, #28]
}
 8002d44:	4618      	mov	r0, r3
 8002d46:	3724      	adds	r7, #36	; 0x24
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	bc80      	pop	{r7}
 8002d4c:	4770      	bx	lr
 8002d4e:	bf00      	nop
 8002d50:	20000148 	.word	0x20000148
 8002d54:	20000128 	.word	0x20000128
 8002d58:	2000004c 	.word	0x2000004c
 8002d5c:	200000e0 	.word	0x200000e0
 8002d60:	20000048 	.word	0x20000048
 8002d64:	20000134 	.word	0x20000134

08002d68 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8002d68:	b480      	push	{r7}
 8002d6a:	b083      	sub	sp, #12
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8002d70:	4b06      	ldr	r3, [pc, #24]	; (8002d8c <vTaskInternalSetTimeOutState+0x24>)
 8002d72:	681a      	ldr	r2, [r3, #0]
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8002d78:	4b05      	ldr	r3, [pc, #20]	; (8002d90 <vTaskInternalSetTimeOutState+0x28>)
 8002d7a:	681a      	ldr	r2, [r3, #0]
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	605a      	str	r2, [r3, #4]
}
 8002d80:	bf00      	nop
 8002d82:	370c      	adds	r7, #12
 8002d84:	46bd      	mov	sp, r7
 8002d86:	bc80      	pop	{r7}
 8002d88:	4770      	bx	lr
 8002d8a:	bf00      	nop
 8002d8c:	20000138 	.word	0x20000138
 8002d90:	20000124 	.word	0x20000124

08002d94 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b086      	sub	sp, #24
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
 8002d9c:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
    configASSERT( pxTicksToWait );

    taskENTER_CRITICAL();
 8002d9e:	f000 fa8d 	bl	80032bc <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8002da2:	4b1f      	ldr	r3, [pc, #124]	; (8002e20 <xTaskCheckForTimeOut+0x8c>)
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	613b      	str	r3, [r7, #16]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	685b      	ldr	r3, [r3, #4]
 8002dac:	693a      	ldr	r2, [r7, #16]
 8002dae:	1ad3      	subs	r3, r2, r3
 8002db0:	60fb      	str	r3, [r7, #12]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8002db2:	683b      	ldr	r3, [r7, #0]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002dba:	d102      	bne.n	8002dc2 <xTaskCheckForTimeOut+0x2e>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	617b      	str	r3, [r7, #20]
 8002dc0:	e026      	b.n	8002e10 <xTaskCheckForTimeOut+0x7c>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681a      	ldr	r2, [r3, #0]
 8002dc6:	4b17      	ldr	r3, [pc, #92]	; (8002e24 <xTaskCheckForTimeOut+0x90>)
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	429a      	cmp	r2, r3
 8002dcc:	d00a      	beq.n	8002de4 <xTaskCheckForTimeOut+0x50>
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	685b      	ldr	r3, [r3, #4]
 8002dd2:	693a      	ldr	r2, [r7, #16]
 8002dd4:	429a      	cmp	r2, r3
 8002dd6:	d305      	bcc.n	8002de4 <xTaskCheckForTimeOut+0x50>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8002dd8:	2301      	movs	r3, #1
 8002dda:	617b      	str	r3, [r7, #20]
            *pxTicksToWait = ( TickType_t ) 0;
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	2200      	movs	r2, #0
 8002de0:	601a      	str	r2, [r3, #0]
 8002de2:	e015      	b.n	8002e10 <xTaskCheckForTimeOut+0x7c>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	68fa      	ldr	r2, [r7, #12]
 8002dea:	429a      	cmp	r2, r3
 8002dec:	d20b      	bcs.n	8002e06 <xTaskCheckForTimeOut+0x72>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8002dee:	683b      	ldr	r3, [r7, #0]
 8002df0:	681a      	ldr	r2, [r3, #0]
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	1ad2      	subs	r2, r2, r3
 8002df6:	683b      	ldr	r3, [r7, #0]
 8002df8:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8002dfa:	6878      	ldr	r0, [r7, #4]
 8002dfc:	f7ff ffb4 	bl	8002d68 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8002e00:	2300      	movs	r3, #0
 8002e02:	617b      	str	r3, [r7, #20]
 8002e04:	e004      	b.n	8002e10 <xTaskCheckForTimeOut+0x7c>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8002e06:	683b      	ldr	r3, [r7, #0]
 8002e08:	2200      	movs	r2, #0
 8002e0a:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	617b      	str	r3, [r7, #20]
        }
    }
    taskEXIT_CRITICAL();
 8002e10:	f000 fa6e 	bl	80032f0 <vPortExitCritical>

    return xReturn;
 8002e14:	697b      	ldr	r3, [r7, #20]
}
 8002e16:	4618      	mov	r0, r3
 8002e18:	3718      	adds	r7, #24
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	bd80      	pop	{r7, pc}
 8002e1e:	bf00      	nop
 8002e20:	20000124 	.word	0x20000124
 8002e24:	20000138 	.word	0x20000138

08002e28 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8002e28:	b480      	push	{r7}
 8002e2a:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8002e2c:	4b03      	ldr	r3, [pc, #12]	; (8002e3c <vTaskMissedYield+0x14>)
 8002e2e:	2201      	movs	r2, #1
 8002e30:	601a      	str	r2, [r3, #0]
}
 8002e32:	bf00      	nop
 8002e34:	46bd      	mov	sp, r7
 8002e36:	bc80      	pop	{r7}
 8002e38:	4770      	bx	lr
 8002e3a:	bf00      	nop
 8002e3c:	20000134 	.word	0x20000134

08002e40 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b082      	sub	sp, #8
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8002e48:	f000 f852 	bl	8002ef0 <prvCheckTasksWaitingTermination>
             *
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains more than one task
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002e4c:	4b06      	ldr	r3, [pc, #24]	; (8002e68 <prvIdleTask+0x28>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	2b01      	cmp	r3, #1
 8002e52:	d9f9      	bls.n	8002e48 <prvIdleTask+0x8>
            {
                taskYIELD();
 8002e54:	4b05      	ldr	r3, [pc, #20]	; (8002e6c <prvIdleTask+0x2c>)
 8002e56:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002e5a:	601a      	str	r2, [r3, #0]
 8002e5c:	f3bf 8f4f 	dsb	sy
 8002e60:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8002e64:	e7f0      	b.n	8002e48 <prvIdleTask+0x8>
 8002e66:	bf00      	nop
 8002e68:	2000004c 	.word	0x2000004c
 8002e6c:	e000ed04 	.word	0xe000ed04

08002e70 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b082      	sub	sp, #8
 8002e74:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002e76:	2300      	movs	r3, #0
 8002e78:	607b      	str	r3, [r7, #4]
 8002e7a:	e00c      	b.n	8002e96 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002e7c:	687a      	ldr	r2, [r7, #4]
 8002e7e:	4613      	mov	r3, r2
 8002e80:	009b      	lsls	r3, r3, #2
 8002e82:	4413      	add	r3, r2
 8002e84:	009b      	lsls	r3, r3, #2
 8002e86:	4a12      	ldr	r2, [pc, #72]	; (8002ed0 <prvInitialiseTaskLists+0x60>)
 8002e88:	4413      	add	r3, r2
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	f7fe fd8e 	bl	80019ac <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	3301      	adds	r3, #1
 8002e94:	607b      	str	r3, [r7, #4]
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	2b04      	cmp	r3, #4
 8002e9a:	d9ef      	bls.n	8002e7c <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8002e9c:	480d      	ldr	r0, [pc, #52]	; (8002ed4 <prvInitialiseTaskLists+0x64>)
 8002e9e:	f7fe fd85 	bl	80019ac <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8002ea2:	480d      	ldr	r0, [pc, #52]	; (8002ed8 <prvInitialiseTaskLists+0x68>)
 8002ea4:	f7fe fd82 	bl	80019ac <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8002ea8:	480c      	ldr	r0, [pc, #48]	; (8002edc <prvInitialiseTaskLists+0x6c>)
 8002eaa:	f7fe fd7f 	bl	80019ac <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 8002eae:	480c      	ldr	r0, [pc, #48]	; (8002ee0 <prvInitialiseTaskLists+0x70>)
 8002eb0:	f7fe fd7c 	bl	80019ac <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 8002eb4:	480b      	ldr	r0, [pc, #44]	; (8002ee4 <prvInitialiseTaskLists+0x74>)
 8002eb6:	f7fe fd79 	bl	80019ac <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8002eba:	4b0b      	ldr	r3, [pc, #44]	; (8002ee8 <prvInitialiseTaskLists+0x78>)
 8002ebc:	4a05      	ldr	r2, [pc, #20]	; (8002ed4 <prvInitialiseTaskLists+0x64>)
 8002ebe:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002ec0:	4b0a      	ldr	r3, [pc, #40]	; (8002eec <prvInitialiseTaskLists+0x7c>)
 8002ec2:	4a05      	ldr	r2, [pc, #20]	; (8002ed8 <prvInitialiseTaskLists+0x68>)
 8002ec4:	601a      	str	r2, [r3, #0]
}
 8002ec6:	bf00      	nop
 8002ec8:	3708      	adds	r7, #8
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	bd80      	pop	{r7, pc}
 8002ece:	bf00      	nop
 8002ed0:	2000004c 	.word	0x2000004c
 8002ed4:	200000b0 	.word	0x200000b0
 8002ed8:	200000c4 	.word	0x200000c4
 8002edc:	200000e0 	.word	0x200000e0
 8002ee0:	200000f4 	.word	0x200000f4
 8002ee4:	2000010c 	.word	0x2000010c
 8002ee8:	200000d8 	.word	0x200000d8
 8002eec:	200000dc 	.word	0x200000dc

08002ef0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	b082      	sub	sp, #8
 8002ef4:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002ef6:	e019      	b.n	8002f2c <prvCheckTasksWaitingTermination+0x3c>
        {
            taskENTER_CRITICAL();
 8002ef8:	f000 f9e0 	bl	80032bc <vPortEnterCritical>
            {
                pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002efc:	4b10      	ldr	r3, [pc, #64]	; (8002f40 <prvCheckTasksWaitingTermination+0x50>)
 8002efe:	68db      	ldr	r3, [r3, #12]
 8002f00:	68db      	ldr	r3, [r3, #12]
 8002f02:	607b      	str	r3, [r7, #4]
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	3304      	adds	r3, #4
 8002f08:	4618      	mov	r0, r3
 8002f0a:	f7fe fdb2 	bl	8001a72 <uxListRemove>
                --uxCurrentNumberOfTasks;
 8002f0e:	4b0d      	ldr	r3, [pc, #52]	; (8002f44 <prvCheckTasksWaitingTermination+0x54>)
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	3b01      	subs	r3, #1
 8002f14:	4a0b      	ldr	r2, [pc, #44]	; (8002f44 <prvCheckTasksWaitingTermination+0x54>)
 8002f16:	6013      	str	r3, [r2, #0]
                --uxDeletedTasksWaitingCleanUp;
 8002f18:	4b0b      	ldr	r3, [pc, #44]	; (8002f48 <prvCheckTasksWaitingTermination+0x58>)
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	3b01      	subs	r3, #1
 8002f1e:	4a0a      	ldr	r2, [pc, #40]	; (8002f48 <prvCheckTasksWaitingTermination+0x58>)
 8002f20:	6013      	str	r3, [r2, #0]
            }
            taskEXIT_CRITICAL();
 8002f22:	f000 f9e5 	bl	80032f0 <vPortExitCritical>

            prvDeleteTCB( pxTCB );
 8002f26:	6878      	ldr	r0, [r7, #4]
 8002f28:	f000 f810 	bl	8002f4c <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002f2c:	4b06      	ldr	r3, [pc, #24]	; (8002f48 <prvCheckTasksWaitingTermination+0x58>)
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d1e1      	bne.n	8002ef8 <prvCheckTasksWaitingTermination+0x8>
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8002f34:	bf00      	nop
 8002f36:	bf00      	nop
 8002f38:	3708      	adds	r7, #8
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	bd80      	pop	{r7, pc}
 8002f3e:	bf00      	nop
 8002f40:	200000f4 	.word	0x200000f4
 8002f44:	20000120 	.word	0x20000120
 8002f48:	20000108 	.word	0x20000108

08002f4c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b082      	sub	sp, #8
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f58:	4618      	mov	r0, r3
 8002f5a:	f000 fae7 	bl	800352c <vPortFree>
            vPortFree( pxTCB );
 8002f5e:	6878      	ldr	r0, [r7, #4]
 8002f60:	f000 fae4 	bl	800352c <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8002f64:	bf00      	nop
 8002f66:	3708      	adds	r7, #8
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	bd80      	pop	{r7, pc}

08002f6c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002f6c:	b480      	push	{r7}
 8002f6e:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002f70:	4b09      	ldr	r3, [pc, #36]	; (8002f98 <prvResetNextTaskUnblockTime+0x2c>)
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d104      	bne.n	8002f84 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8002f7a:	4b08      	ldr	r3, [pc, #32]	; (8002f9c <prvResetNextTaskUnblockTime+0x30>)
 8002f7c:	f04f 32ff 	mov.w	r2, #4294967295
 8002f80:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8002f82:	e005      	b.n	8002f90 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002f84:	4b04      	ldr	r3, [pc, #16]	; (8002f98 <prvResetNextTaskUnblockTime+0x2c>)
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	68db      	ldr	r3, [r3, #12]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	4a03      	ldr	r2, [pc, #12]	; (8002f9c <prvResetNextTaskUnblockTime+0x30>)
 8002f8e:	6013      	str	r3, [r2, #0]
}
 8002f90:	bf00      	nop
 8002f92:	46bd      	mov	sp, r7
 8002f94:	bc80      	pop	{r7}
 8002f96:	4770      	bx	lr
 8002f98:	200000d8 	.word	0x200000d8
 8002f9c:	20000140 	.word	0x20000140

08002fa0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b086      	sub	sp, #24
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 8002fac:	2300      	movs	r3, #0
 8002fae:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d06c      	beq.n	8003090 <xTaskPriorityDisinherit+0xf0>
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
            configASSERT( pxTCB->uxMutexesHeld );
            ( pxTCB->uxMutexesHeld )--;
 8002fb6:	693b      	ldr	r3, [r7, #16]
 8002fb8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002fba:	1e5a      	subs	r2, r3, #1
 8002fbc:	693b      	ldr	r3, [r7, #16]
 8002fbe:	649a      	str	r2, [r3, #72]	; 0x48

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8002fc0:	693b      	ldr	r3, [r7, #16]
 8002fc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002fc4:	693b      	ldr	r3, [r7, #16]
 8002fc6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fc8:	429a      	cmp	r2, r3
 8002fca:	d061      	beq.n	8003090 <xTaskPriorityDisinherit+0xf0>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8002fcc:	693b      	ldr	r3, [r7, #16]
 8002fce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d15d      	bne.n	8003090 <xTaskPriorityDisinherit+0xf0>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002fd4:	693b      	ldr	r3, [r7, #16]
 8002fd6:	3304      	adds	r3, #4
 8002fd8:	4618      	mov	r0, r3
 8002fda:	f7fe fd4a 	bl	8001a72 <uxListRemove>
 8002fde:	4603      	mov	r3, r0
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d10a      	bne.n	8002ffa <xTaskPriorityDisinherit+0x5a>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8002fe4:	693b      	ldr	r3, [r7, #16]
 8002fe6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fe8:	2201      	movs	r2, #1
 8002fea:	fa02 f303 	lsl.w	r3, r2, r3
 8002fee:	43da      	mvns	r2, r3
 8002ff0:	4b2a      	ldr	r3, [pc, #168]	; (800309c <xTaskPriorityDisinherit+0xfc>)
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	4013      	ands	r3, r2
 8002ff6:	4a29      	ldr	r2, [pc, #164]	; (800309c <xTaskPriorityDisinherit+0xfc>)
 8002ff8:	6013      	str	r3, [r2, #0]
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 8002ffa:	693b      	ldr	r3, [r7, #16]
 8002ffc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002ffe:	693b      	ldr	r3, [r7, #16]
 8003000:	62da      	str	r2, [r3, #44]	; 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003002:	693b      	ldr	r3, [r7, #16]
 8003004:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003006:	f1c3 0205 	rsb	r2, r3, #5
 800300a:	693b      	ldr	r3, [r7, #16]
 800300c:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 800300e:	693b      	ldr	r3, [r7, #16]
 8003010:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003012:	2201      	movs	r2, #1
 8003014:	409a      	lsls	r2, r3
 8003016:	4b21      	ldr	r3, [pc, #132]	; (800309c <xTaskPriorityDisinherit+0xfc>)
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	4313      	orrs	r3, r2
 800301c:	4a1f      	ldr	r2, [pc, #124]	; (800309c <xTaskPriorityDisinherit+0xfc>)
 800301e:	6013      	str	r3, [r2, #0]
 8003020:	693b      	ldr	r3, [r7, #16]
 8003022:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003024:	491e      	ldr	r1, [pc, #120]	; (80030a0 <xTaskPriorityDisinherit+0x100>)
 8003026:	4613      	mov	r3, r2
 8003028:	009b      	lsls	r3, r3, #2
 800302a:	4413      	add	r3, r2
 800302c:	009b      	lsls	r3, r3, #2
 800302e:	440b      	add	r3, r1
 8003030:	3304      	adds	r3, #4
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	60fb      	str	r3, [r7, #12]
 8003036:	693b      	ldr	r3, [r7, #16]
 8003038:	68fa      	ldr	r2, [r7, #12]
 800303a:	609a      	str	r2, [r3, #8]
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	689a      	ldr	r2, [r3, #8]
 8003040:	693b      	ldr	r3, [r7, #16]
 8003042:	60da      	str	r2, [r3, #12]
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	689b      	ldr	r3, [r3, #8]
 8003048:	693a      	ldr	r2, [r7, #16]
 800304a:	3204      	adds	r2, #4
 800304c:	605a      	str	r2, [r3, #4]
 800304e:	693b      	ldr	r3, [r7, #16]
 8003050:	1d1a      	adds	r2, r3, #4
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	609a      	str	r2, [r3, #8]
 8003056:	693b      	ldr	r3, [r7, #16]
 8003058:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800305a:	4613      	mov	r3, r2
 800305c:	009b      	lsls	r3, r3, #2
 800305e:	4413      	add	r3, r2
 8003060:	009b      	lsls	r3, r3, #2
 8003062:	4a0f      	ldr	r2, [pc, #60]	; (80030a0 <xTaskPriorityDisinherit+0x100>)
 8003064:	441a      	add	r2, r3
 8003066:	693b      	ldr	r3, [r7, #16]
 8003068:	615a      	str	r2, [r3, #20]
 800306a:	693b      	ldr	r3, [r7, #16]
 800306c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800306e:	490c      	ldr	r1, [pc, #48]	; (80030a0 <xTaskPriorityDisinherit+0x100>)
 8003070:	4613      	mov	r3, r2
 8003072:	009b      	lsls	r3, r3, #2
 8003074:	4413      	add	r3, r2
 8003076:	009b      	lsls	r3, r3, #2
 8003078:	440b      	add	r3, r1
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	1c59      	adds	r1, r3, #1
 800307e:	4808      	ldr	r0, [pc, #32]	; (80030a0 <xTaskPriorityDisinherit+0x100>)
 8003080:	4613      	mov	r3, r2
 8003082:	009b      	lsls	r3, r3, #2
 8003084:	4413      	add	r3, r2
 8003086:	009b      	lsls	r3, r3, #2
 8003088:	4403      	add	r3, r0
 800308a:	6019      	str	r1, [r3, #0]
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 800308c:	2301      	movs	r3, #1
 800308e:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8003090:	697b      	ldr	r3, [r7, #20]
    }
 8003092:	4618      	mov	r0, r3
 8003094:	3718      	adds	r7, #24
 8003096:	46bd      	mov	sp, r7
 8003098:	bd80      	pop	{r7, pc}
 800309a:	bf00      	nop
 800309c:	20000128 	.word	0x20000128
 80030a0:	2000004c 	.word	0x2000004c

080030a4 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b086      	sub	sp, #24
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]
 80030ac:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 80030ae:	4b36      	ldr	r3, [pc, #216]	; (8003188 <prvAddCurrentTaskToDelayedList+0xe4>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80030b4:	4b35      	ldr	r3, [pc, #212]	; (800318c <prvAddCurrentTaskToDelayedList+0xe8>)
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	3304      	adds	r3, #4
 80030ba:	4618      	mov	r0, r3
 80030bc:	f7fe fcd9 	bl	8001a72 <uxListRemove>
 80030c0:	4603      	mov	r3, r0
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d10b      	bne.n	80030de <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80030c6:	4b31      	ldr	r3, [pc, #196]	; (800318c <prvAddCurrentTaskToDelayedList+0xe8>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030cc:	2201      	movs	r2, #1
 80030ce:	fa02 f303 	lsl.w	r3, r2, r3
 80030d2:	43da      	mvns	r2, r3
 80030d4:	4b2e      	ldr	r3, [pc, #184]	; (8003190 <prvAddCurrentTaskToDelayedList+0xec>)
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	4013      	ands	r3, r2
 80030da:	4a2d      	ldr	r2, [pc, #180]	; (8003190 <prvAddCurrentTaskToDelayedList+0xec>)
 80030dc:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030e4:	d124      	bne.n	8003130 <prvAddCurrentTaskToDelayedList+0x8c>
 80030e6:	683b      	ldr	r3, [r7, #0]
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d021      	beq.n	8003130 <prvAddCurrentTaskToDelayedList+0x8c>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80030ec:	4b29      	ldr	r3, [pc, #164]	; (8003194 <prvAddCurrentTaskToDelayedList+0xf0>)
 80030ee:	685b      	ldr	r3, [r3, #4]
 80030f0:	613b      	str	r3, [r7, #16]
 80030f2:	4b26      	ldr	r3, [pc, #152]	; (800318c <prvAddCurrentTaskToDelayedList+0xe8>)
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	693a      	ldr	r2, [r7, #16]
 80030f8:	609a      	str	r2, [r3, #8]
 80030fa:	4b24      	ldr	r3, [pc, #144]	; (800318c <prvAddCurrentTaskToDelayedList+0xe8>)
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	693a      	ldr	r2, [r7, #16]
 8003100:	6892      	ldr	r2, [r2, #8]
 8003102:	60da      	str	r2, [r3, #12]
 8003104:	4b21      	ldr	r3, [pc, #132]	; (800318c <prvAddCurrentTaskToDelayedList+0xe8>)
 8003106:	681a      	ldr	r2, [r3, #0]
 8003108:	693b      	ldr	r3, [r7, #16]
 800310a:	689b      	ldr	r3, [r3, #8]
 800310c:	3204      	adds	r2, #4
 800310e:	605a      	str	r2, [r3, #4]
 8003110:	4b1e      	ldr	r3, [pc, #120]	; (800318c <prvAddCurrentTaskToDelayedList+0xe8>)
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	1d1a      	adds	r2, r3, #4
 8003116:	693b      	ldr	r3, [r7, #16]
 8003118:	609a      	str	r2, [r3, #8]
 800311a:	4b1c      	ldr	r3, [pc, #112]	; (800318c <prvAddCurrentTaskToDelayedList+0xe8>)
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	4a1d      	ldr	r2, [pc, #116]	; (8003194 <prvAddCurrentTaskToDelayedList+0xf0>)
 8003120:	615a      	str	r2, [r3, #20]
 8003122:	4b1c      	ldr	r3, [pc, #112]	; (8003194 <prvAddCurrentTaskToDelayedList+0xf0>)
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	3301      	adds	r3, #1
 8003128:	4a1a      	ldr	r2, [pc, #104]	; (8003194 <prvAddCurrentTaskToDelayedList+0xf0>)
 800312a:	6013      	str	r3, [r2, #0]
 800312c:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 800312e:	e026      	b.n	800317e <prvAddCurrentTaskToDelayedList+0xda>
            xTimeToWake = xConstTickCount + xTicksToWait;
 8003130:	697a      	ldr	r2, [r7, #20]
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	4413      	add	r3, r2
 8003136:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003138:	4b14      	ldr	r3, [pc, #80]	; (800318c <prvAddCurrentTaskToDelayedList+0xe8>)
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	68fa      	ldr	r2, [r7, #12]
 800313e:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 8003140:	68fa      	ldr	r2, [r7, #12]
 8003142:	697b      	ldr	r3, [r7, #20]
 8003144:	429a      	cmp	r2, r3
 8003146:	d209      	bcs.n	800315c <prvAddCurrentTaskToDelayedList+0xb8>
                vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003148:	4b13      	ldr	r3, [pc, #76]	; (8003198 <prvAddCurrentTaskToDelayedList+0xf4>)
 800314a:	681a      	ldr	r2, [r3, #0]
 800314c:	4b0f      	ldr	r3, [pc, #60]	; (800318c <prvAddCurrentTaskToDelayedList+0xe8>)
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	3304      	adds	r3, #4
 8003152:	4619      	mov	r1, r3
 8003154:	4610      	mov	r0, r2
 8003156:	f7fe fc54 	bl	8001a02 <vListInsert>
}
 800315a:	e010      	b.n	800317e <prvAddCurrentTaskToDelayedList+0xda>
                vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800315c:	4b0f      	ldr	r3, [pc, #60]	; (800319c <prvAddCurrentTaskToDelayedList+0xf8>)
 800315e:	681a      	ldr	r2, [r3, #0]
 8003160:	4b0a      	ldr	r3, [pc, #40]	; (800318c <prvAddCurrentTaskToDelayedList+0xe8>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	3304      	adds	r3, #4
 8003166:	4619      	mov	r1, r3
 8003168:	4610      	mov	r0, r2
 800316a:	f7fe fc4a 	bl	8001a02 <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 800316e:	4b0c      	ldr	r3, [pc, #48]	; (80031a0 <prvAddCurrentTaskToDelayedList+0xfc>)
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	68fa      	ldr	r2, [r7, #12]
 8003174:	429a      	cmp	r2, r3
 8003176:	d202      	bcs.n	800317e <prvAddCurrentTaskToDelayedList+0xda>
                    xNextTaskUnblockTime = xTimeToWake;
 8003178:	4a09      	ldr	r2, [pc, #36]	; (80031a0 <prvAddCurrentTaskToDelayedList+0xfc>)
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	6013      	str	r3, [r2, #0]
}
 800317e:	bf00      	nop
 8003180:	3718      	adds	r7, #24
 8003182:	46bd      	mov	sp, r7
 8003184:	bd80      	pop	{r7, pc}
 8003186:	bf00      	nop
 8003188:	20000124 	.word	0x20000124
 800318c:	20000048 	.word	0x20000048
 8003190:	20000128 	.word	0x20000128
 8003194:	2000010c 	.word	0x2000010c
 8003198:	200000dc 	.word	0x200000dc
 800319c:	200000d8 	.word	0x200000d8
 80031a0:	20000140 	.word	0x20000140

080031a4 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 80031a4:	b480      	push	{r7}
 80031a6:	b085      	sub	sp, #20
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	60f8      	str	r0, [r7, #12]
 80031ac:	60b9      	str	r1, [r7, #8]
 80031ae:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */
    pxTopOfStack--;                                                      /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	3b04      	subs	r3, #4
 80031b4:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80031bc:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	3b04      	subs	r3, #4
 80031c2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 80031c4:	68bb      	ldr	r3, [r7, #8]
 80031c6:	f023 0201 	bic.w	r2, r3, #1
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	3b04      	subs	r3, #4
 80031d2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 80031d4:	4a08      	ldr	r2, [pc, #32]	; (80031f8 <pxPortInitialiseStack+0x54>)
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 5;                                                   /* R12, R3, R2 and R1. */
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	3b14      	subs	r3, #20
 80031de:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters;                        /* R0 */
 80031e0:	687a      	ldr	r2, [r7, #4]
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 8;                                                   /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	3b20      	subs	r3, #32
 80031ea:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 80031ec:	68fb      	ldr	r3, [r7, #12]
}
 80031ee:	4618      	mov	r0, r3
 80031f0:	3714      	adds	r7, #20
 80031f2:	46bd      	mov	sp, r7
 80031f4:	bc80      	pop	{r7}
 80031f6:	4770      	bx	lr
 80031f8:	080031fd 	.word	0x080031fd

080031fc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80031fc:	b480      	push	{r7}
 80031fe:	b083      	sub	sp, #12
 8003200:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0UL;
 8003202:	2300      	movs	r3, #0
 8003204:	603b      	str	r3, [r7, #0]
        __asm volatile
 8003206:	f04f 0350 	mov.w	r3, #80	; 0x50
 800320a:	f383 8811 	msr	BASEPRI, r3
 800320e:	f3bf 8f6f 	isb	sy
 8003212:	f3bf 8f4f 	dsb	sy
 8003216:	607b      	str	r3, [r7, #4]
    }
 8003218:	bf00      	nop
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 800321a:	bf00      	nop
 800321c:	683b      	ldr	r3, [r7, #0]
 800321e:	2b00      	cmp	r3, #0
 8003220:	d0fc      	beq.n	800321c <prvTaskExitError+0x20>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8003222:	bf00      	nop
 8003224:	bf00      	nop
 8003226:	370c      	adds	r7, #12
 8003228:	46bd      	mov	sp, r7
 800322a:	bc80      	pop	{r7}
 800322c:	4770      	bx	lr
	...

08003230 <vPortSVCHandler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8003230:	4b07      	ldr	r3, [pc, #28]	; (8003250 <pxCurrentTCBConst2>)
 8003232:	6819      	ldr	r1, [r3, #0]
 8003234:	6808      	ldr	r0, [r1, #0]
 8003236:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800323a:	f380 8809 	msr	PSP, r0
 800323e:	f3bf 8f6f 	isb	sy
 8003242:	f04f 0000 	mov.w	r0, #0
 8003246:	f380 8811 	msr	BASEPRI, r0
 800324a:	f04e 0e0d 	orr.w	lr, lr, #13
 800324e:	4770      	bx	lr

08003250 <pxCurrentTCBConst2>:
 8003250:	20000048 	.word	0x20000048
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8003254:	bf00      	nop
 8003256:	bf00      	nop

08003258 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
    __asm volatile (
 8003258:	4806      	ldr	r0, [pc, #24]	; (8003274 <prvPortStartFirstTask+0x1c>)
 800325a:	6800      	ldr	r0, [r0, #0]
 800325c:	6800      	ldr	r0, [r0, #0]
 800325e:	f380 8808 	msr	MSP, r0
 8003262:	b662      	cpsie	i
 8003264:	b661      	cpsie	f
 8003266:	f3bf 8f4f 	dsb	sy
 800326a:	f3bf 8f6f 	isb	sy
 800326e:	df00      	svc	0
 8003270:	bf00      	nop
 8003272:	0000      	.short	0x0000
 8003274:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8003278:	bf00      	nop
 800327a:	bf00      	nop

0800327c <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800327c:	b580      	push	{r7, lr}
 800327e:	af00      	add	r7, sp, #0
        *pucFirstUserPriorityRegister = ulOriginalPriority;
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8003280:	4b0c      	ldr	r3, [pc, #48]	; (80032b4 <xPortStartScheduler+0x38>)
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	4a0b      	ldr	r2, [pc, #44]	; (80032b4 <xPortStartScheduler+0x38>)
 8003286:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800328a:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 800328c:	4b09      	ldr	r3, [pc, #36]	; (80032b4 <xPortStartScheduler+0x38>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	4a08      	ldr	r2, [pc, #32]	; (80032b4 <xPortStartScheduler+0x38>)
 8003292:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003296:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8003298:	f000 f890 	bl	80033bc <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 800329c:	4b06      	ldr	r3, [pc, #24]	; (80032b8 <xPortStartScheduler+0x3c>)
 800329e:	2200      	movs	r2, #0
 80032a0:	601a      	str	r2, [r3, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 80032a2:	f7ff ffd9 	bl	8003258 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 80032a6:	f7ff fc3b 	bl	8002b20 <vTaskSwitchContext>
    prvTaskExitError();
 80032aa:	f7ff ffa7 	bl	80031fc <prvTaskExitError>

    /* Should not get here! */
    return 0;
 80032ae:	2300      	movs	r3, #0
}
 80032b0:	4618      	mov	r0, r3
 80032b2:	bd80      	pop	{r7, pc}
 80032b4:	e000ed20 	.word	0xe000ed20
 80032b8:	20000008 	.word	0x20000008

080032bc <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80032bc:	b480      	push	{r7}
 80032be:	b083      	sub	sp, #12
 80032c0:	af00      	add	r7, sp, #0
        __asm volatile
 80032c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032c6:	f383 8811 	msr	BASEPRI, r3
 80032ca:	f3bf 8f6f 	isb	sy
 80032ce:	f3bf 8f4f 	dsb	sy
 80032d2:	607b      	str	r3, [r7, #4]
    }
 80032d4:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 80032d6:	4b05      	ldr	r3, [pc, #20]	; (80032ec <vPortEnterCritical+0x30>)
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	3301      	adds	r3, #1
 80032dc:	4a03      	ldr	r2, [pc, #12]	; (80032ec <vPortEnterCritical+0x30>)
 80032de:	6013      	str	r3, [r2, #0]
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
    }
}
 80032e0:	bf00      	nop
 80032e2:	370c      	adds	r7, #12
 80032e4:	46bd      	mov	sp, r7
 80032e6:	bc80      	pop	{r7}
 80032e8:	4770      	bx	lr
 80032ea:	bf00      	nop
 80032ec:	20000008 	.word	0x20000008

080032f0 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80032f0:	b480      	push	{r7}
 80032f2:	b083      	sub	sp, #12
 80032f4:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
    uxCriticalNesting--;
 80032f6:	4b0a      	ldr	r3, [pc, #40]	; (8003320 <vPortExitCritical+0x30>)
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	3b01      	subs	r3, #1
 80032fc:	4a08      	ldr	r2, [pc, #32]	; (8003320 <vPortExitCritical+0x30>)
 80032fe:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8003300:	4b07      	ldr	r3, [pc, #28]	; (8003320 <vPortExitCritical+0x30>)
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	2b00      	cmp	r3, #0
 8003306:	d105      	bne.n	8003314 <vPortExitCritical+0x24>
 8003308:	2300      	movs	r3, #0
 800330a:	607b      	str	r3, [r7, #4]
        __asm volatile
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	f383 8811 	msr	BASEPRI, r3
    }
 8003312:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8003314:	bf00      	nop
 8003316:	370c      	adds	r7, #12
 8003318:	46bd      	mov	sp, r7
 800331a:	bc80      	pop	{r7}
 800331c:	4770      	bx	lr
 800331e:	bf00      	nop
 8003320:	20000008 	.word	0x20000008
	...

08003330 <xPortPendSVHandler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8003330:	f3ef 8009 	mrs	r0, PSP
 8003334:	f3bf 8f6f 	isb	sy
 8003338:	4b0d      	ldr	r3, [pc, #52]	; (8003370 <pxCurrentTCBConst>)
 800333a:	681a      	ldr	r2, [r3, #0]
 800333c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8003340:	6010      	str	r0, [r2, #0]
 8003342:	e92d 4008 	stmdb	sp!, {r3, lr}
 8003346:	f04f 0050 	mov.w	r0, #80	; 0x50
 800334a:	f380 8811 	msr	BASEPRI, r0
 800334e:	f7ff fbe7 	bl	8002b20 <vTaskSwitchContext>
 8003352:	f04f 0000 	mov.w	r0, #0
 8003356:	f380 8811 	msr	BASEPRI, r0
 800335a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800335e:	6819      	ldr	r1, [r3, #0]
 8003360:	6808      	ldr	r0, [r1, #0]
 8003362:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8003366:	f380 8809 	msr	PSP, r0
 800336a:	f3bf 8f6f 	isb	sy
 800336e:	4770      	bx	lr

08003370 <pxCurrentTCBConst>:
 8003370:	20000048 	.word	0x20000048
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8003374:	bf00      	nop
 8003376:	bf00      	nop

08003378 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b082      	sub	sp, #8
 800337c:	af00      	add	r7, sp, #0
        __asm volatile
 800337e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003382:	f383 8811 	msr	BASEPRI, r3
 8003386:	f3bf 8f6f 	isb	sy
 800338a:	f3bf 8f4f 	dsb	sy
 800338e:	607b      	str	r3, [r7, #4]
    }
 8003390:	bf00      	nop
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8003392:	f7ff fabf 	bl	8002914 <xTaskIncrementTick>
 8003396:	4603      	mov	r3, r0
 8003398:	2b00      	cmp	r3, #0
 800339a:	d003      	beq.n	80033a4 <xPortSysTickHandler+0x2c>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800339c:	4b06      	ldr	r3, [pc, #24]	; (80033b8 <xPortSysTickHandler+0x40>)
 800339e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80033a2:	601a      	str	r2, [r3, #0]
 80033a4:	2300      	movs	r3, #0
 80033a6:	603b      	str	r3, [r7, #0]
        __asm volatile
 80033a8:	683b      	ldr	r3, [r7, #0]
 80033aa:	f383 8811 	msr	BASEPRI, r3
    }
 80033ae:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 80033b0:	bf00      	nop
 80033b2:	3708      	adds	r7, #8
 80033b4:	46bd      	mov	sp, r7
 80033b6:	bd80      	pop	{r7, pc}
 80033b8:	e000ed04 	.word	0xe000ed04

080033bc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 80033bc:	b480      	push	{r7}
 80033be:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 80033c0:	4b08      	ldr	r3, [pc, #32]	; (80033e4 <vPortSetupTimerInterrupt+0x28>)
 80033c2:	2200      	movs	r2, #0
 80033c4:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80033c6:	4b08      	ldr	r3, [pc, #32]	; (80033e8 <vPortSetupTimerInterrupt+0x2c>)
 80033c8:	2200      	movs	r2, #0
 80033ca:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80033cc:	4b07      	ldr	r3, [pc, #28]	; (80033ec <vPortSetupTimerInterrupt+0x30>)
 80033ce:	f641 723f 	movw	r2, #7999	; 0x1f3f
 80033d2:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80033d4:	4b03      	ldr	r3, [pc, #12]	; (80033e4 <vPortSetupTimerInterrupt+0x28>)
 80033d6:	2207      	movs	r2, #7
 80033d8:	601a      	str	r2, [r3, #0]
}
 80033da:	bf00      	nop
 80033dc:	46bd      	mov	sp, r7
 80033de:	bc80      	pop	{r7}
 80033e0:	4770      	bx	lr
 80033e2:	bf00      	nop
 80033e4:	e000e010 	.word	0xe000e010
 80033e8:	e000e018 	.word	0xe000e018
 80033ec:	e000e014 	.word	0xe000e014

080033f0 <pvPortMalloc>:
        pxIterator->pxNextFreeBlock = pxBlockToInsert;                                                                              \
    }
/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b08a      	sub	sp, #40	; 0x28
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    PRIVILEGED_DATA static BaseType_t xHeapHasBeenInitialised = pdFALSE;
    void * pvReturn = NULL;
 80033f8:	2300      	movs	r3, #0
 80033fa:	61fb      	str	r3, [r7, #28]
    size_t xAdditionalRequiredSize;

    vTaskSuspendAll();
 80033fc:	f7ff f986 	bl	800270c <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( xHeapHasBeenInitialised == pdFALSE )
 8003400:	4b46      	ldr	r3, [pc, #280]	; (800351c <pvPortMalloc+0x12c>)
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	2b00      	cmp	r3, #0
 8003406:	d104      	bne.n	8003412 <pvPortMalloc+0x22>
        {
            prvHeapInit();
 8003408:	f000 f8dc 	bl	80035c4 <prvHeapInit>
            xHeapHasBeenInitialised = pdTRUE;
 800340c:	4b43      	ldr	r3, [pc, #268]	; (800351c <pvPortMalloc+0x12c>)
 800340e:	2201      	movs	r2, #1
 8003410:	601a      	str	r2, [r3, #0]
        }

        if( xWantedSize > 0 )
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	2b00      	cmp	r3, #0
 8003416:	d013      	beq.n	8003440 <pvPortMalloc+0x50>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. Some
             * additional increment may also be needed for alignment. */
            xAdditionalRequiredSize = heapSTRUCT_SIZE + portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 8003418:	2308      	movs	r3, #8
 800341a:	461a      	mov	r2, r3
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	f003 0307 	and.w	r3, r3, #7
 8003422:	1ad3      	subs	r3, r2, r3
 8003424:	3308      	adds	r3, #8
 8003426:	617b      	str	r3, [r7, #20]

            if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 8003428:	697b      	ldr	r3, [r7, #20]
 800342a:	43db      	mvns	r3, r3
 800342c:	687a      	ldr	r2, [r7, #4]
 800342e:	429a      	cmp	r2, r3
 8003430:	d804      	bhi.n	800343c <pvPortMalloc+0x4c>
            {
                xWantedSize += xAdditionalRequiredSize;
 8003432:	687a      	ldr	r2, [r7, #4]
 8003434:	697b      	ldr	r3, [r7, #20]
 8003436:	4413      	add	r3, r2
 8003438:	607b      	str	r3, [r7, #4]
 800343a:	e001      	b.n	8003440 <pvPortMalloc+0x50>
            }
            else
            {
                xWantedSize = 0;
 800343c:	2300      	movs	r3, #0
 800343e:	607b      	str	r3, [r7, #4]

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2b00      	cmp	r3, #0
 8003444:	db63      	blt.n	800350e <pvPortMalloc+0x11e>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	2b00      	cmp	r3, #0
 800344a:	d060      	beq.n	800350e <pvPortMalloc+0x11e>
 800344c:	4b34      	ldr	r3, [pc, #208]	; (8003520 <pvPortMalloc+0x130>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	687a      	ldr	r2, [r7, #4]
 8003452:	429a      	cmp	r2, r3
 8003454:	d85b      	bhi.n	800350e <pvPortMalloc+0x11e>
            {
                /* Blocks are stored in byte order - traverse the list from the start
                 * (smallest) block until one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8003456:	4b33      	ldr	r3, [pc, #204]	; (8003524 <pvPortMalloc+0x134>)
 8003458:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 800345a:	4b32      	ldr	r3, [pc, #200]	; (8003524 <pvPortMalloc+0x134>)
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003460:	e004      	b.n	800346c <pvPortMalloc+0x7c>
                {
                    pxPreviousBlock = pxBlock;
 8003462:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003464:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8003466:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800346c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800346e:	685b      	ldr	r3, [r3, #4]
 8003470:	687a      	ldr	r2, [r7, #4]
 8003472:	429a      	cmp	r2, r3
 8003474:	d903      	bls.n	800347e <pvPortMalloc+0x8e>
 8003476:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	2b00      	cmp	r3, #0
 800347c:	d1f1      	bne.n	8003462 <pvPortMalloc+0x72>
                }

                /* If we found the end marker then a block of adequate size was not found. */
                if( pxBlock != &xEnd )
 800347e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003480:	4a29      	ldr	r2, [pc, #164]	; (8003528 <pvPortMalloc+0x138>)
 8003482:	4293      	cmp	r3, r2
 8003484:	d043      	beq.n	800350e <pvPortMalloc+0x11e>
                {
                    /* Return the memory space - jumping over the BlockLink_t structure
                     * at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
 8003486:	6a3b      	ldr	r3, [r7, #32]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	2208      	movs	r2, #8
 800348c:	4413      	add	r3, r2
 800348e:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out of the
                     * list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8003490:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003492:	681a      	ldr	r2, [r3, #0]
 8003494:	6a3b      	ldr	r3, [r7, #32]
 8003496:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8003498:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800349a:	685a      	ldr	r2, [r3, #4]
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	1ad3      	subs	r3, r2, r3
 80034a0:	2208      	movs	r2, #8
 80034a2:	0052      	lsls	r2, r2, #1
 80034a4:	4293      	cmp	r3, r2
 80034a6:	d922      	bls.n	80034ee <pvPortMalloc+0xfe>
                    {
                        /* This block is to be split into two.  Create a new block
                         * following the number of bytes requested. The void cast is
                         * used to prevent byte alignment warnings from the compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80034a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	4413      	add	r3, r2
 80034ae:	613b      	str	r3, [r7, #16]

                        /* Calculate the sizes of two blocks split from the single
                         * block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80034b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034b2:	685a      	ldr	r2, [r3, #4]
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	1ad2      	subs	r2, r2, r3
 80034b8:	693b      	ldr	r3, [r7, #16]
 80034ba:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 80034bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034be:	687a      	ldr	r2, [r7, #4]
 80034c0:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
 80034c2:	693b      	ldr	r3, [r7, #16]
 80034c4:	685b      	ldr	r3, [r3, #4]
 80034c6:	60fb      	str	r3, [r7, #12]
 80034c8:	4b16      	ldr	r3, [pc, #88]	; (8003524 <pvPortMalloc+0x134>)
 80034ca:	61bb      	str	r3, [r7, #24]
 80034cc:	e002      	b.n	80034d4 <pvPortMalloc+0xe4>
 80034ce:	69bb      	ldr	r3, [r7, #24]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	61bb      	str	r3, [r7, #24]
 80034d4:	69bb      	ldr	r3, [r7, #24]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	685b      	ldr	r3, [r3, #4]
 80034da:	68fa      	ldr	r2, [r7, #12]
 80034dc:	429a      	cmp	r2, r3
 80034de:	d8f6      	bhi.n	80034ce <pvPortMalloc+0xde>
 80034e0:	69bb      	ldr	r3, [r7, #24]
 80034e2:	681a      	ldr	r2, [r3, #0]
 80034e4:	693b      	ldr	r3, [r7, #16]
 80034e6:	601a      	str	r2, [r3, #0]
 80034e8:	69bb      	ldr	r3, [r7, #24]
 80034ea:	693a      	ldr	r2, [r7, #16]
 80034ec:	601a      	str	r2, [r3, #0]
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 80034ee:	4b0c      	ldr	r3, [pc, #48]	; (8003520 <pvPortMalloc+0x130>)
 80034f0:	681a      	ldr	r2, [r3, #0]
 80034f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034f4:	685b      	ldr	r3, [r3, #4]
 80034f6:	1ad3      	subs	r3, r2, r3
 80034f8:	4a09      	ldr	r2, [pc, #36]	; (8003520 <pvPortMalloc+0x130>)
 80034fa:	6013      	str	r3, [r2, #0]

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 80034fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034fe:	685b      	ldr	r3, [r3, #4]
 8003500:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8003504:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003506:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8003508:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800350a:	2200      	movs	r2, #0
 800350c:	601a      	str	r2, [r3, #0]
            }
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 800350e:	f7ff f90b 	bl	8002728 <xTaskResumeAll>
            vApplicationMallocFailedHook();
        }
    }
    #endif

    return pvReturn;
 8003512:	69fb      	ldr	r3, [r7, #28]
}
 8003514:	4618      	mov	r0, r3
 8003516:	3728      	adds	r7, #40	; 0x28
 8003518:	46bd      	mov	sp, r7
 800351a:	bd80      	pop	{r7, pc}
 800351c:	2000455c 	.word	0x2000455c
 8003520:	2000000c 	.word	0x2000000c
 8003524:	2000454c 	.word	0x2000454c
 8003528:	20004554 	.word	0x20004554

0800352c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 800352c:	b580      	push	{r7, lr}
 800352e:	b086      	sub	sp, #24
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	613b      	str	r3, [r7, #16]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	2b00      	cmp	r3, #0
 800353c:	d039      	beq.n	80035b2 <vPortFree+0x86>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= heapSTRUCT_SIZE;
 800353e:	2308      	movs	r3, #8
 8003540:	425b      	negs	r3, r3
 8003542:	693a      	ldr	r2, [r7, #16]
 8003544:	4413      	add	r3, r2
 8003546:	613b      	str	r3, [r7, #16]

        /* This unexpected casting is to keep some compilers from issuing
         * byte alignment warnings. */
        pxLink = ( void * ) puc;
 8003548:	693b      	ldr	r3, [r7, #16]
 800354a:	60fb      	str	r3, [r7, #12]

        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
        configASSERT( pxLink->pxNextFreeBlock == NULL );

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	685b      	ldr	r3, [r3, #4]
 8003550:	0fdb      	lsrs	r3, r3, #31
 8003552:	f003 0301 	and.w	r3, r3, #1
 8003556:	b2db      	uxtb	r3, r3
 8003558:	2b00      	cmp	r3, #0
 800355a:	d02a      	beq.n	80035b2 <vPortFree+0x86>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	2b00      	cmp	r3, #0
 8003562:	d126      	bne.n	80035b2 <vPortFree+0x86>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	685b      	ldr	r3, [r3, #4]
 8003568:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	605a      	str	r2, [r3, #4]
                {
                    ( void ) memset( puc + heapSTRUCT_SIZE, 0, pxLink->xBlockSize - heapSTRUCT_SIZE );
                }
                #endif

                vTaskSuspendAll();
 8003570:	f7ff f8cc 	bl	800270c <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	685b      	ldr	r3, [r3, #4]
 8003578:	60bb      	str	r3, [r7, #8]
 800357a:	4b10      	ldr	r3, [pc, #64]	; (80035bc <vPortFree+0x90>)
 800357c:	617b      	str	r3, [r7, #20]
 800357e:	e002      	b.n	8003586 <vPortFree+0x5a>
 8003580:	697b      	ldr	r3, [r7, #20]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	617b      	str	r3, [r7, #20]
 8003586:	697b      	ldr	r3, [r7, #20]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	685b      	ldr	r3, [r3, #4]
 800358c:	68ba      	ldr	r2, [r7, #8]
 800358e:	429a      	cmp	r2, r3
 8003590:	d8f6      	bhi.n	8003580 <vPortFree+0x54>
 8003592:	697b      	ldr	r3, [r7, #20]
 8003594:	681a      	ldr	r2, [r3, #0]
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	601a      	str	r2, [r3, #0]
 800359a:	697b      	ldr	r3, [r7, #20]
 800359c:	68fa      	ldr	r2, [r7, #12]
 800359e:	601a      	str	r2, [r3, #0]
                    xFreeBytesRemaining += pxLink->xBlockSize;
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	685a      	ldr	r2, [r3, #4]
 80035a4:	4b06      	ldr	r3, [pc, #24]	; (80035c0 <vPortFree+0x94>)
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	4413      	add	r3, r2
 80035aa:	4a05      	ldr	r2, [pc, #20]	; (80035c0 <vPortFree+0x94>)
 80035ac:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                }
                ( void ) xTaskResumeAll();
 80035ae:	f7ff f8bb 	bl	8002728 <xTaskResumeAll>
            }
        }
    }
}
 80035b2:	bf00      	nop
 80035b4:	3718      	adds	r7, #24
 80035b6:	46bd      	mov	sp, r7
 80035b8:	bd80      	pop	{r7, pc}
 80035ba:	bf00      	nop
 80035bc:	2000454c 	.word	0x2000454c
 80035c0:	2000000c 	.word	0x2000000c

080035c4 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 80035c4:	b480      	push	{r7}
 80035c6:	b083      	sub	sp, #12
 80035c8:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;

    /* Ensure the heap starts on a correctly aligned boundary. */
    pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) & ucHeap[ portBYTE_ALIGNMENT - 1 ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 80035ca:	4b0f      	ldr	r3, [pc, #60]	; (8003608 <prvHeapInit+0x44>)
 80035cc:	f023 0307 	bic.w	r3, r3, #7
 80035d0:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80035d2:	4a0e      	ldr	r2, [pc, #56]	; (800360c <prvHeapInit+0x48>)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 80035d8:	4b0c      	ldr	r3, [pc, #48]	; (800360c <prvHeapInit+0x48>)
 80035da:	2200      	movs	r2, #0
 80035dc:	605a      	str	r2, [r3, #4]

    /* xEnd is used to mark the end of the list of free blocks. */
    xEnd.xBlockSize = configADJUSTED_HEAP_SIZE;
 80035de:	4b0c      	ldr	r3, [pc, #48]	; (8003610 <prvHeapInit+0x4c>)
 80035e0:	f244 32f8 	movw	r2, #17400	; 0x43f8
 80035e4:	605a      	str	r2, [r3, #4]
    xEnd.pxNextFreeBlock = NULL;
 80035e6:	4b0a      	ldr	r3, [pc, #40]	; (8003610 <prvHeapInit+0x4c>)
 80035e8:	2200      	movs	r2, #0
 80035ea:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space. */
    pxFirstFreeBlock = ( BlockLink_t * ) pucAlignedHeap;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = configADJUSTED_HEAP_SIZE;
 80035f0:	683b      	ldr	r3, [r7, #0]
 80035f2:	f244 32f8 	movw	r2, #17400	; 0x43f8
 80035f6:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = &xEnd;
 80035f8:	683b      	ldr	r3, [r7, #0]
 80035fa:	4a05      	ldr	r2, [pc, #20]	; (8003610 <prvHeapInit+0x4c>)
 80035fc:	601a      	str	r2, [r3, #0]
}
 80035fe:	bf00      	nop
 8003600:	370c      	adds	r7, #12
 8003602:	46bd      	mov	sp, r7
 8003604:	bc80      	pop	{r7}
 8003606:	4770      	bx	lr
 8003608:	20000153 	.word	0x20000153
 800360c:	2000454c 	.word	0x2000454c
 8003610:	20004554 	.word	0x20004554

08003614 <LL_USART_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_USART_IsActiveFlag_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(const USART_TypeDef *USARTx)
{
 8003614:	b480      	push	{r7}
 8003616:	b083      	sub	sp, #12
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003624:	2b80      	cmp	r3, #128	; 0x80
 8003626:	bf0c      	ite	eq
 8003628:	2301      	moveq	r3, #1
 800362a:	2300      	movne	r3, #0
 800362c:	b2db      	uxtb	r3, r3
}
 800362e:	4618      	mov	r0, r3
 8003630:	370c      	adds	r7, #12
 8003632:	46bd      	mov	sp, r7
 8003634:	bc80      	pop	{r7}
 8003636:	4770      	bx	lr

08003638 <LL_USART_EnableIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_EnableIT_RXNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE(USART_TypeDef *USARTx)
{
 8003638:	b480      	push	{r7}
 800363a:	b089      	sub	sp, #36	; 0x24
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	330c      	adds	r3, #12
 8003644:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	e853 3f00 	ldrex	r3, [r3]
 800364c:	60bb      	str	r3, [r7, #8]
   return(result);
 800364e:	68bb      	ldr	r3, [r7, #8]
 8003650:	f043 0320 	orr.w	r3, r3, #32
 8003654:	61fb      	str	r3, [r7, #28]
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	330c      	adds	r3, #12
 800365a:	69fa      	ldr	r2, [r7, #28]
 800365c:	61ba      	str	r2, [r7, #24]
 800365e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003660:	6979      	ldr	r1, [r7, #20]
 8003662:	69ba      	ldr	r2, [r7, #24]
 8003664:	e841 2300 	strex	r3, r2, [r1]
 8003668:	613b      	str	r3, [r7, #16]
   return(result);
 800366a:	693b      	ldr	r3, [r7, #16]
 800366c:	2b00      	cmp	r3, #0
 800366e:	d1e7      	bne.n	8003640 <LL_USART_EnableIT_RXNE+0x8>
}
 8003670:	bf00      	nop
 8003672:	bf00      	nop
 8003674:	3724      	adds	r7, #36	; 0x24
 8003676:	46bd      	mov	sp, r7
 8003678:	bc80      	pop	{r7}
 800367a:	4770      	bx	lr

0800367c <LL_USART_EnableIT_TXE>:
  * @rmtoll CR1          TXEIE         LL_USART_EnableIT_TXE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_TXE(USART_TypeDef *USARTx)
{
 800367c:	b480      	push	{r7}
 800367e:	b089      	sub	sp, #36	; 0x24
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TXEIE);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	330c      	adds	r3, #12
 8003688:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	e853 3f00 	ldrex	r3, [r3]
 8003690:	60bb      	str	r3, [r7, #8]
   return(result);
 8003692:	68bb      	ldr	r3, [r7, #8]
 8003694:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003698:	61fb      	str	r3, [r7, #28]
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	330c      	adds	r3, #12
 800369e:	69fa      	ldr	r2, [r7, #28]
 80036a0:	61ba      	str	r2, [r7, #24]
 80036a2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036a4:	6979      	ldr	r1, [r7, #20]
 80036a6:	69ba      	ldr	r2, [r7, #24]
 80036a8:	e841 2300 	strex	r3, r2, [r1]
 80036ac:	613b      	str	r3, [r7, #16]
   return(result);
 80036ae:	693b      	ldr	r3, [r7, #16]
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d1e7      	bne.n	8003684 <LL_USART_EnableIT_TXE+0x8>
}
 80036b4:	bf00      	nop
 80036b6:	bf00      	nop
 80036b8:	3724      	adds	r7, #36	; 0x24
 80036ba:	46bd      	mov	sp, r7
 80036bc:	bc80      	pop	{r7}
 80036be:	4770      	bx	lr

080036c0 <LL_USART_DisableIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_DisableIT_RXNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableIT_RXNE(USART_TypeDef *USARTx)
{
 80036c0:	b480      	push	{r7}
 80036c2:	b089      	sub	sp, #36	; 0x24
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	330c      	adds	r3, #12
 80036cc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	e853 3f00 	ldrex	r3, [r3]
 80036d4:	60bb      	str	r3, [r7, #8]
   return(result);
 80036d6:	68bb      	ldr	r3, [r7, #8]
 80036d8:	f023 0320 	bic.w	r3, r3, #32
 80036dc:	61fb      	str	r3, [r7, #28]
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	330c      	adds	r3, #12
 80036e2:	69fa      	ldr	r2, [r7, #28]
 80036e4:	61ba      	str	r2, [r7, #24]
 80036e6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036e8:	6979      	ldr	r1, [r7, #20]
 80036ea:	69ba      	ldr	r2, [r7, #24]
 80036ec:	e841 2300 	strex	r3, r2, [r1]
 80036f0:	613b      	str	r3, [r7, #16]
   return(result);
 80036f2:	693b      	ldr	r3, [r7, #16]
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d1e7      	bne.n	80036c8 <LL_USART_DisableIT_RXNE+0x8>
}
 80036f8:	bf00      	nop
 80036fa:	bf00      	nop
 80036fc:	3724      	adds	r7, #36	; 0x24
 80036fe:	46bd      	mov	sp, r7
 8003700:	bc80      	pop	{r7}
 8003702:	4770      	bx	lr

08003704 <LL_USART_DisableIT_TXE>:
  * @rmtoll CR1          TXEIE         LL_USART_DisableIT_TXE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableIT_TXE(USART_TypeDef *USARTx)
{
 8003704:	b480      	push	{r7}
 8003706:	b089      	sub	sp, #36	; 0x24
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_TXEIE);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	330c      	adds	r3, #12
 8003710:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	e853 3f00 	ldrex	r3, [r3]
 8003718:	60bb      	str	r3, [r7, #8]
   return(result);
 800371a:	68bb      	ldr	r3, [r7, #8]
 800371c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003720:	61fb      	str	r3, [r7, #28]
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	330c      	adds	r3, #12
 8003726:	69fa      	ldr	r2, [r7, #28]
 8003728:	61ba      	str	r2, [r7, #24]
 800372a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800372c:	6979      	ldr	r1, [r7, #20]
 800372e:	69ba      	ldr	r2, [r7, #24]
 8003730:	e841 2300 	strex	r3, r2, [r1]
 8003734:	613b      	str	r3, [r7, #16]
   return(result);
 8003736:	693b      	ldr	r3, [r7, #16]
 8003738:	2b00      	cmp	r3, #0
 800373a:	d1e7      	bne.n	800370c <LL_USART_DisableIT_TXE+0x8>
}
 800373c:	bf00      	nop
 800373e:	bf00      	nop
 8003740:	3724      	adds	r7, #36	; 0x24
 8003742:	46bd      	mov	sp, r7
 8003744:	bc80      	pop	{r7}
 8003746:	4770      	bx	lr

08003748 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8003748:	b480      	push	{r7}
 800374a:	b083      	sub	sp, #12
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]
 8003750:	460b      	mov	r3, r1
 8003752:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 8003754:	78fa      	ldrb	r2, [r7, #3]
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	605a      	str	r2, [r3, #4]
}
 800375a:	bf00      	nop
 800375c:	370c      	adds	r7, #12
 800375e:	46bd      	mov	sp, r7
 8003760:	bc80      	pop	{r7}
 8003762:	4770      	bx	lr

08003764 <IsBufferFull>:
//*****************************************************************************
#ifdef UART_BUFFERED
static bool
IsBufferFull(volatile uint32_t *pui32Read,
             volatile uint32_t *pui32Write, uint32_t ui32Size)
{
 8003764:	b480      	push	{r7}
 8003766:	b087      	sub	sp, #28
 8003768:	af00      	add	r7, sp, #0
 800376a:	60f8      	str	r0, [r7, #12]
 800376c:	60b9      	str	r1, [r7, #8]
 800376e:	607a      	str	r2, [r7, #4]
    uint32_t ui32Write;
    uint32_t ui32Read;

    ui32Write = *pui32Write;
 8003770:	68bb      	ldr	r3, [r7, #8]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	617b      	str	r3, [r7, #20]
    ui32Read = *pui32Read;
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	613b      	str	r3, [r7, #16]

    return((((ui32Write + 1) % ui32Size) == ui32Read) ? true : false);
 800377c:	697b      	ldr	r3, [r7, #20]
 800377e:	3301      	adds	r3, #1
 8003780:	687a      	ldr	r2, [r7, #4]
 8003782:	fbb3 f2f2 	udiv	r2, r3, r2
 8003786:	6879      	ldr	r1, [r7, #4]
 8003788:	fb01 f202 	mul.w	r2, r1, r2
 800378c:	1a9b      	subs	r3, r3, r2
 800378e:	693a      	ldr	r2, [r7, #16]
 8003790:	429a      	cmp	r2, r3
 8003792:	bf0c      	ite	eq
 8003794:	2301      	moveq	r3, #1
 8003796:	2300      	movne	r3, #0
 8003798:	b2db      	uxtb	r3, r3
}
 800379a:	4618      	mov	r0, r3
 800379c:	371c      	adds	r7, #28
 800379e:	46bd      	mov	sp, r7
 80037a0:	bc80      	pop	{r7}
 80037a2:	4770      	bx	lr

080037a4 <IsBufferEmpty>:
//*****************************************************************************
#ifdef UART_BUFFERED
static bool
IsBufferEmpty(volatile uint32_t *pui32Read,
              volatile uint32_t *pui32Write)
{
 80037a4:	b480      	push	{r7}
 80037a6:	b085      	sub	sp, #20
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
 80037ac:	6039      	str	r1, [r7, #0]
    uint32_t ui32Write;
    uint32_t ui32Read;

    ui32Write = *pui32Write;
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	60fb      	str	r3, [r7, #12]
    ui32Read = *pui32Read;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	60bb      	str	r3, [r7, #8]

    return((ui32Write == ui32Read) ? true : false);
 80037ba:	68fa      	ldr	r2, [r7, #12]
 80037bc:	68bb      	ldr	r3, [r7, #8]
 80037be:	429a      	cmp	r2, r3
 80037c0:	bf0c      	ite	eq
 80037c2:	2301      	moveq	r3, #1
 80037c4:	2300      	movne	r3, #0
 80037c6:	b2db      	uxtb	r3, r3
}
 80037c8:	4618      	mov	r0, r3
 80037ca:	3714      	adds	r7, #20
 80037cc:	46bd      	mov	sp, r7
 80037ce:	bc80      	pop	{r7}
 80037d0:	4770      	bx	lr
	...

080037d4 <UARTPrimeTransmit>:
//
//*****************************************************************************
#ifdef UART_BUFFERED
static void
UARTPrimeTransmit(USART_TypeDef *stdUsart)
{
 80037d4:	b580      	push	{r7, lr}
 80037d6:	b082      	sub	sp, #8
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
    //
    // Do we have any data to transmit?
    //
    if(!TX_BUFFER_EMPTY)
 80037dc:	4914      	ldr	r1, [pc, #80]	; (8003830 <UARTPrimeTransmit+0x5c>)
 80037de:	4815      	ldr	r0, [pc, #84]	; (8003834 <UARTPrimeTransmit+0x60>)
 80037e0:	f7ff ffe0 	bl	80037a4 <IsBufferEmpty>
 80037e4:	4603      	mov	r3, r0
 80037e6:	f083 0301 	eor.w	r3, r3, #1
 80037ea:	b2db      	uxtb	r3, r3
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d01a      	beq.n	8003826 <UARTPrimeTransmit+0x52>
    {
        //
        // Disable the UART interrupt.  If we don't do this there is a race
        // condition which can cause the read index to be corrupted.
        //
    	LL_USART_DisableIT_TXE(stdUsart);
 80037f0:	6878      	ldr	r0, [r7, #4]
 80037f2:	f7ff ff87 	bl	8003704 <LL_USART_DisableIT_TXE>

        //
        // Yes - take some characters out of the transmit buffer and feed
        // them to the UART transmit FIFO.
        //
    	if (LL_USART_IsActiveFlag_TXE(stdUsart))
 80037f6:	6878      	ldr	r0, [r7, #4]
 80037f8:	f7ff ff0c 	bl	8003614 <LL_USART_IsActiveFlag_TXE>
 80037fc:	4603      	mov	r3, r0
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d00e      	beq.n	8003820 <UARTPrimeTransmit+0x4c>
    	{
        	LL_USART_TransmitData8(stdUsart,
 8003802:	4b0c      	ldr	r3, [pc, #48]	; (8003834 <UARTPrimeTransmit+0x60>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	4a0c      	ldr	r2, [pc, #48]	; (8003838 <UARTPrimeTransmit+0x64>)
 8003808:	5cd3      	ldrb	r3, [r2, r3]
 800380a:	4619      	mov	r1, r3
 800380c:	6878      	ldr	r0, [r7, #4]
 800380e:	f7ff ff9b 	bl	8003748 <LL_USART_TransmitData8>
                                      g_pcUARTTxBuffer[g_ui32UARTTxReadIndex]);
            ADVANCE_TX_BUFFER_INDEX(g_ui32UARTTxReadIndex);
 8003812:	4b08      	ldr	r3, [pc, #32]	; (8003834 <UARTPrimeTransmit+0x60>)
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	3301      	adds	r3, #1
 8003818:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800381c:	4a05      	ldr	r2, [pc, #20]	; (8003834 <UARTPrimeTransmit+0x60>)
 800381e:	6013      	str	r3, [r2, #0]
    	}
        //
        // Reenable the UART interrupt.
        //
        LL_USART_EnableIT_TXE(stdUsart);
 8003820:	6878      	ldr	r0, [r7, #4]
 8003822:	f7ff ff2b 	bl	800367c <LL_USART_EnableIT_TXE>
    }
}
 8003826:	bf00      	nop
 8003828:	3708      	adds	r7, #8
 800382a:	46bd      	mov	sp, r7
 800382c:	bd80      	pop	{r7, pc}
 800382e:	bf00      	nop
 8003830:	20004964 	.word	0x20004964
 8003834:	20004968 	.word	0x20004968
 8003838:	20004564 	.word	0x20004564

0800383c <UARTStdioConfig>:
//! \return None.
//
//*****************************************************************************
void
UARTStdioConfig(USART_TypeDef *Usart, bool bDisableEcho)
{
 800383c:	b580      	push	{r7, lr}
 800383e:	b082      	sub	sp, #8
 8003840:	af00      	add	r7, sp, #0
 8003842:	6078      	str	r0, [r7, #4]
 8003844:	460b      	mov	r3, r1
 8003846:	70fb      	strb	r3, [r7, #3]

    stdUsart = Usart;
 8003848:	4a09      	ldr	r2, [pc, #36]	; (8003870 <UARTStdioConfig+0x34>)
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	6013      	str	r3, [r2, #0]
    g_bDisableEcho = bDisableEcho;
 800384e:	4a09      	ldr	r2, [pc, #36]	; (8003874 <UARTStdioConfig+0x38>)
 8003850:	78fb      	ldrb	r3, [r7, #3]
 8003852:	7013      	strb	r3, [r2, #0]


    //
    // Flush both the buffers.
    //
    UARTFlushRx();
 8003854:	f000 fa82 	bl	8003d5c <UARTFlushRx>
    UARTFlushTx(true);
 8003858:	2001      	movs	r0, #1
 800385a:	f000 fa99 	bl	8003d90 <UARTFlushTx>
    // We are configured for buffered output so enable the master interrupt
    // for this UART and the receive interrupts.  We don't actually enable the
    // transmit interrupt in the UART itself until some data has been placed
    // in the transmit buffer.
    //
    LL_USART_EnableIT_RXNE(stdUsart);
 800385e:	4b04      	ldr	r3, [pc, #16]	; (8003870 <UARTStdioConfig+0x34>)
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	4618      	mov	r0, r3
 8003864:	f7ff fee8 	bl	8003638 <LL_USART_EnableIT_RXNE>

#endif

}
 8003868:	bf00      	nop
 800386a:	3708      	adds	r7, #8
 800386c:	46bd      	mov	sp, r7
 800386e:	bd80      	pop	{r7, pc}
 8003870:	200049f4 	.word	0x200049f4
 8003874:	20004560 	.word	0x20004560

08003878 <UARTwrite>:
//! \return Returns the count of characters written.
//
//*****************************************************************************
int
UARTwrite(const char *pcBuf, uint32_t ui32Len)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b084      	sub	sp, #16
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
 8003880:	6039      	str	r1, [r7, #0]
    //
    // Check for valid arguments.
    //
    assert_param(pcBuf != 0);

    LL_USART_DisableIT_TXE(stdUsart);
 8003882:	4b2f      	ldr	r3, [pc, #188]	; (8003940 <UARTwrite+0xc8>)
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	4618      	mov	r0, r3
 8003888:	f7ff ff3c 	bl	8003704 <LL_USART_DisableIT_TXE>
    //
    // Send the characters
    //
    for(uIdx = 0; uIdx < ui32Len; uIdx++)
 800388c:	2300      	movs	r3, #0
 800388e:	60fb      	str	r3, [r7, #12]
 8003890:	e042      	b.n	8003918 <UARTwrite+0xa0>
    {
        //
        // If the character to the UART is \n, then add a \r before it so that
        // \n is translated to \n\r in the output.
        //
        if(pcBuf[uIdx] == '\n')
 8003892:	687a      	ldr	r2, [r7, #4]
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	4413      	add	r3, r2
 8003898:	781b      	ldrb	r3, [r3, #0]
 800389a:	2b0a      	cmp	r3, #10
 800389c:	d118      	bne.n	80038d0 <UARTwrite+0x58>
        {
            if(!TX_BUFFER_FULL)
 800389e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80038a2:	4928      	ldr	r1, [pc, #160]	; (8003944 <UARTwrite+0xcc>)
 80038a4:	4828      	ldr	r0, [pc, #160]	; (8003948 <UARTwrite+0xd0>)
 80038a6:	f7ff ff5d 	bl	8003764 <IsBufferFull>
 80038aa:	4603      	mov	r3, r0
 80038ac:	f083 0301 	eor.w	r3, r3, #1
 80038b0:	b2db      	uxtb	r3, r3
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d035      	beq.n	8003922 <UARTwrite+0xaa>
            {
                g_pcUARTTxBuffer[g_ui32UARTTxWriteIndex] = '\r';
 80038b6:	4b23      	ldr	r3, [pc, #140]	; (8003944 <UARTwrite+0xcc>)
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	4a24      	ldr	r2, [pc, #144]	; (800394c <UARTwrite+0xd4>)
 80038bc:	210d      	movs	r1, #13
 80038be:	54d1      	strb	r1, [r2, r3]
                ADVANCE_TX_BUFFER_INDEX(g_ui32UARTTxWriteIndex);
 80038c0:	4b20      	ldr	r3, [pc, #128]	; (8003944 <UARTwrite+0xcc>)
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	3301      	adds	r3, #1
 80038c6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80038ca:	4a1e      	ldr	r2, [pc, #120]	; (8003944 <UARTwrite+0xcc>)
 80038cc:	6013      	str	r3, [r2, #0]
 80038ce:	e005      	b.n	80038dc <UARTwrite+0x64>
                // Buffer is full - discard remaining characters and return.
                //
                break;
            }
        }
        else if(pcBuf[uIdx] == 0)
 80038d0:	687a      	ldr	r2, [r7, #4]
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	4413      	add	r3, r2
 80038d6:	781b      	ldrb	r3, [r3, #0]
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d024      	beq.n	8003926 <UARTwrite+0xae>
		}

        //
        // Send the character to the UART output.
        //
        if(!TX_BUFFER_FULL)
 80038dc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80038e0:	4918      	ldr	r1, [pc, #96]	; (8003944 <UARTwrite+0xcc>)
 80038e2:	4819      	ldr	r0, [pc, #100]	; (8003948 <UARTwrite+0xd0>)
 80038e4:	f7ff ff3e 	bl	8003764 <IsBufferFull>
 80038e8:	4603      	mov	r3, r0
 80038ea:	f083 0301 	eor.w	r3, r3, #1
 80038ee:	b2db      	uxtb	r3, r3
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d01a      	beq.n	800392a <UARTwrite+0xb2>
        {
            g_pcUARTTxBuffer[g_ui32UARTTxWriteIndex] = pcBuf[uIdx];
 80038f4:	687a      	ldr	r2, [r7, #4]
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	441a      	add	r2, r3
 80038fa:	4b12      	ldr	r3, [pc, #72]	; (8003944 <UARTwrite+0xcc>)
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	7811      	ldrb	r1, [r2, #0]
 8003900:	4a12      	ldr	r2, [pc, #72]	; (800394c <UARTwrite+0xd4>)
 8003902:	54d1      	strb	r1, [r2, r3]
            ADVANCE_TX_BUFFER_INDEX(g_ui32UARTTxWriteIndex);
 8003904:	4b0f      	ldr	r3, [pc, #60]	; (8003944 <UARTwrite+0xcc>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	3301      	adds	r3, #1
 800390a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800390e:	4a0d      	ldr	r2, [pc, #52]	; (8003944 <UARTwrite+0xcc>)
 8003910:	6013      	str	r3, [r2, #0]
    for(uIdx = 0; uIdx < ui32Len; uIdx++)
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	3301      	adds	r3, #1
 8003916:	60fb      	str	r3, [r7, #12]
 8003918:	68fa      	ldr	r2, [r7, #12]
 800391a:	683b      	ldr	r3, [r7, #0]
 800391c:	429a      	cmp	r2, r3
 800391e:	d3b8      	bcc.n	8003892 <UARTwrite+0x1a>
 8003920:	e004      	b.n	800392c <UARTwrite+0xb4>
                break;
 8003922:	bf00      	nop
 8003924:	e002      	b.n	800392c <UARTwrite+0xb4>
        	break;
 8003926:	bf00      	nop
 8003928:	e000      	b.n	800392c <UARTwrite+0xb4>
        else
        {
            //
            // Buffer is full - discard remaining characters and return.
            //
            break;
 800392a:	bf00      	nop
    //
    // If we have anything in the buffer, make sure that the UART is set
    // up to transmit it.
    //

        UARTPrimeTransmit(stdUsart);
 800392c:	4b04      	ldr	r3, [pc, #16]	; (8003940 <UARTwrite+0xc8>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	4618      	mov	r0, r3
 8003932:	f7ff ff4f 	bl	80037d4 <UARTPrimeTransmit>

    //
    // Return the number of characters written.
    //
    return(uIdx);
 8003936:	68fb      	ldr	r3, [r7, #12]
    //
    // Return the number of characters written.
    //
    return(uIdx);
#endif
}
 8003938:	4618      	mov	r0, r3
 800393a:	3710      	adds	r7, #16
 800393c:	46bd      	mov	sp, r7
 800393e:	bd80      	pop	{r7, pc}
 8003940:	200049f4 	.word	0x200049f4
 8003944:	20004964 	.word	0x20004964
 8003948:	20004968 	.word	0x20004968
 800394c:	20004564 	.word	0x20004564

08003950 <UARTvprintf>:
//! \return None.
//
//*****************************************************************************
void
UARTvprintf(const char *pcString, va_list vaArgP)
{
 8003950:	b580      	push	{r7, lr}
 8003952:	b08e      	sub	sp, #56	; 0x38
 8003954:	af00      	add	r7, sp, #0
 8003956:	6078      	str	r0, [r7, #4]
 8003958:	6039      	str	r1, [r7, #0]
    assert_param(pcString != 0);

    //
    // Loop while there are more characters in the string.
    //
    while(*pcString)
 800395a:	e1dc      	b.n	8003d16 <UARTvprintf+0x3c6>
    {
        //
        // Find the first non-% character, or the end of the string.
        //
        for(ui32Idx = 0;
 800395c:	2300      	movs	r3, #0
 800395e:	637b      	str	r3, [r7, #52]	; 0x34
 8003960:	e002      	b.n	8003968 <UARTvprintf+0x18>
            (pcString[ui32Idx] != '%') && (pcString[ui32Idx] != '\0');
            ui32Idx++)
 8003962:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003964:	3301      	adds	r3, #1
 8003966:	637b      	str	r3, [r7, #52]	; 0x34
            (pcString[ui32Idx] != '%') && (pcString[ui32Idx] != '\0');
 8003968:	687a      	ldr	r2, [r7, #4]
 800396a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800396c:	4413      	add	r3, r2
 800396e:	781b      	ldrb	r3, [r3, #0]
 8003970:	2b25      	cmp	r3, #37	; 0x25
 8003972:	d005      	beq.n	8003980 <UARTvprintf+0x30>
 8003974:	687a      	ldr	r2, [r7, #4]
 8003976:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003978:	4413      	add	r3, r2
 800397a:	781b      	ldrb	r3, [r3, #0]
 800397c:	2b00      	cmp	r3, #0
 800397e:	d1f0      	bne.n	8003962 <UARTvprintf+0x12>
        }

        //
        // Write this portion of the string.
        //
        UARTwrite(pcString, ui32Idx);
 8003980:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8003982:	6878      	ldr	r0, [r7, #4]
 8003984:	f7ff ff78 	bl	8003878 <UARTwrite>

        //
        // Skip the portion of the string that was written.
        //
        pcString += ui32Idx;
 8003988:	687a      	ldr	r2, [r7, #4]
 800398a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800398c:	4413      	add	r3, r2
 800398e:	607b      	str	r3, [r7, #4]

        //
        // See if the next character is a %.
        //
        if(*pcString == '%')
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	781b      	ldrb	r3, [r3, #0]
 8003994:	2b25      	cmp	r3, #37	; 0x25
 8003996:	f040 81be 	bne.w	8003d16 <UARTvprintf+0x3c6>
        {
            //
            // Skip the %.
            //
            pcString++;
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	3301      	adds	r3, #1
 800399e:	607b      	str	r3, [r7, #4]

            //
            // Set the digit count to zero, and the fill character to space
            // (in other words, to the defaults).
            //
            ui32Count = 0;
 80039a0:	2300      	movs	r3, #0
 80039a2:	62fb      	str	r3, [r7, #44]	; 0x2c
            cFill = ' ';
 80039a4:	2320      	movs	r3, #32
 80039a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
again:

            //
            // Determine how to handle the next character.
            //
            switch(*pcString++)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	1c5a      	adds	r2, r3, #1
 80039ae:	607a      	str	r2, [r7, #4]
 80039b0:	781b      	ldrb	r3, [r3, #0]
 80039b2:	3b25      	subs	r3, #37	; 0x25
 80039b4:	2b53      	cmp	r3, #83	; 0x53
 80039b6:	f200 81a9 	bhi.w	8003d0c <UARTvprintf+0x3bc>
 80039ba:	a201      	add	r2, pc, #4	; (adr r2, 80039c0 <UARTvprintf+0x70>)
 80039bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039c0:	08003cff 	.word	0x08003cff
 80039c4:	08003d0d 	.word	0x08003d0d
 80039c8:	08003d0d 	.word	0x08003d0d
 80039cc:	08003d0d 	.word	0x08003d0d
 80039d0:	08003d0d 	.word	0x08003d0d
 80039d4:	08003d0d 	.word	0x08003d0d
 80039d8:	08003d0d 	.word	0x08003d0d
 80039dc:	08003d0d 	.word	0x08003d0d
 80039e0:	08003d0d 	.word	0x08003d0d
 80039e4:	08003d0d 	.word	0x08003d0d
 80039e8:	08003d0d 	.word	0x08003d0d
 80039ec:	08003b11 	.word	0x08003b11
 80039f0:	08003b11 	.word	0x08003b11
 80039f4:	08003b11 	.word	0x08003b11
 80039f8:	08003b11 	.word	0x08003b11
 80039fc:	08003b11 	.word	0x08003b11
 8003a00:	08003b11 	.word	0x08003b11
 8003a04:	08003b11 	.word	0x08003b11
 8003a08:	08003b11 	.word	0x08003b11
 8003a0c:	08003b11 	.word	0x08003b11
 8003a10:	08003b11 	.word	0x08003b11
 8003a14:	08003d0d 	.word	0x08003d0d
 8003a18:	08003d0d 	.word	0x08003d0d
 8003a1c:	08003d0d 	.word	0x08003d0d
 8003a20:	08003d0d 	.word	0x08003d0d
 8003a24:	08003d0d 	.word	0x08003d0d
 8003a28:	08003d0d 	.word	0x08003d0d
 8003a2c:	08003d0d 	.word	0x08003d0d
 8003a30:	08003d0d 	.word	0x08003d0d
 8003a34:	08003d0d 	.word	0x08003d0d
 8003a38:	08003d0d 	.word	0x08003d0d
 8003a3c:	08003d0d 	.word	0x08003d0d
 8003a40:	08003d0d 	.word	0x08003d0d
 8003a44:	08003d0d 	.word	0x08003d0d
 8003a48:	08003d0d 	.word	0x08003d0d
 8003a4c:	08003d0d 	.word	0x08003d0d
 8003a50:	08003d0d 	.word	0x08003d0d
 8003a54:	08003d0d 	.word	0x08003d0d
 8003a58:	08003d0d 	.word	0x08003d0d
 8003a5c:	08003d0d 	.word	0x08003d0d
 8003a60:	08003d0d 	.word	0x08003d0d
 8003a64:	08003d0d 	.word	0x08003d0d
 8003a68:	08003d0d 	.word	0x08003d0d
 8003a6c:	08003d0d 	.word	0x08003d0d
 8003a70:	08003d0d 	.word	0x08003d0d
 8003a74:	08003d0d 	.word	0x08003d0d
 8003a78:	08003d0d 	.word	0x08003d0d
 8003a7c:	08003d0d 	.word	0x08003d0d
 8003a80:	08003d0d 	.word	0x08003d0d
 8003a84:	08003d0d 	.word	0x08003d0d
 8003a88:	08003d0d 	.word	0x08003d0d
 8003a8c:	08003bf1 	.word	0x08003bf1
 8003a90:	08003d0d 	.word	0x08003d0d
 8003a94:	08003d0d 	.word	0x08003d0d
 8003a98:	08003d0d 	.word	0x08003d0d
 8003a9c:	08003d0d 	.word	0x08003d0d
 8003aa0:	08003d0d 	.word	0x08003d0d
 8003aa4:	08003d0d 	.word	0x08003d0d
 8003aa8:	08003d0d 	.word	0x08003d0d
 8003aac:	08003d0d 	.word	0x08003d0d
 8003ab0:	08003d0d 	.word	0x08003d0d
 8003ab4:	08003d0d 	.word	0x08003d0d
 8003ab8:	08003b45 	.word	0x08003b45
 8003abc:	08003b5d 	.word	0x08003b5d
 8003ac0:	08003d0d 	.word	0x08003d0d
 8003ac4:	08003d0d 	.word	0x08003d0d
 8003ac8:	08003d0d 	.word	0x08003d0d
 8003acc:	08003d0d 	.word	0x08003d0d
 8003ad0:	08003b5d 	.word	0x08003b5d
 8003ad4:	08003d0d 	.word	0x08003d0d
 8003ad8:	08003d0d 	.word	0x08003d0d
 8003adc:	08003d0d 	.word	0x08003d0d
 8003ae0:	08003d0d 	.word	0x08003d0d
 8003ae4:	08003d0d 	.word	0x08003d0d
 8003ae8:	08003d0d 	.word	0x08003d0d
 8003aec:	08003bf1 	.word	0x08003bf1
 8003af0:	08003d0d 	.word	0x08003d0d
 8003af4:	08003d0d 	.word	0x08003d0d
 8003af8:	08003b87 	.word	0x08003b87
 8003afc:	08003d0d 	.word	0x08003d0d
 8003b00:	08003bd9 	.word	0x08003bd9
 8003b04:	08003d0d 	.word	0x08003d0d
 8003b08:	08003d0d 	.word	0x08003d0d
 8003b0c:	08003bf1 	.word	0x08003bf1
                {
                    //
                    // If this is a zero, and it is the first digit, then the
                    // fill character is a zero instead of a space.
                    //
                    if((pcString[-1] == '0') && (ui32Count == 0))
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	3b01      	subs	r3, #1
 8003b14:	781b      	ldrb	r3, [r3, #0]
 8003b16:	2b30      	cmp	r3, #48	; 0x30
 8003b18:	d105      	bne.n	8003b26 <UARTvprintf+0x1d6>
 8003b1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d102      	bne.n	8003b26 <UARTvprintf+0x1d6>
                    {
                        cFill = '0';
 8003b20:	2330      	movs	r3, #48	; 0x30
 8003b22:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
                    }

                    //
                    // Update the digit count.
                    //
                    ui32Count *= 10;
 8003b26:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003b28:	4613      	mov	r3, r2
 8003b2a:	009b      	lsls	r3, r3, #2
 8003b2c:	4413      	add	r3, r2
 8003b2e:	005b      	lsls	r3, r3, #1
 8003b30:	62fb      	str	r3, [r7, #44]	; 0x2c
                    ui32Count += pcString[-1] - '0';
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	3b01      	subs	r3, #1
 8003b36:	781b      	ldrb	r3, [r3, #0]
 8003b38:	461a      	mov	r2, r3
 8003b3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b3c:	4413      	add	r3, r2
 8003b3e:	3b30      	subs	r3, #48	; 0x30
 8003b40:	62fb      	str	r3, [r7, #44]	; 0x2c

                    //
                    // Get the next character.
                    //
                    goto again;
 8003b42:	e732      	b.n	80039aa <UARTvprintf+0x5a>
                case 'c':
                {
                    //
                    // Get the value from the varargs.
                    //
                    ui32Value = va_arg(vaArgP, uint32_t);
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	1d1a      	adds	r2, r3, #4
 8003b48:	603a      	str	r2, [r7, #0]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	61bb      	str	r3, [r7, #24]

                    //
                    // Print out the character.
                    //
                    UARTwrite((char *)&ui32Value, 1);
 8003b4e:	f107 0318 	add.w	r3, r7, #24
 8003b52:	2101      	movs	r1, #1
 8003b54:	4618      	mov	r0, r3
 8003b56:	f7ff fe8f 	bl	8003878 <UARTwrite>

                    //
                    // This command has been handled.
                    //
                    break;
 8003b5a:	e0dc      	b.n	8003d16 <UARTvprintf+0x3c6>
                case 'i':
                {
                    //
                    // Get the value from the varargs.
                    //
                    ui32Value = va_arg(vaArgP, uint32_t);
 8003b5c:	683b      	ldr	r3, [r7, #0]
 8003b5e:	1d1a      	adds	r2, r3, #4
 8003b60:	603a      	str	r2, [r7, #0]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	61bb      	str	r3, [r7, #24]

                    //
                    // Reset the buffer position.
                    //
                    ui32Pos = 0;
 8003b66:	2300      	movs	r3, #0
 8003b68:	633b      	str	r3, [r7, #48]	; 0x30

                    //
                    // If the value is negative, make it positive and indicate
                    // that a minus sign is needed.
                    //
                    if((int32_t)ui32Value < 0)
 8003b6a:	69bb      	ldr	r3, [r7, #24]
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	da05      	bge.n	8003b7c <UARTvprintf+0x22c>
                    {
                        //
                        // Make the value positive.
                        //
                        ui32Value = -(int32_t)ui32Value;
 8003b70:	69bb      	ldr	r3, [r7, #24]
 8003b72:	425b      	negs	r3, r3
 8003b74:	61bb      	str	r3, [r7, #24]

                        //
                        // Indicate that the value is negative.
                        //
                        ui32Neg = 1;
 8003b76:	2301      	movs	r3, #1
 8003b78:	627b      	str	r3, [r7, #36]	; 0x24
 8003b7a:	e001      	b.n	8003b80 <UARTvprintf+0x230>
                    {
                        //
                        // Indicate that the value is positive so that a minus
                        // sign isn't inserted.
                        //
                        ui32Neg = 0;
 8003b7c:	2300      	movs	r3, #0
 8003b7e:	627b      	str	r3, [r7, #36]	; 0x24
                    }

                    //
                    // Set the base to 10.
                    //
                    ui32Base = 10;
 8003b80:	230a      	movs	r3, #10
 8003b82:	62bb      	str	r3, [r7, #40]	; 0x28

                    //
                    // Convert the value to ASCII.
                    //
                    goto convert;
 8003b84:	e03f      	b.n	8003c06 <UARTvprintf+0x2b6>
                case 's':
                {
                    //
                    // Get the string pointer from the varargs.
                    //
                    pcStr = va_arg(vaArgP, char *);
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	1d1a      	adds	r2, r3, #4
 8003b8a:	603a      	str	r2, [r7, #0]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	61fb      	str	r3, [r7, #28]

                    //
                    // Determine the length of the string.
                    //
                    for(ui32Idx = 0; pcStr[ui32Idx] != '\0'; ui32Idx++)
 8003b90:	2300      	movs	r3, #0
 8003b92:	637b      	str	r3, [r7, #52]	; 0x34
 8003b94:	e002      	b.n	8003b9c <UARTvprintf+0x24c>
 8003b96:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003b98:	3301      	adds	r3, #1
 8003b9a:	637b      	str	r3, [r7, #52]	; 0x34
 8003b9c:	69fa      	ldr	r2, [r7, #28]
 8003b9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003ba0:	4413      	add	r3, r2
 8003ba2:	781b      	ldrb	r3, [r3, #0]
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d1f6      	bne.n	8003b96 <UARTvprintf+0x246>
                    }

                    //
                    // Write the string.
                    //
                    UARTwrite(pcStr, ui32Idx);
 8003ba8:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8003baa:	69f8      	ldr	r0, [r7, #28]
 8003bac:	f7ff fe64 	bl	8003878 <UARTwrite>

                    //
                    // Write any required padding spaces
                    //
                    if(ui32Count > ui32Idx)
 8003bb0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003bb2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003bb4:	429a      	cmp	r2, r3
 8003bb6:	f240 80ae 	bls.w	8003d16 <UARTvprintf+0x3c6>
                    {
                        ui32Count -= ui32Idx;
 8003bba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003bbc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003bbe:	1ad3      	subs	r3, r2, r3
 8003bc0:	62fb      	str	r3, [r7, #44]	; 0x2c
                        while(ui32Count--)
 8003bc2:	e003      	b.n	8003bcc <UARTvprintf+0x27c>
                        {
                            UARTwrite(" ", 1);
 8003bc4:	2101      	movs	r1, #1
 8003bc6:	4859      	ldr	r0, [pc, #356]	; (8003d2c <UARTvprintf+0x3dc>)
 8003bc8:	f7ff fe56 	bl	8003878 <UARTwrite>
                        while(ui32Count--)
 8003bcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003bce:	1e5a      	subs	r2, r3, #1
 8003bd0:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d1f6      	bne.n	8003bc4 <UARTvprintf+0x274>
                    }

                    //
                    // This command has been handled.
                    //
                    break;
 8003bd6:	e09e      	b.n	8003d16 <UARTvprintf+0x3c6>
                case 'u':
                {
                    //
                    // Get the value from the varargs.
                    //
                    ui32Value = va_arg(vaArgP, uint32_t);
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	1d1a      	adds	r2, r3, #4
 8003bdc:	603a      	str	r2, [r7, #0]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	61bb      	str	r3, [r7, #24]

                    //
                    // Reset the buffer position.
                    //
                    ui32Pos = 0;
 8003be2:	2300      	movs	r3, #0
 8003be4:	633b      	str	r3, [r7, #48]	; 0x30

                    //
                    // Set the base to 10.
                    //
                    ui32Base = 10;
 8003be6:	230a      	movs	r3, #10
 8003be8:	62bb      	str	r3, [r7, #40]	; 0x28

                    //
                    // Indicate that the value is positive so that a minus sign
                    // isn't inserted.
                    //
                    ui32Neg = 0;
 8003bea:	2300      	movs	r3, #0
 8003bec:	627b      	str	r3, [r7, #36]	; 0x24

                    //
                    // Convert the value to ASCII.
                    //
                    goto convert;
 8003bee:	e00a      	b.n	8003c06 <UARTvprintf+0x2b6>
                case 'p':
                {
                    //
                    // Get the value from the varargs.
                    //
                    ui32Value = va_arg(vaArgP, uint32_t);
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	1d1a      	adds	r2, r3, #4
 8003bf4:	603a      	str	r2, [r7, #0]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	61bb      	str	r3, [r7, #24]

                    //
                    // Reset the buffer position.
                    //
                    ui32Pos = 0;
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	633b      	str	r3, [r7, #48]	; 0x30

                    //
                    // Set the base to 16.
                    //
                    ui32Base = 16;
 8003bfe:	2310      	movs	r3, #16
 8003c00:	62bb      	str	r3, [r7, #40]	; 0x28

                    //
                    // Indicate that the value is positive so that a minus sign
                    // isn't inserted.
                    //
                    ui32Neg = 0;
 8003c02:	2300      	movs	r3, #0
 8003c04:	627b      	str	r3, [r7, #36]	; 0x24
                    //
                    // Determine the number of digits in the string version of
                    // the value.
                    //
convert:
                    for(ui32Idx = 1;
 8003c06:	2301      	movs	r3, #1
 8003c08:	637b      	str	r3, [r7, #52]	; 0x34
 8003c0a:	e007      	b.n	8003c1c <UARTvprintf+0x2cc>
                        (((ui32Idx * ui32Base) <= ui32Value) &&
                         (((ui32Idx * ui32Base) / ui32Base) == ui32Idx));
                        ui32Idx *= ui32Base, ui32Count--)
 8003c0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c0e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003c10:	fb02 f303 	mul.w	r3, r2, r3
 8003c14:	637b      	str	r3, [r7, #52]	; 0x34
 8003c16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c18:	3b01      	subs	r3, #1
 8003c1a:	62fb      	str	r3, [r7, #44]	; 0x2c
                        (((ui32Idx * ui32Base) <= ui32Value) &&
 8003c1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c1e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003c20:	fb03 f202 	mul.w	r2, r3, r2
 8003c24:	69bb      	ldr	r3, [r7, #24]
 8003c26:	429a      	cmp	r2, r3
 8003c28:	d809      	bhi.n	8003c3e <UARTvprintf+0x2ee>
                         (((ui32Idx * ui32Base) / ui32Base) == ui32Idx));
 8003c2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c2c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003c2e:	fb03 f202 	mul.w	r2, r3, r2
 8003c32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c34:	fbb2 f3f3 	udiv	r3, r2, r3
                        (((ui32Idx * ui32Base) <= ui32Value) &&
 8003c38:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003c3a:	429a      	cmp	r2, r3
 8003c3c:	d0e6      	beq.n	8003c0c <UARTvprintf+0x2bc>

                    //
                    // If the value is negative, reduce the count of padding
                    // characters needed.
                    //
                    if(ui32Neg)
 8003c3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d002      	beq.n	8003c4a <UARTvprintf+0x2fa>
                    {
                        ui32Count--;
 8003c44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c46:	3b01      	subs	r3, #1
 8003c48:	62fb      	str	r3, [r7, #44]	; 0x2c

                    //
                    // If the value is negative and the value is padded with
                    // zeros, then place the minus sign before the padding.
                    //
                    if(ui32Neg && (cFill == '0'))
 8003c4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d00d      	beq.n	8003c6c <UARTvprintf+0x31c>
 8003c50:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003c54:	2b30      	cmp	r3, #48	; 0x30
 8003c56:	d109      	bne.n	8003c6c <UARTvprintf+0x31c>
                    {
                        //
                        // Place the minus sign in the output buffer.
                        //
                        pcBuf[ui32Pos++] = '-';
 8003c58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c5a:	1c5a      	adds	r2, r3, #1
 8003c5c:	633a      	str	r2, [r7, #48]	; 0x30
 8003c5e:	3338      	adds	r3, #56	; 0x38
 8003c60:	443b      	add	r3, r7
 8003c62:	222d      	movs	r2, #45	; 0x2d
 8003c64:	f803 2c30 	strb.w	r2, [r3, #-48]

                        //
                        // The minus sign has been placed, so turn off the
                        // negative flag.
                        //
                        ui32Neg = 0;
 8003c68:	2300      	movs	r3, #0
 8003c6a:	627b      	str	r3, [r7, #36]	; 0x24

                    //
                    // Provide additional padding at the beginning of the
                    // string conversion if needed.
                    //
                    if((ui32Count > 1) && (ui32Count < 16))
 8003c6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c6e:	2b01      	cmp	r3, #1
 8003c70:	d915      	bls.n	8003c9e <UARTvprintf+0x34e>
 8003c72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c74:	2b0f      	cmp	r3, #15
 8003c76:	d812      	bhi.n	8003c9e <UARTvprintf+0x34e>
                    {
                        for(ui32Count--; ui32Count; ui32Count--)
 8003c78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c7a:	3b01      	subs	r3, #1
 8003c7c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003c7e:	e00b      	b.n	8003c98 <UARTvprintf+0x348>
                        {
                            pcBuf[ui32Pos++] = cFill;
 8003c80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c82:	1c5a      	adds	r2, r3, #1
 8003c84:	633a      	str	r2, [r7, #48]	; 0x30
 8003c86:	3338      	adds	r3, #56	; 0x38
 8003c88:	443b      	add	r3, r7
 8003c8a:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8003c8e:	f803 2c30 	strb.w	r2, [r3, #-48]
                        for(ui32Count--; ui32Count; ui32Count--)
 8003c92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c94:	3b01      	subs	r3, #1
 8003c96:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003c98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d1f0      	bne.n	8003c80 <UARTvprintf+0x330>

                    //
                    // If the value is negative, then place the minus sign
                    // before the number.
                    //
                    if(ui32Neg)
 8003c9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d022      	beq.n	8003cea <UARTvprintf+0x39a>
                    {
                        //
                        // Place the minus sign in the output buffer.
                        //
                        pcBuf[ui32Pos++] = '-';
 8003ca4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ca6:	1c5a      	adds	r2, r3, #1
 8003ca8:	633a      	str	r2, [r7, #48]	; 0x30
 8003caa:	3338      	adds	r3, #56	; 0x38
 8003cac:	443b      	add	r3, r7
 8003cae:	222d      	movs	r2, #45	; 0x2d
 8003cb0:	f803 2c30 	strb.w	r2, [r3, #-48]
                    }

                    //
                    // Convert the value into a string.
                    //
                    for(; ui32Idx; ui32Idx /= ui32Base)
 8003cb4:	e019      	b.n	8003cea <UARTvprintf+0x39a>
                    {
                        pcBuf[ui32Pos++] =
                            g_pcHex[(ui32Value / ui32Idx) % ui32Base];
 8003cb6:	481e      	ldr	r0, [pc, #120]	; (8003d30 <UARTvprintf+0x3e0>)
 8003cb8:	69ba      	ldr	r2, [r7, #24]
 8003cba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003cbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cc0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003cc2:	fbb3 f2f2 	udiv	r2, r3, r2
 8003cc6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003cc8:	fb01 f202 	mul.w	r2, r1, r2
 8003ccc:	1a9b      	subs	r3, r3, r2
 8003cce:	18c2      	adds	r2, r0, r3
                        pcBuf[ui32Pos++] =
 8003cd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cd2:	1c59      	adds	r1, r3, #1
 8003cd4:	6339      	str	r1, [r7, #48]	; 0x30
                            g_pcHex[(ui32Value / ui32Idx) % ui32Base];
 8003cd6:	7812      	ldrb	r2, [r2, #0]
                        pcBuf[ui32Pos++] =
 8003cd8:	3338      	adds	r3, #56	; 0x38
 8003cda:	443b      	add	r3, r7
 8003cdc:	f803 2c30 	strb.w	r2, [r3, #-48]
                    for(; ui32Idx; ui32Idx /= ui32Base)
 8003ce0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003ce2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ce4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ce8:	637b      	str	r3, [r7, #52]	; 0x34
 8003cea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d1e2      	bne.n	8003cb6 <UARTvprintf+0x366>
                    }

                    //
                    // Write the string.
                    //
                    UARTwrite(pcBuf, ui32Pos);
 8003cf0:	f107 0308 	add.w	r3, r7, #8
 8003cf4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	f7ff fdbe 	bl	8003878 <UARTwrite>

                    //
                    // This command has been handled.
                    //
                    break;
 8003cfc:	e00b      	b.n	8003d16 <UARTvprintf+0x3c6>
                case '%':
                {
                    //
                    // Simply write a single %.
                    //
                    UARTwrite(pcString - 1, 1);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	3b01      	subs	r3, #1
 8003d02:	2101      	movs	r1, #1
 8003d04:	4618      	mov	r0, r3
 8003d06:	f7ff fdb7 	bl	8003878 <UARTwrite>

                    //
                    // This command has been handled.
                    //
                    break;
 8003d0a:	e004      	b.n	8003d16 <UARTvprintf+0x3c6>
                default:
                {
                    //
                    // Indicate an error.
                    //
                    UARTwrite("ERROR", 5);
 8003d0c:	2105      	movs	r1, #5
 8003d0e:	4809      	ldr	r0, [pc, #36]	; (8003d34 <UARTvprintf+0x3e4>)
 8003d10:	f7ff fdb2 	bl	8003878 <UARTwrite>

                    //
                    // This command has been handled.
                    //
                    break;
 8003d14:	bf00      	nop
    while(*pcString)
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	781b      	ldrb	r3, [r3, #0]
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	f47f ae1e 	bne.w	800395c <UARTvprintf+0xc>
                }
            }
        }
    }
}
 8003d20:	bf00      	nop
 8003d22:	bf00      	nop
 8003d24:	3738      	adds	r7, #56	; 0x38
 8003d26:	46bd      	mov	sp, r7
 8003d28:	bd80      	pop	{r7, pc}
 8003d2a:	bf00      	nop
 8003d2c:	080040d0 	.word	0x080040d0
 8003d30:	080040bc 	.word	0x080040bc
 8003d34:	080040d4 	.word	0x080040d4

08003d38 <UARTprintf>:
//! \return None.
//
//*****************************************************************************
void
UARTprintf(const char *pcString, ...)
{
 8003d38:	b40f      	push	{r0, r1, r2, r3}
 8003d3a:	b580      	push	{r7, lr}
 8003d3c:	b082      	sub	sp, #8
 8003d3e:	af00      	add	r7, sp, #0
    va_list vaArgP;

    //
    // Start the varargs processing.
    //
    va_start(vaArgP, pcString);
 8003d40:	f107 0314 	add.w	r3, r7, #20
 8003d44:	607b      	str	r3, [r7, #4]

    UARTvprintf(pcString, vaArgP);
 8003d46:	6879      	ldr	r1, [r7, #4]
 8003d48:	6938      	ldr	r0, [r7, #16]
 8003d4a:	f7ff fe01 	bl	8003950 <UARTvprintf>

    //
    // We're finished with the varargs now.
    //
    va_end(vaArgP);
}
 8003d4e:	bf00      	nop
 8003d50:	3708      	adds	r7, #8
 8003d52:	46bd      	mov	sp, r7
 8003d54:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003d58:	b004      	add	sp, #16
 8003d5a:	4770      	bx	lr

08003d5c <UARTFlushRx>:
//
//*****************************************************************************
#if defined(UART_BUFFERED) || defined(DOXYGEN)
void
UARTFlushRx(void)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	af00      	add	r7, sp, #0


    //
    // Temporarily turn off interrupts.
    //
    LL_USART_DisableIT_RXNE(stdUsart);
 8003d60:	4b08      	ldr	r3, [pc, #32]	; (8003d84 <UARTFlushRx+0x28>)
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	4618      	mov	r0, r3
 8003d66:	f7ff fcab 	bl	80036c0 <LL_USART_DisableIT_RXNE>

    //
    // Flush the receive buffer.
    //
    g_ui32UARTRxReadIndex = 0;
 8003d6a:	4b07      	ldr	r3, [pc, #28]	; (8003d88 <UARTFlushRx+0x2c>)
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	601a      	str	r2, [r3, #0]
    g_ui32UARTRxWriteIndex = 0;
 8003d70:	4b06      	ldr	r3, [pc, #24]	; (8003d8c <UARTFlushRx+0x30>)
 8003d72:	2200      	movs	r2, #0
 8003d74:	601a      	str	r2, [r3, #0]
    //
    // If interrupts were enabled when we turned them off, turn them
    // back on again.
    //

      LL_USART_EnableIT_RXNE(stdUsart);
 8003d76:	4b03      	ldr	r3, [pc, #12]	; (8003d84 <UARTFlushRx+0x28>)
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	f7ff fc5c 	bl	8003638 <LL_USART_EnableIT_RXNE>

}
 8003d80:	bf00      	nop
 8003d82:	bd80      	pop	{r7, pc}
 8003d84:	200049f4 	.word	0x200049f4
 8003d88:	200049f0 	.word	0x200049f0
 8003d8c:	200049ec 	.word	0x200049ec

08003d90 <UARTFlushTx>:
//
//*****************************************************************************
#if defined(UART_BUFFERED) || defined(DOXYGEN)
void
UARTFlushTx(bool bDiscard)
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b082      	sub	sp, #8
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	4603      	mov	r3, r0
 8003d98:	71fb      	strb	r3, [r7, #7]


    //
    // Should the remaining data be discarded or transmitted?
    //
    if(bDiscard)
 8003d9a:	79fb      	ldrb	r3, [r7, #7]
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d00b      	beq.n	8003db8 <UARTFlushTx+0x28>
    {
        //
        // The remaining data should be discarded, so temporarily turn off
        // interrupts.
        //
         LL_USART_DisableIT_TXE(stdUsart);
 8003da0:	4b0d      	ldr	r3, [pc, #52]	; (8003dd8 <UARTFlushTx+0x48>)
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	4618      	mov	r0, r3
 8003da6:	f7ff fcad 	bl	8003704 <LL_USART_DisableIT_TXE>

        //
        // Flush the transmit buffer.
        //

        g_ui32UARTTxReadIndex = 0;
 8003daa:	4b0c      	ldr	r3, [pc, #48]	; (8003ddc <UARTFlushTx+0x4c>)
 8003dac:	2200      	movs	r2, #0
 8003dae:	601a      	str	r2, [r3, #0]
        g_ui32UARTTxWriteIndex = 0;
 8003db0:	4b0b      	ldr	r3, [pc, #44]	; (8003de0 <UARTFlushTx+0x50>)
 8003db2:	2200      	movs	r2, #0
 8003db4:	601a      	str	r2, [r3, #0]
        //
        while(!TX_BUFFER_EMPTY)
        {
        }
    }
}
 8003db6:	e00a      	b.n	8003dce <UARTFlushTx+0x3e>
        while(!TX_BUFFER_EMPTY)
 8003db8:	bf00      	nop
 8003dba:	4909      	ldr	r1, [pc, #36]	; (8003de0 <UARTFlushTx+0x50>)
 8003dbc:	4807      	ldr	r0, [pc, #28]	; (8003ddc <UARTFlushTx+0x4c>)
 8003dbe:	f7ff fcf1 	bl	80037a4 <IsBufferEmpty>
 8003dc2:	4603      	mov	r3, r0
 8003dc4:	f083 0301 	eor.w	r3, r3, #1
 8003dc8:	b2db      	uxtb	r3, r3
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d1f5      	bne.n	8003dba <UARTFlushTx+0x2a>
}
 8003dce:	bf00      	nop
 8003dd0:	3708      	adds	r7, #8
 8003dd2:	46bd      	mov	sp, r7
 8003dd4:	bd80      	pop	{r7, pc}
 8003dd6:	bf00      	nop
 8003dd8:	200049f4 	.word	0x200049f4
 8003ddc:	20004968 	.word	0x20004968
 8003de0:	20004964 	.word	0x20004964

08003de4 <UARTStdioIntHandler>:
//
//*****************************************************************************
#if defined(UART_BUFFERED) || defined(DOXYGEN)
void
UARTStdioIntHandler(void)
{
 8003de4:	b580      	push	{r7, lr}
 8003de6:	b084      	sub	sp, #16
 8003de8:	af00      	add	r7, sp, #0
	static int8_t bLastWasCR = 0;
	  uint32_t isrflags   = READ_REG(stdUsart->SR);
 8003dea:	4b5a      	ldr	r3, [pc, #360]	; (8003f54 <UARTStdioIntHandler+0x170>)
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	60fb      	str	r3, [r7, #12]
	  uint32_t cr1its     = READ_REG(stdUsart->CR1);
 8003df2:	4b58      	ldr	r3, [pc, #352]	; (8003f54 <UARTStdioIntHandler+0x170>)
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	68db      	ldr	r3, [r3, #12]
 8003df8:	60bb      	str	r3, [r7, #8]

	    /*If interrupt is caused due to Transmit Data Register Empty */
	    if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d024      	beq.n	8003e4e <UARTStdioIntHandler+0x6a>
 8003e04:	68bb      	ldr	r3, [r7, #8]
 8003e06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d01f      	beq.n	8003e4e <UARTStdioIntHandler+0x6a>
	    {
	    	if(TX_BUFFER_EMPTY)
 8003e0e:	4952      	ldr	r1, [pc, #328]	; (8003f58 <UARTStdioIntHandler+0x174>)
 8003e10:	4852      	ldr	r0, [pc, #328]	; (8003f5c <UARTStdioIntHandler+0x178>)
 8003e12:	f7ff fcc7 	bl	80037a4 <IsBufferEmpty>
 8003e16:	4603      	mov	r3, r0
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d005      	beq.n	8003e28 <UARTStdioIntHandler+0x44>
	    	    {
	    	      // Buffer empty, so disable interrupts
	    	      LL_USART_DisableIT_TXE(stdUsart);
 8003e1c:	4b4d      	ldr	r3, [pc, #308]	; (8003f54 <UARTStdioIntHandler+0x170>)
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	4618      	mov	r0, r3
 8003e22:	f7ff fc6f 	bl	8003704 <LL_USART_DisableIT_TXE>
 8003e26:	e012      	b.n	8003e4e <UARTStdioIntHandler+0x6a>

	    	 else
	    	    {
	    	      // There is more data in the output buffer. Send the next byte

	    		 	 unsigned char c = g_pcUARTTxBuffer[g_ui32UARTTxReadIndex];
 8003e28:	4b4c      	ldr	r3, [pc, #304]	; (8003f5c <UARTStdioIntHandler+0x178>)
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	4a4c      	ldr	r2, [pc, #304]	; (8003f60 <UARTStdioIntHandler+0x17c>)
 8003e2e:	5cd3      	ldrb	r3, [r2, r3]
 8003e30:	71fb      	strb	r3, [r7, #7]
	    		 	 ADVANCE_TX_BUFFER_INDEX(g_ui32UARTTxReadIndex);
 8003e32:	4b4a      	ldr	r3, [pc, #296]	; (8003f5c <UARTStdioIntHandler+0x178>)
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	3301      	adds	r3, #1
 8003e38:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003e3c:	4a47      	ldr	r2, [pc, #284]	; (8003f5c <UARTStdioIntHandler+0x178>)
 8003e3e:	6013      	str	r3, [r2, #0]
	    	      *          USART_SR register followed by a write operation to USART_DR register.
	    	      * @note   TXE flag is cleared only by a write to the USART_DR register.

	    	      *********************/

	    	      stdUsart->SR;
 8003e40:	4b44      	ldr	r3, [pc, #272]	; (8003f54 <UARTStdioIntHandler+0x170>)
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	681b      	ldr	r3, [r3, #0]
	    	      stdUsart->DR = c;
 8003e46:	4b43      	ldr	r3, [pc, #268]	; (8003f54 <UARTStdioIntHandler+0x170>)
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	79fa      	ldrb	r2, [r7, #7]
 8003e4c:	605a      	str	r2, [r3, #4]
	    }
    //
    // Are we being interrupted due to a received character?
    //
	    /* if DR is not empty and the Rx Int is enabled */
	if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	f003 0320 	and.w	r3, r3, #32
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d079      	beq.n	8003f4c <UARTStdioIntHandler+0x168>
 8003e58:	68bb      	ldr	r3, [r7, #8]
 8003e5a:	f003 0320 	and.w	r3, r3, #32
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d074      	beq.n	8003f4c <UARTStdioIntHandler+0x168>

        {
            //
            // Read a character
            //
        	stdUsart->SR;
 8003e62:	4b3c      	ldr	r3, [pc, #240]	; (8003f54 <UARTStdioIntHandler+0x170>)
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	681b      	ldr	r3, [r3, #0]
            unsigned char cChar = stdUsart->DR;
 8003e68:	4b3a      	ldr	r3, [pc, #232]	; (8003f54 <UARTStdioIntHandler+0x170>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	685b      	ldr	r3, [r3, #4]
 8003e6e:	b2db      	uxtb	r3, r3
 8003e70:	71bb      	strb	r3, [r7, #6]
            //
            // If echo is disabled, we skip the various text filtering
            // operations that would typically be required when supporting a
            // command line.
            //
            if(!g_bDisableEcho)
 8003e72:	4b3c      	ldr	r3, [pc, #240]	; (8003f64 <UARTStdioIntHandler+0x180>)
 8003e74:	781b      	ldrb	r3, [r3, #0]
 8003e76:	f083 0301 	eor.w	r3, r3, #1
 8003e7a:	b2db      	uxtb	r3, r3
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d03d      	beq.n	8003efc <UARTStdioIntHandler+0x118>
            {
                //
                // Handle backspace by erasing the last character in the
                // buffer.
                //
                if(cChar == '\b')
 8003e80:	79bb      	ldrb	r3, [r7, #6]
 8003e82:	2b08      	cmp	r3, #8
 8003e84:	d11a      	bne.n	8003ebc <UARTStdioIntHandler+0xd8>
                {
                    //
                    // If there are any characters already in the buffer, then
                    // delete the last.
                    //
                    if(!RX_BUFFER_EMPTY)
 8003e86:	4938      	ldr	r1, [pc, #224]	; (8003f68 <UARTStdioIntHandler+0x184>)
 8003e88:	4838      	ldr	r0, [pc, #224]	; (8003f6c <UARTStdioIntHandler+0x188>)
 8003e8a:	f7ff fc8b 	bl	80037a4 <IsBufferEmpty>
 8003e8e:	4603      	mov	r3, r0
 8003e90:	f083 0301 	eor.w	r3, r3, #1
 8003e94:	b2db      	uxtb	r3, r3
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d010      	beq.n	8003ebc <UARTStdioIntHandler+0xd8>
                    {
                        //
                        // Rub out the previous character on the users
                        // terminal.
                        //
                        UARTwrite("\b \b", 3);
 8003e9a:	2103      	movs	r1, #3
 8003e9c:	4834      	ldr	r0, [pc, #208]	; (8003f70 <UARTStdioIntHandler+0x18c>)
 8003e9e:	f7ff fceb 	bl	8003878 <UARTwrite>

                        //
                        // Decrement the number of characters in the buffer.
                        //
                        if(g_ui32UARTRxWriteIndex == 0)
 8003ea2:	4b31      	ldr	r3, [pc, #196]	; (8003f68 <UARTStdioIntHandler+0x184>)
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d103      	bne.n	8003eb2 <UARTStdioIntHandler+0xce>
                        {
                            g_ui32UARTRxWriteIndex = UART_RX_BUFFER_SIZE - 1;
 8003eaa:	4b2f      	ldr	r3, [pc, #188]	; (8003f68 <UARTStdioIntHandler+0x184>)
 8003eac:	227f      	movs	r2, #127	; 0x7f
 8003eae:	601a      	str	r2, [r3, #0]
 8003eb0:	e004      	b.n	8003ebc <UARTStdioIntHandler+0xd8>
                        }
                        else
                        {
                            g_ui32UARTRxWriteIndex--;
 8003eb2:	4b2d      	ldr	r3, [pc, #180]	; (8003f68 <UARTStdioIntHandler+0x184>)
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	3b01      	subs	r3, #1
 8003eb8:	4a2b      	ldr	r2, [pc, #172]	; (8003f68 <UARTStdioIntHandler+0x184>)
 8003eba:	6013      	str	r3, [r2, #0]
                // If this character is LF and last was CR, then just gobble up
                // the character since we already echoed the previous CR and we
                // don't want to store 2 characters in the buffer if we don't
                // need to.
                //
                if((cChar == '\n') && bLastWasCR)
 8003ebc:	79bb      	ldrb	r3, [r7, #6]
 8003ebe:	2b0a      	cmp	r3, #10
 8003ec0:	d107      	bne.n	8003ed2 <UARTStdioIntHandler+0xee>
 8003ec2:	4b2c      	ldr	r3, [pc, #176]	; (8003f74 <UARTStdioIntHandler+0x190>)
 8003ec4:	f993 3000 	ldrsb.w	r3, [r3]
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d002      	beq.n	8003ed2 <UARTStdioIntHandler+0xee>
                {
                    bLastWasCR = false;
 8003ecc:	4b29      	ldr	r3, [pc, #164]	; (8003f74 <UARTStdioIntHandler+0x190>)
 8003ece:	2200      	movs	r2, #0
 8003ed0:	701a      	strb	r2, [r3, #0]
                }

                //
                // See if a newline or escape character was received.
                //
                if((cChar == '\r') || (cChar == '\n') || (cChar == 0x1b))
 8003ed2:	79bb      	ldrb	r3, [r7, #6]
 8003ed4:	2b0d      	cmp	r3, #13
 8003ed6:	d005      	beq.n	8003ee4 <UARTStdioIntHandler+0x100>
 8003ed8:	79bb      	ldrb	r3, [r7, #6]
 8003eda:	2b0a      	cmp	r3, #10
 8003edc:	d002      	beq.n	8003ee4 <UARTStdioIntHandler+0x100>
 8003ede:	79bb      	ldrb	r3, [r7, #6]
 8003ee0:	2b1b      	cmp	r3, #27
 8003ee2:	d10b      	bne.n	8003efc <UARTStdioIntHandler+0x118>
                    //
                    // If the character is a CR, then it may be followed by an
                    // LF which should be paired with the CR.  So remember that
                    // a CR was received.
                    //
                    if(cChar == '\r')
 8003ee4:	79bb      	ldrb	r3, [r7, #6]
 8003ee6:	2b0d      	cmp	r3, #13
 8003ee8:	d102      	bne.n	8003ef0 <UARTStdioIntHandler+0x10c>
                    {
                        bLastWasCR = 1;
 8003eea:	4b22      	ldr	r3, [pc, #136]	; (8003f74 <UARTStdioIntHandler+0x190>)
 8003eec:	2201      	movs	r2, #1
 8003eee:	701a      	strb	r2, [r3, #0]
                    // put a CR in the receive buffer as a marker telling
                    // UARTgets() where the line ends.  We also send an
                    // additional LF to ensure that the local terminal echo
                    // receives both CR and LF.
                    //
                    cChar = '\r';
 8003ef0:	230d      	movs	r3, #13
 8003ef2:	71bb      	strb	r3, [r7, #6]
                    UARTwrite("\n", 1);
 8003ef4:	2101      	movs	r1, #1
 8003ef6:	4820      	ldr	r0, [pc, #128]	; (8003f78 <UARTStdioIntHandler+0x194>)
 8003ef8:	f7ff fcbe 	bl	8003878 <UARTwrite>

            //
            // If there is space in the receive buffer, put the character
            // there, otherwise throw it away.
            //
            if(!RX_BUFFER_FULL)
 8003efc:	2280      	movs	r2, #128	; 0x80
 8003efe:	491a      	ldr	r1, [pc, #104]	; (8003f68 <UARTStdioIntHandler+0x184>)
 8003f00:	481a      	ldr	r0, [pc, #104]	; (8003f6c <UARTStdioIntHandler+0x188>)
 8003f02:	f7ff fc2f 	bl	8003764 <IsBufferFull>
 8003f06:	4603      	mov	r3, r0
 8003f08:	f083 0301 	eor.w	r3, r3, #1
 8003f0c:	b2db      	uxtb	r3, r3
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d017      	beq.n	8003f42 <UARTStdioIntHandler+0x15e>
            {
                //
                // Store the new character in the receive buffer
                //
                g_pcUARTRxBuffer[g_ui32UARTRxWriteIndex] =
 8003f12:	4b15      	ldr	r3, [pc, #84]	; (8003f68 <UARTStdioIntHandler+0x184>)
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	79b9      	ldrb	r1, [r7, #6]
 8003f18:	4a18      	ldr	r2, [pc, #96]	; (8003f7c <UARTStdioIntHandler+0x198>)
 8003f1a:	54d1      	strb	r1, [r2, r3]
                    (unsigned char)(cChar & 0xFF);
                ADVANCE_RX_BUFFER_INDEX(g_ui32UARTRxWriteIndex);
 8003f1c:	4b12      	ldr	r3, [pc, #72]	; (8003f68 <UARTStdioIntHandler+0x184>)
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	3301      	adds	r3, #1
 8003f22:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003f26:	4a10      	ldr	r2, [pc, #64]	; (8003f68 <UARTStdioIntHandler+0x184>)
 8003f28:	6013      	str	r3, [r2, #0]

                //
                // If echo is enabled, write the character to the transmit
                // buffer so that the user gets some immediate feedback.
                //
                if(!g_bDisableEcho)
 8003f2a:	4b0e      	ldr	r3, [pc, #56]	; (8003f64 <UARTStdioIntHandler+0x180>)
 8003f2c:	781b      	ldrb	r3, [r3, #0]
 8003f2e:	f083 0301 	eor.w	r3, r3, #1
 8003f32:	b2db      	uxtb	r3, r3
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d004      	beq.n	8003f42 <UARTStdioIntHandler+0x15e>
                {
                    UARTwrite((const char *)&cChar, 1);
 8003f38:	1dbb      	adds	r3, r7, #6
 8003f3a:	2101      	movs	r1, #1
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	f7ff fc9b 	bl	8003878 <UARTwrite>

        //
        // If we wrote anything to the transmit buffer, make sure it actually
        // gets transmitted.
        //
        UARTPrimeTransmit(stdUsart);
 8003f42:	4b04      	ldr	r3, [pc, #16]	; (8003f54 <UARTStdioIntHandler+0x170>)
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	4618      	mov	r0, r3
 8003f48:	f7ff fc44 	bl	80037d4 <UARTPrimeTransmit>

    }
}
 8003f4c:	bf00      	nop
 8003f4e:	3710      	adds	r7, #16
 8003f50:	46bd      	mov	sp, r7
 8003f52:	bd80      	pop	{r7, pc}
 8003f54:	200049f4 	.word	0x200049f4
 8003f58:	20004964 	.word	0x20004964
 8003f5c:	20004968 	.word	0x20004968
 8003f60:	20004564 	.word	0x20004564
 8003f64:	20004560 	.word	0x20004560
 8003f68:	200049ec 	.word	0x200049ec
 8003f6c:	200049f0 	.word	0x200049f0
 8003f70:	080040dc 	.word	0x080040dc
 8003f74:	200049f8 	.word	0x200049f8
 8003f78:	080040e0 	.word	0x080040e0
 8003f7c:	2000496c 	.word	0x2000496c

08003f80 <memset>:
 8003f80:	4603      	mov	r3, r0
 8003f82:	4402      	add	r2, r0
 8003f84:	4293      	cmp	r3, r2
 8003f86:	d100      	bne.n	8003f8a <memset+0xa>
 8003f88:	4770      	bx	lr
 8003f8a:	f803 1b01 	strb.w	r1, [r3], #1
 8003f8e:	e7f9      	b.n	8003f84 <memset+0x4>

08003f90 <__libc_init_array>:
 8003f90:	b570      	push	{r4, r5, r6, lr}
 8003f92:	2600      	movs	r6, #0
 8003f94:	4d0c      	ldr	r5, [pc, #48]	; (8003fc8 <__libc_init_array+0x38>)
 8003f96:	4c0d      	ldr	r4, [pc, #52]	; (8003fcc <__libc_init_array+0x3c>)
 8003f98:	1b64      	subs	r4, r4, r5
 8003f9a:	10a4      	asrs	r4, r4, #2
 8003f9c:	42a6      	cmp	r6, r4
 8003f9e:	d109      	bne.n	8003fb4 <__libc_init_array+0x24>
 8003fa0:	f000 f828 	bl	8003ff4 <_init>
 8003fa4:	2600      	movs	r6, #0
 8003fa6:	4d0a      	ldr	r5, [pc, #40]	; (8003fd0 <__libc_init_array+0x40>)
 8003fa8:	4c0a      	ldr	r4, [pc, #40]	; (8003fd4 <__libc_init_array+0x44>)
 8003faa:	1b64      	subs	r4, r4, r5
 8003fac:	10a4      	asrs	r4, r4, #2
 8003fae:	42a6      	cmp	r6, r4
 8003fb0:	d105      	bne.n	8003fbe <__libc_init_array+0x2e>
 8003fb2:	bd70      	pop	{r4, r5, r6, pc}
 8003fb4:	f855 3b04 	ldr.w	r3, [r5], #4
 8003fb8:	4798      	blx	r3
 8003fba:	3601      	adds	r6, #1
 8003fbc:	e7ee      	b.n	8003f9c <__libc_init_array+0xc>
 8003fbe:	f855 3b04 	ldr.w	r3, [r5], #4
 8003fc2:	4798      	blx	r3
 8003fc4:	3601      	adds	r6, #1
 8003fc6:	e7f2      	b.n	8003fae <__libc_init_array+0x1e>
 8003fc8:	080040fc 	.word	0x080040fc
 8003fcc:	080040fc 	.word	0x080040fc
 8003fd0:	080040fc 	.word	0x080040fc
 8003fd4:	08004100 	.word	0x08004100

08003fd8 <memcpy>:
 8003fd8:	440a      	add	r2, r1
 8003fda:	4291      	cmp	r1, r2
 8003fdc:	f100 33ff 	add.w	r3, r0, #4294967295
 8003fe0:	d100      	bne.n	8003fe4 <memcpy+0xc>
 8003fe2:	4770      	bx	lr
 8003fe4:	b510      	push	{r4, lr}
 8003fe6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003fea:	4291      	cmp	r1, r2
 8003fec:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003ff0:	d1f9      	bne.n	8003fe6 <memcpy+0xe>
 8003ff2:	bd10      	pop	{r4, pc}

08003ff4 <_init>:
 8003ff4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ff6:	bf00      	nop
 8003ff8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ffa:	bc08      	pop	{r3}
 8003ffc:	469e      	mov	lr, r3
 8003ffe:	4770      	bx	lr

08004000 <_fini>:
 8004000:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004002:	bf00      	nop
 8004004:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004006:	bc08      	pop	{r3}
 8004008:	469e      	mov	lr, r3
 800400a:	4770      	bx	lr
