and r0, r0, r1, ror #31 
and r2, r2, r0 
mov r1, r2 
mvn r0, r2 
rsb r1, r1, r0, lsl #31 
