{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1736000194360 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1736000194361 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 04 22:16:34 2025 " "Processing started: Sat Jan 04 22:16:34 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1736000194361 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1736000194361 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SmartFans -c SmartFans --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off SmartFans -c SmartFans --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1736000194361 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1736000194910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/quartusprj/school/smartfans/rtl/ds18b20_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/quartusprj/school/smartfans/rtl/ds18b20_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ds18b20_ctrl " "Found entity 1: ds18b20_ctrl" {  } { { "../rtl/ds18b20_ctrl.v" "" { Text "D:/Project/QuartusPrj/school/SmartFans/rtl/ds18b20_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736000194995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736000194995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/quartusprj/school/smartfans/rtl/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/quartusprj/school/smartfans/rtl/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../rtl/uart_tx.v" "" { Text "D:/Project/QuartusPrj/school/SmartFans/rtl/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736000195016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736000195016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/quartusprj/school/smartfans/rtl/speed_acq.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/quartusprj/school/smartfans/rtl/speed_acq.v" { { "Info" "ISGN_ENTITY_NAME" "1 speed_acq " "Found entity 1: speed_acq" {  } { { "../rtl/speed_acq.v" "" { Text "D:/Project/QuartusPrj/school/SmartFans/rtl/speed_acq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736000195030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736000195030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/quartusprj/school/smartfans/rtl/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/quartusprj/school/smartfans/rtl/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../rtl/uart_rx.v" "" { Text "D:/Project/QuartusPrj/school/SmartFans/rtl/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736000195032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736000195032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/quartusprj/school/smartfans/rtl/smartfans.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/quartusprj/school/smartfans/rtl/smartfans.v" { { "Info" "ISGN_ENTITY_NAME" "1 SmartFans " "Found entity 1: SmartFans" {  } { { "../rtl/SmartFans.v" "" { Text "D:/Project/QuartusPrj/school/SmartFans/rtl/SmartFans.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736000195035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736000195035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/quartusprj/school/smartfans/rtl/pwm_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/quartusprj/school/smartfans/rtl/pwm_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_ctrl " "Found entity 1: pwm_ctrl" {  } { { "../rtl/pwm_ctrl.v" "" { Text "D:/Project/QuartusPrj/school/SmartFans/rtl/pwm_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736000195047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736000195047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/quartusprj/school/smartfans/rtl/logic_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/quartusprj/school/smartfans/rtl/logic_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 logic_ctrl " "Found entity 1: logic_ctrl" {  } { { "../rtl/logic_ctrl.v" "" { Text "D:/Project/QuartusPrj/school/SmartFans/rtl/logic_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736000195069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736000195069 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SmartFans " "Elaborating entity \"SmartFans\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1736000195932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_ctrl logic_ctrl:ut_logic_ctrl " "Elaborating entity \"logic_ctrl\" for hierarchy \"logic_ctrl:ut_logic_ctrl\"" {  } { { "../rtl/SmartFans.v" "ut_logic_ctrl" { Text "D:/Project/QuartusPrj/school/SmartFans/rtl/SmartFans.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736000195958 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 logic_ctrl.v(37) " "Verilog HDL assignment warning at logic_ctrl.v(37): truncated value with size 32 to match size of target (7)" {  } { { "../rtl/logic_ctrl.v" "" { Text "D:/Project/QuartusPrj/school/SmartFans/rtl/logic_ctrl.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736000195978 "|SmartFans|logic_ctrl:ut_logic_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 logic_ctrl.v(39) " "Verilog HDL assignment warning at logic_ctrl.v(39): truncated value with size 32 to match size of target (7)" {  } { { "../rtl/logic_ctrl.v" "" { Text "D:/Project/QuartusPrj/school/SmartFans/rtl/logic_ctrl.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736000195979 "|SmartFans|logic_ctrl:ut_logic_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 logic_ctrl.v(41) " "Verilog HDL assignment warning at logic_ctrl.v(41): truncated value with size 32 to match size of target (7)" {  } { { "../rtl/logic_ctrl.v" "" { Text "D:/Project/QuartusPrj/school/SmartFans/rtl/logic_ctrl.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736000195979 "|SmartFans|logic_ctrl:ut_logic_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_ctrl pwm_ctrl:ut_pwm_ctrl " "Elaborating entity \"pwm_ctrl\" for hierarchy \"pwm_ctrl:ut_pwm_ctrl\"" {  } { { "../rtl/SmartFans.v" "ut_pwm_ctrl" { Text "D:/Project/QuartusPrj/school/SmartFans/rtl/SmartFans.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736000195981 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 pwm_ctrl.v(11) " "Verilog HDL assignment warning at pwm_ctrl.v(11): truncated value with size 32 to match size of target (11)" {  } { { "../rtl/pwm_ctrl.v" "" { Text "D:/Project/QuartusPrj/school/SmartFans/rtl/pwm_ctrl.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736000196004 "|SmartFans|pwm_ctrl:ut_pwm_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 pwm_ctrl.v(19) " "Verilog HDL assignment warning at pwm_ctrl.v(19): truncated value with size 32 to match size of target (11)" {  } { { "../rtl/pwm_ctrl.v" "" { Text "D:/Project/QuartusPrj/school/SmartFans/rtl/pwm_ctrl.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736000196004 "|SmartFans|pwm_ctrl:ut_pwm_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:ut_uart_rx " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:ut_uart_rx\"" {  } { { "../rtl/SmartFans.v" "ut_uart_rx" { Text "D:/Project/QuartusPrj/school/SmartFans/rtl/SmartFans.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736000196007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:ut_uart_tx " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:ut_uart_tx\"" {  } { { "../rtl/SmartFans.v" "ut_uart_tx" { Text "D:/Project/QuartusPrj/school/SmartFans/rtl/SmartFans.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736000196034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_acq speed_acq:ut_speed_acq " "Elaborating entity \"speed_acq\" for hierarchy \"speed_acq:ut_speed_acq\"" {  } { { "../rtl/SmartFans.v" "ut_speed_acq" { Text "D:/Project/QuartusPrj/school/SmartFans/rtl/SmartFans.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736000196062 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 speed_acq.v(55) " "Verilog HDL assignment warning at speed_acq.v(55): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/speed_acq.v" "" { Text "D:/Project/QuartusPrj/school/SmartFans/rtl/speed_acq.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736000196177 "|SmartFans|speed_acq:ut_speed_acq"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ds18b20_ctrl ds18b20_ctrl:ut_ds18b20_ctrl " "Elaborating entity \"ds18b20_ctrl\" for hierarchy \"ds18b20_ctrl:ut_ds18b20_ctrl\"" {  } { { "../rtl/SmartFans.v" "ut_ds18b20_ctrl" { Text "D:/Project/QuartusPrj/school/SmartFans/rtl/SmartFans.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736000196181 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 8 ds18b20_ctrl.v(37) " "Verilog HDL assignment warning at ds18b20_ctrl.v(37): truncated value with size 14 to match size of target (8)" {  } { { "../rtl/ds18b20_ctrl.v" "" { Text "D:/Project/QuartusPrj/school/SmartFans/rtl/ds18b20_ctrl.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736000196209 "|SmartFans|ds18b20_ctrl:ut_ds18b20_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 ds18b20_ctrl.v(250) " "Verilog HDL assignment warning at ds18b20_ctrl.v(250): truncated value with size 16 to match size of target (11)" {  } { { "../rtl/ds18b20_ctrl.v" "" { Text "D:/Project/QuartusPrj/school/SmartFans/rtl/ds18b20_ctrl.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736000196209 "|SmartFans|ds18b20_ctrl:ut_ds18b20_ctrl"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4571 " "Peak virtual memory: 4571 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1736000196409 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 04 22:16:36 2025 " "Processing ended: Sat Jan 04 22:16:36 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1736000196409 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1736000196409 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1736000196409 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1736000196409 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1736000197734 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1736000197735 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 04 22:16:37 2025 " "Processing started: Sat Jan 04 22:16:37 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1736000197735 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1736000197735 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp SmartFans -c SmartFans --netlist_type=sgate " "Command: quartus_rpp SmartFans -c SmartFans --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1736000197735 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4443 " "Peak virtual memory: 4443 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1736000197841 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 04 22:16:37 2025 " "Processing ended: Sat Jan 04 22:16:37 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1736000197841 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1736000197841 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1736000197841 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1736000197841 ""}
