-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

-- DATE "02/21/2016 12:59:35"

-- 
-- Device: Altera EP2C5F256C6 Package FBGA256
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	regfile_32_by_32 IS
    PORT (
	read_reg_1 : IN std_logic_vector(4 DOWNTO 0);
	read_reg_2 : IN std_logic_vector(4 DOWNTO 0);
	write_reg : IN std_logic_vector(4 DOWNTO 0);
	write_data : IN std_logic_vector(31 DOWNTO 0);
	read_data_1 : OUT std_logic_vector(31 DOWNTO 0);
	read_data_2 : OUT std_logic_vector(31 DOWNTO 0);
	clk : IN std_logic
	);
END regfile_32_by_32;

-- Design Ports Information
-- read_data_1[0]	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1[1]	=>  Location: PIN_E6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1[2]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1[3]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1[4]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1[5]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1[6]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1[7]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1[8]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1[9]	=>  Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1[10]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1[11]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1[12]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1[13]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1[14]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1[15]	=>  Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1[16]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1[17]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1[18]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1[19]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1[20]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1[21]	=>  Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1[22]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1[23]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1[24]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1[25]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1[26]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1[27]	=>  Location: PIN_K11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1[28]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1[29]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1[30]	=>  Location: PIN_M15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1[31]	=>  Location: PIN_L15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2[0]	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2[1]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2[2]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2[3]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2[4]	=>  Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2[5]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2[6]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2[7]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2[8]	=>  Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2[9]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2[10]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2[11]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2[12]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2[13]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2[14]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2[15]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2[16]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2[17]	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2[18]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2[19]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2[20]	=>  Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2[21]	=>  Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2[22]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2[23]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2[24]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2[25]	=>  Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2[26]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2[27]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2[28]	=>  Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2[29]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2[30]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2[31]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_reg_1[2]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- read_reg_1[3]	=>  Location: PIN_N11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- read_reg_1[1]	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- read_reg_1[0]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- read_reg_1[4]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- read_reg_2[2]	=>  Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- read_reg_2[3]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- read_reg_2[1]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- read_reg_2[0]	=>  Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- read_reg_2[4]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- write_data[0]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- clk	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- write_reg[4]	=>  Location: PIN_M14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- write_reg[3]	=>  Location: PIN_L16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- write_reg[2]	=>  Location: PIN_L14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- write_reg[1]	=>  Location: PIN_K15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- write_reg[0]	=>  Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- write_data[1]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- write_data[2]	=>  Location: PIN_M16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- write_data[3]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- write_data[4]	=>  Location: PIN_P12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- write_data[5]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- write_data[6]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- write_data[7]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- write_data[8]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- write_data[9]	=>  Location: PIN_L12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- write_data[10]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- write_data[11]	=>  Location: PIN_P13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- write_data[12]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- write_data[13]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- write_data[14]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- write_data[15]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- write_data[16]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- write_data[17]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- write_data[18]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- write_data[19]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- write_data[20]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- write_data[21]	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- write_data[22]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- write_data[23]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- write_data[24]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- write_data[25]	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- write_data[26]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- write_data[27]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- write_data[28]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- write_data[29]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- write_data[30]	=>  Location: PIN_K10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- write_data[31]	=>  Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF regfile_32_by_32 IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_read_reg_1 : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_read_reg_2 : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_write_reg : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_write_data : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_read_data_1 : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_read_data_2 : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_clk : std_logic;
SIGNAL \clk~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \read_mux_1|Mux31~0_combout\ : std_logic;
SIGNAL \read_mux_1|Mux31~1_combout\ : std_logic;
SIGNAL \read_mux_1|Mux31~2_combout\ : std_logic;
SIGNAL \read_mux_1|Mux31~4_combout\ : std_logic;
SIGNAL \read_mux_1|Mux31~5_combout\ : std_logic;
SIGNAL \read_mux_1|Mux31~7_combout\ : std_logic;
SIGNAL \read_mux_1|Mux31~14_combout\ : std_logic;
SIGNAL \read_mux_1|Mux31~15_combout\ : std_logic;
SIGNAL \read_mux_1|Mux31~17_combout\ : std_logic;
SIGNAL \read_mux_1|Mux30~0_combout\ : std_logic;
SIGNAL \read_mux_1|Mux30~2_combout\ : std_logic;
SIGNAL \read_mux_1|Mux30~3_combout\ : std_logic;
SIGNAL \read_mux_1|Mux30~4_combout\ : std_logic;
SIGNAL \read_mux_1|Mux30~10_combout\ : std_logic;
SIGNAL \read_mux_1|Mux30~17_combout\ : std_logic;
SIGNAL \read_mux_1|Mux30~18_combout\ : std_logic;
SIGNAL \read_mux_1|Mux29~0_combout\ : std_logic;
SIGNAL \read_mux_1|Mux29~1_combout\ : std_logic;
SIGNAL \read_mux_1|Mux29~2_combout\ : std_logic;
SIGNAL \read_mux_1|Mux29~3_combout\ : std_logic;
SIGNAL \read_mux_1|Mux29~7_combout\ : std_logic;
SIGNAL \read_mux_1|Mux29~12_combout\ : std_logic;
SIGNAL \read_mux_1|Mux29~13_combout\ : std_logic;
SIGNAL \read_mux_1|Mux29~14_combout\ : std_logic;
SIGNAL \read_mux_1|Mux29~15_combout\ : std_logic;
SIGNAL \read_mux_1|Mux29~16_combout\ : std_logic;
SIGNAL \read_mux_1|Mux28~0_combout\ : std_logic;
SIGNAL \read_mux_1|Mux28~1_combout\ : std_logic;
SIGNAL \read_mux_1|Mux28~10_combout\ : std_logic;
SIGNAL \read_mux_1|Mux28~14_combout\ : std_logic;
SIGNAL \read_mux_1|Mux28~15_combout\ : std_logic;
SIGNAL \read_mux_1|Mux28~17_combout\ : std_logic;
SIGNAL \read_mux_1|Mux28~18_combout\ : std_logic;
SIGNAL \read_mux_1|Mux27~0_combout\ : std_logic;
SIGNAL \read_mux_1|Mux27~1_combout\ : std_logic;
SIGNAL \read_mux_1|Mux27~7_combout\ : std_logic;
SIGNAL \read_mux_1|Mux27~10_combout\ : std_logic;
SIGNAL \read_mux_1|Mux27~11_combout\ : std_logic;
SIGNAL \read_mux_1|Mux27~12_combout\ : std_logic;
SIGNAL \read_mux_1|Mux27~17_combout\ : std_logic;
SIGNAL \read_mux_1|Mux26~0_combout\ : std_logic;
SIGNAL \read_mux_1|Mux26~1_combout\ : std_logic;
SIGNAL \read_mux_1|Mux26~4_combout\ : std_logic;
SIGNAL \read_mux_1|Mux26~5_combout\ : std_logic;
SIGNAL \read_mux_1|Mux26~10_combout\ : std_logic;
SIGNAL \read_mux_1|Mux26~12_combout\ : std_logic;
SIGNAL \read_mux_1|Mux26~13_combout\ : std_logic;
SIGNAL \read_mux_1|Mux26~17_combout\ : std_logic;
SIGNAL \read_mux_1|Mux26~18_combout\ : std_logic;
SIGNAL \read_mux_1|Mux25~0_combout\ : std_logic;
SIGNAL \read_mux_1|Mux25~1_combout\ : std_logic;
SIGNAL \read_mux_1|Mux25~4_combout\ : std_logic;
SIGNAL \read_mux_1|Mux25~5_combout\ : std_logic;
SIGNAL \read_mux_1|Mux25~12_combout\ : std_logic;
SIGNAL \read_mux_1|Mux25~13_combout\ : std_logic;
SIGNAL \read_mux_1|Mux25~14_combout\ : std_logic;
SIGNAL \read_mux_1|Mux25~15_combout\ : std_logic;
SIGNAL \read_mux_1|Mux25~16_combout\ : std_logic;
SIGNAL \read_mux_1|Mux24~0_combout\ : std_logic;
SIGNAL \read_mux_1|Mux24~1_combout\ : std_logic;
SIGNAL \read_mux_1|Mux24~7_combout\ : std_logic;
SIGNAL \read_mux_1|Mux24~10_combout\ : std_logic;
SIGNAL \read_mux_1|Mux24~12_combout\ : std_logic;
SIGNAL \read_mux_1|Mux24~13_combout\ : std_logic;
SIGNAL \read_mux_1|Mux24~14_combout\ : std_logic;
SIGNAL \read_mux_1|Mux24~17_combout\ : std_logic;
SIGNAL \read_mux_1|Mux24~18_combout\ : std_logic;
SIGNAL \read_mux_1|Mux23~2_combout\ : std_logic;
SIGNAL \read_mux_1|Mux23~3_combout\ : std_logic;
SIGNAL \read_mux_1|Mux23~4_combout\ : std_logic;
SIGNAL \read_mux_1|Mux23~5_combout\ : std_logic;
SIGNAL \read_mux_1|Mux23~6_combout\ : std_logic;
SIGNAL \read_mux_1|Mux23~10_combout\ : std_logic;
SIGNAL \read_mux_1|Mux23~11_combout\ : std_logic;
SIGNAL \read_mux_1|Mux23~14_combout\ : std_logic;
SIGNAL \read_mux_1|Mux23~15_combout\ : std_logic;
SIGNAL \read_mux_1|Mux22~0_combout\ : std_logic;
SIGNAL \read_mux_1|Mux22~1_combout\ : std_logic;
SIGNAL \read_mux_1|Mux22~2_combout\ : std_logic;
SIGNAL \read_mux_1|Mux22~3_combout\ : std_logic;
SIGNAL \read_mux_1|Mux22~10_combout\ : std_logic;
SIGNAL \read_mux_1|Mux22~12_combout\ : std_logic;
SIGNAL \read_mux_1|Mux22~13_combout\ : std_logic;
SIGNAL \read_mux_1|Mux22~14_combout\ : std_logic;
SIGNAL \read_mux_1|Mux22~15_combout\ : std_logic;
SIGNAL \read_mux_1|Mux22~16_combout\ : std_logic;
SIGNAL \read_mux_1|Mux22~17_combout\ : std_logic;
SIGNAL \read_mux_1|Mux21~0_combout\ : std_logic;
SIGNAL \read_mux_1|Mux21~1_combout\ : std_logic;
SIGNAL \read_mux_1|Mux21~4_combout\ : std_logic;
SIGNAL \read_mux_1|Mux21~5_combout\ : std_logic;
SIGNAL \read_mux_1|Mux21~7_combout\ : std_logic;
SIGNAL \read_mux_1|Mux21~17_combout\ : std_logic;
SIGNAL \read_mux_1|Mux21~18_combout\ : std_logic;
SIGNAL \read_mux_1|Mux20~0_combout\ : std_logic;
SIGNAL \read_mux_1|Mux20~1_combout\ : std_logic;
SIGNAL \read_mux_1|Mux20~2_combout\ : std_logic;
SIGNAL \read_mux_1|Mux20~3_combout\ : std_logic;
SIGNAL \read_mux_1|Mux20~4_combout\ : std_logic;
SIGNAL \read_mux_1|Mux20~7_combout\ : std_logic;
SIGNAL \read_mux_1|Mux20~12_combout\ : std_logic;
SIGNAL \read_mux_1|Mux20~13_combout\ : std_logic;
SIGNAL \read_mux_1|Mux20~14_combout\ : std_logic;
SIGNAL \read_mux_1|Mux20~17_combout\ : std_logic;
SIGNAL \read_mux_1|Mux20~18_combout\ : std_logic;
SIGNAL \read_mux_1|Mux19~0_combout\ : std_logic;
SIGNAL \read_mux_1|Mux19~1_combout\ : std_logic;
SIGNAL \read_mux_1|Mux19~2_combout\ : std_logic;
SIGNAL \read_mux_1|Mux19~3_combout\ : std_logic;
SIGNAL \read_mux_1|Mux19~12_combout\ : std_logic;
SIGNAL \read_mux_1|Mux19~13_combout\ : std_logic;
SIGNAL \read_mux_1|Mux19~14_combout\ : std_logic;
SIGNAL \read_mux_1|Mux19~15_combout\ : std_logic;
SIGNAL \read_mux_1|Mux19~16_combout\ : std_logic;
SIGNAL \read_mux_1|Mux18~0_combout\ : std_logic;
SIGNAL \read_mux_1|Mux18~1_combout\ : std_logic;
SIGNAL \read_mux_1|Mux18~2_combout\ : std_logic;
SIGNAL \read_mux_1|Mux18~3_combout\ : std_logic;
SIGNAL \read_mux_1|Mux18~10_combout\ : std_logic;
SIGNAL \read_mux_1|Mux18~12_combout\ : std_logic;
SIGNAL \read_mux_1|Mux18~13_combout\ : std_logic;
SIGNAL \read_mux_1|Mux18~14_combout\ : std_logic;
SIGNAL \read_mux_1|Mux18~15_combout\ : std_logic;
SIGNAL \read_mux_1|Mux18~16_combout\ : std_logic;
SIGNAL \read_mux_1|Mux18~17_combout\ : std_logic;
SIGNAL \read_mux_1|Mux17~0_combout\ : std_logic;
SIGNAL \read_mux_1|Mux17~2_combout\ : std_logic;
SIGNAL \read_mux_1|Mux17~3_combout\ : std_logic;
SIGNAL \read_mux_1|Mux17~10_combout\ : std_logic;
SIGNAL \read_mux_1|Mux17~12_combout\ : std_logic;
SIGNAL \read_mux_1|Mux17~14_combout\ : std_logic;
SIGNAL \read_mux_1|Mux16~0_combout\ : std_logic;
SIGNAL \read_mux_1|Mux16~1_combout\ : std_logic;
SIGNAL \read_mux_1|Mux16~4_combout\ : std_logic;
SIGNAL \read_mux_1|Mux16~5_combout\ : std_logic;
SIGNAL \read_mux_1|Mux16~12_combout\ : std_logic;
SIGNAL \read_mux_1|Mux16~13_combout\ : std_logic;
SIGNAL \read_mux_1|Mux16~14_combout\ : std_logic;
SIGNAL \read_mux_1|Mux16~15_combout\ : std_logic;
SIGNAL \read_mux_1|Mux16~16_combout\ : std_logic;
SIGNAL \read_mux_1|Mux15~0_combout\ : std_logic;
SIGNAL \read_mux_1|Mux15~1_combout\ : std_logic;
SIGNAL \read_mux_1|Mux15~2_combout\ : std_logic;
SIGNAL \read_mux_1|Mux15~3_combout\ : std_logic;
SIGNAL \read_mux_1|Mux15~10_combout\ : std_logic;
SIGNAL \read_mux_1|Mux15~17_combout\ : std_logic;
SIGNAL \read_mux_1|Mux15~18_combout\ : std_logic;
SIGNAL \read_mux_1|Mux14~2_combout\ : std_logic;
SIGNAL \read_mux_1|Mux14~3_combout\ : std_logic;
SIGNAL \read_mux_1|Mux14~4_combout\ : std_logic;
SIGNAL \read_mux_1|Mux14~5_combout\ : std_logic;
SIGNAL \read_mux_1|Mux14~6_combout\ : std_logic;
SIGNAL \read_mux_1|Mux14~7_combout\ : std_logic;
SIGNAL \read_mux_1|Mux14~12_combout\ : std_logic;
SIGNAL \read_mux_1|Mux14~13_combout\ : std_logic;
SIGNAL \read_mux_1|Mux14~14_combout\ : std_logic;
SIGNAL \read_mux_1|Mux14~15_combout\ : std_logic;
SIGNAL \read_mux_1|Mux14~16_combout\ : std_logic;
SIGNAL \read_mux_1|Mux13~2_combout\ : std_logic;
SIGNAL \read_mux_1|Mux13~3_combout\ : std_logic;
SIGNAL \read_mux_1|Mux13~4_combout\ : std_logic;
SIGNAL \read_mux_1|Mux13~5_combout\ : std_logic;
SIGNAL \read_mux_1|Mux13~6_combout\ : std_logic;
SIGNAL \read_mux_1|Mux13~12_combout\ : std_logic;
SIGNAL \read_mux_1|Mux13~13_combout\ : std_logic;
SIGNAL \read_mux_1|Mux13~17_combout\ : std_logic;
SIGNAL \read_mux_1|Mux13~18_combout\ : std_logic;
SIGNAL \read_mux_1|Mux12~2_combout\ : std_logic;
SIGNAL \read_mux_1|Mux12~3_combout\ : std_logic;
SIGNAL \read_mux_1|Mux12~4_combout\ : std_logic;
SIGNAL \read_mux_1|Mux12~5_combout\ : std_logic;
SIGNAL \read_mux_1|Mux12~6_combout\ : std_logic;
SIGNAL \read_mux_1|Mux12~10_combout\ : std_logic;
SIGNAL \read_mux_1|Mux12~11_combout\ : std_logic;
SIGNAL \read_mux_1|Mux12~14_combout\ : std_logic;
SIGNAL \read_mux_1|Mux12~15_combout\ : std_logic;
SIGNAL \read_mux_1|Mux12~17_combout\ : std_logic;
SIGNAL \read_mux_1|Mux11~2_combout\ : std_logic;
SIGNAL \read_mux_1|Mux11~4_combout\ : std_logic;
SIGNAL \read_mux_1|Mux11~7_combout\ : std_logic;
SIGNAL \read_mux_1|Mux11~8_combout\ : std_logic;
SIGNAL \read_mux_1|Mux11~10_combout\ : std_logic;
SIGNAL \read_mux_1|Mux11~12_combout\ : std_logic;
SIGNAL \read_mux_1|Mux11~13_combout\ : std_logic;
SIGNAL \read_mux_1|Mux11~14_combout\ : std_logic;
SIGNAL \read_mux_1|Mux11~15_combout\ : std_logic;
SIGNAL \read_mux_1|Mux11~16_combout\ : std_logic;
SIGNAL \read_mux_1|Mux10~0_combout\ : std_logic;
SIGNAL \read_mux_1|Mux10~1_combout\ : std_logic;
SIGNAL \read_mux_1|Mux10~2_combout\ : std_logic;
SIGNAL \read_mux_1|Mux10~3_combout\ : std_logic;
SIGNAL \read_mux_1|Mux10~7_combout\ : std_logic;
SIGNAL \read_mux_1|Mux10~10_combout\ : std_logic;
SIGNAL \read_mux_1|Mux10~14_combout\ : std_logic;
SIGNAL \read_mux_1|Mux10~15_combout\ : std_logic;
SIGNAL \read_mux_1|Mux10~17_combout\ : std_logic;
SIGNAL \read_mux_1|Mux9~0_combout\ : std_logic;
SIGNAL \read_mux_1|Mux9~2_combout\ : std_logic;
SIGNAL \read_mux_1|Mux9~3_combout\ : std_logic;
SIGNAL \read_mux_1|Mux9~4_combout\ : std_logic;
SIGNAL \read_mux_1|Mux9~5_combout\ : std_logic;
SIGNAL \read_mux_1|Mux9~6_combout\ : std_logic;
SIGNAL \read_mux_1|Mux9~7_combout\ : std_logic;
SIGNAL \read_mux_1|Mux9~12_combout\ : std_logic;
SIGNAL \read_mux_1|Mux9~13_combout\ : std_logic;
SIGNAL \read_mux_1|Mux9~14_combout\ : std_logic;
SIGNAL \read_mux_1|Mux9~15_combout\ : std_logic;
SIGNAL \read_mux_1|Mux9~16_combout\ : std_logic;
SIGNAL \read_mux_1|Mux9~17_combout\ : std_logic;
SIGNAL \read_mux_1|Mux8~0_combout\ : std_logic;
SIGNAL \read_mux_1|Mux8~1_combout\ : std_logic;
SIGNAL \read_mux_1|Mux8~2_combout\ : std_logic;
SIGNAL \read_mux_1|Mux8~3_combout\ : std_logic;
SIGNAL \read_mux_1|Mux8~12_combout\ : std_logic;
SIGNAL \read_mux_1|Mux8~13_combout\ : std_logic;
SIGNAL \read_mux_1|Mux8~14_combout\ : std_logic;
SIGNAL \read_mux_1|Mux7~2_combout\ : std_logic;
SIGNAL \read_mux_1|Mux7~7_combout\ : std_logic;
SIGNAL \read_mux_1|Mux7~8_combout\ : std_logic;
SIGNAL \read_mux_1|Mux7~10_combout\ : std_logic;
SIGNAL \read_mux_1|Mux7~12_combout\ : std_logic;
SIGNAL \read_mux_1|Mux7~13_combout\ : std_logic;
SIGNAL \read_mux_1|Mux7~14_combout\ : std_logic;
SIGNAL \read_mux_1|Mux7~15_combout\ : std_logic;
SIGNAL \read_mux_1|Mux7~16_combout\ : std_logic;
SIGNAL \read_mux_1|Mux7~17_combout\ : std_logic;
SIGNAL \read_mux_1|Mux6~0_combout\ : std_logic;
SIGNAL \read_mux_1|Mux6~2_combout\ : std_logic;
SIGNAL \read_mux_1|Mux6~3_combout\ : std_logic;
SIGNAL \read_mux_1|Mux6~4_combout\ : std_logic;
SIGNAL \read_mux_1|Mux6~5_combout\ : std_logic;
SIGNAL \read_mux_1|Mux6~6_combout\ : std_logic;
SIGNAL \read_mux_1|Mux6~10_combout\ : std_logic;
SIGNAL \read_mux_1|Mux6~12_combout\ : std_logic;
SIGNAL \read_mux_1|Mux6~14_combout\ : std_logic;
SIGNAL \read_mux_1|Mux6~17_combout\ : std_logic;
SIGNAL \read_mux_1|Mux5~2_combout\ : std_logic;
SIGNAL \read_mux_1|Mux5~3_combout\ : std_logic;
SIGNAL \read_mux_1|Mux5~4_combout\ : std_logic;
SIGNAL \read_mux_1|Mux5~5_combout\ : std_logic;
SIGNAL \read_mux_1|Mux5~6_combout\ : std_logic;
SIGNAL \read_mux_1|Mux5~12_combout\ : std_logic;
SIGNAL \read_mux_1|Mux5~14_combout\ : std_logic;
SIGNAL \read_mux_1|Mux5~17_combout\ : std_logic;
SIGNAL \read_mux_1|Mux5~18_combout\ : std_logic;
SIGNAL \read_mux_1|Mux4~2_combout\ : std_logic;
SIGNAL \read_mux_1|Mux4~3_combout\ : std_logic;
SIGNAL \read_mux_1|Mux4~4_combout\ : std_logic;
SIGNAL \read_mux_1|Mux4~7_combout\ : std_logic;
SIGNAL \read_mux_1|Mux4~8_combout\ : std_logic;
SIGNAL \read_mux_1|Mux4~10_combout\ : std_logic;
SIGNAL \read_mux_1|Mux4~11_combout\ : std_logic;
SIGNAL \read_mux_1|Mux4~12_combout\ : std_logic;
SIGNAL \read_mux_1|Mux4~13_combout\ : std_logic;
SIGNAL \read_mux_1|Mux4~14_combout\ : std_logic;
SIGNAL \read_mux_1|Mux3~2_combout\ : std_logic;
SIGNAL \read_mux_1|Mux3~3_combout\ : std_logic;
SIGNAL \read_mux_1|Mux3~4_combout\ : std_logic;
SIGNAL \read_mux_1|Mux3~5_combout\ : std_logic;
SIGNAL \read_mux_1|Mux3~6_combout\ : std_logic;
SIGNAL \read_mux_1|Mux3~7_combout\ : std_logic;
SIGNAL \read_mux_1|Mux3~12_combout\ : std_logic;
SIGNAL \read_mux_1|Mux3~14_combout\ : std_logic;
SIGNAL \read_mux_1|Mux3~17_combout\ : std_logic;
SIGNAL \read_mux_1|Mux3~18_combout\ : std_logic;
SIGNAL \read_mux_1|Mux2~0_combout\ : std_logic;
SIGNAL \read_mux_1|Mux2~2_combout\ : std_logic;
SIGNAL \read_mux_1|Mux2~3_combout\ : std_logic;
SIGNAL \read_mux_1|Mux2~4_combout\ : std_logic;
SIGNAL \read_mux_1|Mux2~5_combout\ : std_logic;
SIGNAL \read_mux_1|Mux2~6_combout\ : std_logic;
SIGNAL \read_mux_1|Mux2~10_combout\ : std_logic;
SIGNAL \read_mux_1|Mux2~12_combout\ : std_logic;
SIGNAL \read_mux_1|Mux2~13_combout\ : std_logic;
SIGNAL \read_mux_1|Mux2~14_combout\ : std_logic;
SIGNAL \read_mux_1|Mux2~17_combout\ : std_logic;
SIGNAL \read_mux_1|Mux1~0_combout\ : std_logic;
SIGNAL \read_mux_1|Mux1~1_combout\ : std_logic;
SIGNAL \read_mux_1|Mux1~4_combout\ : std_logic;
SIGNAL \read_mux_1|Mux1~5_combout\ : std_logic;
SIGNAL \read_mux_1|Mux1~7_combout\ : std_logic;
SIGNAL \read_mux_1|Mux1~12_combout\ : std_logic;
SIGNAL \read_mux_1|Mux1~14_combout\ : std_logic;
SIGNAL \read_mux_1|Mux1~15_combout\ : std_logic;
SIGNAL \read_mux_1|Mux1~17_combout\ : std_logic;
SIGNAL \read_mux_1|Mux1~18_combout\ : std_logic;
SIGNAL \read_mux_1|Mux0~0_combout\ : std_logic;
SIGNAL \read_mux_1|Mux0~1_combout\ : std_logic;
SIGNAL \read_mux_1|Mux0~4_combout\ : std_logic;
SIGNAL \read_mux_1|Mux0~5_combout\ : std_logic;
SIGNAL \read_mux_1|Mux0~10_combout\ : std_logic;
SIGNAL \read_mux_1|Mux0~11_combout\ : std_logic;
SIGNAL \read_mux_1|Mux0~14_combout\ : std_logic;
SIGNAL \read_mux_1|Mux0~15_combout\ : std_logic;
SIGNAL \read_mux_1|Mux0~17_combout\ : std_logic;
SIGNAL \read_mux_2|Mux31~0_combout\ : std_logic;
SIGNAL \read_mux_2|Mux31~1_combout\ : std_logic;
SIGNAL \read_mux_2|Mux31~2_combout\ : std_logic;
SIGNAL \read_mux_2|Mux31~3_combout\ : std_logic;
SIGNAL \read_mux_2|Mux31~10_combout\ : std_logic;
SIGNAL \read_mux_2|Mux31~11_combout\ : std_logic;
SIGNAL \read_mux_2|Mux31~14_combout\ : std_logic;
SIGNAL \read_mux_2|Mux31~15_combout\ : std_logic;
SIGNAL \read_mux_2|Mux30~0_combout\ : std_logic;
SIGNAL \read_mux_2|Mux30~1_combout\ : std_logic;
SIGNAL \read_mux_2|Mux30~4_combout\ : std_logic;
SIGNAL \read_mux_2|Mux30~5_combout\ : std_logic;
SIGNAL \read_mux_2|Mux30~10_combout\ : std_logic;
SIGNAL \read_mux_2|Mux30~11_combout\ : std_logic;
SIGNAL \read_mux_2|Mux30~14_combout\ : std_logic;
SIGNAL \read_mux_2|Mux29~2_combout\ : std_logic;
SIGNAL \read_mux_2|Mux29~3_combout\ : std_logic;
SIGNAL \read_mux_2|Mux29~7_combout\ : std_logic;
SIGNAL \read_mux_2|Mux29~8_combout\ : std_logic;
SIGNAL \read_mux_2|Mux29~14_combout\ : std_logic;
SIGNAL \read_mux_2|Mux29~17_combout\ : std_logic;
SIGNAL \read_mux_2|Mux29~18_combout\ : std_logic;
SIGNAL \read_mux_2|Mux28~0_combout\ : std_logic;
SIGNAL \read_mux_2|Mux28~1_combout\ : std_logic;
SIGNAL \read_mux_2|Mux28~2_combout\ : std_logic;
SIGNAL \read_mux_2|Mux28~3_combout\ : std_logic;
SIGNAL \read_mux_2|Mux28~12_combout\ : std_logic;
SIGNAL \read_mux_2|Mux28~13_combout\ : std_logic;
SIGNAL \read_mux_2|Mux28~14_combout\ : std_logic;
SIGNAL \read_mux_2|Mux28~15_combout\ : std_logic;
SIGNAL \read_mux_2|Mux28~16_combout\ : std_logic;
SIGNAL \read_mux_2|Mux27~2_combout\ : std_logic;
SIGNAL \read_mux_2|Mux27~3_combout\ : std_logic;
SIGNAL \read_mux_2|Mux27~4_combout\ : std_logic;
SIGNAL \read_mux_2|Mux27~5_combout\ : std_logic;
SIGNAL \read_mux_2|Mux27~6_combout\ : std_logic;
SIGNAL \read_mux_2|Mux27~12_combout\ : std_logic;
SIGNAL \read_mux_2|Mux27~13_combout\ : std_logic;
SIGNAL \read_mux_2|Mux27~14_combout\ : std_logic;
SIGNAL \read_mux_2|Mux27~15_combout\ : std_logic;
SIGNAL \read_mux_2|Mux27~16_combout\ : std_logic;
SIGNAL \read_mux_2|Mux27~17_combout\ : std_logic;
SIGNAL \read_mux_2|Mux26~2_combout\ : std_logic;
SIGNAL \read_mux_2|Mux26~3_combout\ : std_logic;
SIGNAL \read_mux_2|Mux26~4_combout\ : std_logic;
SIGNAL \read_mux_2|Mux26~5_combout\ : std_logic;
SIGNAL \read_mux_2|Mux26~6_combout\ : std_logic;
SIGNAL \read_mux_2|Mux26~12_combout\ : std_logic;
SIGNAL \read_mux_2|Mux26~14_combout\ : std_logic;
SIGNAL \read_mux_2|Mux25~0_combout\ : std_logic;
SIGNAL \read_mux_2|Mux25~1_combout\ : std_logic;
SIGNAL \read_mux_2|Mux25~2_combout\ : std_logic;
SIGNAL \read_mux_2|Mux25~4_combout\ : std_logic;
SIGNAL \read_mux_2|Mux25~5_combout\ : std_logic;
SIGNAL \read_mux_2|Mux25~10_combout\ : std_logic;
SIGNAL \read_mux_2|Mux25~12_combout\ : std_logic;
SIGNAL \read_mux_2|Mux24~0_combout\ : std_logic;
SIGNAL \read_mux_2|Mux24~2_combout\ : std_logic;
SIGNAL \read_mux_2|Mux24~3_combout\ : std_logic;
SIGNAL \read_mux_2|Mux24~4_combout\ : std_logic;
SIGNAL \read_mux_2|Mux24~5_combout\ : std_logic;
SIGNAL \read_mux_2|Mux24~6_combout\ : std_logic;
SIGNAL \read_mux_2|Mux24~7_combout\ : std_logic;
SIGNAL \read_mux_2|Mux24~10_combout\ : std_logic;
SIGNAL \read_mux_2|Mux24~11_combout\ : std_logic;
SIGNAL \read_mux_2|Mux24~14_combout\ : std_logic;
SIGNAL \read_mux_2|Mux23~0_combout\ : std_logic;
SIGNAL \read_mux_2|Mux23~1_combout\ : std_logic;
SIGNAL \read_mux_2|Mux23~2_combout\ : std_logic;
SIGNAL \read_mux_2|Mux23~7_combout\ : std_logic;
SIGNAL \read_mux_2|Mux23~10_combout\ : std_logic;
SIGNAL \read_mux_2|Mux22~0_combout\ : std_logic;
SIGNAL \read_mux_2|Mux22~2_combout\ : std_logic;
SIGNAL \read_mux_2|Mux22~4_combout\ : std_logic;
SIGNAL \read_mux_2|Mux22~5_combout\ : std_logic;
SIGNAL \read_mux_2|Mux22~7_combout\ : std_logic;
SIGNAL \read_mux_2|Mux22~8_combout\ : std_logic;
SIGNAL \read_mux_2|Mux22~10_combout\ : std_logic;
SIGNAL \read_mux_2|Mux21~0_combout\ : std_logic;
SIGNAL \read_mux_2|Mux21~2_combout\ : std_logic;
SIGNAL \read_mux_2|Mux21~3_combout\ : std_logic;
SIGNAL \read_mux_2|Mux21~4_combout\ : std_logic;
SIGNAL \read_mux_2|Mux21~5_combout\ : std_logic;
SIGNAL \read_mux_2|Mux21~6_combout\ : std_logic;
SIGNAL \read_mux_2|Mux21~12_combout\ : std_logic;
SIGNAL \read_mux_2|Mux21~13_combout\ : std_logic;
SIGNAL \read_mux_2|Mux21~14_combout\ : std_logic;
SIGNAL \read_mux_2|Mux21~15_combout\ : std_logic;
SIGNAL \read_mux_2|Mux21~16_combout\ : std_logic;
SIGNAL \read_mux_2|Mux21~17_combout\ : std_logic;
SIGNAL \read_mux_2|Mux20~2_combout\ : std_logic;
SIGNAL \read_mux_2|Mux20~3_combout\ : std_logic;
SIGNAL \read_mux_2|Mux20~4_combout\ : std_logic;
SIGNAL \read_mux_2|Mux20~5_combout\ : std_logic;
SIGNAL \read_mux_2|Mux20~6_combout\ : std_logic;
SIGNAL \read_mux_2|Mux20~14_combout\ : std_logic;
SIGNAL \read_mux_2|Mux20~17_combout\ : std_logic;
SIGNAL \read_mux_2|Mux20~18_combout\ : std_logic;
SIGNAL \read_mux_2|Mux19~0_combout\ : std_logic;
SIGNAL \read_mux_2|Mux19~2_combout\ : std_logic;
SIGNAL \read_mux_2|Mux19~7_combout\ : std_logic;
SIGNAL \read_mux_2|Mux19~8_combout\ : std_logic;
SIGNAL \read_mux_2|Mux19~10_combout\ : std_logic;
SIGNAL \read_mux_2|Mux19~11_combout\ : std_logic;
SIGNAL \read_mux_2|Mux19~12_combout\ : std_logic;
SIGNAL \read_mux_2|Mux19~13_combout\ : std_logic;
SIGNAL \read_mux_2|Mux19~17_combout\ : std_logic;
SIGNAL \read_mux_2|Mux18~0_combout\ : std_logic;
SIGNAL \read_mux_2|Mux18~2_combout\ : std_logic;
SIGNAL \read_mux_2|Mux18~3_combout\ : std_logic;
SIGNAL \read_mux_2|Mux18~4_combout\ : std_logic;
SIGNAL \read_mux_2|Mux18~5_combout\ : std_logic;
SIGNAL \read_mux_2|Mux18~6_combout\ : std_logic;
SIGNAL \read_mux_2|Mux18~10_combout\ : std_logic;
SIGNAL \read_mux_2|Mux18~11_combout\ : std_logic;
SIGNAL \read_mux_2|Mux18~12_combout\ : std_logic;
SIGNAL \read_mux_2|Mux18~13_combout\ : std_logic;
SIGNAL \read_mux_2|Mux18~14_combout\ : std_logic;
SIGNAL \read_mux_2|Mux17~0_combout\ : std_logic;
SIGNAL \read_mux_2|Mux17~1_combout\ : std_logic;
SIGNAL \read_mux_2|Mux17~2_combout\ : std_logic;
SIGNAL \read_mux_2|Mux17~3_combout\ : std_logic;
SIGNAL \read_mux_2|Mux17~4_combout\ : std_logic;
SIGNAL \read_mux_2|Mux17~12_combout\ : std_logic;
SIGNAL \read_mux_2|Mux17~14_combout\ : std_logic;
SIGNAL \read_mux_2|Mux17~15_combout\ : std_logic;
SIGNAL \read_mux_2|Mux16~0_combout\ : std_logic;
SIGNAL \read_mux_2|Mux16~1_combout\ : std_logic;
SIGNAL \read_mux_2|Mux16~2_combout\ : std_logic;
SIGNAL \read_mux_2|Mux16~3_combout\ : std_logic;
SIGNAL \read_mux_2|Mux16~7_combout\ : std_logic;
SIGNAL \read_mux_2|Mux15~0_combout\ : std_logic;
SIGNAL \read_mux_2|Mux15~1_combout\ : std_logic;
SIGNAL \read_mux_2|Mux15~2_combout\ : std_logic;
SIGNAL \read_mux_2|Mux15~4_combout\ : std_logic;
SIGNAL \read_mux_2|Mux15~17_combout\ : std_logic;
SIGNAL \read_mux_2|Mux14~0_combout\ : std_logic;
SIGNAL \read_mux_2|Mux14~1_combout\ : std_logic;
SIGNAL \read_mux_2|Mux14~2_combout\ : std_logic;
SIGNAL \read_mux_2|Mux14~4_combout\ : std_logic;
SIGNAL \read_mux_2|Mux14~5_combout\ : std_logic;
SIGNAL \read_mux_2|Mux14~12_combout\ : std_logic;
SIGNAL \read_mux_2|Mux14~13_combout\ : std_logic;
SIGNAL \read_mux_2|Mux14~14_combout\ : std_logic;
SIGNAL \read_mux_2|Mux14~15_combout\ : std_logic;
SIGNAL \read_mux_2|Mux14~16_combout\ : std_logic;
SIGNAL \read_mux_2|Mux13~0_combout\ : std_logic;
SIGNAL \read_mux_2|Mux13~2_combout\ : std_logic;
SIGNAL \read_mux_2|Mux13~3_combout\ : std_logic;
SIGNAL \read_mux_2|Mux13~4_combout\ : std_logic;
SIGNAL \read_mux_2|Mux13~7_combout\ : std_logic;
SIGNAL \read_mux_2|Mux13~10_combout\ : std_logic;
SIGNAL \read_mux_2|Mux13~11_combout\ : std_logic;
SIGNAL \read_mux_2|Mux13~12_combout\ : std_logic;
SIGNAL \read_mux_2|Mux13~13_combout\ : std_logic;
SIGNAL \read_mux_2|Mux13~17_combout\ : std_logic;
SIGNAL \read_mux_2|Mux12~0_combout\ : std_logic;
SIGNAL \read_mux_2|Mux12~1_combout\ : std_logic;
SIGNAL \read_mux_2|Mux12~4_combout\ : std_logic;
SIGNAL \read_mux_2|Mux12~5_combout\ : std_logic;
SIGNAL \read_mux_2|Mux12~10_combout\ : std_logic;
SIGNAL \read_mux_2|Mux12~11_combout\ : std_logic;
SIGNAL \read_mux_2|Mux12~12_combout\ : std_logic;
SIGNAL \read_mux_2|Mux11~0_combout\ : std_logic;
SIGNAL \read_mux_2|Mux11~1_combout\ : std_logic;
SIGNAL \read_mux_2|Mux11~10_combout\ : std_logic;
SIGNAL \read_mux_2|Mux11~11_combout\ : std_logic;
SIGNAL \read_mux_2|Mux11~12_combout\ : std_logic;
SIGNAL \read_mux_2|Mux11~14_combout\ : std_logic;
SIGNAL \read_mux_2|Mux11~15_combout\ : std_logic;
SIGNAL \read_mux_2|Mux10~0_combout\ : std_logic;
SIGNAL \read_mux_2|Mux10~4_combout\ : std_logic;
SIGNAL \read_mux_2|Mux10~5_combout\ : std_logic;
SIGNAL \read_mux_2|Mux10~7_combout\ : std_logic;
SIGNAL \read_mux_2|Mux9~2_combout\ : std_logic;
SIGNAL \read_mux_2|Mux9~7_combout\ : std_logic;
SIGNAL \read_mux_2|Mux9~8_combout\ : std_logic;
SIGNAL \read_mux_2|Mux9~12_combout\ : std_logic;
SIGNAL \read_mux_2|Mux9~13_combout\ : std_logic;
SIGNAL \read_mux_2|Mux9~14_combout\ : std_logic;
SIGNAL \read_mux_2|Mux9~15_combout\ : std_logic;
SIGNAL \read_mux_2|Mux9~16_combout\ : std_logic;
SIGNAL \read_mux_2|Mux8~0_combout\ : std_logic;
SIGNAL \read_mux_2|Mux8~1_combout\ : std_logic;
SIGNAL \read_mux_2|Mux8~4_combout\ : std_logic;
SIGNAL \read_mux_2|Mux8~5_combout\ : std_logic;
SIGNAL \read_mux_2|Mux8~14_combout\ : std_logic;
SIGNAL \read_mux_2|Mux8~15_combout\ : std_logic;
SIGNAL \read_mux_2|Mux8~17_combout\ : std_logic;
SIGNAL \read_mux_2|Mux8~18_combout\ : std_logic;
SIGNAL \read_mux_2|Mux7~0_combout\ : std_logic;
SIGNAL \read_mux_2|Mux7~1_combout\ : std_logic;
SIGNAL \read_mux_2|Mux7~2_combout\ : std_logic;
SIGNAL \read_mux_2|Mux7~3_combout\ : std_logic;
SIGNAL \read_mux_2|Mux7~7_combout\ : std_logic;
SIGNAL \read_mux_2|Mux7~10_combout\ : std_logic;
SIGNAL \read_mux_2|Mux7~11_combout\ : std_logic;
SIGNAL \read_mux_2|Mux7~12_combout\ : std_logic;
SIGNAL \read_mux_2|Mux7~13_combout\ : std_logic;
SIGNAL \read_mux_2|Mux7~14_combout\ : std_logic;
SIGNAL \read_mux_2|Mux6~0_combout\ : std_logic;
SIGNAL \read_mux_2|Mux6~2_combout\ : std_logic;
SIGNAL \read_mux_2|Mux6~3_combout\ : std_logic;
SIGNAL \read_mux_2|Mux6~4_combout\ : std_logic;
SIGNAL \read_mux_2|Mux6~5_combout\ : std_logic;
SIGNAL \read_mux_2|Mux6~6_combout\ : std_logic;
SIGNAL \read_mux_2|Mux6~7_combout\ : std_logic;
SIGNAL \read_mux_2|Mux6~10_combout\ : std_logic;
SIGNAL \read_mux_2|Mux6~12_combout\ : std_logic;
SIGNAL \read_mux_2|Mux6~13_combout\ : std_logic;
SIGNAL \read_mux_2|Mux6~14_combout\ : std_logic;
SIGNAL \read_mux_2|Mux6~15_combout\ : std_logic;
SIGNAL \read_mux_2|Mux6~16_combout\ : std_logic;
SIGNAL \read_mux_2|Mux5~0_combout\ : std_logic;
SIGNAL \read_mux_2|Mux5~1_combout\ : std_logic;
SIGNAL \read_mux_2|Mux5~4_combout\ : std_logic;
SIGNAL \read_mux_2|Mux5~5_combout\ : std_logic;
SIGNAL \read_mux_2|Mux5~10_combout\ : std_logic;
SIGNAL \read_mux_2|Mux5~11_combout\ : std_logic;
SIGNAL \read_mux_2|Mux5~14_combout\ : std_logic;
SIGNAL \read_mux_2|Mux5~15_combout\ : std_logic;
SIGNAL \read_mux_2|Mux5~17_combout\ : std_logic;
SIGNAL \read_mux_2|Mux4~0_combout\ : std_logic;
SIGNAL \read_mux_2|Mux4~2_combout\ : std_logic;
SIGNAL \read_mux_2|Mux4~4_combout\ : std_logic;
SIGNAL \read_mux_2|Mux4~5_combout\ : std_logic;
SIGNAL \read_mux_2|Mux4~7_combout\ : std_logic;
SIGNAL \read_mux_2|Mux4~8_combout\ : std_logic;
SIGNAL \read_mux_2|Mux4~10_combout\ : std_logic;
SIGNAL \read_mux_2|Mux4~11_combout\ : std_logic;
SIGNAL \read_mux_2|Mux4~14_combout\ : std_logic;
SIGNAL \read_mux_2|Mux4~15_combout\ : std_logic;
SIGNAL \read_mux_2|Mux3~0_combout\ : std_logic;
SIGNAL \read_mux_2|Mux3~1_combout\ : std_logic;
SIGNAL \read_mux_2|Mux3~2_combout\ : std_logic;
SIGNAL \read_mux_2|Mux3~3_combout\ : std_logic;
SIGNAL \read_mux_2|Mux3~4_combout\ : std_logic;
SIGNAL \read_mux_2|Mux3~7_combout\ : std_logic;
SIGNAL \read_mux_2|Mux3~10_combout\ : std_logic;
SIGNAL \read_mux_2|Mux3~12_combout\ : std_logic;
SIGNAL \read_mux_2|Mux3~13_combout\ : std_logic;
SIGNAL \read_mux_2|Mux3~14_combout\ : std_logic;
SIGNAL \read_mux_2|Mux3~15_combout\ : std_logic;
SIGNAL \read_mux_2|Mux3~16_combout\ : std_logic;
SIGNAL \read_mux_2|Mux2~2_combout\ : std_logic;
SIGNAL \read_mux_2|Mux2~3_combout\ : std_logic;
SIGNAL \read_mux_2|Mux2~4_combout\ : std_logic;
SIGNAL \read_mux_2|Mux2~5_combout\ : std_logic;
SIGNAL \read_mux_2|Mux2~6_combout\ : std_logic;
SIGNAL \read_mux_2|Mux2~10_combout\ : std_logic;
SIGNAL \read_mux_2|Mux2~11_combout\ : std_logic;
SIGNAL \read_mux_2|Mux2~14_combout\ : std_logic;
SIGNAL \read_mux_2|Mux2~15_combout\ : std_logic;
SIGNAL \read_mux_2|Mux1~0_combout\ : std_logic;
SIGNAL \read_mux_2|Mux1~4_combout\ : std_logic;
SIGNAL \read_mux_2|Mux1~7_combout\ : std_logic;
SIGNAL \read_mux_2|Mux1~8_combout\ : std_logic;
SIGNAL \read_mux_2|Mux1~12_combout\ : std_logic;
SIGNAL \read_mux_2|Mux1~13_combout\ : std_logic;
SIGNAL \read_mux_2|Mux1~17_combout\ : std_logic;
SIGNAL \read_mux_2|Mux1~18_combout\ : std_logic;
SIGNAL \read_mux_2|Mux0~0_combout\ : std_logic;
SIGNAL \read_mux_2|Mux0~1_combout\ : std_logic;
SIGNAL \read_mux_2|Mux0~14_combout\ : std_logic;
SIGNAL \read_mux_2|Mux0~17_combout\ : std_logic;
SIGNAL \read_mux_2|Mux0~18_combout\ : std_logic;
SIGNAL \decoder|Ram0~0_combout\ : std_logic;
SIGNAL \decoder|Ram0~2_combout\ : std_logic;
SIGNAL \decoder|Ram0~26_combout\ : std_logic;
SIGNAL \decoder|Ram0~42_combout\ : std_logic;
SIGNAL \clk~combout\ : std_logic;
SIGNAL \clk~clkctrl_outclk\ : std_logic;
SIGNAL \decoder|Ram0~14_combout\ : std_logic;
SIGNAL \decoder|Ram0~15_combout\ : std_logic;
SIGNAL \decoder|Ram0~8_combout\ : std_logic;
SIGNAL \decoder|Ram0~9_combout\ : std_logic;
SIGNAL \read_mux_1|Mux31~3_combout\ : std_logic;
SIGNAL \read_mux_1|Mux31~6_combout\ : std_logic;
SIGNAL \decoder|Ram0~20_combout\ : std_logic;
SIGNAL \decoder|Ram0~6_combout\ : std_logic;
SIGNAL \decoder|Ram0~23_combout\ : std_logic;
SIGNAL \read_mux_1|Mux31~8_combout\ : std_logic;
SIGNAL \read_mux_1|Mux31~9_combout\ : std_logic;
SIGNAL \decoder|Ram0~28_combout\ : std_logic;
SIGNAL \decoder|Ram0~27_combout\ : std_logic;
SIGNAL \read_mux_1|Mux31~10_combout\ : std_logic;
SIGNAL \decoder|Ram0~24_combout\ : std_logic;
SIGNAL \decoder|Ram0~25_combout\ : std_logic;
SIGNAL \decoder|Ram0~29_combout\ : std_logic;
SIGNAL \read_mux_1|Mux31~11_combout\ : std_logic;
SIGNAL \decoder|Ram0~44_combout\ : std_logic;
SIGNAL \decoder|Ram0~47_combout\ : std_logic;
SIGNAL \decoder|Ram0~43_combout\ : std_logic;
SIGNAL \read_mux_1|Mux31~18_combout\ : std_logic;
SIGNAL \decoder|Ram0~32_combout\ : std_logic;
SIGNAL \decoder|Ram0~33_combout\ : std_logic;
SIGNAL \decoder|Ram0~30_combout\ : std_logic;
SIGNAL \decoder|Ram0~34_combout\ : std_logic;
SIGNAL \read_mux_1|Mux31~12_combout\ : std_logic;
SIGNAL \decoder|Ram0~31_combout\ : std_logic;
SIGNAL \read_mux_1|Mux31~13_combout\ : std_logic;
SIGNAL \read_mux_1|Mux31~16_combout\ : std_logic;
SIGNAL \read_mux_1|Mux31~19_combout\ : std_logic;
SIGNAL \read_mux_1|Mux31~20_combout\ : std_logic;
SIGNAL \decoder|Ram0~38_combout\ : std_logic;
SIGNAL \decoder|Ram0~40_combout\ : std_logic;
SIGNAL \decoder|Ram0~36_combout\ : std_logic;
SIGNAL \decoder|Ram0~37_combout\ : std_logic;
SIGNAL \read_mux_1|Mux30~14_combout\ : std_logic;
SIGNAL \decoder|Ram0~39_combout\ : std_logic;
SIGNAL \decoder|Ram0~41_combout\ : std_logic;
SIGNAL \read_mux_1|Mux30~15_combout\ : std_logic;
SIGNAL \read_mux_1|Mux30~12_combout\ : std_logic;
SIGNAL \read_mux_1|Mux30~13_combout\ : std_logic;
SIGNAL \read_mux_1|Mux30~16_combout\ : std_logic;
SIGNAL \decoder|Ram0~35_combout\ : std_logic;
SIGNAL \read_mux_1|Mux30~11_combout\ : std_logic;
SIGNAL \read_mux_1|Mux30~19_combout\ : std_logic;
SIGNAL \decoder|Ram0~17_combout\ : std_logic;
SIGNAL \decoder|Ram0~19_combout\ : std_logic;
SIGNAL \read_mux_1|Mux30~5_combout\ : std_logic;
SIGNAL \read_mux_1|Mux30~6_combout\ : std_logic;
SIGNAL \decoder|Ram0~10_combout\ : std_logic;
SIGNAL \decoder|Ram0~11_combout\ : std_logic;
SIGNAL \read_mux_1|Mux30~1_combout\ : std_logic;
SIGNAL \decoder|Ram0~21_combout\ : std_logic;
SIGNAL \decoder|Ram0~4_combout\ : std_logic;
SIGNAL \decoder|Ram0~22_combout\ : std_logic;
SIGNAL \read_mux_1|Mux30~7_combout\ : std_logic;
SIGNAL \read_mux_1|Mux30~8_combout\ : std_logic;
SIGNAL \read_mux_1|Mux30~9_combout\ : std_logic;
SIGNAL \read_mux_1|Mux30~20_combout\ : std_logic;
SIGNAL \decoder|Ram0~46_combout\ : std_logic;
SIGNAL \decoder|Ram0~45_combout\ : std_logic;
SIGNAL \read_mux_1|Mux29~17_combout\ : std_logic;
SIGNAL \read_mux_1|Mux29~18_combout\ : std_logic;
SIGNAL \read_mux_1|Mux29~10_combout\ : std_logic;
SIGNAL \read_mux_1|Mux29~11_combout\ : std_logic;
SIGNAL \read_mux_1|Mux29~19_combout\ : std_logic;
SIGNAL \read_mux_1|Mux29~8_combout\ : std_logic;
SIGNAL \decoder|Ram0~16_combout\ : std_logic;
SIGNAL \read_mux_1|Mux29~4_combout\ : std_logic;
SIGNAL \read_mux_1|Mux29~5_combout\ : std_logic;
SIGNAL \read_mux_1|Mux29~6_combout\ : std_logic;
SIGNAL \read_mux_1|Mux29~9_combout\ : std_logic;
SIGNAL \read_mux_1|Mux29~20_combout\ : std_logic;
SIGNAL \decoder|Ram0~7_combout\ : std_logic;
SIGNAL \decoder|Ram0~3_combout\ : std_logic;
SIGNAL \decoder|Ram0~5_combout\ : std_logic;
SIGNAL \decoder|Ram0~1_combout\ : std_logic;
SIGNAL \read_mux_1|Mux28~2_combout\ : std_logic;
SIGNAL \read_mux_1|Mux28~3_combout\ : std_logic;
SIGNAL \decoder|Ram0~12_combout\ : std_logic;
SIGNAL \decoder|Ram0~18_combout\ : std_logic;
SIGNAL \read_mux_1|Mux28~4_combout\ : std_logic;
SIGNAL \read_mux_1|Mux28~5_combout\ : std_logic;
SIGNAL \read_mux_1|Mux28~6_combout\ : std_logic;
SIGNAL \read_mux_1|Mux28~7_combout\ : std_logic;
SIGNAL \read_mux_1|Mux28~8_combout\ : std_logic;
SIGNAL \read_mux_1|Mux28~9_combout\ : std_logic;
SIGNAL \read_mux_1|Mux28~12_combout\ : std_logic;
SIGNAL \read_mux_1|Mux28~13_combout\ : std_logic;
SIGNAL \read_mux_1|Mux28~16_combout\ : std_logic;
SIGNAL \read_mux_1|Mux28~11_combout\ : std_logic;
SIGNAL \read_mux_1|Mux28~19_combout\ : std_logic;
SIGNAL \read_mux_1|Mux28~20_combout\ : std_logic;
SIGNAL \read_mux_1|Mux27~18_combout\ : std_logic;
SIGNAL \read_mux_1|Mux27~13_combout\ : std_logic;
SIGNAL \read_mux_1|Mux27~14_combout\ : std_logic;
SIGNAL \read_mux_1|Mux27~15_combout\ : std_logic;
SIGNAL \read_mux_1|Mux27~16_combout\ : std_logic;
SIGNAL \read_mux_1|Mux27~19_combout\ : std_logic;
SIGNAL \read_mux_1|Mux27~4_combout\ : std_logic;
SIGNAL \read_mux_1|Mux27~5_combout\ : std_logic;
SIGNAL \read_mux_1|Mux27~2_combout\ : std_logic;
SIGNAL \read_mux_1|Mux27~3_combout\ : std_logic;
SIGNAL \read_mux_1|Mux27~6_combout\ : std_logic;
SIGNAL \read_mux_1|Mux27~8_combout\ : std_logic;
SIGNAL \read_mux_1|Mux27~9_combout\ : std_logic;
SIGNAL \read_mux_1|Mux27~20_combout\ : std_logic;
SIGNAL \read_mux_1|Mux26~11_combout\ : std_logic;
SIGNAL \read_mux_1|Mux26~14_combout\ : std_logic;
SIGNAL \read_mux_1|Mux26~15_combout\ : std_logic;
SIGNAL \read_mux_1|Mux26~16_combout\ : std_logic;
SIGNAL \read_mux_1|Mux26~19_combout\ : std_logic;
SIGNAL \read_mux_1|Mux26~7_combout\ : std_logic;
SIGNAL \read_mux_1|Mux26~8_combout\ : std_logic;
SIGNAL \read_mux_1|Mux26~2_combout\ : std_logic;
SIGNAL \read_mux_1|Mux26~3_combout\ : std_logic;
SIGNAL \read_mux_1|Mux26~6_combout\ : std_logic;
SIGNAL \read_mux_1|Mux26~9_combout\ : std_logic;
SIGNAL \read_mux_1|Mux26~20_combout\ : std_logic;
SIGNAL \read_mux_1|Mux25~17_combout\ : std_logic;
SIGNAL \read_mux_1|Mux25~18_combout\ : std_logic;
SIGNAL \read_mux_1|Mux25~10_combout\ : std_logic;
SIGNAL \read_mux_1|Mux25~11_combout\ : std_logic;
SIGNAL \read_mux_1|Mux25~19_combout\ : std_logic;
SIGNAL \decoder|Ram0~13_combout\ : std_logic;
SIGNAL \read_mux_1|Mux25~2_combout\ : std_logic;
SIGNAL \read_mux_1|Mux25~3_combout\ : std_logic;
SIGNAL \read_mux_1|Mux25~6_combout\ : std_logic;
SIGNAL \read_mux_1|Mux25~7_combout\ : std_logic;
SIGNAL \read_mux_1|Mux25~8_combout\ : std_logic;
SIGNAL \read_mux_1|Mux25~9_combout\ : std_logic;
SIGNAL \read_mux_1|Mux25~20_combout\ : std_logic;
SIGNAL \read_mux_1|Mux24~11_combout\ : std_logic;
SIGNAL \read_mux_1|Mux24~15_combout\ : std_logic;
SIGNAL \read_mux_1|Mux24~16_combout\ : std_logic;
SIGNAL \read_mux_1|Mux24~19_combout\ : std_logic;
SIGNAL \read_mux_1|Mux24~4_combout\ : std_logic;
SIGNAL \read_mux_1|Mux24~5_combout\ : std_logic;
SIGNAL \read_mux_1|Mux24~2_combout\ : std_logic;
SIGNAL \read_mux_1|Mux24~3_combout\ : std_logic;
SIGNAL \read_mux_1|Mux24~6_combout\ : std_logic;
SIGNAL \read_mux_1|Mux24~8_combout\ : std_logic;
SIGNAL \read_mux_1|Mux24~9_combout\ : std_logic;
SIGNAL \read_mux_1|Mux24~20_combout\ : std_logic;
SIGNAL \read_mux_1|Mux23~0_combout\ : std_logic;
SIGNAL \read_mux_1|Mux23~1_combout\ : std_logic;
SIGNAL \read_mux_1|Mux23~7_combout\ : std_logic;
SIGNAL \read_mux_1|Mux23~8_combout\ : std_logic;
SIGNAL \read_mux_1|Mux23~9_combout\ : std_logic;
SIGNAL \read_mux_1|Mux23~17_combout\ : std_logic;
SIGNAL \read_mux_1|Mux23~18_combout\ : std_logic;
SIGNAL \read_mux_1|Mux23~12_combout\ : std_logic;
SIGNAL \read_mux_1|Mux23~13_combout\ : std_logic;
SIGNAL \read_mux_1|Mux23~16_combout\ : std_logic;
SIGNAL \read_mux_1|Mux23~19_combout\ : std_logic;
SIGNAL \read_mux_1|Mux23~20_combout\ : std_logic;
SIGNAL \read_mux_1|Mux22~7_combout\ : std_logic;
SIGNAL \read_mux_1|Mux22~8_combout\ : std_logic;
SIGNAL \read_mux_1|Mux22~4_combout\ : std_logic;
SIGNAL \read_mux_1|Mux22~5_combout\ : std_logic;
SIGNAL \read_mux_1|Mux22~6_combout\ : std_logic;
SIGNAL \read_mux_1|Mux22~9_combout\ : std_logic;
SIGNAL \read_mux_1|Mux22~11_combout\ : std_logic;
SIGNAL \read_mux_1|Mux22~18_combout\ : std_logic;
SIGNAL \read_mux_1|Mux22~19_combout\ : std_logic;
SIGNAL \read_mux_1|Mux22~20_combout\ : std_logic;
SIGNAL \read_mux_1|Mux21~8_combout\ : std_logic;
SIGNAL \read_mux_1|Mux21~2_combout\ : std_logic;
SIGNAL \read_mux_1|Mux21~3_combout\ : std_logic;
SIGNAL \read_mux_1|Mux21~6_combout\ : std_logic;
SIGNAL \read_mux_1|Mux21~9_combout\ : std_logic;
SIGNAL \read_mux_1|Mux21~12_combout\ : std_logic;
SIGNAL \read_mux_1|Mux21~13_combout\ : std_logic;
SIGNAL \read_mux_1|Mux21~14_combout\ : std_logic;
SIGNAL \read_mux_1|Mux21~15_combout\ : std_logic;
SIGNAL \read_mux_1|Mux21~16_combout\ : std_logic;
SIGNAL \read_mux_1|Mux21~10_combout\ : std_logic;
SIGNAL \read_mux_1|Mux21~11_combout\ : std_logic;
SIGNAL \read_mux_1|Mux21~19_combout\ : std_logic;
SIGNAL \read_mux_1|Mux21~20_combout\ : std_logic;
SIGNAL \read_mux_1|Mux20~8_combout\ : std_logic;
SIGNAL \read_mux_1|Mux20~5_combout\ : std_logic;
SIGNAL \read_mux_1|Mux20~6_combout\ : std_logic;
SIGNAL \read_mux_1|Mux20~9_combout\ : std_logic;
SIGNAL \read_mux_1|Mux20~10_combout\ : std_logic;
SIGNAL \read_mux_1|Mux20~11_combout\ : std_logic;
SIGNAL \read_mux_1|Mux20~15_combout\ : std_logic;
SIGNAL \read_mux_1|Mux20~16_combout\ : std_logic;
SIGNAL \read_mux_1|Mux20~19_combout\ : std_logic;
SIGNAL \read_mux_1|Mux20~20_combout\ : std_logic;
SIGNAL \read_mux_1|Mux19~10_combout\ : std_logic;
SIGNAL \read_mux_1|Mux19~11_combout\ : std_logic;
SIGNAL \read_mux_1|Mux19~17_combout\ : std_logic;
SIGNAL \read_mux_1|Mux19~18_combout\ : std_logic;
SIGNAL \read_mux_1|Mux19~19_combout\ : std_logic;
SIGNAL \read_mux_1|Mux19~7_combout\ : std_logic;
SIGNAL \read_mux_1|Mux19~8_combout\ : std_logic;
SIGNAL \read_mux_1|Mux19~4_combout\ : std_logic;
SIGNAL \read_mux_1|Mux19~5_combout\ : std_logic;
SIGNAL \read_mux_1|Mux19~6_combout\ : std_logic;
SIGNAL \read_mux_1|Mux19~9_combout\ : std_logic;
SIGNAL \read_mux_1|Mux19~20_combout\ : std_logic;
SIGNAL \read_mux_1|Mux18~11_combout\ : std_logic;
SIGNAL \read_mux_1|Mux18~18_combout\ : std_logic;
SIGNAL \read_mux_1|Mux18~19_combout\ : std_logic;
SIGNAL \read_mux_1|Mux18~4_combout\ : std_logic;
SIGNAL \read_mux_1|Mux18~5_combout\ : std_logic;
SIGNAL \read_mux_1|Mux18~6_combout\ : std_logic;
SIGNAL \read_mux_1|Mux18~7_combout\ : std_logic;
SIGNAL \read_mux_1|Mux18~8_combout\ : std_logic;
SIGNAL \read_mux_1|Mux18~9_combout\ : std_logic;
SIGNAL \read_mux_1|Mux18~20_combout\ : std_logic;
SIGNAL \read_mux_1|Mux17~4_combout\ : std_logic;
SIGNAL \read_mux_1|Mux17~5_combout\ : std_logic;
SIGNAL \read_mux_1|Mux17~6_combout\ : std_logic;
SIGNAL \read_mux_1|Mux17~1_combout\ : std_logic;
SIGNAL \read_mux_1|Mux17~7_combout\ : std_logic;
SIGNAL \read_mux_1|Mux17~8_combout\ : std_logic;
SIGNAL \read_mux_1|Mux17~9_combout\ : std_logic;
SIGNAL \read_mux_1|Mux17~17_combout\ : std_logic;
SIGNAL \read_mux_1|Mux17~18_combout\ : std_logic;
SIGNAL \read_mux_1|Mux17~11_combout\ : std_logic;
SIGNAL \read_mux_1|Mux17~13_combout\ : std_logic;
SIGNAL \read_mux_1|Mux17~15_combout\ : std_logic;
SIGNAL \read_mux_1|Mux17~16_combout\ : std_logic;
SIGNAL \read_mux_1|Mux17~19_combout\ : std_logic;
SIGNAL \read_mux_1|Mux17~20_combout\ : std_logic;
SIGNAL \read_mux_1|Mux16~2_combout\ : std_logic;
SIGNAL \read_mux_1|Mux16~3_combout\ : std_logic;
SIGNAL \read_mux_1|Mux16~6_combout\ : std_logic;
SIGNAL \read_mux_1|Mux16~7_combout\ : std_logic;
SIGNAL \read_mux_1|Mux16~8_combout\ : std_logic;
SIGNAL \read_mux_1|Mux16~9_combout\ : std_logic;
SIGNAL \read_mux_1|Mux16~10_combout\ : std_logic;
SIGNAL \read_mux_1|Mux16~11_combout\ : std_logic;
SIGNAL \read_mux_1|Mux16~17_combout\ : std_logic;
SIGNAL \read_mux_1|Mux16~18_combout\ : std_logic;
SIGNAL \read_mux_1|Mux16~19_combout\ : std_logic;
SIGNAL \read_mux_1|Mux16~20_combout\ : std_logic;
SIGNAL \read_mux_1|Mux15~12_combout\ : std_logic;
SIGNAL \read_mux_1|Mux15~13_combout\ : std_logic;
SIGNAL \read_mux_1|Mux15~14_combout\ : std_logic;
SIGNAL \read_mux_1|Mux15~15_combout\ : std_logic;
SIGNAL \read_mux_1|Mux15~16_combout\ : std_logic;
SIGNAL \read_mux_1|Mux15~11_combout\ : std_logic;
SIGNAL \read_mux_1|Mux15~19_combout\ : std_logic;
SIGNAL \read_mux_1|Mux15~4_combout\ : std_logic;
SIGNAL \read_mux_1|Mux15~5_combout\ : std_logic;
SIGNAL \read_mux_1|Mux15~6_combout\ : std_logic;
SIGNAL \read_mux_1|Mux15~7_combout\ : std_logic;
SIGNAL \read_mux_1|Mux15~8_combout\ : std_logic;
SIGNAL \read_mux_1|Mux15~9_combout\ : std_logic;
SIGNAL \read_mux_1|Mux15~20_combout\ : std_logic;
SIGNAL \read_mux_1|Mux14~8_combout\ : std_logic;
SIGNAL \read_mux_1|Mux14~0_combout\ : std_logic;
SIGNAL \read_mux_1|Mux14~1_combout\ : std_logic;
SIGNAL \read_mux_1|Mux14~9_combout\ : std_logic;
SIGNAL \read_mux_1|Mux14~17_combout\ : std_logic;
SIGNAL \read_mux_1|Mux14~18_combout\ : std_logic;
SIGNAL \read_mux_1|Mux14~10_combout\ : std_logic;
SIGNAL \read_mux_1|Mux14~11_combout\ : std_logic;
SIGNAL \read_mux_1|Mux14~19_combout\ : std_logic;
SIGNAL \read_mux_1|Mux14~20_combout\ : std_logic;
SIGNAL \read_mux_1|Mux13~10_combout\ : std_logic;
SIGNAL \read_mux_1|Mux13~11_combout\ : std_logic;
SIGNAL \read_mux_1|Mux13~14_combout\ : std_logic;
SIGNAL \read_mux_1|Mux13~15_combout\ : std_logic;
SIGNAL \read_mux_1|Mux13~16_combout\ : std_logic;
SIGNAL \read_mux_1|Mux13~19_combout\ : std_logic;
SIGNAL \read_mux_1|Mux13~0_combout\ : std_logic;
SIGNAL \read_mux_1|Mux13~1_combout\ : std_logic;
SIGNAL \read_mux_1|Mux13~7_combout\ : std_logic;
SIGNAL \read_mux_1|Mux13~8_combout\ : std_logic;
SIGNAL \read_mux_1|Mux13~9_combout\ : std_logic;
SIGNAL \read_mux_1|Mux13~20_combout\ : std_logic;
SIGNAL \read_mux_1|Mux12~12_combout\ : std_logic;
SIGNAL \read_mux_1|Mux12~13_combout\ : std_logic;
SIGNAL \read_mux_1|Mux12~16_combout\ : std_logic;
SIGNAL \read_mux_1|Mux12~18_combout\ : std_logic;
SIGNAL \read_mux_1|Mux12~19_combout\ : std_logic;
SIGNAL \read_mux_1|Mux12~7_combout\ : std_logic;
SIGNAL \read_mux_1|Mux12~8_combout\ : std_logic;
SIGNAL \read_mux_1|Mux12~0_combout\ : std_logic;
SIGNAL \read_mux_1|Mux12~1_combout\ : std_logic;
SIGNAL \read_mux_1|Mux12~9_combout\ : std_logic;
SIGNAL \read_mux_1|Mux12~20_combout\ : std_logic;
SIGNAL \read_mux_1|Mux11~11_combout\ : std_logic;
SIGNAL \read_mux_1|Mux11~17_combout\ : std_logic;
SIGNAL \read_mux_1|Mux11~18_combout\ : std_logic;
SIGNAL \read_mux_1|Mux11~19_combout\ : std_logic;
SIGNAL \read_mux_1|Mux11~0_combout\ : std_logic;
SIGNAL \read_mux_1|Mux11~1_combout\ : std_logic;
SIGNAL \read_mux_1|Mux11~3_combout\ : std_logic;
SIGNAL \read_mux_1|Mux11~5_combout\ : std_logic;
SIGNAL \read_mux_1|Mux11~6_combout\ : std_logic;
SIGNAL \read_mux_1|Mux11~9_combout\ : std_logic;
SIGNAL \read_mux_1|Mux11~20_combout\ : std_logic;
SIGNAL \read_mux_1|Mux10~18_combout\ : std_logic;
SIGNAL \read_mux_1|Mux10~11_combout\ : std_logic;
SIGNAL \read_mux_1|Mux10~12_combout\ : std_logic;
SIGNAL \read_mux_1|Mux10~13_combout\ : std_logic;
SIGNAL \read_mux_1|Mux10~16_combout\ : std_logic;
SIGNAL \read_mux_1|Mux10~19_combout\ : std_logic;
SIGNAL \read_mux_1|Mux10~8_combout\ : std_logic;
SIGNAL \read_mux_1|Mux10~4_combout\ : std_logic;
SIGNAL \read_mux_1|Mux10~5_combout\ : std_logic;
SIGNAL \read_mux_1|Mux10~6_combout\ : std_logic;
SIGNAL \read_mux_1|Mux10~9_combout\ : std_logic;
SIGNAL \read_mux_1|Mux10~20_combout\ : std_logic;
SIGNAL \read_mux_1|Mux9~8_combout\ : std_logic;
SIGNAL \read_mux_1|Mux9~1_combout\ : std_logic;
SIGNAL \read_mux_1|Mux9~9_combout\ : std_logic;
SIGNAL \read_mux_1|Mux9~10_combout\ : std_logic;
SIGNAL \read_mux_1|Mux9~11_combout\ : std_logic;
SIGNAL \read_mux_1|Mux9~18_combout\ : std_logic;
SIGNAL \read_mux_1|Mux9~19_combout\ : std_logic;
SIGNAL \read_mux_1|Mux9~20_combout\ : std_logic;
SIGNAL \read_mux_1|Mux8~10_combout\ : std_logic;
SIGNAL \read_mux_1|Mux8~11_combout\ : std_logic;
SIGNAL \read_mux_1|Mux8~17_combout\ : std_logic;
SIGNAL \read_mux_1|Mux8~18_combout\ : std_logic;
SIGNAL \read_mux_1|Mux8~15_combout\ : std_logic;
SIGNAL \read_mux_1|Mux8~16_combout\ : std_logic;
SIGNAL \read_mux_1|Mux8~19_combout\ : std_logic;
SIGNAL \read_mux_1|Mux8~4_combout\ : std_logic;
SIGNAL \read_mux_1|Mux8~5_combout\ : std_logic;
SIGNAL \read_mux_1|Mux8~6_combout\ : std_logic;
SIGNAL \read_mux_1|Mux8~7_combout\ : std_logic;
SIGNAL \read_mux_1|Mux8~8_combout\ : std_logic;
SIGNAL \read_mux_1|Mux8~9_combout\ : std_logic;
SIGNAL \read_mux_1|Mux8~20_combout\ : std_logic;
SIGNAL \read_mux_1|Mux7~4_combout\ : std_logic;
SIGNAL \read_mux_1|Mux7~5_combout\ : std_logic;
SIGNAL \read_mux_1|Mux7~3_combout\ : std_logic;
SIGNAL \read_mux_1|Mux7~6_combout\ : std_logic;
SIGNAL \read_mux_1|Mux7~0_combout\ : std_logic;
SIGNAL \read_mux_1|Mux7~1_combout\ : std_logic;
SIGNAL \read_mux_1|Mux7~9_combout\ : std_logic;
SIGNAL \read_mux_1|Mux7~18_combout\ : std_logic;
SIGNAL \read_mux_1|Mux7~11_combout\ : std_logic;
SIGNAL \read_mux_1|Mux7~19_combout\ : std_logic;
SIGNAL \read_mux_1|Mux7~20_combout\ : std_logic;
SIGNAL \read_mux_1|Mux6~7_combout\ : std_logic;
SIGNAL \read_mux_1|Mux6~8_combout\ : std_logic;
SIGNAL \read_mux_1|Mux6~1_combout\ : std_logic;
SIGNAL \read_mux_1|Mux6~9_combout\ : std_logic;
SIGNAL \read_mux_1|Mux6~11_combout\ : std_logic;
SIGNAL \read_mux_1|Mux6~18_combout\ : std_logic;
SIGNAL \read_mux_1|Mux6~15_combout\ : std_logic;
SIGNAL \read_mux_1|Mux6~13_combout\ : std_logic;
SIGNAL \read_mux_1|Mux6~16_combout\ : std_logic;
SIGNAL \read_mux_1|Mux6~19_combout\ : std_logic;
SIGNAL \read_mux_1|Mux6~20_combout\ : std_logic;
SIGNAL \read_mux_1|Mux5~0_combout\ : std_logic;
SIGNAL \read_mux_1|Mux5~1_combout\ : std_logic;
SIGNAL \read_mux_1|Mux5~7_combout\ : std_logic;
SIGNAL \read_mux_1|Mux5~8_combout\ : std_logic;
SIGNAL \read_mux_1|Mux5~9_combout\ : std_logic;
SIGNAL \read_mux_1|Mux5~13_combout\ : std_logic;
SIGNAL \read_mux_1|Mux5~15_combout\ : std_logic;
SIGNAL \read_mux_1|Mux5~16_combout\ : std_logic;
SIGNAL \read_mux_1|Mux5~10_combout\ : std_logic;
SIGNAL \read_mux_1|Mux5~11_combout\ : std_logic;
SIGNAL \read_mux_1|Mux5~19_combout\ : std_logic;
SIGNAL \read_mux_1|Mux5~20_combout\ : std_logic;
SIGNAL \read_mux_1|Mux4~5_combout\ : std_logic;
SIGNAL \read_mux_1|Mux4~6_combout\ : std_logic;
SIGNAL \read_mux_1|Mux4~0_combout\ : std_logic;
SIGNAL \read_mux_1|Mux4~1_combout\ : std_logic;
SIGNAL \read_mux_1|Mux4~9_combout\ : std_logic;
SIGNAL \read_mux_1|Mux4~15_combout\ : std_logic;
SIGNAL \read_mux_1|Mux4~16_combout\ : std_logic;
SIGNAL \read_mux_1|Mux4~17_combout\ : std_logic;
SIGNAL \read_mux_1|Mux4~18_combout\ : std_logic;
SIGNAL \read_mux_1|Mux4~19_combout\ : std_logic;
SIGNAL \read_mux_1|Mux4~20_combout\ : std_logic;
SIGNAL \read_mux_1|Mux3~0_combout\ : std_logic;
SIGNAL \read_mux_1|Mux3~1_combout\ : std_logic;
SIGNAL \read_mux_1|Mux3~8_combout\ : std_logic;
SIGNAL \read_mux_1|Mux3~9_combout\ : std_logic;
SIGNAL \read_mux_1|Mux3~10_combout\ : std_logic;
SIGNAL \read_mux_1|Mux3~11_combout\ : std_logic;
SIGNAL \read_mux_1|Mux3~13_combout\ : std_logic;
SIGNAL \read_mux_1|Mux3~15_combout\ : std_logic;
SIGNAL \read_mux_1|Mux3~16_combout\ : std_logic;
SIGNAL \read_mux_1|Mux3~19_combout\ : std_logic;
SIGNAL \read_mux_1|Mux3~20_combout\ : std_logic;
SIGNAL \read_mux_1|Mux2~1_combout\ : std_logic;
SIGNAL \read_mux_1|Mux2~7_combout\ : std_logic;
SIGNAL \read_mux_1|Mux2~8_combout\ : std_logic;
SIGNAL \read_mux_1|Mux2~9_combout\ : std_logic;
SIGNAL \read_mux_1|Mux2~11_combout\ : std_logic;
SIGNAL \read_mux_1|Mux2~15_combout\ : std_logic;
SIGNAL \read_mux_1|Mux2~16_combout\ : std_logic;
SIGNAL \read_mux_1|Mux2~18_combout\ : std_logic;
SIGNAL \read_mux_1|Mux2~19_combout\ : std_logic;
SIGNAL \read_mux_1|Mux2~20_combout\ : std_logic;
SIGNAL \read_mux_1|Mux1~8_combout\ : std_logic;
SIGNAL \read_mux_1|Mux1~2_combout\ : std_logic;
SIGNAL \read_mux_1|Mux1~3_combout\ : std_logic;
SIGNAL \read_mux_1|Mux1~6_combout\ : std_logic;
SIGNAL \read_mux_1|Mux1~9_combout\ : std_logic;
SIGNAL \read_mux_1|Mux1~13_combout\ : std_logic;
SIGNAL \read_mux_1|Mux1~16_combout\ : std_logic;
SIGNAL \read_mux_1|Mux1~10_combout\ : std_logic;
SIGNAL \read_mux_1|Mux1~11_combout\ : std_logic;
SIGNAL \read_mux_1|Mux1~19_combout\ : std_logic;
SIGNAL \read_mux_1|Mux1~20_combout\ : std_logic;
SIGNAL \read_mux_1|Mux0~2_combout\ : std_logic;
SIGNAL \read_mux_1|Mux0~3_combout\ : std_logic;
SIGNAL \read_mux_1|Mux0~6_combout\ : std_logic;
SIGNAL \read_mux_1|Mux0~7_combout\ : std_logic;
SIGNAL \read_mux_1|Mux0~8_combout\ : std_logic;
SIGNAL \read_mux_1|Mux0~9_combout\ : std_logic;
SIGNAL \read_mux_1|Mux0~18_combout\ : std_logic;
SIGNAL \read_mux_1|Mux0~12_combout\ : std_logic;
SIGNAL \read_mux_1|Mux0~13_combout\ : std_logic;
SIGNAL \read_mux_1|Mux0~16_combout\ : std_logic;
SIGNAL \read_mux_1|Mux0~19_combout\ : std_logic;
SIGNAL \read_mux_1|Mux0~20_combout\ : std_logic;
SIGNAL \read_mux_2|Mux31~17_combout\ : std_logic;
SIGNAL \read_mux_2|Mux31~18_combout\ : std_logic;
SIGNAL \read_mux_2|Mux31~12_combout\ : std_logic;
SIGNAL \read_mux_2|Mux31~13_combout\ : std_logic;
SIGNAL \read_mux_2|Mux31~16_combout\ : std_logic;
SIGNAL \read_mux_2|Mux31~19_combout\ : std_logic;
SIGNAL \read_mux_2|Mux31~7_combout\ : std_logic;
SIGNAL \read_mux_2|Mux31~8_combout\ : std_logic;
SIGNAL \read_mux_2|Mux31~4_combout\ : std_logic;
SIGNAL \read_mux_2|Mux31~5_combout\ : std_logic;
SIGNAL \read_mux_2|Mux31~6_combout\ : std_logic;
SIGNAL \read_mux_2|Mux31~9_combout\ : std_logic;
SIGNAL \read_mux_2|Mux31~20_combout\ : std_logic;
SIGNAL \read_mux_2|Mux30~2_combout\ : std_logic;
SIGNAL \read_mux_2|Mux30~3_combout\ : std_logic;
SIGNAL \read_mux_2|Mux30~6_combout\ : std_logic;
SIGNAL \read_mux_2|Mux30~7_combout\ : std_logic;
SIGNAL \read_mux_2|Mux30~8_combout\ : std_logic;
SIGNAL \read_mux_2|Mux30~9_combout\ : std_logic;
SIGNAL \read_mux_2|Mux30~12_combout\ : std_logic;
SIGNAL \read_mux_2|Mux30~13_combout\ : std_logic;
SIGNAL \read_mux_2|Mux30~15_combout\ : std_logic;
SIGNAL \read_mux_2|Mux30~16_combout\ : std_logic;
SIGNAL \read_mux_2|Mux30~17_combout\ : std_logic;
SIGNAL \read_mux_2|Mux30~18_combout\ : std_logic;
SIGNAL \read_mux_2|Mux30~19_combout\ : std_logic;
SIGNAL \read_mux_2|Mux30~20_combout\ : std_logic;
SIGNAL \read_mux_2|Mux29~12_combout\ : std_logic;
SIGNAL \read_mux_2|Mux29~13_combout\ : std_logic;
SIGNAL \read_mux_2|Mux29~15_combout\ : std_logic;
SIGNAL \read_mux_2|Mux29~16_combout\ : std_logic;
SIGNAL \read_mux_2|Mux29~10_combout\ : std_logic;
SIGNAL \read_mux_2|Mux29~11_combout\ : std_logic;
SIGNAL \read_mux_2|Mux29~19_combout\ : std_logic;
SIGNAL \read_mux_2|Mux29~4_combout\ : std_logic;
SIGNAL \read_mux_2|Mux29~5_combout\ : std_logic;
SIGNAL \read_mux_2|Mux29~6_combout\ : std_logic;
SIGNAL \read_mux_2|Mux29~0_combout\ : std_logic;
SIGNAL \read_mux_2|Mux29~1_combout\ : std_logic;
SIGNAL \read_mux_2|Mux29~9_combout\ : std_logic;
SIGNAL \read_mux_2|Mux29~20_combout\ : std_logic;
SIGNAL \read_mux_2|Mux28~7_combout\ : std_logic;
SIGNAL \read_mux_2|Mux28~8_combout\ : std_logic;
SIGNAL \read_mux_2|Mux28~4_combout\ : std_logic;
SIGNAL \read_mux_2|Mux28~5_combout\ : std_logic;
SIGNAL \read_mux_2|Mux28~6_combout\ : std_logic;
SIGNAL \read_mux_2|Mux28~9_combout\ : std_logic;
SIGNAL \read_mux_2|Mux28~17_combout\ : std_logic;
SIGNAL \read_mux_2|Mux28~18_combout\ : std_logic;
SIGNAL \read_mux_2|Mux28~10_combout\ : std_logic;
SIGNAL \read_mux_2|Mux28~11_combout\ : std_logic;
SIGNAL \read_mux_2|Mux28~19_combout\ : std_logic;
SIGNAL \read_mux_2|Mux28~20_combout\ : std_logic;
SIGNAL \read_mux_2|Mux27~0_combout\ : std_logic;
SIGNAL \read_mux_2|Mux27~1_combout\ : std_logic;
SIGNAL \read_mux_2|Mux27~7_combout\ : std_logic;
SIGNAL \read_mux_2|Mux27~8_combout\ : std_logic;
SIGNAL \read_mux_2|Mux27~9_combout\ : std_logic;
SIGNAL \read_mux_2|Mux27~18_combout\ : std_logic;
SIGNAL \read_mux_2|Mux27~10_combout\ : std_logic;
SIGNAL \read_mux_2|Mux27~11_combout\ : std_logic;
SIGNAL \read_mux_2|Mux27~19_combout\ : std_logic;
SIGNAL \read_mux_2|Mux27~20_combout\ : std_logic;
SIGNAL \read_mux_2|Mux26~7_combout\ : std_logic;
SIGNAL \read_mux_2|Mux26~8_combout\ : std_logic;
SIGNAL \read_mux_2|Mux26~0_combout\ : std_logic;
SIGNAL \read_mux_2|Mux26~1_combout\ : std_logic;
SIGNAL \read_mux_2|Mux26~9_combout\ : std_logic;
SIGNAL \read_mux_2|Mux26~17_combout\ : std_logic;
SIGNAL \read_mux_2|Mux26~18_combout\ : std_logic;
SIGNAL \read_mux_2|Mux26~10_combout\ : std_logic;
SIGNAL \read_mux_2|Mux26~11_combout\ : std_logic;
SIGNAL \read_mux_2|Mux26~15_combout\ : std_logic;
SIGNAL \read_mux_2|Mux26~13_combout\ : std_logic;
SIGNAL \read_mux_2|Mux26~16_combout\ : std_logic;
SIGNAL \read_mux_2|Mux26~19_combout\ : std_logic;
SIGNAL \read_mux_2|Mux26~20_combout\ : std_logic;
SIGNAL \read_mux_2|Mux25~3_combout\ : std_logic;
SIGNAL \read_mux_2|Mux25~6_combout\ : std_logic;
SIGNAL \read_mux_2|Mux25~7_combout\ : std_logic;
SIGNAL \read_mux_2|Mux25~8_combout\ : std_logic;
SIGNAL \read_mux_2|Mux25~9_combout\ : std_logic;
SIGNAL \read_mux_2|Mux25~17_combout\ : std_logic;
SIGNAL \read_mux_2|Mux25~18_combout\ : std_logic;
SIGNAL \read_mux_2|Mux25~13_combout\ : std_logic;
SIGNAL \read_mux_2|Mux25~14_combout\ : std_logic;
SIGNAL \read_mux_2|Mux25~15_combout\ : std_logic;
SIGNAL \read_mux_2|Mux25~16_combout\ : std_logic;
SIGNAL \read_mux_2|Mux25~11_combout\ : std_logic;
SIGNAL \read_mux_2|Mux25~19_combout\ : std_logic;
SIGNAL \read_mux_2|Mux25~20_combout\ : std_logic;
SIGNAL \read_mux_2|Mux24~8_combout\ : std_logic;
SIGNAL \read_mux_2|Mux24~1_combout\ : std_logic;
SIGNAL \read_mux_2|Mux24~9_combout\ : std_logic;
SIGNAL \read_mux_2|Mux24~17_combout\ : std_logic;
SIGNAL \read_mux_2|Mux24~18_combout\ : std_logic;
SIGNAL \read_mux_2|Mux24~15_combout\ : std_logic;
SIGNAL \read_mux_2|Mux24~12_combout\ : std_logic;
SIGNAL \read_mux_2|Mux24~13_combout\ : std_logic;
SIGNAL \read_mux_2|Mux24~16_combout\ : std_logic;
SIGNAL \read_mux_2|Mux24~19_combout\ : std_logic;
SIGNAL \read_mux_2|Mux24~20_combout\ : std_logic;
SIGNAL \read_mux_2|Mux23~3_combout\ : std_logic;
SIGNAL \read_mux_2|Mux23~4_combout\ : std_logic;
SIGNAL \read_mux_2|Mux23~5_combout\ : std_logic;
SIGNAL \read_mux_2|Mux23~6_combout\ : std_logic;
SIGNAL \read_mux_2|Mux23~8_combout\ : std_logic;
SIGNAL \read_mux_2|Mux23~9_combout\ : std_logic;
SIGNAL \read_mux_2|Mux23~12_combout\ : std_logic;
SIGNAL \read_mux_2|Mux23~13_combout\ : std_logic;
SIGNAL \read_mux_2|Mux23~14_combout\ : std_logic;
SIGNAL \read_mux_2|Mux23~15_combout\ : std_logic;
SIGNAL \read_mux_2|Mux23~16_combout\ : std_logic;
SIGNAL \read_mux_2|Mux23~11_combout\ : std_logic;
SIGNAL \read_mux_2|Mux23~17_combout\ : std_logic;
SIGNAL \read_mux_2|Mux23~18_combout\ : std_logic;
SIGNAL \read_mux_2|Mux23~19_combout\ : std_logic;
SIGNAL \read_mux_2|Mux23~20_combout\ : std_logic;
SIGNAL \read_mux_2|Mux22~17_combout\ : std_logic;
SIGNAL \read_mux_2|Mux22~18_combout\ : std_logic;
SIGNAL \read_mux_2|Mux22~14_combout\ : std_logic;
SIGNAL \read_mux_2|Mux22~15_combout\ : std_logic;
SIGNAL \read_mux_2|Mux22~12_combout\ : std_logic;
SIGNAL \read_mux_2|Mux22~13_combout\ : std_logic;
SIGNAL \read_mux_2|Mux22~16_combout\ : std_logic;
SIGNAL \read_mux_2|Mux22~11_combout\ : std_logic;
SIGNAL \read_mux_2|Mux22~19_combout\ : std_logic;
SIGNAL \read_mux_2|Mux22~3_combout\ : std_logic;
SIGNAL \read_mux_2|Mux22~6_combout\ : std_logic;
SIGNAL \read_mux_2|Mux22~1_combout\ : std_logic;
SIGNAL \read_mux_2|Mux22~9_combout\ : std_logic;
SIGNAL \read_mux_2|Mux22~20_combout\ : std_logic;
SIGNAL \read_mux_2|Mux21~18_combout\ : std_logic;
SIGNAL \read_mux_2|Mux21~10_combout\ : std_logic;
SIGNAL \read_mux_2|Mux21~11_combout\ : std_logic;
SIGNAL \read_mux_2|Mux21~19_combout\ : std_logic;
SIGNAL \read_mux_2|Mux21~1_combout\ : std_logic;
SIGNAL \read_mux_2|Mux21~7_combout\ : std_logic;
SIGNAL \read_mux_2|Mux21~8_combout\ : std_logic;
SIGNAL \read_mux_2|Mux21~9_combout\ : std_logic;
SIGNAL \read_mux_2|Mux21~20_combout\ : std_logic;
SIGNAL \read_mux_2|Mux20~10_combout\ : std_logic;
SIGNAL \read_mux_2|Mux20~11_combout\ : std_logic;
SIGNAL \read_mux_2|Mux20~15_combout\ : std_logic;
SIGNAL \read_mux_2|Mux20~12_combout\ : std_logic;
SIGNAL \read_mux_2|Mux20~13_combout\ : std_logic;
SIGNAL \read_mux_2|Mux20~16_combout\ : std_logic;
SIGNAL \read_mux_2|Mux20~19_combout\ : std_logic;
SIGNAL \read_mux_2|Mux20~7_combout\ : std_logic;
SIGNAL \read_mux_2|Mux20~8_combout\ : std_logic;
SIGNAL \read_mux_2|Mux20~0_combout\ : std_logic;
SIGNAL \read_mux_2|Mux20~1_combout\ : std_logic;
SIGNAL \read_mux_2|Mux20~9_combout\ : std_logic;
SIGNAL \read_mux_2|Mux20~20_combout\ : std_logic;
SIGNAL \read_mux_2|Mux19~4_combout\ : std_logic;
SIGNAL \read_mux_2|Mux19~5_combout\ : std_logic;
SIGNAL \read_mux_2|Mux19~3_combout\ : std_logic;
SIGNAL \read_mux_2|Mux19~6_combout\ : std_logic;
SIGNAL \read_mux_2|Mux19~1_combout\ : std_logic;
SIGNAL \read_mux_2|Mux19~9_combout\ : std_logic;
SIGNAL \read_mux_2|Mux19~18_combout\ : std_logic;
SIGNAL \read_mux_2|Mux19~14_combout\ : std_logic;
SIGNAL \read_mux_2|Mux19~15_combout\ : std_logic;
SIGNAL \read_mux_2|Mux19~16_combout\ : std_logic;
SIGNAL \read_mux_2|Mux19~19_combout\ : std_logic;
SIGNAL \read_mux_2|Mux19~20_combout\ : std_logic;
SIGNAL \read_mux_2|Mux18~7_combout\ : std_logic;
SIGNAL \read_mux_2|Mux18~8_combout\ : std_logic;
SIGNAL \read_mux_2|Mux18~1_combout\ : std_logic;
SIGNAL \read_mux_2|Mux18~9_combout\ : std_logic;
SIGNAL \read_mux_2|Mux18~17_combout\ : std_logic;
SIGNAL \read_mux_2|Mux18~18_combout\ : std_logic;
SIGNAL \read_mux_2|Mux18~15_combout\ : std_logic;
SIGNAL \read_mux_2|Mux18~16_combout\ : std_logic;
SIGNAL \read_mux_2|Mux18~19_combout\ : std_logic;
SIGNAL \read_mux_2|Mux18~20_combout\ : std_logic;
SIGNAL \read_mux_2|Mux17~5_combout\ : std_logic;
SIGNAL \read_mux_2|Mux17~6_combout\ : std_logic;
SIGNAL \read_mux_2|Mux17~7_combout\ : std_logic;
SIGNAL \read_mux_2|Mux17~8_combout\ : std_logic;
SIGNAL \read_mux_2|Mux17~9_combout\ : std_logic;
SIGNAL \read_mux_2|Mux17~17_combout\ : std_logic;
SIGNAL \read_mux_2|Mux17~18_combout\ : std_logic;
SIGNAL \read_mux_2|Mux17~13_combout\ : std_logic;
SIGNAL \read_mux_2|Mux17~16_combout\ : std_logic;
SIGNAL \read_mux_2|Mux17~10_combout\ : std_logic;
SIGNAL \read_mux_2|Mux17~11_combout\ : std_logic;
SIGNAL \read_mux_2|Mux17~19_combout\ : std_logic;
SIGNAL \read_mux_2|Mux17~20_combout\ : std_logic;
SIGNAL \read_mux_2|Mux16~4_combout\ : std_logic;
SIGNAL \read_mux_2|Mux16~5_combout\ : std_logic;
SIGNAL \read_mux_2|Mux16~6_combout\ : std_logic;
SIGNAL \read_mux_2|Mux16~8_combout\ : std_logic;
SIGNAL \read_mux_2|Mux16~9_combout\ : std_logic;
SIGNAL \read_mux_2|Mux16~17_combout\ : std_logic;
SIGNAL \read_mux_2|Mux16~18_combout\ : std_logic;
SIGNAL \read_mux_2|Mux16~12_combout\ : std_logic;
SIGNAL \read_mux_2|Mux16~13_combout\ : std_logic;
SIGNAL \read_mux_2|Mux16~14_combout\ : std_logic;
SIGNAL \read_mux_2|Mux16~15_combout\ : std_logic;
SIGNAL \read_mux_2|Mux16~16_combout\ : std_logic;
SIGNAL \read_mux_2|Mux16~10_combout\ : std_logic;
SIGNAL \read_mux_2|Mux16~11_combout\ : std_logic;
SIGNAL \read_mux_2|Mux16~19_combout\ : std_logic;
SIGNAL \read_mux_2|Mux16~20_combout\ : std_logic;
SIGNAL \read_mux_2|Mux15~5_combout\ : std_logic;
SIGNAL \read_mux_2|Mux15~3_combout\ : std_logic;
SIGNAL \read_mux_2|Mux15~6_combout\ : std_logic;
SIGNAL \read_mux_2|Mux15~7_combout\ : std_logic;
SIGNAL \read_mux_2|Mux15~8_combout\ : std_logic;
SIGNAL \read_mux_2|Mux15~9_combout\ : std_logic;
SIGNAL \read_mux_2|Mux15~12_combout\ : std_logic;
SIGNAL \read_mux_2|Mux15~13_combout\ : std_logic;
SIGNAL \read_mux_2|Mux15~14_combout\ : std_logic;
SIGNAL \read_mux_2|Mux15~15_combout\ : std_logic;
SIGNAL \read_mux_2|Mux15~16_combout\ : std_logic;
SIGNAL \read_mux_2|Mux15~18_combout\ : std_logic;
SIGNAL \read_mux_2|Mux15~10_combout\ : std_logic;
SIGNAL \read_mux_2|Mux15~11_combout\ : std_logic;
SIGNAL \read_mux_2|Mux15~19_combout\ : std_logic;
SIGNAL \read_mux_2|Mux15~20_combout\ : std_logic;
SIGNAL \read_mux_2|Mux14~10_combout\ : std_logic;
SIGNAL \read_mux_2|Mux14~11_combout\ : std_logic;
SIGNAL \read_mux_2|Mux14~17_combout\ : std_logic;
SIGNAL \read_mux_2|Mux14~18_combout\ : std_logic;
SIGNAL \read_mux_2|Mux14~19_combout\ : std_logic;
SIGNAL \read_mux_2|Mux14~3_combout\ : std_logic;
SIGNAL \read_mux_2|Mux14~6_combout\ : std_logic;
SIGNAL \read_mux_2|Mux14~7_combout\ : std_logic;
SIGNAL \read_mux_2|Mux14~8_combout\ : std_logic;
SIGNAL \read_mux_2|Mux14~9_combout\ : std_logic;
SIGNAL \read_mux_2|Mux14~20_combout\ : std_logic;
SIGNAL \read_mux_2|Mux13~18_combout\ : std_logic;
SIGNAL \read_mux_2|Mux13~14_combout\ : std_logic;
SIGNAL \read_mux_2|Mux13~15_combout\ : std_logic;
SIGNAL \read_mux_2|Mux13~16_combout\ : std_logic;
SIGNAL \read_mux_2|Mux13~19_combout\ : std_logic;
SIGNAL \read_mux_2|Mux13~5_combout\ : std_logic;
SIGNAL \read_mux_2|Mux13~6_combout\ : std_logic;
SIGNAL \read_mux_2|Mux13~1_combout\ : std_logic;
SIGNAL \read_mux_2|Mux13~8_combout\ : std_logic;
SIGNAL \read_mux_2|Mux13~9_combout\ : std_logic;
SIGNAL \read_mux_2|Mux13~20_combout\ : std_logic;
SIGNAL \read_mux_2|Mux12~2_combout\ : std_logic;
SIGNAL \read_mux_2|Mux12~3_combout\ : std_logic;
SIGNAL \read_mux_2|Mux12~6_combout\ : std_logic;
SIGNAL \read_mux_2|Mux12~7_combout\ : std_logic;
SIGNAL \read_mux_2|Mux12~8_combout\ : std_logic;
SIGNAL \read_mux_2|Mux12~9_combout\ : std_logic;
SIGNAL \read_mux_2|Mux12~14_combout\ : std_logic;
SIGNAL \read_mux_2|Mux12~15_combout\ : std_logic;
SIGNAL \read_mux_2|Mux12~13_combout\ : std_logic;
SIGNAL \read_mux_2|Mux12~16_combout\ : std_logic;
SIGNAL \read_mux_2|Mux12~17_combout\ : std_logic;
SIGNAL \read_mux_2|Mux12~18_combout\ : std_logic;
SIGNAL \read_mux_2|Mux12~19_combout\ : std_logic;
SIGNAL \read_mux_2|Mux12~20_combout\ : std_logic;
SIGNAL \read_mux_2|Mux11~4_combout\ : std_logic;
SIGNAL \read_mux_2|Mux11~5_combout\ : std_logic;
SIGNAL \read_mux_2|Mux11~2_combout\ : std_logic;
SIGNAL \read_mux_2|Mux11~3_combout\ : std_logic;
SIGNAL \read_mux_2|Mux11~6_combout\ : std_logic;
SIGNAL \read_mux_2|Mux11~7_combout\ : std_logic;
SIGNAL \read_mux_2|Mux11~8_combout\ : std_logic;
SIGNAL \read_mux_2|Mux11~9_combout\ : std_logic;
SIGNAL \read_mux_2|Mux11~17_combout\ : std_logic;
SIGNAL \read_mux_2|Mux11~18_combout\ : std_logic;
SIGNAL \read_mux_2|Mux11~13_combout\ : std_logic;
SIGNAL \read_mux_2|Mux11~16_combout\ : std_logic;
SIGNAL \read_mux_2|Mux11~19_combout\ : std_logic;
SIGNAL \read_mux_2|Mux11~20_combout\ : std_logic;
SIGNAL \read_mux_2|Mux10~17_combout\ : std_logic;
SIGNAL \read_mux_2|Mux10~18_combout\ : std_logic;
SIGNAL \read_mux_2|Mux10~10_combout\ : std_logic;
SIGNAL \read_mux_2|Mux10~11_combout\ : std_logic;
SIGNAL \read_mux_2|Mux10~12_combout\ : std_logic;
SIGNAL \read_mux_2|Mux10~13_combout\ : std_logic;
SIGNAL \read_mux_2|Mux10~14_combout\ : std_logic;
SIGNAL \read_mux_2|Mux10~15_combout\ : std_logic;
SIGNAL \read_mux_2|Mux10~16_combout\ : std_logic;
SIGNAL \read_mux_2|Mux10~19_combout\ : std_logic;
SIGNAL \read_mux_2|Mux10~8_combout\ : std_logic;
SIGNAL \read_mux_2|Mux10~1_combout\ : std_logic;
SIGNAL \read_mux_2|Mux10~2_combout\ : std_logic;
SIGNAL \read_mux_2|Mux10~3_combout\ : std_logic;
SIGNAL \read_mux_2|Mux10~6_combout\ : std_logic;
SIGNAL \read_mux_2|Mux10~9_combout\ : std_logic;
SIGNAL \read_mux_2|Mux10~20_combout\ : std_logic;
SIGNAL \read_mux_2|Mux9~17_combout\ : std_logic;
SIGNAL \read_mux_2|Mux9~18_combout\ : std_logic;
SIGNAL \read_mux_2|Mux9~10_combout\ : std_logic;
SIGNAL \read_mux_2|Mux9~11_combout\ : std_logic;
SIGNAL \read_mux_2|Mux9~19_combout\ : std_logic;
SIGNAL \read_mux_2|Mux9~0_combout\ : std_logic;
SIGNAL \read_mux_2|Mux9~1_combout\ : std_logic;
SIGNAL \read_mux_2|Mux9~4_combout\ : std_logic;
SIGNAL \read_mux_2|Mux9~5_combout\ : std_logic;
SIGNAL \read_mux_2|Mux9~3_combout\ : std_logic;
SIGNAL \read_mux_2|Mux9~6_combout\ : std_logic;
SIGNAL \read_mux_2|Mux9~9_combout\ : std_logic;
SIGNAL \read_mux_2|Mux9~20_combout\ : std_logic;
SIGNAL \read_mux_2|Mux8~7_combout\ : std_logic;
SIGNAL \read_mux_2|Mux8~8_combout\ : std_logic;
SIGNAL \read_mux_2|Mux8~2_combout\ : std_logic;
SIGNAL \read_mux_2|Mux8~3_combout\ : std_logic;
SIGNAL \read_mux_2|Mux8~6_combout\ : std_logic;
SIGNAL \read_mux_2|Mux8~9_combout\ : std_logic;
SIGNAL \read_mux_2|Mux8~12_combout\ : std_logic;
SIGNAL \read_mux_2|Mux8~13_combout\ : std_logic;
SIGNAL \read_mux_2|Mux8~16_combout\ : std_logic;
SIGNAL \read_mux_2|Mux8~10_combout\ : std_logic;
SIGNAL \read_mux_2|Mux8~11_combout\ : std_logic;
SIGNAL \read_mux_2|Mux8~19_combout\ : std_logic;
SIGNAL \read_mux_2|Mux8~20_combout\ : std_logic;
SIGNAL \read_mux_2|Mux7~15_combout\ : std_logic;
SIGNAL \read_mux_2|Mux7~16_combout\ : std_logic;
SIGNAL \read_mux_2|Mux7~17_combout\ : std_logic;
SIGNAL \read_mux_2|Mux7~18_combout\ : std_logic;
SIGNAL \read_mux_2|Mux7~19_combout\ : std_logic;
SIGNAL \read_mux_2|Mux7~4_combout\ : std_logic;
SIGNAL \read_mux_2|Mux7~5_combout\ : std_logic;
SIGNAL \read_mux_2|Mux7~6_combout\ : std_logic;
SIGNAL \read_mux_2|Mux7~8_combout\ : std_logic;
SIGNAL \read_mux_2|Mux7~9_combout\ : std_logic;
SIGNAL \read_mux_2|Mux7~20_combout\ : std_logic;
SIGNAL \read_mux_2|Mux6~8_combout\ : std_logic;
SIGNAL \read_mux_2|Mux6~1_combout\ : std_logic;
SIGNAL \read_mux_2|Mux6~9_combout\ : std_logic;
SIGNAL \read_mux_2|Mux6~17_combout\ : std_logic;
SIGNAL \read_mux_2|Mux6~18_combout\ : std_logic;
SIGNAL \read_mux_2|Mux6~11_combout\ : std_logic;
SIGNAL \read_mux_2|Mux6~19_combout\ : std_logic;
SIGNAL \read_mux_2|Mux6~20_combout\ : std_logic;
SIGNAL \read_mux_2|Mux5~12_combout\ : std_logic;
SIGNAL \read_mux_2|Mux5~13_combout\ : std_logic;
SIGNAL \read_mux_2|Mux5~16_combout\ : std_logic;
SIGNAL \read_mux_2|Mux5~18_combout\ : std_logic;
SIGNAL \read_mux_2|Mux5~19_combout\ : std_logic;
SIGNAL \read_mux_2|Mux5~2_combout\ : std_logic;
SIGNAL \read_mux_2|Mux5~3_combout\ : std_logic;
SIGNAL \read_mux_2|Mux5~6_combout\ : std_logic;
SIGNAL \read_mux_2|Mux5~7_combout\ : std_logic;
SIGNAL \read_mux_2|Mux5~8_combout\ : std_logic;
SIGNAL \read_mux_2|Mux5~9_combout\ : std_logic;
SIGNAL \read_mux_2|Mux5~20_combout\ : std_logic;
SIGNAL \read_mux_2|Mux4~17_combout\ : std_logic;
SIGNAL \read_mux_2|Mux4~18_combout\ : std_logic;
SIGNAL \read_mux_2|Mux4~12_combout\ : std_logic;
SIGNAL \read_mux_2|Mux4~13_combout\ : std_logic;
SIGNAL \read_mux_2|Mux4~16_combout\ : std_logic;
SIGNAL \read_mux_2|Mux4~19_combout\ : std_logic;
SIGNAL \read_mux_2|Mux4~3_combout\ : std_logic;
SIGNAL \read_mux_2|Mux4~6_combout\ : std_logic;
SIGNAL \read_mux_2|Mux4~1_combout\ : std_logic;
SIGNAL \read_mux_2|Mux4~9_combout\ : std_logic;
SIGNAL \read_mux_2|Mux4~20_combout\ : std_logic;
SIGNAL \read_mux_2|Mux3~17_combout\ : std_logic;
SIGNAL \read_mux_2|Mux3~18_combout\ : std_logic;
SIGNAL \read_mux_2|Mux3~11_combout\ : std_logic;
SIGNAL \read_mux_2|Mux3~19_combout\ : std_logic;
SIGNAL \read_mux_2|Mux3~8_combout\ : std_logic;
SIGNAL \read_mux_2|Mux3~5_combout\ : std_logic;
SIGNAL \read_mux_2|Mux3~6_combout\ : std_logic;
SIGNAL \read_mux_2|Mux3~9_combout\ : std_logic;
SIGNAL \read_mux_2|Mux3~20_combout\ : std_logic;
SIGNAL \read_mux_2|Mux2~12_combout\ : std_logic;
SIGNAL \read_mux_2|Mux2~13_combout\ : std_logic;
SIGNAL \read_mux_2|Mux2~16_combout\ : std_logic;
SIGNAL \read_mux_2|Mux2~17_combout\ : std_logic;
SIGNAL \read_mux_2|Mux2~18_combout\ : std_logic;
SIGNAL \read_mux_2|Mux2~19_combout\ : std_logic;
SIGNAL \read_mux_2|Mux2~0_combout\ : std_logic;
SIGNAL \read_mux_2|Mux2~1_combout\ : std_logic;
SIGNAL \read_mux_2|Mux2~7_combout\ : std_logic;
SIGNAL \read_mux_2|Mux2~8_combout\ : std_logic;
SIGNAL \read_mux_2|Mux2~9_combout\ : std_logic;
SIGNAL \read_mux_2|Mux2~20_combout\ : std_logic;
SIGNAL \read_mux_2|Mux1~1_combout\ : std_logic;
SIGNAL \read_mux_2|Mux1~2_combout\ : std_logic;
SIGNAL \read_mux_2|Mux1~3_combout\ : std_logic;
SIGNAL \read_mux_2|Mux1~5_combout\ : std_logic;
SIGNAL \read_mux_2|Mux1~6_combout\ : std_logic;
SIGNAL \read_mux_2|Mux1~9_combout\ : std_logic;
SIGNAL \read_mux_2|Mux1~14_combout\ : std_logic;
SIGNAL \read_mux_2|Mux1~15_combout\ : std_logic;
SIGNAL \read_mux_2|Mux1~16_combout\ : std_logic;
SIGNAL \read_mux_2|Mux1~10_combout\ : std_logic;
SIGNAL \read_mux_2|Mux1~11_combout\ : std_logic;
SIGNAL \read_mux_2|Mux1~19_combout\ : std_logic;
SIGNAL \read_mux_2|Mux1~20_combout\ : std_logic;
SIGNAL \read_mux_2|Mux0~2_combout\ : std_logic;
SIGNAL \read_mux_2|Mux0~3_combout\ : std_logic;
SIGNAL \read_mux_2|Mux0~4_combout\ : std_logic;
SIGNAL \read_mux_2|Mux0~5_combout\ : std_logic;
SIGNAL \read_mux_2|Mux0~6_combout\ : std_logic;
SIGNAL \read_mux_2|Mux0~7_combout\ : std_logic;
SIGNAL \read_mux_2|Mux0~8_combout\ : std_logic;
SIGNAL \read_mux_2|Mux0~9_combout\ : std_logic;
SIGNAL \read_mux_2|Mux0~12_combout\ : std_logic;
SIGNAL \read_mux_2|Mux0~13_combout\ : std_logic;
SIGNAL \read_mux_2|Mux0~15_combout\ : std_logic;
SIGNAL \read_mux_2|Mux0~16_combout\ : std_logic;
SIGNAL \read_mux_2|Mux0~10_combout\ : std_logic;
SIGNAL \read_mux_2|Mux0~11_combout\ : std_logic;
SIGNAL \read_mux_2|Mux0~19_combout\ : std_logic;
SIGNAL \read_mux_2|Mux0~20_combout\ : std_logic;
SIGNAL \register_1|data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \register_2|data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \register_3|data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \register_4|data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \register_5|data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \register_6|data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \register_7|data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \register_8|data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \register_9|data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \register_10|data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \register_11|data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \register_12|data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \register_13|data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \register_14|data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \register_15|data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \register_16|data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \register_17|data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \register_18|data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \register_19|data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \register_20|data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \register_21|data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \register_22|data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \register_23|data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \register_24|data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \register_25|data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \register_26|data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \register_27|data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \register_28|data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \register_29|data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \register_30|data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \register_31|data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \register_0|data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \write_reg~combout\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \read_reg_1~combout\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \read_reg_2~combout\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \write_data~combout\ : std_logic_vector(31 DOWNTO 0);

BEGIN

ww_read_reg_1 <= read_reg_1;
ww_read_reg_2 <= read_reg_2;
ww_write_reg <= write_reg;
ww_write_data <= write_data;
read_data_1 <= ww_read_data_1;
read_data_2 <= ww_read_data_2;
ww_clk <= clk;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\clk~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \clk~combout\);

-- Location: LCFF_X10_Y10_N25
\register_22|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(0),
	sload => VCC,
	ena => \decoder|Ram0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_22|data_out\(0));

-- Location: LCFF_X9_Y10_N1
\register_26|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(0),
	sload => VCC,
	ena => \decoder|Ram0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_26|data_out\(0));

-- Location: LCFF_X9_Y10_N11
\register_18|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(0),
	sload => VCC,
	ena => \decoder|Ram0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_18|data_out\(0));

-- Location: LCCOMB_X9_Y10_N0
\read_mux_1|Mux31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux31~0_combout\ = (\read_reg_1~combout\(2) & (\read_reg_1~combout\(3))) # (!\read_reg_1~combout\(2) & ((\read_reg_1~combout\(3) & (\register_26|data_out\(0))) # (!\read_reg_1~combout\(3) & ((\register_18|data_out\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \read_reg_1~combout\(3),
	datac => \register_26|data_out\(0),
	datad => \register_18|data_out\(0),
	combout => \read_mux_1|Mux31~0_combout\);

-- Location: LCFF_X10_Y10_N11
\register_30|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(0),
	sload => VCC,
	ena => \decoder|Ram0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_30|data_out\(0));

-- Location: LCCOMB_X10_Y10_N24
\read_mux_1|Mux31~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux31~1_combout\ = (\read_mux_1|Mux31~0_combout\ & (((\register_30|data_out\(0))) # (!\read_reg_1~combout\(2)))) # (!\read_mux_1|Mux31~0_combout\ & (\read_reg_1~combout\(2) & (\register_22|data_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux31~0_combout\,
	datab => \read_reg_1~combout\(2),
	datac => \register_22|data_out\(0),
	datad => \register_30|data_out\(0),
	combout => \read_mux_1|Mux31~1_combout\);

-- Location: LCFF_X12_Y9_N1
\register_21|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(0),
	sload => VCC,
	ena => \decoder|Ram0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_21|data_out\(0));

-- Location: LCFF_X12_Y9_N11
\register_17|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(0),
	sload => VCC,
	ena => \decoder|Ram0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_17|data_out\(0));

-- Location: LCCOMB_X12_Y9_N0
\read_mux_1|Mux31~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux31~2_combout\ = (\read_reg_1~combout\(3) & (\read_reg_1~combout\(2))) # (!\read_reg_1~combout\(3) & ((\read_reg_1~combout\(2) & (\register_21|data_out\(0))) # (!\read_reg_1~combout\(2) & ((\register_17|data_out\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(3),
	datab => \read_reg_1~combout\(2),
	datac => \register_21|data_out\(0),
	datad => \register_17|data_out\(0),
	combout => \read_mux_1|Mux31~2_combout\);

-- Location: LCFF_X17_Y12_N25
\register_24|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(0),
	sload => VCC,
	ena => \decoder|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_24|data_out\(0));

-- Location: LCCOMB_X17_Y12_N24
\read_mux_1|Mux31~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux31~4_combout\ = (\read_reg_1~combout\(3) & ((\read_reg_1~combout\(2)) # ((\register_24|data_out\(0))))) # (!\read_reg_1~combout\(3) & (!\read_reg_1~combout\(2) & ((\register_16|data_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(3),
	datab => \read_reg_1~combout\(2),
	datac => \register_24|data_out\(0),
	datad => \register_16|data_out\(0),
	combout => \read_mux_1|Mux31~4_combout\);

-- Location: LCCOMB_X17_Y8_N24
\read_mux_1|Mux31~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux31~5_combout\ = (\read_reg_1~combout\(2) & ((\read_mux_1|Mux31~4_combout\ & (\register_28|data_out\(0))) # (!\read_mux_1|Mux31~4_combout\ & ((\register_20|data_out\(0)))))) # (!\read_reg_1~combout\(2) & (((\read_mux_1|Mux31~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_28|data_out\(0),
	datab => \read_reg_1~combout\(2),
	datac => \register_20|data_out\(0),
	datad => \read_mux_1|Mux31~4_combout\,
	combout => \read_mux_1|Mux31~5_combout\);

-- Location: LCFF_X19_Y7_N17
\register_23|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(0),
	sload => VCC,
	ena => \decoder|Ram0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_23|data_out\(0));

-- Location: LCCOMB_X19_Y7_N16
\read_mux_1|Mux31~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux31~7_combout\ = (\read_reg_1~combout\(2) & ((\read_reg_1~combout\(3)) # ((\register_23|data_out\(0))))) # (!\read_reg_1~combout\(2) & (!\read_reg_1~combout\(3) & ((\register_19|data_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \read_reg_1~combout\(3),
	datac => \register_23|data_out\(0),
	datad => \register_19|data_out\(0),
	combout => \read_mux_1|Mux31~7_combout\);

-- Location: LCFF_X20_Y9_N25
\register_2|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(0),
	sload => VCC,
	ena => \decoder|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_2|data_out\(0));

-- Location: LCFF_X19_Y9_N1
\register_1|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(0),
	sload => VCC,
	ena => \decoder|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_1|data_out\(0));

-- Location: LCFF_X19_Y9_N19
\register_0|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(0),
	sload => VCC,
	ena => \decoder|Ram0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_0|data_out\(0));

-- Location: LCCOMB_X19_Y9_N0
\read_mux_1|Mux31~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux31~14_combout\ = (\read_reg_1~combout\(0) & ((\read_reg_1~combout\(1)) # ((\register_1|data_out\(0))))) # (!\read_reg_1~combout\(0) & (!\read_reg_1~combout\(1) & ((\register_0|data_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(0),
	datab => \read_reg_1~combout\(1),
	datac => \register_1|data_out\(0),
	datad => \register_0|data_out\(0),
	combout => \read_mux_1|Mux31~14_combout\);

-- Location: LCFF_X20_Y9_N19
\register_3|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(0),
	sload => VCC,
	ena => \decoder|Ram0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_3|data_out\(0));

-- Location: LCCOMB_X20_Y9_N24
\read_mux_1|Mux31~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux31~15_combout\ = (\read_reg_1~combout\(1) & ((\read_mux_1|Mux31~14_combout\ & (\register_3|data_out\(0))) # (!\read_mux_1|Mux31~14_combout\ & ((\register_2|data_out\(0)))))) # (!\read_reg_1~combout\(1) & (((\read_mux_1|Mux31~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \register_3|data_out\(0),
	datac => \register_2|data_out\(0),
	datad => \read_mux_1|Mux31~14_combout\,
	combout => \read_mux_1|Mux31~15_combout\);

-- Location: LCCOMB_X14_Y9_N8
\read_mux_1|Mux31~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux31~17_combout\ = (\read_reg_1~combout\(0) & (\read_reg_1~combout\(1))) # (!\read_reg_1~combout\(0) & ((\read_reg_1~combout\(1) & (\register_14|data_out\(0))) # (!\read_reg_1~combout\(1) & ((\register_12|data_out\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(0),
	datab => \read_reg_1~combout\(1),
	datac => \register_14|data_out\(0),
	datad => \register_12|data_out\(0),
	combout => \read_mux_1|Mux31~17_combout\);

-- Location: LCFF_X13_Y4_N17
\register_25|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(1),
	sload => VCC,
	ena => \decoder|Ram0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_25|data_out\(1));

-- Location: LCFF_X13_Y4_N19
\register_17|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(1),
	sload => VCC,
	ena => \decoder|Ram0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_17|data_out\(1));

-- Location: LCCOMB_X13_Y4_N16
\read_mux_1|Mux30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux30~0_combout\ = (\read_reg_1~combout\(2) & (\read_reg_1~combout\(3))) # (!\read_reg_1~combout\(2) & ((\read_reg_1~combout\(3) & (\register_25|data_out\(1))) # (!\read_reg_1~combout\(3) & ((\register_17|data_out\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \read_reg_1~combout\(3),
	datac => \register_25|data_out\(1),
	datad => \register_17|data_out\(1),
	combout => \read_mux_1|Mux30~0_combout\);

-- Location: LCCOMB_X12_Y6_N18
\read_mux_1|Mux30~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux30~2_combout\ = (\read_reg_1~combout\(2) & (((\register_22|data_out\(1)) # (\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & (\register_18|data_out\(1) & ((!\read_reg_1~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \register_18|data_out\(1),
	datac => \register_22|data_out\(1),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux30~2_combout\);

-- Location: LCCOMB_X9_Y10_N20
\read_mux_1|Mux30~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux30~3_combout\ = (\read_mux_1|Mux30~2_combout\ & ((\register_30|data_out\(1)) # ((!\read_reg_1~combout\(3))))) # (!\read_mux_1|Mux30~2_combout\ & (((\register_26|data_out\(1) & \read_reg_1~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_30|data_out\(1),
	datab => \read_mux_1|Mux30~2_combout\,
	datac => \register_26|data_out\(1),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux30~3_combout\);

-- Location: LCFF_X21_Y8_N9
\register_20|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(1),
	sload => VCC,
	ena => \decoder|Ram0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_20|data_out\(1));

-- Location: LCFF_X21_Y8_N19
\register_16|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(1),
	sload => VCC,
	ena => \decoder|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_16|data_out\(1));

-- Location: LCCOMB_X21_Y8_N8
\read_mux_1|Mux30~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux30~4_combout\ = (\read_reg_1~combout\(2) & ((\read_reg_1~combout\(3)) # ((\register_20|data_out\(1))))) # (!\read_reg_1~combout\(2) & (!\read_reg_1~combout\(3) & ((\register_16|data_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \read_reg_1~combout\(3),
	datac => \register_20|data_out\(1),
	datad => \register_16|data_out\(1),
	combout => \read_mux_1|Mux30~4_combout\);

-- Location: LCFF_X15_Y8_N29
\register_5|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(1),
	sload => VCC,
	ena => \decoder|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_5|data_out\(1));

-- Location: LCFF_X15_Y8_N23
\register_4|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(1),
	sload => VCC,
	ena => \decoder|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_4|data_out\(1));

-- Location: LCCOMB_X15_Y8_N28
\read_mux_1|Mux30~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux30~10_combout\ = (\read_reg_1~combout\(0) & ((\read_reg_1~combout\(1)) # ((\register_5|data_out\(1))))) # (!\read_reg_1~combout\(0) & (!\read_reg_1~combout\(1) & ((\register_4|data_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(0),
	datab => \read_reg_1~combout\(1),
	datac => \register_5|data_out\(1),
	datad => \register_4|data_out\(1),
	combout => \read_mux_1|Mux30~10_combout\);

-- Location: LCCOMB_X15_Y13_N0
\read_mux_1|Mux30~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux30~17_combout\ = (\read_reg_1~combout\(1) & (\read_reg_1~combout\(0))) # (!\read_reg_1~combout\(1) & ((\read_reg_1~combout\(0) & (\register_13|data_out\(1))) # (!\read_reg_1~combout\(0) & ((\register_12|data_out\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \read_reg_1~combout\(0),
	datac => \register_13|data_out\(1),
	datad => \register_12|data_out\(1),
	combout => \read_mux_1|Mux30~17_combout\);

-- Location: LCCOMB_X14_Y13_N0
\read_mux_1|Mux30~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux30~18_combout\ = (\read_mux_1|Mux30~17_combout\ & ((\register_15|data_out\(1)) # ((!\read_reg_1~combout\(1))))) # (!\read_mux_1|Mux30~17_combout\ & (((\register_14|data_out\(1) & \read_reg_1~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_15|data_out\(1),
	datab => \read_mux_1|Mux30~17_combout\,
	datac => \register_14|data_out\(1),
	datad => \read_reg_1~combout\(1),
	combout => \read_mux_1|Mux30~18_combout\);

-- Location: LCFF_X9_Y10_N25
\register_26|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(2),
	sload => VCC,
	ena => \decoder|Ram0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_26|data_out\(2));

-- Location: LCCOMB_X9_Y10_N24
\read_mux_1|Mux29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux29~0_combout\ = (\read_reg_1~combout\(2) & (((\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & ((\read_reg_1~combout\(3) & ((\register_26|data_out\(2)))) # (!\read_reg_1~combout\(3) & (\register_18|data_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \register_18|data_out\(2),
	datac => \register_26|data_out\(2),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux29~0_combout\);

-- Location: LCCOMB_X7_Y11_N16
\read_mux_1|Mux29~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux29~1_combout\ = (\read_reg_1~combout\(2) & ((\read_mux_1|Mux29~0_combout\ & ((\register_30|data_out\(2)))) # (!\read_mux_1|Mux29~0_combout\ & (\register_22|data_out\(2))))) # (!\read_reg_1~combout\(2) & (\read_mux_1|Mux29~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \read_mux_1|Mux29~0_combout\,
	datac => \register_22|data_out\(2),
	datad => \register_30|data_out\(2),
	combout => \read_mux_1|Mux29~1_combout\);

-- Location: LCFF_X10_Y9_N29
\register_25|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(2),
	sload => VCC,
	ena => \decoder|Ram0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_25|data_out\(2));

-- Location: LCFF_X12_Y9_N21
\register_21|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(2),
	sload => VCC,
	ena => \decoder|Ram0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_21|data_out\(2));

-- Location: LCFF_X12_Y9_N31
\register_17|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(2),
	sload => VCC,
	ena => \decoder|Ram0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_17|data_out\(2));

-- Location: LCCOMB_X12_Y9_N20
\read_mux_1|Mux29~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux29~2_combout\ = (\read_reg_1~combout\(3) & (\read_reg_1~combout\(2))) # (!\read_reg_1~combout\(3) & ((\read_reg_1~combout\(2) & (\register_21|data_out\(2))) # (!\read_reg_1~combout\(2) & ((\register_17|data_out\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(3),
	datab => \read_reg_1~combout\(2),
	datac => \register_21|data_out\(2),
	datad => \register_17|data_out\(2),
	combout => \read_mux_1|Mux29~2_combout\);

-- Location: LCFF_X10_Y9_N23
\register_29|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(2),
	sload => VCC,
	ena => \decoder|Ram0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_29|data_out\(2));

-- Location: LCCOMB_X10_Y9_N28
\read_mux_1|Mux29~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux29~3_combout\ = (\read_mux_1|Mux29~2_combout\ & ((\register_29|data_out\(2)) # ((!\read_reg_1~combout\(3))))) # (!\read_mux_1|Mux29~2_combout\ & (((\register_25|data_out\(2) & \read_reg_1~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_29|data_out\(2),
	datab => \read_mux_1|Mux29~2_combout\,
	datac => \register_25|data_out\(2),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux29~3_combout\);

-- Location: LCFF_X19_Y7_N13
\register_23|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(2),
	sload => VCC,
	ena => \decoder|Ram0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_23|data_out\(2));

-- Location: LCFF_X19_Y7_N31
\register_19|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(2),
	sload => VCC,
	ena => \decoder|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_19|data_out\(2));

-- Location: LCCOMB_X19_Y7_N12
\read_mux_1|Mux29~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux29~7_combout\ = (\read_reg_1~combout\(2) & ((\read_reg_1~combout\(3)) # ((\register_23|data_out\(2))))) # (!\read_reg_1~combout\(2) & (!\read_reg_1~combout\(3) & ((\register_19|data_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \read_reg_1~combout\(3),
	datac => \register_23|data_out\(2),
	datad => \register_19|data_out\(2),
	combout => \read_mux_1|Mux29~7_combout\);

-- Location: LCFF_X15_Y8_N1
\register_5|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(2),
	sload => VCC,
	ena => \decoder|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_5|data_out\(2));

-- Location: LCCOMB_X15_Y11_N24
\read_mux_1|Mux29~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux29~12_combout\ = (\read_reg_1~combout\(1) & (((\register_6|data_out\(2)) # (\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & (\register_4|data_out\(2) & ((!\read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_4|data_out\(2),
	datab => \read_reg_1~combout\(1),
	datac => \register_6|data_out\(2),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux29~12_combout\);

-- Location: LCCOMB_X15_Y8_N0
\read_mux_1|Mux29~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux29~13_combout\ = (\read_mux_1|Mux29~12_combout\ & ((\register_7|data_out\(2)) # ((!\read_reg_1~combout\(0))))) # (!\read_mux_1|Mux29~12_combout\ & (((\register_5|data_out\(2) & \read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_7|data_out\(2),
	datab => \read_mux_1|Mux29~12_combout\,
	datac => \register_5|data_out\(2),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux29~13_combout\);

-- Location: LCFF_X19_Y9_N29
\register_1|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(2),
	sload => VCC,
	ena => \decoder|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_1|data_out\(2));

-- Location: LCFF_X19_Y9_N15
\register_0|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(2),
	sload => VCC,
	ena => \decoder|Ram0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_0|data_out\(2));

-- Location: LCCOMB_X19_Y9_N28
\read_mux_1|Mux29~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux29~14_combout\ = (\read_reg_1~combout\(1) & (((\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & ((\read_reg_1~combout\(0) & ((\register_1|data_out\(2)))) # (!\read_reg_1~combout\(0) & (\register_0|data_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_0|data_out\(2),
	datab => \read_reg_1~combout\(1),
	datac => \register_1|data_out\(2),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux29~14_combout\);

-- Location: LCCOMB_X20_Y9_N12
\read_mux_1|Mux29~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux29~15_combout\ = (\read_reg_1~combout\(1) & ((\read_mux_1|Mux29~14_combout\ & (\register_3|data_out\(2))) # (!\read_mux_1|Mux29~14_combout\ & ((\register_2|data_out\(2)))))) # (!\read_reg_1~combout\(1) & (((\read_mux_1|Mux29~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \register_3|data_out\(2),
	datac => \register_2|data_out\(2),
	datad => \read_mux_1|Mux29~14_combout\,
	combout => \read_mux_1|Mux29~15_combout\);

-- Location: LCCOMB_X9_Y10_N12
\read_mux_1|Mux29~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux29~16_combout\ = (\read_reg_1~combout\(3) & (((\read_reg_1~combout\(2))))) # (!\read_reg_1~combout\(3) & ((\read_reg_1~combout\(2) & ((\read_mux_1|Mux29~13_combout\))) # (!\read_reg_1~combout\(2) & (\read_mux_1|Mux29~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux29~15_combout\,
	datab => \read_reg_1~combout\(3),
	datac => \read_reg_1~combout\(2),
	datad => \read_mux_1|Mux29~13_combout\,
	combout => \read_mux_1|Mux29~16_combout\);

-- Location: LCFF_X15_Y9_N15
\register_15|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(2),
	sload => VCC,
	ena => \decoder|Ram0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_15|data_out\(2));

-- Location: LCFF_X12_Y9_N17
\register_21|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(3),
	sload => VCC,
	ena => \decoder|Ram0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_21|data_out\(3));

-- Location: LCFF_X12_Y5_N1
\register_25|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(3),
	sload => VCC,
	ena => \decoder|Ram0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_25|data_out\(3));

-- Location: LCFF_X12_Y9_N27
\register_17|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(3),
	sload => VCC,
	ena => \decoder|Ram0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_17|data_out\(3));

-- Location: LCCOMB_X12_Y5_N0
\read_mux_1|Mux28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux28~0_combout\ = (\read_reg_1~combout\(2) & (((\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & ((\read_reg_1~combout\(3) & ((\register_25|data_out\(3)))) # (!\read_reg_1~combout\(3) & (\register_17|data_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \register_17|data_out\(3),
	datac => \register_25|data_out\(3),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux28~0_combout\);

-- Location: LCFF_X13_Y8_N17
\register_29|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(3),
	sload => VCC,
	ena => \decoder|Ram0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_29|data_out\(3));

-- Location: LCCOMB_X12_Y9_N16
\read_mux_1|Mux28~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux28~1_combout\ = (\read_mux_1|Mux28~0_combout\ & (((\register_29|data_out\(3))) # (!\read_reg_1~combout\(2)))) # (!\read_mux_1|Mux28~0_combout\ & (\read_reg_1~combout\(2) & (\register_21|data_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux28~0_combout\,
	datab => \read_reg_1~combout\(2),
	datac => \register_21|data_out\(3),
	datad => \register_29|data_out\(3),
	combout => \read_mux_1|Mux28~1_combout\);

-- Location: LCCOMB_X15_Y8_N4
\read_mux_1|Mux28~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux28~10_combout\ = (\read_reg_1~combout\(1) & (((\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & ((\read_reg_1~combout\(0) & ((\register_5|data_out\(3)))) # (!\read_reg_1~combout\(0) & (\register_4|data_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_4|data_out\(3),
	datab => \read_reg_1~combout\(1),
	datac => \register_5|data_out\(3),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux28~10_combout\);

-- Location: LCFF_X9_Y6_N17
\register_8|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(3),
	sload => VCC,
	ena => \decoder|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_8|data_out\(3));

-- Location: LCFF_X5_Y6_N25
\register_1|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(3),
	sload => VCC,
	ena => \decoder|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_1|data_out\(3));

-- Location: LCFF_X5_Y5_N19
\register_2|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(3),
	sload => VCC,
	ena => \decoder|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_2|data_out\(3));

-- Location: LCFF_X5_Y5_N13
\register_0|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(3),
	sload => VCC,
	ena => \decoder|Ram0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_0|data_out\(3));

-- Location: LCCOMB_X5_Y5_N18
\read_mux_1|Mux28~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux28~14_combout\ = (\read_reg_1~combout\(1) & (((\register_2|data_out\(3)) # (\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & (\register_0|data_out\(3) & ((!\read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_0|data_out\(3),
	datab => \read_reg_1~combout\(1),
	datac => \register_2|data_out\(3),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux28~14_combout\);

-- Location: LCFF_X5_Y6_N11
\register_3|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(3),
	sload => VCC,
	ena => \decoder|Ram0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_3|data_out\(3));

-- Location: LCCOMB_X5_Y6_N24
\read_mux_1|Mux28~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux28~15_combout\ = (\read_reg_1~combout\(0) & ((\read_mux_1|Mux28~14_combout\ & (\register_3|data_out\(3))) # (!\read_mux_1|Mux28~14_combout\ & ((\register_1|data_out\(3)))))) # (!\read_reg_1~combout\(0) & (((\read_mux_1|Mux28~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_3|data_out\(3),
	datab => \read_reg_1~combout\(0),
	datac => \register_1|data_out\(3),
	datad => \read_mux_1|Mux28~14_combout\,
	combout => \read_mux_1|Mux28~15_combout\);

-- Location: LCFF_X15_Y13_N13
\register_13|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(3),
	sload => VCC,
	ena => \decoder|Ram0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_13|data_out\(3));

-- Location: LCCOMB_X15_Y13_N12
\read_mux_1|Mux28~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux28~17_combout\ = (\read_reg_1~combout\(1) & (\read_reg_1~combout\(0))) # (!\read_reg_1~combout\(1) & ((\read_reg_1~combout\(0) & (\register_13|data_out\(3))) # (!\read_reg_1~combout\(0) & ((\register_12|data_out\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \read_reg_1~combout\(0),
	datac => \register_13|data_out\(3),
	datad => \register_12|data_out\(3),
	combout => \read_mux_1|Mux28~17_combout\);

-- Location: LCCOMB_X14_Y13_N4
\read_mux_1|Mux28~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux28~18_combout\ = (\read_reg_1~combout\(1) & ((\read_mux_1|Mux28~17_combout\ & (\register_15|data_out\(3))) # (!\read_mux_1|Mux28~17_combout\ & ((\register_14|data_out\(3)))))) # (!\read_reg_1~combout\(1) & 
-- (((\read_mux_1|Mux28~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_15|data_out\(3),
	datab => \read_reg_1~combout\(1),
	datac => \register_14|data_out\(3),
	datad => \read_mux_1|Mux28~17_combout\,
	combout => \read_mux_1|Mux28~18_combout\);

-- Location: LCFF_X13_Y5_N17
\register_22|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(4),
	sload => VCC,
	ena => \decoder|Ram0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_22|data_out\(4));

-- Location: LCCOMB_X13_Y5_N26
\read_mux_1|Mux27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux27~0_combout\ = (\read_reg_1~combout\(2) & (((\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & ((\read_reg_1~combout\(3) & ((\register_26|data_out\(4)))) # (!\read_reg_1~combout\(3) & (\register_18|data_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_18|data_out\(4),
	datab => \read_reg_1~combout\(2),
	datac => \register_26|data_out\(4),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux27~0_combout\);

-- Location: LCCOMB_X13_Y5_N16
\read_mux_1|Mux27~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux27~1_combout\ = (\read_reg_1~combout\(2) & ((\read_mux_1|Mux27~0_combout\ & ((\register_30|data_out\(4)))) # (!\read_mux_1|Mux27~0_combout\ & (\register_22|data_out\(4))))) # (!\read_reg_1~combout\(2) & (\read_mux_1|Mux27~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \read_mux_1|Mux27~0_combout\,
	datac => \register_22|data_out\(4),
	datad => \register_30|data_out\(4),
	combout => \read_mux_1|Mux27~1_combout\);

-- Location: LCFF_X12_Y9_N25
\register_17|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(4),
	sload => VCC,
	ena => \decoder|Ram0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_17|data_out\(4));

-- Location: LCFF_X12_Y3_N9
\register_29|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(4),
	sload => VCC,
	ena => \decoder|Ram0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_29|data_out\(4));

-- Location: LCFF_X19_Y7_N25
\register_23|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(4),
	sload => VCC,
	ena => \decoder|Ram0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_23|data_out\(4));

-- Location: LCCOMB_X19_Y7_N24
\read_mux_1|Mux27~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux27~7_combout\ = (\read_reg_1~combout\(2) & ((\read_reg_1~combout\(3)) # ((\register_23|data_out\(4))))) # (!\read_reg_1~combout\(2) & (!\read_reg_1~combout\(3) & ((\register_19|data_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \read_reg_1~combout\(3),
	datac => \register_23|data_out\(4),
	datad => \register_19|data_out\(4),
	combout => \read_mux_1|Mux27~7_combout\);

-- Location: LCFF_X9_Y6_N27
\register_10|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(4),
	sload => VCC,
	ena => \decoder|Ram0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_10|data_out\(4));

-- Location: LCFF_X8_Y6_N29
\register_9|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(4),
	sload => VCC,
	ena => \decoder|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_9|data_out\(4));

-- Location: LCCOMB_X8_Y6_N28
\read_mux_1|Mux27~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux27~10_combout\ = (\read_reg_1~combout\(1) & (((\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & ((\read_reg_1~combout\(0) & ((\register_9|data_out\(4)))) # (!\read_reg_1~combout\(0) & (\register_8|data_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \register_8|data_out\(4),
	datac => \register_9|data_out\(4),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux27~10_combout\);

-- Location: LCCOMB_X9_Y6_N26
\read_mux_1|Mux27~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux27~11_combout\ = (\read_reg_1~combout\(1) & ((\read_mux_1|Mux27~10_combout\ & (\register_11|data_out\(4))) # (!\read_mux_1|Mux27~10_combout\ & ((\register_10|data_out\(4)))))) # (!\read_reg_1~combout\(1) & 
-- (((\read_mux_1|Mux27~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_11|data_out\(4),
	datab => \read_reg_1~combout\(1),
	datac => \register_10|data_out\(4),
	datad => \read_mux_1|Mux27~10_combout\,
	combout => \read_mux_1|Mux27~11_combout\);

-- Location: LCFF_X15_Y5_N25
\register_6|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(4),
	sload => VCC,
	ena => \decoder|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_6|data_out\(4));

-- Location: LCFF_X15_Y8_N19
\register_4|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(4),
	sload => VCC,
	ena => \decoder|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_4|data_out\(4));

-- Location: LCCOMB_X15_Y5_N24
\read_mux_1|Mux27~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux27~12_combout\ = (\read_reg_1~combout\(0) & (\read_reg_1~combout\(1))) # (!\read_reg_1~combout\(0) & ((\read_reg_1~combout\(1) & (\register_6|data_out\(4))) # (!\read_reg_1~combout\(1) & ((\register_4|data_out\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(0),
	datab => \read_reg_1~combout\(1),
	datac => \register_6|data_out\(4),
	datad => \register_4|data_out\(4),
	combout => \read_mux_1|Mux27~12_combout\);

-- Location: LCFF_X14_Y9_N1
\register_14|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(4),
	sload => VCC,
	ena => \decoder|Ram0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_14|data_out\(4));

-- Location: LCFF_X14_Y9_N11
\register_12|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(4),
	sload => VCC,
	ena => \decoder|Ram0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_12|data_out\(4));

-- Location: LCCOMB_X14_Y9_N0
\read_mux_1|Mux27~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux27~17_combout\ = (\read_reg_1~combout\(1) & (((\register_14|data_out\(4)) # (\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & (\register_12|data_out\(4) & ((!\read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_12|data_out\(4),
	datab => \read_reg_1~combout\(1),
	datac => \register_14|data_out\(4),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux27~17_combout\);

-- Location: LCCOMB_X13_Y4_N28
\read_mux_1|Mux26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux26~0_combout\ = (\read_reg_1~combout\(2) & (((\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & ((\read_reg_1~combout\(3) & ((\register_25|data_out\(5)))) # (!\read_reg_1~combout\(3) & (\register_17|data_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \register_17|data_out\(5),
	datac => \register_25|data_out\(5),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux26~0_combout\);

-- Location: LCCOMB_X13_Y8_N18
\read_mux_1|Mux26~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux26~1_combout\ = (\read_mux_1|Mux26~0_combout\ & ((\register_29|data_out\(5)) # ((!\read_reg_1~combout\(2))))) # (!\read_mux_1|Mux26~0_combout\ & (((\register_21|data_out\(5) & \read_reg_1~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_29|data_out\(5),
	datab => \read_mux_1|Mux26~0_combout\,
	datac => \register_21|data_out\(5),
	datad => \read_reg_1~combout\(2),
	combout => \read_mux_1|Mux26~1_combout\);

-- Location: LCFF_X17_Y12_N21
\register_24|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(5),
	sload => VCC,
	ena => \decoder|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_24|data_out\(5));

-- Location: LCFF_X12_Y13_N17
\register_20|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(5),
	sload => VCC,
	ena => \decoder|Ram0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_20|data_out\(5));

-- Location: LCFF_X13_Y13_N25
\register_16|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(5),
	sload => VCC,
	ena => \decoder|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_16|data_out\(5));

-- Location: LCCOMB_X12_Y13_N16
\read_mux_1|Mux26~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux26~4_combout\ = (\read_reg_1~combout\(2) & (((\register_20|data_out\(5)) # (\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & (\register_16|data_out\(5) & ((!\read_reg_1~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \register_16|data_out\(5),
	datac => \register_20|data_out\(5),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux26~4_combout\);

-- Location: LCFF_X13_Y13_N27
\register_28|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(5),
	sload => VCC,
	ena => \decoder|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_28|data_out\(5));

-- Location: LCCOMB_X17_Y12_N20
\read_mux_1|Mux26~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux26~5_combout\ = (\read_mux_1|Mux26~4_combout\ & ((\register_28|data_out\(5)) # ((!\read_reg_1~combout\(3))))) # (!\read_mux_1|Mux26~4_combout\ & (((\register_24|data_out\(5) & \read_reg_1~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_28|data_out\(5),
	datab => \read_mux_1|Mux26~4_combout\,
	datac => \register_24|data_out\(5),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux26~5_combout\);

-- Location: LCCOMB_X15_Y8_N20
\read_mux_1|Mux26~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux26~10_combout\ = (\read_reg_1~combout\(1) & (((\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & ((\read_reg_1~combout\(0) & ((\register_5|data_out\(5)))) # (!\read_reg_1~combout\(0) & (\register_4|data_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \register_4|data_out\(5),
	datac => \register_5|data_out\(5),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux26~10_combout\);

-- Location: LCFF_X10_Y7_N1
\register_10|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(5),
	sload => VCC,
	ena => \decoder|Ram0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_10|data_out\(5));

-- Location: LCFF_X10_Y7_N3
\register_8|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(5),
	sload => VCC,
	ena => \decoder|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_8|data_out\(5));

-- Location: LCCOMB_X10_Y7_N0
\read_mux_1|Mux26~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux26~12_combout\ = (\read_reg_1~combout\(1) & (((\register_10|data_out\(5)) # (\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & (\register_8|data_out\(5) & ((!\read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \register_8|data_out\(5),
	datac => \register_10|data_out\(5),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux26~12_combout\);

-- Location: LCCOMB_X9_Y7_N8
\read_mux_1|Mux26~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux26~13_combout\ = (\read_reg_1~combout\(0) & ((\read_mux_1|Mux26~12_combout\ & ((\register_11|data_out\(5)))) # (!\read_mux_1|Mux26~12_combout\ & (\register_9|data_out\(5))))) # (!\read_reg_1~combout\(0) & (\read_mux_1|Mux26~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(0),
	datab => \read_mux_1|Mux26~12_combout\,
	datac => \register_9|data_out\(5),
	datad => \register_11|data_out\(5),
	combout => \read_mux_1|Mux26~13_combout\);

-- Location: LCFF_X5_Y5_N15
\register_0|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(5),
	sload => VCC,
	ena => \decoder|Ram0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_0|data_out\(5));

-- Location: LCFF_X14_Y13_N17
\register_14|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(5),
	sload => VCC,
	ena => \decoder|Ram0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_14|data_out\(5));

-- Location: LCFF_X15_Y13_N25
\register_13|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(5),
	sload => VCC,
	ena => \decoder|Ram0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_13|data_out\(5));

-- Location: LCCOMB_X15_Y13_N24
\read_mux_1|Mux26~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux26~17_combout\ = (\read_reg_1~combout\(1) & (\read_reg_1~combout\(0))) # (!\read_reg_1~combout\(1) & ((\read_reg_1~combout\(0) & (\register_13|data_out\(5))) # (!\read_reg_1~combout\(0) & ((\register_12|data_out\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \read_reg_1~combout\(0),
	datac => \register_13|data_out\(5),
	datad => \register_12|data_out\(5),
	combout => \read_mux_1|Mux26~17_combout\);

-- Location: LCCOMB_X14_Y13_N16
\read_mux_1|Mux26~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux26~18_combout\ = (\read_reg_1~combout\(1) & ((\read_mux_1|Mux26~17_combout\ & ((\register_15|data_out\(5)))) # (!\read_mux_1|Mux26~17_combout\ & (\register_14|data_out\(5))))) # (!\read_reg_1~combout\(1) & (\read_mux_1|Mux26~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \read_mux_1|Mux26~17_combout\,
	datac => \register_14|data_out\(5),
	datad => \register_15|data_out\(5),
	combout => \read_mux_1|Mux26~18_combout\);

-- Location: LCFF_X13_Y5_N25
\register_22|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(6),
	sload => VCC,
	ena => \decoder|Ram0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_22|data_out\(6));

-- Location: LCFF_X13_Y5_N19
\register_26|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(6),
	sload => VCC,
	ena => \decoder|Ram0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_26|data_out\(6));

-- Location: LCFF_X14_Y5_N3
\register_18|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(6),
	sload => VCC,
	ena => \decoder|Ram0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_18|data_out\(6));

-- Location: LCCOMB_X13_Y5_N18
\read_mux_1|Mux25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux25~0_combout\ = (\read_reg_1~combout\(2) & (\read_reg_1~combout\(3))) # (!\read_reg_1~combout\(2) & ((\read_reg_1~combout\(3) & (\register_26|data_out\(6))) # (!\read_reg_1~combout\(3) & ((\register_18|data_out\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \read_reg_1~combout\(3),
	datac => \register_26|data_out\(6),
	datad => \register_18|data_out\(6),
	combout => \read_mux_1|Mux25~0_combout\);

-- Location: LCFF_X14_Y5_N29
\register_30|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(6),
	sload => VCC,
	ena => \decoder|Ram0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_30|data_out\(6));

-- Location: LCCOMB_X13_Y5_N24
\read_mux_1|Mux25~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux25~1_combout\ = (\read_reg_1~combout\(2) & ((\read_mux_1|Mux25~0_combout\ & ((\register_30|data_out\(6)))) # (!\read_mux_1|Mux25~0_combout\ & (\register_22|data_out\(6))))) # (!\read_reg_1~combout\(2) & (\read_mux_1|Mux25~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \read_mux_1|Mux25~0_combout\,
	datac => \register_22|data_out\(6),
	datad => \register_30|data_out\(6),
	combout => \read_mux_1|Mux25~1_combout\);

-- Location: LCFF_X9_Y3_N29
\register_20|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(6),
	sload => VCC,
	ena => \decoder|Ram0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_20|data_out\(6));

-- Location: LCFF_X8_Y3_N9
\register_24|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(6),
	sload => VCC,
	ena => \decoder|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_24|data_out\(6));

-- Location: LCFF_X8_Y3_N3
\register_16|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(6),
	sload => VCC,
	ena => \decoder|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_16|data_out\(6));

-- Location: LCCOMB_X8_Y3_N8
\read_mux_1|Mux25~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux25~4_combout\ = (\read_reg_1~combout\(2) & (((\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & ((\read_reg_1~combout\(3) & ((\register_24|data_out\(6)))) # (!\read_reg_1~combout\(3) & (\register_16|data_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \register_16|data_out\(6),
	datac => \register_24|data_out\(6),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux25~4_combout\);

-- Location: LCFF_X9_Y3_N31
\register_28|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(6),
	sload => VCC,
	ena => \decoder|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_28|data_out\(6));

-- Location: LCCOMB_X9_Y3_N28
\read_mux_1|Mux25~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux25~5_combout\ = (\read_reg_1~combout\(2) & ((\read_mux_1|Mux25~4_combout\ & (\register_28|data_out\(6))) # (!\read_mux_1|Mux25~4_combout\ & ((\register_20|data_out\(6)))))) # (!\read_reg_1~combout\(2) & (((\read_mux_1|Mux25~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \register_28|data_out\(6),
	datac => \register_20|data_out\(6),
	datad => \read_mux_1|Mux25~4_combout\,
	combout => \read_mux_1|Mux25~5_combout\);

-- Location: LCFF_X15_Y5_N11
\register_6|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(6),
	sload => VCC,
	ena => \decoder|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_6|data_out\(6));

-- Location: LCFF_X15_Y8_N27
\register_4|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(6),
	sload => VCC,
	ena => \decoder|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_4|data_out\(6));

-- Location: LCCOMB_X15_Y5_N10
\read_mux_1|Mux25~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux25~12_combout\ = (\read_reg_1~combout\(1) & (((\register_6|data_out\(6)) # (\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & (\register_4|data_out\(6) & ((!\read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_4|data_out\(6),
	datab => \read_reg_1~combout\(1),
	datac => \register_6|data_out\(6),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux25~12_combout\);

-- Location: LCCOMB_X15_Y8_N24
\read_mux_1|Mux25~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux25~13_combout\ = (\read_mux_1|Mux25~12_combout\ & ((\register_7|data_out\(6)) # ((!\read_reg_1~combout\(0))))) # (!\read_mux_1|Mux25~12_combout\ & (((\register_5|data_out\(6) & \read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_7|data_out\(6),
	datab => \read_mux_1|Mux25~12_combout\,
	datac => \register_5|data_out\(6),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux25~13_combout\);

-- Location: LCFF_X24_Y9_N17
\register_1|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(6),
	sload => VCC,
	ena => \decoder|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_1|data_out\(6));

-- Location: LCCOMB_X24_Y9_N16
\read_mux_1|Mux25~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux25~14_combout\ = (\read_reg_1~combout\(1) & (((\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & ((\read_reg_1~combout\(0) & ((\register_1|data_out\(6)))) # (!\read_reg_1~combout\(0) & (\register_0|data_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \register_0|data_out\(6),
	datac => \register_1|data_out\(6),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux25~14_combout\);

-- Location: LCCOMB_X22_Y8_N24
\read_mux_1|Mux25~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux25~15_combout\ = (\read_reg_1~combout\(1) & ((\read_mux_1|Mux25~14_combout\ & (\register_3|data_out\(6))) # (!\read_mux_1|Mux25~14_combout\ & ((\register_2|data_out\(6)))))) # (!\read_reg_1~combout\(1) & (((\read_mux_1|Mux25~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_3|data_out\(6),
	datab => \read_reg_1~combout\(1),
	datac => \register_2|data_out\(6),
	datad => \read_mux_1|Mux25~14_combout\,
	combout => \read_mux_1|Mux25~15_combout\);

-- Location: LCCOMB_X22_Y8_N18
\read_mux_1|Mux25~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux25~16_combout\ = (\read_reg_1~combout\(3) & (\read_reg_1~combout\(2))) # (!\read_reg_1~combout\(3) & ((\read_reg_1~combout\(2) & ((\read_mux_1|Mux25~13_combout\))) # (!\read_reg_1~combout\(2) & (\read_mux_1|Mux25~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(3),
	datab => \read_reg_1~combout\(2),
	datac => \read_mux_1|Mux25~15_combout\,
	datad => \read_mux_1|Mux25~13_combout\,
	combout => \read_mux_1|Mux25~16_combout\);

-- Location: LCFF_X13_Y4_N27
\register_25|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(7),
	sload => VCC,
	ena => \decoder|Ram0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_25|data_out\(7));

-- Location: LCFF_X13_Y4_N13
\register_17|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(7),
	sload => VCC,
	ena => \decoder|Ram0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_17|data_out\(7));

-- Location: LCCOMB_X13_Y4_N26
\read_mux_1|Mux24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux24~0_combout\ = (\read_reg_1~combout\(2) & (((\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & ((\read_reg_1~combout\(3) & ((\register_25|data_out\(7)))) # (!\read_reg_1~combout\(3) & (\register_17|data_out\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_17|data_out\(7),
	datab => \read_reg_1~combout\(2),
	datac => \register_25|data_out\(7),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux24~0_combout\);

-- Location: LCCOMB_X13_Y8_N22
\read_mux_1|Mux24~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux24~1_combout\ = (\read_mux_1|Mux24~0_combout\ & ((\register_29|data_out\(7)) # ((!\read_reg_1~combout\(2))))) # (!\read_mux_1|Mux24~0_combout\ & (((\register_21|data_out\(7) & \read_reg_1~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_29|data_out\(7),
	datab => \read_mux_1|Mux24~0_combout\,
	datac => \register_21|data_out\(7),
	datad => \read_reg_1~combout\(2),
	combout => \read_mux_1|Mux24~1_combout\);

-- Location: LCFF_X10_Y12_N25
\register_27|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(7),
	sload => VCC,
	ena => \decoder|Ram0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_27|data_out\(7));

-- Location: LCFF_X10_Y12_N11
\register_19|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(7),
	sload => VCC,
	ena => \decoder|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_19|data_out\(7));

-- Location: LCCOMB_X10_Y12_N24
\read_mux_1|Mux24~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux24~7_combout\ = (\read_reg_1~combout\(3) & ((\read_reg_1~combout\(2)) # ((\register_27|data_out\(7))))) # (!\read_reg_1~combout\(3) & (!\read_reg_1~combout\(2) & ((\register_19|data_out\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(3),
	datab => \read_reg_1~combout\(2),
	datac => \register_27|data_out\(7),
	datad => \register_19|data_out\(7),
	combout => \read_mux_1|Mux24~7_combout\);

-- Location: LCFF_X14_Y12_N1
\register_5|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(7),
	sload => VCC,
	ena => \decoder|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_5|data_out\(7));

-- Location: LCFF_X14_Y12_N11
\register_4|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(7),
	sload => VCC,
	ena => \decoder|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_4|data_out\(7));

-- Location: LCCOMB_X14_Y12_N0
\read_mux_1|Mux24~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux24~10_combout\ = (\read_reg_1~combout\(0) & ((\read_reg_1~combout\(1)) # ((\register_5|data_out\(7))))) # (!\read_reg_1~combout\(0) & (!\read_reg_1~combout\(1) & ((\register_4|data_out\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(0),
	datab => \read_reg_1~combout\(1),
	datac => \register_5|data_out\(7),
	datad => \register_4|data_out\(7),
	combout => \read_mux_1|Mux24~10_combout\);

-- Location: LCFF_X13_Y7_N25
\register_9|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(7),
	sload => VCC,
	ena => \decoder|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_9|data_out\(7));

-- Location: LCFF_X10_Y7_N13
\register_10|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(7),
	sload => VCC,
	ena => \decoder|Ram0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_10|data_out\(7));

-- Location: LCCOMB_X10_Y7_N12
\read_mux_1|Mux24~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux24~12_combout\ = (\read_reg_1~combout\(1) & (((\register_10|data_out\(7)) # (\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & (\register_8|data_out\(7) & ((!\read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \register_8|data_out\(7),
	datac => \register_10|data_out\(7),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux24~12_combout\);

-- Location: LCCOMB_X13_Y7_N24
\read_mux_1|Mux24~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux24~13_combout\ = (\read_mux_1|Mux24~12_combout\ & ((\register_11|data_out\(7)) # ((!\read_reg_1~combout\(0))))) # (!\read_mux_1|Mux24~12_combout\ & (((\register_9|data_out\(7) & \read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_11|data_out\(7),
	datab => \read_mux_1|Mux24~12_combout\,
	datac => \register_9|data_out\(7),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux24~13_combout\);

-- Location: LCFF_X21_Y9_N17
\register_2|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(7),
	sload => VCC,
	ena => \decoder|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_2|data_out\(7));

-- Location: LCFF_X21_Y9_N27
\register_0|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(7),
	sload => VCC,
	ena => \decoder|Ram0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_0|data_out\(7));

-- Location: LCCOMB_X21_Y9_N16
\read_mux_1|Mux24~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux24~14_combout\ = (\read_reg_1~combout\(0) & (\read_reg_1~combout\(1))) # (!\read_reg_1~combout\(0) & ((\read_reg_1~combout\(1) & (\register_2|data_out\(7))) # (!\read_reg_1~combout\(1) & ((\register_0|data_out\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(0),
	datab => \read_reg_1~combout\(1),
	datac => \register_2|data_out\(7),
	datad => \register_0|data_out\(7),
	combout => \read_mux_1|Mux24~14_combout\);

-- Location: LCFF_X19_Y11_N17
\register_14|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(7),
	sload => VCC,
	ena => \decoder|Ram0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_14|data_out\(7));

-- Location: LCFF_X18_Y11_N17
\register_13|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(7),
	sload => VCC,
	ena => \decoder|Ram0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_13|data_out\(7));

-- Location: LCCOMB_X18_Y11_N16
\read_mux_1|Mux24~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux24~17_combout\ = (\read_reg_1~combout\(1) & (((\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & ((\read_reg_1~combout\(0) & ((\register_13|data_out\(7)))) # (!\read_reg_1~combout\(0) & (\register_12|data_out\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \register_12|data_out\(7),
	datac => \register_13|data_out\(7),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux24~17_combout\);

-- Location: LCCOMB_X19_Y11_N16
\read_mux_1|Mux24~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux24~18_combout\ = (\read_mux_1|Mux24~17_combout\ & (((\register_15|data_out\(7))) # (!\read_reg_1~combout\(1)))) # (!\read_mux_1|Mux24~17_combout\ & (\read_reg_1~combout\(1) & (\register_14|data_out\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux24~17_combout\,
	datab => \read_reg_1~combout\(1),
	datac => \register_14|data_out\(7),
	datad => \register_15|data_out\(7),
	combout => \read_mux_1|Mux24~18_combout\);

-- Location: LCFF_X13_Y2_N25
\register_21|data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(8),
	sload => VCC,
	ena => \decoder|Ram0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_21|data_out\(8));

-- Location: LCFF_X12_Y2_N17
\register_17|data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(8),
	sload => VCC,
	ena => \decoder|Ram0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_17|data_out\(8));

-- Location: LCCOMB_X13_Y2_N24
\read_mux_1|Mux23~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux23~2_combout\ = (\read_reg_1~combout\(2) & ((\read_reg_1~combout\(3)) # ((\register_21|data_out\(8))))) # (!\read_reg_1~combout\(2) & (!\read_reg_1~combout\(3) & ((\register_17|data_out\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \read_reg_1~combout\(3),
	datac => \register_21|data_out\(8),
	datad => \register_17|data_out\(8),
	combout => \read_mux_1|Mux23~2_combout\);

-- Location: LCCOMB_X13_Y4_N6
\read_mux_1|Mux23~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux23~3_combout\ = (\read_mux_1|Mux23~2_combout\ & ((\register_29|data_out\(8)) # ((!\read_reg_1~combout\(3))))) # (!\read_mux_1|Mux23~2_combout\ & (((\register_25|data_out\(8) & \read_reg_1~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_29|data_out\(8),
	datab => \read_mux_1|Mux23~2_combout\,
	datac => \register_25|data_out\(8),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux23~3_combout\);

-- Location: LCFF_X20_Y7_N1
\register_24|data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(8),
	sload => VCC,
	ena => \decoder|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_24|data_out\(8));

-- Location: LCCOMB_X20_Y7_N0
\read_mux_1|Mux23~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux23~4_combout\ = (\read_reg_1~combout\(2) & (((\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & ((\read_reg_1~combout\(3) & ((\register_24|data_out\(8)))) # (!\read_reg_1~combout\(3) & (\register_16|data_out\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_16|data_out\(8),
	datab => \read_reg_1~combout\(2),
	datac => \register_24|data_out\(8),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux23~4_combout\);

-- Location: LCCOMB_X7_Y8_N26
\read_mux_1|Mux23~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux23~5_combout\ = (\read_reg_1~combout\(2) & ((\read_mux_1|Mux23~4_combout\ & (\register_28|data_out\(8))) # (!\read_mux_1|Mux23~4_combout\ & ((\register_20|data_out\(8)))))) # (!\read_reg_1~combout\(2) & (((\read_mux_1|Mux23~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \register_28|data_out\(8),
	datac => \register_20|data_out\(8),
	datad => \read_mux_1|Mux23~4_combout\,
	combout => \read_mux_1|Mux23~5_combout\);

-- Location: LCCOMB_X13_Y4_N24
\read_mux_1|Mux23~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux23~6_combout\ = (\read_reg_1~combout\(1) & (((\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & ((\read_reg_1~combout\(0) & ((\read_mux_1|Mux23~3_combout\))) # (!\read_reg_1~combout\(0) & (\read_mux_1|Mux23~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux23~5_combout\,
	datab => \read_mux_1|Mux23~3_combout\,
	datac => \read_reg_1~combout\(1),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux23~6_combout\);

-- Location: LCFF_X22_Y10_N21
\register_19|data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(8),
	sload => VCC,
	ena => \decoder|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_19|data_out\(8));

-- Location: LCFF_X13_Y7_N29
\register_9|data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(8),
	sload => VCC,
	ena => \decoder|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_9|data_out\(8));

-- Location: LCFF_X24_Y5_N17
\register_8|data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(8),
	sload => VCC,
	ena => \decoder|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_8|data_out\(8));

-- Location: LCCOMB_X13_Y7_N28
\read_mux_1|Mux23~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux23~10_combout\ = (\read_reg_1~combout\(1) & (((\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & ((\read_reg_1~combout\(0) & ((\register_9|data_out\(8)))) # (!\read_reg_1~combout\(0) & (\register_8|data_out\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \register_8|data_out\(8),
	datac => \register_9|data_out\(8),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux23~10_combout\);

-- Location: LCCOMB_X24_Y4_N20
\read_mux_1|Mux23~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux23~11_combout\ = (\read_reg_1~combout\(1) & ((\read_mux_1|Mux23~10_combout\ & ((\register_11|data_out\(8)))) # (!\read_mux_1|Mux23~10_combout\ & (\register_10|data_out\(8))))) # (!\read_reg_1~combout\(1) & (\read_mux_1|Mux23~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \read_mux_1|Mux23~10_combout\,
	datac => \register_10|data_out\(8),
	datad => \register_11|data_out\(8),
	combout => \read_mux_1|Mux23~11_combout\);

-- Location: LCFF_X25_Y8_N25
\register_1|data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(8),
	sload => VCC,
	ena => \decoder|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_1|data_out\(8));

-- Location: LCCOMB_X25_Y8_N24
\read_mux_1|Mux23~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux23~14_combout\ = (\read_reg_1~combout\(0) & ((\read_reg_1~combout\(1)) # ((\register_1|data_out\(8))))) # (!\read_reg_1~combout\(0) & (!\read_reg_1~combout\(1) & ((\register_0|data_out\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(0),
	datab => \read_reg_1~combout\(1),
	datac => \register_1|data_out\(8),
	datad => \register_0|data_out\(8),
	combout => \read_mux_1|Mux23~14_combout\);

-- Location: LCCOMB_X24_Y8_N18
\read_mux_1|Mux23~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux23~15_combout\ = (\read_reg_1~combout\(1) & ((\read_mux_1|Mux23~14_combout\ & (\register_3|data_out\(8))) # (!\read_mux_1|Mux23~14_combout\ & ((\register_2|data_out\(8)))))) # (!\read_reg_1~combout\(1) & (((\read_mux_1|Mux23~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \register_3|data_out\(8),
	datac => \register_2|data_out\(8),
	datad => \read_mux_1|Mux23~14_combout\,
	combout => \read_mux_1|Mux23~15_combout\);

-- Location: LCFF_X12_Y8_N25
\register_25|data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(9),
	sload => VCC,
	ena => \decoder|Ram0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_25|data_out\(9));

-- Location: LCFF_X12_Y8_N3
\register_17|data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(9),
	sload => VCC,
	ena => \decoder|Ram0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_17|data_out\(9));

-- Location: LCCOMB_X12_Y8_N24
\read_mux_1|Mux22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux22~0_combout\ = (\read_reg_1~combout\(3) & ((\read_reg_1~combout\(2)) # ((\register_25|data_out\(9))))) # (!\read_reg_1~combout\(3) & (!\read_reg_1~combout\(2) & ((\register_17|data_out\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(3),
	datab => \read_reg_1~combout\(2),
	datac => \register_25|data_out\(9),
	datad => \register_17|data_out\(9),
	combout => \read_mux_1|Mux22~0_combout\);

-- Location: LCCOMB_X13_Y8_N10
\read_mux_1|Mux22~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux22~1_combout\ = (\read_reg_1~combout\(2) & ((\read_mux_1|Mux22~0_combout\ & ((\register_29|data_out\(9)))) # (!\read_mux_1|Mux22~0_combout\ & (\register_21|data_out\(9))))) # (!\read_reg_1~combout\(2) & (\read_mux_1|Mux22~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \read_mux_1|Mux22~0_combout\,
	datac => \register_21|data_out\(9),
	datad => \register_29|data_out\(9),
	combout => \read_mux_1|Mux22~1_combout\);

-- Location: LCFF_X19_Y2_N11
\register_22|data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(9),
	sload => VCC,
	ena => \decoder|Ram0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_22|data_out\(9));

-- Location: LCFF_X19_Y4_N25
\register_18|data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(9),
	sload => VCC,
	ena => \decoder|Ram0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_18|data_out\(9));

-- Location: LCCOMB_X19_Y2_N10
\read_mux_1|Mux22~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux22~2_combout\ = (\read_reg_1~combout\(3) & (((\read_reg_1~combout\(2))))) # (!\read_reg_1~combout\(3) & ((\read_reg_1~combout\(2) & ((\register_22|data_out\(9)))) # (!\read_reg_1~combout\(2) & (\register_18|data_out\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_18|data_out\(9),
	datab => \read_reg_1~combout\(3),
	datac => \register_22|data_out\(9),
	datad => \read_reg_1~combout\(2),
	combout => \read_mux_1|Mux22~2_combout\);

-- Location: LCCOMB_X19_Y2_N16
\read_mux_1|Mux22~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux22~3_combout\ = (\read_mux_1|Mux22~2_combout\ & (((\register_30|data_out\(9))) # (!\read_reg_1~combout\(3)))) # (!\read_mux_1|Mux22~2_combout\ & (\read_reg_1~combout\(3) & (\register_26|data_out\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux22~2_combout\,
	datab => \read_reg_1~combout\(3),
	datac => \register_26|data_out\(9),
	datad => \register_30|data_out\(9),
	combout => \read_mux_1|Mux22~3_combout\);

-- Location: LCFF_X21_Y8_N25
\register_16|data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(9),
	sload => VCC,
	ena => \decoder|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_16|data_out\(9));

-- Location: LCFF_X22_Y12_N21
\register_31|data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(9),
	sload => VCC,
	ena => \decoder|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_31|data_out\(9));

-- Location: LCFF_X14_Y12_N13
\register_5|data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(9),
	sload => VCC,
	ena => \decoder|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_5|data_out\(9));

-- Location: LCFF_X14_Y12_N31
\register_4|data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(9),
	sload => VCC,
	ena => \decoder|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_4|data_out\(9));

-- Location: LCCOMB_X14_Y12_N12
\read_mux_1|Mux22~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux22~10_combout\ = (\read_reg_1~combout\(0) & (((\register_5|data_out\(9)) # (\read_reg_1~combout\(1))))) # (!\read_reg_1~combout\(0) & (\register_4|data_out\(9) & ((!\read_reg_1~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(0),
	datab => \register_4|data_out\(9),
	datac => \register_5|data_out\(9),
	datad => \read_reg_1~combout\(1),
	combout => \read_mux_1|Mux22~10_combout\);

-- Location: LCCOMB_X9_Y6_N22
\read_mux_1|Mux22~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux22~12_combout\ = (\read_reg_1~combout\(0) & (\read_reg_1~combout\(1))) # (!\read_reg_1~combout\(0) & ((\read_reg_1~combout\(1) & (\register_10|data_out\(9))) # (!\read_reg_1~combout\(1) & ((\register_8|data_out\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(0),
	datab => \read_reg_1~combout\(1),
	datac => \register_10|data_out\(9),
	datad => \register_8|data_out\(9),
	combout => \read_mux_1|Mux22~12_combout\);

-- Location: LCCOMB_X19_Y12_N28
\read_mux_1|Mux22~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux22~13_combout\ = (\read_mux_1|Mux22~12_combout\ & ((\register_11|data_out\(9)) # ((!\read_reg_1~combout\(0))))) # (!\read_mux_1|Mux22~12_combout\ & (((\register_9|data_out\(9) & \read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux22~12_combout\,
	datab => \register_11|data_out\(9),
	datac => \register_9|data_out\(9),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux22~13_combout\);

-- Location: LCCOMB_X21_Y9_N4
\read_mux_1|Mux22~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux22~14_combout\ = (\read_reg_1~combout\(0) & (\read_reg_1~combout\(1))) # (!\read_reg_1~combout\(0) & ((\read_reg_1~combout\(1) & (\register_2|data_out\(9))) # (!\read_reg_1~combout\(1) & ((\register_0|data_out\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(0),
	datab => \read_reg_1~combout\(1),
	datac => \register_2|data_out\(9),
	datad => \register_0|data_out\(9),
	combout => \read_mux_1|Mux22~14_combout\);

-- Location: LCCOMB_X24_Y9_N10
\read_mux_1|Mux22~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux22~15_combout\ = (\read_mux_1|Mux22~14_combout\ & ((\register_3|data_out\(9)) # ((!\read_reg_1~combout\(0))))) # (!\read_mux_1|Mux22~14_combout\ & (((\register_1|data_out\(9) & \read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_3|data_out\(9),
	datab => \read_mux_1|Mux22~14_combout\,
	datac => \register_1|data_out\(9),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux22~15_combout\);

-- Location: LCCOMB_X19_Y12_N24
\read_mux_1|Mux22~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux22~16_combout\ = (\read_reg_1~combout\(2) & (((\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & ((\read_reg_1~combout\(3) & ((\read_mux_1|Mux22~13_combout\))) # (!\read_reg_1~combout\(3) & (\read_mux_1|Mux22~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux22~15_combout\,
	datab => \read_reg_1~combout\(2),
	datac => \read_mux_1|Mux22~13_combout\,
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux22~16_combout\);

-- Location: LCFF_X18_Y11_N13
\register_13|data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(9),
	sload => VCC,
	ena => \decoder|Ram0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_13|data_out\(9));

-- Location: LCCOMB_X18_Y11_N12
\read_mux_1|Mux22~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux22~17_combout\ = (\read_reg_1~combout\(1) & (\read_reg_1~combout\(0))) # (!\read_reg_1~combout\(1) & ((\read_reg_1~combout\(0) & (\register_13|data_out\(9))) # (!\read_reg_1~combout\(0) & ((\register_12|data_out\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \read_reg_1~combout\(0),
	datac => \register_13|data_out\(9),
	datad => \register_12|data_out\(9),
	combout => \read_mux_1|Mux22~17_combout\);

-- Location: LCFF_X18_Y4_N25
\register_26|data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(10),
	sload => VCC,
	ena => \decoder|Ram0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_26|data_out\(10));

-- Location: LCFF_X18_Y4_N11
\register_18|data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(10),
	sload => VCC,
	ena => \decoder|Ram0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_18|data_out\(10));

-- Location: LCCOMB_X18_Y4_N24
\read_mux_1|Mux21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux21~0_combout\ = (\read_reg_1~combout\(2) & (((\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & ((\read_reg_1~combout\(3) & ((\register_26|data_out\(10)))) # (!\read_reg_1~combout\(3) & (\register_18|data_out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_18|data_out\(10),
	datab => \read_reg_1~combout\(2),
	datac => \register_26|data_out\(10),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux21~0_combout\);

-- Location: LCCOMB_X17_Y4_N30
\read_mux_1|Mux21~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux21~1_combout\ = (\read_reg_1~combout\(2) & ((\read_mux_1|Mux21~0_combout\ & (\register_30|data_out\(10))) # (!\read_mux_1|Mux21~0_combout\ & ((\register_22|data_out\(10)))))) # (!\read_reg_1~combout\(2) & (((\read_mux_1|Mux21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \register_30|data_out\(10),
	datac => \register_22|data_out\(10),
	datad => \read_mux_1|Mux21~0_combout\,
	combout => \read_mux_1|Mux21~1_combout\);

-- Location: LCFF_X12_Y3_N13
\register_29|data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(10),
	sload => VCC,
	ena => \decoder|Ram0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_29|data_out\(10));

-- Location: LCFF_X18_Y7_N25
\register_20|data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(10),
	sload => VCC,
	ena => \decoder|Ram0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_20|data_out\(10));

-- Location: LCFF_X22_Y7_N17
\register_24|data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(10),
	sload => VCC,
	ena => \decoder|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_24|data_out\(10));

-- Location: LCFF_X21_Y8_N11
\register_16|data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(10),
	sload => VCC,
	ena => \decoder|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_16|data_out\(10));

-- Location: LCCOMB_X22_Y7_N16
\read_mux_1|Mux21~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux21~4_combout\ = (\read_reg_1~combout\(3) & ((\read_reg_1~combout\(2)) # ((\register_24|data_out\(10))))) # (!\read_reg_1~combout\(3) & (!\read_reg_1~combout\(2) & ((\register_16|data_out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(3),
	datab => \read_reg_1~combout\(2),
	datac => \register_24|data_out\(10),
	datad => \register_16|data_out\(10),
	combout => \read_mux_1|Mux21~4_combout\);

-- Location: LCFF_X22_Y7_N19
\register_28|data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(10),
	sload => VCC,
	ena => \decoder|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_28|data_out\(10));

-- Location: LCCOMB_X18_Y7_N24
\read_mux_1|Mux21~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux21~5_combout\ = (\read_reg_1~combout\(2) & ((\read_mux_1|Mux21~4_combout\ & ((\register_28|data_out\(10)))) # (!\read_mux_1|Mux21~4_combout\ & (\register_20|data_out\(10))))) # (!\read_reg_1~combout\(2) & (\read_mux_1|Mux21~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \read_mux_1|Mux21~4_combout\,
	datac => \register_20|data_out\(10),
	datad => \register_28|data_out\(10),
	combout => \read_mux_1|Mux21~5_combout\);

-- Location: LCCOMB_X20_Y12_N16
\read_mux_1|Mux21~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux21~7_combout\ = (\read_reg_1~combout\(2) & ((\read_reg_1~combout\(3)) # ((\register_23|data_out\(10))))) # (!\read_reg_1~combout\(2) & (!\read_reg_1~combout\(3) & ((\register_19|data_out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \read_reg_1~combout\(3),
	datac => \register_23|data_out\(10),
	datad => \register_19|data_out\(10),
	combout => \read_mux_1|Mux21~7_combout\);

-- Location: LCFF_X19_Y9_N7
\register_0|data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(10),
	sload => VCC,
	ena => \decoder|Ram0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_0|data_out\(10));

-- Location: LCFF_X14_Y9_N13
\register_14|data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(10),
	sload => VCC,
	ena => \decoder|Ram0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_14|data_out\(10));

-- Location: LCFF_X14_Y9_N23
\register_12|data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(10),
	sload => VCC,
	ena => \decoder|Ram0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_12|data_out\(10));

-- Location: LCCOMB_X14_Y9_N12
\read_mux_1|Mux21~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux21~17_combout\ = (\read_reg_1~combout\(0) & (\read_reg_1~combout\(1))) # (!\read_reg_1~combout\(0) & ((\read_reg_1~combout\(1) & (\register_14|data_out\(10))) # (!\read_reg_1~combout\(1) & ((\register_12|data_out\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(0),
	datab => \read_reg_1~combout\(1),
	datac => \register_14|data_out\(10),
	datad => \register_12|data_out\(10),
	combout => \read_mux_1|Mux21~17_combout\);

-- Location: LCCOMB_X14_Y7_N8
\read_mux_1|Mux21~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux21~18_combout\ = (\read_mux_1|Mux21~17_combout\ & ((\register_15|data_out\(10)) # ((!\read_reg_1~combout\(0))))) # (!\read_mux_1|Mux21~17_combout\ & (((\register_13|data_out\(10) & \read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_15|data_out\(10),
	datab => \read_mux_1|Mux21~17_combout\,
	datac => \register_13|data_out\(10),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux21~18_combout\);

-- Location: LCCOMB_X12_Y8_N22
\read_mux_1|Mux20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux20~0_combout\ = (\read_reg_1~combout\(2) & (((\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & ((\read_reg_1~combout\(3) & ((\register_25|data_out\(11)))) # (!\read_reg_1~combout\(3) & (\register_17|data_out\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_17|data_out\(11),
	datab => \read_reg_1~combout\(2),
	datac => \register_25|data_out\(11),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux20~0_combout\);

-- Location: LCCOMB_X13_Y8_N30
\read_mux_1|Mux20~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux20~1_combout\ = (\read_reg_1~combout\(2) & ((\read_mux_1|Mux20~0_combout\ & ((\register_29|data_out\(11)))) # (!\read_mux_1|Mux20~0_combout\ & (\register_21|data_out\(11))))) # (!\read_reg_1~combout\(2) & (\read_mux_1|Mux20~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \read_mux_1|Mux20~0_combout\,
	datac => \register_21|data_out\(11),
	datad => \register_29|data_out\(11),
	combout => \read_mux_1|Mux20~1_combout\);

-- Location: LCFF_X18_Y1_N9
\register_26|data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(11),
	sload => VCC,
	ena => \decoder|Ram0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_26|data_out\(11));

-- Location: LCFF_X20_Y4_N25
\register_22|data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(11),
	sload => VCC,
	ena => \decoder|Ram0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_22|data_out\(11));

-- Location: LCFF_X19_Y4_N13
\register_18|data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(11),
	sload => VCC,
	ena => \decoder|Ram0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_18|data_out\(11));

-- Location: LCCOMB_X20_Y4_N24
\read_mux_1|Mux20~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux20~2_combout\ = (\read_reg_1~combout\(3) & (\read_reg_1~combout\(2))) # (!\read_reg_1~combout\(3) & ((\read_reg_1~combout\(2) & (\register_22|data_out\(11))) # (!\read_reg_1~combout\(2) & ((\register_18|data_out\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(3),
	datab => \read_reg_1~combout\(2),
	datac => \register_22|data_out\(11),
	datad => \register_18|data_out\(11),
	combout => \read_mux_1|Mux20~2_combout\);

-- Location: LCFF_X19_Y4_N31
\register_30|data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(11),
	sload => VCC,
	ena => \decoder|Ram0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_30|data_out\(11));

-- Location: LCCOMB_X18_Y1_N8
\read_mux_1|Mux20~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux20~3_combout\ = (\read_reg_1~combout\(3) & ((\read_mux_1|Mux20~2_combout\ & (\register_30|data_out\(11))) # (!\read_mux_1|Mux20~2_combout\ & ((\register_26|data_out\(11)))))) # (!\read_reg_1~combout\(3) & (((\read_mux_1|Mux20~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(3),
	datab => \register_30|data_out\(11),
	datac => \register_26|data_out\(11),
	datad => \read_mux_1|Mux20~2_combout\,
	combout => \read_mux_1|Mux20~3_combout\);

-- Location: LCFF_X21_Y7_N1
\register_20|data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(11),
	sload => VCC,
	ena => \decoder|Ram0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_20|data_out\(11));

-- Location: LCFF_X21_Y7_N11
\register_16|data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(11),
	sload => VCC,
	ena => \decoder|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_16|data_out\(11));

-- Location: LCCOMB_X21_Y7_N0
\read_mux_1|Mux20~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux20~4_combout\ = (\read_reg_1~combout\(3) & (\read_reg_1~combout\(2))) # (!\read_reg_1~combout\(3) & ((\read_reg_1~combout\(2) & (\register_20|data_out\(11))) # (!\read_reg_1~combout\(2) & ((\register_16|data_out\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(3),
	datab => \read_reg_1~combout\(2),
	datac => \register_20|data_out\(11),
	datad => \register_16|data_out\(11),
	combout => \read_mux_1|Mux20~4_combout\);

-- Location: LCCOMB_X21_Y12_N28
\read_mux_1|Mux20~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux20~7_combout\ = (\read_reg_1~combout\(2) & (((\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & ((\read_reg_1~combout\(3) & ((\register_27|data_out\(11)))) # (!\read_reg_1~combout\(3) & (\register_19|data_out\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \register_19|data_out\(11),
	datac => \register_27|data_out\(11),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux20~7_combout\);

-- Location: LCFF_X10_Y7_N17
\register_10|data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(11),
	sload => VCC,
	ena => \decoder|Ram0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_10|data_out\(11));

-- Location: LCCOMB_X10_Y7_N16
\read_mux_1|Mux20~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux20~12_combout\ = (\read_reg_1~combout\(1) & (((\register_10|data_out\(11)) # (\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & (\register_8|data_out\(11) & ((!\read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \register_8|data_out\(11),
	datac => \register_10|data_out\(11),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux20~12_combout\);

-- Location: LCCOMB_X13_Y7_N30
\read_mux_1|Mux20~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux20~13_combout\ = (\read_mux_1|Mux20~12_combout\ & ((\register_11|data_out\(11)) # ((!\read_reg_1~combout\(0))))) # (!\read_mux_1|Mux20~12_combout\ & (((\register_9|data_out\(11) & \read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_11|data_out\(11),
	datab => \read_mux_1|Mux20~12_combout\,
	datac => \register_9|data_out\(11),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux20~13_combout\);

-- Location: LCFF_X21_Y9_N9
\register_2|data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(11),
	sload => VCC,
	ena => \decoder|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_2|data_out\(11));

-- Location: LCFF_X21_Y9_N11
\register_0|data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(11),
	sload => VCC,
	ena => \decoder|Ram0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_0|data_out\(11));

-- Location: LCCOMB_X21_Y9_N8
\read_mux_1|Mux20~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux20~14_combout\ = (\read_reg_1~combout\(0) & (\read_reg_1~combout\(1))) # (!\read_reg_1~combout\(0) & ((\read_reg_1~combout\(1) & (\register_2|data_out\(11))) # (!\read_reg_1~combout\(1) & ((\register_0|data_out\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(0),
	datab => \read_reg_1~combout\(1),
	datac => \register_2|data_out\(11),
	datad => \register_0|data_out\(11),
	combout => \read_mux_1|Mux20~14_combout\);

-- Location: LCFF_X14_Y13_N29
\register_14|data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(11),
	sload => VCC,
	ena => \decoder|Ram0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_14|data_out\(11));

-- Location: LCFF_X18_Y11_N25
\register_13|data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(11),
	sload => VCC,
	ena => \decoder|Ram0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_13|data_out\(11));

-- Location: LCFF_X18_Y11_N11
\register_12|data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(11),
	sload => VCC,
	ena => \decoder|Ram0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_12|data_out\(11));

-- Location: LCCOMB_X18_Y11_N24
\read_mux_1|Mux20~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux20~17_combout\ = (\read_reg_1~combout\(1) & (\read_reg_1~combout\(0))) # (!\read_reg_1~combout\(1) & ((\read_reg_1~combout\(0) & (\register_13|data_out\(11))) # (!\read_reg_1~combout\(0) & ((\register_12|data_out\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \read_reg_1~combout\(0),
	datac => \register_13|data_out\(11),
	datad => \register_12|data_out\(11),
	combout => \read_mux_1|Mux20~17_combout\);

-- Location: LCFF_X14_Y13_N31
\register_15|data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(11),
	sload => VCC,
	ena => \decoder|Ram0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_15|data_out\(11));

-- Location: LCCOMB_X14_Y13_N28
\read_mux_1|Mux20~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux20~18_combout\ = (\read_mux_1|Mux20~17_combout\ & (((\register_15|data_out\(11))) # (!\read_reg_1~combout\(1)))) # (!\read_mux_1|Mux20~17_combout\ & (\read_reg_1~combout\(1) & (\register_14|data_out\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux20~17_combout\,
	datab => \read_reg_1~combout\(1),
	datac => \register_14|data_out\(11),
	datad => \register_15|data_out\(11),
	combout => \read_mux_1|Mux20~18_combout\);

-- Location: LCFF_X15_Y4_N9
\register_26|data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(12),
	sload => VCC,
	ena => \decoder|Ram0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_26|data_out\(12));

-- Location: LCFF_X15_Y4_N19
\register_18|data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(12),
	sload => VCC,
	ena => \decoder|Ram0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_18|data_out\(12));

-- Location: LCCOMB_X15_Y4_N8
\read_mux_1|Mux19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux19~0_combout\ = (\read_reg_1~combout\(2) & (((\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & ((\read_reg_1~combout\(3) & ((\register_26|data_out\(12)))) # (!\read_reg_1~combout\(3) & (\register_18|data_out\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \register_18|data_out\(12),
	datac => \register_26|data_out\(12),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux19~0_combout\);

-- Location: LCCOMB_X17_Y4_N10
\read_mux_1|Mux19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux19~1_combout\ = (\read_reg_1~combout\(2) & ((\read_mux_1|Mux19~0_combout\ & (\register_30|data_out\(12))) # (!\read_mux_1|Mux19~0_combout\ & ((\register_22|data_out\(12)))))) # (!\read_reg_1~combout\(2) & (((\read_mux_1|Mux19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \register_30|data_out\(12),
	datac => \register_22|data_out\(12),
	datad => \read_mux_1|Mux19~0_combout\,
	combout => \read_mux_1|Mux19~1_combout\);

-- Location: LCFF_X12_Y7_N27
\register_21|data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(12),
	sload => VCC,
	ena => \decoder|Ram0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_21|data_out\(12));

-- Location: LCFF_X12_Y8_N29
\register_17|data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(12),
	sload => VCC,
	ena => \decoder|Ram0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_17|data_out\(12));

-- Location: LCCOMB_X12_Y7_N26
\read_mux_1|Mux19~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux19~2_combout\ = (\read_reg_1~combout\(2) & (((\register_21|data_out\(12)) # (\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & (\register_17|data_out\(12) & ((!\read_reg_1~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \register_17|data_out\(12),
	datac => \register_21|data_out\(12),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux19~2_combout\);

-- Location: LCCOMB_X12_Y8_N18
\read_mux_1|Mux19~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux19~3_combout\ = (\read_reg_1~combout\(3) & ((\read_mux_1|Mux19~2_combout\ & (\register_29|data_out\(12))) # (!\read_mux_1|Mux19~2_combout\ & ((\register_25|data_out\(12)))))) # (!\read_reg_1~combout\(3) & (((\read_mux_1|Mux19~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_29|data_out\(12),
	datab => \read_reg_1~combout\(3),
	datac => \register_25|data_out\(12),
	datad => \read_mux_1|Mux19~2_combout\,
	combout => \read_mux_1|Mux19~3_combout\);

-- Location: LCFF_X21_Y12_N25
\register_19|data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(12),
	sload => VCC,
	ena => \decoder|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_19|data_out\(12));

-- Location: LCFF_X20_Y11_N25
\register_31|data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(12),
	sload => VCC,
	ena => \decoder|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_31|data_out\(12));

-- Location: LCFF_X14_Y8_N19
\register_5|data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(12),
	sload => VCC,
	ena => \decoder|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_5|data_out\(12));

-- Location: LCFF_X15_Y5_N21
\register_6|data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(12),
	sload => VCC,
	ena => \decoder|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_6|data_out\(12));

-- Location: LCFF_X14_Y8_N5
\register_4|data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(12),
	sload => VCC,
	ena => \decoder|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_4|data_out\(12));

-- Location: LCCOMB_X15_Y5_N20
\read_mux_1|Mux19~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux19~12_combout\ = (\read_reg_1~combout\(1) & (((\register_6|data_out\(12)) # (\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & (\register_4|data_out\(12) & ((!\read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_4|data_out\(12),
	datab => \read_reg_1~combout\(1),
	datac => \register_6|data_out\(12),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux19~12_combout\);

-- Location: LCFF_X18_Y8_N21
\register_7|data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(12),
	sload => VCC,
	ena => \decoder|Ram0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_7|data_out\(12));

-- Location: LCCOMB_X14_Y8_N18
\read_mux_1|Mux19~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux19~13_combout\ = (\read_reg_1~combout\(0) & ((\read_mux_1|Mux19~12_combout\ & ((\register_7|data_out\(12)))) # (!\read_mux_1|Mux19~12_combout\ & (\register_5|data_out\(12))))) # (!\read_reg_1~combout\(0) & (\read_mux_1|Mux19~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(0),
	datab => \read_mux_1|Mux19~12_combout\,
	datac => \register_5|data_out\(12),
	datad => \register_7|data_out\(12),
	combout => \read_mux_1|Mux19~13_combout\);

-- Location: LCCOMB_X25_Y8_N4
\read_mux_1|Mux19~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux19~14_combout\ = (\read_reg_1~combout\(0) & ((\read_reg_1~combout\(1)) # ((\register_1|data_out\(12))))) # (!\read_reg_1~combout\(0) & (!\read_reg_1~combout\(1) & ((\register_0|data_out\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(0),
	datab => \read_reg_1~combout\(1),
	datac => \register_1|data_out\(12),
	datad => \register_0|data_out\(12),
	combout => \read_mux_1|Mux19~14_combout\);

-- Location: LCCOMB_X24_Y8_N30
\read_mux_1|Mux19~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux19~15_combout\ = (\read_reg_1~combout\(1) & ((\read_mux_1|Mux19~14_combout\ & (\register_3|data_out\(12))) # (!\read_mux_1|Mux19~14_combout\ & ((\register_2|data_out\(12)))))) # (!\read_reg_1~combout\(1) & 
-- (((\read_mux_1|Mux19~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_3|data_out\(12),
	datab => \read_reg_1~combout\(1),
	datac => \register_2|data_out\(12),
	datad => \read_mux_1|Mux19~14_combout\,
	combout => \read_mux_1|Mux19~15_combout\);

-- Location: LCCOMB_X17_Y12_N16
\read_mux_1|Mux19~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux19~16_combout\ = (\read_reg_1~combout\(3) & (\read_reg_1~combout\(2))) # (!\read_reg_1~combout\(3) & ((\read_reg_1~combout\(2) & (\read_mux_1|Mux19~13_combout\)) # (!\read_reg_1~combout\(2) & ((\read_mux_1|Mux19~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(3),
	datab => \read_reg_1~combout\(2),
	datac => \read_mux_1|Mux19~13_combout\,
	datad => \read_mux_1|Mux19~15_combout\,
	combout => \read_mux_1|Mux19~16_combout\);

-- Location: LCFF_X12_Y8_N15
\register_25|data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(13),
	sload => VCC,
	ena => \decoder|Ram0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_25|data_out\(13));

-- Location: LCFF_X12_Y8_N1
\register_17|data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(13),
	sload => VCC,
	ena => \decoder|Ram0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_17|data_out\(13));

-- Location: LCCOMB_X12_Y8_N14
\read_mux_1|Mux18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux18~0_combout\ = (\read_reg_1~combout\(3) & ((\read_reg_1~combout\(2)) # ((\register_25|data_out\(13))))) # (!\read_reg_1~combout\(3) & (!\read_reg_1~combout\(2) & ((\register_17|data_out\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(3),
	datab => \read_reg_1~combout\(2),
	datac => \register_25|data_out\(13),
	datad => \register_17|data_out\(13),
	combout => \read_mux_1|Mux18~0_combout\);

-- Location: LCCOMB_X13_Y8_N2
\read_mux_1|Mux18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux18~1_combout\ = (\read_reg_1~combout\(2) & ((\read_mux_1|Mux18~0_combout\ & (\register_29|data_out\(13))) # (!\read_mux_1|Mux18~0_combout\ & ((\register_21|data_out\(13)))))) # (!\read_reg_1~combout\(2) & (((\read_mux_1|Mux18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \register_29|data_out\(13),
	datac => \register_21|data_out\(13),
	datad => \read_mux_1|Mux18~0_combout\,
	combout => \read_mux_1|Mux18~1_combout\);

-- Location: LCFF_X19_Y2_N29
\register_26|data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(13),
	sload => VCC,
	ena => \decoder|Ram0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_26|data_out\(13));

-- Location: LCFF_X19_Y2_N23
\register_22|data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(13),
	sload => VCC,
	ena => \decoder|Ram0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_22|data_out\(13));

-- Location: LCFF_X15_Y4_N21
\register_18|data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(13),
	sload => VCC,
	ena => \decoder|Ram0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_18|data_out\(13));

-- Location: LCCOMB_X19_Y2_N22
\read_mux_1|Mux18~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux18~2_combout\ = (\read_reg_1~combout\(3) & (((\read_reg_1~combout\(2))))) # (!\read_reg_1~combout\(3) & ((\read_reg_1~combout\(2) & ((\register_22|data_out\(13)))) # (!\read_reg_1~combout\(2) & (\register_18|data_out\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_18|data_out\(13),
	datab => \read_reg_1~combout\(3),
	datac => \register_22|data_out\(13),
	datad => \read_reg_1~combout\(2),
	combout => \read_mux_1|Mux18~2_combout\);

-- Location: LCFF_X15_Y6_N5
\register_30|data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(13),
	sload => VCC,
	ena => \decoder|Ram0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_30|data_out\(13));

-- Location: LCCOMB_X19_Y2_N28
\read_mux_1|Mux18~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux18~3_combout\ = (\read_reg_1~combout\(3) & ((\read_mux_1|Mux18~2_combout\ & (\register_30|data_out\(13))) # (!\read_mux_1|Mux18~2_combout\ & ((\register_26|data_out\(13)))))) # (!\read_reg_1~combout\(3) & (((\read_mux_1|Mux18~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_30|data_out\(13),
	datab => \read_reg_1~combout\(3),
	datac => \register_26|data_out\(13),
	datad => \read_mux_1|Mux18~2_combout\,
	combout => \read_mux_1|Mux18~3_combout\);

-- Location: LCFF_X14_Y8_N15
\register_5|data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(13),
	sload => VCC,
	ena => \decoder|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_5|data_out\(13));

-- Location: LCFF_X14_Y8_N25
\register_4|data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(13),
	sload => VCC,
	ena => \decoder|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_4|data_out\(13));

-- Location: LCCOMB_X14_Y8_N14
\read_mux_1|Mux18~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux18~10_combout\ = (\read_reg_1~combout\(1) & (((\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & ((\read_reg_1~combout\(0) & ((\register_5|data_out\(13)))) # (!\read_reg_1~combout\(0) & (\register_4|data_out\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_4|data_out\(13),
	datab => \read_reg_1~combout\(1),
	datac => \register_5|data_out\(13),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux18~10_combout\);

-- Location: LCFF_X13_Y7_N27
\register_9|data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(13),
	sload => VCC,
	ena => \decoder|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_9|data_out\(13));

-- Location: LCFF_X10_Y7_N21
\register_10|data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(13),
	sload => VCC,
	ena => \decoder|Ram0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_10|data_out\(13));

-- Location: LCFF_X10_Y7_N31
\register_8|data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(13),
	sload => VCC,
	ena => \decoder|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_8|data_out\(13));

-- Location: LCCOMB_X10_Y7_N20
\read_mux_1|Mux18~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux18~12_combout\ = (\read_reg_1~combout\(1) & (((\register_10|data_out\(13)) # (\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & (\register_8|data_out\(13) & ((!\read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \register_8|data_out\(13),
	datac => \register_10|data_out\(13),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux18~12_combout\);

-- Location: LCFF_X13_Y7_N5
\register_11|data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(13),
	sload => VCC,
	ena => \decoder|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_11|data_out\(13));

-- Location: LCCOMB_X13_Y7_N26
\read_mux_1|Mux18~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux18~13_combout\ = (\read_reg_1~combout\(0) & ((\read_mux_1|Mux18~12_combout\ & (\register_11|data_out\(13))) # (!\read_mux_1|Mux18~12_combout\ & ((\register_9|data_out\(13)))))) # (!\read_reg_1~combout\(0) & 
-- (((\read_mux_1|Mux18~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(0),
	datab => \register_11|data_out\(13),
	datac => \register_9|data_out\(13),
	datad => \read_mux_1|Mux18~12_combout\,
	combout => \read_mux_1|Mux18~13_combout\);

-- Location: LCFF_X21_Y9_N29
\register_2|data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(13),
	sload => VCC,
	ena => \decoder|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_2|data_out\(13));

-- Location: LCFF_X21_Y9_N31
\register_0|data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(13),
	sload => VCC,
	ena => \decoder|Ram0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_0|data_out\(13));

-- Location: LCCOMB_X21_Y9_N28
\read_mux_1|Mux18~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux18~14_combout\ = (\read_reg_1~combout\(0) & (\read_reg_1~combout\(1))) # (!\read_reg_1~combout\(0) & ((\read_reg_1~combout\(1) & (\register_2|data_out\(13))) # (!\read_reg_1~combout\(1) & ((\register_0|data_out\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(0),
	datab => \read_reg_1~combout\(1),
	datac => \register_2|data_out\(13),
	datad => \register_0|data_out\(13),
	combout => \read_mux_1|Mux18~14_combout\);

-- Location: LCCOMB_X22_Y9_N28
\read_mux_1|Mux18~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux18~15_combout\ = (\read_reg_1~combout\(0) & ((\read_mux_1|Mux18~14_combout\ & (\register_3|data_out\(13))) # (!\read_mux_1|Mux18~14_combout\ & ((\register_1|data_out\(13)))))) # (!\read_reg_1~combout\(0) & 
-- (((\read_mux_1|Mux18~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_3|data_out\(13),
	datab => \read_reg_1~combout\(0),
	datac => \register_1|data_out\(13),
	datad => \read_mux_1|Mux18~14_combout\,
	combout => \read_mux_1|Mux18~15_combout\);

-- Location: LCCOMB_X14_Y11_N20
\read_mux_1|Mux18~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux18~16_combout\ = (\read_reg_1~combout\(2) & (((\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & ((\read_reg_1~combout\(3) & (\read_mux_1|Mux18~13_combout\)) # (!\read_reg_1~combout\(3) & ((\read_mux_1|Mux18~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \read_mux_1|Mux18~13_combout\,
	datac => \read_reg_1~combout\(3),
	datad => \read_mux_1|Mux18~15_combout\,
	combout => \read_mux_1|Mux18~16_combout\);

-- Location: LCFF_X18_Y10_N17
\register_13|data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(13),
	sload => VCC,
	ena => \decoder|Ram0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_13|data_out\(13));

-- Location: LCCOMB_X18_Y10_N16
\read_mux_1|Mux18~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux18~17_combout\ = (\read_reg_1~combout\(1) & (((\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & ((\read_reg_1~combout\(0) & ((\register_13|data_out\(13)))) # (!\read_reg_1~combout\(0) & (\register_12|data_out\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \register_12|data_out\(13),
	datac => \register_13|data_out\(13),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux18~17_combout\);

-- Location: LCFF_X15_Y4_N15
\register_26|data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(14),
	sload => VCC,
	ena => \decoder|Ram0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_26|data_out\(14));

-- Location: LCFF_X15_Y4_N17
\register_18|data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(14),
	sload => VCC,
	ena => \decoder|Ram0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_18|data_out\(14));

-- Location: LCCOMB_X15_Y4_N14
\read_mux_1|Mux17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux17~0_combout\ = (\read_reg_1~combout\(2) & (((\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & ((\read_reg_1~combout\(3) & ((\register_26|data_out\(14)))) # (!\read_reg_1~combout\(3) & (\register_18|data_out\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \register_18|data_out\(14),
	datac => \register_26|data_out\(14),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux17~0_combout\);

-- Location: LCFF_X10_Y9_N25
\register_25|data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(14),
	sload => VCC,
	ena => \decoder|Ram0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_25|data_out\(14));

-- Location: LCFF_X13_Y2_N27
\register_21|data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(14),
	sload => VCC,
	ena => \decoder|Ram0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_21|data_out\(14));

-- Location: LCFF_X12_Y2_N13
\register_17|data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(14),
	sload => VCC,
	ena => \decoder|Ram0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_17|data_out\(14));

-- Location: LCCOMB_X13_Y2_N26
\read_mux_1|Mux17~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux17~2_combout\ = (\read_reg_1~combout\(2) & ((\read_reg_1~combout\(3)) # ((\register_21|data_out\(14))))) # (!\read_reg_1~combout\(2) & (!\read_reg_1~combout\(3) & ((\register_17|data_out\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \read_reg_1~combout\(3),
	datac => \register_21|data_out\(14),
	datad => \register_17|data_out\(14),
	combout => \read_mux_1|Mux17~2_combout\);

-- Location: LCFF_X10_Y9_N11
\register_29|data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(14),
	sload => VCC,
	ena => \decoder|Ram0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_29|data_out\(14));

-- Location: LCCOMB_X10_Y9_N24
\read_mux_1|Mux17~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux17~3_combout\ = (\read_mux_1|Mux17~2_combout\ & ((\register_29|data_out\(14)) # ((!\read_reg_1~combout\(3))))) # (!\read_mux_1|Mux17~2_combout\ & (((\register_25|data_out\(14) & \read_reg_1~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_29|data_out\(14),
	datab => \read_mux_1|Mux17~2_combout\,
	datac => \register_25|data_out\(14),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux17~3_combout\);

-- Location: LCCOMB_X25_Y5_N24
\read_mux_1|Mux17~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux17~10_combout\ = (\read_reg_1~combout\(1) & (((\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & ((\read_reg_1~combout\(0) & ((\register_9|data_out\(14)))) # (!\read_reg_1~combout\(0) & (\register_8|data_out\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_8|data_out\(14),
	datab => \read_reg_1~combout\(1),
	datac => \register_9|data_out\(14),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux17~10_combout\);

-- Location: LCFF_X13_Y11_N29
\register_6|data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(14),
	sload => VCC,
	ena => \decoder|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_6|data_out\(14));

-- Location: LCFF_X12_Y11_N13
\register_4|data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(14),
	sload => VCC,
	ena => \decoder|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_4|data_out\(14));

-- Location: LCCOMB_X13_Y11_N28
\read_mux_1|Mux17~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux17~12_combout\ = (\read_reg_1~combout\(1) & (((\register_6|data_out\(14)) # (\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & (\register_4|data_out\(14) & ((!\read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \register_4|data_out\(14),
	datac => \register_6|data_out\(14),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux17~12_combout\);

-- Location: LCFF_X21_Y6_N17
\register_1|data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(14),
	sload => VCC,
	ena => \decoder|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_1|data_out\(14));

-- Location: LCFF_X22_Y6_N19
\register_0|data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(14),
	sload => VCC,
	ena => \decoder|Ram0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_0|data_out\(14));

-- Location: LCCOMB_X21_Y6_N16
\read_mux_1|Mux17~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux17~14_combout\ = (\read_reg_1~combout\(1) & (((\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & ((\read_reg_1~combout\(0) & ((\register_1|data_out\(14)))) # (!\read_reg_1~combout\(0) & (\register_0|data_out\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \register_0|data_out\(14),
	datac => \register_1|data_out\(14),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux17~14_combout\);

-- Location: LCFF_X13_Y8_N15
\register_21|data_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(15),
	sload => VCC,
	ena => \decoder|Ram0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_21|data_out\(15));

-- Location: LCFF_X12_Y8_N27
\register_25|data_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(15),
	sload => VCC,
	ena => \decoder|Ram0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_25|data_out\(15));

-- Location: LCFF_X12_Y8_N21
\register_17|data_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(15),
	sload => VCC,
	ena => \decoder|Ram0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_17|data_out\(15));

-- Location: LCCOMB_X12_Y8_N26
\read_mux_1|Mux16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux16~0_combout\ = (\read_reg_1~combout\(2) & (((\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & ((\read_reg_1~combout\(3) & ((\register_25|data_out\(15)))) # (!\read_reg_1~combout\(3) & (\register_17|data_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_17|data_out\(15),
	datab => \read_reg_1~combout\(2),
	datac => \register_25|data_out\(15),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux16~0_combout\);

-- Location: LCFF_X13_Y8_N9
\register_29|data_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(15),
	sload => VCC,
	ena => \decoder|Ram0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_29|data_out\(15));

-- Location: LCCOMB_X13_Y8_N14
\read_mux_1|Mux16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux16~1_combout\ = (\read_mux_1|Mux16~0_combout\ & ((\register_29|data_out\(15)) # ((!\read_reg_1~combout\(2))))) # (!\read_mux_1|Mux16~0_combout\ & (((\register_21|data_out\(15) & \read_reg_1~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_29|data_out\(15),
	datab => \read_mux_1|Mux16~0_combout\,
	datac => \register_21|data_out\(15),
	datad => \read_reg_1~combout\(2),
	combout => \read_mux_1|Mux16~1_combout\);

-- Location: LCFF_X21_Y7_N17
\register_20|data_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(15),
	sload => VCC,
	ena => \decoder|Ram0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_20|data_out\(15));

-- Location: LCCOMB_X21_Y7_N16
\read_mux_1|Mux16~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux16~4_combout\ = (\read_reg_1~combout\(2) & (((\register_20|data_out\(15)) # (\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & (\register_16|data_out\(15) & ((!\read_reg_1~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \register_16|data_out\(15),
	datac => \register_20|data_out\(15),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux16~4_combout\);

-- Location: LCCOMB_X17_Y7_N28
\read_mux_1|Mux16~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux16~5_combout\ = (\read_reg_1~combout\(3) & ((\read_mux_1|Mux16~4_combout\ & ((\register_28|data_out\(15)))) # (!\read_mux_1|Mux16~4_combout\ & (\register_24|data_out\(15))))) # (!\read_reg_1~combout\(3) & (\read_mux_1|Mux16~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(3),
	datab => \read_mux_1|Mux16~4_combout\,
	datac => \register_24|data_out\(15),
	datad => \register_28|data_out\(15),
	combout => \read_mux_1|Mux16~5_combout\);

-- Location: LCFF_X19_Y10_N9
\register_19|data_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(15),
	sload => VCC,
	ena => \decoder|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_19|data_out\(15));

-- Location: LCFF_X9_Y7_N21
\register_9|data_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(15),
	sload => VCC,
	ena => \decoder|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_9|data_out\(15));

-- Location: LCCOMB_X10_Y7_N8
\read_mux_1|Mux16~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux16~12_combout\ = (\read_reg_1~combout\(1) & ((\read_reg_1~combout\(0)) # ((\register_10|data_out\(15))))) # (!\read_reg_1~combout\(1) & (!\read_reg_1~combout\(0) & ((\register_8|data_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \read_reg_1~combout\(0),
	datac => \register_10|data_out\(15),
	datad => \register_8|data_out\(15),
	combout => \read_mux_1|Mux16~12_combout\);

-- Location: LCCOMB_X9_Y7_N20
\read_mux_1|Mux16~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux16~13_combout\ = (\read_reg_1~combout\(0) & ((\read_mux_1|Mux16~12_combout\ & (\register_11|data_out\(15))) # (!\read_mux_1|Mux16~12_combout\ & ((\register_9|data_out\(15)))))) # (!\read_reg_1~combout\(0) & 
-- (((\read_mux_1|Mux16~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(0),
	datab => \register_11|data_out\(15),
	datac => \register_9|data_out\(15),
	datad => \read_mux_1|Mux16~12_combout\,
	combout => \read_mux_1|Mux16~13_combout\);

-- Location: LCFF_X21_Y6_N13
\register_1|data_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(15),
	sload => VCC,
	ena => \decoder|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_1|data_out\(15));

-- Location: LCFF_X22_Y6_N13
\register_2|data_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(15),
	sload => VCC,
	ena => \decoder|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_2|data_out\(15));

-- Location: LCCOMB_X22_Y6_N12
\read_mux_1|Mux16~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux16~14_combout\ = (\read_reg_1~combout\(1) & (((\register_2|data_out\(15)) # (\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & (\register_0|data_out\(15) & ((!\read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \register_0|data_out\(15),
	datac => \register_2|data_out\(15),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux16~14_combout\);

-- Location: LCCOMB_X21_Y6_N12
\read_mux_1|Mux16~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux16~15_combout\ = (\read_reg_1~combout\(0) & ((\read_mux_1|Mux16~14_combout\ & ((\register_3|data_out\(15)))) # (!\read_mux_1|Mux16~14_combout\ & (\register_1|data_out\(15))))) # (!\read_reg_1~combout\(0) & (\read_mux_1|Mux16~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(0),
	datab => \read_mux_1|Mux16~14_combout\,
	datac => \register_1|data_out\(15),
	datad => \register_3|data_out\(15),
	combout => \read_mux_1|Mux16~15_combout\);

-- Location: LCCOMB_X14_Y8_N6
\read_mux_1|Mux16~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux16~16_combout\ = (\read_reg_1~combout\(2) & (((\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & ((\read_reg_1~combout\(3) & (\read_mux_1|Mux16~13_combout\)) # (!\read_reg_1~combout\(3) & ((\read_mux_1|Mux16~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \read_mux_1|Mux16~13_combout\,
	datac => \read_reg_1~combout\(3),
	datad => \read_mux_1|Mux16~15_combout\,
	combout => \read_mux_1|Mux16~16_combout\);

-- Location: LCFF_X17_Y5_N25
\register_22|data_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(16),
	sload => VCC,
	ena => \decoder|Ram0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_22|data_out\(16));

-- Location: LCFF_X20_Y5_N25
\register_26|data_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(16),
	sload => VCC,
	ena => \decoder|Ram0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_26|data_out\(16));

-- Location: LCFF_X20_Y5_N27
\register_18|data_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(16),
	sload => VCC,
	ena => \decoder|Ram0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_18|data_out\(16));

-- Location: LCCOMB_X20_Y5_N24
\read_mux_1|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux15~0_combout\ = (\read_reg_1~combout\(3) & ((\read_reg_1~combout\(2)) # ((\register_26|data_out\(16))))) # (!\read_reg_1~combout\(3) & (!\read_reg_1~combout\(2) & ((\register_18|data_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(3),
	datab => \read_reg_1~combout\(2),
	datac => \register_26|data_out\(16),
	datad => \register_18|data_out\(16),
	combout => \read_mux_1|Mux15~0_combout\);

-- Location: LCFF_X18_Y5_N25
\register_30|data_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(16),
	sload => VCC,
	ena => \decoder|Ram0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_30|data_out\(16));

-- Location: LCCOMB_X17_Y5_N24
\read_mux_1|Mux15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux15~1_combout\ = (\read_reg_1~combout\(2) & ((\read_mux_1|Mux15~0_combout\ & (\register_30|data_out\(16))) # (!\read_mux_1|Mux15~0_combout\ & ((\register_22|data_out\(16)))))) # (!\read_reg_1~combout\(2) & (((\read_mux_1|Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \register_30|data_out\(16),
	datac => \register_22|data_out\(16),
	datad => \read_mux_1|Mux15~0_combout\,
	combout => \read_mux_1|Mux15~1_combout\);

-- Location: LCFF_X17_Y2_N17
\register_21|data_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(16),
	sload => VCC,
	ena => \decoder|Ram0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_21|data_out\(16));

-- Location: LCFF_X17_Y2_N11
\register_17|data_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(16),
	sload => VCC,
	ena => \decoder|Ram0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_17|data_out\(16));

-- Location: LCCOMB_X17_Y2_N16
\read_mux_1|Mux15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux15~2_combout\ = (\read_reg_1~combout\(3) & (\read_reg_1~combout\(2))) # (!\read_reg_1~combout\(3) & ((\read_reg_1~combout\(2) & (\register_21|data_out\(16))) # (!\read_reg_1~combout\(2) & ((\register_17|data_out\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(3),
	datab => \read_reg_1~combout\(2),
	datac => \register_21|data_out\(16),
	datad => \register_17|data_out\(16),
	combout => \read_mux_1|Mux15~2_combout\);

-- Location: LCCOMB_X17_Y3_N12
\read_mux_1|Mux15~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux15~3_combout\ = (\read_mux_1|Mux15~2_combout\ & ((\register_29|data_out\(16)) # ((!\read_reg_1~combout\(3))))) # (!\read_mux_1|Mux15~2_combout\ & (((\register_25|data_out\(16) & \read_reg_1~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux15~2_combout\,
	datab => \register_29|data_out\(16),
	datac => \register_25|data_out\(16),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux15~3_combout\);

-- Location: LCCOMB_X25_Y5_N18
\read_mux_1|Mux15~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux15~10_combout\ = (\read_reg_1~combout\(1) & (((\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & ((\read_reg_1~combout\(0) & ((\register_9|data_out\(16)))) # (!\read_reg_1~combout\(0) & (\register_8|data_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \register_8|data_out\(16),
	datac => \register_9|data_out\(16),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux15~10_combout\);

-- Location: LCFF_X14_Y9_N21
\register_14|data_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(16),
	sload => VCC,
	ena => \decoder|Ram0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_14|data_out\(16));

-- Location: LCFF_X14_Y9_N31
\register_12|data_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(16),
	sload => VCC,
	ena => \decoder|Ram0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_12|data_out\(16));

-- Location: LCCOMB_X14_Y9_N20
\read_mux_1|Mux15~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux15~17_combout\ = (\read_reg_1~combout\(0) & (\read_reg_1~combout\(1))) # (!\read_reg_1~combout\(0) & ((\read_reg_1~combout\(1) & (\register_14|data_out\(16))) # (!\read_reg_1~combout\(1) & ((\register_12|data_out\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(0),
	datab => \read_reg_1~combout\(1),
	datac => \register_14|data_out\(16),
	datad => \register_12|data_out\(16),
	combout => \read_mux_1|Mux15~17_combout\);

-- Location: LCCOMB_X15_Y9_N28
\read_mux_1|Mux15~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux15~18_combout\ = (\read_mux_1|Mux15~17_combout\ & ((\register_15|data_out\(16)) # ((!\read_reg_1~combout\(0))))) # (!\read_mux_1|Mux15~17_combout\ & (((\register_13|data_out\(16) & \read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux15~17_combout\,
	datab => \register_15|data_out\(16),
	datac => \register_13|data_out\(16),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux15~18_combout\);

-- Location: LCFF_X15_Y10_N13
\register_22|data_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(17),
	sload => VCC,
	ena => \decoder|Ram0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_22|data_out\(17));

-- Location: LCFF_X15_Y10_N23
\register_18|data_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(17),
	sload => VCC,
	ena => \decoder|Ram0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_18|data_out\(17));

-- Location: LCCOMB_X15_Y10_N12
\read_mux_1|Mux14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux14~2_combout\ = (\read_reg_1~combout\(2) & (((\register_22|data_out\(17)) # (\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & (\register_18|data_out\(17) & ((!\read_reg_1~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \register_18|data_out\(17),
	datac => \register_22|data_out\(17),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux14~2_combout\);

-- Location: LCCOMB_X15_Y6_N26
\read_mux_1|Mux14~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux14~3_combout\ = (\read_reg_1~combout\(3) & ((\read_mux_1|Mux14~2_combout\ & ((\register_30|data_out\(17)))) # (!\read_mux_1|Mux14~2_combout\ & (\register_26|data_out\(17))))) # (!\read_reg_1~combout\(3) & (\read_mux_1|Mux14~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(3),
	datab => \read_mux_1|Mux14~2_combout\,
	datac => \register_26|data_out\(17),
	datad => \register_30|data_out\(17),
	combout => \read_mux_1|Mux14~3_combout\);

-- Location: LCFF_X17_Y11_N1
\register_24|data_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(17),
	sload => VCC,
	ena => \decoder|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_24|data_out\(17));

-- Location: LCFF_X21_Y8_N29
\register_20|data_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(17),
	sload => VCC,
	ena => \decoder|Ram0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_20|data_out\(17));

-- Location: LCFF_X21_Y8_N7
\register_16|data_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(17),
	sload => VCC,
	ena => \decoder|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_16|data_out\(17));

-- Location: LCCOMB_X21_Y8_N28
\read_mux_1|Mux14~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux14~4_combout\ = (\read_reg_1~combout\(2) & ((\read_reg_1~combout\(3)) # ((\register_20|data_out\(17))))) # (!\read_reg_1~combout\(2) & (!\read_reg_1~combout\(3) & ((\register_16|data_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \read_reg_1~combout\(3),
	datac => \register_20|data_out\(17),
	datad => \register_16|data_out\(17),
	combout => \read_mux_1|Mux14~4_combout\);

-- Location: LCFF_X17_Y11_N19
\register_28|data_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(17),
	sload => VCC,
	ena => \decoder|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_28|data_out\(17));

-- Location: LCCOMB_X17_Y11_N0
\read_mux_1|Mux14~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux14~5_combout\ = (\read_reg_1~combout\(3) & ((\read_mux_1|Mux14~4_combout\ & (\register_28|data_out\(17))) # (!\read_mux_1|Mux14~4_combout\ & ((\register_24|data_out\(17)))))) # (!\read_reg_1~combout\(3) & (((\read_mux_1|Mux14~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(3),
	datab => \register_28|data_out\(17),
	datac => \register_24|data_out\(17),
	datad => \read_mux_1|Mux14~4_combout\,
	combout => \read_mux_1|Mux14~5_combout\);

-- Location: LCCOMB_X12_Y7_N24
\read_mux_1|Mux14~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux14~6_combout\ = (\read_reg_1~combout\(0) & (((\read_reg_1~combout\(1))))) # (!\read_reg_1~combout\(0) & ((\read_reg_1~combout\(1) & ((\read_mux_1|Mux14~3_combout\))) # (!\read_reg_1~combout\(1) & (\read_mux_1|Mux14~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux14~5_combout\,
	datab => \read_reg_1~combout\(0),
	datac => \read_reg_1~combout\(1),
	datad => \read_mux_1|Mux14~3_combout\,
	combout => \read_mux_1|Mux14~6_combout\);

-- Location: LCCOMB_X21_Y12_N10
\read_mux_1|Mux14~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux14~7_combout\ = (\read_reg_1~combout\(2) & (((\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & ((\read_reg_1~combout\(3) & ((\register_27|data_out\(17)))) # (!\read_reg_1~combout\(3) & (\register_19|data_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_19|data_out\(17),
	datab => \read_reg_1~combout\(2),
	datac => \register_27|data_out\(17),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux14~7_combout\);

-- Location: LCFF_X9_Y7_N1
\register_9|data_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(17),
	sload => VCC,
	ena => \decoder|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_9|data_out\(17));

-- Location: LCFF_X10_Y7_N5
\register_10|data_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(17),
	sload => VCC,
	ena => \decoder|Ram0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_10|data_out\(17));

-- Location: LCFF_X10_Y7_N7
\register_8|data_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(17),
	sload => VCC,
	ena => \decoder|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_8|data_out\(17));

-- Location: LCCOMB_X10_Y7_N4
\read_mux_1|Mux14~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux14~12_combout\ = (\read_reg_1~combout\(1) & ((\read_reg_1~combout\(0)) # ((\register_10|data_out\(17))))) # (!\read_reg_1~combout\(1) & (!\read_reg_1~combout\(0) & ((\register_8|data_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \read_reg_1~combout\(0),
	datac => \register_10|data_out\(17),
	datad => \register_8|data_out\(17),
	combout => \read_mux_1|Mux14~12_combout\);

-- Location: LCFF_X9_Y7_N27
\register_11|data_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(17),
	sload => VCC,
	ena => \decoder|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_11|data_out\(17));

-- Location: LCCOMB_X9_Y7_N0
\read_mux_1|Mux14~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux14~13_combout\ = (\read_reg_1~combout\(0) & ((\read_mux_1|Mux14~12_combout\ & (\register_11|data_out\(17))) # (!\read_mux_1|Mux14~12_combout\ & ((\register_9|data_out\(17)))))) # (!\read_reg_1~combout\(0) & 
-- (((\read_mux_1|Mux14~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(0),
	datab => \register_11|data_out\(17),
	datac => \register_9|data_out\(17),
	datad => \read_mux_1|Mux14~12_combout\,
	combout => \read_mux_1|Mux14~13_combout\);

-- Location: LCFF_X22_Y9_N17
\register_1|data_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(17),
	sload => VCC,
	ena => \decoder|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_1|data_out\(17));

-- Location: LCFF_X22_Y6_N25
\register_2|data_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(17),
	sload => VCC,
	ena => \decoder|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_2|data_out\(17));

-- Location: LCFF_X22_Y6_N11
\register_0|data_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(17),
	sload => VCC,
	ena => \decoder|Ram0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_0|data_out\(17));

-- Location: LCCOMB_X22_Y6_N24
\read_mux_1|Mux14~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux14~14_combout\ = (\read_reg_1~combout\(1) & (((\register_2|data_out\(17)) # (\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & (\register_0|data_out\(17) & ((!\read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_0|data_out\(17),
	datab => \read_reg_1~combout\(1),
	datac => \register_2|data_out\(17),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux14~14_combout\);

-- Location: LCFF_X22_Y9_N3
\register_3|data_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(17),
	sload => VCC,
	ena => \decoder|Ram0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_3|data_out\(17));

-- Location: LCCOMB_X22_Y9_N16
\read_mux_1|Mux14~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux14~15_combout\ = (\read_mux_1|Mux14~14_combout\ & (((\register_3|data_out\(17))) # (!\read_reg_1~combout\(0)))) # (!\read_mux_1|Mux14~14_combout\ & (\read_reg_1~combout\(0) & (\register_1|data_out\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux14~14_combout\,
	datab => \read_reg_1~combout\(0),
	datac => \register_1|data_out\(17),
	datad => \register_3|data_out\(17),
	combout => \read_mux_1|Mux14~15_combout\);

-- Location: LCCOMB_X12_Y7_N28
\read_mux_1|Mux14~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux14~16_combout\ = (\read_reg_1~combout\(2) & (\read_reg_1~combout\(3))) # (!\read_reg_1~combout\(2) & ((\read_reg_1~combout\(3) & ((\read_mux_1|Mux14~13_combout\))) # (!\read_reg_1~combout\(3) & (\read_mux_1|Mux14~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \read_reg_1~combout\(3),
	datac => \read_mux_1|Mux14~15_combout\,
	datad => \read_mux_1|Mux14~13_combout\,
	combout => \read_mux_1|Mux14~16_combout\);

-- Location: LCFF_X18_Y4_N7
\register_18|data_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(18),
	sload => VCC,
	ena => \decoder|Ram0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_18|data_out\(18));

-- Location: LCFF_X20_Y7_N5
\register_25|data_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(18),
	sload => VCC,
	ena => \decoder|Ram0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_25|data_out\(18));

-- Location: LCFF_X17_Y2_N5
\register_21|data_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(18),
	sload => VCC,
	ena => \decoder|Ram0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_21|data_out\(18));

-- Location: LCFF_X17_Y2_N23
\register_17|data_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(18),
	sload => VCC,
	ena => \decoder|Ram0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_17|data_out\(18));

-- Location: LCCOMB_X17_Y2_N4
\read_mux_1|Mux13~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux13~2_combout\ = (\read_reg_1~combout\(3) & (\read_reg_1~combout\(2))) # (!\read_reg_1~combout\(3) & ((\read_reg_1~combout\(2) & (\register_21|data_out\(18))) # (!\read_reg_1~combout\(2) & ((\register_17|data_out\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(3),
	datab => \read_reg_1~combout\(2),
	datac => \register_21|data_out\(18),
	datad => \register_17|data_out\(18),
	combout => \read_mux_1|Mux13~2_combout\);

-- Location: LCFF_X15_Y2_N19
\register_29|data_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(18),
	sload => VCC,
	ena => \decoder|Ram0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_29|data_out\(18));

-- Location: LCCOMB_X20_Y7_N4
\read_mux_1|Mux13~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux13~3_combout\ = (\read_mux_1|Mux13~2_combout\ & ((\register_29|data_out\(18)) # ((!\read_reg_1~combout\(3))))) # (!\read_mux_1|Mux13~2_combout\ & (((\register_25|data_out\(18) & \read_reg_1~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux13~2_combout\,
	datab => \register_29|data_out\(18),
	datac => \register_25|data_out\(18),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux13~3_combout\);

-- Location: LCFF_X20_Y7_N15
\register_24|data_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(18),
	sload => VCC,
	ena => \decoder|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_24|data_out\(18));

-- Location: LCFF_X21_Y7_N3
\register_16|data_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(18),
	sload => VCC,
	ena => \decoder|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_16|data_out\(18));

-- Location: LCCOMB_X20_Y7_N14
\read_mux_1|Mux13~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux13~4_combout\ = (\read_reg_1~combout\(2) & (((\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & ((\read_reg_1~combout\(3) & ((\register_24|data_out\(18)))) # (!\read_reg_1~combout\(3) & (\register_16|data_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_16|data_out\(18),
	datab => \read_reg_1~combout\(2),
	datac => \register_24|data_out\(18),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux13~4_combout\);

-- Location: LCCOMB_X21_Y7_N24
\read_mux_1|Mux13~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux13~5_combout\ = (\read_reg_1~combout\(2) & ((\read_mux_1|Mux13~4_combout\ & (\register_28|data_out\(18))) # (!\read_mux_1|Mux13~4_combout\ & ((\register_20|data_out\(18)))))) # (!\read_reg_1~combout\(2) & (((\read_mux_1|Mux13~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \register_28|data_out\(18),
	datac => \register_20|data_out\(18),
	datad => \read_mux_1|Mux13~4_combout\,
	combout => \read_mux_1|Mux13~5_combout\);

-- Location: LCCOMB_X20_Y7_N16
\read_mux_1|Mux13~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux13~6_combout\ = (\read_reg_1~combout\(0) & ((\read_mux_1|Mux13~3_combout\) # ((\read_reg_1~combout\(1))))) # (!\read_reg_1~combout\(0) & (((!\read_reg_1~combout\(1) & \read_mux_1|Mux13~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(0),
	datab => \read_mux_1|Mux13~3_combout\,
	datac => \read_reg_1~combout\(1),
	datad => \read_mux_1|Mux13~5_combout\,
	combout => \read_mux_1|Mux13~6_combout\);

-- Location: LCFF_X21_Y4_N29
\register_8|data_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(18),
	sload => VCC,
	ena => \decoder|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_8|data_out\(18));

-- Location: LCFF_X10_Y11_N11
\register_5|data_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(18),
	sload => VCC,
	ena => \decoder|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_5|data_out\(18));

-- Location: LCFF_X8_Y11_N25
\register_6|data_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(18),
	sload => VCC,
	ena => \decoder|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_6|data_out\(18));

-- Location: LCFF_X8_Y11_N27
\register_4|data_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(18),
	sload => VCC,
	ena => \decoder|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_4|data_out\(18));

-- Location: LCCOMB_X8_Y11_N24
\read_mux_1|Mux13~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux13~12_combout\ = (\read_reg_1~combout\(1) & (((\register_6|data_out\(18)) # (\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & (\register_4|data_out\(18) & ((!\read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \register_4|data_out\(18),
	datac => \register_6|data_out\(18),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux13~12_combout\);

-- Location: LCFF_X10_Y11_N29
\register_7|data_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(18),
	sload => VCC,
	ena => \decoder|Ram0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_7|data_out\(18));

-- Location: LCCOMB_X10_Y11_N10
\read_mux_1|Mux13~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux13~13_combout\ = (\read_reg_1~combout\(0) & ((\read_mux_1|Mux13~12_combout\ & ((\register_7|data_out\(18)))) # (!\read_mux_1|Mux13~12_combout\ & (\register_5|data_out\(18))))) # (!\read_reg_1~combout\(0) & (\read_mux_1|Mux13~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(0),
	datab => \read_mux_1|Mux13~12_combout\,
	datac => \register_5|data_out\(18),
	datad => \register_7|data_out\(18),
	combout => \read_mux_1|Mux13~13_combout\);

-- Location: LCFF_X15_Y3_N25
\register_14|data_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(18),
	sload => VCC,
	ena => \decoder|Ram0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_14|data_out\(18));

-- Location: LCFF_X15_Y3_N19
\register_12|data_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(18),
	sload => VCC,
	ena => \decoder|Ram0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_12|data_out\(18));

-- Location: LCCOMB_X15_Y3_N24
\read_mux_1|Mux13~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux13~17_combout\ = (\read_reg_1~combout\(1) & (((\register_14|data_out\(18)) # (\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & (\register_12|data_out\(18) & ((!\read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \register_12|data_out\(18),
	datac => \register_14|data_out\(18),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux13~17_combout\);

-- Location: LCCOMB_X20_Y3_N24
\read_mux_1|Mux13~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux13~18_combout\ = (\read_mux_1|Mux13~17_combout\ & ((\register_15|data_out\(18)) # ((!\read_reg_1~combout\(0))))) # (!\read_mux_1|Mux13~17_combout\ & (((\register_13|data_out\(18) & \read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux13~17_combout\,
	datab => \register_15|data_out\(18),
	datac => \register_13|data_out\(18),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux13~18_combout\);

-- Location: LCFF_X10_Y2_N13
\register_29|data_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(19),
	sload => VCC,
	ena => \decoder|Ram0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_29|data_out\(19));

-- Location: LCCOMB_X17_Y5_N18
\read_mux_1|Mux12~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux12~2_combout\ = (\read_reg_1~combout\(2) & (((\register_22|data_out\(19)) # (\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & (\register_18|data_out\(19) & ((!\read_reg_1~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \register_18|data_out\(19),
	datac => \register_22|data_out\(19),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux12~2_combout\);

-- Location: LCCOMB_X18_Y5_N10
\read_mux_1|Mux12~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux12~3_combout\ = (\read_mux_1|Mux12~2_combout\ & ((\register_30|data_out\(19)) # ((!\read_reg_1~combout\(3))))) # (!\read_mux_1|Mux12~2_combout\ & (((\register_26|data_out\(19) & \read_reg_1~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_30|data_out\(19),
	datab => \read_mux_1|Mux12~2_combout\,
	datac => \register_26|data_out\(19),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux12~3_combout\);

-- Location: LCFF_X10_Y8_N17
\register_24|data_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(19),
	sload => VCC,
	ena => \decoder|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_24|data_out\(19));

-- Location: LCFF_X17_Y8_N27
\register_20|data_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(19),
	sload => VCC,
	ena => \decoder|Ram0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_20|data_out\(19));

-- Location: LCFF_X17_Y8_N21
\register_16|data_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(19),
	sload => VCC,
	ena => \decoder|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_16|data_out\(19));

-- Location: LCCOMB_X17_Y8_N26
\read_mux_1|Mux12~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux12~4_combout\ = (\read_reg_1~combout\(3) & (\read_reg_1~combout\(2))) # (!\read_reg_1~combout\(3) & ((\read_reg_1~combout\(2) & (\register_20|data_out\(19))) # (!\read_reg_1~combout\(2) & ((\register_16|data_out\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(3),
	datab => \read_reg_1~combout\(2),
	datac => \register_20|data_out\(19),
	datad => \register_16|data_out\(19),
	combout => \read_mux_1|Mux12~4_combout\);

-- Location: LCFF_X10_Y8_N27
\register_28|data_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(19),
	sload => VCC,
	ena => \decoder|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_28|data_out\(19));

-- Location: LCCOMB_X10_Y8_N16
\read_mux_1|Mux12~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux12~5_combout\ = (\read_mux_1|Mux12~4_combout\ & ((\register_28|data_out\(19)) # ((!\read_reg_1~combout\(3))))) # (!\read_mux_1|Mux12~4_combout\ & (((\register_24|data_out\(19) & \read_reg_1~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux12~4_combout\,
	datab => \register_28|data_out\(19),
	datac => \register_24|data_out\(19),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux12~5_combout\);

-- Location: LCCOMB_X10_Y8_N12
\read_mux_1|Mux12~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux12~6_combout\ = (\read_reg_1~combout\(1) & (((\read_mux_1|Mux12~3_combout\) # (\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & (\read_mux_1|Mux12~5_combout\ & ((!\read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \read_mux_1|Mux12~5_combout\,
	datac => \read_mux_1|Mux12~3_combout\,
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux12~6_combout\);

-- Location: LCFF_X15_Y12_N25
\register_6|data_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(19),
	sload => VCC,
	ena => \decoder|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_6|data_out\(19));

-- Location: LCFF_X14_Y12_N25
\register_5|data_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(19),
	sload => VCC,
	ena => \decoder|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_5|data_out\(19));

-- Location: LCFF_X14_Y12_N27
\register_4|data_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(19),
	sload => VCC,
	ena => \decoder|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_4|data_out\(19));

-- Location: LCCOMB_X14_Y12_N24
\read_mux_1|Mux12~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux12~10_combout\ = (\read_reg_1~combout\(0) & ((\read_reg_1~combout\(1)) # ((\register_5|data_out\(19))))) # (!\read_reg_1~combout\(0) & (!\read_reg_1~combout\(1) & ((\register_4|data_out\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(0),
	datab => \read_reg_1~combout\(1),
	datac => \register_5|data_out\(19),
	datad => \register_4|data_out\(19),
	combout => \read_mux_1|Mux12~10_combout\);

-- Location: LCFF_X15_Y12_N3
\register_7|data_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(19),
	sload => VCC,
	ena => \decoder|Ram0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_7|data_out\(19));

-- Location: LCCOMB_X15_Y12_N24
\read_mux_1|Mux12~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux12~11_combout\ = (\read_mux_1|Mux12~10_combout\ & (((\register_7|data_out\(19))) # (!\read_reg_1~combout\(1)))) # (!\read_mux_1|Mux12~10_combout\ & (\read_reg_1~combout\(1) & (\register_6|data_out\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux12~10_combout\,
	datab => \read_reg_1~combout\(1),
	datac => \register_6|data_out\(19),
	datad => \register_7|data_out\(19),
	combout => \read_mux_1|Mux12~11_combout\);

-- Location: LCFF_X7_Y5_N9
\register_1|data_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(19),
	sload => VCC,
	ena => \decoder|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_1|data_out\(19));

-- Location: LCCOMB_X8_Y5_N24
\read_mux_1|Mux12~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux12~14_combout\ = (\read_reg_1~combout\(1) & ((\read_reg_1~combout\(0)) # ((\register_2|data_out\(19))))) # (!\read_reg_1~combout\(1) & (!\read_reg_1~combout\(0) & ((\register_0|data_out\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \read_reg_1~combout\(0),
	datac => \register_2|data_out\(19),
	datad => \register_0|data_out\(19),
	combout => \read_mux_1|Mux12~14_combout\);

-- Location: LCCOMB_X7_Y5_N8
\read_mux_1|Mux12~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux12~15_combout\ = (\read_reg_1~combout\(0) & ((\read_mux_1|Mux12~14_combout\ & ((\register_3|data_out\(19)))) # (!\read_mux_1|Mux12~14_combout\ & (\register_1|data_out\(19))))) # (!\read_reg_1~combout\(0) & (\read_mux_1|Mux12~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(0),
	datab => \read_mux_1|Mux12~14_combout\,
	datac => \register_1|data_out\(19),
	datad => \register_3|data_out\(19),
	combout => \read_mux_1|Mux12~15_combout\);

-- Location: LCCOMB_X18_Y3_N8
\read_mux_1|Mux12~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux12~17_combout\ = (\read_reg_1~combout\(1) & (((\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & ((\read_reg_1~combout\(0) & ((\register_13|data_out\(19)))) # (!\read_reg_1~combout\(0) & (\register_12|data_out\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_12|data_out\(19),
	datab => \read_reg_1~combout\(1),
	datac => \register_13|data_out\(19),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux12~17_combout\);

-- Location: LCFF_X18_Y5_N23
\register_30|data_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(20),
	sload => VCC,
	ena => \decoder|Ram0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_30|data_out\(20));

-- Location: LCCOMB_X17_Y2_N0
\read_mux_1|Mux11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux11~2_combout\ = (\read_reg_1~combout\(3) & (\read_reg_1~combout\(2))) # (!\read_reg_1~combout\(3) & ((\read_reg_1~combout\(2) & (\register_21|data_out\(20))) # (!\read_reg_1~combout\(2) & ((\register_17|data_out\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(3),
	datab => \read_reg_1~combout\(2),
	datac => \register_21|data_out\(20),
	datad => \register_17|data_out\(20),
	combout => \read_mux_1|Mux11~2_combout\);

-- Location: LCCOMB_X8_Y3_N4
\read_mux_1|Mux11~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux11~4_combout\ = (\read_reg_1~combout\(2) & (((\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & ((\read_reg_1~combout\(3) & ((\register_24|data_out\(20)))) # (!\read_reg_1~combout\(3) & (\register_16|data_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \register_16|data_out\(20),
	datac => \register_24|data_out\(20),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux11~4_combout\);

-- Location: LCFF_X20_Y10_N25
\register_23|data_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(20),
	sload => VCC,
	ena => \decoder|Ram0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_23|data_out\(20));

-- Location: LCCOMB_X20_Y10_N24
\read_mux_1|Mux11~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux11~7_combout\ = (\read_reg_1~combout\(3) & (((\read_reg_1~combout\(2))))) # (!\read_reg_1~combout\(3) & ((\read_reg_1~combout\(2) & ((\register_23|data_out\(20)))) # (!\read_reg_1~combout\(2) & (\register_19|data_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_19|data_out\(20),
	datab => \read_reg_1~combout\(3),
	datac => \register_23|data_out\(20),
	datad => \read_reg_1~combout\(2),
	combout => \read_mux_1|Mux11~7_combout\);

-- Location: LCCOMB_X19_Y8_N30
\read_mux_1|Mux11~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux11~8_combout\ = (\read_reg_1~combout\(3) & ((\read_mux_1|Mux11~7_combout\ & (\register_31|data_out\(20))) # (!\read_mux_1|Mux11~7_combout\ & ((\register_27|data_out\(20)))))) # (!\read_reg_1~combout\(3) & (((\read_mux_1|Mux11~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(3),
	datab => \register_31|data_out\(20),
	datac => \register_27|data_out\(20),
	datad => \read_mux_1|Mux11~7_combout\,
	combout => \read_mux_1|Mux11~8_combout\);

-- Location: LCFF_X21_Y5_N9
\register_9|data_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(20),
	sload => VCC,
	ena => \decoder|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_9|data_out\(20));

-- Location: LCFF_X21_Y5_N11
\register_8|data_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(20),
	sload => VCC,
	ena => \decoder|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_8|data_out\(20));

-- Location: LCCOMB_X21_Y5_N8
\read_mux_1|Mux11~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux11~10_combout\ = (\read_reg_1~combout\(1) & (((\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & ((\read_reg_1~combout\(0) & ((\register_9|data_out\(20)))) # (!\read_reg_1~combout\(0) & (\register_8|data_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_8|data_out\(20),
	datab => \read_reg_1~combout\(1),
	datac => \register_9|data_out\(20),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux11~10_combout\);

-- Location: LCFF_X8_Y11_N5
\register_6|data_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(20),
	sload => VCC,
	ena => \decoder|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_6|data_out\(20));

-- Location: LCFF_X8_Y11_N31
\register_4|data_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(20),
	sload => VCC,
	ena => \decoder|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_4|data_out\(20));

-- Location: LCCOMB_X8_Y11_N4
\read_mux_1|Mux11~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux11~12_combout\ = (\read_reg_1~combout\(1) & (((\register_6|data_out\(20)) # (\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & (\register_4|data_out\(20) & ((!\read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \register_4|data_out\(20),
	datac => \register_6|data_out\(20),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux11~12_combout\);

-- Location: LCCOMB_X7_Y9_N24
\read_mux_1|Mux11~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux11~13_combout\ = (\read_mux_1|Mux11~12_combout\ & ((\register_7|data_out\(20)) # ((!\read_reg_1~combout\(0))))) # (!\read_mux_1|Mux11~12_combout\ & (((\register_5|data_out\(20) & \read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_7|data_out\(20),
	datab => \read_mux_1|Mux11~12_combout\,
	datac => \register_5|data_out\(20),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux11~13_combout\);

-- Location: LCFF_X7_Y9_N19
\register_2|data_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(20),
	sload => VCC,
	ena => \decoder|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_2|data_out\(20));

-- Location: LCFF_X19_Y9_N5
\register_1|data_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(20),
	sload => VCC,
	ena => \decoder|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_1|data_out\(20));

-- Location: LCFF_X19_Y9_N23
\register_0|data_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(20),
	sload => VCC,
	ena => \decoder|Ram0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_0|data_out\(20));

-- Location: LCCOMB_X19_Y9_N4
\read_mux_1|Mux11~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux11~14_combout\ = (\read_reg_1~combout\(0) & ((\read_reg_1~combout\(1)) # ((\register_1|data_out\(20))))) # (!\read_reg_1~combout\(0) & (!\read_reg_1~combout\(1) & ((\register_0|data_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(0),
	datab => \read_reg_1~combout\(1),
	datac => \register_1|data_out\(20),
	datad => \register_0|data_out\(20),
	combout => \read_mux_1|Mux11~14_combout\);

-- Location: LCFF_X8_Y9_N25
\register_3|data_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(20),
	sload => VCC,
	ena => \decoder|Ram0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_3|data_out\(20));

-- Location: LCCOMB_X7_Y9_N18
\read_mux_1|Mux11~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux11~15_combout\ = (\read_reg_1~combout\(1) & ((\read_mux_1|Mux11~14_combout\ & (\register_3|data_out\(20))) # (!\read_mux_1|Mux11~14_combout\ & ((\register_2|data_out\(20)))))) # (!\read_reg_1~combout\(1) & 
-- (((\read_mux_1|Mux11~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \register_3|data_out\(20),
	datac => \register_2|data_out\(20),
	datad => \read_mux_1|Mux11~14_combout\,
	combout => \read_mux_1|Mux11~15_combout\);

-- Location: LCCOMB_X7_Y9_N4
\read_mux_1|Mux11~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux11~16_combout\ = (\read_reg_1~combout\(2) & ((\read_mux_1|Mux11~13_combout\) # ((\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & (((!\read_reg_1~combout\(3) & \read_mux_1|Mux11~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux11~13_combout\,
	datab => \read_reg_1~combout\(2),
	datac => \read_reg_1~combout\(3),
	datad => \read_mux_1|Mux11~15_combout\,
	combout => \read_mux_1|Mux11~16_combout\);

-- Location: LCFF_X12_Y5_N7
\register_25|data_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(21),
	sload => VCC,
	ena => \decoder|Ram0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_25|data_out\(21));

-- Location: LCFF_X12_Y5_N9
\register_17|data_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(21),
	sload => VCC,
	ena => \decoder|Ram0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_17|data_out\(21));

-- Location: LCCOMB_X12_Y5_N6
\read_mux_1|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux10~0_combout\ = (\read_reg_1~combout\(2) & (((\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & ((\read_reg_1~combout\(3) & ((\register_25|data_out\(21)))) # (!\read_reg_1~combout\(3) & (\register_17|data_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \register_17|data_out\(21),
	datac => \register_25|data_out\(21),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux10~0_combout\);

-- Location: LCCOMB_X15_Y2_N12
\read_mux_1|Mux10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux10~1_combout\ = (\read_mux_1|Mux10~0_combout\ & (((\register_29|data_out\(21))) # (!\read_reg_1~combout\(2)))) # (!\read_mux_1|Mux10~0_combout\ & (\read_reg_1~combout\(2) & (\register_21|data_out\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux10~0_combout\,
	datab => \read_reg_1~combout\(2),
	datac => \register_21|data_out\(21),
	datad => \register_29|data_out\(21),
	combout => \read_mux_1|Mux10~1_combout\);

-- Location: LCFF_X18_Y5_N17
\register_26|data_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(21),
	sload => VCC,
	ena => \decoder|Ram0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_26|data_out\(21));

-- Location: LCCOMB_X17_Y5_N14
\read_mux_1|Mux10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux10~2_combout\ = (\read_reg_1~combout\(3) & (((\read_reg_1~combout\(2))))) # (!\read_reg_1~combout\(3) & ((\read_reg_1~combout\(2) & ((\register_22|data_out\(21)))) # (!\read_reg_1~combout\(2) & (\register_18|data_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_18|data_out\(21),
	datab => \read_reg_1~combout\(3),
	datac => \register_22|data_out\(21),
	datad => \read_reg_1~combout\(2),
	combout => \read_mux_1|Mux10~2_combout\);

-- Location: LCCOMB_X18_Y5_N16
\read_mux_1|Mux10~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux10~3_combout\ = (\read_mux_1|Mux10~2_combout\ & ((\register_30|data_out\(21)) # ((!\read_reg_1~combout\(3))))) # (!\read_mux_1|Mux10~2_combout\ & (((\register_26|data_out\(21) & \read_reg_1~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux10~2_combout\,
	datab => \register_30|data_out\(21),
	datac => \register_26|data_out\(21),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux10~3_combout\);

-- Location: LCFF_X17_Y12_N31
\register_16|data_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(21),
	sload => VCC,
	ena => \decoder|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_16|data_out\(21));

-- Location: LCFF_X10_Y12_N21
\register_27|data_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(21),
	sload => VCC,
	ena => \decoder|Ram0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_27|data_out\(21));

-- Location: LCFF_X10_Y12_N31
\register_19|data_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(21),
	sload => VCC,
	ena => \decoder|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_19|data_out\(21));

-- Location: LCCOMB_X10_Y12_N20
\read_mux_1|Mux10~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux10~7_combout\ = (\read_reg_1~combout\(3) & ((\read_reg_1~combout\(2)) # ((\register_27|data_out\(21))))) # (!\read_reg_1~combout\(3) & (!\read_reg_1~combout\(2) & ((\register_19|data_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(3),
	datab => \read_reg_1~combout\(2),
	datac => \register_27|data_out\(21),
	datad => \register_19|data_out\(21),
	combout => \read_mux_1|Mux10~7_combout\);

-- Location: LCCOMB_X10_Y3_N18
\read_mux_1|Mux10~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux10~10_combout\ = (\read_reg_1~combout\(0) & ((\read_reg_1~combout\(1)) # ((\register_5|data_out\(21))))) # (!\read_reg_1~combout\(0) & (!\read_reg_1~combout\(1) & ((\register_4|data_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(0),
	datab => \read_reg_1~combout\(1),
	datac => \register_5|data_out\(21),
	datad => \register_4|data_out\(21),
	combout => \read_mux_1|Mux10~10_combout\);

-- Location: LCFF_X17_Y9_N13
\register_1|data_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(21),
	sload => VCC,
	ena => \decoder|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_1|data_out\(21));

-- Location: LCCOMB_X7_Y9_N6
\read_mux_1|Mux10~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux10~14_combout\ = (\read_reg_1~combout\(1) & (((\register_2|data_out\(21)) # (\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & (\register_0|data_out\(21) & ((!\read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \register_0|data_out\(21),
	datac => \register_2|data_out\(21),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux10~14_combout\);

-- Location: LCCOMB_X17_Y9_N12
\read_mux_1|Mux10~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux10~15_combout\ = (\read_mux_1|Mux10~14_combout\ & ((\register_3|data_out\(21)) # ((!\read_reg_1~combout\(0))))) # (!\read_mux_1|Mux10~14_combout\ & (((\register_1|data_out\(21) & \read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux10~14_combout\,
	datab => \register_3|data_out\(21),
	datac => \register_1|data_out\(21),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux10~15_combout\);

-- Location: LCCOMB_X18_Y3_N10
\read_mux_1|Mux10~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux10~17_combout\ = (\read_reg_1~combout\(1) & (((\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & ((\read_reg_1~combout\(0) & ((\register_13|data_out\(21)))) # (!\read_reg_1~combout\(0) & (\register_12|data_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_12|data_out\(21),
	datab => \read_reg_1~combout\(1),
	datac => \register_13|data_out\(21),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux10~17_combout\);

-- Location: LCFF_X20_Y5_N23
\register_26|data_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(22),
	sload => VCC,
	ena => \decoder|Ram0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_26|data_out\(22));

-- Location: LCCOMB_X20_Y5_N22
\read_mux_1|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux9~0_combout\ = (\read_reg_1~combout\(3) & ((\read_reg_1~combout\(2)) # ((\register_26|data_out\(22))))) # (!\read_reg_1~combout\(3) & (!\read_reg_1~combout\(2) & ((\register_18|data_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(3),
	datab => \read_reg_1~combout\(2),
	datac => \register_26|data_out\(22),
	datad => \register_18|data_out\(22),
	combout => \read_mux_1|Mux9~0_combout\);

-- Location: LCFF_X18_Y2_N25
\register_21|data_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(22),
	sload => VCC,
	ena => \decoder|Ram0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_21|data_out\(22));

-- Location: LCFF_X17_Y2_N13
\register_17|data_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(22),
	sload => VCC,
	ena => \decoder|Ram0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_17|data_out\(22));

-- Location: LCCOMB_X18_Y2_N24
\read_mux_1|Mux9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux9~2_combout\ = (\read_reg_1~combout\(2) & (((\register_21|data_out\(22)) # (\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & (\register_17|data_out\(22) & ((!\read_reg_1~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_17|data_out\(22),
	datab => \read_reg_1~combout\(2),
	datac => \register_21|data_out\(22),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux9~2_combout\);

-- Location: LCCOMB_X17_Y3_N6
\read_mux_1|Mux9~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux9~3_combout\ = (\read_mux_1|Mux9~2_combout\ & ((\register_29|data_out\(22)) # ((!\read_reg_1~combout\(3))))) # (!\read_mux_1|Mux9~2_combout\ & (((\register_25|data_out\(22) & \read_reg_1~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux9~2_combout\,
	datab => \register_29|data_out\(22),
	datac => \register_25|data_out\(22),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux9~3_combout\);

-- Location: LCFF_X9_Y3_N25
\register_20|data_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(22),
	sload => VCC,
	ena => \decoder|Ram0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_20|data_out\(22));

-- Location: LCFF_X8_Y3_N25
\register_24|data_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(22),
	sload => VCC,
	ena => \decoder|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_24|data_out\(22));

-- Location: LCCOMB_X8_Y3_N24
\read_mux_1|Mux9~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux9~4_combout\ = (\read_reg_1~combout\(2) & (((\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & ((\read_reg_1~combout\(3) & ((\register_24|data_out\(22)))) # (!\read_reg_1~combout\(3) & (\register_16|data_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_16|data_out\(22),
	datab => \read_reg_1~combout\(2),
	datac => \register_24|data_out\(22),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux9~4_combout\);

-- Location: LCCOMB_X9_Y3_N24
\read_mux_1|Mux9~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux9~5_combout\ = (\read_reg_1~combout\(2) & ((\read_mux_1|Mux9~4_combout\ & ((\register_28|data_out\(22)))) # (!\read_mux_1|Mux9~4_combout\ & (\register_20|data_out\(22))))) # (!\read_reg_1~combout\(2) & (\read_mux_1|Mux9~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \read_mux_1|Mux9~4_combout\,
	datac => \register_20|data_out\(22),
	datad => \register_28|data_out\(22),
	combout => \read_mux_1|Mux9~5_combout\);

-- Location: LCCOMB_X17_Y3_N24
\read_mux_1|Mux9~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux9~6_combout\ = (\read_reg_1~combout\(1) & (((\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & ((\read_reg_1~combout\(0) & (\read_mux_1|Mux9~3_combout\)) # (!\read_reg_1~combout\(0) & ((\read_mux_1|Mux9~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux9~3_combout\,
	datab => \read_mux_1|Mux9~5_combout\,
	datac => \read_reg_1~combout\(1),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux9~6_combout\);

-- Location: LCFF_X10_Y6_N25
\register_23|data_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(22),
	sload => VCC,
	ena => \decoder|Ram0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_23|data_out\(22));

-- Location: LCFF_X10_Y6_N19
\register_19|data_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(22),
	sload => VCC,
	ena => \decoder|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_19|data_out\(22));

-- Location: LCCOMB_X10_Y6_N24
\read_mux_1|Mux9~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux9~7_combout\ = (\read_reg_1~combout\(2) & (((\register_23|data_out\(22)) # (\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & (\register_19|data_out\(22) & ((!\read_reg_1~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \register_19|data_out\(22),
	datac => \register_23|data_out\(22),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux9~7_combout\);

-- Location: LCFF_X10_Y11_N1
\register_5|data_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(22),
	sload => VCC,
	ena => \decoder|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_5|data_out\(22));

-- Location: LCFF_X8_Y11_N9
\register_6|data_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(22),
	sload => VCC,
	ena => \decoder|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_6|data_out\(22));

-- Location: LCFF_X8_Y11_N19
\register_4|data_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(22),
	sload => VCC,
	ena => \decoder|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_4|data_out\(22));

-- Location: LCCOMB_X8_Y11_N8
\read_mux_1|Mux9~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux9~12_combout\ = (\read_reg_1~combout\(1) & (((\register_6|data_out\(22)) # (\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & (\register_4|data_out\(22) & ((!\read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_4|data_out\(22),
	datab => \read_reg_1~combout\(1),
	datac => \register_6|data_out\(22),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux9~12_combout\);

-- Location: LCFF_X10_Y11_N19
\register_7|data_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(22),
	sload => VCC,
	ena => \decoder|Ram0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_7|data_out\(22));

-- Location: LCCOMB_X10_Y11_N0
\read_mux_1|Mux9~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux9~13_combout\ = (\read_mux_1|Mux9~12_combout\ & ((\register_7|data_out\(22)) # ((!\read_reg_1~combout\(0))))) # (!\read_mux_1|Mux9~12_combout\ & (((\register_5|data_out\(22) & \read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux9~12_combout\,
	datab => \register_7|data_out\(22),
	datac => \register_5|data_out\(22),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux9~13_combout\);

-- Location: LCFF_X7_Y9_N17
\register_2|data_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(22),
	sload => VCC,
	ena => \decoder|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_2|data_out\(22));

-- Location: LCFF_X19_Y9_N9
\register_1|data_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(22),
	sload => VCC,
	ena => \decoder|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_1|data_out\(22));

-- Location: LCFF_X19_Y9_N3
\register_0|data_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(22),
	sload => VCC,
	ena => \decoder|Ram0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_0|data_out\(22));

-- Location: LCCOMB_X19_Y9_N8
\read_mux_1|Mux9~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux9~14_combout\ = (\read_reg_1~combout\(0) & ((\read_reg_1~combout\(1)) # ((\register_1|data_out\(22))))) # (!\read_reg_1~combout\(0) & (!\read_reg_1~combout\(1) & ((\register_0|data_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(0),
	datab => \read_reg_1~combout\(1),
	datac => \register_1|data_out\(22),
	datad => \register_0|data_out\(22),
	combout => \read_mux_1|Mux9~14_combout\);

-- Location: LCFF_X8_Y9_N3
\register_3|data_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(22),
	sload => VCC,
	ena => \decoder|Ram0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_3|data_out\(22));

-- Location: LCCOMB_X7_Y9_N16
\read_mux_1|Mux9~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux9~15_combout\ = (\read_reg_1~combout\(1) & ((\read_mux_1|Mux9~14_combout\ & (\register_3|data_out\(22))) # (!\read_mux_1|Mux9~14_combout\ & ((\register_2|data_out\(22)))))) # (!\read_reg_1~combout\(1) & (((\read_mux_1|Mux9~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \register_3|data_out\(22),
	datac => \register_2|data_out\(22),
	datad => \read_mux_1|Mux9~14_combout\,
	combout => \read_mux_1|Mux9~15_combout\);

-- Location: LCCOMB_X7_Y9_N10
\read_mux_1|Mux9~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux9~16_combout\ = (\read_reg_1~combout\(2) & (((\read_reg_1~combout\(3)) # (\read_mux_1|Mux9~13_combout\)))) # (!\read_reg_1~combout\(2) & (\read_mux_1|Mux9~15_combout\ & (!\read_reg_1~combout\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux9~15_combout\,
	datab => \read_reg_1~combout\(2),
	datac => \read_reg_1~combout\(3),
	datad => \read_mux_1|Mux9~13_combout\,
	combout => \read_mux_1|Mux9~16_combout\);

-- Location: LCFF_X15_Y3_N21
\register_14|data_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(22),
	sload => VCC,
	ena => \decoder|Ram0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_14|data_out\(22));

-- Location: LCCOMB_X15_Y3_N20
\read_mux_1|Mux9~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux9~17_combout\ = (\read_reg_1~combout\(1) & (((\register_14|data_out\(22)) # (\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & (\register_12|data_out\(22) & ((!\read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_12|data_out\(22),
	datab => \read_reg_1~combout\(1),
	datac => \register_14|data_out\(22),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux9~17_combout\);

-- Location: LCFF_X8_Y4_N11
\register_21|data_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(23),
	sload => VCC,
	ena => \decoder|Ram0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_21|data_out\(23));

-- Location: LCFF_X12_Y5_N3
\register_25|data_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(23),
	sload => VCC,
	ena => \decoder|Ram0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_25|data_out\(23));

-- Location: LCFF_X12_Y5_N21
\register_17|data_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(23),
	sload => VCC,
	ena => \decoder|Ram0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_17|data_out\(23));

-- Location: LCCOMB_X12_Y5_N2
\read_mux_1|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux8~0_combout\ = (\read_reg_1~combout\(2) & (((\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & ((\read_reg_1~combout\(3) & ((\register_25|data_out\(23)))) # (!\read_reg_1~combout\(3) & (\register_17|data_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_17|data_out\(23),
	datab => \read_reg_1~combout\(2),
	datac => \register_25|data_out\(23),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux8~0_combout\);

-- Location: LCFF_X15_Y2_N25
\register_29|data_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(23),
	sload => VCC,
	ena => \decoder|Ram0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_29|data_out\(23));

-- Location: LCCOMB_X8_Y4_N10
\read_mux_1|Mux8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux8~1_combout\ = (\read_mux_1|Mux8~0_combout\ & (((\register_29|data_out\(23))) # (!\read_reg_1~combout\(2)))) # (!\read_mux_1|Mux8~0_combout\ & (\read_reg_1~combout\(2) & (\register_21|data_out\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux8~0_combout\,
	datab => \read_reg_1~combout\(2),
	datac => \register_21|data_out\(23),
	datad => \register_29|data_out\(23),
	combout => \read_mux_1|Mux8~1_combout\);

-- Location: LCFF_X15_Y4_N11
\register_26|data_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(23),
	sload => VCC,
	ena => \decoder|Ram0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_26|data_out\(23));

-- Location: LCCOMB_X20_Y4_N18
\read_mux_1|Mux8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux8~2_combout\ = (\read_reg_1~combout\(2) & (((\register_22|data_out\(23)) # (\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & (\register_18|data_out\(23) & ((!\read_reg_1~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_18|data_out\(23),
	datab => \read_reg_1~combout\(2),
	datac => \register_22|data_out\(23),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux8~2_combout\);

-- Location: LCCOMB_X15_Y4_N10
\read_mux_1|Mux8~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux8~3_combout\ = (\read_reg_1~combout\(3) & ((\read_mux_1|Mux8~2_combout\ & (\register_30|data_out\(23))) # (!\read_mux_1|Mux8~2_combout\ & ((\register_26|data_out\(23)))))) # (!\read_reg_1~combout\(3) & (((\read_mux_1|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(3),
	datab => \register_30|data_out\(23),
	datac => \register_26|data_out\(23),
	datad => \read_mux_1|Mux8~2_combout\,
	combout => \read_mux_1|Mux8~3_combout\);

-- Location: LCCOMB_X20_Y3_N28
\read_mux_1|Mux8~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux8~12_combout\ = (\read_reg_1~combout\(1) & (((\register_10|data_out\(23)) # (\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & (\register_8|data_out\(23) & ((!\read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_8|data_out\(23),
	datab => \read_reg_1~combout\(1),
	datac => \register_10|data_out\(23),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux8~12_combout\);

-- Location: LCCOMB_X10_Y4_N28
\read_mux_1|Mux8~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux8~13_combout\ = (\read_mux_1|Mux8~12_combout\ & ((\register_11|data_out\(23)) # ((!\read_reg_1~combout\(0))))) # (!\read_mux_1|Mux8~12_combout\ & (((\register_9|data_out\(23) & \read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux8~12_combout\,
	datab => \register_11|data_out\(23),
	datac => \register_9|data_out\(23),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux8~13_combout\);

-- Location: LCFF_X21_Y9_N1
\register_2|data_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(23),
	sload => VCC,
	ena => \decoder|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_2|data_out\(23));

-- Location: LCFF_X21_Y9_N19
\register_0|data_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(23),
	sload => VCC,
	ena => \decoder|Ram0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_0|data_out\(23));

-- Location: LCCOMB_X21_Y9_N0
\read_mux_1|Mux8~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux8~14_combout\ = (\read_reg_1~combout\(0) & (\read_reg_1~combout\(1))) # (!\read_reg_1~combout\(0) & ((\read_reg_1~combout\(1) & (\register_2|data_out\(23))) # (!\read_reg_1~combout\(1) & ((\register_0|data_out\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(0),
	datab => \read_reg_1~combout\(1),
	datac => \register_2|data_out\(23),
	datad => \register_0|data_out\(23),
	combout => \read_mux_1|Mux8~14_combout\);

-- Location: LCFF_X15_Y13_N7
\register_12|data_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(23),
	sload => VCC,
	ena => \decoder|Ram0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_12|data_out\(23));

-- Location: LCFF_X14_Y13_N15
\register_15|data_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(23),
	sload => VCC,
	ena => \decoder|Ram0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_15|data_out\(23));

-- Location: LCFF_X9_Y5_N17
\register_30|data_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(24),
	sload => VCC,
	ena => \decoder|Ram0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_30|data_out\(24));

-- Location: LCFF_X17_Y2_N31
\register_21|data_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(24),
	sload => VCC,
	ena => \decoder|Ram0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_21|data_out\(24));

-- Location: LCFF_X17_Y2_N9
\register_17|data_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(24),
	sload => VCC,
	ena => \decoder|Ram0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_17|data_out\(24));

-- Location: LCCOMB_X17_Y2_N30
\read_mux_1|Mux7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux7~2_combout\ = (\read_reg_1~combout\(3) & (((\read_reg_1~combout\(2))))) # (!\read_reg_1~combout\(3) & ((\read_reg_1~combout\(2) & ((\register_21|data_out\(24)))) # (!\read_reg_1~combout\(2) & (\register_17|data_out\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(3),
	datab => \register_17|data_out\(24),
	datac => \register_21|data_out\(24),
	datad => \read_reg_1~combout\(2),
	combout => \read_mux_1|Mux7~2_combout\);

-- Location: LCFF_X10_Y6_N11
\register_23|data_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(24),
	sload => VCC,
	ena => \decoder|Ram0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_23|data_out\(24));

-- Location: LCFF_X10_Y6_N21
\register_19|data_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(24),
	sload => VCC,
	ena => \decoder|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_19|data_out\(24));

-- Location: LCCOMB_X10_Y6_N10
\read_mux_1|Mux7~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux7~7_combout\ = (\read_reg_1~combout\(3) & (((\read_reg_1~combout\(2))))) # (!\read_reg_1~combout\(3) & ((\read_reg_1~combout\(2) & ((\register_23|data_out\(24)))) # (!\read_reg_1~combout\(2) & (\register_19|data_out\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_19|data_out\(24),
	datab => \read_reg_1~combout\(3),
	datac => \register_23|data_out\(24),
	datad => \read_reg_1~combout\(2),
	combout => \read_mux_1|Mux7~7_combout\);

-- Location: LCCOMB_X7_Y3_N0
\read_mux_1|Mux7~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux7~8_combout\ = (\read_reg_1~combout\(3) & ((\read_mux_1|Mux7~7_combout\ & ((\register_31|data_out\(24)))) # (!\read_mux_1|Mux7~7_combout\ & (\register_27|data_out\(24))))) # (!\read_reg_1~combout\(3) & (\read_mux_1|Mux7~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(3),
	datab => \read_mux_1|Mux7~7_combout\,
	datac => \register_27|data_out\(24),
	datad => \register_31|data_out\(24),
	combout => \read_mux_1|Mux7~8_combout\);

-- Location: LCFF_X21_Y5_N1
\register_9|data_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(24),
	sload => VCC,
	ena => \decoder|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_9|data_out\(24));

-- Location: LCFF_X21_Y5_N19
\register_8|data_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(24),
	sload => VCC,
	ena => \decoder|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_8|data_out\(24));

-- Location: LCCOMB_X21_Y5_N0
\read_mux_1|Mux7~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux7~10_combout\ = (\read_reg_1~combout\(0) & (((\register_9|data_out\(24)) # (\read_reg_1~combout\(1))))) # (!\read_reg_1~combout\(0) & (\register_8|data_out\(24) & ((!\read_reg_1~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(0),
	datab => \register_8|data_out\(24),
	datac => \register_9|data_out\(24),
	datad => \read_reg_1~combout\(1),
	combout => \read_mux_1|Mux7~10_combout\);

-- Location: LCFF_X7_Y3_N3
\register_5|data_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(24),
	sload => VCC,
	ena => \decoder|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_5|data_out\(24));

-- Location: LCFF_X8_Y11_N13
\register_6|data_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(24),
	sload => VCC,
	ena => \decoder|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_6|data_out\(24));

-- Location: LCFF_X8_Y11_N15
\register_4|data_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(24),
	sload => VCC,
	ena => \decoder|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_4|data_out\(24));

-- Location: LCCOMB_X8_Y11_N12
\read_mux_1|Mux7~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux7~12_combout\ = (\read_reg_1~combout\(1) & (((\register_6|data_out\(24)) # (\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & (\register_4|data_out\(24) & ((!\read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \register_4|data_out\(24),
	datac => \register_6|data_out\(24),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux7~12_combout\);

-- Location: LCFF_X8_Y7_N21
\register_7|data_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(24),
	sload => VCC,
	ena => \decoder|Ram0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_7|data_out\(24));

-- Location: LCCOMB_X7_Y3_N2
\read_mux_1|Mux7~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux7~13_combout\ = (\read_reg_1~combout\(0) & ((\read_mux_1|Mux7~12_combout\ & (\register_7|data_out\(24))) # (!\read_mux_1|Mux7~12_combout\ & ((\register_5|data_out\(24)))))) # (!\read_reg_1~combout\(0) & (((\read_mux_1|Mux7~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(0),
	datab => \register_7|data_out\(24),
	datac => \register_5|data_out\(24),
	datad => \read_mux_1|Mux7~12_combout\,
	combout => \read_mux_1|Mux7~13_combout\);

-- Location: LCFF_X5_Y4_N1
\register_1|data_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(24),
	sload => VCC,
	ena => \decoder|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_1|data_out\(24));

-- Location: LCFF_X5_Y4_N11
\register_0|data_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(24),
	sload => VCC,
	ena => \decoder|Ram0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_0|data_out\(24));

-- Location: LCCOMB_X5_Y4_N0
\read_mux_1|Mux7~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux7~14_combout\ = (\read_reg_1~combout\(1) & (((\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & ((\read_reg_1~combout\(0) & ((\register_1|data_out\(24)))) # (!\read_reg_1~combout\(0) & (\register_0|data_out\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_0|data_out\(24),
	datab => \read_reg_1~combout\(1),
	datac => \register_1|data_out\(24),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux7~14_combout\);

-- Location: LCCOMB_X8_Y5_N28
\read_mux_1|Mux7~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux7~15_combout\ = (\read_mux_1|Mux7~14_combout\ & ((\register_3|data_out\(24)) # ((!\read_reg_1~combout\(1))))) # (!\read_mux_1|Mux7~14_combout\ & (((\register_2|data_out\(24) & \read_reg_1~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux7~14_combout\,
	datab => \register_3|data_out\(24),
	datac => \register_2|data_out\(24),
	datad => \read_reg_1~combout\(1),
	combout => \read_mux_1|Mux7~15_combout\);

-- Location: LCCOMB_X13_Y3_N12
\read_mux_1|Mux7~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux7~16_combout\ = (\read_reg_1~combout\(2) & (((\read_mux_1|Mux7~13_combout\) # (\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & (\read_mux_1|Mux7~15_combout\ & ((!\read_reg_1~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux7~15_combout\,
	datab => \read_reg_1~combout\(2),
	datac => \read_mux_1|Mux7~13_combout\,
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux7~16_combout\);

-- Location: LCCOMB_X13_Y3_N24
\read_mux_1|Mux7~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux7~17_combout\ = (\read_reg_1~combout\(1) & (((\register_14|data_out\(24)) # (\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & (\register_12|data_out\(24) & ((!\read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \register_12|data_out\(24),
	datac => \register_14|data_out\(24),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux7~17_combout\);

-- Location: LCFF_X12_Y5_N23
\register_25|data_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(25),
	sload => VCC,
	ena => \decoder|Ram0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_25|data_out\(25));

-- Location: LCFF_X12_Y5_N17
\register_17|data_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(25),
	sload => VCC,
	ena => \decoder|Ram0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_17|data_out\(25));

-- Location: LCCOMB_X12_Y5_N22
\read_mux_1|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux6~0_combout\ = (\read_reg_1~combout\(2) & (((\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & ((\read_reg_1~combout\(3) & ((\register_25|data_out\(25)))) # (!\read_reg_1~combout\(3) & (\register_17|data_out\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_17|data_out\(25),
	datab => \read_reg_1~combout\(2),
	datac => \register_25|data_out\(25),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux6~0_combout\);

-- Location: LCFF_X15_Y6_N15
\register_26|data_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(25),
	sload => VCC,
	ena => \decoder|Ram0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_26|data_out\(25));

-- Location: LCFF_X12_Y6_N27
\register_22|data_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(25),
	sload => VCC,
	ena => \decoder|Ram0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_22|data_out\(25));

-- Location: LCFF_X12_Y6_N29
\register_18|data_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(25),
	sload => VCC,
	ena => \decoder|Ram0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_18|data_out\(25));

-- Location: LCCOMB_X12_Y6_N26
\read_mux_1|Mux6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux6~2_combout\ = (\read_reg_1~combout\(2) & (((\register_22|data_out\(25)) # (\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & (\register_18|data_out\(25) & ((!\read_reg_1~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \register_18|data_out\(25),
	datac => \register_22|data_out\(25),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux6~2_combout\);

-- Location: LCFF_X15_Y6_N9
\register_30|data_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(25),
	sload => VCC,
	ena => \decoder|Ram0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_30|data_out\(25));

-- Location: LCCOMB_X15_Y6_N14
\read_mux_1|Mux6~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux6~3_combout\ = (\read_reg_1~combout\(3) & ((\read_mux_1|Mux6~2_combout\ & (\register_30|data_out\(25))) # (!\read_mux_1|Mux6~2_combout\ & ((\register_26|data_out\(25)))))) # (!\read_reg_1~combout\(3) & (((\read_mux_1|Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(3),
	datab => \register_30|data_out\(25),
	datac => \register_26|data_out\(25),
	datad => \read_mux_1|Mux6~2_combout\,
	combout => \read_mux_1|Mux6~3_combout\);

-- Location: LCFF_X9_Y12_N19
\register_24|data_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(25),
	sload => VCC,
	ena => \decoder|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_24|data_out\(25));

-- Location: LCFF_X17_Y8_N9
\register_20|data_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(25),
	sload => VCC,
	ena => \decoder|Ram0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_20|data_out\(25));

-- Location: LCFF_X17_Y8_N11
\register_16|data_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(25),
	sload => VCC,
	ena => \decoder|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_16|data_out\(25));

-- Location: LCCOMB_X17_Y8_N8
\read_mux_1|Mux6~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux6~4_combout\ = (\read_reg_1~combout\(3) & (\read_reg_1~combout\(2))) # (!\read_reg_1~combout\(3) & ((\read_reg_1~combout\(2) & (\register_20|data_out\(25))) # (!\read_reg_1~combout\(2) & ((\register_16|data_out\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(3),
	datab => \read_reg_1~combout\(2),
	datac => \register_20|data_out\(25),
	datad => \register_16|data_out\(25),
	combout => \read_mux_1|Mux6~4_combout\);

-- Location: LCFF_X8_Y9_N13
\register_28|data_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(25),
	sload => VCC,
	ena => \decoder|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_28|data_out\(25));

-- Location: LCCOMB_X9_Y12_N18
\read_mux_1|Mux6~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux6~5_combout\ = (\read_mux_1|Mux6~4_combout\ & ((\register_28|data_out\(25)) # ((!\read_reg_1~combout\(3))))) # (!\read_mux_1|Mux6~4_combout\ & (((\register_24|data_out\(25) & \read_reg_1~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_28|data_out\(25),
	datab => \read_mux_1|Mux6~4_combout\,
	datac => \register_24|data_out\(25),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux6~5_combout\);

-- Location: LCCOMB_X10_Y6_N6
\read_mux_1|Mux6~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux6~6_combout\ = (\read_reg_1~combout\(0) & (((\read_reg_1~combout\(1))))) # (!\read_reg_1~combout\(0) & ((\read_reg_1~combout\(1) & ((\read_mux_1|Mux6~3_combout\))) # (!\read_reg_1~combout\(1) & (\read_mux_1|Mux6~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux6~5_combout\,
	datab => \read_mux_1|Mux6~3_combout\,
	datac => \read_reg_1~combout\(0),
	datad => \read_reg_1~combout\(1),
	combout => \read_mux_1|Mux6~6_combout\);

-- Location: LCFF_X12_Y11_N11
\register_5|data_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(25),
	sload => VCC,
	ena => \decoder|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_5|data_out\(25));

-- Location: LCFF_X12_Y11_N29
\register_4|data_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(25),
	sload => VCC,
	ena => \decoder|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_4|data_out\(25));

-- Location: LCCOMB_X12_Y11_N10
\read_mux_1|Mux6~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux6~10_combout\ = (\read_reg_1~combout\(1) & (((\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & ((\read_reg_1~combout\(0) & ((\register_5|data_out\(25)))) # (!\read_reg_1~combout\(0) & (\register_4|data_out\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \register_4|data_out\(25),
	datac => \register_5|data_out\(25),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux6~10_combout\);

-- Location: LCFF_X20_Y3_N17
\register_10|data_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(25),
	sload => VCC,
	ena => \decoder|Ram0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_10|data_out\(25));

-- Location: LCFF_X6_Y4_N17
\register_8|data_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(25),
	sload => VCC,
	ena => \decoder|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_8|data_out\(25));

-- Location: LCCOMB_X20_Y3_N16
\read_mux_1|Mux6~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux6~12_combout\ = (\read_reg_1~combout\(1) & (((\register_10|data_out\(25)) # (\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & (\register_8|data_out\(25) & ((!\read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \register_8|data_out\(25),
	datac => \register_10|data_out\(25),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux6~12_combout\);

-- Location: LCFF_X21_Y9_N13
\register_2|data_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(25),
	sload => VCC,
	ena => \decoder|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_2|data_out\(25));

-- Location: LCFF_X21_Y9_N15
\register_0|data_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(25),
	sload => VCC,
	ena => \decoder|Ram0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_0|data_out\(25));

-- Location: LCCOMB_X21_Y9_N12
\read_mux_1|Mux6~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux6~14_combout\ = (\read_reg_1~combout\(0) & (((\read_reg_1~combout\(1))))) # (!\read_reg_1~combout\(0) & ((\read_reg_1~combout\(1) & ((\register_2|data_out\(25)))) # (!\read_reg_1~combout\(1) & (\register_0|data_out\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(0),
	datab => \register_0|data_out\(25),
	datac => \register_2|data_out\(25),
	datad => \read_reg_1~combout\(1),
	combout => \read_mux_1|Mux6~14_combout\);

-- Location: LCCOMB_X18_Y11_N8
\read_mux_1|Mux6~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux6~17_combout\ = (\read_reg_1~combout\(1) & (((\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & ((\read_reg_1~combout\(0) & ((\register_13|data_out\(25)))) # (!\read_reg_1~combout\(0) & (\register_12|data_out\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \register_12|data_out\(25),
	datac => \register_13|data_out\(25),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux6~17_combout\);

-- Location: LCFF_X17_Y4_N21
\register_30|data_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(26),
	sload => VCC,
	ena => \decoder|Ram0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_30|data_out\(26));

-- Location: LCFF_X12_Y5_N27
\register_25|data_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(26),
	sload => VCC,
	ena => \decoder|Ram0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_25|data_out\(26));

-- Location: LCFF_X8_Y4_N15
\register_21|data_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(26),
	sload => VCC,
	ena => \decoder|Ram0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_21|data_out\(26));

-- Location: LCCOMB_X8_Y4_N14
\read_mux_1|Mux5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux5~2_combout\ = (\read_reg_1~combout\(3) & (\read_reg_1~combout\(2))) # (!\read_reg_1~combout\(3) & ((\read_reg_1~combout\(2) & (\register_21|data_out\(26))) # (!\read_reg_1~combout\(2) & ((\register_17|data_out\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(3),
	datab => \read_reg_1~combout\(2),
	datac => \register_21|data_out\(26),
	datad => \register_17|data_out\(26),
	combout => \read_mux_1|Mux5~2_combout\);

-- Location: LCCOMB_X12_Y5_N26
\read_mux_1|Mux5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux5~3_combout\ = (\read_mux_1|Mux5~2_combout\ & ((\register_29|data_out\(26)) # ((!\read_reg_1~combout\(3))))) # (!\read_mux_1|Mux5~2_combout\ & (((\register_25|data_out\(26) & \read_reg_1~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_29|data_out\(26),
	datab => \read_mux_1|Mux5~2_combout\,
	datac => \register_25|data_out\(26),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux5~3_combout\);

-- Location: LCFF_X10_Y5_N17
\register_20|data_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(26),
	sload => VCC,
	ena => \decoder|Ram0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_20|data_out\(26));

-- Location: LCFF_X20_Y7_N21
\register_24|data_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(26),
	sload => VCC,
	ena => \decoder|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_24|data_out\(26));

-- Location: LCFF_X17_Y8_N13
\register_16|data_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(26),
	sload => VCC,
	ena => \decoder|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_16|data_out\(26));

-- Location: LCCOMB_X20_Y7_N20
\read_mux_1|Mux5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux5~4_combout\ = (\read_reg_1~combout\(2) & (((\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & ((\read_reg_1~combout\(3) & ((\register_24|data_out\(26)))) # (!\read_reg_1~combout\(3) & (\register_16|data_out\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_16|data_out\(26),
	datab => \read_reg_1~combout\(2),
	datac => \register_24|data_out\(26),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux5~4_combout\);

-- Location: LCFF_X10_Y5_N19
\register_28|data_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(26),
	sload => VCC,
	ena => \decoder|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_28|data_out\(26));

-- Location: LCCOMB_X10_Y5_N16
\read_mux_1|Mux5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux5~5_combout\ = (\read_mux_1|Mux5~4_combout\ & ((\register_28|data_out\(26)) # ((!\read_reg_1~combout\(2))))) # (!\read_mux_1|Mux5~4_combout\ & (((\register_20|data_out\(26) & \read_reg_1~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux5~4_combout\,
	datab => \register_28|data_out\(26),
	datac => \register_20|data_out\(26),
	datad => \read_reg_1~combout\(2),
	combout => \read_mux_1|Mux5~5_combout\);

-- Location: LCCOMB_X10_Y3_N30
\read_mux_1|Mux5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux5~6_combout\ = (\read_reg_1~combout\(1) & (((\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & ((\read_reg_1~combout\(0) & (\read_mux_1|Mux5~3_combout\)) # (!\read_reg_1~combout\(0) & ((\read_mux_1|Mux5~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux5~3_combout\,
	datab => \read_mux_1|Mux5~5_combout\,
	datac => \read_reg_1~combout\(1),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux5~6_combout\);

-- Location: LCCOMB_X14_Y11_N10
\read_mux_1|Mux5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux5~12_combout\ = (\read_reg_1~combout\(1) & (((\register_6|data_out\(26)) # (\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & (\register_4|data_out\(26) & ((!\read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \register_4|data_out\(26),
	datac => \register_6|data_out\(26),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux5~12_combout\);

-- Location: LCFF_X5_Y4_N29
\register_1|data_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(26),
	sload => VCC,
	ena => \decoder|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_1|data_out\(26));

-- Location: LCFF_X5_Y4_N7
\register_0|data_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(26),
	sload => VCC,
	ena => \decoder|Ram0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_0|data_out\(26));

-- Location: LCCOMB_X5_Y4_N28
\read_mux_1|Mux5~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux5~14_combout\ = (\read_reg_1~combout\(1) & (((\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & ((\read_reg_1~combout\(0) & ((\register_1|data_out\(26)))) # (!\read_reg_1~combout\(0) & (\register_0|data_out\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_0|data_out\(26),
	datab => \read_reg_1~combout\(1),
	datac => \register_1|data_out\(26),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux5~14_combout\);

-- Location: LCFF_X15_Y3_N9
\register_14|data_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(26),
	sload => VCC,
	ena => \decoder|Ram0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_14|data_out\(26));

-- Location: LCFF_X15_Y3_N27
\register_12|data_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(26),
	sload => VCC,
	ena => \decoder|Ram0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_12|data_out\(26));

-- Location: LCCOMB_X15_Y3_N8
\read_mux_1|Mux5~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux5~17_combout\ = (\read_reg_1~combout\(1) & (((\register_14|data_out\(26)) # (\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & (\register_12|data_out\(26) & ((!\read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \register_12|data_out\(26),
	datac => \register_14|data_out\(26),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux5~17_combout\);

-- Location: LCCOMB_X13_Y3_N6
\read_mux_1|Mux5~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux5~18_combout\ = (\read_mux_1|Mux5~17_combout\ & ((\register_15|data_out\(26)) # ((!\read_reg_1~combout\(0))))) # (!\read_mux_1|Mux5~17_combout\ & (((\register_13|data_out\(26) & \read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux5~17_combout\,
	datab => \register_15|data_out\(26),
	datac => \register_13|data_out\(26),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux5~18_combout\);

-- Location: LCFF_X12_Y6_N31
\register_22|data_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(27),
	sload => VCC,
	ena => \decoder|Ram0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_22|data_out\(27));

-- Location: LCFF_X12_Y6_N1
\register_18|data_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(27),
	sload => VCC,
	ena => \decoder|Ram0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_18|data_out\(27));

-- Location: LCCOMB_X12_Y6_N30
\read_mux_1|Mux4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux4~2_combout\ = (\read_reg_1~combout\(2) & (((\register_22|data_out\(27)) # (\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & (\register_18|data_out\(27) & ((!\read_reg_1~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \register_18|data_out\(27),
	datac => \register_22|data_out\(27),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux4~2_combout\);

-- Location: LCCOMB_X18_Y4_N8
\read_mux_1|Mux4~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux4~3_combout\ = (\read_reg_1~combout\(3) & ((\read_mux_1|Mux4~2_combout\ & ((\register_30|data_out\(27)))) # (!\read_mux_1|Mux4~2_combout\ & (\register_26|data_out\(27))))) # (!\read_reg_1~combout\(3) & (\read_mux_1|Mux4~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(3),
	datab => \read_mux_1|Mux4~2_combout\,
	datac => \register_26|data_out\(27),
	datad => \register_30|data_out\(27),
	combout => \read_mux_1|Mux4~3_combout\);

-- Location: LCFF_X17_Y8_N7
\register_20|data_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(27),
	sload => VCC,
	ena => \decoder|Ram0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_20|data_out\(27));

-- Location: LCFF_X17_Y8_N17
\register_16|data_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(27),
	sload => VCC,
	ena => \decoder|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_16|data_out\(27));

-- Location: LCCOMB_X17_Y8_N6
\read_mux_1|Mux4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux4~4_combout\ = (\read_reg_1~combout\(2) & (((\register_20|data_out\(27)) # (\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & (\register_16|data_out\(27) & ((!\read_reg_1~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_16|data_out\(27),
	datab => \read_reg_1~combout\(2),
	datac => \register_20|data_out\(27),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux4~4_combout\);

-- Location: LCFF_X18_Y12_N1
\register_23|data_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(27),
	sload => VCC,
	ena => \decoder|Ram0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_23|data_out\(27));

-- Location: LCFF_X10_Y12_N23
\register_27|data_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(27),
	sload => VCC,
	ena => \decoder|Ram0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_27|data_out\(27));

-- Location: LCFF_X10_Y12_N1
\register_19|data_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(27),
	sload => VCC,
	ena => \decoder|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_19|data_out\(27));

-- Location: LCCOMB_X10_Y12_N22
\read_mux_1|Mux4~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux4~7_combout\ = (\read_reg_1~combout\(3) & ((\read_reg_1~combout\(2)) # ((\register_27|data_out\(27))))) # (!\read_reg_1~combout\(3) & (!\read_reg_1~combout\(2) & ((\register_19|data_out\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(3),
	datab => \read_reg_1~combout\(2),
	datac => \register_27|data_out\(27),
	datad => \register_19|data_out\(27),
	combout => \read_mux_1|Mux4~7_combout\);

-- Location: LCFF_X18_Y12_N3
\register_31|data_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(27),
	sload => VCC,
	ena => \decoder|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_31|data_out\(27));

-- Location: LCCOMB_X18_Y12_N0
\read_mux_1|Mux4~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux4~8_combout\ = (\read_reg_1~combout\(2) & ((\read_mux_1|Mux4~7_combout\ & ((\register_31|data_out\(27)))) # (!\read_mux_1|Mux4~7_combout\ & (\register_23|data_out\(27))))) # (!\read_reg_1~combout\(2) & (\read_mux_1|Mux4~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \read_mux_1|Mux4~7_combout\,
	datac => \register_23|data_out\(27),
	datad => \register_31|data_out\(27),
	combout => \read_mux_1|Mux4~8_combout\);

-- Location: LCFF_X14_Y11_N29
\register_6|data_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(27),
	sload => VCC,
	ena => \decoder|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_6|data_out\(27));

-- Location: LCFF_X12_Y11_N17
\register_5|data_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(27),
	sload => VCC,
	ena => \decoder|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_5|data_out\(27));

-- Location: LCFF_X12_Y11_N3
\register_4|data_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(27),
	sload => VCC,
	ena => \decoder|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_4|data_out\(27));

-- Location: LCCOMB_X12_Y11_N16
\read_mux_1|Mux4~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux4~10_combout\ = (\read_reg_1~combout\(1) & (((\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & ((\read_reg_1~combout\(0) & ((\register_5|data_out\(27)))) # (!\read_reg_1~combout\(0) & (\register_4|data_out\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \register_4|data_out\(27),
	datac => \register_5|data_out\(27),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux4~10_combout\);

-- Location: LCFF_X14_Y11_N15
\register_7|data_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(27),
	sload => VCC,
	ena => \decoder|Ram0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_7|data_out\(27));

-- Location: LCCOMB_X14_Y11_N28
\read_mux_1|Mux4~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux4~11_combout\ = (\read_reg_1~combout\(1) & ((\read_mux_1|Mux4~10_combout\ & (\register_7|data_out\(27))) # (!\read_mux_1|Mux4~10_combout\ & ((\register_6|data_out\(27)))))) # (!\read_reg_1~combout\(1) & (((\read_mux_1|Mux4~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \register_7|data_out\(27),
	datac => \register_6|data_out\(27),
	datad => \read_mux_1|Mux4~10_combout\,
	combout => \read_mux_1|Mux4~11_combout\);

-- Location: LCFF_X9_Y7_N17
\register_9|data_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(27),
	sload => VCC,
	ena => \decoder|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_9|data_out\(27));

-- Location: LCFF_X9_Y6_N7
\register_10|data_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(27),
	sload => VCC,
	ena => \decoder|Ram0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_10|data_out\(27));

-- Location: LCCOMB_X9_Y6_N6
\read_mux_1|Mux4~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux4~12_combout\ = (\read_reg_1~combout\(1) & (((\register_10|data_out\(27)) # (\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & (\register_8|data_out\(27) & ((!\read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \register_8|data_out\(27),
	datac => \register_10|data_out\(27),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux4~12_combout\);

-- Location: LCCOMB_X9_Y7_N16
\read_mux_1|Mux4~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux4~13_combout\ = (\read_reg_1~combout\(0) & ((\read_mux_1|Mux4~12_combout\ & ((\register_11|data_out\(27)))) # (!\read_mux_1|Mux4~12_combout\ & (\register_9|data_out\(27))))) # (!\read_reg_1~combout\(0) & (\read_mux_1|Mux4~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(0),
	datab => \read_mux_1|Mux4~12_combout\,
	datac => \register_9|data_out\(27),
	datad => \register_11|data_out\(27),
	combout => \read_mux_1|Mux4~13_combout\);

-- Location: LCFF_X21_Y9_N25
\register_2|data_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(27),
	sload => VCC,
	ena => \decoder|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_2|data_out\(27));

-- Location: LCFF_X21_Y9_N3
\register_0|data_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(27),
	sload => VCC,
	ena => \decoder|Ram0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_0|data_out\(27));

-- Location: LCCOMB_X21_Y9_N24
\read_mux_1|Mux4~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux4~14_combout\ = (\read_reg_1~combout\(0) & (\read_reg_1~combout\(1))) # (!\read_reg_1~combout\(0) & ((\read_reg_1~combout\(1) & (\register_2|data_out\(27))) # (!\read_reg_1~combout\(1) & ((\register_0|data_out\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(0),
	datab => \read_reg_1~combout\(1),
	datac => \register_2|data_out\(27),
	datad => \register_0|data_out\(27),
	combout => \read_mux_1|Mux4~14_combout\);

-- Location: LCFF_X12_Y6_N13
\register_18|data_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(28),
	sload => VCC,
	ena => \decoder|Ram0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_18|data_out\(28));

-- Location: LCFF_X14_Y2_N27
\register_25|data_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(28),
	sload => VCC,
	ena => \decoder|Ram0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_25|data_out\(28));

-- Location: LCFF_X17_Y2_N19
\register_21|data_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(28),
	sload => VCC,
	ena => \decoder|Ram0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_21|data_out\(28));

-- Location: LCFF_X17_Y2_N29
\register_17|data_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(28),
	sload => VCC,
	ena => \decoder|Ram0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_17|data_out\(28));

-- Location: LCCOMB_X17_Y2_N18
\read_mux_1|Mux3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux3~2_combout\ = (\read_reg_1~combout\(3) & (\read_reg_1~combout\(2))) # (!\read_reg_1~combout\(3) & ((\read_reg_1~combout\(2) & (\register_21|data_out\(28))) # (!\read_reg_1~combout\(2) & ((\register_17|data_out\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(3),
	datab => \read_reg_1~combout\(2),
	datac => \register_21|data_out\(28),
	datad => \register_17|data_out\(28),
	combout => \read_mux_1|Mux3~2_combout\);

-- Location: LCFF_X14_Y2_N21
\register_29|data_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(28),
	sload => VCC,
	ena => \decoder|Ram0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_29|data_out\(28));

-- Location: LCCOMB_X14_Y2_N26
\read_mux_1|Mux3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux3~3_combout\ = (\read_mux_1|Mux3~2_combout\ & ((\register_29|data_out\(28)) # ((!\read_reg_1~combout\(3))))) # (!\read_mux_1|Mux3~2_combout\ & (((\register_25|data_out\(28) & \read_reg_1~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_29|data_out\(28),
	datab => \read_mux_1|Mux3~2_combout\,
	datac => \register_25|data_out\(28),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux3~3_combout\);

-- Location: LCFF_X20_Y7_N23
\register_24|data_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(28),
	sload => VCC,
	ena => \decoder|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_24|data_out\(28));

-- Location: LCFF_X17_Y8_N19
\register_16|data_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(28),
	sload => VCC,
	ena => \decoder|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_16|data_out\(28));

-- Location: LCCOMB_X20_Y7_N22
\read_mux_1|Mux3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux3~4_combout\ = (\read_reg_1~combout\(2) & (((\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & ((\read_reg_1~combout\(3) & ((\register_24|data_out\(28)))) # (!\read_reg_1~combout\(3) & (\register_16|data_out\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_16|data_out\(28),
	datab => \read_reg_1~combout\(2),
	datac => \register_24|data_out\(28),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux3~4_combout\);

-- Location: LCCOMB_X10_Y5_N28
\read_mux_1|Mux3~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux3~5_combout\ = (\read_reg_1~combout\(2) & ((\read_mux_1|Mux3~4_combout\ & (\register_28|data_out\(28))) # (!\read_mux_1|Mux3~4_combout\ & ((\register_20|data_out\(28)))))) # (!\read_reg_1~combout\(2) & (((\read_mux_1|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \register_28|data_out\(28),
	datac => \register_20|data_out\(28),
	datad => \read_mux_1|Mux3~4_combout\,
	combout => \read_mux_1|Mux3~5_combout\);

-- Location: LCCOMB_X6_Y5_N16
\read_mux_1|Mux3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux3~6_combout\ = (\read_reg_1~combout\(1) & (((\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & ((\read_reg_1~combout\(0) & ((\read_mux_1|Mux3~3_combout\))) # (!\read_reg_1~combout\(0) & (\read_mux_1|Mux3~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux3~5_combout\,
	datab => \read_reg_1~combout\(1),
	datac => \read_mux_1|Mux3~3_combout\,
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux3~6_combout\);

-- Location: LCFF_X8_Y12_N19
\register_23|data_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(28),
	sload => VCC,
	ena => \decoder|Ram0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_23|data_out\(28));

-- Location: LCFF_X10_Y12_N27
\register_19|data_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(28),
	sload => VCC,
	ena => \decoder|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_19|data_out\(28));

-- Location: LCCOMB_X8_Y12_N18
\read_mux_1|Mux3~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux3~7_combout\ = (\read_reg_1~combout\(2) & (((\register_23|data_out\(28)) # (\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & (\register_19|data_out\(28) & ((!\read_reg_1~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \register_19|data_out\(28),
	datac => \register_23|data_out\(28),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux3~7_combout\);

-- Location: LCFF_X14_Y11_N17
\register_6|data_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(28),
	sload => VCC,
	ena => \decoder|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_6|data_out\(28));

-- Location: LCFF_X12_Y11_N7
\register_4|data_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(28),
	sload => VCC,
	ena => \decoder|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_4|data_out\(28));

-- Location: LCCOMB_X14_Y11_N16
\read_mux_1|Mux3~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux3~12_combout\ = (\read_reg_1~combout\(1) & (((\register_6|data_out\(28)) # (\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & (\register_4|data_out\(28) & ((!\read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \register_4|data_out\(28),
	datac => \register_6|data_out\(28),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux3~12_combout\);

-- Location: LCFF_X5_Y4_N9
\register_1|data_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(28),
	sload => VCC,
	ena => \decoder|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_1|data_out\(28));

-- Location: LCFF_X5_Y4_N19
\register_0|data_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(28),
	sload => VCC,
	ena => \decoder|Ram0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_0|data_out\(28));

-- Location: LCCOMB_X5_Y4_N8
\read_mux_1|Mux3~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux3~14_combout\ = (\read_reg_1~combout\(1) & (((\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & ((\read_reg_1~combout\(0) & ((\register_1|data_out\(28)))) # (!\read_reg_1~combout\(0) & (\register_0|data_out\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_0|data_out\(28),
	datab => \read_reg_1~combout\(1),
	datac => \register_1|data_out\(28),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux3~14_combout\);

-- Location: LCFF_X15_Y9_N25
\register_13|data_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(28),
	sload => VCC,
	ena => \decoder|Ram0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_13|data_out\(28));

-- Location: LCFF_X14_Y9_N25
\register_14|data_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(28),
	sload => VCC,
	ena => \decoder|Ram0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_14|data_out\(28));

-- Location: LCCOMB_X14_Y9_N24
\read_mux_1|Mux3~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux3~17_combout\ = (\read_reg_1~combout\(0) & (\read_reg_1~combout\(1))) # (!\read_reg_1~combout\(0) & ((\read_reg_1~combout\(1) & (\register_14|data_out\(28))) # (!\read_reg_1~combout\(1) & ((\register_12|data_out\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(0),
	datab => \read_reg_1~combout\(1),
	datac => \register_14|data_out\(28),
	datad => \register_12|data_out\(28),
	combout => \read_mux_1|Mux3~17_combout\);

-- Location: LCCOMB_X15_Y9_N24
\read_mux_1|Mux3~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux3~18_combout\ = (\read_reg_1~combout\(0) & ((\read_mux_1|Mux3~17_combout\ & (\register_15|data_out\(28))) # (!\read_mux_1|Mux3~17_combout\ & ((\register_13|data_out\(28)))))) # (!\read_reg_1~combout\(0) & (((\read_mux_1|Mux3~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(0),
	datab => \register_15|data_out\(28),
	datac => \register_13|data_out\(28),
	datad => \read_mux_1|Mux3~17_combout\,
	combout => \read_mux_1|Mux3~18_combout\);

-- Location: LCFF_X12_Y5_N25
\register_25|data_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(29),
	sload => VCC,
	ena => \decoder|Ram0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_25|data_out\(29));

-- Location: LCCOMB_X12_Y5_N24
\read_mux_1|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux2~0_combout\ = (\read_reg_1~combout\(2) & (((\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & ((\read_reg_1~combout\(3) & ((\register_25|data_out\(29)))) # (!\read_reg_1~combout\(3) & (\register_17|data_out\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_17|data_out\(29),
	datab => \read_reg_1~combout\(2),
	datac => \register_25|data_out\(29),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux2~0_combout\);

-- Location: LCFF_X18_Y5_N29
\register_26|data_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(29),
	sload => VCC,
	ena => \decoder|Ram0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_26|data_out\(29));

-- Location: LCFF_X12_Y6_N23
\register_22|data_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(29),
	sload => VCC,
	ena => \decoder|Ram0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_22|data_out\(29));

-- Location: LCFF_X12_Y6_N17
\register_18|data_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(29),
	sload => VCC,
	ena => \decoder|Ram0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_18|data_out\(29));

-- Location: LCCOMB_X12_Y6_N22
\read_mux_1|Mux2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux2~2_combout\ = (\read_reg_1~combout\(2) & (((\register_22|data_out\(29)) # (\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & (\register_18|data_out\(29) & ((!\read_reg_1~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_18|data_out\(29),
	datab => \read_reg_1~combout\(2),
	datac => \register_22|data_out\(29),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux2~2_combout\);

-- Location: LCFF_X18_Y5_N31
\register_30|data_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(29),
	sload => VCC,
	ena => \decoder|Ram0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_30|data_out\(29));

-- Location: LCCOMB_X18_Y5_N28
\read_mux_1|Mux2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux2~3_combout\ = (\read_reg_1~combout\(3) & ((\read_mux_1|Mux2~2_combout\ & ((\register_30|data_out\(29)))) # (!\read_mux_1|Mux2~2_combout\ & (\register_26|data_out\(29))))) # (!\read_reg_1~combout\(3) & (\read_mux_1|Mux2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(3),
	datab => \read_mux_1|Mux2~2_combout\,
	datac => \register_26|data_out\(29),
	datad => \register_30|data_out\(29),
	combout => \read_mux_1|Mux2~3_combout\);

-- Location: LCFF_X17_Y7_N25
\register_24|data_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(29),
	sload => VCC,
	ena => \decoder|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_24|data_out\(29));

-- Location: LCFF_X17_Y8_N29
\register_20|data_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(29),
	sload => VCC,
	ena => \decoder|Ram0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_20|data_out\(29));

-- Location: LCFF_X17_Y8_N15
\register_16|data_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(29),
	sload => VCC,
	ena => \decoder|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_16|data_out\(29));

-- Location: LCCOMB_X17_Y8_N28
\read_mux_1|Mux2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux2~4_combout\ = (\read_reg_1~combout\(3) & (((\read_reg_1~combout\(2))))) # (!\read_reg_1~combout\(3) & ((\read_reg_1~combout\(2) & ((\register_20|data_out\(29)))) # (!\read_reg_1~combout\(2) & (\register_16|data_out\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(3),
	datab => \register_16|data_out\(29),
	datac => \register_20|data_out\(29),
	datad => \read_reg_1~combout\(2),
	combout => \read_mux_1|Mux2~4_combout\);

-- Location: LCFF_X17_Y7_N27
\register_28|data_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(29),
	sload => VCC,
	ena => \decoder|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_28|data_out\(29));

-- Location: LCCOMB_X17_Y7_N24
\read_mux_1|Mux2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux2~5_combout\ = (\read_reg_1~combout\(3) & ((\read_mux_1|Mux2~4_combout\ & ((\register_28|data_out\(29)))) # (!\read_mux_1|Mux2~4_combout\ & (\register_24|data_out\(29))))) # (!\read_reg_1~combout\(3) & (\read_mux_1|Mux2~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(3),
	datab => \read_mux_1|Mux2~4_combout\,
	datac => \register_24|data_out\(29),
	datad => \register_28|data_out\(29),
	combout => \read_mux_1|Mux2~5_combout\);

-- Location: LCCOMB_X13_Y9_N28
\read_mux_1|Mux2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux2~6_combout\ = (\read_reg_1~combout\(1) & ((\read_mux_1|Mux2~3_combout\) # ((\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & (((!\read_reg_1~combout\(0) & \read_mux_1|Mux2~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux2~3_combout\,
	datab => \read_reg_1~combout\(1),
	datac => \read_reg_1~combout\(0),
	datad => \read_mux_1|Mux2~5_combout\,
	combout => \read_mux_1|Mux2~6_combout\);

-- Location: LCFF_X12_Y11_N1
\register_5|data_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(29),
	sload => VCC,
	ena => \decoder|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_5|data_out\(29));

-- Location: LCFF_X12_Y11_N27
\register_4|data_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(29),
	sload => VCC,
	ena => \decoder|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_4|data_out\(29));

-- Location: LCCOMB_X12_Y11_N0
\read_mux_1|Mux2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux2~10_combout\ = (\read_reg_1~combout\(1) & (((\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & ((\read_reg_1~combout\(0) & ((\register_5|data_out\(29)))) # (!\read_reg_1~combout\(0) & (\register_4|data_out\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \register_4|data_out\(29),
	datac => \register_5|data_out\(29),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux2~10_combout\);

-- Location: LCFF_X10_Y4_N13
\register_9|data_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(29),
	sload => VCC,
	ena => \decoder|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_9|data_out\(29));

-- Location: LCCOMB_X9_Y8_N30
\read_mux_1|Mux2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux2~12_combout\ = (\read_reg_1~combout\(0) & (((\read_reg_1~combout\(1))))) # (!\read_reg_1~combout\(0) & ((\read_reg_1~combout\(1) & ((\register_10|data_out\(29)))) # (!\read_reg_1~combout\(1) & (\register_8|data_out\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_8|data_out\(29),
	datab => \read_reg_1~combout\(0),
	datac => \register_10|data_out\(29),
	datad => \read_reg_1~combout\(1),
	combout => \read_mux_1|Mux2~12_combout\);

-- Location: LCCOMB_X10_Y4_N12
\read_mux_1|Mux2~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux2~13_combout\ = (\read_mux_1|Mux2~12_combout\ & (((\register_11|data_out\(29))) # (!\read_reg_1~combout\(0)))) # (!\read_mux_1|Mux2~12_combout\ & (\read_reg_1~combout\(0) & (\register_9|data_out\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux2~12_combout\,
	datab => \read_reg_1~combout\(0),
	datac => \register_9|data_out\(29),
	datad => \register_11|data_out\(29),
	combout => \read_mux_1|Mux2~13_combout\);

-- Location: LCFF_X21_Y9_N21
\register_2|data_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(29),
	sload => VCC,
	ena => \decoder|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_2|data_out\(29));

-- Location: LCFF_X21_Y9_N23
\register_0|data_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(29),
	sload => VCC,
	ena => \decoder|Ram0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_0|data_out\(29));

-- Location: LCCOMB_X21_Y9_N20
\read_mux_1|Mux2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux2~14_combout\ = (\read_reg_1~combout\(0) & (\read_reg_1~combout\(1))) # (!\read_reg_1~combout\(0) & ((\read_reg_1~combout\(1) & (\register_2|data_out\(29))) # (!\read_reg_1~combout\(1) & ((\register_0|data_out\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(0),
	datab => \read_reg_1~combout\(1),
	datac => \register_2|data_out\(29),
	datad => \register_0|data_out\(29),
	combout => \read_mux_1|Mux2~14_combout\);

-- Location: LCFF_X18_Y11_N21
\register_13|data_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(29),
	sload => VCC,
	ena => \decoder|Ram0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_13|data_out\(29));

-- Location: LCCOMB_X18_Y11_N20
\read_mux_1|Mux2~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux2~17_combout\ = (\read_reg_1~combout\(1) & (((\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & ((\read_reg_1~combout\(0) & ((\register_13|data_out\(29)))) # (!\read_reg_1~combout\(0) & (\register_12|data_out\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \register_12|data_out\(29),
	datac => \register_13|data_out\(29),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux2~17_combout\);

-- Location: LCFF_X15_Y4_N29
\register_26|data_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(30),
	sload => VCC,
	ena => \decoder|Ram0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_26|data_out\(30));

-- Location: LCFF_X15_Y4_N23
\register_18|data_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(30),
	sload => VCC,
	ena => \decoder|Ram0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_18|data_out\(30));

-- Location: LCCOMB_X15_Y4_N28
\read_mux_1|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux1~0_combout\ = (\read_reg_1~combout\(2) & (\read_reg_1~combout\(3))) # (!\read_reg_1~combout\(2) & ((\read_reg_1~combout\(3) & (\register_26|data_out\(30))) # (!\read_reg_1~combout\(3) & ((\register_18|data_out\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \read_reg_1~combout\(3),
	datac => \register_26|data_out\(30),
	datad => \register_18|data_out\(30),
	combout => \read_mux_1|Mux1~0_combout\);

-- Location: LCCOMB_X7_Y4_N28
\read_mux_1|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux1~1_combout\ = (\read_reg_1~combout\(2) & ((\read_mux_1|Mux1~0_combout\ & (\register_30|data_out\(30))) # (!\read_mux_1|Mux1~0_combout\ & ((\register_22|data_out\(30)))))) # (!\read_reg_1~combout\(2) & (((\read_mux_1|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \register_30|data_out\(30),
	datac => \register_22|data_out\(30),
	datad => \read_mux_1|Mux1~0_combout\,
	combout => \read_mux_1|Mux1~1_combout\);

-- Location: LCFF_X8_Y3_N17
\register_24|data_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(30),
	sload => VCC,
	ena => \decoder|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_24|data_out\(30));

-- Location: LCFF_X8_Y3_N27
\register_16|data_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(30),
	sload => VCC,
	ena => \decoder|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_16|data_out\(30));

-- Location: LCCOMB_X8_Y3_N16
\read_mux_1|Mux1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux1~4_combout\ = (\read_reg_1~combout\(2) & (((\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & ((\read_reg_1~combout\(3) & ((\register_24|data_out\(30)))) # (!\read_reg_1~combout\(3) & (\register_16|data_out\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \register_16|data_out\(30),
	datac => \register_24|data_out\(30),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux1~4_combout\);

-- Location: LCCOMB_X14_Y4_N10
\read_mux_1|Mux1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux1~5_combout\ = (\read_mux_1|Mux1~4_combout\ & (((\register_28|data_out\(30))) # (!\read_reg_1~combout\(2)))) # (!\read_mux_1|Mux1~4_combout\ & (\read_reg_1~combout\(2) & (\register_20|data_out\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux1~4_combout\,
	datab => \read_reg_1~combout\(2),
	datac => \register_20|data_out\(30),
	datad => \register_28|data_out\(30),
	combout => \read_mux_1|Mux1~5_combout\);

-- Location: LCFF_X10_Y6_N17
\register_23|data_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(30),
	sload => VCC,
	ena => \decoder|Ram0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_23|data_out\(30));

-- Location: LCFF_X10_Y6_N27
\register_19|data_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(30),
	sload => VCC,
	ena => \decoder|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_19|data_out\(30));

-- Location: LCCOMB_X10_Y6_N16
\read_mux_1|Mux1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux1~7_combout\ = (\read_reg_1~combout\(2) & (((\register_23|data_out\(30)) # (\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & (\register_19|data_out\(30) & ((!\read_reg_1~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \register_19|data_out\(30),
	datac => \register_23|data_out\(30),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux1~7_combout\);

-- Location: LCFF_X8_Y11_N17
\register_6|data_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(30),
	sload => VCC,
	ena => \decoder|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_6|data_out\(30));

-- Location: LCFF_X8_Y11_N11
\register_4|data_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(30),
	sload => VCC,
	ena => \decoder|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_4|data_out\(30));

-- Location: LCCOMB_X8_Y11_N16
\read_mux_1|Mux1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux1~12_combout\ = (\read_reg_1~combout\(1) & (((\register_6|data_out\(30)) # (\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & (\register_4|data_out\(30) & ((!\read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \register_4|data_out\(30),
	datac => \register_6|data_out\(30),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux1~12_combout\);

-- Location: LCFF_X8_Y5_N17
\register_2|data_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(30),
	sload => VCC,
	ena => \decoder|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_2|data_out\(30));

-- Location: LCCOMB_X19_Y9_N20
\read_mux_1|Mux1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux1~14_combout\ = (\read_reg_1~combout\(0) & ((\read_reg_1~combout\(1)) # ((\register_1|data_out\(30))))) # (!\read_reg_1~combout\(0) & (!\read_reg_1~combout\(1) & ((\register_0|data_out\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(0),
	datab => \read_reg_1~combout\(1),
	datac => \register_1|data_out\(30),
	datad => \register_0|data_out\(30),
	combout => \read_mux_1|Mux1~14_combout\);

-- Location: LCCOMB_X8_Y5_N16
\read_mux_1|Mux1~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux1~15_combout\ = (\read_mux_1|Mux1~14_combout\ & ((\register_3|data_out\(30)) # ((!\read_reg_1~combout\(1))))) # (!\read_mux_1|Mux1~14_combout\ & (((\register_2|data_out\(30) & \read_reg_1~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux1~14_combout\,
	datab => \register_3|data_out\(30),
	datac => \register_2|data_out\(30),
	datad => \read_reg_1~combout\(1),
	combout => \read_mux_1|Mux1~15_combout\);

-- Location: LCFF_X18_Y3_N29
\register_13|data_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(30),
	sload => VCC,
	ena => \decoder|Ram0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_13|data_out\(30));

-- Location: LCFF_X14_Y9_N29
\register_14|data_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(30),
	sload => VCC,
	ena => \decoder|Ram0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_14|data_out\(30));

-- Location: LCFF_X14_Y9_N7
\register_12|data_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(30),
	sload => VCC,
	ena => \decoder|Ram0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_12|data_out\(30));

-- Location: LCCOMB_X14_Y9_N28
\read_mux_1|Mux1~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux1~17_combout\ = (\read_reg_1~combout\(1) & (((\register_14|data_out\(30)) # (\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & (\register_12|data_out\(30) & ((!\read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_12|data_out\(30),
	datab => \read_reg_1~combout\(1),
	datac => \register_14|data_out\(30),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux1~17_combout\);

-- Location: LCFF_X18_Y3_N31
\register_15|data_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(30),
	sload => VCC,
	ena => \decoder|Ram0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_15|data_out\(30));

-- Location: LCCOMB_X18_Y3_N28
\read_mux_1|Mux1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux1~18_combout\ = (\read_mux_1|Mux1~17_combout\ & ((\register_15|data_out\(30)) # ((!\read_reg_1~combout\(0))))) # (!\read_mux_1|Mux1~17_combout\ & (((\register_13|data_out\(30) & \read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux1~17_combout\,
	datab => \register_15|data_out\(30),
	datac => \register_13|data_out\(30),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux1~18_combout\);

-- Location: LCFF_X18_Y2_N13
\register_21|data_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(31),
	sload => VCC,
	ena => \decoder|Ram0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_21|data_out\(31));

-- Location: LCFF_X12_Y8_N7
\register_25|data_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(31),
	sload => VCC,
	ena => \decoder|Ram0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_25|data_out\(31));

-- Location: LCFF_X12_Y8_N9
\register_17|data_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(31),
	sload => VCC,
	ena => \decoder|Ram0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_17|data_out\(31));

-- Location: LCCOMB_X12_Y8_N6
\read_mux_1|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux0~0_combout\ = (\read_reg_1~combout\(2) & (((\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & ((\read_reg_1~combout\(3) & ((\register_25|data_out\(31)))) # (!\read_reg_1~combout\(3) & (\register_17|data_out\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \register_17|data_out\(31),
	datac => \register_25|data_out\(31),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux0~0_combout\);

-- Location: LCFF_X18_Y2_N31
\register_29|data_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(31),
	sload => VCC,
	ena => \decoder|Ram0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_29|data_out\(31));

-- Location: LCCOMB_X18_Y2_N12
\read_mux_1|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux0~1_combout\ = (\read_mux_1|Mux0~0_combout\ & (((\register_29|data_out\(31))) # (!\read_reg_1~combout\(2)))) # (!\read_mux_1|Mux0~0_combout\ & (\read_reg_1~combout\(2) & (\register_21|data_out\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux0~0_combout\,
	datab => \read_reg_1~combout\(2),
	datac => \register_21|data_out\(31),
	datad => \register_29|data_out\(31),
	combout => \read_mux_1|Mux0~1_combout\);

-- Location: LCFF_X20_Y8_N9
\register_24|data_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(31),
	sload => VCC,
	ena => \decoder|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_24|data_out\(31));

-- Location: LCFF_X21_Y7_N13
\register_20|data_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(31),
	sload => VCC,
	ena => \decoder|Ram0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_20|data_out\(31));

-- Location: LCCOMB_X21_Y7_N12
\read_mux_1|Mux0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux0~4_combout\ = (\read_reg_1~combout\(3) & (\read_reg_1~combout\(2))) # (!\read_reg_1~combout\(3) & ((\read_reg_1~combout\(2) & (\register_20|data_out\(31))) # (!\read_reg_1~combout\(2) & ((\register_16|data_out\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(3),
	datab => \read_reg_1~combout\(2),
	datac => \register_20|data_out\(31),
	datad => \register_16|data_out\(31),
	combout => \read_mux_1|Mux0~4_combout\);

-- Location: LCCOMB_X20_Y8_N8
\read_mux_1|Mux0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux0~5_combout\ = (\read_mux_1|Mux0~4_combout\ & (((\register_28|data_out\(31))) # (!\read_reg_1~combout\(3)))) # (!\read_mux_1|Mux0~4_combout\ & (\read_reg_1~combout\(3) & (\register_24|data_out\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux0~4_combout\,
	datab => \read_reg_1~combout\(3),
	datac => \register_24|data_out\(31),
	datad => \register_28|data_out\(31),
	combout => \read_mux_1|Mux0~5_combout\);

-- Location: LCFF_X8_Y10_N19
\register_6|data_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(31),
	sload => VCC,
	ena => \decoder|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_6|data_out\(31));

-- Location: LCCOMB_X14_Y12_N28
\read_mux_1|Mux0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux0~10_combout\ = (\read_reg_1~combout\(0) & ((\read_reg_1~combout\(1)) # ((\register_5|data_out\(31))))) # (!\read_reg_1~combout\(0) & (!\read_reg_1~combout\(1) & ((\register_4|data_out\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(0),
	datab => \read_reg_1~combout\(1),
	datac => \register_5|data_out\(31),
	datad => \register_4|data_out\(31),
	combout => \read_mux_1|Mux0~10_combout\);

-- Location: LCCOMB_X8_Y10_N18
\read_mux_1|Mux0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux0~11_combout\ = (\read_reg_1~combout\(1) & ((\read_mux_1|Mux0~10_combout\ & (\register_7|data_out\(31))) # (!\read_mux_1|Mux0~10_combout\ & ((\register_6|data_out\(31)))))) # (!\read_reg_1~combout\(1) & (((\read_mux_1|Mux0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \register_7|data_out\(31),
	datac => \register_6|data_out\(31),
	datad => \read_mux_1|Mux0~10_combout\,
	combout => \read_mux_1|Mux0~11_combout\);

-- Location: LCFF_X22_Y6_N29
\register_2|data_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(31),
	sload => VCC,
	ena => \decoder|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_2|data_out\(31));

-- Location: LCFF_X22_Y6_N7
\register_0|data_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(31),
	sload => VCC,
	ena => \decoder|Ram0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_0|data_out\(31));

-- Location: LCCOMB_X22_Y6_N28
\read_mux_1|Mux0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux0~14_combout\ = (\read_reg_1~combout\(1) & (((\register_2|data_out\(31)) # (\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & (\register_0|data_out\(31) & ((!\read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_0|data_out\(31),
	datab => \read_reg_1~combout\(1),
	datac => \register_2|data_out\(31),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux0~14_combout\);

-- Location: LCCOMB_X21_Y6_N14
\read_mux_1|Mux0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux0~15_combout\ = (\read_reg_1~combout\(0) & ((\read_mux_1|Mux0~14_combout\ & ((\register_3|data_out\(31)))) # (!\read_mux_1|Mux0~14_combout\ & (\register_1|data_out\(31))))) # (!\read_reg_1~combout\(0) & (\read_mux_1|Mux0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(0),
	datab => \read_mux_1|Mux0~14_combout\,
	datac => \register_1|data_out\(31),
	datad => \register_3|data_out\(31),
	combout => \read_mux_1|Mux0~15_combout\);

-- Location: LCFF_X18_Y10_N27
\register_13|data_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(31),
	sload => VCC,
	ena => \decoder|Ram0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_13|data_out\(31));

-- Location: LCFF_X18_Y10_N13
\register_12|data_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(31),
	sload => VCC,
	ena => \decoder|Ram0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_12|data_out\(31));

-- Location: LCCOMB_X18_Y10_N26
\read_mux_1|Mux0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux0~17_combout\ = (\read_reg_1~combout\(1) & (((\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & ((\read_reg_1~combout\(0) & ((\register_13|data_out\(31)))) # (!\read_reg_1~combout\(0) & (\register_12|data_out\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_12|data_out\(31),
	datab => \read_reg_1~combout\(1),
	datac => \register_13|data_out\(31),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux0~17_combout\);

-- Location: LCCOMB_X9_Y10_N10
\read_mux_2|Mux31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux31~0_combout\ = (\read_reg_2~combout\(2) & (((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & ((\read_reg_2~combout\(3) & (\register_26|data_out\(0))) # (!\read_reg_2~combout\(3) & ((\register_18|data_out\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \register_26|data_out\(0),
	datac => \register_18|data_out\(0),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux31~0_combout\);

-- Location: LCCOMB_X10_Y10_N10
\read_mux_2|Mux31~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux31~1_combout\ = (\read_reg_2~combout\(2) & ((\read_mux_2|Mux31~0_combout\ & ((\register_30|data_out\(0)))) # (!\read_mux_2|Mux31~0_combout\ & (\register_22|data_out\(0))))) # (!\read_reg_2~combout\(2) & (((\read_mux_2|Mux31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_22|data_out\(0),
	datab => \read_reg_2~combout\(2),
	datac => \register_30|data_out\(0),
	datad => \read_mux_2|Mux31~0_combout\,
	combout => \read_mux_2|Mux31~1_combout\);

-- Location: LCCOMB_X12_Y9_N10
\read_mux_2|Mux31~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux31~2_combout\ = (\read_reg_2~combout\(2) & ((\register_21|data_out\(0)) # ((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & (((\register_17|data_out\(0) & !\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \register_21|data_out\(0),
	datac => \register_17|data_out\(0),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux31~2_combout\);

-- Location: LCCOMB_X10_Y9_N26
\read_mux_2|Mux31~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux31~3_combout\ = (\read_mux_2|Mux31~2_combout\ & (((\register_29|data_out\(0)) # (!\read_reg_2~combout\(3))))) # (!\read_mux_2|Mux31~2_combout\ & (\register_25|data_out\(0) & ((\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux31~2_combout\,
	datab => \register_25|data_out\(0),
	datac => \register_29|data_out\(0),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux31~3_combout\);

-- Location: LCCOMB_X6_Y6_N18
\read_mux_2|Mux31~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux31~10_combout\ = (\read_reg_2~combout\(1) & (((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & ((\read_reg_2~combout\(0) & (\register_9|data_out\(0))) # (!\read_reg_2~combout\(0) & ((\register_8|data_out\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_9|data_out\(0),
	datab => \read_reg_2~combout\(1),
	datac => \register_8|data_out\(0),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux31~10_combout\);

-- Location: LCCOMB_X9_Y8_N26
\read_mux_2|Mux31~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux31~11_combout\ = (\read_reg_2~combout\(1) & ((\read_mux_2|Mux31~10_combout\ & ((\register_11|data_out\(0)))) # (!\read_mux_2|Mux31~10_combout\ & (\register_10|data_out\(0))))) # (!\read_reg_2~combout\(1) & 
-- (((\read_mux_2|Mux31~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_10|data_out\(0),
	datab => \read_reg_2~combout\(1),
	datac => \register_11|data_out\(0),
	datad => \read_mux_2|Mux31~10_combout\,
	combout => \read_mux_2|Mux31~11_combout\);

-- Location: LCCOMB_X19_Y9_N18
\read_mux_2|Mux31~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux31~14_combout\ = (\read_reg_2~combout\(0) & ((\read_reg_2~combout\(1)) # ((\register_1|data_out\(0))))) # (!\read_reg_2~combout\(0) & (!\read_reg_2~combout\(1) & (\register_0|data_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(0),
	datab => \read_reg_2~combout\(1),
	datac => \register_0|data_out\(0),
	datad => \register_1|data_out\(0),
	combout => \read_mux_2|Mux31~14_combout\);

-- Location: LCCOMB_X20_Y9_N18
\read_mux_2|Mux31~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux31~15_combout\ = (\read_reg_2~combout\(1) & ((\read_mux_2|Mux31~14_combout\ & ((\register_3|data_out\(0)))) # (!\read_mux_2|Mux31~14_combout\ & (\register_2|data_out\(0))))) # (!\read_reg_2~combout\(1) & (((\read_mux_2|Mux31~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_2|data_out\(0),
	datab => \read_reg_2~combout\(1),
	datac => \register_3|data_out\(0),
	datad => \read_mux_2|Mux31~14_combout\,
	combout => \read_mux_2|Mux31~15_combout\);

-- Location: LCCOMB_X13_Y4_N18
\read_mux_2|Mux30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux30~0_combout\ = (\read_reg_2~combout\(3) & ((\register_25|data_out\(1)) # ((\read_reg_2~combout\(2))))) # (!\read_reg_2~combout\(3) & (((\register_17|data_out\(1) & !\read_reg_2~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_25|data_out\(1),
	datab => \read_reg_2~combout\(3),
	datac => \register_17|data_out\(1),
	datad => \read_reg_2~combout\(2),
	combout => \read_mux_2|Mux30~0_combout\);

-- Location: LCCOMB_X14_Y2_N16
\read_mux_2|Mux30~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux30~1_combout\ = (\read_reg_2~combout\(2) & ((\read_mux_2|Mux30~0_combout\ & ((\register_29|data_out\(1)))) # (!\read_mux_2|Mux30~0_combout\ & (\register_21|data_out\(1))))) # (!\read_reg_2~combout\(2) & (((\read_mux_2|Mux30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \register_21|data_out\(1),
	datac => \register_29|data_out\(1),
	datad => \read_mux_2|Mux30~0_combout\,
	combout => \read_mux_2|Mux30~1_combout\);

-- Location: LCCOMB_X21_Y8_N18
\read_mux_2|Mux30~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux30~4_combout\ = (\read_reg_2~combout\(3) & (\read_reg_2~combout\(2))) # (!\read_reg_2~combout\(3) & ((\read_reg_2~combout\(2) & ((\register_20|data_out\(1)))) # (!\read_reg_2~combout\(2) & (\register_16|data_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(3),
	datab => \read_reg_2~combout\(2),
	datac => \register_16|data_out\(1),
	datad => \register_20|data_out\(1),
	combout => \read_mux_2|Mux30~4_combout\);

-- Location: LCCOMB_X20_Y8_N26
\read_mux_2|Mux30~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux30~5_combout\ = (\read_reg_2~combout\(3) & ((\read_mux_2|Mux30~4_combout\ & ((\register_28|data_out\(1)))) # (!\read_mux_2|Mux30~4_combout\ & (\register_24|data_out\(1))))) # (!\read_reg_2~combout\(3) & (((\read_mux_2|Mux30~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_24|data_out\(1),
	datab => \read_reg_2~combout\(3),
	datac => \register_28|data_out\(1),
	datad => \read_mux_2|Mux30~4_combout\,
	combout => \read_mux_2|Mux30~5_combout\);

-- Location: LCCOMB_X15_Y8_N22
\read_mux_2|Mux30~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux30~10_combout\ = (\read_reg_2~combout\(1) & (((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & ((\read_reg_2~combout\(0) & (\register_5|data_out\(1))) # (!\read_reg_2~combout\(0) & ((\register_4|data_out\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \register_5|data_out\(1),
	datac => \register_4|data_out\(1),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux30~10_combout\);

-- Location: LCCOMB_X15_Y12_N26
\read_mux_2|Mux30~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux30~11_combout\ = (\read_reg_2~combout\(1) & ((\read_mux_2|Mux30~10_combout\ & (\register_7|data_out\(1))) # (!\read_mux_2|Mux30~10_combout\ & ((\register_6|data_out\(1)))))) # (!\read_reg_2~combout\(1) & (\read_mux_2|Mux30~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \read_mux_2|Mux30~10_combout\,
	datac => \register_7|data_out\(1),
	datad => \register_6|data_out\(1),
	combout => \read_mux_2|Mux30~11_combout\);

-- Location: LCCOMB_X5_Y5_N16
\read_mux_2|Mux30~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux30~14_combout\ = (\read_reg_2~combout\(1) & ((\register_2|data_out\(1)) # ((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & (((\register_0|data_out\(1) & !\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \register_2|data_out\(1),
	datac => \register_0|data_out\(1),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux30~14_combout\);

-- Location: LCCOMB_X12_Y9_N30
\read_mux_2|Mux29~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux29~2_combout\ = (\read_reg_2~combout\(2) & ((\register_21|data_out\(2)) # ((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & (((\register_17|data_out\(2) & !\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_21|data_out\(2),
	datab => \read_reg_2~combout\(2),
	datac => \register_17|data_out\(2),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux29~2_combout\);

-- Location: LCCOMB_X10_Y9_N22
\read_mux_2|Mux29~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux29~3_combout\ = (\read_mux_2|Mux29~2_combout\ & (((\register_29|data_out\(2)) # (!\read_reg_2~combout\(3))))) # (!\read_mux_2|Mux29~2_combout\ & (\register_25|data_out\(2) & ((\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_25|data_out\(2),
	datab => \read_mux_2|Mux29~2_combout\,
	datac => \register_29|data_out\(2),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux29~3_combout\);

-- Location: LCCOMB_X19_Y7_N30
\read_mux_2|Mux29~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux29~7_combout\ = (\read_reg_2~combout\(2) & ((\read_reg_2~combout\(3)) # ((\register_23|data_out\(2))))) # (!\read_reg_2~combout\(2) & (!\read_reg_2~combout\(3) & (\register_19|data_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \read_reg_2~combout\(3),
	datac => \register_19|data_out\(2),
	datad => \register_23|data_out\(2),
	combout => \read_mux_2|Mux29~7_combout\);

-- Location: LCCOMB_X22_Y3_N24
\read_mux_2|Mux29~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux29~8_combout\ = (\read_reg_2~combout\(3) & ((\read_mux_2|Mux29~7_combout\ & ((\register_31|data_out\(2)))) # (!\read_mux_2|Mux29~7_combout\ & (\register_27|data_out\(2))))) # (!\read_reg_2~combout\(3) & (((\read_mux_2|Mux29~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_27|data_out\(2),
	datab => \read_reg_2~combout\(3),
	datac => \register_31|data_out\(2),
	datad => \read_mux_2|Mux29~7_combout\,
	combout => \read_mux_2|Mux29~8_combout\);

-- Location: LCCOMB_X19_Y9_N14
\read_mux_2|Mux29~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux29~14_combout\ = (\read_reg_2~combout\(0) & ((\read_reg_2~combout\(1)) # ((\register_1|data_out\(2))))) # (!\read_reg_2~combout\(0) & (!\read_reg_2~combout\(1) & (\register_0|data_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(0),
	datab => \read_reg_2~combout\(1),
	datac => \register_0|data_out\(2),
	datad => \register_1|data_out\(2),
	combout => \read_mux_2|Mux29~14_combout\);

-- Location: LCCOMB_X14_Y9_N14
\read_mux_2|Mux29~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux29~17_combout\ = (\read_reg_2~combout\(0) & (((\read_reg_2~combout\(1))))) # (!\read_reg_2~combout\(0) & ((\read_reg_2~combout\(1) & (\register_14|data_out\(2))) # (!\read_reg_2~combout\(1) & ((\register_12|data_out\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(0),
	datab => \register_14|data_out\(2),
	datac => \register_12|data_out\(2),
	datad => \read_reg_2~combout\(1),
	combout => \read_mux_2|Mux29~17_combout\);

-- Location: LCCOMB_X15_Y9_N14
\read_mux_2|Mux29~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux29~18_combout\ = (\read_reg_2~combout\(0) & ((\read_mux_2|Mux29~17_combout\ & ((\register_15|data_out\(2)))) # (!\read_mux_2|Mux29~17_combout\ & (\register_13|data_out\(2))))) # (!\read_reg_2~combout\(0) & 
-- (((\read_mux_2|Mux29~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_13|data_out\(2),
	datab => \read_reg_2~combout\(0),
	datac => \register_15|data_out\(2),
	datad => \read_mux_2|Mux29~17_combout\,
	combout => \read_mux_2|Mux29~18_combout\);

-- Location: LCCOMB_X12_Y9_N26
\read_mux_2|Mux28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux28~0_combout\ = (\read_reg_2~combout\(2) & (((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & ((\read_reg_2~combout\(3) & (\register_25|data_out\(3))) # (!\read_reg_2~combout\(3) & ((\register_17|data_out\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \register_25|data_out\(3),
	datac => \register_17|data_out\(3),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux28~0_combout\);

-- Location: LCCOMB_X13_Y8_N16
\read_mux_2|Mux28~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux28~1_combout\ = (\read_mux_2|Mux28~0_combout\ & (((\register_29|data_out\(3))) # (!\read_reg_2~combout\(2)))) # (!\read_mux_2|Mux28~0_combout\ & (\read_reg_2~combout\(2) & ((\register_21|data_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux28~0_combout\,
	datab => \read_reg_2~combout\(2),
	datac => \register_29|data_out\(3),
	datad => \register_21|data_out\(3),
	combout => \read_mux_2|Mux28~1_combout\);

-- Location: LCCOMB_X15_Y10_N26
\read_mux_2|Mux28~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux28~2_combout\ = (\read_reg_2~combout\(2) & ((\register_22|data_out\(3)) # ((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & (((\register_18|data_out\(3) & !\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_22|data_out\(3),
	datab => \read_reg_2~combout\(2),
	datac => \register_18|data_out\(3),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux28~2_combout\);

-- Location: LCCOMB_X15_Y6_N2
\read_mux_2|Mux28~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux28~3_combout\ = (\read_mux_2|Mux28~2_combout\ & (((\register_30|data_out\(3)) # (!\read_reg_2~combout\(3))))) # (!\read_mux_2|Mux28~2_combout\ & (\register_26|data_out\(3) & ((\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux28~2_combout\,
	datab => \register_26|data_out\(3),
	datac => \register_30|data_out\(3),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux28~3_combout\);

-- Location: LCCOMB_X9_Y6_N16
\read_mux_2|Mux28~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux28~12_combout\ = (\read_reg_2~combout\(1) & ((\register_10|data_out\(3)) # ((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & (((\register_8|data_out\(3) & !\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \register_10|data_out\(3),
	datac => \register_8|data_out\(3),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux28~12_combout\);

-- Location: LCCOMB_X9_Y7_N30
\read_mux_2|Mux28~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux28~13_combout\ = (\read_mux_2|Mux28~12_combout\ & (((\register_11|data_out\(3)) # (!\read_reg_2~combout\(0))))) # (!\read_mux_2|Mux28~12_combout\ & (\register_9|data_out\(3) & ((\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_9|data_out\(3),
	datab => \read_mux_2|Mux28~12_combout\,
	datac => \register_11|data_out\(3),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux28~13_combout\);

-- Location: LCCOMB_X5_Y5_N12
\read_mux_2|Mux28~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux28~14_combout\ = (\read_reg_2~combout\(1) & ((\register_2|data_out\(3)) # ((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & (((\register_0|data_out\(3) & !\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \register_2|data_out\(3),
	datac => \register_0|data_out\(3),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux28~14_combout\);

-- Location: LCCOMB_X5_Y6_N10
\read_mux_2|Mux28~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux28~15_combout\ = (\read_mux_2|Mux28~14_combout\ & (((\register_3|data_out\(3)) # (!\read_reg_2~combout\(0))))) # (!\read_mux_2|Mux28~14_combout\ & (\register_1|data_out\(3) & ((\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_1|data_out\(3),
	datab => \read_mux_2|Mux28~14_combout\,
	datac => \register_3|data_out\(3),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux28~15_combout\);

-- Location: LCCOMB_X8_Y8_N12
\read_mux_2|Mux28~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux28~16_combout\ = (\read_reg_2~combout\(2) & (((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & ((\read_reg_2~combout\(3) & ((\read_mux_2|Mux28~13_combout\))) # (!\read_reg_2~combout\(3) & (\read_mux_2|Mux28~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \read_mux_2|Mux28~15_combout\,
	datac => \read_mux_2|Mux28~13_combout\,
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux28~16_combout\);

-- Location: LCCOMB_X12_Y9_N24
\read_mux_2|Mux27~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux27~2_combout\ = (\read_reg_2~combout\(2) & ((\register_21|data_out\(4)) # ((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & (((\register_17|data_out\(4) & !\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \register_21|data_out\(4),
	datac => \register_17|data_out\(4),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux27~2_combout\);

-- Location: LCCOMB_X12_Y3_N8
\read_mux_2|Mux27~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux27~3_combout\ = (\read_mux_2|Mux27~2_combout\ & (((\register_29|data_out\(4)) # (!\read_reg_2~combout\(3))))) # (!\read_mux_2|Mux27~2_combout\ & (\register_25|data_out\(4) & ((\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_25|data_out\(4),
	datab => \read_mux_2|Mux27~2_combout\,
	datac => \register_29|data_out\(4),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux27~3_combout\);

-- Location: LCCOMB_X8_Y3_N22
\read_mux_2|Mux27~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux27~4_combout\ = (\read_reg_2~combout\(2) & (((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & ((\read_reg_2~combout\(3) & (\register_24|data_out\(4))) # (!\read_reg_2~combout\(3) & ((\register_16|data_out\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_24|data_out\(4),
	datab => \read_reg_2~combout\(2),
	datac => \register_16|data_out\(4),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux27~4_combout\);

-- Location: LCCOMB_X9_Y3_N18
\read_mux_2|Mux27~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux27~5_combout\ = (\read_mux_2|Mux27~4_combout\ & (((\register_28|data_out\(4)) # (!\read_reg_2~combout\(2))))) # (!\read_mux_2|Mux27~4_combout\ & (\register_20|data_out\(4) & ((\read_reg_2~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_20|data_out\(4),
	datab => \read_mux_2|Mux27~4_combout\,
	datac => \register_28|data_out\(4),
	datad => \read_reg_2~combout\(2),
	combout => \read_mux_2|Mux27~5_combout\);

-- Location: LCCOMB_X19_Y7_N6
\read_mux_2|Mux27~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux27~6_combout\ = (\read_reg_2~combout\(1) & (((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & ((\read_reg_2~combout\(0) & ((\read_mux_2|Mux27~3_combout\))) # (!\read_reg_2~combout\(0) & (\read_mux_2|Mux27~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux27~5_combout\,
	datab => \read_reg_2~combout\(1),
	datac => \read_reg_2~combout\(0),
	datad => \read_mux_2|Mux27~3_combout\,
	combout => \read_mux_2|Mux27~6_combout\);

-- Location: LCCOMB_X15_Y8_N18
\read_mux_2|Mux27~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux27~12_combout\ = (\read_reg_2~combout\(1) & ((\register_6|data_out\(4)) # ((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & (((\register_4|data_out\(4) & !\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \register_6|data_out\(4),
	datac => \register_4|data_out\(4),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux27~12_combout\);

-- Location: LCCOMB_X18_Y8_N8
\read_mux_2|Mux27~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux27~13_combout\ = (\read_mux_2|Mux27~12_combout\ & (((\register_7|data_out\(4)) # (!\read_reg_2~combout\(0))))) # (!\read_mux_2|Mux27~12_combout\ & (\register_5|data_out\(4) & ((\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_5|data_out\(4),
	datab => \read_mux_2|Mux27~12_combout\,
	datac => \register_7|data_out\(4),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux27~13_combout\);

-- Location: LCCOMB_X19_Y9_N10
\read_mux_2|Mux27~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux27~14_combout\ = (\read_reg_2~combout\(0) & ((\read_reg_2~combout\(1)) # ((\register_1|data_out\(4))))) # (!\read_reg_2~combout\(0) & (!\read_reg_2~combout\(1) & (\register_0|data_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(0),
	datab => \read_reg_2~combout\(1),
	datac => \register_0|data_out\(4),
	datad => \register_1|data_out\(4),
	combout => \read_mux_2|Mux27~14_combout\);

-- Location: LCCOMB_X20_Y9_N26
\read_mux_2|Mux27~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux27~15_combout\ = (\read_mux_2|Mux27~14_combout\ & (((\register_3|data_out\(4))) # (!\read_reg_2~combout\(1)))) # (!\read_mux_2|Mux27~14_combout\ & (\read_reg_2~combout\(1) & ((\register_2|data_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux27~14_combout\,
	datab => \read_reg_2~combout\(1),
	datac => \register_3|data_out\(4),
	datad => \register_2|data_out\(4),
	combout => \read_mux_2|Mux27~15_combout\);

-- Location: LCCOMB_X19_Y7_N10
\read_mux_2|Mux27~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux27~16_combout\ = (\read_reg_2~combout\(3) & (((\read_reg_2~combout\(2))))) # (!\read_reg_2~combout\(3) & ((\read_reg_2~combout\(2) & (\read_mux_2|Mux27~13_combout\)) # (!\read_reg_2~combout\(2) & ((\read_mux_2|Mux27~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux27~13_combout\,
	datab => \read_reg_2~combout\(3),
	datac => \read_reg_2~combout\(2),
	datad => \read_mux_2|Mux27~15_combout\,
	combout => \read_mux_2|Mux27~16_combout\);

-- Location: LCCOMB_X14_Y9_N10
\read_mux_2|Mux27~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux27~17_combout\ = (\read_reg_2~combout\(0) & (\read_reg_2~combout\(1))) # (!\read_reg_2~combout\(0) & ((\read_reg_2~combout\(1) & ((\register_14|data_out\(4)))) # (!\read_reg_2~combout\(1) & (\register_12|data_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(0),
	datab => \read_reg_2~combout\(1),
	datac => \register_12|data_out\(4),
	datad => \register_14|data_out\(4),
	combout => \read_mux_2|Mux27~17_combout\);

-- Location: LCCOMB_X15_Y10_N30
\read_mux_2|Mux26~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux26~2_combout\ = (\read_reg_2~combout\(2) & ((\register_22|data_out\(5)) # ((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & (((\register_18|data_out\(5) & !\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \register_22|data_out\(5),
	datac => \register_18|data_out\(5),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux26~2_combout\);

-- Location: LCCOMB_X15_Y6_N6
\read_mux_2|Mux26~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux26~3_combout\ = (\read_mux_2|Mux26~2_combout\ & (((\register_30|data_out\(5)) # (!\read_reg_2~combout\(3))))) # (!\read_mux_2|Mux26~2_combout\ & (\register_26|data_out\(5) & ((\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_26|data_out\(5),
	datab => \read_mux_2|Mux26~2_combout\,
	datac => \register_30|data_out\(5),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux26~3_combout\);

-- Location: LCCOMB_X13_Y13_N24
\read_mux_2|Mux26~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux26~4_combout\ = (\read_reg_2~combout\(3) & (\read_reg_2~combout\(2))) # (!\read_reg_2~combout\(3) & ((\read_reg_2~combout\(2) & ((\register_20|data_out\(5)))) # (!\read_reg_2~combout\(2) & (\register_16|data_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(3),
	datab => \read_reg_2~combout\(2),
	datac => \register_16|data_out\(5),
	datad => \register_20|data_out\(5),
	combout => \read_mux_2|Mux26~4_combout\);

-- Location: LCCOMB_X13_Y13_N26
\read_mux_2|Mux26~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux26~5_combout\ = (\read_reg_2~combout\(3) & ((\read_mux_2|Mux26~4_combout\ & (\register_28|data_out\(5))) # (!\read_mux_2|Mux26~4_combout\ & ((\register_24|data_out\(5)))))) # (!\read_reg_2~combout\(3) & (\read_mux_2|Mux26~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(3),
	datab => \read_mux_2|Mux26~4_combout\,
	datac => \register_28|data_out\(5),
	datad => \register_24|data_out\(5),
	combout => \read_mux_2|Mux26~5_combout\);

-- Location: LCCOMB_X13_Y13_N12
\read_mux_2|Mux26~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux26~6_combout\ = (\read_reg_2~combout\(1) & (((\read_mux_2|Mux26~3_combout\) # (\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & (\read_mux_2|Mux26~5_combout\ & ((!\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \read_mux_2|Mux26~5_combout\,
	datac => \read_mux_2|Mux26~3_combout\,
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux26~6_combout\);

-- Location: LCCOMB_X10_Y7_N2
\read_mux_2|Mux26~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux26~12_combout\ = (\read_reg_2~combout\(1) & ((\register_10|data_out\(5)) # ((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & (((\register_8|data_out\(5) & !\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \register_10|data_out\(5),
	datac => \register_8|data_out\(5),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux26~12_combout\);

-- Location: LCCOMB_X5_Y5_N14
\read_mux_2|Mux26~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux26~14_combout\ = (\read_reg_2~combout\(1) & ((\register_2|data_out\(5)) # ((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & (((\register_0|data_out\(5) & !\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \register_2|data_out\(5),
	datac => \register_0|data_out\(5),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux26~14_combout\);

-- Location: LCCOMB_X14_Y5_N2
\read_mux_2|Mux25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux25~0_combout\ = (\read_reg_2~combout\(2) & (((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & ((\read_reg_2~combout\(3) & (\register_26|data_out\(6))) # (!\read_reg_2~combout\(3) & ((\register_18|data_out\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \register_26|data_out\(6),
	datac => \register_18|data_out\(6),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux25~0_combout\);

-- Location: LCCOMB_X14_Y5_N28
\read_mux_2|Mux25~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux25~1_combout\ = (\read_reg_2~combout\(2) & ((\read_mux_2|Mux25~0_combout\ & ((\register_30|data_out\(6)))) # (!\read_mux_2|Mux25~0_combout\ & (\register_22|data_out\(6))))) # (!\read_reg_2~combout\(2) & (((\read_mux_2|Mux25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \register_22|data_out\(6),
	datac => \register_30|data_out\(6),
	datad => \read_mux_2|Mux25~0_combout\,
	combout => \read_mux_2|Mux25~1_combout\);

-- Location: LCCOMB_X9_Y4_N24
\read_mux_2|Mux25~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux25~2_combout\ = (\read_reg_2~combout\(3) & (\read_reg_2~combout\(2))) # (!\read_reg_2~combout\(3) & ((\read_reg_2~combout\(2) & ((\register_21|data_out\(6)))) # (!\read_reg_2~combout\(2) & (\register_17|data_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(3),
	datab => \read_reg_2~combout\(2),
	datac => \register_17|data_out\(6),
	datad => \register_21|data_out\(6),
	combout => \read_mux_2|Mux25~2_combout\);

-- Location: LCCOMB_X8_Y3_N2
\read_mux_2|Mux25~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux25~4_combout\ = (\read_reg_2~combout\(2) & (((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & ((\read_reg_2~combout\(3) & (\register_24|data_out\(6))) # (!\read_reg_2~combout\(3) & ((\register_16|data_out\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \register_24|data_out\(6),
	datac => \register_16|data_out\(6),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux25~4_combout\);

-- Location: LCCOMB_X9_Y3_N30
\read_mux_2|Mux25~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux25~5_combout\ = (\read_reg_2~combout\(2) & ((\read_mux_2|Mux25~4_combout\ & (\register_28|data_out\(6))) # (!\read_mux_2|Mux25~4_combout\ & ((\register_20|data_out\(6)))))) # (!\read_reg_2~combout\(2) & (\read_mux_2|Mux25~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \read_mux_2|Mux25~4_combout\,
	datac => \register_28|data_out\(6),
	datad => \register_20|data_out\(6),
	combout => \read_mux_2|Mux25~5_combout\);

-- Location: LCCOMB_X21_Y4_N24
\read_mux_2|Mux25~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux25~10_combout\ = (\read_reg_2~combout\(0) & ((\read_reg_2~combout\(1)) # ((\register_9|data_out\(6))))) # (!\read_reg_2~combout\(0) & (!\read_reg_2~combout\(1) & (\register_8|data_out\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(0),
	datab => \read_reg_2~combout\(1),
	datac => \register_8|data_out\(6),
	datad => \register_9|data_out\(6),
	combout => \read_mux_2|Mux25~10_combout\);

-- Location: LCCOMB_X15_Y8_N26
\read_mux_2|Mux25~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux25~12_combout\ = (\read_reg_2~combout\(1) & ((\register_6|data_out\(6)) # ((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & (((\register_4|data_out\(6) & !\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_6|data_out\(6),
	datab => \read_reg_2~combout\(1),
	datac => \register_4|data_out\(6),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux25~12_combout\);

-- Location: LCCOMB_X13_Y4_N12
\read_mux_2|Mux24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux24~0_combout\ = (\read_reg_2~combout\(2) & (((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & ((\read_reg_2~combout\(3) & (\register_25|data_out\(7))) # (!\read_reg_2~combout\(3) & ((\register_17|data_out\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \register_25|data_out\(7),
	datac => \register_17|data_out\(7),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux24~0_combout\);

-- Location: LCCOMB_X15_Y10_N2
\read_mux_2|Mux24~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux24~2_combout\ = (\read_reg_2~combout\(2) & ((\register_22|data_out\(7)) # ((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & (((\register_18|data_out\(7) & !\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_22|data_out\(7),
	datab => \read_reg_2~combout\(2),
	datac => \register_18|data_out\(7),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux24~2_combout\);

-- Location: LCCOMB_X15_Y6_N10
\read_mux_2|Mux24~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux24~3_combout\ = (\read_mux_2|Mux24~2_combout\ & (((\register_30|data_out\(7)) # (!\read_reg_2~combout\(3))))) # (!\read_mux_2|Mux24~2_combout\ & (\register_26|data_out\(7) & ((\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_26|data_out\(7),
	datab => \read_mux_2|Mux24~2_combout\,
	datac => \register_30|data_out\(7),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux24~3_combout\);

-- Location: LCCOMB_X21_Y8_N26
\read_mux_2|Mux24~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux24~4_combout\ = (\read_reg_2~combout\(3) & (\read_reg_2~combout\(2))) # (!\read_reg_2~combout\(3) & ((\read_reg_2~combout\(2) & ((\register_20|data_out\(7)))) # (!\read_reg_2~combout\(2) & (\register_16|data_out\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(3),
	datab => \read_reg_2~combout\(2),
	datac => \register_16|data_out\(7),
	datad => \register_20|data_out\(7),
	combout => \read_mux_2|Mux24~4_combout\);

-- Location: LCCOMB_X14_Y4_N0
\read_mux_2|Mux24~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux24~5_combout\ = (\read_reg_2~combout\(3) & ((\read_mux_2|Mux24~4_combout\ & ((\register_28|data_out\(7)))) # (!\read_mux_2|Mux24~4_combout\ & (\register_24|data_out\(7))))) # (!\read_reg_2~combout\(3) & (((\read_mux_2|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(3),
	datab => \register_24|data_out\(7),
	datac => \register_28|data_out\(7),
	datad => \read_mux_2|Mux24~4_combout\,
	combout => \read_mux_2|Mux24~5_combout\);

-- Location: LCCOMB_X13_Y10_N10
\read_mux_2|Mux24~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux24~6_combout\ = (\read_reg_2~combout\(1) & ((\read_mux_2|Mux24~3_combout\) # ((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & (((\read_mux_2|Mux24~5_combout\ & !\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux24~3_combout\,
	datab => \read_mux_2|Mux24~5_combout\,
	datac => \read_reg_2~combout\(1),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux24~6_combout\);

-- Location: LCCOMB_X10_Y12_N10
\read_mux_2|Mux24~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux24~7_combout\ = (\read_reg_2~combout\(3) & ((\register_27|data_out\(7)) # ((\read_reg_2~combout\(2))))) # (!\read_reg_2~combout\(3) & (((\register_19|data_out\(7) & !\read_reg_2~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_27|data_out\(7),
	datab => \read_reg_2~combout\(3),
	datac => \register_19|data_out\(7),
	datad => \read_reg_2~combout\(2),
	combout => \read_mux_2|Mux24~7_combout\);

-- Location: LCCOMB_X14_Y12_N10
\read_mux_2|Mux24~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux24~10_combout\ = (\read_reg_2~combout\(0) & ((\read_reg_2~combout\(1)) # ((\register_5|data_out\(7))))) # (!\read_reg_2~combout\(0) & (!\read_reg_2~combout\(1) & (\register_4|data_out\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(0),
	datab => \read_reg_2~combout\(1),
	datac => \register_4|data_out\(7),
	datad => \register_5|data_out\(7),
	combout => \read_mux_2|Mux24~10_combout\);

-- Location: LCCOMB_X13_Y11_N26
\read_mux_2|Mux24~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux24~11_combout\ = (\read_reg_2~combout\(1) & ((\read_mux_2|Mux24~10_combout\ & ((\register_7|data_out\(7)))) # (!\read_mux_2|Mux24~10_combout\ & (\register_6|data_out\(7))))) # (!\read_reg_2~combout\(1) & (((\read_mux_2|Mux24~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_6|data_out\(7),
	datab => \read_reg_2~combout\(1),
	datac => \register_7|data_out\(7),
	datad => \read_mux_2|Mux24~10_combout\,
	combout => \read_mux_2|Mux24~11_combout\);

-- Location: LCCOMB_X21_Y9_N26
\read_mux_2|Mux24~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux24~14_combout\ = (\read_reg_2~combout\(0) & (\read_reg_2~combout\(1))) # (!\read_reg_2~combout\(0) & ((\read_reg_2~combout\(1) & ((\register_2|data_out\(7)))) # (!\read_reg_2~combout\(1) & (\register_0|data_out\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(0),
	datab => \read_reg_2~combout\(1),
	datac => \register_0|data_out\(7),
	datad => \register_2|data_out\(7),
	combout => \read_mux_2|Mux24~14_combout\);

-- Location: LCCOMB_X14_Y5_N30
\read_mux_2|Mux23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux23~0_combout\ = (\read_reg_2~combout\(2) & (\read_reg_2~combout\(3))) # (!\read_reg_2~combout\(2) & ((\read_reg_2~combout\(3) & ((\register_26|data_out\(8)))) # (!\read_reg_2~combout\(3) & (\register_18|data_out\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \read_reg_2~combout\(3),
	datac => \register_18|data_out\(8),
	datad => \register_26|data_out\(8),
	combout => \read_mux_2|Mux23~0_combout\);

-- Location: LCCOMB_X17_Y4_N28
\read_mux_2|Mux23~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux23~1_combout\ = (\read_mux_2|Mux23~0_combout\ & (((\register_30|data_out\(8))) # (!\read_reg_2~combout\(2)))) # (!\read_mux_2|Mux23~0_combout\ & (\read_reg_2~combout\(2) & ((\register_22|data_out\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux23~0_combout\,
	datab => \read_reg_2~combout\(2),
	datac => \register_30|data_out\(8),
	datad => \register_22|data_out\(8),
	combout => \read_mux_2|Mux23~1_combout\);

-- Location: LCCOMB_X12_Y2_N16
\read_mux_2|Mux23~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux23~2_combout\ = (\read_reg_2~combout\(2) & ((\register_21|data_out\(8)) # ((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & (((\register_17|data_out\(8) & !\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \register_21|data_out\(8),
	datac => \register_17|data_out\(8),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux23~2_combout\);

-- Location: LCCOMB_X22_Y10_N20
\read_mux_2|Mux23~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux23~7_combout\ = (\read_reg_2~combout\(2) & ((\register_23|data_out\(8)) # ((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & (((\register_19|data_out\(8) & !\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \register_23|data_out\(8),
	datac => \register_19|data_out\(8),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux23~7_combout\);

-- Location: LCCOMB_X24_Y5_N16
\read_mux_2|Mux23~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux23~10_combout\ = (\read_reg_2~combout\(1) & (\read_reg_2~combout\(0))) # (!\read_reg_2~combout\(1) & ((\read_reg_2~combout\(0) & ((\register_9|data_out\(8)))) # (!\read_reg_2~combout\(0) & (\register_8|data_out\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \read_reg_2~combout\(0),
	datac => \register_8|data_out\(8),
	datad => \register_9|data_out\(8),
	combout => \read_mux_2|Mux23~10_combout\);

-- Location: LCCOMB_X12_Y8_N2
\read_mux_2|Mux22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux22~0_combout\ = (\read_reg_2~combout\(2) & (((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & ((\read_reg_2~combout\(3) & (\register_25|data_out\(9))) # (!\read_reg_2~combout\(3) & ((\register_17|data_out\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_25|data_out\(9),
	datab => \read_reg_2~combout\(2),
	datac => \register_17|data_out\(9),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux22~0_combout\);

-- Location: LCCOMB_X19_Y4_N24
\read_mux_2|Mux22~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux22~2_combout\ = (\read_reg_2~combout\(2) & ((\read_reg_2~combout\(3)) # ((\register_22|data_out\(9))))) # (!\read_reg_2~combout\(2) & (!\read_reg_2~combout\(3) & (\register_18|data_out\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \read_reg_2~combout\(3),
	datac => \register_18|data_out\(9),
	datad => \register_22|data_out\(9),
	combout => \read_mux_2|Mux22~2_combout\);

-- Location: LCCOMB_X21_Y8_N24
\read_mux_2|Mux22~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux22~4_combout\ = (\read_reg_2~combout\(3) & (\read_reg_2~combout\(2))) # (!\read_reg_2~combout\(3) & ((\read_reg_2~combout\(2) & ((\register_20|data_out\(9)))) # (!\read_reg_2~combout\(2) & (\register_16|data_out\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(3),
	datab => \read_reg_2~combout\(2),
	datac => \register_16|data_out\(9),
	datad => \register_20|data_out\(9),
	combout => \read_mux_2|Mux22~4_combout\);

-- Location: LCCOMB_X20_Y8_N18
\read_mux_2|Mux22~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux22~5_combout\ = (\read_reg_2~combout\(3) & ((\read_mux_2|Mux22~4_combout\ & ((\register_28|data_out\(9)))) # (!\read_mux_2|Mux22~4_combout\ & (\register_24|data_out\(9))))) # (!\read_reg_2~combout\(3) & (((\read_mux_2|Mux22~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_24|data_out\(9),
	datab => \read_reg_2~combout\(3),
	datac => \register_28|data_out\(9),
	datad => \read_mux_2|Mux22~4_combout\,
	combout => \read_mux_2|Mux22~5_combout\);

-- Location: LCCOMB_X21_Y12_N14
\read_mux_2|Mux22~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux22~7_combout\ = (\read_reg_2~combout\(3) & ((\read_reg_2~combout\(2)) # ((\register_27|data_out\(9))))) # (!\read_reg_2~combout\(3) & (!\read_reg_2~combout\(2) & (\register_19|data_out\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(3),
	datab => \read_reg_2~combout\(2),
	datac => \register_19|data_out\(9),
	datad => \register_27|data_out\(9),
	combout => \read_mux_2|Mux22~7_combout\);

-- Location: LCCOMB_X22_Y12_N20
\read_mux_2|Mux22~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux22~8_combout\ = (\read_reg_2~combout\(2) & ((\read_mux_2|Mux22~7_combout\ & ((\register_31|data_out\(9)))) # (!\read_mux_2|Mux22~7_combout\ & (\register_23|data_out\(9))))) # (!\read_reg_2~combout\(2) & (((\read_mux_2|Mux22~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \register_23|data_out\(9),
	datac => \register_31|data_out\(9),
	datad => \read_mux_2|Mux22~7_combout\,
	combout => \read_mux_2|Mux22~8_combout\);

-- Location: LCCOMB_X14_Y12_N30
\read_mux_2|Mux22~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux22~10_combout\ = (\read_reg_2~combout\(1) & (((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & ((\read_reg_2~combout\(0) & (\register_5|data_out\(9))) # (!\read_reg_2~combout\(0) & ((\register_4|data_out\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_5|data_out\(9),
	datab => \read_reg_2~combout\(1),
	datac => \register_4|data_out\(9),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux22~10_combout\);

-- Location: LCCOMB_X18_Y4_N10
\read_mux_2|Mux21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux21~0_combout\ = (\read_reg_2~combout\(3) & ((\register_26|data_out\(10)) # ((\read_reg_2~combout\(2))))) # (!\read_reg_2~combout\(3) & (((\register_18|data_out\(10) & !\read_reg_2~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_26|data_out\(10),
	datab => \read_reg_2~combout\(3),
	datac => \register_18|data_out\(10),
	datad => \read_reg_2~combout\(2),
	combout => \read_mux_2|Mux21~0_combout\);

-- Location: LCCOMB_X12_Y8_N12
\read_mux_2|Mux21~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux21~2_combout\ = (\read_reg_2~combout\(2) & ((\register_21|data_out\(10)) # ((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & (((\register_17|data_out\(10) & !\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \register_21|data_out\(10),
	datac => \register_17|data_out\(10),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux21~2_combout\);

-- Location: LCCOMB_X12_Y3_N12
\read_mux_2|Mux21~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux21~3_combout\ = (\read_mux_2|Mux21~2_combout\ & (((\register_29|data_out\(10)) # (!\read_reg_2~combout\(3))))) # (!\read_mux_2|Mux21~2_combout\ & (\register_25|data_out\(10) & ((\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_25|data_out\(10),
	datab => \read_mux_2|Mux21~2_combout\,
	datac => \register_29|data_out\(10),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux21~3_combout\);

-- Location: LCCOMB_X21_Y8_N10
\read_mux_2|Mux21~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux21~4_combout\ = (\read_reg_2~combout\(3) & ((\read_reg_2~combout\(2)) # ((\register_24|data_out\(10))))) # (!\read_reg_2~combout\(3) & (!\read_reg_2~combout\(2) & (\register_16|data_out\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(3),
	datab => \read_reg_2~combout\(2),
	datac => \register_16|data_out\(10),
	datad => \register_24|data_out\(10),
	combout => \read_mux_2|Mux21~4_combout\);

-- Location: LCCOMB_X22_Y7_N18
\read_mux_2|Mux21~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux21~5_combout\ = (\read_reg_2~combout\(2) & ((\read_mux_2|Mux21~4_combout\ & ((\register_28|data_out\(10)))) # (!\read_mux_2|Mux21~4_combout\ & (\register_20|data_out\(10))))) # (!\read_reg_2~combout\(2) & (((\read_mux_2|Mux21~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_20|data_out\(10),
	datab => \read_reg_2~combout\(2),
	datac => \register_28|data_out\(10),
	datad => \read_mux_2|Mux21~4_combout\,
	combout => \read_mux_2|Mux21~5_combout\);

-- Location: LCCOMB_X15_Y7_N24
\read_mux_2|Mux21~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux21~6_combout\ = (\read_reg_2~combout\(1) & (((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & ((\read_reg_2~combout\(0) & (\read_mux_2|Mux21~3_combout\)) # (!\read_reg_2~combout\(0) & ((\read_mux_2|Mux21~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux21~3_combout\,
	datab => \read_mux_2|Mux21~5_combout\,
	datac => \read_reg_2~combout\(1),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux21~6_combout\);

-- Location: LCCOMB_X21_Y11_N24
\read_mux_2|Mux21~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux21~12_combout\ = (\read_reg_2~combout\(1) & ((\register_6|data_out\(10)) # ((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & (((\register_4|data_out\(10) & !\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_6|data_out\(10),
	datab => \read_reg_2~combout\(1),
	datac => \register_4|data_out\(10),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux21~12_combout\);

-- Location: LCCOMB_X15_Y11_N26
\read_mux_2|Mux21~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux21~13_combout\ = (\read_mux_2|Mux21~12_combout\ & (((\register_7|data_out\(10)) # (!\read_reg_2~combout\(0))))) # (!\read_mux_2|Mux21~12_combout\ & (\register_5|data_out\(10) & ((\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux21~12_combout\,
	datab => \register_5|data_out\(10),
	datac => \register_7|data_out\(10),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux21~13_combout\);

-- Location: LCCOMB_X19_Y9_N6
\read_mux_2|Mux21~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux21~14_combout\ = (\read_reg_2~combout\(0) & ((\read_reg_2~combout\(1)) # ((\register_1|data_out\(10))))) # (!\read_reg_2~combout\(0) & (!\read_reg_2~combout\(1) & (\register_0|data_out\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(0),
	datab => \read_reg_2~combout\(1),
	datac => \register_0|data_out\(10),
	datad => \register_1|data_out\(10),
	combout => \read_mux_2|Mux21~14_combout\);

-- Location: LCCOMB_X12_Y13_N18
\read_mux_2|Mux21~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux21~15_combout\ = (\read_mux_2|Mux21~14_combout\ & (((\register_3|data_out\(10))) # (!\read_reg_2~combout\(1)))) # (!\read_mux_2|Mux21~14_combout\ & (\read_reg_2~combout\(1) & ((\register_2|data_out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux21~14_combout\,
	datab => \read_reg_2~combout\(1),
	datac => \register_3|data_out\(10),
	datad => \register_2|data_out\(10),
	combout => \read_mux_2|Mux21~15_combout\);

-- Location: LCCOMB_X12_Y13_N22
\read_mux_2|Mux21~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux21~16_combout\ = (\read_reg_2~combout\(2) & ((\read_mux_2|Mux21~13_combout\) # ((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & (((\read_mux_2|Mux21~15_combout\ & !\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux21~13_combout\,
	datab => \read_mux_2|Mux21~15_combout\,
	datac => \read_reg_2~combout\(2),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux21~16_combout\);

-- Location: LCCOMB_X14_Y9_N22
\read_mux_2|Mux21~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux21~17_combout\ = (\read_reg_2~combout\(0) & (((\read_reg_2~combout\(1))))) # (!\read_reg_2~combout\(0) & ((\read_reg_2~combout\(1) & (\register_14|data_out\(10))) # (!\read_reg_2~combout\(1) & ((\register_12|data_out\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(0),
	datab => \register_14|data_out\(10),
	datac => \register_12|data_out\(10),
	datad => \read_reg_2~combout\(1),
	combout => \read_mux_2|Mux21~17_combout\);

-- Location: LCCOMB_X19_Y4_N12
\read_mux_2|Mux20~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux20~2_combout\ = (\read_reg_2~combout\(2) & ((\read_reg_2~combout\(3)) # ((\register_22|data_out\(11))))) # (!\read_reg_2~combout\(2) & (!\read_reg_2~combout\(3) & (\register_18|data_out\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \read_reg_2~combout\(3),
	datac => \register_18|data_out\(11),
	datad => \register_22|data_out\(11),
	combout => \read_mux_2|Mux20~2_combout\);

-- Location: LCCOMB_X19_Y4_N30
\read_mux_2|Mux20~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux20~3_combout\ = (\read_reg_2~combout\(3) & ((\read_mux_2|Mux20~2_combout\ & ((\register_30|data_out\(11)))) # (!\read_mux_2|Mux20~2_combout\ & (\register_26|data_out\(11))))) # (!\read_reg_2~combout\(3) & (((\read_mux_2|Mux20~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_26|data_out\(11),
	datab => \read_reg_2~combout\(3),
	datac => \register_30|data_out\(11),
	datad => \read_mux_2|Mux20~2_combout\,
	combout => \read_mux_2|Mux20~3_combout\);

-- Location: LCCOMB_X21_Y7_N10
\read_mux_2|Mux20~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux20~4_combout\ = (\read_reg_2~combout\(3) & (\read_reg_2~combout\(2))) # (!\read_reg_2~combout\(3) & ((\read_reg_2~combout\(2) & ((\register_20|data_out\(11)))) # (!\read_reg_2~combout\(2) & (\register_16|data_out\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(3),
	datab => \read_reg_2~combout\(2),
	datac => \register_16|data_out\(11),
	datad => \register_20|data_out\(11),
	combout => \read_mux_2|Mux20~4_combout\);

-- Location: LCCOMB_X17_Y11_N28
\read_mux_2|Mux20~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux20~5_combout\ = (\read_reg_2~combout\(3) & ((\read_mux_2|Mux20~4_combout\ & ((\register_28|data_out\(11)))) # (!\read_mux_2|Mux20~4_combout\ & (\register_24|data_out\(11))))) # (!\read_reg_2~combout\(3) & (((\read_mux_2|Mux20~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(3),
	datab => \register_24|data_out\(11),
	datac => \register_28|data_out\(11),
	datad => \read_mux_2|Mux20~4_combout\,
	combout => \read_mux_2|Mux20~5_combout\);

-- Location: LCCOMB_X17_Y11_N12
\read_mux_2|Mux20~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux20~6_combout\ = (\read_reg_2~combout\(1) & ((\read_reg_2~combout\(0)) # ((\read_mux_2|Mux20~3_combout\)))) # (!\read_reg_2~combout\(1) & (!\read_reg_2~combout\(0) & ((\read_mux_2|Mux20~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \read_reg_2~combout\(0),
	datac => \read_mux_2|Mux20~3_combout\,
	datad => \read_mux_2|Mux20~5_combout\,
	combout => \read_mux_2|Mux20~6_combout\);

-- Location: LCCOMB_X21_Y9_N10
\read_mux_2|Mux20~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux20~14_combout\ = (\read_reg_2~combout\(0) & (((\read_reg_2~combout\(1))))) # (!\read_reg_2~combout\(0) & ((\read_reg_2~combout\(1) & (\register_2|data_out\(11))) # (!\read_reg_2~combout\(1) & ((\register_0|data_out\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(0),
	datab => \register_2|data_out\(11),
	datac => \register_0|data_out\(11),
	datad => \read_reg_2~combout\(1),
	combout => \read_mux_2|Mux20~14_combout\);

-- Location: LCCOMB_X18_Y11_N10
\read_mux_2|Mux20~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux20~17_combout\ = (\read_reg_2~combout\(1) & (((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & ((\read_reg_2~combout\(0) & (\register_13|data_out\(11))) # (!\read_reg_2~combout\(0) & ((\register_12|data_out\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_13|data_out\(11),
	datab => \read_reg_2~combout\(1),
	datac => \register_12|data_out\(11),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux20~17_combout\);

-- Location: LCCOMB_X14_Y13_N30
\read_mux_2|Mux20~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux20~18_combout\ = (\read_reg_2~combout\(1) & ((\read_mux_2|Mux20~17_combout\ & ((\register_15|data_out\(11)))) # (!\read_mux_2|Mux20~17_combout\ & (\register_14|data_out\(11))))) # (!\read_reg_2~combout\(1) & 
-- (((\read_mux_2|Mux20~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \register_14|data_out\(11),
	datac => \register_15|data_out\(11),
	datad => \read_mux_2|Mux20~17_combout\,
	combout => \read_mux_2|Mux20~18_combout\);

-- Location: LCCOMB_X15_Y4_N18
\read_mux_2|Mux19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux19~0_combout\ = (\read_reg_2~combout\(2) & (((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & ((\read_reg_2~combout\(3) & (\register_26|data_out\(12))) # (!\read_reg_2~combout\(3) & ((\register_18|data_out\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_26|data_out\(12),
	datab => \read_reg_2~combout\(2),
	datac => \register_18|data_out\(12),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux19~0_combout\);

-- Location: LCCOMB_X12_Y8_N28
\read_mux_2|Mux19~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux19~2_combout\ = (\read_reg_2~combout\(2) & ((\register_21|data_out\(12)) # ((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & (((\register_17|data_out\(12) & !\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_21|data_out\(12),
	datab => \read_reg_2~combout\(2),
	datac => \register_17|data_out\(12),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux19~2_combout\);

-- Location: LCCOMB_X21_Y12_N24
\read_mux_2|Mux19~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux19~7_combout\ = (\read_reg_2~combout\(3) & (\read_reg_2~combout\(2))) # (!\read_reg_2~combout\(3) & ((\read_reg_2~combout\(2) & ((\register_23|data_out\(12)))) # (!\read_reg_2~combout\(2) & (\register_19|data_out\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(3),
	datab => \read_reg_2~combout\(2),
	datac => \register_19|data_out\(12),
	datad => \register_23|data_out\(12),
	combout => \read_mux_2|Mux19~7_combout\);

-- Location: LCCOMB_X20_Y11_N24
\read_mux_2|Mux19~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux19~8_combout\ = (\read_reg_2~combout\(3) & ((\read_mux_2|Mux19~7_combout\ & ((\register_31|data_out\(12)))) # (!\read_mux_2|Mux19~7_combout\ & (\register_27|data_out\(12))))) # (!\read_reg_2~combout\(3) & (((\read_mux_2|Mux19~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_27|data_out\(12),
	datab => \read_reg_2~combout\(3),
	datac => \register_31|data_out\(12),
	datad => \read_mux_2|Mux19~7_combout\,
	combout => \read_mux_2|Mux19~8_combout\);

-- Location: LCCOMB_X24_Y5_N12
\read_mux_2|Mux19~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux19~10_combout\ = (\read_reg_2~combout\(1) & (\read_reg_2~combout\(0))) # (!\read_reg_2~combout\(1) & ((\read_reg_2~combout\(0) & ((\register_9|data_out\(12)))) # (!\read_reg_2~combout\(0) & (\register_8|data_out\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \read_reg_2~combout\(0),
	datac => \register_8|data_out\(12),
	datad => \register_9|data_out\(12),
	combout => \read_mux_2|Mux19~10_combout\);

-- Location: LCCOMB_X24_Y7_N22
\read_mux_2|Mux19~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux19~11_combout\ = (\read_reg_2~combout\(1) & ((\read_mux_2|Mux19~10_combout\ & ((\register_11|data_out\(12)))) # (!\read_mux_2|Mux19~10_combout\ & (\register_10|data_out\(12))))) # (!\read_reg_2~combout\(1) & 
-- (((\read_mux_2|Mux19~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_10|data_out\(12),
	datab => \read_reg_2~combout\(1),
	datac => \register_11|data_out\(12),
	datad => \read_mux_2|Mux19~10_combout\,
	combout => \read_mux_2|Mux19~11_combout\);

-- Location: LCCOMB_X14_Y8_N4
\read_mux_2|Mux19~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux19~12_combout\ = (\read_reg_2~combout\(1) & ((\register_6|data_out\(12)) # ((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & (((\register_4|data_out\(12) & !\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \register_6|data_out\(12),
	datac => \register_4|data_out\(12),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux19~12_combout\);

-- Location: LCCOMB_X18_Y8_N20
\read_mux_2|Mux19~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux19~13_combout\ = (\read_mux_2|Mux19~12_combout\ & (((\register_7|data_out\(12)) # (!\read_reg_2~combout\(0))))) # (!\read_mux_2|Mux19~12_combout\ & (\register_5|data_out\(12) & ((\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux19~12_combout\,
	datab => \register_5|data_out\(12),
	datac => \register_7|data_out\(12),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux19~13_combout\);

-- Location: LCCOMB_X14_Y9_N26
\read_mux_2|Mux19~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux19~17_combout\ = (\read_reg_2~combout\(0) & (\read_reg_2~combout\(1))) # (!\read_reg_2~combout\(0) & ((\read_reg_2~combout\(1) & ((\register_14|data_out\(12)))) # (!\read_reg_2~combout\(1) & (\register_12|data_out\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(0),
	datab => \read_reg_2~combout\(1),
	datac => \register_12|data_out\(12),
	datad => \register_14|data_out\(12),
	combout => \read_mux_2|Mux19~17_combout\);

-- Location: LCCOMB_X12_Y8_N0
\read_mux_2|Mux18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux18~0_combout\ = (\read_reg_2~combout\(2) & (((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & ((\read_reg_2~combout\(3) & (\register_25|data_out\(13))) # (!\read_reg_2~combout\(3) & ((\register_17|data_out\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \register_25|data_out\(13),
	datac => \register_17|data_out\(13),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux18~0_combout\);

-- Location: LCCOMB_X15_Y4_N20
\read_mux_2|Mux18~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux18~2_combout\ = (\read_reg_2~combout\(3) & (\read_reg_2~combout\(2))) # (!\read_reg_2~combout\(3) & ((\read_reg_2~combout\(2) & ((\register_22|data_out\(13)))) # (!\read_reg_2~combout\(2) & (\register_18|data_out\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(3),
	datab => \read_reg_2~combout\(2),
	datac => \register_18|data_out\(13),
	datad => \register_22|data_out\(13),
	combout => \read_mux_2|Mux18~2_combout\);

-- Location: LCCOMB_X15_Y6_N4
\read_mux_2|Mux18~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux18~3_combout\ = (\read_reg_2~combout\(3) & ((\read_mux_2|Mux18~2_combout\ & (\register_30|data_out\(13))) # (!\read_mux_2|Mux18~2_combout\ & ((\register_26|data_out\(13)))))) # (!\read_reg_2~combout\(3) & (\read_mux_2|Mux18~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(3),
	datab => \read_mux_2|Mux18~2_combout\,
	datac => \register_30|data_out\(13),
	datad => \register_26|data_out\(13),
	combout => \read_mux_2|Mux18~3_combout\);

-- Location: LCCOMB_X21_Y7_N26
\read_mux_2|Mux18~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux18~4_combout\ = (\read_reg_2~combout\(2) & ((\register_20|data_out\(13)) # ((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & (((\register_16|data_out\(13) & !\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_20|data_out\(13),
	datab => \read_reg_2~combout\(2),
	datac => \register_16|data_out\(13),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux18~4_combout\);

-- Location: LCCOMB_X17_Y7_N18
\read_mux_2|Mux18~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux18~5_combout\ = (\read_mux_2|Mux18~4_combout\ & (((\register_28|data_out\(13)) # (!\read_reg_2~combout\(3))))) # (!\read_mux_2|Mux18~4_combout\ & (\register_24|data_out\(13) & ((\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux18~4_combout\,
	datab => \register_24|data_out\(13),
	datac => \register_28|data_out\(13),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux18~5_combout\);

-- Location: LCCOMB_X17_Y10_N10
\read_mux_2|Mux18~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux18~6_combout\ = (\read_reg_2~combout\(1) & ((\read_mux_2|Mux18~3_combout\) # ((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & (((\read_mux_2|Mux18~5_combout\ & !\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux18~3_combout\,
	datab => \read_reg_2~combout\(1),
	datac => \read_mux_2|Mux18~5_combout\,
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux18~6_combout\);

-- Location: LCCOMB_X14_Y8_N24
\read_mux_2|Mux18~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux18~10_combout\ = (\read_reg_2~combout\(1) & (((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & ((\read_reg_2~combout\(0) & (\register_5|data_out\(13))) # (!\read_reg_2~combout\(0) & ((\register_4|data_out\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \register_5|data_out\(13),
	datac => \register_4|data_out\(13),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux18~10_combout\);

-- Location: LCCOMB_X15_Y12_N6
\read_mux_2|Mux18~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux18~11_combout\ = (\read_mux_2|Mux18~10_combout\ & (((\register_7|data_out\(13)) # (!\read_reg_2~combout\(1))))) # (!\read_mux_2|Mux18~10_combout\ & (\register_6|data_out\(13) & ((\read_reg_2~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_6|data_out\(13),
	datab => \read_mux_2|Mux18~10_combout\,
	datac => \register_7|data_out\(13),
	datad => \read_reg_2~combout\(1),
	combout => \read_mux_2|Mux18~11_combout\);

-- Location: LCCOMB_X10_Y7_N30
\read_mux_2|Mux18~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux18~12_combout\ = (\read_reg_2~combout\(1) & ((\register_10|data_out\(13)) # ((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & (((\register_8|data_out\(13) & !\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_10|data_out\(13),
	datab => \read_reg_2~combout\(1),
	datac => \register_8|data_out\(13),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux18~12_combout\);

-- Location: LCCOMB_X13_Y7_N4
\read_mux_2|Mux18~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux18~13_combout\ = (\read_mux_2|Mux18~12_combout\ & (((\register_11|data_out\(13)) # (!\read_reg_2~combout\(0))))) # (!\read_mux_2|Mux18~12_combout\ & (\register_9|data_out\(13) & ((\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux18~12_combout\,
	datab => \register_9|data_out\(13),
	datac => \register_11|data_out\(13),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux18~13_combout\);

-- Location: LCCOMB_X21_Y9_N30
\read_mux_2|Mux18~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux18~14_combout\ = (\read_reg_2~combout\(0) & (\read_reg_2~combout\(1))) # (!\read_reg_2~combout\(0) & ((\read_reg_2~combout\(1) & ((\register_2|data_out\(13)))) # (!\read_reg_2~combout\(1) & (\register_0|data_out\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(0),
	datab => \read_reg_2~combout\(1),
	datac => \register_0|data_out\(13),
	datad => \register_2|data_out\(13),
	combout => \read_mux_2|Mux18~14_combout\);

-- Location: LCCOMB_X15_Y4_N16
\read_mux_2|Mux17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux17~0_combout\ = (\read_reg_2~combout\(3) & ((\register_26|data_out\(14)) # ((\read_reg_2~combout\(2))))) # (!\read_reg_2~combout\(3) & (((\register_18|data_out\(14) & !\read_reg_2~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(3),
	datab => \register_26|data_out\(14),
	datac => \register_18|data_out\(14),
	datad => \read_reg_2~combout\(2),
	combout => \read_mux_2|Mux17~0_combout\);

-- Location: LCCOMB_X17_Y4_N8
\read_mux_2|Mux17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux17~1_combout\ = (\read_mux_2|Mux17~0_combout\ & (((\register_30|data_out\(14))) # (!\read_reg_2~combout\(2)))) # (!\read_mux_2|Mux17~0_combout\ & (\read_reg_2~combout\(2) & ((\register_22|data_out\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux17~0_combout\,
	datab => \read_reg_2~combout\(2),
	datac => \register_30|data_out\(14),
	datad => \register_22|data_out\(14),
	combout => \read_mux_2|Mux17~1_combout\);

-- Location: LCCOMB_X12_Y2_N12
\read_mux_2|Mux17~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux17~2_combout\ = (\read_reg_2~combout\(2) & ((\register_21|data_out\(14)) # ((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & (((\register_17|data_out\(14) & !\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \register_21|data_out\(14),
	datac => \register_17|data_out\(14),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux17~2_combout\);

-- Location: LCCOMB_X10_Y9_N10
\read_mux_2|Mux17~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux17~3_combout\ = (\read_mux_2|Mux17~2_combout\ & (((\register_29|data_out\(14)) # (!\read_reg_2~combout\(3))))) # (!\read_mux_2|Mux17~2_combout\ & (\register_25|data_out\(14) & ((\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_25|data_out\(14),
	datab => \read_mux_2|Mux17~2_combout\,
	datac => \register_29|data_out\(14),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux17~3_combout\);

-- Location: LCCOMB_X21_Y7_N22
\read_mux_2|Mux17~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux17~4_combout\ = (\read_reg_2~combout\(2) & (((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & ((\read_reg_2~combout\(3) & (\register_24|data_out\(14))) # (!\read_reg_2~combout\(3) & ((\register_16|data_out\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_24|data_out\(14),
	datab => \read_reg_2~combout\(2),
	datac => \register_16|data_out\(14),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux17~4_combout\);

-- Location: LCCOMB_X12_Y11_N12
\read_mux_2|Mux17~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux17~12_combout\ = (\read_reg_2~combout\(1) & ((\register_6|data_out\(14)) # ((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & (((\register_4|data_out\(14) & !\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_6|data_out\(14),
	datab => \read_reg_2~combout\(1),
	datac => \register_4|data_out\(14),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux17~12_combout\);

-- Location: LCCOMB_X22_Y6_N18
\read_mux_2|Mux17~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux17~14_combout\ = (\read_reg_2~combout\(1) & (((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & ((\read_reg_2~combout\(0) & (\register_1|data_out\(14))) # (!\read_reg_2~combout\(0) & ((\register_0|data_out\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_1|data_out\(14),
	datab => \read_reg_2~combout\(1),
	datac => \register_0|data_out\(14),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux17~14_combout\);

-- Location: LCCOMB_X21_Y6_N18
\read_mux_2|Mux17~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux17~15_combout\ = (\read_reg_2~combout\(1) & ((\read_mux_2|Mux17~14_combout\ & (\register_3|data_out\(14))) # (!\read_mux_2|Mux17~14_combout\ & ((\register_2|data_out\(14)))))) # (!\read_reg_2~combout\(1) & (\read_mux_2|Mux17~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \read_mux_2|Mux17~14_combout\,
	datac => \register_3|data_out\(14),
	datad => \register_2|data_out\(14),
	combout => \read_mux_2|Mux17~15_combout\);

-- Location: LCCOMB_X12_Y8_N20
\read_mux_2|Mux16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux16~0_combout\ = (\read_reg_2~combout\(2) & (((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & ((\read_reg_2~combout\(3) & (\register_25|data_out\(15))) # (!\read_reg_2~combout\(3) & ((\register_17|data_out\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \register_25|data_out\(15),
	datac => \register_17|data_out\(15),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux16~0_combout\);

-- Location: LCCOMB_X13_Y8_N8
\read_mux_2|Mux16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux16~1_combout\ = (\read_mux_2|Mux16~0_combout\ & (((\register_29|data_out\(15)) # (!\read_reg_2~combout\(2))))) # (!\read_mux_2|Mux16~0_combout\ & (\register_21|data_out\(15) & ((\read_reg_2~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux16~0_combout\,
	datab => \register_21|data_out\(15),
	datac => \register_29|data_out\(15),
	datad => \read_reg_2~combout\(2),
	combout => \read_mux_2|Mux16~1_combout\);

-- Location: LCCOMB_X12_Y6_N8
\read_mux_2|Mux16~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux16~2_combout\ = (\read_reg_2~combout\(2) & ((\register_22|data_out\(15)) # ((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & (((\register_18|data_out\(15) & !\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_22|data_out\(15),
	datab => \read_reg_2~combout\(2),
	datac => \register_18|data_out\(15),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux16~2_combout\);

-- Location: LCCOMB_X15_Y6_N16
\read_mux_2|Mux16~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux16~3_combout\ = (\read_reg_2~combout\(3) & ((\read_mux_2|Mux16~2_combout\ & ((\register_30|data_out\(15)))) # (!\read_mux_2|Mux16~2_combout\ & (\register_26|data_out\(15))))) # (!\read_reg_2~combout\(3) & (((\read_mux_2|Mux16~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(3),
	datab => \register_26|data_out\(15),
	datac => \register_30|data_out\(15),
	datad => \read_mux_2|Mux16~2_combout\,
	combout => \read_mux_2|Mux16~3_combout\);

-- Location: LCCOMB_X19_Y10_N8
\read_mux_2|Mux16~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux16~7_combout\ = (\read_reg_2~combout\(2) & (\read_reg_2~combout\(3))) # (!\read_reg_2~combout\(2) & ((\read_reg_2~combout\(3) & ((\register_27|data_out\(15)))) # (!\read_reg_2~combout\(3) & (\register_19|data_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \read_reg_2~combout\(3),
	datac => \register_19|data_out\(15),
	datad => \register_27|data_out\(15),
	combout => \read_mux_2|Mux16~7_combout\);

-- Location: LCCOMB_X20_Y5_N26
\read_mux_2|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux15~0_combout\ = (\read_reg_2~combout\(2) & (((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & ((\read_reg_2~combout\(3) & (\register_26|data_out\(16))) # (!\read_reg_2~combout\(3) & ((\register_18|data_out\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_26|data_out\(16),
	datab => \read_reg_2~combout\(2),
	datac => \register_18|data_out\(16),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux15~0_combout\);

-- Location: LCCOMB_X18_Y5_N24
\read_mux_2|Mux15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux15~1_combout\ = (\read_reg_2~combout\(2) & ((\read_mux_2|Mux15~0_combout\ & (\register_30|data_out\(16))) # (!\read_mux_2|Mux15~0_combout\ & ((\register_22|data_out\(16)))))) # (!\read_reg_2~combout\(2) & (\read_mux_2|Mux15~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \read_mux_2|Mux15~0_combout\,
	datac => \register_30|data_out\(16),
	datad => \register_22|data_out\(16),
	combout => \read_mux_2|Mux15~1_combout\);

-- Location: LCCOMB_X17_Y2_N10
\read_mux_2|Mux15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux15~2_combout\ = (\read_reg_2~combout\(3) & (((\read_reg_2~combout\(2))))) # (!\read_reg_2~combout\(3) & ((\read_reg_2~combout\(2) & (\register_21|data_out\(16))) # (!\read_reg_2~combout\(2) & ((\register_17|data_out\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_21|data_out\(16),
	datab => \read_reg_2~combout\(3),
	datac => \register_17|data_out\(16),
	datad => \read_reg_2~combout\(2),
	combout => \read_mux_2|Mux15~2_combout\);

-- Location: LCCOMB_X21_Y7_N30
\read_mux_2|Mux15~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux15~4_combout\ = (\read_reg_2~combout\(2) & (((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & ((\read_reg_2~combout\(3) & (\register_24|data_out\(16))) # (!\read_reg_2~combout\(3) & ((\register_16|data_out\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_24|data_out\(16),
	datab => \read_reg_2~combout\(2),
	datac => \register_16|data_out\(16),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux15~4_combout\);

-- Location: LCCOMB_X14_Y9_N30
\read_mux_2|Mux15~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux15~17_combout\ = (\read_reg_2~combout\(1) & ((\register_14|data_out\(16)) # ((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & (((\register_12|data_out\(16) & !\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_14|data_out\(16),
	datab => \read_reg_2~combout\(1),
	datac => \register_12|data_out\(16),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux15~17_combout\);

-- Location: LCCOMB_X13_Y4_N30
\read_mux_2|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux14~0_combout\ = (\read_reg_2~combout\(2) & (((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & ((\read_reg_2~combout\(3) & (\register_25|data_out\(17))) # (!\read_reg_2~combout\(3) & ((\register_17|data_out\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \register_25|data_out\(17),
	datac => \register_17|data_out\(17),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux14~0_combout\);

-- Location: LCCOMB_X12_Y7_N30
\read_mux_2|Mux14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux14~1_combout\ = (\read_reg_2~combout\(2) & ((\read_mux_2|Mux14~0_combout\ & ((\register_29|data_out\(17)))) # (!\read_mux_2|Mux14~0_combout\ & (\register_21|data_out\(17))))) # (!\read_reg_2~combout\(2) & (((\read_mux_2|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \register_21|data_out\(17),
	datac => \register_29|data_out\(17),
	datad => \read_mux_2|Mux14~0_combout\,
	combout => \read_mux_2|Mux14~1_combout\);

-- Location: LCCOMB_X15_Y10_N22
\read_mux_2|Mux14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux14~2_combout\ = (\read_reg_2~combout\(2) & ((\read_reg_2~combout\(3)) # ((\register_22|data_out\(17))))) # (!\read_reg_2~combout\(2) & (!\read_reg_2~combout\(3) & (\register_18|data_out\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \read_reg_2~combout\(3),
	datac => \register_18|data_out\(17),
	datad => \register_22|data_out\(17),
	combout => \read_mux_2|Mux14~2_combout\);

-- Location: LCCOMB_X21_Y8_N6
\read_mux_2|Mux14~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux14~4_combout\ = (\read_reg_2~combout\(3) & (\read_reg_2~combout\(2))) # (!\read_reg_2~combout\(3) & ((\read_reg_2~combout\(2) & ((\register_20|data_out\(17)))) # (!\read_reg_2~combout\(2) & (\register_16|data_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(3),
	datab => \read_reg_2~combout\(2),
	datac => \register_16|data_out\(17),
	datad => \register_20|data_out\(17),
	combout => \read_mux_2|Mux14~4_combout\);

-- Location: LCCOMB_X17_Y11_N18
\read_mux_2|Mux14~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux14~5_combout\ = (\read_reg_2~combout\(3) & ((\read_mux_2|Mux14~4_combout\ & ((\register_28|data_out\(17)))) # (!\read_mux_2|Mux14~4_combout\ & (\register_24|data_out\(17))))) # (!\read_reg_2~combout\(3) & (((\read_mux_2|Mux14~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(3),
	datab => \register_24|data_out\(17),
	datac => \register_28|data_out\(17),
	datad => \read_mux_2|Mux14~4_combout\,
	combout => \read_mux_2|Mux14~5_combout\);

-- Location: LCCOMB_X10_Y7_N6
\read_mux_2|Mux14~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux14~12_combout\ = (\read_reg_2~combout\(1) & ((\register_10|data_out\(17)) # ((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & (((\register_8|data_out\(17) & !\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \register_10|data_out\(17),
	datac => \register_8|data_out\(17),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux14~12_combout\);

-- Location: LCCOMB_X9_Y7_N26
\read_mux_2|Mux14~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux14~13_combout\ = (\read_mux_2|Mux14~12_combout\ & (((\register_11|data_out\(17)) # (!\read_reg_2~combout\(0))))) # (!\read_mux_2|Mux14~12_combout\ & (\register_9|data_out\(17) & ((\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux14~12_combout\,
	datab => \register_9|data_out\(17),
	datac => \register_11|data_out\(17),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux14~13_combout\);

-- Location: LCCOMB_X22_Y6_N10
\read_mux_2|Mux14~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux14~14_combout\ = (\read_reg_2~combout\(1) & ((\register_2|data_out\(17)) # ((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & (((\register_0|data_out\(17) & !\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_2|data_out\(17),
	datab => \read_reg_2~combout\(1),
	datac => \register_0|data_out\(17),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux14~14_combout\);

-- Location: LCCOMB_X22_Y9_N2
\read_mux_2|Mux14~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux14~15_combout\ = (\read_mux_2|Mux14~14_combout\ & (((\register_3|data_out\(17)) # (!\read_reg_2~combout\(0))))) # (!\read_mux_2|Mux14~14_combout\ & (\register_1|data_out\(17) & ((\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_1|data_out\(17),
	datab => \read_mux_2|Mux14~14_combout\,
	datac => \register_3|data_out\(17),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux14~15_combout\);

-- Location: LCCOMB_X13_Y10_N16
\read_mux_2|Mux14~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux14~16_combout\ = (\read_reg_2~combout\(3) & ((\read_mux_2|Mux14~13_combout\) # ((\read_reg_2~combout\(2))))) # (!\read_reg_2~combout\(3) & (((!\read_reg_2~combout\(2) & \read_mux_2|Mux14~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(3),
	datab => \read_mux_2|Mux14~13_combout\,
	datac => \read_reg_2~combout\(2),
	datad => \read_mux_2|Mux14~15_combout\,
	combout => \read_mux_2|Mux14~16_combout\);

-- Location: LCCOMB_X18_Y4_N6
\read_mux_2|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux13~0_combout\ = (\read_reg_2~combout\(3) & ((\read_reg_2~combout\(2)) # ((\register_26|data_out\(18))))) # (!\read_reg_2~combout\(3) & (!\read_reg_2~combout\(2) & (\register_18|data_out\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(3),
	datab => \read_reg_2~combout\(2),
	datac => \register_18|data_out\(18),
	datad => \register_26|data_out\(18),
	combout => \read_mux_2|Mux13~0_combout\);

-- Location: LCCOMB_X17_Y2_N22
\read_mux_2|Mux13~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux13~2_combout\ = (\read_reg_2~combout\(2) & ((\register_21|data_out\(18)) # ((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & (((\register_17|data_out\(18) & !\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \register_21|data_out\(18),
	datac => \register_17|data_out\(18),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux13~2_combout\);

-- Location: LCCOMB_X15_Y2_N18
\read_mux_2|Mux13~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux13~3_combout\ = (\read_reg_2~combout\(3) & ((\read_mux_2|Mux13~2_combout\ & ((\register_29|data_out\(18)))) # (!\read_mux_2|Mux13~2_combout\ & (\register_25|data_out\(18))))) # (!\read_reg_2~combout\(3) & (((\read_mux_2|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_25|data_out\(18),
	datab => \read_reg_2~combout\(3),
	datac => \register_29|data_out\(18),
	datad => \read_mux_2|Mux13~2_combout\,
	combout => \read_mux_2|Mux13~3_combout\);

-- Location: LCCOMB_X21_Y7_N2
\read_mux_2|Mux13~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux13~4_combout\ = (\read_reg_2~combout\(2) & (((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & ((\read_reg_2~combout\(3) & (\register_24|data_out\(18))) # (!\read_reg_2~combout\(3) & ((\register_16|data_out\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_24|data_out\(18),
	datab => \read_reg_2~combout\(2),
	datac => \register_16|data_out\(18),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux13~4_combout\);

-- Location: LCCOMB_X19_Y10_N14
\read_mux_2|Mux13~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux13~7_combout\ = (\read_reg_2~combout\(2) & ((\read_reg_2~combout\(3)) # ((\register_23|data_out\(18))))) # (!\read_reg_2~combout\(2) & (!\read_reg_2~combout\(3) & (\register_19|data_out\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \read_reg_2~combout\(3),
	datac => \register_19|data_out\(18),
	datad => \register_23|data_out\(18),
	combout => \read_mux_2|Mux13~7_combout\);

-- Location: LCCOMB_X21_Y4_N28
\read_mux_2|Mux13~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux13~10_combout\ = (\read_reg_2~combout\(0) & ((\read_reg_2~combout\(1)) # ((\register_9|data_out\(18))))) # (!\read_reg_2~combout\(0) & (!\read_reg_2~combout\(1) & (\register_8|data_out\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(0),
	datab => \read_reg_2~combout\(1),
	datac => \register_8|data_out\(18),
	datad => \register_9|data_out\(18),
	combout => \read_mux_2|Mux13~10_combout\);

-- Location: LCCOMB_X22_Y5_N18
\read_mux_2|Mux13~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux13~11_combout\ = (\read_reg_2~combout\(1) & ((\read_mux_2|Mux13~10_combout\ & ((\register_11|data_out\(18)))) # (!\read_mux_2|Mux13~10_combout\ & (\register_10|data_out\(18))))) # (!\read_reg_2~combout\(1) & 
-- (((\read_mux_2|Mux13~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \register_10|data_out\(18),
	datac => \register_11|data_out\(18),
	datad => \read_mux_2|Mux13~10_combout\,
	combout => \read_mux_2|Mux13~11_combout\);

-- Location: LCCOMB_X8_Y11_N26
\read_mux_2|Mux13~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux13~12_combout\ = (\read_reg_2~combout\(1) & ((\register_6|data_out\(18)) # ((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & (((\register_4|data_out\(18) & !\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_6|data_out\(18),
	datab => \read_reg_2~combout\(1),
	datac => \register_4|data_out\(18),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux13~12_combout\);

-- Location: LCCOMB_X10_Y11_N28
\read_mux_2|Mux13~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux13~13_combout\ = (\read_reg_2~combout\(0) & ((\read_mux_2|Mux13~12_combout\ & (\register_7|data_out\(18))) # (!\read_mux_2|Mux13~12_combout\ & ((\register_5|data_out\(18)))))) # (!\read_reg_2~combout\(0) & (\read_mux_2|Mux13~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(0),
	datab => \read_mux_2|Mux13~12_combout\,
	datac => \register_7|data_out\(18),
	datad => \register_5|data_out\(18),
	combout => \read_mux_2|Mux13~13_combout\);

-- Location: LCCOMB_X15_Y3_N18
\read_mux_2|Mux13~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux13~17_combout\ = (\read_reg_2~combout\(0) & (((\read_reg_2~combout\(1))))) # (!\read_reg_2~combout\(0) & ((\read_reg_2~combout\(1) & (\register_14|data_out\(18))) # (!\read_reg_2~combout\(1) & ((\register_12|data_out\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_14|data_out\(18),
	datab => \read_reg_2~combout\(0),
	datac => \register_12|data_out\(18),
	datad => \read_reg_2~combout\(1),
	combout => \read_mux_2|Mux13~17_combout\);

-- Location: LCCOMB_X12_Y5_N28
\read_mux_2|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux12~0_combout\ = (\read_reg_2~combout\(2) & (((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & ((\read_reg_2~combout\(3) & (\register_25|data_out\(19))) # (!\read_reg_2~combout\(3) & ((\register_17|data_out\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \register_25|data_out\(19),
	datac => \register_17|data_out\(19),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux12~0_combout\);

-- Location: LCCOMB_X10_Y2_N12
\read_mux_2|Mux12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux12~1_combout\ = (\read_reg_2~combout\(2) & ((\read_mux_2|Mux12~0_combout\ & (\register_29|data_out\(19))) # (!\read_mux_2|Mux12~0_combout\ & ((\register_21|data_out\(19)))))) # (!\read_reg_2~combout\(2) & (\read_mux_2|Mux12~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \read_mux_2|Mux12~0_combout\,
	datac => \register_29|data_out\(19),
	datad => \register_21|data_out\(19),
	combout => \read_mux_2|Mux12~1_combout\);

-- Location: LCCOMB_X17_Y8_N20
\read_mux_2|Mux12~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux12~4_combout\ = (\read_reg_2~combout\(2) & ((\register_20|data_out\(19)) # ((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & (((\register_16|data_out\(19) & !\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \register_20|data_out\(19),
	datac => \register_16|data_out\(19),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux12~4_combout\);

-- Location: LCCOMB_X10_Y8_N26
\read_mux_2|Mux12~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux12~5_combout\ = (\read_mux_2|Mux12~4_combout\ & (((\register_28|data_out\(19)) # (!\read_reg_2~combout\(3))))) # (!\read_mux_2|Mux12~4_combout\ & (\register_24|data_out\(19) & ((\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_24|data_out\(19),
	datab => \read_mux_2|Mux12~4_combout\,
	datac => \register_28|data_out\(19),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux12~5_combout\);

-- Location: LCCOMB_X14_Y12_N26
\read_mux_2|Mux12~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux12~10_combout\ = (\read_reg_2~combout\(1) & (((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & ((\read_reg_2~combout\(0) & (\register_5|data_out\(19))) # (!\read_reg_2~combout\(0) & ((\register_4|data_out\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_5|data_out\(19),
	datab => \read_reg_2~combout\(1),
	datac => \register_4|data_out\(19),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux12~10_combout\);

-- Location: LCCOMB_X15_Y12_N2
\read_mux_2|Mux12~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux12~11_combout\ = (\read_mux_2|Mux12~10_combout\ & (((\register_7|data_out\(19)) # (!\read_reg_2~combout\(1))))) # (!\read_mux_2|Mux12~10_combout\ & (\register_6|data_out\(19) & ((\read_reg_2~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_6|data_out\(19),
	datab => \read_mux_2|Mux12~10_combout\,
	datac => \register_7|data_out\(19),
	datad => \read_reg_2~combout\(1),
	combout => \read_mux_2|Mux12~11_combout\);

-- Location: LCCOMB_X10_Y7_N26
\read_mux_2|Mux12~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux12~12_combout\ = (\read_reg_2~combout\(1) & ((\register_10|data_out\(19)) # ((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & (((\register_8|data_out\(19) & !\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_10|data_out\(19),
	datab => \read_reg_2~combout\(1),
	datac => \register_8|data_out\(19),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux12~12_combout\);

-- Location: LCCOMB_X19_Y5_N18
\read_mux_2|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux11~0_combout\ = (\read_reg_2~combout\(2) & (\read_reg_2~combout\(3))) # (!\read_reg_2~combout\(2) & ((\read_reg_2~combout\(3) & ((\register_26|data_out\(20)))) # (!\read_reg_2~combout\(3) & (\register_18|data_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \read_reg_2~combout\(3),
	datac => \register_18|data_out\(20),
	datad => \register_26|data_out\(20),
	combout => \read_mux_2|Mux11~0_combout\);

-- Location: LCCOMB_X18_Y5_N22
\read_mux_2|Mux11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux11~1_combout\ = (\read_reg_2~combout\(2) & ((\read_mux_2|Mux11~0_combout\ & (\register_30|data_out\(20))) # (!\read_mux_2|Mux11~0_combout\ & ((\register_22|data_out\(20)))))) # (!\read_reg_2~combout\(2) & (\read_mux_2|Mux11~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \read_mux_2|Mux11~0_combout\,
	datac => \register_30|data_out\(20),
	datad => \register_22|data_out\(20),
	combout => \read_mux_2|Mux11~1_combout\);

-- Location: LCCOMB_X21_Y5_N10
\read_mux_2|Mux11~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux11~10_combout\ = (\read_reg_2~combout\(1) & (((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & ((\read_reg_2~combout\(0) & (\register_9|data_out\(20))) # (!\read_reg_2~combout\(0) & ((\register_8|data_out\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_9|data_out\(20),
	datab => \read_reg_2~combout\(1),
	datac => \register_8|data_out\(20),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux11~10_combout\);

-- Location: LCCOMB_X22_Y5_N22
\read_mux_2|Mux11~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux11~11_combout\ = (\read_reg_2~combout\(1) & ((\read_mux_2|Mux11~10_combout\ & ((\register_11|data_out\(20)))) # (!\read_mux_2|Mux11~10_combout\ & (\register_10|data_out\(20))))) # (!\read_reg_2~combout\(1) & 
-- (((\read_mux_2|Mux11~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \register_10|data_out\(20),
	datac => \register_11|data_out\(20),
	datad => \read_mux_2|Mux11~10_combout\,
	combout => \read_mux_2|Mux11~11_combout\);

-- Location: LCCOMB_X8_Y11_N30
\read_mux_2|Mux11~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux11~12_combout\ = (\read_reg_2~combout\(1) & ((\register_6|data_out\(20)) # ((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & (((\register_4|data_out\(20) & !\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \register_6|data_out\(20),
	datac => \register_4|data_out\(20),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux11~12_combout\);

-- Location: LCCOMB_X19_Y9_N22
\read_mux_2|Mux11~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux11~14_combout\ = (\read_reg_2~combout\(0) & ((\register_1|data_out\(20)) # ((\read_reg_2~combout\(1))))) # (!\read_reg_2~combout\(0) & (((\register_0|data_out\(20) & !\read_reg_2~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(0),
	datab => \register_1|data_out\(20),
	datac => \register_0|data_out\(20),
	datad => \read_reg_2~combout\(1),
	combout => \read_mux_2|Mux11~14_combout\);

-- Location: LCCOMB_X8_Y9_N24
\read_mux_2|Mux11~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux11~15_combout\ = (\read_reg_2~combout\(1) & ((\read_mux_2|Mux11~14_combout\ & ((\register_3|data_out\(20)))) # (!\read_mux_2|Mux11~14_combout\ & (\register_2|data_out\(20))))) # (!\read_reg_2~combout\(1) & 
-- (((\read_mux_2|Mux11~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \register_2|data_out\(20),
	datac => \register_3|data_out\(20),
	datad => \read_mux_2|Mux11~14_combout\,
	combout => \read_mux_2|Mux11~15_combout\);

-- Location: LCCOMB_X12_Y5_N8
\read_mux_2|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux10~0_combout\ = (\read_reg_2~combout\(2) & (((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & ((\read_reg_2~combout\(3) & (\register_25|data_out\(21))) # (!\read_reg_2~combout\(3) & ((\register_17|data_out\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_25|data_out\(21),
	datab => \read_reg_2~combout\(2),
	datac => \register_17|data_out\(21),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux10~0_combout\);

-- Location: LCCOMB_X17_Y12_N30
\read_mux_2|Mux10~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux10~4_combout\ = (\read_reg_2~combout\(2) & ((\register_20|data_out\(21)) # ((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & (((\register_16|data_out\(21) & !\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_20|data_out\(21),
	datab => \read_reg_2~combout\(2),
	datac => \register_16|data_out\(21),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux10~4_combout\);

-- Location: LCCOMB_X12_Y12_N26
\read_mux_2|Mux10~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux10~5_combout\ = (\read_mux_2|Mux10~4_combout\ & (((\register_28|data_out\(21)) # (!\read_reg_2~combout\(3))))) # (!\read_mux_2|Mux10~4_combout\ & (\register_24|data_out\(21) & ((\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_24|data_out\(21),
	datab => \read_mux_2|Mux10~4_combout\,
	datac => \register_28|data_out\(21),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux10~5_combout\);

-- Location: LCCOMB_X10_Y12_N30
\read_mux_2|Mux10~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux10~7_combout\ = (\read_reg_2~combout\(3) & ((\register_27|data_out\(21)) # ((\read_reg_2~combout\(2))))) # (!\read_reg_2~combout\(3) & (((\register_19|data_out\(21) & !\read_reg_2~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_27|data_out\(21),
	datab => \read_reg_2~combout\(3),
	datac => \register_19|data_out\(21),
	datad => \read_reg_2~combout\(2),
	combout => \read_mux_2|Mux10~7_combout\);

-- Location: LCCOMB_X17_Y2_N12
\read_mux_2|Mux9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux9~2_combout\ = (\read_reg_2~combout\(2) & ((\register_21|data_out\(22)) # ((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & (((\register_17|data_out\(22) & !\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \register_21|data_out\(22),
	datac => \register_17|data_out\(22),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux9~2_combout\);

-- Location: LCCOMB_X10_Y6_N18
\read_mux_2|Mux9~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux9~7_combout\ = (\read_reg_2~combout\(2) & ((\register_23|data_out\(22)) # ((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & (((\register_19|data_out\(22) & !\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_23|data_out\(22),
	datab => \read_reg_2~combout\(2),
	datac => \register_19|data_out\(22),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux9~7_combout\);

-- Location: LCCOMB_X19_Y8_N16
\read_mux_2|Mux9~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux9~8_combout\ = (\read_mux_2|Mux9~7_combout\ & (((\register_31|data_out\(22)) # (!\read_reg_2~combout\(3))))) # (!\read_mux_2|Mux9~7_combout\ & (\register_27|data_out\(22) & ((\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_27|data_out\(22),
	datab => \read_mux_2|Mux9~7_combout\,
	datac => \register_31|data_out\(22),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux9~8_combout\);

-- Location: LCCOMB_X8_Y11_N18
\read_mux_2|Mux9~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux9~12_combout\ = (\read_reg_2~combout\(1) & ((\register_6|data_out\(22)) # ((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & (((\register_4|data_out\(22) & !\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \register_6|data_out\(22),
	datac => \register_4|data_out\(22),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux9~12_combout\);

-- Location: LCCOMB_X10_Y11_N18
\read_mux_2|Mux9~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux9~13_combout\ = (\read_reg_2~combout\(0) & ((\read_mux_2|Mux9~12_combout\ & (\register_7|data_out\(22))) # (!\read_mux_2|Mux9~12_combout\ & ((\register_5|data_out\(22)))))) # (!\read_reg_2~combout\(0) & (\read_mux_2|Mux9~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(0),
	datab => \read_mux_2|Mux9~12_combout\,
	datac => \register_7|data_out\(22),
	datad => \register_5|data_out\(22),
	combout => \read_mux_2|Mux9~13_combout\);

-- Location: LCCOMB_X19_Y9_N2
\read_mux_2|Mux9~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux9~14_combout\ = (\read_reg_2~combout\(0) & ((\register_1|data_out\(22)) # ((\read_reg_2~combout\(1))))) # (!\read_reg_2~combout\(0) & (((\register_0|data_out\(22) & !\read_reg_2~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(0),
	datab => \register_1|data_out\(22),
	datac => \register_0|data_out\(22),
	datad => \read_reg_2~combout\(1),
	combout => \read_mux_2|Mux9~14_combout\);

-- Location: LCCOMB_X8_Y9_N2
\read_mux_2|Mux9~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux9~15_combout\ = (\read_reg_2~combout\(1) & ((\read_mux_2|Mux9~14_combout\ & ((\register_3|data_out\(22)))) # (!\read_mux_2|Mux9~14_combout\ & (\register_2|data_out\(22))))) # (!\read_reg_2~combout\(1) & (((\read_mux_2|Mux9~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \register_2|data_out\(22),
	datac => \register_3|data_out\(22),
	datad => \read_mux_2|Mux9~14_combout\,
	combout => \read_mux_2|Mux9~15_combout\);

-- Location: LCCOMB_X18_Y2_N16
\read_mux_2|Mux9~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux9~16_combout\ = (\read_reg_2~combout\(2) & ((\read_reg_2~combout\(3)) # ((\read_mux_2|Mux9~13_combout\)))) # (!\read_reg_2~combout\(2) & (!\read_reg_2~combout\(3) & ((\read_mux_2|Mux9~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \read_reg_2~combout\(3),
	datac => \read_mux_2|Mux9~13_combout\,
	datad => \read_mux_2|Mux9~15_combout\,
	combout => \read_mux_2|Mux9~16_combout\);

-- Location: LCCOMB_X12_Y5_N20
\read_mux_2|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux8~0_combout\ = (\read_reg_2~combout\(2) & (((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & ((\read_reg_2~combout\(3) & (\register_25|data_out\(23))) # (!\read_reg_2~combout\(3) & ((\register_17|data_out\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \register_25|data_out\(23),
	datac => \register_17|data_out\(23),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux8~0_combout\);

-- Location: LCCOMB_X15_Y2_N24
\read_mux_2|Mux8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux8~1_combout\ = (\read_reg_2~combout\(2) & ((\read_mux_2|Mux8~0_combout\ & ((\register_29|data_out\(23)))) # (!\read_mux_2|Mux8~0_combout\ & (\register_21|data_out\(23))))) # (!\read_reg_2~combout\(2) & (((\read_mux_2|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_21|data_out\(23),
	datab => \read_reg_2~combout\(2),
	datac => \register_29|data_out\(23),
	datad => \read_mux_2|Mux8~0_combout\,
	combout => \read_mux_2|Mux8~1_combout\);

-- Location: LCCOMB_X9_Y12_N8
\read_mux_2|Mux8~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux8~4_combout\ = (\read_reg_2~combout\(2) & ((\register_20|data_out\(23)) # ((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & (((\register_16|data_out\(23) & !\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \register_20|data_out\(23),
	datac => \register_16|data_out\(23),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux8~4_combout\);

-- Location: LCCOMB_X12_Y12_N22
\read_mux_2|Mux8~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux8~5_combout\ = (\read_reg_2~combout\(3) & ((\read_mux_2|Mux8~4_combout\ & (\register_28|data_out\(23))) # (!\read_mux_2|Mux8~4_combout\ & ((\register_24|data_out\(23)))))) # (!\read_reg_2~combout\(3) & (\read_mux_2|Mux8~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(3),
	datab => \read_mux_2|Mux8~4_combout\,
	datac => \register_28|data_out\(23),
	datad => \register_24|data_out\(23),
	combout => \read_mux_2|Mux8~5_combout\);

-- Location: LCCOMB_X21_Y9_N18
\read_mux_2|Mux8~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux8~14_combout\ = (\read_reg_2~combout\(0) & (\read_reg_2~combout\(1))) # (!\read_reg_2~combout\(0) & ((\read_reg_2~combout\(1) & ((\register_2|data_out\(23)))) # (!\read_reg_2~combout\(1) & (\register_0|data_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(0),
	datab => \read_reg_2~combout\(1),
	datac => \register_0|data_out\(23),
	datad => \register_2|data_out\(23),
	combout => \read_mux_2|Mux8~14_combout\);

-- Location: LCCOMB_X22_Y9_N22
\read_mux_2|Mux8~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux8~15_combout\ = (\read_mux_2|Mux8~14_combout\ & (((\register_3|data_out\(23)) # (!\read_reg_2~combout\(0))))) # (!\read_mux_2|Mux8~14_combout\ & (\register_1|data_out\(23) & ((\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_1|data_out\(23),
	datab => \read_mux_2|Mux8~14_combout\,
	datac => \register_3|data_out\(23),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux8~15_combout\);

-- Location: LCCOMB_X15_Y13_N6
\read_mux_2|Mux8~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux8~17_combout\ = (\read_reg_2~combout\(1) & (((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & ((\read_reg_2~combout\(0) & (\register_13|data_out\(23))) # (!\read_reg_2~combout\(0) & ((\register_12|data_out\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_13|data_out\(23),
	datab => \read_reg_2~combout\(1),
	datac => \register_12|data_out\(23),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux8~17_combout\);

-- Location: LCCOMB_X14_Y13_N14
\read_mux_2|Mux8~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux8~18_combout\ = (\read_mux_2|Mux8~17_combout\ & (((\register_15|data_out\(23)) # (!\read_reg_2~combout\(1))))) # (!\read_mux_2|Mux8~17_combout\ & (\register_14|data_out\(23) & ((\read_reg_2~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_14|data_out\(23),
	datab => \read_mux_2|Mux8~17_combout\,
	datac => \register_15|data_out\(23),
	datad => \read_reg_2~combout\(1),
	combout => \read_mux_2|Mux8~18_combout\);

-- Location: LCCOMB_X15_Y4_N30
\read_mux_2|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux7~0_combout\ = (\read_reg_2~combout\(2) & (((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & ((\read_reg_2~combout\(3) & (\register_26|data_out\(24))) # (!\read_reg_2~combout\(3) & ((\register_18|data_out\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_26|data_out\(24),
	datab => \read_reg_2~combout\(2),
	datac => \register_18|data_out\(24),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux7~0_combout\);

-- Location: LCCOMB_X9_Y5_N16
\read_mux_2|Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux7~1_combout\ = (\read_reg_2~combout\(2) & ((\read_mux_2|Mux7~0_combout\ & ((\register_30|data_out\(24)))) # (!\read_mux_2|Mux7~0_combout\ & (\register_22|data_out\(24))))) # (!\read_reg_2~combout\(2) & (((\read_mux_2|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \register_22|data_out\(24),
	datac => \register_30|data_out\(24),
	datad => \read_mux_2|Mux7~0_combout\,
	combout => \read_mux_2|Mux7~1_combout\);

-- Location: LCCOMB_X17_Y2_N8
\read_mux_2|Mux7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux7~2_combout\ = (\read_reg_2~combout\(2) & ((\register_21|data_out\(24)) # ((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & (((\register_17|data_out\(24) & !\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \register_21|data_out\(24),
	datac => \register_17|data_out\(24),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux7~2_combout\);

-- Location: LCCOMB_X15_Y2_N26
\read_mux_2|Mux7~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux7~3_combout\ = (\read_mux_2|Mux7~2_combout\ & (((\register_29|data_out\(24)) # (!\read_reg_2~combout\(3))))) # (!\read_mux_2|Mux7~2_combout\ & (\register_25|data_out\(24) & ((\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux7~2_combout\,
	datab => \register_25|data_out\(24),
	datac => \register_29|data_out\(24),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux7~3_combout\);

-- Location: LCCOMB_X10_Y6_N20
\read_mux_2|Mux7~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux7~7_combout\ = (\read_reg_2~combout\(3) & (\read_reg_2~combout\(2))) # (!\read_reg_2~combout\(3) & ((\read_reg_2~combout\(2) & ((\register_23|data_out\(24)))) # (!\read_reg_2~combout\(2) & (\register_19|data_out\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(3),
	datab => \read_reg_2~combout\(2),
	datac => \register_19|data_out\(24),
	datad => \register_23|data_out\(24),
	combout => \read_mux_2|Mux7~7_combout\);

-- Location: LCCOMB_X21_Y5_N18
\read_mux_2|Mux7~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux7~10_combout\ = (\read_reg_2~combout\(1) & (((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & ((\read_reg_2~combout\(0) & (\register_9|data_out\(24))) # (!\read_reg_2~combout\(0) & ((\register_8|data_out\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \register_9|data_out\(24),
	datac => \register_8|data_out\(24),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux7~10_combout\);

-- Location: LCCOMB_X21_Y3_N18
\read_mux_2|Mux7~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux7~11_combout\ = (\read_reg_2~combout\(1) & ((\read_mux_2|Mux7~10_combout\ & ((\register_11|data_out\(24)))) # (!\read_mux_2|Mux7~10_combout\ & (\register_10|data_out\(24))))) # (!\read_reg_2~combout\(1) & (((\read_mux_2|Mux7~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_10|data_out\(24),
	datab => \read_reg_2~combout\(1),
	datac => \register_11|data_out\(24),
	datad => \read_mux_2|Mux7~10_combout\,
	combout => \read_mux_2|Mux7~11_combout\);

-- Location: LCCOMB_X8_Y11_N14
\read_mux_2|Mux7~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux7~12_combout\ = (\read_reg_2~combout\(1) & ((\register_6|data_out\(24)) # ((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & (((\register_4|data_out\(24) & !\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \register_6|data_out\(24),
	datac => \register_4|data_out\(24),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux7~12_combout\);

-- Location: LCCOMB_X8_Y7_N20
\read_mux_2|Mux7~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux7~13_combout\ = (\read_mux_2|Mux7~12_combout\ & (((\register_7|data_out\(24))) # (!\read_reg_2~combout\(0)))) # (!\read_mux_2|Mux7~12_combout\ & (\read_reg_2~combout\(0) & ((\register_5|data_out\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux7~12_combout\,
	datab => \read_reg_2~combout\(0),
	datac => \register_7|data_out\(24),
	datad => \register_5|data_out\(24),
	combout => \read_mux_2|Mux7~13_combout\);

-- Location: LCCOMB_X5_Y4_N10
\read_mux_2|Mux7~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux7~14_combout\ = (\read_reg_2~combout\(1) & (((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & ((\read_reg_2~combout\(0) & (\register_1|data_out\(24))) # (!\read_reg_2~combout\(0) & ((\register_0|data_out\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \register_1|data_out\(24),
	datac => \register_0|data_out\(24),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux7~14_combout\);

-- Location: LCCOMB_X12_Y5_N16
\read_mux_2|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux6~0_combout\ = (\read_reg_2~combout\(2) & (((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & ((\read_reg_2~combout\(3) & (\register_25|data_out\(25))) # (!\read_reg_2~combout\(3) & ((\register_17|data_out\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \register_25|data_out\(25),
	datac => \register_17|data_out\(25),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux6~0_combout\);

-- Location: LCCOMB_X12_Y6_N28
\read_mux_2|Mux6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux6~2_combout\ = (\read_reg_2~combout\(3) & (\read_reg_2~combout\(2))) # (!\read_reg_2~combout\(3) & ((\read_reg_2~combout\(2) & ((\register_22|data_out\(25)))) # (!\read_reg_2~combout\(2) & (\register_18|data_out\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(3),
	datab => \read_reg_2~combout\(2),
	datac => \register_18|data_out\(25),
	datad => \register_22|data_out\(25),
	combout => \read_mux_2|Mux6~2_combout\);

-- Location: LCCOMB_X15_Y6_N8
\read_mux_2|Mux6~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux6~3_combout\ = (\read_mux_2|Mux6~2_combout\ & (((\register_30|data_out\(25)) # (!\read_reg_2~combout\(3))))) # (!\read_mux_2|Mux6~2_combout\ & (\register_26|data_out\(25) & ((\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux6~2_combout\,
	datab => \register_26|data_out\(25),
	datac => \register_30|data_out\(25),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux6~3_combout\);

-- Location: LCCOMB_X17_Y8_N10
\read_mux_2|Mux6~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux6~4_combout\ = (\read_reg_2~combout\(2) & ((\register_20|data_out\(25)) # ((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & (((\register_16|data_out\(25) & !\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \register_20|data_out\(25),
	datac => \register_16|data_out\(25),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux6~4_combout\);

-- Location: LCCOMB_X8_Y9_N12
\read_mux_2|Mux6~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux6~5_combout\ = (\read_mux_2|Mux6~4_combout\ & (((\register_28|data_out\(25)) # (!\read_reg_2~combout\(3))))) # (!\read_mux_2|Mux6~4_combout\ & (\register_24|data_out\(25) & ((\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux6~4_combout\,
	datab => \register_24|data_out\(25),
	datac => \register_28|data_out\(25),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux6~5_combout\);

-- Location: LCCOMB_X8_Y9_N22
\read_mux_2|Mux6~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux6~6_combout\ = (\read_reg_2~combout\(1) & (((\read_mux_2|Mux6~3_combout\) # (\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & (\read_mux_2|Mux6~5_combout\ & ((!\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux6~5_combout\,
	datab => \read_mux_2|Mux6~3_combout\,
	datac => \read_reg_2~combout\(1),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux6~6_combout\);

-- Location: LCCOMB_X10_Y6_N2
\read_mux_2|Mux6~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux6~7_combout\ = (\read_reg_2~combout\(3) & ((\read_reg_2~combout\(2)) # ((\register_27|data_out\(25))))) # (!\read_reg_2~combout\(3) & (!\read_reg_2~combout\(2) & (\register_19|data_out\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(3),
	datab => \read_reg_2~combout\(2),
	datac => \register_19|data_out\(25),
	datad => \register_27|data_out\(25),
	combout => \read_mux_2|Mux6~7_combout\);

-- Location: LCCOMB_X12_Y11_N28
\read_mux_2|Mux6~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux6~10_combout\ = (\read_reg_2~combout\(1) & (((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & ((\read_reg_2~combout\(0) & (\register_5|data_out\(25))) # (!\read_reg_2~combout\(0) & ((\register_4|data_out\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_5|data_out\(25),
	datab => \read_reg_2~combout\(1),
	datac => \register_4|data_out\(25),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux6~10_combout\);

-- Location: LCCOMB_X6_Y4_N16
\read_mux_2|Mux6~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux6~12_combout\ = (\read_reg_2~combout\(1) & ((\register_10|data_out\(25)) # ((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & (((\register_8|data_out\(25) & !\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_10|data_out\(25),
	datab => \read_reg_2~combout\(1),
	datac => \register_8|data_out\(25),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux6~12_combout\);

-- Location: LCCOMB_X10_Y4_N18
\read_mux_2|Mux6~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux6~13_combout\ = (\read_mux_2|Mux6~12_combout\ & (((\register_11|data_out\(25)) # (!\read_reg_2~combout\(0))))) # (!\read_mux_2|Mux6~12_combout\ & (\register_9|data_out\(25) & ((\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_9|data_out\(25),
	datab => \read_mux_2|Mux6~12_combout\,
	datac => \register_11|data_out\(25),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux6~13_combout\);

-- Location: LCCOMB_X21_Y9_N14
\read_mux_2|Mux6~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux6~14_combout\ = (\read_reg_2~combout\(0) & (\read_reg_2~combout\(1))) # (!\read_reg_2~combout\(0) & ((\read_reg_2~combout\(1) & ((\register_2|data_out\(25)))) # (!\read_reg_2~combout\(1) & (\register_0|data_out\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(0),
	datab => \read_reg_2~combout\(1),
	datac => \register_0|data_out\(25),
	datad => \register_2|data_out\(25),
	combout => \read_mux_2|Mux6~14_combout\);

-- Location: LCCOMB_X22_Y9_N18
\read_mux_2|Mux6~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux6~15_combout\ = (\read_reg_2~combout\(0) & ((\read_mux_2|Mux6~14_combout\ & ((\register_3|data_out\(25)))) # (!\read_mux_2|Mux6~14_combout\ & (\register_1|data_out\(25))))) # (!\read_reg_2~combout\(0) & (((\read_mux_2|Mux6~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_1|data_out\(25),
	datab => \read_reg_2~combout\(0),
	datac => \register_3|data_out\(25),
	datad => \read_mux_2|Mux6~14_combout\,
	combout => \read_mux_2|Mux6~15_combout\);

-- Location: LCCOMB_X14_Y4_N24
\read_mux_2|Mux6~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux6~16_combout\ = (\read_reg_2~combout\(3) & ((\read_mux_2|Mux6~13_combout\) # ((\read_reg_2~combout\(2))))) # (!\read_reg_2~combout\(3) & (((!\read_reg_2~combout\(2) & \read_mux_2|Mux6~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(3),
	datab => \read_mux_2|Mux6~13_combout\,
	datac => \read_reg_2~combout\(2),
	datad => \read_mux_2|Mux6~15_combout\,
	combout => \read_mux_2|Mux6~16_combout\);

-- Location: LCCOMB_X15_Y4_N26
\read_mux_2|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux5~0_combout\ = (\read_reg_2~combout\(2) & (((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & ((\read_reg_2~combout\(3) & (\register_26|data_out\(26))) # (!\read_reg_2~combout\(3) & ((\register_18|data_out\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_26|data_out\(26),
	datab => \read_reg_2~combout\(2),
	datac => \register_18|data_out\(26),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux5~0_combout\);

-- Location: LCCOMB_X17_Y4_N20
\read_mux_2|Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux5~1_combout\ = (\read_mux_2|Mux5~0_combout\ & (((\register_30|data_out\(26))) # (!\read_reg_2~combout\(2)))) # (!\read_mux_2|Mux5~0_combout\ & (\read_reg_2~combout\(2) & ((\register_22|data_out\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux5~0_combout\,
	datab => \read_reg_2~combout\(2),
	datac => \register_30|data_out\(26),
	datad => \register_22|data_out\(26),
	combout => \read_mux_2|Mux5~1_combout\);

-- Location: LCCOMB_X17_Y8_N12
\read_mux_2|Mux5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux5~4_combout\ = (\read_reg_2~combout\(3) & ((\read_reg_2~combout\(2)) # ((\register_24|data_out\(26))))) # (!\read_reg_2~combout\(3) & (!\read_reg_2~combout\(2) & (\register_16|data_out\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(3),
	datab => \read_reg_2~combout\(2),
	datac => \register_16|data_out\(26),
	datad => \register_24|data_out\(26),
	combout => \read_mux_2|Mux5~4_combout\);

-- Location: LCCOMB_X10_Y5_N18
\read_mux_2|Mux5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux5~5_combout\ = (\read_reg_2~combout\(2) & ((\read_mux_2|Mux5~4_combout\ & ((\register_28|data_out\(26)))) # (!\read_mux_2|Mux5~4_combout\ & (\register_20|data_out\(26))))) # (!\read_reg_2~combout\(2) & (((\read_mux_2|Mux5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_20|data_out\(26),
	datab => \read_reg_2~combout\(2),
	datac => \register_28|data_out\(26),
	datad => \read_mux_2|Mux5~4_combout\,
	combout => \read_mux_2|Mux5~5_combout\);

-- Location: LCCOMB_X6_Y6_N8
\read_mux_2|Mux5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux5~10_combout\ = (\read_reg_2~combout\(0) & ((\read_reg_2~combout\(1)) # ((\register_9|data_out\(26))))) # (!\read_reg_2~combout\(0) & (!\read_reg_2~combout\(1) & (\register_8|data_out\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(0),
	datab => \read_reg_2~combout\(1),
	datac => \register_8|data_out\(26),
	datad => \register_9|data_out\(26),
	combout => \read_mux_2|Mux5~10_combout\);

-- Location: LCCOMB_X21_Y3_N30
\read_mux_2|Mux5~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux5~11_combout\ = (\read_reg_2~combout\(1) & ((\read_mux_2|Mux5~10_combout\ & ((\register_11|data_out\(26)))) # (!\read_mux_2|Mux5~10_combout\ & (\register_10|data_out\(26))))) # (!\read_reg_2~combout\(1) & (((\read_mux_2|Mux5~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_10|data_out\(26),
	datab => \read_reg_2~combout\(1),
	datac => \register_11|data_out\(26),
	datad => \read_mux_2|Mux5~10_combout\,
	combout => \read_mux_2|Mux5~11_combout\);

-- Location: LCCOMB_X5_Y4_N6
\read_mux_2|Mux5~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux5~14_combout\ = (\read_reg_2~combout\(1) & (((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & ((\read_reg_2~combout\(0) & (\register_1|data_out\(26))) # (!\read_reg_2~combout\(0) & ((\register_0|data_out\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \register_1|data_out\(26),
	datac => \register_0|data_out\(26),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux5~14_combout\);

-- Location: LCCOMB_X8_Y9_N6
\read_mux_2|Mux5~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux5~15_combout\ = (\read_reg_2~combout\(1) & ((\read_mux_2|Mux5~14_combout\ & (\register_3|data_out\(26))) # (!\read_mux_2|Mux5~14_combout\ & ((\register_2|data_out\(26)))))) # (!\read_reg_2~combout\(1) & (\read_mux_2|Mux5~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \read_mux_2|Mux5~14_combout\,
	datac => \register_3|data_out\(26),
	datad => \register_2|data_out\(26),
	combout => \read_mux_2|Mux5~15_combout\);

-- Location: LCCOMB_X15_Y3_N26
\read_mux_2|Mux5~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux5~17_combout\ = (\read_reg_2~combout\(0) & (((\read_reg_2~combout\(1))))) # (!\read_reg_2~combout\(0) & ((\read_reg_2~combout\(1) & (\register_14|data_out\(26))) # (!\read_reg_2~combout\(1) & ((\register_12|data_out\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_14|data_out\(26),
	datab => \read_reg_2~combout\(0),
	datac => \register_12|data_out\(26),
	datad => \read_reg_2~combout\(1),
	combout => \read_mux_2|Mux5~17_combout\);

-- Location: LCCOMB_X12_Y5_N30
\read_mux_2|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux4~0_combout\ = (\read_reg_2~combout\(2) & (\read_reg_2~combout\(3))) # (!\read_reg_2~combout\(2) & ((\read_reg_2~combout\(3) & ((\register_25|data_out\(27)))) # (!\read_reg_2~combout\(3) & (\register_17|data_out\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \read_reg_2~combout\(3),
	datac => \register_17|data_out\(27),
	datad => \register_25|data_out\(27),
	combout => \read_mux_2|Mux4~0_combout\);

-- Location: LCCOMB_X12_Y6_N0
\read_mux_2|Mux4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux4~2_combout\ = (\read_reg_2~combout\(3) & (\read_reg_2~combout\(2))) # (!\read_reg_2~combout\(3) & ((\read_reg_2~combout\(2) & ((\register_22|data_out\(27)))) # (!\read_reg_2~combout\(2) & (\register_18|data_out\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(3),
	datab => \read_reg_2~combout\(2),
	datac => \register_18|data_out\(27),
	datad => \register_22|data_out\(27),
	combout => \read_mux_2|Mux4~2_combout\);

-- Location: LCCOMB_X17_Y8_N16
\read_mux_2|Mux4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux4~4_combout\ = (\read_reg_2~combout\(2) & ((\register_20|data_out\(27)) # ((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & (((\register_16|data_out\(27) & !\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_20|data_out\(27),
	datab => \read_reg_2~combout\(2),
	datac => \register_16|data_out\(27),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux4~4_combout\);

-- Location: LCCOMB_X20_Y8_N30
\read_mux_2|Mux4~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux4~5_combout\ = (\read_reg_2~combout\(3) & ((\read_mux_2|Mux4~4_combout\ & ((\register_28|data_out\(27)))) # (!\read_mux_2|Mux4~4_combout\ & (\register_24|data_out\(27))))) # (!\read_reg_2~combout\(3) & (((\read_mux_2|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_24|data_out\(27),
	datab => \read_reg_2~combout\(3),
	datac => \register_28|data_out\(27),
	datad => \read_mux_2|Mux4~4_combout\,
	combout => \read_mux_2|Mux4~5_combout\);

-- Location: LCCOMB_X10_Y12_N0
\read_mux_2|Mux4~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux4~7_combout\ = (\read_reg_2~combout\(2) & (\read_reg_2~combout\(3))) # (!\read_reg_2~combout\(2) & ((\read_reg_2~combout\(3) & ((\register_27|data_out\(27)))) # (!\read_reg_2~combout\(3) & (\register_19|data_out\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \read_reg_2~combout\(3),
	datac => \register_19|data_out\(27),
	datad => \register_27|data_out\(27),
	combout => \read_mux_2|Mux4~7_combout\);

-- Location: LCCOMB_X18_Y12_N2
\read_mux_2|Mux4~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux4~8_combout\ = (\read_reg_2~combout\(2) & ((\read_mux_2|Mux4~7_combout\ & ((\register_31|data_out\(27)))) # (!\read_mux_2|Mux4~7_combout\ & (\register_23|data_out\(27))))) # (!\read_reg_2~combout\(2) & (((\read_mux_2|Mux4~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \register_23|data_out\(27),
	datac => \register_31|data_out\(27),
	datad => \read_mux_2|Mux4~7_combout\,
	combout => \read_mux_2|Mux4~8_combout\);

-- Location: LCCOMB_X12_Y11_N2
\read_mux_2|Mux4~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux4~10_combout\ = (\read_reg_2~combout\(1) & (((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & ((\read_reg_2~combout\(0) & (\register_5|data_out\(27))) # (!\read_reg_2~combout\(0) & ((\register_4|data_out\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_5|data_out\(27),
	datab => \read_reg_2~combout\(1),
	datac => \register_4|data_out\(27),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux4~10_combout\);

-- Location: LCCOMB_X14_Y11_N14
\read_mux_2|Mux4~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux4~11_combout\ = (\read_reg_2~combout\(1) & ((\read_mux_2|Mux4~10_combout\ & (\register_7|data_out\(27))) # (!\read_mux_2|Mux4~10_combout\ & ((\register_6|data_out\(27)))))) # (!\read_reg_2~combout\(1) & (\read_mux_2|Mux4~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \read_mux_2|Mux4~10_combout\,
	datac => \register_7|data_out\(27),
	datad => \register_6|data_out\(27),
	combout => \read_mux_2|Mux4~11_combout\);

-- Location: LCCOMB_X21_Y9_N2
\read_mux_2|Mux4~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux4~14_combout\ = (\read_reg_2~combout\(0) & (((\read_reg_2~combout\(1))))) # (!\read_reg_2~combout\(0) & ((\read_reg_2~combout\(1) & (\register_2|data_out\(27))) # (!\read_reg_2~combout\(1) & ((\register_0|data_out\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_2|data_out\(27),
	datab => \read_reg_2~combout\(0),
	datac => \register_0|data_out\(27),
	datad => \read_reg_2~combout\(1),
	combout => \read_mux_2|Mux4~14_combout\);

-- Location: LCCOMB_X9_Y9_N18
\read_mux_2|Mux4~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux4~15_combout\ = (\read_mux_2|Mux4~14_combout\ & (((\register_3|data_out\(27)) # (!\read_reg_2~combout\(0))))) # (!\read_mux_2|Mux4~14_combout\ & (\register_1|data_out\(27) & ((\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_1|data_out\(27),
	datab => \read_mux_2|Mux4~14_combout\,
	datac => \register_3|data_out\(27),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux4~15_combout\);

-- Location: LCCOMB_X12_Y6_N12
\read_mux_2|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux3~0_combout\ = (\read_reg_2~combout\(3) & ((\read_reg_2~combout\(2)) # ((\register_26|data_out\(28))))) # (!\read_reg_2~combout\(3) & (!\read_reg_2~combout\(2) & (\register_18|data_out\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(3),
	datab => \read_reg_2~combout\(2),
	datac => \register_18|data_out\(28),
	datad => \register_26|data_out\(28),
	combout => \read_mux_2|Mux3~0_combout\);

-- Location: LCCOMB_X9_Y5_N4
\read_mux_2|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux3~1_combout\ = (\read_reg_2~combout\(2) & ((\read_mux_2|Mux3~0_combout\ & (\register_30|data_out\(28))) # (!\read_mux_2|Mux3~0_combout\ & ((\register_22|data_out\(28)))))) # (!\read_reg_2~combout\(2) & (\read_mux_2|Mux3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \read_mux_2|Mux3~0_combout\,
	datac => \register_30|data_out\(28),
	datad => \register_22|data_out\(28),
	combout => \read_mux_2|Mux3~1_combout\);

-- Location: LCCOMB_X17_Y2_N28
\read_mux_2|Mux3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux3~2_combout\ = (\read_reg_2~combout\(2) & ((\register_21|data_out\(28)) # ((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & (((\register_17|data_out\(28) & !\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \register_21|data_out\(28),
	datac => \register_17|data_out\(28),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux3~2_combout\);

-- Location: LCCOMB_X14_Y2_N20
\read_mux_2|Mux3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux3~3_combout\ = (\read_mux_2|Mux3~2_combout\ & (((\register_29|data_out\(28)) # (!\read_reg_2~combout\(3))))) # (!\read_mux_2|Mux3~2_combout\ & (\register_25|data_out\(28) & ((\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_25|data_out\(28),
	datab => \read_mux_2|Mux3~2_combout\,
	datac => \register_29|data_out\(28),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux3~3_combout\);

-- Location: LCCOMB_X17_Y8_N18
\read_mux_2|Mux3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux3~4_combout\ = (\read_reg_2~combout\(3) & ((\read_reg_2~combout\(2)) # ((\register_24|data_out\(28))))) # (!\read_reg_2~combout\(3) & (!\read_reg_2~combout\(2) & (\register_16|data_out\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(3),
	datab => \read_reg_2~combout\(2),
	datac => \register_16|data_out\(28),
	datad => \register_24|data_out\(28),
	combout => \read_mux_2|Mux3~4_combout\);

-- Location: LCCOMB_X10_Y12_N26
\read_mux_2|Mux3~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux3~7_combout\ = (\read_reg_2~combout\(2) & ((\read_reg_2~combout\(3)) # ((\register_23|data_out\(28))))) # (!\read_reg_2~combout\(2) & (!\read_reg_2~combout\(3) & (\register_19|data_out\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \read_reg_2~combout\(3),
	datac => \register_19|data_out\(28),
	datad => \register_23|data_out\(28),
	combout => \read_mux_2|Mux3~7_combout\);

-- Location: LCCOMB_X21_Y5_N22
\read_mux_2|Mux3~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux3~10_combout\ = (\read_reg_2~combout\(1) & (\read_reg_2~combout\(0))) # (!\read_reg_2~combout\(1) & ((\read_reg_2~combout\(0) & ((\register_9|data_out\(28)))) # (!\read_reg_2~combout\(0) & (\register_8|data_out\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \read_reg_2~combout\(0),
	datac => \register_8|data_out\(28),
	datad => \register_9|data_out\(28),
	combout => \read_mux_2|Mux3~10_combout\);

-- Location: LCCOMB_X12_Y11_N6
\read_mux_2|Mux3~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux3~12_combout\ = (\read_reg_2~combout\(0) & (\read_reg_2~combout\(1))) # (!\read_reg_2~combout\(0) & ((\read_reg_2~combout\(1) & ((\register_6|data_out\(28)))) # (!\read_reg_2~combout\(1) & (\register_4|data_out\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(0),
	datab => \read_reg_2~combout\(1),
	datac => \register_4|data_out\(28),
	datad => \register_6|data_out\(28),
	combout => \read_mux_2|Mux3~12_combout\);

-- Location: LCCOMB_X13_Y6_N4
\read_mux_2|Mux3~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux3~13_combout\ = (\read_mux_2|Mux3~12_combout\ & (((\register_7|data_out\(28)) # (!\read_reg_2~combout\(0))))) # (!\read_mux_2|Mux3~12_combout\ & (\register_5|data_out\(28) & ((\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux3~12_combout\,
	datab => \register_5|data_out\(28),
	datac => \register_7|data_out\(28),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux3~13_combout\);

-- Location: LCCOMB_X5_Y4_N18
\read_mux_2|Mux3~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux3~14_combout\ = (\read_reg_2~combout\(1) & (((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & ((\read_reg_2~combout\(0) & (\register_1|data_out\(28))) # (!\read_reg_2~combout\(0) & ((\register_0|data_out\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \register_1|data_out\(28),
	datac => \register_0|data_out\(28),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux3~14_combout\);

-- Location: LCCOMB_X5_Y6_N12
\read_mux_2|Mux3~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux3~15_combout\ = (\read_reg_2~combout\(1) & ((\read_mux_2|Mux3~14_combout\ & (\register_3|data_out\(28))) # (!\read_mux_2|Mux3~14_combout\ & ((\register_2|data_out\(28)))))) # (!\read_reg_2~combout\(1) & (\read_mux_2|Mux3~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \read_mux_2|Mux3~14_combout\,
	datac => \register_3|data_out\(28),
	datad => \register_2|data_out\(28),
	combout => \read_mux_2|Mux3~15_combout\);

-- Location: LCCOMB_X14_Y2_N30
\read_mux_2|Mux3~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux3~16_combout\ = (\read_reg_2~combout\(2) & (((\read_mux_2|Mux3~13_combout\) # (\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & (\read_mux_2|Mux3~15_combout\ & ((!\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \read_mux_2|Mux3~15_combout\,
	datac => \read_mux_2|Mux3~13_combout\,
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux3~16_combout\);

-- Location: LCCOMB_X12_Y6_N16
\read_mux_2|Mux2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux2~2_combout\ = (\read_reg_2~combout\(3) & (\read_reg_2~combout\(2))) # (!\read_reg_2~combout\(3) & ((\read_reg_2~combout\(2) & ((\register_22|data_out\(29)))) # (!\read_reg_2~combout\(2) & (\register_18|data_out\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(3),
	datab => \read_reg_2~combout\(2),
	datac => \register_18|data_out\(29),
	datad => \register_22|data_out\(29),
	combout => \read_mux_2|Mux2~2_combout\);

-- Location: LCCOMB_X18_Y5_N30
\read_mux_2|Mux2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux2~3_combout\ = (\read_reg_2~combout\(3) & ((\read_mux_2|Mux2~2_combout\ & (\register_30|data_out\(29))) # (!\read_mux_2|Mux2~2_combout\ & ((\register_26|data_out\(29)))))) # (!\read_reg_2~combout\(3) & (\read_mux_2|Mux2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(3),
	datab => \read_mux_2|Mux2~2_combout\,
	datac => \register_30|data_out\(29),
	datad => \register_26|data_out\(29),
	combout => \read_mux_2|Mux2~3_combout\);

-- Location: LCCOMB_X17_Y8_N14
\read_mux_2|Mux2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux2~4_combout\ = (\read_reg_2~combout\(2) & ((\register_20|data_out\(29)) # ((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & (((\register_16|data_out\(29) & !\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \register_20|data_out\(29),
	datac => \register_16|data_out\(29),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux2~4_combout\);

-- Location: LCCOMB_X17_Y7_N26
\read_mux_2|Mux2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux2~5_combout\ = (\read_mux_2|Mux2~4_combout\ & (((\register_28|data_out\(29)) # (!\read_reg_2~combout\(3))))) # (!\read_mux_2|Mux2~4_combout\ & (\register_24|data_out\(29) & ((\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux2~4_combout\,
	datab => \register_24|data_out\(29),
	datac => \register_28|data_out\(29),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux2~5_combout\);

-- Location: LCCOMB_X13_Y9_N12
\read_mux_2|Mux2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux2~6_combout\ = (\read_reg_2~combout\(1) & (((\read_mux_2|Mux2~3_combout\) # (\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & (\read_mux_2|Mux2~5_combout\ & ((!\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux2~5_combout\,
	datab => \read_reg_2~combout\(1),
	datac => \read_mux_2|Mux2~3_combout\,
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux2~6_combout\);

-- Location: LCCOMB_X12_Y11_N26
\read_mux_2|Mux2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux2~10_combout\ = (\read_reg_2~combout\(0) & ((\read_reg_2~combout\(1)) # ((\register_5|data_out\(29))))) # (!\read_reg_2~combout\(0) & (!\read_reg_2~combout\(1) & (\register_4|data_out\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(0),
	datab => \read_reg_2~combout\(1),
	datac => \register_4|data_out\(29),
	datad => \register_5|data_out\(29),
	combout => \read_mux_2|Mux2~10_combout\);

-- Location: LCCOMB_X15_Y12_N30
\read_mux_2|Mux2~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux2~11_combout\ = (\read_reg_2~combout\(1) & ((\read_mux_2|Mux2~10_combout\ & ((\register_7|data_out\(29)))) # (!\read_mux_2|Mux2~10_combout\ & (\register_6|data_out\(29))))) # (!\read_reg_2~combout\(1) & (((\read_mux_2|Mux2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \register_6|data_out\(29),
	datac => \register_7|data_out\(29),
	datad => \read_mux_2|Mux2~10_combout\,
	combout => \read_mux_2|Mux2~11_combout\);

-- Location: LCCOMB_X21_Y9_N22
\read_mux_2|Mux2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux2~14_combout\ = (\read_reg_2~combout\(0) & (\read_reg_2~combout\(1))) # (!\read_reg_2~combout\(0) & ((\read_reg_2~combout\(1) & ((\register_2|data_out\(29)))) # (!\read_reg_2~combout\(1) & (\register_0|data_out\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(0),
	datab => \read_reg_2~combout\(1),
	datac => \register_0|data_out\(29),
	datad => \register_2|data_out\(29),
	combout => \read_mux_2|Mux2~14_combout\);

-- Location: LCCOMB_X17_Y9_N10
\read_mux_2|Mux2~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux2~15_combout\ = (\read_mux_2|Mux2~14_combout\ & (((\register_3|data_out\(29)) # (!\read_reg_2~combout\(0))))) # (!\read_mux_2|Mux2~14_combout\ & (\register_1|data_out\(29) & ((\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_1|data_out\(29),
	datab => \read_mux_2|Mux2~14_combout\,
	datac => \register_3|data_out\(29),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux2~15_combout\);

-- Location: LCCOMB_X15_Y4_N22
\read_mux_2|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux1~0_combout\ = (\read_reg_2~combout\(3) & ((\read_reg_2~combout\(2)) # ((\register_26|data_out\(30))))) # (!\read_reg_2~combout\(3) & (!\read_reg_2~combout\(2) & (\register_18|data_out\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(3),
	datab => \read_reg_2~combout\(2),
	datac => \register_18|data_out\(30),
	datad => \register_26|data_out\(30),
	combout => \read_mux_2|Mux1~0_combout\);

-- Location: LCCOMB_X8_Y3_N26
\read_mux_2|Mux1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux1~4_combout\ = (\read_reg_2~combout\(2) & (((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & ((\read_reg_2~combout\(3) & (\register_24|data_out\(30))) # (!\read_reg_2~combout\(3) & ((\register_16|data_out\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_24|data_out\(30),
	datab => \read_reg_2~combout\(2),
	datac => \register_16|data_out\(30),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux1~4_combout\);

-- Location: LCCOMB_X10_Y6_N26
\read_mux_2|Mux1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux1~7_combout\ = (\read_reg_2~combout\(2) & ((\register_23|data_out\(30)) # ((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & (((\register_19|data_out\(30) & !\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_23|data_out\(30),
	datab => \read_reg_2~combout\(2),
	datac => \register_19|data_out\(30),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux1~7_combout\);

-- Location: LCCOMB_X12_Y4_N6
\read_mux_2|Mux1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux1~8_combout\ = (\read_mux_2|Mux1~7_combout\ & (((\register_31|data_out\(30))) # (!\read_reg_2~combout\(3)))) # (!\read_mux_2|Mux1~7_combout\ & (\read_reg_2~combout\(3) & ((\register_27|data_out\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux1~7_combout\,
	datab => \read_reg_2~combout\(3),
	datac => \register_31|data_out\(30),
	datad => \register_27|data_out\(30),
	combout => \read_mux_2|Mux1~8_combout\);

-- Location: LCCOMB_X8_Y11_N10
\read_mux_2|Mux1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux1~12_combout\ = (\read_reg_2~combout\(1) & ((\register_6|data_out\(30)) # ((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & (((\register_4|data_out\(30) & !\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \register_6|data_out\(30),
	datac => \register_4|data_out\(30),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux1~12_combout\);

-- Location: LCCOMB_X9_Y11_N30
\read_mux_2|Mux1~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux1~13_combout\ = (\read_reg_2~combout\(0) & ((\read_mux_2|Mux1~12_combout\ & ((\register_7|data_out\(30)))) # (!\read_mux_2|Mux1~12_combout\ & (\register_5|data_out\(30))))) # (!\read_reg_2~combout\(0) & (((\read_mux_2|Mux1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_5|data_out\(30),
	datab => \read_reg_2~combout\(0),
	datac => \register_7|data_out\(30),
	datad => \read_mux_2|Mux1~12_combout\,
	combout => \read_mux_2|Mux1~13_combout\);

-- Location: LCCOMB_X14_Y9_N6
\read_mux_2|Mux1~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux1~17_combout\ = (\read_reg_2~combout\(0) & (\read_reg_2~combout\(1))) # (!\read_reg_2~combout\(0) & ((\read_reg_2~combout\(1) & ((\register_14|data_out\(30)))) # (!\read_reg_2~combout\(1) & (\register_12|data_out\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(0),
	datab => \read_reg_2~combout\(1),
	datac => \register_12|data_out\(30),
	datad => \register_14|data_out\(30),
	combout => \read_mux_2|Mux1~17_combout\);

-- Location: LCCOMB_X18_Y3_N30
\read_mux_2|Mux1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux1~18_combout\ = (\read_reg_2~combout\(0) & ((\read_mux_2|Mux1~17_combout\ & (\register_15|data_out\(30))) # (!\read_mux_2|Mux1~17_combout\ & ((\register_13|data_out\(30)))))) # (!\read_reg_2~combout\(0) & (\read_mux_2|Mux1~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(0),
	datab => \read_mux_2|Mux1~17_combout\,
	datac => \register_15|data_out\(30),
	datad => \register_13|data_out\(30),
	combout => \read_mux_2|Mux1~18_combout\);

-- Location: LCCOMB_X12_Y8_N8
\read_mux_2|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux0~0_combout\ = (\read_reg_2~combout\(2) & (((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & ((\read_reg_2~combout\(3) & (\register_25|data_out\(31))) # (!\read_reg_2~combout\(3) & ((\register_17|data_out\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_25|data_out\(31),
	datab => \read_reg_2~combout\(2),
	datac => \register_17|data_out\(31),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux0~0_combout\);

-- Location: LCCOMB_X18_Y2_N30
\read_mux_2|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux0~1_combout\ = (\read_reg_2~combout\(2) & ((\read_mux_2|Mux0~0_combout\ & (\register_29|data_out\(31))) # (!\read_mux_2|Mux0~0_combout\ & ((\register_21|data_out\(31)))))) # (!\read_reg_2~combout\(2) & (\read_mux_2|Mux0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \read_mux_2|Mux0~0_combout\,
	datac => \register_29|data_out\(31),
	datad => \register_21|data_out\(31),
	combout => \read_mux_2|Mux0~1_combout\);

-- Location: LCCOMB_X22_Y6_N6
\read_mux_2|Mux0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux0~14_combout\ = (\read_reg_2~combout\(1) & ((\register_2|data_out\(31)) # ((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & (((\register_0|data_out\(31) & !\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \register_2|data_out\(31),
	datac => \register_0|data_out\(31),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux0~14_combout\);

-- Location: LCCOMB_X18_Y10_N12
\read_mux_2|Mux0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux0~17_combout\ = (\read_reg_2~combout\(1) & (\read_reg_2~combout\(0))) # (!\read_reg_2~combout\(1) & ((\read_reg_2~combout\(0) & ((\register_13|data_out\(31)))) # (!\read_reg_2~combout\(0) & (\register_12|data_out\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \read_reg_2~combout\(0),
	datac => \register_12|data_out\(31),
	datad => \register_13|data_out\(31),
	combout => \read_mux_2|Mux0~17_combout\);

-- Location: LCCOMB_X14_Y10_N6
\read_mux_2|Mux0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux0~18_combout\ = (\read_mux_2|Mux0~17_combout\ & (((\register_15|data_out\(31)) # (!\read_reg_2~combout\(1))))) # (!\read_mux_2|Mux0~17_combout\ & (\register_14|data_out\(31) & ((\read_reg_2~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux0~17_combout\,
	datab => \register_14|data_out\(31),
	datac => \register_15|data_out\(31),
	datad => \read_reg_2~combout\(1),
	combout => \read_mux_2|Mux0~18_combout\);

-- Location: LCCOMB_X19_Y6_N8
\decoder|Ram0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \decoder|Ram0~0_combout\ = (\write_reg~combout\(2) & (\write_reg~combout\(4) & (!\write_reg~combout\(3) & \write_reg~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write_reg~combout\(2),
	datab => \write_reg~combout\(4),
	datac => \write_reg~combout\(3),
	datad => \write_reg~combout\(1),
	combout => \decoder|Ram0~0_combout\);

-- Location: LCCOMB_X19_Y6_N2
\decoder|Ram0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \decoder|Ram0~2_combout\ = (!\write_reg~combout\(2) & (\write_reg~combout\(4) & (\write_reg~combout\(3) & \write_reg~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write_reg~combout\(2),
	datab => \write_reg~combout\(4),
	datac => \write_reg~combout\(3),
	datad => \write_reg~combout\(1),
	combout => \decoder|Ram0~2_combout\);

-- Location: LCCOMB_X19_Y6_N4
\decoder|Ram0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \decoder|Ram0~26_combout\ = (!\write_reg~combout\(2) & (!\write_reg~combout\(4) & (\write_reg~combout\(3) & !\write_reg~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write_reg~combout\(2),
	datab => \write_reg~combout\(4),
	datac => \write_reg~combout\(3),
	datad => \write_reg~combout\(1),
	combout => \decoder|Ram0~26_combout\);

-- Location: LCCOMB_X19_Y6_N12
\decoder|Ram0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \decoder|Ram0~42_combout\ = (\write_reg~combout\(2) & (!\write_reg~combout\(4) & (\write_reg~combout\(3) & !\write_reg~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write_reg~combout\(2),
	datab => \write_reg~combout\(4),
	datac => \write_reg~combout\(3),
	datad => \write_reg~combout\(1),
	combout => \decoder|Ram0~42_combout\);

-- Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\clk~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_clk,
	combout => \clk~combout\);

-- Location: CLKCTRL_G2
\clk~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~clkctrl_outclk\);

-- Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\read_reg_1[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_read_reg_1(4),
	combout => \read_reg_1~combout\(4));

-- Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\read_reg_1[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_read_reg_1(1),
	combout => \read_reg_1~combout\(1));

-- Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\read_reg_1[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_read_reg_1(0),
	combout => \read_reg_1~combout\(0));

-- Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\write_data[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_write_data(0),
	combout => \write_data~combout\(0));

-- Location: PIN_M14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\write_reg[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_write_reg(4),
	combout => \write_reg~combout\(4));

-- Location: PIN_L16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\write_reg[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_write_reg(3),
	combout => \write_reg~combout\(3));

-- Location: PIN_K15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\write_reg[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_write_reg(1),
	combout => \write_reg~combout\(1));

-- Location: LCCOMB_X19_Y6_N30
\decoder|Ram0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \decoder|Ram0~14_combout\ = (\write_reg~combout\(2) & (\write_reg~combout\(4) & (\write_reg~combout\(3) & !\write_reg~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write_reg~combout\(2),
	datab => \write_reg~combout\(4),
	datac => \write_reg~combout\(3),
	datad => \write_reg~combout\(1),
	combout => \decoder|Ram0~14_combout\);

-- Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\write_reg[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_write_reg(0),
	combout => \write_reg~combout\(0));

-- Location: LCCOMB_X18_Y6_N20
\decoder|Ram0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \decoder|Ram0~15_combout\ = (\decoder|Ram0~14_combout\ & \write_reg~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \decoder|Ram0~14_combout\,
	datad => \write_reg~combout\(0),
	combout => \decoder|Ram0~15_combout\);

-- Location: LCFF_X10_Y9_N27
\register_29|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(0),
	sload => VCC,
	ena => \decoder|Ram0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_29|data_out\(0));

-- Location: LCCOMB_X19_Y6_N16
\decoder|Ram0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \decoder|Ram0~8_combout\ = (!\write_reg~combout\(2) & (\write_reg~combout\(4) & (\write_reg~combout\(3) & !\write_reg~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write_reg~combout\(2),
	datab => \write_reg~combout\(4),
	datac => \write_reg~combout\(3),
	datad => \write_reg~combout\(1),
	combout => \decoder|Ram0~8_combout\);

-- Location: LCCOMB_X20_Y6_N0
\decoder|Ram0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \decoder|Ram0~9_combout\ = (\decoder|Ram0~8_combout\ & \write_reg~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \decoder|Ram0~8_combout\,
	datac => \write_reg~combout\(0),
	combout => \decoder|Ram0~9_combout\);

-- Location: LCFF_X10_Y9_N17
\register_25|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(0),
	sload => VCC,
	ena => \decoder|Ram0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_25|data_out\(0));

-- Location: PIN_N11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\read_reg_1[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_read_reg_1(3),
	combout => \read_reg_1~combout\(3));

-- Location: LCCOMB_X10_Y9_N16
\read_mux_1|Mux31~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux31~3_combout\ = (\read_mux_1|Mux31~2_combout\ & ((\register_29|data_out\(0)) # ((!\read_reg_1~combout\(3))))) # (!\read_mux_1|Mux31~2_combout\ & (((\register_25|data_out\(0) & \read_reg_1~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux31~2_combout\,
	datab => \register_29|data_out\(0),
	datac => \register_25|data_out\(0),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux31~3_combout\);

-- Location: LCCOMB_X10_Y10_N28
\read_mux_1|Mux31~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux31~6_combout\ = (\read_reg_1~combout\(1) & (((\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & ((\read_reg_1~combout\(0) & ((\read_mux_1|Mux31~3_combout\))) # (!\read_reg_1~combout\(0) & (\read_mux_1|Mux31~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux31~5_combout\,
	datab => \read_reg_1~combout\(1),
	datac => \read_reg_1~combout\(0),
	datad => \read_mux_1|Mux31~3_combout\,
	combout => \read_mux_1|Mux31~6_combout\);

-- Location: LCCOMB_X20_Y6_N10
\decoder|Ram0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \decoder|Ram0~20_combout\ = (\decoder|Ram0~2_combout\ & \write_reg~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \decoder|Ram0~2_combout\,
	datac => \write_reg~combout\(0),
	combout => \decoder|Ram0~20_combout\);

-- Location: LCFF_X12_Y10_N25
\register_27|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(0),
	sload => VCC,
	ena => \decoder|Ram0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_27|data_out\(0));

-- Location: LCCOMB_X19_Y6_N22
\decoder|Ram0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \decoder|Ram0~6_combout\ = (\write_reg~combout\(2) & (\write_reg~combout\(4) & (\write_reg~combout\(3) & \write_reg~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write_reg~combout\(2),
	datab => \write_reg~combout\(4),
	datac => \write_reg~combout\(3),
	datad => \write_reg~combout\(1),
	combout => \decoder|Ram0~6_combout\);

-- Location: LCCOMB_X20_Y6_N16
\decoder|Ram0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \decoder|Ram0~23_combout\ = (\write_reg~combout\(0) & \decoder|Ram0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \write_reg~combout\(0),
	datad => \decoder|Ram0~6_combout\,
	combout => \decoder|Ram0~23_combout\);

-- Location: LCFF_X12_Y10_N19
\register_31|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(0),
	sload => VCC,
	ena => \decoder|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_31|data_out\(0));

-- Location: LCCOMB_X12_Y10_N24
\read_mux_1|Mux31~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux31~8_combout\ = (\read_mux_1|Mux31~7_combout\ & (((\register_31|data_out\(0))) # (!\read_reg_1~combout\(3)))) # (!\read_mux_1|Mux31~7_combout\ & (\read_reg_1~combout\(3) & (\register_27|data_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux31~7_combout\,
	datab => \read_reg_1~combout\(3),
	datac => \register_27|data_out\(0),
	datad => \register_31|data_out\(0),
	combout => \read_mux_1|Mux31~8_combout\);

-- Location: LCCOMB_X10_Y10_N22
\read_mux_1|Mux31~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux31~9_combout\ = (\read_mux_1|Mux31~6_combout\ & (((\read_mux_1|Mux31~8_combout\) # (!\read_reg_1~combout\(1))))) # (!\read_mux_1|Mux31~6_combout\ & (\read_mux_1|Mux31~1_combout\ & (\read_reg_1~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux31~1_combout\,
	datab => \read_mux_1|Mux31~6_combout\,
	datac => \read_reg_1~combout\(1),
	datad => \read_mux_1|Mux31~8_combout\,
	combout => \read_mux_1|Mux31~9_combout\);

-- Location: LCCOMB_X18_Y6_N24
\decoder|Ram0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \decoder|Ram0~28_combout\ = (\decoder|Ram0~26_combout\ & !\write_reg~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \decoder|Ram0~26_combout\,
	datad => \write_reg~combout\(0),
	combout => \decoder|Ram0~28_combout\);

-- Location: LCFF_X6_Y6_N19
\register_8|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(0),
	sload => VCC,
	ena => \decoder|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_8|data_out\(0));

-- Location: LCCOMB_X18_Y6_N6
\decoder|Ram0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \decoder|Ram0~27_combout\ = (\decoder|Ram0~26_combout\ & \write_reg~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \decoder|Ram0~26_combout\,
	datad => \write_reg~combout\(0),
	combout => \decoder|Ram0~27_combout\);

-- Location: LCFF_X6_Y6_N25
\register_9|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(0),
	sload => VCC,
	ena => \decoder|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_9|data_out\(0));

-- Location: LCCOMB_X6_Y6_N24
\read_mux_1|Mux31~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux31~10_combout\ = (\read_reg_1~combout\(1) & (((\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & ((\read_reg_1~combout\(0) & ((\register_9|data_out\(0)))) # (!\read_reg_1~combout\(0) & (\register_8|data_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \register_8|data_out\(0),
	datac => \register_9|data_out\(0),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux31~10_combout\);

-- Location: LCCOMB_X19_Y6_N18
\decoder|Ram0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \decoder|Ram0~24_combout\ = (!\write_reg~combout\(2) & (!\write_reg~combout\(4) & (\write_reg~combout\(3) & \write_reg~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write_reg~combout\(2),
	datab => \write_reg~combout\(4),
	datac => \write_reg~combout\(3),
	datad => \write_reg~combout\(1),
	combout => \decoder|Ram0~24_combout\);

-- Location: LCCOMB_X18_Y6_N12
\decoder|Ram0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \decoder|Ram0~25_combout\ = (\decoder|Ram0~24_combout\ & !\write_reg~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \decoder|Ram0~24_combout\,
	datad => \write_reg~combout\(0),
	combout => \decoder|Ram0~25_combout\);

-- Location: LCFF_X9_Y8_N25
\register_10|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(0),
	sload => VCC,
	ena => \decoder|Ram0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_10|data_out\(0));

-- Location: LCCOMB_X18_Y6_N10
\decoder|Ram0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \decoder|Ram0~29_combout\ = (\decoder|Ram0~24_combout\ & \write_reg~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \decoder|Ram0~24_combout\,
	datad => \write_reg~combout\(0),
	combout => \decoder|Ram0~29_combout\);

-- Location: LCFF_X9_Y8_N27
\register_11|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(0),
	sload => VCC,
	ena => \decoder|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_11|data_out\(0));

-- Location: LCCOMB_X9_Y8_N24
\read_mux_1|Mux31~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux31~11_combout\ = (\read_reg_1~combout\(1) & ((\read_mux_1|Mux31~10_combout\ & ((\register_11|data_out\(0)))) # (!\read_mux_1|Mux31~10_combout\ & (\register_10|data_out\(0))))) # (!\read_reg_1~combout\(1) & (\read_mux_1|Mux31~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \read_mux_1|Mux31~10_combout\,
	datac => \register_10|data_out\(0),
	datad => \register_11|data_out\(0),
	combout => \read_mux_1|Mux31~11_combout\);

-- Location: LCCOMB_X19_Y6_N6
\decoder|Ram0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \decoder|Ram0~44_combout\ = (\write_reg~combout\(2) & (!\write_reg~combout\(4) & (\write_reg~combout\(3) & \write_reg~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write_reg~combout\(2),
	datab => \write_reg~combout\(4),
	datac => \write_reg~combout\(3),
	datad => \write_reg~combout\(1),
	combout => \decoder|Ram0~44_combout\);

-- Location: LCCOMB_X20_Y6_N22
\decoder|Ram0~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \decoder|Ram0~47_combout\ = (\decoder|Ram0~44_combout\ & \write_reg~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \decoder|Ram0~44_combout\,
	datac => \write_reg~combout\(0),
	combout => \decoder|Ram0~47_combout\);

-- Location: LCFF_X15_Y9_N3
\register_15|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(0),
	sload => VCC,
	ena => \decoder|Ram0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_15|data_out\(0));

-- Location: LCCOMB_X20_Y6_N8
\decoder|Ram0~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \decoder|Ram0~43_combout\ = (\decoder|Ram0~42_combout\ & \write_reg~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \decoder|Ram0~42_combout\,
	datac => \write_reg~combout\(0),
	combout => \decoder|Ram0~43_combout\);

-- Location: LCFF_X15_Y9_N1
\register_13|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(0),
	sload => VCC,
	ena => \decoder|Ram0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_13|data_out\(0));

-- Location: LCCOMB_X15_Y9_N0
\read_mux_1|Mux31~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux31~18_combout\ = (\read_mux_1|Mux31~17_combout\ & ((\register_15|data_out\(0)) # ((!\read_reg_1~combout\(0))))) # (!\read_mux_1|Mux31~17_combout\ & (((\register_13|data_out\(0) & \read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux31~17_combout\,
	datab => \register_15|data_out\(0),
	datac => \register_13|data_out\(0),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux31~18_combout\);

-- Location: LCCOMB_X19_Y6_N24
\decoder|Ram0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \decoder|Ram0~32_combout\ = (\write_reg~combout\(2) & (!\write_reg~combout\(4) & (!\write_reg~combout\(3) & \write_reg~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write_reg~combout\(2),
	datab => \write_reg~combout\(4),
	datac => \write_reg~combout\(3),
	datad => \write_reg~combout\(1),
	combout => \decoder|Ram0~32_combout\);

-- Location: LCCOMB_X18_Y6_N14
\decoder|Ram0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \decoder|Ram0~33_combout\ = (\decoder|Ram0~32_combout\ & !\write_reg~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \decoder|Ram0~32_combout\,
	datad => \write_reg~combout\(0),
	combout => \decoder|Ram0~33_combout\);

-- Location: LCFF_X15_Y7_N1
\register_6|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(0),
	sload => VCC,
	ena => \decoder|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_6|data_out\(0));

-- Location: LCCOMB_X19_Y6_N14
\decoder|Ram0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \decoder|Ram0~30_combout\ = (\write_reg~combout\(2) & (!\write_reg~combout\(4) & (!\write_reg~combout\(3) & !\write_reg~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write_reg~combout\(2),
	datab => \write_reg~combout\(4),
	datac => \write_reg~combout\(3),
	datad => \write_reg~combout\(1),
	combout => \decoder|Ram0~30_combout\);

-- Location: LCCOMB_X18_Y6_N0
\decoder|Ram0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \decoder|Ram0~34_combout\ = (\decoder|Ram0~30_combout\ & !\write_reg~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \decoder|Ram0~30_combout\,
	datad => \write_reg~combout\(0),
	combout => \decoder|Ram0~34_combout\);

-- Location: LCFF_X15_Y8_N11
\register_4|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(0),
	sload => VCC,
	ena => \decoder|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_4|data_out\(0));

-- Location: LCCOMB_X15_Y7_N0
\read_mux_1|Mux31~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux31~12_combout\ = (\read_reg_1~combout\(0) & (\read_reg_1~combout\(1))) # (!\read_reg_1~combout\(0) & ((\read_reg_1~combout\(1) & (\register_6|data_out\(0))) # (!\read_reg_1~combout\(1) & ((\register_4|data_out\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(0),
	datab => \read_reg_1~combout\(1),
	datac => \register_6|data_out\(0),
	datad => \register_4|data_out\(0),
	combout => \read_mux_1|Mux31~12_combout\);

-- Location: LCCOMB_X18_Y6_N28
\decoder|Ram0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \decoder|Ram0~31_combout\ = (\decoder|Ram0~30_combout\ & \write_reg~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \decoder|Ram0~30_combout\,
	datad => \write_reg~combout\(0),
	combout => \decoder|Ram0~31_combout\);

-- Location: LCFF_X15_Y8_N17
\register_5|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(0),
	sload => VCC,
	ena => \decoder|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_5|data_out\(0));

-- Location: LCCOMB_X15_Y8_N16
\read_mux_1|Mux31~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux31~13_combout\ = (\read_mux_1|Mux31~12_combout\ & ((\register_7|data_out\(0)) # ((!\read_reg_1~combout\(0))))) # (!\read_mux_1|Mux31~12_combout\ & (((\register_5|data_out\(0) & \read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_7|data_out\(0),
	datab => \read_mux_1|Mux31~12_combout\,
	datac => \register_5|data_out\(0),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux31~13_combout\);

-- Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\read_reg_1[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_read_reg_1(2),
	combout => \read_reg_1~combout\(2));

-- Location: LCCOMB_X12_Y6_N24
\read_mux_1|Mux31~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux31~16_combout\ = (\read_reg_1~combout\(2) & (((\read_mux_1|Mux31~13_combout\) # (\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & (\read_mux_1|Mux31~15_combout\ & ((!\read_reg_1~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux31~15_combout\,
	datab => \read_mux_1|Mux31~13_combout\,
	datac => \read_reg_1~combout\(2),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux31~16_combout\);

-- Location: LCCOMB_X10_Y10_N0
\read_mux_1|Mux31~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux31~19_combout\ = (\read_reg_1~combout\(3) & ((\read_mux_1|Mux31~16_combout\ & ((\read_mux_1|Mux31~18_combout\))) # (!\read_mux_1|Mux31~16_combout\ & (\read_mux_1|Mux31~11_combout\)))) # (!\read_reg_1~combout\(3) & 
-- (((\read_mux_1|Mux31~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(3),
	datab => \read_mux_1|Mux31~11_combout\,
	datac => \read_mux_1|Mux31~18_combout\,
	datad => \read_mux_1|Mux31~16_combout\,
	combout => \read_mux_1|Mux31~19_combout\);

-- Location: LCCOMB_X10_Y10_N26
\read_mux_1|Mux31~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux31~20_combout\ = (\read_reg_1~combout\(4) & (\read_mux_1|Mux31~9_combout\)) # (!\read_reg_1~combout\(4) & ((\read_mux_1|Mux31~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \read_reg_1~combout\(4),
	datac => \read_mux_1|Mux31~9_combout\,
	datad => \read_mux_1|Mux31~19_combout\,
	combout => \read_mux_1|Mux31~20_combout\);

-- Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\write_data[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_write_data(1),
	combout => \write_data~combout\(1));

-- Location: PIN_L14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\write_reg[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_write_reg(2),
	combout => \write_reg~combout\(2));

-- Location: LCCOMB_X20_Y6_N26
\decoder|Ram0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \decoder|Ram0~38_combout\ = (!\write_reg~combout\(4) & (!\write_reg~combout\(3) & (!\write_reg~combout\(2) & !\write_reg~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write_reg~combout\(4),
	datab => \write_reg~combout\(3),
	datac => \write_reg~combout\(2),
	datad => \write_reg~combout\(1),
	combout => \decoder|Ram0~38_combout\);

-- Location: LCCOMB_X20_Y6_N6
\decoder|Ram0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \decoder|Ram0~40_combout\ = (\decoder|Ram0~38_combout\ & !\write_reg~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \decoder|Ram0~38_combout\,
	datac => \write_reg~combout\(0),
	combout => \decoder|Ram0~40_combout\);

-- Location: LCFF_X5_Y5_N17
\register_0|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(1),
	sload => VCC,
	ena => \decoder|Ram0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_0|data_out\(1));

-- Location: LCCOMB_X19_Y6_N26
\decoder|Ram0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \decoder|Ram0~36_combout\ = (!\write_reg~combout\(2) & (!\write_reg~combout\(4) & (!\write_reg~combout\(3) & \write_reg~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write_reg~combout\(2),
	datab => \write_reg~combout\(4),
	datac => \write_reg~combout\(3),
	datad => \write_reg~combout\(1),
	combout => \decoder|Ram0~36_combout\);

-- Location: LCCOMB_X18_Y6_N4
\decoder|Ram0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \decoder|Ram0~37_combout\ = (\decoder|Ram0~36_combout\ & !\write_reg~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \decoder|Ram0~36_combout\,
	datad => \write_reg~combout\(0),
	combout => \decoder|Ram0~37_combout\);

-- Location: LCFF_X6_Y5_N25
\register_2|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(1),
	sload => VCC,
	ena => \decoder|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_2|data_out\(1));

-- Location: LCCOMB_X6_Y5_N24
\read_mux_1|Mux30~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux30~14_combout\ = (\read_reg_1~combout\(1) & (((\register_2|data_out\(1)) # (\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & (\register_0|data_out\(1) & ((!\read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \register_0|data_out\(1),
	datac => \register_2|data_out\(1),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux30~14_combout\);

-- Location: LCCOMB_X20_Y6_N20
\decoder|Ram0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \decoder|Ram0~39_combout\ = (\decoder|Ram0~38_combout\ & \write_reg~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \decoder|Ram0~38_combout\,
	datac => \write_reg~combout\(0),
	combout => \decoder|Ram0~39_combout\);

-- Location: LCFF_X9_Y9_N1
\register_1|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(1),
	sload => VCC,
	ena => \decoder|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_1|data_out\(1));

-- Location: LCCOMB_X18_Y6_N22
\decoder|Ram0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \decoder|Ram0~41_combout\ = (\decoder|Ram0~36_combout\ & \write_reg~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \decoder|Ram0~36_combout\,
	datad => \write_reg~combout\(0),
	combout => \decoder|Ram0~41_combout\);

-- Location: LCFF_X9_Y9_N3
\register_3|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(1),
	sload => VCC,
	ena => \decoder|Ram0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_3|data_out\(1));

-- Location: LCCOMB_X9_Y9_N0
\read_mux_1|Mux30~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux30~15_combout\ = (\read_reg_1~combout\(0) & ((\read_mux_1|Mux30~14_combout\ & ((\register_3|data_out\(1)))) # (!\read_mux_1|Mux30~14_combout\ & (\register_1|data_out\(1))))) # (!\read_reg_1~combout\(0) & (\read_mux_1|Mux30~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(0),
	datab => \read_mux_1|Mux30~14_combout\,
	datac => \register_1|data_out\(1),
	datad => \register_3|data_out\(1),
	combout => \read_mux_1|Mux30~15_combout\);

-- Location: LCFF_X9_Y6_N1
\register_10|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(1),
	sload => VCC,
	ena => \decoder|Ram0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_10|data_out\(1));

-- Location: LCCOMB_X9_Y6_N0
\read_mux_1|Mux30~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux30~12_combout\ = (\read_reg_1~combout\(1) & (((\register_10|data_out\(1)) # (\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & (\register_8|data_out\(1) & ((!\read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_8|data_out\(1),
	datab => \read_reg_1~combout\(1),
	datac => \register_10|data_out\(1),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux30~12_combout\);

-- Location: LCFF_X9_Y7_N25
\register_9|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(1),
	sload => VCC,
	ena => \decoder|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_9|data_out\(1));

-- Location: LCFF_X9_Y7_N11
\register_11|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(1),
	sload => VCC,
	ena => \decoder|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_11|data_out\(1));

-- Location: LCCOMB_X9_Y7_N24
\read_mux_1|Mux30~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux30~13_combout\ = (\read_reg_1~combout\(0) & ((\read_mux_1|Mux30~12_combout\ & ((\register_11|data_out\(1)))) # (!\read_mux_1|Mux30~12_combout\ & (\register_9|data_out\(1))))) # (!\read_reg_1~combout\(0) & (\read_mux_1|Mux30~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(0),
	datab => \read_mux_1|Mux30~12_combout\,
	datac => \register_9|data_out\(1),
	datad => \register_11|data_out\(1),
	combout => \read_mux_1|Mux30~13_combout\);

-- Location: LCCOMB_X9_Y10_N18
\read_mux_1|Mux30~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux30~16_combout\ = (\read_reg_1~combout\(2) & (((\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & ((\read_reg_1~combout\(3) & ((\read_mux_1|Mux30~13_combout\))) # (!\read_reg_1~combout\(3) & (\read_mux_1|Mux30~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \read_mux_1|Mux30~15_combout\,
	datac => \read_mux_1|Mux30~13_combout\,
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux30~16_combout\);

-- Location: LCFF_X15_Y12_N1
\register_6|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(1),
	sload => VCC,
	ena => \decoder|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_6|data_out\(1));

-- Location: LCCOMB_X18_Y6_N26
\decoder|Ram0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \decoder|Ram0~35_combout\ = (\decoder|Ram0~32_combout\ & \write_reg~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \decoder|Ram0~32_combout\,
	datad => \write_reg~combout\(0),
	combout => \decoder|Ram0~35_combout\);

-- Location: LCFF_X15_Y12_N27
\register_7|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(1),
	sload => VCC,
	ena => \decoder|Ram0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_7|data_out\(1));

-- Location: LCCOMB_X15_Y12_N0
\read_mux_1|Mux30~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux30~11_combout\ = (\read_mux_1|Mux30~10_combout\ & (((\register_7|data_out\(1))) # (!\read_reg_1~combout\(1)))) # (!\read_mux_1|Mux30~10_combout\ & (\read_reg_1~combout\(1) & (\register_6|data_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux30~10_combout\,
	datab => \read_reg_1~combout\(1),
	datac => \register_6|data_out\(1),
	datad => \register_7|data_out\(1),
	combout => \read_mux_1|Mux30~11_combout\);

-- Location: LCCOMB_X9_Y10_N28
\read_mux_1|Mux30~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux30~19_combout\ = (\read_mux_1|Mux30~16_combout\ & ((\read_mux_1|Mux30~18_combout\) # ((!\read_reg_1~combout\(2))))) # (!\read_mux_1|Mux30~16_combout\ & (((\read_reg_1~combout\(2) & \read_mux_1|Mux30~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux30~18_combout\,
	datab => \read_mux_1|Mux30~16_combout\,
	datac => \read_reg_1~combout\(2),
	datad => \read_mux_1|Mux30~11_combout\,
	combout => \read_mux_1|Mux30~19_combout\);

-- Location: LCCOMB_X19_Y6_N0
\decoder|Ram0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \decoder|Ram0~17_combout\ = (\decoder|Ram0~8_combout\ & !\write_reg~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \decoder|Ram0~8_combout\,
	datad => \write_reg~combout\(0),
	combout => \decoder|Ram0~17_combout\);

-- Location: LCFF_X20_Y8_N17
\register_24|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(1),
	sload => VCC,
	ena => \decoder|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_24|data_out\(1));

-- Location: LCCOMB_X18_Y6_N2
\decoder|Ram0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \decoder|Ram0~19_combout\ = (\decoder|Ram0~14_combout\ & !\write_reg~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \decoder|Ram0~14_combout\,
	datad => \write_reg~combout\(0),
	combout => \decoder|Ram0~19_combout\);

-- Location: LCFF_X20_Y8_N27
\register_28|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(1),
	sload => VCC,
	ena => \decoder|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_28|data_out\(1));

-- Location: LCCOMB_X20_Y8_N16
\read_mux_1|Mux30~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux30~5_combout\ = (\read_mux_1|Mux30~4_combout\ & (((\register_28|data_out\(1))) # (!\read_reg_1~combout\(3)))) # (!\read_mux_1|Mux30~4_combout\ & (\read_reg_1~combout\(3) & (\register_24|data_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux30~4_combout\,
	datab => \read_reg_1~combout\(3),
	datac => \register_24|data_out\(1),
	datad => \register_28|data_out\(1),
	combout => \read_mux_1|Mux30~5_combout\);

-- Location: LCCOMB_X9_Y10_N22
\read_mux_1|Mux30~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux30~6_combout\ = (\read_reg_1~combout\(1) & ((\read_mux_1|Mux30~3_combout\) # ((\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & (((\read_mux_1|Mux30~5_combout\ & !\read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux30~3_combout\,
	datab => \read_reg_1~combout\(1),
	datac => \read_mux_1|Mux30~5_combout\,
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux30~6_combout\);

-- Location: LCCOMB_X19_Y6_N10
\decoder|Ram0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \decoder|Ram0~10_combout\ = (\write_reg~combout\(2) & (\write_reg~combout\(4) & (!\write_reg~combout\(3) & !\write_reg~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write_reg~combout\(2),
	datab => \write_reg~combout\(4),
	datac => \write_reg~combout\(3),
	datad => \write_reg~combout\(1),
	combout => \decoder|Ram0~10_combout\);

-- Location: LCCOMB_X18_Y6_N8
\decoder|Ram0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \decoder|Ram0~11_combout\ = (\decoder|Ram0~10_combout\ & \write_reg~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \decoder|Ram0~10_combout\,
	datad => \write_reg~combout\(0),
	combout => \decoder|Ram0~11_combout\);

-- Location: LCFF_X10_Y2_N25
\register_21|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(1),
	sload => VCC,
	ena => \decoder|Ram0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_21|data_out\(1));

-- Location: LCFF_X14_Y2_N17
\register_29|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(1),
	sload => VCC,
	ena => \decoder|Ram0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_29|data_out\(1));

-- Location: LCCOMB_X10_Y2_N24
\read_mux_1|Mux30~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux30~1_combout\ = (\read_mux_1|Mux30~0_combout\ & (((\register_29|data_out\(1))) # (!\read_reg_1~combout\(2)))) # (!\read_mux_1|Mux30~0_combout\ & (\read_reg_1~combout\(2) & (\register_21|data_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux30~0_combout\,
	datab => \read_reg_1~combout\(2),
	datac => \register_21|data_out\(1),
	datad => \register_29|data_out\(1),
	combout => \read_mux_1|Mux30~1_combout\);

-- Location: LCCOMB_X20_Y6_N12
\decoder|Ram0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \decoder|Ram0~21_combout\ = (\decoder|Ram0~0_combout\ & \write_reg~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \decoder|Ram0~0_combout\,
	datac => \write_reg~combout\(0),
	combout => \decoder|Ram0~21_combout\);

-- Location: LCFF_X13_Y12_N17
\register_23|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(1),
	sload => VCC,
	ena => \decoder|Ram0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_23|data_out\(1));

-- Location: LCCOMB_X19_Y6_N28
\decoder|Ram0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \decoder|Ram0~4_combout\ = (!\write_reg~combout\(2) & (\write_reg~combout\(4) & (!\write_reg~combout\(3) & \write_reg~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write_reg~combout\(2),
	datab => \write_reg~combout\(4),
	datac => \write_reg~combout\(3),
	datad => \write_reg~combout\(1),
	combout => \decoder|Ram0~4_combout\);

-- Location: LCCOMB_X20_Y6_N30
\decoder|Ram0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \decoder|Ram0~22_combout\ = (\decoder|Ram0~4_combout\ & \write_reg~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \decoder|Ram0~4_combout\,
	datac => \write_reg~combout\(0),
	combout => \decoder|Ram0~22_combout\);

-- Location: LCFF_X21_Y12_N27
\register_19|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(1),
	sload => VCC,
	ena => \decoder|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_19|data_out\(1));

-- Location: LCFF_X21_Y12_N9
\register_27|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(1),
	sload => VCC,
	ena => \decoder|Ram0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_27|data_out\(1));

-- Location: LCCOMB_X21_Y12_N8
\read_mux_1|Mux30~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux30~7_combout\ = (\read_reg_1~combout\(2) & (((\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & ((\read_reg_1~combout\(3) & ((\register_27|data_out\(1)))) # (!\read_reg_1~combout\(3) & (\register_19|data_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \register_19|data_out\(1),
	datac => \register_27|data_out\(1),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux30~7_combout\);

-- Location: LCCOMB_X13_Y12_N16
\read_mux_1|Mux30~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux30~8_combout\ = (\read_reg_1~combout\(2) & ((\read_mux_1|Mux30~7_combout\ & (\register_31|data_out\(1))) # (!\read_mux_1|Mux30~7_combout\ & ((\register_23|data_out\(1)))))) # (!\read_reg_1~combout\(2) & (((\read_mux_1|Mux30~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_31|data_out\(1),
	datab => \read_reg_1~combout\(2),
	datac => \register_23|data_out\(1),
	datad => \read_mux_1|Mux30~7_combout\,
	combout => \read_mux_1|Mux30~8_combout\);

-- Location: LCCOMB_X9_Y10_N16
\read_mux_1|Mux30~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux30~9_combout\ = (\read_reg_1~combout\(0) & ((\read_mux_1|Mux30~6_combout\ & ((\read_mux_1|Mux30~8_combout\))) # (!\read_mux_1|Mux30~6_combout\ & (\read_mux_1|Mux30~1_combout\)))) # (!\read_reg_1~combout\(0) & (\read_mux_1|Mux30~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(0),
	datab => \read_mux_1|Mux30~6_combout\,
	datac => \read_mux_1|Mux30~1_combout\,
	datad => \read_mux_1|Mux30~8_combout\,
	combout => \read_mux_1|Mux30~9_combout\);

-- Location: LCCOMB_X9_Y10_N6
\read_mux_1|Mux30~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux30~20_combout\ = (\read_reg_1~combout\(4) & ((\read_mux_1|Mux30~9_combout\))) # (!\read_reg_1~combout\(4) & (\read_mux_1|Mux30~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(4),
	datab => \read_mux_1|Mux30~19_combout\,
	datac => \read_mux_1|Mux30~9_combout\,
	combout => \read_mux_1|Mux30~20_combout\);

-- Location: PIN_M16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\write_data[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_write_data(2),
	combout => \write_data~combout\(2));

-- Location: LCCOMB_X20_Y6_N4
\decoder|Ram0~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \decoder|Ram0~46_combout\ = (\decoder|Ram0~42_combout\ & !\write_reg~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \decoder|Ram0~42_combout\,
	datac => \write_reg~combout\(0),
	combout => \decoder|Ram0~46_combout\);

-- Location: LCFF_X14_Y9_N15
\register_12|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(2),
	sload => VCC,
	ena => \decoder|Ram0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_12|data_out\(2));

-- Location: LCCOMB_X20_Y6_N18
\decoder|Ram0~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \decoder|Ram0~45_combout\ = (\decoder|Ram0~44_combout\ & !\write_reg~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \decoder|Ram0~44_combout\,
	datac => \write_reg~combout\(0),
	combout => \decoder|Ram0~45_combout\);

-- Location: LCFF_X14_Y9_N5
\register_14|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(2),
	sload => VCC,
	ena => \decoder|Ram0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_14|data_out\(2));

-- Location: LCCOMB_X14_Y9_N4
\read_mux_1|Mux29~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux29~17_combout\ = (\read_reg_1~combout\(0) & (((\read_reg_1~combout\(1))))) # (!\read_reg_1~combout\(0) & ((\read_reg_1~combout\(1) & ((\register_14|data_out\(2)))) # (!\read_reg_1~combout\(1) & (\register_12|data_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(0),
	datab => \register_12|data_out\(2),
	datac => \register_14|data_out\(2),
	datad => \read_reg_1~combout\(1),
	combout => \read_mux_1|Mux29~17_combout\);

-- Location: LCFF_X15_Y9_N13
\register_13|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(2),
	sload => VCC,
	ena => \decoder|Ram0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_13|data_out\(2));

-- Location: LCCOMB_X15_Y9_N12
\read_mux_1|Mux29~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux29~18_combout\ = (\read_mux_1|Mux29~17_combout\ & ((\register_15|data_out\(2)) # ((!\read_reg_1~combout\(0))))) # (!\read_mux_1|Mux29~17_combout\ & (((\register_13|data_out\(2) & \read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_15|data_out\(2),
	datab => \read_mux_1|Mux29~17_combout\,
	datac => \register_13|data_out\(2),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux29~18_combout\);

-- Location: LCFF_X8_Y6_N19
\register_11|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(2),
	sload => VCC,
	ena => \decoder|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_11|data_out\(2));

-- Location: LCFF_X9_Y6_N29
\register_10|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(2),
	sload => VCC,
	ena => \decoder|Ram0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_10|data_out\(2));

-- Location: LCFF_X6_Y6_N13
\register_8|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(2),
	sload => VCC,
	ena => \decoder|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_8|data_out\(2));

-- Location: LCFF_X8_Y6_N25
\register_9|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(2),
	sload => VCC,
	ena => \decoder|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_9|data_out\(2));

-- Location: LCCOMB_X8_Y6_N24
\read_mux_1|Mux29~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux29~10_combout\ = (\read_reg_1~combout\(1) & (((\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & ((\read_reg_1~combout\(0) & ((\register_9|data_out\(2)))) # (!\read_reg_1~combout\(0) & (\register_8|data_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \register_8|data_out\(2),
	datac => \register_9|data_out\(2),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux29~10_combout\);

-- Location: LCCOMB_X9_Y6_N28
\read_mux_1|Mux29~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux29~11_combout\ = (\read_reg_1~combout\(1) & ((\read_mux_1|Mux29~10_combout\ & (\register_11|data_out\(2))) # (!\read_mux_1|Mux29~10_combout\ & ((\register_10|data_out\(2)))))) # (!\read_reg_1~combout\(1) & 
-- (((\read_mux_1|Mux29~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \register_11|data_out\(2),
	datac => \register_10|data_out\(2),
	datad => \read_mux_1|Mux29~10_combout\,
	combout => \read_mux_1|Mux29~11_combout\);

-- Location: LCCOMB_X9_Y10_N30
\read_mux_1|Mux29~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux29~19_combout\ = (\read_mux_1|Mux29~16_combout\ & ((\read_mux_1|Mux29~18_combout\) # ((!\read_reg_1~combout\(3))))) # (!\read_mux_1|Mux29~16_combout\ & (((\read_mux_1|Mux29~11_combout\ & \read_reg_1~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux29~16_combout\,
	datab => \read_mux_1|Mux29~18_combout\,
	datac => \read_mux_1|Mux29~11_combout\,
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux29~19_combout\);

-- Location: LCFF_X22_Y11_N17
\register_27|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(2),
	sload => VCC,
	ena => \decoder|Ram0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_27|data_out\(2));

-- Location: LCFF_X22_Y3_N25
\register_31|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(2),
	sload => VCC,
	ena => \decoder|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_31|data_out\(2));

-- Location: LCCOMB_X22_Y11_N16
\read_mux_1|Mux29~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux29~8_combout\ = (\read_mux_1|Mux29~7_combout\ & (((\register_31|data_out\(2))) # (!\read_reg_1~combout\(3)))) # (!\read_mux_1|Mux29~7_combout\ & (\read_reg_1~combout\(3) & (\register_27|data_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux29~7_combout\,
	datab => \read_reg_1~combout\(3),
	datac => \register_27|data_out\(2),
	datad => \register_31|data_out\(2),
	combout => \read_mux_1|Mux29~8_combout\);

-- Location: LCFF_X8_Y8_N29
\register_28|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(2),
	sload => VCC,
	ena => \decoder|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_28|data_out\(2));

-- Location: LCCOMB_X18_Y6_N30
\decoder|Ram0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \decoder|Ram0~16_combout\ = (\decoder|Ram0~10_combout\ & !\write_reg~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \decoder|Ram0~10_combout\,
	datad => \write_reg~combout\(0),
	combout => \decoder|Ram0~16_combout\);

-- Location: LCFF_X7_Y8_N17
\register_20|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(2),
	sload => VCC,
	ena => \decoder|Ram0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_20|data_out\(2));

-- Location: LCFF_X8_Y3_N1
\register_24|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(2),
	sload => VCC,
	ena => \decoder|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_24|data_out\(2));

-- Location: LCCOMB_X8_Y3_N0
\read_mux_1|Mux29~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux29~4_combout\ = (\read_reg_1~combout\(2) & (((\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & ((\read_reg_1~combout\(3) & ((\register_24|data_out\(2)))) # (!\read_reg_1~combout\(3) & (\register_16|data_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_16|data_out\(2),
	datab => \read_reg_1~combout\(2),
	datac => \register_24|data_out\(2),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux29~4_combout\);

-- Location: LCCOMB_X7_Y8_N16
\read_mux_1|Mux29~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux29~5_combout\ = (\read_reg_1~combout\(2) & ((\read_mux_1|Mux29~4_combout\ & (\register_28|data_out\(2))) # (!\read_mux_1|Mux29~4_combout\ & ((\register_20|data_out\(2)))))) # (!\read_reg_1~combout\(2) & (((\read_mux_1|Mux29~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \register_28|data_out\(2),
	datac => \register_20|data_out\(2),
	datad => \read_mux_1|Mux29~4_combout\,
	combout => \read_mux_1|Mux29~5_combout\);

-- Location: LCCOMB_X7_Y11_N18
\read_mux_1|Mux29~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux29~6_combout\ = (\read_reg_1~combout\(1) & (((\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & ((\read_reg_1~combout\(0) & (\read_mux_1|Mux29~3_combout\)) # (!\read_reg_1~combout\(0) & ((\read_mux_1|Mux29~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux29~3_combout\,
	datab => \read_reg_1~combout\(1),
	datac => \read_reg_1~combout\(0),
	datad => \read_mux_1|Mux29~5_combout\,
	combout => \read_mux_1|Mux29~6_combout\);

-- Location: LCCOMB_X7_Y11_N28
\read_mux_1|Mux29~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux29~9_combout\ = (\read_reg_1~combout\(1) & ((\read_mux_1|Mux29~6_combout\ & ((\read_mux_1|Mux29~8_combout\))) # (!\read_mux_1|Mux29~6_combout\ & (\read_mux_1|Mux29~1_combout\)))) # (!\read_reg_1~combout\(1) & 
-- (((\read_mux_1|Mux29~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux29~1_combout\,
	datab => \read_reg_1~combout\(1),
	datac => \read_mux_1|Mux29~8_combout\,
	datad => \read_mux_1|Mux29~6_combout\,
	combout => \read_mux_1|Mux29~9_combout\);

-- Location: LCCOMB_X9_Y10_N8
\read_mux_1|Mux29~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux29~20_combout\ = (\read_reg_1~combout\(4) & ((\read_mux_1|Mux29~9_combout\))) # (!\read_reg_1~combout\(4) & (\read_mux_1|Mux29~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(4),
	datab => \read_mux_1|Mux29~19_combout\,
	datac => \read_mux_1|Mux29~9_combout\,
	combout => \read_mux_1|Mux29~20_combout\);

-- Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\write_data[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_write_data(3),
	combout => \write_data~combout\(3));

-- Location: LCCOMB_X20_Y6_N14
\decoder|Ram0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \decoder|Ram0~7_combout\ = (!\write_reg~combout\(0) & \decoder|Ram0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \write_reg~combout\(0),
	datad => \decoder|Ram0~6_combout\,
	combout => \decoder|Ram0~7_combout\);

-- Location: LCFF_X15_Y6_N3
\register_30|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(3),
	sload => VCC,
	ena => \decoder|Ram0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_30|data_out\(3));

-- Location: LCCOMB_X20_Y6_N2
\decoder|Ram0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \decoder|Ram0~3_combout\ = (\decoder|Ram0~2_combout\ & !\write_reg~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \decoder|Ram0~2_combout\,
	datac => \write_reg~combout\(0),
	combout => \decoder|Ram0~3_combout\);

-- Location: LCFF_X15_Y6_N1
\register_26|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(3),
	sload => VCC,
	ena => \decoder|Ram0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_26|data_out\(3));

-- Location: LCCOMB_X20_Y6_N28
\decoder|Ram0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \decoder|Ram0~5_combout\ = (\decoder|Ram0~4_combout\ & !\write_reg~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \decoder|Ram0~4_combout\,
	datac => \write_reg~combout\(0),
	combout => \decoder|Ram0~5_combout\);

-- Location: LCFF_X15_Y10_N27
\register_18|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(3),
	sload => VCC,
	ena => \decoder|Ram0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_18|data_out\(3));

-- Location: LCCOMB_X20_Y6_N24
\decoder|Ram0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \decoder|Ram0~1_combout\ = (\decoder|Ram0~0_combout\ & !\write_reg~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \decoder|Ram0~0_combout\,
	datac => \write_reg~combout\(0),
	combout => \decoder|Ram0~1_combout\);

-- Location: LCFF_X15_Y10_N17
\register_22|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(3),
	sload => VCC,
	ena => \decoder|Ram0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_22|data_out\(3));

-- Location: LCCOMB_X15_Y10_N16
\read_mux_1|Mux28~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux28~2_combout\ = (\read_reg_1~combout\(2) & (((\register_22|data_out\(3)) # (\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & (\register_18|data_out\(3) & ((!\read_reg_1~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \register_18|data_out\(3),
	datac => \register_22|data_out\(3),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux28~2_combout\);

-- Location: LCCOMB_X15_Y6_N0
\read_mux_1|Mux28~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux28~3_combout\ = (\read_reg_1~combout\(3) & ((\read_mux_1|Mux28~2_combout\ & (\register_30|data_out\(3))) # (!\read_mux_1|Mux28~2_combout\ & ((\register_26|data_out\(3)))))) # (!\read_reg_1~combout\(3) & (((\read_mux_1|Mux28~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(3),
	datab => \register_30|data_out\(3),
	datac => \register_26|data_out\(3),
	datad => \read_mux_1|Mux28~2_combout\,
	combout => \read_mux_1|Mux28~3_combout\);

-- Location: LCFF_X20_Y8_N13
\register_24|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(3),
	sload => VCC,
	ena => \decoder|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_24|data_out\(3));

-- Location: LCFF_X21_Y8_N13
\register_20|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(3),
	sload => VCC,
	ena => \decoder|Ram0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_20|data_out\(3));

-- Location: LCCOMB_X19_Y6_N20
\decoder|Ram0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \decoder|Ram0~12_combout\ = (!\write_reg~combout\(2) & (\write_reg~combout\(4) & (!\write_reg~combout\(3) & !\write_reg~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write_reg~combout\(2),
	datab => \write_reg~combout\(4),
	datac => \write_reg~combout\(3),
	datad => \write_reg~combout\(1),
	combout => \decoder|Ram0~12_combout\);

-- Location: LCCOMB_X18_Y6_N16
\decoder|Ram0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \decoder|Ram0~18_combout\ = (\decoder|Ram0~12_combout\ & !\write_reg~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \decoder|Ram0~12_combout\,
	datad => \write_reg~combout\(0),
	combout => \decoder|Ram0~18_combout\);

-- Location: LCFF_X21_Y8_N23
\register_16|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(3),
	sload => VCC,
	ena => \decoder|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_16|data_out\(3));

-- Location: LCCOMB_X21_Y8_N12
\read_mux_1|Mux28~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux28~4_combout\ = (\read_reg_1~combout\(2) & ((\read_reg_1~combout\(3)) # ((\register_20|data_out\(3))))) # (!\read_reg_1~combout\(2) & (!\read_reg_1~combout\(3) & ((\register_16|data_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \read_reg_1~combout\(3),
	datac => \register_20|data_out\(3),
	datad => \register_16|data_out\(3),
	combout => \read_mux_1|Mux28~4_combout\);

-- Location: LCCOMB_X20_Y8_N12
\read_mux_1|Mux28~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux28~5_combout\ = (\read_reg_1~combout\(3) & ((\read_mux_1|Mux28~4_combout\ & (\register_28|data_out\(3))) # (!\read_mux_1|Mux28~4_combout\ & ((\register_24|data_out\(3)))))) # (!\read_reg_1~combout\(3) & (((\read_mux_1|Mux28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_28|data_out\(3),
	datab => \read_reg_1~combout\(3),
	datac => \register_24|data_out\(3),
	datad => \read_mux_1|Mux28~4_combout\,
	combout => \read_mux_1|Mux28~5_combout\);

-- Location: LCCOMB_X12_Y9_N28
\read_mux_1|Mux28~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux28~6_combout\ = (\read_reg_1~combout\(1) & ((\read_mux_1|Mux28~3_combout\) # ((\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & (((!\read_reg_1~combout\(0) & \read_mux_1|Mux28~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \read_mux_1|Mux28~3_combout\,
	datac => \read_reg_1~combout\(0),
	datad => \read_mux_1|Mux28~5_combout\,
	combout => \read_mux_1|Mux28~6_combout\);

-- Location: LCFF_X13_Y12_N21
\register_23|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(3),
	sload => VCC,
	ena => \decoder|Ram0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_23|data_out\(3));

-- Location: LCFF_X21_Y12_N31
\register_19|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(3),
	sload => VCC,
	ena => \decoder|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_19|data_out\(3));

-- Location: LCFF_X21_Y12_N5
\register_27|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(3),
	sload => VCC,
	ena => \decoder|Ram0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_27|data_out\(3));

-- Location: LCCOMB_X21_Y12_N4
\read_mux_1|Mux28~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux28~7_combout\ = (\read_reg_1~combout\(2) & (((\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & ((\read_reg_1~combout\(3) & ((\register_27|data_out\(3)))) # (!\read_reg_1~combout\(3) & (\register_19|data_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \register_19|data_out\(3),
	datac => \register_27|data_out\(3),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux28~7_combout\);

-- Location: LCCOMB_X13_Y12_N20
\read_mux_1|Mux28~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux28~8_combout\ = (\read_reg_1~combout\(2) & ((\read_mux_1|Mux28~7_combout\ & (\register_31|data_out\(3))) # (!\read_mux_1|Mux28~7_combout\ & ((\register_23|data_out\(3)))))) # (!\read_reg_1~combout\(2) & (((\read_mux_1|Mux28~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_31|data_out\(3),
	datab => \read_reg_1~combout\(2),
	datac => \register_23|data_out\(3),
	datad => \read_mux_1|Mux28~7_combout\,
	combout => \read_mux_1|Mux28~8_combout\);

-- Location: LCCOMB_X12_Y9_N6
\read_mux_1|Mux28~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux28~9_combout\ = (\read_mux_1|Mux28~6_combout\ & (((\read_mux_1|Mux28~8_combout\) # (!\read_reg_1~combout\(0))))) # (!\read_mux_1|Mux28~6_combout\ & (\read_mux_1|Mux28~1_combout\ & (\read_reg_1~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux28~1_combout\,
	datab => \read_mux_1|Mux28~6_combout\,
	datac => \read_reg_1~combout\(0),
	datad => \read_mux_1|Mux28~8_combout\,
	combout => \read_mux_1|Mux28~9_combout\);

-- Location: LCFF_X9_Y6_N31
\register_10|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(3),
	sload => VCC,
	ena => \decoder|Ram0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_10|data_out\(3));

-- Location: LCCOMB_X9_Y6_N30
\read_mux_1|Mux28~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux28~12_combout\ = (\read_reg_1~combout\(1) & (((\register_10|data_out\(3)) # (\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & (\register_8|data_out\(3) & ((!\read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_8|data_out\(3),
	datab => \read_reg_1~combout\(1),
	datac => \register_10|data_out\(3),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux28~12_combout\);

-- Location: LCFF_X9_Y7_N13
\register_9|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(3),
	sload => VCC,
	ena => \decoder|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_9|data_out\(3));

-- Location: LCFF_X9_Y7_N31
\register_11|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(3),
	sload => VCC,
	ena => \decoder|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_11|data_out\(3));

-- Location: LCCOMB_X9_Y7_N12
\read_mux_1|Mux28~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux28~13_combout\ = (\read_reg_1~combout\(0) & ((\read_mux_1|Mux28~12_combout\ & ((\register_11|data_out\(3)))) # (!\read_mux_1|Mux28~12_combout\ & (\register_9|data_out\(3))))) # (!\read_reg_1~combout\(0) & (\read_mux_1|Mux28~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(0),
	datab => \read_mux_1|Mux28~12_combout\,
	datac => \register_9|data_out\(3),
	datad => \register_11|data_out\(3),
	combout => \read_mux_1|Mux28~13_combout\);

-- Location: LCCOMB_X12_Y9_N8
\read_mux_1|Mux28~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux28~16_combout\ = (\read_reg_1~combout\(2) & (((\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & ((\read_reg_1~combout\(3) & ((\read_mux_1|Mux28~13_combout\))) # (!\read_reg_1~combout\(3) & (\read_mux_1|Mux28~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux28~15_combout\,
	datab => \read_reg_1~combout\(2),
	datac => \read_reg_1~combout\(3),
	datad => \read_mux_1|Mux28~13_combout\,
	combout => \read_mux_1|Mux28~16_combout\);

-- Location: LCFF_X15_Y12_N15
\register_7|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(3),
	sload => VCC,
	ena => \decoder|Ram0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_7|data_out\(3));

-- Location: LCFF_X15_Y12_N29
\register_6|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(3),
	sload => VCC,
	ena => \decoder|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_6|data_out\(3));

-- Location: LCCOMB_X15_Y12_N28
\read_mux_1|Mux28~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux28~11_combout\ = (\read_mux_1|Mux28~10_combout\ & ((\register_7|data_out\(3)) # ((!\read_reg_1~combout\(1))))) # (!\read_mux_1|Mux28~10_combout\ & (((\register_6|data_out\(3) & \read_reg_1~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux28~10_combout\,
	datab => \register_7|data_out\(3),
	datac => \register_6|data_out\(3),
	datad => \read_reg_1~combout\(1),
	combout => \read_mux_1|Mux28~11_combout\);

-- Location: LCCOMB_X12_Y9_N2
\read_mux_1|Mux28~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux28~19_combout\ = (\read_mux_1|Mux28~16_combout\ & ((\read_mux_1|Mux28~18_combout\) # ((!\read_reg_1~combout\(2))))) # (!\read_mux_1|Mux28~16_combout\ & (((\read_reg_1~combout\(2) & \read_mux_1|Mux28~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux28~18_combout\,
	datab => \read_mux_1|Mux28~16_combout\,
	datac => \read_reg_1~combout\(2),
	datad => \read_mux_1|Mux28~11_combout\,
	combout => \read_mux_1|Mux28~19_combout\);

-- Location: LCCOMB_X12_Y9_N12
\read_mux_1|Mux28~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux28~20_combout\ = (\read_reg_1~combout\(4) & (\read_mux_1|Mux28~9_combout\)) # (!\read_reg_1~combout\(4) & ((\read_mux_1|Mux28~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux28~9_combout\,
	datab => \read_mux_1|Mux28~19_combout\,
	datad => \read_reg_1~combout\(4),
	combout => \read_mux_1|Mux28~20_combout\);

-- Location: PIN_P12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\write_data[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_write_data(4),
	combout => \write_data~combout\(4));

-- Location: LCFF_X15_Y9_N19
\register_15|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(4),
	sload => VCC,
	ena => \decoder|Ram0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_15|data_out\(4));

-- Location: LCFF_X15_Y9_N9
\register_13|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(4),
	sload => VCC,
	ena => \decoder|Ram0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_13|data_out\(4));

-- Location: LCCOMB_X15_Y9_N8
\read_mux_1|Mux27~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux27~18_combout\ = (\read_mux_1|Mux27~17_combout\ & ((\register_15|data_out\(4)) # ((!\read_reg_1~combout\(0))))) # (!\read_mux_1|Mux27~17_combout\ & (((\register_13|data_out\(4) & \read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux27~17_combout\,
	datab => \register_15|data_out\(4),
	datac => \register_13|data_out\(4),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux27~18_combout\);

-- Location: LCFF_X18_Y8_N9
\register_7|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(4),
	sload => VCC,
	ena => \decoder|Ram0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_7|data_out\(4));

-- Location: LCFF_X15_Y8_N9
\register_5|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(4),
	sload => VCC,
	ena => \decoder|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_5|data_out\(4));

-- Location: LCCOMB_X15_Y8_N8
\read_mux_1|Mux27~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux27~13_combout\ = (\read_mux_1|Mux27~12_combout\ & ((\register_7|data_out\(4)) # ((!\read_reg_1~combout\(0))))) # (!\read_mux_1|Mux27~12_combout\ & (((\register_5|data_out\(4) & \read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux27~12_combout\,
	datab => \register_7|data_out\(4),
	datac => \register_5|data_out\(4),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux27~13_combout\);

-- Location: LCFF_X19_Y9_N17
\register_1|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(4),
	sload => VCC,
	ena => \decoder|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_1|data_out\(4));

-- Location: LCFF_X19_Y9_N11
\register_0|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(4),
	sload => VCC,
	ena => \decoder|Ram0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_0|data_out\(4));

-- Location: LCCOMB_X19_Y9_N16
\read_mux_1|Mux27~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux27~14_combout\ = (\read_reg_1~combout\(0) & ((\read_reg_1~combout\(1)) # ((\register_1|data_out\(4))))) # (!\read_reg_1~combout\(0) & (!\read_reg_1~combout\(1) & ((\register_0|data_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(0),
	datab => \read_reg_1~combout\(1),
	datac => \register_1|data_out\(4),
	datad => \register_0|data_out\(4),
	combout => \read_mux_1|Mux27~14_combout\);

-- Location: LCFF_X20_Y9_N9
\register_2|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(4),
	sload => VCC,
	ena => \decoder|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_2|data_out\(4));

-- Location: LCFF_X20_Y9_N27
\register_3|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(4),
	sload => VCC,
	ena => \decoder|Ram0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_3|data_out\(4));

-- Location: LCCOMB_X20_Y9_N8
\read_mux_1|Mux27~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux27~15_combout\ = (\read_reg_1~combout\(1) & ((\read_mux_1|Mux27~14_combout\ & ((\register_3|data_out\(4)))) # (!\read_mux_1|Mux27~14_combout\ & (\register_2|data_out\(4))))) # (!\read_reg_1~combout\(1) & (\read_mux_1|Mux27~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \read_mux_1|Mux27~14_combout\,
	datac => \register_2|data_out\(4),
	datad => \register_3|data_out\(4),
	combout => \read_mux_1|Mux27~15_combout\);

-- Location: LCCOMB_X12_Y9_N18
\read_mux_1|Mux27~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux27~16_combout\ = (\read_reg_1~combout\(3) & (((\read_reg_1~combout\(2))))) # (!\read_reg_1~combout\(3) & ((\read_reg_1~combout\(2) & (\read_mux_1|Mux27~13_combout\)) # (!\read_reg_1~combout\(2) & ((\read_mux_1|Mux27~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(3),
	datab => \read_mux_1|Mux27~13_combout\,
	datac => \read_reg_1~combout\(2),
	datad => \read_mux_1|Mux27~15_combout\,
	combout => \read_mux_1|Mux27~16_combout\);

-- Location: LCCOMB_X12_Y9_N4
\read_mux_1|Mux27~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux27~19_combout\ = (\read_reg_1~combout\(3) & ((\read_mux_1|Mux27~16_combout\ & ((\read_mux_1|Mux27~18_combout\))) # (!\read_mux_1|Mux27~16_combout\ & (\read_mux_1|Mux27~11_combout\)))) # (!\read_reg_1~combout\(3) & 
-- (((\read_mux_1|Mux27~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux27~11_combout\,
	datab => \read_mux_1|Mux27~18_combout\,
	datac => \read_reg_1~combout\(3),
	datad => \read_mux_1|Mux27~16_combout\,
	combout => \read_mux_1|Mux27~19_combout\);

-- Location: LCFF_X9_Y3_N19
\register_28|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(4),
	sload => VCC,
	ena => \decoder|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_28|data_out\(4));

-- Location: LCFF_X9_Y3_N17
\register_20|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(4),
	sload => VCC,
	ena => \decoder|Ram0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_20|data_out\(4));

-- Location: LCFF_X8_Y3_N23
\register_16|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(4),
	sload => VCC,
	ena => \decoder|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_16|data_out\(4));

-- Location: LCFF_X8_Y3_N13
\register_24|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(4),
	sload => VCC,
	ena => \decoder|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_24|data_out\(4));

-- Location: LCCOMB_X8_Y3_N12
\read_mux_1|Mux27~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux27~4_combout\ = (\read_reg_1~combout\(2) & (((\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & ((\read_reg_1~combout\(3) & ((\register_24|data_out\(4)))) # (!\read_reg_1~combout\(3) & (\register_16|data_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \register_16|data_out\(4),
	datac => \register_24|data_out\(4),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux27~4_combout\);

-- Location: LCCOMB_X9_Y3_N16
\read_mux_1|Mux27~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux27~5_combout\ = (\read_reg_1~combout\(2) & ((\read_mux_1|Mux27~4_combout\ & (\register_28|data_out\(4))) # (!\read_mux_1|Mux27~4_combout\ & ((\register_20|data_out\(4)))))) # (!\read_reg_1~combout\(2) & (((\read_mux_1|Mux27~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \register_28|data_out\(4),
	datac => \register_20|data_out\(4),
	datad => \read_mux_1|Mux27~4_combout\,
	combout => \read_mux_1|Mux27~5_combout\);

-- Location: LCFF_X12_Y9_N23
\register_21|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(4),
	sload => VCC,
	ena => \decoder|Ram0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_21|data_out\(4));

-- Location: LCCOMB_X12_Y9_N22
\read_mux_1|Mux27~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux27~2_combout\ = (\read_reg_1~combout\(2) & (((\register_21|data_out\(4)) # (\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & (\register_17|data_out\(4) & ((!\read_reg_1~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_17|data_out\(4),
	datab => \read_reg_1~combout\(2),
	datac => \register_21|data_out\(4),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux27~2_combout\);

-- Location: LCFF_X17_Y3_N9
\register_25|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(4),
	sload => VCC,
	ena => \decoder|Ram0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_25|data_out\(4));

-- Location: LCCOMB_X17_Y3_N8
\read_mux_1|Mux27~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux27~3_combout\ = (\read_mux_1|Mux27~2_combout\ & ((\register_29|data_out\(4)) # ((!\read_reg_1~combout\(3))))) # (!\read_mux_1|Mux27~2_combout\ & (((\register_25|data_out\(4) & \read_reg_1~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_29|data_out\(4),
	datab => \read_mux_1|Mux27~2_combout\,
	datac => \register_25|data_out\(4),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux27~3_combout\);

-- Location: LCCOMB_X13_Y5_N12
\read_mux_1|Mux27~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux27~6_combout\ = (\read_reg_1~combout\(1) & (((\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & ((\read_reg_1~combout\(0) & ((\read_mux_1|Mux27~3_combout\))) # (!\read_reg_1~combout\(0) & (\read_mux_1|Mux27~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \read_mux_1|Mux27~5_combout\,
	datac => \read_mux_1|Mux27~3_combout\,
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux27~6_combout\);

-- Location: LCFF_X17_Y3_N11
\register_27|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(4),
	sload => VCC,
	ena => \decoder|Ram0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_27|data_out\(4));

-- Location: LCFF_X22_Y3_N11
\register_31|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(4),
	sload => VCC,
	ena => \decoder|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_31|data_out\(4));

-- Location: LCCOMB_X17_Y3_N10
\read_mux_1|Mux27~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux27~8_combout\ = (\read_mux_1|Mux27~7_combout\ & (((\register_31|data_out\(4))) # (!\read_reg_1~combout\(3)))) # (!\read_mux_1|Mux27~7_combout\ & (\read_reg_1~combout\(3) & (\register_27|data_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux27~7_combout\,
	datab => \read_reg_1~combout\(3),
	datac => \register_27|data_out\(4),
	datad => \register_31|data_out\(4),
	combout => \read_mux_1|Mux27~8_combout\);

-- Location: LCCOMB_X13_Y5_N22
\read_mux_1|Mux27~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux27~9_combout\ = (\read_mux_1|Mux27~6_combout\ & (((\read_mux_1|Mux27~8_combout\) # (!\read_reg_1~combout\(1))))) # (!\read_mux_1|Mux27~6_combout\ & (\read_mux_1|Mux27~1_combout\ & (\read_reg_1~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux27~1_combout\,
	datab => \read_mux_1|Mux27~6_combout\,
	datac => \read_reg_1~combout\(1),
	datad => \read_mux_1|Mux27~8_combout\,
	combout => \read_mux_1|Mux27~9_combout\);

-- Location: LCCOMB_X12_Y9_N14
\read_mux_1|Mux27~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux27~20_combout\ = (\read_reg_1~combout\(4) & ((\read_mux_1|Mux27~9_combout\))) # (!\read_reg_1~combout\(4) & (\read_mux_1|Mux27~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \read_mux_1|Mux27~19_combout\,
	datac => \read_mux_1|Mux27~9_combout\,
	datad => \read_reg_1~combout\(4),
	combout => \read_mux_1|Mux27~20_combout\);

-- Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\write_data[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_write_data(5),
	combout => \write_data~combout\(5));

-- Location: LCFF_X15_Y12_N17
\register_6|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(5),
	sload => VCC,
	ena => \decoder|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_6|data_out\(5));

-- Location: LCFF_X15_Y12_N11
\register_7|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(5),
	sload => VCC,
	ena => \decoder|Ram0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_7|data_out\(5));

-- Location: LCCOMB_X15_Y12_N16
\read_mux_1|Mux26~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux26~11_combout\ = (\read_mux_1|Mux26~10_combout\ & (((\register_7|data_out\(5))) # (!\read_reg_1~combout\(1)))) # (!\read_mux_1|Mux26~10_combout\ & (\read_reg_1~combout\(1) & (\register_6|data_out\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux26~10_combout\,
	datab => \read_reg_1~combout\(1),
	datac => \register_6|data_out\(5),
	datad => \register_7|data_out\(5),
	combout => \read_mux_1|Mux26~11_combout\);

-- Location: LCFF_X6_Y5_N11
\register_2|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(5),
	sload => VCC,
	ena => \decoder|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_2|data_out\(5));

-- Location: LCCOMB_X6_Y5_N10
\read_mux_1|Mux26~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux26~14_combout\ = (\read_reg_1~combout\(1) & (((\register_2|data_out\(5)) # (\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & (\register_0|data_out\(5) & ((!\read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_0|data_out\(5),
	datab => \read_reg_1~combout\(1),
	datac => \register_2|data_out\(5),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux26~14_combout\);

-- Location: LCFF_X9_Y9_N13
\register_1|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(5),
	sload => VCC,
	ena => \decoder|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_1|data_out\(5));

-- Location: LCFF_X9_Y9_N23
\register_3|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(5),
	sload => VCC,
	ena => \decoder|Ram0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_3|data_out\(5));

-- Location: LCCOMB_X9_Y9_N12
\read_mux_1|Mux26~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux26~15_combout\ = (\read_reg_1~combout\(0) & ((\read_mux_1|Mux26~14_combout\ & ((\register_3|data_out\(5)))) # (!\read_mux_1|Mux26~14_combout\ & (\register_1|data_out\(5))))) # (!\read_reg_1~combout\(0) & (\read_mux_1|Mux26~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(0),
	datab => \read_mux_1|Mux26~14_combout\,
	datac => \register_1|data_out\(5),
	datad => \register_3|data_out\(5),
	combout => \read_mux_1|Mux26~15_combout\);

-- Location: LCCOMB_X17_Y12_N26
\read_mux_1|Mux26~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux26~16_combout\ = (\read_reg_1~combout\(2) & (((\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & ((\read_reg_1~combout\(3) & (\read_mux_1|Mux26~13_combout\)) # (!\read_reg_1~combout\(3) & ((\read_mux_1|Mux26~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux26~13_combout\,
	datab => \read_mux_1|Mux26~15_combout\,
	datac => \read_reg_1~combout\(2),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux26~16_combout\);

-- Location: LCCOMB_X17_Y12_N28
\read_mux_1|Mux26~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux26~19_combout\ = (\read_reg_1~combout\(2) & ((\read_mux_1|Mux26~16_combout\ & (\read_mux_1|Mux26~18_combout\)) # (!\read_mux_1|Mux26~16_combout\ & ((\read_mux_1|Mux26~11_combout\))))) # (!\read_reg_1~combout\(2) & 
-- (((\read_mux_1|Mux26~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux26~18_combout\,
	datab => \read_mux_1|Mux26~11_combout\,
	datac => \read_reg_1~combout\(2),
	datad => \read_mux_1|Mux26~16_combout\,
	combout => \read_mux_1|Mux26~19_combout\);

-- Location: LCFF_X18_Y12_N27
\register_31|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(5),
	sload => VCC,
	ena => \decoder|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_31|data_out\(5));

-- Location: LCFF_X18_Y12_N25
\register_23|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(5),
	sload => VCC,
	ena => \decoder|Ram0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_23|data_out\(5));

-- Location: LCFF_X21_Y12_N3
\register_19|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(5),
	sload => VCC,
	ena => \decoder|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_19|data_out\(5));

-- Location: LCFF_X21_Y12_N1
\register_27|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(5),
	sload => VCC,
	ena => \decoder|Ram0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_27|data_out\(5));

-- Location: LCCOMB_X21_Y12_N0
\read_mux_1|Mux26~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux26~7_combout\ = (\read_reg_1~combout\(2) & (((\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & ((\read_reg_1~combout\(3) & ((\register_27|data_out\(5)))) # (!\read_reg_1~combout\(3) & (\register_19|data_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \register_19|data_out\(5),
	datac => \register_27|data_out\(5),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux26~7_combout\);

-- Location: LCCOMB_X18_Y12_N24
\read_mux_1|Mux26~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux26~8_combout\ = (\read_reg_1~combout\(2) & ((\read_mux_1|Mux26~7_combout\ & (\register_31|data_out\(5))) # (!\read_mux_1|Mux26~7_combout\ & ((\register_23|data_out\(5)))))) # (!\read_reg_1~combout\(2) & (((\read_mux_1|Mux26~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \register_31|data_out\(5),
	datac => \register_23|data_out\(5),
	datad => \read_mux_1|Mux26~7_combout\,
	combout => \read_mux_1|Mux26~8_combout\);

-- Location: LCFF_X15_Y10_N31
\register_18|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(5),
	sload => VCC,
	ena => \decoder|Ram0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_18|data_out\(5));

-- Location: LCFF_X15_Y10_N29
\register_22|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(5),
	sload => VCC,
	ena => \decoder|Ram0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_22|data_out\(5));

-- Location: LCCOMB_X15_Y10_N28
\read_mux_1|Mux26~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux26~2_combout\ = (\read_reg_1~combout\(2) & (((\register_22|data_out\(5)) # (\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & (\register_18|data_out\(5) & ((!\read_reg_1~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \register_18|data_out\(5),
	datac => \register_22|data_out\(5),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux26~2_combout\);

-- Location: LCFF_X15_Y6_N21
\register_26|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(5),
	sload => VCC,
	ena => \decoder|Ram0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_26|data_out\(5));

-- Location: LCFF_X15_Y6_N7
\register_30|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(5),
	sload => VCC,
	ena => \decoder|Ram0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_30|data_out\(5));

-- Location: LCCOMB_X15_Y6_N20
\read_mux_1|Mux26~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux26~3_combout\ = (\read_reg_1~combout\(3) & ((\read_mux_1|Mux26~2_combout\ & ((\register_30|data_out\(5)))) # (!\read_mux_1|Mux26~2_combout\ & (\register_26|data_out\(5))))) # (!\read_reg_1~combout\(3) & (\read_mux_1|Mux26~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(3),
	datab => \read_mux_1|Mux26~2_combout\,
	datac => \register_26|data_out\(5),
	datad => \register_30|data_out\(5),
	combout => \read_mux_1|Mux26~3_combout\);

-- Location: LCCOMB_X17_Y12_N14
\read_mux_1|Mux26~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux26~6_combout\ = (\read_reg_1~combout\(1) & (((\read_mux_1|Mux26~3_combout\) # (\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & (\read_mux_1|Mux26~5_combout\ & ((!\read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux26~5_combout\,
	datab => \read_mux_1|Mux26~3_combout\,
	datac => \read_reg_1~combout\(1),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux26~6_combout\);

-- Location: LCCOMB_X17_Y12_N0
\read_mux_1|Mux26~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux26~9_combout\ = (\read_mux_1|Mux26~6_combout\ & (((\read_mux_1|Mux26~8_combout\) # (!\read_reg_1~combout\(0))))) # (!\read_mux_1|Mux26~6_combout\ & (\read_mux_1|Mux26~1_combout\ & ((\read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux26~1_combout\,
	datab => \read_mux_1|Mux26~8_combout\,
	datac => \read_mux_1|Mux26~6_combout\,
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux26~9_combout\);

-- Location: LCCOMB_X17_Y12_N6
\read_mux_1|Mux26~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux26~20_combout\ = (\read_reg_1~combout\(4) & ((\read_mux_1|Mux26~9_combout\))) # (!\read_reg_1~combout\(4) & (\read_mux_1|Mux26~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(4),
	datab => \read_mux_1|Mux26~19_combout\,
	datad => \read_mux_1|Mux26~9_combout\,
	combout => \read_mux_1|Mux26~20_combout\);

-- Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\write_data[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_write_data(6),
	combout => \write_data~combout\(6));

-- Location: LCFF_X17_Y6_N19
\register_14|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(6),
	sload => VCC,
	ena => \decoder|Ram0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_14|data_out\(6));

-- Location: LCCOMB_X17_Y6_N18
\read_mux_1|Mux25~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux25~17_combout\ = (\read_reg_1~combout\(1) & (((\register_14|data_out\(6)) # (\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & (\register_12|data_out\(6) & ((!\read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_12|data_out\(6),
	datab => \read_reg_1~combout\(1),
	datac => \register_14|data_out\(6),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux25~17_combout\);

-- Location: LCFF_X17_Y6_N25
\register_13|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(6),
	sload => VCC,
	ena => \decoder|Ram0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_13|data_out\(6));

-- Location: LCFF_X17_Y10_N25
\register_15|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(6),
	sload => VCC,
	ena => \decoder|Ram0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_15|data_out\(6));

-- Location: LCCOMB_X17_Y6_N24
\read_mux_1|Mux25~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux25~18_combout\ = (\read_reg_1~combout\(0) & ((\read_mux_1|Mux25~17_combout\ & ((\register_15|data_out\(6)))) # (!\read_mux_1|Mux25~17_combout\ & (\register_13|data_out\(6))))) # (!\read_reg_1~combout\(0) & (\read_mux_1|Mux25~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(0),
	datab => \read_mux_1|Mux25~17_combout\,
	datac => \register_13|data_out\(6),
	datad => \register_15|data_out\(6),
	combout => \read_mux_1|Mux25~18_combout\);

-- Location: LCFF_X21_Y4_N3
\register_11|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(6),
	sload => VCC,
	ena => \decoder|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_11|data_out\(6));

-- Location: LCFF_X24_Y4_N1
\register_10|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(6),
	sload => VCC,
	ena => \decoder|Ram0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_10|data_out\(6));

-- Location: LCFF_X21_Y4_N25
\register_8|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(6),
	sload => VCC,
	ena => \decoder|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_8|data_out\(6));

-- Location: LCFF_X24_Y4_N27
\register_9|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(6),
	sload => VCC,
	ena => \decoder|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_9|data_out\(6));

-- Location: LCCOMB_X24_Y4_N26
\read_mux_1|Mux25~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux25~10_combout\ = (\read_reg_1~combout\(1) & (((\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & ((\read_reg_1~combout\(0) & ((\register_9|data_out\(6)))) # (!\read_reg_1~combout\(0) & (\register_8|data_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \register_8|data_out\(6),
	datac => \register_9|data_out\(6),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux25~10_combout\);

-- Location: LCCOMB_X24_Y4_N0
\read_mux_1|Mux25~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux25~11_combout\ = (\read_reg_1~combout\(1) & ((\read_mux_1|Mux25~10_combout\ & (\register_11|data_out\(6))) # (!\read_mux_1|Mux25~10_combout\ & ((\register_10|data_out\(6)))))) # (!\read_reg_1~combout\(1) & 
-- (((\read_mux_1|Mux25~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \register_11|data_out\(6),
	datac => \register_10|data_out\(6),
	datad => \read_mux_1|Mux25~10_combout\,
	combout => \read_mux_1|Mux25~11_combout\);

-- Location: LCCOMB_X13_Y5_N8
\read_mux_1|Mux25~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux25~19_combout\ = (\read_mux_1|Mux25~16_combout\ & (((\read_mux_1|Mux25~18_combout\)) # (!\read_reg_1~combout\(3)))) # (!\read_mux_1|Mux25~16_combout\ & (\read_reg_1~combout\(3) & ((\read_mux_1|Mux25~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux25~16_combout\,
	datab => \read_reg_1~combout\(3),
	datac => \read_mux_1|Mux25~18_combout\,
	datad => \read_mux_1|Mux25~11_combout\,
	combout => \read_mux_1|Mux25~19_combout\);

-- Location: LCCOMB_X18_Y6_N18
\decoder|Ram0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \decoder|Ram0~13_combout\ = (\decoder|Ram0~12_combout\ & \write_reg~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \decoder|Ram0~12_combout\,
	datad => \write_reg~combout\(0),
	combout => \decoder|Ram0~13_combout\);

-- Location: LCFF_X9_Y4_N25
\register_17|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(6),
	sload => VCC,
	ena => \decoder|Ram0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_17|data_out\(6));

-- Location: LCFF_X8_Y4_N17
\register_21|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(6),
	sload => VCC,
	ena => \decoder|Ram0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_21|data_out\(6));

-- Location: LCCOMB_X8_Y4_N16
\read_mux_1|Mux25~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux25~2_combout\ = (\read_reg_1~combout\(3) & (((\read_reg_1~combout\(2))))) # (!\read_reg_1~combout\(3) & ((\read_reg_1~combout\(2) & ((\register_21|data_out\(6)))) # (!\read_reg_1~combout\(2) & (\register_17|data_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(3),
	datab => \register_17|data_out\(6),
	datac => \register_21|data_out\(6),
	datad => \read_reg_1~combout\(2),
	combout => \read_mux_1|Mux25~2_combout\);

-- Location: LCFF_X13_Y4_N1
\register_25|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(6),
	sload => VCC,
	ena => \decoder|Ram0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_25|data_out\(6));

-- Location: LCCOMB_X13_Y4_N0
\read_mux_1|Mux25~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux25~3_combout\ = (\read_mux_1|Mux25~2_combout\ & ((\register_29|data_out\(6)) # ((!\read_reg_1~combout\(3))))) # (!\read_mux_1|Mux25~2_combout\ & (((\register_25|data_out\(6) & \read_reg_1~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_29|data_out\(6),
	datab => \read_mux_1|Mux25~2_combout\,
	datac => \register_25|data_out\(6),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux25~3_combout\);

-- Location: LCCOMB_X13_Y5_N4
\read_mux_1|Mux25~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux25~6_combout\ = (\read_reg_1~combout\(1) & (((\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & ((\read_reg_1~combout\(0) & ((\read_mux_1|Mux25~3_combout\))) # (!\read_reg_1~combout\(0) & (\read_mux_1|Mux25~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux25~5_combout\,
	datab => \read_mux_1|Mux25~3_combout\,
	datac => \read_reg_1~combout\(1),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux25~6_combout\);

-- Location: LCFF_X20_Y10_N17
\register_23|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(6),
	sload => VCC,
	ena => \decoder|Ram0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_23|data_out\(6));

-- Location: LCFF_X22_Y10_N25
\register_19|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(6),
	sload => VCC,
	ena => \decoder|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_19|data_out\(6));

-- Location: LCCOMB_X20_Y10_N16
\read_mux_1|Mux25~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux25~7_combout\ = (\read_reg_1~combout\(3) & (\read_reg_1~combout\(2))) # (!\read_reg_1~combout\(3) & ((\read_reg_1~combout\(2) & (\register_23|data_out\(6))) # (!\read_reg_1~combout\(2) & ((\register_19|data_out\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(3),
	datab => \read_reg_1~combout\(2),
	datac => \register_23|data_out\(6),
	datad => \register_19|data_out\(6),
	combout => \read_mux_1|Mux25~7_combout\);

-- Location: LCFF_X21_Y10_N17
\register_27|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(6),
	sload => VCC,
	ena => \decoder|Ram0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_27|data_out\(6));

-- Location: LCFF_X21_Y10_N19
\register_31|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(6),
	sload => VCC,
	ena => \decoder|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_31|data_out\(6));

-- Location: LCCOMB_X21_Y10_N16
\read_mux_1|Mux25~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux25~8_combout\ = (\read_reg_1~combout\(3) & ((\read_mux_1|Mux25~7_combout\ & ((\register_31|data_out\(6)))) # (!\read_mux_1|Mux25~7_combout\ & (\register_27|data_out\(6))))) # (!\read_reg_1~combout\(3) & (\read_mux_1|Mux25~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(3),
	datab => \read_mux_1|Mux25~7_combout\,
	datac => \register_27|data_out\(6),
	datad => \register_31|data_out\(6),
	combout => \read_mux_1|Mux25~8_combout\);

-- Location: LCCOMB_X13_Y5_N6
\read_mux_1|Mux25~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux25~9_combout\ = (\read_mux_1|Mux25~6_combout\ & (((\read_mux_1|Mux25~8_combout\) # (!\read_reg_1~combout\(1))))) # (!\read_mux_1|Mux25~6_combout\ & (\read_mux_1|Mux25~1_combout\ & (\read_reg_1~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux25~1_combout\,
	datab => \read_mux_1|Mux25~6_combout\,
	datac => \read_reg_1~combout\(1),
	datad => \read_mux_1|Mux25~8_combout\,
	combout => \read_mux_1|Mux25~9_combout\);

-- Location: LCCOMB_X13_Y5_N10
\read_mux_1|Mux25~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux25~20_combout\ = (\read_reg_1~combout\(4) & ((\read_mux_1|Mux25~9_combout\))) # (!\read_reg_1~combout\(4) & (\read_mux_1|Mux25~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \read_reg_1~combout\(4),
	datac => \read_mux_1|Mux25~19_combout\,
	datad => \read_mux_1|Mux25~9_combout\,
	combout => \read_mux_1|Mux25~20_combout\);

-- Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\write_data[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_write_data(7),
	combout => \write_data~combout\(7));

-- Location: LCFF_X13_Y11_N25
\register_6|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(7),
	sload => VCC,
	ena => \decoder|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_6|data_out\(7));

-- Location: LCFF_X13_Y11_N27
\register_7|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(7),
	sload => VCC,
	ena => \decoder|Ram0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_7|data_out\(7));

-- Location: LCCOMB_X13_Y11_N24
\read_mux_1|Mux24~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux24~11_combout\ = (\read_mux_1|Mux24~10_combout\ & (((\register_7|data_out\(7))) # (!\read_reg_1~combout\(1)))) # (!\read_mux_1|Mux24~10_combout\ & (\read_reg_1~combout\(1) & (\register_6|data_out\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux24~10_combout\,
	datab => \read_reg_1~combout\(1),
	datac => \register_6|data_out\(7),
	datad => \register_7|data_out\(7),
	combout => \read_mux_1|Mux24~11_combout\);

-- Location: LCFF_X22_Y9_N9
\register_1|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(7),
	sload => VCC,
	ena => \decoder|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_1|data_out\(7));

-- Location: LCFF_X22_Y9_N27
\register_3|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(7),
	sload => VCC,
	ena => \decoder|Ram0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_3|data_out\(7));

-- Location: LCCOMB_X22_Y9_N8
\read_mux_1|Mux24~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux24~15_combout\ = (\read_mux_1|Mux24~14_combout\ & (((\register_3|data_out\(7))) # (!\read_reg_1~combout\(0)))) # (!\read_mux_1|Mux24~14_combout\ & (\read_reg_1~combout\(0) & (\register_1|data_out\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux24~14_combout\,
	datab => \read_reg_1~combout\(0),
	datac => \register_1|data_out\(7),
	datad => \register_3|data_out\(7),
	combout => \read_mux_1|Mux24~15_combout\);

-- Location: LCCOMB_X14_Y6_N14
\read_mux_1|Mux24~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux24~16_combout\ = (\read_reg_1~combout\(3) & ((\read_mux_1|Mux24~13_combout\) # ((\read_reg_1~combout\(2))))) # (!\read_reg_1~combout\(3) & (((\read_mux_1|Mux24~15_combout\ & !\read_reg_1~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux24~13_combout\,
	datab => \read_mux_1|Mux24~15_combout\,
	datac => \read_reg_1~combout\(3),
	datad => \read_reg_1~combout\(2),
	combout => \read_mux_1|Mux24~16_combout\);

-- Location: LCCOMB_X14_Y6_N0
\read_mux_1|Mux24~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux24~19_combout\ = (\read_mux_1|Mux24~16_combout\ & ((\read_mux_1|Mux24~18_combout\) # ((!\read_reg_1~combout\(2))))) # (!\read_mux_1|Mux24~16_combout\ & (((\read_mux_1|Mux24~11_combout\ & \read_reg_1~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux24~18_combout\,
	datab => \read_mux_1|Mux24~11_combout\,
	datac => \read_mux_1|Mux24~16_combout\,
	datad => \read_reg_1~combout\(2),
	combout => \read_mux_1|Mux24~19_combout\);

-- Location: LCFF_X14_Y4_N1
\register_28|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(7),
	sload => VCC,
	ena => \decoder|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_28|data_out\(7));

-- Location: LCFF_X14_Y6_N9
\register_24|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(7),
	sload => VCC,
	ena => \decoder|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_24|data_out\(7));

-- Location: LCFF_X21_Y8_N1
\register_20|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(7),
	sload => VCC,
	ena => \decoder|Ram0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_20|data_out\(7));

-- Location: LCFF_X21_Y8_N27
\register_16|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(7),
	sload => VCC,
	ena => \decoder|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_16|data_out\(7));

-- Location: LCCOMB_X21_Y8_N0
\read_mux_1|Mux24~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux24~4_combout\ = (\read_reg_1~combout\(2) & ((\read_reg_1~combout\(3)) # ((\register_20|data_out\(7))))) # (!\read_reg_1~combout\(2) & (!\read_reg_1~combout\(3) & ((\register_16|data_out\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \read_reg_1~combout\(3),
	datac => \register_20|data_out\(7),
	datad => \register_16|data_out\(7),
	combout => \read_mux_1|Mux24~4_combout\);

-- Location: LCCOMB_X14_Y6_N8
\read_mux_1|Mux24~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux24~5_combout\ = (\read_reg_1~combout\(3) & ((\read_mux_1|Mux24~4_combout\ & (\register_28|data_out\(7))) # (!\read_mux_1|Mux24~4_combout\ & ((\register_24|data_out\(7)))))) # (!\read_reg_1~combout\(3) & (((\read_mux_1|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(3),
	datab => \register_28|data_out\(7),
	datac => \register_24|data_out\(7),
	datad => \read_mux_1|Mux24~4_combout\,
	combout => \read_mux_1|Mux24~5_combout\);

-- Location: LCFF_X15_Y10_N25
\register_22|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(7),
	sload => VCC,
	ena => \decoder|Ram0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_22|data_out\(7));

-- Location: LCFF_X15_Y10_N3
\register_18|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(7),
	sload => VCC,
	ena => \decoder|Ram0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_18|data_out\(7));

-- Location: LCCOMB_X15_Y10_N24
\read_mux_1|Mux24~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux24~2_combout\ = (\read_reg_1~combout\(2) & ((\read_reg_1~combout\(3)) # ((\register_22|data_out\(7))))) # (!\read_reg_1~combout\(2) & (!\read_reg_1~combout\(3) & ((\register_18|data_out\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \read_reg_1~combout\(3),
	datac => \register_22|data_out\(7),
	datad => \register_18|data_out\(7),
	combout => \read_mux_1|Mux24~2_combout\);

-- Location: LCFF_X15_Y6_N25
\register_26|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(7),
	sload => VCC,
	ena => \decoder|Ram0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_26|data_out\(7));

-- Location: LCFF_X15_Y6_N11
\register_30|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(7),
	sload => VCC,
	ena => \decoder|Ram0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_30|data_out\(7));

-- Location: LCCOMB_X15_Y6_N24
\read_mux_1|Mux24~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux24~3_combout\ = (\read_reg_1~combout\(3) & ((\read_mux_1|Mux24~2_combout\ & ((\register_30|data_out\(7)))) # (!\read_mux_1|Mux24~2_combout\ & (\register_26|data_out\(7))))) # (!\read_reg_1~combout\(3) & (\read_mux_1|Mux24~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(3),
	datab => \read_mux_1|Mux24~2_combout\,
	datac => \register_26|data_out\(7),
	datad => \register_30|data_out\(7),
	combout => \read_mux_1|Mux24~3_combout\);

-- Location: LCCOMB_X14_Y6_N26
\read_mux_1|Mux24~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux24~6_combout\ = (\read_reg_1~combout\(1) & (((\read_reg_1~combout\(0)) # (\read_mux_1|Mux24~3_combout\)))) # (!\read_reg_1~combout\(1) & (\read_mux_1|Mux24~5_combout\ & (!\read_reg_1~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \read_mux_1|Mux24~5_combout\,
	datac => \read_reg_1~combout\(0),
	datad => \read_mux_1|Mux24~3_combout\,
	combout => \read_mux_1|Mux24~6_combout\);

-- Location: LCFF_X18_Y12_N29
\register_23|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(7),
	sload => VCC,
	ena => \decoder|Ram0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_23|data_out\(7));

-- Location: LCFF_X18_Y12_N7
\register_31|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(7),
	sload => VCC,
	ena => \decoder|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_31|data_out\(7));

-- Location: LCCOMB_X18_Y12_N28
\read_mux_1|Mux24~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux24~8_combout\ = (\read_mux_1|Mux24~7_combout\ & (((\register_31|data_out\(7))) # (!\read_reg_1~combout\(2)))) # (!\read_mux_1|Mux24~7_combout\ & (\read_reg_1~combout\(2) & (\register_23|data_out\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux24~7_combout\,
	datab => \read_reg_1~combout\(2),
	datac => \register_23|data_out\(7),
	datad => \register_31|data_out\(7),
	combout => \read_mux_1|Mux24~8_combout\);

-- Location: LCCOMB_X14_Y6_N12
\read_mux_1|Mux24~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux24~9_combout\ = (\read_mux_1|Mux24~6_combout\ & (((\read_mux_1|Mux24~8_combout\) # (!\read_reg_1~combout\(0))))) # (!\read_mux_1|Mux24~6_combout\ & (\read_mux_1|Mux24~1_combout\ & (\read_reg_1~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux24~1_combout\,
	datab => \read_mux_1|Mux24~6_combout\,
	datac => \read_reg_1~combout\(0),
	datad => \read_mux_1|Mux24~8_combout\,
	combout => \read_mux_1|Mux24~9_combout\);

-- Location: LCCOMB_X14_Y6_N2
\read_mux_1|Mux24~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux24~20_combout\ = (\read_reg_1~combout\(4) & ((\read_mux_1|Mux24~9_combout\))) # (!\read_reg_1~combout\(4) & (\read_mux_1|Mux24~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(4),
	datab => \read_mux_1|Mux24~19_combout\,
	datad => \read_mux_1|Mux24~9_combout\,
	combout => \read_mux_1|Mux24~20_combout\);

-- Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\write_data[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_write_data(8),
	combout => \write_data~combout\(8));

-- Location: LCFF_X14_Y5_N31
\register_18|data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(8),
	sload => VCC,
	ena => \decoder|Ram0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_18|data_out\(8));

-- Location: LCFF_X13_Y5_N29
\register_26|data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(8),
	sload => VCC,
	ena => \decoder|Ram0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_26|data_out\(8));

-- Location: LCCOMB_X13_Y5_N28
\read_mux_1|Mux23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux23~0_combout\ = (\read_reg_1~combout\(2) & (((\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & ((\read_reg_1~combout\(3) & ((\register_26|data_out\(8)))) # (!\read_reg_1~combout\(3) & (\register_18|data_out\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \register_18|data_out\(8),
	datac => \register_26|data_out\(8),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux23~0_combout\);

-- Location: LCFF_X17_Y4_N27
\register_22|data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(8),
	sload => VCC,
	ena => \decoder|Ram0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_22|data_out\(8));

-- Location: LCFF_X17_Y4_N29
\register_30|data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(8),
	sload => VCC,
	ena => \decoder|Ram0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_30|data_out\(8));

-- Location: LCCOMB_X17_Y4_N26
\read_mux_1|Mux23~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux23~1_combout\ = (\read_reg_1~combout\(2) & ((\read_mux_1|Mux23~0_combout\ & ((\register_30|data_out\(8)))) # (!\read_mux_1|Mux23~0_combout\ & (\register_22|data_out\(8))))) # (!\read_reg_1~combout\(2) & (\read_mux_1|Mux23~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \read_mux_1|Mux23~0_combout\,
	datac => \register_22|data_out\(8),
	datad => \register_30|data_out\(8),
	combout => \read_mux_1|Mux23~1_combout\);

-- Location: LCFF_X22_Y10_N27
\register_27|data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(8),
	sload => VCC,
	ena => \decoder|Ram0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_27|data_out\(8));

-- Location: LCFF_X22_Y12_N9
\register_23|data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(8),
	sload => VCC,
	ena => \decoder|Ram0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_23|data_out\(8));

-- Location: LCCOMB_X22_Y12_N8
\read_mux_1|Mux23~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux23~7_combout\ = (\read_reg_1~combout\(2) & (((\register_23|data_out\(8)) # (\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & (\register_19|data_out\(8) & ((!\read_reg_1~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_19|data_out\(8),
	datab => \read_reg_1~combout\(2),
	datac => \register_23|data_out\(8),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux23~7_combout\);

-- Location: LCCOMB_X22_Y10_N26
\read_mux_1|Mux23~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux23~8_combout\ = (\read_reg_1~combout\(3) & ((\read_mux_1|Mux23~7_combout\ & (\register_31|data_out\(8))) # (!\read_mux_1|Mux23~7_combout\ & ((\register_27|data_out\(8)))))) # (!\read_reg_1~combout\(3) & (((\read_mux_1|Mux23~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_31|data_out\(8),
	datab => \read_reg_1~combout\(3),
	datac => \register_27|data_out\(8),
	datad => \read_mux_1|Mux23~7_combout\,
	combout => \read_mux_1|Mux23~8_combout\);

-- Location: LCCOMB_X13_Y4_N10
\read_mux_1|Mux23~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux23~9_combout\ = (\read_mux_1|Mux23~6_combout\ & (((\read_mux_1|Mux23~8_combout\) # (!\read_reg_1~combout\(1))))) # (!\read_mux_1|Mux23~6_combout\ & (\read_mux_1|Mux23~1_combout\ & (\read_reg_1~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux23~6_combout\,
	datab => \read_mux_1|Mux23~1_combout\,
	datac => \read_reg_1~combout\(1),
	datad => \read_mux_1|Mux23~8_combout\,
	combout => \read_mux_1|Mux23~9_combout\);

-- Location: LCFF_X19_Y3_N27
\register_12|data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(8),
	sload => VCC,
	ena => \decoder|Ram0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_12|data_out\(8));

-- Location: LCFF_X19_Y3_N25
\register_14|data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(8),
	sload => VCC,
	ena => \decoder|Ram0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_14|data_out\(8));

-- Location: LCCOMB_X19_Y3_N24
\read_mux_1|Mux23~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux23~17_combout\ = (\read_reg_1~combout\(1) & (((\register_14|data_out\(8)) # (\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & (\register_12|data_out\(8) & ((!\read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \register_12|data_out\(8),
	datac => \register_14|data_out\(8),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux23~17_combout\);

-- Location: LCFF_X18_Y3_N1
\register_13|data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(8),
	sload => VCC,
	ena => \decoder|Ram0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_13|data_out\(8));

-- Location: LCCOMB_X18_Y3_N0
\read_mux_1|Mux23~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux23~18_combout\ = (\read_mux_1|Mux23~17_combout\ & ((\register_15|data_out\(8)) # ((!\read_reg_1~combout\(0))))) # (!\read_mux_1|Mux23~17_combout\ & (((\register_13|data_out\(8) & \read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_15|data_out\(8),
	datab => \read_mux_1|Mux23~17_combout\,
	datac => \register_13|data_out\(8),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux23~18_combout\);

-- Location: LCFF_X12_Y11_N25
\register_4|data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(8),
	sload => VCC,
	ena => \decoder|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_4|data_out\(8));

-- Location: LCFF_X15_Y11_N21
\register_6|data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(8),
	sload => VCC,
	ena => \decoder|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_6|data_out\(8));

-- Location: LCCOMB_X15_Y11_N20
\read_mux_1|Mux23~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux23~12_combout\ = (\read_reg_1~combout\(1) & (((\register_6|data_out\(8)) # (\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & (\register_4|data_out\(8) & ((!\read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \register_4|data_out\(8),
	datac => \register_6|data_out\(8),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux23~12_combout\);

-- Location: LCFF_X10_Y3_N25
\register_5|data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(8),
	sload => VCC,
	ena => \decoder|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_5|data_out\(8));

-- Location: LCCOMB_X10_Y3_N24
\read_mux_1|Mux23~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux23~13_combout\ = (\read_mux_1|Mux23~12_combout\ & ((\register_7|data_out\(8)) # ((!\read_reg_1~combout\(0))))) # (!\read_mux_1|Mux23~12_combout\ & (((\register_5|data_out\(8) & \read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_7|data_out\(8),
	datab => \read_mux_1|Mux23~12_combout\,
	datac => \register_5|data_out\(8),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux23~13_combout\);

-- Location: LCCOMB_X19_Y7_N28
\read_mux_1|Mux23~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux23~16_combout\ = (\read_reg_1~combout\(2) & (((\read_mux_1|Mux23~13_combout\) # (\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & (\read_mux_1|Mux23~15_combout\ & ((!\read_reg_1~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux23~15_combout\,
	datab => \read_mux_1|Mux23~13_combout\,
	datac => \read_reg_1~combout\(2),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux23~16_combout\);

-- Location: LCCOMB_X18_Y3_N20
\read_mux_1|Mux23~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux23~19_combout\ = (\read_reg_1~combout\(3) & ((\read_mux_1|Mux23~16_combout\ & ((\read_mux_1|Mux23~18_combout\))) # (!\read_mux_1|Mux23~16_combout\ & (\read_mux_1|Mux23~11_combout\)))) # (!\read_reg_1~combout\(3) & 
-- (((\read_mux_1|Mux23~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux23~11_combout\,
	datab => \read_reg_1~combout\(3),
	datac => \read_mux_1|Mux23~18_combout\,
	datad => \read_mux_1|Mux23~16_combout\,
	combout => \read_mux_1|Mux23~19_combout\);

-- Location: LCCOMB_X18_Y3_N6
\read_mux_1|Mux23~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux23~20_combout\ = (\read_reg_1~combout\(4) & (\read_mux_1|Mux23~9_combout\)) # (!\read_reg_1~combout\(4) & ((\read_mux_1|Mux23~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux23~9_combout\,
	datac => \read_mux_1|Mux23~19_combout\,
	datad => \read_reg_1~combout\(4),
	combout => \read_mux_1|Mux23~20_combout\);

-- Location: PIN_L12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\write_data[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_write_data(9),
	combout => \write_data~combout\(9));

-- Location: LCFF_X22_Y12_N19
\register_23|data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(9),
	sload => VCC,
	ena => \decoder|Ram0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_23|data_out\(9));

-- Location: LCFF_X21_Y12_N15
\register_19|data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(9),
	sload => VCC,
	ena => \decoder|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_19|data_out\(9));

-- Location: LCFF_X21_Y12_N13
\register_27|data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(9),
	sload => VCC,
	ena => \decoder|Ram0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_27|data_out\(9));

-- Location: LCCOMB_X21_Y12_N12
\read_mux_1|Mux22~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux22~7_combout\ = (\read_reg_1~combout\(2) & (((\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & ((\read_reg_1~combout\(3) & ((\register_27|data_out\(9)))) # (!\read_reg_1~combout\(3) & (\register_19|data_out\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \register_19|data_out\(9),
	datac => \register_27|data_out\(9),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux22~7_combout\);

-- Location: LCCOMB_X22_Y12_N18
\read_mux_1|Mux22~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux22~8_combout\ = (\read_reg_1~combout\(2) & ((\read_mux_1|Mux22~7_combout\ & (\register_31|data_out\(9))) # (!\read_mux_1|Mux22~7_combout\ & ((\register_23|data_out\(9)))))) # (!\read_reg_1~combout\(2) & (((\read_mux_1|Mux22~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_31|data_out\(9),
	datab => \read_reg_1~combout\(2),
	datac => \register_23|data_out\(9),
	datad => \read_mux_1|Mux22~7_combout\,
	combout => \read_mux_1|Mux22~8_combout\);

-- Location: LCFF_X20_Y8_N19
\register_28|data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(9),
	sload => VCC,
	ena => \decoder|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_28|data_out\(9));

-- Location: LCFF_X20_Y8_N25
\register_24|data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(9),
	sload => VCC,
	ena => \decoder|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_24|data_out\(9));

-- Location: LCFF_X21_Y8_N31
\register_20|data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(9),
	sload => VCC,
	ena => \decoder|Ram0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_20|data_out\(9));

-- Location: LCCOMB_X21_Y8_N30
\read_mux_1|Mux22~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux22~4_combout\ = (\read_reg_1~combout\(3) & (((\read_reg_1~combout\(2))))) # (!\read_reg_1~combout\(3) & ((\read_reg_1~combout\(2) & ((\register_20|data_out\(9)))) # (!\read_reg_1~combout\(2) & (\register_16|data_out\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_16|data_out\(9),
	datab => \read_reg_1~combout\(3),
	datac => \register_20|data_out\(9),
	datad => \read_reg_1~combout\(2),
	combout => \read_mux_1|Mux22~4_combout\);

-- Location: LCCOMB_X20_Y8_N24
\read_mux_1|Mux22~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux22~5_combout\ = (\read_reg_1~combout\(3) & ((\read_mux_1|Mux22~4_combout\ & (\register_28|data_out\(9))) # (!\read_mux_1|Mux22~4_combout\ & ((\register_24|data_out\(9)))))) # (!\read_reg_1~combout\(3) & (((\read_mux_1|Mux22~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(3),
	datab => \register_28|data_out\(9),
	datac => \register_24|data_out\(9),
	datad => \read_mux_1|Mux22~4_combout\,
	combout => \read_mux_1|Mux22~5_combout\);

-- Location: LCCOMB_X19_Y12_N16
\read_mux_1|Mux22~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux22~6_combout\ = (\read_reg_1~combout\(0) & (((\read_reg_1~combout\(1))))) # (!\read_reg_1~combout\(0) & ((\read_reg_1~combout\(1) & (\read_mux_1|Mux22~3_combout\)) # (!\read_reg_1~combout\(1) & ((\read_mux_1|Mux22~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux22~3_combout\,
	datab => \read_reg_1~combout\(0),
	datac => \read_reg_1~combout\(1),
	datad => \read_mux_1|Mux22~5_combout\,
	combout => \read_mux_1|Mux22~6_combout\);

-- Location: LCCOMB_X19_Y12_N10
\read_mux_1|Mux22~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux22~9_combout\ = (\read_mux_1|Mux22~6_combout\ & (((\read_mux_1|Mux22~8_combout\) # (!\read_reg_1~combout\(0))))) # (!\read_mux_1|Mux22~6_combout\ & (\read_mux_1|Mux22~1_combout\ & ((\read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux22~1_combout\,
	datab => \read_mux_1|Mux22~8_combout\,
	datac => \read_mux_1|Mux22~6_combout\,
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux22~9_combout\);

-- Location: LCFF_X15_Y12_N13
\register_6|data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(9),
	sload => VCC,
	ena => \decoder|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_6|data_out\(9));

-- Location: LCFF_X15_Y12_N23
\register_7|data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(9),
	sload => VCC,
	ena => \decoder|Ram0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_7|data_out\(9));

-- Location: LCCOMB_X15_Y12_N12
\read_mux_1|Mux22~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux22~11_combout\ = (\read_mux_1|Mux22~10_combout\ & (((\register_7|data_out\(9))) # (!\read_reg_1~combout\(1)))) # (!\read_mux_1|Mux22~10_combout\ & (\read_reg_1~combout\(1) & (\register_6|data_out\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux22~10_combout\,
	datab => \read_reg_1~combout\(1),
	datac => \register_6|data_out\(9),
	datad => \register_7|data_out\(9),
	combout => \read_mux_1|Mux22~11_combout\);

-- Location: LCFF_X19_Y11_N29
\register_14|data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(9),
	sload => VCC,
	ena => \decoder|Ram0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_14|data_out\(9));

-- Location: LCFF_X19_Y11_N15
\register_15|data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(9),
	sload => VCC,
	ena => \decoder|Ram0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_15|data_out\(9));

-- Location: LCCOMB_X19_Y11_N28
\read_mux_1|Mux22~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux22~18_combout\ = (\read_mux_1|Mux22~17_combout\ & (((\register_15|data_out\(9))) # (!\read_reg_1~combout\(1)))) # (!\read_mux_1|Mux22~17_combout\ & (\read_reg_1~combout\(1) & (\register_14|data_out\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux22~17_combout\,
	datab => \read_reg_1~combout\(1),
	datac => \register_14|data_out\(9),
	datad => \register_15|data_out\(9),
	combout => \read_mux_1|Mux22~18_combout\);

-- Location: LCCOMB_X19_Y12_N18
\read_mux_1|Mux22~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux22~19_combout\ = (\read_mux_1|Mux22~16_combout\ & (((\read_mux_1|Mux22~18_combout\) # (!\read_reg_1~combout\(2))))) # (!\read_mux_1|Mux22~16_combout\ & (\read_mux_1|Mux22~11_combout\ & (\read_reg_1~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux22~16_combout\,
	datab => \read_mux_1|Mux22~11_combout\,
	datac => \read_reg_1~combout\(2),
	datad => \read_mux_1|Mux22~18_combout\,
	combout => \read_mux_1|Mux22~19_combout\);

-- Location: LCCOMB_X19_Y12_N12
\read_mux_1|Mux22~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux22~20_combout\ = (\read_reg_1~combout\(4) & (\read_mux_1|Mux22~9_combout\)) # (!\read_reg_1~combout\(4) & ((\read_mux_1|Mux22~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux22~9_combout\,
	datab => \read_mux_1|Mux22~19_combout\,
	datad => \read_reg_1~combout\(4),
	combout => \read_mux_1|Mux22~20_combout\);

-- Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\write_data[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_write_data(10),
	combout => \write_data~combout\(10));

-- Location: LCFF_X20_Y12_N19
\register_31|data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(10),
	sload => VCC,
	ena => \decoder|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_31|data_out\(10));

-- Location: LCFF_X21_Y12_N17
\register_27|data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(10),
	sload => VCC,
	ena => \decoder|Ram0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_27|data_out\(10));

-- Location: LCCOMB_X21_Y12_N16
\read_mux_1|Mux21~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux21~8_combout\ = (\read_mux_1|Mux21~7_combout\ & ((\register_31|data_out\(10)) # ((!\read_reg_1~combout\(3))))) # (!\read_mux_1|Mux21~7_combout\ & (((\register_27|data_out\(10) & \read_reg_1~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux21~7_combout\,
	datab => \register_31|data_out\(10),
	datac => \register_27|data_out\(10),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux21~8_combout\);

-- Location: LCFF_X12_Y8_N13
\register_17|data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(10),
	sload => VCC,
	ena => \decoder|Ram0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_17|data_out\(10));

-- Location: LCFF_X12_Y7_N1
\register_21|data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(10),
	sload => VCC,
	ena => \decoder|Ram0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_21|data_out\(10));

-- Location: LCCOMB_X12_Y7_N0
\read_mux_1|Mux21~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux21~2_combout\ = (\read_reg_1~combout\(2) & (((\register_21|data_out\(10)) # (\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & (\register_17|data_out\(10) & ((!\read_reg_1~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \register_17|data_out\(10),
	datac => \register_21|data_out\(10),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux21~2_combout\);

-- Location: LCFF_X12_Y3_N11
\register_25|data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(10),
	sload => VCC,
	ena => \decoder|Ram0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_25|data_out\(10));

-- Location: LCCOMB_X12_Y3_N10
\read_mux_1|Mux21~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux21~3_combout\ = (\read_mux_1|Mux21~2_combout\ & ((\register_29|data_out\(10)) # ((!\read_reg_1~combout\(3))))) # (!\read_mux_1|Mux21~2_combout\ & (((\register_25|data_out\(10) & \read_reg_1~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_29|data_out\(10),
	datab => \read_mux_1|Mux21~2_combout\,
	datac => \register_25|data_out\(10),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux21~3_combout\);

-- Location: LCCOMB_X18_Y7_N18
\read_mux_1|Mux21~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux21~6_combout\ = (\read_reg_1~combout\(1) & (((\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & ((\read_reg_1~combout\(0) & ((\read_mux_1|Mux21~3_combout\))) # (!\read_reg_1~combout\(0) & (\read_mux_1|Mux21~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux21~5_combout\,
	datab => \read_mux_1|Mux21~3_combout\,
	datac => \read_reg_1~combout\(1),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux21~6_combout\);

-- Location: LCCOMB_X18_Y7_N12
\read_mux_1|Mux21~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux21~9_combout\ = (\read_reg_1~combout\(1) & ((\read_mux_1|Mux21~6_combout\ & ((\read_mux_1|Mux21~8_combout\))) # (!\read_mux_1|Mux21~6_combout\ & (\read_mux_1|Mux21~1_combout\)))) # (!\read_reg_1~combout\(1) & 
-- (((\read_mux_1|Mux21~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux21~1_combout\,
	datab => \read_reg_1~combout\(1),
	datac => \read_mux_1|Mux21~8_combout\,
	datad => \read_mux_1|Mux21~6_combout\,
	combout => \read_mux_1|Mux21~9_combout\);

-- Location: LCFF_X15_Y11_N27
\register_7|data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(10),
	sload => VCC,
	ena => \decoder|Ram0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_7|data_out\(10));

-- Location: LCFF_X14_Y8_N17
\register_5|data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(10),
	sload => VCC,
	ena => \decoder|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_5|data_out\(10));

-- Location: LCFF_X21_Y11_N25
\register_4|data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(10),
	sload => VCC,
	ena => \decoder|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_4|data_out\(10));

-- Location: LCFF_X15_Y11_N9
\register_6|data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(10),
	sload => VCC,
	ena => \decoder|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_6|data_out\(10));

-- Location: LCCOMB_X15_Y11_N8
\read_mux_1|Mux21~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux21~12_combout\ = (\read_reg_1~combout\(0) & (((\read_reg_1~combout\(1))))) # (!\read_reg_1~combout\(0) & ((\read_reg_1~combout\(1) & ((\register_6|data_out\(10)))) # (!\read_reg_1~combout\(1) & (\register_4|data_out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(0),
	datab => \register_4|data_out\(10),
	datac => \register_6|data_out\(10),
	datad => \read_reg_1~combout\(1),
	combout => \read_mux_1|Mux21~12_combout\);

-- Location: LCCOMB_X14_Y8_N16
\read_mux_1|Mux21~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux21~13_combout\ = (\read_reg_1~combout\(0) & ((\read_mux_1|Mux21~12_combout\ & (\register_7|data_out\(10))) # (!\read_mux_1|Mux21~12_combout\ & ((\register_5|data_out\(10)))))) # (!\read_reg_1~combout\(0) & 
-- (((\read_mux_1|Mux21~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(0),
	datab => \register_7|data_out\(10),
	datac => \register_5|data_out\(10),
	datad => \read_mux_1|Mux21~12_combout\,
	combout => \read_mux_1|Mux21~13_combout\);

-- Location: LCFF_X12_Y13_N19
\register_3|data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(10),
	sload => VCC,
	ena => \decoder|Ram0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_3|data_out\(10));

-- Location: LCFF_X20_Y9_N21
\register_2|data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(10),
	sload => VCC,
	ena => \decoder|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_2|data_out\(10));

-- Location: LCFF_X19_Y9_N13
\register_1|data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(10),
	sload => VCC,
	ena => \decoder|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_1|data_out\(10));

-- Location: LCCOMB_X19_Y9_N12
\read_mux_1|Mux21~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux21~14_combout\ = (\read_reg_1~combout\(1) & (((\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & ((\read_reg_1~combout\(0) & ((\register_1|data_out\(10)))) # (!\read_reg_1~combout\(0) & (\register_0|data_out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_0|data_out\(10),
	datab => \read_reg_1~combout\(1),
	datac => \register_1|data_out\(10),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux21~14_combout\);

-- Location: LCCOMB_X20_Y9_N20
\read_mux_1|Mux21~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux21~15_combout\ = (\read_reg_1~combout\(1) & ((\read_mux_1|Mux21~14_combout\ & (\register_3|data_out\(10))) # (!\read_mux_1|Mux21~14_combout\ & ((\register_2|data_out\(10)))))) # (!\read_reg_1~combout\(1) & 
-- (((\read_mux_1|Mux21~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \register_3|data_out\(10),
	datac => \register_2|data_out\(10),
	datad => \read_mux_1|Mux21~14_combout\,
	combout => \read_mux_1|Mux21~15_combout\);

-- Location: LCCOMB_X18_Y7_N22
\read_mux_1|Mux21~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux21~16_combout\ = (\read_reg_1~combout\(2) & ((\read_reg_1~combout\(3)) # ((\read_mux_1|Mux21~13_combout\)))) # (!\read_reg_1~combout\(2) & (!\read_reg_1~combout\(3) & ((\read_mux_1|Mux21~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \read_reg_1~combout\(3),
	datac => \read_mux_1|Mux21~13_combout\,
	datad => \read_mux_1|Mux21~15_combout\,
	combout => \read_mux_1|Mux21~16_combout\);

-- Location: LCFF_X24_Y5_N11
\register_8|data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(10),
	sload => VCC,
	ena => \decoder|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_8|data_out\(10));

-- Location: LCFF_X24_Y7_N9
\register_9|data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(10),
	sload => VCC,
	ena => \decoder|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_9|data_out\(10));

-- Location: LCCOMB_X24_Y7_N8
\read_mux_1|Mux21~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux21~10_combout\ = (\read_reg_1~combout\(1) & (((\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & ((\read_reg_1~combout\(0) & ((\register_9|data_out\(10)))) # (!\read_reg_1~combout\(0) & (\register_8|data_out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \register_8|data_out\(10),
	datac => \register_9|data_out\(10),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux21~10_combout\);

-- Location: LCFF_X24_Y4_N23
\register_10|data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(10),
	sload => VCC,
	ena => \decoder|Ram0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_10|data_out\(10));

-- Location: LCFF_X24_Y7_N19
\register_11|data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(10),
	sload => VCC,
	ena => \decoder|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_11|data_out\(10));

-- Location: LCCOMB_X24_Y4_N22
\read_mux_1|Mux21~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux21~11_combout\ = (\read_reg_1~combout\(1) & ((\read_mux_1|Mux21~10_combout\ & ((\register_11|data_out\(10)))) # (!\read_mux_1|Mux21~10_combout\ & (\register_10|data_out\(10))))) # (!\read_reg_1~combout\(1) & (\read_mux_1|Mux21~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \read_mux_1|Mux21~10_combout\,
	datac => \register_10|data_out\(10),
	datad => \register_11|data_out\(10),
	combout => \read_mux_1|Mux21~11_combout\);

-- Location: LCCOMB_X18_Y7_N8
\read_mux_1|Mux21~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux21~19_combout\ = (\read_mux_1|Mux21~16_combout\ & ((\read_mux_1|Mux21~18_combout\) # ((!\read_reg_1~combout\(3))))) # (!\read_mux_1|Mux21~16_combout\ & (((\read_mux_1|Mux21~11_combout\ & \read_reg_1~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux21~18_combout\,
	datab => \read_mux_1|Mux21~16_combout\,
	datac => \read_mux_1|Mux21~11_combout\,
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux21~19_combout\);

-- Location: LCCOMB_X18_Y7_N10
\read_mux_1|Mux21~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux21~20_combout\ = (\read_reg_1~combout\(4) & (\read_mux_1|Mux21~9_combout\)) # (!\read_reg_1~combout\(4) & ((\read_mux_1|Mux21~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux21~9_combout\,
	datab => \read_reg_1~combout\(4),
	datac => \read_mux_1|Mux21~19_combout\,
	combout => \read_mux_1|Mux21~20_combout\);

-- Location: PIN_P13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\write_data[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_write_data(11),
	combout => \write_data~combout\(11));

-- Location: LCFF_X18_Y12_N19
\register_31|data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(11),
	sload => VCC,
	ena => \decoder|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_31|data_out\(11));

-- Location: LCFF_X18_Y12_N17
\register_23|data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(11),
	sload => VCC,
	ena => \decoder|Ram0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_23|data_out\(11));

-- Location: LCCOMB_X18_Y12_N16
\read_mux_1|Mux20~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux20~8_combout\ = (\read_mux_1|Mux20~7_combout\ & ((\register_31|data_out\(11)) # ((!\read_reg_1~combout\(2))))) # (!\read_mux_1|Mux20~7_combout\ & (((\register_23|data_out\(11) & \read_reg_1~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux20~7_combout\,
	datab => \register_31|data_out\(11),
	datac => \register_23|data_out\(11),
	datad => \read_reg_1~combout\(2),
	combout => \read_mux_1|Mux20~8_combout\);

-- Location: LCFF_X17_Y11_N29
\register_28|data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(11),
	sload => VCC,
	ena => \decoder|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_28|data_out\(11));

-- Location: LCFF_X17_Y11_N27
\register_24|data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(11),
	sload => VCC,
	ena => \decoder|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_24|data_out\(11));

-- Location: LCCOMB_X17_Y11_N26
\read_mux_1|Mux20~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux20~5_combout\ = (\read_mux_1|Mux20~4_combout\ & ((\register_28|data_out\(11)) # ((!\read_reg_1~combout\(3))))) # (!\read_mux_1|Mux20~4_combout\ & (((\register_24|data_out\(11) & \read_reg_1~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux20~4_combout\,
	datab => \register_28|data_out\(11),
	datac => \register_24|data_out\(11),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux20~5_combout\);

-- Location: LCCOMB_X17_Y11_N30
\read_mux_1|Mux20~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux20~6_combout\ = (\read_reg_1~combout\(1) & ((\read_mux_1|Mux20~3_combout\) # ((\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & (((\read_mux_1|Mux20~5_combout\ & !\read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux20~3_combout\,
	datab => \read_reg_1~combout\(1),
	datac => \read_mux_1|Mux20~5_combout\,
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux20~6_combout\);

-- Location: LCCOMB_X17_Y9_N8
\read_mux_1|Mux20~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux20~9_combout\ = (\read_mux_1|Mux20~6_combout\ & (((\read_mux_1|Mux20~8_combout\) # (!\read_reg_1~combout\(0))))) # (!\read_mux_1|Mux20~6_combout\ & (\read_mux_1|Mux20~1_combout\ & ((\read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux20~1_combout\,
	datab => \read_mux_1|Mux20~8_combout\,
	datac => \read_mux_1|Mux20~6_combout\,
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux20~9_combout\);

-- Location: LCFF_X14_Y12_N17
\register_5|data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(11),
	sload => VCC,
	ena => \decoder|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_5|data_out\(11));

-- Location: LCFF_X14_Y12_N19
\register_4|data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(11),
	sload => VCC,
	ena => \decoder|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_4|data_out\(11));

-- Location: LCCOMB_X14_Y12_N16
\read_mux_1|Mux20~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux20~10_combout\ = (\read_reg_1~combout\(0) & ((\read_reg_1~combout\(1)) # ((\register_5|data_out\(11))))) # (!\read_reg_1~combout\(0) & (!\read_reg_1~combout\(1) & ((\register_4|data_out\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(0),
	datab => \read_reg_1~combout\(1),
	datac => \register_5|data_out\(11),
	datad => \register_4|data_out\(11),
	combout => \read_mux_1|Mux20~10_combout\);

-- Location: LCFF_X15_Y12_N9
\register_6|data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(11),
	sload => VCC,
	ena => \decoder|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_6|data_out\(11));

-- Location: LCFF_X15_Y12_N19
\register_7|data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(11),
	sload => VCC,
	ena => \decoder|Ram0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_7|data_out\(11));

-- Location: LCCOMB_X15_Y12_N8
\read_mux_1|Mux20~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux20~11_combout\ = (\read_reg_1~combout\(1) & ((\read_mux_1|Mux20~10_combout\ & ((\register_7|data_out\(11)))) # (!\read_mux_1|Mux20~10_combout\ & (\register_6|data_out\(11))))) # (!\read_reg_1~combout\(1) & (\read_mux_1|Mux20~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \read_mux_1|Mux20~10_combout\,
	datac => \register_6|data_out\(11),
	datad => \register_7|data_out\(11),
	combout => \read_mux_1|Mux20~11_combout\);

-- Location: LCFF_X17_Y9_N29
\register_3|data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(11),
	sload => VCC,
	ena => \decoder|Ram0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_3|data_out\(11));

-- Location: LCFF_X17_Y9_N27
\register_1|data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(11),
	sload => VCC,
	ena => \decoder|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_1|data_out\(11));

-- Location: LCCOMB_X17_Y9_N26
\read_mux_1|Mux20~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux20~15_combout\ = (\read_mux_1|Mux20~14_combout\ & ((\register_3|data_out\(11)) # ((!\read_reg_1~combout\(0))))) # (!\read_mux_1|Mux20~14_combout\ & (((\register_1|data_out\(11) & \read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux20~14_combout\,
	datab => \register_3|data_out\(11),
	datac => \register_1|data_out\(11),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux20~15_combout\);

-- Location: LCCOMB_X17_Y9_N6
\read_mux_1|Mux20~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux20~16_combout\ = (\read_reg_1~combout\(3) & ((\read_mux_1|Mux20~13_combout\) # ((\read_reg_1~combout\(2))))) # (!\read_reg_1~combout\(3) & (((!\read_reg_1~combout\(2) & \read_mux_1|Mux20~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux20~13_combout\,
	datab => \read_reg_1~combout\(3),
	datac => \read_reg_1~combout\(2),
	datad => \read_mux_1|Mux20~15_combout\,
	combout => \read_mux_1|Mux20~16_combout\);

-- Location: LCCOMB_X17_Y9_N16
\read_mux_1|Mux20~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux20~19_combout\ = (\read_reg_1~combout\(2) & ((\read_mux_1|Mux20~16_combout\ & (\read_mux_1|Mux20~18_combout\)) # (!\read_mux_1|Mux20~16_combout\ & ((\read_mux_1|Mux20~11_combout\))))) # (!\read_reg_1~combout\(2) & 
-- (((\read_mux_1|Mux20~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux20~18_combout\,
	datab => \read_mux_1|Mux20~11_combout\,
	datac => \read_reg_1~combout\(2),
	datad => \read_mux_1|Mux20~16_combout\,
	combout => \read_mux_1|Mux20~19_combout\);

-- Location: LCCOMB_X17_Y9_N18
\read_mux_1|Mux20~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux20~20_combout\ = (\read_reg_1~combout\(4) & (\read_mux_1|Mux20~9_combout\)) # (!\read_reg_1~combout\(4) & ((\read_mux_1|Mux20~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(4),
	datab => \read_mux_1|Mux20~9_combout\,
	datac => \read_mux_1|Mux20~19_combout\,
	combout => \read_mux_1|Mux20~20_combout\);

-- Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\write_data[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_write_data(12),
	combout => \write_data~combout\(12));

-- Location: LCFF_X24_Y7_N23
\register_11|data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(12),
	sload => VCC,
	ena => \decoder|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_11|data_out\(12));

-- Location: LCFF_X24_Y4_N9
\register_10|data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(12),
	sload => VCC,
	ena => \decoder|Ram0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_10|data_out\(12));

-- Location: LCFF_X24_Y5_N13
\register_8|data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(12),
	sload => VCC,
	ena => \decoder|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_8|data_out\(12));

-- Location: LCFF_X24_Y7_N21
\register_9|data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(12),
	sload => VCC,
	ena => \decoder|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_9|data_out\(12));

-- Location: LCCOMB_X24_Y7_N20
\read_mux_1|Mux19~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux19~10_combout\ = (\read_reg_1~combout\(1) & (((\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & ((\read_reg_1~combout\(0) & ((\register_9|data_out\(12)))) # (!\read_reg_1~combout\(0) & (\register_8|data_out\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \register_8|data_out\(12),
	datac => \register_9|data_out\(12),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux19~10_combout\);

-- Location: LCCOMB_X24_Y4_N8
\read_mux_1|Mux19~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux19~11_combout\ = (\read_reg_1~combout\(1) & ((\read_mux_1|Mux19~10_combout\ & (\register_11|data_out\(12))) # (!\read_mux_1|Mux19~10_combout\ & ((\register_10|data_out\(12)))))) # (!\read_reg_1~combout\(1) & 
-- (((\read_mux_1|Mux19~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \register_11|data_out\(12),
	datac => \register_10|data_out\(12),
	datad => \read_mux_1|Mux19~10_combout\,
	combout => \read_mux_1|Mux19~11_combout\);

-- Location: LCFF_X14_Y9_N17
\register_14|data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(12),
	sload => VCC,
	ena => \decoder|Ram0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_14|data_out\(12));

-- Location: LCFF_X14_Y9_N27
\register_12|data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(12),
	sload => VCC,
	ena => \decoder|Ram0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_12|data_out\(12));

-- Location: LCCOMB_X14_Y9_N16
\read_mux_1|Mux19~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux19~17_combout\ = (\read_reg_1~combout\(0) & (\read_reg_1~combout\(1))) # (!\read_reg_1~combout\(0) & ((\read_reg_1~combout\(1) & (\register_14|data_out\(12))) # (!\read_reg_1~combout\(1) & ((\register_12|data_out\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(0),
	datab => \read_reg_1~combout\(1),
	datac => \register_14|data_out\(12),
	datad => \register_12|data_out\(12),
	combout => \read_mux_1|Mux19~17_combout\);

-- Location: LCFF_X14_Y7_N13
\register_13|data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(12),
	sload => VCC,
	ena => \decoder|Ram0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_13|data_out\(12));

-- Location: LCCOMB_X14_Y7_N12
\read_mux_1|Mux19~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux19~18_combout\ = (\read_mux_1|Mux19~17_combout\ & ((\register_15|data_out\(12)) # ((!\read_reg_1~combout\(0))))) # (!\read_mux_1|Mux19~17_combout\ & (((\register_13|data_out\(12) & \read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_15|data_out\(12),
	datab => \read_mux_1|Mux19~17_combout\,
	datac => \register_13|data_out\(12),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux19~18_combout\);

-- Location: LCCOMB_X17_Y12_N10
\read_mux_1|Mux19~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux19~19_combout\ = (\read_mux_1|Mux19~16_combout\ & (((\read_mux_1|Mux19~18_combout\) # (!\read_reg_1~combout\(3))))) # (!\read_mux_1|Mux19~16_combout\ & (\read_mux_1|Mux19~11_combout\ & ((\read_reg_1~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux19~16_combout\,
	datab => \read_mux_1|Mux19~11_combout\,
	datac => \read_mux_1|Mux19~18_combout\,
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux19~19_combout\);

-- Location: LCFF_X18_Y7_N31
\register_27|data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(12),
	sload => VCC,
	ena => \decoder|Ram0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_27|data_out\(12));

-- Location: LCFF_X22_Y11_N11
\register_23|data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(12),
	sload => VCC,
	ena => \decoder|Ram0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_23|data_out\(12));

-- Location: LCCOMB_X22_Y11_N10
\read_mux_1|Mux19~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux19~7_combout\ = (\read_reg_1~combout\(3) & (((\read_reg_1~combout\(2))))) # (!\read_reg_1~combout\(3) & ((\read_reg_1~combout\(2) & ((\register_23|data_out\(12)))) # (!\read_reg_1~combout\(2) & (\register_19|data_out\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_19|data_out\(12),
	datab => \read_reg_1~combout\(3),
	datac => \register_23|data_out\(12),
	datad => \read_reg_1~combout\(2),
	combout => \read_mux_1|Mux19~7_combout\);

-- Location: LCCOMB_X18_Y7_N30
\read_mux_1|Mux19~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux19~8_combout\ = (\read_reg_1~combout\(3) & ((\read_mux_1|Mux19~7_combout\ & (\register_31|data_out\(12))) # (!\read_mux_1|Mux19~7_combout\ & ((\register_27|data_out\(12)))))) # (!\read_reg_1~combout\(3) & (((\read_mux_1|Mux19~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_31|data_out\(12),
	datab => \read_reg_1~combout\(3),
	datac => \register_27|data_out\(12),
	datad => \read_mux_1|Mux19~7_combout\,
	combout => \read_mux_1|Mux19~8_combout\);

-- Location: LCFF_X22_Y7_N31
\register_28|data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(12),
	sload => VCC,
	ena => \decoder|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_28|data_out\(12));

-- Location: LCFF_X21_Y7_N21
\register_20|data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(12),
	sload => VCC,
	ena => \decoder|Ram0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_20|data_out\(12));

-- Location: LCFF_X22_Y7_N29
\register_24|data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(12),
	sload => VCC,
	ena => \decoder|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_24|data_out\(12));

-- Location: LCCOMB_X22_Y7_N28
\read_mux_1|Mux19~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux19~4_combout\ = (\read_reg_1~combout\(2) & (((\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & ((\read_reg_1~combout\(3) & ((\register_24|data_out\(12)))) # (!\read_reg_1~combout\(3) & (\register_16|data_out\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_16|data_out\(12),
	datab => \read_reg_1~combout\(2),
	datac => \register_24|data_out\(12),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux19~4_combout\);

-- Location: LCCOMB_X21_Y7_N20
\read_mux_1|Mux19~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux19~5_combout\ = (\read_reg_1~combout\(2) & ((\read_mux_1|Mux19~4_combout\ & (\register_28|data_out\(12))) # (!\read_mux_1|Mux19~4_combout\ & ((\register_20|data_out\(12)))))) # (!\read_reg_1~combout\(2) & (((\read_mux_1|Mux19~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \register_28|data_out\(12),
	datac => \register_20|data_out\(12),
	datad => \read_mux_1|Mux19~4_combout\,
	combout => \read_mux_1|Mux19~5_combout\);

-- Location: LCCOMB_X18_Y7_N28
\read_mux_1|Mux19~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux19~6_combout\ = (\read_reg_1~combout\(1) & (((\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & ((\read_reg_1~combout\(0) & (\read_mux_1|Mux19~3_combout\)) # (!\read_reg_1~combout\(0) & ((\read_mux_1|Mux19~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux19~3_combout\,
	datab => \read_mux_1|Mux19~5_combout\,
	datac => \read_reg_1~combout\(1),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux19~6_combout\);

-- Location: LCCOMB_X18_Y7_N16
\read_mux_1|Mux19~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux19~9_combout\ = (\read_reg_1~combout\(1) & ((\read_mux_1|Mux19~6_combout\ & ((\read_mux_1|Mux19~8_combout\))) # (!\read_mux_1|Mux19~6_combout\ & (\read_mux_1|Mux19~1_combout\)))) # (!\read_reg_1~combout\(1) & 
-- (((\read_mux_1|Mux19~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux19~1_combout\,
	datab => \read_mux_1|Mux19~8_combout\,
	datac => \read_reg_1~combout\(1),
	datad => \read_mux_1|Mux19~6_combout\,
	combout => \read_mux_1|Mux19~9_combout\);

-- Location: LCCOMB_X17_Y12_N12
\read_mux_1|Mux19~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux19~20_combout\ = (\read_reg_1~combout\(4) & ((\read_mux_1|Mux19~9_combout\))) # (!\read_reg_1~combout\(4) & (\read_mux_1|Mux19~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux19~19_combout\,
	datac => \read_mux_1|Mux19~9_combout\,
	datad => \read_reg_1~combout\(4),
	combout => \read_mux_1|Mux19~20_combout\);

-- Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\write_data[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_write_data(13),
	combout => \write_data~combout\(13));

-- Location: LCFF_X15_Y12_N21
\register_6|data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(13),
	sload => VCC,
	ena => \decoder|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_6|data_out\(13));

-- Location: LCFF_X15_Y12_N7
\register_7|data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(13),
	sload => VCC,
	ena => \decoder|Ram0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_7|data_out\(13));

-- Location: LCCOMB_X15_Y12_N20
\read_mux_1|Mux18~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux18~11_combout\ = (\read_mux_1|Mux18~10_combout\ & (((\register_7|data_out\(13))) # (!\read_reg_1~combout\(1)))) # (!\read_mux_1|Mux18~10_combout\ & (\read_reg_1~combout\(1) & (\register_6|data_out\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux18~10_combout\,
	datab => \read_reg_1~combout\(1),
	datac => \register_6|data_out\(13),
	datad => \register_7|data_out\(13),
	combout => \read_mux_1|Mux18~11_combout\);

-- Location: LCFF_X14_Y13_N27
\register_15|data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(13),
	sload => VCC,
	ena => \decoder|Ram0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_15|data_out\(13));

-- Location: LCFF_X14_Y13_N25
\register_14|data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(13),
	sload => VCC,
	ena => \decoder|Ram0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_14|data_out\(13));

-- Location: LCCOMB_X14_Y13_N24
\read_mux_1|Mux18~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux18~18_combout\ = (\read_mux_1|Mux18~17_combout\ & ((\register_15|data_out\(13)) # ((!\read_reg_1~combout\(1))))) # (!\read_mux_1|Mux18~17_combout\ & (((\register_14|data_out\(13) & \read_reg_1~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux18~17_combout\,
	datab => \register_15|data_out\(13),
	datac => \register_14|data_out\(13),
	datad => \read_reg_1~combout\(1),
	combout => \read_mux_1|Mux18~18_combout\);

-- Location: LCCOMB_X14_Y11_N6
\read_mux_1|Mux18~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux18~19_combout\ = (\read_mux_1|Mux18~16_combout\ & (((\read_mux_1|Mux18~18_combout\) # (!\read_reg_1~combout\(2))))) # (!\read_mux_1|Mux18~16_combout\ & (\read_mux_1|Mux18~11_combout\ & ((\read_reg_1~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux18~16_combout\,
	datab => \read_mux_1|Mux18~11_combout\,
	datac => \read_mux_1|Mux18~18_combout\,
	datad => \read_reg_1~combout\(2),
	combout => \read_mux_1|Mux18~19_combout\);

-- Location: LCFF_X21_Y7_N27
\register_16|data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(13),
	sload => VCC,
	ena => \decoder|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_16|data_out\(13));

-- Location: LCFF_X21_Y7_N9
\register_20|data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(13),
	sload => VCC,
	ena => \decoder|Ram0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_20|data_out\(13));

-- Location: LCCOMB_X21_Y7_N8
\read_mux_1|Mux18~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux18~4_combout\ = (\read_reg_1~combout\(2) & (((\register_20|data_out\(13)) # (\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & (\register_16|data_out\(13) & ((!\read_reg_1~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \register_16|data_out\(13),
	datac => \register_20|data_out\(13),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux18~4_combout\);

-- Location: LCFF_X17_Y7_N17
\register_24|data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(13),
	sload => VCC,
	ena => \decoder|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_24|data_out\(13));

-- Location: LCFF_X17_Y7_N19
\register_28|data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(13),
	sload => VCC,
	ena => \decoder|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_28|data_out\(13));

-- Location: LCCOMB_X17_Y7_N16
\read_mux_1|Mux18~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux18~5_combout\ = (\read_reg_1~combout\(3) & ((\read_mux_1|Mux18~4_combout\ & ((\register_28|data_out\(13)))) # (!\read_mux_1|Mux18~4_combout\ & (\register_24|data_out\(13))))) # (!\read_reg_1~combout\(3) & (\read_mux_1|Mux18~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(3),
	datab => \read_mux_1|Mux18~4_combout\,
	datac => \register_24|data_out\(13),
	datad => \register_28|data_out\(13),
	combout => \read_mux_1|Mux18~5_combout\);

-- Location: LCCOMB_X14_Y11_N0
\read_mux_1|Mux18~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux18~6_combout\ = (\read_reg_1~combout\(1) & ((\read_mux_1|Mux18~3_combout\) # ((\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & (((\read_mux_1|Mux18~5_combout\ & !\read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux18~3_combout\,
	datab => \read_mux_1|Mux18~5_combout\,
	datac => \read_reg_1~combout\(1),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux18~6_combout\);

-- Location: LCFF_X18_Y12_N31
\register_31|data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(13),
	sload => VCC,
	ena => \decoder|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_31|data_out\(13));

-- Location: LCFF_X18_Y12_N5
\register_23|data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(13),
	sload => VCC,
	ena => \decoder|Ram0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_23|data_out\(13));

-- Location: LCFF_X19_Y10_N1
\register_27|data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(13),
	sload => VCC,
	ena => \decoder|Ram0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_27|data_out\(13));

-- Location: LCFF_X19_Y10_N19
\register_19|data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(13),
	sload => VCC,
	ena => \decoder|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_19|data_out\(13));

-- Location: LCCOMB_X19_Y10_N0
\read_mux_1|Mux18~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux18~7_combout\ = (\read_reg_1~combout\(3) & ((\read_reg_1~combout\(2)) # ((\register_27|data_out\(13))))) # (!\read_reg_1~combout\(3) & (!\read_reg_1~combout\(2) & ((\register_19|data_out\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(3),
	datab => \read_reg_1~combout\(2),
	datac => \register_27|data_out\(13),
	datad => \register_19|data_out\(13),
	combout => \read_mux_1|Mux18~7_combout\);

-- Location: LCCOMB_X18_Y12_N4
\read_mux_1|Mux18~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux18~8_combout\ = (\read_reg_1~combout\(2) & ((\read_mux_1|Mux18~7_combout\ & (\register_31|data_out\(13))) # (!\read_mux_1|Mux18~7_combout\ & ((\register_23|data_out\(13)))))) # (!\read_reg_1~combout\(2) & (((\read_mux_1|Mux18~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \register_31|data_out\(13),
	datac => \register_23|data_out\(13),
	datad => \read_mux_1|Mux18~7_combout\,
	combout => \read_mux_1|Mux18~8_combout\);

-- Location: LCCOMB_X14_Y11_N18
\read_mux_1|Mux18~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux18~9_combout\ = (\read_mux_1|Mux18~6_combout\ & (((\read_mux_1|Mux18~8_combout\) # (!\read_reg_1~combout\(0))))) # (!\read_mux_1|Mux18~6_combout\ & (\read_mux_1|Mux18~1_combout\ & ((\read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux18~1_combout\,
	datab => \read_mux_1|Mux18~6_combout\,
	datac => \read_mux_1|Mux18~8_combout\,
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux18~9_combout\);

-- Location: LCCOMB_X14_Y11_N8
\read_mux_1|Mux18~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux18~20_combout\ = (\read_reg_1~combout\(4) & ((\read_mux_1|Mux18~9_combout\))) # (!\read_reg_1~combout\(4) & (\read_mux_1|Mux18~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux18~19_combout\,
	datab => \read_mux_1|Mux18~9_combout\,
	datad => \read_reg_1~combout\(4),
	combout => \read_mux_1|Mux18~20_combout\);

-- Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\write_data[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_write_data(14),
	combout => \write_data~combout\(14));

-- Location: LCFF_X22_Y7_N25
\register_24|data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(14),
	sload => VCC,
	ena => \decoder|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_24|data_out\(14));

-- Location: LCFF_X21_Y7_N23
\register_16|data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(14),
	sload => VCC,
	ena => \decoder|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_16|data_out\(14));

-- Location: LCCOMB_X22_Y7_N24
\read_mux_1|Mux17~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux17~4_combout\ = (\read_reg_1~combout\(3) & ((\read_reg_1~combout\(2)) # ((\register_24|data_out\(14))))) # (!\read_reg_1~combout\(3) & (!\read_reg_1~combout\(2) & ((\register_16|data_out\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(3),
	datab => \read_reg_1~combout\(2),
	datac => \register_24|data_out\(14),
	datad => \register_16|data_out\(14),
	combout => \read_mux_1|Mux17~4_combout\);

-- Location: LCFF_X21_Y7_N5
\register_20|data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(14),
	sload => VCC,
	ena => \decoder|Ram0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_20|data_out\(14));

-- Location: LCFF_X22_Y7_N27
\register_28|data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(14),
	sload => VCC,
	ena => \decoder|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_28|data_out\(14));

-- Location: LCCOMB_X21_Y7_N4
\read_mux_1|Mux17~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux17~5_combout\ = (\read_reg_1~combout\(2) & ((\read_mux_1|Mux17~4_combout\ & ((\register_28|data_out\(14)))) # (!\read_mux_1|Mux17~4_combout\ & (\register_20|data_out\(14))))) # (!\read_reg_1~combout\(2) & (\read_mux_1|Mux17~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \read_mux_1|Mux17~4_combout\,
	datac => \register_20|data_out\(14),
	datad => \register_28|data_out\(14),
	combout => \read_mux_1|Mux17~5_combout\);

-- Location: LCCOMB_X14_Y11_N26
\read_mux_1|Mux17~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux17~6_combout\ = (\read_reg_1~combout\(1) & (((\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & ((\read_reg_1~combout\(0) & (\read_mux_1|Mux17~3_combout\)) # (!\read_reg_1~combout\(0) & ((\read_mux_1|Mux17~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux17~3_combout\,
	datab => \read_mux_1|Mux17~5_combout\,
	datac => \read_reg_1~combout\(1),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux17~6_combout\);

-- Location: LCFF_X17_Y4_N9
\register_30|data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(14),
	sload => VCC,
	ena => \decoder|Ram0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_30|data_out\(14));

-- Location: LCFF_X17_Y4_N23
\register_22|data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(14),
	sload => VCC,
	ena => \decoder|Ram0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_22|data_out\(14));

-- Location: LCCOMB_X17_Y4_N22
\read_mux_1|Mux17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux17~1_combout\ = (\read_mux_1|Mux17~0_combout\ & ((\register_30|data_out\(14)) # ((!\read_reg_1~combout\(2))))) # (!\read_mux_1|Mux17~0_combout\ & (((\register_22|data_out\(14) & \read_reg_1~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux17~0_combout\,
	datab => \register_30|data_out\(14),
	datac => \register_22|data_out\(14),
	datad => \read_reg_1~combout\(2),
	combout => \read_mux_1|Mux17~1_combout\);

-- Location: LCFF_X20_Y10_N27
\register_23|data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(14),
	sload => VCC,
	ena => \decoder|Ram0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_23|data_out\(14));

-- Location: LCFF_X19_Y10_N13
\register_19|data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(14),
	sload => VCC,
	ena => \decoder|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_19|data_out\(14));

-- Location: LCCOMB_X20_Y10_N26
\read_mux_1|Mux17~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux17~7_combout\ = (\read_reg_1~combout\(3) & (\read_reg_1~combout\(2))) # (!\read_reg_1~combout\(3) & ((\read_reg_1~combout\(2) & (\register_23|data_out\(14))) # (!\read_reg_1~combout\(2) & ((\register_19|data_out\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(3),
	datab => \read_reg_1~combout\(2),
	datac => \register_23|data_out\(14),
	datad => \register_19|data_out\(14),
	combout => \read_mux_1|Mux17~7_combout\);

-- Location: LCFF_X21_Y10_N29
\register_27|data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(14),
	sload => VCC,
	ena => \decoder|Ram0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_27|data_out\(14));

-- Location: LCFF_X21_Y10_N23
\register_31|data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(14),
	sload => VCC,
	ena => \decoder|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_31|data_out\(14));

-- Location: LCCOMB_X21_Y10_N28
\read_mux_1|Mux17~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux17~8_combout\ = (\read_reg_1~combout\(3) & ((\read_mux_1|Mux17~7_combout\ & ((\register_31|data_out\(14)))) # (!\read_mux_1|Mux17~7_combout\ & (\register_27|data_out\(14))))) # (!\read_reg_1~combout\(3) & (\read_mux_1|Mux17~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(3),
	datab => \read_mux_1|Mux17~7_combout\,
	datac => \register_27|data_out\(14),
	datad => \register_31|data_out\(14),
	combout => \read_mux_1|Mux17~8_combout\);

-- Location: LCCOMB_X14_Y11_N12
\read_mux_1|Mux17~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux17~9_combout\ = (\read_reg_1~combout\(1) & ((\read_mux_1|Mux17~6_combout\ & ((\read_mux_1|Mux17~8_combout\))) # (!\read_mux_1|Mux17~6_combout\ & (\read_mux_1|Mux17~1_combout\)))) # (!\read_reg_1~combout\(1) & (\read_mux_1|Mux17~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \read_mux_1|Mux17~6_combout\,
	datac => \read_mux_1|Mux17~1_combout\,
	datad => \read_mux_1|Mux17~8_combout\,
	combout => \read_mux_1|Mux17~9_combout\);

-- Location: LCFF_X17_Y10_N19
\register_14|data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(14),
	sload => VCC,
	ena => \decoder|Ram0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_14|data_out\(14));

-- Location: LCCOMB_X17_Y10_N18
\read_mux_1|Mux17~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux17~17_combout\ = (\read_reg_1~combout\(1) & (((\register_14|data_out\(14)) # (\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & (\register_12|data_out\(14) & ((!\read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_12|data_out\(14),
	datab => \read_reg_1~combout\(1),
	datac => \register_14|data_out\(14),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux17~17_combout\);

-- Location: LCFF_X18_Y10_N15
\register_13|data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(14),
	sload => VCC,
	ena => \decoder|Ram0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_13|data_out\(14));

-- Location: LCCOMB_X18_Y10_N14
\read_mux_1|Mux17~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux17~18_combout\ = (\read_mux_1|Mux17~17_combout\ & ((\register_15|data_out\(14)) # ((!\read_reg_1~combout\(0))))) # (!\read_mux_1|Mux17~17_combout\ & (((\register_13|data_out\(14) & \read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_15|data_out\(14),
	datab => \read_mux_1|Mux17~17_combout\,
	datac => \register_13|data_out\(14),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux17~18_combout\);

-- Location: LCFF_X22_Y5_N1
\register_10|data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(14),
	sload => VCC,
	ena => \decoder|Ram0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_10|data_out\(14));

-- Location: LCFF_X22_Y5_N11
\register_11|data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(14),
	sload => VCC,
	ena => \decoder|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_11|data_out\(14));

-- Location: LCCOMB_X22_Y5_N0
\read_mux_1|Mux17~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux17~11_combout\ = (\read_mux_1|Mux17~10_combout\ & (((\register_11|data_out\(14))) # (!\read_reg_1~combout\(1)))) # (!\read_mux_1|Mux17~10_combout\ & (\read_reg_1~combout\(1) & (\register_10|data_out\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux17~10_combout\,
	datab => \read_reg_1~combout\(1),
	datac => \register_10|data_out\(14),
	datad => \register_11|data_out\(14),
	combout => \read_mux_1|Mux17~11_combout\);

-- Location: LCFF_X10_Y11_N25
\register_7|data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(14),
	sload => VCC,
	ena => \decoder|Ram0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_7|data_out\(14));

-- Location: LCFF_X12_Y11_N19
\register_5|data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(14),
	sload => VCC,
	ena => \decoder|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_5|data_out\(14));

-- Location: LCCOMB_X12_Y11_N18
\read_mux_1|Mux17~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux17~13_combout\ = (\read_mux_1|Mux17~12_combout\ & ((\register_7|data_out\(14)) # ((!\read_reg_1~combout\(0))))) # (!\read_mux_1|Mux17~12_combout\ & (((\register_5|data_out\(14) & \read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux17~12_combout\,
	datab => \register_7|data_out\(14),
	datac => \register_5|data_out\(14),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux17~13_combout\);

-- Location: LCFF_X21_Y6_N19
\register_3|data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(14),
	sload => VCC,
	ena => \decoder|Ram0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_3|data_out\(14));

-- Location: LCFF_X22_Y8_N21
\register_2|data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(14),
	sload => VCC,
	ena => \decoder|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_2|data_out\(14));

-- Location: LCCOMB_X22_Y8_N20
\read_mux_1|Mux17~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux17~15_combout\ = (\read_mux_1|Mux17~14_combout\ & ((\register_3|data_out\(14)) # ((!\read_reg_1~combout\(1))))) # (!\read_mux_1|Mux17~14_combout\ & (((\register_2|data_out\(14) & \read_reg_1~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux17~14_combout\,
	datab => \register_3|data_out\(14),
	datac => \register_2|data_out\(14),
	datad => \read_reg_1~combout\(1),
	combout => \read_mux_1|Mux17~15_combout\);

-- Location: LCCOMB_X18_Y10_N28
\read_mux_1|Mux17~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux17~16_combout\ = (\read_reg_1~combout\(3) & (((\read_reg_1~combout\(2))))) # (!\read_reg_1~combout\(3) & ((\read_reg_1~combout\(2) & (\read_mux_1|Mux17~13_combout\)) # (!\read_reg_1~combout\(2) & ((\read_mux_1|Mux17~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(3),
	datab => \read_mux_1|Mux17~13_combout\,
	datac => \read_mux_1|Mux17~15_combout\,
	datad => \read_reg_1~combout\(2),
	combout => \read_mux_1|Mux17~16_combout\);

-- Location: LCCOMB_X18_Y10_N18
\read_mux_1|Mux17~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux17~19_combout\ = (\read_reg_1~combout\(3) & ((\read_mux_1|Mux17~16_combout\ & (\read_mux_1|Mux17~18_combout\)) # (!\read_mux_1|Mux17~16_combout\ & ((\read_mux_1|Mux17~11_combout\))))) # (!\read_reg_1~combout\(3) & 
-- (((\read_mux_1|Mux17~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(3),
	datab => \read_mux_1|Mux17~18_combout\,
	datac => \read_mux_1|Mux17~11_combout\,
	datad => \read_mux_1|Mux17~16_combout\,
	combout => \read_mux_1|Mux17~19_combout\);

-- Location: LCCOMB_X14_Y11_N22
\read_mux_1|Mux17~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux17~20_combout\ = (\read_reg_1~combout\(4) & (\read_mux_1|Mux17~9_combout\)) # (!\read_reg_1~combout\(4) & ((\read_mux_1|Mux17~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux17~9_combout\,
	datac => \read_mux_1|Mux17~19_combout\,
	datad => \read_reg_1~combout\(4),
	combout => \read_mux_1|Mux17~20_combout\);

-- Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\write_data[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_write_data(15),
	combout => \write_data~combout\(15));

-- Location: LCFF_X15_Y6_N17
\register_30|data_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(15),
	sload => VCC,
	ena => \decoder|Ram0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_30|data_out\(15));

-- Location: LCFF_X15_Y6_N31
\register_26|data_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(15),
	sload => VCC,
	ena => \decoder|Ram0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_26|data_out\(15));

-- Location: LCFF_X12_Y6_N9
\register_18|data_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(15),
	sload => VCC,
	ena => \decoder|Ram0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_18|data_out\(15));

-- Location: LCFF_X12_Y6_N7
\register_22|data_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(15),
	sload => VCC,
	ena => \decoder|Ram0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_22|data_out\(15));

-- Location: LCCOMB_X12_Y6_N6
\read_mux_1|Mux16~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux16~2_combout\ = (\read_reg_1~combout\(2) & (((\register_22|data_out\(15)) # (\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & (\register_18|data_out\(15) & ((!\read_reg_1~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \register_18|data_out\(15),
	datac => \register_22|data_out\(15),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux16~2_combout\);

-- Location: LCCOMB_X15_Y6_N30
\read_mux_1|Mux16~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux16~3_combout\ = (\read_reg_1~combout\(3) & ((\read_mux_1|Mux16~2_combout\ & (\register_30|data_out\(15))) # (!\read_mux_1|Mux16~2_combout\ & ((\register_26|data_out\(15)))))) # (!\read_reg_1~combout\(3) & (((\read_mux_1|Mux16~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(3),
	datab => \register_30|data_out\(15),
	datac => \register_26|data_out\(15),
	datad => \read_mux_1|Mux16~2_combout\,
	combout => \read_mux_1|Mux16~3_combout\);

-- Location: LCCOMB_X14_Y8_N26
\read_mux_1|Mux16~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux16~6_combout\ = (\read_reg_1~combout\(1) & (((\read_reg_1~combout\(0)) # (\read_mux_1|Mux16~3_combout\)))) # (!\read_reg_1~combout\(1) & (\read_mux_1|Mux16~5_combout\ & (!\read_reg_1~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux16~5_combout\,
	datab => \read_reg_1~combout\(1),
	datac => \read_reg_1~combout\(0),
	datad => \read_mux_1|Mux16~3_combout\,
	combout => \read_mux_1|Mux16~6_combout\);

-- Location: LCFF_X19_Y10_N31
\register_27|data_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(15),
	sload => VCC,
	ena => \decoder|Ram0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_27|data_out\(15));

-- Location: LCCOMB_X19_Y10_N30
\read_mux_1|Mux16~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux16~7_combout\ = (\read_reg_1~combout\(3) & (((\register_27|data_out\(15)) # (\read_reg_1~combout\(2))))) # (!\read_reg_1~combout\(3) & (\register_19|data_out\(15) & ((!\read_reg_1~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_19|data_out\(15),
	datab => \read_reg_1~combout\(3),
	datac => \register_27|data_out\(15),
	datad => \read_reg_1~combout\(2),
	combout => \read_mux_1|Mux16~7_combout\);

-- Location: LCFF_X18_Y12_N9
\register_23|data_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(15),
	sload => VCC,
	ena => \decoder|Ram0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_23|data_out\(15));

-- Location: LCFF_X18_Y12_N11
\register_31|data_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(15),
	sload => VCC,
	ena => \decoder|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_31|data_out\(15));

-- Location: LCCOMB_X18_Y12_N8
\read_mux_1|Mux16~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux16~8_combout\ = (\read_reg_1~combout\(2) & ((\read_mux_1|Mux16~7_combout\ & ((\register_31|data_out\(15)))) # (!\read_mux_1|Mux16~7_combout\ & (\register_23|data_out\(15))))) # (!\read_reg_1~combout\(2) & (\read_mux_1|Mux16~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \read_mux_1|Mux16~7_combout\,
	datac => \register_23|data_out\(15),
	datad => \register_31|data_out\(15),
	combout => \read_mux_1|Mux16~8_combout\);

-- Location: LCCOMB_X14_Y8_N12
\read_mux_1|Mux16~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux16~9_combout\ = (\read_mux_1|Mux16~6_combout\ & (((\read_mux_1|Mux16~8_combout\) # (!\read_reg_1~combout\(0))))) # (!\read_mux_1|Mux16~6_combout\ & (\read_mux_1|Mux16~1_combout\ & (\read_reg_1~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux16~1_combout\,
	datab => \read_mux_1|Mux16~6_combout\,
	datac => \read_reg_1~combout\(0),
	datad => \read_mux_1|Mux16~8_combout\,
	combout => \read_mux_1|Mux16~9_combout\);

-- Location: LCFF_X14_Y10_N1
\register_7|data_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(15),
	sload => VCC,
	ena => \decoder|Ram0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_7|data_out\(15));

-- Location: LCFF_X13_Y11_N31
\register_6|data_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(15),
	sload => VCC,
	ena => \decoder|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_6|data_out\(15));

-- Location: LCFF_X14_Y12_N21
\register_5|data_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(15),
	sload => VCC,
	ena => \decoder|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_5|data_out\(15));

-- Location: LCFF_X14_Y12_N23
\register_4|data_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(15),
	sload => VCC,
	ena => \decoder|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_4|data_out\(15));

-- Location: LCCOMB_X14_Y12_N20
\read_mux_1|Mux16~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux16~10_combout\ = (\read_reg_1~combout\(0) & ((\read_reg_1~combout\(1)) # ((\register_5|data_out\(15))))) # (!\read_reg_1~combout\(0) & (!\read_reg_1~combout\(1) & ((\register_4|data_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(0),
	datab => \read_reg_1~combout\(1),
	datac => \register_5|data_out\(15),
	datad => \register_4|data_out\(15),
	combout => \read_mux_1|Mux16~10_combout\);

-- Location: LCCOMB_X13_Y11_N30
\read_mux_1|Mux16~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux16~11_combout\ = (\read_reg_1~combout\(1) & ((\read_mux_1|Mux16~10_combout\ & (\register_7|data_out\(15))) # (!\read_mux_1|Mux16~10_combout\ & ((\register_6|data_out\(15)))))) # (!\read_reg_1~combout\(1) & 
-- (((\read_mux_1|Mux16~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \register_7|data_out\(15),
	datac => \register_6|data_out\(15),
	datad => \read_mux_1|Mux16~10_combout\,
	combout => \read_mux_1|Mux16~11_combout\);

-- Location: LCFF_X14_Y10_N19
\register_15|data_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(15),
	sload => VCC,
	ena => \decoder|Ram0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_15|data_out\(15));

-- Location: LCFF_X14_Y6_N29
\register_14|data_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(15),
	sload => VCC,
	ena => \decoder|Ram0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_14|data_out\(15));

-- Location: LCFF_X18_Y10_N21
\register_13|data_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(15),
	sload => VCC,
	ena => \decoder|Ram0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_13|data_out\(15));

-- Location: LCCOMB_X18_Y10_N20
\read_mux_1|Mux16~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux16~17_combout\ = (\read_reg_1~combout\(1) & (((\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & ((\read_reg_1~combout\(0) & ((\register_13|data_out\(15)))) # (!\read_reg_1~combout\(0) & (\register_12|data_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_12|data_out\(15),
	datab => \read_reg_1~combout\(1),
	datac => \register_13|data_out\(15),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux16~17_combout\);

-- Location: LCCOMB_X14_Y6_N28
\read_mux_1|Mux16~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux16~18_combout\ = (\read_reg_1~combout\(1) & ((\read_mux_1|Mux16~17_combout\ & (\register_15|data_out\(15))) # (!\read_mux_1|Mux16~17_combout\ & ((\register_14|data_out\(15)))))) # (!\read_reg_1~combout\(1) & 
-- (((\read_mux_1|Mux16~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \register_15|data_out\(15),
	datac => \register_14|data_out\(15),
	datad => \read_mux_1|Mux16~17_combout\,
	combout => \read_mux_1|Mux16~18_combout\);

-- Location: LCCOMB_X14_Y8_N8
\read_mux_1|Mux16~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux16~19_combout\ = (\read_mux_1|Mux16~16_combout\ & (((\read_mux_1|Mux16~18_combout\) # (!\read_reg_1~combout\(2))))) # (!\read_mux_1|Mux16~16_combout\ & (\read_mux_1|Mux16~11_combout\ & ((\read_reg_1~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux16~16_combout\,
	datab => \read_mux_1|Mux16~11_combout\,
	datac => \read_mux_1|Mux16~18_combout\,
	datad => \read_reg_1~combout\(2),
	combout => \read_mux_1|Mux16~19_combout\);

-- Location: LCCOMB_X14_Y8_N10
\read_mux_1|Mux16~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux16~20_combout\ = (\read_reg_1~combout\(4) & (\read_mux_1|Mux16~9_combout\)) # (!\read_reg_1~combout\(4) & ((\read_mux_1|Mux16~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux16~9_combout\,
	datab => \read_mux_1|Mux16~19_combout\,
	datac => \read_reg_1~combout\(4),
	combout => \read_mux_1|Mux16~20_combout\);

-- Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\write_data[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_write_data(16),
	combout => \write_data~combout\(16));

-- Location: LCFF_X14_Y8_N31
\register_4|data_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(16),
	sload => VCC,
	ena => \decoder|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_4|data_out\(16));

-- Location: LCFF_X14_Y11_N25
\register_6|data_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(16),
	sload => VCC,
	ena => \decoder|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_6|data_out\(16));

-- Location: LCCOMB_X14_Y11_N24
\read_mux_1|Mux15~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux15~12_combout\ = (\read_reg_1~combout\(1) & (((\register_6|data_out\(16)) # (\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & (\register_4|data_out\(16) & ((!\read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \register_4|data_out\(16),
	datac => \register_6|data_out\(16),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux15~12_combout\);

-- Location: LCFF_X14_Y8_N29
\register_5|data_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(16),
	sload => VCC,
	ena => \decoder|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_5|data_out\(16));

-- Location: LCFF_X13_Y6_N17
\register_7|data_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(16),
	sload => VCC,
	ena => \decoder|Ram0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_7|data_out\(16));

-- Location: LCCOMB_X14_Y8_N28
\read_mux_1|Mux15~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux15~13_combout\ = (\read_reg_1~combout\(0) & ((\read_mux_1|Mux15~12_combout\ & ((\register_7|data_out\(16)))) # (!\read_mux_1|Mux15~12_combout\ & (\register_5|data_out\(16))))) # (!\read_reg_1~combout\(0) & (\read_mux_1|Mux15~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(0),
	datab => \read_mux_1|Mux15~12_combout\,
	datac => \register_5|data_out\(16),
	datad => \register_7|data_out\(16),
	combout => \read_mux_1|Mux15~13_combout\);

-- Location: LCFF_X18_Y9_N1
\register_2|data_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(16),
	sload => VCC,
	ena => \decoder|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_2|data_out\(16));

-- Location: LCFF_X19_Y9_N25
\register_1|data_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(16),
	sload => VCC,
	ena => \decoder|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_1|data_out\(16));

-- Location: LCFF_X19_Y9_N27
\register_0|data_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(16),
	sload => VCC,
	ena => \decoder|Ram0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_0|data_out\(16));

-- Location: LCCOMB_X19_Y9_N24
\read_mux_1|Mux15~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux15~14_combout\ = (\read_reg_1~combout\(0) & ((\read_reg_1~combout\(1)) # ((\register_1|data_out\(16))))) # (!\read_reg_1~combout\(0) & (!\read_reg_1~combout\(1) & ((\register_0|data_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(0),
	datab => \read_reg_1~combout\(1),
	datac => \register_1|data_out\(16),
	datad => \register_0|data_out\(16),
	combout => \read_mux_1|Mux15~14_combout\);

-- Location: LCCOMB_X18_Y9_N0
\read_mux_1|Mux15~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux15~15_combout\ = (\read_reg_1~combout\(1) & ((\read_mux_1|Mux15~14_combout\ & (\register_3|data_out\(16))) # (!\read_mux_1|Mux15~14_combout\ & ((\register_2|data_out\(16)))))) # (!\read_reg_1~combout\(1) & 
-- (((\read_mux_1|Mux15~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_3|data_out\(16),
	datab => \read_reg_1~combout\(1),
	datac => \register_2|data_out\(16),
	datad => \read_mux_1|Mux15~14_combout\,
	combout => \read_mux_1|Mux15~15_combout\);

-- Location: LCCOMB_X18_Y10_N4
\read_mux_1|Mux15~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux15~16_combout\ = (\read_reg_1~combout\(2) & ((\read_mux_1|Mux15~13_combout\) # ((\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & (((!\read_reg_1~combout\(3) & \read_mux_1|Mux15~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \read_mux_1|Mux15~13_combout\,
	datac => \read_reg_1~combout\(3),
	datad => \read_mux_1|Mux15~15_combout\,
	combout => \read_mux_1|Mux15~16_combout\);

-- Location: LCFF_X22_Y5_N21
\register_10|data_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(16),
	sload => VCC,
	ena => \decoder|Ram0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_10|data_out\(16));

-- Location: LCFF_X22_Y5_N31
\register_11|data_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(16),
	sload => VCC,
	ena => \decoder|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_11|data_out\(16));

-- Location: LCCOMB_X22_Y5_N20
\read_mux_1|Mux15~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux15~11_combout\ = (\read_mux_1|Mux15~10_combout\ & (((\register_11|data_out\(16))) # (!\read_reg_1~combout\(1)))) # (!\read_mux_1|Mux15~10_combout\ & (\read_reg_1~combout\(1) & (\register_10|data_out\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux15~10_combout\,
	datab => \read_reg_1~combout\(1),
	datac => \register_10|data_out\(16),
	datad => \register_11|data_out\(16),
	combout => \read_mux_1|Mux15~11_combout\);

-- Location: LCCOMB_X18_Y10_N30
\read_mux_1|Mux15~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux15~19_combout\ = (\read_mux_1|Mux15~16_combout\ & ((\read_mux_1|Mux15~18_combout\) # ((!\read_reg_1~combout\(3))))) # (!\read_mux_1|Mux15~16_combout\ & (((\read_reg_1~combout\(3) & \read_mux_1|Mux15~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux15~18_combout\,
	datab => \read_mux_1|Mux15~16_combout\,
	datac => \read_reg_1~combout\(3),
	datad => \read_mux_1|Mux15~11_combout\,
	combout => \read_mux_1|Mux15~19_combout\);

-- Location: LCFF_X20_Y7_N19
\register_24|data_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(16),
	sload => VCC,
	ena => \decoder|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_24|data_out\(16));

-- Location: LCFF_X21_Y7_N31
\register_16|data_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(16),
	sload => VCC,
	ena => \decoder|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_16|data_out\(16));

-- Location: LCCOMB_X20_Y7_N18
\read_mux_1|Mux15~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux15~4_combout\ = (\read_reg_1~combout\(3) & ((\read_reg_1~combout\(2)) # ((\register_24|data_out\(16))))) # (!\read_reg_1~combout\(3) & (!\read_reg_1~combout\(2) & ((\register_16|data_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(3),
	datab => \read_reg_1~combout\(2),
	datac => \register_24|data_out\(16),
	datad => \register_16|data_out\(16),
	combout => \read_mux_1|Mux15~4_combout\);

-- Location: LCFF_X21_Y7_N29
\register_20|data_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(16),
	sload => VCC,
	ena => \decoder|Ram0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_20|data_out\(16));

-- Location: LCFF_X22_Y7_N13
\register_28|data_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(16),
	sload => VCC,
	ena => \decoder|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_28|data_out\(16));

-- Location: LCCOMB_X21_Y7_N28
\read_mux_1|Mux15~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux15~5_combout\ = (\read_reg_1~combout\(2) & ((\read_mux_1|Mux15~4_combout\ & ((\register_28|data_out\(16)))) # (!\read_mux_1|Mux15~4_combout\ & (\register_20|data_out\(16))))) # (!\read_reg_1~combout\(2) & (\read_mux_1|Mux15~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \read_mux_1|Mux15~4_combout\,
	datac => \register_20|data_out\(16),
	datad => \register_28|data_out\(16),
	combout => \read_mux_1|Mux15~5_combout\);

-- Location: LCCOMB_X18_Y10_N8
\read_mux_1|Mux15~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux15~6_combout\ = (\read_reg_1~combout\(1) & (((\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & ((\read_reg_1~combout\(0) & (\read_mux_1|Mux15~3_combout\)) # (!\read_reg_1~combout\(0) & ((\read_mux_1|Mux15~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux15~3_combout\,
	datab => \read_mux_1|Mux15~5_combout\,
	datac => \read_reg_1~combout\(1),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux15~6_combout\);

-- Location: LCFF_X18_Y13_N17
\register_31|data_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(16),
	sload => VCC,
	ena => \decoder|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_31|data_out\(16));

-- Location: LCFF_X19_Y10_N11
\register_27|data_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(16),
	sload => VCC,
	ena => \decoder|Ram0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_27|data_out\(16));

-- Location: LCFF_X20_Y10_N21
\register_23|data_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(16),
	sload => VCC,
	ena => \decoder|Ram0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_23|data_out\(16));

-- Location: LCFF_X19_Y10_N29
\register_19|data_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(16),
	sload => VCC,
	ena => \decoder|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_19|data_out\(16));

-- Location: LCCOMB_X20_Y10_N20
\read_mux_1|Mux15~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux15~7_combout\ = (\read_reg_1~combout\(3) & (\read_reg_1~combout\(2))) # (!\read_reg_1~combout\(3) & ((\read_reg_1~combout\(2) & (\register_23|data_out\(16))) # (!\read_reg_1~combout\(2) & ((\register_19|data_out\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(3),
	datab => \read_reg_1~combout\(2),
	datac => \register_23|data_out\(16),
	datad => \register_19|data_out\(16),
	combout => \read_mux_1|Mux15~7_combout\);

-- Location: LCCOMB_X19_Y10_N10
\read_mux_1|Mux15~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux15~8_combout\ = (\read_reg_1~combout\(3) & ((\read_mux_1|Mux15~7_combout\ & (\register_31|data_out\(16))) # (!\read_mux_1|Mux15~7_combout\ & ((\register_27|data_out\(16)))))) # (!\read_reg_1~combout\(3) & (((\read_mux_1|Mux15~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(3),
	datab => \register_31|data_out\(16),
	datac => \register_27|data_out\(16),
	datad => \read_mux_1|Mux15~7_combout\,
	combout => \read_mux_1|Mux15~8_combout\);

-- Location: LCCOMB_X18_Y10_N10
\read_mux_1|Mux15~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux15~9_combout\ = (\read_reg_1~combout\(1) & ((\read_mux_1|Mux15~6_combout\ & ((\read_mux_1|Mux15~8_combout\))) # (!\read_mux_1|Mux15~6_combout\ & (\read_mux_1|Mux15~1_combout\)))) # (!\read_reg_1~combout\(1) & 
-- (((\read_mux_1|Mux15~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux15~1_combout\,
	datab => \read_reg_1~combout\(1),
	datac => \read_mux_1|Mux15~6_combout\,
	datad => \read_mux_1|Mux15~8_combout\,
	combout => \read_mux_1|Mux15~9_combout\);

-- Location: LCCOMB_X18_Y10_N0
\read_mux_1|Mux15~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux15~20_combout\ = (\read_reg_1~combout\(4) & ((\read_mux_1|Mux15~9_combout\))) # (!\read_reg_1~combout\(4) & (\read_mux_1|Mux15~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \read_mux_1|Mux15~19_combout\,
	datac => \read_reg_1~combout\(4),
	datad => \read_mux_1|Mux15~9_combout\,
	combout => \read_mux_1|Mux15~20_combout\);

-- Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\write_data[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_write_data(17),
	combout => \write_data~combout\(17));

-- Location: LCFF_X20_Y11_N3
\register_23|data_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(17),
	sload => VCC,
	ena => \decoder|Ram0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_23|data_out\(17));

-- Location: LCFF_X20_Y11_N29
\register_31|data_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(17),
	sload => VCC,
	ena => \decoder|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_31|data_out\(17));

-- Location: LCCOMB_X20_Y11_N2
\read_mux_1|Mux14~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux14~8_combout\ = (\read_mux_1|Mux14~7_combout\ & (((\register_31|data_out\(17))) # (!\read_reg_1~combout\(2)))) # (!\read_mux_1|Mux14~7_combout\ & (\read_reg_1~combout\(2) & (\register_23|data_out\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux14~7_combout\,
	datab => \read_reg_1~combout\(2),
	datac => \register_23|data_out\(17),
	datad => \register_31|data_out\(17),
	combout => \read_mux_1|Mux14~8_combout\);

-- Location: LCFF_X12_Y7_N31
\register_29|data_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(17),
	sload => VCC,
	ena => \decoder|Ram0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_29|data_out\(17));

-- Location: LCFF_X12_Y7_N21
\register_21|data_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(17),
	sload => VCC,
	ena => \decoder|Ram0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_21|data_out\(17));

-- Location: LCFF_X13_Y4_N21
\register_25|data_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(17),
	sload => VCC,
	ena => \decoder|Ram0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_25|data_out\(17));

-- Location: LCFF_X13_Y4_N31
\register_17|data_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(17),
	sload => VCC,
	ena => \decoder|Ram0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_17|data_out\(17));

-- Location: LCCOMB_X13_Y4_N20
\read_mux_1|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux14~0_combout\ = (\read_reg_1~combout\(2) & (\read_reg_1~combout\(3))) # (!\read_reg_1~combout\(2) & ((\read_reg_1~combout\(3) & (\register_25|data_out\(17))) # (!\read_reg_1~combout\(3) & ((\register_17|data_out\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \read_reg_1~combout\(3),
	datac => \register_25|data_out\(17),
	datad => \register_17|data_out\(17),
	combout => \read_mux_1|Mux14~0_combout\);

-- Location: LCCOMB_X12_Y7_N20
\read_mux_1|Mux14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux14~1_combout\ = (\read_reg_1~combout\(2) & ((\read_mux_1|Mux14~0_combout\ & (\register_29|data_out\(17))) # (!\read_mux_1|Mux14~0_combout\ & ((\register_21|data_out\(17)))))) # (!\read_reg_1~combout\(2) & (((\read_mux_1|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \register_29|data_out\(17),
	datac => \register_21|data_out\(17),
	datad => \read_mux_1|Mux14~0_combout\,
	combout => \read_mux_1|Mux14~1_combout\);

-- Location: LCCOMB_X12_Y7_N18
\read_mux_1|Mux14~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux14~9_combout\ = (\read_mux_1|Mux14~6_combout\ & ((\read_mux_1|Mux14~8_combout\) # ((!\read_reg_1~combout\(0))))) # (!\read_mux_1|Mux14~6_combout\ & (((\read_mux_1|Mux14~1_combout\ & \read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux14~6_combout\,
	datab => \read_mux_1|Mux14~8_combout\,
	datac => \read_mux_1|Mux14~1_combout\,
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux14~9_combout\);

-- Location: LCFF_X17_Y10_N31
\register_14|data_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(17),
	sload => VCC,
	ena => \decoder|Ram0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_14|data_out\(17));

-- Location: LCFF_X18_Y11_N23
\register_12|data_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(17),
	sload => VCC,
	ena => \decoder|Ram0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_12|data_out\(17));

-- Location: LCFF_X18_Y11_N29
\register_13|data_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(17),
	sload => VCC,
	ena => \decoder|Ram0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_13|data_out\(17));

-- Location: LCCOMB_X18_Y11_N28
\read_mux_1|Mux14~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux14~17_combout\ = (\read_reg_1~combout\(1) & (((\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & ((\read_reg_1~combout\(0) & ((\register_13|data_out\(17)))) # (!\read_reg_1~combout\(0) & (\register_12|data_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \register_12|data_out\(17),
	datac => \register_13|data_out\(17),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux14~17_combout\);

-- Location: LCCOMB_X17_Y10_N30
\read_mux_1|Mux14~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux14~18_combout\ = (\read_reg_1~combout\(1) & ((\read_mux_1|Mux14~17_combout\ & (\register_15|data_out\(17))) # (!\read_mux_1|Mux14~17_combout\ & ((\register_14|data_out\(17)))))) # (!\read_reg_1~combout\(1) & 
-- (((\read_mux_1|Mux14~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_15|data_out\(17),
	datab => \read_reg_1~combout\(1),
	datac => \register_14|data_out\(17),
	datad => \read_mux_1|Mux14~17_combout\,
	combout => \read_mux_1|Mux14~18_combout\);

-- Location: LCFF_X15_Y7_N13
\register_6|data_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(17),
	sload => VCC,
	ena => \decoder|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_6|data_out\(17));

-- Location: LCFF_X15_Y8_N31
\register_4|data_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(17),
	sload => VCC,
	ena => \decoder|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_4|data_out\(17));

-- Location: LCFF_X15_Y8_N13
\register_5|data_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(17),
	sload => VCC,
	ena => \decoder|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_5|data_out\(17));

-- Location: LCCOMB_X15_Y8_N12
\read_mux_1|Mux14~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux14~10_combout\ = (\read_reg_1~combout\(1) & (((\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & ((\read_reg_1~combout\(0) & ((\register_5|data_out\(17)))) # (!\read_reg_1~combout\(0) & (\register_4|data_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \register_4|data_out\(17),
	datac => \register_5|data_out\(17),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux14~10_combout\);

-- Location: LCCOMB_X15_Y7_N12
\read_mux_1|Mux14~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux14~11_combout\ = (\read_reg_1~combout\(1) & ((\read_mux_1|Mux14~10_combout\ & (\register_7|data_out\(17))) # (!\read_mux_1|Mux14~10_combout\ & ((\register_6|data_out\(17)))))) # (!\read_reg_1~combout\(1) & 
-- (((\read_mux_1|Mux14~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_7|data_out\(17),
	datab => \read_reg_1~combout\(1),
	datac => \register_6|data_out\(17),
	datad => \read_mux_1|Mux14~10_combout\,
	combout => \read_mux_1|Mux14~11_combout\);

-- Location: LCCOMB_X12_Y7_N22
\read_mux_1|Mux14~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux14~19_combout\ = (\read_mux_1|Mux14~16_combout\ & ((\read_mux_1|Mux14~18_combout\) # ((!\read_reg_1~combout\(2))))) # (!\read_mux_1|Mux14~16_combout\ & (((\read_reg_1~combout\(2) & \read_mux_1|Mux14~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux14~16_combout\,
	datab => \read_mux_1|Mux14~18_combout\,
	datac => \read_reg_1~combout\(2),
	datad => \read_mux_1|Mux14~11_combout\,
	combout => \read_mux_1|Mux14~19_combout\);

-- Location: LCCOMB_X12_Y7_N16
\read_mux_1|Mux14~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux14~20_combout\ = (\read_reg_1~combout\(4) & (\read_mux_1|Mux14~9_combout\)) # (!\read_reg_1~combout\(4) & ((\read_mux_1|Mux14~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(4),
	datab => \read_mux_1|Mux14~9_combout\,
	datad => \read_mux_1|Mux14~19_combout\,
	combout => \read_mux_1|Mux14~20_combout\);

-- Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\write_data[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_write_data(18),
	combout => \write_data~combout\(18));

-- Location: LCFF_X22_Y5_N19
\register_11|data_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(18),
	sload => VCC,
	ena => \decoder|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_11|data_out\(18));

-- Location: LCFF_X22_Y5_N9
\register_10|data_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(18),
	sload => VCC,
	ena => \decoder|Ram0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_10|data_out\(18));

-- Location: LCFF_X25_Y5_N21
\register_9|data_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(18),
	sload => VCC,
	ena => \decoder|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_9|data_out\(18));

-- Location: LCCOMB_X25_Y5_N20
\read_mux_1|Mux13~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux13~10_combout\ = (\read_reg_1~combout\(1) & (((\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & ((\read_reg_1~combout\(0) & ((\register_9|data_out\(18)))) # (!\read_reg_1~combout\(0) & (\register_8|data_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_8|data_out\(18),
	datab => \read_reg_1~combout\(1),
	datac => \register_9|data_out\(18),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux13~10_combout\);

-- Location: LCCOMB_X22_Y5_N8
\read_mux_1|Mux13~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux13~11_combout\ = (\read_reg_1~combout\(1) & ((\read_mux_1|Mux13~10_combout\ & (\register_11|data_out\(18))) # (!\read_mux_1|Mux13~10_combout\ & ((\register_10|data_out\(18)))))) # (!\read_reg_1~combout\(1) & 
-- (((\read_mux_1|Mux13~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \register_11|data_out\(18),
	datac => \register_10|data_out\(18),
	datad => \read_mux_1|Mux13~10_combout\,
	combout => \read_mux_1|Mux13~11_combout\);

-- Location: LCFF_X25_Y9_N19
\register_2|data_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(18),
	sload => VCC,
	ena => \decoder|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_2|data_out\(18));

-- Location: LCFF_X25_Y8_N23
\register_1|data_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(18),
	sload => VCC,
	ena => \decoder|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_1|data_out\(18));

-- Location: LCFF_X25_Y8_N1
\register_0|data_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(18),
	sload => VCC,
	ena => \decoder|Ram0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_0|data_out\(18));

-- Location: LCCOMB_X25_Y8_N22
\read_mux_1|Mux13~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux13~14_combout\ = (\read_reg_1~combout\(0) & ((\read_reg_1~combout\(1)) # ((\register_1|data_out\(18))))) # (!\read_reg_1~combout\(0) & (!\read_reg_1~combout\(1) & ((\register_0|data_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(0),
	datab => \read_reg_1~combout\(1),
	datac => \register_1|data_out\(18),
	datad => \register_0|data_out\(18),
	combout => \read_mux_1|Mux13~14_combout\);

-- Location: LCCOMB_X25_Y9_N18
\read_mux_1|Mux13~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux13~15_combout\ = (\read_reg_1~combout\(1) & ((\read_mux_1|Mux13~14_combout\ & (\register_3|data_out\(18))) # (!\read_mux_1|Mux13~14_combout\ & ((\register_2|data_out\(18)))))) # (!\read_reg_1~combout\(1) & 
-- (((\read_mux_1|Mux13~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_3|data_out\(18),
	datab => \read_reg_1~combout\(1),
	datac => \register_2|data_out\(18),
	datad => \read_mux_1|Mux13~14_combout\,
	combout => \read_mux_1|Mux13~15_combout\);

-- Location: LCCOMB_X20_Y7_N28
\read_mux_1|Mux13~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux13~16_combout\ = (\read_reg_1~combout\(3) & (((\read_reg_1~combout\(2))))) # (!\read_reg_1~combout\(3) & ((\read_reg_1~combout\(2) & (\read_mux_1|Mux13~13_combout\)) # (!\read_reg_1~combout\(2) & ((\read_mux_1|Mux13~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux13~13_combout\,
	datab => \read_reg_1~combout\(3),
	datac => \read_reg_1~combout\(2),
	datad => \read_mux_1|Mux13~15_combout\,
	combout => \read_mux_1|Mux13~16_combout\);

-- Location: LCCOMB_X20_Y7_N30
\read_mux_1|Mux13~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux13~19_combout\ = (\read_reg_1~combout\(3) & ((\read_mux_1|Mux13~16_combout\ & (\read_mux_1|Mux13~18_combout\)) # (!\read_mux_1|Mux13~16_combout\ & ((\read_mux_1|Mux13~11_combout\))))) # (!\read_reg_1~combout\(3) & 
-- (((\read_mux_1|Mux13~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux13~18_combout\,
	datab => \read_reg_1~combout\(3),
	datac => \read_mux_1|Mux13~11_combout\,
	datad => \read_mux_1|Mux13~16_combout\,
	combout => \read_mux_1|Mux13~19_combout\);

-- Location: LCFF_X17_Y4_N13
\register_30|data_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(18),
	sload => VCC,
	ena => \decoder|Ram0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_30|data_out\(18));

-- Location: LCFF_X17_Y4_N3
\register_22|data_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(18),
	sload => VCC,
	ena => \decoder|Ram0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_22|data_out\(18));

-- Location: LCFF_X18_Y4_N29
\register_26|data_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(18),
	sload => VCC,
	ena => \decoder|Ram0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_26|data_out\(18));

-- Location: LCCOMB_X18_Y4_N28
\read_mux_1|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux13~0_combout\ = (\read_reg_1~combout\(2) & (((\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & ((\read_reg_1~combout\(3) & ((\register_26|data_out\(18)))) # (!\read_reg_1~combout\(3) & (\register_18|data_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_18|data_out\(18),
	datab => \read_reg_1~combout\(2),
	datac => \register_26|data_out\(18),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux13~0_combout\);

-- Location: LCCOMB_X17_Y4_N2
\read_mux_1|Mux13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux13~1_combout\ = (\read_reg_1~combout\(2) & ((\read_mux_1|Mux13~0_combout\ & (\register_30|data_out\(18))) # (!\read_mux_1|Mux13~0_combout\ & ((\register_22|data_out\(18)))))) # (!\read_reg_1~combout\(2) & (((\read_mux_1|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \register_30|data_out\(18),
	datac => \register_22|data_out\(18),
	datad => \read_mux_1|Mux13~0_combout\,
	combout => \read_mux_1|Mux13~1_combout\);

-- Location: LCFF_X19_Y8_N27
\register_31|data_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(18),
	sload => VCC,
	ena => \decoder|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_31|data_out\(18));

-- Location: LCFF_X19_Y8_N1
\register_27|data_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(18),
	sload => VCC,
	ena => \decoder|Ram0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_27|data_out\(18));

-- Location: LCFF_X20_Y10_N15
\register_23|data_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(18),
	sload => VCC,
	ena => \decoder|Ram0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_23|data_out\(18));

-- Location: LCFF_X19_Y10_N15
\register_19|data_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(18),
	sload => VCC,
	ena => \decoder|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_19|data_out\(18));

-- Location: LCCOMB_X20_Y10_N14
\read_mux_1|Mux13~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux13~7_combout\ = (\read_reg_1~combout\(3) & (\read_reg_1~combout\(2))) # (!\read_reg_1~combout\(3) & ((\read_reg_1~combout\(2) & (\register_23|data_out\(18))) # (!\read_reg_1~combout\(2) & ((\register_19|data_out\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(3),
	datab => \read_reg_1~combout\(2),
	datac => \register_23|data_out\(18),
	datad => \register_19|data_out\(18),
	combout => \read_mux_1|Mux13~7_combout\);

-- Location: LCCOMB_X19_Y8_N0
\read_mux_1|Mux13~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux13~8_combout\ = (\read_reg_1~combout\(3) & ((\read_mux_1|Mux13~7_combout\ & (\register_31|data_out\(18))) # (!\read_mux_1|Mux13~7_combout\ & ((\register_27|data_out\(18)))))) # (!\read_reg_1~combout\(3) & (((\read_mux_1|Mux13~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(3),
	datab => \register_31|data_out\(18),
	datac => \register_27|data_out\(18),
	datad => \read_mux_1|Mux13~7_combout\,
	combout => \read_mux_1|Mux13~8_combout\);

-- Location: LCCOMB_X20_Y7_N2
\read_mux_1|Mux13~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux13~9_combout\ = (\read_mux_1|Mux13~6_combout\ & (((\read_mux_1|Mux13~8_combout\) # (!\read_reg_1~combout\(1))))) # (!\read_mux_1|Mux13~6_combout\ & (\read_mux_1|Mux13~1_combout\ & (\read_reg_1~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux13~6_combout\,
	datab => \read_mux_1|Mux13~1_combout\,
	datac => \read_reg_1~combout\(1),
	datad => \read_mux_1|Mux13~8_combout\,
	combout => \read_mux_1|Mux13~9_combout\);

-- Location: LCCOMB_X20_Y7_N24
\read_mux_1|Mux13~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux13~20_combout\ = (\read_reg_1~combout\(4) & ((\read_mux_1|Mux13~9_combout\))) # (!\read_reg_1~combout\(4) & (\read_mux_1|Mux13~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \read_mux_1|Mux13~19_combout\,
	datac => \read_reg_1~combout\(4),
	datad => \read_mux_1|Mux13~9_combout\,
	combout => \read_mux_1|Mux13~20_combout\);

-- Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\write_data[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_write_data(19),
	combout => \write_data~combout\(19));

-- Location: LCFF_X9_Y7_N23
\register_11|data_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(19),
	sload => VCC,
	ena => \decoder|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_11|data_out\(19));

-- Location: LCFF_X9_Y7_N29
\register_9|data_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(19),
	sload => VCC,
	ena => \decoder|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_9|data_out\(19));

-- Location: LCFF_X10_Y7_N27
\register_8|data_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(19),
	sload => VCC,
	ena => \decoder|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_8|data_out\(19));

-- Location: LCFF_X10_Y7_N25
\register_10|data_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(19),
	sload => VCC,
	ena => \decoder|Ram0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_10|data_out\(19));

-- Location: LCCOMB_X10_Y7_N24
\read_mux_1|Mux12~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux12~12_combout\ = (\read_reg_1~combout\(1) & (((\register_10|data_out\(19)) # (\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & (\register_8|data_out\(19) & ((!\read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \register_8|data_out\(19),
	datac => \register_10|data_out\(19),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux12~12_combout\);

-- Location: LCCOMB_X9_Y7_N28
\read_mux_1|Mux12~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux12~13_combout\ = (\read_reg_1~combout\(0) & ((\read_mux_1|Mux12~12_combout\ & (\register_11|data_out\(19))) # (!\read_mux_1|Mux12~12_combout\ & ((\register_9|data_out\(19)))))) # (!\read_reg_1~combout\(0) & 
-- (((\read_mux_1|Mux12~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(0),
	datab => \register_11|data_out\(19),
	datac => \register_9|data_out\(19),
	datad => \read_mux_1|Mux12~12_combout\,
	combout => \read_mux_1|Mux12~13_combout\);

-- Location: LCCOMB_X10_Y8_N24
\read_mux_1|Mux12~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux12~16_combout\ = (\read_reg_1~combout\(2) & (((\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & ((\read_reg_1~combout\(3) & ((\read_mux_1|Mux12~13_combout\))) # (!\read_reg_1~combout\(3) & (\read_mux_1|Mux12~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux12~15_combout\,
	datab => \read_mux_1|Mux12~13_combout\,
	datac => \read_reg_1~combout\(2),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux12~16_combout\);

-- Location: LCFF_X19_Y3_N29
\register_14|data_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(19),
	sload => VCC,
	ena => \decoder|Ram0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_14|data_out\(19));

-- Location: LCFF_X19_Y11_N25
\register_15|data_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(19),
	sload => VCC,
	ena => \decoder|Ram0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_15|data_out\(19));

-- Location: LCCOMB_X19_Y3_N28
\read_mux_1|Mux12~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux12~18_combout\ = (\read_mux_1|Mux12~17_combout\ & (((\register_15|data_out\(19))) # (!\read_reg_1~combout\(1)))) # (!\read_mux_1|Mux12~17_combout\ & (\read_reg_1~combout\(1) & (\register_14|data_out\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux12~17_combout\,
	datab => \read_reg_1~combout\(1),
	datac => \register_14|data_out\(19),
	datad => \register_15|data_out\(19),
	combout => \read_mux_1|Mux12~18_combout\);

-- Location: LCCOMB_X10_Y8_N18
\read_mux_1|Mux12~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux12~19_combout\ = (\read_reg_1~combout\(2) & ((\read_mux_1|Mux12~16_combout\ & ((\read_mux_1|Mux12~18_combout\))) # (!\read_mux_1|Mux12~16_combout\ & (\read_mux_1|Mux12~11_combout\)))) # (!\read_reg_1~combout\(2) & 
-- (((\read_mux_1|Mux12~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux12~11_combout\,
	datab => \read_reg_1~combout\(2),
	datac => \read_mux_1|Mux12~16_combout\,
	datad => \read_mux_1|Mux12~18_combout\,
	combout => \read_mux_1|Mux12~19_combout\);

-- Location: LCFF_X18_Y12_N15
\register_31|data_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(19),
	sload => VCC,
	ena => \decoder|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_31|data_out\(19));

-- Location: LCFF_X18_Y12_N13
\register_23|data_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(19),
	sload => VCC,
	ena => \decoder|Ram0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_23|data_out\(19));

-- Location: LCFF_X19_Y10_N17
\register_27|data_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(19),
	sload => VCC,
	ena => \decoder|Ram0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_27|data_out\(19));

-- Location: LCFF_X19_Y10_N27
\register_19|data_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(19),
	sload => VCC,
	ena => \decoder|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_19|data_out\(19));

-- Location: LCCOMB_X19_Y10_N16
\read_mux_1|Mux12~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux12~7_combout\ = (\read_reg_1~combout\(3) & ((\read_reg_1~combout\(2)) # ((\register_27|data_out\(19))))) # (!\read_reg_1~combout\(3) & (!\read_reg_1~combout\(2) & ((\register_19|data_out\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(3),
	datab => \read_reg_1~combout\(2),
	datac => \register_27|data_out\(19),
	datad => \register_19|data_out\(19),
	combout => \read_mux_1|Mux12~7_combout\);

-- Location: LCCOMB_X18_Y12_N12
\read_mux_1|Mux12~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux12~8_combout\ = (\read_reg_1~combout\(2) & ((\read_mux_1|Mux12~7_combout\ & (\register_31|data_out\(19))) # (!\read_mux_1|Mux12~7_combout\ & ((\register_23|data_out\(19)))))) # (!\read_reg_1~combout\(2) & (((\read_mux_1|Mux12~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \register_31|data_out\(19),
	datac => \register_23|data_out\(19),
	datad => \read_mux_1|Mux12~7_combout\,
	combout => \read_mux_1|Mux12~8_combout\);

-- Location: LCFF_X10_Y2_N11
\register_21|data_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(19),
	sload => VCC,
	ena => \decoder|Ram0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_21|data_out\(19));

-- Location: LCFF_X12_Y5_N29
\register_17|data_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(19),
	sload => VCC,
	ena => \decoder|Ram0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_17|data_out\(19));

-- Location: LCFF_X12_Y5_N19
\register_25|data_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(19),
	sload => VCC,
	ena => \decoder|Ram0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_25|data_out\(19));

-- Location: LCCOMB_X12_Y5_N18
\read_mux_1|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux12~0_combout\ = (\read_reg_1~combout\(2) & (((\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & ((\read_reg_1~combout\(3) & ((\register_25|data_out\(19)))) # (!\read_reg_1~combout\(3) & (\register_17|data_out\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \register_17|data_out\(19),
	datac => \register_25|data_out\(19),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux12~0_combout\);

-- Location: LCCOMB_X10_Y2_N10
\read_mux_1|Mux12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux12~1_combout\ = (\read_reg_1~combout\(2) & ((\read_mux_1|Mux12~0_combout\ & (\register_29|data_out\(19))) # (!\read_mux_1|Mux12~0_combout\ & ((\register_21|data_out\(19)))))) # (!\read_reg_1~combout\(2) & (((\read_mux_1|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_29|data_out\(19),
	datab => \read_reg_1~combout\(2),
	datac => \register_21|data_out\(19),
	datad => \read_mux_1|Mux12~0_combout\,
	combout => \read_mux_1|Mux12~1_combout\);

-- Location: LCCOMB_X10_Y8_N14
\read_mux_1|Mux12~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux12~9_combout\ = (\read_mux_1|Mux12~6_combout\ & ((\read_mux_1|Mux12~8_combout\) # ((!\read_reg_1~combout\(0))))) # (!\read_mux_1|Mux12~6_combout\ & (((\read_mux_1|Mux12~1_combout\ & \read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux12~6_combout\,
	datab => \read_mux_1|Mux12~8_combout\,
	datac => \read_mux_1|Mux12~1_combout\,
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux12~9_combout\);

-- Location: LCCOMB_X10_Y8_N28
\read_mux_1|Mux12~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux12~20_combout\ = (\read_reg_1~combout\(4) & ((\read_mux_1|Mux12~9_combout\))) # (!\read_reg_1~combout\(4) & (\read_mux_1|Mux12~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \read_mux_1|Mux12~19_combout\,
	datac => \read_mux_1|Mux12~9_combout\,
	datad => \read_reg_1~combout\(4),
	combout => \read_mux_1|Mux12~20_combout\);

-- Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\write_data[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_write_data(20),
	combout => \write_data~combout\(20));

-- Location: LCFF_X22_Y5_N23
\register_11|data_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(20),
	sload => VCC,
	ena => \decoder|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_11|data_out\(20));

-- Location: LCFF_X22_Y5_N29
\register_10|data_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(20),
	sload => VCC,
	ena => \decoder|Ram0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_10|data_out\(20));

-- Location: LCCOMB_X22_Y5_N28
\read_mux_1|Mux11~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux11~11_combout\ = (\read_mux_1|Mux11~10_combout\ & ((\register_11|data_out\(20)) # ((!\read_reg_1~combout\(1))))) # (!\read_mux_1|Mux11~10_combout\ & (((\register_10|data_out\(20) & \read_reg_1~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux11~10_combout\,
	datab => \register_11|data_out\(20),
	datac => \register_10|data_out\(20),
	datad => \read_reg_1~combout\(1),
	combout => \read_mux_1|Mux11~11_combout\);

-- Location: LCFF_X15_Y3_N23
\register_12|data_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(20),
	sload => VCC,
	ena => \decoder|Ram0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_12|data_out\(20));

-- Location: LCFF_X15_Y3_N13
\register_14|data_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(20),
	sload => VCC,
	ena => \decoder|Ram0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_14|data_out\(20));

-- Location: LCCOMB_X15_Y3_N12
\read_mux_1|Mux11~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux11~17_combout\ = (\read_reg_1~combout\(1) & (((\register_14|data_out\(20)) # (\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & (\register_12|data_out\(20) & ((!\read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \register_12|data_out\(20),
	datac => \register_14|data_out\(20),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux11~17_combout\);

-- Location: LCFF_X15_Y9_N17
\register_13|data_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(20),
	sload => VCC,
	ena => \decoder|Ram0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_13|data_out\(20));

-- Location: LCCOMB_X15_Y9_N16
\read_mux_1|Mux11~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux11~18_combout\ = (\read_mux_1|Mux11~17_combout\ & ((\register_15|data_out\(20)) # ((!\read_reg_1~combout\(0))))) # (!\read_mux_1|Mux11~17_combout\ & (((\register_13|data_out\(20) & \read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_15|data_out\(20),
	datab => \read_mux_1|Mux11~17_combout\,
	datac => \register_13|data_out\(20),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux11~18_combout\);

-- Location: LCCOMB_X19_Y8_N12
\read_mux_1|Mux11~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux11~19_combout\ = (\read_mux_1|Mux11~16_combout\ & (((\read_mux_1|Mux11~18_combout\) # (!\read_reg_1~combout\(3))))) # (!\read_mux_1|Mux11~16_combout\ & (\read_mux_1|Mux11~11_combout\ & ((\read_reg_1~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux11~16_combout\,
	datab => \read_mux_1|Mux11~11_combout\,
	datac => \read_mux_1|Mux11~18_combout\,
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux11~19_combout\);

-- Location: LCFF_X19_Y5_N25
\register_22|data_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(20),
	sload => VCC,
	ena => \decoder|Ram0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_22|data_out\(20));

-- Location: LCFF_X20_Y5_N29
\register_26|data_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(20),
	sload => VCC,
	ena => \decoder|Ram0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_26|data_out\(20));

-- Location: LCFF_X19_Y5_N19
\register_18|data_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(20),
	sload => VCC,
	ena => \decoder|Ram0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_18|data_out\(20));

-- Location: LCCOMB_X20_Y5_N28
\read_mux_1|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux11~0_combout\ = (\read_reg_1~combout\(3) & ((\read_reg_1~combout\(2)) # ((\register_26|data_out\(20))))) # (!\read_reg_1~combout\(3) & (!\read_reg_1~combout\(2) & ((\register_18|data_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(3),
	datab => \read_reg_1~combout\(2),
	datac => \register_26|data_out\(20),
	datad => \register_18|data_out\(20),
	combout => \read_mux_1|Mux11~0_combout\);

-- Location: LCCOMB_X19_Y5_N24
\read_mux_1|Mux11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux11~1_combout\ = (\read_reg_1~combout\(2) & ((\read_mux_1|Mux11~0_combout\ & (\register_30|data_out\(20))) # (!\read_mux_1|Mux11~0_combout\ & ((\register_22|data_out\(20)))))) # (!\read_reg_1~combout\(2) & (((\read_mux_1|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_30|data_out\(20),
	datab => \read_reg_1~combout\(2),
	datac => \register_22|data_out\(20),
	datad => \read_mux_1|Mux11~0_combout\,
	combout => \read_mux_1|Mux11~1_combout\);

-- Location: LCFF_X20_Y7_N27
\register_25|data_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(20),
	sload => VCC,
	ena => \decoder|Ram0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_25|data_out\(20));

-- Location: LCFF_X20_Y2_N1
\register_29|data_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(20),
	sload => VCC,
	ena => \decoder|Ram0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_29|data_out\(20));

-- Location: LCCOMB_X20_Y7_N26
\read_mux_1|Mux11~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux11~3_combout\ = (\read_mux_1|Mux11~2_combout\ & (((\register_29|data_out\(20))) # (!\read_reg_1~combout\(3)))) # (!\read_mux_1|Mux11~2_combout\ & (\read_reg_1~combout\(3) & (\register_25|data_out\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux11~2_combout\,
	datab => \read_reg_1~combout\(3),
	datac => \register_25|data_out\(20),
	datad => \register_29|data_out\(20),
	combout => \read_mux_1|Mux11~3_combout\);

-- Location: LCFF_X10_Y5_N27
\register_28|data_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(20),
	sload => VCC,
	ena => \decoder|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_28|data_out\(20));

-- Location: LCFF_X10_Y5_N25
\register_20|data_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(20),
	sload => VCC,
	ena => \decoder|Ram0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_20|data_out\(20));

-- Location: LCCOMB_X10_Y5_N24
\read_mux_1|Mux11~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux11~5_combout\ = (\read_mux_1|Mux11~4_combout\ & ((\register_28|data_out\(20)) # ((!\read_reg_1~combout\(2))))) # (!\read_mux_1|Mux11~4_combout\ & (((\register_20|data_out\(20) & \read_reg_1~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux11~4_combout\,
	datab => \register_28|data_out\(20),
	datac => \register_20|data_out\(20),
	datad => \read_reg_1~combout\(2),
	combout => \read_mux_1|Mux11~5_combout\);

-- Location: LCCOMB_X19_Y8_N28
\read_mux_1|Mux11~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux11~6_combout\ = (\read_reg_1~combout\(1) & (((\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & ((\read_reg_1~combout\(0) & (\read_mux_1|Mux11~3_combout\)) # (!\read_reg_1~combout\(0) & ((\read_mux_1|Mux11~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \read_mux_1|Mux11~3_combout\,
	datac => \read_reg_1~combout\(0),
	datad => \read_mux_1|Mux11~5_combout\,
	combout => \read_mux_1|Mux11~6_combout\);

-- Location: LCCOMB_X19_Y8_N18
\read_mux_1|Mux11~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux11~9_combout\ = (\read_reg_1~combout\(1) & ((\read_mux_1|Mux11~6_combout\ & (\read_mux_1|Mux11~8_combout\)) # (!\read_mux_1|Mux11~6_combout\ & ((\read_mux_1|Mux11~1_combout\))))) # (!\read_reg_1~combout\(1) & 
-- (((\read_mux_1|Mux11~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux11~8_combout\,
	datab => \read_mux_1|Mux11~1_combout\,
	datac => \read_reg_1~combout\(1),
	datad => \read_mux_1|Mux11~6_combout\,
	combout => \read_mux_1|Mux11~9_combout\);

-- Location: LCCOMB_X19_Y8_N22
\read_mux_1|Mux11~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux11~20_combout\ = (\read_reg_1~combout\(4) & ((\read_mux_1|Mux11~9_combout\))) # (!\read_reg_1~combout\(4) & (\read_mux_1|Mux11~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux11~19_combout\,
	datab => \read_mux_1|Mux11~9_combout\,
	datad => \read_reg_1~combout\(4),
	combout => \read_mux_1|Mux11~20_combout\);

-- Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\write_data[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_write_data(21),
	combout => \write_data~combout\(21));

-- Location: LCFF_X15_Y3_N31
\register_14|data_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(21),
	sload => VCC,
	ena => \decoder|Ram0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_14|data_out\(21));

-- Location: LCFF_X14_Y3_N19
\register_15|data_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(21),
	sload => VCC,
	ena => \decoder|Ram0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_15|data_out\(21));

-- Location: LCCOMB_X15_Y3_N30
\read_mux_1|Mux10~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux10~18_combout\ = (\read_mux_1|Mux10~17_combout\ & (((\register_15|data_out\(21))) # (!\read_reg_1~combout\(1)))) # (!\read_mux_1|Mux10~17_combout\ & (\read_reg_1~combout\(1) & (\register_14|data_out\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux10~17_combout\,
	datab => \read_reg_1~combout\(1),
	datac => \register_14|data_out\(21),
	datad => \register_15|data_out\(21),
	combout => \read_mux_1|Mux10~18_combout\);

-- Location: LCFF_X7_Y7_N9
\register_6|data_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(21),
	sload => VCC,
	ena => \decoder|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_6|data_out\(21));

-- Location: LCFF_X10_Y11_N31
\register_7|data_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(21),
	sload => VCC,
	ena => \decoder|Ram0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_7|data_out\(21));

-- Location: LCCOMB_X7_Y7_N8
\read_mux_1|Mux10~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux10~11_combout\ = (\read_mux_1|Mux10~10_combout\ & (((\register_7|data_out\(21))) # (!\read_reg_1~combout\(1)))) # (!\read_mux_1|Mux10~10_combout\ & (\read_reg_1~combout\(1) & (\register_6|data_out\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux10~10_combout\,
	datab => \read_reg_1~combout\(1),
	datac => \register_6|data_out\(21),
	datad => \register_7|data_out\(21),
	combout => \read_mux_1|Mux10~11_combout\);

-- Location: LCFF_X9_Y6_N13
\register_8|data_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(21),
	sload => VCC,
	ena => \decoder|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_8|data_out\(21));

-- Location: LCFF_X9_Y6_N19
\register_10|data_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(21),
	sload => VCC,
	ena => \decoder|Ram0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_10|data_out\(21));

-- Location: LCCOMB_X9_Y6_N18
\read_mux_1|Mux10~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux10~12_combout\ = (\read_reg_1~combout\(1) & (((\register_10|data_out\(21)) # (\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & (\register_8|data_out\(21) & ((!\read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \register_8|data_out\(21),
	datac => \register_10|data_out\(21),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux10~12_combout\);

-- Location: LCFF_X10_Y4_N17
\register_9|data_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(21),
	sload => VCC,
	ena => \decoder|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_9|data_out\(21));

-- Location: LCCOMB_X10_Y4_N16
\read_mux_1|Mux10~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux10~13_combout\ = (\read_mux_1|Mux10~12_combout\ & ((\register_11|data_out\(21)) # ((!\read_reg_1~combout\(0))))) # (!\read_mux_1|Mux10~12_combout\ & (((\register_9|data_out\(21) & \read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_11|data_out\(21),
	datab => \read_mux_1|Mux10~12_combout\,
	datac => \register_9|data_out\(21),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux10~13_combout\);

-- Location: LCCOMB_X15_Y3_N28
\read_mux_1|Mux10~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux10~16_combout\ = (\read_reg_1~combout\(2) & (((\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & ((\read_reg_1~combout\(3) & ((\read_mux_1|Mux10~13_combout\))) # (!\read_reg_1~combout\(3) & (\read_mux_1|Mux10~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux10~15_combout\,
	datab => \read_mux_1|Mux10~13_combout\,
	datac => \read_reg_1~combout\(2),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux10~16_combout\);

-- Location: LCCOMB_X15_Y3_N0
\read_mux_1|Mux10~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux10~19_combout\ = (\read_reg_1~combout\(2) & ((\read_mux_1|Mux10~16_combout\ & (\read_mux_1|Mux10~18_combout\)) # (!\read_mux_1|Mux10~16_combout\ & ((\read_mux_1|Mux10~11_combout\))))) # (!\read_reg_1~combout\(2) & 
-- (((\read_mux_1|Mux10~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \read_mux_1|Mux10~18_combout\,
	datac => \read_mux_1|Mux10~11_combout\,
	datad => \read_mux_1|Mux10~16_combout\,
	combout => \read_mux_1|Mux10~19_combout\);

-- Location: LCFF_X7_Y6_N17
\register_31|data_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(21),
	sload => VCC,
	ena => \decoder|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_31|data_out\(21));

-- Location: LCFF_X7_Y10_N25
\register_23|data_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(21),
	sload => VCC,
	ena => \decoder|Ram0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_23|data_out\(21));

-- Location: LCCOMB_X7_Y10_N24
\read_mux_1|Mux10~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux10~8_combout\ = (\read_mux_1|Mux10~7_combout\ & ((\register_31|data_out\(21)) # ((!\read_reg_1~combout\(2))))) # (!\read_mux_1|Mux10~7_combout\ & (((\register_23|data_out\(21) & \read_reg_1~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux10~7_combout\,
	datab => \register_31|data_out\(21),
	datac => \register_23|data_out\(21),
	datad => \read_reg_1~combout\(2),
	combout => \read_mux_1|Mux10~8_combout\);

-- Location: LCFF_X17_Y8_N31
\register_20|data_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(21),
	sload => VCC,
	ena => \decoder|Ram0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_20|data_out\(21));

-- Location: LCCOMB_X17_Y8_N30
\read_mux_1|Mux10~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux10~4_combout\ = (\read_reg_1~combout\(2) & (((\register_20|data_out\(21)) # (\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & (\register_16|data_out\(21) & ((!\read_reg_1~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_16|data_out\(21),
	datab => \read_reg_1~combout\(2),
	datac => \register_20|data_out\(21),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux10~4_combout\);

-- Location: LCFF_X12_Y12_N25
\register_24|data_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(21),
	sload => VCC,
	ena => \decoder|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_24|data_out\(21));

-- Location: LCFF_X12_Y12_N27
\register_28|data_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(21),
	sload => VCC,
	ena => \decoder|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_28|data_out\(21));

-- Location: LCCOMB_X12_Y12_N24
\read_mux_1|Mux10~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux10~5_combout\ = (\read_reg_1~combout\(3) & ((\read_mux_1|Mux10~4_combout\ & ((\register_28|data_out\(21)))) # (!\read_mux_1|Mux10~4_combout\ & (\register_24|data_out\(21))))) # (!\read_reg_1~combout\(3) & (\read_mux_1|Mux10~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(3),
	datab => \read_mux_1|Mux10~4_combout\,
	datac => \register_24|data_out\(21),
	datad => \register_28|data_out\(21),
	combout => \read_mux_1|Mux10~5_combout\);

-- Location: LCCOMB_X15_Y3_N16
\read_mux_1|Mux10~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux10~6_combout\ = (\read_reg_1~combout\(1) & ((\read_mux_1|Mux10~3_combout\) # ((\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & (((\read_mux_1|Mux10~5_combout\ & !\read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux10~3_combout\,
	datab => \read_reg_1~combout\(1),
	datac => \read_mux_1|Mux10~5_combout\,
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux10~6_combout\);

-- Location: LCCOMB_X15_Y3_N2
\read_mux_1|Mux10~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux10~9_combout\ = (\read_mux_1|Mux10~6_combout\ & (((\read_mux_1|Mux10~8_combout\) # (!\read_reg_1~combout\(0))))) # (!\read_mux_1|Mux10~6_combout\ & (\read_mux_1|Mux10~1_combout\ & ((\read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux10~1_combout\,
	datab => \read_mux_1|Mux10~8_combout\,
	datac => \read_mux_1|Mux10~6_combout\,
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux10~9_combout\);

-- Location: LCCOMB_X15_Y3_N10
\read_mux_1|Mux10~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux10~20_combout\ = (\read_reg_1~combout\(4) & ((\read_mux_1|Mux10~9_combout\))) # (!\read_reg_1~combout\(4) & (\read_mux_1|Mux10~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(4),
	datab => \read_mux_1|Mux10~19_combout\,
	datad => \read_mux_1|Mux10~9_combout\,
	combout => \read_mux_1|Mux10~20_combout\);

-- Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\write_data[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_write_data(22),
	combout => \write_data~combout\(22));

-- Location: LCFF_X17_Y3_N19
\register_27|data_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(22),
	sload => VCC,
	ena => \decoder|Ram0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_27|data_out\(22));

-- Location: LCFF_X19_Y8_N17
\register_31|data_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(22),
	sload => VCC,
	ena => \decoder|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_31|data_out\(22));

-- Location: LCCOMB_X17_Y3_N18
\read_mux_1|Mux9~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux9~8_combout\ = (\read_mux_1|Mux9~7_combout\ & (((\register_31|data_out\(22))) # (!\read_reg_1~combout\(3)))) # (!\read_mux_1|Mux9~7_combout\ & (\read_reg_1~combout\(3) & (\register_27|data_out\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux9~7_combout\,
	datab => \read_reg_1~combout\(3),
	datac => \register_27|data_out\(22),
	datad => \register_31|data_out\(22),
	combout => \read_mux_1|Mux9~8_combout\);

-- Location: LCFF_X17_Y4_N17
\register_30|data_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(22),
	sload => VCC,
	ena => \decoder|Ram0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_30|data_out\(22));

-- Location: LCFF_X17_Y4_N15
\register_22|data_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(22),
	sload => VCC,
	ena => \decoder|Ram0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_22|data_out\(22));

-- Location: LCCOMB_X17_Y4_N14
\read_mux_1|Mux9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux9~1_combout\ = (\read_mux_1|Mux9~0_combout\ & ((\register_30|data_out\(22)) # ((!\read_reg_1~combout\(2))))) # (!\read_mux_1|Mux9~0_combout\ & (((\register_22|data_out\(22) & \read_reg_1~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux9~0_combout\,
	datab => \register_30|data_out\(22),
	datac => \register_22|data_out\(22),
	datad => \read_reg_1~combout\(2),
	combout => \read_mux_1|Mux9~1_combout\);

-- Location: LCCOMB_X17_Y3_N28
\read_mux_1|Mux9~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux9~9_combout\ = (\read_mux_1|Mux9~6_combout\ & ((\read_mux_1|Mux9~8_combout\) # ((!\read_reg_1~combout\(1))))) # (!\read_mux_1|Mux9~6_combout\ & (((\read_reg_1~combout\(1) & \read_mux_1|Mux9~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux9~6_combout\,
	datab => \read_mux_1|Mux9~8_combout\,
	datac => \read_reg_1~combout\(1),
	datad => \read_mux_1|Mux9~1_combout\,
	combout => \read_mux_1|Mux9~9_combout\);

-- Location: LCFF_X20_Y3_N3
\register_10|data_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(22),
	sload => VCC,
	ena => \decoder|Ram0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_10|data_out\(22));

-- Location: LCFF_X21_Y5_N31
\register_8|data_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(22),
	sload => VCC,
	ena => \decoder|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_8|data_out\(22));

-- Location: LCFF_X21_Y5_N29
\register_9|data_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(22),
	sload => VCC,
	ena => \decoder|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_9|data_out\(22));

-- Location: LCCOMB_X21_Y5_N28
\read_mux_1|Mux9~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux9~10_combout\ = (\read_reg_1~combout\(0) & (((\register_9|data_out\(22)) # (\read_reg_1~combout\(1))))) # (!\read_reg_1~combout\(0) & (\register_8|data_out\(22) & ((!\read_reg_1~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(0),
	datab => \register_8|data_out\(22),
	datac => \register_9|data_out\(22),
	datad => \read_reg_1~combout\(1),
	combout => \read_mux_1|Mux9~10_combout\);

-- Location: LCCOMB_X20_Y3_N2
\read_mux_1|Mux9~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux9~11_combout\ = (\read_reg_1~combout\(1) & ((\read_mux_1|Mux9~10_combout\ & (\register_11|data_out\(22))) # (!\read_mux_1|Mux9~10_combout\ & ((\register_10|data_out\(22)))))) # (!\read_reg_1~combout\(1) & (((\read_mux_1|Mux9~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_11|data_out\(22),
	datab => \read_reg_1~combout\(1),
	datac => \register_10|data_out\(22),
	datad => \read_mux_1|Mux9~10_combout\,
	combout => \read_mux_1|Mux9~11_combout\);

-- Location: LCFF_X15_Y9_N23
\register_15|data_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(22),
	sload => VCC,
	ena => \decoder|Ram0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_15|data_out\(22));

-- Location: LCFF_X15_Y9_N21
\register_13|data_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(22),
	sload => VCC,
	ena => \decoder|Ram0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_13|data_out\(22));

-- Location: LCCOMB_X15_Y9_N20
\read_mux_1|Mux9~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux9~18_combout\ = (\read_mux_1|Mux9~17_combout\ & ((\register_15|data_out\(22)) # ((!\read_reg_1~combout\(0))))) # (!\read_mux_1|Mux9~17_combout\ & (((\register_13|data_out\(22) & \read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux9~17_combout\,
	datab => \register_15|data_out\(22),
	datac => \register_13|data_out\(22),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux9~18_combout\);

-- Location: LCCOMB_X17_Y3_N30
\read_mux_1|Mux9~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux9~19_combout\ = (\read_mux_1|Mux9~16_combout\ & (((\read_mux_1|Mux9~18_combout\)) # (!\read_reg_1~combout\(3)))) # (!\read_mux_1|Mux9~16_combout\ & (\read_reg_1~combout\(3) & (\read_mux_1|Mux9~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux9~16_combout\,
	datab => \read_reg_1~combout\(3),
	datac => \read_mux_1|Mux9~11_combout\,
	datad => \read_mux_1|Mux9~18_combout\,
	combout => \read_mux_1|Mux9~19_combout\);

-- Location: LCCOMB_X17_Y3_N16
\read_mux_1|Mux9~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux9~20_combout\ = (\read_reg_1~combout\(4) & (\read_mux_1|Mux9~9_combout\)) # (!\read_reg_1~combout\(4) & ((\read_mux_1|Mux9~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(4),
	datab => \read_mux_1|Mux9~9_combout\,
	datad => \read_mux_1|Mux9~19_combout\,
	combout => \read_mux_1|Mux9~20_combout\);

-- Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\write_data[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_write_data(23),
	combout => \write_data~combout\(23));

-- Location: LCFF_X12_Y11_N9
\register_4|data_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(23),
	sload => VCC,
	ena => \decoder|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_4|data_out\(23));

-- Location: LCFF_X12_Y11_N31
\register_5|data_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(23),
	sload => VCC,
	ena => \decoder|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_5|data_out\(23));

-- Location: LCCOMB_X12_Y11_N30
\read_mux_1|Mux8~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux8~10_combout\ = (\read_reg_1~combout\(1) & (((\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & ((\read_reg_1~combout\(0) & ((\register_5|data_out\(23)))) # (!\read_reg_1~combout\(0) & (\register_4|data_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \register_4|data_out\(23),
	datac => \register_5|data_out\(23),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux8~10_combout\);

-- Location: LCFF_X8_Y7_N25
\register_6|data_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(23),
	sload => VCC,
	ena => \decoder|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_6|data_out\(23));

-- Location: LCFF_X8_Y7_N27
\register_7|data_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(23),
	sload => VCC,
	ena => \decoder|Ram0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_7|data_out\(23));

-- Location: LCCOMB_X8_Y7_N24
\read_mux_1|Mux8~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux8~11_combout\ = (\read_reg_1~combout\(1) & ((\read_mux_1|Mux8~10_combout\ & ((\register_7|data_out\(23)))) # (!\read_mux_1|Mux8~10_combout\ & (\register_6|data_out\(23))))) # (!\read_reg_1~combout\(1) & (\read_mux_1|Mux8~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \read_mux_1|Mux8~10_combout\,
	datac => \register_6|data_out\(23),
	datad => \register_7|data_out\(23),
	combout => \read_mux_1|Mux8~11_combout\);

-- Location: LCFF_X14_Y13_N21
\register_14|data_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(23),
	sload => VCC,
	ena => \decoder|Ram0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_14|data_out\(23));

-- Location: LCFF_X15_Y13_N21
\register_13|data_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(23),
	sload => VCC,
	ena => \decoder|Ram0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_13|data_out\(23));

-- Location: LCCOMB_X15_Y13_N20
\read_mux_1|Mux8~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux8~17_combout\ = (\read_reg_1~combout\(0) & (((\register_13|data_out\(23)) # (\read_reg_1~combout\(1))))) # (!\read_reg_1~combout\(0) & (\register_12|data_out\(23) & ((!\read_reg_1~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_12|data_out\(23),
	datab => \read_reg_1~combout\(0),
	datac => \register_13|data_out\(23),
	datad => \read_reg_1~combout\(1),
	combout => \read_mux_1|Mux8~17_combout\);

-- Location: LCCOMB_X14_Y13_N20
\read_mux_1|Mux8~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux8~18_combout\ = (\read_reg_1~combout\(1) & ((\read_mux_1|Mux8~17_combout\ & (\register_15|data_out\(23))) # (!\read_mux_1|Mux8~17_combout\ & ((\register_14|data_out\(23)))))) # (!\read_reg_1~combout\(1) & (((\read_mux_1|Mux8~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_15|data_out\(23),
	datab => \read_reg_1~combout\(1),
	datac => \register_14|data_out\(23),
	datad => \read_mux_1|Mux8~17_combout\,
	combout => \read_mux_1|Mux8~18_combout\);

-- Location: LCFF_X22_Y9_N5
\register_1|data_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(23),
	sload => VCC,
	ena => \decoder|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_1|data_out\(23));

-- Location: LCFF_X22_Y9_N23
\register_3|data_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(23),
	sload => VCC,
	ena => \decoder|Ram0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_3|data_out\(23));

-- Location: LCCOMB_X22_Y9_N4
\read_mux_1|Mux8~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux8~15_combout\ = (\read_mux_1|Mux8~14_combout\ & (((\register_3|data_out\(23))) # (!\read_reg_1~combout\(0)))) # (!\read_mux_1|Mux8~14_combout\ & (\read_reg_1~combout\(0) & (\register_1|data_out\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux8~14_combout\,
	datab => \read_reg_1~combout\(0),
	datac => \register_1|data_out\(23),
	datad => \register_3|data_out\(23),
	combout => \read_mux_1|Mux8~15_combout\);

-- Location: LCCOMB_X7_Y10_N2
\read_mux_1|Mux8~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux8~16_combout\ = (\read_reg_1~combout\(3) & ((\read_mux_1|Mux8~13_combout\) # ((\read_reg_1~combout\(2))))) # (!\read_reg_1~combout\(3) & (((\read_mux_1|Mux8~15_combout\ & !\read_reg_1~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux8~13_combout\,
	datab => \read_mux_1|Mux8~15_combout\,
	datac => \read_reg_1~combout\(3),
	datad => \read_reg_1~combout\(2),
	combout => \read_mux_1|Mux8~16_combout\);

-- Location: LCCOMB_X7_Y10_N28
\read_mux_1|Mux8~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux8~19_combout\ = (\read_reg_1~combout\(2) & ((\read_mux_1|Mux8~16_combout\ & ((\read_mux_1|Mux8~18_combout\))) # (!\read_mux_1|Mux8~16_combout\ & (\read_mux_1|Mux8~11_combout\)))) # (!\read_reg_1~combout\(2) & 
-- (((\read_mux_1|Mux8~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \read_mux_1|Mux8~11_combout\,
	datac => \read_mux_1|Mux8~18_combout\,
	datad => \read_mux_1|Mux8~16_combout\,
	combout => \read_mux_1|Mux8~19_combout\);

-- Location: LCFF_X12_Y12_N23
\register_28|data_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(23),
	sload => VCC,
	ena => \decoder|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_28|data_out\(23));

-- Location: LCFF_X12_Y12_N29
\register_24|data_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(23),
	sload => VCC,
	ena => \decoder|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_24|data_out\(23));

-- Location: LCFF_X9_Y12_N9
\register_16|data_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(23),
	sload => VCC,
	ena => \decoder|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_16|data_out\(23));

-- Location: LCFF_X12_Y13_N21
\register_20|data_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(23),
	sload => VCC,
	ena => \decoder|Ram0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_20|data_out\(23));

-- Location: LCCOMB_X12_Y13_N20
\read_mux_1|Mux8~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux8~4_combout\ = (\read_reg_1~combout\(2) & (((\register_20|data_out\(23)) # (\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & (\register_16|data_out\(23) & ((!\read_reg_1~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \register_16|data_out\(23),
	datac => \register_20|data_out\(23),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux8~4_combout\);

-- Location: LCCOMB_X12_Y12_N28
\read_mux_1|Mux8~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux8~5_combout\ = (\read_reg_1~combout\(3) & ((\read_mux_1|Mux8~4_combout\ & (\register_28|data_out\(23))) # (!\read_mux_1|Mux8~4_combout\ & ((\register_24|data_out\(23)))))) # (!\read_reg_1~combout\(3) & (((\read_mux_1|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(3),
	datab => \register_28|data_out\(23),
	datac => \register_24|data_out\(23),
	datad => \read_mux_1|Mux8~4_combout\,
	combout => \read_mux_1|Mux8~5_combout\);

-- Location: LCCOMB_X10_Y6_N28
\read_mux_1|Mux8~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux8~6_combout\ = (\read_reg_1~combout\(0) & (((\read_reg_1~combout\(1))))) # (!\read_reg_1~combout\(0) & ((\read_reg_1~combout\(1) & (\read_mux_1|Mux8~3_combout\)) # (!\read_reg_1~combout\(1) & ((\read_mux_1|Mux8~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux8~3_combout\,
	datab => \read_mux_1|Mux8~5_combout\,
	datac => \read_reg_1~combout\(0),
	datad => \read_reg_1~combout\(1),
	combout => \read_mux_1|Mux8~6_combout\);

-- Location: LCFF_X10_Y12_N17
\register_27|data_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(23),
	sload => VCC,
	ena => \decoder|Ram0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_27|data_out\(23));

-- Location: LCFF_X10_Y12_N19
\register_19|data_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(23),
	sload => VCC,
	ena => \decoder|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_19|data_out\(23));

-- Location: LCCOMB_X10_Y12_N16
\read_mux_1|Mux8~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux8~7_combout\ = (\read_reg_1~combout\(3) & ((\read_reg_1~combout\(2)) # ((\register_27|data_out\(23))))) # (!\read_reg_1~combout\(3) & (!\read_reg_1~combout\(2) & ((\register_19|data_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(3),
	datab => \read_reg_1~combout\(2),
	datac => \register_27|data_out\(23),
	datad => \register_19|data_out\(23),
	combout => \read_mux_1|Mux8~7_combout\);

-- Location: LCFF_X10_Y6_N31
\register_23|data_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(23),
	sload => VCC,
	ena => \decoder|Ram0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_23|data_out\(23));

-- Location: LCFF_X12_Y4_N3
\register_31|data_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(23),
	sload => VCC,
	ena => \decoder|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_31|data_out\(23));

-- Location: LCCOMB_X10_Y6_N30
\read_mux_1|Mux8~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux8~8_combout\ = (\read_reg_1~combout\(2) & ((\read_mux_1|Mux8~7_combout\ & ((\register_31|data_out\(23)))) # (!\read_mux_1|Mux8~7_combout\ & (\register_23|data_out\(23))))) # (!\read_reg_1~combout\(2) & (\read_mux_1|Mux8~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \read_mux_1|Mux8~7_combout\,
	datac => \register_23|data_out\(23),
	datad => \register_31|data_out\(23),
	combout => \read_mux_1|Mux8~8_combout\);

-- Location: LCCOMB_X10_Y6_N8
\read_mux_1|Mux8~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux8~9_combout\ = (\read_mux_1|Mux8~6_combout\ & (((\read_mux_1|Mux8~8_combout\) # (!\read_reg_1~combout\(0))))) # (!\read_mux_1|Mux8~6_combout\ & (\read_mux_1|Mux8~1_combout\ & (\read_reg_1~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux8~1_combout\,
	datab => \read_mux_1|Mux8~6_combout\,
	datac => \read_reg_1~combout\(0),
	datad => \read_mux_1|Mux8~8_combout\,
	combout => \read_mux_1|Mux8~9_combout\);

-- Location: LCCOMB_X7_Y10_N6
\read_mux_1|Mux8~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux8~20_combout\ = (\read_reg_1~combout\(4) & ((\read_mux_1|Mux8~9_combout\))) # (!\read_reg_1~combout\(4) & (\read_mux_1|Mux8~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \read_mux_1|Mux8~19_combout\,
	datac => \read_mux_1|Mux8~9_combout\,
	datad => \read_reg_1~combout\(4),
	combout => \read_mux_1|Mux8~20_combout\);

-- Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\write_data[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_write_data(24),
	combout => \write_data~combout\(24));

-- Location: LCFF_X8_Y3_N29
\register_24|data_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(24),
	sload => VCC,
	ena => \decoder|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_24|data_out\(24));

-- Location: LCCOMB_X8_Y3_N28
\read_mux_1|Mux7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux7~4_combout\ = (\read_reg_1~combout\(2) & (((\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & ((\read_reg_1~combout\(3) & ((\register_24|data_out\(24)))) # (!\read_reg_1~combout\(3) & (\register_16|data_out\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_16|data_out\(24),
	datab => \read_reg_1~combout\(2),
	datac => \register_24|data_out\(24),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux7~4_combout\);

-- Location: LCFF_X7_Y4_N3
\register_20|data_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(24),
	sload => VCC,
	ena => \decoder|Ram0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_20|data_out\(24));

-- Location: LCCOMB_X7_Y4_N2
\read_mux_1|Mux7~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux7~5_combout\ = (\read_mux_1|Mux7~4_combout\ & ((\register_28|data_out\(24)) # ((!\read_reg_1~combout\(2))))) # (!\read_mux_1|Mux7~4_combout\ & (((\register_20|data_out\(24) & \read_reg_1~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_28|data_out\(24),
	datab => \read_mux_1|Mux7~4_combout\,
	datac => \register_20|data_out\(24),
	datad => \read_reg_1~combout\(2),
	combout => \read_mux_1|Mux7~5_combout\);

-- Location: LCFF_X17_Y3_N27
\register_25|data_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(24),
	sload => VCC,
	ena => \decoder|Ram0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_25|data_out\(24));

-- Location: LCFF_X15_Y2_N27
\register_29|data_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(24),
	sload => VCC,
	ena => \decoder|Ram0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_29|data_out\(24));

-- Location: LCCOMB_X17_Y3_N26
\read_mux_1|Mux7~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux7~3_combout\ = (\read_mux_1|Mux7~2_combout\ & (((\register_29|data_out\(24))) # (!\read_reg_1~combout\(3)))) # (!\read_mux_1|Mux7~2_combout\ & (\read_reg_1~combout\(3) & (\register_25|data_out\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux7~2_combout\,
	datab => \read_reg_1~combout\(3),
	datac => \register_25|data_out\(24),
	datad => \register_29|data_out\(24),
	combout => \read_mux_1|Mux7~3_combout\);

-- Location: LCCOMB_X13_Y3_N0
\read_mux_1|Mux7~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux7~6_combout\ = (\read_reg_1~combout\(1) & (((\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & ((\read_reg_1~combout\(0) & ((\read_mux_1|Mux7~3_combout\))) # (!\read_reg_1~combout\(0) & (\read_mux_1|Mux7~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \read_mux_1|Mux7~5_combout\,
	datac => \read_mux_1|Mux7~3_combout\,
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux7~6_combout\);

-- Location: LCFF_X15_Y4_N31
\register_18|data_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(24),
	sload => VCC,
	ena => \decoder|Ram0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_18|data_out\(24));

-- Location: LCFF_X15_Y4_N13
\register_26|data_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(24),
	sload => VCC,
	ena => \decoder|Ram0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_26|data_out\(24));

-- Location: LCCOMB_X15_Y4_N12
\read_mux_1|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux7~0_combout\ = (\read_reg_1~combout\(2) & (((\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & ((\read_reg_1~combout\(3) & ((\register_26|data_out\(24)))) # (!\read_reg_1~combout\(3) & (\register_18|data_out\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \register_18|data_out\(24),
	datac => \register_26|data_out\(24),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux7~0_combout\);

-- Location: LCFF_X7_Y4_N1
\register_22|data_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(24),
	sload => VCC,
	ena => \decoder|Ram0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_22|data_out\(24));

-- Location: LCCOMB_X7_Y4_N0
\read_mux_1|Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux7~1_combout\ = (\read_mux_1|Mux7~0_combout\ & ((\register_30|data_out\(24)) # ((!\read_reg_1~combout\(2))))) # (!\read_mux_1|Mux7~0_combout\ & (((\register_22|data_out\(24) & \read_reg_1~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_30|data_out\(24),
	datab => \read_mux_1|Mux7~0_combout\,
	datac => \register_22|data_out\(24),
	datad => \read_reg_1~combout\(2),
	combout => \read_mux_1|Mux7~1_combout\);

-- Location: LCCOMB_X13_Y3_N18
\read_mux_1|Mux7~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux7~9_combout\ = (\read_mux_1|Mux7~6_combout\ & ((\read_mux_1|Mux7~8_combout\) # ((!\read_reg_1~combout\(1))))) # (!\read_mux_1|Mux7~6_combout\ & (((\read_mux_1|Mux7~1_combout\ & \read_reg_1~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux7~8_combout\,
	datab => \read_mux_1|Mux7~6_combout\,
	datac => \read_mux_1|Mux7~1_combout\,
	datad => \read_reg_1~combout\(1),
	combout => \read_mux_1|Mux7~9_combout\);

-- Location: LCFF_X14_Y3_N31
\register_15|data_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(24),
	sload => VCC,
	ena => \decoder|Ram0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_15|data_out\(24));

-- Location: LCFF_X13_Y3_N31
\register_13|data_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(24),
	sload => VCC,
	ena => \decoder|Ram0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_13|data_out\(24));

-- Location: LCCOMB_X13_Y3_N30
\read_mux_1|Mux7~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux7~18_combout\ = (\read_mux_1|Mux7~17_combout\ & ((\register_15|data_out\(24)) # ((!\read_reg_1~combout\(0))))) # (!\read_mux_1|Mux7~17_combout\ & (((\register_13|data_out\(24) & \read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux7~17_combout\,
	datab => \register_15|data_out\(24),
	datac => \register_13|data_out\(24),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux7~18_combout\);

-- Location: LCFF_X20_Y3_N31
\register_10|data_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(24),
	sload => VCC,
	ena => \decoder|Ram0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_10|data_out\(24));

-- Location: LCFF_X21_Y3_N19
\register_11|data_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(24),
	sload => VCC,
	ena => \decoder|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_11|data_out\(24));

-- Location: LCCOMB_X20_Y3_N30
\read_mux_1|Mux7~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux7~11_combout\ = (\read_mux_1|Mux7~10_combout\ & (((\register_11|data_out\(24))) # (!\read_reg_1~combout\(1)))) # (!\read_mux_1|Mux7~10_combout\ & (\read_reg_1~combout\(1) & (\register_10|data_out\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux7~10_combout\,
	datab => \read_reg_1~combout\(1),
	datac => \register_10|data_out\(24),
	datad => \register_11|data_out\(24),
	combout => \read_mux_1|Mux7~11_combout\);

-- Location: LCCOMB_X13_Y3_N2
\read_mux_1|Mux7~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux7~19_combout\ = (\read_mux_1|Mux7~16_combout\ & ((\read_mux_1|Mux7~18_combout\) # ((!\read_reg_1~combout\(3))))) # (!\read_mux_1|Mux7~16_combout\ & (((\read_mux_1|Mux7~11_combout\ & \read_reg_1~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux7~16_combout\,
	datab => \read_mux_1|Mux7~18_combout\,
	datac => \read_mux_1|Mux7~11_combout\,
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux7~19_combout\);

-- Location: LCCOMB_X13_Y3_N20
\read_mux_1|Mux7~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux7~20_combout\ = (\read_reg_1~combout\(4) & (\read_mux_1|Mux7~9_combout\)) # (!\read_reg_1~combout\(4) & ((\read_mux_1|Mux7~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \read_mux_1|Mux7~9_combout\,
	datac => \read_reg_1~combout\(4),
	datad => \read_mux_1|Mux7~19_combout\,
	combout => \read_mux_1|Mux7~20_combout\);

-- Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\write_data[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_write_data(25),
	combout => \write_data~combout\(25));

-- Location: LCFF_X7_Y6_N11
\register_31|data_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(25),
	sload => VCC,
	ena => \decoder|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_31|data_out\(25));

-- Location: LCFF_X10_Y6_N1
\register_23|data_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(25),
	sload => VCC,
	ena => \decoder|Ram0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_23|data_out\(25));

-- Location: LCFF_X10_Y6_N3
\register_19|data_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(25),
	sload => VCC,
	ena => \decoder|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_19|data_out\(25));

-- Location: LCFF_X18_Y7_N27
\register_27|data_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(25),
	sload => VCC,
	ena => \decoder|Ram0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_27|data_out\(25));

-- Location: LCCOMB_X18_Y7_N26
\read_mux_1|Mux6~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux6~7_combout\ = (\read_reg_1~combout\(2) & (((\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & ((\read_reg_1~combout\(3) & ((\register_27|data_out\(25)))) # (!\read_reg_1~combout\(3) & (\register_19|data_out\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \register_19|data_out\(25),
	datac => \register_27|data_out\(25),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux6~7_combout\);

-- Location: LCCOMB_X10_Y6_N0
\read_mux_1|Mux6~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux6~8_combout\ = (\read_reg_1~combout\(2) & ((\read_mux_1|Mux6~7_combout\ & (\register_31|data_out\(25))) # (!\read_mux_1|Mux6~7_combout\ & ((\register_23|data_out\(25)))))) # (!\read_reg_1~combout\(2) & (((\read_mux_1|Mux6~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \register_31|data_out\(25),
	datac => \register_23|data_out\(25),
	datad => \read_mux_1|Mux6~7_combout\,
	combout => \read_mux_1|Mux6~8_combout\);

-- Location: LCFF_X15_Y2_N29
\register_21|data_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(25),
	sload => VCC,
	ena => \decoder|Ram0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_21|data_out\(25));

-- Location: LCFF_X15_Y2_N31
\register_29|data_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(25),
	sload => VCC,
	ena => \decoder|Ram0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_29|data_out\(25));

-- Location: LCCOMB_X15_Y2_N28
\read_mux_1|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux6~1_combout\ = (\read_mux_1|Mux6~0_combout\ & (((\register_29|data_out\(25))) # (!\read_reg_1~combout\(2)))) # (!\read_mux_1|Mux6~0_combout\ & (\read_reg_1~combout\(2) & (\register_21|data_out\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux6~0_combout\,
	datab => \read_reg_1~combout\(2),
	datac => \register_21|data_out\(25),
	datad => \register_29|data_out\(25),
	combout => \read_mux_1|Mux6~1_combout\);

-- Location: LCCOMB_X10_Y6_N12
\read_mux_1|Mux6~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux6~9_combout\ = (\read_mux_1|Mux6~6_combout\ & ((\read_mux_1|Mux6~8_combout\) # ((!\read_reg_1~combout\(0))))) # (!\read_mux_1|Mux6~6_combout\ & (((\read_reg_1~combout\(0) & \read_mux_1|Mux6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux6~6_combout\,
	datab => \read_mux_1|Mux6~8_combout\,
	datac => \read_reg_1~combout\(0),
	datad => \read_mux_1|Mux6~1_combout\,
	combout => \read_mux_1|Mux6~9_combout\);

-- Location: LCFF_X7_Y7_N19
\register_6|data_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(25),
	sload => VCC,
	ena => \decoder|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_6|data_out\(25));

-- Location: LCFF_X8_Y7_N31
\register_7|data_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(25),
	sload => VCC,
	ena => \decoder|Ram0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_7|data_out\(25));

-- Location: LCCOMB_X7_Y7_N18
\read_mux_1|Mux6~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux6~11_combout\ = (\read_mux_1|Mux6~10_combout\ & (((\register_7|data_out\(25))) # (!\read_reg_1~combout\(1)))) # (!\read_mux_1|Mux6~10_combout\ & (\read_reg_1~combout\(1) & (\register_6|data_out\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux6~10_combout\,
	datab => \read_reg_1~combout\(1),
	datac => \register_6|data_out\(25),
	datad => \register_7|data_out\(25),
	combout => \read_mux_1|Mux6~11_combout\);

-- Location: LCFF_X14_Y13_N9
\register_14|data_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(25),
	sload => VCC,
	ena => \decoder|Ram0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_14|data_out\(25));

-- Location: LCFF_X14_Y13_N3
\register_15|data_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(25),
	sload => VCC,
	ena => \decoder|Ram0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_15|data_out\(25));

-- Location: LCCOMB_X14_Y13_N8
\read_mux_1|Mux6~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux6~18_combout\ = (\read_mux_1|Mux6~17_combout\ & (((\register_15|data_out\(25))) # (!\read_reg_1~combout\(1)))) # (!\read_mux_1|Mux6~17_combout\ & (\read_reg_1~combout\(1) & (\register_14|data_out\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux6~17_combout\,
	datab => \read_reg_1~combout\(1),
	datac => \register_14|data_out\(25),
	datad => \register_15|data_out\(25),
	combout => \read_mux_1|Mux6~18_combout\);

-- Location: LCFF_X22_Y9_N25
\register_1|data_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(25),
	sload => VCC,
	ena => \decoder|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_1|data_out\(25));

-- Location: LCFF_X22_Y9_N19
\register_3|data_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(25),
	sload => VCC,
	ena => \decoder|Ram0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_3|data_out\(25));

-- Location: LCCOMB_X22_Y9_N24
\read_mux_1|Mux6~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux6~15_combout\ = (\read_mux_1|Mux6~14_combout\ & (((\register_3|data_out\(25))) # (!\read_reg_1~combout\(0)))) # (!\read_mux_1|Mux6~14_combout\ & (\read_reg_1~combout\(0) & (\register_1|data_out\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux6~14_combout\,
	datab => \read_reg_1~combout\(0),
	datac => \register_1|data_out\(25),
	datad => \register_3|data_out\(25),
	combout => \read_mux_1|Mux6~15_combout\);

-- Location: LCFF_X10_Y4_N19
\register_11|data_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(25),
	sload => VCC,
	ena => \decoder|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_11|data_out\(25));

-- Location: LCFF_X10_Y4_N25
\register_9|data_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(25),
	sload => VCC,
	ena => \decoder|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_9|data_out\(25));

-- Location: LCCOMB_X10_Y4_N24
\read_mux_1|Mux6~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux6~13_combout\ = (\read_mux_1|Mux6~12_combout\ & ((\register_11|data_out\(25)) # ((!\read_reg_1~combout\(0))))) # (!\read_mux_1|Mux6~12_combout\ & (((\register_9|data_out\(25) & \read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux6~12_combout\,
	datab => \register_11|data_out\(25),
	datac => \register_9|data_out\(25),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux6~13_combout\);

-- Location: LCCOMB_X10_Y5_N20
\read_mux_1|Mux6~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux6~16_combout\ = (\read_reg_1~combout\(2) & (\read_reg_1~combout\(3))) # (!\read_reg_1~combout\(2) & ((\read_reg_1~combout\(3) & ((\read_mux_1|Mux6~13_combout\))) # (!\read_reg_1~combout\(3) & (\read_mux_1|Mux6~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \read_reg_1~combout\(3),
	datac => \read_mux_1|Mux6~15_combout\,
	datad => \read_mux_1|Mux6~13_combout\,
	combout => \read_mux_1|Mux6~16_combout\);

-- Location: LCCOMB_X10_Y5_N22
\read_mux_1|Mux6~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux6~19_combout\ = (\read_reg_1~combout\(2) & ((\read_mux_1|Mux6~16_combout\ & ((\read_mux_1|Mux6~18_combout\))) # (!\read_mux_1|Mux6~16_combout\ & (\read_mux_1|Mux6~11_combout\)))) # (!\read_reg_1~combout\(2) & 
-- (((\read_mux_1|Mux6~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \read_mux_1|Mux6~11_combout\,
	datac => \read_mux_1|Mux6~18_combout\,
	datad => \read_mux_1|Mux6~16_combout\,
	combout => \read_mux_1|Mux6~19_combout\);

-- Location: LCCOMB_X10_Y6_N22
\read_mux_1|Mux6~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux6~20_combout\ = (\read_reg_1~combout\(4) & (\read_mux_1|Mux6~9_combout\)) # (!\read_reg_1~combout\(4) & ((\read_mux_1|Mux6~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux6~9_combout\,
	datac => \read_mux_1|Mux6~19_combout\,
	datad => \read_reg_1~combout\(4),
	combout => \read_mux_1|Mux6~20_combout\);

-- Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\write_data[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_write_data(26),
	combout => \write_data~combout\(26));

-- Location: LCFF_X15_Y4_N27
\register_18|data_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(26),
	sload => VCC,
	ena => \decoder|Ram0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_18|data_out\(26));

-- Location: LCFF_X15_Y4_N25
\register_26|data_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(26),
	sload => VCC,
	ena => \decoder|Ram0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_26|data_out\(26));

-- Location: LCCOMB_X15_Y4_N24
\read_mux_1|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux5~0_combout\ = (\read_reg_1~combout\(2) & (((\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & ((\read_reg_1~combout\(3) & ((\register_26|data_out\(26)))) # (!\read_reg_1~combout\(3) & (\register_18|data_out\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \register_18|data_out\(26),
	datac => \register_26|data_out\(26),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux5~0_combout\);

-- Location: LCFF_X17_Y4_N19
\register_22|data_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(26),
	sload => VCC,
	ena => \decoder|Ram0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_22|data_out\(26));

-- Location: LCCOMB_X17_Y4_N18
\read_mux_1|Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux5~1_combout\ = (\read_mux_1|Mux5~0_combout\ & ((\register_30|data_out\(26)) # ((!\read_reg_1~combout\(2))))) # (!\read_mux_1|Mux5~0_combout\ & (((\register_22|data_out\(26) & \read_reg_1~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_30|data_out\(26),
	datab => \read_mux_1|Mux5~0_combout\,
	datac => \register_22|data_out\(26),
	datad => \read_reg_1~combout\(2),
	combout => \read_mux_1|Mux5~1_combout\);

-- Location: LCFF_X18_Y13_N21
\register_31|data_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(26),
	sload => VCC,
	ena => \decoder|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_31|data_out\(26));

-- Location: LCFF_X18_Y13_N11
\register_27|data_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(26),
	sload => VCC,
	ena => \decoder|Ram0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_27|data_out\(26));

-- Location: LCFF_X10_Y12_N13
\register_19|data_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(26),
	sload => VCC,
	ena => \decoder|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_19|data_out\(26));

-- Location: LCFF_X20_Y12_N5
\register_23|data_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(26),
	sload => VCC,
	ena => \decoder|Ram0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_23|data_out\(26));

-- Location: LCCOMB_X20_Y12_N4
\read_mux_1|Mux5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux5~7_combout\ = (\read_reg_1~combout\(2) & (((\register_23|data_out\(26)) # (\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & (\register_19|data_out\(26) & ((!\read_reg_1~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \register_19|data_out\(26),
	datac => \register_23|data_out\(26),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux5~7_combout\);

-- Location: LCCOMB_X18_Y13_N10
\read_mux_1|Mux5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux5~8_combout\ = (\read_reg_1~combout\(3) & ((\read_mux_1|Mux5~7_combout\ & (\register_31|data_out\(26))) # (!\read_mux_1|Mux5~7_combout\ & ((\register_27|data_out\(26)))))) # (!\read_reg_1~combout\(3) & (((\read_mux_1|Mux5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(3),
	datab => \register_31|data_out\(26),
	datac => \register_27|data_out\(26),
	datad => \read_mux_1|Mux5~7_combout\,
	combout => \read_mux_1|Mux5~8_combout\);

-- Location: LCCOMB_X10_Y3_N16
\read_mux_1|Mux5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux5~9_combout\ = (\read_mux_1|Mux5~6_combout\ & (((\read_mux_1|Mux5~8_combout\) # (!\read_reg_1~combout\(1))))) # (!\read_mux_1|Mux5~6_combout\ & (\read_mux_1|Mux5~1_combout\ & (\read_reg_1~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux5~6_combout\,
	datab => \read_mux_1|Mux5~1_combout\,
	datac => \read_reg_1~combout\(1),
	datad => \read_mux_1|Mux5~8_combout\,
	combout => \read_mux_1|Mux5~9_combout\);

-- Location: LCFF_X9_Y11_N19
\register_7|data_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(26),
	sload => VCC,
	ena => \decoder|Ram0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_7|data_out\(26));

-- Location: LCFF_X9_Y11_N17
\register_5|data_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(26),
	sload => VCC,
	ena => \decoder|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_5|data_out\(26));

-- Location: LCCOMB_X9_Y11_N16
\read_mux_1|Mux5~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux5~13_combout\ = (\read_mux_1|Mux5~12_combout\ & ((\register_7|data_out\(26)) # ((!\read_reg_1~combout\(0))))) # (!\read_mux_1|Mux5~12_combout\ & (((\register_5|data_out\(26) & \read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux5~12_combout\,
	datab => \register_7|data_out\(26),
	datac => \register_5|data_out\(26),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux5~13_combout\);

-- Location: LCFF_X6_Y5_N29
\register_2|data_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(26),
	sload => VCC,
	ena => \decoder|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_2|data_out\(26));

-- Location: LCFF_X8_Y9_N7
\register_3|data_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(26),
	sload => VCC,
	ena => \decoder|Ram0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_3|data_out\(26));

-- Location: LCCOMB_X6_Y5_N28
\read_mux_1|Mux5~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux5~15_combout\ = (\read_mux_1|Mux5~14_combout\ & (((\register_3|data_out\(26))) # (!\read_reg_1~combout\(1)))) # (!\read_mux_1|Mux5~14_combout\ & (\read_reg_1~combout\(1) & (\register_2|data_out\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux5~14_combout\,
	datab => \read_reg_1~combout\(1),
	datac => \register_2|data_out\(26),
	datad => \register_3|data_out\(26),
	combout => \read_mux_1|Mux5~15_combout\);

-- Location: LCCOMB_X6_Y5_N22
\read_mux_1|Mux5~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux5~16_combout\ = (\read_reg_1~combout\(2) & ((\read_mux_1|Mux5~13_combout\) # ((\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & (((!\read_reg_1~combout\(3) & \read_mux_1|Mux5~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \read_mux_1|Mux5~13_combout\,
	datac => \read_reg_1~combout\(3),
	datad => \read_mux_1|Mux5~15_combout\,
	combout => \read_mux_1|Mux5~16_combout\);

-- Location: LCFF_X6_Y6_N9
\register_8|data_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(26),
	sload => VCC,
	ena => \decoder|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_8|data_out\(26));

-- Location: LCFF_X6_Y6_N23
\register_9|data_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(26),
	sload => VCC,
	ena => \decoder|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_9|data_out\(26));

-- Location: LCCOMB_X6_Y6_N22
\read_mux_1|Mux5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux5~10_combout\ = (\read_reg_1~combout\(1) & (((\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & ((\read_reg_1~combout\(0) & ((\register_9|data_out\(26)))) # (!\read_reg_1~combout\(0) & (\register_8|data_out\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \register_8|data_out\(26),
	datac => \register_9|data_out\(26),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux5~10_combout\);

-- Location: LCFF_X21_Y3_N21
\register_10|data_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(26),
	sload => VCC,
	ena => \decoder|Ram0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_10|data_out\(26));

-- Location: LCFF_X21_Y3_N31
\register_11|data_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(26),
	sload => VCC,
	ena => \decoder|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_11|data_out\(26));

-- Location: LCCOMB_X21_Y3_N20
\read_mux_1|Mux5~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux5~11_combout\ = (\read_reg_1~combout\(1) & ((\read_mux_1|Mux5~10_combout\ & ((\register_11|data_out\(26)))) # (!\read_mux_1|Mux5~10_combout\ & (\register_10|data_out\(26))))) # (!\read_reg_1~combout\(1) & (\read_mux_1|Mux5~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \read_mux_1|Mux5~10_combout\,
	datac => \register_10|data_out\(26),
	datad => \register_11|data_out\(26),
	combout => \read_mux_1|Mux5~11_combout\);

-- Location: LCCOMB_X13_Y3_N16
\read_mux_1|Mux5~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux5~19_combout\ = (\read_reg_1~combout\(3) & ((\read_mux_1|Mux5~16_combout\ & (\read_mux_1|Mux5~18_combout\)) # (!\read_mux_1|Mux5~16_combout\ & ((\read_mux_1|Mux5~11_combout\))))) # (!\read_reg_1~combout\(3) & 
-- (((\read_mux_1|Mux5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux5~18_combout\,
	datab => \read_reg_1~combout\(3),
	datac => \read_mux_1|Mux5~16_combout\,
	datad => \read_mux_1|Mux5~11_combout\,
	combout => \read_mux_1|Mux5~19_combout\);

-- Location: LCCOMB_X13_Y3_N26
\read_mux_1|Mux5~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux5~20_combout\ = (\read_reg_1~combout\(4) & (\read_mux_1|Mux5~9_combout\)) # (!\read_reg_1~combout\(4) & ((\read_mux_1|Mux5~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(4),
	datab => \read_mux_1|Mux5~9_combout\,
	datac => \read_mux_1|Mux5~19_combout\,
	combout => \read_mux_1|Mux5~20_combout\);

-- Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\write_data[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_write_data(27),
	combout => \write_data~combout\(27));

-- Location: LCFF_X20_Y8_N21
\register_24|data_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(27),
	sload => VCC,
	ena => \decoder|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_24|data_out\(27));

-- Location: LCFF_X20_Y8_N31
\register_28|data_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(27),
	sload => VCC,
	ena => \decoder|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_28|data_out\(27));

-- Location: LCCOMB_X20_Y8_N20
\read_mux_1|Mux4~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux4~5_combout\ = (\read_mux_1|Mux4~4_combout\ & (((\register_28|data_out\(27))) # (!\read_reg_1~combout\(3)))) # (!\read_mux_1|Mux4~4_combout\ & (\read_reg_1~combout\(3) & (\register_24|data_out\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux4~4_combout\,
	datab => \read_reg_1~combout\(3),
	datac => \register_24|data_out\(27),
	datad => \register_28|data_out\(27),
	combout => \read_mux_1|Mux4~5_combout\);

-- Location: LCCOMB_X18_Y4_N18
\read_mux_1|Mux4~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux4~6_combout\ = (\read_reg_1~combout\(1) & ((\read_mux_1|Mux4~3_combout\) # ((\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & (((\read_mux_1|Mux4~5_combout\ & !\read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux4~3_combout\,
	datab => \read_mux_1|Mux4~5_combout\,
	datac => \read_reg_1~combout\(1),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux4~6_combout\);

-- Location: LCFF_X12_Y5_N31
\register_17|data_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(27),
	sload => VCC,
	ena => \decoder|Ram0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_17|data_out\(27));

-- Location: LCFF_X12_Y5_N13
\register_25|data_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(27),
	sload => VCC,
	ena => \decoder|Ram0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_25|data_out\(27));

-- Location: LCCOMB_X12_Y5_N12
\read_mux_1|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux4~0_combout\ = (\read_reg_1~combout\(2) & (((\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & ((\read_reg_1~combout\(3) & ((\register_25|data_out\(27)))) # (!\read_reg_1~combout\(3) & (\register_17|data_out\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \register_17|data_out\(27),
	datac => \register_25|data_out\(27),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux4~0_combout\);

-- Location: LCFF_X13_Y8_N27
\register_21|data_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(27),
	sload => VCC,
	ena => \decoder|Ram0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_21|data_out\(27));

-- Location: LCFF_X13_Y8_N5
\register_29|data_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(27),
	sload => VCC,
	ena => \decoder|Ram0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_29|data_out\(27));

-- Location: LCCOMB_X13_Y8_N26
\read_mux_1|Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux4~1_combout\ = (\read_reg_1~combout\(2) & ((\read_mux_1|Mux4~0_combout\ & ((\register_29|data_out\(27)))) # (!\read_mux_1|Mux4~0_combout\ & (\register_21|data_out\(27))))) # (!\read_reg_1~combout\(2) & (\read_mux_1|Mux4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \read_mux_1|Mux4~0_combout\,
	datac => \register_21|data_out\(27),
	datad => \register_29|data_out\(27),
	combout => \read_mux_1|Mux4~1_combout\);

-- Location: LCCOMB_X18_Y4_N12
\read_mux_1|Mux4~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux4~9_combout\ = (\read_mux_1|Mux4~6_combout\ & ((\read_mux_1|Mux4~8_combout\) # ((!\read_reg_1~combout\(0))))) # (!\read_mux_1|Mux4~6_combout\ & (((\read_mux_1|Mux4~1_combout\ & \read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux4~8_combout\,
	datab => \read_mux_1|Mux4~6_combout\,
	datac => \read_mux_1|Mux4~1_combout\,
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux4~9_combout\);

-- Location: LCFF_X9_Y9_N19
\register_3|data_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(27),
	sload => VCC,
	ena => \decoder|Ram0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_3|data_out\(27));

-- Location: LCFF_X9_Y9_N25
\register_1|data_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(27),
	sload => VCC,
	ena => \decoder|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_1|data_out\(27));

-- Location: LCCOMB_X9_Y9_N24
\read_mux_1|Mux4~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux4~15_combout\ = (\read_mux_1|Mux4~14_combout\ & ((\register_3|data_out\(27)) # ((!\read_reg_1~combout\(0))))) # (!\read_mux_1|Mux4~14_combout\ & (((\register_1|data_out\(27) & \read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux4~14_combout\,
	datab => \register_3|data_out\(27),
	datac => \register_1|data_out\(27),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux4~15_combout\);

-- Location: LCCOMB_X17_Y13_N16
\read_mux_1|Mux4~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux4~16_combout\ = (\read_reg_1~combout\(2) & (((\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & ((\read_reg_1~combout\(3) & (\read_mux_1|Mux4~13_combout\)) # (!\read_reg_1~combout\(3) & ((\read_mux_1|Mux4~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux4~13_combout\,
	datab => \read_reg_1~combout\(2),
	datac => \read_mux_1|Mux4~15_combout\,
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux4~16_combout\);

-- Location: LCFF_X19_Y3_N17
\register_14|data_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(27),
	sload => VCC,
	ena => \decoder|Ram0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_14|data_out\(27));

-- Location: LCFF_X19_Y3_N19
\register_12|data_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(27),
	sload => VCC,
	ena => \decoder|Ram0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_12|data_out\(27));

-- Location: LCFF_X20_Y3_N19
\register_13|data_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(27),
	sload => VCC,
	ena => \decoder|Ram0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_13|data_out\(27));

-- Location: LCCOMB_X20_Y3_N18
\read_mux_1|Mux4~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux4~17_combout\ = (\read_reg_1~combout\(1) & (((\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & ((\read_reg_1~combout\(0) & ((\register_13|data_out\(27)))) # (!\read_reg_1~combout\(0) & (\register_12|data_out\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \register_12|data_out\(27),
	datac => \register_13|data_out\(27),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux4~17_combout\);

-- Location: LCCOMB_X19_Y3_N16
\read_mux_1|Mux4~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux4~18_combout\ = (\read_reg_1~combout\(1) & ((\read_mux_1|Mux4~17_combout\ & (\register_15|data_out\(27))) # (!\read_mux_1|Mux4~17_combout\ & ((\register_14|data_out\(27)))))) # (!\read_reg_1~combout\(1) & (((\read_mux_1|Mux4~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_15|data_out\(27),
	datab => \read_reg_1~combout\(1),
	datac => \register_14|data_out\(27),
	datad => \read_mux_1|Mux4~17_combout\,
	combout => \read_mux_1|Mux4~18_combout\);

-- Location: LCCOMB_X18_Y4_N22
\read_mux_1|Mux4~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux4~19_combout\ = (\read_mux_1|Mux4~16_combout\ & (((\read_mux_1|Mux4~18_combout\) # (!\read_reg_1~combout\(2))))) # (!\read_mux_1|Mux4~16_combout\ & (\read_mux_1|Mux4~11_combout\ & (\read_reg_1~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux4~11_combout\,
	datab => \read_mux_1|Mux4~16_combout\,
	datac => \read_reg_1~combout\(2),
	datad => \read_mux_1|Mux4~18_combout\,
	combout => \read_mux_1|Mux4~19_combout\);

-- Location: LCCOMB_X18_Y4_N16
\read_mux_1|Mux4~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux4~20_combout\ = (\read_reg_1~combout\(4) & (\read_mux_1|Mux4~9_combout\)) # (!\read_reg_1~combout\(4) & ((\read_mux_1|Mux4~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux4~9_combout\,
	datab => \read_mux_1|Mux4~19_combout\,
	datad => \read_reg_1~combout\(4),
	combout => \read_mux_1|Mux4~20_combout\);

-- Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\write_data[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_write_data(28),
	combout => \write_data~combout\(28));

-- Location: LCFF_X9_Y5_N5
\register_30|data_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(28),
	sload => VCC,
	ena => \decoder|Ram0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_30|data_out\(28));

-- Location: LCFF_X12_Y6_N11
\register_22|data_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(28),
	sload => VCC,
	ena => \decoder|Ram0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_22|data_out\(28));

-- Location: LCFF_X13_Y6_N3
\register_26|data_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(28),
	sload => VCC,
	ena => \decoder|Ram0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_26|data_out\(28));

-- Location: LCCOMB_X13_Y6_N2
\read_mux_1|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux3~0_combout\ = (\read_reg_1~combout\(2) & (((\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & ((\read_reg_1~combout\(3) & ((\register_26|data_out\(28)))) # (!\read_reg_1~combout\(3) & (\register_18|data_out\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_18|data_out\(28),
	datab => \read_reg_1~combout\(2),
	datac => \register_26|data_out\(28),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux3~0_combout\);

-- Location: LCCOMB_X12_Y6_N10
\read_mux_1|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux3~1_combout\ = (\read_reg_1~combout\(2) & ((\read_mux_1|Mux3~0_combout\ & (\register_30|data_out\(28))) # (!\read_mux_1|Mux3~0_combout\ & ((\register_22|data_out\(28)))))) # (!\read_reg_1~combout\(2) & (((\read_mux_1|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \register_30|data_out\(28),
	datac => \register_22|data_out\(28),
	datad => \read_mux_1|Mux3~0_combout\,
	combout => \read_mux_1|Mux3~1_combout\);

-- Location: LCFF_X6_Y5_N3
\register_27|data_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(28),
	sload => VCC,
	ena => \decoder|Ram0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_27|data_out\(28));

-- Location: LCFF_X9_Y5_N23
\register_31|data_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(28),
	sload => VCC,
	ena => \decoder|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_31|data_out\(28));

-- Location: LCCOMB_X6_Y5_N2
\read_mux_1|Mux3~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux3~8_combout\ = (\read_mux_1|Mux3~7_combout\ & (((\register_31|data_out\(28))) # (!\read_reg_1~combout\(3)))) # (!\read_mux_1|Mux3~7_combout\ & (\read_reg_1~combout\(3) & (\register_27|data_out\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux3~7_combout\,
	datab => \read_reg_1~combout\(3),
	datac => \register_27|data_out\(28),
	datad => \register_31|data_out\(28),
	combout => \read_mux_1|Mux3~8_combout\);

-- Location: LCCOMB_X6_Y5_N4
\read_mux_1|Mux3~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux3~9_combout\ = (\read_mux_1|Mux3~6_combout\ & (((\read_mux_1|Mux3~8_combout\)) # (!\read_reg_1~combout\(1)))) # (!\read_mux_1|Mux3~6_combout\ & (\read_reg_1~combout\(1) & (\read_mux_1|Mux3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux3~6_combout\,
	datab => \read_reg_1~combout\(1),
	datac => \read_mux_1|Mux3~1_combout\,
	datad => \read_mux_1|Mux3~8_combout\,
	combout => \read_mux_1|Mux3~9_combout\);

-- Location: LCFF_X21_Y4_N23
\register_11|data_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(28),
	sload => VCC,
	ena => \decoder|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_11|data_out\(28));

-- Location: LCFF_X9_Y8_N21
\register_10|data_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(28),
	sload => VCC,
	ena => \decoder|Ram0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_10|data_out\(28));

-- Location: LCFF_X21_Y5_N23
\register_8|data_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(28),
	sload => VCC,
	ena => \decoder|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_8|data_out\(28));

-- Location: LCFF_X21_Y5_N21
\register_9|data_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(28),
	sload => VCC,
	ena => \decoder|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_9|data_out\(28));

-- Location: LCCOMB_X21_Y5_N20
\read_mux_1|Mux3~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux3~10_combout\ = (\read_reg_1~combout\(0) & (((\register_9|data_out\(28)) # (\read_reg_1~combout\(1))))) # (!\read_reg_1~combout\(0) & (\register_8|data_out\(28) & ((!\read_reg_1~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(0),
	datab => \register_8|data_out\(28),
	datac => \register_9|data_out\(28),
	datad => \read_reg_1~combout\(1),
	combout => \read_mux_1|Mux3~10_combout\);

-- Location: LCCOMB_X9_Y8_N20
\read_mux_1|Mux3~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux3~11_combout\ = (\read_reg_1~combout\(1) & ((\read_mux_1|Mux3~10_combout\ & (\register_11|data_out\(28))) # (!\read_mux_1|Mux3~10_combout\ & ((\register_10|data_out\(28)))))) # (!\read_reg_1~combout\(1) & (((\read_mux_1|Mux3~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \register_11|data_out\(28),
	datac => \register_10|data_out\(28),
	datad => \read_mux_1|Mux3~10_combout\,
	combout => \read_mux_1|Mux3~11_combout\);

-- Location: LCFF_X13_Y6_N5
\register_7|data_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(28),
	sload => VCC,
	ena => \decoder|Ram0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_7|data_out\(28));

-- Location: LCFF_X12_Y11_N21
\register_5|data_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(28),
	sload => VCC,
	ena => \decoder|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_5|data_out\(28));

-- Location: LCCOMB_X12_Y11_N20
\read_mux_1|Mux3~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux3~13_combout\ = (\read_mux_1|Mux3~12_combout\ & ((\register_7|data_out\(28)) # ((!\read_reg_1~combout\(0))))) # (!\read_mux_1|Mux3~12_combout\ & (((\register_5|data_out\(28) & \read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux3~12_combout\,
	datab => \register_7|data_out\(28),
	datac => \register_5|data_out\(28),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux3~13_combout\);

-- Location: LCFF_X6_Y5_N31
\register_2|data_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(28),
	sload => VCC,
	ena => \decoder|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_2|data_out\(28));

-- Location: LCFF_X5_Y6_N13
\register_3|data_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(28),
	sload => VCC,
	ena => \decoder|Ram0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_3|data_out\(28));

-- Location: LCCOMB_X6_Y5_N30
\read_mux_1|Mux3~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux3~15_combout\ = (\read_mux_1|Mux3~14_combout\ & (((\register_3|data_out\(28))) # (!\read_reg_1~combout\(1)))) # (!\read_mux_1|Mux3~14_combout\ & (\read_reg_1~combout\(1) & (\register_2|data_out\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux3~14_combout\,
	datab => \read_reg_1~combout\(1),
	datac => \register_2|data_out\(28),
	datad => \register_3|data_out\(28),
	combout => \read_mux_1|Mux3~15_combout\);

-- Location: LCCOMB_X6_Y5_N0
\read_mux_1|Mux3~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux3~16_combout\ = (\read_reg_1~combout\(2) & ((\read_mux_1|Mux3~13_combout\) # ((\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & (((!\read_reg_1~combout\(3) & \read_mux_1|Mux3~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \read_mux_1|Mux3~13_combout\,
	datac => \read_reg_1~combout\(3),
	datad => \read_mux_1|Mux3~15_combout\,
	combout => \read_mux_1|Mux3~16_combout\);

-- Location: LCCOMB_X6_Y5_N26
\read_mux_1|Mux3~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux3~19_combout\ = (\read_reg_1~combout\(3) & ((\read_mux_1|Mux3~16_combout\ & (\read_mux_1|Mux3~18_combout\)) # (!\read_mux_1|Mux3~16_combout\ & ((\read_mux_1|Mux3~11_combout\))))) # (!\read_reg_1~combout\(3) & 
-- (((\read_mux_1|Mux3~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux3~18_combout\,
	datab => \read_mux_1|Mux3~11_combout\,
	datac => \read_reg_1~combout\(3),
	datad => \read_mux_1|Mux3~16_combout\,
	combout => \read_mux_1|Mux3~19_combout\);

-- Location: LCCOMB_X6_Y5_N20
\read_mux_1|Mux3~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux3~20_combout\ = (\read_reg_1~combout\(4) & (\read_mux_1|Mux3~9_combout\)) # (!\read_reg_1~combout\(4) & ((\read_mux_1|Mux3~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(4),
	datac => \read_mux_1|Mux3~9_combout\,
	datad => \read_mux_1|Mux3~19_combout\,
	combout => \read_mux_1|Mux3~20_combout\);

-- Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\write_data[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_write_data(29),
	combout => \write_data~combout\(29));

-- Location: LCFF_X13_Y9_N19
\register_29|data_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(29),
	sload => VCC,
	ena => \decoder|Ram0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_29|data_out\(29));

-- Location: LCFF_X13_Y9_N25
\register_21|data_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(29),
	sload => VCC,
	ena => \decoder|Ram0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_21|data_out\(29));

-- Location: LCCOMB_X13_Y9_N24
\read_mux_1|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux2~1_combout\ = (\read_mux_1|Mux2~0_combout\ & ((\register_29|data_out\(29)) # ((!\read_reg_1~combout\(2))))) # (!\read_mux_1|Mux2~0_combout\ & (((\register_21|data_out\(29) & \read_reg_1~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux2~0_combout\,
	datab => \register_29|data_out\(29),
	datac => \register_21|data_out\(29),
	datad => \read_reg_1~combout\(2),
	combout => \read_mux_1|Mux2~1_combout\);

-- Location: LCFF_X10_Y12_N29
\register_27|data_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(29),
	sload => VCC,
	ena => \decoder|Ram0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_27|data_out\(29));

-- Location: LCFF_X10_Y12_N7
\register_19|data_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(29),
	sload => VCC,
	ena => \decoder|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_19|data_out\(29));

-- Location: LCCOMB_X10_Y12_N28
\read_mux_1|Mux2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux2~7_combout\ = (\read_reg_1~combout\(3) & ((\read_reg_1~combout\(2)) # ((\register_27|data_out\(29))))) # (!\read_reg_1~combout\(3) & (!\read_reg_1~combout\(2) & ((\register_19|data_out\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(3),
	datab => \read_reg_1~combout\(2),
	datac => \register_27|data_out\(29),
	datad => \register_19|data_out\(29),
	combout => \read_mux_1|Mux2~7_combout\);

-- Location: LCFF_X18_Y12_N21
\register_23|data_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(29),
	sload => VCC,
	ena => \decoder|Ram0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_23|data_out\(29));

-- Location: LCFF_X18_Y12_N23
\register_31|data_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(29),
	sload => VCC,
	ena => \decoder|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_31|data_out\(29));

-- Location: LCCOMB_X18_Y12_N20
\read_mux_1|Mux2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux2~8_combout\ = (\read_reg_1~combout\(2) & ((\read_mux_1|Mux2~7_combout\ & ((\register_31|data_out\(29)))) # (!\read_mux_1|Mux2~7_combout\ & (\register_23|data_out\(29))))) # (!\read_reg_1~combout\(2) & (\read_mux_1|Mux2~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \read_mux_1|Mux2~7_combout\,
	datac => \register_23|data_out\(29),
	datad => \register_31|data_out\(29),
	combout => \read_mux_1|Mux2~8_combout\);

-- Location: LCCOMB_X13_Y9_N22
\read_mux_1|Mux2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux2~9_combout\ = (\read_mux_1|Mux2~6_combout\ & (((\read_mux_1|Mux2~8_combout\) # (!\read_reg_1~combout\(0))))) # (!\read_mux_1|Mux2~6_combout\ & (\read_mux_1|Mux2~1_combout\ & (\read_reg_1~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux2~6_combout\,
	datab => \read_mux_1|Mux2~1_combout\,
	datac => \read_reg_1~combout\(0),
	datad => \read_mux_1|Mux2~8_combout\,
	combout => \read_mux_1|Mux2~9_combout\);

-- Location: LCFF_X15_Y12_N5
\register_6|data_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(29),
	sload => VCC,
	ena => \decoder|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_6|data_out\(29));

-- Location: LCFF_X15_Y12_N31
\register_7|data_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(29),
	sload => VCC,
	ena => \decoder|Ram0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_7|data_out\(29));

-- Location: LCCOMB_X15_Y12_N4
\read_mux_1|Mux2~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux2~11_combout\ = (\read_mux_1|Mux2~10_combout\ & (((\register_7|data_out\(29))) # (!\read_reg_1~combout\(1)))) # (!\read_mux_1|Mux2~10_combout\ & (\read_reg_1~combout\(1) & (\register_6|data_out\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux2~10_combout\,
	datab => \read_reg_1~combout\(1),
	datac => \register_6|data_out\(29),
	datad => \register_7|data_out\(29),
	combout => \read_mux_1|Mux2~11_combout\);

-- Location: LCFF_X17_Y9_N11
\register_3|data_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(29),
	sload => VCC,
	ena => \decoder|Ram0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_3|data_out\(29));

-- Location: LCFF_X17_Y9_N25
\register_1|data_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(29),
	sload => VCC,
	ena => \decoder|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_1|data_out\(29));

-- Location: LCCOMB_X17_Y9_N24
\read_mux_1|Mux2~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux2~15_combout\ = (\read_mux_1|Mux2~14_combout\ & ((\register_3|data_out\(29)) # ((!\read_reg_1~combout\(0))))) # (!\read_mux_1|Mux2~14_combout\ & (((\register_1|data_out\(29) & \read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux2~14_combout\,
	datab => \register_3|data_out\(29),
	datac => \register_1|data_out\(29),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux2~15_combout\);

-- Location: LCCOMB_X17_Y9_N4
\read_mux_1|Mux2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux2~16_combout\ = (\read_reg_1~combout\(2) & (((\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & ((\read_reg_1~combout\(3) & (\read_mux_1|Mux2~13_combout\)) # (!\read_reg_1~combout\(3) & ((\read_mux_1|Mux2~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux2~13_combout\,
	datab => \read_reg_1~combout\(2),
	datac => \read_reg_1~combout\(3),
	datad => \read_mux_1|Mux2~15_combout\,
	combout => \read_mux_1|Mux2~16_combout\);

-- Location: LCFF_X14_Y13_N23
\register_15|data_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(29),
	sload => VCC,
	ena => \decoder|Ram0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_15|data_out\(29));

-- Location: LCFF_X14_Y13_N13
\register_14|data_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(29),
	sload => VCC,
	ena => \decoder|Ram0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_14|data_out\(29));

-- Location: LCCOMB_X14_Y13_N12
\read_mux_1|Mux2~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux2~18_combout\ = (\read_mux_1|Mux2~17_combout\ & ((\register_15|data_out\(29)) # ((!\read_reg_1~combout\(1))))) # (!\read_mux_1|Mux2~17_combout\ & (((\register_14|data_out\(29) & \read_reg_1~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux2~17_combout\,
	datab => \register_15|data_out\(29),
	datac => \register_14|data_out\(29),
	datad => \read_reg_1~combout\(1),
	combout => \read_mux_1|Mux2~18_combout\);

-- Location: LCCOMB_X13_Y9_N8
\read_mux_1|Mux2~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux2~19_combout\ = (\read_reg_1~combout\(2) & ((\read_mux_1|Mux2~16_combout\ & ((\read_mux_1|Mux2~18_combout\))) # (!\read_mux_1|Mux2~16_combout\ & (\read_mux_1|Mux2~11_combout\)))) # (!\read_reg_1~combout\(2) & 
-- (((\read_mux_1|Mux2~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \read_mux_1|Mux2~11_combout\,
	datac => \read_mux_1|Mux2~16_combout\,
	datad => \read_mux_1|Mux2~18_combout\,
	combout => \read_mux_1|Mux2~19_combout\);

-- Location: LCCOMB_X13_Y9_N26
\read_mux_1|Mux2~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux2~20_combout\ = (\read_reg_1~combout\(4) & (\read_mux_1|Mux2~9_combout\)) # (!\read_reg_1~combout\(4) & ((\read_mux_1|Mux2~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \read_mux_1|Mux2~9_combout\,
	datac => \read_mux_1|Mux2~19_combout\,
	datad => \read_reg_1~combout\(4),
	combout => \read_mux_1|Mux2~20_combout\);

-- Location: PIN_K10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\write_data[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_write_data(30),
	combout => \write_data~combout\(30));

-- Location: LCFF_X12_Y4_N7
\register_31|data_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(30),
	sload => VCC,
	ena => \decoder|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_31|data_out\(30));

-- Location: LCFF_X12_Y10_N13
\register_27|data_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(30),
	sload => VCC,
	ena => \decoder|Ram0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_27|data_out\(30));

-- Location: LCCOMB_X12_Y10_N12
\read_mux_1|Mux1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux1~8_combout\ = (\read_mux_1|Mux1~7_combout\ & ((\register_31|data_out\(30)) # ((!\read_reg_1~combout\(3))))) # (!\read_mux_1|Mux1~7_combout\ & (((\register_27|data_out\(30) & \read_reg_1~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux1~7_combout\,
	datab => \register_31|data_out\(30),
	datac => \register_27|data_out\(30),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux1~8_combout\);

-- Location: LCFF_X17_Y2_N15
\register_21|data_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(30),
	sload => VCC,
	ena => \decoder|Ram0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_21|data_out\(30));

-- Location: LCCOMB_X17_Y2_N14
\read_mux_1|Mux1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux1~2_combout\ = (\read_reg_1~combout\(2) & (((\register_21|data_out\(30)) # (\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & (\register_17|data_out\(30) & ((!\read_reg_1~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_17|data_out\(30),
	datab => \read_reg_1~combout\(2),
	datac => \register_21|data_out\(30),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux1~2_combout\);

-- Location: LCFF_X14_Y2_N15
\register_25|data_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(30),
	sload => VCC,
	ena => \decoder|Ram0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_25|data_out\(30));

-- Location: LCCOMB_X14_Y2_N14
\read_mux_1|Mux1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux1~3_combout\ = (\read_mux_1|Mux1~2_combout\ & ((\register_29|data_out\(30)) # ((!\read_reg_1~combout\(3))))) # (!\read_mux_1|Mux1~2_combout\ & (((\register_25|data_out\(30) & \read_reg_1~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_29|data_out\(30),
	datab => \read_mux_1|Mux1~2_combout\,
	datac => \register_25|data_out\(30),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux1~3_combout\);

-- Location: LCCOMB_X18_Y4_N26
\read_mux_1|Mux1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux1~6_combout\ = (\read_reg_1~combout\(1) & (((\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & ((\read_reg_1~combout\(0) & ((\read_mux_1|Mux1~3_combout\))) # (!\read_reg_1~combout\(0) & (\read_mux_1|Mux1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux1~5_combout\,
	datab => \read_mux_1|Mux1~3_combout\,
	datac => \read_reg_1~combout\(1),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux1~6_combout\);

-- Location: LCCOMB_X18_Y4_N20
\read_mux_1|Mux1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux1~9_combout\ = (\read_reg_1~combout\(1) & ((\read_mux_1|Mux1~6_combout\ & ((\read_mux_1|Mux1~8_combout\))) # (!\read_mux_1|Mux1~6_combout\ & (\read_mux_1|Mux1~1_combout\)))) # (!\read_reg_1~combout\(1) & (((\read_mux_1|Mux1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux1~1_combout\,
	datab => \read_mux_1|Mux1~8_combout\,
	datac => \read_reg_1~combout\(1),
	datad => \read_mux_1|Mux1~6_combout\,
	combout => \read_mux_1|Mux1~9_combout\);

-- Location: LCFF_X9_Y11_N31
\register_7|data_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(30),
	sload => VCC,
	ena => \decoder|Ram0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_7|data_out\(30));

-- Location: LCFF_X9_Y11_N29
\register_5|data_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(30),
	sload => VCC,
	ena => \decoder|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_5|data_out\(30));

-- Location: LCCOMB_X9_Y11_N28
\read_mux_1|Mux1~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux1~13_combout\ = (\read_mux_1|Mux1~12_combout\ & ((\register_7|data_out\(30)) # ((!\read_reg_1~combout\(0))))) # (!\read_mux_1|Mux1~12_combout\ & (((\register_5|data_out\(30) & \read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux1~12_combout\,
	datab => \register_7|data_out\(30),
	datac => \register_5|data_out\(30),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux1~13_combout\);

-- Location: LCCOMB_X18_Y4_N30
\read_mux_1|Mux1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux1~16_combout\ = (\read_reg_1~combout\(2) & (((\read_mux_1|Mux1~13_combout\) # (\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & (\read_mux_1|Mux1~15_combout\ & ((!\read_reg_1~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux1~15_combout\,
	datab => \read_reg_1~combout\(2),
	datac => \read_mux_1|Mux1~13_combout\,
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux1~16_combout\);

-- Location: LCFF_X21_Y5_N27
\register_8|data_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(30),
	sload => VCC,
	ena => \decoder|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_8|data_out\(30));

-- Location: LCFF_X21_Y5_N25
\register_9|data_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(30),
	sload => VCC,
	ena => \decoder|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_9|data_out\(30));

-- Location: LCCOMB_X21_Y5_N24
\read_mux_1|Mux1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux1~10_combout\ = (\read_reg_1~combout\(0) & (((\register_9|data_out\(30)) # (\read_reg_1~combout\(1))))) # (!\read_reg_1~combout\(0) & (\register_8|data_out\(30) & ((!\read_reg_1~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(0),
	datab => \register_8|data_out\(30),
	datac => \register_9|data_out\(30),
	datad => \read_reg_1~combout\(1),
	combout => \read_mux_1|Mux1~10_combout\);

-- Location: LCFF_X22_Y5_N25
\register_10|data_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(30),
	sload => VCC,
	ena => \decoder|Ram0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_10|data_out\(30));

-- Location: LCFF_X22_Y5_N27
\register_11|data_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(30),
	sload => VCC,
	ena => \decoder|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_11|data_out\(30));

-- Location: LCCOMB_X22_Y5_N24
\read_mux_1|Mux1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux1~11_combout\ = (\read_reg_1~combout\(1) & ((\read_mux_1|Mux1~10_combout\ & ((\register_11|data_out\(30)))) # (!\read_mux_1|Mux1~10_combout\ & (\register_10|data_out\(30))))) # (!\read_reg_1~combout\(1) & (\read_mux_1|Mux1~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \read_mux_1|Mux1~10_combout\,
	datac => \register_10|data_out\(30),
	datad => \register_11|data_out\(30),
	combout => \read_mux_1|Mux1~11_combout\);

-- Location: LCCOMB_X18_Y4_N0
\read_mux_1|Mux1~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux1~19_combout\ = (\read_mux_1|Mux1~16_combout\ & ((\read_mux_1|Mux1~18_combout\) # ((!\read_reg_1~combout\(3))))) # (!\read_mux_1|Mux1~16_combout\ & (((\read_mux_1|Mux1~11_combout\ & \read_reg_1~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux1~18_combout\,
	datab => \read_mux_1|Mux1~16_combout\,
	datac => \read_mux_1|Mux1~11_combout\,
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux1~19_combout\);

-- Location: LCCOMB_X18_Y4_N2
\read_mux_1|Mux1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux1~20_combout\ = (\read_reg_1~combout\(4) & (\read_mux_1|Mux1~9_combout\)) # (!\read_reg_1~combout\(4) & ((\read_mux_1|Mux1~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux1~9_combout\,
	datab => \read_mux_1|Mux1~19_combout\,
	datad => \read_reg_1~combout\(4),
	combout => \read_mux_1|Mux1~20_combout\);

-- Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\write_data[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_write_data(31),
	combout => \write_data~combout\(31));

-- Location: LCFF_X17_Y5_N5
\register_18|data_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(31),
	sload => VCC,
	ena => \decoder|Ram0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_18|data_out\(31));

-- Location: LCFF_X17_Y5_N27
\register_22|data_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(31),
	sload => VCC,
	ena => \decoder|Ram0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_22|data_out\(31));

-- Location: LCCOMB_X17_Y5_N26
\read_mux_1|Mux0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux0~2_combout\ = (\read_reg_1~combout\(2) & (((\register_22|data_out\(31)) # (\read_reg_1~combout\(3))))) # (!\read_reg_1~combout\(2) & (\register_18|data_out\(31) & ((!\read_reg_1~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(2),
	datab => \register_18|data_out\(31),
	datac => \register_22|data_out\(31),
	datad => \read_reg_1~combout\(3),
	combout => \read_mux_1|Mux0~2_combout\);

-- Location: LCFF_X15_Y6_N19
\register_26|data_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(31),
	sload => VCC,
	ena => \decoder|Ram0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_26|data_out\(31));

-- Location: LCFF_X15_Y6_N29
\register_30|data_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(31),
	sload => VCC,
	ena => \decoder|Ram0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_30|data_out\(31));

-- Location: LCCOMB_X15_Y6_N18
\read_mux_1|Mux0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux0~3_combout\ = (\read_reg_1~combout\(3) & ((\read_mux_1|Mux0~2_combout\ & ((\register_30|data_out\(31)))) # (!\read_mux_1|Mux0~2_combout\ & (\register_26|data_out\(31))))) # (!\read_reg_1~combout\(3) & (\read_mux_1|Mux0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(3),
	datab => \read_mux_1|Mux0~2_combout\,
	datac => \register_26|data_out\(31),
	datad => \register_30|data_out\(31),
	combout => \read_mux_1|Mux0~3_combout\);

-- Location: LCCOMB_X21_Y6_N2
\read_mux_1|Mux0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux0~6_combout\ = (\read_reg_1~combout\(1) & (((\read_mux_1|Mux0~3_combout\) # (\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & (\read_mux_1|Mux0~5_combout\ & ((!\read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux0~5_combout\,
	datab => \read_mux_1|Mux0~3_combout\,
	datac => \read_reg_1~combout\(1),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux0~6_combout\);

-- Location: LCFF_X22_Y12_N23
\register_23|data_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(31),
	sload => VCC,
	ena => \decoder|Ram0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_23|data_out\(31));

-- Location: LCFF_X19_Y10_N25
\register_19|data_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(31),
	sload => VCC,
	ena => \decoder|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_19|data_out\(31));

-- Location: LCFF_X19_Y10_N23
\register_27|data_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(31),
	sload => VCC,
	ena => \decoder|Ram0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_27|data_out\(31));

-- Location: LCCOMB_X19_Y10_N22
\read_mux_1|Mux0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux0~7_combout\ = (\read_reg_1~combout\(3) & (((\register_27|data_out\(31)) # (\read_reg_1~combout\(2))))) # (!\read_reg_1~combout\(3) & (\register_19|data_out\(31) & ((!\read_reg_1~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(3),
	datab => \register_19|data_out\(31),
	datac => \register_27|data_out\(31),
	datad => \read_reg_1~combout\(2),
	combout => \read_mux_1|Mux0~7_combout\);

-- Location: LCCOMB_X22_Y12_N22
\read_mux_1|Mux0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux0~8_combout\ = (\read_reg_1~combout\(2) & ((\read_mux_1|Mux0~7_combout\ & (\register_31|data_out\(31))) # (!\read_mux_1|Mux0~7_combout\ & ((\register_23|data_out\(31)))))) # (!\read_reg_1~combout\(2) & (((\read_mux_1|Mux0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_31|data_out\(31),
	datab => \read_reg_1~combout\(2),
	datac => \register_23|data_out\(31),
	datad => \read_mux_1|Mux0~7_combout\,
	combout => \read_mux_1|Mux0~8_combout\);

-- Location: LCCOMB_X21_Y6_N4
\read_mux_1|Mux0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux0~9_combout\ = (\read_mux_1|Mux0~6_combout\ & (((\read_mux_1|Mux0~8_combout\) # (!\read_reg_1~combout\(0))))) # (!\read_mux_1|Mux0~6_combout\ & (\read_mux_1|Mux0~1_combout\ & ((\read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux0~1_combout\,
	datab => \read_mux_1|Mux0~6_combout\,
	datac => \read_mux_1|Mux0~8_combout\,
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux0~9_combout\);

-- Location: LCFF_X14_Y10_N7
\register_15|data_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(31),
	sload => VCC,
	ena => \decoder|Ram0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_15|data_out\(31));

-- Location: LCFF_X14_Y6_N23
\register_14|data_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(31),
	sload => VCC,
	ena => \decoder|Ram0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_14|data_out\(31));

-- Location: LCCOMB_X14_Y6_N22
\read_mux_1|Mux0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux0~18_combout\ = (\read_mux_1|Mux0~17_combout\ & ((\register_15|data_out\(31)) # ((!\read_reg_1~combout\(1))))) # (!\read_mux_1|Mux0~17_combout\ & (((\register_14|data_out\(31) & \read_reg_1~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux0~17_combout\,
	datab => \register_15|data_out\(31),
	datac => \register_14|data_out\(31),
	datad => \read_reg_1~combout\(1),
	combout => \read_mux_1|Mux0~18_combout\);

-- Location: LCFF_X10_Y7_N23
\register_8|data_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(31),
	sload => VCC,
	ena => \decoder|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_8|data_out\(31));

-- Location: LCFF_X10_Y7_N29
\register_10|data_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(31),
	sload => VCC,
	ena => \decoder|Ram0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_10|data_out\(31));

-- Location: LCCOMB_X10_Y7_N28
\read_mux_1|Mux0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux0~12_combout\ = (\read_reg_1~combout\(1) & (((\register_10|data_out\(31)) # (\read_reg_1~combout\(0))))) # (!\read_reg_1~combout\(1) & (\register_8|data_out\(31) & ((!\read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_1~combout\(1),
	datab => \register_8|data_out\(31),
	datac => \register_10|data_out\(31),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux0~12_combout\);

-- Location: LCFF_X13_Y7_N7
\register_9|data_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(31),
	sload => VCC,
	ena => \decoder|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_9|data_out\(31));

-- Location: LCCOMB_X13_Y7_N6
\read_mux_1|Mux0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux0~13_combout\ = (\read_mux_1|Mux0~12_combout\ & ((\register_11|data_out\(31)) # ((!\read_reg_1~combout\(0))))) # (!\read_mux_1|Mux0~12_combout\ & (((\register_9|data_out\(31) & \read_reg_1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_11|data_out\(31),
	datab => \read_mux_1|Mux0~12_combout\,
	datac => \register_9|data_out\(31),
	datad => \read_reg_1~combout\(0),
	combout => \read_mux_1|Mux0~13_combout\);

-- Location: LCCOMB_X21_Y6_N26
\read_mux_1|Mux0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux0~16_combout\ = (\read_reg_1~combout\(3) & (((\read_mux_1|Mux0~13_combout\) # (\read_reg_1~combout\(2))))) # (!\read_reg_1~combout\(3) & (\read_mux_1|Mux0~15_combout\ & ((!\read_reg_1~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux0~15_combout\,
	datab => \read_reg_1~combout\(3),
	datac => \read_mux_1|Mux0~13_combout\,
	datad => \read_reg_1~combout\(2),
	combout => \read_mux_1|Mux0~16_combout\);

-- Location: LCCOMB_X21_Y6_N28
\read_mux_1|Mux0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux0~19_combout\ = (\read_reg_1~combout\(2) & ((\read_mux_1|Mux0~16_combout\ & ((\read_mux_1|Mux0~18_combout\))) # (!\read_mux_1|Mux0~16_combout\ & (\read_mux_1|Mux0~11_combout\)))) # (!\read_reg_1~combout\(2) & 
-- (((\read_mux_1|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_1|Mux0~11_combout\,
	datab => \read_mux_1|Mux0~18_combout\,
	datac => \read_reg_1~combout\(2),
	datad => \read_mux_1|Mux0~16_combout\,
	combout => \read_mux_1|Mux0~19_combout\);

-- Location: LCCOMB_X21_Y6_N22
\read_mux_1|Mux0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_1|Mux0~20_combout\ = (\read_reg_1~combout\(4) & (\read_mux_1|Mux0~9_combout\)) # (!\read_reg_1~combout\(4) & ((\read_mux_1|Mux0~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \read_mux_1|Mux0~9_combout\,
	datac => \read_reg_1~combout\(4),
	datad => \read_mux_1|Mux0~19_combout\,
	combout => \read_mux_1|Mux0~20_combout\);

-- Location: LCFF_X14_Y9_N9
\register_14|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(0),
	sload => VCC,
	ena => \decoder|Ram0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_14|data_out\(0));

-- Location: LCFF_X14_Y9_N19
\register_12|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(0),
	sload => VCC,
	ena => \decoder|Ram0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_12|data_out\(0));

-- Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\read_reg_2[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_read_reg_2(1),
	combout => \read_reg_2~combout\(1));

-- Location: LCCOMB_X14_Y9_N18
\read_mux_2|Mux31~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux31~17_combout\ = (\read_reg_2~combout\(0) & (((\read_reg_2~combout\(1))))) # (!\read_reg_2~combout\(0) & ((\read_reg_2~combout\(1) & (\register_14|data_out\(0))) # (!\read_reg_2~combout\(1) & ((\register_12|data_out\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(0),
	datab => \register_14|data_out\(0),
	datac => \register_12|data_out\(0),
	datad => \read_reg_2~combout\(1),
	combout => \read_mux_2|Mux31~17_combout\);

-- Location: LCCOMB_X15_Y9_N2
\read_mux_2|Mux31~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux31~18_combout\ = (\read_reg_2~combout\(0) & ((\read_mux_2|Mux31~17_combout\ & ((\register_15|data_out\(0)))) # (!\read_mux_2|Mux31~17_combout\ & (\register_13|data_out\(0))))) # (!\read_reg_2~combout\(0) & 
-- (((\read_mux_2|Mux31~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(0),
	datab => \register_13|data_out\(0),
	datac => \register_15|data_out\(0),
	datad => \read_mux_2|Mux31~17_combout\,
	combout => \read_mux_2|Mux31~18_combout\);

-- Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\read_reg_2[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_read_reg_2(2),
	combout => \read_reg_2~combout\(2));

-- Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\read_reg_2[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_read_reg_2(0),
	combout => \read_reg_2~combout\(0));

-- Location: LCCOMB_X15_Y8_N10
\read_mux_2|Mux31~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux31~12_combout\ = (\read_reg_2~combout\(1) & ((\register_6|data_out\(0)) # ((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & (((\register_4|data_out\(0) & !\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \register_6|data_out\(0),
	datac => \register_4|data_out\(0),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux31~12_combout\);

-- Location: LCFF_X15_Y7_N11
\register_7|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(0),
	sload => VCC,
	ena => \decoder|Ram0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_7|data_out\(0));

-- Location: LCCOMB_X15_Y7_N10
\read_mux_2|Mux31~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux31~13_combout\ = (\read_mux_2|Mux31~12_combout\ & (((\register_7|data_out\(0)) # (!\read_reg_2~combout\(0))))) # (!\read_mux_2|Mux31~12_combout\ & (\register_5|data_out\(0) & ((\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_5|data_out\(0),
	datab => \read_mux_2|Mux31~12_combout\,
	datac => \register_7|data_out\(0),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux31~13_combout\);

-- Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\read_reg_2[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_read_reg_2(3),
	combout => \read_reg_2~combout\(3));

-- Location: LCCOMB_X10_Y10_N8
\read_mux_2|Mux31~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux31~16_combout\ = (\read_reg_2~combout\(2) & (((\read_mux_2|Mux31~13_combout\) # (\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & (\read_mux_2|Mux31~15_combout\ & ((!\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux31~15_combout\,
	datab => \read_reg_2~combout\(2),
	datac => \read_mux_2|Mux31~13_combout\,
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux31~16_combout\);

-- Location: LCCOMB_X10_Y10_N18
\read_mux_2|Mux31~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux31~19_combout\ = (\read_mux_2|Mux31~16_combout\ & (((\read_mux_2|Mux31~18_combout\) # (!\read_reg_2~combout\(3))))) # (!\read_mux_2|Mux31~16_combout\ & (\read_mux_2|Mux31~11_combout\ & ((\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux31~11_combout\,
	datab => \read_mux_2|Mux31~18_combout\,
	datac => \read_mux_2|Mux31~16_combout\,
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux31~19_combout\);

-- Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\read_reg_2[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_read_reg_2(4),
	combout => \read_reg_2~combout\(4));

-- Location: LCFF_X19_Y7_N19
\register_19|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(0),
	sload => VCC,
	ena => \decoder|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_19|data_out\(0));

-- Location: LCCOMB_X19_Y7_N18
\read_mux_2|Mux31~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux31~7_combout\ = (\read_reg_2~combout\(3) & (((\read_reg_2~combout\(2))))) # (!\read_reg_2~combout\(3) & ((\read_reg_2~combout\(2) & (\register_23|data_out\(0))) # (!\read_reg_2~combout\(2) & ((\register_19|data_out\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_23|data_out\(0),
	datab => \read_reg_2~combout\(3),
	datac => \register_19|data_out\(0),
	datad => \read_reg_2~combout\(2),
	combout => \read_mux_2|Mux31~7_combout\);

-- Location: LCCOMB_X12_Y10_N18
\read_mux_2|Mux31~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux31~8_combout\ = (\read_reg_2~combout\(3) & ((\read_mux_2|Mux31~7_combout\ & ((\register_31|data_out\(0)))) # (!\read_mux_2|Mux31~7_combout\ & (\register_27|data_out\(0))))) # (!\read_reg_2~combout\(3) & (((\read_mux_2|Mux31~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(3),
	datab => \register_27|data_out\(0),
	datac => \register_31|data_out\(0),
	datad => \read_mux_2|Mux31~7_combout\,
	combout => \read_mux_2|Mux31~8_combout\);

-- Location: LCFF_X17_Y8_N25
\register_20|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(0),
	sload => VCC,
	ena => \decoder|Ram0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_20|data_out\(0));

-- Location: LCFF_X17_Y11_N25
\register_28|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(0),
	sload => VCC,
	ena => \decoder|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_28|data_out\(0));

-- Location: LCFF_X17_Y12_N19
\register_16|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(0),
	sload => VCC,
	ena => \decoder|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_16|data_out\(0));

-- Location: LCCOMB_X17_Y12_N18
\read_mux_2|Mux31~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux31~4_combout\ = (\read_reg_2~combout\(2) & (((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & ((\read_reg_2~combout\(3) & (\register_24|data_out\(0))) # (!\read_reg_2~combout\(3) & ((\register_16|data_out\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_24|data_out\(0),
	datab => \read_reg_2~combout\(2),
	datac => \register_16|data_out\(0),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux31~4_combout\);

-- Location: LCCOMB_X17_Y11_N24
\read_mux_2|Mux31~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux31~5_combout\ = (\read_reg_2~combout\(2) & ((\read_mux_2|Mux31~4_combout\ & ((\register_28|data_out\(0)))) # (!\read_mux_2|Mux31~4_combout\ & (\register_20|data_out\(0))))) # (!\read_reg_2~combout\(2) & (((\read_mux_2|Mux31~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \register_20|data_out\(0),
	datac => \register_28|data_out\(0),
	datad => \read_mux_2|Mux31~4_combout\,
	combout => \read_mux_2|Mux31~5_combout\);

-- Location: LCCOMB_X10_Y10_N12
\read_mux_2|Mux31~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux31~6_combout\ = (\read_reg_2~combout\(1) & (((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & ((\read_reg_2~combout\(0) & (\read_mux_2|Mux31~3_combout\)) # (!\read_reg_2~combout\(0) & ((\read_mux_2|Mux31~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux31~3_combout\,
	datab => \read_reg_2~combout\(1),
	datac => \read_reg_2~combout\(0),
	datad => \read_mux_2|Mux31~5_combout\,
	combout => \read_mux_2|Mux31~6_combout\);

-- Location: LCCOMB_X10_Y10_N30
\read_mux_2|Mux31~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux31~9_combout\ = (\read_reg_2~combout\(1) & ((\read_mux_2|Mux31~6_combout\ & ((\read_mux_2|Mux31~8_combout\))) # (!\read_mux_2|Mux31~6_combout\ & (\read_mux_2|Mux31~1_combout\)))) # (!\read_reg_2~combout\(1) & 
-- (((\read_mux_2|Mux31~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux31~1_combout\,
	datab => \read_reg_2~combout\(1),
	datac => \read_mux_2|Mux31~8_combout\,
	datad => \read_mux_2|Mux31~6_combout\,
	combout => \read_mux_2|Mux31~9_combout\);

-- Location: LCCOMB_X10_Y10_N20
\read_mux_2|Mux31~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux31~20_combout\ = (\read_reg_2~combout\(4) & ((\read_mux_2|Mux31~9_combout\))) # (!\read_reg_2~combout\(4) & (\read_mux_2|Mux31~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \read_mux_2|Mux31~19_combout\,
	datac => \read_reg_2~combout\(4),
	datad => \read_mux_2|Mux31~9_combout\,
	combout => \read_mux_2|Mux31~20_combout\);

-- Location: LCFF_X9_Y10_N21
\register_26|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(1),
	sload => VCC,
	ena => \decoder|Ram0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_26|data_out\(1));

-- Location: LCFF_X8_Y8_N17
\register_30|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(1),
	sload => VCC,
	ena => \decoder|Ram0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_30|data_out\(1));

-- Location: LCFF_X12_Y6_N5
\register_18|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(1),
	sload => VCC,
	ena => \decoder|Ram0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_18|data_out\(1));

-- Location: LCFF_X12_Y6_N19
\register_22|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(1),
	sload => VCC,
	ena => \decoder|Ram0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_22|data_out\(1));

-- Location: LCCOMB_X12_Y6_N4
\read_mux_2|Mux30~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux30~2_combout\ = (\read_reg_2~combout\(3) & (\read_reg_2~combout\(2))) # (!\read_reg_2~combout\(3) & ((\read_reg_2~combout\(2) & ((\register_22|data_out\(1)))) # (!\read_reg_2~combout\(2) & (\register_18|data_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(3),
	datab => \read_reg_2~combout\(2),
	datac => \register_18|data_out\(1),
	datad => \register_22|data_out\(1),
	combout => \read_mux_2|Mux30~2_combout\);

-- Location: LCCOMB_X8_Y8_N16
\read_mux_2|Mux30~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux30~3_combout\ = (\read_reg_2~combout\(3) & ((\read_mux_2|Mux30~2_combout\ & ((\register_30|data_out\(1)))) # (!\read_mux_2|Mux30~2_combout\ & (\register_26|data_out\(1))))) # (!\read_reg_2~combout\(3) & (((\read_mux_2|Mux30~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(3),
	datab => \register_26|data_out\(1),
	datac => \register_30|data_out\(1),
	datad => \read_mux_2|Mux30~2_combout\,
	combout => \read_mux_2|Mux30~3_combout\);

-- Location: LCCOMB_X9_Y8_N0
\read_mux_2|Mux30~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux30~6_combout\ = (\read_reg_2~combout\(1) & (((\read_mux_2|Mux30~3_combout\) # (\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & (\read_mux_2|Mux30~5_combout\ & ((!\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux30~5_combout\,
	datab => \read_mux_2|Mux30~3_combout\,
	datac => \read_reg_2~combout\(1),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux30~6_combout\);

-- Location: LCFF_X13_Y12_N11
\register_31|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(1),
	sload => VCC,
	ena => \decoder|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_31|data_out\(1));

-- Location: LCCOMB_X21_Y12_N26
\read_mux_2|Mux30~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux30~7_combout\ = (\read_reg_2~combout\(2) & (((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & ((\read_reg_2~combout\(3) & (\register_27|data_out\(1))) # (!\read_reg_2~combout\(3) & ((\register_19|data_out\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \register_27|data_out\(1),
	datac => \register_19|data_out\(1),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux30~7_combout\);

-- Location: LCCOMB_X13_Y12_N10
\read_mux_2|Mux30~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux30~8_combout\ = (\read_reg_2~combout\(2) & ((\read_mux_2|Mux30~7_combout\ & ((\register_31|data_out\(1)))) # (!\read_mux_2|Mux30~7_combout\ & (\register_23|data_out\(1))))) # (!\read_reg_2~combout\(2) & (((\read_mux_2|Mux30~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_23|data_out\(1),
	datab => \read_reg_2~combout\(2),
	datac => \register_31|data_out\(1),
	datad => \read_mux_2|Mux30~7_combout\,
	combout => \read_mux_2|Mux30~8_combout\);

-- Location: LCCOMB_X9_Y8_N18
\read_mux_2|Mux30~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux30~9_combout\ = (\read_mux_2|Mux30~6_combout\ & (((\read_mux_2|Mux30~8_combout\) # (!\read_reg_2~combout\(0))))) # (!\read_mux_2|Mux30~6_combout\ & (\read_mux_2|Mux30~1_combout\ & ((\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux30~1_combout\,
	datab => \read_mux_2|Mux30~6_combout\,
	datac => \read_mux_2|Mux30~8_combout\,
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux30~9_combout\);

-- Location: LCFF_X9_Y6_N11
\register_8|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(1),
	sload => VCC,
	ena => \decoder|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_8|data_out\(1));

-- Location: LCCOMB_X9_Y6_N10
\read_mux_2|Mux30~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux30~12_combout\ = (\read_reg_2~combout\(1) & ((\register_10|data_out\(1)) # ((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & (((\register_8|data_out\(1) & !\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \register_10|data_out\(1),
	datac => \register_8|data_out\(1),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux30~12_combout\);

-- Location: LCCOMB_X9_Y7_N10
\read_mux_2|Mux30~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux30~13_combout\ = (\read_mux_2|Mux30~12_combout\ & (((\register_11|data_out\(1)) # (!\read_reg_2~combout\(0))))) # (!\read_mux_2|Mux30~12_combout\ & (\register_9|data_out\(1) & ((\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_9|data_out\(1),
	datab => \read_mux_2|Mux30~12_combout\,
	datac => \register_11|data_out\(1),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux30~13_combout\);

-- Location: LCCOMB_X9_Y9_N2
\read_mux_2|Mux30~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux30~15_combout\ = (\read_mux_2|Mux30~14_combout\ & (((\register_3|data_out\(1)) # (!\read_reg_2~combout\(0))))) # (!\read_mux_2|Mux30~14_combout\ & (\register_1|data_out\(1) & ((\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux30~14_combout\,
	datab => \register_1|data_out\(1),
	datac => \register_3|data_out\(1),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux30~15_combout\);

-- Location: LCCOMB_X9_Y8_N28
\read_mux_2|Mux30~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux30~16_combout\ = (\read_reg_2~combout\(3) & ((\read_reg_2~combout\(2)) # ((\read_mux_2|Mux30~13_combout\)))) # (!\read_reg_2~combout\(3) & (!\read_reg_2~combout\(2) & ((\read_mux_2|Mux30~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(3),
	datab => \read_reg_2~combout\(2),
	datac => \read_mux_2|Mux30~13_combout\,
	datad => \read_mux_2|Mux30~15_combout\,
	combout => \read_mux_2|Mux30~16_combout\);

-- Location: LCFF_X15_Y13_N11
\register_12|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(1),
	sload => VCC,
	ena => \decoder|Ram0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_12|data_out\(1));

-- Location: LCFF_X15_Y13_N1
\register_13|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(1),
	sload => VCC,
	ena => \decoder|Ram0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_13|data_out\(1));

-- Location: LCCOMB_X15_Y13_N10
\read_mux_2|Mux30~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux30~17_combout\ = (\read_reg_2~combout\(0) & ((\read_reg_2~combout\(1)) # ((\register_13|data_out\(1))))) # (!\read_reg_2~combout\(0) & (!\read_reg_2~combout\(1) & (\register_12|data_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(0),
	datab => \read_reg_2~combout\(1),
	datac => \register_12|data_out\(1),
	datad => \register_13|data_out\(1),
	combout => \read_mux_2|Mux30~17_combout\);

-- Location: LCFF_X14_Y13_N11
\register_15|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(1),
	sload => VCC,
	ena => \decoder|Ram0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_15|data_out\(1));

-- Location: LCFF_X14_Y13_N1
\register_14|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(1),
	sload => VCC,
	ena => \decoder|Ram0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_14|data_out\(1));

-- Location: LCCOMB_X14_Y13_N10
\read_mux_2|Mux30~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux30~18_combout\ = (\read_reg_2~combout\(1) & ((\read_mux_2|Mux30~17_combout\ & (\register_15|data_out\(1))) # (!\read_mux_2|Mux30~17_combout\ & ((\register_14|data_out\(1)))))) # (!\read_reg_2~combout\(1) & (\read_mux_2|Mux30~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \read_mux_2|Mux30~17_combout\,
	datac => \register_15|data_out\(1),
	datad => \register_14|data_out\(1),
	combout => \read_mux_2|Mux30~18_combout\);

-- Location: LCCOMB_X9_Y8_N22
\read_mux_2|Mux30~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux30~19_combout\ = (\read_mux_2|Mux30~16_combout\ & (((\read_mux_2|Mux30~18_combout\) # (!\read_reg_2~combout\(2))))) # (!\read_mux_2|Mux30~16_combout\ & (\read_mux_2|Mux30~11_combout\ & ((\read_reg_2~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux30~11_combout\,
	datab => \read_mux_2|Mux30~16_combout\,
	datac => \read_mux_2|Mux30~18_combout\,
	datad => \read_reg_2~combout\(2),
	combout => \read_mux_2|Mux30~19_combout\);

-- Location: LCCOMB_X9_Y8_N8
\read_mux_2|Mux30~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux30~20_combout\ = (\read_reg_2~combout\(4) & (\read_mux_2|Mux30~9_combout\)) # (!\read_reg_2~combout\(4) & ((\read_mux_2|Mux30~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \read_mux_2|Mux30~9_combout\,
	datac => \read_mux_2|Mux30~19_combout\,
	datad => \read_reg_2~combout\(4),
	combout => \read_mux_2|Mux30~20_combout\);

-- Location: LCFF_X15_Y11_N25
\register_6|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(2),
	sload => VCC,
	ena => \decoder|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_6|data_out\(2));

-- Location: LCFF_X15_Y8_N3
\register_4|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(2),
	sload => VCC,
	ena => \decoder|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_4|data_out\(2));

-- Location: LCCOMB_X15_Y8_N2
\read_mux_2|Mux29~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux29~12_combout\ = (\read_reg_2~combout\(1) & ((\register_6|data_out\(2)) # ((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & (((\register_4|data_out\(2) & !\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \register_6|data_out\(2),
	datac => \register_4|data_out\(2),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux29~12_combout\);

-- Location: LCFF_X15_Y11_N11
\register_7|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(2),
	sload => VCC,
	ena => \decoder|Ram0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_7|data_out\(2));

-- Location: LCCOMB_X15_Y11_N10
\read_mux_2|Mux29~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux29~13_combout\ = (\read_mux_2|Mux29~12_combout\ & (((\register_7|data_out\(2)) # (!\read_reg_2~combout\(0))))) # (!\read_mux_2|Mux29~12_combout\ & (\register_5|data_out\(2) & ((\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_5|data_out\(2),
	datab => \read_mux_2|Mux29~12_combout\,
	datac => \register_7|data_out\(2),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux29~13_combout\);

-- Location: LCFF_X20_Y9_N23
\register_3|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(2),
	sload => VCC,
	ena => \decoder|Ram0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_3|data_out\(2));

-- Location: LCFF_X20_Y9_N13
\register_2|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(2),
	sload => VCC,
	ena => \decoder|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_2|data_out\(2));

-- Location: LCCOMB_X20_Y9_N22
\read_mux_2|Mux29~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux29~15_combout\ = (\read_mux_2|Mux29~14_combout\ & (((\register_3|data_out\(2))) # (!\read_reg_2~combout\(1)))) # (!\read_mux_2|Mux29~14_combout\ & (\read_reg_2~combout\(1) & ((\register_2|data_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux29~14_combout\,
	datab => \read_reg_2~combout\(1),
	datac => \register_3|data_out\(2),
	datad => \register_2|data_out\(2),
	combout => \read_mux_2|Mux29~15_combout\);

-- Location: LCCOMB_X8_Y8_N2
\read_mux_2|Mux29~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux29~16_combout\ = (\read_reg_2~combout\(3) & (((\read_reg_2~combout\(2))))) # (!\read_reg_2~combout\(3) & ((\read_reg_2~combout\(2) & (\read_mux_2|Mux29~13_combout\)) # (!\read_reg_2~combout\(2) & ((\read_mux_2|Mux29~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(3),
	datab => \read_mux_2|Mux29~13_combout\,
	datac => \read_mux_2|Mux29~15_combout\,
	datad => \read_reg_2~combout\(2),
	combout => \read_mux_2|Mux29~16_combout\);

-- Location: LCCOMB_X6_Y6_N12
\read_mux_2|Mux29~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux29~10_combout\ = (\read_reg_2~combout\(0) & ((\read_reg_2~combout\(1)) # ((\register_9|data_out\(2))))) # (!\read_reg_2~combout\(0) & (!\read_reg_2~combout\(1) & (\register_8|data_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(0),
	datab => \read_reg_2~combout\(1),
	datac => \register_8|data_out\(2),
	datad => \register_9|data_out\(2),
	combout => \read_mux_2|Mux29~10_combout\);

-- Location: LCCOMB_X8_Y6_N18
\read_mux_2|Mux29~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux29~11_combout\ = (\read_reg_2~combout\(1) & ((\read_mux_2|Mux29~10_combout\ & (\register_11|data_out\(2))) # (!\read_mux_2|Mux29~10_combout\ & ((\register_10|data_out\(2)))))) # (!\read_reg_2~combout\(1) & (\read_mux_2|Mux29~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \read_mux_2|Mux29~10_combout\,
	datac => \register_11|data_out\(2),
	datad => \register_10|data_out\(2),
	combout => \read_mux_2|Mux29~11_combout\);

-- Location: LCCOMB_X8_Y8_N4
\read_mux_2|Mux29~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux29~19_combout\ = (\read_mux_2|Mux29~16_combout\ & ((\read_mux_2|Mux29~18_combout\) # ((!\read_reg_2~combout\(3))))) # (!\read_mux_2|Mux29~16_combout\ & (((\read_mux_2|Mux29~11_combout\ & \read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux29~18_combout\,
	datab => \read_mux_2|Mux29~16_combout\,
	datac => \read_mux_2|Mux29~11_combout\,
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux29~19_combout\);

-- Location: LCFF_X8_Y3_N19
\register_16|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(2),
	sload => VCC,
	ena => \decoder|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_16|data_out\(2));

-- Location: LCCOMB_X8_Y3_N18
\read_mux_2|Mux29~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux29~4_combout\ = (\read_reg_2~combout\(2) & (((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & ((\read_reg_2~combout\(3) & (\register_24|data_out\(2))) # (!\read_reg_2~combout\(3) & ((\register_16|data_out\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \register_24|data_out\(2),
	datac => \register_16|data_out\(2),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux29~4_combout\);

-- Location: LCCOMB_X8_Y8_N28
\read_mux_2|Mux29~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux29~5_combout\ = (\read_reg_2~combout\(2) & ((\read_mux_2|Mux29~4_combout\ & ((\register_28|data_out\(2)))) # (!\read_mux_2|Mux29~4_combout\ & (\register_20|data_out\(2))))) # (!\read_reg_2~combout\(2) & (((\read_mux_2|Mux29~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \register_20|data_out\(2),
	datac => \register_28|data_out\(2),
	datad => \read_mux_2|Mux29~4_combout\,
	combout => \read_mux_2|Mux29~5_combout\);

-- Location: LCCOMB_X8_Y8_N22
\read_mux_2|Mux29~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux29~6_combout\ = (\read_reg_2~combout\(1) & (((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & ((\read_reg_2~combout\(0) & (\read_mux_2|Mux29~3_combout\)) # (!\read_reg_2~combout\(0) & ((\read_mux_2|Mux29~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux29~3_combout\,
	datab => \read_reg_2~combout\(1),
	datac => \read_reg_2~combout\(0),
	datad => \read_mux_2|Mux29~5_combout\,
	combout => \read_mux_2|Mux29~6_combout\);

-- Location: LCFF_X7_Y11_N17
\register_22|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(2),
	sload => VCC,
	ena => \decoder|Ram0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_22|data_out\(2));

-- Location: LCFF_X8_Y8_N19
\register_30|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(2),
	sload => VCC,
	ena => \decoder|Ram0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_30|data_out\(2));

-- Location: LCFF_X9_Y10_N27
\register_18|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(2),
	sload => VCC,
	ena => \decoder|Ram0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_18|data_out\(2));

-- Location: LCCOMB_X9_Y10_N26
\read_mux_2|Mux29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux29~0_combout\ = (\read_reg_2~combout\(2) & (((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & ((\read_reg_2~combout\(3) & (\register_26|data_out\(2))) # (!\read_reg_2~combout\(3) & ((\register_18|data_out\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_26|data_out\(2),
	datab => \read_reg_2~combout\(2),
	datac => \register_18|data_out\(2),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux29~0_combout\);

-- Location: LCCOMB_X8_Y8_N18
\read_mux_2|Mux29~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux29~1_combout\ = (\read_reg_2~combout\(2) & ((\read_mux_2|Mux29~0_combout\ & ((\register_30|data_out\(2)))) # (!\read_mux_2|Mux29~0_combout\ & (\register_22|data_out\(2))))) # (!\read_reg_2~combout\(2) & (((\read_mux_2|Mux29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \register_22|data_out\(2),
	datac => \register_30|data_out\(2),
	datad => \read_mux_2|Mux29~0_combout\,
	combout => \read_mux_2|Mux29~1_combout\);

-- Location: LCCOMB_X8_Y8_N24
\read_mux_2|Mux29~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux29~9_combout\ = (\read_mux_2|Mux29~6_combout\ & ((\read_mux_2|Mux29~8_combout\) # ((!\read_reg_2~combout\(1))))) # (!\read_mux_2|Mux29~6_combout\ & (((\read_reg_2~combout\(1) & \read_mux_2|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux29~8_combout\,
	datab => \read_mux_2|Mux29~6_combout\,
	datac => \read_reg_2~combout\(1),
	datad => \read_mux_2|Mux29~1_combout\,
	combout => \read_mux_2|Mux29~9_combout\);

-- Location: LCCOMB_X8_Y8_N6
\read_mux_2|Mux29~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux29~20_combout\ = (\read_reg_2~combout\(4) & ((\read_mux_2|Mux29~9_combout\))) # (!\read_reg_2~combout\(4) & (\read_mux_2|Mux29~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(4),
	datab => \read_mux_2|Mux29~19_combout\,
	datac => \read_mux_2|Mux29~9_combout\,
	combout => \read_mux_2|Mux29~20_combout\);

-- Location: LCCOMB_X21_Y12_N30
\read_mux_2|Mux28~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux28~7_combout\ = (\read_reg_2~combout\(3) & ((\register_27|data_out\(3)) # ((\read_reg_2~combout\(2))))) # (!\read_reg_2~combout\(3) & (((\register_19|data_out\(3) & !\read_reg_2~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(3),
	datab => \register_27|data_out\(3),
	datac => \register_19|data_out\(3),
	datad => \read_reg_2~combout\(2),
	combout => \read_mux_2|Mux28~7_combout\);

-- Location: LCFF_X13_Y12_N7
\register_31|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(3),
	sload => VCC,
	ena => \decoder|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_31|data_out\(3));

-- Location: LCCOMB_X13_Y12_N6
\read_mux_2|Mux28~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux28~8_combout\ = (\read_mux_2|Mux28~7_combout\ & (((\register_31|data_out\(3)) # (!\read_reg_2~combout\(2))))) # (!\read_mux_2|Mux28~7_combout\ & (\register_23|data_out\(3) & ((\read_reg_2~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_23|data_out\(3),
	datab => \read_mux_2|Mux28~7_combout\,
	datac => \register_31|data_out\(3),
	datad => \read_reg_2~combout\(2),
	combout => \read_mux_2|Mux28~8_combout\);

-- Location: LCFF_X20_Y8_N7
\register_28|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(3),
	sload => VCC,
	ena => \decoder|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_28|data_out\(3));

-- Location: LCCOMB_X21_Y8_N22
\read_mux_2|Mux28~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux28~4_combout\ = (\read_reg_2~combout\(3) & (\read_reg_2~combout\(2))) # (!\read_reg_2~combout\(3) & ((\read_reg_2~combout\(2) & ((\register_20|data_out\(3)))) # (!\read_reg_2~combout\(2) & (\register_16|data_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(3),
	datab => \read_reg_2~combout\(2),
	datac => \register_16|data_out\(3),
	datad => \register_20|data_out\(3),
	combout => \read_mux_2|Mux28~4_combout\);

-- Location: LCCOMB_X20_Y8_N6
\read_mux_2|Mux28~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux28~5_combout\ = (\read_reg_2~combout\(3) & ((\read_mux_2|Mux28~4_combout\ & ((\register_28|data_out\(3)))) # (!\read_mux_2|Mux28~4_combout\ & (\register_24|data_out\(3))))) # (!\read_reg_2~combout\(3) & (((\read_mux_2|Mux28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_24|data_out\(3),
	datab => \read_reg_2~combout\(3),
	datac => \register_28|data_out\(3),
	datad => \read_mux_2|Mux28~4_combout\,
	combout => \read_mux_2|Mux28~5_combout\);

-- Location: LCCOMB_X8_Y8_N0
\read_mux_2|Mux28~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux28~6_combout\ = (\read_reg_2~combout\(1) & ((\read_mux_2|Mux28~3_combout\) # ((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & (((!\read_reg_2~combout\(0) & \read_mux_2|Mux28~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux28~3_combout\,
	datab => \read_reg_2~combout\(1),
	datac => \read_reg_2~combout\(0),
	datad => \read_mux_2|Mux28~5_combout\,
	combout => \read_mux_2|Mux28~6_combout\);

-- Location: LCCOMB_X8_Y8_N10
\read_mux_2|Mux28~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux28~9_combout\ = (\read_reg_2~combout\(0) & ((\read_mux_2|Mux28~6_combout\ & ((\read_mux_2|Mux28~8_combout\))) # (!\read_mux_2|Mux28~6_combout\ & (\read_mux_2|Mux28~1_combout\)))) # (!\read_reg_2~combout\(0) & 
-- (((\read_mux_2|Mux28~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux28~1_combout\,
	datab => \read_mux_2|Mux28~8_combout\,
	datac => \read_reg_2~combout\(0),
	datad => \read_mux_2|Mux28~6_combout\,
	combout => \read_mux_2|Mux28~9_combout\);

-- Location: LCFF_X14_Y13_N5
\register_14|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(3),
	sload => VCC,
	ena => \decoder|Ram0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_14|data_out\(3));

-- Location: LCFF_X14_Y13_N7
\register_15|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(3),
	sload => VCC,
	ena => \decoder|Ram0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_15|data_out\(3));

-- Location: LCFF_X15_Y13_N31
\register_12|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(3),
	sload => VCC,
	ena => \decoder|Ram0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_12|data_out\(3));

-- Location: LCCOMB_X15_Y13_N30
\read_mux_2|Mux28~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux28~17_combout\ = (\read_reg_2~combout\(1) & (((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & ((\read_reg_2~combout\(0) & (\register_13|data_out\(3))) # (!\read_reg_2~combout\(0) & ((\register_12|data_out\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_13|data_out\(3),
	datab => \read_reg_2~combout\(1),
	datac => \register_12|data_out\(3),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux28~17_combout\);

-- Location: LCCOMB_X14_Y13_N6
\read_mux_2|Mux28~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux28~18_combout\ = (\read_reg_2~combout\(1) & ((\read_mux_2|Mux28~17_combout\ & ((\register_15|data_out\(3)))) # (!\read_mux_2|Mux28~17_combout\ & (\register_14|data_out\(3))))) # (!\read_reg_2~combout\(1) & 
-- (((\read_mux_2|Mux28~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \register_14|data_out\(3),
	datac => \register_15|data_out\(3),
	datad => \read_mux_2|Mux28~17_combout\,
	combout => \read_mux_2|Mux28~18_combout\);

-- Location: LCFF_X15_Y8_N5
\register_5|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(3),
	sload => VCC,
	ena => \decoder|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_5|data_out\(3));

-- Location: LCFF_X15_Y8_N7
\register_4|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(3),
	sload => VCC,
	ena => \decoder|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_4|data_out\(3));

-- Location: LCCOMB_X15_Y8_N6
\read_mux_2|Mux28~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux28~10_combout\ = (\read_reg_2~combout\(1) & (((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & ((\read_reg_2~combout\(0) & (\register_5|data_out\(3))) # (!\read_reg_2~combout\(0) & ((\register_4|data_out\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \register_5|data_out\(3),
	datac => \register_4|data_out\(3),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux28~10_combout\);

-- Location: LCCOMB_X15_Y12_N14
\read_mux_2|Mux28~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux28~11_combout\ = (\read_reg_2~combout\(1) & ((\read_mux_2|Mux28~10_combout\ & ((\register_7|data_out\(3)))) # (!\read_mux_2|Mux28~10_combout\ & (\register_6|data_out\(3))))) # (!\read_reg_2~combout\(1) & (((\read_mux_2|Mux28~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \register_6|data_out\(3),
	datac => \register_7|data_out\(3),
	datad => \read_mux_2|Mux28~10_combout\,
	combout => \read_mux_2|Mux28~11_combout\);

-- Location: LCCOMB_X8_Y8_N30
\read_mux_2|Mux28~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux28~19_combout\ = (\read_mux_2|Mux28~16_combout\ & ((\read_mux_2|Mux28~18_combout\) # ((!\read_reg_2~combout\(2))))) # (!\read_mux_2|Mux28~16_combout\ & (((\read_reg_2~combout\(2) & \read_mux_2|Mux28~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux28~16_combout\,
	datab => \read_mux_2|Mux28~18_combout\,
	datac => \read_reg_2~combout\(2),
	datad => \read_mux_2|Mux28~11_combout\,
	combout => \read_mux_2|Mux28~19_combout\);

-- Location: LCCOMB_X8_Y8_N8
\read_mux_2|Mux28~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux28~20_combout\ = (\read_reg_2~combout\(4) & (\read_mux_2|Mux28~9_combout\)) # (!\read_reg_2~combout\(4) & ((\read_mux_2|Mux28~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux28~9_combout\,
	datab => \read_mux_2|Mux28~19_combout\,
	datac => \read_reg_2~combout\(4),
	combout => \read_mux_2|Mux28~20_combout\);

-- Location: LCFF_X17_Y4_N25
\register_30|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(4),
	sload => VCC,
	ena => \decoder|Ram0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_30|data_out\(4));

-- Location: LCFF_X13_Y5_N27
\register_26|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(4),
	sload => VCC,
	ena => \decoder|Ram0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_26|data_out\(4));

-- Location: LCFF_X14_Y5_N17
\register_18|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(4),
	sload => VCC,
	ena => \decoder|Ram0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_18|data_out\(4));

-- Location: LCCOMB_X14_Y5_N16
\read_mux_2|Mux27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux27~0_combout\ = (\read_reg_2~combout\(2) & (((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & ((\read_reg_2~combout\(3) & (\register_26|data_out\(4))) # (!\read_reg_2~combout\(3) & ((\register_18|data_out\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \register_26|data_out\(4),
	datac => \register_18|data_out\(4),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux27~0_combout\);

-- Location: LCCOMB_X17_Y4_N24
\read_mux_2|Mux27~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux27~1_combout\ = (\read_reg_2~combout\(2) & ((\read_mux_2|Mux27~0_combout\ & ((\register_30|data_out\(4)))) # (!\read_mux_2|Mux27~0_combout\ & (\register_22|data_out\(4))))) # (!\read_reg_2~combout\(2) & (((\read_mux_2|Mux27~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_22|data_out\(4),
	datab => \read_reg_2~combout\(2),
	datac => \register_30|data_out\(4),
	datad => \read_mux_2|Mux27~0_combout\,
	combout => \read_mux_2|Mux27~1_combout\);

-- Location: LCFF_X19_Y7_N27
\register_19|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(4),
	sload => VCC,
	ena => \decoder|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_19|data_out\(4));

-- Location: LCCOMB_X19_Y7_N26
\read_mux_2|Mux27~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux27~7_combout\ = (\read_reg_2~combout\(3) & (((\read_reg_2~combout\(2))))) # (!\read_reg_2~combout\(3) & ((\read_reg_2~combout\(2) & (\register_23|data_out\(4))) # (!\read_reg_2~combout\(2) & ((\register_19|data_out\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_23|data_out\(4),
	datab => \read_reg_2~combout\(3),
	datac => \register_19|data_out\(4),
	datad => \read_reg_2~combout\(2),
	combout => \read_mux_2|Mux27~7_combout\);

-- Location: LCCOMB_X22_Y3_N10
\read_mux_2|Mux27~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux27~8_combout\ = (\read_reg_2~combout\(3) & ((\read_mux_2|Mux27~7_combout\ & ((\register_31|data_out\(4)))) # (!\read_mux_2|Mux27~7_combout\ & (\register_27|data_out\(4))))) # (!\read_reg_2~combout\(3) & (((\read_mux_2|Mux27~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_27|data_out\(4),
	datab => \read_reg_2~combout\(3),
	datac => \register_31|data_out\(4),
	datad => \read_mux_2|Mux27~7_combout\,
	combout => \read_mux_2|Mux27~8_combout\);

-- Location: LCCOMB_X19_Y7_N8
\read_mux_2|Mux27~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux27~9_combout\ = (\read_mux_2|Mux27~6_combout\ & (((\read_mux_2|Mux27~8_combout\) # (!\read_reg_2~combout\(1))))) # (!\read_mux_2|Mux27~6_combout\ & (\read_mux_2|Mux27~1_combout\ & (\read_reg_2~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux27~6_combout\,
	datab => \read_mux_2|Mux27~1_combout\,
	datac => \read_reg_2~combout\(1),
	datad => \read_mux_2|Mux27~8_combout\,
	combout => \read_mux_2|Mux27~9_combout\);

-- Location: LCCOMB_X15_Y9_N18
\read_mux_2|Mux27~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux27~18_combout\ = (\read_mux_2|Mux27~17_combout\ & (((\register_15|data_out\(4)) # (!\read_reg_2~combout\(0))))) # (!\read_mux_2|Mux27~17_combout\ & (\register_13|data_out\(4) & ((\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux27~17_combout\,
	datab => \register_13|data_out\(4),
	datac => \register_15|data_out\(4),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux27~18_combout\);

-- Location: LCFF_X8_Y6_N31
\register_11|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(4),
	sload => VCC,
	ena => \decoder|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_11|data_out\(4));

-- Location: LCFF_X9_Y6_N21
\register_8|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(4),
	sload => VCC,
	ena => \decoder|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_8|data_out\(4));

-- Location: LCCOMB_X9_Y6_N20
\read_mux_2|Mux27~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux27~10_combout\ = (\read_reg_2~combout\(1) & (((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & ((\read_reg_2~combout\(0) & (\register_9|data_out\(4))) # (!\read_reg_2~combout\(0) & ((\register_8|data_out\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_9|data_out\(4),
	datab => \read_reg_2~combout\(1),
	datac => \register_8|data_out\(4),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux27~10_combout\);

-- Location: LCCOMB_X8_Y6_N30
\read_mux_2|Mux27~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux27~11_combout\ = (\read_reg_2~combout\(1) & ((\read_mux_2|Mux27~10_combout\ & ((\register_11|data_out\(4)))) # (!\read_mux_2|Mux27~10_combout\ & (\register_10|data_out\(4))))) # (!\read_reg_2~combout\(1) & 
-- (((\read_mux_2|Mux27~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_10|data_out\(4),
	datab => \read_reg_2~combout\(1),
	datac => \register_11|data_out\(4),
	datad => \read_mux_2|Mux27~10_combout\,
	combout => \read_mux_2|Mux27~11_combout\);

-- Location: LCCOMB_X19_Y7_N20
\read_mux_2|Mux27~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux27~19_combout\ = (\read_mux_2|Mux27~16_combout\ & (((\read_mux_2|Mux27~18_combout\)) # (!\read_reg_2~combout\(3)))) # (!\read_mux_2|Mux27~16_combout\ & (\read_reg_2~combout\(3) & ((\read_mux_2|Mux27~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux27~16_combout\,
	datab => \read_reg_2~combout\(3),
	datac => \read_mux_2|Mux27~18_combout\,
	datad => \read_mux_2|Mux27~11_combout\,
	combout => \read_mux_2|Mux27~19_combout\);

-- Location: LCCOMB_X19_Y7_N22
\read_mux_2|Mux27~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux27~20_combout\ = (\read_reg_2~combout\(4) & (\read_mux_2|Mux27~9_combout\)) # (!\read_reg_2~combout\(4) & ((\read_mux_2|Mux27~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \read_mux_2|Mux27~9_combout\,
	datac => \read_mux_2|Mux27~19_combout\,
	datad => \read_reg_2~combout\(4),
	combout => \read_mux_2|Mux27~20_combout\);

-- Location: LCCOMB_X21_Y12_N2
\read_mux_2|Mux26~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux26~7_combout\ = (\read_reg_2~combout\(3) & ((\read_reg_2~combout\(2)) # ((\register_27|data_out\(5))))) # (!\read_reg_2~combout\(3) & (!\read_reg_2~combout\(2) & (\register_19|data_out\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(3),
	datab => \read_reg_2~combout\(2),
	datac => \register_19|data_out\(5),
	datad => \register_27|data_out\(5),
	combout => \read_mux_2|Mux26~7_combout\);

-- Location: LCCOMB_X18_Y12_N26
\read_mux_2|Mux26~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux26~8_combout\ = (\read_mux_2|Mux26~7_combout\ & (((\register_31|data_out\(5)) # (!\read_reg_2~combout\(2))))) # (!\read_mux_2|Mux26~7_combout\ & (\register_23|data_out\(5) & ((\read_reg_2~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_23|data_out\(5),
	datab => \read_mux_2|Mux26~7_combout\,
	datac => \register_31|data_out\(5),
	datad => \read_reg_2~combout\(2),
	combout => \read_mux_2|Mux26~8_combout\);

-- Location: LCFF_X13_Y4_N29
\register_25|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(5),
	sload => VCC,
	ena => \decoder|Ram0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_25|data_out\(5));

-- Location: LCFF_X13_Y4_N23
\register_17|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(5),
	sload => VCC,
	ena => \decoder|Ram0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_17|data_out\(5));

-- Location: LCCOMB_X13_Y4_N22
\read_mux_2|Mux26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux26~0_combout\ = (\read_reg_2~combout\(2) & (((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & ((\read_reg_2~combout\(3) & (\register_25|data_out\(5))) # (!\read_reg_2~combout\(3) & ((\register_17|data_out\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \register_25|data_out\(5),
	datac => \register_17|data_out\(5),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux26~0_combout\);

-- Location: LCFF_X13_Y8_N21
\register_29|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(5),
	sload => VCC,
	ena => \decoder|Ram0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_29|data_out\(5));

-- Location: LCFF_X13_Y8_N19
\register_21|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(5),
	sload => VCC,
	ena => \decoder|Ram0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_21|data_out\(5));

-- Location: LCCOMB_X13_Y8_N20
\read_mux_2|Mux26~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux26~1_combout\ = (\read_reg_2~combout\(2) & ((\read_mux_2|Mux26~0_combout\ & (\register_29|data_out\(5))) # (!\read_mux_2|Mux26~0_combout\ & ((\register_21|data_out\(5)))))) # (!\read_reg_2~combout\(2) & (\read_mux_2|Mux26~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \read_mux_2|Mux26~0_combout\,
	datac => \register_29|data_out\(5),
	datad => \register_21|data_out\(5),
	combout => \read_mux_2|Mux26~1_combout\);

-- Location: LCCOMB_X13_Y13_N22
\read_mux_2|Mux26~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux26~9_combout\ = (\read_mux_2|Mux26~6_combout\ & ((\read_mux_2|Mux26~8_combout\) # ((!\read_reg_2~combout\(0))))) # (!\read_mux_2|Mux26~6_combout\ & (((\read_mux_2|Mux26~1_combout\ & \read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux26~6_combout\,
	datab => \read_mux_2|Mux26~8_combout\,
	datac => \read_mux_2|Mux26~1_combout\,
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux26~9_combout\);

-- Location: LCFF_X15_Y13_N27
\register_12|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(5),
	sload => VCC,
	ena => \decoder|Ram0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_12|data_out\(5));

-- Location: LCCOMB_X15_Y13_N26
\read_mux_2|Mux26~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux26~17_combout\ = (\read_reg_2~combout\(1) & (((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & ((\read_reg_2~combout\(0) & (\register_13|data_out\(5))) # (!\read_reg_2~combout\(0) & ((\register_12|data_out\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_13|data_out\(5),
	datab => \read_reg_2~combout\(1),
	datac => \register_12|data_out\(5),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux26~17_combout\);

-- Location: LCFF_X14_Y13_N19
\register_15|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(5),
	sload => VCC,
	ena => \decoder|Ram0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_15|data_out\(5));

-- Location: LCCOMB_X14_Y13_N18
\read_mux_2|Mux26~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux26~18_combout\ = (\read_mux_2|Mux26~17_combout\ & (((\register_15|data_out\(5)) # (!\read_reg_2~combout\(1))))) # (!\read_mux_2|Mux26~17_combout\ & (\register_14|data_out\(5) & ((\read_reg_2~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_14|data_out\(5),
	datab => \read_mux_2|Mux26~17_combout\,
	datac => \register_15|data_out\(5),
	datad => \read_reg_2~combout\(1),
	combout => \read_mux_2|Mux26~18_combout\);

-- Location: LCFF_X15_Y8_N21
\register_5|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(5),
	sload => VCC,
	ena => \decoder|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_5|data_out\(5));

-- Location: LCFF_X15_Y8_N15
\register_4|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(5),
	sload => VCC,
	ena => \decoder|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_4|data_out\(5));

-- Location: LCCOMB_X15_Y8_N14
\read_mux_2|Mux26~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux26~10_combout\ = (\read_reg_2~combout\(1) & (((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & ((\read_reg_2~combout\(0) & (\register_5|data_out\(5))) # (!\read_reg_2~combout\(0) & ((\register_4|data_out\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \register_5|data_out\(5),
	datac => \register_4|data_out\(5),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux26~10_combout\);

-- Location: LCCOMB_X15_Y12_N10
\read_mux_2|Mux26~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux26~11_combout\ = (\read_mux_2|Mux26~10_combout\ & (((\register_7|data_out\(5)) # (!\read_reg_2~combout\(1))))) # (!\read_mux_2|Mux26~10_combout\ & (\register_6|data_out\(5) & ((\read_reg_2~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_6|data_out\(5),
	datab => \read_mux_2|Mux26~10_combout\,
	datac => \register_7|data_out\(5),
	datad => \read_reg_2~combout\(1),
	combout => \read_mux_2|Mux26~11_combout\);

-- Location: LCCOMB_X9_Y9_N22
\read_mux_2|Mux26~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux26~15_combout\ = (\read_mux_2|Mux26~14_combout\ & (((\register_3|data_out\(5))) # (!\read_reg_2~combout\(0)))) # (!\read_mux_2|Mux26~14_combout\ & (\read_reg_2~combout\(0) & ((\register_1|data_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux26~14_combout\,
	datab => \read_reg_2~combout\(0),
	datac => \register_3|data_out\(5),
	datad => \register_1|data_out\(5),
	combout => \read_mux_2|Mux26~15_combout\);

-- Location: LCFF_X9_Y7_N9
\register_9|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(5),
	sload => VCC,
	ena => \decoder|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_9|data_out\(5));

-- Location: LCFF_X9_Y7_N3
\register_11|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(5),
	sload => VCC,
	ena => \decoder|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_11|data_out\(5));

-- Location: LCCOMB_X9_Y7_N2
\read_mux_2|Mux26~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux26~13_combout\ = (\read_mux_2|Mux26~12_combout\ & (((\register_11|data_out\(5)) # (!\read_reg_2~combout\(0))))) # (!\read_mux_2|Mux26~12_combout\ & (\register_9|data_out\(5) & ((\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux26~12_combout\,
	datab => \register_9|data_out\(5),
	datac => \register_11|data_out\(5),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux26~13_combout\);

-- Location: LCCOMB_X19_Y11_N18
\read_mux_2|Mux26~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux26~16_combout\ = (\read_reg_2~combout\(2) & (((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & ((\read_reg_2~combout\(3) & ((\read_mux_2|Mux26~13_combout\))) # (!\read_reg_2~combout\(3) & (\read_mux_2|Mux26~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \read_mux_2|Mux26~15_combout\,
	datac => \read_mux_2|Mux26~13_combout\,
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux26~16_combout\);

-- Location: LCCOMB_X19_Y11_N4
\read_mux_2|Mux26~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux26~19_combout\ = (\read_reg_2~combout\(2) & ((\read_mux_2|Mux26~16_combout\ & (\read_mux_2|Mux26~18_combout\)) # (!\read_mux_2|Mux26~16_combout\ & ((\read_mux_2|Mux26~11_combout\))))) # (!\read_reg_2~combout\(2) & 
-- (((\read_mux_2|Mux26~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \read_mux_2|Mux26~18_combout\,
	datac => \read_mux_2|Mux26~11_combout\,
	datad => \read_mux_2|Mux26~16_combout\,
	combout => \read_mux_2|Mux26~19_combout\);

-- Location: LCCOMB_X13_Y13_N16
\read_mux_2|Mux26~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux26~20_combout\ = (\read_reg_2~combout\(4) & (\read_mux_2|Mux26~9_combout\)) # (!\read_reg_2~combout\(4) & ((\read_mux_2|Mux26~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \read_mux_2|Mux26~9_combout\,
	datac => \read_mux_2|Mux26~19_combout\,
	datad => \read_reg_2~combout\(4),
	combout => \read_mux_2|Mux26~20_combout\);

-- Location: LCFF_X9_Y4_N11
\register_29|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(6),
	sload => VCC,
	ena => \decoder|Ram0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_29|data_out\(6));

-- Location: LCCOMB_X9_Y4_N10
\read_mux_2|Mux25~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux25~3_combout\ = (\read_mux_2|Mux25~2_combout\ & (((\register_29|data_out\(6)) # (!\read_reg_2~combout\(3))))) # (!\read_mux_2|Mux25~2_combout\ & (\register_25|data_out\(6) & ((\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux25~2_combout\,
	datab => \register_25|data_out\(6),
	datac => \register_29|data_out\(6),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux25~3_combout\);

-- Location: LCCOMB_X13_Y10_N0
\read_mux_2|Mux25~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux25~6_combout\ = (\read_reg_2~combout\(1) & (((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & ((\read_reg_2~combout\(0) & ((\read_mux_2|Mux25~3_combout\))) # (!\read_reg_2~combout\(0) & (\read_mux_2|Mux25~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux25~5_combout\,
	datab => \read_mux_2|Mux25~3_combout\,
	datac => \read_reg_2~combout\(1),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux25~6_combout\);

-- Location: LCCOMB_X22_Y10_N24
\read_mux_2|Mux25~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux25~7_combout\ = (\read_reg_2~combout\(2) & ((\register_23|data_out\(6)) # ((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & (((\register_19|data_out\(6) & !\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \register_23|data_out\(6),
	datac => \register_19|data_out\(6),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux25~7_combout\);

-- Location: LCCOMB_X21_Y10_N18
\read_mux_2|Mux25~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux25~8_combout\ = (\read_mux_2|Mux25~7_combout\ & (((\register_31|data_out\(6)) # (!\read_reg_2~combout\(3))))) # (!\read_mux_2|Mux25~7_combout\ & (\register_27|data_out\(6) & ((\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_27|data_out\(6),
	datab => \read_mux_2|Mux25~7_combout\,
	datac => \register_31|data_out\(6),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux25~8_combout\);

-- Location: LCCOMB_X13_Y10_N2
\read_mux_2|Mux25~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux25~9_combout\ = (\read_mux_2|Mux25~6_combout\ & (((\read_mux_2|Mux25~8_combout\) # (!\read_reg_2~combout\(1))))) # (!\read_mux_2|Mux25~6_combout\ & (\read_mux_2|Mux25~1_combout\ & (\read_reg_2~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux25~1_combout\,
	datab => \read_mux_2|Mux25~6_combout\,
	datac => \read_reg_2~combout\(1),
	datad => \read_mux_2|Mux25~8_combout\,
	combout => \read_mux_2|Mux25~9_combout\);

-- Location: LCFF_X24_Y6_N9
\register_12|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(6),
	sload => VCC,
	ena => \decoder|Ram0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_12|data_out\(6));

-- Location: LCCOMB_X24_Y6_N8
\read_mux_2|Mux25~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux25~17_combout\ = (\read_reg_2~combout\(1) & ((\register_14|data_out\(6)) # ((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & (((\register_12|data_out\(6) & !\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \register_14|data_out\(6),
	datac => \register_12|data_out\(6),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux25~17_combout\);

-- Location: LCCOMB_X17_Y10_N24
\read_mux_2|Mux25~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux25~18_combout\ = (\read_mux_2|Mux25~17_combout\ & (((\register_15|data_out\(6)) # (!\read_reg_2~combout\(0))))) # (!\read_mux_2|Mux25~17_combout\ & (\register_13|data_out\(6) & ((\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_13|data_out\(6),
	datab => \read_mux_2|Mux25~17_combout\,
	datac => \register_15|data_out\(6),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux25~18_combout\);

-- Location: LCFF_X15_Y8_N25
\register_5|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(6),
	sload => VCC,
	ena => \decoder|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_5|data_out\(6));

-- Location: LCFF_X18_Y8_N11
\register_7|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(6),
	sload => VCC,
	ena => \decoder|Ram0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_7|data_out\(6));

-- Location: LCCOMB_X18_Y8_N10
\read_mux_2|Mux25~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux25~13_combout\ = (\read_mux_2|Mux25~12_combout\ & (((\register_7|data_out\(6)) # (!\read_reg_2~combout\(0))))) # (!\read_mux_2|Mux25~12_combout\ & (\register_5|data_out\(6) & ((\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux25~12_combout\,
	datab => \register_5|data_out\(6),
	datac => \register_7|data_out\(6),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux25~13_combout\);

-- Location: LCFF_X22_Y6_N1
\register_0|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(6),
	sload => VCC,
	ena => \decoder|Ram0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_0|data_out\(6));

-- Location: LCCOMB_X22_Y6_N0
\read_mux_2|Mux25~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux25~14_combout\ = (\read_reg_2~combout\(1) & (((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & ((\read_reg_2~combout\(0) & (\register_1|data_out\(6))) # (!\read_reg_2~combout\(0) & ((\register_0|data_out\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_1|data_out\(6),
	datab => \read_reg_2~combout\(1),
	datac => \register_0|data_out\(6),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux25~14_combout\);

-- Location: LCFF_X24_Y8_N17
\register_3|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(6),
	sload => VCC,
	ena => \decoder|Ram0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_3|data_out\(6));

-- Location: LCFF_X22_Y8_N25
\register_2|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(6),
	sload => VCC,
	ena => \decoder|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_2|data_out\(6));

-- Location: LCCOMB_X24_Y8_N16
\read_mux_2|Mux25~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux25~15_combout\ = (\read_reg_2~combout\(1) & ((\read_mux_2|Mux25~14_combout\ & (\register_3|data_out\(6))) # (!\read_mux_2|Mux25~14_combout\ & ((\register_2|data_out\(6)))))) # (!\read_reg_2~combout\(1) & (\read_mux_2|Mux25~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \read_mux_2|Mux25~14_combout\,
	datac => \register_3|data_out\(6),
	datad => \register_2|data_out\(6),
	combout => \read_mux_2|Mux25~15_combout\);

-- Location: LCCOMB_X13_Y10_N20
\read_mux_2|Mux25~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux25~16_combout\ = (\read_reg_2~combout\(3) & (((\read_reg_2~combout\(2))))) # (!\read_reg_2~combout\(3) & ((\read_reg_2~combout\(2) & (\read_mux_2|Mux25~13_combout\)) # (!\read_reg_2~combout\(2) & ((\read_mux_2|Mux25~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(3),
	datab => \read_mux_2|Mux25~13_combout\,
	datac => \read_reg_2~combout\(2),
	datad => \read_mux_2|Mux25~15_combout\,
	combout => \read_mux_2|Mux25~16_combout\);

-- Location: LCCOMB_X21_Y4_N2
\read_mux_2|Mux25~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux25~11_combout\ = (\read_mux_2|Mux25~10_combout\ & (((\register_11|data_out\(6))) # (!\read_reg_2~combout\(1)))) # (!\read_mux_2|Mux25~10_combout\ & (\read_reg_2~combout\(1) & ((\register_10|data_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux25~10_combout\,
	datab => \read_reg_2~combout\(1),
	datac => \register_11|data_out\(6),
	datad => \register_10|data_out\(6),
	combout => \read_mux_2|Mux25~11_combout\);

-- Location: LCCOMB_X13_Y10_N22
\read_mux_2|Mux25~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux25~19_combout\ = (\read_reg_2~combout\(3) & ((\read_mux_2|Mux25~16_combout\ & (\read_mux_2|Mux25~18_combout\)) # (!\read_mux_2|Mux25~16_combout\ & ((\read_mux_2|Mux25~11_combout\))))) # (!\read_reg_2~combout\(3) & 
-- (((\read_mux_2|Mux25~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(3),
	datab => \read_mux_2|Mux25~18_combout\,
	datac => \read_mux_2|Mux25~16_combout\,
	datad => \read_mux_2|Mux25~11_combout\,
	combout => \read_mux_2|Mux25~19_combout\);

-- Location: LCCOMB_X13_Y10_N8
\read_mux_2|Mux25~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux25~20_combout\ = (\read_reg_2~combout\(4) & (\read_mux_2|Mux25~9_combout\)) # (!\read_reg_2~combout\(4) & ((\read_mux_2|Mux25~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(4),
	datab => \read_mux_2|Mux25~9_combout\,
	datad => \read_mux_2|Mux25~19_combout\,
	combout => \read_mux_2|Mux25~20_combout\);

-- Location: LCCOMB_X18_Y12_N6
\read_mux_2|Mux24~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux24~8_combout\ = (\read_mux_2|Mux24~7_combout\ & (((\register_31|data_out\(7)) # (!\read_reg_2~combout\(2))))) # (!\read_mux_2|Mux24~7_combout\ & (\register_23|data_out\(7) & ((\read_reg_2~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux24~7_combout\,
	datab => \register_23|data_out\(7),
	datac => \register_31|data_out\(7),
	datad => \read_reg_2~combout\(2),
	combout => \read_mux_2|Mux24~8_combout\);

-- Location: LCFF_X13_Y8_N25
\register_29|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(7),
	sload => VCC,
	ena => \decoder|Ram0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_29|data_out\(7));

-- Location: LCFF_X13_Y8_N23
\register_21|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(7),
	sload => VCC,
	ena => \decoder|Ram0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_21|data_out\(7));

-- Location: LCCOMB_X13_Y8_N24
\read_mux_2|Mux24~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux24~1_combout\ = (\read_mux_2|Mux24~0_combout\ & (((\register_29|data_out\(7))) # (!\read_reg_2~combout\(2)))) # (!\read_mux_2|Mux24~0_combout\ & (\read_reg_2~combout\(2) & ((\register_21|data_out\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux24~0_combout\,
	datab => \read_reg_2~combout\(2),
	datac => \register_29|data_out\(7),
	datad => \register_21|data_out\(7),
	combout => \read_mux_2|Mux24~1_combout\);

-- Location: LCCOMB_X13_Y10_N12
\read_mux_2|Mux24~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux24~9_combout\ = (\read_mux_2|Mux24~6_combout\ & ((\read_mux_2|Mux24~8_combout\) # ((!\read_reg_2~combout\(0))))) # (!\read_mux_2|Mux24~6_combout\ & (((\read_mux_2|Mux24~1_combout\ & \read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux24~6_combout\,
	datab => \read_mux_2|Mux24~8_combout\,
	datac => \read_mux_2|Mux24~1_combout\,
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux24~9_combout\);

-- Location: LCFF_X18_Y11_N19
\register_12|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(7),
	sload => VCC,
	ena => \decoder|Ram0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_12|data_out\(7));

-- Location: LCCOMB_X18_Y11_N18
\read_mux_2|Mux24~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux24~17_combout\ = (\read_reg_2~combout\(1) & (((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & ((\read_reg_2~combout\(0) & (\register_13|data_out\(7))) # (!\read_reg_2~combout\(0) & ((\register_12|data_out\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_13|data_out\(7),
	datab => \read_reg_2~combout\(1),
	datac => \register_12|data_out\(7),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux24~17_combout\);

-- Location: LCFF_X19_Y11_N27
\register_15|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(7),
	sload => VCC,
	ena => \decoder|Ram0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_15|data_out\(7));

-- Location: LCCOMB_X19_Y11_N26
\read_mux_2|Mux24~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux24~18_combout\ = (\read_mux_2|Mux24~17_combout\ & (((\register_15|data_out\(7)) # (!\read_reg_2~combout\(1))))) # (!\read_mux_2|Mux24~17_combout\ & (\register_14|data_out\(7) & ((\read_reg_2~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_14|data_out\(7),
	datab => \read_mux_2|Mux24~17_combout\,
	datac => \register_15|data_out\(7),
	datad => \read_reg_2~combout\(1),
	combout => \read_mux_2|Mux24~18_combout\);

-- Location: LCCOMB_X22_Y9_N26
\read_mux_2|Mux24~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux24~15_combout\ = (\read_mux_2|Mux24~14_combout\ & (((\register_3|data_out\(7)) # (!\read_reg_2~combout\(0))))) # (!\read_mux_2|Mux24~14_combout\ & (\register_1|data_out\(7) & ((\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux24~14_combout\,
	datab => \register_1|data_out\(7),
	datac => \register_3|data_out\(7),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux24~15_combout\);

-- Location: LCFF_X10_Y7_N15
\register_8|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(7),
	sload => VCC,
	ena => \decoder|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_8|data_out\(7));

-- Location: LCCOMB_X10_Y7_N14
\read_mux_2|Mux24~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux24~12_combout\ = (\read_reg_2~combout\(1) & ((\register_10|data_out\(7)) # ((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & (((\register_8|data_out\(7) & !\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_10|data_out\(7),
	datab => \read_reg_2~combout\(1),
	datac => \register_8|data_out\(7),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux24~12_combout\);

-- Location: LCFF_X13_Y7_N11
\register_11|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(7),
	sload => VCC,
	ena => \decoder|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_11|data_out\(7));

-- Location: LCCOMB_X13_Y7_N10
\read_mux_2|Mux24~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux24~13_combout\ = (\read_mux_2|Mux24~12_combout\ & (((\register_11|data_out\(7)) # (!\read_reg_2~combout\(0))))) # (!\read_mux_2|Mux24~12_combout\ & (\register_9|data_out\(7) & ((\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_9|data_out\(7),
	datab => \read_mux_2|Mux24~12_combout\,
	datac => \register_11|data_out\(7),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux24~13_combout\);

-- Location: LCCOMB_X13_Y10_N6
\read_mux_2|Mux24~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux24~16_combout\ = (\read_reg_2~combout\(3) & ((\read_reg_2~combout\(2)) # ((\read_mux_2|Mux24~13_combout\)))) # (!\read_reg_2~combout\(3) & (!\read_reg_2~combout\(2) & (\read_mux_2|Mux24~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(3),
	datab => \read_reg_2~combout\(2),
	datac => \read_mux_2|Mux24~15_combout\,
	datad => \read_mux_2|Mux24~13_combout\,
	combout => \read_mux_2|Mux24~16_combout\);

-- Location: LCCOMB_X13_Y10_N24
\read_mux_2|Mux24~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux24~19_combout\ = (\read_reg_2~combout\(2) & ((\read_mux_2|Mux24~16_combout\ & ((\read_mux_2|Mux24~18_combout\))) # (!\read_mux_2|Mux24~16_combout\ & (\read_mux_2|Mux24~11_combout\)))) # (!\read_reg_2~combout\(2) & 
-- (((\read_mux_2|Mux24~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux24~11_combout\,
	datab => \read_mux_2|Mux24~18_combout\,
	datac => \read_reg_2~combout\(2),
	datad => \read_mux_2|Mux24~16_combout\,
	combout => \read_mux_2|Mux24~19_combout\);

-- Location: LCCOMB_X13_Y10_N26
\read_mux_2|Mux24~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux24~20_combout\ = (\read_reg_2~combout\(4) & (\read_mux_2|Mux24~9_combout\)) # (!\read_reg_2~combout\(4) & ((\read_mux_2|Mux24~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux24~9_combout\,
	datac => \read_mux_2|Mux24~19_combout\,
	datad => \read_reg_2~combout\(4),
	combout => \read_mux_2|Mux24~20_combout\);

-- Location: LCFF_X13_Y4_N7
\register_25|data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(8),
	sload => VCC,
	ena => \decoder|Ram0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_25|data_out\(8));

-- Location: LCFF_X12_Y2_N19
\register_29|data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(8),
	sload => VCC,
	ena => \decoder|Ram0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_29|data_out\(8));

-- Location: LCCOMB_X12_Y2_N18
\read_mux_2|Mux23~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux23~3_combout\ = (\read_mux_2|Mux23~2_combout\ & (((\register_29|data_out\(8)) # (!\read_reg_2~combout\(3))))) # (!\read_mux_2|Mux23~2_combout\ & (\register_25|data_out\(8) & ((\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux23~2_combout\,
	datab => \register_25|data_out\(8),
	datac => \register_29|data_out\(8),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux23~3_combout\);

-- Location: LCFF_X7_Y8_N27
\register_20|data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(8),
	sload => VCC,
	ena => \decoder|Ram0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_20|data_out\(8));

-- Location: LCFF_X8_Y12_N17
\register_28|data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(8),
	sload => VCC,
	ena => \decoder|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_28|data_out\(8));

-- Location: LCFF_X21_Y8_N21
\register_16|data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(8),
	sload => VCC,
	ena => \decoder|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_16|data_out\(8));

-- Location: LCCOMB_X21_Y8_N20
\read_mux_2|Mux23~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux23~4_combout\ = (\read_reg_2~combout\(2) & (((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & ((\read_reg_2~combout\(3) & (\register_24|data_out\(8))) # (!\read_reg_2~combout\(3) & ((\register_16|data_out\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_24|data_out\(8),
	datab => \read_reg_2~combout\(2),
	datac => \register_16|data_out\(8),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux23~4_combout\);

-- Location: LCCOMB_X8_Y12_N16
\read_mux_2|Mux23~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux23~5_combout\ = (\read_reg_2~combout\(2) & ((\read_mux_2|Mux23~4_combout\ & ((\register_28|data_out\(8)))) # (!\read_mux_2|Mux23~4_combout\ & (\register_20|data_out\(8))))) # (!\read_reg_2~combout\(2) & (((\read_mux_2|Mux23~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \register_20|data_out\(8),
	datac => \register_28|data_out\(8),
	datad => \read_mux_2|Mux23~4_combout\,
	combout => \read_mux_2|Mux23~5_combout\);

-- Location: LCCOMB_X15_Y7_N8
\read_mux_2|Mux23~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux23~6_combout\ = (\read_reg_2~combout\(1) & (((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & ((\read_reg_2~combout\(0) & (\read_mux_2|Mux23~3_combout\)) # (!\read_reg_2~combout\(0) & ((\read_mux_2|Mux23~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \read_mux_2|Mux23~3_combout\,
	datac => \read_mux_2|Mux23~5_combout\,
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux23~6_combout\);

-- Location: LCFF_X22_Y3_N21
\register_31|data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(8),
	sload => VCC,
	ena => \decoder|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_31|data_out\(8));

-- Location: LCCOMB_X22_Y3_N20
\read_mux_2|Mux23~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux23~8_combout\ = (\read_mux_2|Mux23~7_combout\ & (((\register_31|data_out\(8))) # (!\read_reg_2~combout\(3)))) # (!\read_mux_2|Mux23~7_combout\ & (\read_reg_2~combout\(3) & ((\register_27|data_out\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux23~7_combout\,
	datab => \read_reg_2~combout\(3),
	datac => \register_31|data_out\(8),
	datad => \register_27|data_out\(8),
	combout => \read_mux_2|Mux23~8_combout\);

-- Location: LCCOMB_X15_Y7_N18
\read_mux_2|Mux23~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux23~9_combout\ = (\read_mux_2|Mux23~6_combout\ & (((\read_mux_2|Mux23~8_combout\) # (!\read_reg_2~combout\(1))))) # (!\read_mux_2|Mux23~6_combout\ & (\read_mux_2|Mux23~1_combout\ & (\read_reg_2~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux23~1_combout\,
	datab => \read_mux_2|Mux23~6_combout\,
	datac => \read_reg_2~combout\(1),
	datad => \read_mux_2|Mux23~8_combout\,
	combout => \read_mux_2|Mux23~9_combout\);

-- Location: LCCOMB_X12_Y11_N24
\read_mux_2|Mux23~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux23~12_combout\ = (\read_reg_2~combout\(1) & ((\register_6|data_out\(8)) # ((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & (((\register_4|data_out\(8) & !\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_6|data_out\(8),
	datab => \read_reg_2~combout\(1),
	datac => \register_4|data_out\(8),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux23~12_combout\);

-- Location: LCFF_X15_Y11_N31
\register_7|data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(8),
	sload => VCC,
	ena => \decoder|Ram0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_7|data_out\(8));

-- Location: LCCOMB_X15_Y11_N30
\read_mux_2|Mux23~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux23~13_combout\ = (\read_mux_2|Mux23~12_combout\ & (((\register_7|data_out\(8)) # (!\read_reg_2~combout\(0))))) # (!\read_mux_2|Mux23~12_combout\ & (\register_5|data_out\(8) & ((\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_5|data_out\(8),
	datab => \read_mux_2|Mux23~12_combout\,
	datac => \register_7|data_out\(8),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux23~13_combout\);

-- Location: LCFF_X24_Y8_N19
\register_2|data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(8),
	sload => VCC,
	ena => \decoder|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_2|data_out\(8));

-- Location: LCFF_X24_Y8_N29
\register_3|data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(8),
	sload => VCC,
	ena => \decoder|Ram0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_3|data_out\(8));

-- Location: LCFF_X25_Y8_N3
\register_0|data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(8),
	sload => VCC,
	ena => \decoder|Ram0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_0|data_out\(8));

-- Location: LCCOMB_X25_Y8_N2
\read_mux_2|Mux23~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux23~14_combout\ = (\read_reg_2~combout\(1) & (((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & ((\read_reg_2~combout\(0) & (\register_1|data_out\(8))) # (!\read_reg_2~combout\(0) & ((\register_0|data_out\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_1|data_out\(8),
	datab => \read_reg_2~combout\(1),
	datac => \register_0|data_out\(8),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux23~14_combout\);

-- Location: LCCOMB_X24_Y8_N28
\read_mux_2|Mux23~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux23~15_combout\ = (\read_reg_2~combout\(1) & ((\read_mux_2|Mux23~14_combout\ & ((\register_3|data_out\(8)))) # (!\read_mux_2|Mux23~14_combout\ & (\register_2|data_out\(8))))) # (!\read_reg_2~combout\(1) & (((\read_mux_2|Mux23~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \register_2|data_out\(8),
	datac => \register_3|data_out\(8),
	datad => \read_mux_2|Mux23~14_combout\,
	combout => \read_mux_2|Mux23~15_combout\);

-- Location: LCCOMB_X22_Y4_N2
\read_mux_2|Mux23~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux23~16_combout\ = (\read_reg_2~combout\(3) & (((\read_reg_2~combout\(2))))) # (!\read_reg_2~combout\(3) & ((\read_reg_2~combout\(2) & (\read_mux_2|Mux23~13_combout\)) # (!\read_reg_2~combout\(2) & ((\read_mux_2|Mux23~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(3),
	datab => \read_mux_2|Mux23~13_combout\,
	datac => \read_reg_2~combout\(2),
	datad => \read_mux_2|Mux23~15_combout\,
	combout => \read_mux_2|Mux23~16_combout\);

-- Location: LCFF_X22_Y4_N25
\register_11|data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(8),
	sload => VCC,
	ena => \decoder|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_11|data_out\(8));

-- Location: LCFF_X24_Y4_N21
\register_10|data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(8),
	sload => VCC,
	ena => \decoder|Ram0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_10|data_out\(8));

-- Location: LCCOMB_X22_Y4_N24
\read_mux_2|Mux23~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux23~11_combout\ = (\read_mux_2|Mux23~10_combout\ & (((\register_11|data_out\(8))) # (!\read_reg_2~combout\(1)))) # (!\read_mux_2|Mux23~10_combout\ & (\read_reg_2~combout\(1) & ((\register_10|data_out\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux23~10_combout\,
	datab => \read_reg_2~combout\(1),
	datac => \register_11|data_out\(8),
	datad => \register_10|data_out\(8),
	combout => \read_mux_2|Mux23~11_combout\);

-- Location: LCCOMB_X19_Y3_N26
\read_mux_2|Mux23~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux23~17_combout\ = (\read_reg_2~combout\(0) & (((\read_reg_2~combout\(1))))) # (!\read_reg_2~combout\(0) & ((\read_reg_2~combout\(1) & (\register_14|data_out\(8))) # (!\read_reg_2~combout\(1) & ((\register_12|data_out\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_14|data_out\(8),
	datab => \read_reg_2~combout\(0),
	datac => \register_12|data_out\(8),
	datad => \read_reg_2~combout\(1),
	combout => \read_mux_2|Mux23~17_combout\);

-- Location: LCFF_X18_Y3_N19
\register_15|data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(8),
	sload => VCC,
	ena => \decoder|Ram0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_15|data_out\(8));

-- Location: LCCOMB_X18_Y3_N18
\read_mux_2|Mux23~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux23~18_combout\ = (\read_reg_2~combout\(0) & ((\read_mux_2|Mux23~17_combout\ & (\register_15|data_out\(8))) # (!\read_mux_2|Mux23~17_combout\ & ((\register_13|data_out\(8)))))) # (!\read_reg_2~combout\(0) & (\read_mux_2|Mux23~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(0),
	datab => \read_mux_2|Mux23~17_combout\,
	datac => \register_15|data_out\(8),
	datad => \register_13|data_out\(8),
	combout => \read_mux_2|Mux23~18_combout\);

-- Location: LCCOMB_X22_Y4_N20
\read_mux_2|Mux23~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux23~19_combout\ = (\read_reg_2~combout\(3) & ((\read_mux_2|Mux23~16_combout\ & ((\read_mux_2|Mux23~18_combout\))) # (!\read_mux_2|Mux23~16_combout\ & (\read_mux_2|Mux23~11_combout\)))) # (!\read_reg_2~combout\(3) & 
-- (\read_mux_2|Mux23~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(3),
	datab => \read_mux_2|Mux23~16_combout\,
	datac => \read_mux_2|Mux23~11_combout\,
	datad => \read_mux_2|Mux23~18_combout\,
	combout => \read_mux_2|Mux23~19_combout\);

-- Location: LCCOMB_X15_Y7_N28
\read_mux_2|Mux23~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux23~20_combout\ = (\read_reg_2~combout\(4) & (\read_mux_2|Mux23~9_combout\)) # (!\read_reg_2~combout\(4) & ((\read_mux_2|Mux23~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \read_mux_2|Mux23~9_combout\,
	datac => \read_reg_2~combout\(4),
	datad => \read_mux_2|Mux23~19_combout\,
	combout => \read_mux_2|Mux23~20_combout\);

-- Location: LCFF_X18_Y11_N7
\register_12|data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(9),
	sload => VCC,
	ena => \decoder|Ram0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_12|data_out\(9));

-- Location: LCCOMB_X18_Y11_N6
\read_mux_2|Mux22~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux22~17_combout\ = (\read_reg_2~combout\(1) & (((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & ((\read_reg_2~combout\(0) & (\register_13|data_out\(9))) # (!\read_reg_2~combout\(0) & ((\register_12|data_out\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_13|data_out\(9),
	datab => \read_reg_2~combout\(1),
	datac => \register_12|data_out\(9),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux22~17_combout\);

-- Location: LCCOMB_X19_Y11_N14
\read_mux_2|Mux22~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux22~18_combout\ = (\read_reg_2~combout\(1) & ((\read_mux_2|Mux22~17_combout\ & (\register_15|data_out\(9))) # (!\read_mux_2|Mux22~17_combout\ & ((\register_14|data_out\(9)))))) # (!\read_reg_2~combout\(1) & (\read_mux_2|Mux22~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \read_mux_2|Mux22~17_combout\,
	datac => \register_15|data_out\(9),
	datad => \register_14|data_out\(9),
	combout => \read_mux_2|Mux22~18_combout\);

-- Location: LCFF_X21_Y9_N5
\register_2|data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(9),
	sload => VCC,
	ena => \decoder|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_2|data_out\(9));

-- Location: LCFF_X21_Y9_N7
\register_0|data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(9),
	sload => VCC,
	ena => \decoder|Ram0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_0|data_out\(9));

-- Location: LCCOMB_X21_Y9_N6
\read_mux_2|Mux22~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux22~14_combout\ = (\read_reg_2~combout\(0) & (((\read_reg_2~combout\(1))))) # (!\read_reg_2~combout\(0) & ((\read_reg_2~combout\(1) & (\register_2|data_out\(9))) # (!\read_reg_2~combout\(1) & ((\register_0|data_out\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(0),
	datab => \register_2|data_out\(9),
	datac => \register_0|data_out\(9),
	datad => \read_reg_2~combout\(1),
	combout => \read_mux_2|Mux22~14_combout\);

-- Location: LCFF_X24_Y9_N13
\register_3|data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(9),
	sload => VCC,
	ena => \decoder|Ram0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_3|data_out\(9));

-- Location: LCFF_X24_Y9_N11
\register_1|data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(9),
	sload => VCC,
	ena => \decoder|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_1|data_out\(9));

-- Location: LCCOMB_X24_Y9_N12
\read_mux_2|Mux22~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux22~15_combout\ = (\read_reg_2~combout\(0) & ((\read_mux_2|Mux22~14_combout\ & (\register_3|data_out\(9))) # (!\read_mux_2|Mux22~14_combout\ & ((\register_1|data_out\(9)))))) # (!\read_reg_2~combout\(0) & (\read_mux_2|Mux22~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(0),
	datab => \read_mux_2|Mux22~14_combout\,
	datac => \register_3|data_out\(9),
	datad => \register_1|data_out\(9),
	combout => \read_mux_2|Mux22~15_combout\);

-- Location: LCFF_X19_Y12_N29
\register_9|data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(9),
	sload => VCC,
	ena => \decoder|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_9|data_out\(9));

-- Location: LCFF_X19_Y12_N31
\register_11|data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(9),
	sload => VCC,
	ena => \decoder|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_11|data_out\(9));

-- Location: LCFF_X9_Y6_N23
\register_10|data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(9),
	sload => VCC,
	ena => \decoder|Ram0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_10|data_out\(9));

-- Location: LCFF_X9_Y6_N25
\register_8|data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(9),
	sload => VCC,
	ena => \decoder|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_8|data_out\(9));

-- Location: LCCOMB_X9_Y6_N24
\read_mux_2|Mux22~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux22~12_combout\ = (\read_reg_2~combout\(1) & ((\register_10|data_out\(9)) # ((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & (((\register_8|data_out\(9) & !\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \register_10|data_out\(9),
	datac => \register_8|data_out\(9),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux22~12_combout\);

-- Location: LCCOMB_X19_Y12_N30
\read_mux_2|Mux22~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux22~13_combout\ = (\read_reg_2~combout\(0) & ((\read_mux_2|Mux22~12_combout\ & ((\register_11|data_out\(9)))) # (!\read_mux_2|Mux22~12_combout\ & (\register_9|data_out\(9))))) # (!\read_reg_2~combout\(0) & 
-- (((\read_mux_2|Mux22~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(0),
	datab => \register_9|data_out\(9),
	datac => \register_11|data_out\(9),
	datad => \read_mux_2|Mux22~12_combout\,
	combout => \read_mux_2|Mux22~13_combout\);

-- Location: LCCOMB_X19_Y12_N8
\read_mux_2|Mux22~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux22~16_combout\ = (\read_reg_2~combout\(2) & (((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & ((\read_reg_2~combout\(3) & ((\read_mux_2|Mux22~13_combout\))) # (!\read_reg_2~combout\(3) & (\read_mux_2|Mux22~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \read_mux_2|Mux22~15_combout\,
	datac => \read_reg_2~combout\(3),
	datad => \read_mux_2|Mux22~13_combout\,
	combout => \read_mux_2|Mux22~16_combout\);

-- Location: LCCOMB_X15_Y12_N22
\read_mux_2|Mux22~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux22~11_combout\ = (\read_mux_2|Mux22~10_combout\ & (((\register_7|data_out\(9))) # (!\read_reg_2~combout\(1)))) # (!\read_mux_2|Mux22~10_combout\ & (\read_reg_2~combout\(1) & ((\register_6|data_out\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux22~10_combout\,
	datab => \read_reg_2~combout\(1),
	datac => \register_7|data_out\(9),
	datad => \register_6|data_out\(9),
	combout => \read_mux_2|Mux22~11_combout\);

-- Location: LCCOMB_X19_Y12_N26
\read_mux_2|Mux22~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux22~19_combout\ = (\read_reg_2~combout\(2) & ((\read_mux_2|Mux22~16_combout\ & (\read_mux_2|Mux22~18_combout\)) # (!\read_mux_2|Mux22~16_combout\ & ((\read_mux_2|Mux22~11_combout\))))) # (!\read_reg_2~combout\(2) & 
-- (((\read_mux_2|Mux22~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \read_mux_2|Mux22~18_combout\,
	datac => \read_mux_2|Mux22~16_combout\,
	datad => \read_mux_2|Mux22~11_combout\,
	combout => \read_mux_2|Mux22~19_combout\);

-- Location: LCFF_X19_Y4_N11
\register_30|data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(9),
	sload => VCC,
	ena => \decoder|Ram0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_30|data_out\(9));

-- Location: LCFF_X19_Y2_N17
\register_26|data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(9),
	sload => VCC,
	ena => \decoder|Ram0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_26|data_out\(9));

-- Location: LCCOMB_X19_Y4_N10
\read_mux_2|Mux22~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux22~3_combout\ = (\read_mux_2|Mux22~2_combout\ & (((\register_30|data_out\(9))) # (!\read_reg_2~combout\(3)))) # (!\read_mux_2|Mux22~2_combout\ & (\read_reg_2~combout\(3) & ((\register_26|data_out\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux22~2_combout\,
	datab => \read_reg_2~combout\(3),
	datac => \register_30|data_out\(9),
	datad => \register_26|data_out\(9),
	combout => \read_mux_2|Mux22~3_combout\);

-- Location: LCCOMB_X15_Y7_N30
\read_mux_2|Mux22~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux22~6_combout\ = (\read_reg_2~combout\(1) & (((\read_mux_2|Mux22~3_combout\) # (\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & (\read_mux_2|Mux22~5_combout\ & ((!\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux22~5_combout\,
	datab => \read_mux_2|Mux22~3_combout\,
	datac => \read_reg_2~combout\(1),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux22~6_combout\);

-- Location: LCFF_X13_Y8_N13
\register_29|data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(9),
	sload => VCC,
	ena => \decoder|Ram0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_29|data_out\(9));

-- Location: LCFF_X13_Y8_N11
\register_21|data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(9),
	sload => VCC,
	ena => \decoder|Ram0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_21|data_out\(9));

-- Location: LCCOMB_X13_Y8_N12
\read_mux_2|Mux22~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux22~1_combout\ = (\read_mux_2|Mux22~0_combout\ & (((\register_29|data_out\(9))) # (!\read_reg_2~combout\(2)))) # (!\read_mux_2|Mux22~0_combout\ & (\read_reg_2~combout\(2) & ((\register_21|data_out\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux22~0_combout\,
	datab => \read_reg_2~combout\(2),
	datac => \register_29|data_out\(9),
	datad => \register_21|data_out\(9),
	combout => \read_mux_2|Mux22~1_combout\);

-- Location: LCCOMB_X19_Y12_N22
\read_mux_2|Mux22~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux22~9_combout\ = (\read_mux_2|Mux22~6_combout\ & ((\read_mux_2|Mux22~8_combout\) # ((!\read_reg_2~combout\(0))))) # (!\read_mux_2|Mux22~6_combout\ & (((\read_reg_2~combout\(0) & \read_mux_2|Mux22~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux22~8_combout\,
	datab => \read_mux_2|Mux22~6_combout\,
	datac => \read_reg_2~combout\(0),
	datad => \read_mux_2|Mux22~1_combout\,
	combout => \read_mux_2|Mux22~9_combout\);

-- Location: LCCOMB_X19_Y12_N20
\read_mux_2|Mux22~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux22~20_combout\ = (\read_reg_2~combout\(4) & ((\read_mux_2|Mux22~9_combout\))) # (!\read_reg_2~combout\(4) & (\read_mux_2|Mux22~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \read_mux_2|Mux22~19_combout\,
	datac => \read_reg_2~combout\(4),
	datad => \read_mux_2|Mux22~9_combout\,
	combout => \read_mux_2|Mux22~20_combout\);

-- Location: LCFF_X14_Y7_N19
\register_15|data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(10),
	sload => VCC,
	ena => \decoder|Ram0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_15|data_out\(10));

-- Location: LCFF_X14_Y7_N9
\register_13|data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(10),
	sload => VCC,
	ena => \decoder|Ram0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_13|data_out\(10));

-- Location: LCCOMB_X14_Y7_N18
\read_mux_2|Mux21~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux21~18_combout\ = (\read_mux_2|Mux21~17_combout\ & (((\register_15|data_out\(10))) # (!\read_reg_2~combout\(0)))) # (!\read_mux_2|Mux21~17_combout\ & (\read_reg_2~combout\(0) & ((\register_13|data_out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux21~17_combout\,
	datab => \read_reg_2~combout\(0),
	datac => \register_15|data_out\(10),
	datad => \register_13|data_out\(10),
	combout => \read_mux_2|Mux21~18_combout\);

-- Location: LCCOMB_X24_Y5_N10
\read_mux_2|Mux21~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux21~10_combout\ = (\read_reg_2~combout\(1) & (\read_reg_2~combout\(0))) # (!\read_reg_2~combout\(1) & ((\read_reg_2~combout\(0) & ((\register_9|data_out\(10)))) # (!\read_reg_2~combout\(0) & (\register_8|data_out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \read_reg_2~combout\(0),
	datac => \register_8|data_out\(10),
	datad => \register_9|data_out\(10),
	combout => \read_mux_2|Mux21~10_combout\);

-- Location: LCCOMB_X24_Y7_N18
\read_mux_2|Mux21~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux21~11_combout\ = (\read_reg_2~combout\(1) & ((\read_mux_2|Mux21~10_combout\ & ((\register_11|data_out\(10)))) # (!\read_mux_2|Mux21~10_combout\ & (\register_10|data_out\(10))))) # (!\read_reg_2~combout\(1) & 
-- (((\read_mux_2|Mux21~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \register_10|data_out\(10),
	datac => \register_11|data_out\(10),
	datad => \read_mux_2|Mux21~10_combout\,
	combout => \read_mux_2|Mux21~11_combout\);

-- Location: LCCOMB_X15_Y7_N20
\read_mux_2|Mux21~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux21~19_combout\ = (\read_mux_2|Mux21~16_combout\ & (((\read_mux_2|Mux21~18_combout\)) # (!\read_reg_2~combout\(3)))) # (!\read_mux_2|Mux21~16_combout\ & (\read_reg_2~combout\(3) & ((\read_mux_2|Mux21~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux21~16_combout\,
	datab => \read_reg_2~combout\(3),
	datac => \read_mux_2|Mux21~18_combout\,
	datad => \read_mux_2|Mux21~11_combout\,
	combout => \read_mux_2|Mux21~19_combout\);

-- Location: LCFF_X17_Y4_N31
\register_22|data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(10),
	sload => VCC,
	ena => \decoder|Ram0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_22|data_out\(10));

-- Location: LCFF_X17_Y4_N1
\register_30|data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(10),
	sload => VCC,
	ena => \decoder|Ram0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_30|data_out\(10));

-- Location: LCCOMB_X17_Y4_N0
\read_mux_2|Mux21~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux21~1_combout\ = (\read_mux_2|Mux21~0_combout\ & (((\register_30|data_out\(10)) # (!\read_reg_2~combout\(2))))) # (!\read_mux_2|Mux21~0_combout\ & (\register_22|data_out\(10) & ((\read_reg_2~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux21~0_combout\,
	datab => \register_22|data_out\(10),
	datac => \register_30|data_out\(10),
	datad => \read_reg_2~combout\(2),
	combout => \read_mux_2|Mux21~1_combout\);

-- Location: LCFF_X21_Y12_N19
\register_19|data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(10),
	sload => VCC,
	ena => \decoder|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_19|data_out\(10));

-- Location: LCFF_X20_Y12_N17
\register_23|data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(10),
	sload => VCC,
	ena => \decoder|Ram0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_23|data_out\(10));

-- Location: LCCOMB_X21_Y12_N18
\read_mux_2|Mux21~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux21~7_combout\ = (\read_reg_2~combout\(3) & (\read_reg_2~combout\(2))) # (!\read_reg_2~combout\(3) & ((\read_reg_2~combout\(2) & ((\register_23|data_out\(10)))) # (!\read_reg_2~combout\(2) & (\register_19|data_out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(3),
	datab => \read_reg_2~combout\(2),
	datac => \register_19|data_out\(10),
	datad => \register_23|data_out\(10),
	combout => \read_mux_2|Mux21~7_combout\);

-- Location: LCCOMB_X20_Y12_N18
\read_mux_2|Mux21~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux21~8_combout\ = (\read_reg_2~combout\(3) & ((\read_mux_2|Mux21~7_combout\ & ((\register_31|data_out\(10)))) # (!\read_mux_2|Mux21~7_combout\ & (\register_27|data_out\(10))))) # (!\read_reg_2~combout\(3) & (((\read_mux_2|Mux21~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_27|data_out\(10),
	datab => \read_reg_2~combout\(3),
	datac => \register_31|data_out\(10),
	datad => \read_mux_2|Mux21~7_combout\,
	combout => \read_mux_2|Mux21~8_combout\);

-- Location: LCCOMB_X15_Y7_N26
\read_mux_2|Mux21~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux21~9_combout\ = (\read_mux_2|Mux21~6_combout\ & (((\read_mux_2|Mux21~8_combout\) # (!\read_reg_2~combout\(1))))) # (!\read_mux_2|Mux21~6_combout\ & (\read_mux_2|Mux21~1_combout\ & (\read_reg_2~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux21~6_combout\,
	datab => \read_mux_2|Mux21~1_combout\,
	datac => \read_reg_2~combout\(1),
	datad => \read_mux_2|Mux21~8_combout\,
	combout => \read_mux_2|Mux21~9_combout\);

-- Location: LCCOMB_X15_Y7_N22
\read_mux_2|Mux21~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux21~20_combout\ = (\read_reg_2~combout\(4) & ((\read_mux_2|Mux21~9_combout\))) # (!\read_reg_2~combout\(4) & (\read_mux_2|Mux21~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux21~19_combout\,
	datac => \read_reg_2~combout\(4),
	datad => \read_mux_2|Mux21~9_combout\,
	combout => \read_mux_2|Mux21~20_combout\);

-- Location: LCCOMB_X14_Y12_N18
\read_mux_2|Mux20~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux20~10_combout\ = (\read_reg_2~combout\(1) & (((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & ((\read_reg_2~combout\(0) & (\register_5|data_out\(11))) # (!\read_reg_2~combout\(0) & ((\register_4|data_out\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_5|data_out\(11),
	datab => \read_reg_2~combout\(1),
	datac => \register_4|data_out\(11),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux20~10_combout\);

-- Location: LCCOMB_X15_Y12_N18
\read_mux_2|Mux20~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux20~11_combout\ = (\read_reg_2~combout\(1) & ((\read_mux_2|Mux20~10_combout\ & ((\register_7|data_out\(11)))) # (!\read_mux_2|Mux20~10_combout\ & (\register_6|data_out\(11))))) # (!\read_reg_2~combout\(1) & 
-- (((\read_mux_2|Mux20~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \register_6|data_out\(11),
	datac => \register_7|data_out\(11),
	datad => \read_mux_2|Mux20~10_combout\,
	combout => \read_mux_2|Mux20~11_combout\);

-- Location: LCCOMB_X17_Y9_N28
\read_mux_2|Mux20~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux20~15_combout\ = (\read_mux_2|Mux20~14_combout\ & (((\register_3|data_out\(11)) # (!\read_reg_2~combout\(0))))) # (!\read_mux_2|Mux20~14_combout\ & (\register_1|data_out\(11) & ((\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux20~14_combout\,
	datab => \register_1|data_out\(11),
	datac => \register_3|data_out\(11),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux20~15_combout\);

-- Location: LCFF_X10_Y7_N19
\register_8|data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(11),
	sload => VCC,
	ena => \decoder|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_8|data_out\(11));

-- Location: LCCOMB_X10_Y7_N18
\read_mux_2|Mux20~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux20~12_combout\ = (\read_reg_2~combout\(1) & ((\register_10|data_out\(11)) # ((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & (((\register_8|data_out\(11) & !\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_10|data_out\(11),
	datab => \read_reg_2~combout\(1),
	datac => \register_8|data_out\(11),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux20~12_combout\);

-- Location: LCFF_X13_Y7_N9
\register_11|data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(11),
	sload => VCC,
	ena => \decoder|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_11|data_out\(11));

-- Location: LCFF_X13_Y7_N31
\register_9|data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(11),
	sload => VCC,
	ena => \decoder|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_9|data_out\(11));

-- Location: LCCOMB_X13_Y7_N8
\read_mux_2|Mux20~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux20~13_combout\ = (\read_reg_2~combout\(0) & ((\read_mux_2|Mux20~12_combout\ & (\register_11|data_out\(11))) # (!\read_mux_2|Mux20~12_combout\ & ((\register_9|data_out\(11)))))) # (!\read_reg_2~combout\(0) & (\read_mux_2|Mux20~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(0),
	datab => \read_mux_2|Mux20~12_combout\,
	datac => \register_11|data_out\(11),
	datad => \register_9|data_out\(11),
	combout => \read_mux_2|Mux20~13_combout\);

-- Location: LCCOMB_X17_Y11_N8
\read_mux_2|Mux20~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux20~16_combout\ = (\read_reg_2~combout\(2) & (((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & ((\read_reg_2~combout\(3) & ((\read_mux_2|Mux20~13_combout\))) # (!\read_reg_2~combout\(3) & (\read_mux_2|Mux20~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \read_mux_2|Mux20~15_combout\,
	datac => \read_mux_2|Mux20~13_combout\,
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux20~16_combout\);

-- Location: LCCOMB_X17_Y11_N2
\read_mux_2|Mux20~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux20~19_combout\ = (\read_mux_2|Mux20~16_combout\ & ((\read_mux_2|Mux20~18_combout\) # ((!\read_reg_2~combout\(2))))) # (!\read_mux_2|Mux20~16_combout\ & (((\read_mux_2|Mux20~11_combout\ & \read_reg_2~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux20~18_combout\,
	datab => \read_mux_2|Mux20~11_combout\,
	datac => \read_mux_2|Mux20~16_combout\,
	datad => \read_reg_2~combout\(2),
	combout => \read_mux_2|Mux20~19_combout\);

-- Location: LCFF_X21_Y12_N23
\register_19|data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(11),
	sload => VCC,
	ena => \decoder|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_19|data_out\(11));

-- Location: LCFF_X21_Y12_N29
\register_27|data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(11),
	sload => VCC,
	ena => \decoder|Ram0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_27|data_out\(11));

-- Location: LCCOMB_X21_Y12_N22
\read_mux_2|Mux20~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux20~7_combout\ = (\read_reg_2~combout\(3) & ((\read_reg_2~combout\(2)) # ((\register_27|data_out\(11))))) # (!\read_reg_2~combout\(3) & (!\read_reg_2~combout\(2) & (\register_19|data_out\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(3),
	datab => \read_reg_2~combout\(2),
	datac => \register_19|data_out\(11),
	datad => \register_27|data_out\(11),
	combout => \read_mux_2|Mux20~7_combout\);

-- Location: LCCOMB_X18_Y12_N18
\read_mux_2|Mux20~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux20~8_combout\ = (\read_mux_2|Mux20~7_combout\ & (((\register_31|data_out\(11)) # (!\read_reg_2~combout\(2))))) # (!\read_mux_2|Mux20~7_combout\ & (\register_23|data_out\(11) & ((\read_reg_2~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_23|data_out\(11),
	datab => \read_mux_2|Mux20~7_combout\,
	datac => \register_31|data_out\(11),
	datad => \read_reg_2~combout\(2),
	combout => \read_mux_2|Mux20~8_combout\);

-- Location: LCFF_X12_Y8_N23
\register_25|data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(11),
	sload => VCC,
	ena => \decoder|Ram0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_25|data_out\(11));

-- Location: LCFF_X12_Y8_N17
\register_17|data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(11),
	sload => VCC,
	ena => \decoder|Ram0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_17|data_out\(11));

-- Location: LCCOMB_X12_Y8_N16
\read_mux_2|Mux20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux20~0_combout\ = (\read_reg_2~combout\(2) & (((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & ((\read_reg_2~combout\(3) & (\register_25|data_out\(11))) # (!\read_reg_2~combout\(3) & ((\register_17|data_out\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \register_25|data_out\(11),
	datac => \register_17|data_out\(11),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux20~0_combout\);

-- Location: LCFF_X13_Y8_N1
\register_29|data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(11),
	sload => VCC,
	ena => \decoder|Ram0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_29|data_out\(11));

-- Location: LCFF_X13_Y8_N31
\register_21|data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(11),
	sload => VCC,
	ena => \decoder|Ram0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_21|data_out\(11));

-- Location: LCCOMB_X13_Y8_N0
\read_mux_2|Mux20~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux20~1_combout\ = (\read_reg_2~combout\(2) & ((\read_mux_2|Mux20~0_combout\ & (\register_29|data_out\(11))) # (!\read_mux_2|Mux20~0_combout\ & ((\register_21|data_out\(11)))))) # (!\read_reg_2~combout\(2) & (\read_mux_2|Mux20~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \read_mux_2|Mux20~0_combout\,
	datac => \register_29|data_out\(11),
	datad => \register_21|data_out\(11),
	combout => \read_mux_2|Mux20~1_combout\);

-- Location: LCCOMB_X17_Y11_N22
\read_mux_2|Mux20~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux20~9_combout\ = (\read_mux_2|Mux20~6_combout\ & ((\read_mux_2|Mux20~8_combout\) # ((!\read_reg_2~combout\(0))))) # (!\read_mux_2|Mux20~6_combout\ & (((\read_mux_2|Mux20~1_combout\ & \read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux20~6_combout\,
	datab => \read_mux_2|Mux20~8_combout\,
	datac => \read_mux_2|Mux20~1_combout\,
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux20~9_combout\);

-- Location: LCCOMB_X17_Y11_N20
\read_mux_2|Mux20~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux20~20_combout\ = (\read_reg_2~combout\(4) & ((\read_mux_2|Mux20~9_combout\))) # (!\read_reg_2~combout\(4) & (\read_mux_2|Mux20~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \read_mux_2|Mux20~19_combout\,
	datac => \read_mux_2|Mux20~9_combout\,
	datad => \read_reg_2~combout\(4),
	combout => \read_mux_2|Mux20~20_combout\);

-- Location: LCFF_X21_Y7_N15
\register_16|data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(12),
	sload => VCC,
	ena => \decoder|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_16|data_out\(12));

-- Location: LCCOMB_X21_Y7_N14
\read_mux_2|Mux19~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux19~4_combout\ = (\read_reg_2~combout\(3) & ((\read_reg_2~combout\(2)) # ((\register_24|data_out\(12))))) # (!\read_reg_2~combout\(3) & (!\read_reg_2~combout\(2) & (\register_16|data_out\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(3),
	datab => \read_reg_2~combout\(2),
	datac => \register_16|data_out\(12),
	datad => \register_24|data_out\(12),
	combout => \read_mux_2|Mux19~4_combout\);

-- Location: LCCOMB_X22_Y7_N30
\read_mux_2|Mux19~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux19~5_combout\ = (\read_reg_2~combout\(2) & ((\read_mux_2|Mux19~4_combout\ & ((\register_28|data_out\(12)))) # (!\read_mux_2|Mux19~4_combout\ & (\register_20|data_out\(12))))) # (!\read_reg_2~combout\(2) & (((\read_mux_2|Mux19~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_20|data_out\(12),
	datab => \read_reg_2~combout\(2),
	datac => \register_28|data_out\(12),
	datad => \read_mux_2|Mux19~4_combout\,
	combout => \read_mux_2|Mux19~5_combout\);

-- Location: LCFF_X12_Y8_N19
\register_25|data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(12),
	sload => VCC,
	ena => \decoder|Ram0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_25|data_out\(12));

-- Location: LCFF_X12_Y3_N23
\register_29|data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(12),
	sload => VCC,
	ena => \decoder|Ram0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_29|data_out\(12));

-- Location: LCCOMB_X12_Y3_N22
\read_mux_2|Mux19~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux19~3_combout\ = (\read_mux_2|Mux19~2_combout\ & (((\register_29|data_out\(12)) # (!\read_reg_2~combout\(3))))) # (!\read_mux_2|Mux19~2_combout\ & (\register_25|data_out\(12) & ((\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux19~2_combout\,
	datab => \register_25|data_out\(12),
	datac => \register_29|data_out\(12),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux19~3_combout\);

-- Location: LCCOMB_X20_Y11_N30
\read_mux_2|Mux19~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux19~6_combout\ = (\read_reg_2~combout\(1) & (((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & ((\read_reg_2~combout\(0) & ((\read_mux_2|Mux19~3_combout\))) # (!\read_reg_2~combout\(0) & (\read_mux_2|Mux19~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \read_mux_2|Mux19~5_combout\,
	datac => \read_mux_2|Mux19~3_combout\,
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux19~6_combout\);

-- Location: LCFF_X17_Y4_N5
\register_30|data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(12),
	sload => VCC,
	ena => \decoder|Ram0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_30|data_out\(12));

-- Location: LCFF_X17_Y4_N11
\register_22|data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(12),
	sload => VCC,
	ena => \decoder|Ram0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_22|data_out\(12));

-- Location: LCCOMB_X17_Y4_N4
\read_mux_2|Mux19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux19~1_combout\ = (\read_mux_2|Mux19~0_combout\ & (((\register_30|data_out\(12))) # (!\read_reg_2~combout\(2)))) # (!\read_mux_2|Mux19~0_combout\ & (\read_reg_2~combout\(2) & ((\register_22|data_out\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux19~0_combout\,
	datab => \read_reg_2~combout\(2),
	datac => \register_30|data_out\(12),
	datad => \register_22|data_out\(12),
	combout => \read_mux_2|Mux19~1_combout\);

-- Location: LCCOMB_X20_Y11_N8
\read_mux_2|Mux19~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux19~9_combout\ = (\read_mux_2|Mux19~6_combout\ & ((\read_mux_2|Mux19~8_combout\) # ((!\read_reg_2~combout\(1))))) # (!\read_mux_2|Mux19~6_combout\ & (((\read_mux_2|Mux19~1_combout\ & \read_reg_2~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux19~8_combout\,
	datab => \read_mux_2|Mux19~6_combout\,
	datac => \read_mux_2|Mux19~1_combout\,
	datad => \read_reg_2~combout\(1),
	combout => \read_mux_2|Mux19~9_combout\);

-- Location: LCFF_X14_Y7_N7
\register_15|data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(12),
	sload => VCC,
	ena => \decoder|Ram0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_15|data_out\(12));

-- Location: LCCOMB_X14_Y7_N6
\read_mux_2|Mux19~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux19~18_combout\ = (\read_mux_2|Mux19~17_combout\ & (((\register_15|data_out\(12))) # (!\read_reg_2~combout\(0)))) # (!\read_mux_2|Mux19~17_combout\ & (\read_reg_2~combout\(0) & ((\register_13|data_out\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux19~17_combout\,
	datab => \read_reg_2~combout\(0),
	datac => \register_15|data_out\(12),
	datad => \register_13|data_out\(12),
	combout => \read_mux_2|Mux19~18_combout\);

-- Location: LCFF_X24_Y8_N31
\register_2|data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(12),
	sload => VCC,
	ena => \decoder|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_2|data_out\(12));

-- Location: LCFF_X24_Y8_N25
\register_3|data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(12),
	sload => VCC,
	ena => \decoder|Ram0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_3|data_out\(12));

-- Location: LCFF_X25_Y9_N17
\register_0|data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(12),
	sload => VCC,
	ena => \decoder|Ram0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_0|data_out\(12));

-- Location: LCFF_X25_Y8_N5
\register_1|data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(12),
	sload => VCC,
	ena => \decoder|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_1|data_out\(12));

-- Location: LCCOMB_X25_Y9_N16
\read_mux_2|Mux19~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux19~14_combout\ = (\read_reg_2~combout\(0) & ((\read_reg_2~combout\(1)) # ((\register_1|data_out\(12))))) # (!\read_reg_2~combout\(0) & (!\read_reg_2~combout\(1) & (\register_0|data_out\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(0),
	datab => \read_reg_2~combout\(1),
	datac => \register_0|data_out\(12),
	datad => \register_1|data_out\(12),
	combout => \read_mux_2|Mux19~14_combout\);

-- Location: LCCOMB_X24_Y8_N24
\read_mux_2|Mux19~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux19~15_combout\ = (\read_reg_2~combout\(1) & ((\read_mux_2|Mux19~14_combout\ & ((\register_3|data_out\(12)))) # (!\read_mux_2|Mux19~14_combout\ & (\register_2|data_out\(12))))) # (!\read_reg_2~combout\(1) & 
-- (((\read_mux_2|Mux19~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \register_2|data_out\(12),
	datac => \register_3|data_out\(12),
	datad => \read_mux_2|Mux19~14_combout\,
	combout => \read_mux_2|Mux19~15_combout\);

-- Location: LCCOMB_X20_Y11_N18
\read_mux_2|Mux19~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux19~16_combout\ = (\read_reg_2~combout\(3) & (((\read_reg_2~combout\(2))))) # (!\read_reg_2~combout\(3) & ((\read_reg_2~combout\(2) & (\read_mux_2|Mux19~13_combout\)) # (!\read_reg_2~combout\(2) & ((\read_mux_2|Mux19~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux19~13_combout\,
	datab => \read_reg_2~combout\(3),
	datac => \read_reg_2~combout\(2),
	datad => \read_mux_2|Mux19~15_combout\,
	combout => \read_mux_2|Mux19~16_combout\);

-- Location: LCCOMB_X20_Y11_N12
\read_mux_2|Mux19~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux19~19_combout\ = (\read_reg_2~combout\(3) & ((\read_mux_2|Mux19~16_combout\ & ((\read_mux_2|Mux19~18_combout\))) # (!\read_mux_2|Mux19~16_combout\ & (\read_mux_2|Mux19~11_combout\)))) # (!\read_reg_2~combout\(3) & 
-- (((\read_mux_2|Mux19~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux19~11_combout\,
	datab => \read_mux_2|Mux19~18_combout\,
	datac => \read_reg_2~combout\(3),
	datad => \read_mux_2|Mux19~16_combout\,
	combout => \read_mux_2|Mux19~19_combout\);

-- Location: LCCOMB_X20_Y11_N22
\read_mux_2|Mux19~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux19~20_combout\ = (\read_reg_2~combout\(4) & (\read_mux_2|Mux19~9_combout\)) # (!\read_reg_2~combout\(4) & ((\read_mux_2|Mux19~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \read_mux_2|Mux19~9_combout\,
	datac => \read_reg_2~combout\(4),
	datad => \read_mux_2|Mux19~19_combout\,
	combout => \read_mux_2|Mux19~20_combout\);

-- Location: LCCOMB_X19_Y10_N18
\read_mux_2|Mux18~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux18~7_combout\ = (\read_reg_2~combout\(2) & (\read_reg_2~combout\(3))) # (!\read_reg_2~combout\(2) & ((\read_reg_2~combout\(3) & ((\register_27|data_out\(13)))) # (!\read_reg_2~combout\(3) & (\register_19|data_out\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \read_reg_2~combout\(3),
	datac => \register_19|data_out\(13),
	datad => \register_27|data_out\(13),
	combout => \read_mux_2|Mux18~7_combout\);

-- Location: LCCOMB_X18_Y12_N30
\read_mux_2|Mux18~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux18~8_combout\ = (\read_reg_2~combout\(2) & ((\read_mux_2|Mux18~7_combout\ & ((\register_31|data_out\(13)))) # (!\read_mux_2|Mux18~7_combout\ & (\register_23|data_out\(13))))) # (!\read_reg_2~combout\(2) & (((\read_mux_2|Mux18~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \register_23|data_out\(13),
	datac => \register_31|data_out\(13),
	datad => \read_mux_2|Mux18~7_combout\,
	combout => \read_mux_2|Mux18~8_combout\);

-- Location: LCFF_X13_Y8_N29
\register_29|data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(13),
	sload => VCC,
	ena => \decoder|Ram0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_29|data_out\(13));

-- Location: LCFF_X13_Y8_N3
\register_21|data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(13),
	sload => VCC,
	ena => \decoder|Ram0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_21|data_out\(13));

-- Location: LCCOMB_X13_Y8_N28
\read_mux_2|Mux18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux18~1_combout\ = (\read_mux_2|Mux18~0_combout\ & (((\register_29|data_out\(13))) # (!\read_reg_2~combout\(2)))) # (!\read_mux_2|Mux18~0_combout\ & (\read_reg_2~combout\(2) & ((\register_21|data_out\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux18~0_combout\,
	datab => \read_reg_2~combout\(2),
	datac => \register_29|data_out\(13),
	datad => \register_21|data_out\(13),
	combout => \read_mux_2|Mux18~1_combout\);

-- Location: LCCOMB_X17_Y10_N12
\read_mux_2|Mux18~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux18~9_combout\ = (\read_mux_2|Mux18~6_combout\ & ((\read_mux_2|Mux18~8_combout\) # ((!\read_reg_2~combout\(0))))) # (!\read_mux_2|Mux18~6_combout\ & (((\read_mux_2|Mux18~1_combout\ & \read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux18~6_combout\,
	datab => \read_mux_2|Mux18~8_combout\,
	datac => \read_mux_2|Mux18~1_combout\,
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux18~9_combout\);

-- Location: LCFF_X18_Y10_N3
\register_12|data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(13),
	sload => VCC,
	ena => \decoder|Ram0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_12|data_out\(13));

-- Location: LCCOMB_X18_Y10_N2
\read_mux_2|Mux18~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux18~17_combout\ = (\read_reg_2~combout\(0) & ((\register_13|data_out\(13)) # ((\read_reg_2~combout\(1))))) # (!\read_reg_2~combout\(0) & (((\register_12|data_out\(13) & !\read_reg_2~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_13|data_out\(13),
	datab => \read_reg_2~combout\(0),
	datac => \register_12|data_out\(13),
	datad => \read_reg_2~combout\(1),
	combout => \read_mux_2|Mux18~17_combout\);

-- Location: LCCOMB_X14_Y13_N26
\read_mux_2|Mux18~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux18~18_combout\ = (\read_mux_2|Mux18~17_combout\ & (((\register_15|data_out\(13)) # (!\read_reg_2~combout\(1))))) # (!\read_mux_2|Mux18~17_combout\ & (\register_14|data_out\(13) & ((\read_reg_2~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_14|data_out\(13),
	datab => \read_mux_2|Mux18~17_combout\,
	datac => \register_15|data_out\(13),
	datad => \read_reg_2~combout\(1),
	combout => \read_mux_2|Mux18~18_combout\);

-- Location: LCFF_X22_Y9_N29
\register_1|data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(13),
	sload => VCC,
	ena => \decoder|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_1|data_out\(13));

-- Location: LCFF_X22_Y9_N7
\register_3|data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(13),
	sload => VCC,
	ena => \decoder|Ram0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_3|data_out\(13));

-- Location: LCCOMB_X22_Y9_N6
\read_mux_2|Mux18~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux18~15_combout\ = (\read_mux_2|Mux18~14_combout\ & (((\register_3|data_out\(13)) # (!\read_reg_2~combout\(0))))) # (!\read_mux_2|Mux18~14_combout\ & (\register_1|data_out\(13) & ((\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux18~14_combout\,
	datab => \register_1|data_out\(13),
	datac => \register_3|data_out\(13),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux18~15_combout\);

-- Location: LCCOMB_X20_Y11_N0
\read_mux_2|Mux18~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux18~16_combout\ = (\read_reg_2~combout\(3) & ((\read_mux_2|Mux18~13_combout\) # ((\read_reg_2~combout\(2))))) # (!\read_reg_2~combout\(3) & (((!\read_reg_2~combout\(2) & \read_mux_2|Mux18~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux18~13_combout\,
	datab => \read_reg_2~combout\(3),
	datac => \read_reg_2~combout\(2),
	datad => \read_mux_2|Mux18~15_combout\,
	combout => \read_mux_2|Mux18~16_combout\);

-- Location: LCCOMB_X20_Y11_N26
\read_mux_2|Mux18~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux18~19_combout\ = (\read_reg_2~combout\(2) & ((\read_mux_2|Mux18~16_combout\ & ((\read_mux_2|Mux18~18_combout\))) # (!\read_mux_2|Mux18~16_combout\ & (\read_mux_2|Mux18~11_combout\)))) # (!\read_reg_2~combout\(2) & 
-- (((\read_mux_2|Mux18~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux18~11_combout\,
	datab => \read_mux_2|Mux18~18_combout\,
	datac => \read_reg_2~combout\(2),
	datad => \read_mux_2|Mux18~16_combout\,
	combout => \read_mux_2|Mux18~19_combout\);

-- Location: LCCOMB_X17_Y10_N22
\read_mux_2|Mux18~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux18~20_combout\ = (\read_reg_2~combout\(4) & (\read_mux_2|Mux18~9_combout\)) # (!\read_reg_2~combout\(4) & ((\read_mux_2|Mux18~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux18~9_combout\,
	datab => \read_reg_2~combout\(4),
	datad => \read_mux_2|Mux18~19_combout\,
	combout => \read_mux_2|Mux18~20_combout\);

-- Location: LCCOMB_X22_Y7_N26
\read_mux_2|Mux17~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux17~5_combout\ = (\read_mux_2|Mux17~4_combout\ & (((\register_28|data_out\(14)) # (!\read_reg_2~combout\(2))))) # (!\read_mux_2|Mux17~4_combout\ & (\register_20|data_out\(14) & ((\read_reg_2~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux17~4_combout\,
	datab => \register_20|data_out\(14),
	datac => \register_28|data_out\(14),
	datad => \read_reg_2~combout\(2),
	combout => \read_mux_2|Mux17~5_combout\);

-- Location: LCCOMB_X17_Y10_N0
\read_mux_2|Mux17~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux17~6_combout\ = (\read_reg_2~combout\(1) & (((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & ((\read_reg_2~combout\(0) & (\read_mux_2|Mux17~3_combout\)) # (!\read_reg_2~combout\(0) & ((\read_mux_2|Mux17~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux17~3_combout\,
	datab => \read_reg_2~combout\(1),
	datac => \read_mux_2|Mux17~5_combout\,
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux17~6_combout\);

-- Location: LCCOMB_X19_Y10_N12
\read_mux_2|Mux17~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux17~7_combout\ = (\read_reg_2~combout\(3) & (((\read_reg_2~combout\(2))))) # (!\read_reg_2~combout\(3) & ((\read_reg_2~combout\(2) & (\register_23|data_out\(14))) # (!\read_reg_2~combout\(2) & ((\register_19|data_out\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_23|data_out\(14),
	datab => \read_reg_2~combout\(3),
	datac => \register_19|data_out\(14),
	datad => \read_reg_2~combout\(2),
	combout => \read_mux_2|Mux17~7_combout\);

-- Location: LCCOMB_X21_Y10_N22
\read_mux_2|Mux17~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux17~8_combout\ = (\read_reg_2~combout\(3) & ((\read_mux_2|Mux17~7_combout\ & (\register_31|data_out\(14))) # (!\read_mux_2|Mux17~7_combout\ & ((\register_27|data_out\(14)))))) # (!\read_reg_2~combout\(3) & (\read_mux_2|Mux17~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(3),
	datab => \read_mux_2|Mux17~7_combout\,
	datac => \register_31|data_out\(14),
	datad => \register_27|data_out\(14),
	combout => \read_mux_2|Mux17~8_combout\);

-- Location: LCCOMB_X17_Y10_N26
\read_mux_2|Mux17~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux17~9_combout\ = (\read_mux_2|Mux17~6_combout\ & (((\read_mux_2|Mux17~8_combout\) # (!\read_reg_2~combout\(1))))) # (!\read_mux_2|Mux17~6_combout\ & (\read_mux_2|Mux17~1_combout\ & (\read_reg_2~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux17~1_combout\,
	datab => \read_mux_2|Mux17~6_combout\,
	datac => \read_reg_2~combout\(1),
	datad => \read_mux_2|Mux17~8_combout\,
	combout => \read_mux_2|Mux17~9_combout\);

-- Location: LCFF_X17_Y10_N29
\register_15|data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(14),
	sload => VCC,
	ena => \decoder|Ram0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_15|data_out\(14));

-- Location: LCFF_X18_Y10_N25
\register_12|data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(14),
	sload => VCC,
	ena => \decoder|Ram0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_12|data_out\(14));

-- Location: LCCOMB_X18_Y10_N24
\read_mux_2|Mux17~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux17~17_combout\ = (\read_reg_2~combout\(1) & ((\read_reg_2~combout\(0)) # ((\register_14|data_out\(14))))) # (!\read_reg_2~combout\(1) & (!\read_reg_2~combout\(0) & (\register_12|data_out\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \read_reg_2~combout\(0),
	datac => \register_12|data_out\(14),
	datad => \register_14|data_out\(14),
	combout => \read_mux_2|Mux17~17_combout\);

-- Location: LCCOMB_X17_Y10_N28
\read_mux_2|Mux17~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux17~18_combout\ = (\read_reg_2~combout\(0) & ((\read_mux_2|Mux17~17_combout\ & ((\register_15|data_out\(14)))) # (!\read_mux_2|Mux17~17_combout\ & (\register_13|data_out\(14))))) # (!\read_reg_2~combout\(0) & 
-- (((\read_mux_2|Mux17~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(0),
	datab => \register_13|data_out\(14),
	datac => \register_15|data_out\(14),
	datad => \read_mux_2|Mux17~17_combout\,
	combout => \read_mux_2|Mux17~18_combout\);

-- Location: LCCOMB_X10_Y11_N24
\read_mux_2|Mux17~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux17~13_combout\ = (\read_mux_2|Mux17~12_combout\ & (((\register_7|data_out\(14)) # (!\read_reg_2~combout\(0))))) # (!\read_mux_2|Mux17~12_combout\ & (\register_5|data_out\(14) & ((\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux17~12_combout\,
	datab => \register_5|data_out\(14),
	datac => \register_7|data_out\(14),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux17~13_combout\);

-- Location: LCCOMB_X10_Y11_N20
\read_mux_2|Mux17~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux17~16_combout\ = (\read_reg_2~combout\(2) & (((\read_mux_2|Mux17~13_combout\) # (\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & (\read_mux_2|Mux17~15_combout\ & ((!\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux17~15_combout\,
	datab => \read_reg_2~combout\(2),
	datac => \read_mux_2|Mux17~13_combout\,
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux17~16_combout\);

-- Location: LCFF_X24_Y5_N15
\register_8|data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(14),
	sload => VCC,
	ena => \decoder|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_8|data_out\(14));

-- Location: LCFF_X25_Y5_N25
\register_9|data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(14),
	sload => VCC,
	ena => \decoder|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_9|data_out\(14));

-- Location: LCCOMB_X24_Y5_N14
\read_mux_2|Mux17~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux17~10_combout\ = (\read_reg_2~combout\(1) & (\read_reg_2~combout\(0))) # (!\read_reg_2~combout\(1) & ((\read_reg_2~combout\(0) & ((\register_9|data_out\(14)))) # (!\read_reg_2~combout\(0) & (\register_8|data_out\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \read_reg_2~combout\(0),
	datac => \register_8|data_out\(14),
	datad => \register_9|data_out\(14),
	combout => \read_mux_2|Mux17~10_combout\);

-- Location: LCCOMB_X22_Y5_N10
\read_mux_2|Mux17~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux17~11_combout\ = (\read_reg_2~combout\(1) & ((\read_mux_2|Mux17~10_combout\ & (\register_11|data_out\(14))) # (!\read_mux_2|Mux17~10_combout\ & ((\register_10|data_out\(14)))))) # (!\read_reg_2~combout\(1) & (\read_mux_2|Mux17~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \read_mux_2|Mux17~10_combout\,
	datac => \register_11|data_out\(14),
	datad => \register_10|data_out\(14),
	combout => \read_mux_2|Mux17~11_combout\);

-- Location: LCCOMB_X17_Y10_N20
\read_mux_2|Mux17~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux17~19_combout\ = (\read_reg_2~combout\(3) & ((\read_mux_2|Mux17~16_combout\ & (\read_mux_2|Mux17~18_combout\)) # (!\read_mux_2|Mux17~16_combout\ & ((\read_mux_2|Mux17~11_combout\))))) # (!\read_reg_2~combout\(3) & 
-- (((\read_mux_2|Mux17~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(3),
	datab => \read_mux_2|Mux17~18_combout\,
	datac => \read_mux_2|Mux17~16_combout\,
	datad => \read_mux_2|Mux17~11_combout\,
	combout => \read_mux_2|Mux17~19_combout\);

-- Location: LCCOMB_X17_Y10_N6
\read_mux_2|Mux17~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux17~20_combout\ = (\read_reg_2~combout\(4) & (\read_mux_2|Mux17~9_combout\)) # (!\read_reg_2~combout\(4) & ((\read_mux_2|Mux17~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \read_mux_2|Mux17~9_combout\,
	datac => \read_mux_2|Mux17~19_combout\,
	datad => \read_reg_2~combout\(4),
	combout => \read_mux_2|Mux17~20_combout\);

-- Location: LCFF_X17_Y7_N29
\register_24|data_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(15),
	sload => VCC,
	ena => \decoder|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_24|data_out\(15));

-- Location: LCFF_X17_Y7_N23
\register_28|data_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(15),
	sload => VCC,
	ena => \decoder|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_28|data_out\(15));

-- Location: LCFF_X21_Y7_N19
\register_16|data_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(15),
	sload => VCC,
	ena => \decoder|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_16|data_out\(15));

-- Location: LCCOMB_X21_Y7_N18
\read_mux_2|Mux16~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux16~4_combout\ = (\read_reg_2~combout\(2) & ((\register_20|data_out\(15)) # ((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & (((\register_16|data_out\(15) & !\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_20|data_out\(15),
	datab => \read_reg_2~combout\(2),
	datac => \register_16|data_out\(15),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux16~4_combout\);

-- Location: LCCOMB_X17_Y7_N22
\read_mux_2|Mux16~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux16~5_combout\ = (\read_reg_2~combout\(3) & ((\read_mux_2|Mux16~4_combout\ & ((\register_28|data_out\(15)))) # (!\read_mux_2|Mux16~4_combout\ & (\register_24|data_out\(15))))) # (!\read_reg_2~combout\(3) & (((\read_mux_2|Mux16~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(3),
	datab => \register_24|data_out\(15),
	datac => \register_28|data_out\(15),
	datad => \read_mux_2|Mux16~4_combout\,
	combout => \read_mux_2|Mux16~5_combout\);

-- Location: LCCOMB_X14_Y10_N24
\read_mux_2|Mux16~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux16~6_combout\ = (\read_reg_2~combout\(0) & (((\read_reg_2~combout\(1))))) # (!\read_reg_2~combout\(0) & ((\read_reg_2~combout\(1) & (\read_mux_2|Mux16~3_combout\)) # (!\read_reg_2~combout\(1) & ((\read_mux_2|Mux16~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux16~3_combout\,
	datab => \read_reg_2~combout\(0),
	datac => \read_mux_2|Mux16~5_combout\,
	datad => \read_reg_2~combout\(1),
	combout => \read_mux_2|Mux16~6_combout\);

-- Location: LCCOMB_X18_Y12_N10
\read_mux_2|Mux16~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux16~8_combout\ = (\read_mux_2|Mux16~7_combout\ & (((\register_31|data_out\(15)) # (!\read_reg_2~combout\(2))))) # (!\read_mux_2|Mux16~7_combout\ & (\register_23|data_out\(15) & ((\read_reg_2~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux16~7_combout\,
	datab => \register_23|data_out\(15),
	datac => \register_31|data_out\(15),
	datad => \read_reg_2~combout\(2),
	combout => \read_mux_2|Mux16~8_combout\);

-- Location: LCCOMB_X14_Y10_N10
\read_mux_2|Mux16~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux16~9_combout\ = (\read_reg_2~combout\(0) & ((\read_mux_2|Mux16~6_combout\ & ((\read_mux_2|Mux16~8_combout\))) # (!\read_mux_2|Mux16~6_combout\ & (\read_mux_2|Mux16~1_combout\)))) # (!\read_reg_2~combout\(0) & 
-- (((\read_mux_2|Mux16~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux16~1_combout\,
	datab => \read_reg_2~combout\(0),
	datac => \read_mux_2|Mux16~6_combout\,
	datad => \read_mux_2|Mux16~8_combout\,
	combout => \read_mux_2|Mux16~9_combout\);

-- Location: LCFF_X18_Y10_N7
\register_12|data_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(15),
	sload => VCC,
	ena => \decoder|Ram0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_12|data_out\(15));

-- Location: LCCOMB_X18_Y10_N6
\read_mux_2|Mux16~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux16~17_combout\ = (\read_reg_2~combout\(0) & ((\register_13|data_out\(15)) # ((\read_reg_2~combout\(1))))) # (!\read_reg_2~combout\(0) & (((\register_12|data_out\(15) & !\read_reg_2~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_13|data_out\(15),
	datab => \read_reg_2~combout\(0),
	datac => \register_12|data_out\(15),
	datad => \read_reg_2~combout\(1),
	combout => \read_mux_2|Mux16~17_combout\);

-- Location: LCCOMB_X14_Y10_N18
\read_mux_2|Mux16~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux16~18_combout\ = (\read_reg_2~combout\(1) & ((\read_mux_2|Mux16~17_combout\ & ((\register_15|data_out\(15)))) # (!\read_mux_2|Mux16~17_combout\ & (\register_14|data_out\(15))))) # (!\read_reg_2~combout\(1) & 
-- (((\read_mux_2|Mux16~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \register_14|data_out\(15),
	datac => \register_15|data_out\(15),
	datad => \read_mux_2|Mux16~17_combout\,
	combout => \read_mux_2|Mux16~18_combout\);

-- Location: LCFF_X10_Y7_N9
\register_10|data_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(15),
	sload => VCC,
	ena => \decoder|Ram0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_10|data_out\(15));

-- Location: LCFF_X10_Y7_N11
\register_8|data_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(15),
	sload => VCC,
	ena => \decoder|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_8|data_out\(15));

-- Location: LCCOMB_X10_Y7_N10
\read_mux_2|Mux16~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux16~12_combout\ = (\read_reg_2~combout\(1) & ((\register_10|data_out\(15)) # ((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & (((\register_8|data_out\(15) & !\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \register_10|data_out\(15),
	datac => \register_8|data_out\(15),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux16~12_combout\);

-- Location: LCFF_X9_Y7_N15
\register_11|data_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(15),
	sload => VCC,
	ena => \decoder|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_11|data_out\(15));

-- Location: LCCOMB_X9_Y7_N14
\read_mux_2|Mux16~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux16~13_combout\ = (\read_mux_2|Mux16~12_combout\ & (((\register_11|data_out\(15)) # (!\read_reg_2~combout\(0))))) # (!\read_mux_2|Mux16~12_combout\ & (\register_9|data_out\(15) & ((\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_9|data_out\(15),
	datab => \read_mux_2|Mux16~12_combout\,
	datac => \register_11|data_out\(15),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux16~13_combout\);

-- Location: LCFF_X22_Y6_N31
\register_0|data_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(15),
	sload => VCC,
	ena => \decoder|Ram0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_0|data_out\(15));

-- Location: LCCOMB_X22_Y6_N30
\read_mux_2|Mux16~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux16~14_combout\ = (\read_reg_2~combout\(1) & ((\register_2|data_out\(15)) # ((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & (((\register_0|data_out\(15) & !\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_2|data_out\(15),
	datab => \read_reg_2~combout\(1),
	datac => \register_0|data_out\(15),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux16~14_combout\);

-- Location: LCFF_X21_Y6_N31
\register_3|data_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(15),
	sload => VCC,
	ena => \decoder|Ram0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_3|data_out\(15));

-- Location: LCCOMB_X21_Y6_N30
\read_mux_2|Mux16~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux16~15_combout\ = (\read_mux_2|Mux16~14_combout\ & (((\register_3|data_out\(15)) # (!\read_reg_2~combout\(0))))) # (!\read_mux_2|Mux16~14_combout\ & (\register_1|data_out\(15) & ((\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_1|data_out\(15),
	datab => \read_mux_2|Mux16~14_combout\,
	datac => \register_3|data_out\(15),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux16~15_combout\);

-- Location: LCCOMB_X14_Y10_N20
\read_mux_2|Mux16~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux16~16_combout\ = (\read_reg_2~combout\(2) & (((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & ((\read_reg_2~combout\(3) & (\read_mux_2|Mux16~13_combout\)) # (!\read_reg_2~combout\(3) & ((\read_mux_2|Mux16~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \read_mux_2|Mux16~13_combout\,
	datac => \read_mux_2|Mux16~15_combout\,
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux16~16_combout\);

-- Location: LCCOMB_X14_Y12_N22
\read_mux_2|Mux16~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux16~10_combout\ = (\read_reg_2~combout\(1) & (((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & ((\read_reg_2~combout\(0) & (\register_5|data_out\(15))) # (!\read_reg_2~combout\(0) & ((\register_4|data_out\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_5|data_out\(15),
	datab => \read_reg_2~combout\(1),
	datac => \register_4|data_out\(15),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux16~10_combout\);

-- Location: LCCOMB_X14_Y10_N0
\read_mux_2|Mux16~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux16~11_combout\ = (\read_reg_2~combout\(1) & ((\read_mux_2|Mux16~10_combout\ & ((\register_7|data_out\(15)))) # (!\read_mux_2|Mux16~10_combout\ & (\register_6|data_out\(15))))) # (!\read_reg_2~combout\(1) & 
-- (((\read_mux_2|Mux16~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \register_6|data_out\(15),
	datac => \register_7|data_out\(15),
	datad => \read_mux_2|Mux16~10_combout\,
	combout => \read_mux_2|Mux16~11_combout\);

-- Location: LCCOMB_X14_Y10_N22
\read_mux_2|Mux16~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux16~19_combout\ = (\read_reg_2~combout\(2) & ((\read_mux_2|Mux16~16_combout\ & (\read_mux_2|Mux16~18_combout\)) # (!\read_mux_2|Mux16~16_combout\ & ((\read_mux_2|Mux16~11_combout\))))) # (!\read_reg_2~combout\(2) & 
-- (((\read_mux_2|Mux16~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \read_mux_2|Mux16~18_combout\,
	datac => \read_mux_2|Mux16~16_combout\,
	datad => \read_mux_2|Mux16~11_combout\,
	combout => \read_mux_2|Mux16~19_combout\);

-- Location: LCCOMB_X14_Y10_N8
\read_mux_2|Mux16~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux16~20_combout\ = (\read_reg_2~combout\(4) & (\read_mux_2|Mux16~9_combout\)) # (!\read_reg_2~combout\(4) & ((\read_mux_2|Mux16~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux16~9_combout\,
	datab => \read_mux_2|Mux16~19_combout\,
	datac => \read_reg_2~combout\(4),
	combout => \read_mux_2|Mux16~20_combout\);

-- Location: LCCOMB_X22_Y7_N12
\read_mux_2|Mux15~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux15~5_combout\ = (\read_mux_2|Mux15~4_combout\ & (((\register_28|data_out\(16))) # (!\read_reg_2~combout\(2)))) # (!\read_mux_2|Mux15~4_combout\ & (\read_reg_2~combout\(2) & ((\register_20|data_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux15~4_combout\,
	datab => \read_reg_2~combout\(2),
	datac => \register_28|data_out\(16),
	datad => \register_20|data_out\(16),
	combout => \read_mux_2|Mux15~5_combout\);

-- Location: LCFF_X17_Y3_N13
\register_25|data_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(16),
	sload => VCC,
	ena => \decoder|Ram0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_25|data_out\(16));

-- Location: LCFF_X15_Y2_N1
\register_29|data_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(16),
	sload => VCC,
	ena => \decoder|Ram0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_29|data_out\(16));

-- Location: LCCOMB_X15_Y2_N0
\read_mux_2|Mux15~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux15~3_combout\ = (\read_mux_2|Mux15~2_combout\ & (((\register_29|data_out\(16)) # (!\read_reg_2~combout\(3))))) # (!\read_mux_2|Mux15~2_combout\ & (\register_25|data_out\(16) & ((\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux15~2_combout\,
	datab => \register_25|data_out\(16),
	datac => \register_29|data_out\(16),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux15~3_combout\);

-- Location: LCCOMB_X18_Y9_N28
\read_mux_2|Mux15~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux15~6_combout\ = (\read_reg_2~combout\(0) & ((\read_reg_2~combout\(1)) # ((\read_mux_2|Mux15~3_combout\)))) # (!\read_reg_2~combout\(0) & (!\read_reg_2~combout\(1) & (\read_mux_2|Mux15~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(0),
	datab => \read_reg_2~combout\(1),
	datac => \read_mux_2|Mux15~5_combout\,
	datad => \read_mux_2|Mux15~3_combout\,
	combout => \read_mux_2|Mux15~6_combout\);

-- Location: LCCOMB_X19_Y10_N28
\read_mux_2|Mux15~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux15~7_combout\ = (\read_reg_2~combout\(2) & ((\read_reg_2~combout\(3)) # ((\register_23|data_out\(16))))) # (!\read_reg_2~combout\(2) & (!\read_reg_2~combout\(3) & (\register_19|data_out\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \read_reg_2~combout\(3),
	datac => \register_19|data_out\(16),
	datad => \register_23|data_out\(16),
	combout => \read_mux_2|Mux15~7_combout\);

-- Location: LCCOMB_X18_Y13_N16
\read_mux_2|Mux15~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux15~8_combout\ = (\read_reg_2~combout\(3) & ((\read_mux_2|Mux15~7_combout\ & ((\register_31|data_out\(16)))) # (!\read_mux_2|Mux15~7_combout\ & (\register_27|data_out\(16))))) # (!\read_reg_2~combout\(3) & (((\read_mux_2|Mux15~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(3),
	datab => \register_27|data_out\(16),
	datac => \register_31|data_out\(16),
	datad => \read_mux_2|Mux15~7_combout\,
	combout => \read_mux_2|Mux15~8_combout\);

-- Location: LCCOMB_X18_Y9_N6
\read_mux_2|Mux15~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux15~9_combout\ = (\read_mux_2|Mux15~6_combout\ & (((\read_mux_2|Mux15~8_combout\) # (!\read_reg_2~combout\(1))))) # (!\read_mux_2|Mux15~6_combout\ & (\read_mux_2|Mux15~1_combout\ & (\read_reg_2~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux15~1_combout\,
	datab => \read_mux_2|Mux15~6_combout\,
	datac => \read_reg_2~combout\(1),
	datad => \read_mux_2|Mux15~8_combout\,
	combout => \read_mux_2|Mux15~9_combout\);

-- Location: LCCOMB_X14_Y8_N30
\read_mux_2|Mux15~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux15~12_combout\ = (\read_reg_2~combout\(1) & ((\register_6|data_out\(16)) # ((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & (((\register_4|data_out\(16) & !\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \register_6|data_out\(16),
	datac => \register_4|data_out\(16),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux15~12_combout\);

-- Location: LCCOMB_X13_Y6_N16
\read_mux_2|Mux15~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux15~13_combout\ = (\read_mux_2|Mux15~12_combout\ & (((\register_7|data_out\(16)) # (!\read_reg_2~combout\(0))))) # (!\read_mux_2|Mux15~12_combout\ & (\register_5|data_out\(16) & ((\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_5|data_out\(16),
	datab => \read_mux_2|Mux15~12_combout\,
	datac => \register_7|data_out\(16),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux15~13_combout\);

-- Location: LCCOMB_X19_Y9_N26
\read_mux_2|Mux15~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux15~14_combout\ = (\read_reg_2~combout\(1) & (((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & ((\read_reg_2~combout\(0) & (\register_1|data_out\(16))) # (!\read_reg_2~combout\(0) & ((\register_0|data_out\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_1|data_out\(16),
	datab => \read_reg_2~combout\(1),
	datac => \register_0|data_out\(16),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux15~14_combout\);

-- Location: LCFF_X18_Y9_N11
\register_3|data_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(16),
	sload => VCC,
	ena => \decoder|Ram0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_3|data_out\(16));

-- Location: LCCOMB_X18_Y9_N10
\read_mux_2|Mux15~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux15~15_combout\ = (\read_reg_2~combout\(1) & ((\read_mux_2|Mux15~14_combout\ & (\register_3|data_out\(16))) # (!\read_mux_2|Mux15~14_combout\ & ((\register_2|data_out\(16)))))) # (!\read_reg_2~combout\(1) & (\read_mux_2|Mux15~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \read_mux_2|Mux15~14_combout\,
	datac => \register_3|data_out\(16),
	datad => \register_2|data_out\(16),
	combout => \read_mux_2|Mux15~15_combout\);

-- Location: LCCOMB_X18_Y9_N8
\read_mux_2|Mux15~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux15~16_combout\ = (\read_reg_2~combout\(3) & (((\read_reg_2~combout\(2))))) # (!\read_reg_2~combout\(3) & ((\read_reg_2~combout\(2) & (\read_mux_2|Mux15~13_combout\)) # (!\read_reg_2~combout\(2) & ((\read_mux_2|Mux15~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(3),
	datab => \read_mux_2|Mux15~13_combout\,
	datac => \read_reg_2~combout\(2),
	datad => \read_mux_2|Mux15~15_combout\,
	combout => \read_mux_2|Mux15~16_combout\);

-- Location: LCFF_X15_Y9_N29
\register_13|data_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(16),
	sload => VCC,
	ena => \decoder|Ram0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_13|data_out\(16));

-- Location: LCFF_X15_Y9_N31
\register_15|data_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(16),
	sload => VCC,
	ena => \decoder|Ram0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_15|data_out\(16));

-- Location: LCCOMB_X15_Y9_N30
\read_mux_2|Mux15~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux15~18_combout\ = (\read_mux_2|Mux15~17_combout\ & (((\register_15|data_out\(16)) # (!\read_reg_2~combout\(0))))) # (!\read_mux_2|Mux15~17_combout\ & (\register_13|data_out\(16) & ((\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux15~17_combout\,
	datab => \register_13|data_out\(16),
	datac => \register_15|data_out\(16),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux15~18_combout\);

-- Location: LCFF_X24_Y5_N25
\register_8|data_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(16),
	sload => VCC,
	ena => \decoder|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_8|data_out\(16));

-- Location: LCFF_X25_Y5_N19
\register_9|data_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(16),
	sload => VCC,
	ena => \decoder|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_9|data_out\(16));

-- Location: LCCOMB_X24_Y5_N24
\read_mux_2|Mux15~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux15~10_combout\ = (\read_reg_2~combout\(1) & (\read_reg_2~combout\(0))) # (!\read_reg_2~combout\(1) & ((\read_reg_2~combout\(0) & ((\register_9|data_out\(16)))) # (!\read_reg_2~combout\(0) & (\register_8|data_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \read_reg_2~combout\(0),
	datac => \register_8|data_out\(16),
	datad => \register_9|data_out\(16),
	combout => \read_mux_2|Mux15~10_combout\);

-- Location: LCCOMB_X22_Y5_N30
\read_mux_2|Mux15~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux15~11_combout\ = (\read_reg_2~combout\(1) & ((\read_mux_2|Mux15~10_combout\ & (\register_11|data_out\(16))) # (!\read_mux_2|Mux15~10_combout\ & ((\register_10|data_out\(16)))))) # (!\read_reg_2~combout\(1) & (\read_mux_2|Mux15~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \read_mux_2|Mux15~10_combout\,
	datac => \register_11|data_out\(16),
	datad => \register_10|data_out\(16),
	combout => \read_mux_2|Mux15~11_combout\);

-- Location: LCCOMB_X18_Y9_N26
\read_mux_2|Mux15~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux15~19_combout\ = (\read_reg_2~combout\(3) & ((\read_mux_2|Mux15~16_combout\ & (\read_mux_2|Mux15~18_combout\)) # (!\read_mux_2|Mux15~16_combout\ & ((\read_mux_2|Mux15~11_combout\))))) # (!\read_reg_2~combout\(3) & 
-- (\read_mux_2|Mux15~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(3),
	datab => \read_mux_2|Mux15~16_combout\,
	datac => \read_mux_2|Mux15~18_combout\,
	datad => \read_mux_2|Mux15~11_combout\,
	combout => \read_mux_2|Mux15~19_combout\);

-- Location: LCCOMB_X18_Y9_N20
\read_mux_2|Mux15~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux15~20_combout\ = (\read_reg_2~combout\(4) & (\read_mux_2|Mux15~9_combout\)) # (!\read_reg_2~combout\(4) & ((\read_mux_2|Mux15~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux15~9_combout\,
	datab => \read_mux_2|Mux15~19_combout\,
	datad => \read_reg_2~combout\(4),
	combout => \read_mux_2|Mux15~20_combout\);

-- Location: LCFF_X15_Y7_N7
\register_7|data_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(17),
	sload => VCC,
	ena => \decoder|Ram0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_7|data_out\(17));

-- Location: LCCOMB_X15_Y8_N30
\read_mux_2|Mux14~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux14~10_combout\ = (\read_reg_2~combout\(1) & (((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & ((\read_reg_2~combout\(0) & (\register_5|data_out\(17))) # (!\read_reg_2~combout\(0) & ((\register_4|data_out\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_5|data_out\(17),
	datab => \read_reg_2~combout\(1),
	datac => \register_4|data_out\(17),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux14~10_combout\);

-- Location: LCCOMB_X15_Y7_N6
\read_mux_2|Mux14~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux14~11_combout\ = (\read_reg_2~combout\(1) & ((\read_mux_2|Mux14~10_combout\ & ((\register_7|data_out\(17)))) # (!\read_mux_2|Mux14~10_combout\ & (\register_6|data_out\(17))))) # (!\read_reg_2~combout\(1) & 
-- (((\read_mux_2|Mux14~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_6|data_out\(17),
	datab => \read_reg_2~combout\(1),
	datac => \register_7|data_out\(17),
	datad => \read_mux_2|Mux14~10_combout\,
	combout => \read_mux_2|Mux14~11_combout\);

-- Location: LCFF_X17_Y10_N17
\register_15|data_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(17),
	sload => VCC,
	ena => \decoder|Ram0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_15|data_out\(17));

-- Location: LCCOMB_X18_Y11_N22
\read_mux_2|Mux14~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux14~17_combout\ = (\read_reg_2~combout\(1) & (((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & ((\read_reg_2~combout\(0) & (\register_13|data_out\(17))) # (!\read_reg_2~combout\(0) & ((\register_12|data_out\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \register_13|data_out\(17),
	datac => \register_12|data_out\(17),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux14~17_combout\);

-- Location: LCCOMB_X17_Y10_N16
\read_mux_2|Mux14~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux14~18_combout\ = (\read_reg_2~combout\(1) & ((\read_mux_2|Mux14~17_combout\ & ((\register_15|data_out\(17)))) # (!\read_mux_2|Mux14~17_combout\ & (\register_14|data_out\(17))))) # (!\read_reg_2~combout\(1) & 
-- (((\read_mux_2|Mux14~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_14|data_out\(17),
	datab => \read_reg_2~combout\(1),
	datac => \register_15|data_out\(17),
	datad => \read_mux_2|Mux14~17_combout\,
	combout => \read_mux_2|Mux14~18_combout\);

-- Location: LCCOMB_X13_Y10_N18
\read_mux_2|Mux14~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux14~19_combout\ = (\read_mux_2|Mux14~16_combout\ & (((\read_mux_2|Mux14~18_combout\) # (!\read_reg_2~combout\(2))))) # (!\read_mux_2|Mux14~16_combout\ & (\read_mux_2|Mux14~11_combout\ & ((\read_reg_2~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux14~16_combout\,
	datab => \read_mux_2|Mux14~11_combout\,
	datac => \read_mux_2|Mux14~18_combout\,
	datad => \read_reg_2~combout\(2),
	combout => \read_mux_2|Mux14~19_combout\);

-- Location: LCFF_X15_Y6_N27
\register_26|data_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(17),
	sload => VCC,
	ena => \decoder|Ram0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_26|data_out\(17));

-- Location: LCFF_X15_Y6_N13
\register_30|data_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(17),
	sload => VCC,
	ena => \decoder|Ram0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_30|data_out\(17));

-- Location: LCCOMB_X15_Y6_N12
\read_mux_2|Mux14~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux14~3_combout\ = (\read_mux_2|Mux14~2_combout\ & (((\register_30|data_out\(17)) # (!\read_reg_2~combout\(3))))) # (!\read_mux_2|Mux14~2_combout\ & (\register_26|data_out\(17) & ((\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux14~2_combout\,
	datab => \register_26|data_out\(17),
	datac => \register_30|data_out\(17),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux14~3_combout\);

-- Location: LCCOMB_X13_Y10_N28
\read_mux_2|Mux14~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux14~6_combout\ = (\read_reg_2~combout\(1) & (((\read_mux_2|Mux14~3_combout\) # (\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & (\read_mux_2|Mux14~5_combout\ & ((!\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux14~5_combout\,
	datab => \read_mux_2|Mux14~3_combout\,
	datac => \read_reg_2~combout\(1),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux14~6_combout\);

-- Location: LCFF_X21_Y12_N21
\register_19|data_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(17),
	sload => VCC,
	ena => \decoder|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_19|data_out\(17));

-- Location: LCFF_X21_Y12_N11
\register_27|data_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(17),
	sload => VCC,
	ena => \decoder|Ram0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_27|data_out\(17));

-- Location: LCCOMB_X21_Y12_N20
\read_mux_2|Mux14~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux14~7_combout\ = (\read_reg_2~combout\(3) & ((\read_reg_2~combout\(2)) # ((\register_27|data_out\(17))))) # (!\read_reg_2~combout\(3) & (!\read_reg_2~combout\(2) & (\register_19|data_out\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(3),
	datab => \read_reg_2~combout\(2),
	datac => \register_19|data_out\(17),
	datad => \register_27|data_out\(17),
	combout => \read_mux_2|Mux14~7_combout\);

-- Location: LCCOMB_X20_Y11_N28
\read_mux_2|Mux14~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux14~8_combout\ = (\read_reg_2~combout\(2) & ((\read_mux_2|Mux14~7_combout\ & (\register_31|data_out\(17))) # (!\read_mux_2|Mux14~7_combout\ & ((\register_23|data_out\(17)))))) # (!\read_reg_2~combout\(2) & (\read_mux_2|Mux14~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \read_mux_2|Mux14~7_combout\,
	datac => \register_31|data_out\(17),
	datad => \register_23|data_out\(17),
	combout => \read_mux_2|Mux14~8_combout\);

-- Location: LCCOMB_X13_Y10_N30
\read_mux_2|Mux14~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux14~9_combout\ = (\read_mux_2|Mux14~6_combout\ & (((\read_mux_2|Mux14~8_combout\) # (!\read_reg_2~combout\(0))))) # (!\read_mux_2|Mux14~6_combout\ & (\read_mux_2|Mux14~1_combout\ & ((\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux14~1_combout\,
	datab => \read_mux_2|Mux14~6_combout\,
	datac => \read_mux_2|Mux14~8_combout\,
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux14~9_combout\);

-- Location: LCCOMB_X13_Y10_N4
\read_mux_2|Mux14~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux14~20_combout\ = (\read_reg_2~combout\(4) & ((\read_mux_2|Mux14~9_combout\))) # (!\read_reg_2~combout\(4) & (\read_mux_2|Mux14~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(4),
	datab => \read_mux_2|Mux14~19_combout\,
	datad => \read_mux_2|Mux14~9_combout\,
	combout => \read_mux_2|Mux14~20_combout\);

-- Location: LCFF_X14_Y7_N25
\register_15|data_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(18),
	sload => VCC,
	ena => \decoder|Ram0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_15|data_out\(18));

-- Location: LCFF_X20_Y3_N25
\register_13|data_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(18),
	sload => VCC,
	ena => \decoder|Ram0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_13|data_out\(18));

-- Location: LCCOMB_X14_Y7_N24
\read_mux_2|Mux13~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux13~18_combout\ = (\read_mux_2|Mux13~17_combout\ & (((\register_15|data_out\(18))) # (!\read_reg_2~combout\(0)))) # (!\read_mux_2|Mux13~17_combout\ & (\read_reg_2~combout\(0) & ((\register_13|data_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux13~17_combout\,
	datab => \read_reg_2~combout\(0),
	datac => \register_15|data_out\(18),
	datad => \register_13|data_out\(18),
	combout => \read_mux_2|Mux13~18_combout\);

-- Location: LCFF_X21_Y6_N25
\register_3|data_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(18),
	sload => VCC,
	ena => \decoder|Ram0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_3|data_out\(18));

-- Location: LCCOMB_X25_Y8_N0
\read_mux_2|Mux13~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux13~14_combout\ = (\read_reg_2~combout\(0) & ((\read_reg_2~combout\(1)) # ((\register_1|data_out\(18))))) # (!\read_reg_2~combout\(0) & (!\read_reg_2~combout\(1) & (\register_0|data_out\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(0),
	datab => \read_reg_2~combout\(1),
	datac => \register_0|data_out\(18),
	datad => \register_1|data_out\(18),
	combout => \read_mux_2|Mux13~14_combout\);

-- Location: LCCOMB_X21_Y6_N24
\read_mux_2|Mux13~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux13~15_combout\ = (\read_reg_2~combout\(1) & ((\read_mux_2|Mux13~14_combout\ & ((\register_3|data_out\(18)))) # (!\read_mux_2|Mux13~14_combout\ & (\register_2|data_out\(18))))) # (!\read_reg_2~combout\(1) & 
-- (((\read_mux_2|Mux13~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \register_2|data_out\(18),
	datac => \register_3|data_out\(18),
	datad => \read_mux_2|Mux13~14_combout\,
	combout => \read_mux_2|Mux13~15_combout\);

-- Location: LCCOMB_X18_Y9_N18
\read_mux_2|Mux13~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux13~16_combout\ = (\read_reg_2~combout\(2) & ((\read_mux_2|Mux13~13_combout\) # ((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & (((!\read_reg_2~combout\(3) & \read_mux_2|Mux13~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux13~13_combout\,
	datab => \read_reg_2~combout\(2),
	datac => \read_reg_2~combout\(3),
	datad => \read_mux_2|Mux13~15_combout\,
	combout => \read_mux_2|Mux13~16_combout\);

-- Location: LCCOMB_X18_Y9_N12
\read_mux_2|Mux13~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux13~19_combout\ = (\read_reg_2~combout\(3) & ((\read_mux_2|Mux13~16_combout\ & ((\read_mux_2|Mux13~18_combout\))) # (!\read_mux_2|Mux13~16_combout\ & (\read_mux_2|Mux13~11_combout\)))) # (!\read_reg_2~combout\(3) & 
-- (((\read_mux_2|Mux13~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux13~11_combout\,
	datab => \read_mux_2|Mux13~18_combout\,
	datac => \read_reg_2~combout\(3),
	datad => \read_mux_2|Mux13~16_combout\,
	combout => \read_mux_2|Mux13~19_combout\);

-- Location: LCFF_X13_Y2_N29
\register_28|data_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(18),
	sload => VCC,
	ena => \decoder|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_28|data_out\(18));

-- Location: LCFF_X21_Y7_N25
\register_20|data_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(18),
	sload => VCC,
	ena => \decoder|Ram0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_20|data_out\(18));

-- Location: LCCOMB_X13_Y2_N28
\read_mux_2|Mux13~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux13~5_combout\ = (\read_mux_2|Mux13~4_combout\ & (((\register_28|data_out\(18))) # (!\read_reg_2~combout\(2)))) # (!\read_mux_2|Mux13~4_combout\ & (\read_reg_2~combout\(2) & ((\register_20|data_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux13~4_combout\,
	datab => \read_reg_2~combout\(2),
	datac => \register_28|data_out\(18),
	datad => \register_20|data_out\(18),
	combout => \read_mux_2|Mux13~5_combout\);

-- Location: LCCOMB_X18_Y9_N30
\read_mux_2|Mux13~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux13~6_combout\ = (\read_reg_2~combout\(1) & (((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & ((\read_reg_2~combout\(0) & (\read_mux_2|Mux13~3_combout\)) # (!\read_reg_2~combout\(0) & ((\read_mux_2|Mux13~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux13~3_combout\,
	datab => \read_reg_2~combout\(1),
	datac => \read_reg_2~combout\(0),
	datad => \read_mux_2|Mux13~5_combout\,
	combout => \read_mux_2|Mux13~6_combout\);

-- Location: LCCOMB_X17_Y4_N12
\read_mux_2|Mux13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux13~1_combout\ = (\read_mux_2|Mux13~0_combout\ & (((\register_30|data_out\(18))) # (!\read_reg_2~combout\(2)))) # (!\read_mux_2|Mux13~0_combout\ & (\read_reg_2~combout\(2) & ((\register_22|data_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux13~0_combout\,
	datab => \read_reg_2~combout\(2),
	datac => \register_30|data_out\(18),
	datad => \register_22|data_out\(18),
	combout => \read_mux_2|Mux13~1_combout\);

-- Location: LCCOMB_X19_Y8_N26
\read_mux_2|Mux13~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux13~8_combout\ = (\read_mux_2|Mux13~7_combout\ & (((\register_31|data_out\(18)) # (!\read_reg_2~combout\(3))))) # (!\read_mux_2|Mux13~7_combout\ & (\register_27|data_out\(18) & ((\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux13~7_combout\,
	datab => \register_27|data_out\(18),
	datac => \register_31|data_out\(18),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux13~8_combout\);

-- Location: LCCOMB_X18_Y9_N24
\read_mux_2|Mux13~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux13~9_combout\ = (\read_reg_2~combout\(1) & ((\read_mux_2|Mux13~6_combout\ & ((\read_mux_2|Mux13~8_combout\))) # (!\read_mux_2|Mux13~6_combout\ & (\read_mux_2|Mux13~1_combout\)))) # (!\read_reg_2~combout\(1) & (\read_mux_2|Mux13~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \read_mux_2|Mux13~6_combout\,
	datac => \read_mux_2|Mux13~1_combout\,
	datad => \read_mux_2|Mux13~8_combout\,
	combout => \read_mux_2|Mux13~9_combout\);

-- Location: LCCOMB_X18_Y9_N22
\read_mux_2|Mux13~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux13~20_combout\ = (\read_reg_2~combout\(4) & ((\read_mux_2|Mux13~9_combout\))) # (!\read_reg_2~combout\(4) & (\read_mux_2|Mux13~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux13~19_combout\,
	datac => \read_mux_2|Mux13~9_combout\,
	datad => \read_reg_2~combout\(4),
	combout => \read_mux_2|Mux13~20_combout\);

-- Location: LCFF_X17_Y5_N19
\register_22|data_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(19),
	sload => VCC,
	ena => \decoder|Ram0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_22|data_out\(19));

-- Location: LCFF_X17_Y5_N29
\register_18|data_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(19),
	sload => VCC,
	ena => \decoder|Ram0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_18|data_out\(19));

-- Location: LCCOMB_X17_Y5_N28
\read_mux_2|Mux12~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux12~2_combout\ = (\read_reg_2~combout\(2) & ((\register_22|data_out\(19)) # ((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & (((\register_18|data_out\(19) & !\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \register_22|data_out\(19),
	datac => \register_18|data_out\(19),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux12~2_combout\);

-- Location: LCFF_X18_Y5_N21
\register_30|data_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(19),
	sload => VCC,
	ena => \decoder|Ram0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_30|data_out\(19));

-- Location: LCFF_X18_Y5_N11
\register_26|data_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(19),
	sload => VCC,
	ena => \decoder|Ram0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_26|data_out\(19));

-- Location: LCCOMB_X18_Y5_N20
\read_mux_2|Mux12~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux12~3_combout\ = (\read_reg_2~combout\(3) & ((\read_mux_2|Mux12~2_combout\ & (\register_30|data_out\(19))) # (!\read_mux_2|Mux12~2_combout\ & ((\register_26|data_out\(19)))))) # (!\read_reg_2~combout\(3) & (\read_mux_2|Mux12~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(3),
	datab => \read_mux_2|Mux12~2_combout\,
	datac => \register_30|data_out\(19),
	datad => \register_26|data_out\(19),
	combout => \read_mux_2|Mux12~3_combout\);

-- Location: LCCOMB_X10_Y8_N30
\read_mux_2|Mux12~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux12~6_combout\ = (\read_reg_2~combout\(1) & (((\read_mux_2|Mux12~3_combout\) # (\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & (\read_mux_2|Mux12~5_combout\ & ((!\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux12~5_combout\,
	datab => \read_mux_2|Mux12~3_combout\,
	datac => \read_reg_2~combout\(1),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux12~6_combout\);

-- Location: LCCOMB_X19_Y10_N26
\read_mux_2|Mux12~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux12~7_combout\ = (\read_reg_2~combout\(3) & ((\register_27|data_out\(19)) # ((\read_reg_2~combout\(2))))) # (!\read_reg_2~combout\(3) & (((\register_19|data_out\(19) & !\read_reg_2~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_27|data_out\(19),
	datab => \read_reg_2~combout\(3),
	datac => \register_19|data_out\(19),
	datad => \read_reg_2~combout\(2),
	combout => \read_mux_2|Mux12~7_combout\);

-- Location: LCCOMB_X18_Y12_N14
\read_mux_2|Mux12~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux12~8_combout\ = (\read_mux_2|Mux12~7_combout\ & (((\register_31|data_out\(19)) # (!\read_reg_2~combout\(2))))) # (!\read_mux_2|Mux12~7_combout\ & (\register_23|data_out\(19) & ((\read_reg_2~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_23|data_out\(19),
	datab => \read_mux_2|Mux12~7_combout\,
	datac => \register_31|data_out\(19),
	datad => \read_reg_2~combout\(2),
	combout => \read_mux_2|Mux12~8_combout\);

-- Location: LCCOMB_X10_Y8_N8
\read_mux_2|Mux12~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux12~9_combout\ = (\read_mux_2|Mux12~6_combout\ & (((\read_mux_2|Mux12~8_combout\) # (!\read_reg_2~combout\(0))))) # (!\read_mux_2|Mux12~6_combout\ & (\read_mux_2|Mux12~1_combout\ & ((\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux12~1_combout\,
	datab => \read_mux_2|Mux12~6_combout\,
	datac => \read_mux_2|Mux12~8_combout\,
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux12~9_combout\);

-- Location: LCFF_X8_Y5_N3
\register_3|data_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(19),
	sload => VCC,
	ena => \decoder|Ram0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_3|data_out\(19));

-- Location: LCFF_X8_Y5_N25
\register_2|data_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(19),
	sload => VCC,
	ena => \decoder|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_2|data_out\(19));

-- Location: LCFF_X7_Y5_N27
\register_0|data_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(19),
	sload => VCC,
	ena => \decoder|Ram0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_0|data_out\(19));

-- Location: LCCOMB_X7_Y5_N26
\read_mux_2|Mux12~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux12~14_combout\ = (\read_reg_2~combout\(0) & (((\read_reg_2~combout\(1))))) # (!\read_reg_2~combout\(0) & ((\read_reg_2~combout\(1) & (\register_2|data_out\(19))) # (!\read_reg_2~combout\(1) & ((\register_0|data_out\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(0),
	datab => \register_2|data_out\(19),
	datac => \register_0|data_out\(19),
	datad => \read_reg_2~combout\(1),
	combout => \read_mux_2|Mux12~14_combout\);

-- Location: LCCOMB_X8_Y5_N2
\read_mux_2|Mux12~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux12~15_combout\ = (\read_reg_2~combout\(0) & ((\read_mux_2|Mux12~14_combout\ & ((\register_3|data_out\(19)))) # (!\read_mux_2|Mux12~14_combout\ & (\register_1|data_out\(19))))) # (!\read_reg_2~combout\(0) & 
-- (((\read_mux_2|Mux12~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_1|data_out\(19),
	datab => \read_reg_2~combout\(0),
	datac => \register_3|data_out\(19),
	datad => \read_mux_2|Mux12~14_combout\,
	combout => \read_mux_2|Mux12~15_combout\);

-- Location: LCCOMB_X9_Y7_N22
\read_mux_2|Mux12~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux12~13_combout\ = (\read_mux_2|Mux12~12_combout\ & (((\register_11|data_out\(19)) # (!\read_reg_2~combout\(0))))) # (!\read_mux_2|Mux12~12_combout\ & (\register_9|data_out\(19) & ((\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux12~12_combout\,
	datab => \register_9|data_out\(19),
	datac => \register_11|data_out\(19),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux12~13_combout\);

-- Location: LCCOMB_X8_Y5_N12
\read_mux_2|Mux12~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux12~16_combout\ = (\read_reg_2~combout\(2) & (((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & ((\read_reg_2~combout\(3) & ((\read_mux_2|Mux12~13_combout\))) # (!\read_reg_2~combout\(3) & (\read_mux_2|Mux12~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \read_mux_2|Mux12~15_combout\,
	datac => \read_mux_2|Mux12~13_combout\,
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux12~16_combout\);

-- Location: LCFF_X19_Y3_N23
\register_12|data_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(19),
	sload => VCC,
	ena => \decoder|Ram0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_12|data_out\(19));

-- Location: LCFF_X18_Y3_N9
\register_13|data_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(19),
	sload => VCC,
	ena => \decoder|Ram0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_13|data_out\(19));

-- Location: LCCOMB_X19_Y3_N22
\read_mux_2|Mux12~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux12~17_combout\ = (\read_reg_2~combout\(1) & (\read_reg_2~combout\(0))) # (!\read_reg_2~combout\(1) & ((\read_reg_2~combout\(0) & ((\register_13|data_out\(19)))) # (!\read_reg_2~combout\(0) & (\register_12|data_out\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \read_reg_2~combout\(0),
	datac => \register_12|data_out\(19),
	datad => \register_13|data_out\(19),
	combout => \read_mux_2|Mux12~17_combout\);

-- Location: LCCOMB_X19_Y11_N24
\read_mux_2|Mux12~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux12~18_combout\ = (\read_reg_2~combout\(1) & ((\read_mux_2|Mux12~17_combout\ & (\register_15|data_out\(19))) # (!\read_mux_2|Mux12~17_combout\ & ((\register_14|data_out\(19)))))) # (!\read_reg_2~combout\(1) & (\read_mux_2|Mux12~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \read_mux_2|Mux12~17_combout\,
	datac => \register_15|data_out\(19),
	datad => \register_14|data_out\(19),
	combout => \read_mux_2|Mux12~18_combout\);

-- Location: LCCOMB_X19_Y11_N22
\read_mux_2|Mux12~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux12~19_combout\ = (\read_mux_2|Mux12~16_combout\ & (((\read_mux_2|Mux12~18_combout\) # (!\read_reg_2~combout\(2))))) # (!\read_mux_2|Mux12~16_combout\ & (\read_mux_2|Mux12~11_combout\ & ((\read_reg_2~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux12~11_combout\,
	datab => \read_mux_2|Mux12~16_combout\,
	datac => \read_mux_2|Mux12~18_combout\,
	datad => \read_reg_2~combout\(2),
	combout => \read_mux_2|Mux12~19_combout\);

-- Location: LCCOMB_X19_Y11_N8
\read_mux_2|Mux12~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux12~20_combout\ = (\read_reg_2~combout\(4) & (\read_mux_2|Mux12~9_combout\)) # (!\read_reg_2~combout\(4) & ((\read_mux_2|Mux12~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux12~9_combout\,
	datab => \read_mux_2|Mux12~19_combout\,
	datad => \read_reg_2~combout\(4),
	combout => \read_mux_2|Mux12~20_combout\);

-- Location: LCFF_X8_Y3_N5
\register_24|data_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(20),
	sload => VCC,
	ena => \decoder|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_24|data_out\(20));

-- Location: LCFF_X8_Y3_N31
\register_16|data_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(20),
	sload => VCC,
	ena => \decoder|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_16|data_out\(20));

-- Location: LCCOMB_X8_Y3_N30
\read_mux_2|Mux11~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux11~4_combout\ = (\read_reg_2~combout\(2) & (((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & ((\read_reg_2~combout\(3) & (\register_24|data_out\(20))) # (!\read_reg_2~combout\(3) & ((\register_16|data_out\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \register_24|data_out\(20),
	datac => \register_16|data_out\(20),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux11~4_combout\);

-- Location: LCCOMB_X10_Y5_N26
\read_mux_2|Mux11~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux11~5_combout\ = (\read_mux_2|Mux11~4_combout\ & (((\register_28|data_out\(20)) # (!\read_reg_2~combout\(2))))) # (!\read_mux_2|Mux11~4_combout\ & (\register_20|data_out\(20) & ((\read_reg_2~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_20|data_out\(20),
	datab => \read_mux_2|Mux11~4_combout\,
	datac => \register_28|data_out\(20),
	datad => \read_reg_2~combout\(2),
	combout => \read_mux_2|Mux11~5_combout\);

-- Location: LCFF_X17_Y2_N1
\register_21|data_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(20),
	sload => VCC,
	ena => \decoder|Ram0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_21|data_out\(20));

-- Location: LCFF_X17_Y2_N27
\register_17|data_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(20),
	sload => VCC,
	ena => \decoder|Ram0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_17|data_out\(20));

-- Location: LCCOMB_X17_Y2_N26
\read_mux_2|Mux11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux11~2_combout\ = (\read_reg_2~combout\(2) & ((\register_21|data_out\(20)) # ((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & (((\register_17|data_out\(20) & !\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \register_21|data_out\(20),
	datac => \register_17|data_out\(20),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux11~2_combout\);

-- Location: LCCOMB_X20_Y2_N0
\read_mux_2|Mux11~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux11~3_combout\ = (\read_reg_2~combout\(3) & ((\read_mux_2|Mux11~2_combout\ & (\register_29|data_out\(20))) # (!\read_mux_2|Mux11~2_combout\ & ((\register_25|data_out\(20)))))) # (!\read_reg_2~combout\(3) & (\read_mux_2|Mux11~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(3),
	datab => \read_mux_2|Mux11~2_combout\,
	datac => \register_29|data_out\(20),
	datad => \register_25|data_out\(20),
	combout => \read_mux_2|Mux11~3_combout\);

-- Location: LCCOMB_X8_Y9_N8
\read_mux_2|Mux11~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux11~6_combout\ = (\read_reg_2~combout\(1) & (((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & ((\read_reg_2~combout\(0) & ((\read_mux_2|Mux11~3_combout\))) # (!\read_reg_2~combout\(0) & (\read_mux_2|Mux11~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \read_mux_2|Mux11~5_combout\,
	datac => \read_mux_2|Mux11~3_combout\,
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux11~6_combout\);

-- Location: LCFF_X19_Y8_N31
\register_27|data_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(20),
	sload => VCC,
	ena => \decoder|Ram0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_27|data_out\(20));

-- Location: LCFF_X19_Y8_N9
\register_31|data_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(20),
	sload => VCC,
	ena => \decoder|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_31|data_out\(20));

-- Location: LCFF_X19_Y10_N21
\register_19|data_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(20),
	sload => VCC,
	ena => \decoder|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_19|data_out\(20));

-- Location: LCCOMB_X19_Y10_N20
\read_mux_2|Mux11~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux11~7_combout\ = (\read_reg_2~combout\(3) & (((\read_reg_2~combout\(2))))) # (!\read_reg_2~combout\(3) & ((\read_reg_2~combout\(2) & (\register_23|data_out\(20))) # (!\read_reg_2~combout\(2) & ((\register_19|data_out\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_23|data_out\(20),
	datab => \read_reg_2~combout\(3),
	datac => \register_19|data_out\(20),
	datad => \read_reg_2~combout\(2),
	combout => \read_mux_2|Mux11~7_combout\);

-- Location: LCCOMB_X19_Y8_N8
\read_mux_2|Mux11~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux11~8_combout\ = (\read_reg_2~combout\(3) & ((\read_mux_2|Mux11~7_combout\ & ((\register_31|data_out\(20)))) # (!\read_mux_2|Mux11~7_combout\ & (\register_27|data_out\(20))))) # (!\read_reg_2~combout\(3) & (((\read_mux_2|Mux11~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(3),
	datab => \register_27|data_out\(20),
	datac => \register_31|data_out\(20),
	datad => \read_mux_2|Mux11~7_combout\,
	combout => \read_mux_2|Mux11~8_combout\);

-- Location: LCCOMB_X8_Y9_N18
\read_mux_2|Mux11~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux11~9_combout\ = (\read_mux_2|Mux11~6_combout\ & (((\read_mux_2|Mux11~8_combout\) # (!\read_reg_2~combout\(1))))) # (!\read_mux_2|Mux11~6_combout\ & (\read_mux_2|Mux11~1_combout\ & (\read_reg_2~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux11~1_combout\,
	datab => \read_mux_2|Mux11~6_combout\,
	datac => \read_reg_2~combout\(1),
	datad => \read_mux_2|Mux11~8_combout\,
	combout => \read_mux_2|Mux11~9_combout\);

-- Location: LCCOMB_X15_Y3_N22
\read_mux_2|Mux11~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux11~17_combout\ = (\read_reg_2~combout\(0) & (((\read_reg_2~combout\(1))))) # (!\read_reg_2~combout\(0) & ((\read_reg_2~combout\(1) & (\register_14|data_out\(20))) # (!\read_reg_2~combout\(1) & ((\register_12|data_out\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_14|data_out\(20),
	datab => \read_reg_2~combout\(0),
	datac => \register_12|data_out\(20),
	datad => \read_reg_2~combout\(1),
	combout => \read_mux_2|Mux11~17_combout\);

-- Location: LCFF_X15_Y9_N11
\register_15|data_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(20),
	sload => VCC,
	ena => \decoder|Ram0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_15|data_out\(20));

-- Location: LCCOMB_X15_Y9_N10
\read_mux_2|Mux11~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux11~18_combout\ = (\read_mux_2|Mux11~17_combout\ & (((\register_15|data_out\(20)) # (!\read_reg_2~combout\(0))))) # (!\read_mux_2|Mux11~17_combout\ & (\register_13|data_out\(20) & ((\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_13|data_out\(20),
	datab => \read_mux_2|Mux11~17_combout\,
	datac => \register_15|data_out\(20),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux11~18_combout\);

-- Location: LCFF_X7_Y9_N25
\register_5|data_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(20),
	sload => VCC,
	ena => \decoder|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_5|data_out\(20));

-- Location: LCFF_X8_Y10_N25
\register_7|data_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(20),
	sload => VCC,
	ena => \decoder|Ram0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_7|data_out\(20));

-- Location: LCCOMB_X8_Y10_N24
\read_mux_2|Mux11~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux11~13_combout\ = (\read_mux_2|Mux11~12_combout\ & (((\register_7|data_out\(20)) # (!\read_reg_2~combout\(0))))) # (!\read_mux_2|Mux11~12_combout\ & (\register_5|data_out\(20) & ((\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux11~12_combout\,
	datab => \register_5|data_out\(20),
	datac => \register_7|data_out\(20),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux11~13_combout\);

-- Location: LCCOMB_X8_Y9_N20
\read_mux_2|Mux11~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux11~16_combout\ = (\read_reg_2~combout\(2) & (((\read_reg_2~combout\(3)) # (\read_mux_2|Mux11~13_combout\)))) # (!\read_reg_2~combout\(2) & (\read_mux_2|Mux11~15_combout\ & (!\read_reg_2~combout\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux11~15_combout\,
	datab => \read_reg_2~combout\(2),
	datac => \read_reg_2~combout\(3),
	datad => \read_mux_2|Mux11~13_combout\,
	combout => \read_mux_2|Mux11~16_combout\);

-- Location: LCCOMB_X18_Y2_N0
\read_mux_2|Mux11~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux11~19_combout\ = (\read_mux_2|Mux11~16_combout\ & (((\read_mux_2|Mux11~18_combout\) # (!\read_reg_2~combout\(3))))) # (!\read_mux_2|Mux11~16_combout\ & (\read_mux_2|Mux11~11_combout\ & ((\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux11~11_combout\,
	datab => \read_mux_2|Mux11~18_combout\,
	datac => \read_mux_2|Mux11~16_combout\,
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux11~19_combout\);

-- Location: LCCOMB_X18_Y2_N10
\read_mux_2|Mux11~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux11~20_combout\ = (\read_reg_2~combout\(4) & (\read_mux_2|Mux11~9_combout\)) # (!\read_reg_2~combout\(4) & ((\read_mux_2|Mux11~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \read_mux_2|Mux11~9_combout\,
	datac => \read_reg_2~combout\(4),
	datad => \read_mux_2|Mux11~19_combout\,
	combout => \read_mux_2|Mux11~20_combout\);

-- Location: LCFF_X18_Y3_N11
\register_13|data_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(21),
	sload => VCC,
	ena => \decoder|Ram0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_13|data_out\(21));

-- Location: LCFF_X14_Y3_N9
\register_12|data_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(21),
	sload => VCC,
	ena => \decoder|Ram0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_12|data_out\(21));

-- Location: LCCOMB_X14_Y3_N8
\read_mux_2|Mux10~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux10~17_combout\ = (\read_reg_2~combout\(1) & (((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & ((\read_reg_2~combout\(0) & (\register_13|data_out\(21))) # (!\read_reg_2~combout\(0) & ((\register_12|data_out\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \register_13|data_out\(21),
	datac => \register_12|data_out\(21),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux10~17_combout\);

-- Location: LCCOMB_X14_Y3_N18
\read_mux_2|Mux10~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux10~18_combout\ = (\read_reg_2~combout\(1) & ((\read_mux_2|Mux10~17_combout\ & (\register_15|data_out\(21))) # (!\read_mux_2|Mux10~17_combout\ & ((\register_14|data_out\(21)))))) # (!\read_reg_2~combout\(1) & (\read_mux_2|Mux10~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \read_mux_2|Mux10~17_combout\,
	datac => \register_15|data_out\(21),
	datad => \register_14|data_out\(21),
	combout => \read_mux_2|Mux10~18_combout\);

-- Location: LCFF_X10_Y3_N29
\register_4|data_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(21),
	sload => VCC,
	ena => \decoder|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_4|data_out\(21));

-- Location: LCFF_X10_Y3_N19
\register_5|data_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(21),
	sload => VCC,
	ena => \decoder|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_5|data_out\(21));

-- Location: LCCOMB_X10_Y3_N28
\read_mux_2|Mux10~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux10~10_combout\ = (\read_reg_2~combout\(1) & (\read_reg_2~combout\(0))) # (!\read_reg_2~combout\(1) & ((\read_reg_2~combout\(0) & ((\register_5|data_out\(21)))) # (!\read_reg_2~combout\(0) & (\register_4|data_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \read_reg_2~combout\(0),
	datac => \register_4|data_out\(21),
	datad => \register_5|data_out\(21),
	combout => \read_mux_2|Mux10~10_combout\);

-- Location: LCCOMB_X10_Y11_N30
\read_mux_2|Mux10~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux10~11_combout\ = (\read_reg_2~combout\(1) & ((\read_mux_2|Mux10~10_combout\ & ((\register_7|data_out\(21)))) # (!\read_mux_2|Mux10~10_combout\ & (\register_6|data_out\(21))))) # (!\read_reg_2~combout\(1) & 
-- (((\read_mux_2|Mux10~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_6|data_out\(21),
	datab => \read_reg_2~combout\(1),
	datac => \register_7|data_out\(21),
	datad => \read_mux_2|Mux10~10_combout\,
	combout => \read_mux_2|Mux10~11_combout\);

-- Location: LCCOMB_X9_Y6_N12
\read_mux_2|Mux10~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux10~12_combout\ = (\read_reg_2~combout\(1) & ((\register_10|data_out\(21)) # ((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & (((\register_8|data_out\(21) & !\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \register_10|data_out\(21),
	datac => \register_8|data_out\(21),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux10~12_combout\);

-- Location: LCFF_X10_Y4_N11
\register_11|data_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(21),
	sload => VCC,
	ena => \decoder|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_11|data_out\(21));

-- Location: LCCOMB_X10_Y4_N10
\read_mux_2|Mux10~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux10~13_combout\ = (\read_mux_2|Mux10~12_combout\ & (((\register_11|data_out\(21)) # (!\read_reg_2~combout\(0))))) # (!\read_mux_2|Mux10~12_combout\ & (\register_9|data_out\(21) & ((\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_9|data_out\(21),
	datab => \read_mux_2|Mux10~12_combout\,
	datac => \register_11|data_out\(21),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux10~13_combout\);

-- Location: LCFF_X7_Y9_N7
\register_2|data_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(21),
	sload => VCC,
	ena => \decoder|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_2|data_out\(21));

-- Location: LCFF_X7_Y5_N5
\register_0|data_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(21),
	sload => VCC,
	ena => \decoder|Ram0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_0|data_out\(21));

-- Location: LCCOMB_X7_Y5_N4
\read_mux_2|Mux10~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux10~14_combout\ = (\read_reg_2~combout\(0) & (((\read_reg_2~combout\(1))))) # (!\read_reg_2~combout\(0) & ((\read_reg_2~combout\(1) & (\register_2|data_out\(21))) # (!\read_reg_2~combout\(1) & ((\register_0|data_out\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(0),
	datab => \register_2|data_out\(21),
	datac => \register_0|data_out\(21),
	datad => \read_reg_2~combout\(1),
	combout => \read_mux_2|Mux10~14_combout\);

-- Location: LCFF_X17_Y9_N31
\register_3|data_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(21),
	sload => VCC,
	ena => \decoder|Ram0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_3|data_out\(21));

-- Location: LCCOMB_X17_Y9_N30
\read_mux_2|Mux10~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux10~15_combout\ = (\read_mux_2|Mux10~14_combout\ & (((\register_3|data_out\(21)) # (!\read_reg_2~combout\(0))))) # (!\read_mux_2|Mux10~14_combout\ & (\register_1|data_out\(21) & ((\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_1|data_out\(21),
	datab => \read_mux_2|Mux10~14_combout\,
	datac => \register_3|data_out\(21),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux10~15_combout\);

-- Location: LCCOMB_X17_Y5_N2
\read_mux_2|Mux10~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux10~16_combout\ = (\read_reg_2~combout\(2) & (((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & ((\read_reg_2~combout\(3) & (\read_mux_2|Mux10~13_combout\)) # (!\read_reg_2~combout\(3) & ((\read_mux_2|Mux10~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \read_mux_2|Mux10~13_combout\,
	datac => \read_mux_2|Mux10~15_combout\,
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux10~16_combout\);

-- Location: LCCOMB_X17_Y5_N12
\read_mux_2|Mux10~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux10~19_combout\ = (\read_reg_2~combout\(2) & ((\read_mux_2|Mux10~16_combout\ & (\read_mux_2|Mux10~18_combout\)) # (!\read_mux_2|Mux10~16_combout\ & ((\read_mux_2|Mux10~11_combout\))))) # (!\read_reg_2~combout\(2) & 
-- (((\read_mux_2|Mux10~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \read_mux_2|Mux10~18_combout\,
	datac => \read_mux_2|Mux10~11_combout\,
	datad => \read_mux_2|Mux10~16_combout\,
	combout => \read_mux_2|Mux10~19_combout\);

-- Location: LCCOMB_X7_Y6_N16
\read_mux_2|Mux10~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux10~8_combout\ = (\read_mux_2|Mux10~7_combout\ & (((\register_31|data_out\(21)) # (!\read_reg_2~combout\(2))))) # (!\read_mux_2|Mux10~7_combout\ & (\register_23|data_out\(21) & ((\read_reg_2~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux10~7_combout\,
	datab => \register_23|data_out\(21),
	datac => \register_31|data_out\(21),
	datad => \read_reg_2~combout\(2),
	combout => \read_mux_2|Mux10~8_combout\);

-- Location: LCFF_X15_Y2_N23
\register_29|data_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(21),
	sload => VCC,
	ena => \decoder|Ram0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_29|data_out\(21));

-- Location: LCFF_X15_Y2_N13
\register_21|data_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(21),
	sload => VCC,
	ena => \decoder|Ram0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_21|data_out\(21));

-- Location: LCCOMB_X15_Y2_N22
\read_mux_2|Mux10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux10~1_combout\ = (\read_mux_2|Mux10~0_combout\ & (((\register_29|data_out\(21))) # (!\read_reg_2~combout\(2)))) # (!\read_mux_2|Mux10~0_combout\ & (\read_reg_2~combout\(2) & ((\register_21|data_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux10~0_combout\,
	datab => \read_reg_2~combout\(2),
	datac => \register_29|data_out\(21),
	datad => \register_21|data_out\(21),
	combout => \read_mux_2|Mux10~1_combout\);

-- Location: LCFF_X18_Y5_N19
\register_30|data_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(21),
	sload => VCC,
	ena => \decoder|Ram0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_30|data_out\(21));

-- Location: LCFF_X17_Y5_N15
\register_22|data_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(21),
	sload => VCC,
	ena => \decoder|Ram0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_22|data_out\(21));

-- Location: LCFF_X17_Y5_N17
\register_18|data_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(21),
	sload => VCC,
	ena => \decoder|Ram0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_18|data_out\(21));

-- Location: LCCOMB_X17_Y5_N16
\read_mux_2|Mux10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux10~2_combout\ = (\read_reg_2~combout\(2) & ((\register_22|data_out\(21)) # ((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & (((\register_18|data_out\(21) & !\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \register_22|data_out\(21),
	datac => \register_18|data_out\(21),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux10~2_combout\);

-- Location: LCCOMB_X18_Y5_N18
\read_mux_2|Mux10~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux10~3_combout\ = (\read_reg_2~combout\(3) & ((\read_mux_2|Mux10~2_combout\ & ((\register_30|data_out\(21)))) # (!\read_mux_2|Mux10~2_combout\ & (\register_26|data_out\(21))))) # (!\read_reg_2~combout\(3) & (((\read_mux_2|Mux10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_26|data_out\(21),
	datab => \read_reg_2~combout\(3),
	datac => \register_30|data_out\(21),
	datad => \read_mux_2|Mux10~2_combout\,
	combout => \read_mux_2|Mux10~3_combout\);

-- Location: LCCOMB_X17_Y5_N30
\read_mux_2|Mux10~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux10~6_combout\ = (\read_reg_2~combout\(1) & (((\read_mux_2|Mux10~3_combout\) # (\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & (\read_mux_2|Mux10~5_combout\ & ((!\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux10~5_combout\,
	datab => \read_mux_2|Mux10~3_combout\,
	datac => \read_reg_2~combout\(1),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux10~6_combout\);

-- Location: LCCOMB_X17_Y5_N8
\read_mux_2|Mux10~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux10~9_combout\ = (\read_reg_2~combout\(0) & ((\read_mux_2|Mux10~6_combout\ & (\read_mux_2|Mux10~8_combout\)) # (!\read_mux_2|Mux10~6_combout\ & ((\read_mux_2|Mux10~1_combout\))))) # (!\read_reg_2~combout\(0) & 
-- (((\read_mux_2|Mux10~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(0),
	datab => \read_mux_2|Mux10~8_combout\,
	datac => \read_mux_2|Mux10~1_combout\,
	datad => \read_mux_2|Mux10~6_combout\,
	combout => \read_mux_2|Mux10~9_combout\);

-- Location: LCCOMB_X17_Y5_N22
\read_mux_2|Mux10~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux10~20_combout\ = (\read_reg_2~combout\(4) & ((\read_mux_2|Mux10~9_combout\))) # (!\read_reg_2~combout\(4) & (\read_mux_2|Mux10~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux10~19_combout\,
	datab => \read_mux_2|Mux10~9_combout\,
	datad => \read_reg_2~combout\(4),
	combout => \read_mux_2|Mux10~20_combout\);

-- Location: LCFF_X15_Y3_N7
\register_12|data_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(22),
	sload => VCC,
	ena => \decoder|Ram0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_12|data_out\(22));

-- Location: LCCOMB_X15_Y3_N6
\read_mux_2|Mux9~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux9~17_combout\ = (\read_reg_2~combout\(0) & (((\read_reg_2~combout\(1))))) # (!\read_reg_2~combout\(0) & ((\read_reg_2~combout\(1) & (\register_14|data_out\(22))) # (!\read_reg_2~combout\(1) & ((\register_12|data_out\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_14|data_out\(22),
	datab => \read_reg_2~combout\(0),
	datac => \register_12|data_out\(22),
	datad => \read_reg_2~combout\(1),
	combout => \read_mux_2|Mux9~17_combout\);

-- Location: LCCOMB_X15_Y9_N22
\read_mux_2|Mux9~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux9~18_combout\ = (\read_reg_2~combout\(0) & ((\read_mux_2|Mux9~17_combout\ & ((\register_15|data_out\(22)))) # (!\read_mux_2|Mux9~17_combout\ & (\register_13|data_out\(22))))) # (!\read_reg_2~combout\(0) & (((\read_mux_2|Mux9~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_13|data_out\(22),
	datab => \read_reg_2~combout\(0),
	datac => \register_15|data_out\(22),
	datad => \read_mux_2|Mux9~17_combout\,
	combout => \read_mux_2|Mux9~18_combout\);

-- Location: LCFF_X21_Y3_N25
\register_11|data_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(22),
	sload => VCC,
	ena => \decoder|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_11|data_out\(22));

-- Location: LCCOMB_X21_Y5_N30
\read_mux_2|Mux9~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux9~10_combout\ = (\read_reg_2~combout\(1) & (((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & ((\read_reg_2~combout\(0) & (\register_9|data_out\(22))) # (!\read_reg_2~combout\(0) & ((\register_8|data_out\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \register_9|data_out\(22),
	datac => \register_8|data_out\(22),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux9~10_combout\);

-- Location: LCCOMB_X21_Y3_N24
\read_mux_2|Mux9~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux9~11_combout\ = (\read_reg_2~combout\(1) & ((\read_mux_2|Mux9~10_combout\ & ((\register_11|data_out\(22)))) # (!\read_mux_2|Mux9~10_combout\ & (\register_10|data_out\(22))))) # (!\read_reg_2~combout\(1) & (((\read_mux_2|Mux9~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_10|data_out\(22),
	datab => \read_reg_2~combout\(1),
	datac => \register_11|data_out\(22),
	datad => \read_mux_2|Mux9~10_combout\,
	combout => \read_mux_2|Mux9~11_combout\);

-- Location: LCCOMB_X18_Y2_N26
\read_mux_2|Mux9~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux9~19_combout\ = (\read_mux_2|Mux9~16_combout\ & (((\read_mux_2|Mux9~18_combout\)) # (!\read_reg_2~combout\(3)))) # (!\read_mux_2|Mux9~16_combout\ & (\read_reg_2~combout\(3) & ((\read_mux_2|Mux9~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux9~16_combout\,
	datab => \read_reg_2~combout\(3),
	datac => \read_mux_2|Mux9~18_combout\,
	datad => \read_mux_2|Mux9~11_combout\,
	combout => \read_mux_2|Mux9~19_combout\);

-- Location: LCFF_X19_Y5_N13
\register_18|data_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(22),
	sload => VCC,
	ena => \decoder|Ram0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_18|data_out\(22));

-- Location: LCCOMB_X19_Y5_N12
\read_mux_2|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux9~0_combout\ = (\read_reg_2~combout\(3) & ((\register_26|data_out\(22)) # ((\read_reg_2~combout\(2))))) # (!\read_reg_2~combout\(3) & (((\register_18|data_out\(22) & !\read_reg_2~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_26|data_out\(22),
	datab => \read_reg_2~combout\(3),
	datac => \register_18|data_out\(22),
	datad => \read_reg_2~combout\(2),
	combout => \read_mux_2|Mux9~0_combout\);

-- Location: LCCOMB_X17_Y4_N16
\read_mux_2|Mux9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux9~1_combout\ = (\read_reg_2~combout\(2) & ((\read_mux_2|Mux9~0_combout\ & ((\register_30|data_out\(22)))) # (!\read_mux_2|Mux9~0_combout\ & (\register_22|data_out\(22))))) # (!\read_reg_2~combout\(2) & (((\read_mux_2|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \register_22|data_out\(22),
	datac => \register_30|data_out\(22),
	datad => \read_mux_2|Mux9~0_combout\,
	combout => \read_mux_2|Mux9~1_combout\);

-- Location: LCFF_X8_Y3_N11
\register_16|data_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(22),
	sload => VCC,
	ena => \decoder|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_16|data_out\(22));

-- Location: LCCOMB_X8_Y3_N10
\read_mux_2|Mux9~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux9~4_combout\ = (\read_reg_2~combout\(2) & (((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & ((\read_reg_2~combout\(3) & (\register_24|data_out\(22))) # (!\read_reg_2~combout\(3) & ((\register_16|data_out\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_24|data_out\(22),
	datab => \read_reg_2~combout\(2),
	datac => \register_16|data_out\(22),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux9~4_combout\);

-- Location: LCFF_X9_Y3_N27
\register_28|data_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(22),
	sload => VCC,
	ena => \decoder|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_28|data_out\(22));

-- Location: LCCOMB_X9_Y3_N26
\read_mux_2|Mux9~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux9~5_combout\ = (\read_mux_2|Mux9~4_combout\ & (((\register_28|data_out\(22)) # (!\read_reg_2~combout\(2))))) # (!\read_mux_2|Mux9~4_combout\ & (\register_20|data_out\(22) & ((\read_reg_2~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_20|data_out\(22),
	datab => \read_mux_2|Mux9~4_combout\,
	datac => \register_28|data_out\(22),
	datad => \read_reg_2~combout\(2),
	combout => \read_mux_2|Mux9~5_combout\);

-- Location: LCFF_X17_Y3_N7
\register_25|data_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(22),
	sload => VCC,
	ena => \decoder|Ram0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_25|data_out\(22));

-- Location: LCFF_X18_Y2_N3
\register_29|data_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(22),
	sload => VCC,
	ena => \decoder|Ram0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_29|data_out\(22));

-- Location: LCCOMB_X18_Y2_N2
\read_mux_2|Mux9~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux9~3_combout\ = (\read_mux_2|Mux9~2_combout\ & (((\register_29|data_out\(22)) # (!\read_reg_2~combout\(3))))) # (!\read_mux_2|Mux9~2_combout\ & (\register_25|data_out\(22) & ((\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux9~2_combout\,
	datab => \register_25|data_out\(22),
	datac => \register_29|data_out\(22),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux9~3_combout\);

-- Location: LCCOMB_X18_Y2_N4
\read_mux_2|Mux9~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux9~6_combout\ = (\read_reg_2~combout\(0) & (((\read_reg_2~combout\(1)) # (\read_mux_2|Mux9~3_combout\)))) # (!\read_reg_2~combout\(0) & (\read_mux_2|Mux9~5_combout\ & (!\read_reg_2~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(0),
	datab => \read_mux_2|Mux9~5_combout\,
	datac => \read_reg_2~combout\(1),
	datad => \read_mux_2|Mux9~3_combout\,
	combout => \read_mux_2|Mux9~6_combout\);

-- Location: LCCOMB_X18_Y2_N22
\read_mux_2|Mux9~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux9~9_combout\ = (\read_reg_2~combout\(1) & ((\read_mux_2|Mux9~6_combout\ & (\read_mux_2|Mux9~8_combout\)) # (!\read_mux_2|Mux9~6_combout\ & ((\read_mux_2|Mux9~1_combout\))))) # (!\read_reg_2~combout\(1) & (((\read_mux_2|Mux9~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux9~8_combout\,
	datab => \read_mux_2|Mux9~1_combout\,
	datac => \read_reg_2~combout\(1),
	datad => \read_mux_2|Mux9~6_combout\,
	combout => \read_mux_2|Mux9~9_combout\);

-- Location: LCCOMB_X18_Y2_N28
\read_mux_2|Mux9~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux9~20_combout\ = (\read_reg_2~combout\(4) & ((\read_mux_2|Mux9~9_combout\))) # (!\read_reg_2~combout\(4) & (\read_mux_2|Mux9~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \read_mux_2|Mux9~19_combout\,
	datac => \read_reg_2~combout\(4),
	datad => \read_mux_2|Mux9~9_combout\,
	combout => \read_mux_2|Mux9~20_combout\);

-- Location: LCCOMB_X10_Y12_N18
\read_mux_2|Mux8~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux8~7_combout\ = (\read_reg_2~combout\(3) & ((\register_27|data_out\(23)) # ((\read_reg_2~combout\(2))))) # (!\read_reg_2~combout\(3) & (((\register_19|data_out\(23) & !\read_reg_2~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_27|data_out\(23),
	datab => \read_reg_2~combout\(3),
	datac => \register_19|data_out\(23),
	datad => \read_reg_2~combout\(2),
	combout => \read_mux_2|Mux8~7_combout\);

-- Location: LCCOMB_X12_Y4_N2
\read_mux_2|Mux8~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux8~8_combout\ = (\read_reg_2~combout\(2) & ((\read_mux_2|Mux8~7_combout\ & ((\register_31|data_out\(23)))) # (!\read_mux_2|Mux8~7_combout\ & (\register_23|data_out\(23))))) # (!\read_reg_2~combout\(2) & (((\read_mux_2|Mux8~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_23|data_out\(23),
	datab => \read_reg_2~combout\(2),
	datac => \register_31|data_out\(23),
	datad => \read_mux_2|Mux8~7_combout\,
	combout => \read_mux_2|Mux8~8_combout\);

-- Location: LCFF_X12_Y4_N1
\register_30|data_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(23),
	sload => VCC,
	ena => \decoder|Ram0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_30|data_out\(23));

-- Location: LCFF_X20_Y4_N19
\register_22|data_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(23),
	sload => VCC,
	ena => \decoder|Ram0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_22|data_out\(23));

-- Location: LCFF_X20_Y4_N21
\register_18|data_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(23),
	sload => VCC,
	ena => \decoder|Ram0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_18|data_out\(23));

-- Location: LCCOMB_X20_Y4_N20
\read_mux_2|Mux8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux8~2_combout\ = (\read_reg_2~combout\(2) & ((\register_22|data_out\(23)) # ((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & (((\register_18|data_out\(23) & !\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \register_22|data_out\(23),
	datac => \register_18|data_out\(23),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux8~2_combout\);

-- Location: LCCOMB_X12_Y4_N0
\read_mux_2|Mux8~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux8~3_combout\ = (\read_reg_2~combout\(3) & ((\read_mux_2|Mux8~2_combout\ & ((\register_30|data_out\(23)))) # (!\read_mux_2|Mux8~2_combout\ & (\register_26|data_out\(23))))) # (!\read_reg_2~combout\(3) & (((\read_mux_2|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_26|data_out\(23),
	datab => \read_reg_2~combout\(3),
	datac => \register_30|data_out\(23),
	datad => \read_mux_2|Mux8~2_combout\,
	combout => \read_mux_2|Mux8~3_combout\);

-- Location: LCCOMB_X12_Y4_N16
\read_mux_2|Mux8~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux8~6_combout\ = (\read_reg_2~combout\(1) & (((\read_mux_2|Mux8~3_combout\) # (\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & (\read_mux_2|Mux8~5_combout\ & ((!\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux8~5_combout\,
	datab => \read_mux_2|Mux8~3_combout\,
	datac => \read_reg_2~combout\(1),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux8~6_combout\);

-- Location: LCCOMB_X12_Y4_N10
\read_mux_2|Mux8~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux8~9_combout\ = (\read_mux_2|Mux8~6_combout\ & (((\read_mux_2|Mux8~8_combout\) # (!\read_reg_2~combout\(0))))) # (!\read_mux_2|Mux8~6_combout\ & (\read_mux_2|Mux8~1_combout\ & ((\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux8~1_combout\,
	datab => \read_mux_2|Mux8~8_combout\,
	datac => \read_mux_2|Mux8~6_combout\,
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux8~9_combout\);

-- Location: LCFF_X10_Y4_N29
\register_9|data_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(23),
	sload => VCC,
	ena => \decoder|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_9|data_out\(23));

-- Location: LCFF_X10_Y4_N23
\register_11|data_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(23),
	sload => VCC,
	ena => \decoder|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_11|data_out\(23));

-- Location: LCFF_X24_Y5_N19
\register_8|data_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(23),
	sload => VCC,
	ena => \decoder|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_8|data_out\(23));

-- Location: LCFF_X20_Y3_N29
\register_10|data_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(23),
	sload => VCC,
	ena => \decoder|Ram0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_10|data_out\(23));

-- Location: LCCOMB_X24_Y5_N18
\read_mux_2|Mux8~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux8~12_combout\ = (\read_reg_2~combout\(1) & ((\read_reg_2~combout\(0)) # ((\register_10|data_out\(23))))) # (!\read_reg_2~combout\(1) & (!\read_reg_2~combout\(0) & (\register_8|data_out\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \read_reg_2~combout\(0),
	datac => \register_8|data_out\(23),
	datad => \register_10|data_out\(23),
	combout => \read_mux_2|Mux8~12_combout\);

-- Location: LCCOMB_X10_Y4_N22
\read_mux_2|Mux8~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux8~13_combout\ = (\read_reg_2~combout\(0) & ((\read_mux_2|Mux8~12_combout\ & ((\register_11|data_out\(23)))) # (!\read_mux_2|Mux8~12_combout\ & (\register_9|data_out\(23))))) # (!\read_reg_2~combout\(0) & (((\read_mux_2|Mux8~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(0),
	datab => \register_9|data_out\(23),
	datac => \register_11|data_out\(23),
	datad => \read_mux_2|Mux8~12_combout\,
	combout => \read_mux_2|Mux8~13_combout\);

-- Location: LCCOMB_X12_Y4_N20
\read_mux_2|Mux8~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux8~16_combout\ = (\read_reg_2~combout\(2) & (((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & ((\read_reg_2~combout\(3) & ((\read_mux_2|Mux8~13_combout\))) # (!\read_reg_2~combout\(3) & (\read_mux_2|Mux8~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux8~15_combout\,
	datab => \read_reg_2~combout\(2),
	datac => \read_reg_2~combout\(3),
	datad => \read_mux_2|Mux8~13_combout\,
	combout => \read_mux_2|Mux8~16_combout\);

-- Location: LCCOMB_X12_Y11_N8
\read_mux_2|Mux8~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux8~10_combout\ = (\read_reg_2~combout\(0) & ((\read_reg_2~combout\(1)) # ((\register_5|data_out\(23))))) # (!\read_reg_2~combout\(0) & (!\read_reg_2~combout\(1) & (\register_4|data_out\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(0),
	datab => \read_reg_2~combout\(1),
	datac => \register_4|data_out\(23),
	datad => \register_5|data_out\(23),
	combout => \read_mux_2|Mux8~10_combout\);

-- Location: LCCOMB_X8_Y7_N26
\read_mux_2|Mux8~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux8~11_combout\ = (\read_mux_2|Mux8~10_combout\ & (((\register_7|data_out\(23)) # (!\read_reg_2~combout\(1))))) # (!\read_mux_2|Mux8~10_combout\ & (\register_6|data_out\(23) & ((\read_reg_2~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_6|data_out\(23),
	datab => \read_mux_2|Mux8~10_combout\,
	datac => \register_7|data_out\(23),
	datad => \read_reg_2~combout\(1),
	combout => \read_mux_2|Mux8~11_combout\);

-- Location: LCCOMB_X12_Y4_N30
\read_mux_2|Mux8~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux8~19_combout\ = (\read_reg_2~combout\(2) & ((\read_mux_2|Mux8~16_combout\ & (\read_mux_2|Mux8~18_combout\)) # (!\read_mux_2|Mux8~16_combout\ & ((\read_mux_2|Mux8~11_combout\))))) # (!\read_reg_2~combout\(2) & 
-- (((\read_mux_2|Mux8~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux8~18_combout\,
	datab => \read_reg_2~combout\(2),
	datac => \read_mux_2|Mux8~16_combout\,
	datad => \read_mux_2|Mux8~11_combout\,
	combout => \read_mux_2|Mux8~19_combout\);

-- Location: LCCOMB_X12_Y4_N24
\read_mux_2|Mux8~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux8~20_combout\ = (\read_reg_2~combout\(4) & (\read_mux_2|Mux8~9_combout\)) # (!\read_reg_2~combout\(4) & ((\read_mux_2|Mux8~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux8~9_combout\,
	datab => \read_mux_2|Mux8~19_combout\,
	datad => \read_reg_2~combout\(4),
	combout => \read_mux_2|Mux8~20_combout\);

-- Location: LCFF_X8_Y5_N15
\register_3|data_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(24),
	sload => VCC,
	ena => \decoder|Ram0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_3|data_out\(24));

-- Location: LCFF_X8_Y5_N29
\register_2|data_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(24),
	sload => VCC,
	ena => \decoder|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_2|data_out\(24));

-- Location: LCCOMB_X8_Y5_N14
\read_mux_2|Mux7~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux7~15_combout\ = (\read_mux_2|Mux7~14_combout\ & (((\register_3|data_out\(24))) # (!\read_reg_2~combout\(1)))) # (!\read_mux_2|Mux7~14_combout\ & (\read_reg_2~combout\(1) & ((\register_2|data_out\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux7~14_combout\,
	datab => \read_reg_2~combout\(1),
	datac => \register_3|data_out\(24),
	datad => \register_2|data_out\(24),
	combout => \read_mux_2|Mux7~15_combout\);

-- Location: LCCOMB_X8_Y5_N26
\read_mux_2|Mux7~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux7~16_combout\ = (\read_reg_2~combout\(2) & ((\read_mux_2|Mux7~13_combout\) # ((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & (((\read_mux_2|Mux7~15_combout\ & !\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux7~13_combout\,
	datab => \read_mux_2|Mux7~15_combout\,
	datac => \read_reg_2~combout\(2),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux7~16_combout\);

-- Location: LCFF_X13_Y3_N25
\register_14|data_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(24),
	sload => VCC,
	ena => \decoder|Ram0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_14|data_out\(24));

-- Location: LCFF_X14_Y3_N29
\register_12|data_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(24),
	sload => VCC,
	ena => \decoder|Ram0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_12|data_out\(24));

-- Location: LCCOMB_X14_Y3_N28
\read_mux_2|Mux7~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux7~17_combout\ = (\read_reg_2~combout\(1) & ((\register_14|data_out\(24)) # ((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & (((\register_12|data_out\(24) & !\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \register_14|data_out\(24),
	datac => \register_12|data_out\(24),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux7~17_combout\);

-- Location: LCCOMB_X14_Y3_N30
\read_mux_2|Mux7~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux7~18_combout\ = (\read_mux_2|Mux7~17_combout\ & (((\register_15|data_out\(24)) # (!\read_reg_2~combout\(0))))) # (!\read_mux_2|Mux7~17_combout\ & (\register_13|data_out\(24) & ((\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_13|data_out\(24),
	datab => \read_mux_2|Mux7~17_combout\,
	datac => \register_15|data_out\(24),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux7~18_combout\);

-- Location: LCCOMB_X8_Y5_N20
\read_mux_2|Mux7~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux7~19_combout\ = (\read_mux_2|Mux7~16_combout\ & (((\read_mux_2|Mux7~18_combout\) # (!\read_reg_2~combout\(3))))) # (!\read_mux_2|Mux7~16_combout\ & (\read_mux_2|Mux7~11_combout\ & ((\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux7~11_combout\,
	datab => \read_mux_2|Mux7~16_combout\,
	datac => \read_mux_2|Mux7~18_combout\,
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux7~19_combout\);

-- Location: LCFF_X8_Y4_N5
\register_28|data_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(24),
	sload => VCC,
	ena => \decoder|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_28|data_out\(24));

-- Location: LCFF_X8_Y3_N7
\register_16|data_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(24),
	sload => VCC,
	ena => \decoder|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_16|data_out\(24));

-- Location: LCCOMB_X8_Y3_N6
\read_mux_2|Mux7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux7~4_combout\ = (\read_reg_2~combout\(2) & (((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & ((\read_reg_2~combout\(3) & (\register_24|data_out\(24))) # (!\read_reg_2~combout\(3) & ((\register_16|data_out\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \register_24|data_out\(24),
	datac => \register_16|data_out\(24),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux7~4_combout\);

-- Location: LCCOMB_X8_Y4_N4
\read_mux_2|Mux7~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux7~5_combout\ = (\read_reg_2~combout\(2) & ((\read_mux_2|Mux7~4_combout\ & ((\register_28|data_out\(24)))) # (!\read_mux_2|Mux7~4_combout\ & (\register_20|data_out\(24))))) # (!\read_reg_2~combout\(2) & (((\read_mux_2|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_20|data_out\(24),
	datab => \read_reg_2~combout\(2),
	datac => \register_28|data_out\(24),
	datad => \read_mux_2|Mux7~4_combout\,
	combout => \read_mux_2|Mux7~5_combout\);

-- Location: LCCOMB_X8_Y5_N22
\read_mux_2|Mux7~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux7~6_combout\ = (\read_reg_2~combout\(1) & (((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & ((\read_reg_2~combout\(0) & (\read_mux_2|Mux7~3_combout\)) # (!\read_reg_2~combout\(0) & ((\read_mux_2|Mux7~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux7~3_combout\,
	datab => \read_reg_2~combout\(1),
	datac => \read_reg_2~combout\(0),
	datad => \read_mux_2|Mux7~5_combout\,
	combout => \read_mux_2|Mux7~6_combout\);

-- Location: LCFF_X7_Y3_N1
\register_27|data_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(24),
	sload => VCC,
	ena => \decoder|Ram0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_27|data_out\(24));

-- Location: LCFF_X9_Y5_N19
\register_31|data_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(24),
	sload => VCC,
	ena => \decoder|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_31|data_out\(24));

-- Location: LCCOMB_X9_Y5_N18
\read_mux_2|Mux7~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux7~8_combout\ = (\read_mux_2|Mux7~7_combout\ & (((\register_31|data_out\(24)) # (!\read_reg_2~combout\(3))))) # (!\read_mux_2|Mux7~7_combout\ & (\register_27|data_out\(24) & ((\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux7~7_combout\,
	datab => \register_27|data_out\(24),
	datac => \register_31|data_out\(24),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux7~8_combout\);

-- Location: LCCOMB_X8_Y5_N0
\read_mux_2|Mux7~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux7~9_combout\ = (\read_mux_2|Mux7~6_combout\ & (((\read_mux_2|Mux7~8_combout\) # (!\read_reg_2~combout\(1))))) # (!\read_mux_2|Mux7~6_combout\ & (\read_mux_2|Mux7~1_combout\ & (\read_reg_2~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux7~1_combout\,
	datab => \read_mux_2|Mux7~6_combout\,
	datac => \read_reg_2~combout\(1),
	datad => \read_mux_2|Mux7~8_combout\,
	combout => \read_mux_2|Mux7~9_combout\);

-- Location: LCCOMB_X8_Y5_N30
\read_mux_2|Mux7~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux7~20_combout\ = (\read_reg_2~combout\(4) & ((\read_mux_2|Mux7~9_combout\))) # (!\read_reg_2~combout\(4) & (\read_mux_2|Mux7~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux7~19_combout\,
	datac => \read_reg_2~combout\(4),
	datad => \read_mux_2|Mux7~9_combout\,
	combout => \read_mux_2|Mux7~20_combout\);

-- Location: LCCOMB_X7_Y6_N10
\read_mux_2|Mux6~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux6~8_combout\ = (\read_mux_2|Mux6~7_combout\ & (((\register_31|data_out\(25))) # (!\read_reg_2~combout\(2)))) # (!\read_mux_2|Mux6~7_combout\ & (\read_reg_2~combout\(2) & ((\register_23|data_out\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux6~7_combout\,
	datab => \read_reg_2~combout\(2),
	datac => \register_31|data_out\(25),
	datad => \register_23|data_out\(25),
	combout => \read_mux_2|Mux6~8_combout\);

-- Location: LCCOMB_X15_Y2_N30
\read_mux_2|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux6~1_combout\ = (\read_mux_2|Mux6~0_combout\ & (((\register_29|data_out\(25))) # (!\read_reg_2~combout\(2)))) # (!\read_mux_2|Mux6~0_combout\ & (\read_reg_2~combout\(2) & ((\register_21|data_out\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux6~0_combout\,
	datab => \read_reg_2~combout\(2),
	datac => \register_29|data_out\(25),
	datad => \register_21|data_out\(25),
	combout => \read_mux_2|Mux6~1_combout\);

-- Location: LCCOMB_X14_Y4_N30
\read_mux_2|Mux6~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux6~9_combout\ = (\read_mux_2|Mux6~6_combout\ & ((\read_mux_2|Mux6~8_combout\) # ((!\read_reg_2~combout\(0))))) # (!\read_mux_2|Mux6~6_combout\ & (((\read_mux_2|Mux6~1_combout\ & \read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux6~6_combout\,
	datab => \read_mux_2|Mux6~8_combout\,
	datac => \read_mux_2|Mux6~1_combout\,
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux6~9_combout\);

-- Location: LCFF_X18_Y11_N9
\register_13|data_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(25),
	sload => VCC,
	ena => \decoder|Ram0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_13|data_out\(25));

-- Location: LCFF_X18_Y11_N27
\register_12|data_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(25),
	sload => VCC,
	ena => \decoder|Ram0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_12|data_out\(25));

-- Location: LCCOMB_X18_Y11_N26
\read_mux_2|Mux6~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux6~17_combout\ = (\read_reg_2~combout\(1) & (((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & ((\read_reg_2~combout\(0) & (\register_13|data_out\(25))) # (!\read_reg_2~combout\(0) & ((\register_12|data_out\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \register_13|data_out\(25),
	datac => \register_12|data_out\(25),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux6~17_combout\);

-- Location: LCCOMB_X14_Y13_N2
\read_mux_2|Mux6~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux6~18_combout\ = (\read_reg_2~combout\(1) & ((\read_mux_2|Mux6~17_combout\ & ((\register_15|data_out\(25)))) # (!\read_mux_2|Mux6~17_combout\ & (\register_14|data_out\(25))))) # (!\read_reg_2~combout\(1) & (((\read_mux_2|Mux6~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \register_14|data_out\(25),
	datac => \register_15|data_out\(25),
	datad => \read_mux_2|Mux6~17_combout\,
	combout => \read_mux_2|Mux6~18_combout\);

-- Location: LCCOMB_X8_Y7_N30
\read_mux_2|Mux6~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux6~11_combout\ = (\read_mux_2|Mux6~10_combout\ & (((\register_7|data_out\(25)) # (!\read_reg_2~combout\(1))))) # (!\read_mux_2|Mux6~10_combout\ & (\register_6|data_out\(25) & ((\read_reg_2~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux6~10_combout\,
	datab => \register_6|data_out\(25),
	datac => \register_7|data_out\(25),
	datad => \read_reg_2~combout\(1),
	combout => \read_mux_2|Mux6~11_combout\);

-- Location: LCCOMB_X14_Y4_N26
\read_mux_2|Mux6~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux6~19_combout\ = (\read_mux_2|Mux6~16_combout\ & (((\read_mux_2|Mux6~18_combout\)) # (!\read_reg_2~combout\(2)))) # (!\read_mux_2|Mux6~16_combout\ & (\read_reg_2~combout\(2) & ((\read_mux_2|Mux6~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux6~16_combout\,
	datab => \read_reg_2~combout\(2),
	datac => \read_mux_2|Mux6~18_combout\,
	datad => \read_mux_2|Mux6~11_combout\,
	combout => \read_mux_2|Mux6~19_combout\);

-- Location: LCCOMB_X14_Y4_N28
\read_mux_2|Mux6~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux6~20_combout\ = (\read_reg_2~combout\(4) & (\read_mux_2|Mux6~9_combout\)) # (!\read_reg_2~combout\(4) & ((\read_mux_2|Mux6~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \read_mux_2|Mux6~9_combout\,
	datac => \read_reg_2~combout\(4),
	datad => \read_mux_2|Mux6~19_combout\,
	combout => \read_mux_2|Mux6~20_combout\);

-- Location: LCFF_X14_Y11_N11
\register_6|data_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(26),
	sload => VCC,
	ena => \decoder|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_6|data_out\(26));

-- Location: LCFF_X12_Y11_N23
\register_4|data_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(26),
	sload => VCC,
	ena => \decoder|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_4|data_out\(26));

-- Location: LCCOMB_X12_Y11_N22
\read_mux_2|Mux5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux5~12_combout\ = (\read_reg_2~combout\(1) & ((\register_6|data_out\(26)) # ((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & (((\register_4|data_out\(26) & !\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \register_6|data_out\(26),
	datac => \register_4|data_out\(26),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux5~12_combout\);

-- Location: LCCOMB_X9_Y11_N18
\read_mux_2|Mux5~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux5~13_combout\ = (\read_reg_2~combout\(0) & ((\read_mux_2|Mux5~12_combout\ & ((\register_7|data_out\(26)))) # (!\read_mux_2|Mux5~12_combout\ & (\register_5|data_out\(26))))) # (!\read_reg_2~combout\(0) & (((\read_mux_2|Mux5~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(0),
	datab => \register_5|data_out\(26),
	datac => \register_7|data_out\(26),
	datad => \read_mux_2|Mux5~12_combout\,
	combout => \read_mux_2|Mux5~13_combout\);

-- Location: LCCOMB_X9_Y11_N20
\read_mux_2|Mux5~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux5~16_combout\ = (\read_reg_2~combout\(3) & (((\read_reg_2~combout\(2))))) # (!\read_reg_2~combout\(3) & ((\read_reg_2~combout\(2) & ((\read_mux_2|Mux5~13_combout\))) # (!\read_reg_2~combout\(2) & (\read_mux_2|Mux5~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux5~15_combout\,
	datab => \read_mux_2|Mux5~13_combout\,
	datac => \read_reg_2~combout\(3),
	datad => \read_reg_2~combout\(2),
	combout => \read_mux_2|Mux5~16_combout\);

-- Location: LCFF_X13_Y3_N7
\register_13|data_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(26),
	sload => VCC,
	ena => \decoder|Ram0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_13|data_out\(26));

-- Location: LCFF_X14_Y3_N1
\register_15|data_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(26),
	sload => VCC,
	ena => \decoder|Ram0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_15|data_out\(26));

-- Location: LCCOMB_X14_Y3_N0
\read_mux_2|Mux5~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux5~18_combout\ = (\read_mux_2|Mux5~17_combout\ & (((\register_15|data_out\(26)) # (!\read_reg_2~combout\(0))))) # (!\read_mux_2|Mux5~17_combout\ & (\register_13|data_out\(26) & ((\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux5~17_combout\,
	datab => \register_13|data_out\(26),
	datac => \register_15|data_out\(26),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux5~18_combout\);

-- Location: LCCOMB_X9_Y11_N22
\read_mux_2|Mux5~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux5~19_combout\ = (\read_mux_2|Mux5~16_combout\ & (((\read_mux_2|Mux5~18_combout\) # (!\read_reg_2~combout\(3))))) # (!\read_mux_2|Mux5~16_combout\ & (\read_mux_2|Mux5~11_combout\ & (\read_reg_2~combout\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux5~11_combout\,
	datab => \read_mux_2|Mux5~16_combout\,
	datac => \read_reg_2~combout\(3),
	datad => \read_mux_2|Mux5~18_combout\,
	combout => \read_mux_2|Mux5~19_combout\);

-- Location: LCFF_X9_Y4_N29
\register_17|data_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(26),
	sload => VCC,
	ena => \decoder|Ram0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_17|data_out\(26));

-- Location: LCCOMB_X9_Y4_N28
\read_mux_2|Mux5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux5~2_combout\ = (\read_reg_2~combout\(2) & ((\register_21|data_out\(26)) # ((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & (((\register_17|data_out\(26) & !\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_21|data_out\(26),
	datab => \read_reg_2~combout\(2),
	datac => \register_17|data_out\(26),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux5~2_combout\);

-- Location: LCFF_X9_Y4_N23
\register_29|data_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(26),
	sload => VCC,
	ena => \decoder|Ram0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_29|data_out\(26));

-- Location: LCCOMB_X9_Y4_N22
\read_mux_2|Mux5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux5~3_combout\ = (\read_mux_2|Mux5~2_combout\ & (((\register_29|data_out\(26)) # (!\read_reg_2~combout\(3))))) # (!\read_mux_2|Mux5~2_combout\ & (\register_25|data_out\(26) & ((\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_25|data_out\(26),
	datab => \read_mux_2|Mux5~2_combout\,
	datac => \register_29|data_out\(26),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux5~3_combout\);

-- Location: LCCOMB_X9_Y11_N24
\read_mux_2|Mux5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux5~6_combout\ = (\read_reg_2~combout\(1) & (((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & ((\read_reg_2~combout\(0) & ((\read_mux_2|Mux5~3_combout\))) # (!\read_reg_2~combout\(0) & (\read_mux_2|Mux5~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux5~5_combout\,
	datab => \read_reg_2~combout\(1),
	datac => \read_mux_2|Mux5~3_combout\,
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux5~6_combout\);

-- Location: LCCOMB_X10_Y12_N12
\read_mux_2|Mux5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux5~7_combout\ = (\read_reg_2~combout\(3) & (((\read_reg_2~combout\(2))))) # (!\read_reg_2~combout\(3) & ((\read_reg_2~combout\(2) & (\register_23|data_out\(26))) # (!\read_reg_2~combout\(2) & ((\register_19|data_out\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_23|data_out\(26),
	datab => \read_reg_2~combout\(3),
	datac => \register_19|data_out\(26),
	datad => \read_reg_2~combout\(2),
	combout => \read_mux_2|Mux5~7_combout\);

-- Location: LCCOMB_X18_Y13_N20
\read_mux_2|Mux5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux5~8_combout\ = (\read_reg_2~combout\(3) & ((\read_mux_2|Mux5~7_combout\ & (\register_31|data_out\(26))) # (!\read_mux_2|Mux5~7_combout\ & ((\register_27|data_out\(26)))))) # (!\read_reg_2~combout\(3) & (\read_mux_2|Mux5~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(3),
	datab => \read_mux_2|Mux5~7_combout\,
	datac => \register_31|data_out\(26),
	datad => \register_27|data_out\(26),
	combout => \read_mux_2|Mux5~8_combout\);

-- Location: LCCOMB_X9_Y11_N26
\read_mux_2|Mux5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux5~9_combout\ = (\read_reg_2~combout\(1) & ((\read_mux_2|Mux5~6_combout\ & ((\read_mux_2|Mux5~8_combout\))) # (!\read_mux_2|Mux5~6_combout\ & (\read_mux_2|Mux5~1_combout\)))) # (!\read_reg_2~combout\(1) & (((\read_mux_2|Mux5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux5~1_combout\,
	datab => \read_reg_2~combout\(1),
	datac => \read_mux_2|Mux5~6_combout\,
	datad => \read_mux_2|Mux5~8_combout\,
	combout => \read_mux_2|Mux5~9_combout\);

-- Location: LCCOMB_X9_Y11_N0
\read_mux_2|Mux5~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux5~20_combout\ = (\read_reg_2~combout\(4) & ((\read_mux_2|Mux5~9_combout\))) # (!\read_reg_2~combout\(4) & (\read_mux_2|Mux5~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \read_mux_2|Mux5~19_combout\,
	datac => \read_reg_2~combout\(4),
	datad => \read_mux_2|Mux5~9_combout\,
	combout => \read_mux_2|Mux5~20_combout\);

-- Location: LCFF_X14_Y3_N3
\register_15|data_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(27),
	sload => VCC,
	ena => \decoder|Ram0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_15|data_out\(27));

-- Location: LCCOMB_X19_Y3_N18
\read_mux_2|Mux4~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux4~17_combout\ = (\read_reg_2~combout\(1) & (\read_reg_2~combout\(0))) # (!\read_reg_2~combout\(1) & ((\read_reg_2~combout\(0) & ((\register_13|data_out\(27)))) # (!\read_reg_2~combout\(0) & (\register_12|data_out\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \read_reg_2~combout\(0),
	datac => \register_12|data_out\(27),
	datad => \register_13|data_out\(27),
	combout => \read_mux_2|Mux4~17_combout\);

-- Location: LCCOMB_X14_Y3_N2
\read_mux_2|Mux4~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux4~18_combout\ = (\read_reg_2~combout\(1) & ((\read_mux_2|Mux4~17_combout\ & ((\register_15|data_out\(27)))) # (!\read_mux_2|Mux4~17_combout\ & (\register_14|data_out\(27))))) # (!\read_reg_2~combout\(1) & (((\read_mux_2|Mux4~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \register_14|data_out\(27),
	datac => \register_15|data_out\(27),
	datad => \read_mux_2|Mux4~17_combout\,
	combout => \read_mux_2|Mux4~18_combout\);

-- Location: LCFF_X9_Y6_N9
\register_8|data_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(27),
	sload => VCC,
	ena => \decoder|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_8|data_out\(27));

-- Location: LCCOMB_X9_Y6_N8
\read_mux_2|Mux4~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux4~12_combout\ = (\read_reg_2~combout\(1) & ((\register_10|data_out\(27)) # ((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & (((\register_8|data_out\(27) & !\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_10|data_out\(27),
	datab => \read_reg_2~combout\(1),
	datac => \register_8|data_out\(27),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux4~12_combout\);

-- Location: LCFF_X9_Y7_N19
\register_11|data_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(27),
	sload => VCC,
	ena => \decoder|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_11|data_out\(27));

-- Location: LCCOMB_X9_Y7_N18
\read_mux_2|Mux4~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux4~13_combout\ = (\read_mux_2|Mux4~12_combout\ & (((\register_11|data_out\(27)) # (!\read_reg_2~combout\(0))))) # (!\read_mux_2|Mux4~12_combout\ & (\register_9|data_out\(27) & ((\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_9|data_out\(27),
	datab => \read_mux_2|Mux4~12_combout\,
	datac => \register_11|data_out\(27),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux4~13_combout\);

-- Location: LCCOMB_X14_Y4_N18
\read_mux_2|Mux4~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux4~16_combout\ = (\read_reg_2~combout\(2) & (((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & ((\read_reg_2~combout\(3) & ((\read_mux_2|Mux4~13_combout\))) # (!\read_reg_2~combout\(3) & (\read_mux_2|Mux4~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux4~15_combout\,
	datab => \read_mux_2|Mux4~13_combout\,
	datac => \read_reg_2~combout\(2),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux4~16_combout\);

-- Location: LCCOMB_X14_Y4_N20
\read_mux_2|Mux4~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux4~19_combout\ = (\read_reg_2~combout\(2) & ((\read_mux_2|Mux4~16_combout\ & ((\read_mux_2|Mux4~18_combout\))) # (!\read_mux_2|Mux4~16_combout\ & (\read_mux_2|Mux4~11_combout\)))) # (!\read_reg_2~combout\(2) & 
-- (((\read_mux_2|Mux4~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux4~11_combout\,
	datab => \read_mux_2|Mux4~18_combout\,
	datac => \read_reg_2~combout\(2),
	datad => \read_mux_2|Mux4~16_combout\,
	combout => \read_mux_2|Mux4~19_combout\);

-- Location: LCFF_X19_Y4_N17
\register_30|data_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(27),
	sload => VCC,
	ena => \decoder|Ram0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_30|data_out\(27));

-- Location: LCFF_X18_Y4_N9
\register_26|data_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(27),
	sload => VCC,
	ena => \decoder|Ram0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_26|data_out\(27));

-- Location: LCCOMB_X19_Y4_N16
\read_mux_2|Mux4~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux4~3_combout\ = (\read_mux_2|Mux4~2_combout\ & (((\register_30|data_out\(27))) # (!\read_reg_2~combout\(3)))) # (!\read_mux_2|Mux4~2_combout\ & (\read_reg_2~combout\(3) & ((\register_26|data_out\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux4~2_combout\,
	datab => \read_reg_2~combout\(3),
	datac => \register_30|data_out\(27),
	datad => \register_26|data_out\(27),
	combout => \read_mux_2|Mux4~3_combout\);

-- Location: LCCOMB_X14_Y4_N14
\read_mux_2|Mux4~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux4~6_combout\ = (\read_reg_2~combout\(1) & (((\read_mux_2|Mux4~3_combout\) # (\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & (\read_mux_2|Mux4~5_combout\ & ((!\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux4~5_combout\,
	datab => \read_mux_2|Mux4~3_combout\,
	datac => \read_reg_2~combout\(1),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux4~6_combout\);

-- Location: LCCOMB_X13_Y8_N4
\read_mux_2|Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux4~1_combout\ = (\read_mux_2|Mux4~0_combout\ & (((\register_29|data_out\(27))) # (!\read_reg_2~combout\(2)))) # (!\read_mux_2|Mux4~0_combout\ & (\read_reg_2~combout\(2) & ((\register_21|data_out\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux4~0_combout\,
	datab => \read_reg_2~combout\(2),
	datac => \register_29|data_out\(27),
	datad => \register_21|data_out\(27),
	combout => \read_mux_2|Mux4~1_combout\);

-- Location: LCCOMB_X14_Y4_N16
\read_mux_2|Mux4~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux4~9_combout\ = (\read_mux_2|Mux4~6_combout\ & ((\read_mux_2|Mux4~8_combout\) # ((!\read_reg_2~combout\(0))))) # (!\read_mux_2|Mux4~6_combout\ & (((\read_mux_2|Mux4~1_combout\ & \read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux4~8_combout\,
	datab => \read_mux_2|Mux4~6_combout\,
	datac => \read_mux_2|Mux4~1_combout\,
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux4~9_combout\);

-- Location: LCCOMB_X14_Y4_N22
\read_mux_2|Mux4~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux4~20_combout\ = (\read_reg_2~combout\(4) & ((\read_mux_2|Mux4~9_combout\))) # (!\read_reg_2~combout\(4) & (\read_mux_2|Mux4~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux4~19_combout\,
	datac => \read_mux_2|Mux4~9_combout\,
	datad => \read_reg_2~combout\(4),
	combout => \read_mux_2|Mux4~20_combout\);

-- Location: LCFF_X15_Y9_N27
\register_15|data_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(28),
	sload => VCC,
	ena => \decoder|Ram0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_15|data_out\(28));

-- Location: LCFF_X14_Y9_N3
\register_12|data_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(28),
	sload => VCC,
	ena => \decoder|Ram0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_12|data_out\(28));

-- Location: LCCOMB_X14_Y9_N2
\read_mux_2|Mux3~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux3~17_combout\ = (\read_reg_2~combout\(0) & (((\read_reg_2~combout\(1))))) # (!\read_reg_2~combout\(0) & ((\read_reg_2~combout\(1) & (\register_14|data_out\(28))) # (!\read_reg_2~combout\(1) & ((\register_12|data_out\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_14|data_out\(28),
	datab => \read_reg_2~combout\(0),
	datac => \register_12|data_out\(28),
	datad => \read_reg_2~combout\(1),
	combout => \read_mux_2|Mux3~17_combout\);

-- Location: LCCOMB_X15_Y9_N26
\read_mux_2|Mux3~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux3~18_combout\ = (\read_reg_2~combout\(0) & ((\read_mux_2|Mux3~17_combout\ & ((\register_15|data_out\(28)))) # (!\read_mux_2|Mux3~17_combout\ & (\register_13|data_out\(28))))) # (!\read_reg_2~combout\(0) & (((\read_mux_2|Mux3~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_13|data_out\(28),
	datab => \read_reg_2~combout\(0),
	datac => \register_15|data_out\(28),
	datad => \read_mux_2|Mux3~17_combout\,
	combout => \read_mux_2|Mux3~18_combout\);

-- Location: LCCOMB_X21_Y4_N22
\read_mux_2|Mux3~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux3~11_combout\ = (\read_mux_2|Mux3~10_combout\ & (((\register_11|data_out\(28))) # (!\read_reg_2~combout\(1)))) # (!\read_mux_2|Mux3~10_combout\ & (\read_reg_2~combout\(1) & ((\register_10|data_out\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux3~10_combout\,
	datab => \read_reg_2~combout\(1),
	datac => \register_11|data_out\(28),
	datad => \register_10|data_out\(28),
	combout => \read_mux_2|Mux3~11_combout\);

-- Location: LCCOMB_X14_Y2_N0
\read_mux_2|Mux3~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux3~19_combout\ = (\read_mux_2|Mux3~16_combout\ & ((\read_mux_2|Mux3~18_combout\) # ((!\read_reg_2~combout\(3))))) # (!\read_mux_2|Mux3~16_combout\ & (((\read_mux_2|Mux3~11_combout\ & \read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux3~16_combout\,
	datab => \read_mux_2|Mux3~18_combout\,
	datac => \read_mux_2|Mux3~11_combout\,
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux3~19_combout\);

-- Location: LCCOMB_X9_Y5_N22
\read_mux_2|Mux3~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux3~8_combout\ = (\read_mux_2|Mux3~7_combout\ & (((\register_31|data_out\(28)) # (!\read_reg_2~combout\(3))))) # (!\read_mux_2|Mux3~7_combout\ & (\register_27|data_out\(28) & ((\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux3~7_combout\,
	datab => \register_27|data_out\(28),
	datac => \register_31|data_out\(28),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux3~8_combout\);

-- Location: LCFF_X10_Y5_N29
\register_20|data_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(28),
	sload => VCC,
	ena => \decoder|Ram0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_20|data_out\(28));

-- Location: LCFF_X10_Y5_N15
\register_28|data_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(28),
	sload => VCC,
	ena => \decoder|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_28|data_out\(28));

-- Location: LCCOMB_X10_Y5_N14
\read_mux_2|Mux3~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux3~5_combout\ = (\read_mux_2|Mux3~4_combout\ & (((\register_28|data_out\(28)) # (!\read_reg_2~combout\(2))))) # (!\read_mux_2|Mux3~4_combout\ & (\register_20|data_out\(28) & ((\read_reg_2~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux3~4_combout\,
	datab => \register_20|data_out\(28),
	datac => \register_28|data_out\(28),
	datad => \read_reg_2~combout\(2),
	combout => \read_mux_2|Mux3~5_combout\);

-- Location: LCCOMB_X14_Y2_N18
\read_mux_2|Mux3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux3~6_combout\ = (\read_reg_2~combout\(1) & (((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & ((\read_reg_2~combout\(0) & (\read_mux_2|Mux3~3_combout\)) # (!\read_reg_2~combout\(0) & ((\read_mux_2|Mux3~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux3~3_combout\,
	datab => \read_mux_2|Mux3~5_combout\,
	datac => \read_reg_2~combout\(1),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux3~6_combout\);

-- Location: LCCOMB_X14_Y2_N28
\read_mux_2|Mux3~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux3~9_combout\ = (\read_reg_2~combout\(1) & ((\read_mux_2|Mux3~6_combout\ & ((\read_mux_2|Mux3~8_combout\))) # (!\read_mux_2|Mux3~6_combout\ & (\read_mux_2|Mux3~1_combout\)))) # (!\read_reg_2~combout\(1) & (((\read_mux_2|Mux3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux3~1_combout\,
	datab => \read_mux_2|Mux3~8_combout\,
	datac => \read_reg_2~combout\(1),
	datad => \read_mux_2|Mux3~6_combout\,
	combout => \read_mux_2|Mux3~9_combout\);

-- Location: LCCOMB_X14_Y2_N10
\read_mux_2|Mux3~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux3~20_combout\ = (\read_reg_2~combout\(4) & ((\read_mux_2|Mux3~9_combout\))) # (!\read_reg_2~combout\(4) & (\read_mux_2|Mux3~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \read_mux_2|Mux3~19_combout\,
	datac => \read_reg_2~combout\(4),
	datad => \read_mux_2|Mux3~9_combout\,
	combout => \read_mux_2|Mux3~20_combout\);

-- Location: LCFF_X9_Y8_N31
\register_10|data_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(29),
	sload => VCC,
	ena => \decoder|Ram0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_10|data_out\(29));

-- Location: LCFF_X6_Y4_N19
\register_8|data_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(29),
	sload => VCC,
	ena => \decoder|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_8|data_out\(29));

-- Location: LCCOMB_X6_Y4_N18
\read_mux_2|Mux2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux2~12_combout\ = (\read_reg_2~combout\(1) & ((\register_10|data_out\(29)) # ((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & (((\register_8|data_out\(29) & !\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \register_10|data_out\(29),
	datac => \register_8|data_out\(29),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux2~12_combout\);

-- Location: LCFF_X10_Y4_N31
\register_11|data_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(29),
	sload => VCC,
	ena => \decoder|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_11|data_out\(29));

-- Location: LCCOMB_X10_Y4_N30
\read_mux_2|Mux2~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux2~13_combout\ = (\read_mux_2|Mux2~12_combout\ & (((\register_11|data_out\(29)) # (!\read_reg_2~combout\(0))))) # (!\read_mux_2|Mux2~12_combout\ & (\register_9|data_out\(29) & ((\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_9|data_out\(29),
	datab => \read_mux_2|Mux2~12_combout\,
	datac => \register_11|data_out\(29),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux2~13_combout\);

-- Location: LCCOMB_X13_Y9_N0
\read_mux_2|Mux2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux2~16_combout\ = (\read_reg_2~combout\(3) & (((\read_mux_2|Mux2~13_combout\) # (\read_reg_2~combout\(2))))) # (!\read_reg_2~combout\(3) & (\read_mux_2|Mux2~15_combout\ & ((!\read_reg_2~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux2~15_combout\,
	datab => \read_mux_2|Mux2~13_combout\,
	datac => \read_reg_2~combout\(3),
	datad => \read_reg_2~combout\(2),
	combout => \read_mux_2|Mux2~16_combout\);

-- Location: LCFF_X18_Y11_N31
\register_12|data_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(29),
	sload => VCC,
	ena => \decoder|Ram0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_12|data_out\(29));

-- Location: LCCOMB_X18_Y11_N30
\read_mux_2|Mux2~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux2~17_combout\ = (\read_reg_2~combout\(1) & (((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & ((\read_reg_2~combout\(0) & (\register_13|data_out\(29))) # (!\read_reg_2~combout\(0) & ((\register_12|data_out\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_13|data_out\(29),
	datab => \read_reg_2~combout\(1),
	datac => \register_12|data_out\(29),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux2~17_combout\);

-- Location: LCCOMB_X14_Y13_N22
\read_mux_2|Mux2~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux2~18_combout\ = (\read_reg_2~combout\(1) & ((\read_mux_2|Mux2~17_combout\ & (\register_15|data_out\(29))) # (!\read_mux_2|Mux2~17_combout\ & ((\register_14|data_out\(29)))))) # (!\read_reg_2~combout\(1) & (\read_mux_2|Mux2~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \read_mux_2|Mux2~17_combout\,
	datac => \register_15|data_out\(29),
	datad => \register_14|data_out\(29),
	combout => \read_mux_2|Mux2~18_combout\);

-- Location: LCCOMB_X13_Y9_N10
\read_mux_2|Mux2~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux2~19_combout\ = (\read_reg_2~combout\(2) & ((\read_mux_2|Mux2~16_combout\ & ((\read_mux_2|Mux2~18_combout\))) # (!\read_mux_2|Mux2~16_combout\ & (\read_mux_2|Mux2~11_combout\)))) # (!\read_reg_2~combout\(2) & 
-- (((\read_mux_2|Mux2~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux2~11_combout\,
	datab => \read_reg_2~combout\(2),
	datac => \read_mux_2|Mux2~16_combout\,
	datad => \read_mux_2|Mux2~18_combout\,
	combout => \read_mux_2|Mux2~19_combout\);

-- Location: LCFF_X12_Y5_N11
\register_17|data_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(29),
	sload => VCC,
	ena => \decoder|Ram0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_17|data_out\(29));

-- Location: LCCOMB_X12_Y5_N10
\read_mux_2|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux2~0_combout\ = (\read_reg_2~combout\(2) & (((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & ((\read_reg_2~combout\(3) & (\register_25|data_out\(29))) # (!\read_reg_2~combout\(3) & ((\register_17|data_out\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_25|data_out\(29),
	datab => \read_reg_2~combout\(2),
	datac => \register_17|data_out\(29),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux2~0_combout\);

-- Location: LCCOMB_X13_Y9_N18
\read_mux_2|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux2~1_combout\ = (\read_reg_2~combout\(2) & ((\read_mux_2|Mux2~0_combout\ & ((\register_29|data_out\(29)))) # (!\read_mux_2|Mux2~0_combout\ & (\register_21|data_out\(29))))) # (!\read_reg_2~combout\(2) & (((\read_mux_2|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_21|data_out\(29),
	datab => \read_reg_2~combout\(2),
	datac => \register_29|data_out\(29),
	datad => \read_mux_2|Mux2~0_combout\,
	combout => \read_mux_2|Mux2~1_combout\);

-- Location: LCCOMB_X10_Y12_N6
\read_mux_2|Mux2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux2~7_combout\ = (\read_reg_2~combout\(2) & (\read_reg_2~combout\(3))) # (!\read_reg_2~combout\(2) & ((\read_reg_2~combout\(3) & ((\register_27|data_out\(29)))) # (!\read_reg_2~combout\(3) & (\register_19|data_out\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \read_reg_2~combout\(3),
	datac => \register_19|data_out\(29),
	datad => \register_27|data_out\(29),
	combout => \read_mux_2|Mux2~7_combout\);

-- Location: LCCOMB_X18_Y12_N22
\read_mux_2|Mux2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux2~8_combout\ = (\read_mux_2|Mux2~7_combout\ & (((\register_31|data_out\(29)) # (!\read_reg_2~combout\(2))))) # (!\read_mux_2|Mux2~7_combout\ & (\register_23|data_out\(29) & ((\read_reg_2~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_23|data_out\(29),
	datab => \read_mux_2|Mux2~7_combout\,
	datac => \register_31|data_out\(29),
	datad => \read_reg_2~combout\(2),
	combout => \read_mux_2|Mux2~8_combout\);

-- Location: LCCOMB_X13_Y9_N30
\read_mux_2|Mux2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux2~9_combout\ = (\read_mux_2|Mux2~6_combout\ & (((\read_mux_2|Mux2~8_combout\) # (!\read_reg_2~combout\(0))))) # (!\read_mux_2|Mux2~6_combout\ & (\read_mux_2|Mux2~1_combout\ & ((\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux2~6_combout\,
	datab => \read_mux_2|Mux2~1_combout\,
	datac => \read_mux_2|Mux2~8_combout\,
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux2~9_combout\);

-- Location: LCCOMB_X13_Y9_N20
\read_mux_2|Mux2~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux2~20_combout\ = (\read_reg_2~combout\(4) & ((\read_mux_2|Mux2~9_combout\))) # (!\read_reg_2~combout\(4) & (\read_mux_2|Mux2~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux2~19_combout\,
	datab => \read_mux_2|Mux2~9_combout\,
	datad => \read_reg_2~combout\(4),
	combout => \read_mux_2|Mux2~20_combout\);

-- Location: LCFF_X12_Y4_N29
\register_30|data_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(30),
	sload => VCC,
	ena => \decoder|Ram0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_30|data_out\(30));

-- Location: LCFF_X7_Y4_N29
\register_22|data_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(30),
	sload => VCC,
	ena => \decoder|Ram0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_22|data_out\(30));

-- Location: LCCOMB_X12_Y4_N28
\read_mux_2|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux1~1_combout\ = (\read_mux_2|Mux1~0_combout\ & (((\register_30|data_out\(30))) # (!\read_reg_2~combout\(2)))) # (!\read_mux_2|Mux1~0_combout\ & (\read_reg_2~combout\(2) & ((\register_22|data_out\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux1~0_combout\,
	datab => \read_reg_2~combout\(2),
	datac => \register_30|data_out\(30),
	datad => \register_22|data_out\(30),
	combout => \read_mux_2|Mux1~1_combout\);

-- Location: LCFF_X17_Y2_N25
\register_17|data_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(30),
	sload => VCC,
	ena => \decoder|Ram0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_17|data_out\(30));

-- Location: LCCOMB_X17_Y2_N24
\read_mux_2|Mux1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux1~2_combout\ = (\read_reg_2~combout\(2) & ((\register_21|data_out\(30)) # ((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & (((\register_17|data_out\(30) & !\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \register_21|data_out\(30),
	datac => \register_17|data_out\(30),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux1~2_combout\);

-- Location: LCFF_X14_Y2_N25
\register_29|data_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(30),
	sload => VCC,
	ena => \decoder|Ram0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_29|data_out\(30));

-- Location: LCCOMB_X14_Y2_N24
\read_mux_2|Mux1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux1~3_combout\ = (\read_mux_2|Mux1~2_combout\ & (((\register_29|data_out\(30)) # (!\read_reg_2~combout\(3))))) # (!\read_mux_2|Mux1~2_combout\ & (\register_25|data_out\(30) & ((\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_25|data_out\(30),
	datab => \read_mux_2|Mux1~2_combout\,
	datac => \register_29|data_out\(30),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux1~3_combout\);

-- Location: LCFF_X14_Y4_N13
\register_28|data_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(30),
	sload => VCC,
	ena => \decoder|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_28|data_out\(30));

-- Location: LCFF_X14_Y4_N11
\register_20|data_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(30),
	sload => VCC,
	ena => \decoder|Ram0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_20|data_out\(30));

-- Location: LCCOMB_X14_Y4_N12
\read_mux_2|Mux1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux1~5_combout\ = (\read_mux_2|Mux1~4_combout\ & (((\register_28|data_out\(30))) # (!\read_reg_2~combout\(2)))) # (!\read_mux_2|Mux1~4_combout\ & (\read_reg_2~combout\(2) & ((\register_20|data_out\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux1~4_combout\,
	datab => \read_reg_2~combout\(2),
	datac => \register_28|data_out\(30),
	datad => \register_20|data_out\(30),
	combout => \read_mux_2|Mux1~5_combout\);

-- Location: LCCOMB_X12_Y4_N26
\read_mux_2|Mux1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux1~6_combout\ = (\read_reg_2~combout\(1) & (((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & ((\read_reg_2~combout\(0) & (\read_mux_2|Mux1~3_combout\)) # (!\read_reg_2~combout\(0) & ((\read_mux_2|Mux1~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \read_mux_2|Mux1~3_combout\,
	datac => \read_mux_2|Mux1~5_combout\,
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux1~6_combout\);

-- Location: LCCOMB_X12_Y4_N12
\read_mux_2|Mux1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux1~9_combout\ = (\read_reg_2~combout\(1) & ((\read_mux_2|Mux1~6_combout\ & (\read_mux_2|Mux1~8_combout\)) # (!\read_mux_2|Mux1~6_combout\ & ((\read_mux_2|Mux1~1_combout\))))) # (!\read_reg_2~combout\(1) & (((\read_mux_2|Mux1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux1~8_combout\,
	datab => \read_mux_2|Mux1~1_combout\,
	datac => \read_reg_2~combout\(1),
	datad => \read_mux_2|Mux1~6_combout\,
	combout => \read_mux_2|Mux1~9_combout\);

-- Location: LCFF_X8_Y5_N19
\register_3|data_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(30),
	sload => VCC,
	ena => \decoder|Ram0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_3|data_out\(30));

-- Location: LCFF_X19_Y9_N31
\register_0|data_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(30),
	sload => VCC,
	ena => \decoder|Ram0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_0|data_out\(30));

-- Location: LCFF_X19_Y9_N21
\register_1|data_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(30),
	sload => VCC,
	ena => \decoder|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_1|data_out\(30));

-- Location: LCCOMB_X19_Y9_N30
\read_mux_2|Mux1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux1~14_combout\ = (\read_reg_2~combout\(0) & ((\read_reg_2~combout\(1)) # ((\register_1|data_out\(30))))) # (!\read_reg_2~combout\(0) & (!\read_reg_2~combout\(1) & (\register_0|data_out\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(0),
	datab => \read_reg_2~combout\(1),
	datac => \register_0|data_out\(30),
	datad => \register_1|data_out\(30),
	combout => \read_mux_2|Mux1~14_combout\);

-- Location: LCCOMB_X8_Y5_N18
\read_mux_2|Mux1~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux1~15_combout\ = (\read_reg_2~combout\(1) & ((\read_mux_2|Mux1~14_combout\ & ((\register_3|data_out\(30)))) # (!\read_mux_2|Mux1~14_combout\ & (\register_2|data_out\(30))))) # (!\read_reg_2~combout\(1) & (((\read_mux_2|Mux1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_2|data_out\(30),
	datab => \read_reg_2~combout\(1),
	datac => \register_3|data_out\(30),
	datad => \read_mux_2|Mux1~14_combout\,
	combout => \read_mux_2|Mux1~15_combout\);

-- Location: LCCOMB_X12_Y4_N22
\read_mux_2|Mux1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux1~16_combout\ = (\read_reg_2~combout\(2) & ((\read_mux_2|Mux1~13_combout\) # ((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & (((!\read_reg_2~combout\(3) & \read_mux_2|Mux1~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux1~13_combout\,
	datab => \read_reg_2~combout\(2),
	datac => \read_reg_2~combout\(3),
	datad => \read_mux_2|Mux1~15_combout\,
	combout => \read_mux_2|Mux1~16_combout\);

-- Location: LCCOMB_X21_Y5_N26
\read_mux_2|Mux1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux1~10_combout\ = (\read_reg_2~combout\(1) & (((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & ((\read_reg_2~combout\(0) & (\register_9|data_out\(30))) # (!\read_reg_2~combout\(0) & ((\register_8|data_out\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \register_9|data_out\(30),
	datac => \register_8|data_out\(30),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux1~10_combout\);

-- Location: LCCOMB_X22_Y5_N26
\read_mux_2|Mux1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux1~11_combout\ = (\read_reg_2~combout\(1) & ((\read_mux_2|Mux1~10_combout\ & ((\register_11|data_out\(30)))) # (!\read_mux_2|Mux1~10_combout\ & (\register_10|data_out\(30))))) # (!\read_reg_2~combout\(1) & (((\read_mux_2|Mux1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_10|data_out\(30),
	datab => \read_reg_2~combout\(1),
	datac => \register_11|data_out\(30),
	datad => \read_mux_2|Mux1~10_combout\,
	combout => \read_mux_2|Mux1~11_combout\);

-- Location: LCCOMB_X12_Y4_N8
\read_mux_2|Mux1~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux1~19_combout\ = (\read_mux_2|Mux1~16_combout\ & ((\read_mux_2|Mux1~18_combout\) # ((!\read_reg_2~combout\(3))))) # (!\read_mux_2|Mux1~16_combout\ & (((\read_reg_2~combout\(3) & \read_mux_2|Mux1~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux1~18_combout\,
	datab => \read_mux_2|Mux1~16_combout\,
	datac => \read_reg_2~combout\(3),
	datad => \read_mux_2|Mux1~11_combout\,
	combout => \read_mux_2|Mux1~19_combout\);

-- Location: LCCOMB_X12_Y4_N18
\read_mux_2|Mux1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux1~20_combout\ = (\read_reg_2~combout\(4) & (\read_mux_2|Mux1~9_combout\)) # (!\read_reg_2~combout\(4) & ((\read_mux_2|Mux1~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux1~9_combout\,
	datab => \read_mux_2|Mux1~19_combout\,
	datad => \read_reg_2~combout\(4),
	combout => \read_mux_2|Mux1~20_combout\);

-- Location: LCCOMB_X17_Y5_N4
\read_mux_2|Mux0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux0~2_combout\ = (\read_reg_2~combout\(2) & ((\register_22|data_out\(31)) # ((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & (((\register_18|data_out\(31) & !\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \register_22|data_out\(31),
	datac => \register_18|data_out\(31),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux0~2_combout\);

-- Location: LCCOMB_X15_Y6_N28
\read_mux_2|Mux0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux0~3_combout\ = (\read_reg_2~combout\(3) & ((\read_mux_2|Mux0~2_combout\ & ((\register_30|data_out\(31)))) # (!\read_mux_2|Mux0~2_combout\ & (\register_26|data_out\(31))))) # (!\read_reg_2~combout\(3) & (((\read_mux_2|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(3),
	datab => \register_26|data_out\(31),
	datac => \register_30|data_out\(31),
	datad => \read_mux_2|Mux0~2_combout\,
	combout => \read_mux_2|Mux0~3_combout\);

-- Location: LCFF_X20_Y8_N11
\register_28|data_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(31),
	sload => VCC,
	ena => \decoder|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_28|data_out\(31));

-- Location: LCFF_X21_Y7_N7
\register_16|data_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(31),
	sload => VCC,
	ena => \decoder|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_16|data_out\(31));

-- Location: LCCOMB_X21_Y7_N6
\read_mux_2|Mux0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux0~4_combout\ = (\read_reg_2~combout\(2) & ((\register_20|data_out\(31)) # ((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & (((\register_16|data_out\(31) & !\read_reg_2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_20|data_out\(31),
	datab => \read_reg_2~combout\(2),
	datac => \register_16|data_out\(31),
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux0~4_combout\);

-- Location: LCCOMB_X20_Y8_N10
\read_mux_2|Mux0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux0~5_combout\ = (\read_reg_2~combout\(3) & ((\read_mux_2|Mux0~4_combout\ & ((\register_28|data_out\(31)))) # (!\read_mux_2|Mux0~4_combout\ & (\register_24|data_out\(31))))) # (!\read_reg_2~combout\(3) & (((\read_mux_2|Mux0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_24|data_out\(31),
	datab => \read_reg_2~combout\(3),
	datac => \register_28|data_out\(31),
	datad => \read_mux_2|Mux0~4_combout\,
	combout => \read_mux_2|Mux0~5_combout\);

-- Location: LCCOMB_X14_Y10_N2
\read_mux_2|Mux0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux0~6_combout\ = (\read_reg_2~combout\(1) & ((\read_mux_2|Mux0~3_combout\) # ((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & (((!\read_reg_2~combout\(0) & \read_mux_2|Mux0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \read_mux_2|Mux0~3_combout\,
	datac => \read_reg_2~combout\(0),
	datad => \read_mux_2|Mux0~5_combout\,
	combout => \read_mux_2|Mux0~6_combout\);

-- Location: LCCOMB_X19_Y10_N24
\read_mux_2|Mux0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux0~7_combout\ = (\read_reg_2~combout\(2) & (\read_reg_2~combout\(3))) # (!\read_reg_2~combout\(2) & ((\read_reg_2~combout\(3) & ((\register_27|data_out\(31)))) # (!\read_reg_2~combout\(3) & (\register_19|data_out\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \read_reg_2~combout\(3),
	datac => \register_19|data_out\(31),
	datad => \register_27|data_out\(31),
	combout => \read_mux_2|Mux0~7_combout\);

-- Location: LCFF_X22_Y12_N17
\register_31|data_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(31),
	sload => VCC,
	ena => \decoder|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_31|data_out\(31));

-- Location: LCCOMB_X22_Y12_N16
\read_mux_2|Mux0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux0~8_combout\ = (\read_reg_2~combout\(2) & ((\read_mux_2|Mux0~7_combout\ & (\register_31|data_out\(31))) # (!\read_mux_2|Mux0~7_combout\ & ((\register_23|data_out\(31)))))) # (!\read_reg_2~combout\(2) & (\read_mux_2|Mux0~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \read_mux_2|Mux0~7_combout\,
	datac => \register_31|data_out\(31),
	datad => \register_23|data_out\(31),
	combout => \read_mux_2|Mux0~8_combout\);

-- Location: LCCOMB_X14_Y10_N12
\read_mux_2|Mux0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux0~9_combout\ = (\read_mux_2|Mux0~6_combout\ & (((\read_mux_2|Mux0~8_combout\) # (!\read_reg_2~combout\(0))))) # (!\read_mux_2|Mux0~6_combout\ & (\read_mux_2|Mux0~1_combout\ & (\read_reg_2~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux0~1_combout\,
	datab => \read_mux_2|Mux0~6_combout\,
	datac => \read_reg_2~combout\(0),
	datad => \read_mux_2|Mux0~8_combout\,
	combout => \read_mux_2|Mux0~9_combout\);

-- Location: LCCOMB_X10_Y7_N22
\read_mux_2|Mux0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux0~12_combout\ = (\read_reg_2~combout\(1) & ((\register_10|data_out\(31)) # ((\read_reg_2~combout\(0))))) # (!\read_reg_2~combout\(1) & (((\register_8|data_out\(31) & !\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(1),
	datab => \register_10|data_out\(31),
	datac => \register_8|data_out\(31),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux0~12_combout\);

-- Location: LCFF_X13_Y7_N17
\register_11|data_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(31),
	sload => VCC,
	ena => \decoder|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_11|data_out\(31));

-- Location: LCCOMB_X13_Y7_N16
\read_mux_2|Mux0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux0~13_combout\ = (\read_mux_2|Mux0~12_combout\ & (((\register_11|data_out\(31)) # (!\read_reg_2~combout\(0))))) # (!\read_mux_2|Mux0~12_combout\ & (\register_9|data_out\(31) & ((\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_9|data_out\(31),
	datab => \read_mux_2|Mux0~12_combout\,
	datac => \register_11|data_out\(31),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux0~13_combout\);

-- Location: LCFF_X21_Y6_N15
\register_1|data_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(31),
	sload => VCC,
	ena => \decoder|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_1|data_out\(31));

-- Location: LCFF_X21_Y6_N9
\register_3|data_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(31),
	sload => VCC,
	ena => \decoder|Ram0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_3|data_out\(31));

-- Location: LCCOMB_X21_Y6_N8
\read_mux_2|Mux0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux0~15_combout\ = (\read_mux_2|Mux0~14_combout\ & (((\register_3|data_out\(31)) # (!\read_reg_2~combout\(0))))) # (!\read_mux_2|Mux0~14_combout\ & (\register_1|data_out\(31) & ((\read_reg_2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux0~14_combout\,
	datab => \register_1|data_out\(31),
	datac => \register_3|data_out\(31),
	datad => \read_reg_2~combout\(0),
	combout => \read_mux_2|Mux0~15_combout\);

-- Location: LCCOMB_X14_Y10_N30
\read_mux_2|Mux0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux0~16_combout\ = (\read_reg_2~combout\(2) & (((\read_reg_2~combout\(3))))) # (!\read_reg_2~combout\(2) & ((\read_reg_2~combout\(3) & (\read_mux_2|Mux0~13_combout\)) # (!\read_reg_2~combout\(3) & ((\read_mux_2|Mux0~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(2),
	datab => \read_mux_2|Mux0~13_combout\,
	datac => \read_mux_2|Mux0~15_combout\,
	datad => \read_reg_2~combout\(3),
	combout => \read_mux_2|Mux0~16_combout\);

-- Location: LCFF_X14_Y12_N7
\register_4|data_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(31),
	sload => VCC,
	ena => \decoder|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_4|data_out\(31));

-- Location: LCFF_X14_Y12_N29
\register_5|data_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(31),
	sload => VCC,
	ena => \decoder|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_5|data_out\(31));

-- Location: LCCOMB_X14_Y12_N6
\read_mux_2|Mux0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux0~10_combout\ = (\read_reg_2~combout\(0) & ((\read_reg_2~combout\(1)) # ((\register_5|data_out\(31))))) # (!\read_reg_2~combout\(0) & (!\read_reg_2~combout\(1) & (\register_4|data_out\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_reg_2~combout\(0),
	datab => \read_reg_2~combout\(1),
	datac => \register_4|data_out\(31),
	datad => \register_5|data_out\(31),
	combout => \read_mux_2|Mux0~10_combout\);

-- Location: LCFF_X14_Y10_N29
\register_7|data_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \write_data~combout\(31),
	sload => VCC,
	ena => \decoder|Ram0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \register_7|data_out\(31));

-- Location: LCCOMB_X14_Y10_N28
\read_mux_2|Mux0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux0~11_combout\ = (\read_mux_2|Mux0~10_combout\ & (((\register_7|data_out\(31)) # (!\read_reg_2~combout\(1))))) # (!\read_mux_2|Mux0~10_combout\ & (\register_6|data_out\(31) & ((\read_reg_2~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_6|data_out\(31),
	datab => \read_mux_2|Mux0~10_combout\,
	datac => \register_7|data_out\(31),
	datad => \read_reg_2~combout\(1),
	combout => \read_mux_2|Mux0~11_combout\);

-- Location: LCCOMB_X14_Y10_N16
\read_mux_2|Mux0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux0~19_combout\ = (\read_mux_2|Mux0~16_combout\ & ((\read_mux_2|Mux0~18_combout\) # ((!\read_reg_2~combout\(2))))) # (!\read_mux_2|Mux0~16_combout\ & (((\read_reg_2~combout\(2) & \read_mux_2|Mux0~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux0~18_combout\,
	datab => \read_mux_2|Mux0~16_combout\,
	datac => \read_reg_2~combout\(2),
	datad => \read_mux_2|Mux0~11_combout\,
	combout => \read_mux_2|Mux0~19_combout\);

-- Location: LCCOMB_X14_Y10_N26
\read_mux_2|Mux0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_mux_2|Mux0~20_combout\ = (\read_reg_2~combout\(4) & (\read_mux_2|Mux0~9_combout\)) # (!\read_reg_2~combout\(4) & ((\read_mux_2|Mux0~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_mux_2|Mux0~9_combout\,
	datab => \read_reg_2~combout\(4),
	datac => \read_mux_2|Mux0~19_combout\,
	combout => \read_mux_2|Mux0~20_combout\);

-- Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \read_mux_1|Mux31~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1(0));

-- Location: PIN_E6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \read_mux_1|Mux30~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1(1));

-- Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \read_mux_1|Mux29~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1(2));

-- Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \read_mux_1|Mux28~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1(3));

-- Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \read_mux_1|Mux27~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1(4));

-- Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \read_mux_1|Mux26~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1(5));

-- Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \read_mux_1|Mux25~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1(6));

-- Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \read_mux_1|Mux24~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1(7));

-- Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \read_mux_1|Mux23~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1(8));

-- Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \read_mux_1|Mux22~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1(9));

-- Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \read_mux_1|Mux21~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1(10));

-- Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \read_mux_1|Mux20~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1(11));

-- Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \read_mux_1|Mux19~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1(12));

-- Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \read_mux_1|Mux18~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1(13));

-- Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \read_mux_1|Mux17~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1(14));

-- Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \read_mux_1|Mux16~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1(15));

-- Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \read_mux_1|Mux15~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1(16));

-- Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \read_mux_1|Mux14~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1(17));

-- Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \read_mux_1|Mux13~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1(18));

-- Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \read_mux_1|Mux12~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1(19));

-- Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \read_mux_1|Mux11~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1(20));

-- Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \read_mux_1|Mux10~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1(21));

-- Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \read_mux_1|Mux9~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1(22));

-- Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \read_mux_1|Mux8~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1(23));

-- Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \read_mux_1|Mux7~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1(24));

-- Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \read_mux_1|Mux6~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1(25));

-- Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \read_mux_1|Mux5~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1(26));

-- Location: PIN_K11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \read_mux_1|Mux4~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1(27));

-- Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \read_mux_1|Mux3~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1(28));

-- Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \read_mux_1|Mux2~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1(29));

-- Location: PIN_M15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \read_mux_1|Mux1~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1(30));

-- Location: PIN_L15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \read_mux_1|Mux0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1(31));

-- Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \read_mux_2|Mux31~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2(0));

-- Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \read_mux_2|Mux30~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2(1));

-- Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \read_mux_2|Mux29~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2(2));

-- Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \read_mux_2|Mux28~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2(3));

-- Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \read_mux_2|Mux27~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2(4));

-- Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \read_mux_2|Mux26~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2(5));

-- Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \read_mux_2|Mux25~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2(6));

-- Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \read_mux_2|Mux24~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2(7));

-- Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \read_mux_2|Mux23~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2(8));

-- Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \read_mux_2|Mux22~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2(9));

-- Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \read_mux_2|Mux21~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2(10));

-- Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \read_mux_2|Mux20~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2(11));

-- Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \read_mux_2|Mux19~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2(12));

-- Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \read_mux_2|Mux18~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2(13));

-- Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \read_mux_2|Mux17~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2(14));

-- Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \read_mux_2|Mux16~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2(15));

-- Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \read_mux_2|Mux15~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2(16));

-- Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \read_mux_2|Mux14~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2(17));

-- Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \read_mux_2|Mux13~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2(18));

-- Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \read_mux_2|Mux12~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2(19));

-- Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \read_mux_2|Mux11~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2(20));

-- Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \read_mux_2|Mux10~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2(21));

-- Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \read_mux_2|Mux9~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2(22));

-- Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \read_mux_2|Mux8~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2(23));

-- Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \read_mux_2|Mux7~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2(24));

-- Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \read_mux_2|Mux6~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2(25));

-- Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \read_mux_2|Mux5~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2(26));

-- Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \read_mux_2|Mux4~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2(27));

-- Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \read_mux_2|Mux3~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2(28));

-- Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \read_mux_2|Mux2~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2(29));

-- Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \read_mux_2|Mux1~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2(30));

-- Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \read_mux_2|Mux0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2(31));
END structure;


