<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: AMDGPUTargetMachine.h File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.6 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_4d9c1978b5f07b6adb33a8870a898946.html">llvm3.6</a></li><li class="navelem"><a class="el" href="dir_5fa7ecd8d95c317b32615506984470d8.html">lib</a></li><li class="navelem"><a class="el" href="dir_e05b01359e968234de0369341286fe1b.html">Target</a></li><li class="navelem"><a class="el" href="dir_425160c7594ba0b571d934f7a8c32ff5.html">R600</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#namespaces">Namespaces</a>  </div>
  <div class="headertitle">
<div class="title">AMDGPUTargetMachine.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>The AMDGPU TargetMachine interface definition for hw codgen targets.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="AMDGPUFrameLowering_8h_source.html">AMDGPUFrameLowering.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="AMDGPUInstrInfo_8h_source.html">AMDGPUInstrInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="AMDGPUIntrinsicInfo_8h_source.html">AMDGPUIntrinsicInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="AMDGPUSubtarget_8h_source.html">AMDGPUSubtarget.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="R600ISelLowering_8h_source.html">R600ISelLowering.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="DataLayout_8h_source.html">llvm/IR/DataLayout.h</a>&quot;</code><br/>
</div><div class="textblock"><div class="dynheader">
Include dependency graph for AMDGPUTargetMachine.h:</div>
<div class="dyncontent">
<div class="center"><img src="AMDGPUTargetMachine_8h__incl.png" border="0" usemap="#AMDGPUTargetMachine_8h" alt=""/></div>
<map name="AMDGPUTargetMachine_8h" id="AMDGPUTargetMachine_8h">
<area shape="rect" id="node2" href="AMDGPUFrameLowering_8h.html" title="Interface to describe a layout of a stack frame on a AMDIL target machine. " alt="" coords="957,162,1145,189"/><area shape="rect" id="node20" href="AMDGPUInstrInfo_8h.html" title="Contains the definition of a TargetInstrInfo class that is common to all AMD GPUs. " alt="" coords="1441,162,1583,189"/><area shape="rect" id="node31" href="AMDGPUIntrinsicInfo_8h.html" title="Interface for the AMDGPU Implementation of the Intrinsic Info class. " alt="" coords="1691,326,1855,353"/><area shape="rect" id="node37" href="AMDGPUSubtarget_8h.html" title="AMDGPU specific subclass of TargetSubtarget. " alt="" coords="2005,80,2161,107"/><area shape="rect" id="node43" href="R600ISelLowering_8h.html" title="R600 DAG Lowering interface definition. " alt="" coords="2485,162,2630,189"/><area shape="rect" id="node46" href="DataLayout_8h.html" title="llvm/IR/DataLayout.h" alt="" coords="2770,326,2923,353"/><area shape="rect" id="node3" href="MachineFunction_8h.html" title="llvm/CodeGen/MachineFunction.h" alt="" coords="319,326,553,353"/><area shape="rect" id="node19" href="TargetFrameLowering_8h.html" title="llvm/Target/TargetFrameLowering.h" alt="" coords="601,415,844,442"/><area shape="rect" id="node4" href="ilist_8h.html" title="llvm/ADT/ilist.h" alt="" coords="484,587,599,613"/><area shape="rect" id="node7" href="MachineBasicBlock_8h.html" title="llvm/CodeGen/MachineBasic\lBlock.h" alt="" coords="933,497,1136,539"/><area shape="rect" id="node9" href="DebugLoc_8h.html" title="llvm/IR/DebugLoc.h" alt="" coords="766,505,909,531"/><area shape="rect" id="node10" href="Metadata_8h.html" title="llvm/IR/Metadata.h" alt="" coords="1129,415,1269,442"/><area shape="rect" id="node16" href="Allocator_8h.html" title="llvm/Support/Allocator.h" alt="" coords="289,505,463,531"/><area shape="rect" id="node17" href="ArrayRecycler_8h.html" title="llvm/Support/ArrayRecycler.h" alt="" coords="221,415,425,442"/><area shape="rect" id="node18" href="Recycler_8h.html" title="llvm/Support/Recycler.h" alt="" coords="25,415,196,442"/><area shape="rect" id="node5" href="Compiler_8h.html" title="llvm/Support/Compiler.h" alt="" coords="1499,661,1674,688"/><area shape="rect" id="node11" href="ArrayRef_8h.html" title="llvm/ADT/ArrayRef.h" alt="" coords="1160,505,1307,531"/><area shape="rect" id="node14" href="DenseMap_8h.html" title="llvm/ADT/DenseMap.h" alt="" coords="1331,505,1493,531"/><area shape="rect" id="node12" href="SmallVector_8h.html" title="llvm/ADT/SmallVector.h" alt="" coords="1007,587,1177,613"/><area shape="rect" id="node21" href="AMDGPURegisterInfo_8h.html" title="TargetRegisterInfo interface that is implemented by all hw codegen targets. " alt="" coords="1501,326,1667,353"/><area shape="rect" id="node25" href="TargetInstrInfo_8h.html" title="llvm/Target/TargetInstrInfo.h" alt="" coords="992,244,1189,271"/><area shape="rect" id="node22" href="BitVector_8h.html" title="llvm/ADT/BitVector.h" alt="" coords="1511,587,1662,613"/><area shape="rect" id="node23" href="TargetRegisterInfo_8h.html" title="llvm/Target/TargetRegister\lInfo.h" alt="" coords="919,408,1105,449"/><area shape="rect" id="node26" href="SmallSet_8h.html" title="llvm/ADT/SmallSet.h" alt="" coords="488,505,640,531"/><area shape="rect" id="node27" href="MachineCombinerPattern_8h.html" title="llvm/CodeGen/MachineCombiner\lPattern.h" alt="" coords="1246,319,1477,360"/><area shape="rect" id="node28" href="MCInstrInfo_8h.html" title="llvm/MC/MCInstrInfo.h" alt="" coords="1011,326,1170,353"/><area shape="rect" id="node32" href="Intrinsics_8h.html" title="llvm/IR/Intrinsics.h" alt="" coords="1622,415,1757,442"/><area shape="rect" id="node35" href="TargetIntrinsicInfo_8h.html" title="llvm/Target/TargetIntrinsic\lInfo.h" alt="" coords="1781,408,1963,449"/><area shape="rect" id="node38" href="AMDGPU_8h.html" title="AMDGPU.h" alt="" coords="2317,244,2409,271"/><area shape="rect" id="node41" href="StringRef_8h.html" title="llvm/ADT/StringRef.h" alt="" coords="2298,415,2449,442"/><area shape="rect" id="node45" href="StringExtras_8h.html" title="llvm/ADT/StringExtras.h" alt="" coords="2069,326,2241,353"/><area shape="rect" id="node49" href="TargetSubtargetInfo_8h.html" title="llvm/Target/TargetSubtarget\lInfo.h" alt="" coords="1753,155,1951,196"/><area shape="rect" id="node39" href="TargetRegistry_8h.html" title="llvm/Support/TargetRegistry.h" alt="" coords="2317,326,2523,353"/><area shape="rect" id="node40" href="Target_2TargetMachine_8h.html" title="llvm/Target/TargetMachine.h" alt="" coords="2547,326,2746,353"/><area shape="rect" id="node42" href="Pass_8h.html" title="llvm/Pass.h" alt="" coords="2625,415,2719,442"/><area shape="rect" id="node44" href="AMDGPUISelLowering_8h.html" title="Interface definition of the TargetLowering class that is common to all AMD GPUs. " alt="" coords="2484,244,2655,271"/><area shape="rect" id="node47" href="DerivedTypes_8h.html" title="llvm/IR/DerivedTypes.h" alt="" coords="2895,415,3057,442"/><area shape="rect" id="node48" href="Type_8h.html" title="llvm/IR/Type.h" alt="" coords="2832,505,2939,531"/></map>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="AMDGPUTargetMachine_8h__dep__incl.png" border="0" usemap="#AMDGPUTargetMachine_8hdep" alt=""/></div>
<map name="AMDGPUTargetMachine_8hdep" id="AMDGPUTargetMachine_8hdep">
<area shape="rect" id="node2" href="AMDGPUInstrInfo_8cpp.html" title="Implementation of the TargetInstrInfo class that is common to all AMD GPUs. " alt="" coords="5,80,164,107"/><area shape="rect" id="node3" href="AMDGPUMCInstLower_8cpp.html" title="Code to lower AMDGPU MachineInstrs to their corresponding MCInst. " alt="" coords="189,80,375,107"/><area shape="rect" id="node4" href="AMDGPURegisterInfo_8cpp.html" title="Parent TargetRegisterInfo class common to all hw codegen targets. " alt="" coords="399,80,581,107"/><area shape="rect" id="node5" href="AMDGPUTargetMachine_8cpp.html" title="The AMDGPU target machine contains all of the hardware specific information needed to emit code for R..." alt="" coords="605,80,804,107"/><area shape="rect" id="node6" href="AMDGPUTargetTransformInfo_8cpp.html" title="AMDGPUTargetTransformInfo.cpp" alt="" coords="829,80,1061,107"/><area shape="rect" id="node7" href="R600InstrInfo_8cpp.html" title="R600 Implementation of TargetInstrInfo. " alt="" coords="1085,80,1217,107"/><area shape="rect" id="node8" href="R600RegisterInfo_8cpp.html" title="R600 implementation of the TargetRegisterInfo class. " alt="" coords="1242,80,1397,107"/><area shape="rect" id="node9" href="SIInstrInfo_8cpp.html" title="SI Implementation of TargetInstrInfo. " alt="" coords="1421,80,1533,107"/><area shape="rect" id="node10" href="AMDGPUTargetInfo_8cpp.html" title="AMDGPUTargetInfo.cpp" alt="" coords="1557,80,1727,107"/></map>
</div>
</div>
<p><a href="AMDGPUTargetMachine_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetMachine.html">llvm::AMDGPUTargetMachine</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1GCNTargetMachine.html">llvm::GCNTargetMachine</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacellvm"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html">llvm</a></td></tr>
<tr class="memdesc:namespacellvm"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of target independent CodeGen pass IDs. <br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>The AMDGPU TargetMachine interface definition for hw codgen targets. </p>

<p>Definition in file <a class="el" href="AMDGPUTargetMachine_8h_source.html">AMDGPUTargetMachine.h</a>.</p>
</div></div><!-- contents -->
<hr>
<p class="footer">
Generated on Tue Dec 8 2015 00:59:46 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.6</a><br>
Copyright &copy; 2003-2014 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
