<!doctype html>
<html lang="zh"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1"><meta><title>跨时钟域的典型：异步FIFO的设计 - 御坂小镇</title><link rel="manifest" href="/manifest.json"><meta name="application-name" content="Hank.Gan&#039;s Blog"><meta name="msapplication-TileImage" content="/img/favicon.svg"><meta name="apple-mobile-web-app-capable" content="yes"><meta name="apple-mobile-web-app-title" content="Hank.Gan&#039;s Blog"><meta name="apple-mobile-web-app-status-bar-style" content="default"><meta name="description" content="跨时钟域的典型范例——异步FIFO “时钟域(clock domain)”可以说是数字集成电路中一个非常重要的内容了，那么，何谓“跨时钟域”？ 很好理解，在时序逻辑电路中，所有触发器、寄存器的运行都是由时钟激励而运行下去的。而一个大型的数字系统中不可能只有一种时钟： 例如Cortex-M3软核常常运行在50～100MHz、而UART串行口波特率要在921600以上的话，输入时钟频率最好高于200M"><meta property="og:type" content="blog"><meta property="og:title" content="跨时钟域的典型：异步FIFO的设计"><meta property="og:url" content="http://example.com/2021/09/01/%E5%BC%82%E6%AD%A5FIFO%E7%9A%84%E8%AE%BE%E8%AE%A1/"><meta property="og:site_name" content="御坂小镇"><meta property="og:description" content="跨时钟域的典型范例——异步FIFO “时钟域(clock domain)”可以说是数字集成电路中一个非常重要的内容了，那么，何谓“跨时钟域”？ 很好理解，在时序逻辑电路中，所有触发器、寄存器的运行都是由时钟激励而运行下去的。而一个大型的数字系统中不可能只有一种时钟： 例如Cortex-M3软核常常运行在50～100MHz、而UART串行口波特率要在921600以上的话，输入时钟频率最好高于200M"><meta property="og:locale" content="zh_CN"><meta property="og:image" content="https://z3.ax1x.com/2021/09/02/hrCFfJ.jpg"><meta property="og:image" content="https://z3.ax1x.com/2021/09/02/hrkAUK.jpg"><meta property="og:image" content="https://z3.ax1x.com/2021/09/02/hri0Qs.png"><meta property="article:published_time" content="2021-09-01T13:50:36.000Z"><meta property="article:modified_time" content="2021-09-02T06:20:00.490Z"><meta property="article:author" content="Hank.Gan"><meta property="article:tag" content="FPGA"><meta property="article:tag" content="硬件"><meta property="article:tag" content="Verilog HDL"><meta property="twitter:card" content="summary"><meta property="twitter:image" content="https://z3.ax1x.com/2021/09/02/hrCFfJ.jpg"><script type="application/ld+json">{"@context":"https://schema.org","@type":"BlogPosting","mainEntityOfPage":{"@type":"WebPage","@id":"http://example.com/2021/09/01/%E5%BC%82%E6%AD%A5FIFO%E7%9A%84%E8%AE%BE%E8%AE%A1/"},"headline":"跨时钟域的典型：异步FIFO的设计","image":["https://z3.ax1x.com/2021/09/02/hrCFfJ.jpg","https://z3.ax1x.com/2021/09/02/hrkAUK.jpg","https://z3.ax1x.com/2021/09/02/hri0Qs.png"],"datePublished":"2021-09-01T13:50:36.000Z","dateModified":"2021-09-02T06:20:00.490Z","author":{"@type":"Person","name":"Hank.Gan"},"publisher":{"@type":"Organization","name":"御坂小镇","logo":{"@type":"ImageObject","url":{"light":"/img/logo.png","dark":"/img/logo.png"}}},"description":"跨时钟域的典型范例——异步FIFO “时钟域(clock domain)”可以说是数字集成电路中一个非常重要的内容了，那么，何谓“跨时钟域”？ 很好理解，在时序逻辑电路中，所有触发器、寄存器的运行都是由时钟激励而运行下去的。而一个大型的数字系统中不可能只有一种时钟： 例如Cortex-M3软核常常运行在50～100MHz、而UART串行口波特率要在921600以上的话，输入时钟频率最好高于200M"}</script><link rel="canonical" href="http://example.com/2021/09/01/%E5%BC%82%E6%AD%A5FIFO%E7%9A%84%E8%AE%BE%E8%AE%A1/"><link rel="icon" href="/img/favicon.svg"><link rel="stylesheet" href="https://cdnjs.loli.net/ajax/libs/font-awesome/5.12.0/css/all.min.css"><link rel="stylesheet" href="https://cdnjs.loli.net/ajax/libs/highlight.js/9.12.0/styles/atom-one-light.min.css"><link rel="stylesheet" href="https://fonts.loli.net/css2?family=Ubuntu:wght@400;600&amp;family=Source+Code+Pro"><link rel="stylesheet" href="/css/default.css"><style>body>.footer,body>.navbar,body>.section{opacity:0}</style><!--!--><!--!--><!--!--><script src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js" defer></script><!--!--><link rel="stylesheet" href="https://cdnjs.loli.net/ajax/libs/cookieconsent/3.1.1/build/cookieconsent.min.css"><link rel="stylesheet" href="https://cdnjs.loli.net/ajax/libs/lightgallery/1.6.8/css/lightgallery.min.css"><link rel="stylesheet" href="https://cdnjs.loli.net/ajax/libs/justifiedGallery/3.7.0/css/justifiedGallery.min.css"><!--!--><!--!--><script src="https://cdnjs.loli.net/ajax/libs/pace/1.0.2/pace.min.js"></script><!--!--><!--!--><meta name="generator" content="Hexo 5.4.0"></head><body class="is-3-column"><script type="text/javascript" src="/js/imaegoo/night.js"></script><canvas id="universe"></canvas><nav class="navbar navbar-main"><div class="container"><div class="navbar-brand justify-content-center"><a class="navbar-item navbar-logo" href="/"><img class="logo-img" src="/img/logo.png" alt="御坂小镇" height="28"><img class="logo-img-dark" src="/img/logo.png" alt="御坂小镇" height="28"></a></div><div class="navbar-menu"><div class="navbar-start"><a class="navbar-item" href="/">首页</a><a class="navbar-item" href="/archives">时间轴</a><a class="navbar-item" href="/categories">目录</a><a class="navbar-item" href="/tags">标签</a><a class="navbar-item" href="/about">关于</a></div><div class="navbar-end"><a class="navbar-item night" id="night-nav" title="Night Mode" href="javascript:;"><i class="fas fa-moon" id="night-icon"></i></a><a class="navbar-item" target="_blank" rel="noopener" title="Download on GitHub" href="https://github.com/ganyunhan"><i class="fab fa-github"></i></a><a class="navbar-item search" title="搜索" href="javascript:;"><i class="fas fa-search"></i></a></div></div></div></nav><section class="section"><div class="container"><div class="columns"><div class="column order-2 column-main is-8-tablet is-8-desktop is-6-widescreen"><div class="card"><article class="card-content article" role="article"><div class="article-meta is-size-7 is-uppercase level is-mobile"><div class="level-left"><span class="level-item"><time dateTime="2021-09-01T13:50:36.000Z" title="2021/9/1 下午9:50:36">2021-09-01</time>发表</span><span class="level-item"><time dateTime="2021-09-02T06:20:00.490Z" title="2021/9/2 下午2:20:00">2021-09-02</time>更新</span><span class="level-item"><a class="link-muted" href="/categories/%E7%A1%AC%E4%BB%B6/">硬件</a><span> / </span><a class="link-muted" href="/categories/%E7%A1%AC%E4%BB%B6/FPGA/">FPGA</a><span> / </span><a class="link-muted" href="/categories/%E7%A1%AC%E4%BB%B6/FPGA/Verilog-HDL/">Verilog HDL</a></span><span class="level-item">23 分钟读完 (大约3512个字)</span><span class="level-item leancloud_visitors" id="/2021/09/01/%E5%BC%82%E6%AD%A5FIFO%E7%9A%84%E8%AE%BE%E8%AE%A1/" data-flag-title="跨时钟域的典型：异步FIFO的设计"><i class="far fa-eye"></i>&nbsp;&nbsp;<span id="twikoo_visitors"><i class="fa fa-spinner fa-spin"></i></span>次访问</span></div></div><h1 class="title is-3 is-size-4-mobile">跨时钟域的典型：异步FIFO的设计</h1><div class="content"><h1>跨时钟域的典型范例——异步FIFO</h1>
<p>“时钟域(clock domain)”可以说是数字集成电路中一个非常重要的内容了，那么，何谓“跨时钟域”？</p>
<p>很好理解，在时序逻辑电路中，所有触发器、寄存器的运行都是由时钟激励而运行下去的。而一个大型的数字系统中不可能只有一种时钟：</p>
<p>例如Cortex-M3软核常常运行在50～100MHz、而UART串行口波特率要在921600以上的话，输入时钟频率最好高于200MHz、FPGA上的DDR3一般要求200MHz的时钟输入，不同PLL/MMCM输出的同频率时钟它们的相位也有可能不同……</p>
<p>这么多不同时钟激励的系统要组合在一起并能进行数据交互，那么势必会遇到“跨时钟域”的问题，解决这个问题的一大方法之一就是利用异步FIFO进行数据交互</p>
<h2 id="什么是FIFO"><a class="header-anchor" href="#什么是FIFO">¶</a>什么是FIFO</h2>
<p>FIFO(<strong>F</strong>irst  <strong>I</strong>n <strong>F</strong>irst <strong>O</strong>ut)，顾名思义，即先输入先输出的一种模块，FIFO一般分为同步FIFO和异步FIFO两种，同步FIFO即输入和输出在同一个时钟域中，异步FIFO即输入输出不处于同一个时钟域。</p>
<p>FIFO的存储模块可以看成一个二维寄存器(当然也可以通过生成ram代替)，因此有些概念需要掌握，即：</p>
<span id="more"></span>
<ol>
<li>FIFO宽度：指FIFO中一个空间容纳的数据比特数，即一个数据单位的大小，例如你要输入FIFO的是16位的数据，那么FIFO的宽度即为16bit</li>
<li>FIFO深度：指FIFO中能容纳多少个数据单元，在异步FIFO中这个值往往是可以被计算出来的，例如：<br>
在一个FIFO中，写时钟为100MHz，读时钟为50MHz，突发长度(一个时间段内需要读写的数据量)为120，那么写一个数据需要1/100MHz=10ns，读一个数据需要1/50MHz=20ns，写完一个突发长度耗时120*10=1200ns，而在写入的这段时间中只能读出1200ns/20ns=60个数据，那么在这一次突发传输中还有120-60=60个数据没有被读走，因此这个情况下FIFO的最小深度为60</li>
</ol>
<h2 id="到底如何解决跨时钟域的问题"><a class="header-anchor" href="#到底如何解决跨时钟域的问题">¶</a>到底如何解决跨时钟域的问题</h2>
<p>有的同志可能会立刻回答：用FIFO！那好，FIFO为什么能解决跨时钟域的问题呢？异步FIFO自己又是如何解决输入输出时钟不同域的问题呢？</p>
<p>还是得从跨时钟域的深层次原因来看这个问题：</p>
<h3 id="单bit跨时钟域"><a class="header-anchor" href="#单bit跨时钟域">¶</a>单bit跨时钟域</h3>
<p>当以时钟域CLK-A为激励源的寄存器输出信号给时钟域为CLK-B的寄存器时，会出现什么情况？</p>
<p><img src="https://z3.ax1x.com/2021/09/02/hrCFfJ.jpg" alt="DFF跨时钟域"></p>
<p>用verilog描述为：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">reg</span> Q1,Q2;</span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk_a) <span class="keyword">begin</span></span><br><span class="line">	Q1 &lt;= data;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk_b) <span class="keyword">begin</span></span><br><span class="line">	Q2 &lt;= Q1;</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>
<p>显然，Q1上的数据跨过了两个时钟域，那么如果当经过clk-a时输出的Q1不稳定时，clk-b端的DFF采样到的Q1数据将会是不可预测的，因为这两个时钟并非同源，所以可能无法满足第二个DFF的建立和保持时间，会让第二个DFF处于亚稳态。</p>
<p>那么如何解决这个问题呢？这个问题实际上无法解决，但我们可以让它(指不满足另一个DFF的setup和hold time，处于亚稳态)发生的概率几乎为零，有没有方法呢？有！“打两拍”处理即可</p>
<p>“打两拍”指让数据经过两个后级寄存器（两级DFF同步），具体为什么这样做就能有想降低出错概率，可以参考这篇文章：<a target="_blank" rel="noopener" href="https://www.zhihu.com/question/43571892">知乎-跨时钟域同步，为什么两级寄存器结构能够降低亚稳态？</a>具体的电路是这样的：</p>
<p><img src="https://z3.ax1x.com/2021/09/02/hrkAUK.jpg" alt="打两拍消除亚稳态"></p>
<p>用verilog描述为：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">reg</span> Q1,Q2,Q3;</span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk_a) <span class="keyword">begin</span></span><br><span class="line">	Q1 &lt;= data;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk_b) <span class="keyword">begin</span></span><br><span class="line">	Q2 &lt;= Q1;</span><br><span class="line">	Q3 &lt;= Q2;</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>
<p>这样，第三个DFF处于亚稳态的概率大幅降低了，然而这是单个bit跨时钟域的情况，如果是多个bit呢？</p>
<h3 id="多bit跨时钟域"><a class="header-anchor" href="#多bit跨时钟域">¶</a>多bit跨时钟域</h3>
<p>在异步FIFO中，不论是写入数据还是取出数据，都是对同一个Memory操作的，两者彼此独立，不会产生跨时钟域的问题，那么异步FIFO中跨时钟域的地方在哪里呢？在FIFO状态的判断上</p>
<p>应该了解到，FIFO是有几个状态判断标志的，例如：全空、全满、即将空和即将满等等状态，这些状态是根据写入和读取指针决定的，当写入指针等于读取指针的时候，FIFO为全空；当写入指针超过读取指针一圈(指写到FIFO底部后又重新从头开始写，再一次与读取指针相遇)的时候，FIFO为全满。那么显然，我们要获取FIFO的状态就得对读和写指针进行判断了，但是这两个指针分别是在不同时钟域内的，所以这时候便产生了多bit(正经fifo指针不可能只有1bit)跨时钟域的问题。</p>
<p>那么如何解决这个问题呢？打拍还能解决吗？我们来分析一下：</p>
<p>假如现在的写入指针wr-ptr = 4’b0111，读取指针rd-ptr = 4’b0011，即将在写入和读出的下一个上升沿判断指针，而写入时钟频率高于读取时钟频率，那么判断的时候可能会出现的情况为：</p>
<ol>
<li>最好的情况：刚好写入和读取的时钟上升沿在同一时刻了，并且数据都满足了建立和保持时间后开始进行指针之间的比较，完全没有问题，比较的结果也是正确的。</li>
<li>出了点状况：读取指针的时钟在这一时刻翻转了，有了一个上升沿，这个时候读取的<strong>数据还没有准备好</strong>(DFF处于亚稳态)，rd-ptr = 4’b0zzz(后三bit无法确定，因为不稳定)，这下完了没法比较了。</li>
<li>又出了点状况：写入指针也恰好没法满足时序条件，而且写入指针的四位BCD码都即将进行翻转(0111-&gt;1000)，这下彻底完蛋了，<strong>写入和读取指针在这个状态下完全是不可测的</strong></li>
</ol>
<p>显然，出现第一种情况的概率小到可以忽略(😅)，那么这么严重的问题怎么解决呢？一个个看：</p>
<p>解决第2种情况的方法只需要我们进一步思考就行了，既然是读取指针没法满足写入指针的DFF输出数据的建立和保持条件，那么我再加一个DFF把读取指针同步到写入时钟域(或者把写入指针同步到读取时钟域)不就行了？没错，但是这样的话依旧无法解决第三个问题，怎么办？</p>
<p>这个问题再进一步思考，其实是<strong>BCD码自身的缺陷</strong>问题，从0111自增一次变成1000的时候，四个位都变化了，这就导致有16种可能，那么有没有一种编码方式能让每次自增只变化一位码的呢？还真有，<strong>格雷码</strong>。</p>
<p>格雷码每自增一次，只会翻转一个bit，具体可以自己查一下，这样的话，如果从格雷码0111(0101BCD)跳转到下一状态0101(0110BCD)的时候，只有一位改变了，不论你建立和保持时间是否满足，其余三位都是不会变的，也就是说<strong>即使处于亚稳态，这个时候另一个时钟域读取到的数据也只可能是0111或者0101，况且我们还有对单bit跨时钟的解决办法—打两拍，因此这对我之后的比较几乎没有影响</strong>(关于利用格雷码解决异步FIFO的问题的详细解释，这个回答<a target="_blank" rel="noopener" href="https://www.zhihu.com/answer/473445068">知乎-异步fifo格雷码同步问题</a>讲解的非常清楚)</p>
<p>那么这个问题就解决了，可以开始着手设计FIFO了。</p>
<h2 id="异步FIFO的设计"><a class="header-anchor" href="#异步FIFO的设计">¶</a>异步FIFO的设计</h2>
<p>为了遵循模块化和参数化的设计标准，同时方便以后直接生成BRAM实现FIFO，我将异步FIFO拆分成控制端和数据端，控制端负责接收写入读取信号，产生写入读取指针，并转换成格雷码判断FIFO状态；数据端负责接受写入读取指针和写入读取信号以及写入的数据，输出读取的数据。把上面的过程分析清楚了，写出整个设计毫无困难：</p>
<h3 id="异步FIFO控制模块"><a class="header-anchor" href="#异步FIFO控制模块">¶</a>异步FIFO控制模块</h3>
<p>直接上代码：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> fifo_ctrl #(</span><br><span class="line">    <span class="keyword">parameter</span> Addr_Width = <span class="number">5</span></span><br><span class="line">) (</span><br><span class="line">    <span class="keyword">input</span>                   reset_n,</span><br><span class="line">    <span class="keyword">input</span>                   wr_clk,</span><br><span class="line">    <span class="keyword">input</span>                   wr_ena,</span><br><span class="line">    <span class="keyword">input</span>                   rd_clk,</span><br><span class="line">    <span class="keyword">input</span>                   rd_ena,</span><br><span class="line">    <span class="keyword">output</span>                  empty,</span><br><span class="line">    <span class="keyword">output</span>                  full,                </span><br><span class="line">    <span class="keyword">output</span> [Addr_Width:<span class="number">0</span>]   wr_addr_ptr,<span class="comment">//写地址指针，比地址位多1位是为了检测到回环</span></span><br><span class="line">    <span class="keyword">output</span> [Addr_Width:<span class="number">0</span>]   rd_addr_ptr</span><br><span class="line">);</span><br><span class="line">    <span class="keyword">reg</span> wr_rstn;</span><br><span class="line">    <span class="keyword">reg</span> rd_rstn;</span><br><span class="line">    <span class="keyword">reg</span> [Addr_Width:<span class="number">0</span>] wr_addr_count;</span><br><span class="line">    <span class="keyword">reg</span> [Addr_Width:<span class="number">0</span>] rd_addr_count;</span><br><span class="line">    <span class="keyword">wire</span> [Addr_Width:<span class="number">0</span>] wr_addr_gray;    <span class="comment">//转换成格雷码</span></span><br><span class="line">    <span class="keyword">reg</span> [Addr_Width:<span class="number">0</span>] wr_addr_gray_reg1;</span><br><span class="line">    <span class="keyword">reg</span> [Addr_Width:<span class="number">0</span>] wr_addr_gray_reg2;</span><br><span class="line">    <span class="keyword">wire</span> [Addr_Width:<span class="number">0</span>] rd_addr_gray;</span><br><span class="line">    <span class="keyword">reg</span> [Addr_Width:<span class="number">0</span>] rd_addr_gray_reg1;</span><br><span class="line">    <span class="keyword">reg</span> [Addr_Width:<span class="number">0</span>] rd_addr_gray_reg2;</span><br><span class="line"></span><br><span class="line">    </span><br><span class="line"><span class="comment">/*写入指针控制*/</span></span><br><span class="line">    <span class="comment">//异步复位，同步释放，相当于把resetn打一拍避免亚稳态</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> wr_clk ) <span class="keyword">begin</span>     </span><br><span class="line">        <span class="keyword">if</span> (!reset_n) </span><br><span class="line">            wr_rstn &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            wr_rstn &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//写入指针变化，并记录写入地址</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> wr_clk <span class="keyword">or</span> <span class="keyword">negedge</span> wr_rstn) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (!wr_rstn) <span class="keyword">begin</span></span><br><span class="line">            wr_addr_count &lt;= <span class="number">0</span>;</span><br><span class="line">            wr_addr_gray_reg1 &lt;= <span class="number">0</span>;</span><br><span class="line">            wr_addr_gray_reg2 &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (wr_ena &amp; ~full) <span class="keyword">begin</span></span><br><span class="line">            wr_addr_count = wr_addr_count + <span class="number">1&#x27;b1</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            wr_addr_count = wr_addr_count;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">assign</span> wr_addr_ptr = wr_addr_count - rd_addr_count;</span><br><span class="line"></span><br><span class="line"><span class="comment">/*读取指针控制*/</span></span><br><span class="line">    <span class="comment">//异步复位，同步释放，相当于把resetn打一拍避免亚稳态</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> rd_clk ) <span class="keyword">begin</span>     </span><br><span class="line">        <span class="keyword">if</span> (!reset_n) </span><br><span class="line">            rd_rstn &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            rd_rstn &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//读取指针变化，并记录读取地址</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> rd_clk <span class="keyword">or</span> <span class="keyword">negedge</span> rd_rstn) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (!rd_rstn) <span class="keyword">begin</span></span><br><span class="line">            rd_addr_count &lt;= <span class="number">0</span>;</span><br><span class="line">            rd_addr_gray_reg1 &lt;= <span class="number">0</span>;</span><br><span class="line">            rd_addr_gray_reg2 &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (rd_ena &amp; ~empty) <span class="keyword">begin</span></span><br><span class="line">            rd_addr_count = rd_addr_count + <span class="number">1&#x27;b1</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (rd_addr_count &gt;= <span class="number">&#x27;d31</span>) <span class="keyword">begin</span></span><br><span class="line">            rd_addr_count = <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            rd_addr_count = rd_addr_count;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">assign</span> rd_addr_ptr = rd_addr_count;</span><br><span class="line"></span><br><span class="line"><span class="comment">/*转换成格雷码并同步到对应时钟域*/</span></span><br><span class="line">    <span class="comment">//写入指针转为格雷码</span></span><br><span class="line">    <span class="keyword">assign</span> wr_addr_gray = (wr_addr_count &gt;&gt; <span class="number">1</span>) ^ wr_addr_count;</span><br><span class="line">    <span class="comment">//读取指针转为格雷码</span></span><br><span class="line">    <span class="keyword">assign</span> rd_addr_gray = (rd_addr_count &gt;&gt; <span class="number">1</span>) ^ rd_addr_count;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//将写入指针的格雷码同步到读取时钟域，打两拍</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> rd_clk ) <span class="keyword">begin</span></span><br><span class="line">        wr_addr_gray_reg1 &lt;= wr_addr_gray;</span><br><span class="line">        wr_addr_gray_reg2 &lt;= wr_addr_gray_reg1;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//将读取指针的格雷码同步到写入时钟域，打两拍</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> wr_clk ) <span class="keyword">begin</span></span><br><span class="line">        rd_addr_gray_reg1 &lt;= rd_addr_gray;</span><br><span class="line">        rd_addr_gray_reg2 &lt;= rd_addr_gray_reg1;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">/*判断FIFO空满状态*/</span></span><br><span class="line">    <span class="comment">//如果读取和写入格雷码相同，则说明FIFO为空，rd_addr_gray和wr_addr_gray_reg2在同一时钟域下，不能用rd_addr_gray_reg2</span></span><br><span class="line">    <span class="keyword">assign</span> empty = (rd_addr_gray == wr_addr_gray_reg2);</span><br><span class="line">    <span class="comment">//当写指针超过读指针一个轮回后即为写满，也即高两位相反，低位相同，FIFO满</span></span><br><span class="line">    <span class="keyword">assign</span> full  = (wr_addr_gray == &#123;~rd_addr_gray_reg2[Addr_Width:Addr_Width-<span class="number">1</span>],rd_addr_gray_reg2[Addr_Width-<span class="number">2</span>:<span class="number">0</span>]&#125;);</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span> </span><br></pre></td></tr></table></figure>
<h3 id="FIFO数据模块"><a class="header-anchor" href="#FIFO数据模块">¶</a>FIFO数据模块</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> fifo_mem #(</span><br><span class="line">    <span class="keyword">parameter</span> Data_Width = <span class="number">16</span>,</span><br><span class="line">    <span class="keyword">parameter</span> Fifo_Depth = <span class="number">32</span>,</span><br><span class="line">    <span class="keyword">parameter</span> Addr_Width = <span class="number">5</span></span><br><span class="line">) (</span><br><span class="line">    <span class="keyword">input</span>                      reset_n,</span><br><span class="line">    <span class="keyword">input</span>                      wr_clk,</span><br><span class="line">    <span class="keyword">input</span>                      rd_clk,</span><br><span class="line">    <span class="keyword">input</span>                      rd_ena,</span><br><span class="line">    <span class="keyword">input</span>                      wr_ena,</span><br><span class="line">    <span class="keyword">input</span>                      full,</span><br><span class="line">    <span class="keyword">input</span>                      empty,</span><br><span class="line">    <span class="keyword">input</span> [Data_Width-<span class="number">1</span>:<span class="number">0</span>]     wr_data,</span><br><span class="line">    <span class="keyword">input</span> [Addr_Width:<span class="number">0</span>]       wr_addr_ptr,</span><br><span class="line">    <span class="keyword">input</span> [Addr_Width:<span class="number">0</span>]       rd_addr_ptr,</span><br><span class="line">    <span class="keyword">output</span> [Data_Width-<span class="number">1</span>:<span class="number">0</span>]    rd_data</span><br><span class="line">);</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">reg</span> [Data_Width-<span class="number">1</span>:<span class="number">0</span>] fifo_ram [Fifo_Depth-<span class="number">1</span>:<span class="number">0</span>]; <span class="comment">//fifo存储空间 32*16bit</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> wr_rstn;</span><br><span class="line">    <span class="keyword">reg</span> rd_rstn;</span><br><span class="line">    <span class="keyword">reg</span> [Data_Width-<span class="number">1</span>:<span class="number">0</span>] rd_data_reg;</span><br><span class="line"></span><br><span class="line"><span class="comment">/*写入数据*/</span></span><br><span class="line">     <span class="comment">//异步复位，同步释放，相当于把resetn打一拍避免亚稳态</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> wr_clk ) <span class="keyword">begin</span>     </span><br><span class="line">        <span class="keyword">if</span> (!reset_n) <span class="keyword">begin</span></span><br><span class="line">            wr_rstn &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            wr_rstn &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//复位，将ram清空；未满时根据wr_ptr写入data</span></span><br><span class="line">    <span class="keyword">genvar</span> i;</span><br><span class="line">    <span class="keyword">generate</span></span><br><span class="line">        <span class="keyword">for</span> (i = <span class="number">0</span>;i &lt; Fifo_Depth; i = i + <span class="number">1</span> ) <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">always</span> @(<span class="keyword">posedge</span> wr_clk <span class="keyword">or</span> <span class="keyword">negedge</span> wr_rstn) <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span> (!wr_rstn) <span class="keyword">begin</span></span><br><span class="line">                    fifo_ram[i] &lt;= <span class="number">0</span>;</span><br><span class="line">                <span class="keyword">end</span> </span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">endgenerate</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> wr_clk ) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (wr_ena &amp;&amp; !full) <span class="keyword">begin</span></span><br><span class="line">            fifo_ram[wr_addr_ptr] &lt;= wr_data;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            fifo_ram[wr_addr_ptr] &lt;= fifo_ram[wr_addr_ptr]; </span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">/*读取数据*/</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//异步复位，同步释放，相当于把resetn打一拍避免亚稳态</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> rd_clk ) <span class="keyword">begin</span>     </span><br><span class="line">        <span class="keyword">if</span> (!reset_n) <span class="keyword">begin</span></span><br><span class="line">            rd_data_reg &lt;= <span class="number">0</span>;</span><br><span class="line">            rd_rstn &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            rd_rstn &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> rd_clk <span class="keyword">or</span> <span class="keyword">negedge</span> rd_rstn) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (!rd_rstn) <span class="keyword">begin</span></span><br><span class="line">            rd_data_reg &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (rd_ena &amp;&amp; !empty) <span class="keyword">begin</span></span><br><span class="line">            rd_data_reg &lt;= fifo_ram[rd_addr_ptr];</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            rd_data_reg &lt;= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">assign</span> rd_data = rd_data_reg;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="TOP-MODULE"><a class="header-anchor" href="#TOP-MODULE">¶</a>TOP_MODULE</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="meta-keyword">timescale</span> 1ns/100ps</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> asyn_fifo_top #(</span><br><span class="line">    <span class="keyword">parameter</span> Data_Width = <span class="number">16</span>,</span><br><span class="line">    <span class="keyword">parameter</span> Fifo_Depth = <span class="number">32</span>,</span><br><span class="line">    <span class="keyword">parameter</span> Addr_Width = <span class="number">5</span></span><br><span class="line">) (</span><br><span class="line">     <span class="keyword">input</span>                      reset_n,</span><br><span class="line">     <span class="keyword">input</span>                      wr_clk,</span><br><span class="line">     <span class="keyword">input</span>                      wr_ena,</span><br><span class="line">     <span class="keyword">input</span> [Addr_Width-<span class="number">1</span>:<span class="number">0</span>]     wr_data,</span><br><span class="line">     <span class="keyword">input</span>                      rd_clk,</span><br><span class="line">     <span class="keyword">input</span>                      rd_ena,</span><br><span class="line">     <span class="keyword">output</span> [Addr_Width-<span class="number">1</span>:<span class="number">0</span>]    rd_data,</span><br><span class="line">     <span class="keyword">output</span>                     valid,</span><br><span class="line">     <span class="keyword">output</span>                     empty,</span><br><span class="line">     <span class="keyword">output</span>                     full</span><br><span class="line">);</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">wire</span> [Addr_Width:<span class="number">0</span>] wr_addr_ptr;</span><br><span class="line">    <span class="keyword">wire</span> [Addr_Width:<span class="number">0</span>] rd_addr_ptr;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">  fifo_mem </span><br><span class="line">  #(</span><br><span class="line">    <span class="variable">.Data_Width</span>(Data_Width ),</span><br><span class="line">    <span class="variable">.Fifo_Depth</span>(Fifo_Depth ),</span><br><span class="line">    <span class="variable">.Addr_Width</span> (Addr_Width )</span><br><span class="line">  )</span><br><span class="line">  fifo_mem_dut (</span><br><span class="line">    <span class="variable">.reset_n</span> (reset_n ),</span><br><span class="line">    <span class="variable">.wr_clk</span> (wr_clk ),</span><br><span class="line">    <span class="variable">.rd_clk</span> (rd_clk ),</span><br><span class="line">    <span class="variable">.rd_ena</span> (rd_ena ),</span><br><span class="line">    <span class="variable">.wr_ena</span> (wr_ena ),</span><br><span class="line">    <span class="variable">.full</span> (full ),</span><br><span class="line">    <span class="variable">.empty</span> (empty ),</span><br><span class="line">    <span class="variable">.wr_data</span> (wr_data ),</span><br><span class="line">    <span class="variable">.wr_addr_ptr</span> (wr_addr_ptr ),</span><br><span class="line">    <span class="variable">.rd_addr_ptr</span> (rd_addr_ptr ),</span><br><span class="line">    <span class="variable">.rd_data</span>  ( rd_data)</span><br><span class="line">  );</span><br><span class="line"></span><br><span class="line">  fifo_ctrl </span><br><span class="line">  #(</span><br><span class="line">    <span class="variable">.Addr_Width</span> (Addr_Width )</span><br><span class="line">  )</span><br><span class="line">  fifo_ctrl_dut (</span><br><span class="line">    <span class="variable">.reset_n</span> (reset_n ),</span><br><span class="line">    <span class="variable">.wr_clk</span> (wr_clk ),</span><br><span class="line">    <span class="variable">.wr_ena</span> (wr_ena ),</span><br><span class="line">    <span class="variable">.rd_clk</span> (rd_clk ),</span><br><span class="line">    <span class="variable">.rd_ena</span> (rd_ena ),</span><br><span class="line">    <span class="variable">.empty</span> (empty ),</span><br><span class="line">    <span class="variable">.full</span> (full ),</span><br><span class="line">    <span class="variable">.wr_addr_ptr</span> (wr_addr_ptr ),</span><br><span class="line">    <span class="variable">.rd_addr_ptr</span>  ( rd_addr_ptr)</span><br><span class="line">  );</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>仿真测试结果：</p>
<p><img src="https://z3.ax1x.com/2021/09/02/hri0Qs.png" alt="异步FIFO仿真测试"></p>
</div><div class="article-licensing box"><div class="licensing-title"><p>跨时钟域的典型：异步FIFO的设计</p><p><a href="http://example.com/2021/09/01/异步FIFO的设计/">http://example.com/2021/09/01/异步FIFO的设计/</a></p></div><div class="licensing-meta level is-mobile"><div class="level-left"><div class="level-item is-narrow"><div><h6>作者</h6><p>Hank.Gan</p></div></div><div class="level-item is-narrow"><div><h6>发布于</h6><p>2021-09-01</p></div></div><div class="level-item is-narrow"><div><h6>更新于</h6><p>2021-09-02</p></div></div><div class="level-item is-narrow"><div><h6>许可协议</h6><p><a class="icons" rel="noopener" target="_blank" title="Creative Commons" href="https://creativecommons.org/"><i class="icon fab fa-creative-commons"></i></a><a class="icons" rel="noopener" target="_blank" title="Attribution" href="https://creativecommons.org/licenses/by/4.0/"><i class="icon fab fa-creative-commons-by"></i></a><a class="icons" rel="noopener" target="_blank" title="Noncommercial" href="https://creativecommons.org/licenses/by-nc/4.0/"><i class="icon fab fa-creative-commons-nc"></i></a></p></div></div></div></div></div><div class="article-tags is-size-7 mb-4"><span class="mr-2">#</span><a class="link-muted mr-2" rel="tag" href="/tags/FPGA/">FPGA</a><a class="link-muted mr-2" rel="tag" href="/tags/%E7%A1%AC%E4%BB%B6/">硬件</a><a class="link-muted mr-2" rel="tag" href="/tags/Verilog-HDL/">Verilog HDL</a></div><div class="sharethis-inline-share-buttons"></div><script src="https://platform-api.sharethis.com/js/sharethis.js#property=6112427332901f00128883e9&amp;product=inline-share-buttons" defer></script></article></div><div class="card"><div class="card-content"><h3 class="menu-label has-text-centered">喜欢这篇文章？打赏一下作者吧</h3><div class="buttons is-centered"><a class="button donate" data-type="alipay"><span class="icon is-small"><i class="fab fa-alipay"></i></span><span>支付宝</span><span class="qrcode"><img src="/img/alipay.jpg" alt="支付宝"></span></a><a class="button donate" data-type="wechat"><span class="icon is-small"><i class="fab fa-weixin"></i></span><span>微信</span><span class="qrcode"><img src="/img/wechat.png" alt="微信"></span></a></div></div></div><div class="card"><nav class="post-navigation mt-4 level is-mobile card-content"><div class="level-start"><a class="article-nav-prev level level-item link-muted" href="/2021/09/04/%E3%80%902021%E9%9B%86%E5%88%9B%E8%B5%9B%E3%80%91Cortex-M3%E8%AF%AD%E9%9F%B3%E8%AF%86%E5%88%AB%E5%A3%B0%E6%BA%90%E5%AE%9A%E4%BD%8D%E7%B3%BB%E7%BB%9F/"><i class="level-item fas fa-chevron-left"></i><span class="level-item">【2021集创赛】Cortex-M3语音识别声源定位系统</span></a></div><div class="level-end"><a class="article-nav-next level level-item link-muted" href="/2021/08/28/AMBA3%E2%80%94AHB%E6%80%BB%E7%BA%BF/"><span class="level-item">AMBA3—AHB总线(一)</span><i class="level-item fas fa-chevron-right"></i></a></div></nav></div><div class="card"><div class="card-content"><h3 class="title is-5">评论</h3><div id="SOHUCS" sid="2021/09/01/异步FIFO的设计/"></div><script charset="utf-8" src="https://changyan.sohu.com/upload/changyan.js"></script><script>window.changyan.api.config({appid: 'cyuFI1qRp',conf: 'prod_11b7b7671b8d9690e2692103abfb9cf0'});</script></div></div></div><div class="column column-left is-4-tablet is-4-desktop is-3-widescreen  order-1"><div class="card widget" data-type="profile"><div class="card-content"><nav class="level"><div class="level-item has-text-centered flex-shrink-1"><div><figure class="image is-128x128 mx-auto mb-2"><img class="avatar is-rounded" src="/img/avatar.jpg" alt="Misaka Misaka"></figure><p class="title is-size-4 is-block" style="line-height:inherit;">Misaka Misaka</p><p class="is-size-6 is-block">穷则独善其身，达则兼济天下</p><p class="is-size-6 is-flex justify-content-center"><i class="fas fa-map-marker-alt mr-1"></i><span>湖北武汉</span></p></div></div></nav><nav class="level is-mobile"><div class="level-item has-text-centered is-marginless"><div><p class="heading">文章</p><a href="/archives"><p class="title">14</p></a></div></div><div class="level-item has-text-centered is-marginless"><div><p class="heading">分类</p><a href="/categories"><p class="title">8</p></a></div></div><div class="level-item has-text-centered is-marginless"><div><p class="heading">标签</p><a href="/tags"><p class="title">7</p></a></div></div></nav><div class="level"><a class="level-item button is-primary is-rounded" href="https://weibo.com/p/1005056784549537" target="_blank" rel="noopener" id="widget-follow">微博 Weibo</a></div><div class="level is-mobile is-multiline"><a class="level-item button is-transparent is-marginless" target="_blank" rel="noopener" title="Github" href="https://github.com/ganyunhan"><i class="fab fa-github"></i></a><a class="level-item button is-transparent is-marginless" target="_blank" rel="noopener" title="Bili" href="https://space.bilibili.com/343157606">Bili</a><a class="level-item button is-transparent is-marginless" target="_blank" rel="noopener" title="Mail" href="Mailto:hank.gan@foxmail.com"><i class="fa fa-envelope"></i></a><a class="level-item button is-transparent is-marginless" target="_blank" rel="noopener" title="QQ" href="tencent://message/?uin=1014947300&amp;Site=&amp;Menu=yes"><i class="fab fa-qq"></i></a></div></div></div><!--!--><div class="card widget"><div class="card-content"><div class="menu"><h3 class="menu-label">链接</h3><ul class="menu-list"><li><a class="level is-mobile is-mobile" href="https://space.bilibili.com/343157606" target="_blank" rel="noopener"><span class="level-left"><span class="level-item">Bilibili空间</span></span><span class="level-right"><span class="level-item tag">space.bilibili.com</span></span></a></li><li><a class="level is-mobile is-mobile" href="https://blog.vacabun.ml/" target="_blank" rel="noopener"><span class="level-left"><span class="level-item">vacabun</span></span><span class="level-right"><span class="level-item tag">blog.vacabun.ml</span></span></a></li><li><a class="level is-mobile is-mobile" href="https://blog.kcqnly.top/" target="_blank" rel="noopener"><span class="level-left"><span class="level-item">kcqnly</span></span><span class="level-right"><span class="level-item tag">blog.kcqnly.top</span></span></a></li></ul></div><a class="link-more button is-light is-small size-small" href="/friends/">查看更多</a></div></div><div class="card widget" data-type="categories"><div class="card-content"><div class="menu"><h3 class="menu-label">分类</h3><ul class="menu-list"><li><a class="level is-mobile" href="/categories/FPGA/"><span class="level-start"><span class="level-item">FPGA</span></span><span class="level-end"><span class="level-item tag">1</span></span></a><ul><li><a class="level is-mobile" href="/categories/FPGA/Bus-Core/"><span class="level-start"><span class="level-item">Bus&amp;Core</span></span><span class="level-end"><span class="level-item tag">1</span></span></a></li></ul></li><li><a class="level is-mobile" href="/categories/%E7%A1%AC%E4%BB%B6/"><span class="level-start"><span class="level-item">硬件</span></span><span class="level-end"><span class="level-item tag">9</span></span></a><ul><li><a class="level is-mobile" href="/categories/%E7%A1%AC%E4%BB%B6/FPGA/"><span class="level-start"><span class="level-item">FPGA</span></span><span class="level-end"><span class="level-item tag">8</span></span></a><ul><li><a class="level is-mobile" href="/categories/%E7%A1%AC%E4%BB%B6/FPGA/Bus-Core/"><span class="level-start"><span class="level-item">Bus&amp;Core</span></span><span class="level-end"><span class="level-item tag">3</span></span></a></li><li><a class="level is-mobile" href="/categories/%E7%A1%AC%E4%BB%B6/FPGA/Verilog-HDL/"><span class="level-start"><span class="level-item">Verilog HDL</span></span><span class="level-end"><span class="level-item tag">5</span></span></a></li></ul></li></ul></li><li><a class="level is-mobile" href="/categories/%E8%BD%AF%E4%BB%B6/"><span class="level-start"><span class="level-item">软件</span></span><span class="level-end"><span class="level-item tag">4</span></span></a><ul><li><a class="level is-mobile" href="/categories/%E8%BD%AF%E4%BB%B6/Python/"><span class="level-start"><span class="level-item">Python</span></span><span class="level-end"><span class="level-item tag">4</span></span></a></li></ul></li></ul></div></div></div><div class="card widget" data-type="archives"><div class="card-content"><div class="menu"><h3 class="menu-label">归档</h3><ul class="menu-list"><li><a class="level is-mobile" href="/archives/2021/10/"><span class="level-start"><span class="level-item">十月 2021</span></span><span class="level-end"><span class="level-item tag">1</span></span></a></li><li><a class="level is-mobile" href="/archives/2021/09/"><span class="level-start"><span class="level-item">九月 2021</span></span><span class="level-end"><span class="level-item tag">2</span></span></a></li><li><a class="level is-mobile" href="/archives/2021/08/"><span class="level-start"><span class="level-item">八月 2021</span></span><span class="level-end"><span class="level-item tag">4</span></span></a></li><li><a class="level is-mobile" href="/archives/2020/03/"><span class="level-start"><span class="level-item">三月 2020</span></span><span class="level-end"><span class="level-item tag">2</span></span></a></li><li><a class="level is-mobile" href="/archives/2020/02/"><span class="level-start"><span class="level-item">二月 2020</span></span><span class="level-end"><span class="level-item tag">4</span></span></a></li><li><a class="level is-mobile" href="/archives/2020/01/"><span class="level-start"><span class="level-item">一月 2020</span></span><span class="level-end"><span class="level-item tag">1</span></span></a></li></ul></div></div></div><div class="column-right-shadow is-hidden-widescreen"></div></div><div class="column column-right is-4-tablet is-4-desktop is-3-widescreen is-hidden-touch is-hidden-desktop-only order-3"><div class="card widget" data-type="recent-posts"><div class="card-content"><h3 class="menu-label">最新文章</h3><article class="media"><div class="media-content"><p class="date"><time dateTime="2021-10-16T05:46:02.000Z">2021-10-16</time></p><p class="title"><a href="/2021/10/16/Renesas%20RE01B%20MCU%20Study%20Notes%20part1/">Renesas RE01B MCU Study Notes ：Overview</a></p><p class="categories"><a href="/categories/FPGA/">FPGA</a> / <a href="/categories/FPGA/Bus-Core/">Bus&amp;Core</a></p></div></article><article class="media"><div class="media-content"><p class="date"><time dateTime="2021-09-04T08:00:23.000Z">2021-09-04</time></p><p class="title"><a href="/2021/09/04/%E3%80%902021%E9%9B%86%E5%88%9B%E8%B5%9B%E3%80%91Cortex-M3%E8%AF%AD%E9%9F%B3%E8%AF%86%E5%88%AB%E5%A3%B0%E6%BA%90%E5%AE%9A%E4%BD%8D%E7%B3%BB%E7%BB%9F/">【2021集创赛】Cortex-M3语音识别声源定位系统</a></p><p class="categories"><a href="/categories/%E7%A1%AC%E4%BB%B6/">硬件</a> / <a href="/categories/%E7%A1%AC%E4%BB%B6/FPGA/">FPGA</a> / <a href="/categories/%E7%A1%AC%E4%BB%B6/FPGA/Bus-Core/">Bus&amp;Core</a></p></div></article><article class="media"><div class="media-content"><p class="date"><time dateTime="2021-09-01T13:50:36.000Z">2021-09-01</time></p><p class="title"><a href="/2021/09/01/%E5%BC%82%E6%AD%A5FIFO%E7%9A%84%E8%AE%BE%E8%AE%A1/">跨时钟域的典型：异步FIFO的设计</a></p><p class="categories"><a href="/categories/%E7%A1%AC%E4%BB%B6/">硬件</a> / <a href="/categories/%E7%A1%AC%E4%BB%B6/FPGA/">FPGA</a> / <a href="/categories/%E7%A1%AC%E4%BB%B6/FPGA/Verilog-HDL/">Verilog HDL</a></p></div></article><article class="media"><div class="media-content"><p class="date"><time dateTime="2021-08-28T13:47:50.000Z">2021-08-28</time></p><p class="title"><a href="/2021/08/28/AMBA3%E2%80%94AHB%E6%80%BB%E7%BA%BF/">AMBA3—AHB总线(一)</a></p><p class="categories"><a href="/categories/%E7%A1%AC%E4%BB%B6/">硬件</a> / <a href="/categories/%E7%A1%AC%E4%BB%B6/FPGA/">FPGA</a> / <a href="/categories/%E7%A1%AC%E4%BB%B6/FPGA/Bus-Core/">Bus&amp;Core</a></p></div></article><article class="media"><div class="media-content"><p class="date"><time dateTime="2021-08-24T13:02:36.000Z">2021-08-24</time></p><p class="title"><a href="/2021/08/24/CORE%E5%AD%A6%E4%B9%A0%EF%BC%9AAMBA3--APB%E6%80%BB%E7%BA%BF%E5%8D%8F%E8%AE%AE%E5%8F%8A%E7%AE%80%E5%8D%95%E4%BE%8B%E5%AD%90/">CORE学习：AMBA3--APB总线协议及简单例子</a></p><p class="categories"><a href="/categories/%E7%A1%AC%E4%BB%B6/">硬件</a> / <a href="/categories/%E7%A1%AC%E4%BB%B6/FPGA/">FPGA</a> / <a href="/categories/%E7%A1%AC%E4%BB%B6/FPGA/Bus-Core/">Bus&amp;Core</a></p></div></article></div></div><div class="card widget" data-type="tags"><div class="card-content"><div class="menu"><h3 class="menu-label">标签</h3><div class="field is-grouped is-grouped-multiline"><div class="control"><a class="tags has-addons" href="/tags/2020%E8%8A%82%E8%83%BD%E5%87%8F%E6%8E%92/"><span class="tag">2020节能减排</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/Bus-Core/"><span class="tag">Bus&amp;Core</span><span class="tag">4</span></a></div><div class="control"><a class="tags has-addons" href="/tags/FPGA/"><span class="tag">FPGA</span><span class="tag">8</span></a></div><div class="control"><a class="tags has-addons" href="/tags/Python/"><span class="tag">Python</span><span class="tag">4</span></a></div><div class="control"><a class="tags has-addons" href="/tags/Verilog-HDL/"><span class="tag">Verilog HDL</span><span class="tag">5</span></a></div><div class="control"><a class="tags has-addons" href="/tags/%E7%A1%AC%E4%BB%B6/"><span class="tag">硬件</span><span class="tag">10</span></a></div><div class="control"><a class="tags has-addons" href="/tags/%E8%BD%AF%E4%BB%B6/"><span class="tag">软件</span><span class="tag">4</span></a></div></div></div></div></div></div></div></div></section><footer class="footer"><div class="container"><div class="level"><div class="level-start"><a class="footer-logo is-block mb-2" href="/"><img class="logo-img" src="/img/logo.png" alt="御坂小镇" height="28"><img class="logo-img-dark" src="/img/logo.png" alt="御坂小镇" height="28"></a><p class="is-size-7"><span>&copy; 2021 Hank.Gan</span>  Powered by <a href="https://hexo.io/" target="_blank" rel="noopener">Hexo</a> &amp; <a href="https://github.com/imaegoo/hexo-theme-icarus" target="_blank" rel="noopener">Icarus</a><br><a href="http://www.miitbeian.gov.cn" target="_blank">鄂ICP备2021002622号</a> - <span id="busuanzi_container_site_uv">共<span id="busuanzi_value_site_uv">0</span>个访客</span></p></div><div class="level-end"><div class="field has-addons"><p class="control"><a class="button is-transparent is-large" target="_blank" rel="noopener" title="Github" href="https://github.com/ganyunhan"><i class="fab fa-github"></i></a></p><p class="control"><a class="button is-transparent is-large" target="_blank" rel="noopener" title="Mail" href="Mailto:hank.gan@foxmail.com"><i class="fa fa-envelope"></i></a></p><p class="control"><a class="button is-transparent is-large" target="_blank" rel="noopener" title="QQ" href="tencent://message/?uin=1014947300&amp;Site=&amp;Menu=yes"><i class="fab fa-qq"></i></a></p></div></div></div></div></footer><script src="https://cdnjs.loli.net/ajax/libs/jquery/3.3.1/jquery.min.js"></script><script src="https://cdnjs.loli.net/ajax/libs/moment.js/2.22.2/moment-with-locales.min.js"></script><script src="https://cdnjs.loli.net/ajax/libs/clipboard.js/2.0.4/clipboard.min.js" defer></script><script>moment.locale("zh-CN");</script><script>var IcarusThemeSettings = {
            article: {
                highlight: {
                    clipboard: true,
                    fold: 'unfolded'
                }
            }
        };</script><script src="/js/column.js"></script><script src="/js/animation.js"></script><a id="back-to-top" title="回到顶端" href="javascript:;"><i class="fas fa-chevron-up"></i></a><script src="/js/back_to_top.js" defer></script><!--!--><!--!--><!--!--><!--!--><script src="https://cdnjs.loli.net/ajax/libs/cookieconsent/3.1.1/build/cookieconsent.min.js" defer></script><script>window.addEventListener("load", () => {
      window.cookieconsent.initialise({
        type: "info",
        theme: "edgeless",
        static: false,
        position: "bottom-left",
        content: {
          message: "此网站使用 Cookie，以启用评论系统和分析功能。",
          dismiss: "知道了",
          allow: "允许使用Cookie",
          deny: "拒绝",
          link: "了解更多",
          policy: "Cookie政策",
          href: "https://www.cookiesandyou.com/",
        },
        palette: {
          popup: {
            background: "#edeff5",
            text: "#838391"
          },
          button: {
            background: "#4b81e8"
          },
        },
      });
    });</script><script src="https://cdnjs.loli.net/ajax/libs/lightgallery/1.6.8/js/lightgallery.min.js" defer></script><script src="https://cdnjs.loli.net/ajax/libs/justifiedGallery/3.7.0/js/jquery.justifiedGallery.min.js" defer></script><script>window.addEventListener("load", () => {
            if (typeof $.fn.lightGallery === 'function') {
                $('.article').lightGallery({ selector: '.gallery-item' });
            }
            if (typeof $.fn.justifiedGallery === 'function') {
                if ($('.justified-gallery > p > .gallery-item').length) {
                    $('.justified-gallery > p > .gallery-item').unwrap();
                }
                $('.justified-gallery').justifiedGallery();
            }
        });</script><!--!--><!--!--><!--!--><!--!--><!--!--><script src="/js/main.js" defer></script><div class="searchbox"><div class="searchbox-container"><div class="searchbox-header"><div class="searchbox-input-container"><input class="searchbox-input" type="text" placeholder="想要查找什么..."></div><div class="searchbox-pinyin"><label class="checkbox"><input id="search-by-pinyin" type="checkbox" checked="checked"><span> 拼音检索</span></label></div><a class="searchbox-close" href="javascript:;">×</a></div><div class="searchbox-body"></div></div></div><script src="/js/imaegoo/pinyin.js" defer></script><script src="/js/insight.js" defer></script><script>document.addEventListener('DOMContentLoaded', function () {
            loadInsight({"contentUrl":"/content.json"}, {"hint":"想要查找什么...","untitled":"(无标题)","posts":"文章","pages":"页面","categories":"分类","tags":"标签"});
        });</script><script type="text/javascript" src="/js/imaegoo/imaegoo.js"></script><script type="text/javascript" src="/js/imaegoo/universe.js"></script><script type="text/javascript" src="/js/live2d/autoload.js"></script></body></html>