###################################################################

# Created by write_sdc on Tue Jun 26 14:48:45 2018

###################################################################
set sdc_version 2.0

set_units -time ns -resistance kOhm -capacitance pF -voltage V -current mA
create_clock [get_ports wb_clk_i]  -name CLK  -period 4  -waveform {0 2}
set_input_delay -clock CLK  -max 1  [get_ports wb_clk_i]
set_input_delay -clock CLK  -min 0  [get_ports wb_clk_i]
set_input_delay -clock CLK  -max 1  [get_ports {coef_r[55]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_r[55]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_r[54]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_r[54]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_r[53]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_r[53]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_r[52]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_r[52]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_r[51]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_r[51]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_r[50]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_r[50]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_r[49]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_r[49]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_r[48]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_r[48]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_r[47]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_r[47]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_r[46]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_r[46]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_r[45]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_r[45]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_r[44]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_r[44]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_r[43]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_r[43]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_r[42]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_r[42]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_r[41]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_r[41]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_r[40]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_r[40]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_r[39]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_r[39]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_r[38]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_r[38]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_r[37]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_r[37]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_r[36]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_r[36]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_r[35]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_r[35]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_r[34]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_r[34]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_r[33]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_r[33]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_r[32]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_r[32]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_r[31]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_r[31]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_r[30]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_r[30]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_r[29]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_r[29]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_r[28]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_r[28]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_r[27]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_r[27]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_r[26]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_r[26]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_r[25]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_r[25]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_r[24]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_r[24]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_r[23]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_r[23]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_r[22]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_r[22]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_r[21]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_r[21]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_r[20]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_r[20]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_r[19]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_r[19]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_r[18]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_r[18]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_r[17]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_r[17]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_r[16]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_r[16]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_r[15]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_r[15]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_r[14]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_r[14]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_r[13]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_r[13]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_r[12]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_r[12]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_r[11]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_r[11]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_r[10]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_r[10]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_r[9]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_r[9]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_r[8]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_r[8]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_r[7]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_r[7]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_r[6]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_r[6]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_r[5]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_r[5]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_r[4]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_r[4]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_r[3]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_r[3]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_r[2]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_r[2]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_r[1]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_r[1]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_r[0]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_r[0]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[79]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[79]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[78]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[78]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[77]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[77]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[76]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[76]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[75]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[75]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[74]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[74]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[73]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[73]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[72]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[72]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[71]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[71]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[70]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[70]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[69]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[69]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[68]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[68]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[67]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[67]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[66]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[66]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[65]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[65]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[64]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[64]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[63]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[63]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[62]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[62]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[61]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[61]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[60]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[60]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[59]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[59]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[58]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[58]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[57]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[57]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[56]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[56]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[55]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[55]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[54]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[54]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[53]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[53]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[52]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[52]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[51]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[51]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[50]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[50]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[49]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[49]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[48]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[48]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[47]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[47]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[46]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[46]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[45]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[45]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[44]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[44]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[43]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[43]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[42]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[42]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[41]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[41]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[40]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[40]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[39]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[39]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[38]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[38]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[37]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[37]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[36]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[36]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[35]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[35]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[34]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[34]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[33]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[33]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[32]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[32]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[31]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[31]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[30]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[30]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[29]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[29]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[28]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[28]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[27]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[27]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[26]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[26]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[25]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[25]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[24]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[24]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[23]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[23]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[22]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[22]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[21]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[21]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[20]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[20]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[19]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[19]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[18]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[18]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[17]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[17]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[16]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[16]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[15]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[15]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[14]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[14]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[13]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[13]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[12]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[12]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[11]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[11]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[10]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[10]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[9]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[9]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[8]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[8]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[7]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[7]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[6]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[6]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[5]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[5]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[4]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[4]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[3]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[3]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[2]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[2]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[1]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[1]}]
set_input_delay -clock CLK  -max 1  [get_ports {coef_l[0]}]
set_input_delay -clock CLK  -min 0  [get_ports {coef_l[0]}]
set_input_delay -clock CLK  -max 1  [get_ports {wb_adr_i[31]}]
set_input_delay -clock CLK  -min 0  [get_ports {wb_adr_i[31]}]
set_input_delay -clock CLK  -max 1  [get_ports {wb_adr_i[30]}]
set_input_delay -clock CLK  -min 0  [get_ports {wb_adr_i[30]}]
set_input_delay -clock CLK  -max 1  [get_ports {wb_adr_i[29]}]
set_input_delay -clock CLK  -min 0  [get_ports {wb_adr_i[29]}]
set_input_delay -clock CLK  -max 1  [get_ports {wb_adr_i[28]}]
set_input_delay -clock CLK  -min 0  [get_ports {wb_adr_i[28]}]
set_input_delay -clock CLK  -max 1  [get_ports {wb_adr_i[27]}]
set_input_delay -clock CLK  -min 0  [get_ports {wb_adr_i[27]}]
set_input_delay -clock CLK  -max 1  [get_ports {wb_adr_i[26]}]
set_input_delay -clock CLK  -min 0  [get_ports {wb_adr_i[26]}]
set_input_delay -clock CLK  -max 1  [get_ports {wb_adr_i[25]}]
set_input_delay -clock CLK  -min 0  [get_ports {wb_adr_i[25]}]
set_input_delay -clock CLK  -max 1  [get_ports {wb_adr_i[24]}]
set_input_delay -clock CLK  -min 0  [get_ports {wb_adr_i[24]}]
set_input_delay -clock CLK  -max 1  [get_ports {wb_adr_i[23]}]
set_input_delay -clock CLK  -min 0  [get_ports {wb_adr_i[23]}]
set_input_delay -clock CLK  -max 1  [get_ports {wb_adr_i[22]}]
set_input_delay -clock CLK  -min 0  [get_ports {wb_adr_i[22]}]
set_input_delay -clock CLK  -max 1  [get_ports {wb_adr_i[21]}]
set_input_delay -clock CLK  -min 0  [get_ports {wb_adr_i[21]}]
set_input_delay -clock CLK  -max 1  [get_ports {wb_adr_i[20]}]
set_input_delay -clock CLK  -min 0  [get_ports {wb_adr_i[20]}]
set_input_delay -clock CLK  -max 1  [get_ports {wb_adr_i[19]}]
set_input_delay -clock CLK  -min 0  [get_ports {wb_adr_i[19]}]
set_input_delay -clock CLK  -max 1  [get_ports {wb_adr_i[18]}]
set_input_delay -clock CLK  -min 0  [get_ports {wb_adr_i[18]}]
set_input_delay -clock CLK  -max 1  [get_ports {wb_adr_i[17]}]
set_input_delay -clock CLK  -min 0  [get_ports {wb_adr_i[17]}]
set_input_delay -clock CLK  -max 1  [get_ports {wb_adr_i[16]}]
set_input_delay -clock CLK  -min 0  [get_ports {wb_adr_i[16]}]
set_input_delay -clock CLK  -max 1  [get_ports {wb_adr_i[15]}]
set_input_delay -clock CLK  -min 0  [get_ports {wb_adr_i[15]}]
set_input_delay -clock CLK  -max 1  [get_ports {wb_adr_i[14]}]
set_input_delay -clock CLK  -min 0  [get_ports {wb_adr_i[14]}]
set_input_delay -clock CLK  -max 1  [get_ports {wb_adr_i[13]}]
set_input_delay -clock CLK  -min 0  [get_ports {wb_adr_i[13]}]
set_input_delay -clock CLK  -max 1  [get_ports {wb_adr_i[12]}]
set_input_delay -clock CLK  -min 0  [get_ports {wb_adr_i[12]}]
set_input_delay -clock CLK  -max 1  [get_ports {wb_adr_i[11]}]
set_input_delay -clock CLK  -min 0  [get_ports {wb_adr_i[11]}]
set_input_delay -clock CLK  -max 1  [get_ports {wb_adr_i[10]}]
set_input_delay -clock CLK  -min 0  [get_ports {wb_adr_i[10]}]
set_input_delay -clock CLK  -max 1  [get_ports {wb_adr_i[9]}]
set_input_delay -clock CLK  -min 0  [get_ports {wb_adr_i[9]}]
set_input_delay -clock CLK  -max 1  [get_ports {wb_adr_i[8]}]
set_input_delay -clock CLK  -min 0  [get_ports {wb_adr_i[8]}]
set_input_delay -clock CLK  -max 1  [get_ports {wb_adr_i[7]}]
set_input_delay -clock CLK  -min 0  [get_ports {wb_adr_i[7]}]
set_input_delay -clock CLK  -max 1  [get_ports {wb_adr_i[6]}]
set_input_delay -clock CLK  -min 0  [get_ports {wb_adr_i[6]}]
set_input_delay -clock CLK  -max 1  [get_ports {wb_adr_i[5]}]
set_input_delay -clock CLK  -min 0  [get_ports {wb_adr_i[5]}]
set_input_delay -clock CLK  -max 1  [get_ports {wb_adr_i[4]}]
set_input_delay -clock CLK  -min 0  [get_ports {wb_adr_i[4]}]
set_input_delay -clock CLK  -max 1  [get_ports {wb_adr_i[3]}]
set_input_delay -clock CLK  -min 0  [get_ports {wb_adr_i[3]}]
set_input_delay -clock CLK  -max 1  [get_ports {wb_adr_i[2]}]
set_input_delay -clock CLK  -min 0  [get_ports {wb_adr_i[2]}]
set_input_delay -clock CLK  -max 1  [get_ports {wb_adr_i[1]}]
set_input_delay -clock CLK  -min 0  [get_ports {wb_adr_i[1]}]
set_input_delay -clock CLK  -max 1  [get_ports {wb_adr_i[0]}]
set_input_delay -clock CLK  -min 0  [get_ports {wb_adr_i[0]}]
set_input_delay -clock CLK  -max 1  [get_ports wb_cyc_i]
set_input_delay -clock CLK  -min 0  [get_ports wb_cyc_i]
set_input_delay -clock CLK  -max 1  [get_ports {wb_dat_i[31]}]
set_input_delay -clock CLK  -min 0  [get_ports {wb_dat_i[31]}]
set_input_delay -clock CLK  -max 1  [get_ports {wb_dat_i[30]}]
set_input_delay -clock CLK  -min 0  [get_ports {wb_dat_i[30]}]
set_input_delay -clock CLK  -max 1  [get_ports {wb_dat_i[29]}]
set_input_delay -clock CLK  -min 0  [get_ports {wb_dat_i[29]}]
set_input_delay -clock CLK  -max 1  [get_ports {wb_dat_i[28]}]
set_input_delay -clock CLK  -min 0  [get_ports {wb_dat_i[28]}]
set_input_delay -clock CLK  -max 1  [get_ports {wb_dat_i[27]}]
set_input_delay -clock CLK  -min 0  [get_ports {wb_dat_i[27]}]
set_input_delay -clock CLK  -max 1  [get_ports {wb_dat_i[26]}]
set_input_delay -clock CLK  -min 0  [get_ports {wb_dat_i[26]}]
set_input_delay -clock CLK  -max 1  [get_ports {wb_dat_i[25]}]
set_input_delay -clock CLK  -min 0  [get_ports {wb_dat_i[25]}]
set_input_delay -clock CLK  -max 1  [get_ports {wb_dat_i[24]}]
set_input_delay -clock CLK  -min 0  [get_ports {wb_dat_i[24]}]
set_input_delay -clock CLK  -max 1  [get_ports {wb_dat_i[23]}]
set_input_delay -clock CLK  -min 0  [get_ports {wb_dat_i[23]}]
set_input_delay -clock CLK  -max 1  [get_ports {wb_dat_i[22]}]
set_input_delay -clock CLK  -min 0  [get_ports {wb_dat_i[22]}]
set_input_delay -clock CLK  -max 1  [get_ports {wb_dat_i[21]}]
set_input_delay -clock CLK  -min 0  [get_ports {wb_dat_i[21]}]
set_input_delay -clock CLK  -max 1  [get_ports {wb_dat_i[20]}]
set_input_delay -clock CLK  -min 0  [get_ports {wb_dat_i[20]}]
set_input_delay -clock CLK  -max 1  [get_ports {wb_dat_i[19]}]
set_input_delay -clock CLK  -min 0  [get_ports {wb_dat_i[19]}]
set_input_delay -clock CLK  -max 1  [get_ports {wb_dat_i[18]}]
set_input_delay -clock CLK  -min 0  [get_ports {wb_dat_i[18]}]
set_input_delay -clock CLK  -max 1  [get_ports {wb_dat_i[17]}]
set_input_delay -clock CLK  -min 0  [get_ports {wb_dat_i[17]}]
set_input_delay -clock CLK  -max 1  [get_ports {wb_dat_i[16]}]
set_input_delay -clock CLK  -min 0  [get_ports {wb_dat_i[16]}]
set_input_delay -clock CLK  -max 1  [get_ports {wb_dat_i[15]}]
set_input_delay -clock CLK  -min 0  [get_ports {wb_dat_i[15]}]
set_input_delay -clock CLK  -max 1  [get_ports {wb_dat_i[14]}]
set_input_delay -clock CLK  -min 0  [get_ports {wb_dat_i[14]}]
set_input_delay -clock CLK  -max 1  [get_ports {wb_dat_i[13]}]
set_input_delay -clock CLK  -min 0  [get_ports {wb_dat_i[13]}]
set_input_delay -clock CLK  -max 1  [get_ports {wb_dat_i[12]}]
set_input_delay -clock CLK  -min 0  [get_ports {wb_dat_i[12]}]
set_input_delay -clock CLK  -max 1  [get_ports {wb_dat_i[11]}]
set_input_delay -clock CLK  -min 0  [get_ports {wb_dat_i[11]}]
set_input_delay -clock CLK  -max 1  [get_ports {wb_dat_i[10]}]
set_input_delay -clock CLK  -min 0  [get_ports {wb_dat_i[10]}]
set_input_delay -clock CLK  -max 1  [get_ports {wb_dat_i[9]}]
set_input_delay -clock CLK  -min 0  [get_ports {wb_dat_i[9]}]
set_input_delay -clock CLK  -max 1  [get_ports {wb_dat_i[8]}]
set_input_delay -clock CLK  -min 0  [get_ports {wb_dat_i[8]}]
set_input_delay -clock CLK  -max 1  [get_ports {wb_dat_i[7]}]
set_input_delay -clock CLK  -min 0  [get_ports {wb_dat_i[7]}]
set_input_delay -clock CLK  -max 1  [get_ports {wb_dat_i[6]}]
set_input_delay -clock CLK  -min 0  [get_ports {wb_dat_i[6]}]
set_input_delay -clock CLK  -max 1  [get_ports {wb_dat_i[5]}]
set_input_delay -clock CLK  -min 0  [get_ports {wb_dat_i[5]}]
set_input_delay -clock CLK  -max 1  [get_ports {wb_dat_i[4]}]
set_input_delay -clock CLK  -min 0  [get_ports {wb_dat_i[4]}]
set_input_delay -clock CLK  -max 1  [get_ports {wb_dat_i[3]}]
set_input_delay -clock CLK  -min 0  [get_ports {wb_dat_i[3]}]
set_input_delay -clock CLK  -max 1  [get_ports {wb_dat_i[2]}]
set_input_delay -clock CLK  -min 0  [get_ports {wb_dat_i[2]}]
set_input_delay -clock CLK  -max 1  [get_ports {wb_dat_i[1]}]
set_input_delay -clock CLK  -min 0  [get_ports {wb_dat_i[1]}]
set_input_delay -clock CLK  -max 1  [get_ports {wb_dat_i[0]}]
set_input_delay -clock CLK  -min 0  [get_ports {wb_dat_i[0]}]
set_input_delay -clock CLK  -max 1  [get_ports {wb_sel_i[3]}]
set_input_delay -clock CLK  -min 0  [get_ports {wb_sel_i[3]}]
set_input_delay -clock CLK  -max 1  [get_ports {wb_sel_i[2]}]
set_input_delay -clock CLK  -min 0  [get_ports {wb_sel_i[2]}]
set_input_delay -clock CLK  -max 1  [get_ports {wb_sel_i[1]}]
set_input_delay -clock CLK  -min 0  [get_ports {wb_sel_i[1]}]
set_input_delay -clock CLK  -max 1  [get_ports {wb_sel_i[0]}]
set_input_delay -clock CLK  -min 0  [get_ports {wb_sel_i[0]}]
set_input_delay -clock CLK  -max 1  [get_ports wb_stb_i]
set_input_delay -clock CLK  -min 0  [get_ports wb_stb_i]
set_input_delay -clock CLK  -max 1  [get_ports wb_we_i]
set_input_delay -clock CLK  -min 0  [get_ports wb_we_i]
set_input_delay -clock CLK  -max 1  [get_ports wb_rst_i]
set_input_delay -clock CLK  -min 0  [get_ports wb_rst_i]
set_output_delay -clock CLK  -max 1  [get_ports wb_ack_o]
set_output_delay -clock CLK  -min 3  [get_ports wb_ack_o]
set_output_delay -clock CLK  -max 1  [get_ports wb_err_o]
set_output_delay -clock CLK  -min 3  [get_ports wb_err_o]
set_output_delay -clock CLK  -max 1  [get_ports {wb_dat_o[31]}]
set_output_delay -clock CLK  -min 3  [get_ports {wb_dat_o[31]}]
set_output_delay -clock CLK  -max 1  [get_ports {wb_dat_o[30]}]
set_output_delay -clock CLK  -min 3  [get_ports {wb_dat_o[30]}]
set_output_delay -clock CLK  -max 1  [get_ports {wb_dat_o[29]}]
set_output_delay -clock CLK  -min 3  [get_ports {wb_dat_o[29]}]
set_output_delay -clock CLK  -max 1  [get_ports {wb_dat_o[28]}]
set_output_delay -clock CLK  -min 3  [get_ports {wb_dat_o[28]}]
set_output_delay -clock CLK  -max 1  [get_ports {wb_dat_o[27]}]
set_output_delay -clock CLK  -min 3  [get_ports {wb_dat_o[27]}]
set_output_delay -clock CLK  -max 1  [get_ports {wb_dat_o[26]}]
set_output_delay -clock CLK  -min 3  [get_ports {wb_dat_o[26]}]
set_output_delay -clock CLK  -max 1  [get_ports {wb_dat_o[25]}]
set_output_delay -clock CLK  -min 3  [get_ports {wb_dat_o[25]}]
set_output_delay -clock CLK  -max 1  [get_ports {wb_dat_o[24]}]
set_output_delay -clock CLK  -min 3  [get_ports {wb_dat_o[24]}]
set_output_delay -clock CLK  -max 1  [get_ports {wb_dat_o[23]}]
set_output_delay -clock CLK  -min 3  [get_ports {wb_dat_o[23]}]
set_output_delay -clock CLK  -max 1  [get_ports {wb_dat_o[22]}]
set_output_delay -clock CLK  -min 3  [get_ports {wb_dat_o[22]}]
set_output_delay -clock CLK  -max 1  [get_ports {wb_dat_o[21]}]
set_output_delay -clock CLK  -min 3  [get_ports {wb_dat_o[21]}]
set_output_delay -clock CLK  -max 1  [get_ports {wb_dat_o[20]}]
set_output_delay -clock CLK  -min 3  [get_ports {wb_dat_o[20]}]
set_output_delay -clock CLK  -max 1  [get_ports {wb_dat_o[19]}]
set_output_delay -clock CLK  -min 3  [get_ports {wb_dat_o[19]}]
set_output_delay -clock CLK  -max 1  [get_ports {wb_dat_o[18]}]
set_output_delay -clock CLK  -min 3  [get_ports {wb_dat_o[18]}]
set_output_delay -clock CLK  -max 1  [get_ports {wb_dat_o[17]}]
set_output_delay -clock CLK  -min 3  [get_ports {wb_dat_o[17]}]
set_output_delay -clock CLK  -max 1  [get_ports {wb_dat_o[16]}]
set_output_delay -clock CLK  -min 3  [get_ports {wb_dat_o[16]}]
set_output_delay -clock CLK  -max 1  [get_ports {wb_dat_o[15]}]
set_output_delay -clock CLK  -min 3  [get_ports {wb_dat_o[15]}]
set_output_delay -clock CLK  -max 1  [get_ports {wb_dat_o[14]}]
set_output_delay -clock CLK  -min 3  [get_ports {wb_dat_o[14]}]
set_output_delay -clock CLK  -max 1  [get_ports {wb_dat_o[13]}]
set_output_delay -clock CLK  -min 3  [get_ports {wb_dat_o[13]}]
set_output_delay -clock CLK  -max 1  [get_ports {wb_dat_o[12]}]
set_output_delay -clock CLK  -min 3  [get_ports {wb_dat_o[12]}]
set_output_delay -clock CLK  -max 1  [get_ports {wb_dat_o[11]}]
set_output_delay -clock CLK  -min 3  [get_ports {wb_dat_o[11]}]
set_output_delay -clock CLK  -max 1  [get_ports {wb_dat_o[10]}]
set_output_delay -clock CLK  -min 3  [get_ports {wb_dat_o[10]}]
set_output_delay -clock CLK  -max 1  [get_ports {wb_dat_o[9]}]
set_output_delay -clock CLK  -min 3  [get_ports {wb_dat_o[9]}]
set_output_delay -clock CLK  -max 1  [get_ports {wb_dat_o[8]}]
set_output_delay -clock CLK  -min 3  [get_ports {wb_dat_o[8]}]
set_output_delay -clock CLK  -max 1  [get_ports {wb_dat_o[7]}]
set_output_delay -clock CLK  -min 3  [get_ports {wb_dat_o[7]}]
set_output_delay -clock CLK  -max 1  [get_ports {wb_dat_o[6]}]
set_output_delay -clock CLK  -min 3  [get_ports {wb_dat_o[6]}]
set_output_delay -clock CLK  -max 1  [get_ports {wb_dat_o[5]}]
set_output_delay -clock CLK  -min 3  [get_ports {wb_dat_o[5]}]
set_output_delay -clock CLK  -max 1  [get_ports {wb_dat_o[4]}]
set_output_delay -clock CLK  -min 3  [get_ports {wb_dat_o[4]}]
set_output_delay -clock CLK  -max 1  [get_ports {wb_dat_o[3]}]
set_output_delay -clock CLK  -min 3  [get_ports {wb_dat_o[3]}]
set_output_delay -clock CLK  -max 1  [get_ports {wb_dat_o[2]}]
set_output_delay -clock CLK  -min 3  [get_ports {wb_dat_o[2]}]
set_output_delay -clock CLK  -max 1  [get_ports {wb_dat_o[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wb_dat_o[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wb_dat_o[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wb_dat_o[0]}]
set_output_delay -clock CLK  -max 1  [get_ports int_o]
set_output_delay -clock CLK  -min 3  [get_ports int_o]
