$date
	Sat Jun 15 23:57:07 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module adder $end
$var wire 4 ! A [3:0] $end
$var wire 4 " B [3:0] $end
$var wire 5 # X [4:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111 #
b1010 "
b101 !
$end
#2001
b10100 #
b1111 "
#4001
b100 "
b1100 #
b1000 !
#6001
b10000 #
b1000 "
#8001
b1001 "
b10011 #
b1010 !
#10001
b111 "
b10010 #
b1011 !
#12001
b10111 #
b1100 "
#14001
b1011 "
b1111 #
b100 !
#16001
b0 "
b11 #
b11 !
#18001
b101 "
b1011 #
b110 !
#20001
b1000 "
b1001 #
b1 !
#22002
