// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.125125,HLS_SYN_LAT=5,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=51,HLS_SYN_FF=2502,HLS_SYN_LUT=2045,HLS_VERSION=2020_1}" *)

module myproject (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_V_ap_vld,
        x_V,
        y_0_V,
        y_0_V_ap_vld,
        y_1_V,
        y_1_V_ap_vld,
        y_2_V,
        y_2_V_ap_vld,
        y_3_V,
        y_3_V_ap_vld,
        y_4_V,
        y_4_V_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   x_V_ap_vld;
input  [191:0] x_V;
output  [11:0] y_0_V;
output   y_0_V_ap_vld;
output  [11:0] y_1_V;
output   y_1_V_ap_vld;
output  [11:0] y_2_V;
output   y_2_V_ap_vld;
output  [11:0] y_3_V;
output   y_3_V_ap_vld;
output  [11:0] y_4_V;
output   y_4_V_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg y_0_V_ap_vld;
reg y_1_V_ap_vld;
reg y_2_V_ap_vld;
reg y_3_V_ap_vld;
reg y_4_V_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_idle_pp0;
reg    x_V_ap_vld_in_sig;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
reg    ap_block_pp0_stage0_11001;
reg   [191:0] x_V_preg;
reg   [191:0] x_V_in_sig;
reg    x_V_ap_vld_preg;
reg    x_V_blk_n;
wire    ap_block_pp0_stage0;
wire  signed [11:0] trunc_ln1117_fu_183_p1;
reg  signed [11:0] trunc_ln1117_reg_1663;
reg  signed [11:0] trunc_ln1117_reg_1663_pp0_iter1_reg;
wire  signed [11:0] tmp_1_fu_191_p4;
reg  signed [11:0] tmp_1_reg_1669;
reg  signed [11:0] tmp_1_reg_1669_pp0_iter1_reg;
reg  signed [11:0] tmp_1_reg_1669_pp0_iter2_reg;
reg  signed [11:0] tmp_1_reg_1669_pp0_iter3_reg;
wire  signed [23:0] sext_ln1192_fu_201_p1;
reg  signed [23:0] sext_ln1192_reg_1684;
reg  signed [23:0] sext_ln1192_reg_1684_pp0_iter1_reg;
wire  signed [23:0] r_V_fu_1344_p2;
reg  signed [23:0] r_V_reg_1692;
reg  signed [11:0] tmp_2_reg_1697;
reg  signed [11:0] tmp_2_reg_1697_pp0_iter1_reg;
reg  signed [11:0] tmp_2_reg_1697_pp0_iter2_reg;
wire  signed [23:0] mul_ln1193_1_fu_1350_p2;
reg  signed [23:0] mul_ln1193_1_reg_1709;
wire  signed [11:0] p_Val2_5_fu_227_p4;
reg  signed [11:0] p_Val2_5_reg_1714;
reg  signed [11:0] p_Val2_5_reg_1714_pp0_iter1_reg;
wire  signed [26:0] sext_ln1116_3_fu_237_p1;
reg  signed [26:0] sext_ln1116_3_reg_1729;
wire  signed [23:0] sext_ln1116_5_fu_241_p1;
reg  signed [23:0] sext_ln1116_5_reg_1735;
reg  signed [23:0] sext_ln1116_5_reg_1735_pp0_iter1_reg;
wire  signed [23:0] r_V_40_fu_1356_p2;
reg  signed [23:0] r_V_40_reg_1741;
reg  signed [11:0] tmp_4_reg_1746;
reg  signed [11:0] tmp_4_reg_1746_pp0_iter1_reg;
reg  signed [11:0] tmp_4_reg_1746_pp0_iter2_reg;
reg  signed [11:0] tmp_5_reg_1755;
reg  signed [11:0] tmp_5_reg_1755_pp0_iter1_reg;
reg  signed [11:0] tmp_5_reg_1755_pp0_iter2_reg;
wire  signed [26:0] grp_fu_1362_p3;
reg  signed [26:0] r_V_72_reg_1770;
wire  signed [23:0] r_V_91_fu_1370_p2;
reg  signed [23:0] r_V_91_reg_1775;
wire  signed [29:0] sext_ln1192_1_fu_276_p1;
reg  signed [29:0] sext_ln1192_1_reg_1780;
wire  signed [35:0] sext_ln1118_1_fu_279_p1;
reg  signed [35:0] sext_ln1118_1_reg_1787;
wire  signed [23:0] sext_ln1192_3_fu_299_p1;
reg  signed [23:0] sext_ln1192_3_reg_1792;
reg  signed [23:0] sext_ln1192_3_reg_1792_pp0_iter2_reg;
wire  signed [14:0] shl_ln1_fu_327_p3;
reg  signed [14:0] shl_ln1_reg_1799;
wire  signed [15:0] sext_ln1118_9_fu_334_p1;
reg  signed [15:0] sext_ln1118_9_reg_1804;
(* use_dsp48 = "no" *) wire   [29:0] add_ln1193_1_fu_356_p2;
reg   [29:0] add_ln1193_1_reg_1809;
wire  signed [23:0] r_V_19_fu_1392_p2;
reg  signed [23:0] r_V_19_reg_1814;
wire  signed [13:0] r_V_7_fu_365_p3;
reg  signed [13:0] r_V_7_reg_1819;
wire  signed [26:0] grp_fu_1396_p3;
reg  signed [26:0] r_V_24_reg_1824;
reg  signed [26:0] r_V_24_reg_1824_pp0_iter2_reg;
wire  signed [35:0] r_V_41_fu_1404_p2;
reg  signed [35:0] r_V_41_reg_1829;
wire  signed [27:0] grp_fu_1410_p3;
reg  signed [27:0] r_V_47_reg_1835;
wire  signed [13:0] r_V_65_fu_382_p3;
reg  signed [13:0] r_V_65_reg_1840;
wire  signed [14:0] r_V_48_fu_393_p2;
reg  signed [14:0] r_V_48_reg_1845;
wire  signed [26:0] r_V_56_fu_1418_p2;
reg  signed [26:0] r_V_56_reg_1850;
wire  signed [16:0] r_V_88_fu_403_p2;
reg  signed [16:0] r_V_88_reg_1855;
wire  signed [14:0] r_V_60_fu_409_p2;
reg  signed [14:0] r_V_60_reg_1860;
wire  signed [26:0] r_V_89_fu_1423_p2;
reg  signed [26:0] r_V_89_reg_1865;
wire  signed [16:0] sext_ln1118_26_fu_426_p1;
reg  signed [16:0] sext_ln1118_26_reg_1870;
wire  signed [25:0] r_V_66_fu_1430_p2;
reg  signed [25:0] r_V_66_reg_1877;
wire  signed [17:0] sext_ln1192_21_fu_446_p1;
reg  signed [17:0] sext_ln1192_21_reg_1882;
reg  signed [17:0] sext_ln1192_21_reg_1882_pp0_iter2_reg;
wire  signed [17:0] r_V_69_fu_1436_p2;
reg  signed [17:0] r_V_69_reg_1887;
wire  signed [12:0] r_V_70_fu_449_p3;
reg  signed [12:0] r_V_70_reg_1892;
wire  signed [29:0] grp_fu_1442_p3;
reg  signed [29:0] add_ln1192_14_reg_1898;
wire  signed [26:0] r_V_74_fu_1450_p2;
reg  signed [26:0] r_V_74_reg_1903;
wire  signed [23:0] grp_fu_1455_p3;
reg  signed [23:0] mul_ln1192_22_reg_1908;
wire   [23:0] trunc_ln1192_fu_470_p1;
reg   [23:0] trunc_ln1192_reg_1913;
wire   [15:0] trunc_ln728_fu_473_p1;
reg   [15:0] trunc_ln728_reg_1918;
reg   [15:0] trunc_ln728_reg_1918_pp0_iter2_reg;
wire  signed [26:0] grp_fu_1462_p3;
reg  signed [26:0] r_V_82_reg_1923;
wire  signed [24:0] r_V_84_fu_1470_p2;
reg  signed [24:0] r_V_84_reg_1928;
wire  signed [29:0] sext_ln1192_2_fu_477_p1;
reg  signed [29:0] sext_ln1192_2_reg_1933;
reg  signed [29:0] sext_ln1192_2_reg_1933_pp0_iter3_reg;
wire  signed [29:0] grp_fu_1476_p3;
reg  signed [29:0] sub_ln1192_reg_1939;
wire  signed [23:0] mul_ln1192_1_fu_1482_p2;
reg  signed [23:0] mul_ln1192_1_reg_1944;
wire  signed [12:0] r_V_8_fu_492_p3;
reg  signed [12:0] r_V_8_reg_1949;
wire  signed [17:0] r_V_37_fu_1487_p2;
reg  signed [17:0] r_V_37_reg_1955;
wire  signed [15:0] sext_ln1118_18_fu_510_p1;
reg  signed [15:0] sext_ln1118_18_reg_1960;
wire  signed [12:0] shl_ln1118_6_fu_514_p3;
reg  signed [12:0] shl_ln1118_6_reg_1965;
wire   [35:0] add_ln1192_5_fu_540_p2;
reg   [35:0] add_ln1192_5_reg_1970;
wire   [35:0] mul_ln1192_6_fu_549_p2;
reg   [35:0] mul_ln1192_6_reg_1975;
wire  signed [29:0] mul_ln1192_7_fu_1493_p2;
reg  signed [29:0] mul_ln1192_7_reg_1980;
wire  signed [29:0] mul_ln1192_8_fu_1498_p2;
reg  signed [29:0] mul_ln1192_8_reg_1985;
wire  signed [23:0] mul_ln1192_9_fu_1504_p2;
reg  signed [23:0] mul_ln1192_9_reg_1990;
wire  signed [29:0] mul_ln1192_10_fu_1509_p2;
reg  signed [29:0] mul_ln1192_10_reg_1995;
wire  signed [29:0] mul_ln1192_11_fu_1514_p2;
reg  signed [29:0] mul_ln1192_11_reg_2000;
wire  signed [23:0] grp_fu_1520_p3;
reg  signed [23:0] mul_ln1192_12_reg_2005;
wire  signed [23:0] grp_fu_1526_p3;
reg  signed [23:0] mul_ln1192_13_reg_2010;
wire   [17:0] r_V_90_fu_601_p2;
reg   [17:0] r_V_90_reg_2015;
wire   [29:0] add_ln1192_11_fu_650_p2;
reg   [29:0] add_ln1192_11_reg_2020;
wire  signed [23:0] mul_ln1192_17_fu_1560_p2;
reg  signed [23:0] mul_ln1192_17_reg_2025;
wire  signed [23:0] mul_ln1192_18_fu_1566_p2;
reg  signed [23:0] mul_ln1192_18_reg_2030;
wire   [29:0] sub_ln1192_14_fu_703_p2;
reg   [29:0] sub_ln1192_14_reg_2035;
wire  signed [23:0] mul_ln1192_24_fu_1586_p2;
reg  signed [23:0] mul_ln1192_24_reg_2040;
wire  signed [23:0] grp_fu_1592_p3;
reg  signed [23:0] mul_ln1192_25_reg_2045;
wire   [29:0] add_ln1192_22_fu_769_p2;
reg   [29:0] add_ln1192_22_reg_2050;
wire  signed [29:0] mul_ln1192_26_fu_1606_p2;
reg  signed [29:0] mul_ln1192_26_reg_2055;
wire  signed [29:0] mul_ln1192_27_fu_1612_p2;
reg  signed [29:0] mul_ln1192_27_reg_2060;
wire  signed [23:0] grp_fu_1618_p3;
reg  signed [23:0] mul_ln1192_28_reg_2065;
(* use_dsp48 = "no" *) wire   [29:0] add_ln1192_1_fu_794_p2;
reg   [29:0] add_ln1192_1_reg_2070;
wire  signed [24:0] r_V_33_fu_1633_p2;
reg  signed [24:0] r_V_33_reg_2075;
wire  signed [23:0] mul_ln1192_3_fu_1639_p2;
reg  signed [23:0] mul_ln1192_3_reg_2080;
wire  signed [23:0] grp_fu_1644_p3;
reg  signed [23:0] mul_ln1192_4_reg_2085;
wire   [17:0] r_V_87_fu_825_p2;
reg   [17:0] r_V_87_reg_2090;
reg   [17:0] r_V_87_reg_2090_pp0_iter4_reg;
reg   [11:0] trunc_ln708_1_reg_2095;
reg   [11:0] trunc_ln708_1_reg_2095_pp0_iter4_reg;
reg   [11:0] trunc_ln708_2_reg_2100;
reg   [11:0] trunc_ln708_2_reg_2100_pp0_iter4_reg;
reg   [11:0] trunc_ln708_3_reg_2105;
reg   [11:0] trunc_ln708_3_reg_2105_pp0_iter4_reg;
reg   [11:0] trunc_ln708_4_reg_2110;
reg   [11:0] trunc_ln708_4_reg_2110_pp0_iter4_reg;
wire   [29:0] add_ln1192_3_fu_1309_p2;
reg   [29:0] add_ln1192_3_reg_2115;
reg    ap_block_pp0_stage0_subdone;
reg    ap_block_pp0_stage0_01001;
wire  signed [13:0] r_V_1_fu_215_p3;
wire  signed [12:0] r_V_2_fu_292_p3;
wire  signed [23:0] mul_ln1193_2_fu_1385_p2;
wire   [29:0] shl_ln1193_1_fu_306_p3;
wire  signed [29:0] grp_fu_1376_p3;
wire  signed [15:0] sext_ln1118_6_fu_321_p1;
wire   [15:0] r_V_86_fu_338_p2;
wire   [27:0] rhs_V_fu_344_p3;
wire  signed [29:0] sext_ln1193_1_fu_352_p1;
(* use_dsp48 = "no" *) wire   [29:0] add_ln1193_fu_313_p2;
wire  signed [14:0] sext_ln1118_24_fu_389_p1;
wire  signed [14:0] sext_ln1118_7_fu_324_p1;
wire  signed [11:0] r_V_88_fu_403_p1;
wire  signed [16:0] sext_ln1118_5_fu_318_p1;
wire  signed [15:0] shl_ln1118_8_fu_419_p3;
wire  signed [14:0] shl_ln1118_4_fu_503_p3;
wire   [29:0] lhs_V_fu_525_p3;
wire  signed [11:0] mul_ln1192_5_fu_536_p1;
wire  signed [35:0] sext_ln1192_9_fu_532_p1;
wire   [35:0] mul_ln1192_5_fu_536_p2;
wire  signed [11:0] mul_ln1192_6_fu_549_p1;
wire  signed [12:0] r_V_3_fu_572_p3;
wire   [16:0] shl_ln1118_s_fu_590_p3;
wire  signed [17:0] sext_ln1118_29_fu_597_p1;
wire  signed [17:0] sext_ln1118_8_fu_480_p1;
wire  signed [14:0] shl_ln1118_1_fu_620_p3;
wire  signed [23:0] grp_fu_1542_p3;
wire  signed [29:0] grp_fu_1533_p3;
wire   [29:0] shl_ln1192_s_fu_631_p3;
wire  signed [23:0] grp_fu_1551_p3;
wire   [29:0] shl_ln1192_10_fu_643_p3;
(* use_dsp48 = "no" *) wire   [29:0] sub_ln1192_10_fu_638_p2;
wire  signed [29:0] grp_fu_1572_p3;
wire   [29:0] shl_ln1192_14_fu_668_p3;
wire   [29:0] shl_ln1192_15_fu_680_p3;
(* use_dsp48 = "no" *) wire   [29:0] sub_ln1192_13_fu_675_p2;
wire  signed [23:0] mul_ln1192_23_fu_1580_p2;
wire   [29:0] add_ln1192_16_fu_687_p2;
wire   [29:0] shl_ln1192_16_fu_696_p3;
wire  signed [15:0] r_V_93_fu_712_p3;
wire  signed [23:0] mul_ln1192_29_fu_1599_p2;
wire   [29:0] sub_ln1192_18_fu_726_p2;
wire   [29:0] shl_ln1192_19_fu_739_p3;
wire  signed [16:0] sext_ln1118_27_fu_579_p1;
wire   [16:0] r_V_95_fu_752_p2;
wire   [28:0] rhs_V_11_fu_757_p3;
wire   [29:0] sub_ln1192_19_fu_746_p2;
wire  signed [29:0] sext_ln1192_32_fu_765_p1;
wire   [29:0] shl_ln2_fu_787_p3;
wire  signed [29:0] grp_fu_1626_p3;
wire   [16:0] shl_ln1118_5_fu_811_p3;
wire  signed [17:0] sext_ln1118_20_fu_822_p1;
wire  signed [17:0] sext_ln1118_19_fu_818_p1;
wire   [35:0] sub_ln1192_4_fu_831_p2;
wire   [35:0] shl_ln1192_3_fu_835_p3;
wire   [35:0] shl_ln1192_4_fu_848_p3;
wire   [35:0] sub_ln1192_5_fu_842_p2;
wire   [35:0] shl_ln1192_5_fu_861_p3;
wire   [35:0] add_ln1192_6_fu_855_p2;
wire   [35:0] add_ln1192_7_fu_868_p2;
wire   [35:0] shl_ln1192_6_fu_874_p3;
wire   [35:0] shl_ln1192_7_fu_887_p3;
wire   [35:0] sub_ln1192_6_fu_881_p2;
wire   [35:0] shl_ln1192_8_fu_900_p3;
wire   [35:0] add_ln1192_8_fu_894_p2;
wire   [35:0] add_ln1192_9_fu_907_p2;
wire   [35:0] shl_ln1192_9_fu_913_p3;
wire   [35:0] sub_ln1192_7_fu_920_p2;
wire   [35:0] rhs_V_3_fu_926_p3;
wire   [35:0] sub_ln1192_8_fu_933_p2;
wire   [35:0] ret_V_1_fu_939_p2;
wire   [29:0] shl_ln1192_11_fu_955_p3;
wire   [29:0] sub_ln1192_11_fu_962_p2;
wire   [29:0] shl_ln1192_12_fu_967_p3;
wire  signed [17:0] mul_ln1192_19_fu_1650_p2;
wire   [29:0] shl_ln1192_13_fu_980_p3;
wire   [29:0] sub_ln1192_12_fu_974_p2;
wire   [29:0] add_ln1192_12_fu_987_p2;
wire   [29:0] ret_V_2_fu_993_p2;
wire   [29:0] shl_ln1192_17_fu_1009_p3;
wire   [29:0] shl_ln1192_18_fu_1021_p3;
wire   [29:0] add_ln1192_17_fu_1016_p2;
wire   [27:0] rhs_V_6_fu_1034_p3;
wire  signed [29:0] sext_ln1192_26_fu_1041_p1;
wire   [29:0] add_ln1192_18_fu_1028_p2;
wire   [15:0] r_V_92_fu_1051_p3;
wire   [27:0] rhs_V_7_fu_1062_p3;
wire   [29:0] add_ln1192_19_fu_1045_p2;
wire  signed [29:0] sext_ln1192_27_fu_1069_p1;
wire   [23:0] rhs_V_8_fu_1079_p3;
wire  signed [29:0] sext_ln1192_28_fu_1086_p1;
wire   [29:0] sub_ln1192_15_fu_1073_p2;
wire   [27:0] rhs_V_9_fu_1096_p3;
wire   [29:0] add_ln1192_20_fu_1090_p2;
wire  signed [29:0] sext_ln1192_29_fu_1103_p1;
wire   [13:0] shl_ln1118_2_fu_1116_p3;
wire  signed [14:0] sext_ln1118_46_fu_1123_p1;
wire  signed [14:0] sext_ln1118_45_fu_1113_p1;
wire   [14:0] r_V_94_fu_1127_p2;
wire   [26:0] rhs_V_10_fu_1133_p3;
wire   [29:0] sub_ln1192_16_fu_1107_p2;
wire  signed [29:0] sext_ln1192_30_fu_1141_p1;
wire   [29:0] sub_ln1192_17_fu_1145_p2;
wire   [29:0] ret_V_3_fu_1151_p2;
wire   [35:0] shl_ln1192_21_fu_1174_p3;
wire   [35:0] shl_ln1192_20_fu_1167_p3;
wire  signed [16:0] sext_ln1118_43_fu_1058_p1;
wire  signed [16:0] sext_ln1118_15_fu_799_p1;
wire   [16:0] r_V_96_fu_1187_p2;
wire   [34:0] rhs_V_12_fu_1193_p3;
wire   [35:0] add_ln1192_23_fu_1181_p2;
wire  signed [35:0] sext_ln1192_34_fu_1201_p1;
wire   [35:0] shl_ln1192_22_fu_1211_p3;
wire   [35:0] sub_ln1192_20_fu_1205_p2;
wire   [35:0] add_ln1192_24_fu_1218_p2;
wire   [35:0] shl_ln1192_23_fu_1224_p3;
wire   [29:0] rhs_V_13_fu_1237_p3;
wire   [35:0] sub_ln1192_21_fu_1231_p2;
wire  signed [35:0] sext_ln1192_37_fu_1244_p1;
wire   [35:0] sub_ln1192_22_fu_1248_p2;
wire   [35:0] ret_V_4_fu_1254_p2;
wire  signed [29:0] grp_fu_1656_p3;
wire   [29:0] shl_ln1192_1_fu_1273_p3;
wire   [28:0] rhs_V_1_fu_1285_p3;
wire  signed [29:0] sext_ln1192_7_fu_1292_p1;
(* use_dsp48 = "no" *) wire   [29:0] sub_ln1192_2_fu_1280_p2;
wire   [29:0] shl_ln1192_2_fu_1302_p3;
wire   [29:0] add_ln1192_2_fu_1296_p2;
wire   [29:0] rhs_V_2_fu_1315_p3;
wire   [29:0] sub_ln1192_3_fu_1322_p2;
wire   [29:0] ret_V_fu_1327_p2;
wire  signed [11:0] r_V_fu_1344_p0;
wire  signed [11:0] r_V_fu_1344_p1;
wire  signed [23:0] sext_ln1116_fu_187_p1;
wire  signed [11:0] mul_ln1193_1_fu_1350_p1;
wire  signed [11:0] r_V_40_fu_1356_p0;
wire  signed [11:0] r_V_40_fu_1356_p1;
wire  signed [11:0] r_V_91_fu_1370_p0;
wire  signed [11:0] r_V_91_fu_1370_p1;
wire   [29:0] grp_fu_1376_p2;
wire  signed [11:0] r_V_19_fu_1392_p0;
wire  signed [11:0] r_V_19_fu_1392_p1;
wire  signed [13:0] grp_fu_1396_p0;
wire  signed [14:0] sext_ln1118_13_fu_372_p1;
wire  signed [11:0] grp_fu_1396_p1;
wire  signed [14:0] sext_ln1118_11_fu_362_p1;
wire  signed [11:0] grp_fu_1396_p2;
wire  signed [26:0] sext_ln1118_fu_273_p1;
wire  signed [14:0] grp_fu_1410_p0;
wire  signed [11:0] grp_fu_1410_p1;
wire  signed [11:0] r_V_56_fu_1418_p1;
wire  signed [14:0] r_V_89_fu_1423_p0;
wire  signed [26:0] sext_ln1116_8_fu_415_p1;
wire  signed [11:0] r_V_89_fu_1423_p1;
wire   [5:0] r_V_69_fu_1436_p0;
wire   [29:0] grp_fu_1442_p2;
wire  signed [14:0] r_V_74_fu_1450_p0;
wire  signed [11:0] r_V_74_fu_1450_p1;
wire  signed [11:0] grp_fu_1455_p1;
wire  signed [11:0] grp_fu_1455_p2;
wire  signed [13:0] grp_fu_1462_p0;
wire  signed [11:0] grp_fu_1462_p1;
wire  signed [11:0] grp_fu_1476_p1;
wire  signed [11:0] mul_ln1192_1_fu_1482_p1;
wire   [5:0] r_V_37_fu_1487_p0;
wire  signed [11:0] mul_ln1192_7_fu_1493_p1;
wire  signed [11:0] mul_ln1192_8_fu_1498_p1;
wire  signed [29:0] sext_ln1192_12_fu_560_p1;
wire  signed [11:0] mul_ln1192_9_fu_1504_p1;
wire  signed [26:0] mul_ln1192_10_fu_1509_p0;
wire  signed [29:0] sext_ln1192_14_fu_569_p1;
wire  signed [11:0] mul_ln1192_10_fu_1509_p1;
wire  signed [26:0] mul_ln1192_11_fu_1514_p0;
wire  signed [11:0] mul_ln1192_11_fu_1514_p1;
wire  signed [12:0] grp_fu_1520_p0;
wire  signed [15:0] grp_fu_1520_p1;
wire  signed [11:0] grp_fu_1520_p2;
wire  signed [15:0] grp_fu_1526_p0;
wire  signed [11:0] grp_fu_1526_p2;
wire  signed [23:0] sext_ln1192_17_fu_587_p1;
wire  signed [11:0] grp_fu_1533_p1;
wire   [29:0] grp_fu_1533_p2;
wire  signed [11:0] grp_fu_1542_p2;
wire  signed [23:0] sext_ln1192_18_fu_607_p1;
wire  signed [11:0] grp_fu_1551_p2;
wire  signed [11:0] mul_ln1192_17_fu_1560_p1;
wire  signed [11:0] mul_ln1192_18_fu_1566_p1;
wire  signed [11:0] mul_ln1192_23_fu_1580_p1;
wire  signed [11:0] mul_ln1192_24_fu_1586_p1;
wire  signed [14:0] grp_fu_1592_p0;
wire  signed [11:0] grp_fu_1592_p2;
wire  signed [11:0] mul_ln1192_26_fu_1606_p1;
wire  signed [29:0] sext_ln1192_31_fu_723_p1;
wire  signed [11:0] mul_ln1192_27_fu_1612_p1;
wire  signed [11:0] grp_fu_1618_p2;
wire  signed [11:0] grp_fu_1626_p1;
wire  signed [11:0] mul_ln1192_3_fu_1639_p1;
wire  signed [14:0] grp_fu_1644_p0;
wire  signed [11:0] grp_fu_1644_p2;
wire   [7:0] mul_ln1192_19_fu_1650_p0;
wire  signed [11:0] mul_ln1192_19_fu_1650_p1;
wire  signed [11:0] grp_fu_1656_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to4;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 x_V_preg = 192'd0;
#0 x_V_ap_vld_preg = 1'b0;
end

myproject_mul_mul_12s_12s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_12s_12s_24_1_1_U1(
    .din0(r_V_fu_1344_p0),
    .din1(r_V_fu_1344_p1),
    .dout(r_V_fu_1344_p2)
);

myproject_mul_mul_14s_12s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_14s_12s_24_1_1_U2(
    .din0(r_V_1_fu_215_p3),
    .din1(mul_ln1193_1_fu_1350_p1),
    .dout(mul_ln1193_1_fu_1350_p2)
);

myproject_mul_mul_12s_12s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_12s_12s_24_1_1_U3(
    .din0(r_V_40_fu_1356_p0),
    .din1(r_V_40_fu_1356_p1),
    .dout(r_V_40_fu_1356_p2)
);

myproject_am_submul_12s_14s_12s_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 27 ))
myproject_am_submul_12s_14s_12s_27_1_1_U4(
    .din0(trunc_ln1117_fu_183_p1),
    .din1(r_V_1_fu_215_p3),
    .din2(p_Val2_5_fu_227_p4),
    .dout(grp_fu_1362_p3)
);

myproject_mul_mul_12s_12s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_12s_12s_24_1_1_U5(
    .din0(r_V_91_fu_1370_p0),
    .din1(r_V_91_fu_1370_p1),
    .dout(r_V_91_fu_1370_p2)
);

myproject_mac_mul_sub_24s_12s_30ns_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
myproject_mac_mul_sub_24s_12s_30ns_30_1_1_U6(
    .din0(r_V_reg_1692),
    .din1(tmp_1_reg_1669),
    .din2(grp_fu_1376_p2),
    .dout(grp_fu_1376_p3)
);

myproject_mul_mul_13s_12s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_13s_12s_24_1_1_U7(
    .din0(r_V_2_fu_292_p3),
    .din1(tmp_2_reg_1697),
    .dout(mul_ln1193_2_fu_1385_p2)
);

myproject_mul_mul_12s_12s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_12s_12s_24_1_1_U8(
    .din0(r_V_19_fu_1392_p0),
    .din1(r_V_19_fu_1392_p1),
    .dout(r_V_19_fu_1392_p2)
);

myproject_am_addmul_14s_12s_12s_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 27 ))
myproject_am_addmul_14s_12s_12s_27_1_1_U9(
    .din0(grp_fu_1396_p0),
    .din1(grp_fu_1396_p1),
    .din2(grp_fu_1396_p2),
    .dout(grp_fu_1396_p3)
);

myproject_mul_mul_24s_12s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 36 ))
myproject_mul_mul_24s_12s_36_1_1_U10(
    .din0(r_V_40_reg_1741),
    .din1(tmp_1_reg_1669),
    .dout(r_V_41_fu_1404_p2)
);

myproject_am_addmul_15s_12s_12s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 28 ))
myproject_am_addmul_15s_12s_12s_28_1_1_U11(
    .din0(grp_fu_1410_p0),
    .din1(grp_fu_1410_p1),
    .din2(p_Val2_5_reg_1714),
    .dout(grp_fu_1410_p3)
);

myproject_mul_mul_15s_12s_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 27 ))
myproject_mul_mul_15s_12s_27_1_1_U12(
    .din0(r_V_48_fu_393_p2),
    .din1(r_V_56_fu_1418_p1),
    .dout(r_V_56_fu_1418_p2)
);

myproject_mul_mul_15s_12s_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 27 ))
myproject_mul_mul_15s_12s_27_1_1_U13(
    .din0(r_V_89_fu_1423_p0),
    .din1(r_V_89_fu_1423_p1),
    .dout(r_V_89_fu_1423_p2)
);

myproject_mul_mul_14s_12s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_14s_12s_26_1_1_U14(
    .din0(r_V_65_fu_382_p3),
    .din1(tmp_5_reg_1755),
    .dout(r_V_66_fu_1430_p2)
);

myproject_mul_mul_6ns_12s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 18 ))
myproject_mul_mul_6ns_12s_18_1_1_U15(
    .din0(r_V_69_fu_1436_p0),
    .din1(tmp_5_reg_1755),
    .dout(r_V_69_fu_1436_p2)
);

myproject_mac_muladd_27s_12s_30ns_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
myproject_mac_muladd_27s_12s_30ns_30_1_1_U16(
    .din0(r_V_72_reg_1770),
    .din1(p_Val2_5_reg_1714),
    .din2(grp_fu_1442_p2),
    .dout(grp_fu_1442_p3)
);

myproject_mul_mul_15s_12s_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 27 ))
myproject_mul_mul_15s_12s_27_1_1_U17(
    .din0(r_V_74_fu_1450_p0),
    .din1(r_V_74_fu_1450_p1),
    .dout(r_V_74_fu_1450_p2)
);

myproject_am_addmul_16s_12s_12s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
myproject_am_addmul_16s_12s_12s_24_1_1_U18(
    .din0(shl_ln1118_8_fu_419_p3),
    .din1(grp_fu_1455_p1),
    .din2(grp_fu_1455_p2),
    .dout(grp_fu_1455_p3)
);

myproject_am_submul_14s_12s_12s_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 27 ))
myproject_am_submul_14s_12s_12s_27_1_1_U19(
    .din0(grp_fu_1462_p0),
    .din1(grp_fu_1462_p1),
    .din2(tmp_5_reg_1755),
    .dout(grp_fu_1462_p3)
);

myproject_mul_mul_13s_12s_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 25 ))
myproject_mul_mul_13s_12s_25_1_1_U20(
    .din0(r_V_70_fu_449_p3),
    .din1(tmp_5_reg_1755),
    .dout(r_V_84_fu_1470_p2)
);

myproject_mac_mulsub_24s_12s_30ns_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
myproject_mac_mulsub_24s_12s_30ns_30_1_1_U21(
    .din0(r_V_19_reg_1814),
    .din1(grp_fu_1476_p1),
    .din2(add_ln1193_1_reg_1809),
    .dout(grp_fu_1476_p3)
);

myproject_mul_mul_14s_12s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_14s_12s_24_1_1_U22(
    .din0(r_V_7_reg_1819),
    .din1(mul_ln1192_1_fu_1482_p1),
    .dout(mul_ln1192_1_fu_1482_p2)
);

myproject_mul_mul_6ns_12s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 18 ))
myproject_mul_mul_6ns_12s_18_1_1_U23(
    .din0(r_V_37_fu_1487_p0),
    .din1(tmp_1_reg_1669_pp0_iter1_reg),
    .dout(r_V_37_fu_1487_p2)
);

myproject_mul_mul_28s_12s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 30 ))
myproject_mul_mul_28s_12s_30_1_1_U24(
    .din0(r_V_47_reg_1835),
    .din1(mul_ln1192_7_fu_1493_p1),
    .dout(mul_ln1192_7_fu_1493_p2)
);

myproject_mul_mul_27s_12s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 30 ))
myproject_mul_mul_27s_12s_30_1_1_U25(
    .din0(r_V_56_reg_1850),
    .din1(mul_ln1192_8_fu_1498_p1),
    .dout(mul_ln1192_8_fu_1498_p2)
);

myproject_mul_mul_17s_12s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_17s_12s_24_1_1_U26(
    .din0(r_V_88_reg_1855),
    .din1(mul_ln1192_9_fu_1504_p1),
    .dout(mul_ln1192_9_fu_1504_p2)
);

myproject_mul_mul_27s_12s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 30 ))
myproject_mul_mul_27s_12s_30_1_1_U27(
    .din0(mul_ln1192_10_fu_1509_p0),
    .din1(mul_ln1192_10_fu_1509_p1),
    .dout(mul_ln1192_10_fu_1509_p2)
);

myproject_mul_mul_27s_12s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 30 ))
myproject_mul_mul_27s_12s_30_1_1_U28(
    .din0(mul_ln1192_11_fu_1514_p0),
    .din1(mul_ln1192_11_fu_1514_p1),
    .dout(mul_ln1192_11_fu_1514_p2)
);

myproject_am_addmul_13s_16s_12s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
myproject_am_addmul_13s_16s_12s_24_1_1_U29(
    .din0(grp_fu_1520_p0),
    .din1(grp_fu_1520_p1),
    .din2(grp_fu_1520_p2),
    .dout(grp_fu_1520_p3)
);

myproject_am_submul_16s_14s_12s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
myproject_am_submul_16s_14s_12s_24_1_1_U30(
    .din0(grp_fu_1526_p0),
    .din1(r_V_65_reg_1840),
    .din2(grp_fu_1526_p2),
    .dout(grp_fu_1526_p3)
);

myproject_mac_mul_sub_26s_12s_30ns_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 26 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
myproject_mac_mul_sub_26s_12s_30ns_30_1_1_U31(
    .din0(r_V_66_reg_1877),
    .din1(grp_fu_1533_p1),
    .din2(grp_fu_1533_p2),
    .dout(grp_fu_1533_p3)
);

myproject_am_submul_15s_13s_12s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
myproject_am_submul_15s_13s_12s_24_1_1_U32(
    .din0(shl_ln1118_1_fu_620_p3),
    .din1(r_V_8_fu_492_p3),
    .din2(grp_fu_1542_p2),
    .dout(grp_fu_1542_p3)
);

myproject_am_submul_15s_13s_12s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
myproject_am_submul_15s_13s_12s_24_1_1_U33(
    .din0(shl_ln1118_4_fu_503_p3),
    .din1(shl_ln1118_6_fu_514_p3),
    .din2(grp_fu_1551_p2),
    .dout(grp_fu_1551_p3)
);

myproject_mul_mul_18s_12s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_18s_12s_24_1_1_U34(
    .din0(r_V_69_reg_1887),
    .din1(mul_ln1192_17_fu_1560_p1),
    .dout(mul_ln1192_17_fu_1560_p2)
);

myproject_mul_mul_13s_12s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_13s_12s_24_1_1_U35(
    .din0(r_V_70_reg_1892),
    .din1(mul_ln1192_18_fu_1566_p1),
    .dout(mul_ln1192_18_fu_1566_p2)
);

myproject_mac_muladd_27s_12s_30s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
myproject_mac_muladd_27s_12s_30s_30_1_1_U36(
    .din0(r_V_74_reg_1903),
    .din1(tmp_2_reg_1697_pp0_iter1_reg),
    .din2(add_ln1192_14_reg_1898),
    .dout(grp_fu_1572_p3)
);

myproject_mul_mul_15s_12s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_15s_12s_24_1_1_U37(
    .din0(r_V_48_reg_1845),
    .din1(mul_ln1192_23_fu_1580_p1),
    .dout(mul_ln1192_23_fu_1580_p2)
);

myproject_mul_mul_15s_12s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_15s_12s_24_1_1_U38(
    .din0(r_V_60_reg_1860),
    .din1(mul_ln1192_24_fu_1586_p1),
    .dout(mul_ln1192_24_fu_1586_p2)
);

myproject_am_submul_15s_13s_12s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
myproject_am_submul_15s_13s_12s_24_1_1_U39(
    .din0(grp_fu_1592_p0),
    .din1(r_V_3_fu_572_p3),
    .din2(grp_fu_1592_p2),
    .dout(grp_fu_1592_p3)
);

myproject_mul_mul_13s_12s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_13s_12s_24_1_1_U40(
    .din0(r_V_3_fu_572_p3),
    .din1(tmp_5_reg_1755_pp0_iter1_reg),
    .dout(mul_ln1192_29_fu_1599_p2)
);

myproject_mul_mul_27s_12s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 30 ))
myproject_mul_mul_27s_12s_30_1_1_U41(
    .din0(r_V_82_reg_1923),
    .din1(mul_ln1192_26_fu_1606_p1),
    .dout(mul_ln1192_26_fu_1606_p2)
);

myproject_mul_mul_25s_12s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 30 ))
myproject_mul_mul_25s_12s_30_1_1_U42(
    .din0(r_V_84_reg_1928),
    .din1(mul_ln1192_27_fu_1612_p1),
    .dout(mul_ln1192_27_fu_1612_p2)
);

myproject_am_submul_16s_13s_12s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
myproject_am_submul_16s_13s_12s_24_1_1_U43(
    .din0(r_V_93_fu_712_p3),
    .din1(r_V_70_reg_1892),
    .din2(grp_fu_1618_p2),
    .dout(grp_fu_1618_p3)
);

myproject_mac_muladd_27s_12s_30s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
myproject_mac_muladd_27s_12s_30s_30_1_1_U44(
    .din0(r_V_24_reg_1824_pp0_iter2_reg),
    .din1(grp_fu_1626_p1),
    .din2(sub_ln1192_reg_1939),
    .dout(grp_fu_1626_p3)
);

myproject_mul_mul_13s_12s_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 25 ))
myproject_mul_mul_13s_12s_25_1_1_U45(
    .din0(r_V_8_reg_1949),
    .din1(tmp_2_reg_1697_pp0_iter2_reg),
    .dout(r_V_33_fu_1633_p2)
);

myproject_mul_mul_18s_12s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_18s_12s_24_1_1_U46(
    .din0(r_V_37_reg_1955),
    .din1(mul_ln1192_3_fu_1639_p1),
    .dout(mul_ln1192_3_fu_1639_p2)
);

myproject_am_addmul_15s_12s_12s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
myproject_am_addmul_15s_12s_12s_24_1_1_U47(
    .din0(grp_fu_1644_p0),
    .din1(tmp_2_reg_1697_pp0_iter2_reg),
    .din2(grp_fu_1644_p2),
    .dout(grp_fu_1644_p3)
);

myproject_mul_mul_8ns_12s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 18 ))
myproject_mul_mul_8ns_12s_18_1_1_U48(
    .din0(mul_ln1192_19_fu_1650_p0),
    .din1(mul_ln1192_19_fu_1650_p1),
    .dout(mul_ln1192_19_fu_1650_p2)
);

myproject_mac_mulsub_25s_12s_30ns_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
myproject_mac_mulsub_25s_12s_30ns_30_1_1_U49(
    .din0(r_V_33_reg_2075),
    .din1(grp_fu_1656_p1),
    .din2(add_ln1192_1_reg_2070),
    .dout(grp_fu_1656_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_ap_vld_preg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            x_V_ap_vld_preg <= 1'b0;
        end else if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_ap_vld_preg <= x_V_ap_vld;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_preg <= 192'd0;
    end else begin
        if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_preg <= x_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln1192_11_reg_2020 <= add_ln1192_11_fu_650_p2;
        add_ln1192_1_reg_2070 <= add_ln1192_1_fu_794_p2;
        add_ln1192_22_reg_2050[29 : 6] <= add_ln1192_22_fu_769_p2[29 : 6];
        add_ln1192_3_reg_2115 <= add_ln1192_3_fu_1309_p2;
        add_ln1192_5_reg_1970 <= add_ln1192_5_fu_540_p2;
        mul_ln1192_10_reg_1995 <= mul_ln1192_10_fu_1509_p2;
        mul_ln1192_11_reg_2000 <= mul_ln1192_11_fu_1514_p2;
        mul_ln1192_17_reg_2025 <= mul_ln1192_17_fu_1560_p2;
        mul_ln1192_18_reg_2030 <= mul_ln1192_18_fu_1566_p2;
        mul_ln1192_1_reg_1944 <= mul_ln1192_1_fu_1482_p2;
        mul_ln1192_24_reg_2040 <= mul_ln1192_24_fu_1586_p2;
        mul_ln1192_26_reg_2055 <= mul_ln1192_26_fu_1606_p2;
        mul_ln1192_27_reg_2060 <= mul_ln1192_27_fu_1612_p2;
        mul_ln1192_3_reg_2080 <= mul_ln1192_3_fu_1639_p2;
        mul_ln1192_6_reg_1975 <= mul_ln1192_6_fu_549_p2;
        mul_ln1192_7_reg_1980 <= mul_ln1192_7_fu_1493_p2;
        mul_ln1192_8_reg_1985 <= mul_ln1192_8_fu_1498_p2;
        mul_ln1192_9_reg_1990 <= mul_ln1192_9_fu_1504_p2;
        r_V_24_reg_1824_pp0_iter2_reg <= r_V_24_reg_1824;
        r_V_33_reg_2075 <= r_V_33_fu_1633_p2;
        r_V_37_reg_1955 <= r_V_37_fu_1487_p2;
        r_V_87_reg_2090[17 : 1] <= r_V_87_fu_825_p2[17 : 1];
        r_V_87_reg_2090_pp0_iter4_reg[17 : 1] <= r_V_87_reg_2090[17 : 1];
        r_V_8_reg_1949[12 : 1] <= r_V_8_fu_492_p3[12 : 1];
        r_V_90_reg_2015[17 : 3] <= r_V_90_fu_601_p2[17 : 3];
        sext_ln1118_18_reg_1960[15 : 3] <= sext_ln1118_18_fu_510_p1[15 : 3];
        sext_ln1192_21_reg_1882_pp0_iter2_reg <= sext_ln1192_21_reg_1882;
        sext_ln1192_2_reg_1933 <= sext_ln1192_2_fu_477_p1;
        sext_ln1192_2_reg_1933_pp0_iter3_reg <= sext_ln1192_2_reg_1933;
        sext_ln1192_3_reg_1792_pp0_iter2_reg <= sext_ln1192_3_reg_1792;
        shl_ln1118_6_reg_1965[12 : 1] <= shl_ln1118_6_fu_514_p3[12 : 1];
        sub_ln1192_14_reg_2035 <= sub_ln1192_14_fu_703_p2;
        tmp_1_reg_1669_pp0_iter2_reg <= tmp_1_reg_1669_pp0_iter1_reg;
        tmp_1_reg_1669_pp0_iter3_reg <= tmp_1_reg_1669_pp0_iter2_reg;
        tmp_2_reg_1697_pp0_iter2_reg <= tmp_2_reg_1697_pp0_iter1_reg;
        tmp_4_reg_1746_pp0_iter2_reg <= tmp_4_reg_1746_pp0_iter1_reg;
        tmp_5_reg_1755_pp0_iter2_reg <= tmp_5_reg_1755_pp0_iter1_reg;
        trunc_ln708_1_reg_2095 <= {{ret_V_1_fu_939_p2[35:24]}};
        trunc_ln708_1_reg_2095_pp0_iter4_reg <= trunc_ln708_1_reg_2095;
        trunc_ln708_2_reg_2100 <= {{ret_V_2_fu_993_p2[29:18]}};
        trunc_ln708_2_reg_2100_pp0_iter4_reg <= trunc_ln708_2_reg_2100;
        trunc_ln708_3_reg_2105 <= {{ret_V_3_fu_1151_p2[29:18]}};
        trunc_ln708_3_reg_2105_pp0_iter4_reg <= trunc_ln708_3_reg_2105;
        trunc_ln708_4_reg_2110 <= {{ret_V_4_fu_1254_p2[35:24]}};
        trunc_ln708_4_reg_2110_pp0_iter4_reg <= trunc_ln708_4_reg_2110;
        trunc_ln728_reg_1918_pp0_iter2_reg <= trunc_ln728_reg_1918;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln1192_14_reg_1898 <= grp_fu_1442_p3;
        mul_ln1192_22_reg_1908 <= grp_fu_1455_p3;
        r_V_24_reg_1824 <= grp_fu_1396_p3;
        r_V_47_reg_1835 <= grp_fu_1410_p3;
        r_V_82_reg_1923 <= grp_fu_1462_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln1193_1_reg_1809 <= add_ln1193_1_fu_356_p2;
        mul_ln1193_1_reg_1709 <= mul_ln1193_1_fu_1350_p2;
        p_Val2_5_reg_1714 <= {{x_V_in_sig[179:168]}};
        p_Val2_5_reg_1714_pp0_iter1_reg <= p_Val2_5_reg_1714;
        r_V_19_reg_1814 <= r_V_19_fu_1392_p2;
        r_V_40_reg_1741 <= r_V_40_fu_1356_p2;
        r_V_41_reg_1829 <= r_V_41_fu_1404_p2;
        r_V_48_reg_1845 <= r_V_48_fu_393_p2;
        r_V_56_reg_1850 <= r_V_56_fu_1418_p2;
        r_V_60_reg_1860 <= r_V_60_fu_409_p2;
        r_V_65_reg_1840[13 : 2] <= r_V_65_fu_382_p3[13 : 2];
        r_V_66_reg_1877 <= r_V_66_fu_1430_p2;
        r_V_69_reg_1887 <= r_V_69_fu_1436_p2;
        r_V_70_reg_1892[12 : 1] <= r_V_70_fu_449_p3[12 : 1];
        r_V_74_reg_1903 <= r_V_74_fu_1450_p2;
        r_V_7_reg_1819[13 : 2] <= r_V_7_fu_365_p3[13 : 2];
        r_V_84_reg_1928 <= r_V_84_fu_1470_p2;
        r_V_88_reg_1855 <= r_V_88_fu_403_p2;
        r_V_89_reg_1865 <= r_V_89_fu_1423_p2;
        r_V_91_reg_1775 <= r_V_91_fu_1370_p2;
        r_V_reg_1692 <= r_V_fu_1344_p2;
        sext_ln1116_3_reg_1729 <= sext_ln1116_3_fu_237_p1;
        sext_ln1116_5_reg_1735 <= sext_ln1116_5_fu_241_p1;
        sext_ln1116_5_reg_1735_pp0_iter1_reg <= sext_ln1116_5_reg_1735;
        sext_ln1118_1_reg_1787 <= sext_ln1118_1_fu_279_p1;
        sext_ln1118_26_reg_1870[16 : 4] <= sext_ln1118_26_fu_426_p1[16 : 4];
        sext_ln1118_9_reg_1804[15 : 3] <= sext_ln1118_9_fu_334_p1[15 : 3];
        sext_ln1192_1_reg_1780 <= sext_ln1192_1_fu_276_p1;
        sext_ln1192_21_reg_1882 <= sext_ln1192_21_fu_446_p1;
        sext_ln1192_3_reg_1792 <= sext_ln1192_3_fu_299_p1;
        sext_ln1192_reg_1684 <= sext_ln1192_fu_201_p1;
        sext_ln1192_reg_1684_pp0_iter1_reg <= sext_ln1192_reg_1684;
        shl_ln1_reg_1799[14 : 3] <= shl_ln1_fu_327_p3[14 : 3];
        tmp_1_reg_1669 <= {{x_V_in_sig[191:180]}};
        tmp_1_reg_1669_pp0_iter1_reg <= tmp_1_reg_1669;
        tmp_2_reg_1697 <= {{x_V_in_sig[35:24]}};
        tmp_2_reg_1697_pp0_iter1_reg <= tmp_2_reg_1697;
        tmp_4_reg_1746 <= {{x_V_in_sig[59:48]}};
        tmp_4_reg_1746_pp0_iter1_reg <= tmp_4_reg_1746;
        tmp_5_reg_1755 <= {{x_V_in_sig[47:36]}};
        tmp_5_reg_1755_pp0_iter1_reg <= tmp_5_reg_1755;
        trunc_ln1117_reg_1663 <= trunc_ln1117_fu_183_p1;
        trunc_ln1117_reg_1663_pp0_iter1_reg <= trunc_ln1117_reg_1663;
        trunc_ln1192_reg_1913 <= trunc_ln1192_fu_470_p1;
        trunc_ln728_reg_1918 <= trunc_ln728_fu_473_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        mul_ln1192_12_reg_2005 <= grp_fu_1520_p3;
        mul_ln1192_13_reg_2010 <= grp_fu_1526_p3;
        mul_ln1192_25_reg_2045 <= grp_fu_1592_p3;
        mul_ln1192_28_reg_2065 <= grp_fu_1618_p3;
        sub_ln1192_reg_1939 <= grp_fu_1476_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        mul_ln1192_4_reg_2085 <= grp_fu_1644_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        r_V_72_reg_1770 <= grp_fu_1362_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to4 = 1'b1;
    end else begin
        ap_idle_pp0_0to4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to4 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_ap_vld_in_sig = x_V_ap_vld;
    end else begin
        x_V_ap_vld_in_sig = x_V_ap_vld_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_V_blk_n = x_V_ap_vld;
    end else begin
        x_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_in_sig = x_V;
    end else begin
        x_V_in_sig = x_V_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_0_V_ap_vld = 1'b1;
    end else begin
        y_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_1_V_ap_vld = 1'b1;
    end else begin
        y_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_2_V_ap_vld = 1'b1;
    end else begin
        y_2_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_3_V_ap_vld = 1'b1;
    end else begin
        y_3_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_4_V_ap_vld = 1'b1;
    end else begin
        y_4_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1192_11_fu_650_p2 = (shl_ln1192_10_fu_643_p3 + sub_ln1192_10_fu_638_p2);

assign add_ln1192_12_fu_987_p2 = (shl_ln1192_13_fu_980_p3 + sub_ln1192_12_fu_974_p2);

assign add_ln1192_16_fu_687_p2 = (shl_ln1192_15_fu_680_p3 + sub_ln1192_13_fu_675_p2);

assign add_ln1192_17_fu_1016_p2 = (shl_ln1192_17_fu_1009_p3 + sub_ln1192_14_reg_2035);

assign add_ln1192_18_fu_1028_p2 = (shl_ln1192_18_fu_1021_p3 + add_ln1192_17_fu_1016_p2);

assign add_ln1192_19_fu_1045_p2 = ($signed(sext_ln1192_26_fu_1041_p1) + $signed(add_ln1192_18_fu_1028_p2));

assign add_ln1192_1_fu_794_p2 = ($signed(shl_ln2_fu_787_p3) + $signed(grp_fu_1626_p3));

assign add_ln1192_20_fu_1090_p2 = ($signed(sext_ln1192_28_fu_1086_p1) + $signed(sub_ln1192_15_fu_1073_p2));

assign add_ln1192_22_fu_769_p2 = ($signed(sub_ln1192_19_fu_746_p2) + $signed(sext_ln1192_32_fu_765_p1));

assign add_ln1192_23_fu_1181_p2 = (shl_ln1192_21_fu_1174_p3 + shl_ln1192_20_fu_1167_p3);

assign add_ln1192_24_fu_1218_p2 = (shl_ln1192_22_fu_1211_p3 + sub_ln1192_20_fu_1205_p2);

assign add_ln1192_2_fu_1296_p2 = ($signed(sext_ln1192_7_fu_1292_p1) + $signed(sub_ln1192_2_fu_1280_p2));

assign add_ln1192_3_fu_1309_p2 = (shl_ln1192_2_fu_1302_p3 + add_ln1192_2_fu_1296_p2);

assign add_ln1192_5_fu_540_p2 = ($signed(sext_ln1192_9_fu_532_p1) + $signed(mul_ln1192_5_fu_536_p2));

assign add_ln1192_6_fu_855_p2 = (shl_ln1192_4_fu_848_p3 + sub_ln1192_5_fu_842_p2);

assign add_ln1192_7_fu_868_p2 = (shl_ln1192_5_fu_861_p3 + add_ln1192_6_fu_855_p2);

assign add_ln1192_8_fu_894_p2 = (shl_ln1192_7_fu_887_p3 + sub_ln1192_6_fu_881_p2);

assign add_ln1192_9_fu_907_p2 = (shl_ln1192_8_fu_900_p3 + add_ln1192_8_fu_894_p2);

assign add_ln1193_1_fu_356_p2 = ($signed(sext_ln1193_1_fu_352_p1) + $signed(add_ln1193_fu_313_p2));

assign add_ln1193_fu_313_p2 = ($signed(shl_ln1193_1_fu_306_p3) + $signed(grp_fu_1376_p3));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign grp_fu_1376_p2 = {{mul_ln1193_1_reg_1709}, {6'd0}};

assign grp_fu_1396_p0 = sext_ln1118_13_fu_372_p1;

assign grp_fu_1396_p1 = sext_ln1118_11_fu_362_p1;

assign grp_fu_1396_p2 = sext_ln1118_fu_273_p1;

assign grp_fu_1410_p0 = sext_ln1118_9_fu_334_p1;

assign grp_fu_1410_p1 = sext_ln1118_6_fu_321_p1;

assign grp_fu_1442_p2 = {{r_V_91_reg_1775}, {6'd0}};

assign grp_fu_1455_p1 = sext_ln1118_5_fu_318_p1;

assign grp_fu_1455_p2 = sext_ln1116_5_reg_1735;

assign grp_fu_1462_p0 = sext_ln1118_13_fu_372_p1;

assign grp_fu_1462_p1 = sext_ln1118_11_fu_362_p1;

assign grp_fu_1476_p1 = sext_ln1192_1_reg_1780;

assign grp_fu_1520_p0 = sext_ln1118_27_fu_579_p1;

assign grp_fu_1520_p1 = sext_ln1118_26_reg_1870;

assign grp_fu_1520_p2 = sext_ln1192_reg_1684_pp0_iter1_reg;

assign grp_fu_1526_p0 = sext_ln1118_26_reg_1870;

assign grp_fu_1526_p2 = sext_ln1192_17_fu_587_p1;

assign grp_fu_1533_p1 = sext_ln1192_12_fu_560_p1;

assign grp_fu_1533_p2 = {{p_Val2_5_reg_1714_pp0_iter1_reg}, {18'd0}};

assign grp_fu_1542_p2 = sext_ln1192_18_fu_607_p1;

assign grp_fu_1551_p2 = sext_ln1192_18_fu_607_p1;

assign grp_fu_1592_p0 = sext_ln1118_9_reg_1804;

assign grp_fu_1592_p2 = sext_ln1192_17_fu_587_p1;

assign grp_fu_1618_p2 = sext_ln1192_18_fu_607_p1;

assign grp_fu_1626_p1 = sext_ln1192_2_reg_1933;

assign grp_fu_1644_p0 = sext_ln1118_18_reg_1960;

assign grp_fu_1644_p2 = sext_ln1192_3_reg_1792_pp0_iter2_reg;

assign grp_fu_1656_p1 = sext_ln1192_2_reg_1933_pp0_iter3_reg;

assign lhs_V_fu_525_p3 = {{trunc_ln1117_reg_1663_pp0_iter1_reg}, {18'd0}};

assign mul_ln1192_10_fu_1509_p0 = sext_ln1192_14_fu_569_p1;

assign mul_ln1192_10_fu_1509_p1 = sext_ln1192_1_reg_1780;

assign mul_ln1192_11_fu_1514_p0 = sext_ln1192_14_fu_569_p1;

assign mul_ln1192_11_fu_1514_p1 = sext_ln1192_12_fu_560_p1;

assign mul_ln1192_17_fu_1560_p1 = sext_ln1192_18_fu_607_p1;

assign mul_ln1192_18_fu_1566_p1 = sext_ln1192_17_fu_587_p1;

assign mul_ln1192_19_fu_1650_p0 = 18'd117;

assign mul_ln1192_19_fu_1650_p1 = sext_ln1192_21_reg_1882_pp0_iter2_reg;

assign mul_ln1192_1_fu_1482_p1 = sext_ln1192_reg_1684_pp0_iter1_reg;

assign mul_ln1192_23_fu_1580_p1 = sext_ln1192_3_reg_1792;

assign mul_ln1192_24_fu_1586_p1 = sext_ln1192_18_fu_607_p1;

assign mul_ln1192_26_fu_1606_p1 = sext_ln1192_31_fu_723_p1;

assign mul_ln1192_27_fu_1612_p1 = sext_ln1192_31_fu_723_p1;

assign mul_ln1192_3_fu_1639_p1 = sext_ln1192_3_reg_1792_pp0_iter2_reg;

assign mul_ln1192_5_fu_536_p1 = sext_ln1118_1_reg_1787;

assign mul_ln1192_5_fu_536_p2 = ($signed(r_V_41_reg_1829) * $signed(mul_ln1192_5_fu_536_p1));

assign mul_ln1192_6_fu_549_p1 = tmp_4_reg_1746_pp0_iter1_reg;

assign mul_ln1192_6_fu_549_p2 = ($signed(r_V_41_reg_1829) * $signed(mul_ln1192_6_fu_549_p1));

assign mul_ln1192_7_fu_1493_p1 = sext_ln1192_1_reg_1780;

assign mul_ln1192_8_fu_1498_p1 = sext_ln1192_12_fu_560_p1;

assign mul_ln1192_9_fu_1504_p1 = sext_ln1116_5_reg_1735_pp0_iter1_reg;

assign mul_ln1193_1_fu_1350_p1 = sext_ln1192_fu_201_p1;

assign p_Val2_5_fu_227_p4 = {{x_V_in_sig[179:168]}};

assign r_V_19_fu_1392_p0 = sext_ln1192_reg_1684;

assign r_V_19_fu_1392_p1 = sext_ln1192_reg_1684;

assign r_V_1_fu_215_p3 = {{trunc_ln1117_fu_183_p1}, {2'd0}};

assign r_V_2_fu_292_p3 = {{trunc_ln1117_reg_1663}, {1'd0}};

assign r_V_37_fu_1487_p0 = 18'd21;

assign r_V_3_fu_572_p3 = {{p_Val2_5_reg_1714_pp0_iter1_reg}, {1'd0}};

assign r_V_40_fu_1356_p0 = sext_ln1116_5_fu_241_p1;

assign r_V_40_fu_1356_p1 = sext_ln1116_5_fu_241_p1;

assign r_V_48_fu_393_p2 = ($signed(sext_ln1118_24_fu_389_p1) + $signed(sext_ln1118_7_fu_324_p1));

assign r_V_56_fu_1418_p1 = sext_ln1116_3_reg_1729;

assign r_V_60_fu_409_p2 = ($signed(sext_ln1118_24_fu_389_p1) - $signed(sext_ln1118_7_fu_324_p1));

assign r_V_65_fu_382_p3 = {{p_Val2_5_reg_1714}, {2'd0}};

assign r_V_69_fu_1436_p0 = 18'd23;

assign r_V_70_fu_449_p3 = {{tmp_5_reg_1755}, {1'd0}};

assign r_V_74_fu_1450_p0 = sext_ln1116_8_fu_415_p1;

assign r_V_74_fu_1450_p1 = sext_ln1116_3_reg_1729;

assign r_V_7_fu_365_p3 = {{tmp_1_reg_1669}, {2'd0}};

assign r_V_86_fu_338_p2 = ($signed(sext_ln1118_9_fu_334_p1) - $signed(sext_ln1118_6_fu_321_p1));

assign r_V_87_fu_825_p2 = ($signed(sext_ln1118_20_fu_822_p1) + $signed(sext_ln1118_19_fu_818_p1));

assign r_V_88_fu_403_p1 = sext_ln1118_5_fu_318_p1;

assign r_V_88_fu_403_p2 = ($signed({{1'b0}, {17'd11}}) * $signed(r_V_88_fu_403_p1));

assign r_V_89_fu_1423_p0 = sext_ln1116_8_fu_415_p1;

assign r_V_89_fu_1423_p1 = sext_ln1118_fu_273_p1;

assign r_V_8_fu_492_p3 = {{tmp_1_reg_1669_pp0_iter1_reg}, {1'd0}};

assign r_V_90_fu_601_p2 = ($signed(sext_ln1118_29_fu_597_p1) - $signed(sext_ln1118_8_fu_480_p1));

assign r_V_91_fu_1370_p0 = sext_ln1116_5_fu_241_p1;

assign r_V_91_fu_1370_p1 = sext_ln1116_fu_187_p1;

assign r_V_92_fu_1051_p3 = {{tmp_1_reg_1669_pp0_iter2_reg}, {4'd0}};

assign r_V_93_fu_712_p3 = {{tmp_5_reg_1755_pp0_iter1_reg}, {4'd0}};

assign r_V_94_fu_1127_p2 = ($signed(sext_ln1118_46_fu_1123_p1) - $signed(sext_ln1118_45_fu_1113_p1));

assign r_V_95_fu_752_p2 = ($signed(sext_ln1118_26_reg_1870) - $signed(sext_ln1118_27_fu_579_p1));

assign r_V_96_fu_1187_p2 = ($signed(sext_ln1118_43_fu_1058_p1) - $signed(sext_ln1118_15_fu_799_p1));

assign r_V_fu_1344_p0 = sext_ln1192_fu_201_p1;

assign r_V_fu_1344_p1 = sext_ln1116_fu_187_p1;

assign ret_V_1_fu_939_p2 = ($signed(36'd67863838720) + $signed(sub_ln1192_8_fu_933_p2));

assign ret_V_2_fu_993_p2 = ($signed(30'd1068761088) + $signed(add_ln1192_12_fu_987_p2));

assign ret_V_3_fu_1151_p2 = ($signed(30'd1066139648) + $signed(sub_ln1192_17_fu_1145_p2));

assign ret_V_4_fu_1254_p2 = ($signed(36'd68283269120) + $signed(sub_ln1192_22_fu_1248_p2));

assign ret_V_fu_1327_p2 = ($signed(30'd1062469632) + $signed(sub_ln1192_3_fu_1322_p2));

assign rhs_V_10_fu_1133_p3 = {{r_V_94_fu_1127_p2}, {12'd0}};

assign rhs_V_11_fu_757_p3 = {{r_V_95_fu_752_p2}, {12'd0}};

assign rhs_V_12_fu_1193_p3 = {{r_V_96_fu_1187_p2}, {18'd0}};

assign rhs_V_13_fu_1237_p3 = {{tmp_5_reg_1755_pp0_iter2_reg}, {18'd0}};

assign rhs_V_1_fu_1285_p3 = {{tmp_1_reg_1669_pp0_iter3_reg}, {17'd0}};

assign rhs_V_2_fu_1315_p3 = {{r_V_87_reg_2090_pp0_iter4_reg}, {12'd0}};

assign rhs_V_3_fu_926_p3 = {{r_V_90_reg_2015}, {18'd0}};

assign rhs_V_6_fu_1034_p3 = {{trunc_ln728_reg_1918_pp0_iter2_reg}, {12'd0}};

assign rhs_V_7_fu_1062_p3 = {{tmp_1_reg_1669_pp0_iter2_reg}, {16'd0}};

assign rhs_V_8_fu_1079_p3 = {{tmp_2_reg_1697_pp0_iter2_reg}, {12'd0}};

assign rhs_V_9_fu_1096_p3 = {{tmp_5_reg_1755_pp0_iter2_reg}, {16'd0}};

assign rhs_V_fu_344_p3 = {{r_V_86_fu_338_p2}, {12'd0}};

assign sext_ln1116_3_fu_237_p1 = p_Val2_5_fu_227_p4;

assign sext_ln1116_5_fu_241_p1 = p_Val2_5_fu_227_p4;

assign sext_ln1116_8_fu_415_p1 = r_V_60_fu_409_p2;

assign sext_ln1116_fu_187_p1 = trunc_ln1117_fu_183_p1;

assign sext_ln1118_11_fu_362_p1 = tmp_1_reg_1669;

assign sext_ln1118_13_fu_372_p1 = r_V_7_fu_365_p3;

assign sext_ln1118_15_fu_799_p1 = r_V_8_reg_1949;

assign sext_ln1118_18_fu_510_p1 = shl_ln1118_4_fu_503_p3;

assign sext_ln1118_19_fu_818_p1 = $signed(shl_ln1118_5_fu_811_p3);

assign sext_ln1118_1_fu_279_p1 = tmp_1_reg_1669;

assign sext_ln1118_20_fu_822_p1 = shl_ln1118_6_reg_1965;

assign sext_ln1118_24_fu_389_p1 = r_V_65_fu_382_p3;

assign sext_ln1118_26_fu_426_p1 = shl_ln1118_8_fu_419_p3;

assign sext_ln1118_27_fu_579_p1 = r_V_3_fu_572_p3;

assign sext_ln1118_29_fu_597_p1 = $signed(shl_ln1118_s_fu_590_p3);

assign sext_ln1118_43_fu_1058_p1 = $signed(r_V_92_fu_1051_p3);

assign sext_ln1118_45_fu_1113_p1 = tmp_4_reg_1746_pp0_iter2_reg;

assign sext_ln1118_46_fu_1123_p1 = $signed(shl_ln1118_2_fu_1116_p3);

assign sext_ln1118_5_fu_318_p1 = p_Val2_5_reg_1714;

assign sext_ln1118_6_fu_321_p1 = p_Val2_5_reg_1714;

assign sext_ln1118_7_fu_324_p1 = p_Val2_5_reg_1714;

assign sext_ln1118_8_fu_480_p1 = shl_ln1_reg_1799;

assign sext_ln1118_9_fu_334_p1 = shl_ln1_fu_327_p3;

assign sext_ln1118_fu_273_p1 = tmp_1_reg_1669;

assign sext_ln1192_12_fu_560_p1 = tmp_4_reg_1746_pp0_iter1_reg;

assign sext_ln1192_14_fu_569_p1 = r_V_89_reg_1865;

assign sext_ln1192_17_fu_587_p1 = tmp_4_reg_1746_pp0_iter1_reg;

assign sext_ln1192_18_fu_607_p1 = tmp_5_reg_1755_pp0_iter1_reg;

assign sext_ln1192_1_fu_276_p1 = tmp_1_reg_1669;

assign sext_ln1192_21_fu_446_p1 = tmp_5_reg_1755;

assign sext_ln1192_26_fu_1041_p1 = $signed(rhs_V_6_fu_1034_p3);

assign sext_ln1192_27_fu_1069_p1 = $signed(rhs_V_7_fu_1062_p3);

assign sext_ln1192_28_fu_1086_p1 = $signed(rhs_V_8_fu_1079_p3);

assign sext_ln1192_29_fu_1103_p1 = $signed(rhs_V_9_fu_1096_p3);

assign sext_ln1192_2_fu_477_p1 = tmp_2_reg_1697_pp0_iter1_reg;

assign sext_ln1192_30_fu_1141_p1 = $signed(rhs_V_10_fu_1133_p3);

assign sext_ln1192_31_fu_723_p1 = tmp_5_reg_1755_pp0_iter1_reg;

assign sext_ln1192_32_fu_765_p1 = $signed(rhs_V_11_fu_757_p3);

assign sext_ln1192_34_fu_1201_p1 = $signed(rhs_V_12_fu_1193_p3);

assign sext_ln1192_37_fu_1244_p1 = $signed(rhs_V_13_fu_1237_p3);

assign sext_ln1192_3_fu_299_p1 = tmp_2_reg_1697;

assign sext_ln1192_7_fu_1292_p1 = $signed(rhs_V_1_fu_1285_p3);

assign sext_ln1192_9_fu_532_p1 = $signed(lhs_V_fu_525_p3);

assign sext_ln1192_fu_201_p1 = tmp_1_fu_191_p4;

assign sext_ln1193_1_fu_352_p1 = $signed(rhs_V_fu_344_p3);

assign shl_ln1118_1_fu_620_p3 = {{tmp_1_reg_1669_pp0_iter1_reg}, {3'd0}};

assign shl_ln1118_2_fu_1116_p3 = {{tmp_4_reg_1746_pp0_iter2_reg}, {2'd0}};

assign shl_ln1118_4_fu_503_p3 = {{tmp_2_reg_1697_pp0_iter1_reg}, {3'd0}};

assign shl_ln1118_5_fu_811_p3 = {{tmp_2_reg_1697_pp0_iter2_reg}, {5'd0}};

assign shl_ln1118_6_fu_514_p3 = {{tmp_2_reg_1697_pp0_iter1_reg}, {1'd0}};

assign shl_ln1118_8_fu_419_p3 = {{p_Val2_5_reg_1714}, {4'd0}};

assign shl_ln1118_s_fu_590_p3 = {{p_Val2_5_reg_1714_pp0_iter1_reg}, {5'd0}};

assign shl_ln1192_10_fu_643_p3 = {{grp_fu_1551_p3}, {6'd0}};

assign shl_ln1192_11_fu_955_p3 = {{mul_ln1192_17_reg_2025}, {6'd0}};

assign shl_ln1192_12_fu_967_p3 = {{mul_ln1192_18_reg_2030}, {6'd0}};

assign shl_ln1192_13_fu_980_p3 = {{mul_ln1192_19_fu_1650_p2}, {12'd0}};

assign shl_ln1192_14_fu_668_p3 = {{mul_ln1192_22_reg_1908}, {6'd0}};

assign shl_ln1192_15_fu_680_p3 = {{trunc_ln1192_reg_1913}, {6'd0}};

assign shl_ln1192_16_fu_696_p3 = {{mul_ln1192_23_fu_1580_p2}, {6'd0}};

assign shl_ln1192_17_fu_1009_p3 = {{mul_ln1192_24_reg_2040}, {6'd0}};

assign shl_ln1192_18_fu_1021_p3 = {{mul_ln1192_25_reg_2045}, {6'd0}};

assign shl_ln1192_19_fu_739_p3 = {{mul_ln1192_29_fu_1599_p2}, {6'd0}};

assign shl_ln1192_1_fu_1273_p3 = {{mul_ln1192_3_reg_2080}, {6'd0}};

assign shl_ln1192_20_fu_1167_p3 = {{add_ln1192_22_reg_2050}, {6'd0}};

assign shl_ln1192_21_fu_1174_p3 = {{mul_ln1192_26_reg_2055}, {6'd0}};

assign shl_ln1192_22_fu_1211_p3 = {{mul_ln1192_27_reg_2060}, {6'd0}};

assign shl_ln1192_23_fu_1224_p3 = {{mul_ln1192_28_reg_2065}, {12'd0}};

assign shl_ln1192_2_fu_1302_p3 = {{mul_ln1192_4_reg_2085}, {6'd0}};

assign shl_ln1192_3_fu_835_p3 = {{mul_ln1192_7_reg_1980}, {6'd0}};

assign shl_ln1192_4_fu_848_p3 = {{mul_ln1192_8_reg_1985}, {6'd0}};

assign shl_ln1192_5_fu_861_p3 = {{mul_ln1192_9_reg_1990}, {12'd0}};

assign shl_ln1192_6_fu_874_p3 = {{mul_ln1192_10_reg_1995}, {6'd0}};

assign shl_ln1192_7_fu_887_p3 = {{mul_ln1192_11_reg_2000}, {6'd0}};

assign shl_ln1192_8_fu_900_p3 = {{mul_ln1192_12_reg_2005}, {12'd0}};

assign shl_ln1192_9_fu_913_p3 = {{mul_ln1192_13_reg_2010}, {12'd0}};

assign shl_ln1192_s_fu_631_p3 = {{grp_fu_1542_p3}, {6'd0}};

assign shl_ln1193_1_fu_306_p3 = {{mul_ln1193_2_fu_1385_p2}, {6'd0}};

assign shl_ln1_fu_327_p3 = {{p_Val2_5_reg_1714}, {3'd0}};

assign shl_ln2_fu_787_p3 = {{mul_ln1192_1_reg_1944}, {6'd0}};

assign sub_ln1192_10_fu_638_p2 = ($signed(grp_fu_1533_p3) - $signed(shl_ln1192_s_fu_631_p3));

assign sub_ln1192_11_fu_962_p2 = (add_ln1192_11_reg_2020 - shl_ln1192_11_fu_955_p3);

assign sub_ln1192_12_fu_974_p2 = (sub_ln1192_11_fu_962_p2 - shl_ln1192_12_fu_967_p3);

assign sub_ln1192_13_fu_675_p2 = ($signed(grp_fu_1572_p3) - $signed(shl_ln1192_14_fu_668_p3));

assign sub_ln1192_14_fu_703_p2 = (add_ln1192_16_fu_687_p2 - shl_ln1192_16_fu_696_p3);

assign sub_ln1192_15_fu_1073_p2 = ($signed(add_ln1192_19_fu_1045_p2) - $signed(sext_ln1192_27_fu_1069_p1));

assign sub_ln1192_16_fu_1107_p2 = ($signed(add_ln1192_20_fu_1090_p2) - $signed(sext_ln1192_29_fu_1103_p1));

assign sub_ln1192_17_fu_1145_p2 = ($signed(sub_ln1192_16_fu_1107_p2) - $signed(sext_ln1192_30_fu_1141_p1));

assign sub_ln1192_18_fu_726_p2 = (30'd0 - shl_ln1192_15_fu_680_p3);

assign sub_ln1192_19_fu_746_p2 = (sub_ln1192_18_fu_726_p2 - shl_ln1192_19_fu_739_p3);

assign sub_ln1192_20_fu_1205_p2 = ($signed(add_ln1192_23_fu_1181_p2) - $signed(sext_ln1192_34_fu_1201_p1));

assign sub_ln1192_21_fu_1231_p2 = (add_ln1192_24_fu_1218_p2 - shl_ln1192_23_fu_1224_p3);

assign sub_ln1192_22_fu_1248_p2 = ($signed(sub_ln1192_21_fu_1231_p2) - $signed(sext_ln1192_37_fu_1244_p1));

assign sub_ln1192_2_fu_1280_p2 = ($signed(grp_fu_1656_p3) - $signed(shl_ln1192_1_fu_1273_p3));

assign sub_ln1192_3_fu_1322_p2 = (add_ln1192_3_reg_2115 - rhs_V_2_fu_1315_p3);

assign sub_ln1192_4_fu_831_p2 = (add_ln1192_5_reg_1970 - mul_ln1192_6_reg_1975);

assign sub_ln1192_5_fu_842_p2 = (sub_ln1192_4_fu_831_p2 - shl_ln1192_3_fu_835_p3);

assign sub_ln1192_6_fu_881_p2 = (add_ln1192_7_fu_868_p2 - shl_ln1192_6_fu_874_p3);

assign sub_ln1192_7_fu_920_p2 = (add_ln1192_9_fu_907_p2 - shl_ln1192_9_fu_913_p3);

assign sub_ln1192_8_fu_933_p2 = (sub_ln1192_7_fu_920_p2 - rhs_V_3_fu_926_p3);

assign tmp_1_fu_191_p4 = {{x_V_in_sig[191:180]}};

assign trunc_ln1117_fu_183_p1 = x_V_in_sig[11:0];

assign trunc_ln1192_fu_470_p1 = r_V_89_fu_1423_p2[23:0];

assign trunc_ln728_fu_473_p1 = r_V_88_fu_403_p2[15:0];

assign y_0_V = {{ret_V_fu_1327_p2[29:18]}};

assign y_1_V = trunc_ln708_1_reg_2095_pp0_iter4_reg;

assign y_2_V = trunc_ln708_2_reg_2100_pp0_iter4_reg;

assign y_3_V = trunc_ln708_3_reg_2105_pp0_iter4_reg;

assign y_4_V = trunc_ln708_4_reg_2110_pp0_iter4_reg;

always @ (posedge ap_clk) begin
    shl_ln1_reg_1799[2:0] <= 3'b000;
    sext_ln1118_9_reg_1804[2:0] <= 3'b000;
    r_V_7_reg_1819[1:0] <= 2'b00;
    r_V_65_reg_1840[1:0] <= 2'b00;
    sext_ln1118_26_reg_1870[3:0] <= 4'b0000;
    r_V_70_reg_1892[0] <= 1'b0;
    r_V_8_reg_1949[0] <= 1'b0;
    sext_ln1118_18_reg_1960[2:0] <= 3'b000;
    shl_ln1118_6_reg_1965[0] <= 1'b0;
    r_V_90_reg_2015[2:0] <= 3'b000;
    add_ln1192_22_reg_2050[5:0] <= 6'b000000;
    r_V_87_reg_2090[0] <= 1'b0;
    r_V_87_reg_2090_pp0_iter4_reg[0] <= 1'b0;
end

endmodule //myproject
