// Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition"

// DATE "06/28/2017 13:14:47"

// 
// Device: Altera EPM570T100C5 Package TQFP100
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	BusC,
	clk,
	rst_n,
	rs232_rx,
	BusA,
	BusB,
	BusD,
	BusE,
	led);
output 	[48:48] BusC;
input 	clk;
input 	rst_n;
input 	rs232_rx;
output 	[3:2] BusA;
output 	[17:17] BusB;
output 	[64:64] BusD;
output 	[91:77] BusE;
output 	led;

// Design Ports Information
// led	=>  Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusE[78]	=>  Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusE[79]	=>  Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusE[80]	=>  Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusE[82]	=>  Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusE[84]	=>  Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusE[86]	=>  Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusE[88]	=>  Location: PIN_66,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusE[89]	=>  Location: PIN_84,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusE[90]	=>  Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[2]	=>  Location: PIN_2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[3]	=>  Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusB[17]	=>  Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusC[48]	=>  Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusD[64]	=>  Location: PIN_64,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusE[77]	=>  Location: PIN_77,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusE[81]	=>  Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusE[83]	=>  Location: PIN_83,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusE[85]	=>  Location: PIN_85,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusE[87]	=>  Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusE[91]	=>  Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// clk	=>  Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rst_n	=>  Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rs232_rx	=>  Location: PIN_6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("top_v.sdo");
// synopsys translate_on

wire \I2C_MASTER_instance|I2C_wr_instance|Add0~35 ;
wire \I2C_MASTER_instance|I2C_wr_instance|Add1~35 ;
wire \BusA[2]~0 ;
wire \BusA[3]~1 ;
wire \BusC[48]~0 ;
wire \BusE[83]~11 ;
wire \BusE[85]~12 ;
wire \BusE[91]~14 ;
wire \clk~combout ;
wire \rst_n~combout ;
wire \speed_select|cnt_rx[0]~21 ;
wire \speed_select|cnt_rx[1]~23 ;
wire \speed_select|cnt_rx[1]~23COUT1_37 ;
wire \speed_select|cnt_rx[2]~25 ;
wire \speed_select|cnt_rx[2]~25COUT1_39 ;
wire \speed_select|cnt_rx[3]~17 ;
wire \speed_select|cnt_rx[3]~17COUT1_41 ;
wire \speed_select|cnt_rx[4]~19 ;
wire \speed_select|cnt_rx[4]~19COUT1_43 ;
wire \speed_select|cnt_rx[5]~13 ;
wire \speed_select|cnt_rx[6]~11 ;
wire \speed_select|cnt_rx[6]~11COUT1_45 ;
wire \speed_select|LessThan0~0_combout ;
wire \speed_select|LessThan0~1_combout ;
wire \speed_select|cnt_rx[7]~15 ;
wire \speed_select|cnt_rx[7]~15COUT1_47 ;
wire \speed_select|cnt_rx[8]~9 ;
wire \speed_select|cnt_rx[8]~9COUT1_49 ;
wire \speed_select|cnt_rx[9]~1 ;
wire \speed_select|cnt_rx[9]~1COUT1_51 ;
wire \speed_select|cnt_rx[10]~5 ;
wire \speed_select|cnt_rx[11]~7 ;
wire \speed_select|cnt_rx[11]~7COUT1_53 ;
wire \rs232_rx~combout ;
wire \my_uart_rx|rx_data_reg[7]~0_combout ;
wire \my_uart_rx|rx_complete_reg~1_combout ;
wire \my_uart_rx|rx_complete_reg~regout ;
wire \my_uart_rx|rx_enable_reg~0_combout ;
wire \my_uart_rx|rx_enable_reg~regout ;
wire \speed_select|always2~0_combout ;
wire \speed_select|always2~1_combout ;
wire \speed_select|always1~0_combout ;
wire \speed_select|always2~2_combout ;
wire \speed_select|always2~3_combout ;
wire \speed_select|always2~4_combout ;
wire \speed_select|buad_clk_rx_reg~regout ;
wire \my_uart_rx|rx_data_temp[1]~4_combout ;
wire \my_uart_rx|rx_data_temp[0]~6_combout ;
wire \my_uart_rx|rx_data_reg[7]~1_combout ;
wire \my_uart_rx|Mux7~3_combout ;
wire \my_uart_rx|Mux7~2_combout ;
wire \my_uart_rx|Mux8~0_combout ;
wire \my_uart_rx|rx_data_temp[7]~0_combout ;
wire \my_uart_rx|rx_data_temp[7]~1_combout ;
wire \my_uart_rx|Mux5~0_combout ;
wire \Equal0~0 ;
wire \Equal0~1 ;
wire \my_uart_rx|Mux6~2_combout ;
wire \my_uart_rx|Mux2~0_combout ;
wire \Equal1~0 ;
wire \Equal0~2 ;
wire \flag_reg~regout ;
wire \Selector1~0 ;
wire \Current.S1~regout ;
wire \Flag_temp~regout ;
wire \always2~0_combout ;
wire \Current.SAVE~regout ;
wire \Current.IDLE~regout ;
wire \Current.WAIT~regout ;
wire \Equal2~4 ;
wire \Equal6~0 ;
wire \Equal2~0 ;
wire \Equal2~2 ;
wire \Equal2~1 ;
wire \Equal2~3_combout ;
wire \Equal6~1 ;
wire \Equal2~5 ;
wire \Equal2~6 ;
wire \WideNor1~0 ;
wire \Equal6~2 ;
wire \Equal5~0 ;
wire \Equal5~1_combout ;
wire \Equal4~0 ;
wire \Equal5~2 ;
wire \Equal5~3_combout ;
wire \Equal4~1_combout ;
wire \WideNor1~1_combout ;
wire \led~reg0_regout ;
wire \Equal3~0_combout ;
wire \Equal2~7_combout ;
wire \linkICR~regout ;
wire \i2c_rst~regout ;
wire \I2C_MASTER_instance|clk_div[0]~7 ;
wire \I2C_MASTER_instance|clk_div[0]~7COUT1_24 ;
wire \I2C_MASTER_instance|clk_div[1]~9 ;
wire \I2C_MASTER_instance|clk_div[1]~9COUT1_26 ;
wire \I2C_MASTER_instance|clk_div[2]~11 ;
wire \I2C_MASTER_instance|clk_div[2]~11COUT1_28 ;
wire \I2C_MASTER_instance|clk_div[3]~5 ;
wire \I2C_MASTER_instance|clk_div[3]~5COUT1_30 ;
wire \I2C_MASTER_instance|clk_div[4]~13 ;
wire \I2C_MASTER_instance|clk_div[5]~15 ;
wire \I2C_MASTER_instance|clk_div[5]~15COUT1_32 ;
wire \I2C_MASTER_instance|LessThan0~0_combout ;
wire \I2C_MASTER_instance|clk_div[6]~1 ;
wire \I2C_MASTER_instance|clk_div[6]~1COUT1_34 ;
wire \I2C_MASTER_instance|LessThan0~1_combout ;
wire \I2C_MASTER_instance|LessThan0~2_combout ;
wire \I2C_MASTER_instance|scl_clk~regout ;
wire \I2C_MASTER_instance|I2C_wr_instance|scl~regout ;
wire \linkICW~regout ;
wire \BusA[2]~3_combout ;
wire \BusA[2]~4_combout ;
wire \WR_EN~regout ;
wire \RD_EN~regout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector46~1_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector45~4_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector45~0_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector45~5_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector58~2_combout ;
wire \I2C_MASTER_instance|RD~regout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector49~0_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|RF~regout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Add1~37COUT1_48 ;
wire \I2C_MASTER_instance|I2C_wr_instance|Add1~17COUT1_50 ;
wire \I2C_MASTER_instance|I2C_wr_instance|Add1~12COUT1_52 ;
wire \I2C_MASTER_instance|I2C_wr_instance|Add1~32COUT1_54 ;
wire \I2C_MASTER_instance|I2C_wr_instance|Add1~27 ;
wire \I2C_MASTER_instance|I2C_wr_instance|Add1~5_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~1_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|cnt_read[2]~3_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|LessThan0~0_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Add1~7 ;
wire \I2C_MASTER_instance|I2C_wr_instance|Add1~7COUT1_56 ;
wire \I2C_MASTER_instance|I2C_wr_instance|Add1~20_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Add1~22 ;
wire \I2C_MASTER_instance|I2C_wr_instance|Add1~22COUT1_58 ;
wire \I2C_MASTER_instance|I2C_wr_instance|Add1~0_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|cnt_read~1_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|cnt_read~2_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector78~0_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|sh8in_state~14_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|sh8in_state~15_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_begin~regout ;
wire \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit7~regout ;
wire \I2C_MASTER_instance|I2C_wr_instance|sh8in_state~17_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit6~regout ;
wire \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit5~regout ;
wire \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit4~regout ;
wire \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit3~regout ;
wire \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit2~regout ;
wire \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit1~regout ;
wire \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit0~regout ;
wire \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_end~regout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Add1~37_cout0 ;
wire \I2C_MASTER_instance|I2C_wr_instance|Add1~15_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Add1~17 ;
wire \I2C_MASTER_instance|I2C_wr_instance|Add1~10_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Add1~12 ;
wire \I2C_MASTER_instance|I2C_wr_instance|Add1~30_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Add1~32 ;
wire \I2C_MASTER_instance|I2C_wr_instance|Add1~25_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|LessThan0~1_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|LessThan0~2_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector59~1_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|wr_state~1_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|wr_state~0_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector29~0_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|wr_state~2_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|wr_state~3_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|wr_state~regout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector50~11_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector76~0_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector76~1_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Add0~37_cout0 ;
wire \I2C_MASTER_instance|I2C_wr_instance|Add0~37COUT1_48 ;
wire \I2C_MASTER_instance|I2C_wr_instance|Add0~30_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector59~4_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector66~6_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|cnt_write[3]~4_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|cnt_write[3]~5_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Add0~32 ;
wire \I2C_MASTER_instance|I2C_wr_instance|Add0~32COUT1_50 ;
wire \I2C_MASTER_instance|I2C_wr_instance|Add0~20_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Add0~22 ;
wire \I2C_MASTER_instance|I2C_wr_instance|Add0~22COUT1_52 ;
wire \I2C_MASTER_instance|I2C_wr_instance|Add0~15_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Add0~17 ;
wire \I2C_MASTER_instance|I2C_wr_instance|Add0~17COUT1_54 ;
wire \I2C_MASTER_instance|I2C_wr_instance|Add0~10_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Add0~12 ;
wire \I2C_MASTER_instance|I2C_wr_instance|Add0~5_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|LessThan1~0_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Add0~7 ;
wire \I2C_MASTER_instance|I2C_wr_instance|Add0~7COUT1_56 ;
wire \I2C_MASTER_instance|I2C_wr_instance|Add0~25_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|LessThan1~1_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|LessThan1~2_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector66~7_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|stop_state~0_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector67~0_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector67~1_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector59~0_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector59~2_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit7~regout ;
wire \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~31_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector60~1_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector60~0_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit6~regout ;
wire \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~30_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector61~0_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit5~regout ;
wire \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~29_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector62~0_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit4~regout ;
wire \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~28_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector63~0_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit3~regout ;
wire \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~27_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector64~0_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit2~regout ;
wire \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~26_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector65~0_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit1~regout ;
wire \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~25_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector66~4_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit0~regout ;
wire \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~32_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector67~3_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector67~2_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bitend~regout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector69~1_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Add0~27 ;
wire \I2C_MASTER_instance|I2C_wr_instance|Add0~27COUT1_58 ;
wire \I2C_MASTER_instance|I2C_wr_instance|Add0~0_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|cnt_write~6_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|cnt_write~3_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|cnt_write~2_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector45~1_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector45~2_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|main_state.addr_write~regout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector45~3_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector77~4_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector77~5_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector39~0_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector77~0_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector77~1_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector77~2_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector77~3_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|ack~regout ;
wire \I2C_MASTER_instance|send_count[1]~3 ;
wire \I2C_MASTER_instance|send_count[1]~3COUT1_22 ;
wire \I2C_MASTER_instance|send_count[2]~5 ;
wire \I2C_MASTER_instance|send_count[2]~5COUT1_24 ;
wire \I2C_MASTER_instance|send_count[3]~7 ;
wire \I2C_MASTER_instance|send_count[3]~7COUT1_26 ;
wire \I2C_MASTER_instance|send_count[4]~1 ;
wire \I2C_MASTER_instance|send_count[5]~9 ;
wire \I2C_MASTER_instance|send_count[5]~9COUT1_28 ;
wire \I2C_MASTER_instance|LessThan1~0_combout ;
wire \I2C_MASTER_instance|send_count[6]~11 ;
wire \I2C_MASTER_instance|send_count[6]~11COUT1_30 ;
wire \I2C_MASTER_instance|Equal1~1_combout ;
wire \I2C_MASTER_instance|Equal1~0_combout ;
wire \I2C_MASTER_instance|Equal1~2_combout ;
wire \I2C_MASTER_instance|WR~regout ;
wire \I2C_MASTER_instance|I2C_wr_instance|main_state.idle~regout ;
wire \I2C_MASTER_instance|I2C_wr_instance|main_state.ready~regout ;
wire \I2C_MASTER_instance|I2C_wr_instance|main_state.write_start~regout ;
wire \I2C_MASTER_instance|I2C_wr_instance|stop_state~regout ;
wire \I2C_MASTER_instance|I2C_wr_instance|head_state~regout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector50~8_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector50~9_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector50~2_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector50~6_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector50~4_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector50~5_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector50~7_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|cnt_read~0_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector50~3_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|FF~regout ;
wire \I2C_MASTER_instance|I2C_wr_instance|main_state.stop~regout ;
wire \I2C_MASTER_instance|I2C_wr_instance|main_state.ackn~regout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector41~0_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|WF~regout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector69~0_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~0_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector58~1_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector39~1_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|link_data~regout ;
wire \I2C_MASTER_instance|I2C_wr_instance|data_from_rm[0]~0_combout ;
wire \I2C_MASTER_instance|data[7]~0_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector51~0_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector58~3_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector10~0_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector58~5_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector58~0_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector58~4_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector58~6_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector58~7_combout ;
wire \I2C_MASTER_instance|data_reg[4]~0_combout ;
wire \I2C_MASTER_instance|data[0]~6 ;
wire \I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~2_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~3_combout ;
wire \I2C_MASTER_instance|data[1]~5 ;
wire \I2C_MASTER_instance|I2C_wr_instance|data_buf[6]~6_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|data_buf[6]~7_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|data_buf[6]~4_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|data_buf[6]~5_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|data_buf[6]~8_combout ;
wire \I2C_MASTER_instance|data[2]~4 ;
wire \I2C_MASTER_instance|data[3]~3 ;
wire \I2C_MASTER_instance|data[4]~2 ;
wire \I2C_MASTER_instance|data[5]~7_combout ;
wire \I2C_MASTER_instance|data[6]~1_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector51~1_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector51~2_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector51~3_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector51~4_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector51~5_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector51~6_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector51~7_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector51~13_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector51~14_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector40~0_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector51~8_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector51~12_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector51~9_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector51~10_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector51~11_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector51~15_combout ;
wire \linkICM~regout ;
wire \i2c_rst_slv~regout ;
wire \i2c_slave_instance|i2c_slave_op_inst|reset_n1~regout ;
wire \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ;
wire \i2c_slave_instance|i2c_slave_op_inst|scl_regi~regout ;
wire \i2c_slave_instance|i2c_slave_op_inst|Equal6~0 ;
wire \i2c_slave_instance|i2c_slave_op_inst|scl_regi0~regout ;
wire \i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout ;
wire \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in6~regout ;
wire \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in5~regout ;
wire \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in4~regout ;
wire \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in3~regout ;
wire \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in2~regout ;
wire \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in1~regout ;
wire \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in0~regout ;
wire \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_end~regout ;
wire \i2c_slave_instance|i2c_slave_op_inst|main_state.addr_ack~regout ;
wire \i2c_slave_instance|i2c_slave_op_inst|receive_count[1]~7 ;
wire \i2c_slave_instance|i2c_slave_op_inst|receive_count[1]~7COUT1_22 ;
wire \i2c_slave_instance|i2c_slave_op_inst|receive_count[2]~9 ;
wire \i2c_slave_instance|i2c_slave_op_inst|receive_count[2]~9COUT1_24 ;
wire \i2c_slave_instance|i2c_slave_op_inst|receive_count[3]~11 ;
wire \i2c_slave_instance|i2c_slave_op_inst|receive_count[3]~11COUT1_26 ;
wire \i2c_slave_instance|i2c_slave_op_inst|receive_count[4]~13 ;
wire \i2c_slave_instance|i2c_slave_op_inst|receive_count[5]~1 ;
wire \i2c_slave_instance|i2c_slave_op_inst|receive_count[5]~1COUT1_28 ;
wire \i2c_slave_instance|i2c_slave_op_inst|receive_count[6]~3 ;
wire \i2c_slave_instance|i2c_slave_op_inst|receive_count[6]~3COUT1_30 ;
wire \i2c_slave_instance|i2c_slave_op_inst|always4~5_combout ;
wire \i2c_slave_instance|i2c_slave_op_inst|LessThan0~0_combout ;
wire \i2c_slave_instance|i2c_slave_op_inst|sda_regi0~regout ;
wire \i2c_slave_instance|i2c_slave_op_inst|always2~0_combout ;
wire \i2c_slave_instance|sda_in~0 ;
wire \i2c_slave_instance|i2c_slave_op_inst|stop_bus_reg~regout ;
wire \i2c_slave_instance|i2c_slave_op_inst|always5~0_combout ;
wire \i2c_slave_instance|i2c_slave_op_inst|main_state.data_out_ack~regout ;
wire \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in7~regout ;
wire \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in6~regout ;
wire \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in5~regout ;
wire \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in4~regout ;
wire \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in3~regout ;
wire \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in2~regout ;
wire \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in1~regout ;
wire \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in0~regout ;
wire \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_end~regout ;
wire \i2c_slave_instance|i2c_slave_op_inst|data_in_state~19_combout ;
wire \i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~17_combout ;
wire \i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~16_combout ;
wire \i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~14_combout ;
wire \i2c_slave_instance|i2c_slave_op_inst|Equal7~0_combout ;
wire \i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~15_combout ;
wire \i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~18_combout ;
wire \i2c_slave_instance|i2c_slave_op_inst|receive_status[1]~9 ;
wire \i2c_slave_instance|i2c_slave_op_inst|receive_status[1]~9COUT1_27 ;
wire \i2c_slave_instance|i2c_slave_op_inst|receive_status[2]~11 ;
wire \i2c_slave_instance|i2c_slave_op_inst|receive_status[2]~11COUT1_29 ;
wire \i2c_slave_instance|i2c_slave_op_inst|receive_status[3]~13 ;
wire \i2c_slave_instance|i2c_slave_op_inst|receive_status[3]~13COUT1_31 ;
wire \i2c_slave_instance|i2c_slave_op_inst|receive_status[4]~3 ;
wire \i2c_slave_instance|i2c_slave_op_inst|receive_status[5]~1 ;
wire \i2c_slave_instance|i2c_slave_op_inst|receive_status[5]~1COUT1_33 ;
wire \i2c_slave_instance|i2c_slave_op_inst|receive_status[6]~5 ;
wire \i2c_slave_instance|i2c_slave_op_inst|receive_status[6]~5COUT1_35 ;
wire \i2c_slave_instance|i2c_slave_op_inst|always4~1_combout ;
wire \i2c_slave_instance|i2c_slave_op_inst|Selector6~5_combout ;
wire \i2c_slave_instance|i2c_slave_op_inst|send_count[1]~1 ;
wire \i2c_slave_instance|i2c_slave_op_inst|send_count[1]~1COUT1_22 ;
wire \i2c_slave_instance|i2c_slave_op_inst|send_count[2]~3 ;
wire \i2c_slave_instance|i2c_slave_op_inst|send_count[2]~3COUT1_24 ;
wire \i2c_slave_instance|i2c_slave_op_inst|send_count[3]~5 ;
wire \i2c_slave_instance|i2c_slave_op_inst|send_count[3]~5COUT1_26 ;
wire \i2c_slave_instance|i2c_slave_op_inst|LessThan1~0_combout ;
wire \i2c_slave_instance|i2c_slave_op_inst|send_count[4]~7 ;
wire \i2c_slave_instance|i2c_slave_op_inst|send_count[5]~9 ;
wire \i2c_slave_instance|i2c_slave_op_inst|send_count[5]~9COUT1_28 ;
wire \i2c_slave_instance|i2c_slave_op_inst|send_count[6]~11 ;
wire \i2c_slave_instance|i2c_slave_op_inst|send_count[6]~11COUT1_30 ;
wire \i2c_slave_instance|i2c_slave_op_inst|always4~3_combout ;
wire \i2c_slave_instance|i2c_slave_op_inst|always4~2_combout ;
wire \i2c_slave_instance|i2c_slave_op_inst|always4~4_combout ;
wire \i2c_slave_instance|i2c_slave_op_inst|always4~6_combout ;
wire \i2c_slave_instance|i2c_slave_op_inst|Selector8~0_combout ;
wire \i2c_slave_instance|i2c_slave_op_inst|main_state.if_rep_start~regout ;
wire \i2c_slave_instance|i2c_slave_op_inst|Selector6~3_combout ;
wire \i2c_slave_instance|i2c_slave_op_inst|Selector4~1_combout ;
wire \i2c_slave_instance|i2c_slave_op_inst|Selector4~2_combout ;
wire \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[0]~1_combout ;
wire \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[6]~0_combout ;
wire \i2c_slave_instance|i2c_slave_op_inst|sda_out1~1_combout ;
wire \i2c_slave_instance|i2c_slave_op_inst|sda_out1~2_combout ;
wire \i2c_slave_instance|i2c_slave_op_inst|ack_state.11~regout ;
wire \i2c_slave_instance|i2c_slave_op_inst|Selector11~0_combout ;
wire \i2c_slave_instance|i2c_slave_op_inst|Selector11~1_combout ;
wire \i2c_slave_instance|i2c_slave_op_inst|Selector13~0_combout ;
wire \i2c_slave_instance|i2c_slave_op_inst|ack_state.10~regout ;
wire \i2c_slave_instance|i2c_slave_op_inst|ack_state.00~regout ;
wire \i2c_slave_instance|i2c_slave_op_inst|Selector14~0_combout ;
wire \i2c_slave_instance|i2c_slave_op_inst|sda_out1~0_combout ;
wire \i2c_slave_instance|i2c_slave_op_inst|sda_out1~regout ;
wire \i2c_slave_instance|i2c_slave_op_inst|Selector4~0_combout ;
wire \i2c_slave_instance|i2c_slave_op_inst|main_state.data_write~regout ;
wire \i2c_slave_instance|i2c_slave_op_inst|main_state.data_in_ack~regout ;
wire \i2c_slave_instance|i2c_slave_op_inst|ack_state~14_combout ;
wire \i2c_slave_instance|i2c_slave_op_inst|Selector12~0_combout ;
wire \i2c_slave_instance|i2c_slave_op_inst|ack_state.01~regout ;
wire \i2c_slave_instance|i2c_slave_op_inst|Selector10~1_combout ;
wire \i2c_slave_instance|i2c_slave_op_inst|Selector10~0_combout ;
wire \i2c_slave_instance|i2c_slave_op_inst|sda_en~regout ;
wire \i2c_slave_instance|i2c_slave_op_inst|sda_regi~regout ;
wire \i2c_slave_instance|i2c_slave_op_inst|start_bus_reg~regout ;
wire \i2c_slave_instance|i2c_slave_op_inst|Selector0~0_combout ;
wire \i2c_slave_instance|i2c_slave_op_inst|main_state.idle~regout ;
wire \i2c_slave_instance|i2c_slave_op_inst|main_state.addr_read~regout ;
wire \i2c_slave_instance|i2c_slave_op_inst|main_state.write_read_flag~regout ;
wire \i2c_slave_instance|i2c_slave_op_inst|write_read~regout ;
wire \i2c_slave_instance|i2c_slave_op_inst|Selector6~2_combout ;
wire \i2c_slave_instance|i2c_slave_op_inst|main_state.data_read~regout ;
wire \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out6~regout ;
wire \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out5~regout ;
wire \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out4~regout ;
wire \i2c_slave_instance|i2c_slave_op_inst|Selector30~6 ;
wire \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out3~regout ;
wire \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out2~regout ;
wire \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out1~regout ;
wire \i2c_slave_instance|i2c_slave_op_inst|Selector30~7 ;
wire \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out0~regout ;
wire \i2c_slave_instance|i2c_slave_op_inst|Selector31~0_combout ;
wire \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out_end~regout ;
wire \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out7~regout ;
wire \i2c_slave_instance|i2c_slave_op_inst|Selector30~5 ;
wire \i2c_slave_instance|i2c_slave_op_inst|Selector30~1 ;
wire \i2c_slave_instance|i2c_slave_op_inst|Selector30~0 ;
wire \i2c_slave_instance|i2c_slave_op_inst|Selector30~2 ;
wire \i2c_slave_instance|i2c_slave_op_inst|Selector30~3 ;
wire \i2c_slave_instance|i2c_slave_op_inst|Selector30~4_combout ;
wire \i2c_slave_instance|i2c_slave_op_inst|Selector30~8 ;
wire \i2c_slave_instance|i2c_slave_op_inst|sda_out2~regout ;
wire \i2c_slave_instance|i2c_slave_op_inst|Selector9~0_combout ;
wire \i2c_slave_instance|i2c_slave_op_inst|Selector9~1_combout ;
wire \i2c_slave_instance|i2c_slave_op_inst|flag~regout ;
wire \i2c_slave_instance|sda~1_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector40~7_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector40~8_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~24_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector40~9_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector40~2 ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector40~3_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector40~1_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector40~4_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector40~5_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|Selector40~6_combout ;
wire \I2C_MASTER_instance|I2C_wr_instance|link_sda~regout ;
wire \i2c_slave_instance|sda~2_combout ;
wire \i2c_slave_instance|sda~3_combout ;
wire \I2C_MASTER_instance|receive_memory[31][7]~1_combout ;
wire \I2C_MASTER_instance|receive_memory[31][7]~2_combout ;
wire \I2C_MASTER_instance|receive_memory[31][0]~regout ;
wire \I2C_MASTER_instance|receive_memory[31][3]~regout ;
wire \I2C_MASTER_instance|receive_memory[31][2]~regout ;
wire \I2C_MASTER_instance|Equal0~1_combout ;
wire \I2C_MASTER_instance|receive_memory[31][1]~regout ;
wire \I2C_MASTER_instance|receive_memory[31][6]~regout ;
wire \I2C_MASTER_instance|receive_memory[31][5]~regout ;
wire \I2C_MASTER_instance|receive_memory[31][7]~regout ;
wire \I2C_MASTER_instance|receive_memory[31][4]~regout ;
wire \I2C_MASTER_instance|Equal0~0_combout ;
wire \I2C_MASTER_instance|receive_status~regout ;
wire \BusB[17]~2_combout ;
wire \linkSPI~regout ;
wire [23:0] Rx_cmd;
wire [31:0] Buff_temp;
wire [12:0] \speed_select|cnt_rx ;
wire [7:0] \my_uart_rx|rx_data_temp ;
wire [7:0] \my_uart_rx|rx_data_reg ;
wire [3:0] \my_uart_rx|rx_count ;
wire [7:0] \I2C_MASTER_instance|send_count ;
wire [7:0] \I2C_MASTER_instance|data_reg ;
wire [7:0] \I2C_MASTER_instance|clk_div ;
wire [7:0] \i2c_slave_instance|i2c_slave_op_inst|send_count ;
wire [7:0] \I2C_MASTER_instance|I2C_wr_instance|data_buf ;
wire [7:0] \I2C_MASTER_instance|I2C_wr_instance|cnt_read ;
wire [7:0] \I2C_MASTER_instance|I2C_wr_instance|cnt_write ;
wire [7:0] \I2C_MASTER_instance|I2C_wr_instance|data_from_rm ;
wire [7:0] \i2c_slave_instance|i2c_slave_op_inst|receive_status ;
wire [7:0] \i2c_slave_instance|i2c_slave_op_inst|receive_count ;
wire [7:0] \i2c_slave_instance|i2c_slave_op_inst|data_out_reg ;
wire [7:0] \i2c_slave_instance|i2c_slave_op_inst|data_in_reg ;
wire [6:0] \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg ;


// Location: PIN_2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[2]~I (
	.datain(\BusA[2]~3_combout ),
	.oe(\BusA[2]~4_combout ),
	.combout(\BusA[2]~0 ),
	.padio(BusA[2]));
// synopsys translate_off
defparam \BusA[2]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[3]~I (
	.datain(\i2c_slave_instance|sda~2_combout ),
	.oe(\i2c_slave_instance|sda~3_combout ),
	.combout(\BusA[3]~1 ),
	.padio(BusA[3]));
// synopsys translate_off
defparam \BusA[3]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusC[48]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(\BusC[48]~0 ),
	.padio(BusC[48]));
// synopsys translate_off
defparam \BusC[48]~I .open_drain_output = "true";
defparam \BusC[48]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_83,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusE[83]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(\BusE[83]~11 ),
	.padio(BusE[83]));
// synopsys translate_off
defparam \BusE[83]~I .open_drain_output = "true";
defparam \BusE[83]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_85,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusE[85]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(\BusE[85]~12 ),
	.padio(BusE[85]));
// synopsys translate_off
defparam \BusE[85]~I .open_drain_output = "true";
defparam \BusE[85]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusE[91]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(\BusE[91]~14 ),
	.padio(BusE[91]));
// synopsys translate_off
defparam \BusE[91]~I .open_drain_output = "true";
defparam \BusE[91]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clk~combout ),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \rst_n~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\rst_n~combout ),
	.padio(rst_n));
// synopsys translate_off
defparam \rst_n~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y6_N4
maxii_lcell \speed_select|cnt_rx[0] (
// Equation(s):
// \speed_select|cnt_rx [0] = DFFEAS((!\speed_select|cnt_rx [0]), GLOBAL(\clk~combout ), \rst_n~combout , , , , , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[0]~21  = CARRY((\speed_select|cnt_rx [0]))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [0]),
	.cout(\speed_select|cnt_rx[0]~21 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|cnt_rx[0] .lut_mask = "55aa";
defparam \speed_select|cnt_rx[0] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[0] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[0] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[0] .sum_lutc_input = "datac";
defparam \speed_select|cnt_rx[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N5
maxii_lcell \speed_select|cnt_rx[1] (
// Equation(s):
// \speed_select|cnt_rx [1] = DFFEAS(\speed_select|cnt_rx [1] $ ((((\speed_select|cnt_rx[0]~21 )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[1]~23  = CARRY(((!\speed_select|cnt_rx[0]~21 )) # (!\speed_select|cnt_rx [1]))
// \speed_select|cnt_rx[1]~23COUT1_37  = CARRY(((!\speed_select|cnt_rx[0]~21 )) # (!\speed_select|cnt_rx [1]))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[0]~21 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [1]),
	.cout(),
	.cout0(\speed_select|cnt_rx[1]~23 ),
	.cout1(\speed_select|cnt_rx[1]~23COUT1_37 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[1] .cin_used = "true";
defparam \speed_select|cnt_rx[1] .lut_mask = "5a5f";
defparam \speed_select|cnt_rx[1] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[1] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[1] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[1] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N6
maxii_lcell \speed_select|cnt_rx[2] (
// Equation(s):
// \speed_select|cnt_rx [2] = DFFEAS(\speed_select|cnt_rx [2] $ ((((!(!\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[1]~23 ) # (\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[1]~23COUT1_37 ))))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[2]~25  = CARRY((\speed_select|cnt_rx [2] & ((!\speed_select|cnt_rx[1]~23 ))))
// \speed_select|cnt_rx[2]~25COUT1_39  = CARRY((\speed_select|cnt_rx [2] & ((!\speed_select|cnt_rx[1]~23COUT1_37 ))))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[0]~21 ),
	.cin0(\speed_select|cnt_rx[1]~23 ),
	.cin1(\speed_select|cnt_rx[1]~23COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [2]),
	.cout(),
	.cout0(\speed_select|cnt_rx[2]~25 ),
	.cout1(\speed_select|cnt_rx[2]~25COUT1_39 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[2] .cin0_used = "true";
defparam \speed_select|cnt_rx[2] .cin1_used = "true";
defparam \speed_select|cnt_rx[2] .cin_used = "true";
defparam \speed_select|cnt_rx[2] .lut_mask = "a50a";
defparam \speed_select|cnt_rx[2] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[2] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[2] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[2] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N7
maxii_lcell \speed_select|cnt_rx[3] (
// Equation(s):
// \speed_select|cnt_rx [3] = DFFEAS(\speed_select|cnt_rx [3] $ (((((!\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[2]~25 ) # (\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[2]~25COUT1_39 ))))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[3]~17  = CARRY(((!\speed_select|cnt_rx[2]~25 )) # (!\speed_select|cnt_rx [3]))
// \speed_select|cnt_rx[3]~17COUT1_41  = CARRY(((!\speed_select|cnt_rx[2]~25COUT1_39 )) # (!\speed_select|cnt_rx [3]))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[0]~21 ),
	.cin0(\speed_select|cnt_rx[2]~25 ),
	.cin1(\speed_select|cnt_rx[2]~25COUT1_39 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [3]),
	.cout(),
	.cout0(\speed_select|cnt_rx[3]~17 ),
	.cout1(\speed_select|cnt_rx[3]~17COUT1_41 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[3] .cin0_used = "true";
defparam \speed_select|cnt_rx[3] .cin1_used = "true";
defparam \speed_select|cnt_rx[3] .cin_used = "true";
defparam \speed_select|cnt_rx[3] .lut_mask = "5a5f";
defparam \speed_select|cnt_rx[3] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[3] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[3] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[3] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N8
maxii_lcell \speed_select|cnt_rx[4] (
// Equation(s):
// \speed_select|cnt_rx [4] = DFFEAS(\speed_select|cnt_rx [4] $ ((((!(!\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[3]~17 ) # (\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[3]~17COUT1_41 ))))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[4]~19  = CARRY((\speed_select|cnt_rx [4] & ((!\speed_select|cnt_rx[3]~17 ))))
// \speed_select|cnt_rx[4]~19COUT1_43  = CARRY((\speed_select|cnt_rx [4] & ((!\speed_select|cnt_rx[3]~17COUT1_41 ))))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[0]~21 ),
	.cin0(\speed_select|cnt_rx[3]~17 ),
	.cin1(\speed_select|cnt_rx[3]~17COUT1_41 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [4]),
	.cout(),
	.cout0(\speed_select|cnt_rx[4]~19 ),
	.cout1(\speed_select|cnt_rx[4]~19COUT1_43 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[4] .cin0_used = "true";
defparam \speed_select|cnt_rx[4] .cin1_used = "true";
defparam \speed_select|cnt_rx[4] .cin_used = "true";
defparam \speed_select|cnt_rx[4] .lut_mask = "a50a";
defparam \speed_select|cnt_rx[4] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[4] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[4] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[4] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N9
maxii_lcell \speed_select|cnt_rx[5] (
// Equation(s):
// \speed_select|cnt_rx [5] = DFFEAS((\speed_select|cnt_rx [5] $ (((!\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[4]~19 ) # (\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[4]~19COUT1_43 )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[5]~13  = CARRY(((!\speed_select|cnt_rx[4]~19COUT1_43 ) # (!\speed_select|cnt_rx [5])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[0]~21 ),
	.cin0(\speed_select|cnt_rx[4]~19 ),
	.cin1(\speed_select|cnt_rx[4]~19COUT1_43 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [5]),
	.cout(\speed_select|cnt_rx[5]~13 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|cnt_rx[5] .cin0_used = "true";
defparam \speed_select|cnt_rx[5] .cin1_used = "true";
defparam \speed_select|cnt_rx[5] .cin_used = "true";
defparam \speed_select|cnt_rx[5] .lut_mask = "3c3f";
defparam \speed_select|cnt_rx[5] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[5] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[5] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[5] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N0
maxii_lcell \speed_select|cnt_rx[6] (
// Equation(s):
// \speed_select|cnt_rx [6] = DFFEAS((\speed_select|cnt_rx [6] $ ((!\speed_select|cnt_rx[5]~13 ))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[6]~11  = CARRY(((\speed_select|cnt_rx [6] & !\speed_select|cnt_rx[5]~13 )))
// \speed_select|cnt_rx[6]~11COUT1_45  = CARRY(((\speed_select|cnt_rx [6] & !\speed_select|cnt_rx[5]~13 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[5]~13 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [6]),
	.cout(),
	.cout0(\speed_select|cnt_rx[6]~11 ),
	.cout1(\speed_select|cnt_rx[6]~11COUT1_45 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[6] .cin_used = "true";
defparam \speed_select|cnt_rx[6] .lut_mask = "c30c";
defparam \speed_select|cnt_rx[6] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[6] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[6] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[6] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N1
maxii_lcell \speed_select|cnt_rx[7] (
// Equation(s):
// \speed_select|cnt_rx [7] = DFFEAS((\speed_select|cnt_rx [7] $ (((!\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[6]~11 ) # (\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[6]~11COUT1_45 )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[7]~15  = CARRY(((!\speed_select|cnt_rx[6]~11 ) # (!\speed_select|cnt_rx [7])))
// \speed_select|cnt_rx[7]~15COUT1_47  = CARRY(((!\speed_select|cnt_rx[6]~11COUT1_45 ) # (!\speed_select|cnt_rx [7])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[5]~13 ),
	.cin0(\speed_select|cnt_rx[6]~11 ),
	.cin1(\speed_select|cnt_rx[6]~11COUT1_45 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [7]),
	.cout(),
	.cout0(\speed_select|cnt_rx[7]~15 ),
	.cout1(\speed_select|cnt_rx[7]~15COUT1_47 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[7] .cin0_used = "true";
defparam \speed_select|cnt_rx[7] .cin1_used = "true";
defparam \speed_select|cnt_rx[7] .cin_used = "true";
defparam \speed_select|cnt_rx[7] .lut_mask = "3c3f";
defparam \speed_select|cnt_rx[7] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[7] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[7] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[7] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N0
maxii_lcell \speed_select|LessThan0~0 (
// Equation(s):
// \speed_select|LessThan0~0_combout  = ((!\speed_select|cnt_rx [3] & (!\speed_select|cnt_rx [1] & !\speed_select|cnt_rx [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [3]),
	.datac(\speed_select|cnt_rx [1]),
	.datad(\speed_select|cnt_rx [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|LessThan0~0 .lut_mask = "0003";
defparam \speed_select|LessThan0~0 .operation_mode = "normal";
defparam \speed_select|LessThan0~0 .output_mode = "comb_only";
defparam \speed_select|LessThan0~0 .register_cascade_mode = "off";
defparam \speed_select|LessThan0~0 .sum_lutc_input = "datac";
defparam \speed_select|LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N9
maxii_lcell \speed_select|LessThan0~1 (
// Equation(s):
// \speed_select|LessThan0~1_combout  = (!\speed_select|cnt_rx [6] & (((\speed_select|LessThan0~0_combout ) # (!\speed_select|cnt_rx [5])) # (!\speed_select|cnt_rx [4])))

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [4]),
	.datab(\speed_select|cnt_rx [6]),
	.datac(\speed_select|cnt_rx [5]),
	.datad(\speed_select|LessThan0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|LessThan0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|LessThan0~1 .lut_mask = "3313";
defparam \speed_select|LessThan0~1 .operation_mode = "normal";
defparam \speed_select|LessThan0~1 .output_mode = "comb_only";
defparam \speed_select|LessThan0~1 .register_cascade_mode = "off";
defparam \speed_select|LessThan0~1 .sum_lutc_input = "datac";
defparam \speed_select|LessThan0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N2
maxii_lcell \speed_select|cnt_rx[8] (
// Equation(s):
// \speed_select|cnt_rx [8] = DFFEAS((\speed_select|cnt_rx [8] $ ((!(!\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[7]~15 ) # (\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[7]~15COUT1_47 )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[8]~9  = CARRY(((\speed_select|cnt_rx [8] & !\speed_select|cnt_rx[7]~15 )))
// \speed_select|cnt_rx[8]~9COUT1_49  = CARRY(((\speed_select|cnt_rx [8] & !\speed_select|cnt_rx[7]~15COUT1_47 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[5]~13 ),
	.cin0(\speed_select|cnt_rx[7]~15 ),
	.cin1(\speed_select|cnt_rx[7]~15COUT1_47 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [8]),
	.cout(),
	.cout0(\speed_select|cnt_rx[8]~9 ),
	.cout1(\speed_select|cnt_rx[8]~9COUT1_49 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[8] .cin0_used = "true";
defparam \speed_select|cnt_rx[8] .cin1_used = "true";
defparam \speed_select|cnt_rx[8] .cin_used = "true";
defparam \speed_select|cnt_rx[8] .lut_mask = "c30c";
defparam \speed_select|cnt_rx[8] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[8] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[8] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[8] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N3
maxii_lcell \speed_select|cnt_rx[9] (
// Equation(s):
// \speed_select|cnt_rx [9] = DFFEAS(\speed_select|cnt_rx [9] $ (((((!\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[8]~9 ) # (\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[8]~9COUT1_49 ))))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[9]~1  = CARRY(((!\speed_select|cnt_rx[8]~9 )) # (!\speed_select|cnt_rx [9]))
// \speed_select|cnt_rx[9]~1COUT1_51  = CARRY(((!\speed_select|cnt_rx[8]~9COUT1_49 )) # (!\speed_select|cnt_rx [9]))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[5]~13 ),
	.cin0(\speed_select|cnt_rx[8]~9 ),
	.cin1(\speed_select|cnt_rx[8]~9COUT1_49 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [9]),
	.cout(),
	.cout0(\speed_select|cnt_rx[9]~1 ),
	.cout1(\speed_select|cnt_rx[9]~1COUT1_51 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[9] .cin0_used = "true";
defparam \speed_select|cnt_rx[9] .cin1_used = "true";
defparam \speed_select|cnt_rx[9] .cin_used = "true";
defparam \speed_select|cnt_rx[9] .lut_mask = "5a5f";
defparam \speed_select|cnt_rx[9] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[9] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[9] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[9] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N4
maxii_lcell \speed_select|cnt_rx[10] (
// Equation(s):
// \speed_select|cnt_rx [10] = DFFEAS(\speed_select|cnt_rx [10] $ ((((!(!\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[9]~1 ) # (\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[9]~1COUT1_51 ))))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[10]~5  = CARRY((\speed_select|cnt_rx [10] & ((!\speed_select|cnt_rx[9]~1COUT1_51 ))))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[5]~13 ),
	.cin0(\speed_select|cnt_rx[9]~1 ),
	.cin1(\speed_select|cnt_rx[9]~1COUT1_51 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [10]),
	.cout(\speed_select|cnt_rx[10]~5 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|cnt_rx[10] .cin0_used = "true";
defparam \speed_select|cnt_rx[10] .cin1_used = "true";
defparam \speed_select|cnt_rx[10] .cin_used = "true";
defparam \speed_select|cnt_rx[10] .lut_mask = "a50a";
defparam \speed_select|cnt_rx[10] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[10] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[10] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[10] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N5
maxii_lcell \speed_select|cnt_rx[11] (
// Equation(s):
// \speed_select|cnt_rx [11] = DFFEAS(\speed_select|cnt_rx [11] $ ((((\speed_select|cnt_rx[10]~5 )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[11]~7  = CARRY(((!\speed_select|cnt_rx[10]~5 )) # (!\speed_select|cnt_rx [11]))
// \speed_select|cnt_rx[11]~7COUT1_53  = CARRY(((!\speed_select|cnt_rx[10]~5 )) # (!\speed_select|cnt_rx [11]))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[10]~5 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [11]),
	.cout(),
	.cout0(\speed_select|cnt_rx[11]~7 ),
	.cout1(\speed_select|cnt_rx[11]~7COUT1_53 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[11] .cin_used = "true";
defparam \speed_select|cnt_rx[11] .lut_mask = "5a5f";
defparam \speed_select|cnt_rx[11] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[11] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[11] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[11] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N6
maxii_lcell \speed_select|cnt_rx[12] (
// Equation(s):
// \speed_select|cnt_rx [12] = DFFEAS((((!\speed_select|cnt_rx[10]~5  & \speed_select|cnt_rx[11]~7 ) # (\speed_select|cnt_rx[10]~5  & \speed_select|cnt_rx[11]~7COUT1_53 ) $ (!\speed_select|cnt_rx [12]))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// \speed_select|always1~0_combout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\speed_select|cnt_rx [12]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[10]~5 ),
	.cin0(\speed_select|cnt_rx[11]~7 ),
	.cin1(\speed_select|cnt_rx[11]~7COUT1_53 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|cnt_rx[12] .cin0_used = "true";
defparam \speed_select|cnt_rx[12] .cin1_used = "true";
defparam \speed_select|cnt_rx[12] .cin_used = "true";
defparam \speed_select|cnt_rx[12] .lut_mask = "f00f";
defparam \speed_select|cnt_rx[12] .operation_mode = "normal";
defparam \speed_select|cnt_rx[12] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[12] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[12] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[12] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \rs232_rx~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\rs232_rx~combout ),
	.padio(rs232_rx));
// synopsys translate_off
defparam \rs232_rx~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X2_Y7_N5
maxii_lcell \my_uart_rx|rx_count[1] (
// Equation(s):
// \my_uart_rx|rx_count [1] = DFFEAS(\my_uart_rx|rx_count [1] $ ((((!\my_uart_rx|rx_count [3] & \my_uart_rx|rx_count [0])))), GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , , , , , )

	.clk(\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [1]),
	.datab(vcc),
	.datac(\my_uart_rx|rx_count [3]),
	.datad(\my_uart_rx|rx_count [0]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_count [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_count[1] .lut_mask = "a5aa";
defparam \my_uart_rx|rx_count[1] .operation_mode = "normal";
defparam \my_uart_rx|rx_count[1] .output_mode = "reg_only";
defparam \my_uart_rx|rx_count[1] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_count[1] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_count[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N4
maxii_lcell \my_uart_rx|rx_count[2] (
// Equation(s):
// \my_uart_rx|rx_count [2] = DFFEAS(\my_uart_rx|rx_count [2] $ (((!\my_uart_rx|rx_count [3] & (\my_uart_rx|rx_count [0] & \my_uart_rx|rx_count [1])))), GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , , , , , )

	.clk(\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [3]),
	.datab(\my_uart_rx|rx_count [2]),
	.datac(\my_uart_rx|rx_count [0]),
	.datad(\my_uart_rx|rx_count [1]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_count [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_count[2] .lut_mask = "9ccc";
defparam \my_uart_rx|rx_count[2] .operation_mode = "normal";
defparam \my_uart_rx|rx_count[2] .output_mode = "reg_only";
defparam \my_uart_rx|rx_count[2] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_count[2] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_count[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N3
maxii_lcell \my_uart_rx|rx_count[3] (
// Equation(s):
// \my_uart_rx|rx_count [3] = DFFEAS((\my_uart_rx|rx_count [3] & ((\my_uart_rx|rx_count [2]) # ((\my_uart_rx|rx_count [1]) # (!\my_uart_rx|rx_count [0])))) # (!\my_uart_rx|rx_count [3] & (\my_uart_rx|rx_count [2] & (\my_uart_rx|rx_count [0] & 
// \my_uart_rx|rx_count [1]))), GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , , , , , )

	.clk(\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [3]),
	.datab(\my_uart_rx|rx_count [2]),
	.datac(\my_uart_rx|rx_count [0]),
	.datad(\my_uart_rx|rx_count [1]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_count [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_count[3] .lut_mask = "ea8a";
defparam \my_uart_rx|rx_count[3] .operation_mode = "normal";
defparam \my_uart_rx|rx_count[3] .output_mode = "reg_only";
defparam \my_uart_rx|rx_count[3] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_count[3] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_count[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N1
maxii_lcell \my_uart_rx|rx_count[0] (
// Equation(s):
// \my_uart_rx|rx_count [0] = DFFEAS(\my_uart_rx|rx_count [0] $ ((((!\my_uart_rx|rx_count [2] & !\my_uart_rx|rx_count [1])) # (!\my_uart_rx|rx_count [3]))), GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , , , , , )

	.clk(\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [3]),
	.datab(\my_uart_rx|rx_count [2]),
	.datac(\my_uart_rx|rx_count [0]),
	.datad(\my_uart_rx|rx_count [1]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_count [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_count[0] .lut_mask = "a587";
defparam \my_uart_rx|rx_count[0] .operation_mode = "normal";
defparam \my_uart_rx|rx_count[0] .output_mode = "reg_only";
defparam \my_uart_rx|rx_count[0] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_count[0] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_count[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N6
maxii_lcell \my_uart_rx|rx_data_reg[7]~0 (
// Equation(s):
// \my_uart_rx|rx_data_reg[7]~0_combout  = (((!\my_uart_rx|rx_count [2] & !\my_uart_rx|rx_count [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_count [2]),
	.datad(\my_uart_rx|rx_count [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[7]~0 .lut_mask = "000f";
defparam \my_uart_rx|rx_data_reg[7]~0 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[7]~0 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_reg[7]~0 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[7]~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[7]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N2
maxii_lcell \my_uart_rx|rx_complete_reg~1 (
// Equation(s):
// \my_uart_rx|rx_complete_reg~1_combout  = (((!\rst_n~combout ))) # (!\my_uart_rx|rx_enable_reg~regout )

	.clk(gnd),
	.dataa(\my_uart_rx|rx_enable_reg~regout ),
	.datab(vcc),
	.datac(\rst_n~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_complete_reg~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_complete_reg~1 .lut_mask = "5f5f";
defparam \my_uart_rx|rx_complete_reg~1 .operation_mode = "normal";
defparam \my_uart_rx|rx_complete_reg~1 .output_mode = "comb_only";
defparam \my_uart_rx|rx_complete_reg~1 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_complete_reg~1 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_complete_reg~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N1
maxii_lcell \my_uart_rx|rx_complete_reg (
// Equation(s):
// \my_uart_rx|rx_complete_reg~regout  = DFFEAS((\my_uart_rx|rx_complete_reg~regout ) # ((!\my_uart_rx|rx_count [0] & (\my_uart_rx|rx_data_reg[7]~0_combout  & !\my_uart_rx|rx_count [1]))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), 
// !\my_uart_rx|rx_complete_reg~1_combout , , , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [0]),
	.datab(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.datac(\my_uart_rx|rx_count [1]),
	.datad(\my_uart_rx|rx_complete_reg~regout ),
	.aclr(\my_uart_rx|rx_complete_reg~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_complete_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_complete_reg .lut_mask = "ff04";
defparam \my_uart_rx|rx_complete_reg .operation_mode = "normal";
defparam \my_uart_rx|rx_complete_reg .output_mode = "reg_only";
defparam \my_uart_rx|rx_complete_reg .register_cascade_mode = "off";
defparam \my_uart_rx|rx_complete_reg .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_complete_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N8
maxii_lcell \my_uart_rx|rx_enable_reg~0 (
// Equation(s):
// \my_uart_rx|rx_enable_reg~0_combout  = (((\my_uart_rx|rx_complete_reg~regout ) # (!\rst_n~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rst_n~combout ),
	.datad(\my_uart_rx|rx_complete_reg~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_enable_reg~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_enable_reg~0 .lut_mask = "ff0f";
defparam \my_uart_rx|rx_enable_reg~0 .operation_mode = "normal";
defparam \my_uart_rx|rx_enable_reg~0 .output_mode = "comb_only";
defparam \my_uart_rx|rx_enable_reg~0 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_enable_reg~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_enable_reg~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N5
maxii_lcell \my_uart_rx|rx_enable_reg (
// Equation(s):
// \my_uart_rx|rx_enable_reg~regout  = DFFEAS(VCC, !\rs232_rx~combout , !\my_uart_rx|rx_enable_reg~0_combout , , , , , , )

	.clk(!\rs232_rx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\my_uart_rx|rx_enable_reg~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_enable_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_enable_reg .lut_mask = "ffff";
defparam \my_uart_rx|rx_enable_reg .operation_mode = "normal";
defparam \my_uart_rx|rx_enable_reg .output_mode = "reg_only";
defparam \my_uart_rx|rx_enable_reg .register_cascade_mode = "off";
defparam \my_uart_rx|rx_enable_reg .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_enable_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N1
maxii_lcell \speed_select|always2~0 (
// Equation(s):
// \speed_select|always2~0_combout  = (((!\speed_select|cnt_rx [9] & \my_uart_rx|rx_enable_reg~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\speed_select|cnt_rx [9]),
	.datad(\my_uart_rx|rx_enable_reg~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always2~0 .lut_mask = "0f00";
defparam \speed_select|always2~0 .operation_mode = "normal";
defparam \speed_select|always2~0 .output_mode = "comb_only";
defparam \speed_select|always2~0 .register_cascade_mode = "off";
defparam \speed_select|always2~0 .sum_lutc_input = "datac";
defparam \speed_select|always2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N2
maxii_lcell \speed_select|always2~1 (
// Equation(s):
// \speed_select|always2~1_combout  = (!\speed_select|cnt_rx [10] & (!\speed_select|cnt_rx [11] & (!\speed_select|cnt_rx [12] & \speed_select|always2~0_combout )))

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [10]),
	.datab(\speed_select|cnt_rx [11]),
	.datac(\speed_select|cnt_rx [12]),
	.datad(\speed_select|always2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always2~1 .lut_mask = "0100";
defparam \speed_select|always2~1 .operation_mode = "normal";
defparam \speed_select|always2~1 .output_mode = "comb_only";
defparam \speed_select|always2~1 .register_cascade_mode = "off";
defparam \speed_select|always2~1 .sum_lutc_input = "datac";
defparam \speed_select|always2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N3
maxii_lcell \speed_select|always1~0 (
// Equation(s):
// \speed_select|always1~0_combout  = ((\speed_select|cnt_rx [7] & (\speed_select|cnt_rx [8] & !\speed_select|LessThan0~1_combout ))) # (!\speed_select|always2~1_combout )

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [7]),
	.datab(\speed_select|cnt_rx [8]),
	.datac(\speed_select|LessThan0~1_combout ),
	.datad(\speed_select|always2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always1~0 .lut_mask = "08ff";
defparam \speed_select|always1~0 .operation_mode = "normal";
defparam \speed_select|always1~0 .output_mode = "comb_only";
defparam \speed_select|always1~0 .register_cascade_mode = "off";
defparam \speed_select|always1~0 .sum_lutc_input = "datac";
defparam \speed_select|always1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N8
maxii_lcell \speed_select|always2~2 (
// Equation(s):
// \speed_select|always2~2_combout  = (\speed_select|cnt_rx [2]) # ((\speed_select|cnt_rx [1] & ((\speed_select|cnt_rx [0]) # (\speed_select|cnt_rx [7]))) # (!\speed_select|cnt_rx [1] & (\speed_select|cnt_rx [0] & \speed_select|cnt_rx [7])))

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [1]),
	.datab(\speed_select|cnt_rx [2]),
	.datac(\speed_select|cnt_rx [0]),
	.datad(\speed_select|cnt_rx [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always2~2 .lut_mask = "feec";
defparam \speed_select|always2~2 .operation_mode = "normal";
defparam \speed_select|always2~2 .output_mode = "comb_only";
defparam \speed_select|always2~2 .register_cascade_mode = "off";
defparam \speed_select|always2~2 .sum_lutc_input = "datac";
defparam \speed_select|always2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N7
maxii_lcell \speed_select|always2~3 (
// Equation(s):
// \speed_select|always2~3_combout  = (\speed_select|cnt_rx [4] & (((\speed_select|cnt_rx [3] & \speed_select|always2~2_combout )) # (!\speed_select|cnt_rx [7]))) # (!\speed_select|cnt_rx [4] & (!\speed_select|cnt_rx [7] & (\speed_select|cnt_rx [3] & 
// \speed_select|always2~2_combout )))

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [4]),
	.datab(\speed_select|cnt_rx [7]),
	.datac(\speed_select|cnt_rx [3]),
	.datad(\speed_select|always2~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always2~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always2~3 .lut_mask = "b222";
defparam \speed_select|always2~3 .operation_mode = "normal";
defparam \speed_select|always2~3 .output_mode = "comb_only";
defparam \speed_select|always2~3 .register_cascade_mode = "off";
defparam \speed_select|always2~3 .sum_lutc_input = "datac";
defparam \speed_select|always2~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N9
maxii_lcell \speed_select|always2~4 (
// Equation(s):
// \speed_select|always2~4_combout  = (\speed_select|cnt_rx [6] & (((!\speed_select|cnt_rx [5] & !\speed_select|always2~3_combout )) # (!\speed_select|cnt_rx [7]))) # (!\speed_select|cnt_rx [6] & ((\speed_select|cnt_rx [5]) # ((\speed_select|cnt_rx [7]) # 
// (\speed_select|always2~3_combout ))))

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [5]),
	.datab(\speed_select|cnt_rx [6]),
	.datac(\speed_select|cnt_rx [7]),
	.datad(\speed_select|always2~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always2~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always2~4 .lut_mask = "3f7e";
defparam \speed_select|always2~4 .operation_mode = "normal";
defparam \speed_select|always2~4 .output_mode = "comb_only";
defparam \speed_select|always2~4 .register_cascade_mode = "off";
defparam \speed_select|always2~4 .sum_lutc_input = "datac";
defparam \speed_select|always2~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N7
maxii_lcell \speed_select|buad_clk_rx_reg (
// Equation(s):
// \speed_select|buad_clk_rx_reg~regout  = DFFEAS((!\speed_select|cnt_rx [8] & (((\speed_select|always2~1_combout  & \speed_select|always2~4_combout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [8]),
	.datab(vcc),
	.datac(\speed_select|always2~1_combout ),
	.datad(\speed_select|always2~4_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|buad_clk_rx_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|buad_clk_rx_reg .lut_mask = "5000";
defparam \speed_select|buad_clk_rx_reg .operation_mode = "normal";
defparam \speed_select|buad_clk_rx_reg .output_mode = "reg_only";
defparam \speed_select|buad_clk_rx_reg .register_cascade_mode = "off";
defparam \speed_select|buad_clk_rx_reg .sum_lutc_input = "datac";
defparam \speed_select|buad_clk_rx_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N9
maxii_lcell \my_uart_rx|rx_data_temp[1]~4 (
// Equation(s):
// \my_uart_rx|rx_data_temp[1]~4_combout  = (\rs232_rx~combout  & (((\my_uart_rx|rx_count [1]))))

	.clk(gnd),
	.dataa(\rs232_rx~combout ),
	.datab(vcc),
	.datac(\my_uart_rx|rx_count [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_temp[1]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[1]~4 .lut_mask = "a0a0";
defparam \my_uart_rx|rx_data_temp[1]~4 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[1]~4 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_temp[1]~4 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[1]~4 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[1]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N0
maxii_lcell \my_uart_rx|rx_data_temp[0]~6 (
// Equation(s):
// \my_uart_rx|rx_data_temp[0]~6_combout  = (\my_uart_rx|rx_data_temp [0] & ((\my_uart_rx|rx_count [1] $ (!\my_uart_rx|rx_count [0])) # (!\my_uart_rx|rx_data_reg[7]~0_combout )))

	.clk(gnd),
	.dataa(\my_uart_rx|rx_count [1]),
	.datab(\my_uart_rx|rx_count [0]),
	.datac(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.datad(\my_uart_rx|rx_data_temp [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_temp[0]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[0]~6 .lut_mask = "9f00";
defparam \my_uart_rx|rx_data_temp[0]~6 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[0]~6 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_temp[0]~6 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[0]~6 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[0]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N1
maxii_lcell \my_uart_rx|rx_data_temp[0] (
// Equation(s):
// \my_uart_rx|rx_data_temp [0] = DFFEAS((\my_uart_rx|rx_data_temp[0]~6_combout ) # ((\my_uart_rx|rx_data_reg[7]~0_combout  & (\my_uart_rx|rx_data_temp[1]~4_combout  & !\my_uart_rx|rx_count [0]))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), 
// \rst_n~combout , , , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.datab(\my_uart_rx|rx_data_temp[1]~4_combout ),
	.datac(\my_uart_rx|rx_count [0]),
	.datad(\my_uart_rx|rx_data_temp[0]~6_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[0] .lut_mask = "ff08";
defparam \my_uart_rx|rx_data_temp[0] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[0] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[0] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[0] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N7
maxii_lcell \my_uart_rx|rx_data_reg[7]~1 (
// Equation(s):
// \my_uart_rx|rx_data_reg[7]~1_combout  = (\my_uart_rx|rx_enable_reg~regout  & (!\my_uart_rx|rx_count [0] & (!\my_uart_rx|rx_count [1] & \my_uart_rx|rx_data_reg[7]~0_combout )))

	.clk(gnd),
	.dataa(\my_uart_rx|rx_enable_reg~regout ),
	.datab(\my_uart_rx|rx_count [0]),
	.datac(\my_uart_rx|rx_count [1]),
	.datad(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[7]~1 .lut_mask = "0200";
defparam \my_uart_rx|rx_data_reg[7]~1 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[7]~1 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_reg[7]~1 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[7]~1 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[7]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N2
maxii_lcell \my_uart_rx|rx_data_reg[0] (
// Equation(s):
// \my_uart_rx|rx_data_reg [0] = DFFEAS(GND, !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [0], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_data_temp [0]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_reg [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[0] .lut_mask = "0000";
defparam \my_uart_rx|rx_data_reg[0] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[0] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_reg[0] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[0] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y7_N1
maxii_lcell \my_uart_rx|Mux7~3 (
// Equation(s):
// \my_uart_rx|Mux7~3_combout  = (\my_uart_rx|rx_count [2] & ((\my_uart_rx|rx_count [1] & ((\rs232_rx~combout ))) # (!\my_uart_rx|rx_count [1] & (\my_uart_rx|rx_data_temp [4])))) # (!\my_uart_rx|rx_count [2] & (\my_uart_rx|rx_count [1] & 
// (\my_uart_rx|rx_data_temp [4])))

	.clk(gnd),
	.dataa(\my_uart_rx|rx_count [2]),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(\my_uart_rx|rx_data_temp [4]),
	.datad(\rs232_rx~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux7~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux7~3 .lut_mask = "e860";
defparam \my_uart_rx|Mux7~3 .operation_mode = "normal";
defparam \my_uart_rx|Mux7~3 .output_mode = "comb_only";
defparam \my_uart_rx|Mux7~3 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux7~3 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux7~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N9
maxii_lcell \my_uart_rx|Mux7~2 (
// Equation(s):
// \my_uart_rx|Mux7~2_combout  = ((!\my_uart_rx|rx_count [3] & (\my_uart_rx|rx_count [2] $ (\my_uart_rx|rx_count [0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\my_uart_rx|rx_count [3]),
	.datac(\my_uart_rx|rx_count [2]),
	.datad(\my_uart_rx|rx_count [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux7~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux7~2 .lut_mask = "0330";
defparam \my_uart_rx|Mux7~2 .operation_mode = "normal";
defparam \my_uart_rx|Mux7~2 .output_mode = "comb_only";
defparam \my_uart_rx|Mux7~2 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux7~2 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux7~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N6
maxii_lcell \my_uart_rx|rx_data_temp[4] (
// Equation(s):
// \my_uart_rx|rx_data_temp [4] = DFFEAS((!\my_uart_rx|rx_count [3] & (\my_uart_rx|Mux7~3_combout  & (\my_uart_rx|rx_count [2] $ (\my_uart_rx|rx_count [0])))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , \my_uart_rx|Mux7~2_combout , , 
// , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [3]),
	.datab(\my_uart_rx|rx_count [2]),
	.datac(\my_uart_rx|rx_count [0]),
	.datad(\my_uart_rx|Mux7~3_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|Mux7~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[4] .lut_mask = "1400";
defparam \my_uart_rx|rx_data_temp[4] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[4] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[4] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[4] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N3
maxii_lcell \my_uart_rx|rx_data_reg[4] (
// Equation(s):
// \my_uart_rx|rx_data_reg [4] = DFFEAS((((\my_uart_rx|rx_data_temp [4]))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , \my_uart_rx|rx_data_reg[7]~1_combout , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\my_uart_rx|rx_data_temp [4]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_reg [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[4] .lut_mask = "ff00";
defparam \my_uart_rx|rx_data_reg[4] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[4] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_reg[4] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[4] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N6
maxii_lcell \my_uart_rx|rx_data_temp[1] (
// Equation(s):
// \my_uart_rx|rx_data_temp [1] = DFFEAS((\my_uart_rx|rx_data_reg[7]~0_combout  & ((\my_uart_rx|rx_count [0] & (\my_uart_rx|rx_data_temp[1]~4_combout )) # (!\my_uart_rx|rx_count [0] & ((\my_uart_rx|rx_data_temp [1]))))) # 
// (!\my_uart_rx|rx_data_reg[7]~0_combout  & (((\my_uart_rx|rx_data_temp [1])))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.datab(\my_uart_rx|rx_data_temp[1]~4_combout ),
	.datac(\my_uart_rx|rx_count [0]),
	.datad(\my_uart_rx|rx_data_temp [1]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[1] .lut_mask = "df80";
defparam \my_uart_rx|rx_data_temp[1] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[1] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[1] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[1] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N0
maxii_lcell \my_uart_rx|rx_data_reg[1] (
// Equation(s):
// \my_uart_rx|rx_data_reg [1] = DFFEAS((((\my_uart_rx|rx_data_temp [1]))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , \my_uart_rx|rx_data_reg[7]~1_combout , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\my_uart_rx|rx_data_temp [1]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_reg [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[1] .lut_mask = "ff00";
defparam \my_uart_rx|rx_data_reg[1] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[1] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_reg[1] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[1] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N4
maxii_lcell \my_uart_rx|Mux8~0 (
// Equation(s):
// \my_uart_rx|Mux8~0_combout  = ((\rs232_rx~combout  & (\my_uart_rx|rx_count [2] & !\my_uart_rx|rx_count [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rs232_rx~combout ),
	.datac(\my_uart_rx|rx_count [2]),
	.datad(\my_uart_rx|rx_count [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux8~0 .lut_mask = "00c0";
defparam \my_uart_rx|Mux8~0 .operation_mode = "normal";
defparam \my_uart_rx|Mux8~0 .output_mode = "comb_only";
defparam \my_uart_rx|Mux8~0 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux8~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N2
maxii_lcell \my_uart_rx|rx_data_temp[2] (
// Equation(s):
// \my_uart_rx|rx_data_temp [2] = DFFEAS((\my_uart_rx|Mux7~2_combout  & ((\my_uart_rx|Mux8~0_combout ) # ((\my_uart_rx|rx_count [1] & \my_uart_rx|rx_data_temp [2])))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , 
// \my_uart_rx|Mux7~2_combout , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|Mux8~0_combout ),
	.datab(\my_uart_rx|Mux7~2_combout ),
	.datac(\my_uart_rx|rx_count [1]),
	.datad(\my_uart_rx|rx_data_temp [2]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|Mux7~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[2] .lut_mask = "c888";
defparam \my_uart_rx|rx_data_temp[2] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[2] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[2] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[2] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N2
maxii_lcell \my_uart_rx|rx_data_temp[7]~0 (
// Equation(s):
// \my_uart_rx|rx_data_temp[7]~0_combout  = (\rs232_rx~combout  & (\my_uart_rx|rx_count [3] & (!\my_uart_rx|rx_count [1] & !\my_uart_rx|rx_count [2])))

	.clk(gnd),
	.dataa(\rs232_rx~combout ),
	.datab(\my_uart_rx|rx_count [3]),
	.datac(\my_uart_rx|rx_count [1]),
	.datad(\my_uart_rx|rx_count [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_temp[7]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[7]~0 .lut_mask = "0008";
defparam \my_uart_rx|rx_data_temp[7]~0 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[7]~0 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_temp[7]~0 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[7]~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[7]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N4
maxii_lcell \my_uart_rx|rx_data_temp[7]~1 (
// Equation(s):
// \my_uart_rx|rx_data_temp[7]~1_combout  = (((!\my_uart_rx|rx_count [1] & !\my_uart_rx|rx_count [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_count [1]),
	.datad(\my_uart_rx|rx_count [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_temp[7]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[7]~1 .lut_mask = "000f";
defparam \my_uart_rx|rx_data_temp[7]~1 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[7]~1 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_temp[7]~1 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[7]~1 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[7]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N3
maxii_lcell \my_uart_rx|rx_data_temp[7] (
// Equation(s):
// \my_uart_rx|rx_data_temp [7] = DFFEAS((\my_uart_rx|rx_count [0] & ((\my_uart_rx|rx_data_temp[7]~0_combout ) # ((!\my_uart_rx|rx_data_temp[7]~1_combout  & \my_uart_rx|rx_data_temp [7])))) # (!\my_uart_rx|rx_count [0] & (((\my_uart_rx|rx_data_temp [7])))), 
// !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [0]),
	.datab(\my_uart_rx|rx_data_temp[7]~0_combout ),
	.datac(\my_uart_rx|rx_data_temp[7]~1_combout ),
	.datad(\my_uart_rx|rx_data_temp [7]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[7] .lut_mask = "df88";
defparam \my_uart_rx|rx_data_temp[7] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[7] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[7] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[7] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N7
maxii_lcell \my_uart_rx|Mux5~0 (
// Equation(s):
// \my_uart_rx|Mux5~0_combout  = ((\my_uart_rx|rx_count [0] $ (\my_uart_rx|rx_count [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_count [0]),
	.datad(\my_uart_rx|rx_count [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux5~0 .lut_mask = "0ff0";
defparam \my_uart_rx|Mux5~0 .operation_mode = "normal";
defparam \my_uart_rx|Mux5~0 .output_mode = "comb_only";
defparam \my_uart_rx|Mux5~0 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux5~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N8
maxii_lcell \my_uart_rx|rx_data_temp[6] (
// Equation(s):
// \my_uart_rx|rx_data_temp [6] = DFFEAS((\my_uart_rx|Mux5~0_combout  & ((\my_uart_rx|rx_data_temp[7]~0_combout ) # ((\my_uart_rx|rx_data_temp [6] & !\my_uart_rx|rx_data_temp[7]~1_combout )))) # (!\my_uart_rx|Mux5~0_combout  & (\my_uart_rx|rx_data_temp 
// [6])), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_temp [6]),
	.datab(\my_uart_rx|rx_data_temp[7]~0_combout ),
	.datac(\my_uart_rx|rx_data_temp[7]~1_combout ),
	.datad(\my_uart_rx|Mux5~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[6] .lut_mask = "ceaa";
defparam \my_uart_rx|rx_data_temp[6] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[6] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[6] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[6] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N1
maxii_lcell \my_uart_rx|rx_data_reg[6] (
// Equation(s):
// \my_uart_rx|rx_data_reg [6] = DFFEAS(GND, !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [6], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_data_temp [6]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_reg [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[6] .lut_mask = "0000";
defparam \my_uart_rx|rx_data_reg[6] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[6] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_reg[6] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[6] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y6_N6
maxii_lcell \my_uart_rx|rx_data_reg[7] (
// Equation(s):
// \Equal0~0  = (((!D1_rx_data_reg[7] & !\my_uart_rx|rx_data_reg [6])))
// \my_uart_rx|rx_data_reg [7] = DFFEAS(\Equal0~0 , !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [7], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_data_temp [7]),
	.datad(\my_uart_rx|rx_data_reg [6]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~0 ),
	.regout(\my_uart_rx|rx_data_reg [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[7] .lut_mask = "000f";
defparam \my_uart_rx|rx_data_reg[7] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[7] .output_mode = "reg_and_comb";
defparam \my_uart_rx|rx_data_reg[7] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[7] .sum_lutc_input = "qfbk";
defparam \my_uart_rx|rx_data_reg[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y6_N7
maxii_lcell \my_uart_rx|rx_data_reg[2] (
// Equation(s):
// \Equal0~1  = (!\my_uart_rx|rx_data_reg [4] & (!\my_uart_rx|rx_data_reg [1] & (D1_rx_data_reg[2] & \Equal0~0 )))
// \my_uart_rx|rx_data_reg [2] = DFFEAS(\Equal0~1 , !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [2], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_reg [4]),
	.datab(\my_uart_rx|rx_data_reg [1]),
	.datac(\my_uart_rx|rx_data_temp [2]),
	.datad(\Equal0~0 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~1 ),
	.regout(\my_uart_rx|rx_data_reg [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[2] .lut_mask = "1000";
defparam \my_uart_rx|rx_data_reg[2] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[2] .output_mode = "reg_and_comb";
defparam \my_uart_rx|rx_data_reg[2] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[2] .sum_lutc_input = "qfbk";
defparam \my_uart_rx|rx_data_reg[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y7_N3
maxii_lcell \my_uart_rx|Mux6~2 (
// Equation(s):
// \my_uart_rx|Mux6~2_combout  = (\my_uart_rx|rx_count [1] & ((\my_uart_rx|rx_count [2] & (\rs232_rx~combout )) # (!\my_uart_rx|rx_count [2] & ((\my_uart_rx|rx_data_temp [5]))))) # (!\my_uart_rx|rx_count [1] & (((\my_uart_rx|rx_data_temp [5] & 
// \my_uart_rx|rx_count [2]))))

	.clk(gnd),
	.dataa(\rs232_rx~combout ),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(\my_uart_rx|rx_data_temp [5]),
	.datad(\my_uart_rx|rx_count [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux6~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux6~2 .lut_mask = "b8c0";
defparam \my_uart_rx|Mux6~2 .operation_mode = "normal";
defparam \my_uart_rx|Mux6~2 .output_mode = "comb_only";
defparam \my_uart_rx|Mux6~2 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux6~2 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux6~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N7
maxii_lcell \my_uart_rx|Mux2~0 (
// Equation(s):
// \my_uart_rx|Mux2~0_combout  = (((!\my_uart_rx|rx_count [3] & \my_uart_rx|rx_count [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_count [3]),
	.datad(\my_uart_rx|rx_count [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux2~0 .lut_mask = "0f00";
defparam \my_uart_rx|Mux2~0 .operation_mode = "normal";
defparam \my_uart_rx|Mux2~0 .output_mode = "comb_only";
defparam \my_uart_rx|Mux2~0 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux2~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N5
maxii_lcell \my_uart_rx|rx_data_temp[5] (
// Equation(s):
// \my_uart_rx|rx_data_temp [5] = DFFEAS(((!\my_uart_rx|rx_count [3] & (\my_uart_rx|rx_count [0] & \my_uart_rx|Mux6~2_combout ))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , \my_uart_rx|Mux2~0_combout , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(\my_uart_rx|rx_count [3]),
	.datac(\my_uart_rx|rx_count [0]),
	.datad(\my_uart_rx|Mux6~2_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|Mux2~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[5] .lut_mask = "3000";
defparam \my_uart_rx|rx_data_temp[5] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[5] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[5] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[5] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N8
maxii_lcell \my_uart_rx|rx_data_temp[3] (
// Equation(s):
// \my_uart_rx|rx_data_temp [3] = DFFEAS((\my_uart_rx|Mux2~0_combout  & ((\my_uart_rx|Mux8~0_combout ) # ((\my_uart_rx|rx_count [1] & \my_uart_rx|rx_data_temp [3])))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , 
// \my_uart_rx|Mux2~0_combout , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|Mux8~0_combout ),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(\my_uart_rx|Mux2~0_combout ),
	.datad(\my_uart_rx|rx_data_temp [3]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|Mux2~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[3] .lut_mask = "e0a0";
defparam \my_uart_rx|rx_data_temp[3] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[3] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[3] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[3] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N8
maxii_lcell \my_uart_rx|rx_data_reg[3] (
// Equation(s):
// \Equal1~0  = (\my_uart_rx|rx_data_reg [0] & (!\my_uart_rx|rx_data_reg [5] & (D1_rx_data_reg[3] & \Equal0~1 )))
// \my_uart_rx|rx_data_reg [3] = DFFEAS(\Equal1~0 , !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [3], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_reg [0]),
	.datab(\my_uart_rx|rx_data_reg [5]),
	.datac(\my_uart_rx|rx_data_temp [3]),
	.datad(\Equal0~1 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal1~0 ),
	.regout(\my_uart_rx|rx_data_reg [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[3] .lut_mask = "2000";
defparam \my_uart_rx|rx_data_reg[3] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[3] .output_mode = "reg_and_comb";
defparam \my_uart_rx|rx_data_reg[3] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[3] .sum_lutc_input = "qfbk";
defparam \my_uart_rx|rx_data_reg[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y6_N4
maxii_lcell \my_uart_rx|rx_data_reg[5] (
// Equation(s):
// \Equal0~2  = (!\my_uart_rx|rx_data_reg [0] & (\Equal0~1  & (D1_rx_data_reg[5] & !\my_uart_rx|rx_data_reg [3])))
// \my_uart_rx|rx_data_reg [5] = DFFEAS(\Equal0~2 , !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [5], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_reg [0]),
	.datab(\Equal0~1 ),
	.datac(\my_uart_rx|rx_data_temp [5]),
	.datad(\my_uart_rx|rx_data_reg [3]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~2 ),
	.regout(\my_uart_rx|rx_data_reg [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[5] .lut_mask = "0040";
defparam \my_uart_rx|rx_data_reg[5] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[5] .output_mode = "reg_and_comb";
defparam \my_uart_rx|rx_data_reg[5] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[5] .sum_lutc_input = "qfbk";
defparam \my_uart_rx|rx_data_reg[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N3
maxii_lcell flag_reg(
// Equation(s):
// \flag_reg~regout  = DFFEAS((((!\flag_reg~regout ))), !\my_uart_rx|rx_enable_reg~regout , \rst_n~combout , , , , , , )

	.clk(!\my_uart_rx|rx_enable_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\flag_reg~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\flag_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam flag_reg.lut_mask = "00ff";
defparam flag_reg.operation_mode = "normal";
defparam flag_reg.output_mode = "reg_only";
defparam flag_reg.register_cascade_mode = "off";
defparam flag_reg.sum_lutc_input = "datac";
defparam flag_reg.synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N2
maxii_lcell Flag_temp(
// Equation(s):
// \Selector1~0  = (\Current.WAIT~regout  & ((Flag_temp $ (\flag_reg~regout )))) # (!\Current.WAIT~regout  & (\Current.S1~regout  & (Flag_temp $ (\flag_reg~regout ))))
// \Flag_temp~regout  = DFFEAS(\Selector1~0 , GLOBAL(\clk~combout ), \rst_n~combout , , , \flag_reg~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(\Current.S1~regout ),
	.datac(\flag_reg~regout ),
	.datad(\flag_reg~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector1~0 ),
	.regout(\Flag_temp~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam Flag_temp.lut_mask = "0ee0";
defparam Flag_temp.operation_mode = "normal";
defparam Flag_temp.output_mode = "reg_and_comb";
defparam Flag_temp.register_cascade_mode = "off";
defparam Flag_temp.sum_lutc_input = "qfbk";
defparam Flag_temp.synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y6_N9
maxii_lcell \Current.S1 (
// Equation(s):
// \Current.S1~regout  = DFFEAS((\Equal1~0  & (!\Current.IDLE~regout  & (\Equal0~2 ))) # (!\Equal1~0  & ((\Selector1~0 ) # ((!\Current.IDLE~regout  & \Equal0~2 )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal1~0 ),
	.datab(\Current.IDLE~regout ),
	.datac(\Equal0~2 ),
	.datad(\Selector1~0 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Current.S1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Current.S1 .lut_mask = "7530";
defparam \Current.S1 .operation_mode = "normal";
defparam \Current.S1 .output_mode = "reg_only";
defparam \Current.S1 .register_cascade_mode = "off";
defparam \Current.S1 .sum_lutc_input = "datac";
defparam \Current.S1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N4
maxii_lcell \always2~0 (
// Equation(s):
// \always2~0_combout  = (\Flag_temp~regout  $ (((\flag_reg~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Flag_temp~regout ),
	.datac(vcc),
	.datad(\flag_reg~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\always2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \always2~0 .lut_mask = "33cc";
defparam \always2~0 .operation_mode = "normal";
defparam \always2~0 .output_mode = "comb_only";
defparam \always2~0 .register_cascade_mode = "off";
defparam \always2~0 .sum_lutc_input = "datac";
defparam \always2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N9
maxii_lcell \Current.SAVE (
// Equation(s):
// \Current.SAVE~regout  = DFFEAS((\Current.IDLE~regout  & (!\Current.SAVE~regout  & (\always2~0_combout  & \Equal1~0 ))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.IDLE~regout ),
	.datab(\Current.SAVE~regout ),
	.datac(\always2~0_combout ),
	.datad(\Equal1~0 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Current.SAVE~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Current.SAVE .lut_mask = "2000";
defparam \Current.SAVE .operation_mode = "normal";
defparam \Current.SAVE .output_mode = "reg_only";
defparam \Current.SAVE .register_cascade_mode = "off";
defparam \Current.SAVE .sum_lutc_input = "datac";
defparam \Current.SAVE .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N5
maxii_lcell \Current.IDLE (
// Equation(s):
// \Current.IDLE~regout  = DFFEAS(((!\Current.SAVE~regout  & ((\Current.IDLE~regout ) # (\Equal0~2 )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\Current.SAVE~regout ),
	.datac(\Current.IDLE~regout ),
	.datad(\Equal0~2 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Current.IDLE~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Current.IDLE .lut_mask = "3330";
defparam \Current.IDLE .operation_mode = "normal";
defparam \Current.IDLE .output_mode = "reg_only";
defparam \Current.IDLE .register_cascade_mode = "off";
defparam \Current.IDLE .sum_lutc_input = "datac";
defparam \Current.IDLE .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N1
maxii_lcell \Current.WAIT (
// Equation(s):
// \Current.WAIT~regout  = DFFEAS((\Current.IDLE~regout  & (!\Current.SAVE~regout  & (\flag_reg~regout  $ (!\Flag_temp~regout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.IDLE~regout ),
	.datab(\flag_reg~regout ),
	.datac(\Current.SAVE~regout ),
	.datad(\Flag_temp~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Current.WAIT~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Current.WAIT .lut_mask = "0802";
defparam \Current.WAIT .operation_mode = "normal";
defparam \Current.WAIT .output_mode = "reg_only";
defparam \Current.WAIT .register_cascade_mode = "off";
defparam \Current.WAIT .sum_lutc_input = "datac";
defparam \Current.WAIT .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N0
maxii_lcell \Buff_temp[3] (
// Equation(s):
// Buff_temp[3] = DFFEAS((\Current.S1~regout  & ((\my_uart_rx|rx_data_reg [3]) # ((\Current.WAIT~regout  & Buff_temp[3])))) # (!\Current.S1~regout  & (\Current.WAIT~regout  & (Buff_temp[3]))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(\Current.WAIT~regout ),
	.datac(Buff_temp[3]),
	.datad(\my_uart_rx|rx_data_reg [3]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[3] .lut_mask = "eac0";
defparam \Buff_temp[3] .operation_mode = "normal";
defparam \Buff_temp[3] .output_mode = "reg_only";
defparam \Buff_temp[3] .register_cascade_mode = "off";
defparam \Buff_temp[3] .sum_lutc_input = "datac";
defparam \Buff_temp[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N8
maxii_lcell \Buff_temp[11] (
// Equation(s):
// Buff_temp[11] = DFFEAS((Buff_temp[11] & ((\Current.WAIT~regout ) # ((Buff_temp[3] & \Current.S1~regout )))) # (!Buff_temp[11] & (((Buff_temp[3] & \Current.S1~regout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[11]),
	.datab(\Current.WAIT~regout ),
	.datac(Buff_temp[3]),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[11] .lut_mask = "f888";
defparam \Buff_temp[11] .operation_mode = "normal";
defparam \Buff_temp[11] .output_mode = "reg_only";
defparam \Buff_temp[11] .register_cascade_mode = "off";
defparam \Buff_temp[11] .sum_lutc_input = "datac";
defparam \Buff_temp[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N2
maxii_lcell \Buff_temp[19] (
// Equation(s):
// Buff_temp[19] = DFFEAS((Buff_temp[11] & ((\Current.S1~regout ) # ((\Current.WAIT~regout  & Buff_temp[19])))) # (!Buff_temp[11] & (\Current.WAIT~regout  & ((Buff_temp[19])))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[11]),
	.datab(\Current.WAIT~regout ),
	.datac(\Current.S1~regout ),
	.datad(Buff_temp[19]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[19] .lut_mask = "eca0";
defparam \Buff_temp[19] .operation_mode = "normal";
defparam \Buff_temp[19] .output_mode = "reg_only";
defparam \Buff_temp[19] .register_cascade_mode = "off";
defparam \Buff_temp[19] .sum_lutc_input = "datac";
defparam \Buff_temp[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N4
maxii_lcell \Rx_cmd[19] (
// Equation(s):
// Rx_cmd[19] = DFFEAS(GND, GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[19], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[19]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[19] .lut_mask = "0000";
defparam \Rx_cmd[19] .operation_mode = "normal";
defparam \Rx_cmd[19] .output_mode = "reg_only";
defparam \Rx_cmd[19] .register_cascade_mode = "off";
defparam \Rx_cmd[19] .sum_lutc_input = "datac";
defparam \Rx_cmd[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N8
maxii_lcell \Buff_temp[4] (
// Equation(s):
// Buff_temp[4] = DFFEAS((Buff_temp[4] & ((\Current.WAIT~regout ) # ((\Current.S1~regout  & \my_uart_rx|rx_data_reg [4])))) # (!Buff_temp[4] & (\Current.S1~regout  & ((\my_uart_rx|rx_data_reg [4])))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[4]),
	.datab(\Current.S1~regout ),
	.datac(\Current.WAIT~regout ),
	.datad(\my_uart_rx|rx_data_reg [4]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[4] .lut_mask = "eca0";
defparam \Buff_temp[4] .operation_mode = "normal";
defparam \Buff_temp[4] .output_mode = "reg_only";
defparam \Buff_temp[4] .register_cascade_mode = "off";
defparam \Buff_temp[4] .sum_lutc_input = "datac";
defparam \Buff_temp[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N0
maxii_lcell \Buff_temp[12] (
// Equation(s):
// Buff_temp[12] = DFFEAS((Buff_temp[4] & ((\Current.S1~regout ) # ((\Current.WAIT~regout  & Buff_temp[12])))) # (!Buff_temp[4] & (\Current.WAIT~regout  & (Buff_temp[12]))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[4]),
	.datab(\Current.WAIT~regout ),
	.datac(Buff_temp[12]),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[12] .lut_mask = "eac0";
defparam \Buff_temp[12] .operation_mode = "normal";
defparam \Buff_temp[12] .output_mode = "reg_only";
defparam \Buff_temp[12] .register_cascade_mode = "off";
defparam \Buff_temp[12] .sum_lutc_input = "datac";
defparam \Buff_temp[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N6
maxii_lcell \Buff_temp[20] (
// Equation(s):
// Buff_temp[20] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[20]) # ((Buff_temp[12] & \Current.S1~regout )))) # (!\Current.WAIT~regout  & (Buff_temp[12] & ((\Current.S1~regout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(Buff_temp[12]),
	.datac(Buff_temp[20]),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[20] .lut_mask = "eca0";
defparam \Buff_temp[20] .operation_mode = "normal";
defparam \Buff_temp[20] .output_mode = "reg_only";
defparam \Buff_temp[20] .register_cascade_mode = "off";
defparam \Buff_temp[20] .sum_lutc_input = "datac";
defparam \Buff_temp[20] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N3
maxii_lcell \Rx_cmd[20] (
// Equation(s):
// Rx_cmd[20] = DFFEAS(GND, GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[20], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[20]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[20] .lut_mask = "0000";
defparam \Rx_cmd[20] .operation_mode = "normal";
defparam \Rx_cmd[20] .output_mode = "reg_only";
defparam \Rx_cmd[20] .register_cascade_mode = "off";
defparam \Rx_cmd[20] .sum_lutc_input = "datac";
defparam \Rx_cmd[20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N2
maxii_lcell \Buff_temp[1] (
// Equation(s):
// Buff_temp[1] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[1]) # ((\my_uart_rx|rx_data_reg [1] & \Current.S1~regout )))) # (!\Current.WAIT~regout  & (((\my_uart_rx|rx_data_reg [1] & \Current.S1~regout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(Buff_temp[1]),
	.datac(\my_uart_rx|rx_data_reg [1]),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[1] .lut_mask = "f888";
defparam \Buff_temp[1] .operation_mode = "normal";
defparam \Buff_temp[1] .output_mode = "reg_only";
defparam \Buff_temp[1] .register_cascade_mode = "off";
defparam \Buff_temp[1] .sum_lutc_input = "datac";
defparam \Buff_temp[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N9
maxii_lcell \Buff_temp[9] (
// Equation(s):
// Buff_temp[9] = DFFEAS((Buff_temp[1] & ((\Current.S1~regout ) # ((\Current.WAIT~regout  & Buff_temp[9])))) # (!Buff_temp[1] & (((\Current.WAIT~regout  & Buff_temp[9])))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[1]),
	.datab(\Current.S1~regout ),
	.datac(\Current.WAIT~regout ),
	.datad(Buff_temp[9]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[9] .lut_mask = "f888";
defparam \Buff_temp[9] .operation_mode = "normal";
defparam \Buff_temp[9] .output_mode = "reg_only";
defparam \Buff_temp[9] .register_cascade_mode = "off";
defparam \Buff_temp[9] .sum_lutc_input = "datac";
defparam \Buff_temp[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N0
maxii_lcell \Buff_temp[17] (
// Equation(s):
// Buff_temp[17] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[17]) # ((\Current.S1~regout  & Buff_temp[9])))) # (!\Current.WAIT~regout  & (\Current.S1~regout  & ((Buff_temp[9])))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(\Current.S1~regout ),
	.datac(Buff_temp[17]),
	.datad(Buff_temp[9]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[17] .lut_mask = "eca0";
defparam \Buff_temp[17] .operation_mode = "normal";
defparam \Buff_temp[17] .output_mode = "reg_only";
defparam \Buff_temp[17] .register_cascade_mode = "off";
defparam \Buff_temp[17] .sum_lutc_input = "datac";
defparam \Buff_temp[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N7
maxii_lcell \Buff_temp[0] (
// Equation(s):
// Buff_temp[0] = DFFEAS((Buff_temp[0] & ((\Current.WAIT~regout ) # ((\Current.S1~regout  & \my_uart_rx|rx_data_reg [0])))) # (!Buff_temp[0] & (\Current.S1~regout  & ((\my_uart_rx|rx_data_reg [0])))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[0]),
	.datab(\Current.S1~regout ),
	.datac(\Current.WAIT~regout ),
	.datad(\my_uart_rx|rx_data_reg [0]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[0] .lut_mask = "eca0";
defparam \Buff_temp[0] .operation_mode = "normal";
defparam \Buff_temp[0] .output_mode = "reg_only";
defparam \Buff_temp[0] .register_cascade_mode = "off";
defparam \Buff_temp[0] .sum_lutc_input = "datac";
defparam \Buff_temp[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N3
maxii_lcell \Buff_temp[8] (
// Equation(s):
// Buff_temp[8] = DFFEAS((Buff_temp[0] & ((\Current.S1~regout ) # ((\Current.WAIT~regout  & Buff_temp[8])))) # (!Buff_temp[0] & (((\Current.WAIT~regout  & Buff_temp[8])))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[0]),
	.datab(\Current.S1~regout ),
	.datac(\Current.WAIT~regout ),
	.datad(Buff_temp[8]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[8] .lut_mask = "f888";
defparam \Buff_temp[8] .operation_mode = "normal";
defparam \Buff_temp[8] .output_mode = "reg_only";
defparam \Buff_temp[8] .register_cascade_mode = "off";
defparam \Buff_temp[8] .sum_lutc_input = "datac";
defparam \Buff_temp[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N1
maxii_lcell \Buff_temp[16] (
// Equation(s):
// Buff_temp[16] = DFFEAS((Buff_temp[8] & ((\Current.S1~regout ) # ((\Current.WAIT~regout  & Buff_temp[16])))) # (!Buff_temp[8] & (((\Current.WAIT~regout  & Buff_temp[16])))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[8]),
	.datab(\Current.S1~regout ),
	.datac(\Current.WAIT~regout ),
	.datad(Buff_temp[16]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[16] .lut_mask = "f888";
defparam \Buff_temp[16] .operation_mode = "normal";
defparam \Buff_temp[16] .output_mode = "reg_only";
defparam \Buff_temp[16] .register_cascade_mode = "off";
defparam \Buff_temp[16] .sum_lutc_input = "datac";
defparam \Buff_temp[16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N8
maxii_lcell \Rx_cmd[16] (
// Equation(s):
// \Equal2~4  = (Rx_cmd[19] & (!Rx_cmd[17] & (Rx_cmd[16] & !Rx_cmd[20])))
// Rx_cmd[16] = DFFEAS(\Equal2~4 , GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[16], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[19]),
	.datab(Rx_cmd[17]),
	.datac(Buff_temp[16]),
	.datad(Rx_cmd[20]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~4 ),
	.regout(Rx_cmd[16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[16] .lut_mask = "0020";
defparam \Rx_cmd[16] .operation_mode = "normal";
defparam \Rx_cmd[16] .output_mode = "reg_and_comb";
defparam \Rx_cmd[16] .register_cascade_mode = "off";
defparam \Rx_cmd[16] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N2
maxii_lcell \Rx_cmd[9] (
// Equation(s):
// \Equal6~0  = (((Rx_cmd[9] & Rx_cmd[8])))
// Rx_cmd[9] = DFFEAS(\Equal6~0 , GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[9], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[9]),
	.datad(Rx_cmd[8]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal6~0 ),
	.regout(Rx_cmd[9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[9] .lut_mask = "f000";
defparam \Rx_cmd[9] .operation_mode = "normal";
defparam \Rx_cmd[9] .output_mode = "reg_and_comb";
defparam \Rx_cmd[9] .register_cascade_mode = "off";
defparam \Rx_cmd[9] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N9
maxii_lcell \Rx_cmd[8] (
// Equation(s):
// \Equal5~2  = ((!Rx_cmd[9] & (!Rx_cmd[8] & !Rx_cmd[2])))
// Rx_cmd[8] = DFFEAS(\Equal5~2 , GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[8], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(Rx_cmd[9]),
	.datac(Buff_temp[8]),
	.datad(Rx_cmd[2]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal5~2 ),
	.regout(Rx_cmd[8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[8] .lut_mask = "0003";
defparam \Rx_cmd[8] .operation_mode = "normal";
defparam \Rx_cmd[8] .output_mode = "reg_and_comb";
defparam \Rx_cmd[8] .register_cascade_mode = "off";
defparam \Rx_cmd[8] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y6_N7
maxii_lcell \Buff_temp[5] (
// Equation(s):
// Buff_temp[5] = DFFEAS((\Current.S1~regout  & ((\my_uart_rx|rx_data_reg [5]) # ((\Current.WAIT~regout  & Buff_temp[5])))) # (!\Current.S1~regout  & (\Current.WAIT~regout  & (Buff_temp[5]))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(\Current.WAIT~regout ),
	.datac(Buff_temp[5]),
	.datad(\my_uart_rx|rx_data_reg [5]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[5] .lut_mask = "eac0";
defparam \Buff_temp[5] .operation_mode = "normal";
defparam \Buff_temp[5] .output_mode = "reg_only";
defparam \Buff_temp[5] .register_cascade_mode = "off";
defparam \Buff_temp[5] .sum_lutc_input = "datac";
defparam \Buff_temp[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N5
maxii_lcell \Buff_temp[13] (
// Equation(s):
// Buff_temp[13] = DFFEAS((Buff_temp[13] & ((\Current.WAIT~regout ) # ((Buff_temp[5] & \Current.S1~regout )))) # (!Buff_temp[13] & (((Buff_temp[5] & \Current.S1~regout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[13]),
	.datab(\Current.WAIT~regout ),
	.datac(Buff_temp[5]),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[13] .lut_mask = "f888";
defparam \Buff_temp[13] .operation_mode = "normal";
defparam \Buff_temp[13] .output_mode = "reg_only";
defparam \Buff_temp[13] .register_cascade_mode = "off";
defparam \Buff_temp[13] .sum_lutc_input = "datac";
defparam \Buff_temp[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N4
maxii_lcell \Buff_temp[21] (
// Equation(s):
// Buff_temp[21] = DFFEAS((Buff_temp[13] & ((\Current.S1~regout ) # ((\Current.WAIT~regout  & Buff_temp[21])))) # (!Buff_temp[13] & (\Current.WAIT~regout  & (Buff_temp[21]))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[13]),
	.datab(\Current.WAIT~regout ),
	.datac(Buff_temp[21]),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[21] .lut_mask = "eac0";
defparam \Buff_temp[21] .operation_mode = "normal";
defparam \Buff_temp[21] .output_mode = "reg_only";
defparam \Buff_temp[21] .register_cascade_mode = "off";
defparam \Buff_temp[21] .sum_lutc_input = "datac";
defparam \Buff_temp[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N8
maxii_lcell \Rx_cmd[21] (
// Equation(s):
// Rx_cmd[21] = DFFEAS(GND, GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[21], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[21]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[21] .lut_mask = "0000";
defparam \Rx_cmd[21] .operation_mode = "normal";
defparam \Rx_cmd[21] .output_mode = "reg_only";
defparam \Rx_cmd[21] .register_cascade_mode = "off";
defparam \Rx_cmd[21] .sum_lutc_input = "datac";
defparam \Rx_cmd[21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N7
maxii_lcell \Buff_temp[2] (
// Equation(s):
// Buff_temp[2] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[2]) # ((\Current.S1~regout  & \my_uart_rx|rx_data_reg [2])))) # (!\Current.WAIT~regout  & (\Current.S1~regout  & ((\my_uart_rx|rx_data_reg [2])))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(\Current.S1~regout ),
	.datac(Buff_temp[2]),
	.datad(\my_uart_rx|rx_data_reg [2]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[2] .lut_mask = "eca0";
defparam \Buff_temp[2] .operation_mode = "normal";
defparam \Buff_temp[2] .output_mode = "reg_only";
defparam \Buff_temp[2] .register_cascade_mode = "off";
defparam \Buff_temp[2] .sum_lutc_input = "datac";
defparam \Buff_temp[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N6
maxii_lcell \Buff_temp[10] (
// Equation(s):
// Buff_temp[10] = DFFEAS((\Current.S1~regout  & ((Buff_temp[2]) # ((\Current.WAIT~regout  & Buff_temp[10])))) # (!\Current.S1~regout  & (\Current.WAIT~regout  & (Buff_temp[10]))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(\Current.WAIT~regout ),
	.datac(Buff_temp[10]),
	.datad(Buff_temp[2]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[10] .lut_mask = "eac0";
defparam \Buff_temp[10] .operation_mode = "normal";
defparam \Buff_temp[10] .output_mode = "reg_only";
defparam \Buff_temp[10] .register_cascade_mode = "off";
defparam \Buff_temp[10] .sum_lutc_input = "datac";
defparam \Buff_temp[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N0
maxii_lcell \Buff_temp[18] (
// Equation(s):
// Buff_temp[18] = DFFEAS((\Current.S1~regout  & ((Buff_temp[10]) # ((\Current.WAIT~regout  & Buff_temp[18])))) # (!\Current.S1~regout  & (\Current.WAIT~regout  & ((Buff_temp[18])))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(\Current.WAIT~regout ),
	.datac(Buff_temp[10]),
	.datad(Buff_temp[18]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[18] .lut_mask = "eca0";
defparam \Buff_temp[18] .operation_mode = "normal";
defparam \Buff_temp[18] .output_mode = "reg_only";
defparam \Buff_temp[18] .register_cascade_mode = "off";
defparam \Buff_temp[18] .sum_lutc_input = "datac";
defparam \Buff_temp[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N1
maxii_lcell \Rx_cmd[18] (
// Equation(s):
// Rx_cmd[18] = DFFEAS(GND, GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[18], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[18]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[18] .lut_mask = "0000";
defparam \Rx_cmd[18] .operation_mode = "normal";
defparam \Rx_cmd[18] .output_mode = "reg_only";
defparam \Rx_cmd[18] .register_cascade_mode = "off";
defparam \Rx_cmd[18] .sum_lutc_input = "datac";
defparam \Rx_cmd[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N4
maxii_lcell \Buff_temp[6] (
// Equation(s):
// Buff_temp[6] = DFFEAS((Buff_temp[6] & ((\Current.WAIT~regout ) # ((\Current.S1~regout  & \my_uart_rx|rx_data_reg [6])))) # (!Buff_temp[6] & (\Current.S1~regout  & ((\my_uart_rx|rx_data_reg [6])))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[6]),
	.datab(\Current.S1~regout ),
	.datac(\Current.WAIT~regout ),
	.datad(\my_uart_rx|rx_data_reg [6]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[6] .lut_mask = "eca0";
defparam \Buff_temp[6] .operation_mode = "normal";
defparam \Buff_temp[6] .output_mode = "reg_only";
defparam \Buff_temp[6] .register_cascade_mode = "off";
defparam \Buff_temp[6] .sum_lutc_input = "datac";
defparam \Buff_temp[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N9
maxii_lcell \Buff_temp[14] (
// Equation(s):
// Buff_temp[14] = DFFEAS((Buff_temp[6] & ((\Current.S1~regout ) # ((\Current.WAIT~regout  & Buff_temp[14])))) # (!Buff_temp[6] & (((\Current.WAIT~regout  & Buff_temp[14])))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[6]),
	.datab(\Current.S1~regout ),
	.datac(\Current.WAIT~regout ),
	.datad(Buff_temp[14]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[14] .lut_mask = "f888";
defparam \Buff_temp[14] .operation_mode = "normal";
defparam \Buff_temp[14] .output_mode = "reg_only";
defparam \Buff_temp[14] .register_cascade_mode = "off";
defparam \Buff_temp[14] .sum_lutc_input = "datac";
defparam \Buff_temp[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N5
maxii_lcell \Buff_temp[22] (
// Equation(s):
// Buff_temp[22] = DFFEAS((Buff_temp[22] & ((\Current.WAIT~regout ) # ((\Current.S1~regout  & Buff_temp[14])))) # (!Buff_temp[22] & (\Current.S1~regout  & ((Buff_temp[14])))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[22]),
	.datab(\Current.S1~regout ),
	.datac(\Current.WAIT~regout ),
	.datad(Buff_temp[14]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[22] .lut_mask = "eca0";
defparam \Buff_temp[22] .operation_mode = "normal";
defparam \Buff_temp[22] .output_mode = "reg_only";
defparam \Buff_temp[22] .register_cascade_mode = "off";
defparam \Buff_temp[22] .sum_lutc_input = "datac";
defparam \Buff_temp[22] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N3
maxii_lcell \Buff_temp[7] (
// Equation(s):
// Buff_temp[7] = DFFEAS((Buff_temp[7] & ((\Current.WAIT~regout ) # ((\Current.S1~regout  & \my_uart_rx|rx_data_reg [7])))) # (!Buff_temp[7] & (\Current.S1~regout  & (\my_uart_rx|rx_data_reg [7]))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[7]),
	.datab(\Current.S1~regout ),
	.datac(\my_uart_rx|rx_data_reg [7]),
	.datad(\Current.WAIT~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[7] .lut_mask = "eac0";
defparam \Buff_temp[7] .operation_mode = "normal";
defparam \Buff_temp[7] .output_mode = "reg_only";
defparam \Buff_temp[7] .register_cascade_mode = "off";
defparam \Buff_temp[7] .sum_lutc_input = "datac";
defparam \Buff_temp[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N5
maxii_lcell \Buff_temp[15] (
// Equation(s):
// Buff_temp[15] = DFFEAS((\Current.S1~regout  & ((Buff_temp[7]) # ((\Current.WAIT~regout  & Buff_temp[15])))) # (!\Current.S1~regout  & (\Current.WAIT~regout  & (Buff_temp[15]))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(\Current.WAIT~regout ),
	.datac(Buff_temp[15]),
	.datad(Buff_temp[7]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[15] .lut_mask = "eac0";
defparam \Buff_temp[15] .operation_mode = "normal";
defparam \Buff_temp[15] .output_mode = "reg_only";
defparam \Buff_temp[15] .register_cascade_mode = "off";
defparam \Buff_temp[15] .sum_lutc_input = "datac";
defparam \Buff_temp[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N1
maxii_lcell \Buff_temp[23] (
// Equation(s):
// Buff_temp[23] = DFFEAS((\Current.S1~regout  & ((Buff_temp[15]) # ((\Current.WAIT~regout  & Buff_temp[23])))) # (!\Current.S1~regout  & (\Current.WAIT~regout  & ((Buff_temp[23])))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(\Current.WAIT~regout ),
	.datac(Buff_temp[15]),
	.datad(Buff_temp[23]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[23] .lut_mask = "eca0";
defparam \Buff_temp[23] .operation_mode = "normal";
defparam \Buff_temp[23] .output_mode = "reg_only";
defparam \Buff_temp[23] .register_cascade_mode = "off";
defparam \Buff_temp[23] .sum_lutc_input = "datac";
defparam \Buff_temp[23] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N7
maxii_lcell \Rx_cmd[23] (
// Equation(s):
// Rx_cmd[23] = DFFEAS((((Buff_temp[23]))), GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Buff_temp[23]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[23] .lut_mask = "ff00";
defparam \Rx_cmd[23] .operation_mode = "normal";
defparam \Rx_cmd[23] .output_mode = "reg_only";
defparam \Rx_cmd[23] .register_cascade_mode = "off";
defparam \Rx_cmd[23] .sum_lutc_input = "datac";
defparam \Rx_cmd[23] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N2
maxii_lcell \Rx_cmd[22] (
// Equation(s):
// \Equal2~0  = (!Rx_cmd[21] & (!Rx_cmd[18] & (Rx_cmd[22] & !Rx_cmd[23])))

	.clk(\clk~combout ),
	.dataa(Rx_cmd[21]),
	.datab(Rx_cmd[18]),
	.datac(Buff_temp[22]),
	.datad(Rx_cmd[23]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~0 ),
	.regout(Rx_cmd[22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[22] .lut_mask = "0010";
defparam \Rx_cmd[22] .operation_mode = "normal";
defparam \Rx_cmd[22] .output_mode = "comb_only";
defparam \Rx_cmd[22] .register_cascade_mode = "off";
defparam \Rx_cmd[22] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N3
maxii_lcell \Rx_cmd[5] (
// Equation(s):
// Rx_cmd[5] = DFFEAS(GND, GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[5], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[5]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[5] .lut_mask = "0000";
defparam \Rx_cmd[5] .operation_mode = "normal";
defparam \Rx_cmd[5] .output_mode = "reg_only";
defparam \Rx_cmd[5] .register_cascade_mode = "off";
defparam \Rx_cmd[5] .sum_lutc_input = "datac";
defparam \Rx_cmd[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N4
maxii_lcell \Rx_cmd[10] (
// Equation(s):
// Rx_cmd[10] = DFFEAS(GND, GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[10], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[10]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[10] .lut_mask = "0000";
defparam \Rx_cmd[10] .operation_mode = "normal";
defparam \Rx_cmd[10] .output_mode = "reg_only";
defparam \Rx_cmd[10] .register_cascade_mode = "off";
defparam \Rx_cmd[10] .sum_lutc_input = "datac";
defparam \Rx_cmd[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N8
maxii_lcell \Rx_cmd[7] (
// Equation(s):
// Rx_cmd[7] = DFFEAS((((Buff_temp[7]))), GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Buff_temp[7]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[7] .lut_mask = "ff00";
defparam \Rx_cmd[7] .operation_mode = "normal";
defparam \Rx_cmd[7] .output_mode = "reg_only";
defparam \Rx_cmd[7] .register_cascade_mode = "off";
defparam \Rx_cmd[7] .sum_lutc_input = "datac";
defparam \Rx_cmd[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N0
maxii_lcell \Rx_cmd[6] (
// Equation(s):
// \Equal2~2  = (!Rx_cmd[5] & (!Rx_cmd[10] & (Rx_cmd[6] & !Rx_cmd[7])))

	.clk(\clk~combout ),
	.dataa(Rx_cmd[5]),
	.datab(Rx_cmd[10]),
	.datac(Buff_temp[6]),
	.datad(Rx_cmd[7]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~2 ),
	.regout(Rx_cmd[6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[6] .lut_mask = "0010";
defparam \Rx_cmd[6] .operation_mode = "normal";
defparam \Rx_cmd[6] .output_mode = "comb_only";
defparam \Rx_cmd[6] .register_cascade_mode = "off";
defparam \Rx_cmd[6] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y6_N6
maxii_lcell \Rx_cmd[13] (
// Equation(s):
// Rx_cmd[13] = DFFEAS(GND, GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[13], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[13]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[13] .lut_mask = "0000";
defparam \Rx_cmd[13] .operation_mode = "normal";
defparam \Rx_cmd[13] .output_mode = "reg_only";
defparam \Rx_cmd[13] .register_cascade_mode = "off";
defparam \Rx_cmd[13] .sum_lutc_input = "datac";
defparam \Rx_cmd[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y6_N9
maxii_lcell \Rx_cmd[11] (
// Equation(s):
// Rx_cmd[11] = DFFEAS((((Buff_temp[11]))), GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Buff_temp[11]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[11] .lut_mask = "ff00";
defparam \Rx_cmd[11] .operation_mode = "normal";
defparam \Rx_cmd[11] .output_mode = "reg_only";
defparam \Rx_cmd[11] .register_cascade_mode = "off";
defparam \Rx_cmd[11] .sum_lutc_input = "datac";
defparam \Rx_cmd[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N3
maxii_lcell \Rx_cmd[15] (
// Equation(s):
// Rx_cmd[15] = DFFEAS(GND, GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[15], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[15]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[15] .lut_mask = "0000";
defparam \Rx_cmd[15] .operation_mode = "normal";
defparam \Rx_cmd[15] .output_mode = "reg_only";
defparam \Rx_cmd[15] .register_cascade_mode = "off";
defparam \Rx_cmd[15] .sum_lutc_input = "datac";
defparam \Rx_cmd[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y6_N1
maxii_lcell \Rx_cmd[14] (
// Equation(s):
// \Equal2~1  = (!Rx_cmd[13] & (!Rx_cmd[11] & (Rx_cmd[14] & !Rx_cmd[15])))

	.clk(\clk~combout ),
	.dataa(Rx_cmd[13]),
	.datab(Rx_cmd[11]),
	.datac(Buff_temp[14]),
	.datad(Rx_cmd[15]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~1 ),
	.regout(Rx_cmd[14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[14] .lut_mask = "0010";
defparam \Rx_cmd[14] .operation_mode = "normal";
defparam \Rx_cmd[14] .output_mode = "comb_only";
defparam \Rx_cmd[14] .register_cascade_mode = "off";
defparam \Rx_cmd[14] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N4
maxii_lcell \Equal2~3 (
// Equation(s):
// \Equal2~3_combout  = ((\Equal2~0  & (\Equal2~2  & \Equal2~1 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Equal2~0 ),
	.datac(\Equal2~2 ),
	.datad(\Equal2~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal2~3 .lut_mask = "c000";
defparam \Equal2~3 .operation_mode = "normal";
defparam \Equal2~3 .output_mode = "comb_only";
defparam \Equal2~3 .register_cascade_mode = "off";
defparam \Equal2~3 .sum_lutc_input = "datac";
defparam \Equal2~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N5
maxii_lcell \Rx_cmd[12] (
// Equation(s):
// \Equal2~5  = (\Equal2~4  & (\Equal6~0  & (!Rx_cmd[12] & \Equal2~3_combout )))
// Rx_cmd[12] = DFFEAS(\Equal2~5 , GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[12], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Equal2~4 ),
	.datab(\Equal6~0 ),
	.datac(Buff_temp[12]),
	.datad(\Equal2~3_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~5 ),
	.regout(Rx_cmd[12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[12] .lut_mask = "0800";
defparam \Rx_cmd[12] .operation_mode = "normal";
defparam \Rx_cmd[12] .output_mode = "reg_and_comb";
defparam \Rx_cmd[12] .register_cascade_mode = "off";
defparam \Rx_cmd[12] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N1
maxii_lcell \Rx_cmd[17] (
// Equation(s):
// \Equal5~0  = (Rx_cmd[20] & (!Rx_cmd[19] & (Rx_cmd[17] & Rx_cmd[12])))
// Rx_cmd[17] = DFFEAS(\Equal5~0 , GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[17], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[20]),
	.datab(Rx_cmd[19]),
	.datac(Buff_temp[17]),
	.datad(Rx_cmd[12]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal5~0 ),
	.regout(Rx_cmd[17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[17] .lut_mask = "2000";
defparam \Rx_cmd[17] .operation_mode = "normal";
defparam \Rx_cmd[17] .output_mode = "reg_and_comb";
defparam \Rx_cmd[17] .register_cascade_mode = "off";
defparam \Rx_cmd[17] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N2
maxii_lcell \Rx_cmd[3] (
// Equation(s):
// \Equal4~0  = (!Rx_cmd[4] & (((Rx_cmd[3] & Rx_cmd[0]))))
// Rx_cmd[3] = DFFEAS(\Equal4~0 , GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[3], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[4]),
	.datab(vcc),
	.datac(Buff_temp[3]),
	.datad(Rx_cmd[0]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal4~0 ),
	.regout(Rx_cmd[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[3] .lut_mask = "5000";
defparam \Rx_cmd[3] .operation_mode = "normal";
defparam \Rx_cmd[3] .output_mode = "reg_and_comb";
defparam \Rx_cmd[3] .register_cascade_mode = "off";
defparam \Rx_cmd[3] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N5
maxii_lcell \Rx_cmd[2] (
// Equation(s):
// \Equal6~1  = (!Rx_cmd[16] & (((Rx_cmd[2] & !Rx_cmd[0]))))
// Rx_cmd[2] = DFFEAS(\Equal6~1 , GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[2], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[16]),
	.datab(vcc),
	.datac(Buff_temp[2]),
	.datad(Rx_cmd[0]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal6~1 ),
	.regout(Rx_cmd[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[2] .lut_mask = "0050";
defparam \Rx_cmd[2] .operation_mode = "normal";
defparam \Rx_cmd[2] .output_mode = "reg_and_comb";
defparam \Rx_cmd[2] .register_cascade_mode = "off";
defparam \Rx_cmd[2] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N6
maxii_lcell \Rx_cmd[4] (
// Equation(s):
// \Equal6~2  = (\Equal6~0  & (!Rx_cmd[3] & (Rx_cmd[4] & \Equal6~1 )))
// Rx_cmd[4] = DFFEAS(\Equal6~2 , GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[4], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Equal6~0 ),
	.datab(Rx_cmd[3]),
	.datac(Buff_temp[4]),
	.datad(\Equal6~1 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal6~2 ),
	.regout(Rx_cmd[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[4] .lut_mask = "2000";
defparam \Rx_cmd[4] .operation_mode = "normal";
defparam \Rx_cmd[4] .output_mode = "reg_and_comb";
defparam \Rx_cmd[4] .register_cascade_mode = "off";
defparam \Rx_cmd[4] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N6
maxii_lcell \Rx_cmd[1] (
// Equation(s):
// \Equal2~6  = (Rx_cmd[4] & (!Rx_cmd[3] & (Rx_cmd[1] & \Equal2~5 )))
// Rx_cmd[1] = DFFEAS(\Equal2~6 , GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[1], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[4]),
	.datab(Rx_cmd[3]),
	.datac(Buff_temp[1]),
	.datad(\Equal2~5 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~6 ),
	.regout(Rx_cmd[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[1] .lut_mask = "2000";
defparam \Rx_cmd[1] .operation_mode = "normal";
defparam \Rx_cmd[1] .output_mode = "reg_and_comb";
defparam \Rx_cmd[1] .register_cascade_mode = "off";
defparam \Rx_cmd[1] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N7
maxii_lcell \Rx_cmd[0] (
// Equation(s):
// \WideNor1~0  = ((Rx_cmd[2] $ (Rx_cmd[0])) # (!\Equal2~6 ))
// Rx_cmd[0] = DFFEAS(\WideNor1~0 , GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[0], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(Rx_cmd[2]),
	.datac(Buff_temp[0]),
	.datad(\Equal2~6 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideNor1~0 ),
	.regout(Rx_cmd[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[0] .lut_mask = "3cff";
defparam \Rx_cmd[0] .operation_mode = "normal";
defparam \Rx_cmd[0] .output_mode = "reg_and_comb";
defparam \Rx_cmd[0] .register_cascade_mode = "off";
defparam \Rx_cmd[0] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N6
maxii_lcell \Equal5~1 (
// Equation(s):
// \Equal5~1_combout  = (!Rx_cmd[1] & (((\Equal5~0  & \Equal2~3_combout ))))

	.clk(gnd),
	.dataa(Rx_cmd[1]),
	.datab(vcc),
	.datac(\Equal5~0 ),
	.datad(\Equal2~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal5~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal5~1 .lut_mask = "5000";
defparam \Equal5~1 .operation_mode = "normal";
defparam \Equal5~1 .output_mode = "comb_only";
defparam \Equal5~1 .register_cascade_mode = "off";
defparam \Equal5~1 .sum_lutc_input = "datac";
defparam \Equal5~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N7
maxii_lcell \Equal5~3 (
// Equation(s):
// \Equal5~3_combout  = (Rx_cmd[16] & (\Equal4~0  & (\Equal5~2  & \Equal5~1_combout )))

	.clk(gnd),
	.dataa(Rx_cmd[16]),
	.datab(\Equal4~0 ),
	.datac(\Equal5~2 ),
	.datad(\Equal5~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal5~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal5~3 .lut_mask = "8000";
defparam \Equal5~3 .operation_mode = "normal";
defparam \Equal5~3 .output_mode = "comb_only";
defparam \Equal5~3 .register_cascade_mode = "off";
defparam \Equal5~3 .sum_lutc_input = "datac";
defparam \Equal5~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N9
maxii_lcell \Equal4~1 (
// Equation(s):
// \Equal4~1_combout  = (!Rx_cmd[1] & (Rx_cmd[2] & (\Equal2~5  & \Equal4~0 )))

	.clk(gnd),
	.dataa(Rx_cmd[1]),
	.datab(Rx_cmd[2]),
	.datac(\Equal2~5 ),
	.datad(\Equal4~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal4~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal4~1 .lut_mask = "4000";
defparam \Equal4~1 .operation_mode = "normal";
defparam \Equal4~1 .output_mode = "comb_only";
defparam \Equal4~1 .register_cascade_mode = "off";
defparam \Equal4~1 .sum_lutc_input = "datac";
defparam \Equal4~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N9
maxii_lcell \WideNor1~1 (
// Equation(s):
// \WideNor1~1_combout  = ((!\Equal5~3_combout  & (!\Equal4~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Equal5~3_combout ),
	.datac(\Equal4~1_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideNor1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideNor1~1 .lut_mask = "0303";
defparam \WideNor1~1 .operation_mode = "normal";
defparam \WideNor1~1 .output_mode = "comb_only";
defparam \WideNor1~1 .register_cascade_mode = "off";
defparam \WideNor1~1 .sum_lutc_input = "datac";
defparam \WideNor1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N3
maxii_lcell \led~reg0 (
// Equation(s):
// \led~reg0_regout  = DFFEAS((\WideNor1~0  & (!\WideNor1~1_combout  & ((!\Equal5~1_combout ) # (!\Equal6~2 )))) # (!\WideNor1~0  & (((!\Equal5~1_combout )) # (!\Equal6~2 ))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\WideNor1~0 ),
	.datab(\Equal6~2 ),
	.datac(\Equal5~1_combout ),
	.datad(\WideNor1~1_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\led~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \led~reg0 .lut_mask = "153f";
defparam \led~reg0 .operation_mode = "normal";
defparam \led~reg0 .output_mode = "reg_only";
defparam \led~reg0 .register_cascade_mode = "off";
defparam \led~reg0 .sum_lutc_input = "datac";
defparam \led~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N8
maxii_lcell \Equal3~0 (
// Equation(s):
// \Equal3~0_combout  = ((Rx_cmd[0] & (Rx_cmd[2] & \Equal2~6 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(Rx_cmd[0]),
	.datac(Rx_cmd[2]),
	.datad(\Equal2~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal3~0 .lut_mask = "c000";
defparam \Equal3~0 .operation_mode = "normal";
defparam \Equal3~0 .output_mode = "comb_only";
defparam \Equal3~0 .register_cascade_mode = "off";
defparam \Equal3~0 .sum_lutc_input = "datac";
defparam \Equal3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N5
maxii_lcell \Equal2~7 (
// Equation(s):
// \Equal2~7_combout  = ((!Rx_cmd[0] & (!Rx_cmd[2] & \Equal2~6 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(Rx_cmd[0]),
	.datac(Rx_cmd[2]),
	.datad(\Equal2~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal2~7 .lut_mask = "0300";
defparam \Equal2~7 .operation_mode = "normal";
defparam \Equal2~7 .output_mode = "comb_only";
defparam \Equal2~7 .register_cascade_mode = "off";
defparam \Equal2~7 .sum_lutc_input = "datac";
defparam \Equal2~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N8
maxii_lcell linkICR(
// Equation(s):
// \linkICR~regout  = DFFEAS((\Equal2~7_combout ) # ((\linkICR~regout  & ((\Equal3~0_combout ) # (!\WideNor1~1_combout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\linkICR~regout ),
	.datab(\WideNor1~1_combout ),
	.datac(\Equal3~0_combout ),
	.datad(\Equal2~7_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkICR~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkICR.lut_mask = "ffa2";
defparam linkICR.operation_mode = "normal";
defparam linkICR.output_mode = "reg_only";
defparam linkICR.register_cascade_mode = "off";
defparam linkICR.sum_lutc_input = "datac";
defparam linkICR.synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N8
maxii_lcell i2c_rst(
// Equation(s):
// \i2c_rst~regout  = DFFEAS(((\i2c_rst~regout  & ((\Equal4~1_combout ) # (\Equal5~3_combout )))) # (!\WideNor1~0 ), GLOBAL(\clk~combout ), VCC, , \rst_n~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_rst~regout ),
	.datab(\Equal4~1_combout ),
	.datac(\WideNor1~0 ),
	.datad(\Equal5~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rst~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam i2c_rst.lut_mask = "af8f";
defparam i2c_rst.operation_mode = "normal";
defparam i2c_rst.output_mode = "reg_only";
defparam i2c_rst.register_cascade_mode = "off";
defparam i2c_rst.sum_lutc_input = "datac";
defparam i2c_rst.synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N0
maxii_lcell \I2C_MASTER_instance|clk_div[0] (
// Equation(s):
// \I2C_MASTER_instance|clk_div [0] = DFFEAS(((!\I2C_MASTER_instance|clk_div [0])), GLOBAL(\clk~combout ), \i2c_rst~regout , , , , , \I2C_MASTER_instance|LessThan0~2_combout , )
// \I2C_MASTER_instance|clk_div[0]~7  = CARRY(((\I2C_MASTER_instance|clk_div [0])))
// \I2C_MASTER_instance|clk_div[0]~7COUT1_24  = CARRY(((\I2C_MASTER_instance|clk_div [0])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\I2C_MASTER_instance|clk_div [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(\I2C_MASTER_instance|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|clk_div [0]),
	.cout(),
	.cout0(\I2C_MASTER_instance|clk_div[0]~7 ),
	.cout1(\I2C_MASTER_instance|clk_div[0]~7COUT1_24 ));
// synopsys translate_off
defparam \I2C_MASTER_instance|clk_div[0] .lut_mask = "33cc";
defparam \I2C_MASTER_instance|clk_div[0] .operation_mode = "arithmetic";
defparam \I2C_MASTER_instance|clk_div[0] .output_mode = "reg_only";
defparam \I2C_MASTER_instance|clk_div[0] .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|clk_div[0] .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|clk_div[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y4_N1
maxii_lcell \I2C_MASTER_instance|clk_div[1] (
// Equation(s):
// \I2C_MASTER_instance|clk_div [1] = DFFEAS((\I2C_MASTER_instance|clk_div [1] $ ((\I2C_MASTER_instance|clk_div[0]~7 ))), GLOBAL(\clk~combout ), \i2c_rst~regout , , , , , \I2C_MASTER_instance|LessThan0~2_combout , )
// \I2C_MASTER_instance|clk_div[1]~9  = CARRY(((!\I2C_MASTER_instance|clk_div[0]~7 ) # (!\I2C_MASTER_instance|clk_div [1])))
// \I2C_MASTER_instance|clk_div[1]~9COUT1_26  = CARRY(((!\I2C_MASTER_instance|clk_div[0]~7COUT1_24 ) # (!\I2C_MASTER_instance|clk_div [1])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\I2C_MASTER_instance|clk_div [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(\I2C_MASTER_instance|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\I2C_MASTER_instance|clk_div[0]~7 ),
	.cin1(\I2C_MASTER_instance|clk_div[0]~7COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|clk_div [1]),
	.cout(),
	.cout0(\I2C_MASTER_instance|clk_div[1]~9 ),
	.cout1(\I2C_MASTER_instance|clk_div[1]~9COUT1_26 ));
// synopsys translate_off
defparam \I2C_MASTER_instance|clk_div[1] .cin0_used = "true";
defparam \I2C_MASTER_instance|clk_div[1] .cin1_used = "true";
defparam \I2C_MASTER_instance|clk_div[1] .lut_mask = "3c3f";
defparam \I2C_MASTER_instance|clk_div[1] .operation_mode = "arithmetic";
defparam \I2C_MASTER_instance|clk_div[1] .output_mode = "reg_only";
defparam \I2C_MASTER_instance|clk_div[1] .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|clk_div[1] .sum_lutc_input = "cin";
defparam \I2C_MASTER_instance|clk_div[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y4_N2
maxii_lcell \I2C_MASTER_instance|clk_div[2] (
// Equation(s):
// \I2C_MASTER_instance|clk_div [2] = DFFEAS((\I2C_MASTER_instance|clk_div [2] $ ((!\I2C_MASTER_instance|clk_div[1]~9 ))), GLOBAL(\clk~combout ), \i2c_rst~regout , , , , , \I2C_MASTER_instance|LessThan0~2_combout , )
// \I2C_MASTER_instance|clk_div[2]~11  = CARRY(((\I2C_MASTER_instance|clk_div [2] & !\I2C_MASTER_instance|clk_div[1]~9 )))
// \I2C_MASTER_instance|clk_div[2]~11COUT1_28  = CARRY(((\I2C_MASTER_instance|clk_div [2] & !\I2C_MASTER_instance|clk_div[1]~9COUT1_26 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\I2C_MASTER_instance|clk_div [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(\I2C_MASTER_instance|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\I2C_MASTER_instance|clk_div[1]~9 ),
	.cin1(\I2C_MASTER_instance|clk_div[1]~9COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|clk_div [2]),
	.cout(),
	.cout0(\I2C_MASTER_instance|clk_div[2]~11 ),
	.cout1(\I2C_MASTER_instance|clk_div[2]~11COUT1_28 ));
// synopsys translate_off
defparam \I2C_MASTER_instance|clk_div[2] .cin0_used = "true";
defparam \I2C_MASTER_instance|clk_div[2] .cin1_used = "true";
defparam \I2C_MASTER_instance|clk_div[2] .lut_mask = "c30c";
defparam \I2C_MASTER_instance|clk_div[2] .operation_mode = "arithmetic";
defparam \I2C_MASTER_instance|clk_div[2] .output_mode = "reg_only";
defparam \I2C_MASTER_instance|clk_div[2] .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|clk_div[2] .sum_lutc_input = "cin";
defparam \I2C_MASTER_instance|clk_div[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y4_N3
maxii_lcell \I2C_MASTER_instance|clk_div[3] (
// Equation(s):
// \I2C_MASTER_instance|clk_div [3] = DFFEAS(\I2C_MASTER_instance|clk_div [3] $ ((((\I2C_MASTER_instance|clk_div[2]~11 )))), GLOBAL(\clk~combout ), \i2c_rst~regout , , , , , \I2C_MASTER_instance|LessThan0~2_combout , )
// \I2C_MASTER_instance|clk_div[3]~5  = CARRY(((!\I2C_MASTER_instance|clk_div[2]~11 )) # (!\I2C_MASTER_instance|clk_div [3]))
// \I2C_MASTER_instance|clk_div[3]~5COUT1_30  = CARRY(((!\I2C_MASTER_instance|clk_div[2]~11COUT1_28 )) # (!\I2C_MASTER_instance|clk_div [3]))

	.clk(\clk~combout ),
	.dataa(\I2C_MASTER_instance|clk_div [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(\I2C_MASTER_instance|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\I2C_MASTER_instance|clk_div[2]~11 ),
	.cin1(\I2C_MASTER_instance|clk_div[2]~11COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|clk_div [3]),
	.cout(),
	.cout0(\I2C_MASTER_instance|clk_div[3]~5 ),
	.cout1(\I2C_MASTER_instance|clk_div[3]~5COUT1_30 ));
// synopsys translate_off
defparam \I2C_MASTER_instance|clk_div[3] .cin0_used = "true";
defparam \I2C_MASTER_instance|clk_div[3] .cin1_used = "true";
defparam \I2C_MASTER_instance|clk_div[3] .lut_mask = "5a5f";
defparam \I2C_MASTER_instance|clk_div[3] .operation_mode = "arithmetic";
defparam \I2C_MASTER_instance|clk_div[3] .output_mode = "reg_only";
defparam \I2C_MASTER_instance|clk_div[3] .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|clk_div[3] .sum_lutc_input = "cin";
defparam \I2C_MASTER_instance|clk_div[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y4_N4
maxii_lcell \I2C_MASTER_instance|clk_div[4] (
// Equation(s):
// \I2C_MASTER_instance|clk_div [4] = DFFEAS(\I2C_MASTER_instance|clk_div [4] $ ((((!\I2C_MASTER_instance|clk_div[3]~5 )))), GLOBAL(\clk~combout ), \i2c_rst~regout , , , , , \I2C_MASTER_instance|LessThan0~2_combout , )
// \I2C_MASTER_instance|clk_div[4]~13  = CARRY((\I2C_MASTER_instance|clk_div [4] & ((!\I2C_MASTER_instance|clk_div[3]~5COUT1_30 ))))

	.clk(\clk~combout ),
	.dataa(\I2C_MASTER_instance|clk_div [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(\I2C_MASTER_instance|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\I2C_MASTER_instance|clk_div[3]~5 ),
	.cin1(\I2C_MASTER_instance|clk_div[3]~5COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|clk_div [4]),
	.cout(\I2C_MASTER_instance|clk_div[4]~13 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|clk_div[4] .cin0_used = "true";
defparam \I2C_MASTER_instance|clk_div[4] .cin1_used = "true";
defparam \I2C_MASTER_instance|clk_div[4] .lut_mask = "a50a";
defparam \I2C_MASTER_instance|clk_div[4] .operation_mode = "arithmetic";
defparam \I2C_MASTER_instance|clk_div[4] .output_mode = "reg_only";
defparam \I2C_MASTER_instance|clk_div[4] .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|clk_div[4] .sum_lutc_input = "cin";
defparam \I2C_MASTER_instance|clk_div[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y4_N5
maxii_lcell \I2C_MASTER_instance|clk_div[5] (
// Equation(s):
// \I2C_MASTER_instance|clk_div [5] = DFFEAS(\I2C_MASTER_instance|clk_div [5] $ ((((\I2C_MASTER_instance|clk_div[4]~13 )))), GLOBAL(\clk~combout ), \i2c_rst~regout , , , , , \I2C_MASTER_instance|LessThan0~2_combout , )
// \I2C_MASTER_instance|clk_div[5]~15  = CARRY(((!\I2C_MASTER_instance|clk_div[4]~13 )) # (!\I2C_MASTER_instance|clk_div [5]))
// \I2C_MASTER_instance|clk_div[5]~15COUT1_32  = CARRY(((!\I2C_MASTER_instance|clk_div[4]~13 )) # (!\I2C_MASTER_instance|clk_div [5]))

	.clk(\clk~combout ),
	.dataa(\I2C_MASTER_instance|clk_div [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(\I2C_MASTER_instance|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\I2C_MASTER_instance|clk_div[4]~13 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|clk_div [5]),
	.cout(),
	.cout0(\I2C_MASTER_instance|clk_div[5]~15 ),
	.cout1(\I2C_MASTER_instance|clk_div[5]~15COUT1_32 ));
// synopsys translate_off
defparam \I2C_MASTER_instance|clk_div[5] .cin_used = "true";
defparam \I2C_MASTER_instance|clk_div[5] .lut_mask = "5a5f";
defparam \I2C_MASTER_instance|clk_div[5] .operation_mode = "arithmetic";
defparam \I2C_MASTER_instance|clk_div[5] .output_mode = "reg_only";
defparam \I2C_MASTER_instance|clk_div[5] .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|clk_div[5] .sum_lutc_input = "cin";
defparam \I2C_MASTER_instance|clk_div[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y4_N6
maxii_lcell \I2C_MASTER_instance|clk_div[6] (
// Equation(s):
// \I2C_MASTER_instance|clk_div [6] = DFFEAS(\I2C_MASTER_instance|clk_div [6] $ ((((!(!\I2C_MASTER_instance|clk_div[4]~13  & \I2C_MASTER_instance|clk_div[5]~15 ) # (\I2C_MASTER_instance|clk_div[4]~13  & \I2C_MASTER_instance|clk_div[5]~15COUT1_32 ))))), 
// GLOBAL(\clk~combout ), \i2c_rst~regout , , , , , \I2C_MASTER_instance|LessThan0~2_combout , )
// \I2C_MASTER_instance|clk_div[6]~1  = CARRY((\I2C_MASTER_instance|clk_div [6] & ((!\I2C_MASTER_instance|clk_div[5]~15 ))))
// \I2C_MASTER_instance|clk_div[6]~1COUT1_34  = CARRY((\I2C_MASTER_instance|clk_div [6] & ((!\I2C_MASTER_instance|clk_div[5]~15COUT1_32 ))))

	.clk(\clk~combout ),
	.dataa(\I2C_MASTER_instance|clk_div [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(\I2C_MASTER_instance|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\I2C_MASTER_instance|clk_div[4]~13 ),
	.cin0(\I2C_MASTER_instance|clk_div[5]~15 ),
	.cin1(\I2C_MASTER_instance|clk_div[5]~15COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|clk_div [6]),
	.cout(),
	.cout0(\I2C_MASTER_instance|clk_div[6]~1 ),
	.cout1(\I2C_MASTER_instance|clk_div[6]~1COUT1_34 ));
// synopsys translate_off
defparam \I2C_MASTER_instance|clk_div[6] .cin0_used = "true";
defparam \I2C_MASTER_instance|clk_div[6] .cin1_used = "true";
defparam \I2C_MASTER_instance|clk_div[6] .cin_used = "true";
defparam \I2C_MASTER_instance|clk_div[6] .lut_mask = "a50a";
defparam \I2C_MASTER_instance|clk_div[6] .operation_mode = "arithmetic";
defparam \I2C_MASTER_instance|clk_div[6] .output_mode = "reg_only";
defparam \I2C_MASTER_instance|clk_div[6] .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|clk_div[6] .sum_lutc_input = "cin";
defparam \I2C_MASTER_instance|clk_div[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y4_N9
maxii_lcell \I2C_MASTER_instance|LessThan0~0 (
// Equation(s):
// \I2C_MASTER_instance|LessThan0~0_combout  = (\I2C_MASTER_instance|clk_div [3] & ((\I2C_MASTER_instance|clk_div [1]) # ((\I2C_MASTER_instance|clk_div [0]) # (\I2C_MASTER_instance|clk_div [2]))))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|clk_div [3]),
	.datab(\I2C_MASTER_instance|clk_div [1]),
	.datac(\I2C_MASTER_instance|clk_div [0]),
	.datad(\I2C_MASTER_instance|clk_div [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|LessThan0~0 .lut_mask = "aaa8";
defparam \I2C_MASTER_instance|LessThan0~0 .operation_mode = "normal";
defparam \I2C_MASTER_instance|LessThan0~0 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|LessThan0~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|LessThan0~0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N7
maxii_lcell \I2C_MASTER_instance|clk_div[7] (
// Equation(s):
// \I2C_MASTER_instance|clk_div [7] = DFFEAS((\I2C_MASTER_instance|clk_div [7] $ (((!\I2C_MASTER_instance|clk_div[4]~13  & \I2C_MASTER_instance|clk_div[6]~1 ) # (\I2C_MASTER_instance|clk_div[4]~13  & \I2C_MASTER_instance|clk_div[6]~1COUT1_34 )))), 
// GLOBAL(\clk~combout ), \i2c_rst~regout , , , , , \I2C_MASTER_instance|LessThan0~2_combout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\I2C_MASTER_instance|clk_div [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(\I2C_MASTER_instance|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\I2C_MASTER_instance|clk_div[4]~13 ),
	.cin0(\I2C_MASTER_instance|clk_div[6]~1 ),
	.cin1(\I2C_MASTER_instance|clk_div[6]~1COUT1_34 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|clk_div [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|clk_div[7] .cin0_used = "true";
defparam \I2C_MASTER_instance|clk_div[7] .cin1_used = "true";
defparam \I2C_MASTER_instance|clk_div[7] .cin_used = "true";
defparam \I2C_MASTER_instance|clk_div[7] .lut_mask = "3c3c";
defparam \I2C_MASTER_instance|clk_div[7] .operation_mode = "normal";
defparam \I2C_MASTER_instance|clk_div[7] .output_mode = "reg_only";
defparam \I2C_MASTER_instance|clk_div[7] .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|clk_div[7] .sum_lutc_input = "cin";
defparam \I2C_MASTER_instance|clk_div[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N2
maxii_lcell \I2C_MASTER_instance|LessThan0~1 (
// Equation(s):
// \I2C_MASTER_instance|LessThan0~1_combout  = ((\I2C_MASTER_instance|clk_div [5]) # ((\I2C_MASTER_instance|clk_div [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\I2C_MASTER_instance|clk_div [5]),
	.datac(vcc),
	.datad(\I2C_MASTER_instance|clk_div [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|LessThan0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|LessThan0~1 .lut_mask = "ffcc";
defparam \I2C_MASTER_instance|LessThan0~1 .operation_mode = "normal";
defparam \I2C_MASTER_instance|LessThan0~1 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|LessThan0~1 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|LessThan0~1 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|LessThan0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N8
maxii_lcell \I2C_MASTER_instance|LessThan0~2 (
// Equation(s):
// \I2C_MASTER_instance|LessThan0~2_combout  = (\I2C_MASTER_instance|clk_div [6] & (\I2C_MASTER_instance|clk_div [7] & ((\I2C_MASTER_instance|LessThan0~0_combout ) # (\I2C_MASTER_instance|LessThan0~1_combout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|clk_div [6]),
	.datab(\I2C_MASTER_instance|LessThan0~0_combout ),
	.datac(\I2C_MASTER_instance|clk_div [7]),
	.datad(\I2C_MASTER_instance|LessThan0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|LessThan0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|LessThan0~2 .lut_mask = "a080";
defparam \I2C_MASTER_instance|LessThan0~2 .operation_mode = "normal";
defparam \I2C_MASTER_instance|LessThan0~2 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|LessThan0~2 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|LessThan0~2 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|LessThan0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N5
maxii_lcell \I2C_MASTER_instance|scl_clk (
// Equation(s):
// \I2C_MASTER_instance|scl_clk~regout  = DFFEAS(\I2C_MASTER_instance|scl_clk~regout  $ ((((\I2C_MASTER_instance|LessThan0~2_combout )))), GLOBAL(\clk~combout ), \i2c_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\I2C_MASTER_instance|scl_clk~regout ),
	.datab(vcc),
	.datac(\I2C_MASTER_instance|LessThan0~2_combout ),
	.datad(vcc),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|scl_clk~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|scl_clk .lut_mask = "5a5a";
defparam \I2C_MASTER_instance|scl_clk .operation_mode = "normal";
defparam \I2C_MASTER_instance|scl_clk .output_mode = "reg_only";
defparam \I2C_MASTER_instance|scl_clk .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|scl_clk .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|scl_clk .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N2
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|scl (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|scl~regout  = DFFEAS((((!\I2C_MASTER_instance|I2C_wr_instance|scl~regout ))), !GLOBAL(\I2C_MASTER_instance|scl_clk~regout ), \i2c_rst~regout , , , , , , )

	.clk(!\I2C_MASTER_instance|scl_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|scl~regout ),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|I2C_wr_instance|scl~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|scl .lut_mask = "00ff";
defparam \I2C_MASTER_instance|I2C_wr_instance|scl .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|scl .output_mode = "reg_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|scl .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|scl .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|scl .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N5
maxii_lcell linkICW(
// Equation(s):
// \linkICW~regout  = DFFEAS((\Equal3~0_combout ) # ((\linkICW~regout  & ((\Equal2~7_combout ) # (!\WideNor1~1_combout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\linkICW~regout ),
	.datab(\WideNor1~1_combout ),
	.datac(\Equal3~0_combout ),
	.datad(\Equal2~7_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkICW~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkICW.lut_mask = "faf2";
defparam linkICW.operation_mode = "normal";
defparam linkICW.output_mode = "reg_only";
defparam linkICW.register_cascade_mode = "off";
defparam linkICW.sum_lutc_input = "datac";
defparam linkICW.synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N3
maxii_lcell \BusA[2]~3 (
// Equation(s):
// \BusA[2]~3_combout  = ((\I2C_MASTER_instance|I2C_wr_instance|scl~regout ) # ((!\linkICR~regout  & !\linkICW~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\linkICR~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|scl~regout ),
	.datad(\linkICW~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusA[2]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusA[2]~3 .lut_mask = "f0f3";
defparam \BusA[2]~3 .operation_mode = "normal";
defparam \BusA[2]~3 .output_mode = "comb_only";
defparam \BusA[2]~3 .register_cascade_mode = "off";
defparam \BusA[2]~3 .sum_lutc_input = "datac";
defparam \BusA[2]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N8
maxii_lcell \BusA[2]~4 (
// Equation(s):
// \BusA[2]~4_combout  = (((\linkICR~regout ) # (\linkICW~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\linkICR~regout ),
	.datad(\linkICW~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusA[2]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusA[2]~4 .lut_mask = "fff0";
defparam \BusA[2]~4 .operation_mode = "normal";
defparam \BusA[2]~4 .output_mode = "comb_only";
defparam \BusA[2]~4 .register_cascade_mode = "off";
defparam \BusA[2]~4 .sum_lutc_input = "datac";
defparam \BusA[2]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N7
maxii_lcell WR_EN(
// Equation(s):
// \WR_EN~regout  = DFFEAS((\Equal3~0_combout ) # ((\WR_EN~regout  & ((\Equal4~1_combout ) # (\Equal5~3_combout )))), GLOBAL(\clk~combout ), VCC, , \rst_n~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal4~1_combout ),
	.datab(\WR_EN~regout ),
	.datac(\Equal5~3_combout ),
	.datad(\Equal3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\WR_EN~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam WR_EN.lut_mask = "ffc8";
defparam WR_EN.operation_mode = "normal";
defparam WR_EN.output_mode = "reg_only";
defparam WR_EN.register_cascade_mode = "off";
defparam WR_EN.sum_lutc_input = "datac";
defparam WR_EN.synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N1
maxii_lcell RD_EN(
// Equation(s):
// \RD_EN~regout  = DFFEAS((\Equal2~7_combout ) # ((\RD_EN~regout  & ((\Equal5~3_combout ) # (\Equal4~1_combout )))), GLOBAL(\clk~combout ), VCC, , \rst_n~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal5~3_combout ),
	.datab(\RD_EN~regout ),
	.datac(\Equal4~1_combout ),
	.datad(\Equal2~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\RD_EN~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam RD_EN.lut_mask = "ffc8";
defparam RD_EN.operation_mode = "normal";
defparam RD_EN.output_mode = "reg_only";
defparam RD_EN.register_cascade_mode = "off";
defparam RD_EN.sum_lutc_input = "datac";
defparam RD_EN.synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N3
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector46~1 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector46~1_combout  = (\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout  & (((!\I2C_MASTER_instance|I2C_wr_instance|main_state.stop~regout  & 
// !\I2C_MASTER_instance|I2C_wr_instance|main_state.write_start~regout )) # (!\I2C_MASTER_instance|I2C_wr_instance|FF~regout )))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|main_state.stop~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|main_state.write_start~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|FF~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector46~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector46~1 .lut_mask = "02aa";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector46~1 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector46~1 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector46~1 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector46~1 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector46~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N7
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector45~4 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector45~4_combout  = (\I2C_MASTER_instance|I2C_wr_instance|main_state.stop~regout  & (((\I2C_MASTER_instance|I2C_wr_instance|FF~regout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|main_state.stop~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|FF~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector45~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector45~4 .lut_mask = "aa00";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector45~4 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector45~4 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector45~4 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector45~4 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector45~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N9
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector45~0 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector45~0_combout  = ((\I2C_MASTER_instance|I2C_wr_instance|main_state.idle~regout  & (!\I2C_MASTER_instance|I2C_wr_instance|main_state.ackn~regout  & !\I2C_MASTER_instance|I2C_wr_instance|main_state.ready~regout 
// )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|main_state.idle~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|main_state.ackn~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|main_state.ready~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector45~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector45~0 .lut_mask = "000c";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector45~0 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector45~0 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector45~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector45~0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector45~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N4
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector45~5 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector45~5_combout  = (\I2C_MASTER_instance|I2C_wr_instance|main_state.addr_write~regout  & (!\I2C_MASTER_instance|I2C_wr_instance|Selector45~3_combout  & (!\I2C_MASTER_instance|I2C_wr_instance|Selector45~4_combout  
// & \I2C_MASTER_instance|I2C_wr_instance|Selector45~0_combout )))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|main_state.addr_write~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|Selector45~3_combout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|Selector45~4_combout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|Selector45~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector45~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector45~5 .lut_mask = "0200";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector45~5 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector45~5 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector45~5 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector45~5 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector45~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N8
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector58~2 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector58~2_combout  = (((\I2C_MASTER_instance|I2C_wr_instance|FF~regout  & \I2C_MASTER_instance|I2C_wr_instance|main_state.write_start~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|FF~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|main_state.write_start~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector58~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector58~2 .lut_mask = "f000";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector58~2 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector58~2 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector58~2 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector58~2 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector58~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N4
maxii_lcell \I2C_MASTER_instance|RD (
// Equation(s):
// \I2C_MASTER_instance|RD~regout  = DFFEAS(((!\I2C_MASTER_instance|Equal1~2_combout  & ((\I2C_MASTER_instance|RD~regout ) # (\RD_EN~regout )))), GLOBAL(\clk~combout ), \i2c_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\I2C_MASTER_instance|RD~regout ),
	.datab(\RD_EN~regout ),
	.datac(vcc),
	.datad(\I2C_MASTER_instance|Equal1~2_combout ),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|RD~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|RD .lut_mask = "00ee";
defparam \I2C_MASTER_instance|RD .operation_mode = "normal";
defparam \I2C_MASTER_instance|RD .output_mode = "reg_only";
defparam \I2C_MASTER_instance|RD .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|RD .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|RD .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N0
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector49~0 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector49~0_combout  = (\I2C_MASTER_instance|I2C_wr_instance|RF~regout  & ((\I2C_MASTER_instance|I2C_wr_instance|main_state.idle~regout  & (!\I2C_MASTER_instance|I2C_wr_instance|main_state.ackn~regout )) # 
// (!\I2C_MASTER_instance|I2C_wr_instance|main_state.idle~regout  & ((\I2C_MASTER_instance|WR~regout )))))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|main_state.idle~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|RF~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|main_state.ackn~regout ),
	.datad(\I2C_MASTER_instance|WR~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector49~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector49~0 .lut_mask = "4c08";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector49~0 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector49~0 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector49~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector49~0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector49~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N1
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|RF (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|RF~regout  = DFFEAS((\I2C_MASTER_instance|I2C_wr_instance|Selector49~0_combout ) # ((\I2C_MASTER_instance|RD~regout  & (!\I2C_MASTER_instance|WR~regout  & !\I2C_MASTER_instance|I2C_wr_instance|main_state.idle~regout 
// ))), GLOBAL(\I2C_MASTER_instance|scl_clk~regout ), \i2c_rst~regout , , , , , , )

	.clk(\I2C_MASTER_instance|scl_clk~regout ),
	.dataa(\I2C_MASTER_instance|RD~regout ),
	.datab(\I2C_MASTER_instance|WR~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|main_state.idle~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|Selector49~0_combout ),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|I2C_wr_instance|RF~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|RF .lut_mask = "ff02";
defparam \I2C_MASTER_instance|I2C_wr_instance|RF .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|RF .output_mode = "reg_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|RF .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|RF .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|RF .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N0
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Add1~37 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Add1~37_cout0  = CARRY(((!\I2C_MASTER_instance|I2C_wr_instance|cnt_read [0])))
// \I2C_MASTER_instance|I2C_wr_instance|Add1~37COUT1_48  = CARRY(((!\I2C_MASTER_instance|I2C_wr_instance|cnt_read [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|cnt_read [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Add1~35 ),
	.regout(),
	.cout(),
	.cout0(\I2C_MASTER_instance|I2C_wr_instance|Add1~37_cout0 ),
	.cout1(\I2C_MASTER_instance|I2C_wr_instance|Add1~37COUT1_48 ));
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Add1~37 .lut_mask = "ff33";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add1~37 .operation_mode = "arithmetic";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add1~37 .output_mode = "none";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add1~37 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add1~37 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add1~37 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N1
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Add1~15 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Add1~15_combout  = (\I2C_MASTER_instance|I2C_wr_instance|cnt_read [1] $ ((\I2C_MASTER_instance|I2C_wr_instance|Add1~37_cout0 )))
// \I2C_MASTER_instance|I2C_wr_instance|Add1~17  = CARRY(((!\I2C_MASTER_instance|I2C_wr_instance|Add1~37_cout0 ) # (!\I2C_MASTER_instance|I2C_wr_instance|cnt_read [1])))
// \I2C_MASTER_instance|I2C_wr_instance|Add1~17COUT1_50  = CARRY(((!\I2C_MASTER_instance|I2C_wr_instance|Add1~37COUT1_48 ) # (!\I2C_MASTER_instance|I2C_wr_instance|cnt_read [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|cnt_read [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\I2C_MASTER_instance|I2C_wr_instance|Add1~37_cout0 ),
	.cin1(\I2C_MASTER_instance|I2C_wr_instance|Add1~37COUT1_48 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Add1~15_combout ),
	.regout(),
	.cout(),
	.cout0(\I2C_MASTER_instance|I2C_wr_instance|Add1~17 ),
	.cout1(\I2C_MASTER_instance|I2C_wr_instance|Add1~17COUT1_50 ));
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Add1~15 .cin0_used = "true";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add1~15 .cin1_used = "true";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add1~15 .lut_mask = "3c3f";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add1~15 .operation_mode = "arithmetic";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add1~15 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add1~15 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add1~15 .sum_lutc_input = "cin";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add1~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N2
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Add1~10 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Add1~10_combout  = (\I2C_MASTER_instance|I2C_wr_instance|cnt_read [2] $ ((!\I2C_MASTER_instance|I2C_wr_instance|Add1~17 )))
// \I2C_MASTER_instance|I2C_wr_instance|Add1~12  = CARRY(((\I2C_MASTER_instance|I2C_wr_instance|cnt_read [2] & !\I2C_MASTER_instance|I2C_wr_instance|Add1~17 )))
// \I2C_MASTER_instance|I2C_wr_instance|Add1~12COUT1_52  = CARRY(((\I2C_MASTER_instance|I2C_wr_instance|cnt_read [2] & !\I2C_MASTER_instance|I2C_wr_instance|Add1~17COUT1_50 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|cnt_read [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\I2C_MASTER_instance|I2C_wr_instance|Add1~17 ),
	.cin1(\I2C_MASTER_instance|I2C_wr_instance|Add1~17COUT1_50 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Add1~10_combout ),
	.regout(),
	.cout(),
	.cout0(\I2C_MASTER_instance|I2C_wr_instance|Add1~12 ),
	.cout1(\I2C_MASTER_instance|I2C_wr_instance|Add1~12COUT1_52 ));
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Add1~10 .cin0_used = "true";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add1~10 .cin1_used = "true";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add1~10 .lut_mask = "c30c";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add1~10 .operation_mode = "arithmetic";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add1~10 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add1~10 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add1~10 .sum_lutc_input = "cin";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add1~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N3
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Add1~30 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Add1~30_combout  = \I2C_MASTER_instance|I2C_wr_instance|cnt_read [3] $ ((((\I2C_MASTER_instance|I2C_wr_instance|Add1~12 ))))
// \I2C_MASTER_instance|I2C_wr_instance|Add1~32  = CARRY(((!\I2C_MASTER_instance|I2C_wr_instance|Add1~12 )) # (!\I2C_MASTER_instance|I2C_wr_instance|cnt_read [3]))
// \I2C_MASTER_instance|I2C_wr_instance|Add1~32COUT1_54  = CARRY(((!\I2C_MASTER_instance|I2C_wr_instance|Add1~12COUT1_52 )) # (!\I2C_MASTER_instance|I2C_wr_instance|cnt_read [3]))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|cnt_read [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\I2C_MASTER_instance|I2C_wr_instance|Add1~12 ),
	.cin1(\I2C_MASTER_instance|I2C_wr_instance|Add1~12COUT1_52 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Add1~30_combout ),
	.regout(),
	.cout(),
	.cout0(\I2C_MASTER_instance|I2C_wr_instance|Add1~32 ),
	.cout1(\I2C_MASTER_instance|I2C_wr_instance|Add1~32COUT1_54 ));
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Add1~30 .cin0_used = "true";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add1~30 .cin1_used = "true";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add1~30 .lut_mask = "5a5f";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add1~30 .operation_mode = "arithmetic";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add1~30 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add1~30 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add1~30 .sum_lutc_input = "cin";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add1~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N4
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Add1~25 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Add1~25_combout  = (\I2C_MASTER_instance|I2C_wr_instance|cnt_read [4] $ ((!\I2C_MASTER_instance|I2C_wr_instance|Add1~32 )))
// \I2C_MASTER_instance|I2C_wr_instance|Add1~27  = CARRY(((\I2C_MASTER_instance|I2C_wr_instance|cnt_read [4] & !\I2C_MASTER_instance|I2C_wr_instance|Add1~32COUT1_54 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|cnt_read [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\I2C_MASTER_instance|I2C_wr_instance|Add1~32 ),
	.cin1(\I2C_MASTER_instance|I2C_wr_instance|Add1~32COUT1_54 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Add1~25_combout ),
	.regout(),
	.cout(\I2C_MASTER_instance|I2C_wr_instance|Add1~27 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Add1~25 .cin0_used = "true";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add1~25 .cin1_used = "true";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add1~25 .lut_mask = "c30c";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add1~25 .operation_mode = "arithmetic";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add1~25 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add1~25 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add1~25 .sum_lutc_input = "cin";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add1~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N5
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Add1~5 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Add1~5_combout  = (\I2C_MASTER_instance|I2C_wr_instance|cnt_read [5] $ ((\I2C_MASTER_instance|I2C_wr_instance|Add1~27 )))
// \I2C_MASTER_instance|I2C_wr_instance|Add1~7  = CARRY(((!\I2C_MASTER_instance|I2C_wr_instance|Add1~27 ) # (!\I2C_MASTER_instance|I2C_wr_instance|cnt_read [5])))
// \I2C_MASTER_instance|I2C_wr_instance|Add1~7COUT1_56  = CARRY(((!\I2C_MASTER_instance|I2C_wr_instance|Add1~27 ) # (!\I2C_MASTER_instance|I2C_wr_instance|cnt_read [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|cnt_read [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\I2C_MASTER_instance|I2C_wr_instance|Add1~27 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Add1~5_combout ),
	.regout(),
	.cout(),
	.cout0(\I2C_MASTER_instance|I2C_wr_instance|Add1~7 ),
	.cout1(\I2C_MASTER_instance|I2C_wr_instance|Add1~7COUT1_56 ));
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Add1~5 .cin_used = "true";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add1~5 .lut_mask = "3c3f";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add1~5 .operation_mode = "arithmetic";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add1~5 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add1~5 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add1~5 .sum_lutc_input = "cin";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N5
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~1 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~1_combout  = (((!\I2C_MASTER_instance|I2C_wr_instance|RF~regout ) # (!\I2C_MASTER_instance|I2C_wr_instance|main_state.addr_write~regout ))) # (!\I2C_MASTER_instance|I2C_wr_instance|FF~regout )

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|FF~regout ),
	.datab(vcc),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|main_state.addr_write~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|RF~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~1 .lut_mask = "5fff";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~1 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~1 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~1 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~1 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N6
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|cnt_read[2]~3 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|cnt_read[2]~3_combout  = ((\I2C_MASTER_instance|I2C_wr_instance|sh8in_state~14_combout  & (\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_end~regout  & 
// \I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout ))) # (!\I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~1_combout )

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|sh8in_state~14_combout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_end~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|cnt_read[2]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read[2]~3 .lut_mask = "80ff";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read[2]~3 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read[2]~3 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read[2]~3 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read[2]~3 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read[2]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N7
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|cnt_read[5] (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|cnt_read [5] = DFFEAS(((\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout  & ((\I2C_MASTER_instance|I2C_wr_instance|Add1~5_combout )))), GLOBAL(\I2C_MASTER_instance|scl_clk~regout ), \i2c_rst~regout , , 
// \I2C_MASTER_instance|I2C_wr_instance|cnt_read[2]~3_combout , , , , )

	.clk(\I2C_MASTER_instance|scl_clk~regout ),
	.dataa(vcc),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout ),
	.datac(vcc),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|Add1~5_combout ),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_MASTER_instance|I2C_wr_instance|cnt_read[2]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|I2C_wr_instance|cnt_read [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read[5] .lut_mask = "cc00";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read[5] .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read[5] .output_mode = "reg_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read[5] .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read[5] .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N4
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|LessThan0~0 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|LessThan0~0_combout  = (\I2C_MASTER_instance|I2C_wr_instance|cnt_read [5] & ((\I2C_MASTER_instance|I2C_wr_instance|cnt_read [2]) # ((\I2C_MASTER_instance|I2C_wr_instance|cnt_read [1]) # 
// (!\I2C_MASTER_instance|I2C_wr_instance|cnt_read [0]))))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|cnt_read [2]),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|cnt_read [1]),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|cnt_read [5]),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|cnt_read [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|LessThan0~0 .lut_mask = "e0f0";
defparam \I2C_MASTER_instance|I2C_wr_instance|LessThan0~0 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|LessThan0~0 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|LessThan0~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|LessThan0~0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N6
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Add1~20 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Add1~20_combout  = \I2C_MASTER_instance|I2C_wr_instance|cnt_read [6] $ ((((!(!\I2C_MASTER_instance|I2C_wr_instance|Add1~27  & \I2C_MASTER_instance|I2C_wr_instance|Add1~7 ) # 
// (\I2C_MASTER_instance|I2C_wr_instance|Add1~27  & \I2C_MASTER_instance|I2C_wr_instance|Add1~7COUT1_56 )))))
// \I2C_MASTER_instance|I2C_wr_instance|Add1~22  = CARRY((\I2C_MASTER_instance|I2C_wr_instance|cnt_read [6] & ((!\I2C_MASTER_instance|I2C_wr_instance|Add1~7 ))))
// \I2C_MASTER_instance|I2C_wr_instance|Add1~22COUT1_58  = CARRY((\I2C_MASTER_instance|I2C_wr_instance|cnt_read [6] & ((!\I2C_MASTER_instance|I2C_wr_instance|Add1~7COUT1_56 ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|cnt_read [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\I2C_MASTER_instance|I2C_wr_instance|Add1~27 ),
	.cin0(\I2C_MASTER_instance|I2C_wr_instance|Add1~7 ),
	.cin1(\I2C_MASTER_instance|I2C_wr_instance|Add1~7COUT1_56 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Add1~20_combout ),
	.regout(),
	.cout(),
	.cout0(\I2C_MASTER_instance|I2C_wr_instance|Add1~22 ),
	.cout1(\I2C_MASTER_instance|I2C_wr_instance|Add1~22COUT1_58 ));
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Add1~20 .cin0_used = "true";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add1~20 .cin1_used = "true";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add1~20 .cin_used = "true";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add1~20 .lut_mask = "a50a";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add1~20 .operation_mode = "arithmetic";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add1~20 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add1~20 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add1~20 .sum_lutc_input = "cin";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add1~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N8
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|cnt_read[6] (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|cnt_read [6] = DFFEAS(((\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout  & ((\I2C_MASTER_instance|I2C_wr_instance|Add1~20_combout )))), GLOBAL(\I2C_MASTER_instance|scl_clk~regout ), \i2c_rst~regout , , 
// \I2C_MASTER_instance|I2C_wr_instance|cnt_read[2]~3_combout , , , , )

	.clk(\I2C_MASTER_instance|scl_clk~regout ),
	.dataa(vcc),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout ),
	.datac(vcc),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|Add1~20_combout ),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_MASTER_instance|I2C_wr_instance|cnt_read[2]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|I2C_wr_instance|cnt_read [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read[6] .lut_mask = "cc00";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read[6] .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read[6] .output_mode = "reg_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read[6] .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read[6] .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N7
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Add1~0 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Add1~0_combout  = (((!\I2C_MASTER_instance|I2C_wr_instance|Add1~27  & \I2C_MASTER_instance|I2C_wr_instance|Add1~22 ) # (\I2C_MASTER_instance|I2C_wr_instance|Add1~27  & 
// \I2C_MASTER_instance|I2C_wr_instance|Add1~22COUT1_58 ) $ (\I2C_MASTER_instance|I2C_wr_instance|cnt_read [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|cnt_read [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\I2C_MASTER_instance|I2C_wr_instance|Add1~27 ),
	.cin0(\I2C_MASTER_instance|I2C_wr_instance|Add1~22 ),
	.cin1(\I2C_MASTER_instance|I2C_wr_instance|Add1~22COUT1_58 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Add1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Add1~0 .cin0_used = "true";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add1~0 .cin1_used = "true";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add1~0 .cin_used = "true";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add1~0 .lut_mask = "0ff0";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add1~0 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add1~0 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add1~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add1~0 .sum_lutc_input = "cin";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N3
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|cnt_read~1 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|cnt_read~1_combout  = ((\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_end~regout  & ((\I2C_MASTER_instance|I2C_wr_instance|Add1~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_end~regout ),
	.datac(vcc),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|Add1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|cnt_read~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read~1 .lut_mask = "cc00";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read~1 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read~1 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read~1 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read~1 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N1
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|cnt_read~2 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|cnt_read~2_combout  = (!\I2C_MASTER_instance|I2C_wr_instance|LessThan0~1_combout  & (!\I2C_MASTER_instance|I2C_wr_instance|LessThan0~0_combout  & (\I2C_MASTER_instance|I2C_wr_instance|RF~regout  & 
// \I2C_MASTER_instance|I2C_wr_instance|cnt_read~1_combout )))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|LessThan0~1_combout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|LessThan0~0_combout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|RF~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|cnt_read~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|cnt_read~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read~2 .lut_mask = "1000";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read~2 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read~2 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read~2 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read~2 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N5
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector78~0 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector78~0_combout  = (\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout ) # ((\I2C_MASTER_instance|I2C_wr_instance|main_state.addr_write~regout  & (\I2C_MASTER_instance|I2C_wr_instance|RF~regout  & 
// \I2C_MASTER_instance|I2C_wr_instance|FF~regout )))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|main_state.addr_write~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|RF~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|FF~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector78~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector78~0 .lut_mask = "f8f0";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector78~0 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector78~0 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector78~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector78~0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector78~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N4
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|cnt_read[7] (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|cnt_read [7] = DFFEAS((((\I2C_MASTER_instance|I2C_wr_instance|cnt_read [7]) # (\I2C_MASTER_instance|I2C_wr_instance|cnt_read~2_combout ))), GLOBAL(\I2C_MASTER_instance|scl_clk~regout ), \i2c_rst~regout , , 
// \I2C_MASTER_instance|I2C_wr_instance|Selector78~0_combout , , , !\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout , )

	.clk(\I2C_MASTER_instance|scl_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|cnt_read [7]),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|cnt_read~2_combout ),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(!\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout ),
	.sload(gnd),
	.ena(\I2C_MASTER_instance|I2C_wr_instance|Selector78~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|I2C_wr_instance|cnt_read [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read[7] .lut_mask = "fff0";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read[7] .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read[7] .output_mode = "reg_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read[7] .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read[7] .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N8
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|sh8in_state~14 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|sh8in_state~14_combout  = (!\I2C_MASTER_instance|I2C_wr_instance|LessThan0~1_combout  & (!\I2C_MASTER_instance|I2C_wr_instance|cnt_read [7] & (\I2C_MASTER_instance|I2C_wr_instance|RF~regout  & 
// !\I2C_MASTER_instance|I2C_wr_instance|LessThan0~0_combout )))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|LessThan0~1_combout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|cnt_read [7]),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|RF~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|LessThan0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|sh8in_state~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state~14 .lut_mask = "0010";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state~14 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state~14 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state~14 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state~14 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N3
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|sh8in_state~15 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|sh8in_state~15_combout  = (((\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout  & \I2C_MASTER_instance|I2C_wr_instance|sh8in_state~14_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|sh8in_state~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|sh8in_state~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state~15 .lut_mask = "f000";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state~15 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state~15 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state~15 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state~15 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N0
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_begin (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_begin~regout  = DFFEAS((((!\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_end~regout ))), GLOBAL(\I2C_MASTER_instance|scl_clk~regout ), \i2c_rst~regout , , 
// \I2C_MASTER_instance|I2C_wr_instance|sh8in_state~15_combout , , , , )

	.clk(\I2C_MASTER_instance|scl_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_end~regout ),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_MASTER_instance|I2C_wr_instance|sh8in_state~15_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_begin~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_begin .lut_mask = "00ff";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_begin .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_begin .output_mode = "reg_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_begin .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_begin .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_begin .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N8
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit7 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit7~regout  = DFFEAS(((\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit7~regout  & (!\I2C_MASTER_instance|I2C_wr_instance|scl~regout ))) # 
// (!\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_begin~regout ), GLOBAL(\I2C_MASTER_instance|scl_clk~regout ), \i2c_rst~regout , , \I2C_MASTER_instance|I2C_wr_instance|sh8in_state~15_combout , , , , )

	.clk(\I2C_MASTER_instance|scl_clk~regout ),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit7~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_begin~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|scl~regout ),
	.datad(vcc),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_MASTER_instance|I2C_wr_instance|sh8in_state~15_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit7~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit7 .lut_mask = "3b3b";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit7 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit7 .output_mode = "reg_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit7 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit7 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N9
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|sh8in_state~17 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|sh8in_state~17_combout  = ((\I2C_MASTER_instance|I2C_wr_instance|sh8in_state~14_combout  & (\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout  & \I2C_MASTER_instance|I2C_wr_instance|scl~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|sh8in_state~14_combout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|scl~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|sh8in_state~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state~17 .lut_mask = "c000";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state~17 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state~17 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state~17 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state~17 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N0
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit6 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit6~regout  = DFFEAS(GND, GLOBAL(\I2C_MASTER_instance|scl_clk~regout ), \i2c_rst~regout , , \I2C_MASTER_instance|I2C_wr_instance|sh8in_state~17_combout , 
// \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit7~regout , , , VCC)

	.clk(\I2C_MASTER_instance|scl_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit7~regout ),
	.datad(vcc),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\I2C_MASTER_instance|I2C_wr_instance|sh8in_state~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit6~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit6 .lut_mask = "0000";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit6 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit6 .output_mode = "reg_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit6 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit6 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit6 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N3
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit5 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit5~regout  = DFFEAS(GND, GLOBAL(\I2C_MASTER_instance|scl_clk~regout ), \i2c_rst~regout , , \I2C_MASTER_instance|I2C_wr_instance|sh8in_state~17_combout , 
// \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit6~regout , , , VCC)

	.clk(\I2C_MASTER_instance|scl_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit6~regout ),
	.datad(vcc),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\I2C_MASTER_instance|I2C_wr_instance|sh8in_state~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit5~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit5 .lut_mask = "0000";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit5 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit5 .output_mode = "reg_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit5 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit5 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit5 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N8
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit4 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit4~regout  = DFFEAS((((\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit5~regout ))), GLOBAL(\I2C_MASTER_instance|scl_clk~regout ), \i2c_rst~regout , , 
// \I2C_MASTER_instance|I2C_wr_instance|sh8in_state~17_combout , , , , )

	.clk(\I2C_MASTER_instance|scl_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit5~regout ),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_MASTER_instance|I2C_wr_instance|sh8in_state~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit4~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit4 .lut_mask = "ff00";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit4 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit4 .output_mode = "reg_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit4 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit4 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N8
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit3 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit3~regout  = DFFEAS(GND, GLOBAL(\I2C_MASTER_instance|scl_clk~regout ), \i2c_rst~regout , , \I2C_MASTER_instance|I2C_wr_instance|sh8in_state~17_combout , 
// \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit4~regout , , , VCC)

	.clk(\I2C_MASTER_instance|scl_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit4~regout ),
	.datad(vcc),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\I2C_MASTER_instance|I2C_wr_instance|sh8in_state~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit3~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit3 .lut_mask = "0000";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit3 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit3 .output_mode = "reg_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit3 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit3 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit3 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N6
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit2 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit2~regout  = DFFEAS((((\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit3~regout ))), GLOBAL(\I2C_MASTER_instance|scl_clk~regout ), \i2c_rst~regout , , 
// \I2C_MASTER_instance|I2C_wr_instance|sh8in_state~17_combout , , , , )

	.clk(\I2C_MASTER_instance|scl_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit3~regout ),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_MASTER_instance|I2C_wr_instance|sh8in_state~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit2 .lut_mask = "ff00";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit2 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit2 .output_mode = "reg_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit2 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit2 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N5
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit1 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit1~regout  = DFFEAS(GND, GLOBAL(\I2C_MASTER_instance|scl_clk~regout ), \i2c_rst~regout , , \I2C_MASTER_instance|I2C_wr_instance|sh8in_state~17_combout , 
// \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit2~regout , , , VCC)

	.clk(\I2C_MASTER_instance|scl_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit2~regout ),
	.datad(vcc),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\I2C_MASTER_instance|I2C_wr_instance|sh8in_state~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit1 .lut_mask = "0000";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit1 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit1 .output_mode = "reg_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit1 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit1 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit1 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N3
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit0 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit0~regout  = DFFEAS((((\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit1~regout ))), GLOBAL(\I2C_MASTER_instance|scl_clk~regout ), \i2c_rst~regout , , 
// \I2C_MASTER_instance|I2C_wr_instance|sh8in_state~17_combout , , , , )

	.clk(\I2C_MASTER_instance|scl_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit1~regout ),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_MASTER_instance|I2C_wr_instance|sh8in_state~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit0~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit0 .lut_mask = "ff00";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit0 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit0 .output_mode = "reg_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit0 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N7
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_end (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_end~regout  = DFFEAS((\I2C_MASTER_instance|I2C_wr_instance|sh8in_state~15_combout  & (\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit0~regout  & 
// (\I2C_MASTER_instance|I2C_wr_instance|scl~regout ))) # (!\I2C_MASTER_instance|I2C_wr_instance|sh8in_state~15_combout  & (((\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_end~regout )))), GLOBAL(\I2C_MASTER_instance|scl_clk~regout ), \i2c_rst~regout 
// , , , , , , )

	.clk(\I2C_MASTER_instance|scl_clk~regout ),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit0~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|scl~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_end~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|sh8in_state~15_combout ),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_end~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_end .lut_mask = "88f0";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_end .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_end .output_mode = "reg_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_end .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_end .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_end .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N0
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|cnt_read[0] (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|cnt_read [0] = DFFEAS((\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout  & (\I2C_MASTER_instance|I2C_wr_instance|cnt_read [0] $ (((\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_end~regout  & 
// \I2C_MASTER_instance|I2C_wr_instance|sh8in_state~14_combout ))))), GLOBAL(\I2C_MASTER_instance|scl_clk~regout ), \i2c_rst~regout , , \I2C_MASTER_instance|I2C_wr_instance|Selector78~0_combout , , , , )

	.clk(\I2C_MASTER_instance|scl_clk~regout ),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|cnt_read [0]),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_end~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|sh8in_state~14_combout ),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_MASTER_instance|I2C_wr_instance|Selector78~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|I2C_wr_instance|cnt_read [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read[0] .lut_mask = "2888";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read[0] .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read[0] .output_mode = "reg_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read[0] .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read[0] .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N2
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|cnt_read[1] (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|cnt_read [1] = DFFEAS(((\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout  & ((\I2C_MASTER_instance|I2C_wr_instance|Add1~15_combout )))), GLOBAL(\I2C_MASTER_instance|scl_clk~regout ), \i2c_rst~regout , , 
// \I2C_MASTER_instance|I2C_wr_instance|cnt_read[2]~3_combout , , , , )

	.clk(\I2C_MASTER_instance|scl_clk~regout ),
	.dataa(vcc),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout ),
	.datac(vcc),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|Add1~15_combout ),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_MASTER_instance|I2C_wr_instance|cnt_read[2]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|I2C_wr_instance|cnt_read [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read[1] .lut_mask = "cc00";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read[1] .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read[1] .output_mode = "reg_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read[1] .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read[1] .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N3
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|cnt_read[2] (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|cnt_read [2] = DFFEAS(((\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout  & ((\I2C_MASTER_instance|I2C_wr_instance|Add1~10_combout )))), GLOBAL(\I2C_MASTER_instance|scl_clk~regout ), \i2c_rst~regout , , 
// \I2C_MASTER_instance|I2C_wr_instance|cnt_read[2]~3_combout , , , , )

	.clk(\I2C_MASTER_instance|scl_clk~regout ),
	.dataa(vcc),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout ),
	.datac(vcc),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|Add1~10_combout ),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_MASTER_instance|I2C_wr_instance|cnt_read[2]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|I2C_wr_instance|cnt_read [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read[2] .lut_mask = "cc00";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read[2] .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read[2] .output_mode = "reg_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read[2] .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read[2] .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N6
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|cnt_read[3] (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|cnt_read [3] = DFFEAS((((\I2C_MASTER_instance|I2C_wr_instance|Add1~30_combout  & \I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout ))), GLOBAL(\I2C_MASTER_instance|scl_clk~regout ), \i2c_rst~regout , , 
// \I2C_MASTER_instance|I2C_wr_instance|cnt_read[2]~3_combout , , , , )

	.clk(\I2C_MASTER_instance|scl_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|Add1~30_combout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout ),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_MASTER_instance|I2C_wr_instance|cnt_read[2]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|I2C_wr_instance|cnt_read [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read[3] .lut_mask = "f000";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read[3] .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read[3] .output_mode = "reg_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read[3] .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read[3] .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N5
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|cnt_read[4] (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|cnt_read [4] = DFFEAS(((\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout  & ((\I2C_MASTER_instance|I2C_wr_instance|Add1~25_combout )))), GLOBAL(\I2C_MASTER_instance|scl_clk~regout ), \i2c_rst~regout , , 
// \I2C_MASTER_instance|I2C_wr_instance|cnt_read[2]~3_combout , , , , )

	.clk(\I2C_MASTER_instance|scl_clk~regout ),
	.dataa(vcc),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout ),
	.datac(vcc),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|Add1~25_combout ),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_MASTER_instance|I2C_wr_instance|cnt_read[2]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|I2C_wr_instance|cnt_read [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read[4] .lut_mask = "cc00";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read[4] .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read[4] .output_mode = "reg_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read[4] .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read[4] .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N1
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|LessThan0~1 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|LessThan0~1_combout  = (\I2C_MASTER_instance|I2C_wr_instance|cnt_read [6]) # ((\I2C_MASTER_instance|I2C_wr_instance|cnt_read [5] & ((\I2C_MASTER_instance|I2C_wr_instance|cnt_read [4]) # 
// (\I2C_MASTER_instance|I2C_wr_instance|cnt_read [3]))))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|cnt_read [4]),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|cnt_read [5]),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|cnt_read [3]),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|cnt_read [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|LessThan0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|LessThan0~1 .lut_mask = "ffc8";
defparam \I2C_MASTER_instance|I2C_wr_instance|LessThan0~1 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|LessThan0~1 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|LessThan0~1 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|LessThan0~1 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|LessThan0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N5
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|LessThan0~2 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|LessThan0~2_combout  = (\I2C_MASTER_instance|I2C_wr_instance|LessThan0~1_combout ) # ((\I2C_MASTER_instance|I2C_wr_instance|cnt_read [7]) # ((\I2C_MASTER_instance|I2C_wr_instance|LessThan0~0_combout )))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|LessThan0~1_combout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|cnt_read [7]),
	.datac(vcc),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|LessThan0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|LessThan0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|LessThan0~2 .lut_mask = "ffee";
defparam \I2C_MASTER_instance|I2C_wr_instance|LessThan0~2 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|LessThan0~2 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|LessThan0~2 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|LessThan0~2 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|LessThan0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N2
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector59~1 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector59~1_combout  = (\I2C_MASTER_instance|I2C_wr_instance|main_state.addr_write~regout  & (((!\I2C_MASTER_instance|I2C_wr_instance|FF~regout  & !\I2C_MASTER_instance|I2C_wr_instance|scl~regout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|main_state.addr_write~regout ),
	.datab(vcc),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|FF~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|scl~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector59~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector59~1 .lut_mask = "000a";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector59~1 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector59~1 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector59~1 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector59~1 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector59~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N9
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|wr_state~1 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|wr_state~1_combout  = (\i2c_rst~regout  & ((\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout  & ((\I2C_MASTER_instance|I2C_wr_instance|Selector69~0_combout ))) # 
// (!\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout  & (\I2C_MASTER_instance|I2C_wr_instance|main_state.addr_write~regout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|main_state.addr_write~regout ),
	.datac(\i2c_rst~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|Selector69~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|wr_state~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|wr_state~1 .lut_mask = "e040";
defparam \I2C_MASTER_instance|I2C_wr_instance|wr_state~1 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|wr_state~1 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|wr_state~1 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|wr_state~1 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|wr_state~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N7
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|wr_state~0 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|wr_state~0_combout  = ((!\I2C_MASTER_instance|I2C_wr_instance|wr_state~regout  & (!\I2C_MASTER_instance|I2C_wr_instance|scl~regout  & !\I2C_MASTER_instance|I2C_wr_instance|LessThan1~2_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|wr_state~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|scl~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|LessThan1~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|wr_state~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|wr_state~0 .lut_mask = "0003";
defparam \I2C_MASTER_instance|I2C_wr_instance|wr_state~0 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|wr_state~0 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|wr_state~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|wr_state~0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|wr_state~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N3
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector29~0 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector29~0_combout  = (((\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bitend~regout  & !\I2C_MASTER_instance|I2C_wr_instance|scl~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bitend~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|scl~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector29~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector29~0 .lut_mask = "00f0";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector29~0 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector29~0 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector29~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector29~0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector29~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N0
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|wr_state~2 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|wr_state~2_combout  = ((!\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout  & ((\I2C_MASTER_instance|I2C_wr_instance|FF~regout ) # (!\I2C_MASTER_instance|I2C_wr_instance|Selector29~0_combout )))) # 
// (!\I2C_MASTER_instance|I2C_wr_instance|wr_state~1_combout )

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|FF~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|Selector29~0_combout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|wr_state~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|wr_state~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|wr_state~2 .lut_mask = "45ff";
defparam \I2C_MASTER_instance|I2C_wr_instance|wr_state~2 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|wr_state~2 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|wr_state~2 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|wr_state~2 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|wr_state~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N1
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|wr_state~3 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|wr_state~3_combout  = (\I2C_MASTER_instance|I2C_wr_instance|wr_state~regout  & ((\I2C_MASTER_instance|I2C_wr_instance|wr_state~2_combout ) # ((!\I2C_MASTER_instance|I2C_wr_instance|LessThan1~2_combout  & 
// !\I2C_MASTER_instance|I2C_wr_instance|Selector29~0_combout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|LessThan1~2_combout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|wr_state~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|Selector29~0_combout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|wr_state~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|wr_state~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|wr_state~3 .lut_mask = "cc04";
defparam \I2C_MASTER_instance|I2C_wr_instance|wr_state~3 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|wr_state~3 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|wr_state~3 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|wr_state~3 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|wr_state~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N2
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|wr_state (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|wr_state~regout  = DFFEAS((\I2C_MASTER_instance|I2C_wr_instance|wr_state~3_combout ) # ((\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout  & (\I2C_MASTER_instance|I2C_wr_instance|wr_state~1_combout  & 
// \I2C_MASTER_instance|I2C_wr_instance|wr_state~0_combout ))), GLOBAL(\I2C_MASTER_instance|scl_clk~regout ), VCC, , , , , , )

	.clk(\I2C_MASTER_instance|scl_clk~regout ),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|wr_state~1_combout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|wr_state~0_combout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|wr_state~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|I2C_wr_instance|wr_state~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|wr_state .lut_mask = "ff80";
defparam \I2C_MASTER_instance|I2C_wr_instance|wr_state .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|wr_state .output_mode = "reg_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|wr_state .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|wr_state .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|wr_state .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N3
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector50~11 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector50~11_combout  = (\I2C_MASTER_instance|I2C_wr_instance|wr_state~regout  & (\I2C_MASTER_instance|I2C_wr_instance|WF~regout  & (!\I2C_MASTER_instance|I2C_wr_instance|RF~regout  & 
// !\I2C_MASTER_instance|I2C_wr_instance|LessThan1~2_combout )))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|wr_state~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|WF~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|RF~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|LessThan1~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector50~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector50~11 .lut_mask = "0008";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector50~11 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector50~11 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector50~11 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector50~11 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector50~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N4
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector76~0 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector76~0_combout  = \I2C_MASTER_instance|I2C_wr_instance|cnt_write [0] $ ((((\I2C_MASTER_instance|I2C_wr_instance|scl~regout ) # (!\I2C_MASTER_instance|I2C_wr_instance|Selector50~11_combout )) # 
// (!\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bitend~regout )))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bitend~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|scl~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|Selector50~11_combout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|cnt_write [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector76~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector76~0 .lut_mask = "20df";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector76~0 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector76~0 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector76~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector76~0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector76~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N5
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector76~1 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector76~1_combout  = (\I2C_MASTER_instance|I2C_wr_instance|Selector69~1_combout  & ((\I2C_MASTER_instance|I2C_wr_instance|FF~regout ) # (\I2C_MASTER_instance|I2C_wr_instance|cnt_write [0] $ 
// (\I2C_MASTER_instance|I2C_wr_instance|scl~regout )))) # (!\I2C_MASTER_instance|I2C_wr_instance|Selector69~1_combout  & (!\I2C_MASTER_instance|I2C_wr_instance|cnt_write [0]))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|cnt_write [0]),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|scl~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|FF~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|Selector69~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector76~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector76~1 .lut_mask = "f655";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector76~1 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector76~1 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector76~1 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector76~1 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector76~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N8
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|cnt_write[0] (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|cnt_write [0] = DFFEAS((\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout  & (((!\I2C_MASTER_instance|I2C_wr_instance|Selector76~0_combout )))) # 
// (!\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout  & (((!\I2C_MASTER_instance|I2C_wr_instance|Selector76~1_combout )))), GLOBAL(\I2C_MASTER_instance|scl_clk~regout ), \i2c_rst~regout , , , , , , )

	.clk(\I2C_MASTER_instance|scl_clk~regout ),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout ),
	.datab(vcc),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|Selector76~0_combout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|Selector76~1_combout ),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|I2C_wr_instance|cnt_write [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write[0] .lut_mask = "0a5f";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write[0] .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write[0] .output_mode = "reg_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write[0] .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write[0] .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N0
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Add0~37 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Add0~37_cout0  = CARRY(((!\I2C_MASTER_instance|I2C_wr_instance|cnt_write [0])))
// \I2C_MASTER_instance|I2C_wr_instance|Add0~37COUT1_48  = CARRY(((!\I2C_MASTER_instance|I2C_wr_instance|cnt_write [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|cnt_write [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Add0~35 ),
	.regout(),
	.cout(),
	.cout0(\I2C_MASTER_instance|I2C_wr_instance|Add0~37_cout0 ),
	.cout1(\I2C_MASTER_instance|I2C_wr_instance|Add0~37COUT1_48 ));
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Add0~37 .lut_mask = "ff33";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add0~37 .operation_mode = "arithmetic";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add0~37 .output_mode = "none";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add0~37 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add0~37 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add0~37 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N1
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Add0~30 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Add0~30_combout  = (\I2C_MASTER_instance|I2C_wr_instance|cnt_write [1] $ ((\I2C_MASTER_instance|I2C_wr_instance|Add0~37_cout0 )))
// \I2C_MASTER_instance|I2C_wr_instance|Add0~32  = CARRY(((!\I2C_MASTER_instance|I2C_wr_instance|Add0~37_cout0 ) # (!\I2C_MASTER_instance|I2C_wr_instance|cnt_write [1])))
// \I2C_MASTER_instance|I2C_wr_instance|Add0~32COUT1_50  = CARRY(((!\I2C_MASTER_instance|I2C_wr_instance|Add0~37COUT1_48 ) # (!\I2C_MASTER_instance|I2C_wr_instance|cnt_write [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|cnt_write [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\I2C_MASTER_instance|I2C_wr_instance|Add0~37_cout0 ),
	.cin1(\I2C_MASTER_instance|I2C_wr_instance|Add0~37COUT1_48 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Add0~30_combout ),
	.regout(),
	.cout(),
	.cout0(\I2C_MASTER_instance|I2C_wr_instance|Add0~32 ),
	.cout1(\I2C_MASTER_instance|I2C_wr_instance|Add0~32COUT1_50 ));
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Add0~30 .cin0_used = "true";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add0~30 .cin1_used = "true";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add0~30 .lut_mask = "3c3f";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add0~30 .operation_mode = "arithmetic";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add0~30 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add0~30 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add0~30 .sum_lutc_input = "cin";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N9
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector59~4 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector59~4_combout  = (\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bitend~regout  & (\I2C_MASTER_instance|I2C_wr_instance|wr_state~regout  & ((!\I2C_MASTER_instance|I2C_wr_instance|scl~regout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bitend~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|wr_state~regout ),
	.datac(vcc),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|scl~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector59~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector59~4 .lut_mask = "0088";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector59~4 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector59~4 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector59~4 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector59~4 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector59~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N2
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector66~6 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector66~6_combout  = (\I2C_MASTER_instance|I2C_wr_instance|WF~regout  & (!\I2C_MASTER_instance|I2C_wr_instance|RF~regout  & (!\I2C_MASTER_instance|I2C_wr_instance|LessThan1~2_combout  & 
// \I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout )))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|WF~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|RF~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|LessThan1~2_combout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector66~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector66~6 .lut_mask = "0200";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector66~6 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector66~6 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector66~6 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector66~6 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector66~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N0
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|cnt_write[3]~4 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|cnt_write[3]~4_combout  = ((\I2C_MASTER_instance|I2C_wr_instance|FF~regout  & (!\I2C_MASTER_instance|I2C_wr_instance|Selector69~0_combout )) # (!\I2C_MASTER_instance|I2C_wr_instance|FF~regout  & 
// ((!\I2C_MASTER_instance|I2C_wr_instance|Selector29~0_combout )))) # (!\I2C_MASTER_instance|I2C_wr_instance|main_state.addr_write~regout )

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|main_state.addr_write~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|FF~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|Selector69~0_combout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|Selector29~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|cnt_write[3]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write[3]~4 .lut_mask = "5d7f";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write[3]~4 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write[3]~4 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write[3]~4 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write[3]~4 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write[3]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N1
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|cnt_write[3]~5 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|cnt_write[3]~5_combout  = (((\I2C_MASTER_instance|I2C_wr_instance|Selector59~4_combout  & \I2C_MASTER_instance|I2C_wr_instance|Selector66~6_combout )) # (!\I2C_MASTER_instance|I2C_wr_instance|cnt_write[3]~4_combout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|Selector59~4_combout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|Selector66~6_combout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|cnt_write[3]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|cnt_write[3]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write[3]~5 .lut_mask = "c0ff";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write[3]~5 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write[3]~5 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write[3]~5 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write[3]~5 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write[3]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N7
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|cnt_write[1] (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|cnt_write [1] = DFFEAS(((\I2C_MASTER_instance|I2C_wr_instance|Add0~30_combout  & ((!\I2C_MASTER_instance|I2C_wr_instance|FF~regout ) # (!\I2C_MASTER_instance|I2C_wr_instance|main_state.addr_write~regout )))), 
// GLOBAL(\I2C_MASTER_instance|scl_clk~regout ), \i2c_rst~regout , , \I2C_MASTER_instance|I2C_wr_instance|cnt_write[3]~5_combout , , , , )

	.clk(\I2C_MASTER_instance|scl_clk~regout ),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|main_state.addr_write~regout ),
	.datab(vcc),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|FF~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|Add0~30_combout ),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_MASTER_instance|I2C_wr_instance|cnt_write[3]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|I2C_wr_instance|cnt_write [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write[1] .lut_mask = "5f00";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write[1] .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write[1] .output_mode = "reg_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write[1] .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write[1] .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N2
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Add0~20 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Add0~20_combout  = (\I2C_MASTER_instance|I2C_wr_instance|cnt_write [2] $ ((!\I2C_MASTER_instance|I2C_wr_instance|Add0~32 )))
// \I2C_MASTER_instance|I2C_wr_instance|Add0~22  = CARRY(((\I2C_MASTER_instance|I2C_wr_instance|cnt_write [2] & !\I2C_MASTER_instance|I2C_wr_instance|Add0~32 )))
// \I2C_MASTER_instance|I2C_wr_instance|Add0~22COUT1_52  = CARRY(((\I2C_MASTER_instance|I2C_wr_instance|cnt_write [2] & !\I2C_MASTER_instance|I2C_wr_instance|Add0~32COUT1_50 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|cnt_write [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\I2C_MASTER_instance|I2C_wr_instance|Add0~32 ),
	.cin1(\I2C_MASTER_instance|I2C_wr_instance|Add0~32COUT1_50 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Add0~20_combout ),
	.regout(),
	.cout(),
	.cout0(\I2C_MASTER_instance|I2C_wr_instance|Add0~22 ),
	.cout1(\I2C_MASTER_instance|I2C_wr_instance|Add0~22COUT1_52 ));
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Add0~20 .cin0_used = "true";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add0~20 .cin1_used = "true";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add0~20 .lut_mask = "c30c";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add0~20 .operation_mode = "arithmetic";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add0~20 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add0~20 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add0~20 .sum_lutc_input = "cin";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N4
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|cnt_write[2] (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|cnt_write [2] = DFFEAS(((\I2C_MASTER_instance|I2C_wr_instance|Add0~20_combout  & ((!\I2C_MASTER_instance|I2C_wr_instance|FF~regout ) # (!\I2C_MASTER_instance|I2C_wr_instance|main_state.addr_write~regout )))), 
// GLOBAL(\I2C_MASTER_instance|scl_clk~regout ), \i2c_rst~regout , , \I2C_MASTER_instance|I2C_wr_instance|cnt_write[3]~5_combout , , , , )

	.clk(\I2C_MASTER_instance|scl_clk~regout ),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|main_state.addr_write~regout ),
	.datab(vcc),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|FF~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|Add0~20_combout ),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_MASTER_instance|I2C_wr_instance|cnt_write[3]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|I2C_wr_instance|cnt_write [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write[2] .lut_mask = "5f00";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write[2] .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write[2] .output_mode = "reg_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write[2] .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write[2] .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N3
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Add0~15 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Add0~15_combout  = (\I2C_MASTER_instance|I2C_wr_instance|cnt_write [3] $ ((\I2C_MASTER_instance|I2C_wr_instance|Add0~22 )))
// \I2C_MASTER_instance|I2C_wr_instance|Add0~17  = CARRY(((!\I2C_MASTER_instance|I2C_wr_instance|Add0~22 ) # (!\I2C_MASTER_instance|I2C_wr_instance|cnt_write [3])))
// \I2C_MASTER_instance|I2C_wr_instance|Add0~17COUT1_54  = CARRY(((!\I2C_MASTER_instance|I2C_wr_instance|Add0~22COUT1_52 ) # (!\I2C_MASTER_instance|I2C_wr_instance|cnt_write [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|cnt_write [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\I2C_MASTER_instance|I2C_wr_instance|Add0~22 ),
	.cin1(\I2C_MASTER_instance|I2C_wr_instance|Add0~22COUT1_52 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Add0~15_combout ),
	.regout(),
	.cout(),
	.cout0(\I2C_MASTER_instance|I2C_wr_instance|Add0~17 ),
	.cout1(\I2C_MASTER_instance|I2C_wr_instance|Add0~17COUT1_54 ));
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Add0~15 .cin0_used = "true";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add0~15 .cin1_used = "true";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add0~15 .lut_mask = "3c3f";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add0~15 .operation_mode = "arithmetic";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add0~15 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add0~15 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add0~15 .sum_lutc_input = "cin";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N0
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|cnt_write[3] (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|cnt_write [3] = DFFEAS(((\I2C_MASTER_instance|I2C_wr_instance|Add0~15_combout  & ((!\I2C_MASTER_instance|I2C_wr_instance|FF~regout ) # (!\I2C_MASTER_instance|I2C_wr_instance|main_state.addr_write~regout )))), 
// GLOBAL(\I2C_MASTER_instance|scl_clk~regout ), \i2c_rst~regout , , \I2C_MASTER_instance|I2C_wr_instance|cnt_write[3]~5_combout , , , , )

	.clk(\I2C_MASTER_instance|scl_clk~regout ),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|main_state.addr_write~regout ),
	.datab(vcc),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|FF~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|Add0~15_combout ),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_MASTER_instance|I2C_wr_instance|cnt_write[3]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|I2C_wr_instance|cnt_write [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write[3] .lut_mask = "5f00";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write[3] .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write[3] .output_mode = "reg_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write[3] .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write[3] .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N4
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Add0~10 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Add0~10_combout  = \I2C_MASTER_instance|I2C_wr_instance|cnt_write [4] $ ((((!\I2C_MASTER_instance|I2C_wr_instance|Add0~17 ))))
// \I2C_MASTER_instance|I2C_wr_instance|Add0~12  = CARRY((\I2C_MASTER_instance|I2C_wr_instance|cnt_write [4] & ((!\I2C_MASTER_instance|I2C_wr_instance|Add0~17COUT1_54 ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|cnt_write [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\I2C_MASTER_instance|I2C_wr_instance|Add0~17 ),
	.cin1(\I2C_MASTER_instance|I2C_wr_instance|Add0~17COUT1_54 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Add0~10_combout ),
	.regout(),
	.cout(\I2C_MASTER_instance|I2C_wr_instance|Add0~12 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Add0~10 .cin0_used = "true";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add0~10 .cin1_used = "true";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add0~10 .lut_mask = "a50a";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add0~10 .operation_mode = "arithmetic";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add0~10 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add0~10 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add0~10 .sum_lutc_input = "cin";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N8
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|cnt_write[4] (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|cnt_write [4] = DFFEAS(((\I2C_MASTER_instance|I2C_wr_instance|Add0~10_combout  & ((!\I2C_MASTER_instance|I2C_wr_instance|main_state.addr_write~regout ) # (!\I2C_MASTER_instance|I2C_wr_instance|FF~regout )))), 
// GLOBAL(\I2C_MASTER_instance|scl_clk~regout ), \i2c_rst~regout , , \I2C_MASTER_instance|I2C_wr_instance|cnt_write[3]~5_combout , , , , )

	.clk(\I2C_MASTER_instance|scl_clk~regout ),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|FF~regout ),
	.datab(vcc),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|main_state.addr_write~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|Add0~10_combout ),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_MASTER_instance|I2C_wr_instance|cnt_write[3]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|I2C_wr_instance|cnt_write [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write[4] .lut_mask = "5f00";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write[4] .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write[4] .output_mode = "reg_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write[4] .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write[4] .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N5
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Add0~5 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Add0~5_combout  = \I2C_MASTER_instance|I2C_wr_instance|cnt_write [5] $ ((((\I2C_MASTER_instance|I2C_wr_instance|Add0~12 ))))
// \I2C_MASTER_instance|I2C_wr_instance|Add0~7  = CARRY(((!\I2C_MASTER_instance|I2C_wr_instance|Add0~12 )) # (!\I2C_MASTER_instance|I2C_wr_instance|cnt_write [5]))
// \I2C_MASTER_instance|I2C_wr_instance|Add0~7COUT1_56  = CARRY(((!\I2C_MASTER_instance|I2C_wr_instance|Add0~12 )) # (!\I2C_MASTER_instance|I2C_wr_instance|cnt_write [5]))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|cnt_write [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\I2C_MASTER_instance|I2C_wr_instance|Add0~12 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\I2C_MASTER_instance|I2C_wr_instance|Add0~7 ),
	.cout1(\I2C_MASTER_instance|I2C_wr_instance|Add0~7COUT1_56 ));
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Add0~5 .cin_used = "true";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add0~5 .lut_mask = "5a5f";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add0~5 .operation_mode = "arithmetic";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add0~5 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add0~5 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add0~5 .sum_lutc_input = "cin";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N1
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|cnt_write[5] (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|cnt_write [5] = DFFEAS(((\I2C_MASTER_instance|I2C_wr_instance|Add0~5_combout  & ((!\I2C_MASTER_instance|I2C_wr_instance|FF~regout ) # (!\I2C_MASTER_instance|I2C_wr_instance|main_state.addr_write~regout )))), 
// GLOBAL(\I2C_MASTER_instance|scl_clk~regout ), \i2c_rst~regout , , \I2C_MASTER_instance|I2C_wr_instance|cnt_write[3]~5_combout , , , , )

	.clk(\I2C_MASTER_instance|scl_clk~regout ),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|main_state.addr_write~regout ),
	.datab(vcc),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|FF~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|Add0~5_combout ),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_MASTER_instance|I2C_wr_instance|cnt_write[3]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|I2C_wr_instance|cnt_write [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write[5] .lut_mask = "5f00";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write[5] .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write[5] .output_mode = "reg_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write[5] .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write[5] .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N4
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|LessThan1~0 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|LessThan1~0_combout  = (\I2C_MASTER_instance|I2C_wr_instance|cnt_write [5] & ((\I2C_MASTER_instance|I2C_wr_instance|cnt_write [4]) # ((\I2C_MASTER_instance|I2C_wr_instance|cnt_write [3]) # 
// (\I2C_MASTER_instance|I2C_wr_instance|cnt_write [2]))))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|cnt_write [4]),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|cnt_write [3]),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|cnt_write [2]),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|cnt_write [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|LessThan1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|LessThan1~0 .lut_mask = "fe00";
defparam \I2C_MASTER_instance|I2C_wr_instance|LessThan1~0 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|LessThan1~0 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|LessThan1~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|LessThan1~0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|LessThan1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N6
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Add0~25 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Add0~25_combout  = (\I2C_MASTER_instance|I2C_wr_instance|cnt_write [6] $ ((!(!\I2C_MASTER_instance|I2C_wr_instance|Add0~12  & \I2C_MASTER_instance|I2C_wr_instance|Add0~7 ) # 
// (\I2C_MASTER_instance|I2C_wr_instance|Add0~12  & \I2C_MASTER_instance|I2C_wr_instance|Add0~7COUT1_56 ))))
// \I2C_MASTER_instance|I2C_wr_instance|Add0~27  = CARRY(((\I2C_MASTER_instance|I2C_wr_instance|cnt_write [6] & !\I2C_MASTER_instance|I2C_wr_instance|Add0~7 )))
// \I2C_MASTER_instance|I2C_wr_instance|Add0~27COUT1_58  = CARRY(((\I2C_MASTER_instance|I2C_wr_instance|cnt_write [6] & !\I2C_MASTER_instance|I2C_wr_instance|Add0~7COUT1_56 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|cnt_write [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\I2C_MASTER_instance|I2C_wr_instance|Add0~12 ),
	.cin0(\I2C_MASTER_instance|I2C_wr_instance|Add0~7 ),
	.cin1(\I2C_MASTER_instance|I2C_wr_instance|Add0~7COUT1_56 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(\I2C_MASTER_instance|I2C_wr_instance|Add0~27 ),
	.cout1(\I2C_MASTER_instance|I2C_wr_instance|Add0~27COUT1_58 ));
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Add0~25 .cin0_used = "true";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add0~25 .cin1_used = "true";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add0~25 .cin_used = "true";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add0~25 .lut_mask = "c30c";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add0~25 .operation_mode = "arithmetic";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add0~25 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add0~25 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add0~25 .sum_lutc_input = "cin";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N6
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|cnt_write[6] (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|cnt_write [6] = DFFEAS(((\I2C_MASTER_instance|I2C_wr_instance|Add0~25_combout  & ((!\I2C_MASTER_instance|I2C_wr_instance|FF~regout ) # (!\I2C_MASTER_instance|I2C_wr_instance|main_state.addr_write~regout )))), 
// GLOBAL(\I2C_MASTER_instance|scl_clk~regout ), \i2c_rst~regout , , \I2C_MASTER_instance|I2C_wr_instance|cnt_write[3]~5_combout , , , , )

	.clk(\I2C_MASTER_instance|scl_clk~regout ),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|main_state.addr_write~regout ),
	.datab(vcc),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|FF~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|Add0~25_combout ),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_MASTER_instance|I2C_wr_instance|cnt_write[3]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|I2C_wr_instance|cnt_write [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write[6] .lut_mask = "5f00";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write[6] .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write[6] .output_mode = "reg_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write[6] .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write[6] .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N1
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|LessThan1~1 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|LessThan1~1_combout  = (\I2C_MASTER_instance|I2C_wr_instance|cnt_write [6]) # ((\I2C_MASTER_instance|I2C_wr_instance|cnt_write [5] & ((\I2C_MASTER_instance|I2C_wr_instance|cnt_write [1]) # 
// (!\I2C_MASTER_instance|I2C_wr_instance|cnt_write [0]))))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|cnt_write [6]),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|cnt_write [5]),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|cnt_write [1]),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|cnt_write [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|LessThan1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|LessThan1~1 .lut_mask = "eaee";
defparam \I2C_MASTER_instance|I2C_wr_instance|LessThan1~1 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|LessThan1~1 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|LessThan1~1 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|LessThan1~1 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|LessThan1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N6
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|LessThan1~2 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|LessThan1~2_combout  = ((\I2C_MASTER_instance|I2C_wr_instance|cnt_write [7]) # ((\I2C_MASTER_instance|I2C_wr_instance|LessThan1~0_combout ) # (\I2C_MASTER_instance|I2C_wr_instance|LessThan1~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|cnt_write [7]),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|LessThan1~0_combout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|LessThan1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|LessThan1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|LessThan1~2 .lut_mask = "fffc";
defparam \I2C_MASTER_instance|I2C_wr_instance|LessThan1~2 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|LessThan1~2 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|LessThan1~2 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|LessThan1~2 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|LessThan1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N7
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector66~7 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector66~7_combout  = (\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout  & ((\I2C_MASTER_instance|I2C_wr_instance|RF~regout ) # ((\I2C_MASTER_instance|I2C_wr_instance|LessThan1~2_combout ) # 
// (!\I2C_MASTER_instance|I2C_wr_instance|WF~regout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|RF~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|LessThan1~2_combout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|WF~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector66~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector66~7 .lut_mask = "a8aa";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector66~7 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector66~7 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector66~7 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector66~7 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector66~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N4
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|stop_state~0 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|stop_state~0_combout  = ((!\I2C_MASTER_instance|I2C_wr_instance|FF~regout  & ((!\I2C_MASTER_instance|I2C_wr_instance|scl~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|FF~regout ),
	.datac(vcc),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|scl~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|stop_state~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|stop_state~0 .lut_mask = "0033";
defparam \I2C_MASTER_instance|I2C_wr_instance|stop_state~0 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|stop_state~0 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|stop_state~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|stop_state~0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|stop_state~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N5
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector67~0 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector67~0_combout  = (\I2C_MASTER_instance|I2C_wr_instance|main_state.addr_write~regout  & (((\I2C_MASTER_instance|I2C_wr_instance|stop_state~0_combout )))) # 
// (!\I2C_MASTER_instance|I2C_wr_instance|main_state.addr_write~regout  & ((\I2C_MASTER_instance|I2C_wr_instance|main_state.write_start~regout ) # ((\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|main_state.addr_write~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|main_state.write_start~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|stop_state~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector67~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector67~0 .lut_mask = "fe54";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector67~0 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector67~0 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector67~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector67~0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector67~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N6
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector67~1 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector67~1_combout  = ((\I2C_MASTER_instance|I2C_wr_instance|Selector67~0_combout  & ((\I2C_MASTER_instance|I2C_wr_instance|FF~regout ) # (!\I2C_MASTER_instance|I2C_wr_instance|main_state.write_start~regout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|main_state.write_start~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|FF~regout ),
	.datac(vcc),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|Selector67~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector67~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector67~1 .lut_mask = "dd00";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector67~1 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector67~1 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector67~1 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector67~1 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector67~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N4
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector59~0 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector59~0_combout  = (\I2C_MASTER_instance|I2C_wr_instance|scl~regout  & (((!\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit7~regout )))) # (!\I2C_MASTER_instance|I2C_wr_instance|scl~regout  & 
// (\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bitend~regout  & ((\I2C_MASTER_instance|I2C_wr_instance|wr_state~regout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bitend~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit7~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|wr_state~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|scl~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector59~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector59~0 .lut_mask = "33a0";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector59~0 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector59~0 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector59~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector59~0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector59~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N5
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector59~2 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector59~2_combout  = (\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bitend~regout  & ((\I2C_MASTER_instance|I2C_wr_instance|Selector59~1_combout ) # ((\I2C_MASTER_instance|I2C_wr_instance|Selector66~6_combout  & 
// \I2C_MASTER_instance|I2C_wr_instance|Selector59~0_combout )))) # (!\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bitend~regout  & (((\I2C_MASTER_instance|I2C_wr_instance|Selector66~6_combout  & \I2C_MASTER_instance|I2C_wr_instance|Selector59~0_combout 
// ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bitend~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|Selector59~1_combout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|Selector66~6_combout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|Selector59~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector59~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector59~2 .lut_mask = "f888";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector59~2 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector59~2 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector59~2 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector59~2 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector59~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N7
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit7 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit7~regout  = DFFEAS((!\I2C_MASTER_instance|I2C_wr_instance|Selector59~2_combout  & ((\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit7~regout ) # 
// ((!\I2C_MASTER_instance|I2C_wr_instance|Selector66~7_combout  & \I2C_MASTER_instance|I2C_wr_instance|Selector67~1_combout )))), GLOBAL(\I2C_MASTER_instance|scl_clk~regout ), \i2c_rst~regout , , , , , , )

	.clk(\I2C_MASTER_instance|scl_clk~regout ),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit7~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|Selector66~7_combout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|Selector67~1_combout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|Selector59~2_combout ),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit7~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit7 .lut_mask = "00ba";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit7 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit7 .output_mode = "reg_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit7 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit7 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N6
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~31 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~31_combout  = (\I2C_MASTER_instance|I2C_wr_instance|scl~regout  & (((\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit6~regout )))) # (!\I2C_MASTER_instance|I2C_wr_instance|scl~regout  & 
// (((!\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit7~regout )) # (!\I2C_MASTER_instance|I2C_wr_instance|wr_state~regout )))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|wr_state~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit7~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit6~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|scl~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state~31_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~31 .lut_mask = "f077";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~31 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~31 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~31 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~31 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~31 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N9
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector60~1 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector60~1_combout  = (\I2C_MASTER_instance|I2C_wr_instance|main_state.write_start~regout  & ((\I2C_MASTER_instance|I2C_wr_instance|FF~regout ) # ((!\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit7~regout  & 
// \I2C_MASTER_instance|I2C_wr_instance|Selector59~1_combout )))) # (!\I2C_MASTER_instance|I2C_wr_instance|main_state.write_start~regout  & (!\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit7~regout  & 
// ((\I2C_MASTER_instance|I2C_wr_instance|Selector59~1_combout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|main_state.write_start~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit7~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|FF~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|Selector59~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector60~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector60~1 .lut_mask = "b3a0";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector60~1 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector60~1 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector60~1 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector60~1 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector60~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N8
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector60~0 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector60~0_combout  = (\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit6~regout  & ((\I2C_MASTER_instance|I2C_wr_instance|main_state.write_start~regout ) # 
// ((\I2C_MASTER_instance|I2C_wr_instance|Selector66~7_combout ) # (!\I2C_MASTER_instance|I2C_wr_instance|Selector67~0_combout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|main_state.write_start~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit6~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|Selector67~0_combout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|Selector66~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector60~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector60~0 .lut_mask = "cc8c";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector60~0 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector60~0 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector60~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector60~0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector60~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N9
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit6 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit6~regout  = DFFEAS((\I2C_MASTER_instance|I2C_wr_instance|Selector60~1_combout ) # ((\I2C_MASTER_instance|I2C_wr_instance|Selector60~0_combout ) # 
// ((\I2C_MASTER_instance|I2C_wr_instance|sh8out_state~31_combout  & \I2C_MASTER_instance|I2C_wr_instance|Selector66~6_combout ))), GLOBAL(\I2C_MASTER_instance|scl_clk~regout ), \i2c_rst~regout , , , , , , )

	.clk(\I2C_MASTER_instance|scl_clk~regout ),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state~31_combout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|Selector66~6_combout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|Selector60~1_combout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|Selector60~0_combout ),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit6~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit6 .lut_mask = "fff8";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit6 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit6 .output_mode = "reg_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit6 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit6 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N7
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~30 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~30_combout  = (\I2C_MASTER_instance|I2C_wr_instance|scl~regout  & (((\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit5~regout )))) # (!\I2C_MASTER_instance|I2C_wr_instance|scl~regout  & 
// (\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit6~regout  & ((\I2C_MASTER_instance|I2C_wr_instance|wr_state~regout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit6~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit5~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|wr_state~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|scl~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~30 .lut_mask = "cca0";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~30 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~30 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~30 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~30 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N3
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector61~0 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector61~0_combout  = (\I2C_MASTER_instance|I2C_wr_instance|Selector66~6_combout  & ((\I2C_MASTER_instance|I2C_wr_instance|sh8out_state~30_combout ) # ((\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit6~regout  
// & \I2C_MASTER_instance|I2C_wr_instance|Selector59~1_combout )))) # (!\I2C_MASTER_instance|I2C_wr_instance|Selector66~6_combout  & (\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit6~regout  & (\I2C_MASTER_instance|I2C_wr_instance|Selector59~1_combout 
// )))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|Selector66~6_combout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit6~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|Selector59~1_combout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector61~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector61~0 .lut_mask = "eac0";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector61~0 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector61~0 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector61~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector61~0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector61~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N6
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit5 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit5~regout  = DFFEAS((\I2C_MASTER_instance|I2C_wr_instance|Selector61~0_combout ) # ((\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit5~regout  & 
// ((\I2C_MASTER_instance|I2C_wr_instance|Selector66~7_combout ) # (!\I2C_MASTER_instance|I2C_wr_instance|Selector67~1_combout )))), GLOBAL(\I2C_MASTER_instance|scl_clk~regout ), \i2c_rst~regout , , , , , , )

	.clk(\I2C_MASTER_instance|scl_clk~regout ),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit5~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|Selector66~7_combout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|Selector67~1_combout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|Selector61~0_combout ),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit5~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit5 .lut_mask = "ff8a";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit5 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit5 .output_mode = "reg_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit5 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit5 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N0
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~29 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~29_combout  = (\I2C_MASTER_instance|I2C_wr_instance|scl~regout  & (\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit4~regout )) # (!\I2C_MASTER_instance|I2C_wr_instance|scl~regout  & 
// (((\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit5~regout  & \I2C_MASTER_instance|I2C_wr_instance|wr_state~regout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit4~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit5~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|wr_state~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|scl~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~29 .lut_mask = "aac0";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~29 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~29 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~29 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~29 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~29 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N1
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector62~0 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector62~0_combout  = (\I2C_MASTER_instance|I2C_wr_instance|Selector66~6_combout  & ((\I2C_MASTER_instance|I2C_wr_instance|sh8out_state~29_combout ) # ((\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit5~regout  
// & \I2C_MASTER_instance|I2C_wr_instance|Selector59~1_combout )))) # (!\I2C_MASTER_instance|I2C_wr_instance|Selector66~6_combout  & (\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit5~regout  & ((\I2C_MASTER_instance|I2C_wr_instance|Selector59~1_combout 
// ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|Selector66~6_combout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit5~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state~29_combout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|Selector59~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector62~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector62~0 .lut_mask = "eca0";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector62~0 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector62~0 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector62~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector62~0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector62~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N0
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit4 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit4~regout  = DFFEAS((\I2C_MASTER_instance|I2C_wr_instance|Selector62~0_combout ) # ((\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit4~regout  & 
// ((\I2C_MASTER_instance|I2C_wr_instance|Selector66~7_combout ) # (!\I2C_MASTER_instance|I2C_wr_instance|Selector67~1_combout )))), GLOBAL(\I2C_MASTER_instance|scl_clk~regout ), \i2c_rst~regout , , , , , , )

	.clk(\I2C_MASTER_instance|scl_clk~regout ),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|Selector67~1_combout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|Selector66~7_combout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit4~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|Selector62~0_combout ),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit4~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit4 .lut_mask = "ffd0";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit4 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit4 .output_mode = "reg_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit4 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit4 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N8
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~28 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~28_combout  = (\I2C_MASTER_instance|I2C_wr_instance|scl~regout  & (((\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit3~regout )))) # (!\I2C_MASTER_instance|I2C_wr_instance|scl~regout  & 
// (\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit4~regout  & ((\I2C_MASTER_instance|I2C_wr_instance|wr_state~regout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit4~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit3~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|wr_state~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|scl~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state~28_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~28 .lut_mask = "cca0";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~28 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~28 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~28 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~28 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N4
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector63~0 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector63~0_combout  = (\I2C_MASTER_instance|I2C_wr_instance|Selector66~6_combout  & ((\I2C_MASTER_instance|I2C_wr_instance|sh8out_state~28_combout ) # ((\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit4~regout  
// & \I2C_MASTER_instance|I2C_wr_instance|Selector59~1_combout )))) # (!\I2C_MASTER_instance|I2C_wr_instance|Selector66~6_combout  & (\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit4~regout  & (\I2C_MASTER_instance|I2C_wr_instance|Selector59~1_combout 
// )))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|Selector66~6_combout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit4~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|Selector59~1_combout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state~28_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector63~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector63~0 .lut_mask = "eac0";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector63~0 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector63~0 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector63~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector63~0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector63~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N5
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit3 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit3~regout  = DFFEAS((\I2C_MASTER_instance|I2C_wr_instance|Selector63~0_combout ) # ((\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit3~regout  & 
// ((\I2C_MASTER_instance|I2C_wr_instance|Selector66~7_combout ) # (!\I2C_MASTER_instance|I2C_wr_instance|Selector67~1_combout )))), GLOBAL(\I2C_MASTER_instance|scl_clk~regout ), \i2c_rst~regout , , , , , , )

	.clk(\I2C_MASTER_instance|scl_clk~regout ),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit3~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|Selector66~7_combout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|Selector67~1_combout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|Selector63~0_combout ),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit3~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit3 .lut_mask = "ff8a";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit3 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit3 .output_mode = "reg_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit3 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit3 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N0
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~27 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~27_combout  = (\I2C_MASTER_instance|I2C_wr_instance|scl~regout  & (\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit2~regout )) # (!\I2C_MASTER_instance|I2C_wr_instance|scl~regout  & 
// (((\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit3~regout  & \I2C_MASTER_instance|I2C_wr_instance|wr_state~regout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit2~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit3~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|wr_state~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|scl~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~27 .lut_mask = "aac0";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~27 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~27 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~27 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~27 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N1
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector64~0 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector64~0_combout  = (\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit3~regout  & ((\I2C_MASTER_instance|I2C_wr_instance|Selector59~1_combout ) # ((\I2C_MASTER_instance|I2C_wr_instance|Selector66~6_combout  & 
// \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~27_combout )))) # (!\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit3~regout  & (\I2C_MASTER_instance|I2C_wr_instance|Selector66~6_combout  & 
// ((\I2C_MASTER_instance|I2C_wr_instance|sh8out_state~27_combout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit3~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|Selector66~6_combout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|Selector59~1_combout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state~27_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector64~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector64~0 .lut_mask = "eca0";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector64~0 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector64~0 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector64~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector64~0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector64~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N2
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit2 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit2~regout  = DFFEAS((\I2C_MASTER_instance|I2C_wr_instance|Selector64~0_combout ) # ((\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit2~regout  & 
// ((\I2C_MASTER_instance|I2C_wr_instance|Selector66~7_combout ) # (!\I2C_MASTER_instance|I2C_wr_instance|Selector67~1_combout )))), GLOBAL(\I2C_MASTER_instance|scl_clk~regout ), \i2c_rst~regout , , , , , , )

	.clk(\I2C_MASTER_instance|scl_clk~regout ),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit2~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|Selector66~7_combout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|Selector67~1_combout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|Selector64~0_combout ),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit2 .lut_mask = "ff8a";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit2 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit2 .output_mode = "reg_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit2 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit2 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N4
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~26 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~26_combout  = (\I2C_MASTER_instance|I2C_wr_instance|scl~regout  & (((\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit1~regout )))) # (!\I2C_MASTER_instance|I2C_wr_instance|scl~regout  & 
// (\I2C_MASTER_instance|I2C_wr_instance|wr_state~regout  & ((\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit2~regout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|wr_state~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|scl~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit1~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit2~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~26 .lut_mask = "e2c0";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~26 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~26 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~26 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~26 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N3
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector65~0 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector65~0_combout  = (\I2C_MASTER_instance|I2C_wr_instance|sh8out_state~26_combout  & ((\I2C_MASTER_instance|I2C_wr_instance|Selector66~6_combout ) # ((\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit2~regout  
// & \I2C_MASTER_instance|I2C_wr_instance|Selector59~1_combout )))) # (!\I2C_MASTER_instance|I2C_wr_instance|sh8out_state~26_combout  & (\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit2~regout  & 
// ((\I2C_MASTER_instance|I2C_wr_instance|Selector59~1_combout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state~26_combout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit2~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|Selector66~6_combout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|Selector59~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector65~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector65~0 .lut_mask = "eca0";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector65~0 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector65~0 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector65~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector65~0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector65~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N0
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit1 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit1~regout  = DFFEAS((\I2C_MASTER_instance|I2C_wr_instance|Selector65~0_combout ) # ((\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit1~regout  & 
// ((\I2C_MASTER_instance|I2C_wr_instance|Selector66~7_combout ) # (!\I2C_MASTER_instance|I2C_wr_instance|Selector67~1_combout )))), GLOBAL(\I2C_MASTER_instance|scl_clk~regout ), \i2c_rst~regout , , , , , , )

	.clk(\I2C_MASTER_instance|scl_clk~regout ),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|Selector66~7_combout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|Selector67~1_combout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit1~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|Selector65~0_combout ),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit1 .lut_mask = "ffb0";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit1 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit1 .output_mode = "reg_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit1 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit1 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N6
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~25 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~25_combout  = (\I2C_MASTER_instance|I2C_wr_instance|scl~regout  & (((\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit0~regout )))) # (!\I2C_MASTER_instance|I2C_wr_instance|scl~regout  & 
// (\I2C_MASTER_instance|I2C_wr_instance|wr_state~regout  & (\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit1~regout )))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|wr_state~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit1~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit0~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|scl~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~25 .lut_mask = "f088";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~25 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~25 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~25 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~25 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N2
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector66~4 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector66~4_combout  = (\I2C_MASTER_instance|I2C_wr_instance|sh8out_state~25_combout  & ((\I2C_MASTER_instance|I2C_wr_instance|Selector66~6_combout ) # ((\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit1~regout  
// & \I2C_MASTER_instance|I2C_wr_instance|Selector59~1_combout )))) # (!\I2C_MASTER_instance|I2C_wr_instance|sh8out_state~25_combout  & (\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit1~regout  & 
// ((\I2C_MASTER_instance|I2C_wr_instance|Selector59~1_combout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state~25_combout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit1~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|Selector66~6_combout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|Selector59~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector66~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector66~4 .lut_mask = "eca0";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector66~4 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector66~4 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector66~4 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector66~4 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector66~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N7
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit0 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit0~regout  = DFFEAS((\I2C_MASTER_instance|I2C_wr_instance|Selector66~4_combout ) # ((\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit0~regout  & 
// ((\I2C_MASTER_instance|I2C_wr_instance|Selector66~7_combout ) # (!\I2C_MASTER_instance|I2C_wr_instance|Selector67~1_combout )))), GLOBAL(\I2C_MASTER_instance|scl_clk~regout ), \i2c_rst~regout , , , , , , )

	.clk(\I2C_MASTER_instance|scl_clk~regout ),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|Selector66~7_combout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|Selector67~1_combout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit0~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|Selector66~4_combout ),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit0~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit0 .lut_mask = "ffb0";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit0 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit0 .output_mode = "reg_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit0 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N6
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~32 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~32_combout  = (!\I2C_MASTER_instance|I2C_wr_instance|RF~regout  & (!\I2C_MASTER_instance|I2C_wr_instance|scl~regout  & (\I2C_MASTER_instance|I2C_wr_instance|WF~regout  & 
// !\I2C_MASTER_instance|I2C_wr_instance|LessThan1~2_combout )))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|RF~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|scl~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|WF~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|LessThan1~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state~32_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~32 .lut_mask = "0010";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~32 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~32 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~32 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~32 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N5
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector67~3 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector67~3_combout  = (\I2C_MASTER_instance|I2C_wr_instance|wr_state~regout  & (((\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout  & \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~32_combout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|wr_state~regout ),
	.datab(vcc),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state~32_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector67~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector67~3 .lut_mask = "a000";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector67~3 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector67~3 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector67~3 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector67~3 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector67~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N8
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector67~2 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector67~2_combout  = (\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bitend~regout  & (((\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout  & 
// !\I2C_MASTER_instance|I2C_wr_instance|sh8out_state~32_combout )) # (!\I2C_MASTER_instance|I2C_wr_instance|Selector67~1_combout )))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bitend~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state~32_combout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|Selector67~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector67~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector67~2 .lut_mask = "08cc";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector67~2 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector67~2 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector67~2 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector67~2 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector67~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N9
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bitend (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bitend~regout  = DFFEAS((\I2C_MASTER_instance|I2C_wr_instance|Selector67~2_combout ) # ((\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit0~regout  & 
// ((\I2C_MASTER_instance|I2C_wr_instance|Selector59~1_combout ) # (\I2C_MASTER_instance|I2C_wr_instance|Selector67~3_combout )))), GLOBAL(\I2C_MASTER_instance|scl_clk~regout ), \i2c_rst~regout , , , , , , )

	.clk(\I2C_MASTER_instance|scl_clk~regout ),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|Selector59~1_combout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit0~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|Selector67~3_combout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|Selector67~2_combout ),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bitend~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bitend .lut_mask = "ffc8";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bitend .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bitend .output_mode = "reg_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bitend .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bitend .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bitend .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N3
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector69~1 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector69~1_combout  = (\I2C_MASTER_instance|I2C_wr_instance|main_state.addr_write~regout  & ((\I2C_MASTER_instance|I2C_wr_instance|FF~regout  & ((\I2C_MASTER_instance|I2C_wr_instance|Selector69~0_combout ))) # 
// (!\I2C_MASTER_instance|I2C_wr_instance|FF~regout  & (\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bitend~regout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|FF~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|main_state.addr_write~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bitend~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|Selector69~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector69~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector69~1 .lut_mask = "c840";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector69~1 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector69~1 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector69~1 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector69~1 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector69~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N7
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Add0~0 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Add0~0_combout  = \I2C_MASTER_instance|I2C_wr_instance|cnt_write [7] $ (((((!\I2C_MASTER_instance|I2C_wr_instance|Add0~12  & \I2C_MASTER_instance|I2C_wr_instance|Add0~27 ) # 
// (\I2C_MASTER_instance|I2C_wr_instance|Add0~12  & \I2C_MASTER_instance|I2C_wr_instance|Add0~27COUT1_58 )))))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|cnt_write [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\I2C_MASTER_instance|I2C_wr_instance|Add0~12 ),
	.cin0(\I2C_MASTER_instance|I2C_wr_instance|Add0~27 ),
	.cin1(\I2C_MASTER_instance|I2C_wr_instance|Add0~27COUT1_58 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Add0~0 .cin0_used = "true";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add0~0 .cin1_used = "true";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add0~0 .cin_used = "true";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add0~0 .lut_mask = "5a5a";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add0~0 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add0~0 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add0~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add0~0 .sum_lutc_input = "cin";
defparam \I2C_MASTER_instance|I2C_wr_instance|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N6
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|cnt_write~6 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|cnt_write~6_combout  = (\I2C_MASTER_instance|I2C_wr_instance|WF~regout  & (!\I2C_MASTER_instance|I2C_wr_instance|RF~regout  & (\I2C_MASTER_instance|I2C_wr_instance|Add0~0_combout  & 
// \I2C_MASTER_instance|I2C_wr_instance|Selector59~4_combout )))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|WF~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|RF~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|Add0~0_combout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|Selector59~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|cnt_write~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write~6 .lut_mask = "2000";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write~6 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write~6 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write~6 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write~6 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N7
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|cnt_write~3 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|cnt_write~3_combout  = (\I2C_MASTER_instance|I2C_wr_instance|cnt_write [7]) # ((!\I2C_MASTER_instance|I2C_wr_instance|LessThan1~0_combout  & (!\I2C_MASTER_instance|I2C_wr_instance|LessThan1~1_combout  & 
// \I2C_MASTER_instance|I2C_wr_instance|cnt_write~6_combout )))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|LessThan1~0_combout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|LessThan1~1_combout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|cnt_write [7]),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|cnt_write~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|cnt_write~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write~3 .lut_mask = "f1f0";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write~3 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write~3 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write~3 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write~3 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N8
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|cnt_write~2 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|cnt_write~2_combout  = (!\I2C_MASTER_instance|I2C_wr_instance|FF~regout  & ((\I2C_MASTER_instance|I2C_wr_instance|scl~regout  & (\I2C_MASTER_instance|I2C_wr_instance|cnt_write [7])) # 
// (!\I2C_MASTER_instance|I2C_wr_instance|scl~regout  & ((\I2C_MASTER_instance|I2C_wr_instance|Add0~0_combout )))))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|cnt_write [7]),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|scl~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|FF~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|Add0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|cnt_write~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write~2 .lut_mask = "0b08";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write~2 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write~2 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write~2 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write~2 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N9
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|cnt_write[7] (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|cnt_write [7] = DFFEAS((\I2C_MASTER_instance|I2C_wr_instance|Selector69~1_combout  & (((\I2C_MASTER_instance|I2C_wr_instance|cnt_write~2_combout )))) # (!\I2C_MASTER_instance|I2C_wr_instance|Selector69~1_combout  & 
// (\I2C_MASTER_instance|I2C_wr_instance|cnt_write [7])), GLOBAL(\I2C_MASTER_instance|scl_clk~regout ), \i2c_rst~regout , , , \I2C_MASTER_instance|I2C_wr_instance|cnt_write~3_combout , , , \I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout )

	.clk(\I2C_MASTER_instance|scl_clk~regout ),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|Selector69~1_combout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|cnt_write [7]),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|cnt_write~3_combout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|cnt_write~2_combout ),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|I2C_wr_instance|cnt_write [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write[7] .lut_mask = "ee44";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write[7] .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write[7] .output_mode = "reg_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write[7] .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write[7] .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_write[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y5_N6
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector45~1 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector45~1_combout  = (\I2C_MASTER_instance|I2C_wr_instance|Selector69~0_combout  & ((\I2C_MASTER_instance|I2C_wr_instance|cnt_write [7]) # ((\I2C_MASTER_instance|I2C_wr_instance|LessThan1~0_combout ) # 
// (\I2C_MASTER_instance|I2C_wr_instance|LessThan1~1_combout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|Selector69~0_combout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|cnt_write [7]),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|LessThan1~0_combout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|LessThan1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector45~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector45~1 .lut_mask = "aaa8";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector45~1 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector45~1 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector45~1 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector45~1 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector45~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N5
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector45~2 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector45~2_combout  = (\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout  & ((\I2C_MASTER_instance|I2C_wr_instance|Selector45~1_combout ) # ((\I2C_MASTER_instance|I2C_wr_instance|RF~regout  & 
// \I2C_MASTER_instance|I2C_wr_instance|LessThan0~2_combout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|RF~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|LessThan0~2_combout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|Selector45~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector45~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector45~2 .lut_mask = "f080";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector45~2 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector45~2 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector45~2 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector45~2 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector45~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N3
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|main_state.addr_write (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|main_state.addr_write~regout  = DFFEAS((\I2C_MASTER_instance|I2C_wr_instance|Selector45~5_combout  & (((\I2C_MASTER_instance|I2C_wr_instance|Selector58~2_combout  & 
// !\I2C_MASTER_instance|I2C_wr_instance|Selector45~4_combout )) # (!\I2C_MASTER_instance|I2C_wr_instance|Selector45~2_combout ))) # (!\I2C_MASTER_instance|I2C_wr_instance|Selector45~5_combout  & (\I2C_MASTER_instance|I2C_wr_instance|Selector58~2_combout  & 
// (!\I2C_MASTER_instance|I2C_wr_instance|Selector45~4_combout ))), GLOBAL(\I2C_MASTER_instance|scl_clk~regout ), \i2c_rst~regout , , , , , , )

	.clk(\I2C_MASTER_instance|scl_clk~regout ),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|Selector45~5_combout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|Selector58~2_combout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|Selector45~4_combout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|Selector45~2_combout ),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|I2C_wr_instance|main_state.addr_write~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|main_state.addr_write .lut_mask = "0cae";
defparam \I2C_MASTER_instance|I2C_wr_instance|main_state.addr_write .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|main_state.addr_write .output_mode = "reg_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|main_state.addr_write .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|main_state.addr_write .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|main_state.addr_write .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N9
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector45~3 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector45~3_combout  = (\I2C_MASTER_instance|I2C_wr_instance|FF~regout  & (\I2C_MASTER_instance|I2C_wr_instance|main_state.addr_write~regout  & ((\I2C_MASTER_instance|I2C_wr_instance|WF~regout ) # 
// (\I2C_MASTER_instance|I2C_wr_instance|RF~regout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|FF~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|WF~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|main_state.addr_write~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|RF~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector45~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector45~3 .lut_mask = "a080";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector45~3 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector45~3 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector45~3 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector45~3 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector45~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N1
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|main_state.data_read (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout  = DFFEAS((!\I2C_MASTER_instance|I2C_wr_instance|Selector45~2_combout  & ((\I2C_MASTER_instance|I2C_wr_instance|Selector45~3_combout ) # 
// ((\I2C_MASTER_instance|I2C_wr_instance|Selector46~1_combout  & \I2C_MASTER_instance|I2C_wr_instance|Selector45~0_combout )))), GLOBAL(\I2C_MASTER_instance|scl_clk~regout ), \i2c_rst~regout , , , , , , )

	.clk(\I2C_MASTER_instance|scl_clk~regout ),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|Selector46~1_combout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|Selector45~3_combout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|Selector45~0_combout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|Selector45~2_combout ),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|main_state.data_read .lut_mask = "00ec";
defparam \I2C_MASTER_instance|I2C_wr_instance|main_state.data_read .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|main_state.data_read .output_mode = "reg_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|main_state.data_read .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|main_state.data_read .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|main_state.data_read .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N0
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector77~4 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector77~4_combout  = (\I2C_MASTER_instance|I2C_wr_instance|LessThan0~1_combout ) # ((\I2C_MASTER_instance|I2C_wr_instance|cnt_read [7]) # ((\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_begin~regout ) # 
// (\I2C_MASTER_instance|I2C_wr_instance|LessThan0~0_combout )))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|LessThan0~1_combout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|cnt_read [7]),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_begin~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|LessThan0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector77~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector77~4 .lut_mask = "fffe";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector77~4 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector77~4 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector77~4 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector77~4 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector77~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N4
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector77~5 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector77~5_combout  = (\I2C_MASTER_instance|I2C_wr_instance|RF~regout  & (((\I2C_MASTER_instance|I2C_wr_instance|Selector77~4_combout )))) # (!\I2C_MASTER_instance|I2C_wr_instance|RF~regout  & 
// (((!\I2C_MASTER_instance|I2C_wr_instance|wr_state~0_combout )) # (!\I2C_MASTER_instance|I2C_wr_instance|WF~regout )))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|WF~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|RF~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|wr_state~0_combout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|Selector77~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector77~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector77~5 .lut_mask = "df13";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector77~5 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector77~5 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector77~5 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector77~5 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector77~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N9
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector39~0 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector39~0_combout  = ((\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_end~regout  & (\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout  & 
// \I2C_MASTER_instance|I2C_wr_instance|sh8in_state~14_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_end~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|sh8in_state~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector39~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector39~0 .lut_mask = "c000";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector39~0 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector39~0 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector39~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector39~0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector39~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N8
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector77~0 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector77~0_combout  = (\I2C_MASTER_instance|I2C_wr_instance|Selector59~4_combout  & ((\I2C_MASTER_instance|I2C_wr_instance|Selector66~6_combout ) # ((!\I2C_MASTER_instance|I2C_wr_instance|FF~regout  & 
// \I2C_MASTER_instance|I2C_wr_instance|main_state.addr_write~regout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|FF~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|Selector66~6_combout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|main_state.addr_write~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|Selector59~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector77~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector77~0 .lut_mask = "dc00";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector77~0 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector77~0 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector77~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector77~0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector77~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N6
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector77~1 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector77~1_combout  = (\I2C_MASTER_instance|I2C_wr_instance|main_state.stop~regout  & (((\I2C_MASTER_instance|I2C_wr_instance|ack~regout ) # (\I2C_MASTER_instance|I2C_wr_instance|FF~regout )))) # 
// (!\I2C_MASTER_instance|I2C_wr_instance|main_state.stop~regout  & (!\I2C_MASTER_instance|I2C_wr_instance|main_state.idle~regout  & (\I2C_MASTER_instance|I2C_wr_instance|ack~regout )))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|main_state.idle~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|main_state.stop~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|ack~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|FF~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector77~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector77~1 .lut_mask = "dcd0";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector77~1 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector77~1 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector77~1 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector77~1 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector77~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N7
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector77~2 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector77~2_combout  = (\I2C_MASTER_instance|I2C_wr_instance|ack~regout  & ((\I2C_MASTER_instance|I2C_wr_instance|main_state.addr_write~regout ) # ((\I2C_MASTER_instance|I2C_wr_instance|main_state.write_start~regout ) 
// # (\I2C_MASTER_instance|I2C_wr_instance|main_state.ready~regout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|main_state.addr_write~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|main_state.write_start~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|ack~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|main_state.ready~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector77~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector77~2 .lut_mask = "f0e0";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector77~2 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector77~2 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector77~2 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector77~2 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector77~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N8
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector77~3 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector77~3_combout  = (\I2C_MASTER_instance|I2C_wr_instance|Selector39~0_combout ) # ((\I2C_MASTER_instance|I2C_wr_instance|Selector77~0_combout ) # ((\I2C_MASTER_instance|I2C_wr_instance|Selector77~1_combout ) # 
// (\I2C_MASTER_instance|I2C_wr_instance|Selector77~2_combout )))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|Selector39~0_combout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|Selector77~0_combout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|Selector77~1_combout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|Selector77~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector77~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector77~3 .lut_mask = "fffe";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector77~3 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector77~3 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector77~3 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector77~3 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector77~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N0
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|ack (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|ack~regout  = DFFEAS((\I2C_MASTER_instance|I2C_wr_instance|Selector77~3_combout ) # ((\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout  & (\I2C_MASTER_instance|I2C_wr_instance|ack~regout  & 
// \I2C_MASTER_instance|I2C_wr_instance|Selector77~5_combout ))), GLOBAL(\I2C_MASTER_instance|scl_clk~regout ), \i2c_rst~regout , , , , , , )

	.clk(\I2C_MASTER_instance|scl_clk~regout ),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|ack~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|Selector77~5_combout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|Selector77~3_combout ),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|I2C_wr_instance|ack~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|ack .lut_mask = "ff80";
defparam \I2C_MASTER_instance|I2C_wr_instance|ack .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|ack .output_mode = "reg_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|ack .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|ack .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|ack .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N1
maxii_lcell \I2C_MASTER_instance|send_count[1] (
// Equation(s):
// \I2C_MASTER_instance|send_count [1] = DFFEAS(\I2C_MASTER_instance|send_count [0] $ ((\I2C_MASTER_instance|send_count [1])), GLOBAL(\I2C_MASTER_instance|I2C_wr_instance|ack~regout ), \i2c_rst~regout , , \I2C_MASTER_instance|LessThan1~0_combout , , , , )
// \I2C_MASTER_instance|send_count[1]~3  = CARRY((\I2C_MASTER_instance|send_count [0] & (\I2C_MASTER_instance|send_count [1])))
// \I2C_MASTER_instance|send_count[1]~3COUT1_22  = CARRY((\I2C_MASTER_instance|send_count [0] & (\I2C_MASTER_instance|send_count [1])))

	.clk(\I2C_MASTER_instance|I2C_wr_instance|ack~regout ),
	.dataa(\I2C_MASTER_instance|send_count [0]),
	.datab(\I2C_MASTER_instance|send_count [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_MASTER_instance|LessThan1~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|send_count [1]),
	.cout(),
	.cout0(\I2C_MASTER_instance|send_count[1]~3 ),
	.cout1(\I2C_MASTER_instance|send_count[1]~3COUT1_22 ));
// synopsys translate_off
defparam \I2C_MASTER_instance|send_count[1] .lut_mask = "6688";
defparam \I2C_MASTER_instance|send_count[1] .operation_mode = "arithmetic";
defparam \I2C_MASTER_instance|send_count[1] .output_mode = "reg_only";
defparam \I2C_MASTER_instance|send_count[1] .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|send_count[1] .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|send_count[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N2
maxii_lcell \I2C_MASTER_instance|send_count[2] (
// Equation(s):
// \I2C_MASTER_instance|send_count [2] = DFFEAS(\I2C_MASTER_instance|send_count [2] $ ((((\I2C_MASTER_instance|send_count[1]~3 )))), GLOBAL(\I2C_MASTER_instance|I2C_wr_instance|ack~regout ), \i2c_rst~regout , , \I2C_MASTER_instance|LessThan1~0_combout , , , 
// , )
// \I2C_MASTER_instance|send_count[2]~5  = CARRY(((!\I2C_MASTER_instance|send_count[1]~3 )) # (!\I2C_MASTER_instance|send_count [2]))
// \I2C_MASTER_instance|send_count[2]~5COUT1_24  = CARRY(((!\I2C_MASTER_instance|send_count[1]~3COUT1_22 )) # (!\I2C_MASTER_instance|send_count [2]))

	.clk(\I2C_MASTER_instance|I2C_wr_instance|ack~regout ),
	.dataa(\I2C_MASTER_instance|send_count [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_MASTER_instance|LessThan1~0_combout ),
	.cin(gnd),
	.cin0(\I2C_MASTER_instance|send_count[1]~3 ),
	.cin1(\I2C_MASTER_instance|send_count[1]~3COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|send_count [2]),
	.cout(),
	.cout0(\I2C_MASTER_instance|send_count[2]~5 ),
	.cout1(\I2C_MASTER_instance|send_count[2]~5COUT1_24 ));
// synopsys translate_off
defparam \I2C_MASTER_instance|send_count[2] .cin0_used = "true";
defparam \I2C_MASTER_instance|send_count[2] .cin1_used = "true";
defparam \I2C_MASTER_instance|send_count[2] .lut_mask = "5a5f";
defparam \I2C_MASTER_instance|send_count[2] .operation_mode = "arithmetic";
defparam \I2C_MASTER_instance|send_count[2] .output_mode = "reg_only";
defparam \I2C_MASTER_instance|send_count[2] .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|send_count[2] .sum_lutc_input = "cin";
defparam \I2C_MASTER_instance|send_count[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N3
maxii_lcell \I2C_MASTER_instance|send_count[3] (
// Equation(s):
// \I2C_MASTER_instance|send_count [3] = DFFEAS(\I2C_MASTER_instance|send_count [3] $ ((((!\I2C_MASTER_instance|send_count[2]~5 )))), GLOBAL(\I2C_MASTER_instance|I2C_wr_instance|ack~regout ), \i2c_rst~regout , , \I2C_MASTER_instance|LessThan1~0_combout , , , 
// , )
// \I2C_MASTER_instance|send_count[3]~7  = CARRY((\I2C_MASTER_instance|send_count [3] & ((!\I2C_MASTER_instance|send_count[2]~5 ))))
// \I2C_MASTER_instance|send_count[3]~7COUT1_26  = CARRY((\I2C_MASTER_instance|send_count [3] & ((!\I2C_MASTER_instance|send_count[2]~5COUT1_24 ))))

	.clk(\I2C_MASTER_instance|I2C_wr_instance|ack~regout ),
	.dataa(\I2C_MASTER_instance|send_count [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_MASTER_instance|LessThan1~0_combout ),
	.cin(gnd),
	.cin0(\I2C_MASTER_instance|send_count[2]~5 ),
	.cin1(\I2C_MASTER_instance|send_count[2]~5COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|send_count [3]),
	.cout(),
	.cout0(\I2C_MASTER_instance|send_count[3]~7 ),
	.cout1(\I2C_MASTER_instance|send_count[3]~7COUT1_26 ));
// synopsys translate_off
defparam \I2C_MASTER_instance|send_count[3] .cin0_used = "true";
defparam \I2C_MASTER_instance|send_count[3] .cin1_used = "true";
defparam \I2C_MASTER_instance|send_count[3] .lut_mask = "a50a";
defparam \I2C_MASTER_instance|send_count[3] .operation_mode = "arithmetic";
defparam \I2C_MASTER_instance|send_count[3] .output_mode = "reg_only";
defparam \I2C_MASTER_instance|send_count[3] .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|send_count[3] .sum_lutc_input = "cin";
defparam \I2C_MASTER_instance|send_count[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N4
maxii_lcell \I2C_MASTER_instance|send_count[4] (
// Equation(s):
// \I2C_MASTER_instance|send_count [4] = DFFEAS((\I2C_MASTER_instance|send_count [4] $ ((\I2C_MASTER_instance|send_count[3]~7 ))), GLOBAL(\I2C_MASTER_instance|I2C_wr_instance|ack~regout ), \i2c_rst~regout , , \I2C_MASTER_instance|LessThan1~0_combout , , , , 
// )
// \I2C_MASTER_instance|send_count[4]~1  = CARRY(((!\I2C_MASTER_instance|send_count[3]~7COUT1_26 ) # (!\I2C_MASTER_instance|send_count [4])))

	.clk(\I2C_MASTER_instance|I2C_wr_instance|ack~regout ),
	.dataa(vcc),
	.datab(\I2C_MASTER_instance|send_count [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_MASTER_instance|LessThan1~0_combout ),
	.cin(gnd),
	.cin0(\I2C_MASTER_instance|send_count[3]~7 ),
	.cin1(\I2C_MASTER_instance|send_count[3]~7COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|send_count [4]),
	.cout(\I2C_MASTER_instance|send_count[4]~1 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|send_count[4] .cin0_used = "true";
defparam \I2C_MASTER_instance|send_count[4] .cin1_used = "true";
defparam \I2C_MASTER_instance|send_count[4] .lut_mask = "3c3f";
defparam \I2C_MASTER_instance|send_count[4] .operation_mode = "arithmetic";
defparam \I2C_MASTER_instance|send_count[4] .output_mode = "reg_only";
defparam \I2C_MASTER_instance|send_count[4] .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|send_count[4] .sum_lutc_input = "cin";
defparam \I2C_MASTER_instance|send_count[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N5
maxii_lcell \I2C_MASTER_instance|send_count[5] (
// Equation(s):
// \I2C_MASTER_instance|send_count [5] = DFFEAS(\I2C_MASTER_instance|send_count [5] $ ((((!\I2C_MASTER_instance|send_count[4]~1 )))), GLOBAL(\I2C_MASTER_instance|I2C_wr_instance|ack~regout ), \i2c_rst~regout , , \I2C_MASTER_instance|LessThan1~0_combout , , , 
// , )
// \I2C_MASTER_instance|send_count[5]~9  = CARRY((\I2C_MASTER_instance|send_count [5] & ((!\I2C_MASTER_instance|send_count[4]~1 ))))
// \I2C_MASTER_instance|send_count[5]~9COUT1_28  = CARRY((\I2C_MASTER_instance|send_count [5] & ((!\I2C_MASTER_instance|send_count[4]~1 ))))

	.clk(\I2C_MASTER_instance|I2C_wr_instance|ack~regout ),
	.dataa(\I2C_MASTER_instance|send_count [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_MASTER_instance|LessThan1~0_combout ),
	.cin(\I2C_MASTER_instance|send_count[4]~1 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|send_count [5]),
	.cout(),
	.cout0(\I2C_MASTER_instance|send_count[5]~9 ),
	.cout1(\I2C_MASTER_instance|send_count[5]~9COUT1_28 ));
// synopsys translate_off
defparam \I2C_MASTER_instance|send_count[5] .cin_used = "true";
defparam \I2C_MASTER_instance|send_count[5] .lut_mask = "a50a";
defparam \I2C_MASTER_instance|send_count[5] .operation_mode = "arithmetic";
defparam \I2C_MASTER_instance|send_count[5] .output_mode = "reg_only";
defparam \I2C_MASTER_instance|send_count[5] .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|send_count[5] .sum_lutc_input = "cin";
defparam \I2C_MASTER_instance|send_count[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N6
maxii_lcell \I2C_MASTER_instance|send_count[6] (
// Equation(s):
// \I2C_MASTER_instance|send_count [6] = DFFEAS((\I2C_MASTER_instance|send_count [6] $ (((!\I2C_MASTER_instance|send_count[4]~1  & \I2C_MASTER_instance|send_count[5]~9 ) # (\I2C_MASTER_instance|send_count[4]~1  & \I2C_MASTER_instance|send_count[5]~9COUT1_28 
// )))), GLOBAL(\I2C_MASTER_instance|I2C_wr_instance|ack~regout ), \i2c_rst~regout , , \I2C_MASTER_instance|LessThan1~0_combout , , , , )
// \I2C_MASTER_instance|send_count[6]~11  = CARRY(((!\I2C_MASTER_instance|send_count[5]~9 ) # (!\I2C_MASTER_instance|send_count [6])))
// \I2C_MASTER_instance|send_count[6]~11COUT1_30  = CARRY(((!\I2C_MASTER_instance|send_count[5]~9COUT1_28 ) # (!\I2C_MASTER_instance|send_count [6])))

	.clk(\I2C_MASTER_instance|I2C_wr_instance|ack~regout ),
	.dataa(vcc),
	.datab(\I2C_MASTER_instance|send_count [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_MASTER_instance|LessThan1~0_combout ),
	.cin(\I2C_MASTER_instance|send_count[4]~1 ),
	.cin0(\I2C_MASTER_instance|send_count[5]~9 ),
	.cin1(\I2C_MASTER_instance|send_count[5]~9COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|send_count [6]),
	.cout(),
	.cout0(\I2C_MASTER_instance|send_count[6]~11 ),
	.cout1(\I2C_MASTER_instance|send_count[6]~11COUT1_30 ));
// synopsys translate_off
defparam \I2C_MASTER_instance|send_count[6] .cin0_used = "true";
defparam \I2C_MASTER_instance|send_count[6] .cin1_used = "true";
defparam \I2C_MASTER_instance|send_count[6] .cin_used = "true";
defparam \I2C_MASTER_instance|send_count[6] .lut_mask = "3c3f";
defparam \I2C_MASTER_instance|send_count[6] .operation_mode = "arithmetic";
defparam \I2C_MASTER_instance|send_count[6] .output_mode = "reg_only";
defparam \I2C_MASTER_instance|send_count[6] .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|send_count[6] .sum_lutc_input = "cin";
defparam \I2C_MASTER_instance|send_count[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N0
maxii_lcell \I2C_MASTER_instance|LessThan1~0 (
// Equation(s):
// \I2C_MASTER_instance|LessThan1~0_combout  = ((!\I2C_MASTER_instance|send_count [7] & (!\I2C_MASTER_instance|send_count [5] & !\I2C_MASTER_instance|send_count [6])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\I2C_MASTER_instance|send_count [7]),
	.datac(\I2C_MASTER_instance|send_count [5]),
	.datad(\I2C_MASTER_instance|send_count [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|LessThan1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|LessThan1~0 .lut_mask = "0003";
defparam \I2C_MASTER_instance|LessThan1~0 .operation_mode = "normal";
defparam \I2C_MASTER_instance|LessThan1~0 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|LessThan1~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|LessThan1~0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|LessThan1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N7
maxii_lcell \I2C_MASTER_instance|send_count[7] (
// Equation(s):
// \I2C_MASTER_instance|send_count [7] = DFFEAS((\I2C_MASTER_instance|send_count [7] $ ((!(!\I2C_MASTER_instance|send_count[4]~1  & \I2C_MASTER_instance|send_count[6]~11 ) # (\I2C_MASTER_instance|send_count[4]~1  & 
// \I2C_MASTER_instance|send_count[6]~11COUT1_30 )))), GLOBAL(\I2C_MASTER_instance|I2C_wr_instance|ack~regout ), \i2c_rst~regout , , \I2C_MASTER_instance|LessThan1~0_combout , , , , )

	.clk(\I2C_MASTER_instance|I2C_wr_instance|ack~regout ),
	.dataa(vcc),
	.datab(\I2C_MASTER_instance|send_count [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_MASTER_instance|LessThan1~0_combout ),
	.cin(\I2C_MASTER_instance|send_count[4]~1 ),
	.cin0(\I2C_MASTER_instance|send_count[6]~11 ),
	.cin1(\I2C_MASTER_instance|send_count[6]~11COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|send_count [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|send_count[7] .cin0_used = "true";
defparam \I2C_MASTER_instance|send_count[7] .cin1_used = "true";
defparam \I2C_MASTER_instance|send_count[7] .cin_used = "true";
defparam \I2C_MASTER_instance|send_count[7] .lut_mask = "c3c3";
defparam \I2C_MASTER_instance|send_count[7] .operation_mode = "normal";
defparam \I2C_MASTER_instance|send_count[7] .output_mode = "reg_only";
defparam \I2C_MASTER_instance|send_count[7] .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|send_count[7] .sum_lutc_input = "cin";
defparam \I2C_MASTER_instance|send_count[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N8
maxii_lcell \I2C_MASTER_instance|send_count[0] (
// Equation(s):
// \I2C_MASTER_instance|send_count [0] = DFFEAS(\I2C_MASTER_instance|send_count [0] $ (((!\I2C_MASTER_instance|send_count [7] & (!\I2C_MASTER_instance|send_count [5] & !\I2C_MASTER_instance|send_count [6])))), 
// GLOBAL(\I2C_MASTER_instance|I2C_wr_instance|ack~regout ), \i2c_rst~regout , , , , , , )

	.clk(\I2C_MASTER_instance|I2C_wr_instance|ack~regout ),
	.dataa(\I2C_MASTER_instance|send_count [7]),
	.datab(\I2C_MASTER_instance|send_count [5]),
	.datac(\I2C_MASTER_instance|send_count [6]),
	.datad(\I2C_MASTER_instance|send_count [0]),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|send_count [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|send_count[0] .lut_mask = "fe01";
defparam \I2C_MASTER_instance|send_count[0] .operation_mode = "normal";
defparam \I2C_MASTER_instance|send_count[0] .output_mode = "reg_only";
defparam \I2C_MASTER_instance|send_count[0] .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|send_count[0] .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|send_count[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N4
maxii_lcell \I2C_MASTER_instance|Equal1~1 (
// Equation(s):
// \I2C_MASTER_instance|Equal1~1_combout  = (!\I2C_MASTER_instance|send_count [3] & (!\I2C_MASTER_instance|send_count [4] & (!\I2C_MASTER_instance|send_count [2] & \I2C_MASTER_instance|send_count [5])))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|send_count [3]),
	.datab(\I2C_MASTER_instance|send_count [4]),
	.datac(\I2C_MASTER_instance|send_count [2]),
	.datad(\I2C_MASTER_instance|send_count [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|Equal1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|Equal1~1 .lut_mask = "0100";
defparam \I2C_MASTER_instance|Equal1~1 .operation_mode = "normal";
defparam \I2C_MASTER_instance|Equal1~1 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|Equal1~1 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|Equal1~1 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|Equal1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N2
maxii_lcell \I2C_MASTER_instance|Equal1~0 (
// Equation(s):
// \I2C_MASTER_instance|Equal1~0_combout  = (!\I2C_MASTER_instance|send_count [7] & (((!\I2C_MASTER_instance|send_count [6]))))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|send_count [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(\I2C_MASTER_instance|send_count [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|Equal1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|Equal1~0 .lut_mask = "0055";
defparam \I2C_MASTER_instance|Equal1~0 .operation_mode = "normal";
defparam \I2C_MASTER_instance|Equal1~0 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|Equal1~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|Equal1~0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|Equal1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N0
maxii_lcell \I2C_MASTER_instance|Equal1~2 (
// Equation(s):
// \I2C_MASTER_instance|Equal1~2_combout  = (!\I2C_MASTER_instance|send_count [1] & (!\I2C_MASTER_instance|send_count [0] & (\I2C_MASTER_instance|Equal1~1_combout  & \I2C_MASTER_instance|Equal1~0_combout )))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|send_count [1]),
	.datab(\I2C_MASTER_instance|send_count [0]),
	.datac(\I2C_MASTER_instance|Equal1~1_combout ),
	.datad(\I2C_MASTER_instance|Equal1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|Equal1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|Equal1~2 .lut_mask = "1000";
defparam \I2C_MASTER_instance|Equal1~2 .operation_mode = "normal";
defparam \I2C_MASTER_instance|Equal1~2 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|Equal1~2 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|Equal1~2 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|Equal1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N2
maxii_lcell \I2C_MASTER_instance|WR (
// Equation(s):
// \I2C_MASTER_instance|WR~regout  = DFFEAS((!\I2C_MASTER_instance|Equal1~2_combout  & ((\I2C_MASTER_instance|WR~regout ) # ((\WR_EN~regout  & !\RD_EN~regout )))), GLOBAL(\clk~combout ), \i2c_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\WR_EN~regout ),
	.datab(\RD_EN~regout ),
	.datac(\I2C_MASTER_instance|WR~regout ),
	.datad(\I2C_MASTER_instance|Equal1~2_combout ),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|WR~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|WR .lut_mask = "00f2";
defparam \I2C_MASTER_instance|WR .operation_mode = "normal";
defparam \I2C_MASTER_instance|WR .output_mode = "reg_only";
defparam \I2C_MASTER_instance|WR .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|WR .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|WR .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N7
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|main_state.idle (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|main_state.idle~regout  = DFFEAS((!\I2C_MASTER_instance|I2C_wr_instance|main_state.ackn~regout  & ((\I2C_MASTER_instance|I2C_wr_instance|main_state.idle~regout ) # ((\I2C_MASTER_instance|WR~regout ) # 
// (\I2C_MASTER_instance|RD~regout )))), GLOBAL(\I2C_MASTER_instance|scl_clk~regout ), \i2c_rst~regout , , , , , , )

	.clk(\I2C_MASTER_instance|scl_clk~regout ),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|main_state.idle~regout ),
	.datab(\I2C_MASTER_instance|WR~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|main_state.ackn~regout ),
	.datad(\I2C_MASTER_instance|RD~regout ),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|I2C_wr_instance|main_state.idle~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|main_state.idle .lut_mask = "0f0e";
defparam \I2C_MASTER_instance|I2C_wr_instance|main_state.idle .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|main_state.idle .output_mode = "reg_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|main_state.idle .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|main_state.idle .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|main_state.idle .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N6
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|main_state.ready (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|main_state.ready~regout  = DFFEAS((!\I2C_MASTER_instance|I2C_wr_instance|main_state.idle~regout  & (((\I2C_MASTER_instance|WR~regout ) # (\I2C_MASTER_instance|RD~regout )))), GLOBAL(\I2C_MASTER_instance|scl_clk~regout 
// ), \i2c_rst~regout , , , , , , )

	.clk(\I2C_MASTER_instance|scl_clk~regout ),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|main_state.idle~regout ),
	.datab(vcc),
	.datac(\I2C_MASTER_instance|WR~regout ),
	.datad(\I2C_MASTER_instance|RD~regout ),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|I2C_wr_instance|main_state.ready~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|main_state.ready .lut_mask = "5550";
defparam \I2C_MASTER_instance|I2C_wr_instance|main_state.ready .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|main_state.ready .output_mode = "reg_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|main_state.ready .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|main_state.ready .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|main_state.ready .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N2
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|main_state.write_start (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|main_state.write_start~regout  = DFFEAS(((\I2C_MASTER_instance|I2C_wr_instance|main_state.ready~regout ) # ((!\I2C_MASTER_instance|I2C_wr_instance|FF~regout  & 
// \I2C_MASTER_instance|I2C_wr_instance|main_state.write_start~regout ))), GLOBAL(\I2C_MASTER_instance|scl_clk~regout ), \i2c_rst~regout , , , , , , )

	.clk(\I2C_MASTER_instance|scl_clk~regout ),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|FF~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|main_state.write_start~regout ),
	.datac(vcc),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|main_state.ready~regout ),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|I2C_wr_instance|main_state.write_start~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|main_state.write_start .lut_mask = "ff44";
defparam \I2C_MASTER_instance|I2C_wr_instance|main_state.write_start .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|main_state.write_start .output_mode = "reg_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|main_state.write_start .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|main_state.write_start .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|main_state.write_start .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N1
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|stop_state (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|stop_state~regout  = DFFEAS((\I2C_MASTER_instance|I2C_wr_instance|FF~regout  & (\I2C_MASTER_instance|I2C_wr_instance|stop_state~regout )) # (!\I2C_MASTER_instance|I2C_wr_instance|FF~regout  & 
// ((\I2C_MASTER_instance|I2C_wr_instance|main_state.stop~regout  & ((!\I2C_MASTER_instance|I2C_wr_instance|scl~regout ))) # (!\I2C_MASTER_instance|I2C_wr_instance|main_state.stop~regout  & (\I2C_MASTER_instance|I2C_wr_instance|stop_state~regout )))), 
// GLOBAL(\I2C_MASTER_instance|scl_clk~regout ), \i2c_rst~regout , , , , , , )

	.clk(\I2C_MASTER_instance|scl_clk~regout ),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|FF~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|stop_state~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|main_state.stop~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|scl~regout ),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|I2C_wr_instance|stop_state~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|stop_state .lut_mask = "8cdc";
defparam \I2C_MASTER_instance|I2C_wr_instance|stop_state .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|stop_state .output_mode = "reg_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|stop_state .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|stop_state .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|stop_state .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N9
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|head_state (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|head_state~regout  = DFFEAS((\I2C_MASTER_instance|I2C_wr_instance|FF~regout  & (\I2C_MASTER_instance|I2C_wr_instance|head_state~regout )) # (!\I2C_MASTER_instance|I2C_wr_instance|FF~regout  & 
// ((\I2C_MASTER_instance|I2C_wr_instance|main_state.write_start~regout  & ((!\I2C_MASTER_instance|I2C_wr_instance|scl~regout ))) # (!\I2C_MASTER_instance|I2C_wr_instance|main_state.write_start~regout  & 
// (\I2C_MASTER_instance|I2C_wr_instance|head_state~regout )))), GLOBAL(\I2C_MASTER_instance|scl_clk~regout ), \i2c_rst~regout , , , , , , )

	.clk(\I2C_MASTER_instance|scl_clk~regout ),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|FF~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|head_state~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|main_state.write_start~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|scl~regout ),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|I2C_wr_instance|head_state~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|head_state .lut_mask = "8cdc";
defparam \I2C_MASTER_instance|I2C_wr_instance|head_state .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|head_state .output_mode = "reg_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|head_state .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|head_state .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|head_state .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N3
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector50~8 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector50~8_combout  = (\I2C_MASTER_instance|I2C_wr_instance|main_state.write_start~regout  & ((\I2C_MASTER_instance|I2C_wr_instance|head_state~regout ) # ((\I2C_MASTER_instance|I2C_wr_instance|stop_state~regout  & 
// \I2C_MASTER_instance|I2C_wr_instance|main_state.stop~regout )))) # (!\I2C_MASTER_instance|I2C_wr_instance|main_state.write_start~regout  & (\I2C_MASTER_instance|I2C_wr_instance|stop_state~regout  & 
// ((\I2C_MASTER_instance|I2C_wr_instance|main_state.stop~regout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|main_state.write_start~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|stop_state~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|head_state~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|main_state.stop~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector50~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector50~8 .lut_mask = "eca0";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector50~8 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector50~8 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector50~8 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector50~8 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector50~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N8
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector50~9 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector50~9_combout  = (\I2C_MASTER_instance|I2C_wr_instance|scl~regout  & (\I2C_MASTER_instance|I2C_wr_instance|Selector50~8_combout )) # (!\I2C_MASTER_instance|I2C_wr_instance|scl~regout  & 
// (((\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bitend~regout  & \I2C_MASTER_instance|I2C_wr_instance|main_state.addr_write~regout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|Selector50~8_combout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bitend~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|scl~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|main_state.addr_write~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector50~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector50~9 .lut_mask = "aca0";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector50~9 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector50~9 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector50~9 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector50~9 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector50~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N9
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector50~2 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector50~2_combout  = (((\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout  & !\I2C_MASTER_instance|I2C_wr_instance|RF~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|RF~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector50~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector50~2 .lut_mask = "00f0";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector50~2 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector50~2 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector50~2 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector50~2 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector50~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N4
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector50~6 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector50~6_combout  = ((!\I2C_MASTER_instance|I2C_wr_instance|LessThan1~0_combout  & (!\I2C_MASTER_instance|I2C_wr_instance|cnt_write [7] & !\I2C_MASTER_instance|I2C_wr_instance|LessThan1~1_combout ))) # 
// (!\I2C_MASTER_instance|I2C_wr_instance|WF~regout )

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|WF~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|LessThan1~0_combout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|cnt_write [7]),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|LessThan1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector50~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector50~6 .lut_mask = "5557";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector50~6 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector50~6 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector50~6 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector50~6 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector50~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N0
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector50~4 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector50~4_combout  = (((!\I2C_MASTER_instance|I2C_wr_instance|WF~regout  & !\I2C_MASTER_instance|I2C_wr_instance|RF~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|WF~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|RF~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector50~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector50~4 .lut_mask = "000f";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector50~4 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector50~4 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector50~4 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector50~4 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector50~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N4
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector50~5 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector50~5_combout  = (\I2C_MASTER_instance|I2C_wr_instance|main_state.ackn~regout ) # (((\I2C_MASTER_instance|I2C_wr_instance|main_state.addr_write~regout  & \I2C_MASTER_instance|I2C_wr_instance|Selector50~4_combout 
// )) # (!\I2C_MASTER_instance|I2C_wr_instance|main_state.idle~regout ))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|main_state.ackn~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|main_state.addr_write~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|Selector50~4_combout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|main_state.idle~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector50~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector50~5 .lut_mask = "eaff";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector50~5 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector50~5 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector50~5 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector50~5 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector50~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N5
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector50~7 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector50~7_combout  = (\I2C_MASTER_instance|I2C_wr_instance|sh8in_state~15_combout ) # ((\I2C_MASTER_instance|I2C_wr_instance|Selector50~5_combout ) # ((\I2C_MASTER_instance|I2C_wr_instance|Selector50~2_combout  & 
// \I2C_MASTER_instance|I2C_wr_instance|Selector50~6_combout )))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|Selector50~2_combout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|Selector50~6_combout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|sh8in_state~15_combout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|Selector50~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector50~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector50~7 .lut_mask = "fff8";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector50~7 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector50~7 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector50~7 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector50~7 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector50~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N1
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|cnt_read~0 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|cnt_read~0_combout  = (((\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_end~regout  & \I2C_MASTER_instance|I2C_wr_instance|sh8in_state~14_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_end~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|sh8in_state~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|cnt_read~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read~0 .lut_mask = "f000";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read~0 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read~0 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read~0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|cnt_read~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N2
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector50~3 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector50~3_combout  = (\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout  & ((\I2C_MASTER_instance|I2C_wr_instance|cnt_read~0_combout ) # ((\I2C_MASTER_instance|I2C_wr_instance|Selector29~0_combout  & 
// \I2C_MASTER_instance|I2C_wr_instance|Selector50~11_combout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|cnt_read~0_combout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|Selector29~0_combout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|Selector50~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector50~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector50~3 .lut_mask = "a888";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector50~3 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector50~3 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector50~3 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector50~3 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector50~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N1
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|FF (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|FF~regout  = DFFEAS((\I2C_MASTER_instance|I2C_wr_instance|Selector50~3_combout ) # ((\I2C_MASTER_instance|I2C_wr_instance|FF~regout  & ((\I2C_MASTER_instance|I2C_wr_instance|Selector50~7_combout ))) # 
// (!\I2C_MASTER_instance|I2C_wr_instance|FF~regout  & (\I2C_MASTER_instance|I2C_wr_instance|Selector50~9_combout ))), GLOBAL(\I2C_MASTER_instance|scl_clk~regout ), \i2c_rst~regout , , , , , , )

	.clk(\I2C_MASTER_instance|scl_clk~regout ),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|Selector50~9_combout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|FF~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|Selector50~7_combout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|Selector50~3_combout ),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|I2C_wr_instance|FF~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|FF .lut_mask = "ffe2";
defparam \I2C_MASTER_instance|I2C_wr_instance|FF .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|FF .output_mode = "reg_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|FF .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|FF .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|FF .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N6
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|main_state.stop (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|main_state.stop~regout  = DFFEAS(((\I2C_MASTER_instance|I2C_wr_instance|Selector45~2_combout ) # ((!\I2C_MASTER_instance|I2C_wr_instance|FF~regout  & \I2C_MASTER_instance|I2C_wr_instance|main_state.stop~regout ))), 
// GLOBAL(\I2C_MASTER_instance|scl_clk~regout ), \i2c_rst~regout , , , , , , )

	.clk(\I2C_MASTER_instance|scl_clk~regout ),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|FF~regout ),
	.datab(vcc),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|main_state.stop~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|Selector45~2_combout ),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|I2C_wr_instance|main_state.stop~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|main_state.stop .lut_mask = "ff50";
defparam \I2C_MASTER_instance|I2C_wr_instance|main_state.stop .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|main_state.stop .output_mode = "reg_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|main_state.stop .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|main_state.stop .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|main_state.stop .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N5
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|main_state.ackn (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector40~2  = (\I2C_MASTER_instance|I2C_wr_instance|main_state.stop~regout ) # ((\I2C_MASTER_instance|I2C_wr_instance|main_state.write_start~regout ) # ((G1_main_state.ackn) # 
// (\I2C_MASTER_instance|I2C_wr_instance|main_state.ready~regout )))
// \I2C_MASTER_instance|I2C_wr_instance|main_state.ackn~regout  = DFFEAS(\I2C_MASTER_instance|I2C_wr_instance|Selector40~2 , GLOBAL(\I2C_MASTER_instance|scl_clk~regout ), \i2c_rst~regout , , , \I2C_MASTER_instance|I2C_wr_instance|Selector45~4_combout , , , 
// VCC)

	.clk(\I2C_MASTER_instance|scl_clk~regout ),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|main_state.stop~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|main_state.write_start~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|Selector45~4_combout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|main_state.ready~regout ),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector40~2 ),
	.regout(\I2C_MASTER_instance|I2C_wr_instance|main_state.ackn~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|main_state.ackn .lut_mask = "fffe";
defparam \I2C_MASTER_instance|I2C_wr_instance|main_state.ackn .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|main_state.ackn .output_mode = "reg_and_comb";
defparam \I2C_MASTER_instance|I2C_wr_instance|main_state.ackn .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|main_state.ackn .sum_lutc_input = "qfbk";
defparam \I2C_MASTER_instance|I2C_wr_instance|main_state.ackn .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N8
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector41~0 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector41~0_combout  = ((\I2C_MASTER_instance|WR~regout ) # ((\I2C_MASTER_instance|I2C_wr_instance|WF~regout  & \I2C_MASTER_instance|RD~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|WF~regout ),
	.datac(\I2C_MASTER_instance|RD~regout ),
	.datad(\I2C_MASTER_instance|WR~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector41~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector41~0 .lut_mask = "ffc0";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector41~0 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector41~0 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector41~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector41~0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector41~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N9
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|WF (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|WF~regout  = DFFEAS((\I2C_MASTER_instance|I2C_wr_instance|main_state.idle~regout  & (!\I2C_MASTER_instance|I2C_wr_instance|main_state.ackn~regout  & (\I2C_MASTER_instance|I2C_wr_instance|WF~regout ))) # 
// (!\I2C_MASTER_instance|I2C_wr_instance|main_state.idle~regout  & (((\I2C_MASTER_instance|I2C_wr_instance|Selector41~0_combout )))), GLOBAL(\I2C_MASTER_instance|scl_clk~regout ), \i2c_rst~regout , , , , , , )

	.clk(\I2C_MASTER_instance|scl_clk~regout ),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|main_state.ackn~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|WF~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|main_state.idle~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|Selector41~0_combout ),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|I2C_wr_instance|WF~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|WF .lut_mask = "4f40";
defparam \I2C_MASTER_instance|I2C_wr_instance|WF .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|WF .output_mode = "reg_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|WF .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|WF .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|WF .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N3
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector69~0 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector69~0_combout  = (((\I2C_MASTER_instance|I2C_wr_instance|WF~regout  & !\I2C_MASTER_instance|I2C_wr_instance|RF~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|WF~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|RF~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector69~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector69~0 .lut_mask = "00f0";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector69~0 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector69~0 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector69~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector69~0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector69~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N4
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~0 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~0_combout  = (((\I2C_MASTER_instance|I2C_wr_instance|main_state.addr_write~regout  & \I2C_MASTER_instance|I2C_wr_instance|FF~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|main_state.addr_write~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|FF~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~0 .lut_mask = "f000";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~0 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~0 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N7
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector58~1 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector58~1_combout  = (\I2C_MASTER_instance|I2C_wr_instance|Selector69~0_combout  & ((\I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~0_combout ) # ((\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout  
// & \I2C_MASTER_instance|I2C_wr_instance|wr_state~0_combout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|Selector69~0_combout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~0_combout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|wr_state~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector58~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector58~1 .lut_mask = "a888";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector58~1 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector58~1 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector58~1 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector58~1 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector58~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N9
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector39~1 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector39~1_combout  = (\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout  & (((\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_begin~regout ) # 
// (!\I2C_MASTER_instance|I2C_wr_instance|sh8in_state~14_combout )))) # (!\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout  & (\I2C_MASTER_instance|I2C_wr_instance|main_state.idle~regout ))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|main_state.idle~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_begin~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|sh8in_state~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector39~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector39~1 .lut_mask = "cafa";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector39~1 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector39~1 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector39~1 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector39~1 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector39~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N9
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|link_data (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|link_data~regout  = DFFEAS((\I2C_MASTER_instance|I2C_wr_instance|Selector39~0_combout ) # ((\I2C_MASTER_instance|I2C_wr_instance|link_data~regout  & ((\I2C_MASTER_instance|I2C_wr_instance|Selector39~1_combout )))), 
// GLOBAL(\I2C_MASTER_instance|scl_clk~regout ), VCC, , \i2c_rst~regout , , , , )

	.clk(\I2C_MASTER_instance|scl_clk~regout ),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|Selector39~0_combout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|link_data~regout ),
	.datac(vcc),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|Selector39~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_rst~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|I2C_wr_instance|link_data~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|link_data .lut_mask = "eeaa";
defparam \I2C_MASTER_instance|I2C_wr_instance|link_data .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|link_data .output_mode = "reg_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|link_data .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|link_data .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|link_data .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N9
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|data_from_rm[0]~0 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|data_from_rm[0]~0_combout  = (\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout  & (\I2C_MASTER_instance|I2C_wr_instance|sh8in_state~14_combout  & (\I2C_MASTER_instance|I2C_wr_instance|scl~regout  & 
// \i2c_rst~regout )))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|sh8in_state~14_combout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|scl~regout ),
	.datad(\i2c_rst~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|data_from_rm[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|data_from_rm[0]~0 .lut_mask = "8000";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_from_rm[0]~0 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_from_rm[0]~0 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_from_rm[0]~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_from_rm[0]~0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_from_rm[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N4
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|data_from_rm[7] (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|data_from_rm [7] = DFFEAS((\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit7~regout  & ((\I2C_MASTER_instance|I2C_wr_instance|data_from_rm[0]~0_combout  & ((\BusA[3]~1 ))) # 
// (!\I2C_MASTER_instance|I2C_wr_instance|data_from_rm[0]~0_combout  & (\I2C_MASTER_instance|I2C_wr_instance|data_from_rm [7])))) # (!\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit7~regout  & (\I2C_MASTER_instance|I2C_wr_instance|data_from_rm 
// [7])), GLOBAL(\I2C_MASTER_instance|scl_clk~regout ), VCC, , , , , , )

	.clk(\I2C_MASTER_instance|scl_clk~regout ),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit7~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|data_from_rm [7]),
	.datac(\BusA[3]~1 ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|data_from_rm[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|I2C_wr_instance|data_from_rm [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|data_from_rm[7] .lut_mask = "e4cc";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_from_rm[7] .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_from_rm[7] .output_mode = "reg_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_from_rm[7] .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_from_rm[7] .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_from_rm[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N9
maxii_lcell \I2C_MASTER_instance|data[7]~0 (
// Equation(s):
// \I2C_MASTER_instance|data[7]~0_combout  = (!\WR_EN~regout  & (((\I2C_MASTER_instance|I2C_wr_instance|data_from_rm [7])) # (!\I2C_MASTER_instance|I2C_wr_instance|link_data~regout )))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|link_data~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|data_from_rm [7]),
	.datac(\WR_EN~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|data[7]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|data[7]~0 .lut_mask = "0d0d";
defparam \I2C_MASTER_instance|data[7]~0 .operation_mode = "normal";
defparam \I2C_MASTER_instance|data[7]~0 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|data[7]~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|data[7]~0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|data[7]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N0
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector51~0 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector51~0_combout  = ((\I2C_MASTER_instance|I2C_wr_instance|stop_state~regout  & (\I2C_MASTER_instance|I2C_wr_instance|scl~regout  & \I2C_MASTER_instance|I2C_wr_instance|main_state.stop~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|stop_state~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|scl~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|main_state.stop~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector51~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~0 .lut_mask = "c000";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~0 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~0 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N2
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector58~3 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector58~3_combout  = (!\I2C_MASTER_instance|I2C_wr_instance|WF~regout  & (((\I2C_MASTER_instance|I2C_wr_instance|main_state.write_start~regout  & \I2C_MASTER_instance|I2C_wr_instance|FF~regout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|WF~regout ),
	.datab(vcc),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|main_state.write_start~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|FF~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector58~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector58~3 .lut_mask = "5000";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector58~3 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector58~3 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector58~3 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector58~3 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector58~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N7
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector10~0 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector10~0_combout  = (\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bitend~regout ) # (((\I2C_MASTER_instance|I2C_wr_instance|scl~regout ) # (!\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit7~regout )))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bitend~regout ),
	.datab(vcc),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit7~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|scl~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector10~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector10~0 .lut_mask = "ffaf";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector10~0 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector10~0 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector10~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector10~0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector10~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N9
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector58~5 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector58~5_combout  = (\I2C_MASTER_instance|I2C_wr_instance|main_state.addr_write~regout  & (((\I2C_MASTER_instance|I2C_wr_instance|FF~regout ) # (!\I2C_MASTER_instance|I2C_wr_instance|Selector10~0_combout )))) # 
// (!\I2C_MASTER_instance|I2C_wr_instance|main_state.addr_write~regout  & (\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout ))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|FF~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|main_state.addr_write~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|Selector10~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector58~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector58~5 .lut_mask = "cafa";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector58~5 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector58~5 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector58~5 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector58~5 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector58~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N8
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector58~0 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector58~0_combout  = (!\I2C_MASTER_instance|I2C_wr_instance|scl~regout  & (((\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit7~regout  & !\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bitend~regout )) # 
// (!\I2C_MASTER_instance|I2C_wr_instance|wr_state~regout )))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit7~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|wr_state~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bitend~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|scl~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector58~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector58~0 .lut_mask = "003b";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector58~0 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector58~0 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector58~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector58~0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector58~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N7
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector58~4 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector58~4_combout  = (\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout  & ((\I2C_MASTER_instance|I2C_wr_instance|LessThan1~2_combout ) # ((!\I2C_MASTER_instance|I2C_wr_instance|Selector58~0_combout ) 
// # (!\I2C_MASTER_instance|I2C_wr_instance|Selector69~0_combout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|LessThan1~2_combout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|Selector69~0_combout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|Selector58~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector58~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector58~4 .lut_mask = "8aaa";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector58~4 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector58~4 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector58~4 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector58~4 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector58~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N8
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector58~6 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector58~6_combout  = (!\I2C_MASTER_instance|I2C_wr_instance|Selector58~4_combout  & ((\I2C_MASTER_instance|I2C_wr_instance|main_state.write_start~regout  & (\I2C_MASTER_instance|I2C_wr_instance|FF~regout )) # 
// (!\I2C_MASTER_instance|I2C_wr_instance|main_state.write_start~regout  & ((\I2C_MASTER_instance|I2C_wr_instance|Selector58~5_combout )))))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|main_state.write_start~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|FF~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|Selector58~5_combout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|Selector58~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector58~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector58~6 .lut_mask = "00d8";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector58~6 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector58~6 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector58~6 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector58~6 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector58~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N7
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector58~7 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector58~7_combout  = (\I2C_MASTER_instance|I2C_wr_instance|data_buf [0] & (((\I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~0_combout  & \I2C_MASTER_instance|I2C_wr_instance|Selector50~4_combout )) # 
// (!\I2C_MASTER_instance|I2C_wr_instance|Selector58~6_combout )))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~0_combout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|data_buf [0]),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|Selector50~4_combout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|Selector58~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector58~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector58~7 .lut_mask = "80cc";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector58~7 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector58~7 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector58~7 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector58~7 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector58~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N8
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|data_from_rm[0] (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|data_from_rm [0] = DFFEAS((\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit0~regout  & ((\I2C_MASTER_instance|I2C_wr_instance|data_from_rm[0]~0_combout  & (\BusA[3]~1 )) # 
// (!\I2C_MASTER_instance|I2C_wr_instance|data_from_rm[0]~0_combout  & ((\I2C_MASTER_instance|I2C_wr_instance|data_from_rm [0]))))) # (!\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit0~regout  & (((\I2C_MASTER_instance|I2C_wr_instance|data_from_rm 
// [0])))), GLOBAL(\I2C_MASTER_instance|scl_clk~regout ), VCC, , , , , , )

	.clk(\I2C_MASTER_instance|scl_clk~regout ),
	.dataa(\BusA[3]~1 ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|data_from_rm [0]),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit0~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|data_from_rm[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|I2C_wr_instance|data_from_rm [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|data_from_rm[0] .lut_mask = "accc";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_from_rm[0] .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_from_rm[0] .output_mode = "reg_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_from_rm[0] .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_from_rm[0] .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_from_rm[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N1
maxii_lcell \I2C_MASTER_instance|data_reg[4]~0 (
// Equation(s):
// \I2C_MASTER_instance|data_reg[4]~0_combout  = (!\RD_EN~regout  & (((\WR_EN~regout  & !\I2C_MASTER_instance|Equal1~2_combout ))))

	.clk(gnd),
	.dataa(\RD_EN~regout ),
	.datab(vcc),
	.datac(\WR_EN~regout ),
	.datad(\I2C_MASTER_instance|Equal1~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|data_reg[4]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|data_reg[4]~0 .lut_mask = "0050";
defparam \I2C_MASTER_instance|data_reg[4]~0 .operation_mode = "normal";
defparam \I2C_MASTER_instance|data_reg[4]~0 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|data_reg[4]~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|data_reg[4]~0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|data_reg[4]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N3
maxii_lcell \I2C_MASTER_instance|data_reg[0] (
// Equation(s):
// \I2C_MASTER_instance|data[0]~6  = (\I2C_MASTER_instance|I2C_wr_instance|link_data~regout  & (\I2C_MASTER_instance|I2C_wr_instance|data_from_rm [0] & ((B1_data_reg[0]) # (!\WR_EN~regout )))) # (!\I2C_MASTER_instance|I2C_wr_instance|link_data~regout  & 
// (((B1_data_reg[0]) # (!\WR_EN~regout ))))

	.clk(\clk~combout ),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|link_data~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|data_from_rm [0]),
	.datac(\I2C_MASTER_instance|send_count [0]),
	.datad(\WR_EN~regout ),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\I2C_MASTER_instance|data_reg[4]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|data[0]~6 ),
	.regout(\I2C_MASTER_instance|data_reg [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|data_reg[0] .lut_mask = "d0dd";
defparam \I2C_MASTER_instance|data_reg[0] .operation_mode = "normal";
defparam \I2C_MASTER_instance|data_reg[0] .output_mode = "comb_only";
defparam \I2C_MASTER_instance|data_reg[0] .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|data_reg[0] .sum_lutc_input = "qfbk";
defparam \I2C_MASTER_instance|data_reg[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y5_N9
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|data_buf[0] (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|data_buf [0] = DFFEAS((\I2C_MASTER_instance|I2C_wr_instance|Selector58~3_combout ) # ((\I2C_MASTER_instance|I2C_wr_instance|Selector58~7_combout ) # ((\I2C_MASTER_instance|I2C_wr_instance|Selector58~1_combout  & 
// \I2C_MASTER_instance|data[0]~6 ))), GLOBAL(\I2C_MASTER_instance|scl_clk~regout ), VCC, , \i2c_rst~regout , , , , )

	.clk(\I2C_MASTER_instance|scl_clk~regout ),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|Selector58~1_combout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|Selector58~3_combout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|Selector58~7_combout ),
	.datad(\I2C_MASTER_instance|data[0]~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_rst~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|I2C_wr_instance|data_buf [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[0] .lut_mask = "fefc";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[0] .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[0] .output_mode = "reg_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[0] .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[0] .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N3
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~2 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~2_combout  = (\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout  & (((\I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~0_combout  & !\I2C_MASTER_instance|I2C_wr_instance|RF~regout )) # 
// (!\I2C_MASTER_instance|I2C_wr_instance|wr_state~regout ))) # (!\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout  & (\I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~0_combout  & ((!\I2C_MASTER_instance|I2C_wr_instance|RF~regout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~0_combout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|wr_state~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|RF~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~2 .lut_mask = "0ace";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~2 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~2 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~2 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~2 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N0
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~3 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~3_combout  = (\I2C_MASTER_instance|I2C_wr_instance|main_state.write_start~regout ) # ((\I2C_MASTER_instance|I2C_wr_instance|main_state.addr_write~regout  & (\I2C_MASTER_instance|I2C_wr_instance|RF~regout  & 
// \I2C_MASTER_instance|I2C_wr_instance|FF~regout )))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|main_state.write_start~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|main_state.addr_write~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|RF~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|FF~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~3 .lut_mask = "eaaa";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~3 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~3 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~3 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~3 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N9
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|data_from_rm[1] (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|data_from_rm [1] = DFFEAS((\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit1~regout  & ((\I2C_MASTER_instance|I2C_wr_instance|data_from_rm[0]~0_combout  & (\BusA[3]~1 )) # 
// (!\I2C_MASTER_instance|I2C_wr_instance|data_from_rm[0]~0_combout  & ((\I2C_MASTER_instance|I2C_wr_instance|data_from_rm [1]))))) # (!\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit1~regout  & (((\I2C_MASTER_instance|I2C_wr_instance|data_from_rm 
// [1])))), GLOBAL(\I2C_MASTER_instance|scl_clk~regout ), VCC, , , , , , )

	.clk(\I2C_MASTER_instance|scl_clk~regout ),
	.dataa(\BusA[3]~1 ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|data_from_rm [1]),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit1~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|data_from_rm[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|I2C_wr_instance|data_from_rm [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|data_from_rm[1] .lut_mask = "accc";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_from_rm[1] .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_from_rm[1] .output_mode = "reg_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_from_rm[1] .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_from_rm[1] .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_from_rm[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N6
maxii_lcell \I2C_MASTER_instance|data_reg[1] (
// Equation(s):
// \I2C_MASTER_instance|data[1]~5  = (\I2C_MASTER_instance|I2C_wr_instance|data_from_rm [1] & (((B1_data_reg[1])) # (!\WR_EN~regout ))) # (!\I2C_MASTER_instance|I2C_wr_instance|data_from_rm [1] & (!\I2C_MASTER_instance|I2C_wr_instance|link_data~regout  & 
// ((B1_data_reg[1]) # (!\WR_EN~regout ))))

	.clk(\clk~combout ),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|data_from_rm [1]),
	.datab(\WR_EN~regout ),
	.datac(\I2C_MASTER_instance|send_count [1]),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|link_data~regout ),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\I2C_MASTER_instance|data_reg[4]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|data[1]~5 ),
	.regout(\I2C_MASTER_instance|data_reg [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|data_reg[1] .lut_mask = "a2f3";
defparam \I2C_MASTER_instance|data_reg[1] .operation_mode = "normal";
defparam \I2C_MASTER_instance|data_reg[1] .output_mode = "comb_only";
defparam \I2C_MASTER_instance|data_reg[1] .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|data_reg[1] .sum_lutc_input = "qfbk";
defparam \I2C_MASTER_instance|data_reg[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N2
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|data_buf[6]~6 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|data_buf[6]~6_combout  = ((\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit7~regout  & ((!\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bitend~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit7~regout ),
	.datac(vcc),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bitend~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|data_buf[6]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[6]~6 .lut_mask = "00cc";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[6]~6 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[6]~6 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[6]~6 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[6]~6 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[6]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N0
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|data_buf[6]~7 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|data_buf[6]~7_combout  = (\I2C_MASTER_instance|I2C_wr_instance|Selector66~6_combout  & (!\I2C_MASTER_instance|I2C_wr_instance|scl~regout  & ((\I2C_MASTER_instance|I2C_wr_instance|data_buf[6]~6_combout ) # 
// (!\I2C_MASTER_instance|I2C_wr_instance|wr_state~regout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|data_buf[6]~6_combout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|Selector66~6_combout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|scl~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|wr_state~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|data_buf[6]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[6]~7 .lut_mask = "080c";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[6]~7 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[6]~7 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[6]~7 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[6]~7 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[6]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N6
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|data_buf[6]~4 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|data_buf[6]~4_combout  = (\I2C_MASTER_instance|I2C_wr_instance|RF~regout ) # ((\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout  & ((!\I2C_MASTER_instance|I2C_wr_instance|scl~regout ))) # 
// (!\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout  & (\I2C_MASTER_instance|I2C_wr_instance|WF~regout )))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|RF~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|WF~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|scl~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|data_buf[6]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[6]~4 .lut_mask = "dcfe";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[6]~4 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[6]~4 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[6]~4 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[6]~4 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[6]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N7
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|data_buf[6]~5 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|data_buf[6]~5_combout  = (\I2C_MASTER_instance|I2C_wr_instance|main_state.addr_write~regout  & ((\I2C_MASTER_instance|I2C_wr_instance|FF~regout  & ((\I2C_MASTER_instance|I2C_wr_instance|data_buf[6]~4_combout ))) # 
// (!\I2C_MASTER_instance|I2C_wr_instance|FF~regout  & (!\I2C_MASTER_instance|I2C_wr_instance|Selector10~0_combout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|main_state.addr_write~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|FF~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|Selector10~0_combout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|data_buf[6]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|data_buf[6]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[6]~5 .lut_mask = "8a02";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[6]~5 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[6]~5 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[6]~5 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[6]~5 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[6]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N2
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|data_buf[6]~8 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|data_buf[6]~8_combout  = (\i2c_rst~regout  & ((\I2C_MASTER_instance|I2C_wr_instance|Selector58~2_combout ) # ((\I2C_MASTER_instance|I2C_wr_instance|data_buf[6]~7_combout ) # 
// (\I2C_MASTER_instance|I2C_wr_instance|data_buf[6]~5_combout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|Selector58~2_combout ),
	.datab(\i2c_rst~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|data_buf[6]~7_combout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|data_buf[6]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|data_buf[6]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[6]~8 .lut_mask = "ccc8";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[6]~8 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[6]~8 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[6]~8 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[6]~8 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[6]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N4
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|data_buf[1] (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|data_buf [1] = DFFEAS((!\I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~3_combout  & ((\I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~2_combout  & ((\I2C_MASTER_instance|data[1]~5 ))) # 
// (!\I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~2_combout  & (\I2C_MASTER_instance|I2C_wr_instance|data_buf [0])))), GLOBAL(\I2C_MASTER_instance|scl_clk~regout ), VCC, , \I2C_MASTER_instance|I2C_wr_instance|data_buf[6]~8_combout , , , , )

	.clk(\I2C_MASTER_instance|scl_clk~regout ),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|data_buf [0]),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~2_combout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~3_combout ),
	.datad(\I2C_MASTER_instance|data[1]~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_MASTER_instance|I2C_wr_instance|data_buf[6]~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|I2C_wr_instance|data_buf [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[1] .lut_mask = "0e02";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[1] .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[1] .output_mode = "reg_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[1] .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[1] .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N7
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|data_from_rm[2] (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|data_from_rm [2] = DFFEAS((\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit2~regout  & ((\I2C_MASTER_instance|I2C_wr_instance|data_from_rm[0]~0_combout  & (\BusA[3]~1 )) # 
// (!\I2C_MASTER_instance|I2C_wr_instance|data_from_rm[0]~0_combout  & ((\I2C_MASTER_instance|I2C_wr_instance|data_from_rm [2]))))) # (!\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit2~regout  & (((\I2C_MASTER_instance|I2C_wr_instance|data_from_rm 
// [2])))), GLOBAL(\I2C_MASTER_instance|scl_clk~regout ), VCC, , , , , , )

	.clk(\I2C_MASTER_instance|scl_clk~regout ),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit2~regout ),
	.datab(\BusA[3]~1 ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|data_from_rm [2]),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|data_from_rm[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|I2C_wr_instance|data_from_rm [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|data_from_rm[2] .lut_mask = "d8f0";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_from_rm[2] .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_from_rm[2] .output_mode = "reg_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_from_rm[2] .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_from_rm[2] .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_from_rm[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N5
maxii_lcell \I2C_MASTER_instance|data_reg[2] (
// Equation(s):
// \I2C_MASTER_instance|data[2]~4  = (\WR_EN~regout  & (B1_data_reg[2] & ((\I2C_MASTER_instance|I2C_wr_instance|data_from_rm [2]) # (!\I2C_MASTER_instance|I2C_wr_instance|link_data~regout )))) # (!\WR_EN~regout  & 
// ((\I2C_MASTER_instance|I2C_wr_instance|data_from_rm [2]) # ((!\I2C_MASTER_instance|I2C_wr_instance|link_data~regout ))))

	.clk(\clk~combout ),
	.dataa(\WR_EN~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|data_from_rm [2]),
	.datac(\I2C_MASTER_instance|send_count [2]),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|link_data~regout ),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\I2C_MASTER_instance|data_reg[4]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|data[2]~4 ),
	.regout(\I2C_MASTER_instance|data_reg [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|data_reg[2] .lut_mask = "c4f5";
defparam \I2C_MASTER_instance|data_reg[2] .operation_mode = "normal";
defparam \I2C_MASTER_instance|data_reg[2] .output_mode = "comb_only";
defparam \I2C_MASTER_instance|data_reg[2] .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|data_reg[2] .sum_lutc_input = "qfbk";
defparam \I2C_MASTER_instance|data_reg[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N5
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|data_buf[2] (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|data_buf [2] = DFFEAS((\I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~2_combout  & (((\I2C_MASTER_instance|data[2]~4 )))) # (!\I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~2_combout  & 
// (\I2C_MASTER_instance|I2C_wr_instance|data_buf [1])), GLOBAL(\I2C_MASTER_instance|scl_clk~regout ), VCC, , \I2C_MASTER_instance|I2C_wr_instance|data_buf[6]~8_combout , \I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~1_combout , , , 
// \I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~3_combout )

	.clk(\I2C_MASTER_instance|scl_clk~regout ),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|data_buf [1]),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~2_combout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~1_combout ),
	.datad(\I2C_MASTER_instance|data[2]~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~3_combout ),
	.ena(\I2C_MASTER_instance|I2C_wr_instance|data_buf[6]~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|I2C_wr_instance|data_buf [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[2] .lut_mask = "ee22";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[2] .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[2] .output_mode = "reg_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[2] .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[2] .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y7_N6
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|data_from_rm[3] (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|data_from_rm [3] = DFFEAS((\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit3~regout  & ((\I2C_MASTER_instance|I2C_wr_instance|data_from_rm[0]~0_combout  & (\BusA[3]~1 )) # 
// (!\I2C_MASTER_instance|I2C_wr_instance|data_from_rm[0]~0_combout  & ((\I2C_MASTER_instance|I2C_wr_instance|data_from_rm [3]))))) # (!\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit3~regout  & (((\I2C_MASTER_instance|I2C_wr_instance|data_from_rm 
// [3])))), GLOBAL(\I2C_MASTER_instance|scl_clk~regout ), VCC, , , , , , )

	.clk(\I2C_MASTER_instance|scl_clk~regout ),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit3~regout ),
	.datab(\BusA[3]~1 ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|data_from_rm [3]),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|data_from_rm[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|I2C_wr_instance|data_from_rm [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|data_from_rm[3] .lut_mask = "d8f0";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_from_rm[3] .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_from_rm[3] .output_mode = "reg_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_from_rm[3] .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_from_rm[3] .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_from_rm[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N8
maxii_lcell \I2C_MASTER_instance|data_reg[3] (
// Equation(s):
// \I2C_MASTER_instance|data[3]~3  = (\I2C_MASTER_instance|I2C_wr_instance|data_from_rm [3] & (((B1_data_reg[3])) # (!\WR_EN~regout ))) # (!\I2C_MASTER_instance|I2C_wr_instance|data_from_rm [3] & (!\I2C_MASTER_instance|I2C_wr_instance|link_data~regout  & 
// ((B1_data_reg[3]) # (!\WR_EN~regout ))))

	.clk(\clk~combout ),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|data_from_rm [3]),
	.datab(\WR_EN~regout ),
	.datac(\I2C_MASTER_instance|send_count [3]),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|link_data~regout ),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\I2C_MASTER_instance|data_reg[4]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|data[3]~3 ),
	.regout(\I2C_MASTER_instance|data_reg [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|data_reg[3] .lut_mask = "a2f3";
defparam \I2C_MASTER_instance|data_reg[3] .operation_mode = "normal";
defparam \I2C_MASTER_instance|data_reg[3] .output_mode = "comb_only";
defparam \I2C_MASTER_instance|data_reg[3] .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|data_reg[3] .sum_lutc_input = "qfbk";
defparam \I2C_MASTER_instance|data_reg[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N8
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|data_buf[3] (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|data_buf [3] = DFFEAS((\I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~2_combout  & (((\I2C_MASTER_instance|data[3]~3 )))) # (!\I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~2_combout  & 
// (\I2C_MASTER_instance|I2C_wr_instance|data_buf [2])), GLOBAL(\I2C_MASTER_instance|scl_clk~regout ), VCC, , \I2C_MASTER_instance|I2C_wr_instance|data_buf[6]~8_combout , \I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~1_combout , , , 
// \I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~3_combout )

	.clk(\I2C_MASTER_instance|scl_clk~regout ),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|data_buf [2]),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~2_combout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~1_combout ),
	.datad(\I2C_MASTER_instance|data[3]~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~3_combout ),
	.ena(\I2C_MASTER_instance|I2C_wr_instance|data_buf[6]~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|I2C_wr_instance|data_buf [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[3] .lut_mask = "ee22";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[3] .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[3] .output_mode = "reg_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[3] .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[3] .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y7_N3
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|data_from_rm[4] (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|data_from_rm [4] = DFFEAS((\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit4~regout  & ((\I2C_MASTER_instance|I2C_wr_instance|data_from_rm[0]~0_combout  & ((\BusA[3]~1 ))) # 
// (!\I2C_MASTER_instance|I2C_wr_instance|data_from_rm[0]~0_combout  & (\I2C_MASTER_instance|I2C_wr_instance|data_from_rm [4])))) # (!\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit4~regout  & (\I2C_MASTER_instance|I2C_wr_instance|data_from_rm 
// [4])), GLOBAL(\I2C_MASTER_instance|scl_clk~regout ), VCC, , , , , , )

	.clk(\I2C_MASTER_instance|scl_clk~regout ),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|data_from_rm [4]),
	.datab(\BusA[3]~1 ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit4~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|data_from_rm[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|I2C_wr_instance|data_from_rm [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|data_from_rm[4] .lut_mask = "caaa";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_from_rm[4] .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_from_rm[4] .output_mode = "reg_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_from_rm[4] .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_from_rm[4] .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_from_rm[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N6
maxii_lcell \I2C_MASTER_instance|data_reg[4] (
// Equation(s):
// \I2C_MASTER_instance|data[4]~2  = (\I2C_MASTER_instance|I2C_wr_instance|link_data~regout  & (\I2C_MASTER_instance|I2C_wr_instance|data_from_rm [4] & ((B1_data_reg[4]) # (!\WR_EN~regout )))) # (!\I2C_MASTER_instance|I2C_wr_instance|link_data~regout  & 
// (((B1_data_reg[4]) # (!\WR_EN~regout ))))

	.clk(\clk~combout ),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|link_data~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|data_from_rm [4]),
	.datac(\I2C_MASTER_instance|send_count [4]),
	.datad(\WR_EN~regout ),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\I2C_MASTER_instance|data_reg[4]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|data[4]~2 ),
	.regout(\I2C_MASTER_instance|data_reg [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|data_reg[4] .lut_mask = "d0dd";
defparam \I2C_MASTER_instance|data_reg[4] .operation_mode = "normal";
defparam \I2C_MASTER_instance|data_reg[4] .output_mode = "comb_only";
defparam \I2C_MASTER_instance|data_reg[4] .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|data_reg[4] .sum_lutc_input = "qfbk";
defparam \I2C_MASTER_instance|data_reg[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N6
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|data_buf[4] (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|data_buf [4] = DFFEAS((\I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~2_combout  & (((\I2C_MASTER_instance|data[4]~2 )))) # (!\I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~2_combout  & 
// (\I2C_MASTER_instance|I2C_wr_instance|data_buf [3])), GLOBAL(\I2C_MASTER_instance|scl_clk~regout ), VCC, , \I2C_MASTER_instance|I2C_wr_instance|data_buf[6]~8_combout , \I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~1_combout , , , 
// \I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~3_combout )

	.clk(\I2C_MASTER_instance|scl_clk~regout ),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|data_buf [3]),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~2_combout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~1_combout ),
	.datad(\I2C_MASTER_instance|data[4]~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~3_combout ),
	.ena(\I2C_MASTER_instance|I2C_wr_instance|data_buf[6]~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|I2C_wr_instance|data_buf [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[4] .lut_mask = "ee22";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[4] .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[4] .output_mode = "reg_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[4] .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[4] .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N6
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|data_from_rm[5] (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|data_from_rm [5] = DFFEAS((\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit5~regout  & ((\I2C_MASTER_instance|I2C_wr_instance|data_from_rm[0]~0_combout  & ((\BusA[3]~1 ))) # 
// (!\I2C_MASTER_instance|I2C_wr_instance|data_from_rm[0]~0_combout  & (\I2C_MASTER_instance|I2C_wr_instance|data_from_rm [5])))) # (!\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit5~regout  & (\I2C_MASTER_instance|I2C_wr_instance|data_from_rm 
// [5])), GLOBAL(\I2C_MASTER_instance|scl_clk~regout ), VCC, , , , , , )

	.clk(\I2C_MASTER_instance|scl_clk~regout ),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|data_from_rm [5]),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit5~regout ),
	.datac(\BusA[3]~1 ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|data_from_rm[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|I2C_wr_instance|data_from_rm [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|data_from_rm[5] .lut_mask = "e2aa";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_from_rm[5] .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_from_rm[5] .output_mode = "reg_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_from_rm[5] .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_from_rm[5] .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_from_rm[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N3
maxii_lcell \I2C_MASTER_instance|data[5]~7 (
// Equation(s):
// \I2C_MASTER_instance|data[5]~7_combout  = ((!\WR_EN~regout  & ((\I2C_MASTER_instance|I2C_wr_instance|data_from_rm [5]) # (!\I2C_MASTER_instance|I2C_wr_instance|link_data~regout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|data_from_rm [5]),
	.datab(vcc),
	.datac(\WR_EN~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|link_data~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|data[5]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|data[5]~7 .lut_mask = "0a0f";
defparam \I2C_MASTER_instance|data[5]~7 .operation_mode = "normal";
defparam \I2C_MASTER_instance|data[5]~7 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|data[5]~7 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|data[5]~7 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|data[5]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N3
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|data_buf[5] (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|data_buf [5] = DFFEAS((\I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~2_combout  & (((\I2C_MASTER_instance|data[5]~7_combout )))) # (!\I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~2_combout  & 
// (\I2C_MASTER_instance|I2C_wr_instance|data_buf [4])), GLOBAL(\I2C_MASTER_instance|scl_clk~regout ), VCC, , \I2C_MASTER_instance|I2C_wr_instance|data_buf[6]~8_combout , \I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~1_combout , , , 
// \I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~3_combout )

	.clk(\I2C_MASTER_instance|scl_clk~regout ),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|data_buf [4]),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~2_combout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~1_combout ),
	.datad(\I2C_MASTER_instance|data[5]~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~3_combout ),
	.ena(\I2C_MASTER_instance|I2C_wr_instance|data_buf[6]~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|I2C_wr_instance|data_buf [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[5] .lut_mask = "ee22";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[5] .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[5] .output_mode = "reg_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[5] .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[5] .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N5
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|data_from_rm[6] (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|data_from_rm [6] = DFFEAS((\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit6~regout  & ((\I2C_MASTER_instance|I2C_wr_instance|data_from_rm[0]~0_combout  & ((\BusA[3]~1 ))) # 
// (!\I2C_MASTER_instance|I2C_wr_instance|data_from_rm[0]~0_combout  & (\I2C_MASTER_instance|I2C_wr_instance|data_from_rm [6])))) # (!\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit6~regout  & (\I2C_MASTER_instance|I2C_wr_instance|data_from_rm 
// [6])), GLOBAL(\I2C_MASTER_instance|scl_clk~regout ), VCC, , , , , , )

	.clk(\I2C_MASTER_instance|scl_clk~regout ),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit6~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|data_from_rm [6]),
	.datac(\BusA[3]~1 ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|data_from_rm[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|I2C_wr_instance|data_from_rm [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|data_from_rm[6] .lut_mask = "e4cc";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_from_rm[6] .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_from_rm[6] .output_mode = "reg_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_from_rm[6] .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_from_rm[6] .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_from_rm[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N5
maxii_lcell \I2C_MASTER_instance|data[6]~1 (
// Equation(s):
// \I2C_MASTER_instance|data[6]~1_combout  = ((!\WR_EN~regout  & ((\I2C_MASTER_instance|I2C_wr_instance|data_from_rm [6]) # (!\I2C_MASTER_instance|I2C_wr_instance|link_data~regout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|link_data~regout ),
	.datab(vcc),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|data_from_rm [6]),
	.datad(\WR_EN~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|data[6]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|data[6]~1 .lut_mask = "00f5";
defparam \I2C_MASTER_instance|data[6]~1 .operation_mode = "normal";
defparam \I2C_MASTER_instance|data[6]~1 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|data[6]~1 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|data[6]~1 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|data[6]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N1
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|data_buf[6] (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|data_buf [6] = DFFEAS((\I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~2_combout  & (((\I2C_MASTER_instance|data[6]~1_combout )))) # (!\I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~2_combout  & 
// (\I2C_MASTER_instance|I2C_wr_instance|data_buf [5])), GLOBAL(\I2C_MASTER_instance|scl_clk~regout ), VCC, , \I2C_MASTER_instance|I2C_wr_instance|data_buf[6]~8_combout , \I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~1_combout , , , 
// \I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~3_combout )

	.clk(\I2C_MASTER_instance|scl_clk~regout ),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|data_buf [5]),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~2_combout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~1_combout ),
	.datad(\I2C_MASTER_instance|data[6]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\I2C_MASTER_instance|I2C_wr_instance|data_buf[2]~3_combout ),
	.ena(\I2C_MASTER_instance|I2C_wr_instance|data_buf[6]~8_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|I2C_wr_instance|data_buf [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[6] .lut_mask = "ee22";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[6] .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[6] .output_mode = "reg_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[6] .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[6] .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N1
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector51~1 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector51~1_combout  = (\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit7~regout  & (!\I2C_MASTER_instance|I2C_wr_instance|scl~regout  & (!\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bitend~regout  & 
// \I2C_MASTER_instance|I2C_wr_instance|data_buf [6])))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit7~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|scl~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bitend~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|data_buf [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector51~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~1 .lut_mask = "0200";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~1 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~1 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~1 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~1 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N2
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector51~2 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector51~2_combout  = (!\I2C_MASTER_instance|I2C_wr_instance|FF~regout  & ((\I2C_MASTER_instance|I2C_wr_instance|Selector51~0_combout ) # ((\I2C_MASTER_instance|I2C_wr_instance|main_state.addr_write~regout  & 
// \I2C_MASTER_instance|I2C_wr_instance|Selector51~1_combout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|main_state.addr_write~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|FF~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|Selector51~0_combout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|Selector51~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector51~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~2 .lut_mask = "3230";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~2 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~2 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~2 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~2 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N0
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector51~3 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector51~3_combout  = (\I2C_MASTER_instance|I2C_wr_instance|WF~regout  & (!\I2C_MASTER_instance|I2C_wr_instance|cnt_write [7] & (!\I2C_MASTER_instance|I2C_wr_instance|LessThan1~0_combout  & 
// !\I2C_MASTER_instance|I2C_wr_instance|LessThan1~1_combout )))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|WF~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|cnt_write [7]),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|LessThan1~0_combout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|LessThan1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector51~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~3 .lut_mask = "0002";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~3 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~3 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~3 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~3 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N6
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector51~4 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector51~4_combout  = (\I2C_MASTER_instance|I2C_wr_instance|data_buf [7] & (\I2C_MASTER_instance|I2C_wr_instance|Selector50~2_combout  & ((!\I2C_MASTER_instance|I2C_wr_instance|Selector51~3_combout ) # 
// (!\I2C_MASTER_instance|I2C_wr_instance|Selector58~0_combout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|data_buf [7]),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|Selector58~0_combout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|Selector50~2_combout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|Selector51~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector51~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~4 .lut_mask = "20a0";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~4 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~4 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~4 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~4 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N9
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector51~5 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector51~5_combout  = (\I2C_MASTER_instance|I2C_wr_instance|cnt_read [0] & (!\I2C_MASTER_instance|I2C_wr_instance|cnt_read [1] & (\I2C_MASTER_instance|I2C_wr_instance|cnt_read [5] & 
// !\I2C_MASTER_instance|I2C_wr_instance|cnt_read [2])))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|cnt_read [0]),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|cnt_read [1]),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|cnt_read [5]),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|cnt_read [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector51~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~5 .lut_mask = "0020";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~5 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~5 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~5 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~5 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N4
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector51~6 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector51~6_combout  = (\I2C_MASTER_instance|I2C_wr_instance|Selector50~11_combout  & ((\I2C_MASTER_instance|I2C_wr_instance|Selector51~1_combout ) # ((\I2C_MASTER_instance|I2C_wr_instance|Selector51~5_combout  & 
// \I2C_MASTER_instance|I2C_wr_instance|cnt_read~0_combout )))) # (!\I2C_MASTER_instance|I2C_wr_instance|Selector50~11_combout  & (((\I2C_MASTER_instance|I2C_wr_instance|Selector51~5_combout  & \I2C_MASTER_instance|I2C_wr_instance|cnt_read~0_combout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|Selector50~11_combout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|Selector51~1_combout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|Selector51~5_combout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|cnt_read~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector51~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~6 .lut_mask = "f888";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~6 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~6 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~6 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~6 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N5
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector51~7 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector51~7_combout  = (\I2C_MASTER_instance|I2C_wr_instance|Selector51~2_combout ) # ((\I2C_MASTER_instance|I2C_wr_instance|Selector51~4_combout ) # ((\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout  
// & \I2C_MASTER_instance|I2C_wr_instance|Selector51~6_combout )))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|Selector51~2_combout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|Selector51~4_combout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|Selector51~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector51~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~7 .lut_mask = "fefc";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~7 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~7 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~7 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~7 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N6
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector51~13 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector51~13_combout  = (((!\I2C_MASTER_instance|I2C_wr_instance|scl~regout )) # (!\I2C_MASTER_instance|I2C_wr_instance|head_state~regout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|head_state~regout ),
	.datac(vcc),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|scl~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector51~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~13 .lut_mask = "33ff";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~13 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~13 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~13 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~13 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N5
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector51~14 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector51~14_combout  = (\I2C_MASTER_instance|I2C_wr_instance|data_buf [7] & (((\I2C_MASTER_instance|I2C_wr_instance|main_state.write_start~regout  & \I2C_MASTER_instance|I2C_wr_instance|Selector51~13_combout )) # 
// (!\I2C_MASTER_instance|I2C_wr_instance|Selector45~0_combout )))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|data_buf [7]),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|main_state.write_start~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|Selector51~13_combout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|Selector45~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector51~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~14 .lut_mask = "80aa";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~14 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~14 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~14 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~14 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N7
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector40~0 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector40~0_combout  = (\I2C_MASTER_instance|I2C_wr_instance|RF~regout  & (((\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|RF~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector40~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector40~0 .lut_mask = "aa00";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector40~0 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector40~0 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector40~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector40~0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector40~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N6
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector51~8 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector51~8_combout  = (\I2C_MASTER_instance|I2C_wr_instance|data_buf [7] & (\I2C_MASTER_instance|I2C_wr_instance|Selector40~0_combout  & ((\I2C_MASTER_instance|I2C_wr_instance|LessThan0~2_combout ) # 
// (!\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_end~regout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|data_buf [7]),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|LessThan0~2_combout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_end~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|Selector40~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector51~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~8 .lut_mask = "8a00";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~8 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~8 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~8 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~8 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N4
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector51~12 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector51~12_combout  = (\I2C_MASTER_instance|I2C_wr_instance|data_buf [7] & (\I2C_MASTER_instance|I2C_wr_instance|main_state.stop~regout  & ((\I2C_MASTER_instance|I2C_wr_instance|stop_state~regout ) # 
// (!\I2C_MASTER_instance|I2C_wr_instance|stop_state~0_combout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|data_buf [7]),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|stop_state~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|main_state.stop~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|stop_state~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector51~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~12 .lut_mask = "80a0";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~12 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~12 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~12 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~12 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N9
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector51~9 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector51~9_combout  = (\I2C_MASTER_instance|I2C_wr_instance|main_state.write_start~regout  & ((\I2C_MASTER_instance|I2C_wr_instance|FF~regout ) # ((!\I2C_MASTER_instance|I2C_wr_instance|head_state~regout  & 
// !\I2C_MASTER_instance|I2C_wr_instance|scl~regout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|FF~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|head_state~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|main_state.write_start~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|scl~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector51~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~9 .lut_mask = "a0b0";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~9 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~9 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~9 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~9 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N0
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector51~10 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector51~10_combout  = (\I2C_MASTER_instance|I2C_wr_instance|FF~regout  & (!\I2C_MASTER_instance|I2C_wr_instance|RF~regout  & ((!\I2C_MASTER_instance|I2C_wr_instance|WF~regout )))) # 
// (!\I2C_MASTER_instance|I2C_wr_instance|FF~regout  & (((\I2C_MASTER_instance|I2C_wr_instance|Selector10~0_combout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|FF~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|RF~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|Selector10~0_combout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|WF~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector51~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~10 .lut_mask = "5072";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~10 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~10 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~10 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~10 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N1
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector51~11 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector51~11_combout  = (\I2C_MASTER_instance|I2C_wr_instance|Selector51~9_combout ) # ((\I2C_MASTER_instance|I2C_wr_instance|data_buf [7] & (\I2C_MASTER_instance|I2C_wr_instance|main_state.addr_write~regout  & 
// \I2C_MASTER_instance|I2C_wr_instance|Selector51~10_combout )))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|data_buf [7]),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|Selector51~9_combout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|main_state.addr_write~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|Selector51~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector51~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~11 .lut_mask = "eccc";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~11 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~11 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~11 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~11 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N2
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector51~15 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector51~15_combout  = (\I2C_MASTER_instance|I2C_wr_instance|Selector51~14_combout ) # ((\I2C_MASTER_instance|I2C_wr_instance|Selector51~8_combout ) # ((\I2C_MASTER_instance|I2C_wr_instance|Selector51~12_combout ) # 
// (\I2C_MASTER_instance|I2C_wr_instance|Selector51~11_combout )))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|Selector51~14_combout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|Selector51~8_combout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|Selector51~12_combout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|Selector51~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector51~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~15 .lut_mask = "fffe";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~15 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~15 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~15 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~15 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector51~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N3
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|data_buf[7] (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|data_buf [7] = DFFEAS((\I2C_MASTER_instance|I2C_wr_instance|Selector51~7_combout ) # ((\I2C_MASTER_instance|I2C_wr_instance|Selector51~15_combout ) # ((\I2C_MASTER_instance|I2C_wr_instance|Selector58~1_combout  & 
// \I2C_MASTER_instance|data[7]~0_combout ))), GLOBAL(\I2C_MASTER_instance|scl_clk~regout ), VCC, , \i2c_rst~regout , , , , )

	.clk(\I2C_MASTER_instance|scl_clk~regout ),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|Selector58~1_combout ),
	.datab(\I2C_MASTER_instance|data[7]~0_combout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|Selector51~7_combout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|Selector51~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_rst~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|I2C_wr_instance|data_buf [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[7] .lut_mask = "fff8";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[7] .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[7] .output_mode = "reg_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[7] .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[7] .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|data_buf[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N2
maxii_lcell linkICM(
// Equation(s):
// \linkICM~regout  = DFFEAS((\Equal4~1_combout ) # ((\linkICM~regout  & ((\Equal5~3_combout ) # (!\WideNor1~0 )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\linkICM~regout ),
	.datab(\Equal5~3_combout ),
	.datac(\Equal4~1_combout ),
	.datad(\WideNor1~0 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkICM~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkICM.lut_mask = "f8fa";
defparam linkICM.operation_mode = "normal";
defparam linkICM.output_mode = "reg_only";
defparam linkICM.register_cascade_mode = "off";
defparam linkICM.sum_lutc_input = "datac";
defparam linkICM.synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N0
maxii_lcell i2c_rst_slv(
// Equation(s):
// \i2c_rst_slv~regout  = DFFEAS((\Equal4~1_combout ) # ((\i2c_rst_slv~regout  & ((\Equal5~3_combout ) # (!\WideNor1~0 )))), GLOBAL(\clk~combout ), VCC, , \rst_n~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal5~3_combout ),
	.datab(\i2c_rst_slv~regout ),
	.datac(\Equal4~1_combout ),
	.datad(\WideNor1~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_rst_slv~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam i2c_rst_slv.lut_mask = "f8fc";
defparam i2c_rst_slv.operation_mode = "normal";
defparam i2c_rst_slv.output_mode = "reg_only";
defparam i2c_rst_slv.register_cascade_mode = "off";
defparam i2c_rst_slv.sum_lutc_input = "datac";
defparam i2c_rst_slv.synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N8
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|reset_n1 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|reset_n1~regout  = DFFEAS((((\i2c_rst_slv~regout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\i2c_rst_slv~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|reset_n1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|reset_n1 .lut_mask = "ff00";
defparam \i2c_slave_instance|i2c_slave_op_inst|reset_n1 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|reset_n1 .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|reset_n1 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|reset_n1 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|reset_n1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N0
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|reset_n2 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout  = DFFEAS((((\i2c_slave_instance|i2c_slave_op_inst|reset_n1~regout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|reset_n1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|reset_n2 .lut_mask = "ff00";
defparam \i2c_slave_instance|i2c_slave_op_inst|reset_n2 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|reset_n2 .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|reset_n2 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|reset_n2 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|reset_n2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N9
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|scl_regi (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|scl_regi~regout  = DFFEAS((\BusA[2]~0 ) # (((!\linkICM~regout ))), GLOBAL(\clk~combout ), \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\BusA[2]~0 ),
	.datab(vcc),
	.datac(vcc),
	.datad(\linkICM~regout ),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|scl_regi~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|scl_regi .lut_mask = "aaff";
defparam \i2c_slave_instance|i2c_slave_op_inst|scl_regi .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|scl_regi .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|scl_regi .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|scl_regi .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|scl_regi .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N5
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|scl_regi0 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|Equal6~0  = (!\BusA[2]~0  & (!\i2c_slave_instance|i2c_slave_op_inst|scl_regi~regout  & (H1_scl_regi0 & \linkICM~regout )))
// \i2c_slave_instance|i2c_slave_op_inst|scl_regi0~regout  = DFFEAS(\i2c_slave_instance|i2c_slave_op_inst|Equal6~0 , GLOBAL(\clk~combout ), \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , , \i2c_slave_instance|i2c_slave_op_inst|scl_regi~regout , , 
// , VCC)

	.clk(\clk~combout ),
	.dataa(\BusA[2]~0 ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|scl_regi~regout ),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|scl_regi~regout ),
	.datad(\linkICM~regout ),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_instance|i2c_slave_op_inst|Equal6~0 ),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|scl_regi0~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|scl_regi0 .lut_mask = "1000";
defparam \i2c_slave_instance|i2c_slave_op_inst|scl_regi0 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|scl_regi0 .output_mode = "reg_and_comb";
defparam \i2c_slave_instance|i2c_slave_op_inst|scl_regi0 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|scl_regi0 .sum_lutc_input = "qfbk";
defparam \i2c_slave_instance|i2c_slave_op_inst|scl_regi0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N7
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|Equal3~0 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout  = (\i2c_slave_instance|i2c_slave_op_inst|scl_regi~regout  & (!\i2c_slave_instance|i2c_slave_op_inst|scl_regi0~regout  & ((\BusA[2]~0 ) # (!\linkICM~regout ))))

	.clk(gnd),
	.dataa(\BusA[2]~0 ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|scl_regi~regout ),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|scl_regi0~regout ),
	.datad(\linkICM~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|Equal3~0 .lut_mask = "080c";
defparam \i2c_slave_instance|i2c_slave_op_inst|Equal3~0 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|Equal3~0 .output_mode = "comb_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|Equal3~0 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|Equal3~0 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|Equal3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N7
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in6 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in6~regout  = DFFEAS((!\i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_end~regout  & (\i2c_slave_instance|i2c_slave_op_inst|main_state.addr_read~regout  & 
// ((\i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in6~regout ) # (\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout )))), GLOBAL(\clk~combout ), \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_end~regout ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|main_state.addr_read~regout ),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in6~regout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout ),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in6~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in6 .lut_mask = "4440";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in6 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in6 .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in6 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in6 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N3
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in5 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in5~regout  = DFFEAS((\i2c_slave_instance|i2c_slave_op_inst|main_state.addr_read~regout  & ((\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout  & 
// ((!\i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in6~regout ))) # (!\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout  & (\i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in5~regout )))), GLOBAL(\clk~combout ), 
// \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in5~regout ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|main_state.addr_read~regout ),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in6~regout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout ),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in5~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in5 .lut_mask = "0c88";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in5 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in5 .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in5 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in5 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N6
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in4 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in4~regout  = DFFEAS((\i2c_slave_instance|i2c_slave_op_inst|main_state.addr_read~regout  & ((\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout  & 
// (\i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in5~regout )) # (!\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout  & ((\i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in4~regout ))))), GLOBAL(\clk~combout ), 
// \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in5~regout ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout ),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in4~regout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|main_state.addr_read~regout ),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in4~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in4 .lut_mask = "b800";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in4 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in4 .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in4 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in4 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N0
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in3 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in3~regout  = DFFEAS((\i2c_slave_instance|i2c_slave_op_inst|main_state.addr_read~regout  & ((\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout  & 
// (\i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in4~regout )) # (!\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout  & ((\i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in3~regout ))))), GLOBAL(\clk~combout ), 
// \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in4~regout ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|main_state.addr_read~regout ),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in3~regout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout ),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in3~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in3 .lut_mask = "88c0";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in3 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in3 .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in3 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in3 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N9
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in2 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in2~regout  = DFFEAS((\i2c_slave_instance|i2c_slave_op_inst|main_state.addr_read~regout  & ((\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout  & 
// (\i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in3~regout )) # (!\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout  & ((\i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in2~regout ))))), GLOBAL(\clk~combout ), 
// \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in3~regout ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|main_state.addr_read~regout ),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in2~regout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout ),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in2 .lut_mask = "88c0";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in2 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in2 .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in2 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in2 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N8
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in1 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in1~regout  = DFFEAS((\i2c_slave_instance|i2c_slave_op_inst|main_state.addr_read~regout  & ((\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout  & 
// ((\i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in2~regout ))) # (!\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout  & (\i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in1~regout )))), GLOBAL(\clk~combout ), 
// \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in1~regout ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|main_state.addr_read~regout ),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in2~regout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout ),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in1 .lut_mask = "c088";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in1 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in1 .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in1 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in1 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N1
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in0 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in0~regout  = DFFEAS((\i2c_slave_instance|i2c_slave_op_inst|main_state.addr_read~regout  & ((\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout  & 
// (\i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in1~regout )) # (!\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout  & ((\i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in0~regout ))))), GLOBAL(\clk~combout ), 
// \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in1~regout ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|main_state.addr_read~regout ),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in0~regout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout ),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in0~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in0 .lut_mask = "88c0";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in0 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in0 .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in0 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in0 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N4
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_end (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_end~regout  = DFFEAS((\i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in0~regout  & (((\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout  & 
// \i2c_slave_instance|i2c_slave_op_inst|main_state.addr_read~regout )))), GLOBAL(\clk~combout ), \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in0~regout ),
	.datab(vcc),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|main_state.addr_read~regout ),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_end~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_end .lut_mask = "a000";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_end .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_end .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_end .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_end .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_end .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y1_N4
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|main_state.addr_ack (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|main_state.addr_ack~regout  = DFFEAS(((\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout  & (\i2c_slave_instance|i2c_slave_op_inst|main_state.write_read_flag~regout )) # 
// (!\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout  & ((\i2c_slave_instance|i2c_slave_op_inst|main_state.addr_ack~regout )))), GLOBAL(\clk~combout ), \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|main_state.write_read_flag~regout ),
	.datab(vcc),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|main_state.addr_ack~regout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout ),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|main_state.addr_ack~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|main_state.addr_ack .lut_mask = "aaf0";
defparam \i2c_slave_instance|i2c_slave_op_inst|main_state.addr_ack .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|main_state.addr_ack .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|main_state.addr_ack .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|main_state.addr_ack .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|main_state.addr_ack .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N8
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|receive_count[0] (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|receive_count [0] = DFFEAS(((\i2c_slave_instance|i2c_slave_op_inst|Selector4~1_combout  $ (\i2c_slave_instance|i2c_slave_op_inst|receive_count [0]))), GLOBAL(\clk~combout ), 
// \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|Selector4~1_combout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|receive_count [0]),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|receive_count [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_count[0] .lut_mask = "0ff0";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_count[0] .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_count[0] .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_count[0] .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_count[0] .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_count[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N1
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|receive_count[1] (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|receive_count [1] = DFFEAS(\i2c_slave_instance|i2c_slave_op_inst|receive_count [0] $ ((\i2c_slave_instance|i2c_slave_op_inst|receive_count [1])), GLOBAL(\clk~combout ), 
// \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , \i2c_slave_instance|i2c_slave_op_inst|Selector4~1_combout , , , , )
// \i2c_slave_instance|i2c_slave_op_inst|receive_count[1]~7  = CARRY((\i2c_slave_instance|i2c_slave_op_inst|receive_count [0] & (\i2c_slave_instance|i2c_slave_op_inst|receive_count [1])))
// \i2c_slave_instance|i2c_slave_op_inst|receive_count[1]~7COUT1_22  = CARRY((\i2c_slave_instance|i2c_slave_op_inst|receive_count [0] & (\i2c_slave_instance|i2c_slave_op_inst|receive_count [1])))

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|receive_count [0]),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|receive_count [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_slave_instance|i2c_slave_op_inst|Selector4~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|receive_count [1]),
	.cout(),
	.cout0(\i2c_slave_instance|i2c_slave_op_inst|receive_count[1]~7 ),
	.cout1(\i2c_slave_instance|i2c_slave_op_inst|receive_count[1]~7COUT1_22 ));
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_count[1] .lut_mask = "6688";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_count[1] .operation_mode = "arithmetic";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_count[1] .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_count[1] .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_count[1] .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_count[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N2
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|receive_count[2] (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|receive_count [2] = DFFEAS((\i2c_slave_instance|i2c_slave_op_inst|receive_count [2] $ ((\i2c_slave_instance|i2c_slave_op_inst|receive_count[1]~7 ))), GLOBAL(\clk~combout ), 
// \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , \i2c_slave_instance|i2c_slave_op_inst|Selector4~1_combout , , , , )
// \i2c_slave_instance|i2c_slave_op_inst|receive_count[2]~9  = CARRY(((!\i2c_slave_instance|i2c_slave_op_inst|receive_count[1]~7 ) # (!\i2c_slave_instance|i2c_slave_op_inst|receive_count [2])))
// \i2c_slave_instance|i2c_slave_op_inst|receive_count[2]~9COUT1_24  = CARRY(((!\i2c_slave_instance|i2c_slave_op_inst|receive_count[1]~7COUT1_22 ) # (!\i2c_slave_instance|i2c_slave_op_inst|receive_count [2])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|receive_count [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_slave_instance|i2c_slave_op_inst|Selector4~1_combout ),
	.cin(gnd),
	.cin0(\i2c_slave_instance|i2c_slave_op_inst|receive_count[1]~7 ),
	.cin1(\i2c_slave_instance|i2c_slave_op_inst|receive_count[1]~7COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|receive_count [2]),
	.cout(),
	.cout0(\i2c_slave_instance|i2c_slave_op_inst|receive_count[2]~9 ),
	.cout1(\i2c_slave_instance|i2c_slave_op_inst|receive_count[2]~9COUT1_24 ));
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_count[2] .cin0_used = "true";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_count[2] .cin1_used = "true";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_count[2] .lut_mask = "3c3f";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_count[2] .operation_mode = "arithmetic";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_count[2] .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_count[2] .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_count[2] .sum_lutc_input = "cin";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_count[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N3
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|receive_count[3] (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|receive_count [3] = DFFEAS(\i2c_slave_instance|i2c_slave_op_inst|receive_count [3] $ ((((!\i2c_slave_instance|i2c_slave_op_inst|receive_count[2]~9 )))), GLOBAL(\clk~combout ), 
// \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , \i2c_slave_instance|i2c_slave_op_inst|Selector4~1_combout , , , , )
// \i2c_slave_instance|i2c_slave_op_inst|receive_count[3]~11  = CARRY((\i2c_slave_instance|i2c_slave_op_inst|receive_count [3] & ((!\i2c_slave_instance|i2c_slave_op_inst|receive_count[2]~9 ))))
// \i2c_slave_instance|i2c_slave_op_inst|receive_count[3]~11COUT1_26  = CARRY((\i2c_slave_instance|i2c_slave_op_inst|receive_count [3] & ((!\i2c_slave_instance|i2c_slave_op_inst|receive_count[2]~9COUT1_24 ))))

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|receive_count [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_slave_instance|i2c_slave_op_inst|Selector4~1_combout ),
	.cin(gnd),
	.cin0(\i2c_slave_instance|i2c_slave_op_inst|receive_count[2]~9 ),
	.cin1(\i2c_slave_instance|i2c_slave_op_inst|receive_count[2]~9COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|receive_count [3]),
	.cout(),
	.cout0(\i2c_slave_instance|i2c_slave_op_inst|receive_count[3]~11 ),
	.cout1(\i2c_slave_instance|i2c_slave_op_inst|receive_count[3]~11COUT1_26 ));
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_count[3] .cin0_used = "true";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_count[3] .cin1_used = "true";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_count[3] .lut_mask = "a50a";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_count[3] .operation_mode = "arithmetic";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_count[3] .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_count[3] .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_count[3] .sum_lutc_input = "cin";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_count[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N4
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|receive_count[4] (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|receive_count [4] = DFFEAS(\i2c_slave_instance|i2c_slave_op_inst|receive_count [4] $ ((((\i2c_slave_instance|i2c_slave_op_inst|receive_count[3]~11 )))), GLOBAL(\clk~combout ), 
// \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , \i2c_slave_instance|i2c_slave_op_inst|Selector4~1_combout , , , , )
// \i2c_slave_instance|i2c_slave_op_inst|receive_count[4]~13  = CARRY(((!\i2c_slave_instance|i2c_slave_op_inst|receive_count[3]~11COUT1_26 )) # (!\i2c_slave_instance|i2c_slave_op_inst|receive_count [4]))

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|receive_count [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_slave_instance|i2c_slave_op_inst|Selector4~1_combout ),
	.cin(gnd),
	.cin0(\i2c_slave_instance|i2c_slave_op_inst|receive_count[3]~11 ),
	.cin1(\i2c_slave_instance|i2c_slave_op_inst|receive_count[3]~11COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|receive_count [4]),
	.cout(\i2c_slave_instance|i2c_slave_op_inst|receive_count[4]~13 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_count[4] .cin0_used = "true";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_count[4] .cin1_used = "true";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_count[4] .lut_mask = "5a5f";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_count[4] .operation_mode = "arithmetic";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_count[4] .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_count[4] .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_count[4] .sum_lutc_input = "cin";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_count[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N5
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|receive_count[5] (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|receive_count [5] = DFFEAS(\i2c_slave_instance|i2c_slave_op_inst|receive_count [5] $ ((((!\i2c_slave_instance|i2c_slave_op_inst|receive_count[4]~13 )))), GLOBAL(\clk~combout ), 
// \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , \i2c_slave_instance|i2c_slave_op_inst|Selector4~1_combout , , , , )
// \i2c_slave_instance|i2c_slave_op_inst|receive_count[5]~1  = CARRY((\i2c_slave_instance|i2c_slave_op_inst|receive_count [5] & ((!\i2c_slave_instance|i2c_slave_op_inst|receive_count[4]~13 ))))
// \i2c_slave_instance|i2c_slave_op_inst|receive_count[5]~1COUT1_28  = CARRY((\i2c_slave_instance|i2c_slave_op_inst|receive_count [5] & ((!\i2c_slave_instance|i2c_slave_op_inst|receive_count[4]~13 ))))

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|receive_count [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_slave_instance|i2c_slave_op_inst|Selector4~1_combout ),
	.cin(\i2c_slave_instance|i2c_slave_op_inst|receive_count[4]~13 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|receive_count [5]),
	.cout(),
	.cout0(\i2c_slave_instance|i2c_slave_op_inst|receive_count[5]~1 ),
	.cout1(\i2c_slave_instance|i2c_slave_op_inst|receive_count[5]~1COUT1_28 ));
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_count[5] .cin_used = "true";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_count[5] .lut_mask = "a50a";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_count[5] .operation_mode = "arithmetic";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_count[5] .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_count[5] .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_count[5] .sum_lutc_input = "cin";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_count[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N6
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|receive_count[6] (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|receive_count [6] = DFFEAS(\i2c_slave_instance|i2c_slave_op_inst|receive_count [6] $ (((((!\i2c_slave_instance|i2c_slave_op_inst|receive_count[4]~13  & \i2c_slave_instance|i2c_slave_op_inst|receive_count[5]~1 ) # 
// (\i2c_slave_instance|i2c_slave_op_inst|receive_count[4]~13  & \i2c_slave_instance|i2c_slave_op_inst|receive_count[5]~1COUT1_28 ))))), GLOBAL(\clk~combout ), \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , 
// \i2c_slave_instance|i2c_slave_op_inst|Selector4~1_combout , , , , )
// \i2c_slave_instance|i2c_slave_op_inst|receive_count[6]~3  = CARRY(((!\i2c_slave_instance|i2c_slave_op_inst|receive_count[5]~1 )) # (!\i2c_slave_instance|i2c_slave_op_inst|receive_count [6]))
// \i2c_slave_instance|i2c_slave_op_inst|receive_count[6]~3COUT1_30  = CARRY(((!\i2c_slave_instance|i2c_slave_op_inst|receive_count[5]~1COUT1_28 )) # (!\i2c_slave_instance|i2c_slave_op_inst|receive_count [6]))

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|receive_count [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_slave_instance|i2c_slave_op_inst|Selector4~1_combout ),
	.cin(\i2c_slave_instance|i2c_slave_op_inst|receive_count[4]~13 ),
	.cin0(\i2c_slave_instance|i2c_slave_op_inst|receive_count[5]~1 ),
	.cin1(\i2c_slave_instance|i2c_slave_op_inst|receive_count[5]~1COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|receive_count [6]),
	.cout(),
	.cout0(\i2c_slave_instance|i2c_slave_op_inst|receive_count[6]~3 ),
	.cout1(\i2c_slave_instance|i2c_slave_op_inst|receive_count[6]~3COUT1_30 ));
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_count[6] .cin0_used = "true";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_count[6] .cin1_used = "true";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_count[6] .cin_used = "true";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_count[6] .lut_mask = "5a5f";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_count[6] .operation_mode = "arithmetic";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_count[6] .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_count[6] .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_count[6] .sum_lutc_input = "cin";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_count[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N7
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|receive_count[7] (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|receive_count [7] = DFFEAS((\i2c_slave_instance|i2c_slave_op_inst|receive_count [7] $ ((!(!\i2c_slave_instance|i2c_slave_op_inst|receive_count[4]~13  & \i2c_slave_instance|i2c_slave_op_inst|receive_count[6]~3 ) # 
// (\i2c_slave_instance|i2c_slave_op_inst|receive_count[4]~13  & \i2c_slave_instance|i2c_slave_op_inst|receive_count[6]~3COUT1_30 )))), GLOBAL(\clk~combout ), \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , 
// \i2c_slave_instance|i2c_slave_op_inst|Selector4~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|receive_count [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_slave_instance|i2c_slave_op_inst|Selector4~1_combout ),
	.cin(\i2c_slave_instance|i2c_slave_op_inst|receive_count[4]~13 ),
	.cin0(\i2c_slave_instance|i2c_slave_op_inst|receive_count[6]~3 ),
	.cin1(\i2c_slave_instance|i2c_slave_op_inst|receive_count[6]~3COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|receive_count [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_count[7] .cin0_used = "true";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_count[7] .cin1_used = "true";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_count[7] .cin_used = "true";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_count[7] .lut_mask = "c3c3";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_count[7] .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_count[7] .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_count[7] .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_count[7] .sum_lutc_input = "cin";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_count[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N9
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|always4~5 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|always4~5_combout  = (!\i2c_slave_instance|i2c_slave_op_inst|receive_count [6] & (!\i2c_slave_instance|i2c_slave_op_inst|receive_count [7] & (!\i2c_slave_instance|i2c_slave_op_inst|receive_count [5] & 
// !\i2c_slave_instance|i2c_slave_op_inst|write_read~regout )))

	.clk(gnd),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|receive_count [6]),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|receive_count [7]),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|receive_count [5]),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|write_read~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_instance|i2c_slave_op_inst|always4~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|always4~5 .lut_mask = "0001";
defparam \i2c_slave_instance|i2c_slave_op_inst|always4~5 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|always4~5 .output_mode = "comb_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|always4~5 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|always4~5 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|always4~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N0
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|LessThan0~0 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|LessThan0~0_combout  = (((!\i2c_slave_instance|i2c_slave_op_inst|receive_count [2]) # (!\i2c_slave_instance|i2c_slave_op_inst|receive_count [0])) # (!\i2c_slave_instance|i2c_slave_op_inst|receive_count [3])) # 
// (!\i2c_slave_instance|i2c_slave_op_inst|receive_count [1])

	.clk(gnd),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|receive_count [1]),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|receive_count [3]),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|receive_count [0]),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|receive_count [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_instance|i2c_slave_op_inst|LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|LessThan0~0 .lut_mask = "7fff";
defparam \i2c_slave_instance|i2c_slave_op_inst|LessThan0~0 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|LessThan0~0 .output_mode = "comb_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|LessThan0~0 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|LessThan0~0 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y1_N5
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|sda_regi0 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|sda_regi0~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , , \i2c_slave_instance|i2c_slave_op_inst|sda_regi~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|sda_regi~regout ),
	.datad(vcc),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|sda_regi0~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|sda_regi0 .lut_mask = "0000";
defparam \i2c_slave_instance|i2c_slave_op_inst|sda_regi0 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|sda_regi0 .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|sda_regi0 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|sda_regi0 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|sda_regi0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N3
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|always2~0 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|always2~0_combout  = (\i2c_slave_instance|i2c_slave_op_inst|scl_regi~regout  & (\i2c_slave_instance|i2c_slave_op_inst|scl_regi0~regout  & ((\BusA[2]~0 ) # (!\linkICM~regout ))))

	.clk(gnd),
	.dataa(\BusA[2]~0 ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|scl_regi~regout ),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|scl_regi0~regout ),
	.datad(\linkICM~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_instance|i2c_slave_op_inst|always2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|always2~0 .lut_mask = "80c0";
defparam \i2c_slave_instance|i2c_slave_op_inst|always2~0 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|always2~0 .output_mode = "comb_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|always2~0 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|always2~0 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|always2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N6
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|sda_regi (
// Equation(s):
// \i2c_slave_instance|sda_in~0  = (((\BusA[3]~1 ) # (\i2c_slave_instance|i2c_slave_op_inst|sda_en~regout )))
// \i2c_slave_instance|i2c_slave_op_inst|sda_regi~regout  = DFFEAS(\i2c_slave_instance|sda_in~0 , GLOBAL(\clk~combout ), \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\BusA[3]~1 ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|sda_en~regout ),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_instance|sda_in~0 ),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|sda_regi~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|sda_regi .lut_mask = "fff0";
defparam \i2c_slave_instance|i2c_slave_op_inst|sda_regi .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|sda_regi .output_mode = "reg_and_comb";
defparam \i2c_slave_instance|i2c_slave_op_inst|sda_regi .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|sda_regi .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|sda_regi .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y1_N1
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|stop_bus_reg (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|stop_bus_reg~regout  = DFFEAS((\i2c_slave_instance|i2c_slave_op_inst|sda_regi~regout  & (!\i2c_slave_instance|i2c_slave_op_inst|sda_regi0~regout  & (\i2c_slave_instance|i2c_slave_op_inst|always2~0_combout  & 
// \i2c_slave_instance|sda_in~0 ))), GLOBAL(\clk~combout ), \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|sda_regi~regout ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|sda_regi0~regout ),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|always2~0_combout ),
	.datad(\i2c_slave_instance|sda_in~0 ),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|stop_bus_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|stop_bus_reg .lut_mask = "2000";
defparam \i2c_slave_instance|i2c_slave_op_inst|stop_bus_reg .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|stop_bus_reg .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|stop_bus_reg .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|stop_bus_reg .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|stop_bus_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N0
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|always5~0 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|always5~0_combout  = (((\i2c_slave_instance|i2c_slave_op_inst|main_state.data_read~regout  & \i2c_slave_instance|i2c_slave_op_inst|Equal6~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|main_state.data_read~regout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|Equal6~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_instance|i2c_slave_op_inst|always5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|always5~0 .lut_mask = "f000";
defparam \i2c_slave_instance|i2c_slave_op_inst|always5~0 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|always5~0 .output_mode = "comb_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|always5~0 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|always5~0 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|always5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N2
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|main_state.data_out_ack (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|main_state.data_out_ack~regout  = DFFEAS((\i2c_slave_instance|i2c_slave_op_inst|main_state.data_out_ack~regout  & (((\i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out_end~regout  & 
// \i2c_slave_instance|i2c_slave_op_inst|always5~0_combout )) # (!\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout ))) # (!\i2c_slave_instance|i2c_slave_op_inst|main_state.data_out_ack~regout  & 
// (((\i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out_end~regout  & \i2c_slave_instance|i2c_slave_op_inst|always5~0_combout )))), GLOBAL(\clk~combout ), \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|main_state.data_out_ack~regout ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout ),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out_end~regout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|always5~0_combout ),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|main_state.data_out_ack~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|main_state.data_out_ack .lut_mask = "f222";
defparam \i2c_slave_instance|i2c_slave_op_inst|main_state.data_out_ack .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|main_state.data_out_ack .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|main_state.data_out_ack .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|main_state.data_out_ack .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|main_state.data_out_ack .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N3
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in7 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in7~regout  = DFFEAS((!\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_end~regout  & (\i2c_slave_instance|i2c_slave_op_inst|main_state.data_write~regout  & 
// ((\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in7~regout ) # (\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout )))), GLOBAL(\clk~combout ), \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in7~regout ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_end~regout ),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|main_state.data_write~regout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout ),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in7~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in7 .lut_mask = "3020";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in7 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in7 .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in7 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in7 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N6
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in6 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in6~regout  = DFFEAS((\i2c_slave_instance|i2c_slave_op_inst|main_state.data_write~regout  & ((\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout  & 
// ((!\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in7~regout ))) # (!\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout  & (\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in6~regout )))), GLOBAL(\clk~combout ), 
// \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|main_state.data_write~regout ),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in6~regout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in7~regout ),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in6~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in6 .lut_mask = "40c8";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in6 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in6 .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in6 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in6 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N4
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in5 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in5~regout  = DFFEAS((\i2c_slave_instance|i2c_slave_op_inst|main_state.data_write~regout  & ((\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout  & 
// ((\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in6~regout ))) # (!\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout  & (\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in5~regout )))), GLOBAL(\clk~combout ), 
// \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in5~regout ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|main_state.data_write~regout ),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in6~regout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout ),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in5~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in5 .lut_mask = "c088";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in5 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in5 .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in5 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in5 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N1
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in4 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in4~regout  = DFFEAS((\i2c_slave_instance|i2c_slave_op_inst|main_state.data_write~regout  & ((\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout  & 
// ((\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in5~regout ))) # (!\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout  & (\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in4~regout )))), GLOBAL(\clk~combout ), 
// \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in4~regout ),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in5~regout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|main_state.data_write~regout ),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in4~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in4 .lut_mask = "e400";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in4 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in4 .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in4 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in4 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N9
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in3 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in3~regout  = DFFEAS((\i2c_slave_instance|i2c_slave_op_inst|main_state.data_write~regout  & ((\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout  & 
// ((\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in4~regout ))) # (!\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout  & (\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in3~regout )))), GLOBAL(\clk~combout ), 
// \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|main_state.data_write~regout ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in3~regout ),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in4~regout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout ),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in3~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in3 .lut_mask = "a088";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in3 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in3 .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in3 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in3 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N5
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in2 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in2~regout  = DFFEAS((\i2c_slave_instance|i2c_slave_op_inst|main_state.data_write~regout  & ((\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout  & 
// (\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in3~regout )) # (!\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout  & ((\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in2~regout ))))), GLOBAL(\clk~combout ), 
// \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|main_state.data_write~regout ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in3~regout ),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in2~regout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout ),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in2 .lut_mask = "88a0";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in2 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in2 .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in2 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in2 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N4
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in1 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in1~regout  = DFFEAS((\i2c_slave_instance|i2c_slave_op_inst|main_state.data_write~regout  & ((\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout  & 
// ((\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in2~regout ))) # (!\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout  & (\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in1~regout )))), GLOBAL(\clk~combout ), 
// \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in1~regout ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout ),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in2~regout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|main_state.data_write~regout ),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in1 .lut_mask = "e200";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in1 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in1 .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in1 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in1 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N6
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in0 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in0~regout  = DFFEAS((\i2c_slave_instance|i2c_slave_op_inst|main_state.data_write~regout  & ((\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout  & 
// (\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in1~regout )) # (!\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout  & ((\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in0~regout ))))), GLOBAL(\clk~combout ), 
// \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in1~regout ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout ),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in0~regout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|main_state.data_write~regout ),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in0~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in0 .lut_mask = "b800";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in0 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in0 .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in0 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in0 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N1
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_end (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_end~regout  = DFFEAS(((\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in0~regout  & (\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout  & 
// \i2c_slave_instance|i2c_slave_op_inst|main_state.data_write~regout ))), GLOBAL(\clk~combout ), \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in0~regout ),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|main_state.data_write~regout ),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_end~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_end .lut_mask = "c000";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_end .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_end .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_end .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_end .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_end .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N7
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|data_in_state~19 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|data_in_state~19_combout  = ((\i2c_slave_instance|i2c_slave_op_inst|main_state.data_write~regout  & ((\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|main_state.data_write~regout ),
	.datac(vcc),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_instance|i2c_slave_op_inst|data_in_state~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_state~19 .lut_mask = "cc00";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_state~19 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_state~19 .output_mode = "comb_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_state~19 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_state~19 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_state~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N5
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|data_in_reg[7] (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|data_in_reg [7] = DFFEAS((\i2c_slave_instance|i2c_slave_op_inst|data_in_state~19_combout  & ((\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in7~regout  & ((\i2c_slave_instance|i2c_slave_op_inst|data_in_reg 
// [7]))) # (!\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in7~regout  & (\i2c_slave_instance|sda_in~0 )))) # (!\i2c_slave_instance|i2c_slave_op_inst|data_in_state~19_combout  & (((\i2c_slave_instance|i2c_slave_op_inst|data_in_reg [7])))), 
// GLOBAL(\clk~combout ), \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|sda_in~0 ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|data_in_reg [7]),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|data_in_state~19_combout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in7~regout ),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|data_in_reg [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_reg[7] .lut_mask = "ccac";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_reg[7] .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_reg[7] .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_reg[7] .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_reg[7] .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_reg[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N8
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|data_in_reg[6] (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|data_in_reg [6] = DFFEAS((\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in6~regout  & ((\i2c_slave_instance|i2c_slave_op_inst|data_in_state~19_combout  & (\i2c_slave_instance|sda_in~0 )) # 
// (!\i2c_slave_instance|i2c_slave_op_inst|data_in_state~19_combout  & ((\i2c_slave_instance|i2c_slave_op_inst|data_in_reg [6]))))) # (!\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in6~regout  & 
// (((\i2c_slave_instance|i2c_slave_op_inst|data_in_reg [6])))), GLOBAL(\clk~combout ), \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in6~regout ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|data_in_state~19_combout ),
	.datac(\i2c_slave_instance|sda_in~0 ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|data_in_reg [6]),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|data_in_reg [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_reg[6] .lut_mask = "f780";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_reg[6] .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_reg[6] .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_reg[6] .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_reg[6] .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_reg[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N0
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~17 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~17_combout  = (\i2c_slave_instance|i2c_slave_op_inst|receive_count [6] & (\i2c_slave_instance|i2c_slave_op_inst|data_in_reg [6] & (\i2c_slave_instance|i2c_slave_op_inst|receive_count [7] $ 
// (!\i2c_slave_instance|i2c_slave_op_inst|data_in_reg [7])))) # (!\i2c_slave_instance|i2c_slave_op_inst|receive_count [6] & (!\i2c_slave_instance|i2c_slave_op_inst|data_in_reg [6] & (\i2c_slave_instance|i2c_slave_op_inst|receive_count [7] $ 
// (!\i2c_slave_instance|i2c_slave_op_inst|data_in_reg [7]))))

	.clk(gnd),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|receive_count [6]),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|receive_count [7]),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|data_in_reg [7]),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|data_in_reg [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~17 .lut_mask = "8241";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~17 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~17 .output_mode = "comb_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~17 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~17 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N3
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|data_in_reg[4] (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|data_in_reg [4] = DFFEAS((\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in4~regout  & ((\i2c_slave_instance|i2c_slave_op_inst|data_in_state~19_combout  & (\i2c_slave_instance|sda_in~0 )) # 
// (!\i2c_slave_instance|i2c_slave_op_inst|data_in_state~19_combout  & ((\i2c_slave_instance|i2c_slave_op_inst|data_in_reg [4]))))) # (!\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in4~regout  & 
// (((\i2c_slave_instance|i2c_slave_op_inst|data_in_reg [4])))), GLOBAL(\clk~combout ), \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|sda_in~0 ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in4~regout ),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|data_in_state~19_combout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|data_in_reg [4]),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|data_in_reg [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_reg[4] .lut_mask = "bf80";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_reg[4] .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_reg[4] .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_reg[4] .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_reg[4] .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_reg[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N9
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|data_in_reg[5] (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|data_in_reg [5] = DFFEAS((\i2c_slave_instance|i2c_slave_op_inst|data_in_state~19_combout  & ((\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in5~regout  & (\i2c_slave_instance|sda_in~0 )) # 
// (!\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in5~regout  & ((\i2c_slave_instance|i2c_slave_op_inst|data_in_reg [5]))))) # (!\i2c_slave_instance|i2c_slave_op_inst|data_in_state~19_combout  & 
// (((\i2c_slave_instance|i2c_slave_op_inst|data_in_reg [5])))), GLOBAL(\clk~combout ), \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|sda_in~0 ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|data_in_state~19_combout ),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in5~regout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|data_in_reg [5]),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|data_in_reg [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_reg[5] .lut_mask = "bf80";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_reg[5] .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_reg[5] .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_reg[5] .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_reg[5] .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_reg[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N0
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~16 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~16_combout  = (\i2c_slave_instance|i2c_slave_op_inst|data_in_reg [4] & (\i2c_slave_instance|i2c_slave_op_inst|receive_count [4] & (\i2c_slave_instance|i2c_slave_op_inst|data_in_reg [5] $ 
// (!\i2c_slave_instance|i2c_slave_op_inst|receive_count [5])))) # (!\i2c_slave_instance|i2c_slave_op_inst|data_in_reg [4] & (!\i2c_slave_instance|i2c_slave_op_inst|receive_count [4] & (\i2c_slave_instance|i2c_slave_op_inst|data_in_reg [5] $ 
// (!\i2c_slave_instance|i2c_slave_op_inst|receive_count [5]))))

	.clk(gnd),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|data_in_reg [4]),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|data_in_reg [5]),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|receive_count [4]),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|receive_count [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~16 .lut_mask = "8421";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~16 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~16 .output_mode = "comb_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~16 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~16 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N1
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|data_in_reg[1] (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|data_in_reg [1] = DFFEAS((\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in1~regout  & ((\i2c_slave_instance|i2c_slave_op_inst|data_in_state~19_combout  & ((\i2c_slave_instance|sda_in~0 ))) # 
// (!\i2c_slave_instance|i2c_slave_op_inst|data_in_state~19_combout  & (\i2c_slave_instance|i2c_slave_op_inst|data_in_reg [1])))) # (!\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in1~regout  & (((\i2c_slave_instance|i2c_slave_op_inst|data_in_reg 
// [1])))), GLOBAL(\clk~combout ), \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in1~regout ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|data_in_state~19_combout ),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|data_in_reg [1]),
	.datad(\i2c_slave_instance|sda_in~0 ),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|data_in_reg [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_reg[1] .lut_mask = "f870";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_reg[1] .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_reg[1] .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_reg[1] .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_reg[1] .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_reg[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N2
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|data_in_reg[2] (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|data_in_reg [2] = DFFEAS((\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in2~regout  & ((\i2c_slave_instance|i2c_slave_op_inst|data_in_state~19_combout  & (\i2c_slave_instance|sda_in~0 )) # 
// (!\i2c_slave_instance|i2c_slave_op_inst|data_in_state~19_combout  & ((\i2c_slave_instance|i2c_slave_op_inst|data_in_reg [2]))))) # (!\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in2~regout  & 
// (((\i2c_slave_instance|i2c_slave_op_inst|data_in_reg [2])))), GLOBAL(\clk~combout ), \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|sda_in~0 ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|data_in_reg [2]),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in2~regout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|data_in_state~19_combout ),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|data_in_reg [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_reg[2] .lut_mask = "accc";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_reg[2] .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_reg[2] .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_reg[2] .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_reg[2] .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_reg[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N3
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|data_in_reg[3] (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|data_in_reg [3] = DFFEAS((\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in3~regout  & ((\i2c_slave_instance|i2c_slave_op_inst|data_in_state~19_combout  & (\i2c_slave_instance|sda_in~0 )) # 
// (!\i2c_slave_instance|i2c_slave_op_inst|data_in_state~19_combout  & ((\i2c_slave_instance|i2c_slave_op_inst|data_in_reg [3]))))) # (!\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in3~regout  & 
// (((\i2c_slave_instance|i2c_slave_op_inst|data_in_reg [3])))), GLOBAL(\clk~combout ), \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|sda_in~0 ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in3~regout ),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|data_in_reg [3]),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|data_in_state~19_combout ),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|data_in_reg [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_reg[3] .lut_mask = "b8f0";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_reg[3] .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_reg[3] .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_reg[3] .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_reg[3] .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_reg[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N5
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~14 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~14_combout  = (\i2c_slave_instance|i2c_slave_op_inst|receive_count [3] & (\i2c_slave_instance|i2c_slave_op_inst|data_in_reg [3] & (\i2c_slave_instance|i2c_slave_op_inst|receive_count [2] $ 
// (!\i2c_slave_instance|i2c_slave_op_inst|data_in_reg [2])))) # (!\i2c_slave_instance|i2c_slave_op_inst|receive_count [3] & (!\i2c_slave_instance|i2c_slave_op_inst|data_in_reg [3] & (\i2c_slave_instance|i2c_slave_op_inst|receive_count [2] $ 
// (!\i2c_slave_instance|i2c_slave_op_inst|data_in_reg [2]))))

	.clk(gnd),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|receive_count [3]),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|receive_count [2]),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|data_in_reg [2]),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|data_in_reg [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~14 .lut_mask = "8241";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~14 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~14 .output_mode = "comb_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~14 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~14 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N8
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|data_in_reg[0] (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|data_in_reg [0] = DFFEAS((\i2c_slave_instance|i2c_slave_op_inst|data_in_state~19_combout  & ((\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in0~regout  & ((\i2c_slave_instance|sda_in~0 ))) # 
// (!\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in0~regout  & (\i2c_slave_instance|i2c_slave_op_inst|data_in_reg [0])))) # (!\i2c_slave_instance|i2c_slave_op_inst|data_in_state~19_combout  & (\i2c_slave_instance|i2c_slave_op_inst|data_in_reg 
// [0])), GLOBAL(\clk~combout ), \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|data_in_reg [0]),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|data_in_state~19_combout ),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_in0~regout ),
	.datad(\i2c_slave_instance|sda_in~0 ),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|data_in_reg [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_reg[0] .lut_mask = "ea2a";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_reg[0] .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_reg[0] .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_reg[0] .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_reg[0] .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_in_reg[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N8
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|Equal7~0 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|Equal7~0_combout  = ((\i2c_slave_instance|i2c_slave_op_inst|receive_count [0] $ (\i2c_slave_instance|i2c_slave_op_inst|data_in_reg [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|receive_count [0]),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|data_in_reg [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_instance|i2c_slave_op_inst|Equal7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|Equal7~0 .lut_mask = "0ff0";
defparam \i2c_slave_instance|i2c_slave_op_inst|Equal7~0 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|Equal7~0 .output_mode = "comb_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|Equal7~0 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|Equal7~0 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|Equal7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N9
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~15 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~15_combout  = (\i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~14_combout  & (!\i2c_slave_instance|i2c_slave_op_inst|Equal7~0_combout  & (\i2c_slave_instance|i2c_slave_op_inst|receive_count 
// [1] $ (!\i2c_slave_instance|i2c_slave_op_inst|data_in_reg [1]))))

	.clk(gnd),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|receive_count [1]),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|data_in_reg [1]),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~14_combout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|Equal7~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~15 .lut_mask = "0090";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~15 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~15 .output_mode = "comb_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~15 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~15 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y2_N9
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~18 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~18_combout  = (\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_end~regout  & (\i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~17_combout  & 
// (\i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~16_combout  & \i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~15_combout )))

	.clk(gnd),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_end~regout ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~17_combout ),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~16_combout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~18 .lut_mask = "8000";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~18 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~18 .output_mode = "comb_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~18 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~18 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y2_N0
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|receive_status[0] (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|receive_status [0] = DFFEAS(((\i2c_slave_instance|i2c_slave_op_inst|receive_status [0] $ (\i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~18_combout ))), GLOBAL(\clk~combout ), 
// \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|receive_status [0]),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~18_combout ),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|receive_status [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[0] .lut_mask = "0ff0";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[0] .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[0] .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[0] .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[0] .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y2_N1
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|receive_status[1] (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|receive_status [1] = DFFEAS(\i2c_slave_instance|i2c_slave_op_inst|receive_status [1] $ ((\i2c_slave_instance|i2c_slave_op_inst|receive_status [0])), GLOBAL(\clk~combout ), 
// \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , \i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~18_combout , , , , )
// \i2c_slave_instance|i2c_slave_op_inst|receive_status[1]~9  = CARRY((\i2c_slave_instance|i2c_slave_op_inst|receive_status [1] & (\i2c_slave_instance|i2c_slave_op_inst|receive_status [0])))
// \i2c_slave_instance|i2c_slave_op_inst|receive_status[1]~9COUT1_27  = CARRY((\i2c_slave_instance|i2c_slave_op_inst|receive_status [1] & (\i2c_slave_instance|i2c_slave_op_inst|receive_status [0])))

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|receive_status [1]),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|receive_status [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~18_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|receive_status [1]),
	.cout(),
	.cout0(\i2c_slave_instance|i2c_slave_op_inst|receive_status[1]~9 ),
	.cout1(\i2c_slave_instance|i2c_slave_op_inst|receive_status[1]~9COUT1_27 ));
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[1] .lut_mask = "6688";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[1] .operation_mode = "arithmetic";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[1] .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[1] .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[1] .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y2_N2
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|receive_status[2] (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|receive_status [2] = DFFEAS((\i2c_slave_instance|i2c_slave_op_inst|receive_status [2] $ ((\i2c_slave_instance|i2c_slave_op_inst|receive_status[1]~9 ))), GLOBAL(\clk~combout ), 
// \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , \i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~18_combout , , , , )
// \i2c_slave_instance|i2c_slave_op_inst|receive_status[2]~11  = CARRY(((!\i2c_slave_instance|i2c_slave_op_inst|receive_status[1]~9 ) # (!\i2c_slave_instance|i2c_slave_op_inst|receive_status [2])))
// \i2c_slave_instance|i2c_slave_op_inst|receive_status[2]~11COUT1_29  = CARRY(((!\i2c_slave_instance|i2c_slave_op_inst|receive_status[1]~9COUT1_27 ) # (!\i2c_slave_instance|i2c_slave_op_inst|receive_status [2])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|receive_status [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~18_combout ),
	.cin(gnd),
	.cin0(\i2c_slave_instance|i2c_slave_op_inst|receive_status[1]~9 ),
	.cin1(\i2c_slave_instance|i2c_slave_op_inst|receive_status[1]~9COUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|receive_status [2]),
	.cout(),
	.cout0(\i2c_slave_instance|i2c_slave_op_inst|receive_status[2]~11 ),
	.cout1(\i2c_slave_instance|i2c_slave_op_inst|receive_status[2]~11COUT1_29 ));
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[2] .cin0_used = "true";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[2] .cin1_used = "true";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[2] .lut_mask = "3c3f";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[2] .operation_mode = "arithmetic";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[2] .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[2] .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[2] .sum_lutc_input = "cin";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y2_N3
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|receive_status[3] (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|receive_status [3] = DFFEAS(\i2c_slave_instance|i2c_slave_op_inst|receive_status [3] $ ((((!\i2c_slave_instance|i2c_slave_op_inst|receive_status[2]~11 )))), GLOBAL(\clk~combout ), 
// \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , \i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~18_combout , , , , )
// \i2c_slave_instance|i2c_slave_op_inst|receive_status[3]~13  = CARRY((\i2c_slave_instance|i2c_slave_op_inst|receive_status [3] & ((!\i2c_slave_instance|i2c_slave_op_inst|receive_status[2]~11 ))))
// \i2c_slave_instance|i2c_slave_op_inst|receive_status[3]~13COUT1_31  = CARRY((\i2c_slave_instance|i2c_slave_op_inst|receive_status [3] & ((!\i2c_slave_instance|i2c_slave_op_inst|receive_status[2]~11COUT1_29 ))))

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|receive_status [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~18_combout ),
	.cin(gnd),
	.cin0(\i2c_slave_instance|i2c_slave_op_inst|receive_status[2]~11 ),
	.cin1(\i2c_slave_instance|i2c_slave_op_inst|receive_status[2]~11COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|receive_status [3]),
	.cout(),
	.cout0(\i2c_slave_instance|i2c_slave_op_inst|receive_status[3]~13 ),
	.cout1(\i2c_slave_instance|i2c_slave_op_inst|receive_status[3]~13COUT1_31 ));
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[3] .cin0_used = "true";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[3] .cin1_used = "true";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[3] .lut_mask = "a50a";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[3] .operation_mode = "arithmetic";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[3] .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[3] .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[3] .sum_lutc_input = "cin";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y2_N4
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|receive_status[4] (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|receive_status [4] = DFFEAS(\i2c_slave_instance|i2c_slave_op_inst|receive_status [4] $ ((((\i2c_slave_instance|i2c_slave_op_inst|receive_status[3]~13 )))), GLOBAL(\clk~combout ), 
// \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , \i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~18_combout , , , , )
// \i2c_slave_instance|i2c_slave_op_inst|receive_status[4]~3  = CARRY(((!\i2c_slave_instance|i2c_slave_op_inst|receive_status[3]~13COUT1_31 )) # (!\i2c_slave_instance|i2c_slave_op_inst|receive_status [4]))

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|receive_status [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~18_combout ),
	.cin(gnd),
	.cin0(\i2c_slave_instance|i2c_slave_op_inst|receive_status[3]~13 ),
	.cin1(\i2c_slave_instance|i2c_slave_op_inst|receive_status[3]~13COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|receive_status [4]),
	.cout(\i2c_slave_instance|i2c_slave_op_inst|receive_status[4]~3 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[4] .cin0_used = "true";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[4] .cin1_used = "true";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[4] .lut_mask = "5a5f";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[4] .operation_mode = "arithmetic";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[4] .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[4] .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[4] .sum_lutc_input = "cin";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y2_N5
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|receive_status[5] (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|receive_status [5] = DFFEAS(\i2c_slave_instance|i2c_slave_op_inst|receive_status [5] $ ((((!\i2c_slave_instance|i2c_slave_op_inst|receive_status[4]~3 )))), GLOBAL(\clk~combout ), 
// \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , \i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~18_combout , , , , )
// \i2c_slave_instance|i2c_slave_op_inst|receive_status[5]~1  = CARRY((\i2c_slave_instance|i2c_slave_op_inst|receive_status [5] & ((!\i2c_slave_instance|i2c_slave_op_inst|receive_status[4]~3 ))))
// \i2c_slave_instance|i2c_slave_op_inst|receive_status[5]~1COUT1_33  = CARRY((\i2c_slave_instance|i2c_slave_op_inst|receive_status [5] & ((!\i2c_slave_instance|i2c_slave_op_inst|receive_status[4]~3 ))))

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|receive_status [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~18_combout ),
	.cin(\i2c_slave_instance|i2c_slave_op_inst|receive_status[4]~3 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|receive_status [5]),
	.cout(),
	.cout0(\i2c_slave_instance|i2c_slave_op_inst|receive_status[5]~1 ),
	.cout1(\i2c_slave_instance|i2c_slave_op_inst|receive_status[5]~1COUT1_33 ));
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[5] .cin_used = "true";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[5] .lut_mask = "a50a";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[5] .operation_mode = "arithmetic";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[5] .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[5] .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[5] .sum_lutc_input = "cin";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y2_N6
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|receive_status[6] (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|receive_status [6] = DFFEAS((\i2c_slave_instance|i2c_slave_op_inst|receive_status [6] $ (((!\i2c_slave_instance|i2c_slave_op_inst|receive_status[4]~3  & \i2c_slave_instance|i2c_slave_op_inst|receive_status[5]~1 ) # 
// (\i2c_slave_instance|i2c_slave_op_inst|receive_status[4]~3  & \i2c_slave_instance|i2c_slave_op_inst|receive_status[5]~1COUT1_33 )))), GLOBAL(\clk~combout ), \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , 
// \i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~18_combout , , , , )
// \i2c_slave_instance|i2c_slave_op_inst|receive_status[6]~5  = CARRY(((!\i2c_slave_instance|i2c_slave_op_inst|receive_status[5]~1 ) # (!\i2c_slave_instance|i2c_slave_op_inst|receive_status [6])))
// \i2c_slave_instance|i2c_slave_op_inst|receive_status[6]~5COUT1_35  = CARRY(((!\i2c_slave_instance|i2c_slave_op_inst|receive_status[5]~1COUT1_33 ) # (!\i2c_slave_instance|i2c_slave_op_inst|receive_status [6])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|receive_status [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~18_combout ),
	.cin(\i2c_slave_instance|i2c_slave_op_inst|receive_status[4]~3 ),
	.cin0(\i2c_slave_instance|i2c_slave_op_inst|receive_status[5]~1 ),
	.cin1(\i2c_slave_instance|i2c_slave_op_inst|receive_status[5]~1COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|receive_status [6]),
	.cout(),
	.cout0(\i2c_slave_instance|i2c_slave_op_inst|receive_status[6]~5 ),
	.cout1(\i2c_slave_instance|i2c_slave_op_inst|receive_status[6]~5COUT1_35 ));
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[6] .cin0_used = "true";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[6] .cin1_used = "true";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[6] .cin_used = "true";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[6] .lut_mask = "3c3f";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[6] .operation_mode = "arithmetic";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[6] .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[6] .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[6] .sum_lutc_input = "cin";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y2_N7
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|receive_status[7] (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|receive_status [7] = DFFEAS((\i2c_slave_instance|i2c_slave_op_inst|receive_status [7] $ ((!(!\i2c_slave_instance|i2c_slave_op_inst|receive_status[4]~3  & \i2c_slave_instance|i2c_slave_op_inst|receive_status[6]~5 ) # 
// (\i2c_slave_instance|i2c_slave_op_inst|receive_status[4]~3  & \i2c_slave_instance|i2c_slave_op_inst|receive_status[6]~5COUT1_35 )))), GLOBAL(\clk~combout ), \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , 
// \i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~18_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|receive_status [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_slave_instance|i2c_slave_op_inst|receive_status[0]~18_combout ),
	.cin(\i2c_slave_instance|i2c_slave_op_inst|receive_status[4]~3 ),
	.cin0(\i2c_slave_instance|i2c_slave_op_inst|receive_status[6]~5 ),
	.cin1(\i2c_slave_instance|i2c_slave_op_inst|receive_status[6]~5COUT1_35 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|receive_status [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[7] .cin0_used = "true";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[7] .cin1_used = "true";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[7] .cin_used = "true";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[7] .lut_mask = "c3c3";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[7] .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[7] .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[7] .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[7] .sum_lutc_input = "cin";
defparam \i2c_slave_instance|i2c_slave_op_inst|receive_status[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y2_N8
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|always4~1 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|always4~1_combout  = (\i2c_slave_instance|i2c_slave_op_inst|receive_status [5] & (!\i2c_slave_instance|i2c_slave_op_inst|receive_status [7] & (!\i2c_slave_instance|i2c_slave_op_inst|receive_status [4] & 
// !\i2c_slave_instance|i2c_slave_op_inst|receive_status [6])))

	.clk(gnd),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|receive_status [5]),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|receive_status [7]),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|receive_status [4]),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|receive_status [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_instance|i2c_slave_op_inst|always4~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|always4~1 .lut_mask = "0002";
defparam \i2c_slave_instance|i2c_slave_op_inst|always4~1 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|always4~1 .output_mode = "comb_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|always4~1 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|always4~1 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|always4~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N8
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|Selector6~5 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|Selector6~5_combout  = (!\i2c_slave_instance|i2c_slave_op_inst|stop_bus_reg~regout  & (\i2c_slave_instance|i2c_slave_op_inst|main_state.if_rep_start~regout  & (\i2c_slave_instance|i2c_slave_op_inst|always4~1_combout  
// & \i2c_slave_instance|i2c_slave_op_inst|always4~4_combout )))

	.clk(gnd),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|stop_bus_reg~regout ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|main_state.if_rep_start~regout ),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|always4~1_combout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|always4~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_instance|i2c_slave_op_inst|Selector6~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector6~5 .lut_mask = "4000";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector6~5 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector6~5 .output_mode = "comb_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector6~5 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector6~5 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector6~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N0
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|send_count[0] (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|send_count [0] = DFFEAS(\i2c_slave_instance|i2c_slave_op_inst|send_count [0] $ (((\i2c_slave_instance|i2c_slave_op_inst|Selector6~3_combout  & (\i2c_slave_instance|i2c_slave_op_inst|always4~1_combout  & 
// \i2c_slave_instance|i2c_slave_op_inst|always4~4_combout )))), GLOBAL(\clk~combout ), \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|Selector6~3_combout ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|send_count [0]),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|always4~1_combout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|always4~4_combout ),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|send_count [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|send_count[0] .lut_mask = "6ccc";
defparam \i2c_slave_instance|i2c_slave_op_inst|send_count[0] .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|send_count[0] .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|send_count[0] .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|send_count[0] .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|send_count[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N1
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|send_count[1] (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|send_count [1] = DFFEAS(\i2c_slave_instance|i2c_slave_op_inst|send_count [0] $ ((\i2c_slave_instance|i2c_slave_op_inst|send_count [1])), GLOBAL(\clk~combout ), \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , 
// \i2c_slave_instance|i2c_slave_op_inst|Selector6~5_combout , , , , )
// \i2c_slave_instance|i2c_slave_op_inst|send_count[1]~1  = CARRY((\i2c_slave_instance|i2c_slave_op_inst|send_count [0] & (\i2c_slave_instance|i2c_slave_op_inst|send_count [1])))
// \i2c_slave_instance|i2c_slave_op_inst|send_count[1]~1COUT1_22  = CARRY((\i2c_slave_instance|i2c_slave_op_inst|send_count [0] & (\i2c_slave_instance|i2c_slave_op_inst|send_count [1])))

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|send_count [0]),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|send_count [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_slave_instance|i2c_slave_op_inst|Selector6~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|send_count [1]),
	.cout(),
	.cout0(\i2c_slave_instance|i2c_slave_op_inst|send_count[1]~1 ),
	.cout1(\i2c_slave_instance|i2c_slave_op_inst|send_count[1]~1COUT1_22 ));
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|send_count[1] .lut_mask = "6688";
defparam \i2c_slave_instance|i2c_slave_op_inst|send_count[1] .operation_mode = "arithmetic";
defparam \i2c_slave_instance|i2c_slave_op_inst|send_count[1] .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|send_count[1] .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|send_count[1] .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|send_count[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N2
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|send_count[2] (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|send_count [2] = DFFEAS((\i2c_slave_instance|i2c_slave_op_inst|send_count [2] $ ((\i2c_slave_instance|i2c_slave_op_inst|send_count[1]~1 ))), GLOBAL(\clk~combout ), \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout 
// , , \i2c_slave_instance|i2c_slave_op_inst|Selector6~5_combout , , , , )
// \i2c_slave_instance|i2c_slave_op_inst|send_count[2]~3  = CARRY(((!\i2c_slave_instance|i2c_slave_op_inst|send_count[1]~1 ) # (!\i2c_slave_instance|i2c_slave_op_inst|send_count [2])))
// \i2c_slave_instance|i2c_slave_op_inst|send_count[2]~3COUT1_24  = CARRY(((!\i2c_slave_instance|i2c_slave_op_inst|send_count[1]~1COUT1_22 ) # (!\i2c_slave_instance|i2c_slave_op_inst|send_count [2])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|send_count [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_slave_instance|i2c_slave_op_inst|Selector6~5_combout ),
	.cin(gnd),
	.cin0(\i2c_slave_instance|i2c_slave_op_inst|send_count[1]~1 ),
	.cin1(\i2c_slave_instance|i2c_slave_op_inst|send_count[1]~1COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|send_count [2]),
	.cout(),
	.cout0(\i2c_slave_instance|i2c_slave_op_inst|send_count[2]~3 ),
	.cout1(\i2c_slave_instance|i2c_slave_op_inst|send_count[2]~3COUT1_24 ));
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|send_count[2] .cin0_used = "true";
defparam \i2c_slave_instance|i2c_slave_op_inst|send_count[2] .cin1_used = "true";
defparam \i2c_slave_instance|i2c_slave_op_inst|send_count[2] .lut_mask = "3c3f";
defparam \i2c_slave_instance|i2c_slave_op_inst|send_count[2] .operation_mode = "arithmetic";
defparam \i2c_slave_instance|i2c_slave_op_inst|send_count[2] .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|send_count[2] .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|send_count[2] .sum_lutc_input = "cin";
defparam \i2c_slave_instance|i2c_slave_op_inst|send_count[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N3
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|send_count[3] (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|send_count [3] = DFFEAS(\i2c_slave_instance|i2c_slave_op_inst|send_count [3] $ ((((!\i2c_slave_instance|i2c_slave_op_inst|send_count[2]~3 )))), GLOBAL(\clk~combout ), 
// \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , \i2c_slave_instance|i2c_slave_op_inst|Selector6~5_combout , , , , )
// \i2c_slave_instance|i2c_slave_op_inst|send_count[3]~5  = CARRY((\i2c_slave_instance|i2c_slave_op_inst|send_count [3] & ((!\i2c_slave_instance|i2c_slave_op_inst|send_count[2]~3 ))))
// \i2c_slave_instance|i2c_slave_op_inst|send_count[3]~5COUT1_26  = CARRY((\i2c_slave_instance|i2c_slave_op_inst|send_count [3] & ((!\i2c_slave_instance|i2c_slave_op_inst|send_count[2]~3COUT1_24 ))))

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|send_count [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_slave_instance|i2c_slave_op_inst|Selector6~5_combout ),
	.cin(gnd),
	.cin0(\i2c_slave_instance|i2c_slave_op_inst|send_count[2]~3 ),
	.cin1(\i2c_slave_instance|i2c_slave_op_inst|send_count[2]~3COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|send_count [3]),
	.cout(),
	.cout0(\i2c_slave_instance|i2c_slave_op_inst|send_count[3]~5 ),
	.cout1(\i2c_slave_instance|i2c_slave_op_inst|send_count[3]~5COUT1_26 ));
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|send_count[3] .cin0_used = "true";
defparam \i2c_slave_instance|i2c_slave_op_inst|send_count[3] .cin1_used = "true";
defparam \i2c_slave_instance|i2c_slave_op_inst|send_count[3] .lut_mask = "a50a";
defparam \i2c_slave_instance|i2c_slave_op_inst|send_count[3] .operation_mode = "arithmetic";
defparam \i2c_slave_instance|i2c_slave_op_inst|send_count[3] .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|send_count[3] .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|send_count[3] .sum_lutc_input = "cin";
defparam \i2c_slave_instance|i2c_slave_op_inst|send_count[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N4
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|send_count[4] (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|send_count [4] = DFFEAS(\i2c_slave_instance|i2c_slave_op_inst|send_count [4] $ ((((\i2c_slave_instance|i2c_slave_op_inst|send_count[3]~5 )))), GLOBAL(\clk~combout ), 
// \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , \i2c_slave_instance|i2c_slave_op_inst|Selector6~5_combout , , , , )
// \i2c_slave_instance|i2c_slave_op_inst|send_count[4]~7  = CARRY(((!\i2c_slave_instance|i2c_slave_op_inst|send_count[3]~5COUT1_26 )) # (!\i2c_slave_instance|i2c_slave_op_inst|send_count [4]))

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|send_count [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_slave_instance|i2c_slave_op_inst|Selector6~5_combout ),
	.cin(gnd),
	.cin0(\i2c_slave_instance|i2c_slave_op_inst|send_count[3]~5 ),
	.cin1(\i2c_slave_instance|i2c_slave_op_inst|send_count[3]~5COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|send_count [4]),
	.cout(\i2c_slave_instance|i2c_slave_op_inst|send_count[4]~7 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|send_count[4] .cin0_used = "true";
defparam \i2c_slave_instance|i2c_slave_op_inst|send_count[4] .cin1_used = "true";
defparam \i2c_slave_instance|i2c_slave_op_inst|send_count[4] .lut_mask = "5a5f";
defparam \i2c_slave_instance|i2c_slave_op_inst|send_count[4] .operation_mode = "arithmetic";
defparam \i2c_slave_instance|i2c_slave_op_inst|send_count[4] .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|send_count[4] .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|send_count[4] .sum_lutc_input = "cin";
defparam \i2c_slave_instance|i2c_slave_op_inst|send_count[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N9
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|LessThan1~0 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|LessThan1~0_combout  = (((!\i2c_slave_instance|i2c_slave_op_inst|send_count [2]) # (!\i2c_slave_instance|i2c_slave_op_inst|send_count [0])) # (!\i2c_slave_instance|i2c_slave_op_inst|send_count [1])) # 
// (!\i2c_slave_instance|i2c_slave_op_inst|send_count [3])

	.clk(gnd),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|send_count [3]),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|send_count [1]),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|send_count [0]),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|send_count [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_instance|i2c_slave_op_inst|LessThan1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|LessThan1~0 .lut_mask = "7fff";
defparam \i2c_slave_instance|i2c_slave_op_inst|LessThan1~0 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|LessThan1~0 .output_mode = "comb_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|LessThan1~0 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|LessThan1~0 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|LessThan1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N5
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|send_count[5] (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|send_count [5] = DFFEAS((\i2c_slave_instance|i2c_slave_op_inst|send_count [5] $ ((!\i2c_slave_instance|i2c_slave_op_inst|send_count[4]~7 ))), GLOBAL(\clk~combout ), 
// \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , \i2c_slave_instance|i2c_slave_op_inst|Selector6~5_combout , , , , )
// \i2c_slave_instance|i2c_slave_op_inst|send_count[5]~9  = CARRY(((\i2c_slave_instance|i2c_slave_op_inst|send_count [5] & !\i2c_slave_instance|i2c_slave_op_inst|send_count[4]~7 )))
// \i2c_slave_instance|i2c_slave_op_inst|send_count[5]~9COUT1_28  = CARRY(((\i2c_slave_instance|i2c_slave_op_inst|send_count [5] & !\i2c_slave_instance|i2c_slave_op_inst|send_count[4]~7 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|send_count [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_slave_instance|i2c_slave_op_inst|Selector6~5_combout ),
	.cin(\i2c_slave_instance|i2c_slave_op_inst|send_count[4]~7 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|send_count [5]),
	.cout(),
	.cout0(\i2c_slave_instance|i2c_slave_op_inst|send_count[5]~9 ),
	.cout1(\i2c_slave_instance|i2c_slave_op_inst|send_count[5]~9COUT1_28 ));
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|send_count[5] .cin_used = "true";
defparam \i2c_slave_instance|i2c_slave_op_inst|send_count[5] .lut_mask = "c30c";
defparam \i2c_slave_instance|i2c_slave_op_inst|send_count[5] .operation_mode = "arithmetic";
defparam \i2c_slave_instance|i2c_slave_op_inst|send_count[5] .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|send_count[5] .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|send_count[5] .sum_lutc_input = "cin";
defparam \i2c_slave_instance|i2c_slave_op_inst|send_count[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N6
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|send_count[6] (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|send_count [6] = DFFEAS(\i2c_slave_instance|i2c_slave_op_inst|send_count [6] $ (((((!\i2c_slave_instance|i2c_slave_op_inst|send_count[4]~7  & \i2c_slave_instance|i2c_slave_op_inst|send_count[5]~9 ) # 
// (\i2c_slave_instance|i2c_slave_op_inst|send_count[4]~7  & \i2c_slave_instance|i2c_slave_op_inst|send_count[5]~9COUT1_28 ))))), GLOBAL(\clk~combout ), \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , 
// \i2c_slave_instance|i2c_slave_op_inst|Selector6~5_combout , , , , )
// \i2c_slave_instance|i2c_slave_op_inst|send_count[6]~11  = CARRY(((!\i2c_slave_instance|i2c_slave_op_inst|send_count[5]~9 )) # (!\i2c_slave_instance|i2c_slave_op_inst|send_count [6]))
// \i2c_slave_instance|i2c_slave_op_inst|send_count[6]~11COUT1_30  = CARRY(((!\i2c_slave_instance|i2c_slave_op_inst|send_count[5]~9COUT1_28 )) # (!\i2c_slave_instance|i2c_slave_op_inst|send_count [6]))

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|send_count [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_slave_instance|i2c_slave_op_inst|Selector6~5_combout ),
	.cin(\i2c_slave_instance|i2c_slave_op_inst|send_count[4]~7 ),
	.cin0(\i2c_slave_instance|i2c_slave_op_inst|send_count[5]~9 ),
	.cin1(\i2c_slave_instance|i2c_slave_op_inst|send_count[5]~9COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|send_count [6]),
	.cout(),
	.cout0(\i2c_slave_instance|i2c_slave_op_inst|send_count[6]~11 ),
	.cout1(\i2c_slave_instance|i2c_slave_op_inst|send_count[6]~11COUT1_30 ));
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|send_count[6] .cin0_used = "true";
defparam \i2c_slave_instance|i2c_slave_op_inst|send_count[6] .cin1_used = "true";
defparam \i2c_slave_instance|i2c_slave_op_inst|send_count[6] .cin_used = "true";
defparam \i2c_slave_instance|i2c_slave_op_inst|send_count[6] .lut_mask = "5a5f";
defparam \i2c_slave_instance|i2c_slave_op_inst|send_count[6] .operation_mode = "arithmetic";
defparam \i2c_slave_instance|i2c_slave_op_inst|send_count[6] .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|send_count[6] .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|send_count[6] .sum_lutc_input = "cin";
defparam \i2c_slave_instance|i2c_slave_op_inst|send_count[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N7
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|send_count[7] (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|send_count [7] = DFFEAS(\i2c_slave_instance|i2c_slave_op_inst|send_count [7] $ ((((!(!\i2c_slave_instance|i2c_slave_op_inst|send_count[4]~7  & \i2c_slave_instance|i2c_slave_op_inst|send_count[6]~11 ) # 
// (\i2c_slave_instance|i2c_slave_op_inst|send_count[4]~7  & \i2c_slave_instance|i2c_slave_op_inst|send_count[6]~11COUT1_30 ))))), GLOBAL(\clk~combout ), \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , 
// \i2c_slave_instance|i2c_slave_op_inst|Selector6~5_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|send_count [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_slave_instance|i2c_slave_op_inst|Selector6~5_combout ),
	.cin(\i2c_slave_instance|i2c_slave_op_inst|send_count[4]~7 ),
	.cin0(\i2c_slave_instance|i2c_slave_op_inst|send_count[6]~11 ),
	.cin1(\i2c_slave_instance|i2c_slave_op_inst|send_count[6]~11COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|send_count [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|send_count[7] .cin0_used = "true";
defparam \i2c_slave_instance|i2c_slave_op_inst|send_count[7] .cin1_used = "true";
defparam \i2c_slave_instance|i2c_slave_op_inst|send_count[7] .cin_used = "true";
defparam \i2c_slave_instance|i2c_slave_op_inst|send_count[7] .lut_mask = "a5a5";
defparam \i2c_slave_instance|i2c_slave_op_inst|send_count[7] .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|send_count[7] .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|send_count[7] .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|send_count[7] .sum_lutc_input = "cin";
defparam \i2c_slave_instance|i2c_slave_op_inst|send_count[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y2_N0
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|always4~3 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|always4~3_combout  = (!\i2c_slave_instance|i2c_slave_op_inst|send_count [7] & (!\i2c_slave_instance|i2c_slave_op_inst|receive_status [2] & (!\i2c_slave_instance|i2c_slave_op_inst|receive_status [1] & 
// !\i2c_slave_instance|i2c_slave_op_inst|receive_status [3])))

	.clk(gnd),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|send_count [7]),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|receive_status [2]),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|receive_status [1]),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|receive_status [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_instance|i2c_slave_op_inst|always4~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|always4~3 .lut_mask = "0001";
defparam \i2c_slave_instance|i2c_slave_op_inst|always4~3 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|always4~3 .output_mode = "comb_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|always4~3 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|always4~3 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|always4~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y2_N9
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|always4~2 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|always4~2_combout  = (!\i2c_slave_instance|i2c_slave_op_inst|send_count [6] & (!\i2c_slave_instance|i2c_slave_op_inst|send_count [5] & (\i2c_slave_instance|i2c_slave_op_inst|write_read~regout  & 
// !\i2c_slave_instance|i2c_slave_op_inst|receive_status [0])))

	.clk(gnd),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|send_count [6]),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|send_count [5]),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|write_read~regout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|receive_status [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_instance|i2c_slave_op_inst|always4~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|always4~2 .lut_mask = "0010";
defparam \i2c_slave_instance|i2c_slave_op_inst|always4~2 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|always4~2 .output_mode = "comb_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|always4~2 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|always4~2 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|always4~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y2_N4
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|always4~4 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|always4~4_combout  = (\i2c_slave_instance|i2c_slave_op_inst|always4~3_combout  & (\i2c_slave_instance|i2c_slave_op_inst|always4~2_combout  & ((\i2c_slave_instance|i2c_slave_op_inst|LessThan1~0_combout ) # 
// (!\i2c_slave_instance|i2c_slave_op_inst|send_count [4]))))

	.clk(gnd),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|send_count [4]),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|LessThan1~0_combout ),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|always4~3_combout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|always4~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_instance|i2c_slave_op_inst|always4~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|always4~4 .lut_mask = "d000";
defparam \i2c_slave_instance|i2c_slave_op_inst|always4~4 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|always4~4 .output_mode = "comb_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|always4~4 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|always4~4 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|always4~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N4
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|always4~6 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|always4~6_combout  = ((\i2c_slave_instance|i2c_slave_op_inst|always4~5_combout  & ((\i2c_slave_instance|i2c_slave_op_inst|LessThan0~0_combout ) # (!\i2c_slave_instance|i2c_slave_op_inst|receive_count [4]))))

	.clk(gnd),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|receive_count [4]),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|LessThan0~0_combout ),
	.datac(vcc),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|always4~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_instance|i2c_slave_op_inst|always4~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|always4~6 .lut_mask = "dd00";
defparam \i2c_slave_instance|i2c_slave_op_inst|always4~6 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|always4~6 .output_mode = "comb_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|always4~6 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|always4~6 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|always4~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N7
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|Selector8~0 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|Selector8~0_combout  = (\i2c_slave_instance|i2c_slave_op_inst|Selector6~3_combout  & (!\i2c_slave_instance|i2c_slave_op_inst|always4~6_combout  & ((!\i2c_slave_instance|i2c_slave_op_inst|always4~4_combout ) # 
// (!\i2c_slave_instance|i2c_slave_op_inst|always4~1_combout ))))

	.clk(gnd),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|Selector6~3_combout ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|always4~1_combout ),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|always4~4_combout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|always4~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_instance|i2c_slave_op_inst|Selector8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector8~0 .lut_mask = "002a";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector8~0 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector8~0 .output_mode = "comb_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector8~0 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector8~0 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N8
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|main_state.if_rep_start (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|main_state.if_rep_start~regout  = DFFEAS((\i2c_slave_instance|i2c_slave_op_inst|Selector8~0_combout ) # ((\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout  & 
// ((\i2c_slave_instance|i2c_slave_op_inst|main_state.data_in_ack~regout ) # (\i2c_slave_instance|i2c_slave_op_inst|main_state.data_out_ack~regout )))), GLOBAL(\clk~combout ), \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|main_state.data_in_ack~regout ),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|main_state.data_out_ack~regout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|Selector8~0_combout ),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|main_state.if_rep_start~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|main_state.if_rep_start .lut_mask = "ffa8";
defparam \i2c_slave_instance|i2c_slave_op_inst|main_state.if_rep_start .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|main_state.if_rep_start .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|main_state.if_rep_start .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|main_state.if_rep_start .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|main_state.if_rep_start .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N5
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|Selector6~3 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|Selector6~3_combout  = (((!\i2c_slave_instance|i2c_slave_op_inst|stop_bus_reg~regout  & \i2c_slave_instance|i2c_slave_op_inst|main_state.if_rep_start~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|stop_bus_reg~regout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|main_state.if_rep_start~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_instance|i2c_slave_op_inst|Selector6~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector6~3 .lut_mask = "0f00";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector6~3 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector6~3 .output_mode = "comb_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector6~3 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector6~3 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector6~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N2
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|Selector4~1 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|Selector4~1_combout  = (\i2c_slave_instance|i2c_slave_op_inst|always4~5_combout  & (\i2c_slave_instance|i2c_slave_op_inst|Selector6~3_combout  & ((\i2c_slave_instance|i2c_slave_op_inst|LessThan0~0_combout ) # 
// (!\i2c_slave_instance|i2c_slave_op_inst|receive_count [4]))))

	.clk(gnd),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|receive_count [4]),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|always4~5_combout ),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|LessThan0~0_combout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|Selector6~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_instance|i2c_slave_op_inst|Selector4~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector4~1 .lut_mask = "c400";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector4~1 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector4~1 .output_mode = "comb_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector4~1 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector4~1 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector4~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N6
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|Selector4~2 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|Selector4~2_combout  = ((!\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_end~regout  & ((\i2c_slave_instance|i2c_slave_op_inst|main_state.data_write~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_end~regout ),
	.datac(vcc),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|main_state.data_write~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_instance|i2c_slave_op_inst|Selector4~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector4~2 .lut_mask = "3300";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector4~2 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector4~2 .output_mode = "comb_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector4~2 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector4~2 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector4~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N7
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[0]~1 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[0]~1_combout  = ((\i2c_slave_instance|i2c_slave_op_inst|main_state.addr_read~regout  & ((\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|main_state.addr_read~regout ),
	.datac(vcc),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[0]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[0]~1 .lut_mask = "cc00";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[0]~1 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[0]~1 .output_mode = "comb_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[0]~1 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[0]~1 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[0]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N1
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[6]~0 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[6]~0_combout  = (\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout  & (\i2c_slave_instance|i2c_slave_op_inst|main_state.addr_read~regout  & ((\BusA[3]~1 ) # 
// (\i2c_slave_instance|i2c_slave_op_inst|sda_en~regout ))))

	.clk(gnd),
	.dataa(\BusA[3]~1 ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout ),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|main_state.addr_read~regout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|sda_en~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[6]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[6]~0 .lut_mask = "c080";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[6]~0 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[6]~0 .output_mode = "comb_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[6]~0 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[6]~0 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[6]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N5
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[1] (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg [1] = DFFEAS((\i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in1~regout  & ((\i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[6]~0_combout ) # 
// ((!\i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[0]~1_combout  & \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg [1])))) # (!\i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in1~regout  & (((\i2c_slave_instance|i2c_slave_op_inst|addr_in_reg 
// [1])))), GLOBAL(\clk~combout ), \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in1~regout ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[0]~1_combout ),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|addr_in_reg [1]),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[6]~0_combout ),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|addr_in_reg [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[1] .lut_mask = "fa70";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[1] .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[1] .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[1] .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[1] .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N0
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[2] (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg [2] = DFFEAS((\i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in2~regout  & ((\i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[6]~0_combout ) # ((\i2c_slave_instance|i2c_slave_op_inst|addr_in_reg 
// [2] & !\i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[0]~1_combout )))) # (!\i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in2~regout  & (((\i2c_slave_instance|i2c_slave_op_inst|addr_in_reg [2])))), GLOBAL(\clk~combout ), 
// \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[6]~0_combout ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|addr_in_reg [2]),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[0]~1_combout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in2~regout ),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|addr_in_reg [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[2] .lut_mask = "aecc";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[2] .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[2] .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[2] .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[2] .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N0
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[0] (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg [0] = DFFEAS((\i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in0~regout  & ((\i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[0]~1_combout  & ((\i2c_slave_instance|sda_in~0 ))) # 
// (!\i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[0]~1_combout  & (\i2c_slave_instance|i2c_slave_op_inst|addr_in_reg [0])))) # (!\i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in0~regout  & (\i2c_slave_instance|i2c_slave_op_inst|addr_in_reg 
// [0])), GLOBAL(\clk~combout ), \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in0~regout ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|addr_in_reg [0]),
	.datac(\i2c_slave_instance|sda_in~0 ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[0]~1_combout ),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|addr_in_reg [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[0] .lut_mask = "e4cc";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[0] .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[0] .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[0] .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[0] .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N4
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[3] (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg [3] = DFFEAS((\i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in3~regout  & ((\i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[6]~0_combout ) # ((\i2c_slave_instance|i2c_slave_op_inst|addr_in_reg 
// [3] & !\i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[0]~1_combout )))) # (!\i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in3~regout  & (((\i2c_slave_instance|i2c_slave_op_inst|addr_in_reg [3])))), GLOBAL(\clk~combout ), 
// \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[6]~0_combout ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|addr_in_reg [3]),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in3~regout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[0]~1_combout ),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|addr_in_reg [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[3] .lut_mask = "acec";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[3] .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[3] .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[3] .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[3] .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N5
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[5] (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg [5] = DFFEAS((\i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in5~regout  & ((\i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[6]~0_combout ) # ((\i2c_slave_instance|i2c_slave_op_inst|addr_in_reg 
// [5] & !\i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[0]~1_combout )))) # (!\i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in5~regout  & (((\i2c_slave_instance|i2c_slave_op_inst|addr_in_reg [5])))), GLOBAL(\clk~combout ), 
// \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in5~regout ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[6]~0_combout ),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|addr_in_reg [5]),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[0]~1_combout ),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|addr_in_reg [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[5] .lut_mask = "d8f8";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[5] .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[5] .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[5] .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[5] .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N8
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[4] (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg [4] = DFFEAS((\i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in4~regout  & ((\i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[6]~0_combout ) # ((\i2c_slave_instance|i2c_slave_op_inst|addr_in_reg 
// [4] & !\i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[0]~1_combout )))) # (!\i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in4~regout  & (\i2c_slave_instance|i2c_slave_op_inst|addr_in_reg [4])), GLOBAL(\clk~combout ), 
// \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|addr_in_reg [4]),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[6]~0_combout ),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in4~regout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[0]~1_combout ),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|addr_in_reg [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[4] .lut_mask = "caea";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[4] .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[4] .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[4] .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[4] .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N1
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[6] (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg [6] = DFFEAS((\i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in6~regout  & (((\i2c_slave_instance|i2c_slave_op_inst|addr_in_reg [6])))) # 
// (!\i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in6~regout  & ((\i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[6]~0_combout ) # ((\i2c_slave_instance|i2c_slave_op_inst|addr_in_reg [6] & 
// !\i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[0]~1_combout )))), GLOBAL(\clk~combout ), \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[6]~0_combout ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|addr_in_reg [6]),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_in6~regout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[0]~1_combout ),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|addr_in_reg [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[6] .lut_mask = "cace";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[6] .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[6] .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[6] .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[6] .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|addr_in_reg[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N2
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|sda_out1~1 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|sda_out1~1_combout  = (((!\i2c_slave_instance|i2c_slave_op_inst|addr_in_reg [6]) # (!\i2c_slave_instance|i2c_slave_op_inst|addr_in_reg [4])) # (!\i2c_slave_instance|i2c_slave_op_inst|addr_in_reg [5])) # 
// (!\i2c_slave_instance|i2c_slave_op_inst|addr_in_reg [3])

	.clk(gnd),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|addr_in_reg [3]),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|addr_in_reg [5]),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|addr_in_reg [4]),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|addr_in_reg [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_instance|i2c_slave_op_inst|sda_out1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|sda_out1~1 .lut_mask = "7fff";
defparam \i2c_slave_instance|i2c_slave_op_inst|sda_out1~1 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|sda_out1~1 .output_mode = "comb_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|sda_out1~1 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|sda_out1~1 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|sda_out1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N3
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|sda_out1~2 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|sda_out1~2_combout  = (((\i2c_slave_instance|i2c_slave_op_inst|addr_in_reg [0]) # (\i2c_slave_instance|i2c_slave_op_inst|sda_out1~1_combout )) # (!\i2c_slave_instance|i2c_slave_op_inst|addr_in_reg [2])) # 
// (!\i2c_slave_instance|i2c_slave_op_inst|addr_in_reg [1])

	.clk(gnd),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|addr_in_reg [1]),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|addr_in_reg [2]),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|addr_in_reg [0]),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|sda_out1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_instance|i2c_slave_op_inst|sda_out1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|sda_out1~2 .lut_mask = "fff7";
defparam \i2c_slave_instance|i2c_slave_op_inst|sda_out1~2 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|sda_out1~2 .output_mode = "comb_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|sda_out1~2 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|sda_out1~2 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|sda_out1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y1_N8
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|ack_state.11 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|ack_state.11~regout  = DFFEAS((\i2c_slave_instance|i2c_slave_op_inst|Equal6~0  & (\i2c_slave_instance|i2c_slave_op_inst|main_state.addr_ack~regout  & (!\i2c_slave_instance|i2c_slave_op_inst|ack_state.00~regout ))) # 
// (!\i2c_slave_instance|i2c_slave_op_inst|Equal6~0  & (((\i2c_slave_instance|i2c_slave_op_inst|ack_state.11~regout )))), GLOBAL(\clk~combout ), \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|Equal6~0 ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|main_state.addr_ack~regout ),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|ack_state.00~regout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|ack_state.11~regout ),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|ack_state.11~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|ack_state.11 .lut_mask = "5d08";
defparam \i2c_slave_instance|i2c_slave_op_inst|ack_state.11 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|ack_state.11 .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|ack_state.11 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|ack_state.11 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|ack_state.11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y1_N5
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|Selector11~0 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|Selector11~0_combout  = ((\i2c_slave_instance|i2c_slave_op_inst|ack_state.01~regout ) # ((!\i2c_slave_instance|i2c_slave_op_inst|main_state.data_read~regout  & \i2c_slave_instance|i2c_slave_op_inst|ack_state.11~regout 
// )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|ack_state.01~regout ),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|main_state.data_read~regout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|ack_state.11~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_instance|i2c_slave_op_inst|Selector11~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector11~0 .lut_mask = "cfcc";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector11~0 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector11~0 .output_mode = "comb_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector11~0 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector11~0 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector11~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y1_N6
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|Selector11~1 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|Selector11~1_combout  = (\i2c_slave_instance|i2c_slave_op_inst|Equal6~0  & ((\i2c_slave_instance|i2c_slave_op_inst|Selector11~0_combout ) # ((!\i2c_slave_instance|i2c_slave_op_inst|ack_state.00~regout  & 
// \i2c_slave_instance|i2c_slave_op_inst|ack_state~14_combout )))) # (!\i2c_slave_instance|i2c_slave_op_inst|Equal6~0  & (!\i2c_slave_instance|i2c_slave_op_inst|ack_state.00~regout ))

	.clk(gnd),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|ack_state.00~regout ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|ack_state~14_combout ),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|Equal6~0 ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|Selector11~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_instance|i2c_slave_op_inst|Selector11~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector11~1 .lut_mask = "f545";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector11~1 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector11~1 .output_mode = "comb_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector11~1 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector11~1 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector11~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N7
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|Selector13~0 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|Selector13~0_combout  = (((\i2c_slave_instance|i2c_slave_op_inst|main_state.data_read~regout  & \i2c_slave_instance|i2c_slave_op_inst|ack_state.10~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|main_state.data_read~regout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|ack_state.10~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_instance|i2c_slave_op_inst|Selector13~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector13~0 .lut_mask = "f000";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector13~0 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector13~0 .output_mode = "comb_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector13~0 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector13~0 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector13~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N8
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|ack_state.10 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|ack_state.10~regout  = DFFEAS((\i2c_slave_instance|i2c_slave_op_inst|Selector13~0_combout ) # ((\i2c_slave_instance|i2c_slave_op_inst|always5~0_combout  & ((\i2c_slave_instance|i2c_slave_op_inst|ack_state.11~regout ) 
// # (!\i2c_slave_instance|i2c_slave_op_inst|ack_state.00~regout )))), GLOBAL(\clk~combout ), \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|ack_state.11~regout ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|always5~0_combout ),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|ack_state.00~regout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|Selector13~0_combout ),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|ack_state.10~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|ack_state.10 .lut_mask = "ff8c";
defparam \i2c_slave_instance|i2c_slave_op_inst|ack_state.10 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|ack_state.10 .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|ack_state.10 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|ack_state.10 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|ack_state.10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N6
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|ack_state.00 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|ack_state.00~regout  = DFFEAS(((!\i2c_slave_instance|i2c_slave_op_inst|Selector11~1_combout  & ((\i2c_slave_instance|i2c_slave_op_inst|main_state.data_read~regout ) # 
// (!\i2c_slave_instance|i2c_slave_op_inst|ack_state.10~regout )))), GLOBAL(\clk~combout ), \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|main_state.data_read~regout ),
	.datab(vcc),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|Selector11~1_combout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|ack_state.10~regout ),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|ack_state.00~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|ack_state.00 .lut_mask = "0a0f";
defparam \i2c_slave_instance|i2c_slave_op_inst|ack_state.00 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|ack_state.00 .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|ack_state.00 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|ack_state.00 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|ack_state.00 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N2
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|Selector14~0 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|Selector14~0_combout  = (((!\i2c_slave_instance|i2c_slave_op_inst|ack_state.00~regout  & \i2c_slave_instance|i2c_slave_op_inst|Equal6~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|ack_state.00~regout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|Equal6~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_instance|i2c_slave_op_inst|Selector14~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector14~0 .lut_mask = "0f00";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector14~0 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector14~0 .output_mode = "comb_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector14~0 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector14~0 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector14~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y1_N2
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|sda_out1~0 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|sda_out1~0_combout  = (\i2c_slave_instance|i2c_slave_op_inst|sda_out1~regout  & (((!\i2c_slave_instance|i2c_slave_op_inst|main_state.addr_ack~regout  & 
// !\i2c_slave_instance|i2c_slave_op_inst|main_state.data_in_ack~regout )) # (!\i2c_slave_instance|i2c_slave_op_inst|Selector14~0_combout )))

	.clk(gnd),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|sda_out1~regout ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|main_state.addr_ack~regout ),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|Selector14~0_combout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|main_state.data_in_ack~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_instance|i2c_slave_op_inst|sda_out1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|sda_out1~0 .lut_mask = "0a2a";
defparam \i2c_slave_instance|i2c_slave_op_inst|sda_out1~0 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|sda_out1~0 .output_mode = "comb_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|sda_out1~0 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|sda_out1~0 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|sda_out1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y1_N3
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|sda_out1 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|sda_out1~regout  = DFFEAS((\i2c_slave_instance|i2c_slave_op_inst|sda_out1~0_combout ) # ((\i2c_slave_instance|i2c_slave_op_inst|sda_out1~2_combout  & (\i2c_slave_instance|i2c_slave_op_inst|main_state.addr_ack~regout  
// & \i2c_slave_instance|i2c_slave_op_inst|Selector14~0_combout ))), GLOBAL(\clk~combout ), \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|sda_out1~2_combout ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|main_state.addr_ack~regout ),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|Selector14~0_combout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|sda_out1~0_combout ),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|sda_out1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|sda_out1 .lut_mask = "ff80";
defparam \i2c_slave_instance|i2c_slave_op_inst|sda_out1 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|sda_out1 .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|sda_out1 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|sda_out1 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|sda_out1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y1_N1
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|Selector4~0 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|Selector4~0_combout  = (!\i2c_slave_instance|i2c_slave_op_inst|sda_out1~regout  & (\i2c_slave_instance|i2c_slave_op_inst|main_state.addr_ack~regout  & ((\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout ))))

	.clk(gnd),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|sda_out1~regout ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|main_state.addr_ack~regout ),
	.datac(vcc),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_instance|i2c_slave_op_inst|Selector4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector4~0 .lut_mask = "4400";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector4~0 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector4~0 .output_mode = "comb_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector4~0 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector4~0 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N2
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|main_state.data_write (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|main_state.data_write~regout  = DFFEAS((\i2c_slave_instance|i2c_slave_op_inst|Selector4~1_combout ) # ((\i2c_slave_instance|i2c_slave_op_inst|Selector4~2_combout ) # 
// ((!\i2c_slave_instance|i2c_slave_op_inst|write_read~regout  & \i2c_slave_instance|i2c_slave_op_inst|Selector4~0_combout ))), GLOBAL(\clk~combout ), \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|write_read~regout ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|Selector4~1_combout ),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|Selector4~2_combout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|Selector4~0_combout ),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|main_state.data_write~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|main_state.data_write .lut_mask = "fdfc";
defparam \i2c_slave_instance|i2c_slave_op_inst|main_state.data_write .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|main_state.data_write .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|main_state.data_write .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|main_state.data_write .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|main_state.data_write .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N9
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|main_state.data_in_ack (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|main_state.data_in_ack~regout  = DFFEAS((\i2c_slave_instance|i2c_slave_op_inst|main_state.data_write~regout  & ((\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_end~regout ) # 
// ((!\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout  & \i2c_slave_instance|i2c_slave_op_inst|main_state.data_in_ack~regout )))) # (!\i2c_slave_instance|i2c_slave_op_inst|main_state.data_write~regout  & 
// (((!\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout  & \i2c_slave_instance|i2c_slave_op_inst|main_state.data_in_ack~regout )))), GLOBAL(\clk~combout ), \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|main_state.data_write~regout ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|data_in_state.data_end~regout ),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|main_state.data_in_ack~regout ),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|main_state.data_in_ack~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|main_state.data_in_ack .lut_mask = "8f88";
defparam \i2c_slave_instance|i2c_slave_op_inst|main_state.data_in_ack .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|main_state.data_in_ack .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|main_state.data_in_ack .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|main_state.data_in_ack .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|main_state.data_in_ack .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y1_N7
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|ack_state~14 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|ack_state~14_combout  = ((!\i2c_slave_instance|i2c_slave_op_inst|main_state.addr_ack~regout  & (!\i2c_slave_instance|i2c_slave_op_inst|main_state.data_read~regout  & 
// !\i2c_slave_instance|i2c_slave_op_inst|main_state.data_in_ack~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|main_state.addr_ack~regout ),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|main_state.data_read~regout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|main_state.data_in_ack~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_instance|i2c_slave_op_inst|ack_state~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|ack_state~14 .lut_mask = "0003";
defparam \i2c_slave_instance|i2c_slave_op_inst|ack_state~14 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|ack_state~14 .output_mode = "comb_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|ack_state~14 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|ack_state~14 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|ack_state~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y1_N9
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|Selector12~0 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|Selector12~0_combout  = (!\i2c_slave_instance|i2c_slave_op_inst|ack_state.00~regout  & (!\i2c_slave_instance|i2c_slave_op_inst|main_state.addr_ack~regout  & (\i2c_slave_instance|i2c_slave_op_inst|Equal6~0  & 
// \i2c_slave_instance|i2c_slave_op_inst|main_state.data_in_ack~regout )))

	.clk(gnd),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|ack_state.00~regout ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|main_state.addr_ack~regout ),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|Equal6~0 ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|main_state.data_in_ack~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_instance|i2c_slave_op_inst|Selector12~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector12~0 .lut_mask = "1000";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector12~0 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector12~0 .output_mode = "comb_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector12~0 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector12~0 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector12~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y1_N0
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|ack_state.01 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|ack_state.01~regout  = DFFEAS((\i2c_slave_instance|i2c_slave_op_inst|Equal6~0  & (!\i2c_slave_instance|i2c_slave_op_inst|ack_state~14_combout  & ((\i2c_slave_instance|i2c_slave_op_inst|Selector12~0_combout )))) # 
// (!\i2c_slave_instance|i2c_slave_op_inst|Equal6~0  & (((\i2c_slave_instance|i2c_slave_op_inst|ack_state.01~regout )))), GLOBAL(\clk~combout ), \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|Equal6~0 ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|ack_state~14_combout ),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|ack_state.01~regout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|Selector12~0_combout ),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|ack_state.01~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|ack_state.01 .lut_mask = "7250";
defparam \i2c_slave_instance|i2c_slave_op_inst|ack_state.01 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|ack_state.01 .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|ack_state.01 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|ack_state.01 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|ack_state.01 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N9
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|Selector10~1 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|Selector10~1_combout  = ((!\i2c_slave_instance|i2c_slave_op_inst|Equal6~0  & ((\i2c_slave_instance|i2c_slave_op_inst|ack_state.01~regout ) # (\i2c_slave_instance|i2c_slave_op_inst|ack_state.11~regout ))))

	.clk(gnd),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|ack_state.01~regout ),
	.datab(vcc),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|ack_state.11~regout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|Equal6~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_instance|i2c_slave_op_inst|Selector10~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector10~1 .lut_mask = "00fa";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector10~1 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector10~1 .output_mode = "comb_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector10~1 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector10~1 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector10~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N1
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|Selector10~0 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|Selector10~0_combout  = (\i2c_slave_instance|i2c_slave_op_inst|ack_state.11~regout  & ((\i2c_slave_instance|i2c_slave_op_inst|always5~0_combout ) # ((\i2c_slave_instance|i2c_slave_op_inst|Selector14~0_combout  & 
// !\i2c_slave_instance|i2c_slave_op_inst|ack_state~14_combout )))) # (!\i2c_slave_instance|i2c_slave_op_inst|ack_state.11~regout  & (\i2c_slave_instance|i2c_slave_op_inst|Selector14~0_combout  & (!\i2c_slave_instance|i2c_slave_op_inst|ack_state~14_combout 
// )))

	.clk(gnd),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|ack_state.11~regout ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|Selector14~0_combout ),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|ack_state~14_combout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|always5~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_instance|i2c_slave_op_inst|Selector10~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector10~0 .lut_mask = "ae0c";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector10~0 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector10~0 .output_mode = "comb_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector10~0 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector10~0 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector10~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N5
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|sda_en (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|sda_en~regout  = DFFEAS((\i2c_slave_instance|i2c_slave_op_inst|Selector10~0_combout ) # ((\i2c_slave_instance|i2c_slave_op_inst|sda_en~regout  & ((\i2c_slave_instance|i2c_slave_op_inst|Selector10~1_combout ) # 
// (\i2c_slave_instance|i2c_slave_op_inst|Selector13~0_combout )))), GLOBAL(\clk~combout ), \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|sda_en~regout ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|Selector10~1_combout ),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|Selector13~0_combout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|Selector10~0_combout ),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|sda_en~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|sda_en .lut_mask = "ffa8";
defparam \i2c_slave_instance|i2c_slave_op_inst|sda_en .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|sda_en .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|sda_en .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|sda_en .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|sda_en .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y1_N7
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|start_bus_reg (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|start_bus_reg~regout  = DFFEAS((!\i2c_slave_instance|i2c_slave_op_inst|sda_regi~regout  & (\i2c_slave_instance|i2c_slave_op_inst|sda_regi0~regout  & (\i2c_slave_instance|i2c_slave_op_inst|always2~0_combout  & 
// !\i2c_slave_instance|sda_in~0 ))), GLOBAL(\clk~combout ), \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|sda_regi~regout ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|sda_regi0~regout ),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|always2~0_combout ),
	.datad(\i2c_slave_instance|sda_in~0 ),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|start_bus_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|start_bus_reg .lut_mask = "0040";
defparam \i2c_slave_instance|i2c_slave_op_inst|start_bus_reg .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|start_bus_reg .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|start_bus_reg .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|start_bus_reg .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|start_bus_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y1_N2
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|Selector0~0 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|Selector0~0_combout  = (\i2c_slave_instance|i2c_slave_op_inst|main_state.if_rep_start~regout  & ((\i2c_slave_instance|i2c_slave_op_inst|stop_bus_reg~regout ) # 
// ((!\i2c_slave_instance|i2c_slave_op_inst|start_bus_reg~regout  & !\i2c_slave_instance|i2c_slave_op_inst|main_state.idle~regout )))) # (!\i2c_slave_instance|i2c_slave_op_inst|main_state.if_rep_start~regout  & 
// (((!\i2c_slave_instance|i2c_slave_op_inst|start_bus_reg~regout  & !\i2c_slave_instance|i2c_slave_op_inst|main_state.idle~regout ))))

	.clk(gnd),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|main_state.if_rep_start~regout ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|stop_bus_reg~regout ),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|start_bus_reg~regout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|main_state.idle~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_instance|i2c_slave_op_inst|Selector0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector0~0 .lut_mask = "888f";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector0~0 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector0~0 .output_mode = "comb_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector0~0 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector0~0 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y1_N3
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|main_state.idle (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|main_state.idle~regout  = DFFEAS((!\i2c_slave_instance|i2c_slave_op_inst|Selector0~0_combout  & (((!\i2c_slave_instance|i2c_slave_op_inst|sda_out1~regout ) # (!\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout )) 
// # (!\i2c_slave_instance|i2c_slave_op_inst|main_state.addr_ack~regout ))), GLOBAL(\clk~combout ), \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|main_state.addr_ack~regout ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout ),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|sda_out1~regout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|Selector0~0_combout ),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|main_state.idle~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|main_state.idle .lut_mask = "007f";
defparam \i2c_slave_instance|i2c_slave_op_inst|main_state.idle .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|main_state.idle .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|main_state.idle .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|main_state.idle .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|main_state.idle .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y1_N9
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|main_state.addr_read (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|main_state.addr_read~regout  = DFFEAS((\i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_end~regout  & (((\i2c_slave_instance|i2c_slave_op_inst|start_bus_reg~regout  & 
// !\i2c_slave_instance|i2c_slave_op_inst|main_state.idle~regout )))) # (!\i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_end~regout  & ((\i2c_slave_instance|i2c_slave_op_inst|main_state.addr_read~regout ) # 
// ((\i2c_slave_instance|i2c_slave_op_inst|start_bus_reg~regout  & !\i2c_slave_instance|i2c_slave_op_inst|main_state.idle~regout )))), GLOBAL(\clk~combout ), \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_end~regout ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|main_state.addr_read~regout ),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|start_bus_reg~regout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|main_state.idle~regout ),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|main_state.addr_read~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|main_state.addr_read .lut_mask = "44f4";
defparam \i2c_slave_instance|i2c_slave_op_inst|main_state.addr_read .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|main_state.addr_read .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|main_state.addr_read .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|main_state.addr_read .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|main_state.addr_read .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y1_N8
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|main_state.write_read_flag (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|main_state.write_read_flag~regout  = DFFEAS((\i2c_slave_instance|i2c_slave_op_inst|main_state.write_read_flag~regout  & (((\i2c_slave_instance|i2c_slave_op_inst|main_state.addr_read~regout  & 
// \i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_end~regout )) # (!\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout ))) # (!\i2c_slave_instance|i2c_slave_op_inst|main_state.write_read_flag~regout  & 
// (\i2c_slave_instance|i2c_slave_op_inst|main_state.addr_read~regout  & (\i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_end~regout ))), GLOBAL(\clk~combout ), \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|main_state.write_read_flag~regout ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|main_state.addr_read~regout ),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|addr_in_state.addr_end~regout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout ),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|main_state.write_read_flag~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|main_state.write_read_flag .lut_mask = "c0ea";
defparam \i2c_slave_instance|i2c_slave_op_inst|main_state.write_read_flag .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|main_state.write_read_flag .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|main_state.write_read_flag .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|main_state.write_read_flag .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|main_state.write_read_flag .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N3
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|write_read (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|write_read~regout  = DFFEAS((\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout  & ((\i2c_slave_instance|i2c_slave_op_inst|main_state.write_read_flag~regout  & (\i2c_slave_instance|sda_in~0 )) # 
// (!\i2c_slave_instance|i2c_slave_op_inst|main_state.write_read_flag~regout  & ((\i2c_slave_instance|i2c_slave_op_inst|write_read~regout ))))) # (!\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout  & 
// (((\i2c_slave_instance|i2c_slave_op_inst|write_read~regout )))), GLOBAL(\clk~combout ), \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|Equal3~0_combout ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|main_state.write_read_flag~regout ),
	.datac(\i2c_slave_instance|sda_in~0 ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|write_read~regout ),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|write_read~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|write_read .lut_mask = "f780";
defparam \i2c_slave_instance|i2c_slave_op_inst|write_read .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|write_read .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|write_read .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|write_read .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|write_read .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N1
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|Selector6~2 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|Selector6~2_combout  = ((\i2c_slave_instance|i2c_slave_op_inst|main_state.data_read~regout  & ((!\i2c_slave_instance|i2c_slave_op_inst|Equal6~0 ) # 
// (!\i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out_end~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|main_state.data_read~regout ),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out_end~regout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|Equal6~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_instance|i2c_slave_op_inst|Selector6~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector6~2 .lut_mask = "0ccc";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector6~2 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector6~2 .output_mode = "comb_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector6~2 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector6~2 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector6~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N7
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|main_state.data_read (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|main_state.data_read~regout  = DFFEAS((\i2c_slave_instance|i2c_slave_op_inst|Selector6~2_combout ) # ((\i2c_slave_instance|i2c_slave_op_inst|Selector6~5_combout ) # 
// ((\i2c_slave_instance|i2c_slave_op_inst|write_read~regout  & \i2c_slave_instance|i2c_slave_op_inst|Selector4~0_combout ))), GLOBAL(\clk~combout ), \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|write_read~regout ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|Selector6~2_combout ),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|Selector4~0_combout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|Selector6~5_combout ),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|main_state.data_read~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|main_state.data_read .lut_mask = "ffec";
defparam \i2c_slave_instance|i2c_slave_op_inst|main_state.data_read .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|main_state.data_read .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|main_state.data_read .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|main_state.data_read .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|main_state.data_read .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N4
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out6 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out6~regout  = DFFEAS((((\i2c_slave_instance|i2c_slave_op_inst|main_state.data_read~regout  & !\i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out7~regout ))), GLOBAL(\clk~combout ), 
// \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , \i2c_slave_instance|i2c_slave_op_inst|Equal6~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|main_state.data_read~regout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out7~regout ),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_slave_instance|i2c_slave_op_inst|Equal6~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out6~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out6 .lut_mask = "00f0";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out6 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out6 .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out6 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out6 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N5
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out5 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out5~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , \i2c_slave_instance|i2c_slave_op_inst|Equal6~0 , 
// \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out6~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out6~regout ),
	.datad(vcc),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c_slave_instance|i2c_slave_op_inst|Equal6~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out5~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out5 .lut_mask = "0000";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out5 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out5 .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out5 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out5 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out5 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y2_N8
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out4 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out4~regout  = DFFEAS((((\i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out5~regout ))), GLOBAL(\clk~combout ), \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , 
// \i2c_slave_instance|i2c_slave_op_inst|Equal6~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out5~regout ),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_slave_instance|i2c_slave_op_inst|Equal6~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out4~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out4 .lut_mask = "ff00";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out4 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out4 .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out4 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out4 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N6
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out3 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|Selector30~6  = (\i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out6~regout ) # ((\i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out5~regout ) # ((H1_data_out_state.data_out3) # 
// (\i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out4~regout )))
// \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out3~regout  = DFFEAS(\i2c_slave_instance|i2c_slave_op_inst|Selector30~6 , GLOBAL(\clk~combout ), \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , 
// \i2c_slave_instance|i2c_slave_op_inst|Equal6~0 , \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out4~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out6~regout ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out5~regout ),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out4~regout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out4~regout ),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c_slave_instance|i2c_slave_op_inst|Equal6~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_instance|i2c_slave_op_inst|Selector30~6 ),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out3~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out3 .lut_mask = "fffe";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out3 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out3 .output_mode = "reg_and_comb";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out3 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out3 .sum_lutc_input = "qfbk";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out3 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y3_N7
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out2 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out2~regout  = DFFEAS((((\i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out3~regout ))), GLOBAL(\clk~combout ), \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , 
// \i2c_slave_instance|i2c_slave_op_inst|Equal6~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out3~regout ),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_slave_instance|i2c_slave_op_inst|Equal6~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out2 .lut_mask = "ff00";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out2 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out2 .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out2 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out2 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N0
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out1 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out1~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , \i2c_slave_instance|i2c_slave_op_inst|Equal6~0 , 
// \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out2~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out2~regout ),
	.datad(vcc),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c_slave_instance|i2c_slave_op_inst|Equal6~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out1 .lut_mask = "0000";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out1 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out1 .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out1 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out1 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out1 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y3_N1
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out0 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|Selector30~7  = (\i2c_slave_instance|i2c_slave_op_inst|Selector30~6 ) # ((\i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out2~regout ) # ((H1_data_out_state.data_out0) # 
// (\i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out1~regout )))
// \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out0~regout  = DFFEAS(\i2c_slave_instance|i2c_slave_op_inst|Selector30~7 , GLOBAL(\clk~combout ), \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , 
// \i2c_slave_instance|i2c_slave_op_inst|Equal6~0 , \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out1~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|Selector30~6 ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out2~regout ),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out1~regout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out1~regout ),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c_slave_instance|i2c_slave_op_inst|Equal6~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_instance|i2c_slave_op_inst|Selector30~7 ),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out0~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out0 .lut_mask = "fffe";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out0 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out0 .output_mode = "reg_and_comb";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out0 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out0 .sum_lutc_input = "qfbk";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N6
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|Selector31~0 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|Selector31~0_combout  = ((!\i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out7~regout  & ((!\i2c_slave_instance|i2c_slave_op_inst|Equal6~0 ) # 
// (!\i2c_slave_instance|i2c_slave_op_inst|main_state.data_read~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|main_state.data_read~regout ),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out7~regout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|Equal6~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_instance|i2c_slave_op_inst|Selector31~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector31~0 .lut_mask = "030f";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector31~0 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector31~0 .output_mode = "comb_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector31~0 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector31~0 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector31~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N8
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out_end (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|Selector30~8  = (H1_data_out_state.data_out_end) # ((\i2c_slave_instance|i2c_slave_op_inst|Selector31~0_combout ) # ((!\i2c_slave_instance|i2c_slave_op_inst|Equal6~0  & 
// \i2c_slave_instance|i2c_slave_op_inst|Selector30~7 )))
// \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out_end~regout  = DFFEAS(\i2c_slave_instance|i2c_slave_op_inst|Selector30~8 , GLOBAL(\clk~combout ), \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , 
// \i2c_slave_instance|i2c_slave_op_inst|Equal6~0 , \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out0~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|Equal6~0 ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|Selector30~7 ),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out0~regout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|Selector31~0_combout ),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c_slave_instance|i2c_slave_op_inst|Equal6~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_instance|i2c_slave_op_inst|Selector30~8 ),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out_end~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out_end .lut_mask = "fff4";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out_end .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out_end .output_mode = "reg_and_comb";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out_end .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out_end .sum_lutc_input = "qfbk";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out_end .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y3_N2
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out7 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out7~regout  = DFFEAS((\i2c_slave_instance|i2c_slave_op_inst|Equal6~0  & (!\i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out_end~regout  & 
// ((\i2c_slave_instance|i2c_slave_op_inst|main_state.data_read~regout ) # (\i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out7~regout )))) # (!\i2c_slave_instance|i2c_slave_op_inst|Equal6~0  & 
// (((\i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out7~regout )))), GLOBAL(\clk~combout ), \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|Equal6~0 ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out_end~regout ),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|main_state.data_read~regout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out7~regout ),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out7~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out7 .lut_mask = "7720";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out7 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out7 .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out7 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out7 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N3
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|data_out_reg[7] (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|Selector30~5  = (!\i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out7~regout  & (\i2c_slave_instance|i2c_slave_op_inst|main_state.data_read~regout  & (H1_data_out_reg[7] & 
// \i2c_slave_instance|i2c_slave_op_inst|Equal6~0 )))

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out7~regout ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|main_state.data_read~regout ),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|send_count [7]),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|Equal6~0 ),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c_slave_instance|i2c_slave_op_inst|main_state.data_read~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_instance|i2c_slave_op_inst|Selector30~5 ),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|data_out_reg [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_reg[7] .lut_mask = "4000";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_reg[7] .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_reg[7] .output_mode = "comb_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_reg[7] .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_reg[7] .sum_lutc_input = "qfbk";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_reg[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N7
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|data_out_reg[3] (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|data_out_reg [3] = DFFEAS(GND, GLOBAL(\clk~combout ), \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , \i2c_slave_instance|i2c_slave_op_inst|main_state.data_read~regout , 
// \i2c_slave_instance|i2c_slave_op_inst|send_count [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|send_count [3]),
	.datad(vcc),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c_slave_instance|i2c_slave_op_inst|main_state.data_read~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|data_out_reg [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_reg[3] .lut_mask = "0000";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_reg[3] .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_reg[3] .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_reg[3] .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_reg[3] .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_reg[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y2_N3
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|data_out_reg[2] (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|Selector30~1  = (\i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out3~regout  & ((\i2c_slave_instance|i2c_slave_op_inst|data_out_reg [3]) # 
// ((\i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out2~regout  & H1_data_out_reg[2])))) # (!\i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out3~regout  & (\i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out2~regout  & 
// (H1_data_out_reg[2])))

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out3~regout ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out2~regout ),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|send_count [2]),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|data_out_reg [3]),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c_slave_instance|i2c_slave_op_inst|main_state.data_read~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_instance|i2c_slave_op_inst|Selector30~1 ),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|data_out_reg [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_reg[2] .lut_mask = "eac0";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_reg[2] .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_reg[2] .output_mode = "comb_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_reg[2] .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_reg[2] .sum_lutc_input = "qfbk";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_reg[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y3_N9
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|data_out_reg[1] (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|data_out_reg [1] = DFFEAS(GND, GLOBAL(\clk~combout ), \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , \i2c_slave_instance|i2c_slave_op_inst|main_state.data_read~regout , 
// \i2c_slave_instance|i2c_slave_op_inst|send_count [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|send_count [1]),
	.datad(vcc),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c_slave_instance|i2c_slave_op_inst|main_state.data_read~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|data_out_reg [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_reg[1] .lut_mask = "0000";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_reg[1] .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_reg[1] .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_reg[1] .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_reg[1] .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_reg[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y2_N2
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|data_out_reg[0] (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|Selector30~0  = (\i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out0~regout  & ((H1_data_out_reg[0]) # ((\i2c_slave_instance|i2c_slave_op_inst|data_out_reg [1] & 
// \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out1~regout )))) # (!\i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out0~regout  & (\i2c_slave_instance|i2c_slave_op_inst|data_out_reg [1] & 
// ((\i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out1~regout ))))

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out0~regout ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|data_out_reg [1]),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|send_count [0]),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out1~regout ),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c_slave_instance|i2c_slave_op_inst|main_state.data_read~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_instance|i2c_slave_op_inst|Selector30~0 ),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|data_out_reg [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_reg[0] .lut_mask = "eca0";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_reg[0] .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_reg[0] .output_mode = "comb_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_reg[0] .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_reg[0] .sum_lutc_input = "qfbk";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_reg[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y2_N1
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|data_out_reg[5] (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|data_out_reg [5] = DFFEAS((((\i2c_slave_instance|i2c_slave_op_inst|send_count [5]))), GLOBAL(\clk~combout ), \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , 
// \i2c_slave_instance|i2c_slave_op_inst|main_state.data_read~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|send_count [5]),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_slave_instance|i2c_slave_op_inst|main_state.data_read~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|data_out_reg [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_reg[5] .lut_mask = "ff00";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_reg[5] .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_reg[5] .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_reg[5] .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_reg[5] .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_reg[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y2_N5
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|data_out_reg[4] (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|Selector30~2  = (\i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out4~regout  & ((H1_data_out_reg[4]) # ((\i2c_slave_instance|i2c_slave_op_inst|data_out_reg [5] & 
// \i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out5~regout )))) # (!\i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out4~regout  & (\i2c_slave_instance|i2c_slave_op_inst|data_out_reg [5] & 
// ((\i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out5~regout ))))

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out4~regout ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|data_out_reg [5]),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|send_count [4]),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out5~regout ),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c_slave_instance|i2c_slave_op_inst|main_state.data_read~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_instance|i2c_slave_op_inst|Selector30~2 ),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|data_out_reg [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_reg[4] .lut_mask = "eca0";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_reg[4] .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_reg[4] .output_mode = "comb_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_reg[4] .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_reg[4] .sum_lutc_input = "qfbk";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_reg[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y2_N6
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|data_out_reg[6] (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|Selector30~3  = ((\i2c_slave_instance|i2c_slave_op_inst|Selector30~2 ) # ((\i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out6~regout  & H1_data_out_reg[6])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|data_out_state.data_out6~regout ),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|send_count [6]),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|Selector30~2 ),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c_slave_instance|i2c_slave_op_inst|main_state.data_read~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_instance|i2c_slave_op_inst|Selector30~3 ),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|data_out_reg [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_reg[6] .lut_mask = "ffc0";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_reg[6] .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_reg[6] .output_mode = "comb_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_reg[6] .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_reg[6] .sum_lutc_input = "qfbk";
defparam \i2c_slave_instance|i2c_slave_op_inst|data_out_reg[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y2_N7
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|Selector30~4 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|Selector30~4_combout  = (\i2c_slave_instance|i2c_slave_op_inst|Equal6~0  & ((\i2c_slave_instance|i2c_slave_op_inst|Selector30~1 ) # ((\i2c_slave_instance|i2c_slave_op_inst|Selector30~0 ) # 
// (\i2c_slave_instance|i2c_slave_op_inst|Selector30~3 ))))

	.clk(gnd),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|Selector30~1 ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|Selector30~0 ),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|Equal6~0 ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|Selector30~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_instance|i2c_slave_op_inst|Selector30~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector30~4 .lut_mask = "f0e0";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector30~4 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector30~4 .output_mode = "comb_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector30~4 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector30~4 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector30~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N9
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|sda_out2 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|sda_out2~regout  = DFFEAS((\i2c_slave_instance|i2c_slave_op_inst|Selector30~5 ) # ((\i2c_slave_instance|i2c_slave_op_inst|Selector30~4_combout ) # ((\i2c_slave_instance|i2c_slave_op_inst|sda_out2~regout  & 
// \i2c_slave_instance|i2c_slave_op_inst|Selector30~8 ))), GLOBAL(\clk~combout ), \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|sda_out2~regout ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|Selector30~5 ),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|Selector30~4_combout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|Selector30~8 ),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|sda_out2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|sda_out2 .lut_mask = "fefc";
defparam \i2c_slave_instance|i2c_slave_op_inst|sda_out2 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|sda_out2 .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|sda_out2 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|sda_out2 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|sda_out2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y1_N4
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|Selector9~0 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|Selector9~0_combout  = (!\i2c_slave_instance|i2c_slave_op_inst|ack_state.00~regout  & (((!\i2c_slave_instance|i2c_slave_op_inst|main_state.addr_ack~regout  & 
// !\i2c_slave_instance|i2c_slave_op_inst|main_state.data_in_ack~regout )) # (!\i2c_slave_instance|i2c_slave_op_inst|Equal6~0 )))

	.clk(gnd),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|ack_state.00~regout ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|main_state.addr_ack~regout ),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|Equal6~0 ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|main_state.data_in_ack~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_instance|i2c_slave_op_inst|Selector9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector9~0 .lut_mask = "0515";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector9~0 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector9~0 .output_mode = "comb_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector9~0 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector9~0 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N3
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|Selector9~1 (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|Selector9~1_combout  = (\i2c_slave_instance|i2c_slave_op_inst|flag~regout  & (((\i2c_slave_instance|i2c_slave_op_inst|ack_state.11~regout ) # (\i2c_slave_instance|i2c_slave_op_inst|Selector9~0_combout )))) # 
// (!\i2c_slave_instance|i2c_slave_op_inst|flag~regout  & (\i2c_slave_instance|i2c_slave_op_inst|always5~0_combout  & ((\i2c_slave_instance|i2c_slave_op_inst|ack_state.11~regout ) # (\i2c_slave_instance|i2c_slave_op_inst|Selector9~0_combout ))))

	.clk(gnd),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|flag~regout ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|always5~0_combout ),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|ack_state.11~regout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|Selector9~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_instance|i2c_slave_op_inst|Selector9~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector9~1 .lut_mask = "eee0";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector9~1 .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector9~1 .output_mode = "comb_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector9~1 .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector9~1 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|Selector9~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N4
maxii_lcell \i2c_slave_instance|i2c_slave_op_inst|flag (
// Equation(s):
// \i2c_slave_instance|i2c_slave_op_inst|flag~regout  = DFFEAS((\i2c_slave_instance|i2c_slave_op_inst|Selector9~1_combout ) # ((\i2c_slave_instance|i2c_slave_op_inst|flag~regout  & ((\i2c_slave_instance|i2c_slave_op_inst|ack_state.01~regout ) # 
// (\i2c_slave_instance|i2c_slave_op_inst|Selector13~0_combout )))), GLOBAL(\clk~combout ), \i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|ack_state.01~regout ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|Selector13~0_combout ),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|flag~regout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|Selector9~1_combout ),
	.aclr(!\i2c_slave_instance|i2c_slave_op_inst|reset_n2~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\i2c_slave_instance|i2c_slave_op_inst|flag~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|i2c_slave_op_inst|flag .lut_mask = "ffe0";
defparam \i2c_slave_instance|i2c_slave_op_inst|flag .operation_mode = "normal";
defparam \i2c_slave_instance|i2c_slave_op_inst|flag .output_mode = "reg_only";
defparam \i2c_slave_instance|i2c_slave_op_inst|flag .register_cascade_mode = "off";
defparam \i2c_slave_instance|i2c_slave_op_inst|flag .sum_lutc_input = "datac";
defparam \i2c_slave_instance|i2c_slave_op_inst|flag .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y1_N6
maxii_lcell \i2c_slave_instance|sda~1 (
// Equation(s):
// \i2c_slave_instance|sda~1_combout  = ((\i2c_slave_instance|i2c_slave_op_inst|flag~regout  & (\i2c_slave_instance|i2c_slave_op_inst|sda_out2~regout )) # (!\i2c_slave_instance|i2c_slave_op_inst|flag~regout  & 
// ((\i2c_slave_instance|i2c_slave_op_inst|sda_out1~regout )))) # (!\i2c_slave_instance|i2c_slave_op_inst|sda_en~regout )

	.clk(gnd),
	.dataa(\i2c_slave_instance|i2c_slave_op_inst|sda_out2~regout ),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|sda_en~regout ),
	.datac(\i2c_slave_instance|i2c_slave_op_inst|sda_out1~regout ),
	.datad(\i2c_slave_instance|i2c_slave_op_inst|flag~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_instance|sda~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|sda~1 .lut_mask = "bbf3";
defparam \i2c_slave_instance|sda~1 .operation_mode = "normal";
defparam \i2c_slave_instance|sda~1 .output_mode = "comb_only";
defparam \i2c_slave_instance|sda~1 .register_cascade_mode = "off";
defparam \i2c_slave_instance|sda~1 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|sda~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N5
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector40~7 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector40~7_combout  = (\I2C_MASTER_instance|I2C_wr_instance|main_state.addr_write~regout  & (((!\I2C_MASTER_instance|I2C_wr_instance|stop_state~regout  & \I2C_MASTER_instance|I2C_wr_instance|main_state.stop~regout )) 
// # (!\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit7~regout ))) # (!\I2C_MASTER_instance|I2C_wr_instance|main_state.addr_write~regout  & (!\I2C_MASTER_instance|I2C_wr_instance|stop_state~regout  & 
// ((\I2C_MASTER_instance|I2C_wr_instance|main_state.stop~regout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|main_state.addr_write~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|stop_state~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit7~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|main_state.stop~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector40~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector40~7 .lut_mask = "3b0a";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector40~7 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector40~7 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector40~7 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector40~7 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector40~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N9
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector40~8 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector40~8_combout  = (\I2C_MASTER_instance|I2C_wr_instance|stop_state~0_combout  & ((\I2C_MASTER_instance|I2C_wr_instance|Selector40~7_combout ) # ((!\I2C_MASTER_instance|I2C_wr_instance|head_state~regout  & 
// \I2C_MASTER_instance|I2C_wr_instance|main_state.write_start~regout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|Selector40~7_combout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|head_state~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|main_state.write_start~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|stop_state~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector40~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector40~8 .lut_mask = "ba00";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector40~8 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector40~8 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector40~8 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector40~8 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector40~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N3
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~24 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~24_combout  = (((\I2C_MASTER_instance|I2C_wr_instance|wr_state~regout  & \I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit7~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|wr_state~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit7~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~24 .lut_mask = "f000";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~24 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~24 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~24 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~24 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N7
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector40~9 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector40~9_combout  = (\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit7~regout  & (!\I2C_MASTER_instance|I2C_wr_instance|sh8out_state~24_combout  & 
// ((\I2C_MASTER_instance|I2C_wr_instance|sh8out_state~32_combout )))) # (!\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit7~regout  & ((\I2C_MASTER_instance|I2C_wr_instance|cnt_read~0_combout ) # 
// ((!\I2C_MASTER_instance|I2C_wr_instance|sh8out_state~24_combout  & \I2C_MASTER_instance|I2C_wr_instance|sh8out_state~32_combout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit7~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state~24_combout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|cnt_read~0_combout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state~32_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector40~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector40~9 .lut_mask = "7350";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector40~9 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector40~9 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector40~9 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector40~9 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector40~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N3
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector40~3 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector40~3_combout  = (\I2C_MASTER_instance|I2C_wr_instance|Selector40~2 ) # ((\I2C_MASTER_instance|I2C_wr_instance|Selector40~0_combout  & ((\I2C_MASTER_instance|I2C_wr_instance|scl~regout ) # 
// (!\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit7~regout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|sh8in_state.read_bit7~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|Selector40~2 ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|Selector40~0_combout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|scl~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector40~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector40~3 .lut_mask = "fcdc";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector40~3 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector40~3 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector40~3 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector40~3 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector40~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N6
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector40~1 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector40~1_combout  = (\I2C_MASTER_instance|I2C_wr_instance|main_state.addr_write~regout  & ((\I2C_MASTER_instance|I2C_wr_instance|FF~regout  & (!\I2C_MASTER_instance|I2C_wr_instance|RF~regout )) # 
// (!\I2C_MASTER_instance|I2C_wr_instance|FF~regout  & ((!\I2C_MASTER_instance|I2C_wr_instance|Selector29~0_combout )))))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|RF~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|FF~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|main_state.addr_write~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|Selector29~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector40~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector40~1 .lut_mask = "4070";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector40~1 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector40~1 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector40~1 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector40~1 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector40~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N5
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector40~4 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector40~4_combout  = (((!\I2C_MASTER_instance|I2C_wr_instance|Selector51~3_combout ) # (!\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit7~regout )) # (!\I2C_MASTER_instance|I2C_wr_instance|Selector29~0_combout 
// )) # (!\I2C_MASTER_instance|I2C_wr_instance|wr_state~regout )

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|wr_state~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|Selector29~0_combout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|sh8out_state.bit7~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|Selector51~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector40~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector40~4 .lut_mask = "7fff";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector40~4 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector40~4 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector40~4 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector40~4 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector40~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N0
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector40~5 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector40~5_combout  = (\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout  & ((\I2C_MASTER_instance|I2C_wr_instance|RF~regout  & (\I2C_MASTER_instance|I2C_wr_instance|LessThan0~2_combout )) # 
// (!\I2C_MASTER_instance|I2C_wr_instance|RF~regout  & ((\I2C_MASTER_instance|I2C_wr_instance|Selector40~4_combout )))))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|RF~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|LessThan0~2_combout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|Selector40~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector40~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector40~5 .lut_mask = "d080";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector40~5 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector40~5 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector40~5 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector40~5 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector40~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N1
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|Selector40~6 (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|Selector40~6_combout  = (\I2C_MASTER_instance|I2C_wr_instance|link_sda~regout  & ((\I2C_MASTER_instance|I2C_wr_instance|Selector40~3_combout ) # ((\I2C_MASTER_instance|I2C_wr_instance|Selector40~1_combout ) # 
// (\I2C_MASTER_instance|I2C_wr_instance|Selector40~5_combout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|Selector40~3_combout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|link_sda~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|Selector40~1_combout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|Selector40~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|I2C_wr_instance|Selector40~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector40~6 .lut_mask = "ccc8";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector40~6 .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector40~6 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector40~6 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector40~6 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|Selector40~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N2
maxii_lcell \I2C_MASTER_instance|I2C_wr_instance|link_sda (
// Equation(s):
// \I2C_MASTER_instance|I2C_wr_instance|link_sda~regout  = DFFEAS((\I2C_MASTER_instance|I2C_wr_instance|Selector40~8_combout ) # ((\I2C_MASTER_instance|I2C_wr_instance|Selector40~6_combout ) # 
// ((\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout  & \I2C_MASTER_instance|I2C_wr_instance|Selector40~9_combout ))), GLOBAL(\I2C_MASTER_instance|scl_clk~regout ), \i2c_rst~regout , , , , , , )

	.clk(\I2C_MASTER_instance|scl_clk~regout ),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|main_state.data_read~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|Selector40~8_combout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|Selector40~9_combout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|Selector40~6_combout ),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|I2C_wr_instance|link_sda~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|I2C_wr_instance|link_sda .lut_mask = "ffec";
defparam \I2C_MASTER_instance|I2C_wr_instance|link_sda .operation_mode = "normal";
defparam \I2C_MASTER_instance|I2C_wr_instance|link_sda .output_mode = "reg_only";
defparam \I2C_MASTER_instance|I2C_wr_instance|link_sda .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|I2C_wr_instance|link_sda .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|I2C_wr_instance|link_sda .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N4
maxii_lcell \i2c_slave_instance|sda~2 (
// Equation(s):
// \i2c_slave_instance|sda~2_combout  = ((\i2c_slave_instance|sda~1_combout  & ((\I2C_MASTER_instance|I2C_wr_instance|data_buf [7]) # (!\I2C_MASTER_instance|I2C_wr_instance|link_sda~regout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|I2C_wr_instance|data_buf [7]),
	.datab(vcc),
	.datac(\i2c_slave_instance|sda~1_combout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|link_sda~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_instance|sda~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|sda~2 .lut_mask = "a0f0";
defparam \i2c_slave_instance|sda~2 .operation_mode = "normal";
defparam \i2c_slave_instance|sda~2 .output_mode = "comb_only";
defparam \i2c_slave_instance|sda~2 .register_cascade_mode = "off";
defparam \i2c_slave_instance|sda~2 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|sda~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N2
maxii_lcell \i2c_slave_instance|sda~3 (
// Equation(s):
// \i2c_slave_instance|sda~3_combout  = ((\i2c_slave_instance|i2c_slave_op_inst|sda_en~regout ) # ((\I2C_MASTER_instance|I2C_wr_instance|link_sda~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\i2c_slave_instance|i2c_slave_op_inst|sda_en~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|link_sda~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\i2c_slave_instance|sda~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \i2c_slave_instance|sda~3 .lut_mask = "fcfc";
defparam \i2c_slave_instance|sda~3 .operation_mode = "normal";
defparam \i2c_slave_instance|sda~3 .output_mode = "comb_only";
defparam \i2c_slave_instance|sda~3 .register_cascade_mode = "off";
defparam \i2c_slave_instance|sda~3 .sum_lutc_input = "datac";
defparam \i2c_slave_instance|sda~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N9
maxii_lcell \I2C_MASTER_instance|receive_memory[31][7]~1 (
// Equation(s):
// \I2C_MASTER_instance|receive_memory[31][7]~1_combout  = (\I2C_MASTER_instance|send_count [0] & (\I2C_MASTER_instance|send_count [2] & (\I2C_MASTER_instance|send_count [1] & \I2C_MASTER_instance|send_count [3])))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|send_count [0]),
	.datab(\I2C_MASTER_instance|send_count [2]),
	.datac(\I2C_MASTER_instance|send_count [1]),
	.datad(\I2C_MASTER_instance|send_count [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|receive_memory[31][7]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|receive_memory[31][7]~1 .lut_mask = "8000";
defparam \I2C_MASTER_instance|receive_memory[31][7]~1 .operation_mode = "normal";
defparam \I2C_MASTER_instance|receive_memory[31][7]~1 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|receive_memory[31][7]~1 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|receive_memory[31][7]~1 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|receive_memory[31][7]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N4
maxii_lcell \I2C_MASTER_instance|receive_memory[31][7]~2 (
// Equation(s):
// \I2C_MASTER_instance|receive_memory[31][7]~2_combout  = (\I2C_MASTER_instance|LessThan1~0_combout  & (\I2C_MASTER_instance|send_count [4] & (\I2C_MASTER_instance|receive_memory[31][7]~1_combout  & \i2c_rst~regout )))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|LessThan1~0_combout ),
	.datab(\I2C_MASTER_instance|send_count [4]),
	.datac(\I2C_MASTER_instance|receive_memory[31][7]~1_combout ),
	.datad(\i2c_rst~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|receive_memory[31][7]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|receive_memory[31][7]~2 .lut_mask = "8000";
defparam \I2C_MASTER_instance|receive_memory[31][7]~2 .operation_mode = "normal";
defparam \I2C_MASTER_instance|receive_memory[31][7]~2 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|receive_memory[31][7]~2 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|receive_memory[31][7]~2 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|receive_memory[31][7]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N9
maxii_lcell \I2C_MASTER_instance|receive_memory[31][0] (
// Equation(s):
// \I2C_MASTER_instance|receive_memory[31][0]~regout  = DFFEAS((\RD_EN~regout  & (((\I2C_MASTER_instance|data[0]~6 )))), GLOBAL(\I2C_MASTER_instance|I2C_wr_instance|ack~regout ), VCC, , \I2C_MASTER_instance|receive_memory[31][7]~2_combout , , , , )

	.clk(\I2C_MASTER_instance|I2C_wr_instance|ack~regout ),
	.dataa(\RD_EN~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\I2C_MASTER_instance|data[0]~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_MASTER_instance|receive_memory[31][7]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|receive_memory[31][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|receive_memory[31][0] .lut_mask = "aa00";
defparam \I2C_MASTER_instance|receive_memory[31][0] .operation_mode = "normal";
defparam \I2C_MASTER_instance|receive_memory[31][0] .output_mode = "reg_only";
defparam \I2C_MASTER_instance|receive_memory[31][0] .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|receive_memory[31][0] .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|receive_memory[31][0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N5
maxii_lcell \I2C_MASTER_instance|receive_memory[31][3] (
// Equation(s):
// \I2C_MASTER_instance|receive_memory[31][3]~regout  = DFFEAS((((\RD_EN~regout  & \I2C_MASTER_instance|data[3]~3 ))), GLOBAL(\I2C_MASTER_instance|I2C_wr_instance|ack~regout ), VCC, , \I2C_MASTER_instance|receive_memory[31][7]~2_combout , , , , )

	.clk(\I2C_MASTER_instance|I2C_wr_instance|ack~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\RD_EN~regout ),
	.datad(\I2C_MASTER_instance|data[3]~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_MASTER_instance|receive_memory[31][7]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|receive_memory[31][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|receive_memory[31][3] .lut_mask = "f000";
defparam \I2C_MASTER_instance|receive_memory[31][3] .operation_mode = "normal";
defparam \I2C_MASTER_instance|receive_memory[31][3] .output_mode = "reg_only";
defparam \I2C_MASTER_instance|receive_memory[31][3] .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|receive_memory[31][3] .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|receive_memory[31][3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N6
maxii_lcell \I2C_MASTER_instance|receive_memory[31][2] (
// Equation(s):
// \I2C_MASTER_instance|receive_memory[31][2]~regout  = DFFEAS((((\RD_EN~regout  & \I2C_MASTER_instance|data[2]~4 ))), GLOBAL(\I2C_MASTER_instance|I2C_wr_instance|ack~regout ), VCC, , \I2C_MASTER_instance|receive_memory[31][7]~2_combout , , , , )

	.clk(\I2C_MASTER_instance|I2C_wr_instance|ack~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\RD_EN~regout ),
	.datad(\I2C_MASTER_instance|data[2]~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_MASTER_instance|receive_memory[31][7]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|receive_memory[31][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|receive_memory[31][2] .lut_mask = "f000";
defparam \I2C_MASTER_instance|receive_memory[31][2] .operation_mode = "normal";
defparam \I2C_MASTER_instance|receive_memory[31][2] .output_mode = "reg_only";
defparam \I2C_MASTER_instance|receive_memory[31][2] .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|receive_memory[31][2] .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|receive_memory[31][2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N2
maxii_lcell \I2C_MASTER_instance|Equal0~1 (
// Equation(s):
// \I2C_MASTER_instance|Equal0~1_combout  = (\I2C_MASTER_instance|receive_memory[31][3]~regout  & (((\I2C_MASTER_instance|receive_memory[31][2]~regout ))))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|receive_memory[31][3]~regout ),
	.datab(vcc),
	.datac(\I2C_MASTER_instance|receive_memory[31][2]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|Equal0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|Equal0~1 .lut_mask = "a0a0";
defparam \I2C_MASTER_instance|Equal0~1 .operation_mode = "normal";
defparam \I2C_MASTER_instance|Equal0~1 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|Equal0~1 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|Equal0~1 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|Equal0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N2
maxii_lcell \I2C_MASTER_instance|receive_memory[31][1] (
// Equation(s):
// \I2C_MASTER_instance|receive_memory[31][1]~regout  = DFFEAS((\RD_EN~regout  & (((\I2C_MASTER_instance|data[1]~5 )))), GLOBAL(\I2C_MASTER_instance|I2C_wr_instance|ack~regout ), VCC, , \I2C_MASTER_instance|receive_memory[31][7]~2_combout , , , , )

	.clk(\I2C_MASTER_instance|I2C_wr_instance|ack~regout ),
	.dataa(\RD_EN~regout ),
	.datab(vcc),
	.datac(\I2C_MASTER_instance|data[1]~5 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_MASTER_instance|receive_memory[31][7]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|receive_memory[31][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|receive_memory[31][1] .lut_mask = "a0a0";
defparam \I2C_MASTER_instance|receive_memory[31][1] .operation_mode = "normal";
defparam \I2C_MASTER_instance|receive_memory[31][1] .output_mode = "reg_only";
defparam \I2C_MASTER_instance|receive_memory[31][1] .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|receive_memory[31][1] .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|receive_memory[31][1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N8
maxii_lcell \I2C_MASTER_instance|receive_memory[31][6] (
// Equation(s):
// \I2C_MASTER_instance|receive_memory[31][6]~regout  = DFFEAS((\RD_EN~regout  & (!\WR_EN~regout  & ((\I2C_MASTER_instance|I2C_wr_instance|data_from_rm [6]) # (!\I2C_MASTER_instance|I2C_wr_instance|link_data~regout )))), 
// GLOBAL(\I2C_MASTER_instance|I2C_wr_instance|ack~regout ), VCC, , \I2C_MASTER_instance|receive_memory[31][7]~2_combout , , , , )

	.clk(\I2C_MASTER_instance|I2C_wr_instance|ack~regout ),
	.dataa(\RD_EN~regout ),
	.datab(\WR_EN~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|link_data~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|data_from_rm [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_MASTER_instance|receive_memory[31][7]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|receive_memory[31][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|receive_memory[31][6] .lut_mask = "2202";
defparam \I2C_MASTER_instance|receive_memory[31][6] .operation_mode = "normal";
defparam \I2C_MASTER_instance|receive_memory[31][6] .output_mode = "reg_only";
defparam \I2C_MASTER_instance|receive_memory[31][6] .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|receive_memory[31][6] .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|receive_memory[31][6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N1
maxii_lcell \I2C_MASTER_instance|receive_memory[31][5] (
// Equation(s):
// \I2C_MASTER_instance|receive_memory[31][5]~regout  = DFFEAS((\RD_EN~regout  & (!\WR_EN~regout  & ((\I2C_MASTER_instance|I2C_wr_instance|data_from_rm [5]) # (!\I2C_MASTER_instance|I2C_wr_instance|link_data~regout )))), 
// GLOBAL(\I2C_MASTER_instance|I2C_wr_instance|ack~regout ), VCC, , \I2C_MASTER_instance|receive_memory[31][7]~2_combout , , , , )

	.clk(\I2C_MASTER_instance|I2C_wr_instance|ack~regout ),
	.dataa(\RD_EN~regout ),
	.datab(\WR_EN~regout ),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|link_data~regout ),
	.datad(\I2C_MASTER_instance|I2C_wr_instance|data_from_rm [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_MASTER_instance|receive_memory[31][7]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|receive_memory[31][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|receive_memory[31][5] .lut_mask = "2202";
defparam \I2C_MASTER_instance|receive_memory[31][5] .operation_mode = "normal";
defparam \I2C_MASTER_instance|receive_memory[31][5] .output_mode = "reg_only";
defparam \I2C_MASTER_instance|receive_memory[31][5] .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|receive_memory[31][5] .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|receive_memory[31][5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N0
maxii_lcell \I2C_MASTER_instance|receive_memory[31][7] (
// Equation(s):
// \I2C_MASTER_instance|receive_memory[31][7]~regout  = DFFEAS((!\WR_EN~regout  & (\RD_EN~regout  & ((\I2C_MASTER_instance|I2C_wr_instance|data_from_rm [7]) # (!\I2C_MASTER_instance|I2C_wr_instance|link_data~regout )))), 
// GLOBAL(\I2C_MASTER_instance|I2C_wr_instance|ack~regout ), VCC, , \I2C_MASTER_instance|receive_memory[31][7]~2_combout , , , , )

	.clk(\I2C_MASTER_instance|I2C_wr_instance|ack~regout ),
	.dataa(\WR_EN~regout ),
	.datab(\I2C_MASTER_instance|I2C_wr_instance|data_from_rm [7]),
	.datac(\I2C_MASTER_instance|I2C_wr_instance|link_data~regout ),
	.datad(\RD_EN~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_MASTER_instance|receive_memory[31][7]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|receive_memory[31][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|receive_memory[31][7] .lut_mask = "4500";
defparam \I2C_MASTER_instance|receive_memory[31][7] .operation_mode = "normal";
defparam \I2C_MASTER_instance|receive_memory[31][7] .output_mode = "reg_only";
defparam \I2C_MASTER_instance|receive_memory[31][7] .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|receive_memory[31][7] .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|receive_memory[31][7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N2
maxii_lcell \I2C_MASTER_instance|receive_memory[31][4] (
// Equation(s):
// \I2C_MASTER_instance|receive_memory[31][4]~regout  = DFFEAS((\RD_EN~regout  & (((\I2C_MASTER_instance|data[4]~2 )))), GLOBAL(\I2C_MASTER_instance|I2C_wr_instance|ack~regout ), VCC, , \I2C_MASTER_instance|receive_memory[31][7]~2_combout , , , , )

	.clk(\I2C_MASTER_instance|I2C_wr_instance|ack~regout ),
	.dataa(\RD_EN~regout ),
	.datab(vcc),
	.datac(\I2C_MASTER_instance|data[4]~2 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_MASTER_instance|receive_memory[31][7]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|receive_memory[31][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|receive_memory[31][4] .lut_mask = "a0a0";
defparam \I2C_MASTER_instance|receive_memory[31][4] .operation_mode = "normal";
defparam \I2C_MASTER_instance|receive_memory[31][4] .output_mode = "reg_only";
defparam \I2C_MASTER_instance|receive_memory[31][4] .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|receive_memory[31][4] .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|receive_memory[31][4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N7
maxii_lcell \I2C_MASTER_instance|Equal0~0 (
// Equation(s):
// \I2C_MASTER_instance|Equal0~0_combout  = (!\I2C_MASTER_instance|receive_memory[31][6]~regout  & (!\I2C_MASTER_instance|receive_memory[31][5]~regout  & (!\I2C_MASTER_instance|receive_memory[31][7]~regout  & \I2C_MASTER_instance|receive_memory[31][4]~regout 
// )))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|receive_memory[31][6]~regout ),
	.datab(\I2C_MASTER_instance|receive_memory[31][5]~regout ),
	.datac(\I2C_MASTER_instance|receive_memory[31][7]~regout ),
	.datad(\I2C_MASTER_instance|receive_memory[31][4]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\I2C_MASTER_instance|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|Equal0~0 .lut_mask = "0100";
defparam \I2C_MASTER_instance|Equal0~0 .operation_mode = "normal";
defparam \I2C_MASTER_instance|Equal0~0 .output_mode = "comb_only";
defparam \I2C_MASTER_instance|Equal0~0 .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|Equal0~0 .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N4
maxii_lcell \I2C_MASTER_instance|receive_status (
// Equation(s):
// \I2C_MASTER_instance|receive_status~regout  = DFFEAS((\I2C_MASTER_instance|receive_memory[31][0]~regout  & (\I2C_MASTER_instance|Equal0~1_combout  & (\I2C_MASTER_instance|receive_memory[31][1]~regout  & \I2C_MASTER_instance|Equal0~0_combout ))), 
// GLOBAL(\clk~combout ), \i2c_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\I2C_MASTER_instance|receive_memory[31][0]~regout ),
	.datab(\I2C_MASTER_instance|Equal0~1_combout ),
	.datac(\I2C_MASTER_instance|receive_memory[31][1]~regout ),
	.datad(\I2C_MASTER_instance|Equal0~0_combout ),
	.aclr(!\i2c_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\I2C_MASTER_instance|receive_status~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \I2C_MASTER_instance|receive_status .lut_mask = "8000";
defparam \I2C_MASTER_instance|receive_status .operation_mode = "normal";
defparam \I2C_MASTER_instance|receive_status .output_mode = "reg_only";
defparam \I2C_MASTER_instance|receive_status .register_cascade_mode = "off";
defparam \I2C_MASTER_instance|receive_status .sum_lutc_input = "datac";
defparam \I2C_MASTER_instance|receive_status .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N7
maxii_lcell \BusB[17]~2 (
// Equation(s):
// \BusB[17]~2_combout  = (\I2C_MASTER_instance|receive_status~regout ) # (((!\linkICR~regout  & !\linkICW~regout )))

	.clk(gnd),
	.dataa(\I2C_MASTER_instance|receive_status~regout ),
	.datab(vcc),
	.datac(\linkICR~regout ),
	.datad(\linkICW~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusB[17]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusB[17]~2 .lut_mask = "aaaf";
defparam \BusB[17]~2 .operation_mode = "normal";
defparam \BusB[17]~2 .output_mode = "comb_only";
defparam \BusB[17]~2 .register_cascade_mode = "off";
defparam \BusB[17]~2 .sum_lutc_input = "datac";
defparam \BusB[17]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N4
maxii_lcell linkSPI(
// Equation(s):
// \linkSPI~regout  = DFFEAS((\Equal5~3_combout ) # ((\linkSPI~regout  & ((\Equal4~1_combout ) # (!\WideNor1~0 )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal5~3_combout ),
	.datab(\Equal4~1_combout ),
	.datac(\linkSPI~regout ),
	.datad(\WideNor1~0 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkSPI~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkSPI.lut_mask = "eafa";
defparam linkSPI.operation_mode = "normal";
defparam linkSPI.output_mode = "reg_only";
defparam linkSPI.register_cascade_mode = "off";
defparam linkSPI.sum_lutc_input = "datac";
defparam linkSPI.synch_mode = "off";
// synopsys translate_on

// Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led~I (
	.datain(\led~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(led));
// synopsys translate_off
defparam \led~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusE[78]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusE[78]));
// synopsys translate_off
defparam \BusE[78]~I .open_drain_output = "true";
defparam \BusE[78]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusE[79]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusE[79]));
// synopsys translate_off
defparam \BusE[79]~I .open_drain_output = "true";
defparam \BusE[79]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusE[80]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusE[80]));
// synopsys translate_off
defparam \BusE[80]~I .open_drain_output = "true";
defparam \BusE[80]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusE[82]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusE[82]));
// synopsys translate_off
defparam \BusE[82]~I .open_drain_output = "true";
defparam \BusE[82]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusE[84]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusE[84]));
// synopsys translate_off
defparam \BusE[84]~I .open_drain_output = "true";
defparam \BusE[84]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusE[86]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusE[86]));
// synopsys translate_off
defparam \BusE[86]~I .open_drain_output = "true";
defparam \BusE[86]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_66,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusE[88]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusE[88]));
// synopsys translate_off
defparam \BusE[88]~I .open_drain_output = "true";
defparam \BusE[88]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_84,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusE[89]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusE[89]));
// synopsys translate_off
defparam \BusE[89]~I .open_drain_output = "true";
defparam \BusE[89]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusE[90]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusE[90]));
// synopsys translate_off
defparam \BusE[90]~I .open_drain_output = "true";
defparam \BusE[90]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[17]~I (
	.datain(\BusB[17]~2_combout ),
	.oe(\BusA[2]~4_combout ),
	.combout(),
	.padio(BusB[17]));
// synopsys translate_off
defparam \BusB[17]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_64,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusD[64]~I (
	.datain(\BusE[85]~12 ),
	.oe(\linkSPI~regout ),
	.combout(),
	.padio(BusD[64]));
// synopsys translate_off
defparam \BusD[64]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_77,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusE[77]~I (
	.datain(\BusE[83]~11 ),
	.oe(\linkSPI~regout ),
	.combout(),
	.padio(BusE[77]));
// synopsys translate_off
defparam \BusE[77]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusE[81]~I (
	.datain(\BusE[91]~14 ),
	.oe(\linkSPI~regout ),
	.combout(),
	.padio(BusE[81]));
// synopsys translate_off
defparam \BusE[81]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusE[87]~I (
	.datain(\BusC[48]~0 ),
	.oe(\linkSPI~regout ),
	.combout(),
	.padio(BusE[87]));
// synopsys translate_off
defparam \BusE[87]~I .operation_mode = "bidir";
// synopsys translate_on

endmodule
