# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../project_5.srcs/sources_1/imports/rtl" --include "../../../../../../../../../legion/Desktop/mmu/mmu_with_doc/src/rtl" \
"../../../../project_5.srcs/sources_1/imports/rtl/sv32.v" \
"../../../../project_5.srcs/sources_1/imports/rtl/tag_ram.v" \
"../../../../project_5.srcs/sim_1/imports/tb/cache_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
