[2025-07-17 14:41:31.694439] [openram.globals/init_openram]: Initializing OpenRAM...
[2025-07-17 14:41:31.694888] [openram.globals/setup_paths]: OpenRAM source code found in /workspaces/OpenRAM/compiler
[2025-07-17 14:41:31.695123] [openram.globals/setup_paths]: Temporary files saved in /workspaces/OpenRAM/macros/sky130_rom_krom/tmp/
[2025-07-17 14:41:31.695459] [openram.globals/read_config]: Configuration file is /workspaces/OpenRAM/macros/rom_configs/sky130_rom_krom.py
[2025-07-17 14:41:31.697086] [openram.globals/read_config]: Output saved in /workspaces/OpenRAM/macros/sky130_rom_krom/
[2025-07-17 14:41:31.697343] [openram.globals/install_conda]: Creating conda setup...
[2025-07-17 14:41:31.700654] [openram.globals/import_tech]: Tech directory found in /workspaces/OpenRAM/technology:/workspaces/OpenRAM/miniconda/lib/python3.8/site-packages/openram/technology
[2025-07-17 14:41:31.701065] [openram.globals/import_tech]: Adding technology path: /workspaces/OpenRAM/technology
[2025-07-17 14:41:31.701394] [openram.globals/import_tech]: Adding technology path: /workspaces/OpenRAM/miniconda/lib/python3.8/site-packages/openram/technology
[2025-07-17 14:41:31.852223] [openram.globals/purge_temp]: Purging temp directory: /workspaces/OpenRAM/macros/sky130_rom_krom/tmp/
[2025-07-17 14:41:34.855030] [openram.globals/setup_bitcell]: Using bitcell: bitcell_1port
[2025-07-17 14:41:44.282981] [openram.characterizer/<module>]: Initializing characterizer...
[2025-07-17 14:41:44.293426] [openram.characterizer/<module>]: Analytical model enabled.
[2025-07-17 14:41:44.360644] [openram.verify/<module>]: Initializing verify...
[2025-07-17 14:41:44.370715] [openram.verify/<module>]: Finding DRC/LVS/PEX tools.
[2025-07-17 14:41:44.381302] [openram.globals/get_tool]: Using DRC: /workspaces/OpenRAM/miniconda/bin/magic
[2025-07-17 14:41:44.392190] [openram.globals/get_tool]: Using LVS: /workspaces/OpenRAM/miniconda/bin/netgen
[2025-07-17 14:41:44.403276] [openram.globals/get_tool]: Using PEX: /workspaces/OpenRAM/miniconda/bin/magic
[2025-07-17 14:41:44.404256] |==============================================================================|
[2025-07-17 14:41:44.404353] |=========                      OpenRAM v1.2.49                       =========|
[2025-07-17 14:41:44.404438] |=========                                                            =========|
[2025-07-17 14:41:44.404519] |=========               VLSI Design and Automation Lab               =========|
[2025-07-17 14:41:44.404601] |=========        Computer Science and Engineering Department         =========|
[2025-07-17 14:41:44.404682] |=========            University of California Santa Cruz             =========|
[2025-07-17 14:41:44.404761] |=========                                                            =========|
[2025-07-17 14:41:44.404842] |=========          Usage help: openram-user-group@ucsc.edu           =========|
[2025-07-17 14:41:44.404923] |=========        Development help: openram-dev-group@ucsc.edu        =========|
[2025-07-17 14:41:44.405002] |=========                See LICENSE for license info                =========|
[2025-07-17 14:41:44.405079] |==============================================================================|
[2025-07-17 14:41:44.405194] ** Start: 07/17/2025 14:41:44
[2025-07-17 14:41:44.405277] Output files are: 
[2025-07-17 14:41:44.405357] /workspaces/OpenRAM/macros/sky130_rom_krom/sky130_rom_krom.sp
[2025-07-17 14:41:44.405432] /workspaces/OpenRAM/macros/sky130_rom_krom/sky130_rom_krom.v
[2025-07-17 14:41:44.405510] /workspaces/OpenRAM/macros/sky130_rom_krom/sky130_rom_krom.lef
[2025-07-17 14:41:44.405583] /workspaces/OpenRAM/macros/sky130_rom_krom/sky130_rom_krom.gds
[2025-07-17 14:41:44.490587] [openram.rom_config/compute_sizes]: Read rom data file: length 256.0 bytes, 64 words, set number of cols to 256, rows to 8, with 8 words per row
[2025-07-17 14:41:44.490776] create rom of word size 4 with 64 num of words
[2025-07-17 14:41:44.499904] [openram.modules.bitcell_base_array/__init__]: Creating sky130_rom_krom_rom_base_array 8 x 256
[2025-07-17 14:41:47.000377] [openram.modules.rom_wordline_driver_array/__init__]: Creating sky130_rom_krom_rom_row_decode_wordline_buffer
[2025-07-17 14:41:47.001953] [openram.modules.pbuf_dec/__init__]: creating pbuf_dec with size of 32
[2025-07-17 14:41:47.020517] [openram.modules.bitcell_base_array/__init__]: Creating sky130_rom_krom_rom_row_decode_array 6 x 8
[2025-07-17 14:41:47.083065] [openram.modules.rom_column_mux_array/__init__]: Creating sky130_rom_krom_rom_column_mux_array
[2025-07-17 14:41:47.393619] [openram.modules.rom_wordline_driver_array/__init__]: Creating sky130_rom_krom_rom_column_decode_wordline_buffer
[2025-07-17 14:41:47.411158] [openram.modules.pdriver/__init__]: creating pdriver rom_clock_driver
[2025-07-17 14:41:47.431829] [openram.modules.pdriver/__init__]: creating pdriver rom_precharge_driver
[2025-07-17 14:41:47.466358] [openram.modules.rom_wordline_driver_array/__init__]: Creating sky130_rom_krom_rom_bitline_inverter
[2025-07-17 14:41:47.619744] [openram.modules.rom_wordline_driver_array/__init__]: Creating sky130_rom_krom_rom_output_buffer
[2025-07-17 14:41:47.661032] ** Submodules: 3.2 seconds
[2025-07-17 14:41:47.661902] ** Placement: 0.0 seconds
[2025-07-17 14:41:51.462368] [openram.base.hierarchy_layout/get_bbox]: Size: 302.89 x 61.28 with perimeter margin 0
[2025-07-17 14:41:51.500201] [openram.router.router_tech/__init__]: Minimum track width: 0.680
[2025-07-17 14:41:51.500584] [openram.router.router_tech/__init__]: Minimum track space: 0.300
[2025-07-17 14:41:51.500905] [openram.router.router_tech/__init__]: Minimum track wire width: 0.380
[2025-07-17 14:41:51.501244] [openram.router.supply_router/route]: Running router for vdd and gnd...
[2025-07-17 14:41:58.418806] [openram.router.router_tech/__init__]: Minimum track width: 0.680
[2025-07-17 14:41:58.419261] [openram.router.router_tech/__init__]: Minimum track space: 0.300
[2025-07-17 14:41:58.419602] [openram.router.router_tech/__init__]: Minimum track wire width: 0.380
[2025-07-17 14:41:58.419919] [openram.router.signal_escape_router/route]: Running signal escape router...
[2025-07-17 14:42:04.002573] ** Routing: 16.3 seconds
[2025-07-17 14:42:34.240240] [openram.verify.run_script/run_script]: Still running /workspaces/OpenRAM/macros/sky130_rom_krom/tmp/run_ext.sh (30 seconds)
[2025-07-17 14:42:48.267076] [openram.verify.magic/run_drc]: DRC Errors sky130_rom_krom	0
[2025-07-17 14:42:49.340659] [openram.verify.magic/run_lvs]: sky130_rom_krom	LVS matches
[2025-07-17 14:42:49.341017] ** Verification: 45.3 seconds
[2025-07-17 14:42:49.341151] ** ROM creation: 64.9 seconds
[2025-07-17 14:42:49.341275] SP: Writing to /workspaces/OpenRAM/macros/sky130_rom_krom/sky130_rom_krom.sp
[2025-07-17 14:42:49.389290] ** Spice writing: 0.0 seconds
[2025-07-17 14:42:49.389410] GDS: Writing to /workspaces/OpenRAM/macros/sky130_rom_krom/sky130_rom_krom.gds
[2025-07-17 14:42:49.514887] ** GDS: 0.1 seconds
[2025-07-17 14:42:49.514997] LEF: Writing to /workspaces/OpenRAM/macros/sky130_rom_krom/sky130_rom_krom.lef
[2025-07-17 14:42:49.516910] ** LEF: 0.0 seconds
[2025-07-17 14:42:49.516998] LVS: Writing to /workspaces/OpenRAM/macros/sky130_rom_krom/sky130_rom_krom.lvs.sp
[2025-07-17 14:42:49.562469] ** LVS writing: 0.0 seconds
[2025-07-17 14:42:49.562870] Config: Writing to /workspaces/OpenRAM/macros/sky130_rom_krom/sky130_rom_krom.py
[2025-07-17 14:42:49.562970] ** Config: 0.0 seconds
[2025-07-17 14:42:49.563055] Verilog: Writing to /workspaces/OpenRAM/macros/sky130_rom_krom/sky130_rom_krom.v
[2025-07-17 14:42:49.563310] ** Verilog: 0.0 seconds
[2025-07-17 14:42:49.563594] [openram.globals/cleanup_paths]: Preserving temp directory: /workspaces/OpenRAM/macros/sky130_rom_krom/tmp/
[2025-07-17 14:42:49.563824] [openram.verify.magic/print_drc_stats]: DRC runs: 1
[2025-07-17 14:42:49.564045] [openram.verify.magic/print_lvs_stats]: LVS runs: 1
[2025-07-17 14:42:49.564286] [openram.verify.magic/print_pex_stats]: PEX runs: 0
[2025-07-17 14:42:49.564384] ** End: 65.2 seconds
