\doxysection{system/include/stm32f4-\/hal/stm32f4xx\+\_\+hal\+\_\+tim.h File Reference}
\label{stm32f4xx__hal__tim_8h}\index{system/include/stm32f4-\/hal/stm32f4xx\_hal\_tim.h@{system/include/stm32f4-\/hal/stm32f4xx\_hal\_tim.h}}


Header file of TIM HAL module.  


{\ttfamily \#include \char`\"{}stm32f4xx\+\_\+hal\+\_\+def.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32f4xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h\char`\"{}}\newline
Include dependency graph for stm32f4xx\+\_\+hal\+\_\+tim.\+h\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{stm32f4xx__hal__tim_8h__incl}
\end{center}
\end{figure}
This graph shows which files directly or indirectly include this file\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{stm32f4xx__hal__tim_8h__dep__incl}
\end{center}
\end{figure}
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \textbf{ TIM\+\_\+\+Base\+\_\+\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em TIM Time base Configuration Structure definition ~\newline
 \end{DoxyCompactList}\item 
struct \textbf{ TIM\+\_\+\+OC\+\_\+\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em TIM Output Compare Configuration Structure definition ~\newline
 \end{DoxyCompactList}\item 
struct \textbf{ TIM\+\_\+\+One\+Pulse\+\_\+\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em TIM One Pulse Mode Configuration Structure definition ~\newline
 \end{DoxyCompactList}\item 
struct \textbf{ TIM\+\_\+\+IC\+\_\+\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em TIM Input Capture Configuration Structure definition ~\newline
 \end{DoxyCompactList}\item 
struct \textbf{ TIM\+\_\+\+Encoder\+\_\+\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em TIM Encoder Configuration Structure definition ~\newline
 \end{DoxyCompactList}\item 
struct \textbf{ TIM\+\_\+\+Clock\+Config\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Clock Configuration Handle Structure definition ~\newline
 \end{DoxyCompactList}\item 
struct \textbf{ TIM\+\_\+\+Clear\+Input\+Config\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Clear Input Configuration Handle Structure definition ~\newline
 \end{DoxyCompactList}\item 
struct \textbf{ TIM\+\_\+\+Slave\+Config\+Type\+Def}
\begin{DoxyCompactList}\small\item\em TIM Slave configuration Structure definition ~\newline
 \end{DoxyCompactList}\item 
struct \textbf{ TIM\+\_\+\+Handle\+Type\+Def}
\begin{DoxyCompactList}\small\item\em TIM Time Base Handle Structure definition ~\newline
 \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ TIM\+\_\+\+INPUTCHANNELPOLARITY\+\_\+\+RISING}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \textbf{ TIM\+\_\+\+INPUTCHANNELPOLARITY\+\_\+\+FALLING}~(\textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1P})
\item 
\#define \textbf{ TIM\+\_\+\+INPUTCHANNELPOLARITY\+\_\+\+BOTHEDGE}~(\textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1P} $\vert$ \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1\+NP})
\item 
\#define \textbf{ TIM\+\_\+\+ETRPOLARITY\+\_\+\+INVERTED}~(\textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETP})
\item 
\#define \textbf{ TIM\+\_\+\+ETRPOLARITY\+\_\+\+NONINVERTED}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \textbf{ TIM\+\_\+\+ETRPRESCALER\+\_\+\+DIV1}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \textbf{ TIM\+\_\+\+ETRPRESCALER\+\_\+\+DIV2}~(\textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+0})
\item 
\#define \textbf{ TIM\+\_\+\+ETRPRESCALER\+\_\+\+DIV4}~(\textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+1})
\item 
\#define \textbf{ TIM\+\_\+\+ETRPRESCALER\+\_\+\+DIV8}~(\textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETPS})
\item 
\#define \textbf{ TIM\+\_\+\+COUNTERMODE\+\_\+\+UP}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \textbf{ TIM\+\_\+\+COUNTERMODE\+\_\+\+DOWN}~\textbf{ TIM\+\_\+\+CR1\+\_\+\+DIR}
\item 
\#define \textbf{ TIM\+\_\+\+COUNTERMODE\+\_\+\+CENTERALIGNED1}~\textbf{ TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+0}
\item 
\#define \textbf{ TIM\+\_\+\+COUNTERMODE\+\_\+\+CENTERALIGNED2}~\textbf{ TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+1}
\item 
\#define \textbf{ TIM\+\_\+\+COUNTERMODE\+\_\+\+CENTERALIGNED3}~\textbf{ TIM\+\_\+\+CR1\+\_\+\+CMS}
\item 
\#define \textbf{ TIM\+\_\+\+CLOCKDIVISION\+\_\+\+DIV1}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \textbf{ TIM\+\_\+\+CLOCKDIVISION\+\_\+\+DIV2}~(\textbf{ TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+0})
\item 
\#define \textbf{ TIM\+\_\+\+CLOCKDIVISION\+\_\+\+DIV4}~(\textbf{ TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+1})
\item 
\#define \textbf{ TIM\+\_\+\+OCMODE\+\_\+\+TIMING}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \textbf{ TIM\+\_\+\+OCMODE\+\_\+\+ACTIVE}~(\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+0})
\item 
\#define \textbf{ TIM\+\_\+\+OCMODE\+\_\+\+INACTIVE}~(\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+1})
\item 
\#define \textbf{ TIM\+\_\+\+OCMODE\+\_\+\+TOGGLE}~(\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+0} $\vert$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+1})
\item 
\#define \textbf{ TIM\+\_\+\+OCMODE\+\_\+\+PWM1}~(\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+1} $\vert$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+2})
\item 
\#define \textbf{ TIM\+\_\+\+OCMODE\+\_\+\+PWM2}~(\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1M})
\item 
\#define \textbf{ TIM\+\_\+\+OCMODE\+\_\+\+FORCED\+\_\+\+ACTIVE}~(\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+0} $\vert$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+2})
\item 
\#define \textbf{ TIM\+\_\+\+OCMODE\+\_\+\+FORCED\+\_\+\+INACTIVE}~(\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+2})
\item 
\#define \textbf{ TIM\+\_\+\+OCFAST\+\_\+\+DISABLE}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \textbf{ TIM\+\_\+\+OCFAST\+\_\+\+ENABLE}~(\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE})
\item 
\#define \textbf{ TIM\+\_\+\+OCPOLARITY\+\_\+\+HIGH}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \textbf{ TIM\+\_\+\+OCPOLARITY\+\_\+\+LOW}~(\textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1P})
\item 
\#define \textbf{ TIM\+\_\+\+OCNPOLARITY\+\_\+\+HIGH}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \textbf{ TIM\+\_\+\+OCNPOLARITY\+\_\+\+LOW}~(\textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1\+NP})
\item 
\#define \textbf{ TIM\+\_\+\+OCIDLESTATE\+\_\+\+SET}~(\textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS1})
\item 
\#define \textbf{ TIM\+\_\+\+OCIDLESTATE\+\_\+\+RESET}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \textbf{ TIM\+\_\+\+OCNIDLESTATE\+\_\+\+SET}~(\textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS1N})
\item 
\#define \textbf{ TIM\+\_\+\+OCNIDLESTATE\+\_\+\+RESET}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \textbf{ TIM\+\_\+\+CHANNEL\+\_\+1}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \textbf{ TIM\+\_\+\+CHANNEL\+\_\+2}~((uint32\+\_\+t)0x00000004U)
\item 
\#define \textbf{ TIM\+\_\+\+CHANNEL\+\_\+3}~((uint32\+\_\+t)0x00000008U)
\item 
\#define \textbf{ TIM\+\_\+\+CHANNEL\+\_\+4}~((uint32\+\_\+t)0x0000000\+CU)
\item 
\#define \textbf{ TIM\+\_\+\+CHANNEL\+\_\+\+ALL}~((uint32\+\_\+t)0x00000018U)
\item 
\#define \textbf{ TIM\+\_\+\+ICPOLARITY\+\_\+\+RISING}~\textbf{ TIM\+\_\+\+INPUTCHANNELPOLARITY\+\_\+\+RISING}
\item 
\#define \textbf{ TIM\+\_\+\+ICPOLARITY\+\_\+\+FALLING}~\textbf{ TIM\+\_\+\+INPUTCHANNELPOLARITY\+\_\+\+FALLING}
\item 
\#define \textbf{ TIM\+\_\+\+ICPOLARITY\+\_\+\+BOTHEDGE}~\textbf{ TIM\+\_\+\+INPUTCHANNELPOLARITY\+\_\+\+BOTHEDGE}
\item 
\#define \textbf{ TIM\+\_\+\+ICSELECTION\+\_\+\+DIRECTTI}~(\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+0})
\item 
\#define \textbf{ TIM\+\_\+\+ICSELECTION\+\_\+\+INDIRECTTI}~(\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+1})
\item 
\#define \textbf{ TIM\+\_\+\+ICSELECTION\+\_\+\+TRC}~(\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+CC1S})
\item 
\#define \textbf{ TIM\+\_\+\+ICPSC\+\_\+\+DIV1}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \textbf{ TIM\+\_\+\+ICPSC\+\_\+\+DIV2}~(\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+0})
\item 
\#define \textbf{ TIM\+\_\+\+ICPSC\+\_\+\+DIV4}~(\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+1})
\item 
\#define \textbf{ TIM\+\_\+\+ICPSC\+\_\+\+DIV8}~(\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC})
\item 
\#define \textbf{ TIM\+\_\+\+OPMODE\+\_\+\+SINGLE}~(\textbf{ TIM\+\_\+\+CR1\+\_\+\+OPM})
\item 
\#define \textbf{ TIM\+\_\+\+OPMODE\+\_\+\+REPETITIVE}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \textbf{ TIM\+\_\+\+ENCODERMODE\+\_\+\+TI1}~(\textbf{ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+0})
\item 
\#define \textbf{ TIM\+\_\+\+ENCODERMODE\+\_\+\+TI2}~(\textbf{ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+1})
\item 
\#define \textbf{ TIM\+\_\+\+ENCODERMODE\+\_\+\+TI12}~(\textbf{ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+1} $\vert$ \textbf{ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+0})
\item 
\#define \textbf{ TIM\+\_\+\+IT\+\_\+\+UPDATE}~(\textbf{ TIM\+\_\+\+DIER\+\_\+\+UIE})
\item 
\#define \textbf{ TIM\+\_\+\+IT\+\_\+\+CC1}~(\textbf{ TIM\+\_\+\+DIER\+\_\+\+CC1\+IE})
\item 
\#define \textbf{ TIM\+\_\+\+IT\+\_\+\+CC2}~(\textbf{ TIM\+\_\+\+DIER\+\_\+\+CC2\+IE})
\item 
\#define \textbf{ TIM\+\_\+\+IT\+\_\+\+CC3}~(\textbf{ TIM\+\_\+\+DIER\+\_\+\+CC3\+IE})
\item 
\#define \textbf{ TIM\+\_\+\+IT\+\_\+\+CC4}~(\textbf{ TIM\+\_\+\+DIER\+\_\+\+CC4\+IE})
\item 
\#define \textbf{ TIM\+\_\+\+IT\+\_\+\+COM}~(\textbf{ TIM\+\_\+\+DIER\+\_\+\+COMIE})
\item 
\#define \textbf{ TIM\+\_\+\+IT\+\_\+\+TRIGGER}~(\textbf{ TIM\+\_\+\+DIER\+\_\+\+TIE})
\item 
\#define \textbf{ TIM\+\_\+\+IT\+\_\+\+BREAK}~(\textbf{ TIM\+\_\+\+DIER\+\_\+\+BIE})
\item 
\#define \textbf{ TIM\+\_\+\+COMMUTATION\+\_\+\+TRGI}~(\textbf{ TIM\+\_\+\+CR2\+\_\+\+CCUS})
\item 
\#define \textbf{ TIM\+\_\+\+COMMUTATION\+\_\+\+SOFTWARE}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \textbf{ TIM\+\_\+\+DMA\+\_\+\+UPDATE}~(\textbf{ TIM\+\_\+\+DIER\+\_\+\+UDE})
\item 
\#define \textbf{ TIM\+\_\+\+DMA\+\_\+\+CC1}~(\textbf{ TIM\+\_\+\+DIER\+\_\+\+CC1\+DE})
\item 
\#define \textbf{ TIM\+\_\+\+DMA\+\_\+\+CC2}~(\textbf{ TIM\+\_\+\+DIER\+\_\+\+CC2\+DE})
\item 
\#define \textbf{ TIM\+\_\+\+DMA\+\_\+\+CC3}~(\textbf{ TIM\+\_\+\+DIER\+\_\+\+CC3\+DE})
\item 
\#define \textbf{ TIM\+\_\+\+DMA\+\_\+\+CC4}~(\textbf{ TIM\+\_\+\+DIER\+\_\+\+CC4\+DE})
\item 
\#define \textbf{ TIM\+\_\+\+DMA\+\_\+\+COM}~(\textbf{ TIM\+\_\+\+DIER\+\_\+\+COMDE})
\item 
\#define \textbf{ TIM\+\_\+\+DMA\+\_\+\+TRIGGER}~(\textbf{ TIM\+\_\+\+DIER\+\_\+\+TDE})
\item 
\#define \textbf{ TIM\+\_\+\+EVENTSOURCE\+\_\+\+UPDATE}~\textbf{ TIM\+\_\+\+EGR\+\_\+\+UG}
\item 
\#define \textbf{ TIM\+\_\+\+EVENTSOURCE\+\_\+\+CC1}~\textbf{ TIM\+\_\+\+EGR\+\_\+\+CC1G}
\item 
\#define \textbf{ TIM\+\_\+\+EVENTSOURCE\+\_\+\+CC2}~\textbf{ TIM\+\_\+\+EGR\+\_\+\+CC2G}
\item 
\#define \textbf{ TIM\+\_\+\+EVENTSOURCE\+\_\+\+CC3}~\textbf{ TIM\+\_\+\+EGR\+\_\+\+CC3G}
\item 
\#define \textbf{ TIM\+\_\+\+EVENTSOURCE\+\_\+\+CC4}~\textbf{ TIM\+\_\+\+EGR\+\_\+\+CC4G}
\item 
\#define \textbf{ TIM\+\_\+\+EVENTSOURCE\+\_\+\+COM}~\textbf{ TIM\+\_\+\+EGR\+\_\+\+COMG}
\item 
\#define \textbf{ TIM\+\_\+\+EVENTSOURCE\+\_\+\+TRIGGER}~\textbf{ TIM\+\_\+\+EGR\+\_\+\+TG}
\item 
\#define \textbf{ TIM\+\_\+\+EVENTSOURCE\+\_\+\+BREAK}~\textbf{ TIM\+\_\+\+EGR\+\_\+\+BG}
\item 
\#define \textbf{ TIM\+\_\+\+FLAG\+\_\+\+UPDATE}~(\textbf{ TIM\+\_\+\+SR\+\_\+\+UIF})
\item 
\#define \textbf{ TIM\+\_\+\+FLAG\+\_\+\+CC1}~(\textbf{ TIM\+\_\+\+SR\+\_\+\+CC1\+IF})
\item 
\#define \textbf{ TIM\+\_\+\+FLAG\+\_\+\+CC2}~(\textbf{ TIM\+\_\+\+SR\+\_\+\+CC2\+IF})
\item 
\#define \textbf{ TIM\+\_\+\+FLAG\+\_\+\+CC3}~(\textbf{ TIM\+\_\+\+SR\+\_\+\+CC3\+IF})
\item 
\#define \textbf{ TIM\+\_\+\+FLAG\+\_\+\+CC4}~(\textbf{ TIM\+\_\+\+SR\+\_\+\+CC4\+IF})
\item 
\#define \textbf{ TIM\+\_\+\+FLAG\+\_\+\+COM}~(\textbf{ TIM\+\_\+\+SR\+\_\+\+COMIF})
\item 
\#define \textbf{ TIM\+\_\+\+FLAG\+\_\+\+TRIGGER}~(\textbf{ TIM\+\_\+\+SR\+\_\+\+TIF})
\item 
\#define \textbf{ TIM\+\_\+\+FLAG\+\_\+\+BREAK}~(\textbf{ TIM\+\_\+\+SR\+\_\+\+BIF})
\item 
\#define \textbf{ TIM\+\_\+\+FLAG\+\_\+\+CC1\+OF}~(\textbf{ TIM\+\_\+\+SR\+\_\+\+CC1\+OF})
\item 
\#define \textbf{ TIM\+\_\+\+FLAG\+\_\+\+CC2\+OF}~(\textbf{ TIM\+\_\+\+SR\+\_\+\+CC2\+OF})
\item 
\#define \textbf{ TIM\+\_\+\+FLAG\+\_\+\+CC3\+OF}~(\textbf{ TIM\+\_\+\+SR\+\_\+\+CC3\+OF})
\item 
\#define \textbf{ TIM\+\_\+\+FLAG\+\_\+\+CC4\+OF}~(\textbf{ TIM\+\_\+\+SR\+\_\+\+CC4\+OF})
\item 
\#define \textbf{ TIM\+\_\+\+CLOCKSOURCE\+\_\+\+ETRMODE2}~(\textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+1})
\item 
\#define \textbf{ TIM\+\_\+\+CLOCKSOURCE\+\_\+\+INTERNAL}~(\textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+0})
\item 
\#define \textbf{ TIM\+\_\+\+CLOCKSOURCE\+\_\+\+ITR0}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \textbf{ TIM\+\_\+\+CLOCKSOURCE\+\_\+\+ITR1}~(\textbf{ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+0})
\item 
\#define \textbf{ TIM\+\_\+\+CLOCKSOURCE\+\_\+\+ITR2}~(\textbf{ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+1})
\item 
\#define \textbf{ TIM\+\_\+\+CLOCKSOURCE\+\_\+\+ITR3}~(\textbf{ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+0} $\vert$ \textbf{ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+1})
\item 
\#define \textbf{ TIM\+\_\+\+CLOCKSOURCE\+\_\+\+TI1\+ED}~(\textbf{ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+2})
\item 
\#define \textbf{ TIM\+\_\+\+CLOCKSOURCE\+\_\+\+TI1}~(\textbf{ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+0} $\vert$ \textbf{ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+2})
\item 
\#define \textbf{ TIM\+\_\+\+CLOCKSOURCE\+\_\+\+TI2}~(\textbf{ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+1} $\vert$ \textbf{ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+2})
\item 
\#define \textbf{ TIM\+\_\+\+CLOCKSOURCE\+\_\+\+ETRMODE1}~(\textbf{ TIM\+\_\+\+SMCR\+\_\+\+TS})
\item 
\#define \textbf{ TIM\+\_\+\+CLOCKPOLARITY\+\_\+\+INVERTED}~\textbf{ TIM\+\_\+\+ETRPOLARITY\+\_\+\+INVERTED}
\item 
\#define \textbf{ TIM\+\_\+\+CLOCKPOLARITY\+\_\+\+NONINVERTED}~\textbf{ TIM\+\_\+\+ETRPOLARITY\+\_\+\+NONINVERTED}
\item 
\#define \textbf{ TIM\+\_\+\+CLOCKPOLARITY\+\_\+\+RISING}~\textbf{ TIM\+\_\+\+INPUTCHANNELPOLARITY\+\_\+\+RISING}
\item 
\#define \textbf{ TIM\+\_\+\+CLOCKPOLARITY\+\_\+\+FALLING}~\textbf{ TIM\+\_\+\+INPUTCHANNELPOLARITY\+\_\+\+FALLING}
\item 
\#define \textbf{ TIM\+\_\+\+CLOCKPOLARITY\+\_\+\+BOTHEDGE}~\textbf{ TIM\+\_\+\+INPUTCHANNELPOLARITY\+\_\+\+BOTHEDGE}
\item 
\#define \textbf{ TIM\+\_\+\+CLOCKPRESCALER\+\_\+\+DIV1}~\textbf{ TIM\+\_\+\+ETRPRESCALER\+\_\+\+DIV1}
\item 
\#define \textbf{ TIM\+\_\+\+CLOCKPRESCALER\+\_\+\+DIV2}~\textbf{ TIM\+\_\+\+ETRPRESCALER\+\_\+\+DIV2}
\item 
\#define \textbf{ TIM\+\_\+\+CLOCKPRESCALER\+\_\+\+DIV4}~\textbf{ TIM\+\_\+\+ETRPRESCALER\+\_\+\+DIV4}
\item 
\#define \textbf{ TIM\+\_\+\+CLOCKPRESCALER\+\_\+\+DIV8}~\textbf{ TIM\+\_\+\+ETRPRESCALER\+\_\+\+DIV8}
\item 
\#define \textbf{ TIM\+\_\+\+CLEARINPUTSOURCE\+\_\+\+ETR}~((uint32\+\_\+t)0x00000001U)
\item 
\#define \textbf{ TIM\+\_\+\+CLEARINPUTSOURCE\+\_\+\+NONE}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \textbf{ TIM\+\_\+\+CLEARINPUTPOLARITY\+\_\+\+INVERTED}~\textbf{ TIM\+\_\+\+ETRPOLARITY\+\_\+\+INVERTED}
\item 
\#define \textbf{ TIM\+\_\+\+CLEARINPUTPOLARITY\+\_\+\+NONINVERTED}~\textbf{ TIM\+\_\+\+ETRPOLARITY\+\_\+\+NONINVERTED}
\item 
\#define \textbf{ TIM\+\_\+\+CLEARINPUTPRESCALER\+\_\+\+DIV1}~\textbf{ TIM\+\_\+\+ETRPRESCALER\+\_\+\+DIV1}
\item 
\#define \textbf{ TIM\+\_\+\+CLEARINPUTPRESCALER\+\_\+\+DIV2}~\textbf{ TIM\+\_\+\+ETRPRESCALER\+\_\+\+DIV2}
\item 
\#define \textbf{ TIM\+\_\+\+CLEARINPUTPRESCALER\+\_\+\+DIV4}~\textbf{ TIM\+\_\+\+ETRPRESCALER\+\_\+\+DIV4}
\item 
\#define \textbf{ TIM\+\_\+\+CLEARINPUTPRESCALER\+\_\+\+DIV8}~\textbf{ TIM\+\_\+\+ETRPRESCALER\+\_\+\+DIV8}
\item 
\#define \textbf{ TIM\+\_\+\+OSSR\+\_\+\+ENABLE}~(\textbf{ TIM\+\_\+\+BDTR\+\_\+\+OSSR})
\item 
\#define \textbf{ TIM\+\_\+\+OSSR\+\_\+\+DISABLE}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \textbf{ TIM\+\_\+\+OSSI\+\_\+\+ENABLE}~(\textbf{ TIM\+\_\+\+BDTR\+\_\+\+OSSI})
\item 
\#define \textbf{ TIM\+\_\+\+OSSI\+\_\+\+DISABLE}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \textbf{ TIM\+\_\+\+LOCKLEVEL\+\_\+\+OFF}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \textbf{ TIM\+\_\+\+LOCKLEVEL\+\_\+1}~(\textbf{ TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+0})
\item 
\#define \textbf{ TIM\+\_\+\+LOCKLEVEL\+\_\+2}~(\textbf{ TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+1})
\item 
\#define \textbf{ TIM\+\_\+\+LOCKLEVEL\+\_\+3}~(\textbf{ TIM\+\_\+\+BDTR\+\_\+\+LOCK})
\item 
\#define \textbf{ TIM\+\_\+\+BREAK\+\_\+\+ENABLE}~(\textbf{ TIM\+\_\+\+BDTR\+\_\+\+BKE})
\item 
\#define \textbf{ TIM\+\_\+\+BREAK\+\_\+\+DISABLE}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \textbf{ TIM\+\_\+\+BREAKPOLARITY\+\_\+\+LOW}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \textbf{ TIM\+\_\+\+BREAKPOLARITY\+\_\+\+HIGH}~(\textbf{ TIM\+\_\+\+BDTR\+\_\+\+BKP})
\item 
\#define \textbf{ TIM\+\_\+\+AUTOMATICOUTPUT\+\_\+\+ENABLE}~(\textbf{ TIM\+\_\+\+BDTR\+\_\+\+AOE})
\item 
\#define \textbf{ TIM\+\_\+\+AUTOMATICOUTPUT\+\_\+\+DISABLE}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \textbf{ TIM\+\_\+\+TRGO\+\_\+\+RESET}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \textbf{ TIM\+\_\+\+TRGO\+\_\+\+ENABLE}~(\textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+0})
\item 
\#define \textbf{ TIM\+\_\+\+TRGO\+\_\+\+UPDATE}~(\textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+1})
\item 
\#define \textbf{ TIM\+\_\+\+TRGO\+\_\+\+OC1}~((\textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+1} $\vert$ \textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+0}))
\item 
\#define \textbf{ TIM\+\_\+\+TRGO\+\_\+\+OC1\+REF}~(\textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+2})
\item 
\#define \textbf{ TIM\+\_\+\+TRGO\+\_\+\+OC2\+REF}~((\textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+2} $\vert$ \textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+0}))
\item 
\#define \textbf{ TIM\+\_\+\+TRGO\+\_\+\+OC3\+REF}~((\textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+2} $\vert$ \textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+1}))
\item 
\#define \textbf{ TIM\+\_\+\+TRGO\+\_\+\+OC4\+REF}~((\textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+2} $\vert$ \textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+1} $\vert$ \textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+0}))
\item 
\#define \textbf{ TIM\+\_\+\+SLAVEMODE\+\_\+\+DISABLE}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \textbf{ TIM\+\_\+\+SLAVEMODE\+\_\+\+RESET}~((uint32\+\_\+t)0x00000004U)
\item 
\#define \textbf{ TIM\+\_\+\+SLAVEMODE\+\_\+\+GATED}~((uint32\+\_\+t)0x00000005U)
\item 
\#define \textbf{ TIM\+\_\+\+SLAVEMODE\+\_\+\+TRIGGER}~((uint32\+\_\+t)0x00000006U)
\item 
\#define \textbf{ TIM\+\_\+\+SLAVEMODE\+\_\+\+EXTERNAL1}~((uint32\+\_\+t)0x00000007U)
\item 
\#define \textbf{ TIM\+\_\+\+MASTERSLAVEMODE\+\_\+\+ENABLE}~((uint32\+\_\+t)0x00000080U)
\item 
\#define \textbf{ TIM\+\_\+\+MASTERSLAVEMODE\+\_\+\+DISABLE}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \textbf{ TIM\+\_\+\+TS\+\_\+\+ITR0}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \textbf{ TIM\+\_\+\+TS\+\_\+\+ITR1}~((uint32\+\_\+t)0x00000010U)
\item 
\#define \textbf{ TIM\+\_\+\+TS\+\_\+\+ITR2}~((uint32\+\_\+t)0x00000020U)
\item 
\#define \textbf{ TIM\+\_\+\+TS\+\_\+\+ITR3}~((uint32\+\_\+t)0x00000030U)
\item 
\#define \textbf{ TIM\+\_\+\+TS\+\_\+\+TI1\+F\+\_\+\+ED}~((uint32\+\_\+t)0x00000040U)
\item 
\#define \textbf{ TIM\+\_\+\+TS\+\_\+\+TI1\+FP1}~((uint32\+\_\+t)0x00000050U)
\item 
\#define \textbf{ TIM\+\_\+\+TS\+\_\+\+TI2\+FP2}~((uint32\+\_\+t)0x00000060U)
\item 
\#define \textbf{ TIM\+\_\+\+TS\+\_\+\+ETRF}~((uint32\+\_\+t)0x00000070U)
\item 
\#define \textbf{ TIM\+\_\+\+TS\+\_\+\+NONE}~((uint32\+\_\+t)0x0000\+FFFFU)
\item 
\#define \textbf{ TIM\+\_\+\+TRIGGERPOLARITY\+\_\+\+INVERTED}~\textbf{ TIM\+\_\+\+ETRPOLARITY\+\_\+\+INVERTED}
\item 
\#define \textbf{ TIM\+\_\+\+TRIGGERPOLARITY\+\_\+\+NONINVERTED}~\textbf{ TIM\+\_\+\+ETRPOLARITY\+\_\+\+NONINVERTED}
\item 
\#define \textbf{ TIM\+\_\+\+TRIGGERPOLARITY\+\_\+\+RISING}~\textbf{ TIM\+\_\+\+INPUTCHANNELPOLARITY\+\_\+\+RISING}
\item 
\#define \textbf{ TIM\+\_\+\+TRIGGERPOLARITY\+\_\+\+FALLING}~\textbf{ TIM\+\_\+\+INPUTCHANNELPOLARITY\+\_\+\+FALLING}
\item 
\#define \textbf{ TIM\+\_\+\+TRIGGERPOLARITY\+\_\+\+BOTHEDGE}~\textbf{ TIM\+\_\+\+INPUTCHANNELPOLARITY\+\_\+\+BOTHEDGE}
\item 
\#define \textbf{ TIM\+\_\+\+TRIGGERPRESCALER\+\_\+\+DIV1}~\textbf{ TIM\+\_\+\+ETRPRESCALER\+\_\+\+DIV1}
\item 
\#define \textbf{ TIM\+\_\+\+TRIGGERPRESCALER\+\_\+\+DIV2}~\textbf{ TIM\+\_\+\+ETRPRESCALER\+\_\+\+DIV2}
\item 
\#define \textbf{ TIM\+\_\+\+TRIGGERPRESCALER\+\_\+\+DIV4}~\textbf{ TIM\+\_\+\+ETRPRESCALER\+\_\+\+DIV4}
\item 
\#define \textbf{ TIM\+\_\+\+TRIGGERPRESCALER\+\_\+\+DIV8}~\textbf{ TIM\+\_\+\+ETRPRESCALER\+\_\+\+DIV8}
\item 
\#define \textbf{ TIM\+\_\+\+TI1\+SELECTION\+\_\+\+CH1}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \textbf{ TIM\+\_\+\+TI1\+SELECTION\+\_\+\+XORCOMBINATION}~(\textbf{ TIM\+\_\+\+CR2\+\_\+\+TI1S})
\item 
\#define \textbf{ TIM\+\_\+\+DMABASE\+\_\+\+CR1}~(0x00000000U)
\item 
\#define \textbf{ TIM\+\_\+\+DMABASE\+\_\+\+CR2}~(0x00000001U)
\item 
\#define \textbf{ TIM\+\_\+\+DMABASE\+\_\+\+SMCR}~(0x00000002U)
\item 
\#define \textbf{ TIM\+\_\+\+DMABASE\+\_\+\+DIER}~(0x00000003U)
\item 
\#define \textbf{ TIM\+\_\+\+DMABASE\+\_\+\+SR}~(0x00000004U)
\item 
\#define \textbf{ TIM\+\_\+\+DMABASE\+\_\+\+EGR}~(0x00000005U)
\item 
\#define \textbf{ TIM\+\_\+\+DMABASE\+\_\+\+CCMR1}~(0x00000006U)
\item 
\#define \textbf{ TIM\+\_\+\+DMABASE\+\_\+\+CCMR2}~(0x00000007U)
\item 
\#define \textbf{ TIM\+\_\+\+DMABASE\+\_\+\+CCER}~(0x00000008U)
\item 
\#define \textbf{ TIM\+\_\+\+DMABASE\+\_\+\+CNT}~(0x00000009U)
\item 
\#define \textbf{ TIM\+\_\+\+DMABASE\+\_\+\+PSC}~(0x0000000\+AU)
\item 
\#define \textbf{ TIM\+\_\+\+DMABASE\+\_\+\+ARR}~(0x0000000\+BU)
\item 
\#define \textbf{ TIM\+\_\+\+DMABASE\+\_\+\+RCR}~(0x0000000\+CU)
\item 
\#define \textbf{ TIM\+\_\+\+DMABASE\+\_\+\+CCR1}~(0x0000000\+DU)
\item 
\#define \textbf{ TIM\+\_\+\+DMABASE\+\_\+\+CCR2}~(0x0000000\+EU)
\item 
\#define \textbf{ TIM\+\_\+\+DMABASE\+\_\+\+CCR3}~(0x0000000\+FU)
\item 
\#define \textbf{ TIM\+\_\+\+DMABASE\+\_\+\+CCR4}~(0x00000010U)
\item 
\#define \textbf{ TIM\+\_\+\+DMABASE\+\_\+\+BDTR}~(0x00000011U)
\item 
\#define \textbf{ TIM\+\_\+\+DMABASE\+\_\+\+DCR}~(0x00000012U)
\item 
\#define \textbf{ TIM\+\_\+\+DMABASE\+\_\+\+OR}~(0x00000013U)
\item 
\#define \textbf{ TIM\+\_\+\+DMABURSTLENGTH\+\_\+1\+TRANSFER}~(0x00000000U)
\item 
\#define \textbf{ TIM\+\_\+\+DMABURSTLENGTH\+\_\+2\+TRANSFERS}~(0x00000100U)
\item 
\#define \textbf{ TIM\+\_\+\+DMABURSTLENGTH\+\_\+3\+TRANSFERS}~(0x00000200U)
\item 
\#define \textbf{ TIM\+\_\+\+DMABURSTLENGTH\+\_\+4\+TRANSFERS}~(0x00000300U)
\item 
\#define \textbf{ TIM\+\_\+\+DMABURSTLENGTH\+\_\+5\+TRANSFERS}~(0x00000400U)
\item 
\#define \textbf{ TIM\+\_\+\+DMABURSTLENGTH\+\_\+6\+TRANSFERS}~(0x00000500U)
\item 
\#define \textbf{ TIM\+\_\+\+DMABURSTLENGTH\+\_\+7\+TRANSFERS}~(0x00000600U)
\item 
\#define \textbf{ TIM\+\_\+\+DMABURSTLENGTH\+\_\+8\+TRANSFERS}~(0x00000700U)
\item 
\#define \textbf{ TIM\+\_\+\+DMABURSTLENGTH\+\_\+9\+TRANSFERS}~(0x00000800U)
\item 
\#define \textbf{ TIM\+\_\+\+DMABURSTLENGTH\+\_\+10\+TRANSFERS}~(0x00000900U)
\item 
\#define \textbf{ TIM\+\_\+\+DMABURSTLENGTH\+\_\+11\+TRANSFERS}~(0x00000\+A00U)
\item 
\#define \textbf{ TIM\+\_\+\+DMABURSTLENGTH\+\_\+12\+TRANSFERS}~(0x00000\+B00U)
\item 
\#define \textbf{ TIM\+\_\+\+DMABURSTLENGTH\+\_\+13\+TRANSFERS}~(0x00000\+C00U)
\item 
\#define \textbf{ TIM\+\_\+\+DMABURSTLENGTH\+\_\+14\+TRANSFERS}~(0x00000\+D00U)
\item 
\#define \textbf{ TIM\+\_\+\+DMABURSTLENGTH\+\_\+15\+TRANSFERS}~(0x00000\+E00U)
\item 
\#define \textbf{ TIM\+\_\+\+DMABURSTLENGTH\+\_\+16\+TRANSFERS}~(0x00000\+F00U)
\item 
\#define \textbf{ TIM\+\_\+\+DMABURSTLENGTH\+\_\+17\+TRANSFERS}~(0x00001000U)
\item 
\#define \textbf{ TIM\+\_\+\+DMABURSTLENGTH\+\_\+18\+TRANSFERS}~(0x00001100U)
\item 
\#define \textbf{ TIM\+\_\+\+DMA\+\_\+\+ID\+\_\+\+UPDATE}~((uint16\+\_\+t) 0x0000U)
\item 
\#define \textbf{ TIM\+\_\+\+DMA\+\_\+\+ID\+\_\+\+CC1}~((uint16\+\_\+t) 0x0001U)
\item 
\#define \textbf{ TIM\+\_\+\+DMA\+\_\+\+ID\+\_\+\+CC2}~((uint16\+\_\+t) 0x0002U)
\item 
\#define \textbf{ TIM\+\_\+\+DMA\+\_\+\+ID\+\_\+\+CC3}~((uint16\+\_\+t) 0x0003U)
\item 
\#define \textbf{ TIM\+\_\+\+DMA\+\_\+\+ID\+\_\+\+CC4}~((uint16\+\_\+t) 0x0004U)
\item 
\#define \textbf{ TIM\+\_\+\+DMA\+\_\+\+ID\+\_\+\+COMMUTATION}~((uint16\+\_\+t) 0x0005U)
\item 
\#define \textbf{ TIM\+\_\+\+DMA\+\_\+\+ID\+\_\+\+TRIGGER}~((uint16\+\_\+t) 0x0006U)
\item 
\#define \textbf{ TIM\+\_\+\+CCx\+\_\+\+ENABLE}~((uint32\+\_\+t)0x00000001U)
\item 
\#define \textbf{ TIM\+\_\+\+CCx\+\_\+\+DISABLE}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \textbf{ TIM\+\_\+\+CCx\+N\+\_\+\+ENABLE}~((uint32\+\_\+t)0x00000004U)
\item 
\#define \textbf{ TIM\+\_\+\+CCx\+N\+\_\+\+DISABLE}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+RESET\+\_\+\+HANDLE\+\_\+\+STATE}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$State = \textbf{ HAL\+\_\+\+TIM\+\_\+\+STATE\+\_\+\+RESET})
\begin{DoxyCompactList}\small\item\em Reset TIM handle state. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+ENABLE}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR1$\vert$=(\textbf{ TIM\+\_\+\+CR1\+\_\+\+CEN}))
\begin{DoxyCompactList}\small\item\em Enable the TIM peripheral. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+MOE\+\_\+\+ENABLE}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$BDTR$\vert$=(\textbf{ TIM\+\_\+\+BDTR\+\_\+\+MOE}))
\begin{DoxyCompactList}\small\item\em Enable the TIM main Output. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+DISABLE}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Disable the TIM peripheral. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+MOE\+\_\+\+DISABLE}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Disable the TIM main Output. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+ENABLE\+\_\+\+IT}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$DIER $\vert$= (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+ENABLE\+\_\+\+DMA}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+DMA\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$DIER $\vert$= (\+\_\+\+\_\+\+DMA\+\_\+\+\_\+))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+DISABLE\+\_\+\+IT}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$DIER \&= $\sim$(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+DISABLE\+\_\+\+DMA}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+DMA\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$DIER \&= $\sim$(\+\_\+\+\_\+\+DMA\+\_\+\+\_\+))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+GET\+\_\+\+FLAG}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$SR \&(\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+CLEAR\+\_\+\+FLAG}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$SR = $\sim$(\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+GET\+\_\+\+IT\+\_\+\+SOURCE}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~((((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$DIER \& (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)) ? \textbf{ SET} \+: \textbf{ RESET})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+CLEAR\+\_\+\+IT}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$SR = $\sim$(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+IS\+\_\+\+TIM\+\_\+\+COUNTING\+\_\+\+DOWN}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR1 \&(\textbf{ TIM\+\_\+\+CR1\+\_\+\+DIR})) == (\textbf{ TIM\+\_\+\+CR1\+\_\+\+DIR}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+SET\+\_\+\+PRESCALER}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+PRESC\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$PSC = (\+\_\+\+\_\+\+PRESC\+\_\+\+\_\+))
\item 
\#define \textbf{ TIM\+\_\+\+SET\+\_\+\+ICPRESCALERVALUE}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+CHANNEL\+\_\+\+\_\+,  \+\_\+\+\_\+\+ICPSC\+\_\+\+\_\+)
\item 
\#define \textbf{ TIM\+\_\+\+RESET\+\_\+\+ICPRESCALERVALUE}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+CHANNEL\+\_\+\+\_\+)
\item 
\#define \textbf{ TIM\+\_\+\+SET\+\_\+\+CAPTUREPOLARITY}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+CHANNEL\+\_\+\+\_\+,  \+\_\+\+\_\+\+POLARITY\+\_\+\+\_\+)
\item 
\#define \textbf{ TIM\+\_\+\+RESET\+\_\+\+CAPTUREPOLARITY}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+CHANNEL\+\_\+\+\_\+)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+SET\+\_\+\+COMPARE}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+CHANNEL\+\_\+\+\_\+,  \+\_\+\+\_\+\+COMPARE\+\_\+\+\_\+)~($\ast$(\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t $\ast$)(\&((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CCR1) + ((\+\_\+\+\_\+\+CHANNEL\+\_\+\+\_\+) $>$$>$ 2U)) = (\+\_\+\+\_\+\+COMPARE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Sets the TIM Capture Compare Register value on runtime without calling another time Config\+Channel function. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+GET\+\_\+\+COMPARE}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+CHANNEL\+\_\+\+\_\+)~  ($\ast$(\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t $\ast$)(\&((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CCR1) + ((\+\_\+\+\_\+\+CHANNEL\+\_\+\+\_\+) $>$$>$ 2U)))
\begin{DoxyCompactList}\small\item\em Gets the TIM Capture Compare Register value on runtime. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+SET\+\_\+\+COUNTER}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+COUNTER\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CNT = (\+\_\+\+\_\+\+COUNTER\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Sets the TIM Counter Register value on runtime. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+GET\+\_\+\+COUNTER}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CNT)
\begin{DoxyCompactList}\small\item\em Gets the TIM Counter Register value on runtime. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+SET\+\_\+\+AUTORELOAD}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+AUTORELOAD\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Sets the TIM Autoreload Register value on runtime without calling another time any Init function. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+GET\+\_\+\+AUTORELOAD}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$ARR)
\begin{DoxyCompactList}\small\item\em Gets the TIM Autoreload Register value on runtime. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+SET\+\_\+\+CLOCKDIVISION}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+CKD\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Sets the TIM Clock Division value on runtime without calling another time any Init function. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+GET\+\_\+\+CLOCKDIVISION}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR1 \& \textbf{ TIM\+\_\+\+CR1\+\_\+\+CKD})
\begin{DoxyCompactList}\small\item\em Gets the TIM Clock Division value on runtime. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+SET\+\_\+\+ICPRESCALER}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+CHANNEL\+\_\+\+\_\+,  \+\_\+\+\_\+\+ICPSC\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Sets the TIM Input Capture prescaler on runtime without calling another time \doxyref{HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+Config\+Channel()}{p.}{group___t_i_m___exported___functions___group8_ga34805dabaf748c6eb823275dad2f19f5} function. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+GET\+\_\+\+ICPRESCALER}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+CHANNEL\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Gets the TIM Input Capture prescaler on runtime. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+URS\+\_\+\+ENABLE}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~    ((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR1$\vert$= (\textbf{ TIM\+\_\+\+CR1\+\_\+\+URS}))
\begin{DoxyCompactList}\small\item\em Set the Update Request Source (URS) bit of the TIMx\+\_\+\+CR1 register. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+URS\+\_\+\+DISABLE}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~      ((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR1\&=$\sim$(\textbf{ TIM\+\_\+\+CR1\+\_\+\+URS}))
\begin{DoxyCompactList}\small\item\em Reset the Update Request Source (URS) bit of the TIMx\+\_\+\+CR1 register. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+SET\+\_\+\+CAPTUREPOLARITY}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+CHANNEL\+\_\+\+\_\+,  \+\_\+\+\_\+\+POLARITY\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Sets the TIM Capture x input polarity on runtime. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+COUNTER\+\_\+\+MODE}(MODE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+CLOCKDIVISION\+\_\+\+DIV}(DIV)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+MODE}(MODE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+OC\+\_\+\+MODE}(MODE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+FAST\+\_\+\+STATE}(STATE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+OC\+\_\+\+POLARITY}(POLARITY)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+OCN\+\_\+\+POLARITY}(POLARITY)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+OCIDLE\+\_\+\+STATE}(STATE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+OCNIDLE\+\_\+\+STATE}(STATE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+CHANNELS}(CHANNEL)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+OPM\+\_\+\+CHANNELS}(CHANNEL)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+COMPLEMENTARY\+\_\+\+CHANNELS}(CHANNEL)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+IC\+\_\+\+POLARITY}(POLARITY)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+IC\+\_\+\+SELECTION}(SELECTION)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+IC\+\_\+\+PRESCALER}(PRESCALER)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+OPM\+\_\+\+MODE}(MODE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+DMA\+\_\+\+SOURCE}(SOURCE)~((((SOURCE) \& 0x\+FFFF80\+FFU) == 0x00000000U) \&\& ((SOURCE) != 0x00000000U))
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+ENCODER\+\_\+\+MODE}(MODE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+EVENT\+\_\+\+SOURCE}(SOURCE)~((((SOURCE) \& 0x\+FFFFFF00U) == 0x00000000U) \&\& ((SOURCE) != 0x00000000U))
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+CLOCKSOURCE}(CLOCK)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+CLOCKPOLARITY}(POLARITY)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+CLOCKPRESCALER}(PRESCALER)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+CLOCKFILTER}(ICFILTER)~((ICFILTER) $<$= 0x0\+FU)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+CLEARINPUT\+\_\+\+SOURCE}(SOURCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+CLEARINPUT\+\_\+\+POLARITY}(POLARITY)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+CLEARINPUT\+\_\+\+PRESCALER}(PRESCALER)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+CLEARINPUT\+\_\+\+FILTER}(ICFILTER)~((ICFILTER) $<$= 0x0\+FU)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+OSSR\+\_\+\+STATE}(STATE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+OSSI\+\_\+\+STATE}(STATE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+LOCK\+\_\+\+LEVEL}(LEVEL)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+BREAK\+\_\+\+STATE}(STATE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+BREAK\+\_\+\+POLARITY}(POLARITY)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+AUTOMATIC\+\_\+\+OUTPUT\+\_\+\+STATE}(STATE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+TRGO\+\_\+\+SOURCE}(SOURCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+SLAVE\+\_\+\+MODE}(MODE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+MSM\+\_\+\+STATE}(STATE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+TRIGGER\+\_\+\+SELECTION}(SELECTION)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+INTERNAL\+\_\+\+TRIGGEREVENT\+\_\+\+SELECTION}(SELECTION)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+TRIGGERPOLARITY}(POLARITY)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+TRIGGERPRESCALER}(PRESCALER)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+TRIGGERFILTER}(ICFILTER)~((ICFILTER) $<$= 0x0\+FU)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+TI1\+SELECTION}(TI1\+SELECTION)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+DMA\+\_\+\+BASE}(BASE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+DMA\+\_\+\+LENGTH}(LENGTH)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+IC\+\_\+\+FILTER}(ICFILTER)~((ICFILTER) $<$= 0x0F)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CCx\+E\+\_\+\+MASK}~((uint32\+\_\+t)(\textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1E} $\vert$ \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC2E} $\vert$ \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC3E} $\vert$ \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC4E}))
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CCx\+NE\+\_\+\+MASK}~((uint32\+\_\+t)(\textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1\+NE} $\vert$ \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC2\+NE} $\vert$ \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC3\+NE}))
\end{DoxyCompactItemize}
\doxysubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \textbf{ HAL\+\_\+\+TIM\+\_\+\+State\+Type\+Def} \{ \newline
\textbf{ HAL\+\_\+\+TIM\+\_\+\+STATE\+\_\+\+RESET} = 0x00U
, \textbf{ HAL\+\_\+\+TIM\+\_\+\+STATE\+\_\+\+READY} = 0x01U
, \textbf{ HAL\+\_\+\+TIM\+\_\+\+STATE\+\_\+\+BUSY} = 0x02U
, \textbf{ HAL\+\_\+\+TIM\+\_\+\+STATE\+\_\+\+TIMEOUT} = 0x03U
, \newline
\textbf{ HAL\+\_\+\+TIM\+\_\+\+STATE\+\_\+\+ERROR} = 0x04U
 \}
\begin{DoxyCompactList}\small\item\em HAL State structures definition ~\newline
 \end{DoxyCompactList}\item 
enum \textbf{ HAL\+\_\+\+TIM\+\_\+\+Active\+Channel} \{ \newline
\textbf{ HAL\+\_\+\+TIM\+\_\+\+ACTIVE\+\_\+\+CHANNEL\+\_\+1} = 0x01U
, \textbf{ HAL\+\_\+\+TIM\+\_\+\+ACTIVE\+\_\+\+CHANNEL\+\_\+2} = 0x02U
, \textbf{ HAL\+\_\+\+TIM\+\_\+\+ACTIVE\+\_\+\+CHANNEL\+\_\+3} = 0x04U
, \textbf{ HAL\+\_\+\+TIM\+\_\+\+ACTIVE\+\_\+\+CHANNEL\+\_\+4} = 0x08U
, \newline
\textbf{ HAL\+\_\+\+TIM\+\_\+\+ACTIVE\+\_\+\+CHANNEL\+\_\+\+CLEARED} = 0x00U
 \}
\begin{DoxyCompactList}\small\item\em HAL Active channel structures definition ~\newline
 \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+Base\+\_\+\+Init} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+Base\+\_\+\+De\+Init} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
void \textbf{ HAL\+\_\+\+TIM\+\_\+\+Base\+\_\+\+Msp\+Init} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
void \textbf{ HAL\+\_\+\+TIM\+\_\+\+Base\+\_\+\+Msp\+De\+Init} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+Base\+\_\+\+Start} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+Base\+\_\+\+Stop} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+Base\+\_\+\+Start\+\_\+\+IT} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+Base\+\_\+\+Stop\+\_\+\+IT} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+Base\+\_\+\+Start\+\_\+\+DMA} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t $\ast$p\+Data, uint16\+\_\+t Length)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+Base\+\_\+\+Stop\+\_\+\+DMA} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+OC\+\_\+\+Init} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+OC\+\_\+\+De\+Init} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
void \textbf{ HAL\+\_\+\+TIM\+\_\+\+OC\+\_\+\+Msp\+Init} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
void \textbf{ HAL\+\_\+\+TIM\+\_\+\+OC\+\_\+\+Msp\+De\+Init} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+OC\+\_\+\+Start} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Channel)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+OC\+\_\+\+Stop} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Channel)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+OC\+\_\+\+Start\+\_\+\+IT} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Channel)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+OC\+\_\+\+Stop\+\_\+\+IT} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Channel)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+OC\+\_\+\+Start\+\_\+\+DMA} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Channel, uint32\+\_\+t $\ast$p\+Data, uint16\+\_\+t Length)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+OC\+\_\+\+Stop\+\_\+\+DMA} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Channel)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+Init} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+De\+Init} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
void \textbf{ HAL\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+Msp\+Init} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
void \textbf{ HAL\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+Msp\+De\+Init} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+Start} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Channel)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+Stop} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Channel)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+Start\+\_\+\+IT} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Channel)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+Stop\+\_\+\+IT} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Channel)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+Start\+\_\+\+DMA} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Channel, uint32\+\_\+t $\ast$p\+Data, uint16\+\_\+t Length)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+Stop\+\_\+\+DMA} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Channel)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+Init} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+De\+Init} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
void \textbf{ HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+Msp\+Init} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
void \textbf{ HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+Msp\+De\+Init} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+Start} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Channel)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+Stop} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Channel)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+Start\+\_\+\+IT} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Channel)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+Stop\+\_\+\+IT} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Channel)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+Start\+\_\+\+DMA} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Channel, uint32\+\_\+t $\ast$p\+Data, uint16\+\_\+t Length)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+Stop\+\_\+\+DMA} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Channel)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+One\+Pulse\+\_\+\+Init} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t One\+Pulse\+Mode)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+One\+Pulse\+\_\+\+De\+Init} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
void \textbf{ HAL\+\_\+\+TIM\+\_\+\+One\+Pulse\+\_\+\+Msp\+Init} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
void \textbf{ HAL\+\_\+\+TIM\+\_\+\+One\+Pulse\+\_\+\+Msp\+De\+Init} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+One\+Pulse\+\_\+\+Start} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Output\+Channel)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+One\+Pulse\+\_\+\+Stop} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Output\+Channel)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+One\+Pulse\+\_\+\+Start\+\_\+\+IT} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Output\+Channel)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+One\+Pulse\+\_\+\+Stop\+\_\+\+IT} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Output\+Channel)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+Encoder\+\_\+\+Init} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, \textbf{ TIM\+\_\+\+Encoder\+\_\+\+Init\+Type\+Def} $\ast$s\+Config)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+Encoder\+\_\+\+De\+Init} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
void \textbf{ HAL\+\_\+\+TIM\+\_\+\+Encoder\+\_\+\+Msp\+Init} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
void \textbf{ HAL\+\_\+\+TIM\+\_\+\+Encoder\+\_\+\+Msp\+De\+Init} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+Encoder\+\_\+\+Start} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Channel)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+Encoder\+\_\+\+Stop} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Channel)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+Encoder\+\_\+\+Start\+\_\+\+IT} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Channel)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+Encoder\+\_\+\+Stop\+\_\+\+IT} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Channel)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+Encoder\+\_\+\+Start\+\_\+\+DMA} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Channel, uint32\+\_\+t $\ast$p\+Data1, uint32\+\_\+t $\ast$p\+Data2, uint16\+\_\+t Length)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+Encoder\+\_\+\+Stop\+\_\+\+DMA} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Channel)
\item 
void \textbf{ HAL\+\_\+\+TIM\+\_\+\+IRQHandler} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+OC\+\_\+\+Config\+Channel} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, \textbf{ TIM\+\_\+\+OC\+\_\+\+Init\+Type\+Def} $\ast$s\+Config, uint32\+\_\+t Channel)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+Config\+Channel} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, \textbf{ TIM\+\_\+\+OC\+\_\+\+Init\+Type\+Def} $\ast$s\+Config, uint32\+\_\+t Channel)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+Config\+Channel} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, \textbf{ TIM\+\_\+\+IC\+\_\+\+Init\+Type\+Def} $\ast$s\+Config, uint32\+\_\+t Channel)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+One\+Pulse\+\_\+\+Config\+Channel} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, \textbf{ TIM\+\_\+\+One\+Pulse\+\_\+\+Init\+Type\+Def} $\ast$s\+Config, uint32\+\_\+t Output\+Channel, uint32\+\_\+t Input\+Channel)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+Config\+OCref\+Clear} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, \textbf{ TIM\+\_\+\+Clear\+Input\+Config\+Type\+Def} $\ast$s\+Clear\+Input\+Config, uint32\+\_\+t Channel)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+Config\+Clock\+Source} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, \textbf{ TIM\+\_\+\+Clock\+Config\+Type\+Def} $\ast$s\+Clock\+Source\+Config)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+Config\+TI1\+Input} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t TI1\+\_\+\+Selection)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+Slave\+Config\+Synchronization} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, \textbf{ TIM\+\_\+\+Slave\+Config\+Type\+Def} $\ast$s\+Slave\+Config)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+Slave\+Config\+Synchronization\+\_\+\+IT} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, \textbf{ TIM\+\_\+\+Slave\+Config\+Type\+Def} $\ast$s\+Slave\+Config)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+DMABurst\+\_\+\+Write\+Start} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Burst\+Base\+Address, uint32\+\_\+t Burst\+Request\+Src, uint32\+\_\+t $\ast$Burst\+Buffer, uint32\+\_\+t Burst\+Length)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+DMABurst\+\_\+\+Write\+Stop} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Burst\+Request\+Src)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+DMABurst\+\_\+\+Read\+Start} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Burst\+Base\+Address, uint32\+\_\+t Burst\+Request\+Src, uint32\+\_\+t $\ast$Burst\+Buffer, uint32\+\_\+t Burst\+Length)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+DMABurst\+\_\+\+Read\+Stop} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Burst\+Request\+Src)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+Generate\+Event} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Event\+Source)
\item 
uint32\+\_\+t \textbf{ HAL\+\_\+\+TIM\+\_\+\+Read\+Captured\+Value} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim, uint32\+\_\+t Channel)
\item 
void \textbf{ HAL\+\_\+\+TIM\+\_\+\+Period\+Elapsed\+Callback} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\begin{DoxyCompactList}\small\item\em Period elapsed callback in non blocking mode. \end{DoxyCompactList}\item 
void \textbf{ HAL\+\_\+\+TIM\+\_\+\+OC\+\_\+\+Delay\+Elapsed\+Callback} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
void \textbf{ HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+Capture\+Callback} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
void \textbf{ HAL\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+Pulse\+Finished\+Callback} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
void \textbf{ HAL\+\_\+\+TIM\+\_\+\+Trigger\+Callback} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
void \textbf{ HAL\+\_\+\+TIM\+\_\+\+Error\+Callback} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
\textbf{ HAL\+\_\+\+TIM\+\_\+\+State\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+Base\+\_\+\+Get\+State} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
\textbf{ HAL\+\_\+\+TIM\+\_\+\+State\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+OC\+\_\+\+Get\+State} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
\textbf{ HAL\+\_\+\+TIM\+\_\+\+State\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+Get\+State} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
\textbf{ HAL\+\_\+\+TIM\+\_\+\+State\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+Get\+State} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
\textbf{ HAL\+\_\+\+TIM\+\_\+\+State\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+One\+Pulse\+\_\+\+Get\+State} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
\textbf{ HAL\+\_\+\+TIM\+\_\+\+State\+Type\+Def} \textbf{ HAL\+\_\+\+TIM\+\_\+\+Encoder\+\_\+\+Get\+State} (\textbf{ TIM\+\_\+\+Handle\+Type\+Def} $\ast$htim)
\item 
void \textbf{ TIM\+\_\+\+Base\+\_\+\+Set\+Config} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, \textbf{ TIM\+\_\+\+Base\+\_\+\+Init\+Type\+Def} $\ast$Structure)
\item 
void \textbf{ TIM\+\_\+\+TI1\+\_\+\+Set\+Config} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint32\+\_\+t TIM\+\_\+\+ICPolarity, uint32\+\_\+t TIM\+\_\+\+ICSelection, uint32\+\_\+t TIM\+\_\+\+ICFilter)
\item 
void \textbf{ TIM\+\_\+\+OC2\+\_\+\+Set\+Config} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, \textbf{ TIM\+\_\+\+OC\+\_\+\+Init\+Type\+Def} $\ast$OC\+\_\+\+Config)
\item 
void \textbf{ TIM\+\_\+\+DMADelay\+Pulse\+Cplt} (\textbf{ DMA\+\_\+\+Handle\+Type\+Def} $\ast$hdma)
\item 
void \textbf{ TIM\+\_\+\+DMAError} (\textbf{ DMA\+\_\+\+Handle\+Type\+Def} $\ast$hdma)
\item 
void \textbf{ TIM\+\_\+\+DMACapture\+Cplt} (\textbf{ DMA\+\_\+\+Handle\+Type\+Def} $\ast$hdma)
\item 
void \textbf{ TIM\+\_\+\+CCx\+Channel\+Cmd} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint32\+\_\+t Channel, uint32\+\_\+t Channel\+State)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Header file of TIM HAL module. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V1.\+5.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
06-\/May-\/2016
\end{DoxyDate}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\doxysubsubsection*{\begin{center}\copyright{} COPYRIGHT(c) 2016 STMicroelectronics\end{center} }

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met\+:
\begin{DoxyEnumerate}
\item Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
\item Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
\item Neither the name of STMicroelectronics nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.
\end{DoxyEnumerate}

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \char`\"{}\+AS IS\char`\"{} AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. 