    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; ADC_Bypass
ADC_Bypass__0__DM__MASK EQU 0xE00000
ADC_Bypass__0__DM__SHIFT EQU 21
ADC_Bypass__0__DR EQU CYREG_PRT1_DR
ADC_Bypass__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
ADC_Bypass__0__HSIOM_MASK EQU 0xF0000000
ADC_Bypass__0__HSIOM_SHIFT EQU 28
ADC_Bypass__0__INTCFG EQU CYREG_PRT1_INTCFG
ADC_Bypass__0__INTSTAT EQU CYREG_PRT1_INTSTAT
ADC_Bypass__0__MASK EQU 0x80
ADC_Bypass__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ADC_Bypass__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ADC_Bypass__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ADC_Bypass__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ADC_Bypass__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ADC_Bypass__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ADC_Bypass__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ADC_Bypass__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ADC_Bypass__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ADC_Bypass__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ADC_Bypass__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ADC_Bypass__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ADC_Bypass__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ADC_Bypass__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ADC_Bypass__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ADC_Bypass__0__PC EQU CYREG_PRT1_PC
ADC_Bypass__0__PC2 EQU CYREG_PRT1_PC2
ADC_Bypass__0__PORT EQU 1
ADC_Bypass__0__PS EQU CYREG_PRT1_PS
ADC_Bypass__0__SHIFT EQU 7
ADC_Bypass__DR EQU CYREG_PRT1_DR
ADC_Bypass__INTCFG EQU CYREG_PRT1_INTCFG
ADC_Bypass__INTSTAT EQU CYREG_PRT1_INTSTAT
ADC_Bypass__MASK EQU 0x80
ADC_Bypass__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ADC_Bypass__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ADC_Bypass__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ADC_Bypass__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ADC_Bypass__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ADC_Bypass__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ADC_Bypass__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ADC_Bypass__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ADC_Bypass__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ADC_Bypass__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ADC_Bypass__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ADC_Bypass__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ADC_Bypass__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ADC_Bypass__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ADC_Bypass__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ADC_Bypass__PC EQU CYREG_PRT1_PC
ADC_Bypass__PC2 EQU CYREG_PRT1_PC2
ADC_Bypass__PORT EQU 1
ADC_Bypass__PS EQU CYREG_PRT1_PS
ADC_Bypass__SHIFT EQU 7

; ADC_cy_psoc4_sar
ADC_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS

; ADC_cy_psoc4_sarmux_8
ADC_cy_psoc4_sarmux_8__CH_0_PIN EQU 4
ADC_cy_psoc4_sarmux_8__CH_0_PORT EQU 0
ADC_cy_psoc4_sarmux_8__CH_1_PIN EQU 3
ADC_cy_psoc4_sarmux_8__CH_1_PORT EQU 0
ADC_cy_psoc4_sarmux_8__CH_2_PIN EQU 2
ADC_cy_psoc4_sarmux_8__CH_2_PORT EQU 0
ADC_cy_psoc4_sarmux_8__CH_3_PIN EQU 1
ADC_cy_psoc4_sarmux_8__CH_3_PORT EQU 0
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG00
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG01
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG02
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG03
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG04
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG05
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG06
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG07
ADC_cy_psoc4_sarmux_8__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT00
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT01
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT02
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT03
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT04
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT05
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT06
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT07
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK00
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK01
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK02
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK03
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK04
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK05
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK06
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK07
ADC_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG EQU CYREG_SAR_INJ_CHAN_CONFIG
ADC_cy_psoc4_sarmux_8__SAR_INJ_RESULT EQU CYREG_SAR_INJ_RESULT
ADC_cy_psoc4_sarmux_8__SAR_START_CTRL EQU CYREG_SAR_START_CTRL

; ADC_intClock
ADC_intClock__DIVIDER_MASK EQU 0x0000FFFF
ADC_intClock__ENABLE EQU CYREG_CLK_DIVIDER_B00
ADC_intClock__ENABLE_MASK EQU 0x80000000
ADC_intClock__MASK EQU 0x80000000
ADC_intClock__REGISTER EQU CYREG_CLK_DIVIDER_B00

; ADC_IRQ
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_IRQ__INTC_MASK EQU 0x4000
ADC_IRQ__INTC_NUMBER EQU 14
ADC_IRQ__INTC_PRIOR_MASK EQU 0xC00000
ADC_IRQ__INTC_PRIOR_NUM EQU 3
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; P1_6
P1_6__0__DM__MASK EQU 0x1C0000
P1_6__0__DM__SHIFT EQU 18
P1_6__0__DR EQU CYREG_PRT1_DR
P1_6__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
P1_6__0__HSIOM_MASK EQU 0x0F000000
P1_6__0__HSIOM_SHIFT EQU 24
P1_6__0__INTCFG EQU CYREG_PRT1_INTCFG
P1_6__0__INTSTAT EQU CYREG_PRT1_INTSTAT
P1_6__0__MASK EQU 0x40
P1_6__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
P1_6__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
P1_6__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
P1_6__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
P1_6__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
P1_6__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
P1_6__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
P1_6__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
P1_6__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
P1_6__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
P1_6__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
P1_6__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
P1_6__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
P1_6__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
P1_6__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
P1_6__0__PC EQU CYREG_PRT1_PC
P1_6__0__PC2 EQU CYREG_PRT1_PC2
P1_6__0__PORT EQU 1
P1_6__0__PS EQU CYREG_PRT1_PS
P1_6__0__SHIFT EQU 6
P1_6__DR EQU CYREG_PRT1_DR
P1_6__INTCFG EQU CYREG_PRT1_INTCFG
P1_6__INTSTAT EQU CYREG_PRT1_INTSTAT
P1_6__MASK EQU 0x40
P1_6__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
P1_6__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
P1_6__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
P1_6__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
P1_6__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
P1_6__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
P1_6__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
P1_6__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
P1_6__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
P1_6__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
P1_6__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
P1_6__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
P1_6__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
P1_6__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
P1_6__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
P1_6__PC EQU CYREG_PRT1_PC
P1_6__PC2 EQU CYREG_PRT1_PC2
P1_6__PORT EQU 1
P1_6__PS EQU CYREG_PRT1_PS
P1_6__SHIFT EQU 6

; Pin_1
Pin_1__0__DM__MASK EQU 0x7000
Pin_1__0__DM__SHIFT EQU 12
Pin_1__0__DR EQU CYREG_PRT2_DR
Pin_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_1__0__HSIOM_MASK EQU 0x000F0000
Pin_1__0__HSIOM_SHIFT EQU 16
Pin_1__0__INTCFG EQU CYREG_PRT2_INTCFG
Pin_1__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_1__0__MASK EQU 0x10
Pin_1__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_1__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_1__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_1__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_1__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_1__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_1__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_1__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_1__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_1__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_1__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_1__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_1__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_1__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_1__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_1__0__PC EQU CYREG_PRT2_PC
Pin_1__0__PC2 EQU CYREG_PRT2_PC2
Pin_1__0__PORT EQU 2
Pin_1__0__PS EQU CYREG_PRT2_PS
Pin_1__0__SHIFT EQU 4
Pin_1__DR EQU CYREG_PRT2_DR
Pin_1__INTCFG EQU CYREG_PRT2_INTCFG
Pin_1__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_1__MASK EQU 0x10
Pin_1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_1__PC EQU CYREG_PRT2_PC
Pin_1__PC2 EQU CYREG_PRT2_PC2
Pin_1__PORT EQU 2
Pin_1__PS EQU CYREG_PRT2_PS
Pin_1__SHIFT EQU 4

; Pin_2
Pin_2__0__DM__MASK EQU 0xE00
Pin_2__0__DM__SHIFT EQU 9
Pin_2__0__DR EQU CYREG_PRT2_DR
Pin_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_2__0__HSIOM_MASK EQU 0x0000F000
Pin_2__0__HSIOM_SHIFT EQU 12
Pin_2__0__INTCFG EQU CYREG_PRT2_INTCFG
Pin_2__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_2__0__MASK EQU 0x08
Pin_2__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_2__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_2__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_2__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_2__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_2__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_2__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_2__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_2__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_2__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_2__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_2__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_2__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_2__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_2__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_2__0__PC EQU CYREG_PRT2_PC
Pin_2__0__PC2 EQU CYREG_PRT2_PC2
Pin_2__0__PORT EQU 2
Pin_2__0__PS EQU CYREG_PRT2_PS
Pin_2__0__SHIFT EQU 3
Pin_2__DR EQU CYREG_PRT2_DR
Pin_2__INTCFG EQU CYREG_PRT2_INTCFG
Pin_2__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_2__MASK EQU 0x08
Pin_2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_2__PC EQU CYREG_PRT2_PC
Pin_2__PC2 EQU CYREG_PRT2_PC2
Pin_2__PORT EQU 2
Pin_2__PS EQU CYREG_PRT2_PS
Pin_2__SHIFT EQU 3

; Pin_3
Pin_3__0__DM__MASK EQU 0x1C0
Pin_3__0__DM__SHIFT EQU 6
Pin_3__0__DR EQU CYREG_PRT2_DR
Pin_3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_3__0__HSIOM_MASK EQU 0x00000F00
Pin_3__0__HSIOM_SHIFT EQU 8
Pin_3__0__INTCFG EQU CYREG_PRT2_INTCFG
Pin_3__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_3__0__MASK EQU 0x04
Pin_3__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_3__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_3__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_3__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_3__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_3__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_3__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_3__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_3__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_3__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_3__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_3__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_3__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_3__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_3__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_3__0__PC EQU CYREG_PRT2_PC
Pin_3__0__PC2 EQU CYREG_PRT2_PC2
Pin_3__0__PORT EQU 2
Pin_3__0__PS EQU CYREG_PRT2_PS
Pin_3__0__SHIFT EQU 2
Pin_3__DR EQU CYREG_PRT2_DR
Pin_3__INTCFG EQU CYREG_PRT2_INTCFG
Pin_3__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_3__MASK EQU 0x04
Pin_3__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_3__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_3__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_3__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_3__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_3__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_3__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_3__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_3__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_3__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_3__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_3__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_3__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_3__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_3__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_3__PC EQU CYREG_PRT2_PC
Pin_3__PC2 EQU CYREG_PRT2_PC2
Pin_3__PORT EQU 2
Pin_3__PS EQU CYREG_PRT2_PS
Pin_3__SHIFT EQU 2

; Pin_4
Pin_4__0__DM__MASK EQU 0x38
Pin_4__0__DM__SHIFT EQU 3
Pin_4__0__DR EQU CYREG_PRT2_DR
Pin_4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_4__0__HSIOM_MASK EQU 0x000000F0
Pin_4__0__HSIOM_SHIFT EQU 4
Pin_4__0__INTCFG EQU CYREG_PRT2_INTCFG
Pin_4__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_4__0__MASK EQU 0x02
Pin_4__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_4__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_4__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_4__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_4__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_4__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_4__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_4__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_4__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_4__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_4__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_4__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_4__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_4__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_4__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_4__0__PC EQU CYREG_PRT2_PC
Pin_4__0__PC2 EQU CYREG_PRT2_PC2
Pin_4__0__PORT EQU 2
Pin_4__0__PS EQU CYREG_PRT2_PS
Pin_4__0__SHIFT EQU 1
Pin_4__DR EQU CYREG_PRT2_DR
Pin_4__INTCFG EQU CYREG_PRT2_INTCFG
Pin_4__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_4__MASK EQU 0x02
Pin_4__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_4__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_4__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_4__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_4__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_4__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_4__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_4__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_4__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_4__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_4__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_4__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_4__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_4__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_4__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_4__PC EQU CYREG_PRT2_PC
Pin_4__PC2 EQU CYREG_PRT2_PC2
Pin_4__PORT EQU 2
Pin_4__PS EQU CYREG_PRT2_PS
Pin_4__SHIFT EQU 1

; Button
Button__0__DM__MASK EQU 0xE00000
Button__0__DM__SHIFT EQU 21
Button__0__DR EQU CYREG_PRT0_DR
Button__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Button__0__HSIOM_MASK EQU 0xF0000000
Button__0__HSIOM_SHIFT EQU 28
Button__0__INTCFG EQU CYREG_PRT0_INTCFG
Button__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Button__0__MASK EQU 0x80
Button__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Button__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Button__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Button__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Button__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Button__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Button__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Button__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Button__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Button__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Button__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Button__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Button__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Button__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Button__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Button__0__PC EQU CYREG_PRT0_PC
Button__0__PC2 EQU CYREG_PRT0_PC2
Button__0__PORT EQU 0
Button__0__PS EQU CYREG_PRT0_PS
Button__0__SHIFT EQU 7
Button__DR EQU CYREG_PRT0_DR
Button__INTCFG EQU CYREG_PRT0_INTCFG
Button__INTSTAT EQU CYREG_PRT0_INTSTAT
Button__MASK EQU 0x80
Button__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Button__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Button__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Button__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Button__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Button__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Button__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Button__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Button__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Button__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Button__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Button__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Button__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Button__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Button__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Button__PC EQU CYREG_PRT0_PC
Button__PC2 EQU CYREG_PRT0_PC2
Button__PORT EQU 0
Button__PS EQU CYREG_PRT0_PS
Button__SHIFT EQU 7

; Host_UART_Clock
Host_UART_Clock__DIVIDER_MASK EQU 0x0000FFFF
Host_UART_Clock__ENABLE EQU CYREG_CLK_DIVIDER_A00
Host_UART_Clock__ENABLE_MASK EQU 0x80000000
Host_UART_Clock__MASK EQU 0x80000000
Host_UART_Clock__REGISTER EQU CYREG_CLK_DIVIDER_A00

; Host_UART_rx
Host_UART_rx__0__DM__MASK EQU 0x07
Host_UART_rx__0__DM__SHIFT EQU 0
Host_UART_rx__0__DR EQU CYREG_PRT4_DR
Host_UART_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
Host_UART_rx__0__HSIOM_MASK EQU 0x0000000F
Host_UART_rx__0__HSIOM_SHIFT EQU 0
Host_UART_rx__0__INTCFG EQU CYREG_PRT4_INTCFG
Host_UART_rx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
Host_UART_rx__0__MASK EQU 0x01
Host_UART_rx__0__PC EQU CYREG_PRT4_PC
Host_UART_rx__0__PC2 EQU CYREG_PRT4_PC2
Host_UART_rx__0__PORT EQU 4
Host_UART_rx__0__PS EQU CYREG_PRT4_PS
Host_UART_rx__0__SHIFT EQU 0
Host_UART_rx__DR EQU CYREG_PRT4_DR
Host_UART_rx__INTCFG EQU CYREG_PRT4_INTCFG
Host_UART_rx__INTSTAT EQU CYREG_PRT4_INTSTAT
Host_UART_rx__MASK EQU 0x01
Host_UART_rx__PC EQU CYREG_PRT4_PC
Host_UART_rx__PC2 EQU CYREG_PRT4_PC2
Host_UART_rx__PORT EQU 4
Host_UART_rx__PS EQU CYREG_PRT4_PS
Host_UART_rx__SHIFT EQU 0

; Host_UART_SCB
Host_UART_SCB__BIST_CONTROL EQU CYREG_SCB0_BIST_CONTROL
Host_UART_SCB__BIST_DATA EQU CYREG_SCB0_BIST_DATA
Host_UART_SCB__CTRL EQU CYREG_SCB0_CTRL
Host_UART_SCB__EZ_DATA00 EQU CYREG_SCB0_EZ_DATA00
Host_UART_SCB__EZ_DATA01 EQU CYREG_SCB0_EZ_DATA01
Host_UART_SCB__EZ_DATA02 EQU CYREG_SCB0_EZ_DATA02
Host_UART_SCB__EZ_DATA03 EQU CYREG_SCB0_EZ_DATA03
Host_UART_SCB__EZ_DATA04 EQU CYREG_SCB0_EZ_DATA04
Host_UART_SCB__EZ_DATA05 EQU CYREG_SCB0_EZ_DATA05
Host_UART_SCB__EZ_DATA06 EQU CYREG_SCB0_EZ_DATA06
Host_UART_SCB__EZ_DATA07 EQU CYREG_SCB0_EZ_DATA07
Host_UART_SCB__EZ_DATA08 EQU CYREG_SCB0_EZ_DATA08
Host_UART_SCB__EZ_DATA09 EQU CYREG_SCB0_EZ_DATA09
Host_UART_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
Host_UART_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
Host_UART_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
Host_UART_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
Host_UART_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
Host_UART_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
Host_UART_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
Host_UART_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
Host_UART_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
Host_UART_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
Host_UART_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
Host_UART_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
Host_UART_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
Host_UART_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
Host_UART_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
Host_UART_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
Host_UART_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
Host_UART_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
Host_UART_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
Host_UART_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
Host_UART_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
Host_UART_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
Host_UART_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
Host_UART_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
Host_UART_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
Host_UART_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
Host_UART_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
Host_UART_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
Host_UART_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
Host_UART_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
Host_UART_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
Host_UART_SCB__INTR_M EQU CYREG_SCB0_INTR_M
Host_UART_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
Host_UART_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
Host_UART_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
Host_UART_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
Host_UART_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
Host_UART_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
Host_UART_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
Host_UART_SCB__INTR_S EQU CYREG_SCB0_INTR_S
Host_UART_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
Host_UART_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
Host_UART_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
Host_UART_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
Host_UART_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
Host_UART_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
Host_UART_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
Host_UART_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
Host_UART_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
Host_UART_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
Host_UART_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
Host_UART_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
Host_UART_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
Host_UART_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
Host_UART_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
Host_UART_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
Host_UART_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
Host_UART_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
Host_UART_SCB__SS0_POSISTION EQU 0
Host_UART_SCB__SS1_POSISTION EQU 1
Host_UART_SCB__SS2_POSISTION EQU 2
Host_UART_SCB__SS3_POSISTION EQU 3
Host_UART_SCB__STATUS EQU CYREG_SCB0_STATUS
Host_UART_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
Host_UART_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
Host_UART_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
Host_UART_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
Host_UART_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
Host_UART_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
Host_UART_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
Host_UART_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

; Host_UART_SCB_IRQ
Host_UART_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
Host_UART_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
Host_UART_SCB_IRQ__INTC_MASK EQU 0x400
Host_UART_SCB_IRQ__INTC_NUMBER EQU 10
Host_UART_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC00000
Host_UART_SCB_IRQ__INTC_PRIOR_NUM EQU 3
Host_UART_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
Host_UART_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
Host_UART_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; Host_UART_tx
Host_UART_tx__0__DM__MASK EQU 0x38
Host_UART_tx__0__DM__SHIFT EQU 3
Host_UART_tx__0__DR EQU CYREG_PRT4_DR
Host_UART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
Host_UART_tx__0__HSIOM_MASK EQU 0x000000F0
Host_UART_tx__0__HSIOM_SHIFT EQU 4
Host_UART_tx__0__INTCFG EQU CYREG_PRT4_INTCFG
Host_UART_tx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
Host_UART_tx__0__MASK EQU 0x02
Host_UART_tx__0__PC EQU CYREG_PRT4_PC
Host_UART_tx__0__PC2 EQU CYREG_PRT4_PC2
Host_UART_tx__0__PORT EQU 4
Host_UART_tx__0__PS EQU CYREG_PRT4_PS
Host_UART_tx__0__SHIFT EQU 1
Host_UART_tx__DR EQU CYREG_PRT4_DR
Host_UART_tx__INTCFG EQU CYREG_PRT4_INTCFG
Host_UART_tx__INTSTAT EQU CYREG_PRT4_INTSTAT
Host_UART_tx__MASK EQU 0x02
Host_UART_tx__PC EQU CYREG_PRT4_PC
Host_UART_tx__PC2 EQU CYREG_PRT4_PC2
Host_UART_tx__PORT EQU 4
Host_UART_tx__PS EQU CYREG_PRT4_PS
Host_UART_tx__SHIFT EQU 1

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x0100
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 0
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
