DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
]
instances [
(Instance
name "Uiobg8"
duLibraryName "unisim"
duName "IOBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IFD_DELAY_VALUE"
type "string"
value "\"AUTO\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"BLVDS_25\""
)
]
mwi 0
uid 207,0
)
(Instance
name "Uiobg9"
duLibraryName "unisim"
duName "IOBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IFD_DELAY_VALUE"
type "string"
value "\"AUTO\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"BLVDS_25\""
)
]
mwi 0
uid 236,0
)
(Instance
name "Ubdpmux0"
duLibraryName "utils"
duName "bidir_inv"
elements [
(GiElement
name "P1_INV"
type "integer"
value "SCDATA_INV"
)
]
mwi 0
uid 1061,0
)
(Instance
name "Ubdpmux1"
duLibraryName "utils"
duName "bidir_inv"
elements [
(GiElement
name "P1_INV"
type "integer"
value "SCXOFF_INV"
)
]
mwi 0
uid 1233,0
)
]
libraryRefs [
"ieee"
]
)
version "30.1"
appVersion "2013.1 (Build 6)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/warren/slhc/trunk/hds_project/../abc130_driver/src"
)
(vvPair
variable "HDSDir"
value "/home/warren/slhc/trunk/hds_project/../abc130_driver/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/warren/slhc/trunk/hds_project/../abc130_driver/hds/mux_io/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/warren/slhc/trunk/hds_project/../abc130_driver/hds/mux_io/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/warren/slhc/trunk/hds_project/../abc130_driver/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "/home/warren/slhc/trunk/hds_project/../abc130_driver/hds/mux_io"
)
(vvPair
variable "d_logical"
value "/home/warren/slhc/trunk/hds_project/../abc130_driver/hds/mux_io"
)
(vvPair
variable "date"
value "03/22/14"
)
(vvPair
variable "day"
value "Sat"
)
(vvPair
variable "day_long"
value "Saturday"
)
(vvPair
variable "dd"
value "22"
)
(vvPair
variable "entity_name"
value "mux_io"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "warren"
)
(vvPair
variable "graphical_source_date"
value "03/22/14"
)
(vvPair
variable "graphical_source_group"
value "warren"
)
(vvPair
variable "graphical_source_time"
value "21:03:23"
)
(vvPair
variable "group"
value "warren"
)
(vvPair
variable "host"
value "mbb"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "abc130_driver"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../abc13/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/../abc130_driver/sim/work"
)
(vvPair
variable "library_downstream_ModelSimSimulator"
value "$HDS_PROJECT/../abc130_driver/sim/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/../abc130_driver/ps"
)
(vvPair
variable "mm"
value "03"
)
(vvPair
variable "module_name"
value "mux_io"
)
(vvPair
variable "month"
value "Mar"
)
(vvPair
variable "month_long"
value "March"
)
(vvPair
variable "p"
value "/home/warren/slhc/trunk/hds_project/../abc130_driver/hds/mux_io/struct.bd"
)
(vvPair
variable "p_logical"
value "/home/warren/slhc/trunk/hds_project/../abc130_driver/hds/mux_io/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hsio"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "21:03:23"
)
(vvPair
variable "unit"
value "mux_io"
)
(vvPair
variable "user"
value "warren"
)
(vvPair
variable "version"
value "2013.1 (Build 6)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2014"
)
(vvPair
variable "yy"
value "14"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 41,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,52000,49000,53000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,52000,42500,53000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "49000,48000,53000,49000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "49200,48000,52100,49000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,50000,49000,51000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,50000,42100,51000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,50000,32000,51000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "28200,50000,29900,51000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "49000,49000,69000,53000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "49200,49200,58300,50200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,48000,69000,49000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,48000,54800,49000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,48000,49000,50000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "35050,48500,41950,49500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,51000,32000,52000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "28200,51000,30200,52000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,52000,32000,53000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "28200,52000,30900,53000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,51000,49000,52000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,51000,43400,52000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "28000,48000,69000,53000"
)
oxt "14000,66000,55000,71000"
)
*12 (SaComponent
uid 207,0
optionalChildren [
*13 (CptPort
uid 216,0
ps "OnEdgeStrategy"
shape (Triangle
uid 217,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35250,35625,36000,36375"
)
tg (CPTG
uid 218,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 219,0
va (VaSet
)
xt "37000,35500,37600,36500"
st "O"
blo "37000,36300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*14 (CptPort
uid 220,0
ps "OnEdgeStrategy"
shape (Diamond
uid 221,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,34625,45750,35375"
)
tg (CPTG
uid 222,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 223,0
va (VaSet
)
xt "43200,34500,44000,35500"
st "IO"
ju 2
blo "44000,35300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "IO"
t "std_ulogic"
o 2
)
)
)
*15 (CptPort
uid 224,0
ps "OnEdgeStrategy"
shape (Diamond
uid 225,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,35625,45750,36375"
)
tg (CPTG
uid 226,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 227,0
va (VaSet
)
xt "42600,35500,44000,36500"
st "IOB"
ju 2
blo "44000,36300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "IOB"
t "std_ulogic"
o 3
)
)
)
*16 (CptPort
uid 228,0
ps "OnEdgeStrategy"
shape (Triangle
uid 229,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35250,34625,36000,35375"
)
tg (CPTG
uid 230,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 231,0
va (VaSet
)
xt "37000,34500,37200,35500"
st "I"
blo "37000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 4
)
)
)
*17 (CptPort
uid 232,0
ps "OnEdgeStrategy"
shape (Triangle
uid 233,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35250,36625,36000,37375"
)
tg (CPTG
uid 234,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 235,0
va (VaSet
)
xt "37000,36500,37400,37500"
st "T"
blo "37000,37300"
)
)
thePort (LogicalPort
decl (Decl
n "T"
t "std_ulogic"
o 5
)
)
)
]
shape (Rectangle
uid 208,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "36000,34000,45000,38000"
)
oxt "84000,87000,89000,91000"
ttg (MlTextGroup
uid 209,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*18 (Text
uid 210,0
va (VaSet
font "helvetica,8,1"
)
xt "38150,35000,40750,36000"
st "unisim"
blo "38150,35800"
tm "BdLibraryNameMgr"
)
*19 (Text
uid 211,0
va (VaSet
font "helvetica,8,1"
)
xt "38150,36000,41850,37000"
st "IOBUFDS"
blo "38150,36800"
tm "CptNameMgr"
)
*20 (Text
uid 212,0
va (VaSet
font "helvetica,8,1"
)
xt "38150,37000,40950,38000"
st "Uiobg8"
blo "38150,37800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 213,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 214,0
text (MLText
uid 215,0
va (VaSet
font "clean,8,0"
)
xt "36000,30800,59500,34000"
st "CAPACITANCE      = \"DONT_CARE\"    ( string )  
IBUF_DELAY_VALUE = \"0\"            ( string )  
IFD_DELAY_VALUE  = \"AUTO\"         ( string )  
IOSTANDARD       = \"BLVDS_25\"     ( string )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IFD_DELAY_VALUE"
type "string"
value "\"AUTO\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"BLVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*21 (SaComponent
uid 236,0
optionalChildren [
*22 (CptPort
uid 245,0
ps "OnEdgeStrategy"
shape (Triangle
uid 246,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35250,22625,36000,23375"
)
tg (CPTG
uid 247,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 248,0
va (VaSet
)
xt "37000,22500,37600,23500"
st "O"
blo "37000,23300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*23 (CptPort
uid 249,0
ps "OnEdgeStrategy"
shape (Diamond
uid 250,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,21625,45750,22375"
)
tg (CPTG
uid 251,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 252,0
va (VaSet
)
xt "43200,21500,44000,22500"
st "IO"
ju 2
blo "44000,22300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "IO"
t "std_ulogic"
o 2
)
)
)
*24 (CptPort
uid 253,0
ps "OnEdgeStrategy"
shape (Diamond
uid 254,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,22625,45750,23375"
)
tg (CPTG
uid 255,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 256,0
va (VaSet
)
xt "42600,22500,44000,23500"
st "IOB"
ju 2
blo "44000,23300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "IOB"
t "std_ulogic"
o 3
)
)
)
*25 (CptPort
uid 257,0
ps "OnEdgeStrategy"
shape (Triangle
uid 258,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35250,21625,36000,22375"
)
tg (CPTG
uid 259,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 260,0
va (VaSet
)
xt "37000,21500,37200,22500"
st "I"
blo "37000,22300"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 4
)
)
)
*26 (CptPort
uid 261,0
ps "OnEdgeStrategy"
shape (Triangle
uid 262,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35250,23625,36000,24375"
)
tg (CPTG
uid 263,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 264,0
va (VaSet
)
xt "37000,23500,37400,24500"
st "T"
blo "37000,24300"
)
)
thePort (LogicalPort
decl (Decl
n "T"
t "std_ulogic"
o 5
)
)
)
]
shape (Rectangle
uid 237,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "36000,21000,45000,25000"
)
oxt "84000,87000,89000,91000"
ttg (MlTextGroup
uid 238,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*27 (Text
uid 239,0
va (VaSet
font "helvetica,8,1"
)
xt "38150,22000,40750,23000"
st "unisim"
blo "38150,22800"
tm "BdLibraryNameMgr"
)
*28 (Text
uid 240,0
va (VaSet
font "helvetica,8,1"
)
xt "38150,23000,41850,24000"
st "IOBUFDS"
blo "38150,23800"
tm "CptNameMgr"
)
*29 (Text
uid 241,0
va (VaSet
font "helvetica,8,1"
)
xt "38150,24000,40950,25000"
st "Uiobg9"
blo "38150,24800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 242,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 243,0
text (MLText
uid 244,0
va (VaSet
font "clean,8,0"
)
xt "36000,17800,59500,21000"
st "CAPACITANCE      = \"DONT_CARE\"    ( string )  
IBUF_DELAY_VALUE = \"0\"            ( string )  
IFD_DELAY_VALUE  = \"AUTO\"         ( string )  
IOSTANDARD       = \"BLVDS_25\"     ( string )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IFD_DELAY_VALUE"
type "string"
value "\"AUTO\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"BLVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*30 (Net
uid 403,0
decl (Decl
n "bdpo"
t "std_logic_vector"
b "(1 downto 0)"
o 15
suid 2,0
)
declText (MLText
uid 404,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "2000,46600,25500,47800"
st "signal bdpo        : std_logic_vector(15 downto 8)"
)
)
*31 (Net
uid 417,0
decl (Decl
n "bdpi"
t "std_logic_vector"
b "(1 downto 0)"
o 14
suid 9,0
)
declText (MLText
uid 418,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "2000,45400,25100,46600"
st "signal bdpi        : std_logic_vector(15 downto 8)"
)
)
*32 (Net
uid 423,0
decl (Decl
n "bdpt"
t "std_logic_vector"
b "(1 downto 0)"
o 16
suid 12,0
)
declText (MLText
uid 424,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "2000,47800,25300,49000"
st "signal bdpt        : std_logic_vector(15 downto 8)"
)
)
*33 (Net
uid 834,0
decl (Decl
n "data_pio"
t "std_logic"
eolc "-- DATA_R0_P___FCCLK_N"
preAdd 0
posAdd 0
o 11
suid 38,0
)
declText (MLText
uid 835,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*34 (Net
uid 836,0
decl (Decl
n "data_nio"
t "std_logic"
eolc "-- DATA_R0_N___FCCLK_P"
preAdd 0
posAdd 0
o 10
suid 39,0
)
declText (MLText
uid 837,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*35 (Net
uid 838,0
decl (Decl
n "xoff_pio"
t "std_logic"
eolc "-- XOFF_R0_P"
preAdd 0
posAdd 0
o 13
suid 40,0
)
declText (MLText
uid 839,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*36 (Net
uid 840,0
decl (Decl
n "xoff_nio"
t "std_logic"
eolc "-- XOFF_R0_N"
preAdd 0
posAdd 0
o 12
suid 41,0
)
declText (MLText
uid 841,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*37 (Net
uid 1013,0
lang 2
decl (Decl
n "highz_data_i"
t "std_logic"
o 4
suid 43,0
)
declText (MLText
uid 1014,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*38 (Net
uid 1015,0
lang 2
decl (Decl
n "highz_xoff_i"
t "std_logic"
o 5
suid 44,0
)
declText (MLText
uid 1016,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*39 (SaComponent
uid 1061,0
optionalChildren [
*40 (CptPort
uid 1029,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1030,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19250,25625,20000,26375"
)
tg (CPTG
uid 1031,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1032,0
va (VaSet
)
xt "21000,25500,23800,26500"
st "highz_i"
blo "21000,26300"
)
)
thePort (LogicalPort
decl (Decl
n "highz_i"
t "std_logic"
o 1
)
)
)
*41 (CptPort
uid 1033,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1034,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19250,21625,20000,22375"
)
tg (CPTG
uid 1035,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1036,0
va (VaSet
)
xt "21000,21500,21700,22500"
st "di"
blo "21000,22300"
)
)
thePort (LogicalPort
decl (Decl
n "di"
t "std_logic"
o 2
)
)
)
*42 (CptPort
uid 1037,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1038,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19250,22625,20000,23375"
)
tg (CPTG
uid 1039,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1040,0
va (VaSet
)
xt "21000,22500,22000,23500"
st "do"
blo "21000,23300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "do"
t "std_logic"
o 3
)
)
)
*43 (CptPort
uid 1041,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1042,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19250,23625,20000,24375"
)
tg (CPTG
uid 1043,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1044,0
va (VaSet
)
xt "21000,23500,21500,24500"
st "ti"
blo "21000,24300"
)
)
thePort (LogicalPort
decl (Decl
n "ti"
t "std_logic"
o 4
)
)
)
*44 (CptPort
uid 1045,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1046,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,22625,25750,23375"
)
tg (CPTG
uid 1047,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1048,0
va (VaSet
)
xt "22900,22500,24000,23500"
st "mo"
ju 2
blo "24000,23300"
)
)
thePort (LogicalPort
decl (Decl
n "mo"
t "std_logic"
o 5
)
)
)
*45 (CptPort
uid 1049,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1050,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,21625,25750,22375"
)
tg (CPTG
uid 1051,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1052,0
va (VaSet
)
xt "23200,21500,24000,22500"
st "mi"
ju 2
blo "24000,22300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "mi"
t "std_logic"
o 6
)
)
)
*46 (CptPort
uid 1053,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1054,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,23625,25750,24375"
)
tg (CPTG
uid 1055,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1056,0
va (VaSet
)
xt "23100,23500,24000,24500"
st "mt"
ju 2
blo "24000,24300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "mt"
t "std_logic"
o 7
)
)
)
*47 (CptPort
uid 1242,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1243,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19250,20625,20000,21375"
)
tg (CPTG
uid 1244,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1245,0
va (VaSet
)
xt "21000,20500,22900,21500"
st "inv_i"
blo "21000,21300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "inv_i"
t "std_logic"
o 8
suid 9,0
)
)
)
]
shape (Rectangle
uid 1062,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "20000,20000,25000,27000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1063,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*48 (Text
uid 1064,0
va (VaSet
font "helvetica,8,1"
)
xt "21300,27000,23000,28000"
st "utils"
blo "21300,27800"
tm "BdLibraryNameMgr"
)
*49 (Text
uid 1065,0
va (VaSet
font "helvetica,8,1"
)
xt "21300,28000,24700,29000"
st "bidir_inv"
blo "21300,28800"
tm "CptNameMgr"
)
*50 (Text
uid 1066,0
va (VaSet
font "helvetica,8,1"
)
xt "21300,29000,25700,30000"
st "Ubdpmux0"
blo "21300,29800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1067,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1068,0
text (MLText
uid 1069,0
va (VaSet
font "clean,8,0"
)
xt "20000,19200,38500,20000"
st "P1_INV = SCDATA_INV    ( integer )  "
)
header ""
)
elements [
(GiElement
name "P1_INV"
type "integer"
value "SCDATA_INV"
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*51 (Net
uid 1070,0
decl (Decl
n "singlechip_sel_i"
t "std_logic"
o 6
suid 45,0
)
declText (MLText
uid 1071,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*52 (Net
uid 1074,0
decl (Decl
n "data_tx_i"
t "std_logic"
o 1
suid 47,0
)
declText (MLText
uid 1075,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*53 (Net
uid 1076,0
decl (Decl
n "data_rx_o"
t "std_logic"
o 8
suid 48,0
)
declText (MLText
uid 1077,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*54 (Net
uid 1131,0
decl (Decl
n "xoff_rx_o"
t "std_logic"
o 9
suid 50,0
)
declText (MLText
uid 1132,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*55 (Net
uid 1133,0
decl (Decl
n "xoff_tx_i"
t "std_logic"
o 7
suid 51,0
)
declText (MLText
uid 1134,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*56 (Net
uid 1137,0
decl (Decl
n "dir_xoff_i"
t "std_logic"
o 3
suid 53,0
)
declText (MLText
uid 1138,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*57 (Net
uid 1139,0
decl (Decl
n "dir_data_i"
t "std_logic"
o 2
suid 54,0
)
declText (MLText
uid 1140,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*58 (SaComponent
uid 1233,0
optionalChildren [
*59 (CptPort
uid 1201,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1202,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19250,34625,20000,35375"
)
tg (CPTG
uid 1203,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1204,0
va (VaSet
)
xt "21000,34500,21700,35500"
st "di"
blo "21000,35300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "di"
t "std_logic"
o 2
suid 1,0
)
)
)
*60 (CptPort
uid 1205,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1206,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19250,35625,20000,36375"
)
tg (CPTG
uid 1207,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1208,0
va (VaSet
)
xt "21000,35500,22000,36500"
st "do"
blo "21000,36300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "do"
t "std_logic"
o 3
suid 2,0
)
)
)
*61 (CptPort
uid 1209,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1210,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19250,38625,20000,39375"
)
tg (CPTG
uid 1211,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1212,0
va (VaSet
)
xt "21000,38500,23800,39500"
st "highz_i"
blo "21000,39300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "highz_i"
t "std_logic"
o 1
suid 3,0
)
)
)
*62 (CptPort
uid 1217,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1218,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,34625,25750,35375"
)
tg (CPTG
uid 1219,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1220,0
va (VaSet
)
xt "23200,34500,24000,35500"
st "mi"
ju 2
blo "24000,35300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "mi"
t "std_logic"
o 6
suid 5,0
)
)
)
*63 (CptPort
uid 1221,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1222,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,35625,25750,36375"
)
tg (CPTG
uid 1223,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1224,0
va (VaSet
)
xt "22900,35500,24000,36500"
st "mo"
ju 2
blo "24000,36300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "mo"
t "std_logic"
o 5
suid 6,0
)
)
)
*64 (CptPort
uid 1225,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1226,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,36625,25750,37375"
)
tg (CPTG
uid 1227,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1228,0
va (VaSet
)
xt "23100,36500,24000,37500"
st "mt"
ju 2
blo "24000,37300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "mt"
t "std_logic"
o 7
suid 7,0
)
)
)
*65 (CptPort
uid 1229,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1230,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19250,36625,20000,37375"
)
tg (CPTG
uid 1231,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1232,0
va (VaSet
)
xt "21000,36500,21500,37500"
st "ti"
blo "21000,37300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ti"
t "std_logic"
o 4
suid 8,0
)
)
)
*66 (CptPort
uid 1246,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1247,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19250,33625,20000,34375"
)
tg (CPTG
uid 1248,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1249,0
va (VaSet
)
xt "21000,33500,22900,34500"
st "inv_i"
blo "21000,34300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "inv_i"
t "std_logic"
o 8
suid 9,0
)
)
)
]
shape (Rectangle
uid 1234,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "20000,33000,25000,40000"
)
oxt "15000,19000,20000,26000"
ttg (MlTextGroup
uid 1235,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*67 (Text
uid 1236,0
va (VaSet
font "helvetica,8,1"
)
xt "21300,40000,23000,41000"
st "utils"
blo "21300,40800"
tm "BdLibraryNameMgr"
)
*68 (Text
uid 1237,0
va (VaSet
font "helvetica,8,1"
)
xt "21300,41000,24700,42000"
st "bidir_inv"
blo "21300,41800"
tm "CptNameMgr"
)
*69 (Text
uid 1238,0
va (VaSet
font "helvetica,8,1"
)
xt "21300,42000,25700,43000"
st "Ubdpmux1"
blo "21300,42800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1239,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1240,0
text (MLText
uid 1241,0
va (VaSet
font "clean,8,0"
)
xt "20000,32200,38500,33000"
st "P1_INV = SCXOFF_INV    ( integer )  "
)
header ""
)
elements [
(GiElement
name "P1_INV"
type "integer"
value "SCXOFF_INV"
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*70 (PortIoIn
uid 1553,0
shape (CompositeShape
uid 1554,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1555,0
sl 0
ro 270
xt "-10000,20625,-8500,21375"
)
(Line
uid 1556,0
sl 0
ro 270
xt "-8500,21000,-8000,21000"
pts [
"-8500,21000"
"-8000,21000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1557,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1558,0
va (VaSet
isHidden 1
)
xt "-17500,20500,-11000,21500"
st "singlechip_sel_i"
ju 2
blo "-11000,21300"
tm "WireNameMgr"
)
)
)
*71 (PortIoIn
uid 1565,0
shape (CompositeShape
uid 1566,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1567,0
sl 0
ro 270
xt "6000,21625,7500,22375"
)
(Line
uid 1568,0
sl 0
ro 270
xt "7500,22000,8000,22000"
pts [
"7500,22000"
"8000,22000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1569,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1570,0
va (VaSet
isHidden 1
)
xt "1400,21500,5000,22500"
st "data_tx_i"
ju 2
blo "5000,22300"
tm "WireNameMgr"
)
)
)
*72 (PortIoIn
uid 1571,0
shape (CompositeShape
uid 1572,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1573,0
sl 0
ro 270
xt "6000,23625,7500,24375"
)
(Line
uid 1574,0
sl 0
ro 270
xt "7500,24000,8000,24000"
pts [
"7500,24000"
"8000,24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1575,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1576,0
va (VaSet
isHidden 1
)
xt "700,23500,5000,24500"
st "dir_data_i"
ju 2
blo "5000,24300"
tm "WireNameMgr"
)
)
)
*73 (PortIoIn
uid 1577,0
shape (CompositeShape
uid 1578,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1579,0
sl 0
ro 270
xt "6000,25625,7500,26375"
)
(Line
uid 1580,0
sl 0
ro 270
xt "7500,26000,8000,26000"
pts [
"7500,26000"
"8000,26000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1581,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1582,0
va (VaSet
isHidden 1
)
xt "-400,25500,5000,26500"
st "highz_data_i"
ju 2
blo "5000,26300"
tm "WireNameMgr"
)
)
)
*74 (PortIoIn
uid 1589,0
shape (CompositeShape
uid 1590,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1591,0
sl 0
ro 270
xt "6000,34625,7500,35375"
)
(Line
uid 1592,0
sl 0
ro 270
xt "7500,35000,8000,35000"
pts [
"7500,35000"
"8000,35000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1593,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1594,0
va (VaSet
isHidden 1
)
xt "1400,34500,5000,35500"
st "xoff_tx_i"
ju 2
blo "5000,35300"
tm "WireNameMgr"
)
)
)
*75 (PortIoIn
uid 1601,0
shape (CompositeShape
uid 1602,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1603,0
sl 0
ro 270
xt "6000,38625,7500,39375"
)
(Line
uid 1604,0
sl 0
ro 270
xt "7500,39000,8000,39000"
pts [
"7500,39000"
"8000,39000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1605,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1606,0
va (VaSet
isHidden 1
)
xt "-400,38500,5000,39500"
st "highz_xoff_i"
ju 2
blo "5000,39300"
tm "WireNameMgr"
)
)
)
*76 (PortIoInOut
uid 1607,0
shape (CompositeShape
uid 1608,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1609,0
sl 0
xt "60500,21625,62000,22375"
)
(Line
uid 1610,0
sl 0
xt "60000,22000,60500,22000"
pts [
"60000,22000"
"60500,22000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1611,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1612,0
va (VaSet
isHidden 1
)
xt "63000,21500,66300,22500"
st "data_pio"
blo "63000,22300"
tm "WireNameMgr"
)
)
)
*77 (PortIoInOut
uid 1613,0
shape (CompositeShape
uid 1614,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1615,0
sl 0
xt "60500,22625,62000,23375"
)
(Line
uid 1616,0
sl 0
xt "60000,23000,60500,23000"
pts [
"60000,23000"
"60500,23000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1617,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1618,0
va (VaSet
isHidden 1
)
xt "63000,22500,66300,23500"
st "data_nio"
blo "63000,23300"
tm "WireNameMgr"
)
)
)
*78 (PortIoInOut
uid 1619,0
shape (CompositeShape
uid 1620,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1621,0
sl 0
xt "60500,34625,62000,35375"
)
(Line
uid 1622,0
sl 0
xt "60000,35000,60500,35000"
pts [
"60000,35000"
"60500,35000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1623,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1624,0
va (VaSet
isHidden 1
)
xt "63000,34500,66300,35500"
st "xoff_pio"
blo "63000,35300"
tm "WireNameMgr"
)
)
)
*79 (PortIoInOut
uid 1625,0
shape (CompositeShape
uid 1626,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1627,0
sl 0
xt "60500,35625,62000,36375"
)
(Line
uid 1628,0
sl 0
xt "60000,36000,60500,36000"
pts [
"60000,36000"
"60500,36000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1629,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1630,0
va (VaSet
isHidden 1
)
xt "63000,35500,66300,36500"
st "xoff_nio"
blo "63000,36300"
tm "WireNameMgr"
)
)
)
*80 (PortIoOut
uid 1637,0
shape (CompositeShape
uid 1638,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1639,0
sl 0
ro 90
xt "6000,22625,7500,23375"
)
(Line
uid 1640,0
sl 0
ro 90
xt "7500,23000,8000,23000"
pts [
"8000,23000"
"7500,23000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1641,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1642,0
va (VaSet
isHidden 1
)
xt "1100,22500,5000,23500"
st "data_rx_o"
ju 2
blo "5000,23300"
tm "WireNameMgr"
)
)
)
*81 (PortIoOut
uid 1643,0
shape (CompositeShape
uid 1644,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1645,0
sl 0
ro 90
xt "6000,35625,7500,36375"
)
(Line
uid 1646,0
sl 0
ro 90
xt "7500,36000,8000,36000"
pts [
"8000,36000"
"7500,36000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1647,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1648,0
va (VaSet
isHidden 1
)
xt "1100,35500,5000,36500"
st "xoff_rx_o"
ju 2
blo "5000,36300"
tm "WireNameMgr"
)
)
)
*82 (PortIoIn
uid 1649,0
shape (CompositeShape
uid 1650,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1651,0
sl 0
ro 270
xt "6000,36625,7500,37375"
)
(Line
uid 1652,0
sl 0
ro 270
xt "7500,37000,8000,37000"
pts [
"7500,37000"
"8000,37000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1653,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1654,0
va (VaSet
isHidden 1
)
xt "700,36500,5000,37500"
st "dir_xoff_i"
ju 2
blo "5000,37300"
tm "WireNameMgr"
)
)
)
*83 (Wire
uid 289,0
shape (OrthoPolyLine
uid 290,0
va (VaSet
vasetType 3
)
xt "8000,23000,19250,23000"
pts [
"19250,23000"
"8000,23000"
]
)
start &42
end &80
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 293,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 294,0
va (VaSet
)
xt "9000,22000,12900,23000"
st "data_rx_o"
blo "9000,22800"
tm "WireNameMgr"
)
)
on &53
)
*84 (Wire
uid 295,0
shape (OrthoPolyLine
uid 296,0
va (VaSet
vasetType 3
)
xt "25750,36000,35250,36000"
pts [
"25750,36000"
"35250,36000"
]
)
start &63
end &13
sat 32
eat 32
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 297,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 298,0
va (VaSet
)
xt "30000,35000,33100,36000"
st "bdpo(1)"
blo "30000,35800"
tm "WireNameMgr"
)
)
on &30
)
*85 (Wire
uid 305,0
shape (OrthoPolyLine
uid 306,0
va (VaSet
vasetType 3
)
xt "45750,22000,60000,22000"
pts [
"45750,22000"
"60000,22000"
]
)
start &23
end &76
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 307,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 308,0
va (VaSet
)
xt "56000,21000,59300,22000"
st "data_pio"
blo "56000,21800"
tm "WireNameMgr"
)
)
on &33
)
*86 (Wire
uid 309,0
shape (OrthoPolyLine
uid 310,0
va (VaSet
vasetType 3
)
xt "8000,22000,19250,22000"
pts [
"8000,22000"
"19250,22000"
]
)
start &71
end &41
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 313,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 314,0
va (VaSet
)
xt "9000,21000,12600,22000"
st "data_tx_i"
blo "9000,21800"
tm "WireNameMgr"
)
)
on &52
)
*87 (Wire
uid 327,0
shape (OrthoPolyLine
uid 328,0
va (VaSet
vasetType 3
)
xt "8000,24000,19250,24000"
pts [
"8000,24000"
"19250,24000"
]
)
start &72
end &43
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 331,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 332,0
va (VaSet
)
xt "9000,23000,13300,24000"
st "dir_data_i"
blo "9000,23800"
tm "WireNameMgr"
)
)
on &57
)
*88 (Wire
uid 333,0
shape (OrthoPolyLine
uid 334,0
va (VaSet
vasetType 3
)
xt "45750,23000,60000,23000"
pts [
"45750,23000"
"60000,23000"
]
)
start &24
end &77
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 335,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 336,0
va (VaSet
)
xt "56000,22000,59300,23000"
st "data_nio"
blo "56000,22800"
tm "WireNameMgr"
)
)
on &34
)
*89 (Wire
uid 343,0
shape (OrthoPolyLine
uid 344,0
va (VaSet
vasetType 3
)
xt "45750,35000,60000,35000"
pts [
"45750,35000"
"60000,35000"
]
)
start &14
end &78
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 345,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 346,0
va (VaSet
)
xt "56000,34000,59300,35000"
st "xoff_pio"
blo "56000,34800"
tm "WireNameMgr"
)
)
on &35
)
*90 (Wire
uid 347,0
shape (OrthoPolyLine
uid 348,0
va (VaSet
vasetType 3
)
xt "25750,35000,35250,35000"
pts [
"25750,35000"
"35250,35000"
]
)
start &62
end &16
sat 32
eat 32
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 349,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 350,0
va (VaSet
)
xt "30000,34000,32800,35000"
st "bdpi(1)"
blo "30000,34800"
tm "WireNameMgr"
)
)
on &31
)
*91 (Wire
uid 351,0
shape (OrthoPolyLine
uid 352,0
va (VaSet
vasetType 3
)
xt "25750,37000,35250,37000"
pts [
"25750,37000"
"35250,37000"
]
)
start &64
end &17
sat 32
eat 32
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 353,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 354,0
va (VaSet
)
xt "30000,36000,32900,37000"
st "bdpt(1)"
blo "30000,36800"
tm "WireNameMgr"
)
)
on &32
)
*92 (Wire
uid 361,0
shape (OrthoPolyLine
uid 362,0
va (VaSet
vasetType 3
)
xt "25750,23000,35250,23000"
pts [
"25750,23000"
"31000,23000"
"35250,23000"
]
)
start &44
end &22
sat 32
eat 32
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 363,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 364,0
va (VaSet
)
xt "27000,22000,30100,23000"
st "bdpo(0)"
blo "27000,22800"
tm "WireNameMgr"
)
)
on &30
)
*93 (Wire
uid 365,0
optionalChildren [
*94 (BdJunction
uid 777,0
ps "OnConnectorStrategy"
shape (Circle
uid 778,0
va (VaSet
vasetType 1
)
xt "600,20600,1400,21400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 366,0
va (VaSet
vasetType 3
)
xt "-8000,21000,19250,21000"
pts [
"-8000,21000"
"19250,21000"
]
)
start &70
end &47
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 369,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 370,0
va (VaSet
)
xt "-7000,20000,-500,21000"
st "singlechip_sel_i"
blo "-7000,20800"
tm "WireNameMgr"
)
)
on &51
)
*95 (Wire
uid 377,0
shape (OrthoPolyLine
uid 378,0
va (VaSet
vasetType 3
)
xt "45750,36000,60000,36000"
pts [
"45750,36000"
"60000,36000"
]
)
start &15
end &79
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 379,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 380,0
va (VaSet
)
xt "56000,35000,59300,36000"
st "xoff_nio"
blo "56000,35800"
tm "WireNameMgr"
)
)
on &36
)
*96 (Wire
uid 381,0
shape (OrthoPolyLine
uid 382,0
va (VaSet
vasetType 3
)
xt "25750,24000,35250,24000"
pts [
"25750,24000"
"31000,24000"
"35250,24000"
]
)
start &46
end &26
sat 32
eat 32
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 383,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 384,0
va (VaSet
)
xt "27000,23000,29900,24000"
st "bdpt(0)"
blo "27000,23800"
tm "WireNameMgr"
)
)
on &32
)
*97 (Wire
uid 391,0
shape (OrthoPolyLine
uid 392,0
va (VaSet
vasetType 3
)
xt "25750,22000,35250,22000"
pts [
"25750,22000"
"31000,22000"
"35250,22000"
]
)
start &45
end &25
sat 32
eat 32
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 393,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 394,0
va (VaSet
)
xt "27000,21000,29800,22000"
st "bdpi(0)"
blo "27000,21800"
tm "WireNameMgr"
)
)
on &31
)
*98 (Wire
uid 621,0
shape (OrthoPolyLine
uid 622,0
va (VaSet
vasetType 3
)
xt "8000,36000,19250,36000"
pts [
"19250,36000"
"8000,36000"
]
)
start &60
end &81
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 625,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 626,0
va (VaSet
)
xt "9000,35000,12900,36000"
st "xoff_rx_o"
blo "9000,35800"
tm "WireNameMgr"
)
)
on &54
)
*99 (Wire
uid 645,0
shape (OrthoPolyLine
uid 646,0
va (VaSet
vasetType 3
)
xt "8000,35000,19250,35000"
pts [
"8000,35000"
"19250,35000"
]
)
start &74
end &59
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 649,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 650,0
va (VaSet
)
xt "9000,34000,12600,35000"
st "xoff_tx_i"
blo "9000,34800"
tm "WireNameMgr"
)
)
on &55
)
*100 (Wire
uid 693,0
shape (OrthoPolyLine
uid 694,0
va (VaSet
vasetType 3
)
xt "8000,37000,19250,37000"
pts [
"8000,37000"
"19250,37000"
]
)
start &82
end &65
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 699,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 700,0
va (VaSet
)
xt "9000,36000,13300,37000"
st "dir_xoff_i"
blo "9000,36800"
tm "WireNameMgr"
)
)
on &56
)
*101 (Wire
uid 773,0
shape (OrthoPolyLine
uid 774,0
va (VaSet
vasetType 3
)
xt "1000,21000,19250,34000"
pts [
"1000,21000"
"1000,34000"
"19250,34000"
]
)
start &94
end &66
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 775,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 776,0
va (VaSet
)
xt "9000,33000,15500,34000"
st "singlechip_sel_i"
blo "9000,33800"
tm "WireNameMgr"
)
)
on &51
)
*102 (Wire
uid 960,0
shape (OrthoPolyLine
uid 961,0
va (VaSet
vasetType 3
)
xt "8000,39000,19250,39000"
pts [
"8000,39000"
"19250,39000"
]
)
start &75
end &61
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 964,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 965,0
va (VaSet
)
xt "9000,38000,14400,39000"
st "highz_xoff_i"
blo "9000,38800"
tm "WireNameMgr"
)
)
on &38
)
*103 (Wire
uid 970,0
shape (OrthoPolyLine
uid 971,0
va (VaSet
vasetType 3
)
xt "8000,26000,19250,26000"
pts [
"8000,26000"
"19250,26000"
]
)
start &73
end &40
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 974,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 975,0
va (VaSet
)
xt "9000,25000,14400,26000"
st "highz_data_i"
blo "9000,25800"
tm "WireNameMgr"
)
)
on &37
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *104 (PackageList
uid 42,0
stg "VerticalLayoutStrategy"
textVec [
*105 (Text
uid 43,0
va (VaSet
font "courier,8,1"
)
xt "12000,49100,18500,50000"
st "Package List"
blo "12000,49800"
)
*106 (MLText
uid 44,0
va (VaSet
)
xt "12000,50000,24100,54000"
st "library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 45,0
stg "VerticalLayoutStrategy"
textVec [
*107 (Text
uid 46,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,0,28200,1000"
st "Compiler Directives"
blo "20000,800"
)
*108 (Text
uid 47,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,1000,29500,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*109 (MLText
uid 48,0
va (VaSet
isHidden 1
)
xt "20000,2000,27800,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*110 (Text
uid 49,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,4000,30000,5000"
st "Post-module directives:"
blo "20000,4800"
)
*111 (MLText
uid 50,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*112 (Text
uid 51,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,5000,29600,6000"
st "End-module directives:"
blo "20000,5800"
)
*113 (MLText
uid 52,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-4,4,1436,874"
viewArea "-27125,5350,64150,57850"
cachedDiagramExtent "-17500,0,69000,54000"
pageSetupInfo (PageSetupInfo
toPrinter 1
paperWidth 1190
paperHeight 842
unixPaperWidth 1190
unixPaperHeight 842
paperType "A3  (297mm x 420mm)"
unixPaperName "A3  (297mm x 420mm)"
usingPageBreaks 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 1677,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "helvetica,10,0"
)
xt "200,200,2200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "clean,10,0"
)
xt "1000,1000,4000,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*114 (Text
va (VaSet
font "helvetica,10,0"
)
xt "2000,3200,6000,4400"
st "<library>"
blo "2000,4200"
tm "BdLibraryNameMgr"
)
*115 (Text
va (VaSet
font "helvetica,10,0"
)
xt "2000,4400,5600,5600"
st "<block>"
blo "2000,5400"
tm "BlkNameMgr"
)
*116 (Text
va (VaSet
font "helvetica,10,0"
)
xt "2000,5600,4000,6800"
st "U_0"
blo "2000,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "2000,13200,2000,13200"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*117 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,3500,3400,4500"
st "Library"
blo "600,4300"
)
*118 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,4500,7400,5500"
st "MWComponent"
blo "600,5300"
)
*119 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,5500,2200,6500"
st "U_0"
blo "600,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6400,1500,-6400,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*120 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,3500,3700,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*121 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*122 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,5500,2500,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*123 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,3500,3350,4500"
st "Library"
blo "550,4300"
)
*124 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,4500,7450,5500"
st "VhdlComponent"
blo "550,5300"
)
*125 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,5500,2150,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*126 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,3500,2850,4500"
st "Library"
blo "50,4300"
)
*127 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*128 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,5500,1650,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*129 (Text
va (VaSet
)
xt "3300,4000,4700,5000"
st "eb1"
blo "3300,4800"
tm "HdlTextNameMgr"
)
*130 (Text
va (VaSet
)
xt "3300,5000,3800,6000"
st "1"
blo "3300,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "clean,8,0"
)
xt "200,200,2200,1000"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "clean,8,0"
)
xt "-250,-400,250,400"
st "G"
blo "-250,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1600,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2300,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,600,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "helvetica,10,0"
)
)
second (MLText
va (VaSet
font "helvetica,10,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "helvetica,10,0"
)
xt "0,-1300,15700,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "helvetica,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*131 (Text
va (VaSet
font "helvetica,10,1"
)
xt "11800,20000,22000,21200"
st "Frame Declarations"
blo "11800,21000"
)
*132 (MLText
va (VaSet
font "helvetica,10,0"
)
xt "11800,21200,11800,21200"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "helvetica,10,0"
)
xt "0,-1300,9700,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "helvetica,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*133 (Text
va (VaSet
font "helvetica,10,1"
)
xt "11800,20000,22000,21200"
st "Frame Declarations"
blo "11800,21000"
)
*134 (MLText
va (VaSet
font "helvetica,10,0"
)
xt "11800,21200,11800,21200"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "0,41000,5500,42000"
st "Declarations"
blo "0,41800"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "0,42000,2400,43000"
st "Ports:"
blo "0,42800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "0,41000,3700,42000"
st "Pre User:"
blo "0,41800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "0,41000,0,41000"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "0,42000,7200,43000"
st "Diagram Signals:"
blo "0,42800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "0,41000,4700,42000"
st "Post User:"
blo "0,41800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "0,41000,0,41000"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 65,0
usingSuid 1
emptyRow *135 (LEmptyRow
)
uid 54,0
optionalChildren [
*136 (RefLabelRowHdr
)
*137 (TitleRowHdr
)
*138 (FilterRowHdr
)
*139 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*140 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*141 (GroupColHdr
tm "GroupColHdrMgr"
)
*142 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*143 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*144 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*145 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*146 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*147 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*148 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "bdpo"
t "std_logic_vector"
b "(1 downto 0)"
o 15
suid 2,0
)
)
uid 437,0
)
*149 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "bdpi"
t "std_logic_vector"
b "(1 downto 0)"
o 14
suid 9,0
)
)
uid 451,0
)
*150 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "bdpt"
t "std_logic_vector"
b "(1 downto 0)"
o 16
suid 12,0
)
)
uid 457,0
)
*151 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "data_pio"
t "std_logic"
eolc "-- DATA_R0_P___FCCLK_N"
preAdd 0
posAdd 0
o 11
suid 38,0
)
)
uid 842,0
)
*152 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "data_nio"
t "std_logic"
eolc "-- DATA_R0_N___FCCLK_P"
preAdd 0
posAdd 0
o 10
suid 39,0
)
)
uid 844,0
)
*153 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "xoff_pio"
t "std_logic"
eolc "-- XOFF_R0_P"
preAdd 0
posAdd 0
o 13
suid 40,0
)
)
uid 846,0
)
*154 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "xoff_nio"
t "std_logic"
eolc "-- XOFF_R0_N"
preAdd 0
posAdd 0
o 12
suid 41,0
)
)
uid 848,0
)
*155 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "highz_data_i"
t "std_logic"
o 4
suid 43,0
)
)
uid 1017,0
)
*156 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "highz_xoff_i"
t "std_logic"
o 5
suid 44,0
)
)
uid 1019,0
)
*157 (LeafLogPort
port (LogicalPort
decl (Decl
n "singlechip_sel_i"
t "std_logic"
o 6
suid 45,0
)
)
uid 1121,0
)
*158 (LeafLogPort
port (LogicalPort
decl (Decl
n "data_tx_i"
t "std_logic"
o 1
suid 47,0
)
)
uid 1125,0
)
*159 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "data_rx_o"
t "std_logic"
o 8
suid 48,0
)
)
uid 1127,0
)
*160 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "xoff_rx_o"
t "std_logic"
o 9
suid 50,0
)
)
uid 1147,0
)
*161 (LeafLogPort
port (LogicalPort
decl (Decl
n "xoff_tx_i"
t "std_logic"
o 7
suid 51,0
)
)
uid 1149,0
)
*162 (LeafLogPort
port (LogicalPort
decl (Decl
n "dir_xoff_i"
t "std_logic"
o 3
suid 53,0
)
)
uid 1151,0
)
*163 (LeafLogPort
port (LogicalPort
decl (Decl
n "dir_data_i"
t "std_logic"
o 2
suid 54,0
)
)
uid 1153,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*164 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *165 (MRCItem
litem &135
pos 16
dimension 20
)
uid 69,0
optionalChildren [
*166 (MRCItem
litem &136
pos 0
dimension 20
uid 70,0
)
*167 (MRCItem
litem &137
pos 1
dimension 23
uid 71,0
)
*168 (MRCItem
litem &138
pos 2
hidden 1
dimension 20
uid 72,0
)
*169 (MRCItem
litem &148
pos 13
dimension 20
uid 438,0
)
*170 (MRCItem
litem &149
pos 14
dimension 20
uid 452,0
)
*171 (MRCItem
litem &150
pos 15
dimension 20
uid 458,0
)
*172 (MRCItem
litem &151
pos 0
dimension 20
uid 843,0
)
*173 (MRCItem
litem &152
pos 1
dimension 20
uid 845,0
)
*174 (MRCItem
litem &153
pos 2
dimension 20
uid 847,0
)
*175 (MRCItem
litem &154
pos 3
dimension 20
uid 849,0
)
*176 (MRCItem
litem &155
pos 4
dimension 20
uid 1018,0
)
*177 (MRCItem
litem &156
pos 5
dimension 20
uid 1020,0
)
*178 (MRCItem
litem &157
pos 6
dimension 20
uid 1122,0
)
*179 (MRCItem
litem &158
pos 7
dimension 20
uid 1126,0
)
*180 (MRCItem
litem &159
pos 8
dimension 20
uid 1128,0
)
*181 (MRCItem
litem &160
pos 9
dimension 20
uid 1148,0
)
*182 (MRCItem
litem &161
pos 10
dimension 20
uid 1150,0
)
*183 (MRCItem
litem &162
pos 11
dimension 20
uid 1152,0
)
*184 (MRCItem
litem &163
pos 12
dimension 20
uid 1154,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*185 (MRCItem
litem &139
pos 0
dimension 20
uid 74,0
)
*186 (MRCItem
litem &141
pos 1
dimension 50
uid 75,0
)
*187 (MRCItem
litem &142
pos 2
dimension 100
uid 76,0
)
*188 (MRCItem
litem &143
pos 3
dimension 50
uid 77,0
)
*189 (MRCItem
litem &144
pos 4
dimension 100
uid 78,0
)
*190 (MRCItem
litem &145
pos 5
dimension 100
uid 79,0
)
*191 (MRCItem
litem &146
pos 6
dimension 50
uid 80,0
)
*192 (MRCItem
litem &147
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *193 (LEmptyRow
)
uid 83,0
optionalChildren [
*194 (RefLabelRowHdr
)
*195 (TitleRowHdr
)
*196 (FilterRowHdr
)
*197 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*198 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*199 (GroupColHdr
tm "GroupColHdrMgr"
)
*200 (NameColHdr
tm "GenericNameColHdrMgr"
)
*201 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*202 (InitColHdr
tm "GenericValueColHdrMgr"
)
*203 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*204 (EolColHdr
tm "GenericEolColHdrMgr"
)
*205 (LogGeneric
generic (GiElement
name "SCDATA_INV"
type "integer"
value "0"
)
uid 1548,0
)
*206 (LogGeneric
generic (GiElement
name "SCXOFF_INV"
type "integer"
value "0"
)
uid 1550,0
)
*207 (LogGeneric
generic (GiElement
name "DATAONLY"
type "integer"
value "0"
)
uid 1552,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*208 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *209 (MRCItem
litem &193
pos 3
dimension 20
)
uid 97,0
optionalChildren [
*210 (MRCItem
litem &194
pos 0
dimension 20
uid 98,0
)
*211 (MRCItem
litem &195
pos 1
dimension 23
uid 99,0
)
*212 (MRCItem
litem &196
pos 2
hidden 1
dimension 20
uid 100,0
)
*213 (MRCItem
litem &205
pos 0
dimension 20
uid 1547,0
)
*214 (MRCItem
litem &206
pos 1
dimension 20
uid 1549,0
)
*215 (MRCItem
litem &207
pos 2
dimension 20
uid 1551,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*216 (MRCItem
litem &197
pos 0
dimension 20
uid 102,0
)
*217 (MRCItem
litem &199
pos 1
dimension 50
uid 103,0
)
*218 (MRCItem
litem &200
pos 2
dimension 100
uid 104,0
)
*219 (MRCItem
litem &201
pos 3
dimension 100
uid 105,0
)
*220 (MRCItem
litem &202
pos 4
dimension 50
uid 106,0
)
*221 (MRCItem
litem &203
pos 5
dimension 50
uid 107,0
)
*222 (MRCItem
litem &204
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
