
Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-6AKHTM4

Implementation : synthesis
Synopsys HDL compiler and linker, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:56, @

Modified Files: 1
FID:  path (prevtimestamp, timestamp)
5        E:\Verilog_1st_year\SPI\component\work\sp\sp.v (2024-11-04 21:00:20, 2024-11-04 21:04:18)

*******************************************************************
Modules that may have changed as a result of file changes: 2
MID:  lib.cell.view
0        work.sp.verilog may have changed because the following files changed:
                        E:\Verilog_1st_year\SPI\component\work\sp\sp.v (2024-11-04 21:00:20, 2024-11-04 21:04:18) <-- (module definition)
1        work.spi_master.verilog may have changed because the following files changed:
                        E:\Verilog_1st_year\SPI\component\work\sp\sp.v (2024-11-04 21:00:20, 2024-11-04 21:04:18) <-- (may instantiate this module)

*******************************************************************
Unmodified files: 6
FID:  path (timestamp)
0        C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v (2023-08-08 15:55:45)
1        C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\hypermods.v (2023-08-08 15:55:46)
2        C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\scemi_objects.v (2023-08-08 15:55:46)
3        C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\scemi_pipes.svh (2023-08-08 15:55:46)
4        C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\umr_capim.v (2023-08-08 15:55:46)
6        E:\Verilog_1st_year\SPI\hdl\spi_master.v (2024-11-04 21:00:05)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
