# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"test_banch_func_synth.v" \
"../../../../../ALU.srcs/sim_1/new/test_banch.v" \

# Do not sort compile order
nosort
