****************************************
Report : timing
	-path_type full
	-delay_type max
	-input_pins
	-nets
	-slack_lesser_than 0.0000
	-max_paths 10000
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
Design : ORCA_TOP
Version: O-2018.06
Date   : Sat May 27 23:49:35 2023
****************************************


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_22_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[22]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1182     1.1182
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_22_/CLK (DFFARX2_HVT)
                                                     0.1330                     0.0000     1.1182 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_22_/Q (DFFARX2_HVT)
                                                     0.3072   1.0000            1.6721 &   2.7902 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[22] (net)
                               2   6.6141 
  I_SDRAM_TOP/I_SDRAM_IF/U13017/A4 (AO22X1_RVT)
                                            0.0290   0.3072   1.0000   0.0195   0.0198 &   2.8100 r
  I_SDRAM_TOP/I_SDRAM_IF/U13017/Y (AO22X1_RVT)       0.1282   1.0000            0.3557 &   3.1657 r
  I_SDRAM_TOP/I_SDRAM_IF/n11082 (net)
                               1   2.3780 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53766/A (NBUFFX2_RVT)
                                            0.0194   0.1282   1.0000   0.0132   0.0132 &   3.1790 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53766/Y (NBUFFX2_RVT)
                                                     0.1349   1.0000            0.2049 &   3.3839 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[22] (net)
                               1   6.6843 
  ZBUF_4_inst_53732/A (NBUFFX2_LVT)         0.0073   0.1349   1.0000   0.0050   0.0054 &   3.3893 r
  ZBUF_4_inst_53732/Y (NBUFFX2_LVT)                  0.1107   1.0000            0.1412 &   3.5305 r
  sd_DQ_out[22] (net)          1  11.4961 
  sd_DQ_out[22] (out)                       0.0000   0.1107   1.0000   0.0000   0.0002 &   3.5307 r
  data arrival time                                                                        3.5307

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.6072     3.6072
  clock reconvergence pessimism                                                 0.0304     3.6376
  clock uncertainty                                                            -0.1000     3.5376
  output external delay                                                        -0.7500     2.7876
  data required time                                                                       2.7876
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7876
  data arrival time                                                                       -3.5307
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7431


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_2_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[2]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1183     1.1183
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_2_/CLK (DFFARX1_HVT)
                                                     0.1329                     0.0000     1.1183 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_2_/Q (DFFARX1_HVT)
                                                     0.2022   1.0000            1.3587 &   2.4771 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[2] (net)
                               1   1.2747 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_53668/A (NBUFFX2_HVT)
                                            0.0660   0.2022   1.0000   0.0476   0.0476 &   2.5247 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_53668/Y (NBUFFX2_HVT)
                                                     0.2635   1.0000            0.4112 &   2.9359 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_12 (net)
                               2   7.4061 
  I_SDRAM_TOP/I_SDRAM_IF/U13037/A4 (AO22X1_RVT)
                                            0.0169   0.2635   1.0000   0.0117   0.0120 &   2.9479 r
  I_SDRAM_TOP/I_SDRAM_IF/U13037/Y (AO22X1_RVT)       0.0924   1.0000            0.3060 &   3.2540 r
  I_SDRAM_TOP/I_SDRAM_IF/n11060 (net)
                               1   0.7871 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53770/A (NBUFFX2_LVT)
                                            0.0084   0.0924   1.0000   0.0058   0.0058 &   3.2598 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53770/Y (NBUFFX2_LVT)
                                                     0.0848   1.0000            0.1146 &   3.3744 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[2] (net)
                               1   8.2563 
  ZBUF_4_inst_53761/A (NBUFFX2_LVT)         0.0063   0.0848   1.0000   0.0044   0.0049 &   3.3793 r
  ZBUF_4_inst_53761/Y (NBUFFX2_LVT)                  0.1067   1.0000            0.1254 &   3.5047 r
  sd_DQ_out[2] (net)           1  11.3225 
  sd_DQ_out[2] (out)                        0.0000   0.1067   1.0000   0.0000   0.0002 &   3.5049 r
  data arrival time                                                                        3.5049

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.6072     3.6072
  clock reconvergence pessimism                                                 0.0304     3.6376
  clock uncertainty                                                            -0.1000     3.5376
  output external delay                                                        -0.7500     2.7876
  data required time                                                                       2.7876
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7876
  data arrival time                                                                       -3.5049
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7173


  Startpoint: occ_int2/U_clk_control_i_0/fast_clk_enable_l_reg/CLK
               (internal path startpoint clocked by SYS_2x_CLK)
  Endpoint: occ_int2/fast_clk_0_clkgt/u_icg
               (falling clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: cts_dlydt_32422/Y
  Path Group: **clock_gating_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.3800     1.3800
  occ_int2/U_clk_control_i_0/fast_clk_enable_l_reg/CLK (DFFARX1_LVT)
                                                     0.0807                     0.0000     1.3800 r
  occ_int2/U_clk_control_i_0/fast_clk_enable_l_reg/Q (DFFARX1_LVT)
                                                     0.0398   1.0000            0.2519 &   1.6319 f
  occ_int2/U_clk_control_i_0/fast_clk_enable (net)
                               1   0.9950 
  occ_int2/U_gf_mux_0/ctmTdsLR_1_24113/A2 (AO21X1_LVT)
                                            0.0000   0.0398   1.0000   0.0000   0.0000 &   1.6319 f
  occ_int2/U_gf_mux_0/ctmTdsLR_1_24113/Y (AO21X1_LVT)
                                                     0.0429   1.0000            0.1285 &   1.7605 f
  occ_int2/U_gf_mux_0/fast_gate (net)
                               1   0.9305 
  occ_int2/fast_clk_0_clkgt/u_icg/EN (CGLNPRX2_LVT)
                                            0.0000   0.0429   1.0000   0.0000   0.0000 &   1.7605 f
  data arrival time                                                                        1.7605

  clock SYS_2x_CLK (fall edge)                                                  1.2000     1.2000
  clock network delay (propagated)                                              0.3180     1.5180
  clock reconvergence pessimism                                                 0.0240     1.5420
  clock uncertainty                                                            -0.1000     1.4420
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)                                       1.4420 f
  clock gating setup time                                     1.0000           -0.1873     1.2547
  data required time                                                                       1.2547
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.2547
  data arrival time                                                                       -1.7605
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5057


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_27_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[27]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1180     1.1180
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_27_/CLK (DFFARX1_HVT)
                                                     0.1329                     0.0000     1.1180 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_27_/Q (DFFARX1_HVT)
                                                     0.3365   1.0000            1.4606 &   2.5786 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[27] (net)
                               2   5.4147 
  I_SDRAM_TOP/I_SDRAM_IF/U13012/A4 (AO22X1_RVT)
                                            0.0585   0.3365   1.0000   0.0410   0.0412 &   2.6198 r
  I_SDRAM_TOP/I_SDRAM_IF/U13012/Y (AO22X1_RVT)       0.1185   1.0000            0.3626 &   2.9824 r
  I_SDRAM_TOP/I_SDRAM_IF/n11073 (net)
                               1   1.9142 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_20_inst_53786/A (NBUFFX2_LVT)
                                            0.0171   0.1185   1.0000   0.0121   0.0121 &   2.9946 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_20_inst_53786/Y (NBUFFX2_LVT)
                                                     0.0768   1.0000            0.1165 &   3.1111 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[27] (net)
                               1   6.8083 
  ZBUF_4_inst_53713/A (NBUFFX2_LVT)         0.0174   0.0768   1.0000   0.0125   0.0128 &   3.1239 r
  ZBUF_4_inst_53713/Y (NBUFFX2_LVT)                  0.1161   1.0000            0.1287 &   3.2526 r
  sd_DQ_out[27] (net)          1  12.7050 
  sd_DQ_out[27] (out)                       0.0000   0.1161   1.0000   0.0000   0.0005 &   3.2531 r
  data arrival time                                                                        3.2531

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.6072     3.6072
  clock reconvergence pessimism                                                 0.0304     3.6376
  clock uncertainty                                                            -0.1000     3.5376
  output external delay                                                        -0.7500     2.7876
  data required time                                                                       2.7876
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7876
  data arrival time                                                                       -3.2531
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4656


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_30_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[30]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1182     1.1182
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_30_/CLK (DFFARX1_HVT)
                                                     0.1328                     0.0000     1.1182 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_30_/Q (DFFARX1_HVT)
                                                     0.2771   1.0000            1.4211 &   2.5393 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[30] (net)
                               2   3.5986 
  I_SDRAM_TOP/I_SDRAM_IF/U13009/A4 (AO22X1_RVT)
                                            0.0551   0.2771   1.0000   0.0395   0.0396 &   2.5789 r
  I_SDRAM_TOP/I_SDRAM_IF/U13009/Y (AO22X1_RVT)       0.1158   1.0000            0.3322 &   2.9111 r
  I_SDRAM_TOP/I_SDRAM_IF/n11084 (net)
                               1   1.8355 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53760/A (NBUFFX4_RVT)
                                            0.0160   0.1158   1.0000   0.0110   0.0110 &   2.9222 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53760/Y (NBUFFX4_RVT)
                                                     0.1065   1.0000            0.1886 &   3.1107 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[30] (net)
                               1   8.8826 
  ZBUF_4_inst_53733/A (NBUFFX2_LVT)         0.0000   0.1065   1.0000   0.0000   0.0005 &   3.1113 r
  ZBUF_4_inst_53733/Y (NBUFFX2_LVT)                  0.1080   1.0000            0.1324 &   3.2437 r
  sd_DQ_out[30] (net)          1  11.3443 
  sd_DQ_out[30] (out)                       0.0000   0.1080   1.0000   0.0000   0.0002 &   3.2439 r
  data arrival time                                                                        3.2439

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.6072     3.6072
  clock reconvergence pessimism                                                 0.0304     3.6376
  clock uncertainty                                                            -0.1000     3.5376
  output external delay                                                        -0.7500     2.7876
  data required time                                                                       2.7876
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7876
  data arrival time                                                                       -3.2439
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4563


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_10_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[10]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1185     1.1185
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_10_/CLK (DFFARX1_HVT)
                                                     0.1328                     0.0000     1.1185 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_10_/Q (DFFARX1_HVT)
                                                     0.3216   1.0000            1.4511 &   2.5696 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[10] (net)
                               2   4.9609 
  I_SDRAM_TOP/I_SDRAM_IF/U13029/A4 (AO22X1_RVT)
                                            0.0772   0.3216   1.0000   0.0540   0.0541 &   2.6237 r
  I_SDRAM_TOP/I_SDRAM_IF/U13029/Y (AO22X1_RVT)       0.1086   1.0000            0.3477 &   2.9714 r
  I_SDRAM_TOP/I_SDRAM_IF/n11076 (net)
                               1   1.5007 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53768/A (NBUFFX2_LVT)
                                            0.0077   0.1086   1.0000   0.0053   0.0054 &   2.9768 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53768/Y (NBUFFX2_LVT)
                                                     0.0787   1.0000            0.1152 &   3.0920 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[10] (net)
                               1   7.2039 
  ZBUF_4_inst_53738/A (NBUFFX2_LVT)         0.0074   0.0787   1.0000   0.0051   0.0055 &   3.0974 r
  ZBUF_4_inst_53738/Y (NBUFFX2_LVT)                  0.1048   1.0000            0.1226 &   3.2200 r
  sd_DQ_out[10] (net)          1  11.1113 
  sd_DQ_out[10] (out)                       0.0000   0.1048   1.0000   0.0000   0.0002 &   3.2202 r
  data arrival time                                                                        3.2202

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.6072     3.6072
  clock reconvergence pessimism                                                 0.0304     3.6376
  clock uncertainty                                                            -0.1000     3.5376
  output external delay                                                        -0.7500     2.7876
  data required time                                                                       2.7876
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7876
  data arrival time                                                                       -3.2202
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4327


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_26_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[26]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1182     1.1182
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_26_/CLK (DFFARX1_HVT)
                                                     0.1328                     0.0000     1.1182 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_26_/Q (DFFARX1_HVT)
                                                     0.2807   1.0000            1.4239 &   2.5421 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[26] (net)
                               2   3.7103 
  I_SDRAM_TOP/I_SDRAM_IF/U13013/A4 (AO22X1_RVT)
                                            0.0615   0.2807   1.0000   0.0442   0.0443 &   2.5863 r
  I_SDRAM_TOP/I_SDRAM_IF/U13013/Y (AO22X1_RVT)       0.1196   1.0000            0.3366 &   2.9230 r
  I_SDRAM_TOP/I_SDRAM_IF/n11090 (net)
                               1   1.9815 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_20_inst_53774/A (NBUFFX2_LVT)
                                            0.0197   0.1196   1.0000   0.0141   0.0141 &   2.9371 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_20_inst_53774/Y (NBUFFX2_LVT)
                                                     0.0732   1.0000            0.1143 &   3.0514 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[26] (net)
                               1   6.2475 
  ZBUF_4_inst_53735/A (NBUFFX2_LVT)         0.0000   0.0732   1.0000   0.0000   0.0003 &   3.0517 r
  ZBUF_4_inst_53735/Y (NBUFFX2_LVT)                  0.1118   1.0000            0.1252 &   3.1769 r
  sd_DQ_out[26] (net)          1  12.1327 
  sd_DQ_out[26] (out)                       0.0000   0.1118   1.0000   0.0000   0.0004 &   3.1772 r
  data arrival time                                                                        3.1772

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.6072     3.6072
  clock reconvergence pessimism                                                 0.0304     3.6376
  clock uncertainty                                                            -0.1000     3.5376
  output external delay                                                        -0.7500     2.7876
  data required time                                                                       2.7876
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7876
  data arrival time                                                                       -3.1772
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3897


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_18_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[18]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1093     1.1093
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_18_/CLK (DFFARX1_HVT)
                                                     0.1063                     0.0000     1.1093 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_18_/Q (DFFARX1_HVT)
                                                     0.2549   1.0000            1.3844 &   2.4937 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[18] (net)
                               2   2.9087 
  I_SDRAM_TOP/I_SDRAM_IF/U13021/A4 (AO22X1_RVT)
                                            0.0488   0.2549   1.0000   0.0342   0.0343 &   2.5280 r
  I_SDRAM_TOP/I_SDRAM_IF/U13021/Y (AO22X1_RVT)       0.1023   1.0000            0.3078 &   2.8358 r
  I_SDRAM_TOP/I_SDRAM_IF/n11083 (net)
                               1   1.0876 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_20_inst_53781/A (NBUFFX2_RVT)
                                            0.0000   0.1023   1.0000   0.0000   0.0000 &   2.8358 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_20_inst_53781/Y (NBUFFX2_RVT)
                                                     0.1202   1.0000            0.1804 &   3.0162 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[18] (net)
                               1   5.5475 
  ZBUF_4_inst_53737/A (NBUFFX2_LVT)         0.0106   0.1202   1.0000   0.0074   0.0076 &   3.0238 r
  ZBUF_4_inst_53737/Y (NBUFFX2_LVT)                  0.1106   1.0000            0.1379 &   3.1617 r
  sd_DQ_out[18] (net)          1  11.6203 
  sd_DQ_out[18] (out)                       0.0000   0.1106   1.0000   0.0000   0.0003 &   3.1620 r
  data arrival time                                                                        3.1620

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.6072     3.6072
  clock reconvergence pessimism                                                 0.0304     3.6376
  clock uncertainty                                                            -0.1000     3.5376
  output external delay                                                        -0.7500     2.7876
  data required time                                                                       2.7876
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7876
  data arrival time                                                                       -3.1620
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3744


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_9_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[9]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1039     1.1039
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_9_/CLK (DFFARX1_HVT)
                                                     0.1020                     0.0000     1.1039 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_9_/Q (DFFARX1_HVT)
                                                     0.2550   1.0000            1.3813 &   2.4852 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[9] (net)
                               2   2.9121 
  I_SDRAM_TOP/I_SDRAM_IF/U13030/A4 (AO22X1_RVT)
                                            0.0308   0.2550   1.0000   0.0214   0.0214 &   2.5066 r
  I_SDRAM_TOP/I_SDRAM_IF/U13030/Y (AO22X1_RVT)       0.1304   1.0000            0.3312 &   2.8378 r
  I_SDRAM_TOP/I_SDRAM_IF/n11059 (net)
                               1   2.4556 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_56_inst_53797/A (NBUFFX2_LVT)
                                            0.0139   0.1304   1.0000   0.0096   0.0096 &   2.8474 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_56_inst_53797/Y (NBUFFX2_LVT)
                                                     0.0807   1.0000            0.1220 &   2.9695 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[9] (net)
                               1   7.2588 
  ZBUF_4_inst_53729/A (NBUFFX2_LVT)         0.0051   0.0807   1.0000   0.0035   0.0039 &   2.9733 r
  ZBUF_4_inst_53729/Y (NBUFFX2_LVT)                  0.1077   1.0000            0.1249 &   3.0982 r
  sd_DQ_out[9] (net)           1  11.4941 
  sd_DQ_out[9] (out)                        0.0000   0.1077   1.0000   0.0000   0.0002 &   3.0984 r
  data arrival time                                                                        3.0984

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.6072     3.6072
  clock reconvergence pessimism                                                 0.0304     3.6376
  clock uncertainty                                                            -0.1000     3.5376
  output external delay                                                        -0.7500     2.7876
  data required time                                                                       2.7876
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7876
  data arrival time                                                                       -3.0984
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3109


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_12_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[12]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0707     1.0707
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_12_/CLK (DFFARX1_HVT)
                                                     0.1078                     0.0000     1.0707 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_12_/Q (DFFARX1_HVT)
                                                     0.2641   1.0000            1.3927 &   2.4634 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[12] (net)
                               2   3.1964 
  I_SDRAM_TOP/I_SDRAM_IF/U13027/A4 (AO22X1_RVT)
                                            0.0464   0.2641   1.0000   0.0333   0.0333 &   2.4967 r
  I_SDRAM_TOP/I_SDRAM_IF/U13027/Y (AO22X1_RVT)       0.0988   1.0000            0.3134 &   2.8101 r
  I_SDRAM_TOP/I_SDRAM_IF/n11087 (net)
                               1   1.1426 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_20_inst_53785/A (NBUFFX2_LVT)
                                            0.0081   0.0988   1.0000   0.0056   0.0056 &   2.8157 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_20_inst_53785/Y (NBUFFX2_LVT)
                                                     0.0848   1.0000            0.1165 &   2.9322 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[12] (net)
                               1   8.1973 
  ZBUF_4_inst_53726/A (NBUFFX2_LVT)         0.0072   0.0848   1.0000   0.0050   0.0053 &   2.9375 r
  ZBUF_4_inst_53726/Y (NBUFFX2_LVT)                  0.1138   1.0000            0.1296 &   3.0672 r
  sd_DQ_out[12] (net)          1  12.3191 
  sd_DQ_out[12] (out)                       0.0000   0.1138   1.0000   0.0000   0.0004 &   3.0675 r
  data arrival time                                                                        3.0675

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.6072     3.6072
  clock reconvergence pessimism                                                 0.0304     3.6376
  clock uncertainty                                                            -0.1000     3.5376
  output external delay                                                        -0.7500     2.7876
  data required time                                                                       2.7876
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7876
  data arrival time                                                                       -3.0675
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2800


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_14_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[14]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1184     1.1184
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_14_/CLK (DFFARX1_HVT)
                                                     0.1328                     0.0000     1.1184 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_14_/Q (DFFARX1_HVT)
                                                     0.3412   1.0000            1.4635 &   2.5819 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[14] (net)
                               2   5.5577 
  I_SDRAM_TOP/I_SDRAM_IF/U13025/A4 (AO22X1_LVT)
                                            0.0533   0.3412   1.0000   0.0369   0.0371 &   2.6190 r
  I_SDRAM_TOP/I_SDRAM_IF/U13025/Y (AO22X1_LVT)       0.1443   1.0000            0.2207 &   2.8397 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[14] (net)
                               1   7.4317 
  ZBUF_4_inst_53734/A (NBUFFX2_LVT)         0.0000   0.1443   1.0000   0.0000   0.0004 &   2.8401 r
  ZBUF_4_inst_53734/Y (NBUFFX2_LVT)                  0.1124   1.0000            0.1436 &   2.9837 r
  sd_DQ_out[14] (net)          1  11.6295 
  sd_DQ_out[14] (out)                       0.0000   0.1124   1.0000   0.0000   0.0003 &   2.9840 r
  data arrival time                                                                        2.9840

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.6072     3.6072
  clock reconvergence pessimism                                                 0.0304     3.6376
  clock uncertainty                                                            -0.1000     3.5376
  output external delay                                                        -0.7500     2.7876
  data required time                                                                       2.7876
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7876
  data arrival time                                                                       -2.9840
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1964


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_15_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[15]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1086     1.1086
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_15_/CLK (DFFARX1_HVT)
                                                     0.1063                     0.0000     1.1086 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_15_/Q (DFFARX1_HVT)
                                                     0.2792   1.0000            1.4034 &   2.5119 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[15] (net)
                               2   3.6669 
  I_SDRAM_TOP/I_SDRAM_IF/U13024/A4 (AO22X1_LVT)
                                            0.0511   0.2792   1.0000   0.0346   0.0347 &   2.5466 r
  I_SDRAM_TOP/I_SDRAM_IF/U13024/Y (AO22X1_LVT)       0.1506   1.0000            0.2167 &   2.7634 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[15] (net)
                               1   7.7600 
  ZBUF_4_inst_53710/A (NBUFFX2_LVT)         0.0614   0.1506   1.0000   0.0451   0.0455 &   2.8089 r
  ZBUF_4_inst_53710/Y (NBUFFX2_LVT)                  0.1206   1.0000            0.1496 &   2.9584 r
  sd_DQ_out[15] (net)          1  12.7619 
  sd_DQ_out[15] (out)                       0.0000   0.1206   1.0000   0.0000   0.0005 &   2.9589 r
  data arrival time                                                                        2.9589

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.6072     3.6072
  clock reconvergence pessimism                                                 0.0304     3.6376
  clock uncertainty                                                            -0.1000     3.5376
  output external delay                                                        -0.7500     2.7876
  data required time                                                                       2.7876
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7876
  data arrival time                                                                       -2.9589
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1714


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_6_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[6]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1093     1.1093
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_6_/CLK (DFFARX1_HVT)
                                                     0.1063                     0.0000     1.1093 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_6_/Q (DFFARX1_HVT)
                                                     0.3096   1.0000            1.4241 &   2.5334 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[6] (net)
                               2   4.5967 
  I_SDRAM_TOP/I_SDRAM_IF/U13033/A4 (AO22X1_LVT)
                                            0.0512   0.3096   1.0000   0.0356   0.0357 &   2.5691 r
  I_SDRAM_TOP/I_SDRAM_IF/U13033/Y (AO22X1_LVT)       0.1444   1.0000            0.2165 &   2.7856 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[6] (net)
                               1   7.3603 
  ZBUF_4_inst_53736/A (NBUFFX2_LVT)         0.0184   0.1444   1.0000   0.0129   0.0132 &   2.7989 r
  ZBUF_4_inst_53736/Y (NBUFFX2_LVT)                  0.1085   1.0000            0.1412 &   2.9401 r
  sd_DQ_out[6] (net)           1  11.0712 
  sd_DQ_out[6] (out)                        0.0000   0.1085   1.0000   0.0000   0.0002 &   2.9403 r
  data arrival time                                                                        2.9403

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.6072     3.6072
  clock reconvergence pessimism                                                 0.0304     3.6376
  clock uncertainty                                                            -0.1000     3.5376
  output external delay                                                        -0.7500     2.7876
  data required time                                                                       2.7876
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7876
  data arrival time                                                                       -2.9403
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1527


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_16_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[16]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1092     1.1092
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_16_/CLK (DFFARX1_HVT)
                                                     0.1063                     0.0000     1.1092 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_16_/Q (DFFARX1_HVT)
                                                     0.3278   1.0000            1.4356 &   2.5448 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[16] (net)
                               2   5.1520 
  I_SDRAM_TOP/I_SDRAM_IF/U13023/A4 (AO22X1_LVT)
                                            0.0565   0.3278   1.0000   0.0380   0.0382 &   2.5829 r
  I_SDRAM_TOP/I_SDRAM_IF/U13023/Y (AO22X1_LVT)       0.1275   1.0000            0.2063 &   2.7892 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[16] (net)
                               1   5.9997 
  ZBUF_4_inst_53730/A (NBUFFX2_LVT)         0.0000   0.1275   1.0000   0.0000   0.0003 &   2.7895 r
  ZBUF_4_inst_53730/Y (NBUFFX2_LVT)                  0.1131   1.0000            0.1415 &   2.9310 r
  sd_DQ_out[16] (net)          1  11.9113 
  sd_DQ_out[16] (out)                       0.0000   0.1131   1.0000   0.0000   0.0003 &   2.9313 r
  data arrival time                                                                        2.9313

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.6072     3.6072
  clock reconvergence pessimism                                                 0.0304     3.6376
  clock uncertainty                                                            -0.1000     3.5376
  output external delay                                                        -0.7500     2.7876
  data required time                                                                       2.7876
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7876
  data arrival time                                                                       -2.9313
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1437


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[0]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1182     1.1182
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_0_/CLK (DFFARX1_HVT)
                                                     0.1327                     0.0000     1.1182 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_0_/Q (DFFARX1_HVT)
                                                     0.2618   1.0000            1.4091 &   2.5273 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[0] (net)
                               2   3.1228 
  I_SDRAM_TOP/I_SDRAM_IF/U13039/A4 (AO22X1_LVT)
                                            0.0351   0.2618   1.0000   0.0246   0.0247 &   2.5519 r
  I_SDRAM_TOP/I_SDRAM_IF/U13039/Y (AO22X1_LVT)       0.1424   1.0000            0.2097 &   2.7616 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[0] (net)
                               1   7.1864 
  ZBUF_4_inst_53731/A (NBUFFX2_LVT)         0.0059   0.1424   1.0000   0.0041   0.0045 &   2.7661 r
  ZBUF_4_inst_53731/Y (NBUFFX2_LVT)                  0.1109   1.0000            0.1424 &   2.9085 r
  sd_DQ_out[0] (net)           1  11.4430 
  sd_DQ_out[0] (out)                        0.0000   0.1109   1.0000   0.0000   0.0002 &   2.9088 r
  data arrival time                                                                        2.9088

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.6072     3.6072
  clock reconvergence pessimism                                                 0.0304     3.6376
  clock uncertainty                                                            -0.1000     3.5376
  output external delay                                                        -0.7500     2.7876
  data required time                                                                       2.7876
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7876
  data arrival time                                                                       -2.9088
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1212


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_24_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[24]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1007     1.1007
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_24_/CLK (DFFARX1_HVT)
                                                     0.0991                     0.0000     1.1007 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_24_/Q (DFFARX1_HVT)
                                                     0.2665   1.0000            1.3882 &   2.4889 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[24] (net)
                               2   3.2713 
  I_SDRAM_TOP/I_SDRAM_IF/U13015/A4 (AO22X1_LVT)
                                            0.0420   0.2665   1.0000   0.0299   0.0300 &   2.5189 r
  I_SDRAM_TOP/I_SDRAM_IF/U13015/Y (AO22X1_LVT)       0.1348   1.0000            0.2070 &   2.7259 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[24] (net)
                               1   6.8266 
  ZBUF_4_inst_53719/A (NBUFFX2_LVT)         0.0331   0.1348   1.0000   0.0238   0.0241 &   2.7501 r
  ZBUF_4_inst_53719/Y (NBUFFX2_LVT)                  0.1173   1.0000            0.1452 &   2.8952 r
  sd_DQ_out[24] (net)          1  12.4423 
  sd_DQ_out[24] (out)                       0.0000   0.1173   1.0000   0.0000   0.0004 &   2.8956 r
  data arrival time                                                                        2.8956

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.6072     3.6072
  clock reconvergence pessimism                                                 0.0304     3.6376
  clock uncertainty                                                            -0.1000     3.5376
  output external delay                                                        -0.7500     2.7876
  data required time                                                                       2.7876
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7876
  data arrival time                                                                       -2.8956
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1081


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_31_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[31]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1086     1.1086
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_31_/CLK (DFFARX1_HVT)
                                                     0.1063                     0.0000     1.1086 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_31_/Q (DFFARX1_HVT)
                                                     0.2678   1.0000            1.3945 &   2.5031 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[31] (net)
                               2   3.3131 
  I_SDRAM_TOP/I_SDRAM_IF/U13008/A4 (AO22X1_LVT)
                                            0.0000   0.2678   1.0000   0.0000   0.0000 &   2.5031 r
  I_SDRAM_TOP/I_SDRAM_IF/U13008/Y (AO22X1_LVT)       0.1514   1.0000            0.2178 &   2.7209 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[31] (net)
                               1   8.0208 
  ZBUF_4_inst_53709/A (NBUFFX2_LVT)         0.0270   0.1514   1.0000   0.0189   0.0194 &   2.7403 r
  ZBUF_4_inst_53709/Y (NBUFFX2_LVT)                  0.1271   1.0000            0.1537 &   2.8940 r
  sd_DQ_out[31] (net)          1  13.6884 
  sd_DQ_out[31] (out)                       0.0000   0.1271   1.0000   0.0000   0.0006 &   2.8946 r
  data arrival time                                                                        2.8946

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.6072     3.6072
  clock reconvergence pessimism                                                 0.0304     3.6376
  clock uncertainty                                                            -0.1000     3.5376
  output external delay                                                        -0.7500     2.7876
  data required time                                                                       2.7876
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7876
  data arrival time                                                                       -2.8946
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1070


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_4_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[4]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1092     1.1092
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_4_/CLK (DFFARX1_HVT)
                                                     0.1063                     0.0000     1.1092 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_4_/Q (DFFARX1_HVT)
                                                     0.2703   1.0000            1.3965 &   2.5056 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[4] (net)
                               2   3.3904 
  I_SDRAM_TOP/I_SDRAM_IF/U13035/A4 (AO22X1_LVT)
                                            0.0322   0.2703   1.0000   0.0223   0.0223 &   2.5280 r
  I_SDRAM_TOP/I_SDRAM_IF/U13035/Y (AO22X1_LVT)       0.1287   1.0000            0.2028 &   2.7308 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[4] (net)
                               1   6.3096 
  ZBUF_4_inst_53722/A (NBUFFX2_LVT)         0.0136   0.1287   1.0000   0.0094   0.0097 &   2.7405 r
  ZBUF_4_inst_53722/Y (NBUFFX2_LVT)                  0.1166   1.0000            0.1438 &   2.8843 r
  sd_DQ_out[4] (net)           1  12.3972 
  sd_DQ_out[4] (out)                        0.0000   0.1166   1.0000   0.0000   0.0004 &   2.8847 r
  data arrival time                                                                        2.8847

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.6072     3.6072
  clock reconvergence pessimism                                                 0.0304     3.6376
  clock uncertainty                                                            -0.1000     3.5376
  output external delay                                                        -0.7500     2.7876
  data required time                                                                       2.7876
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7876
  data arrival time                                                                       -2.8847
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0971


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_19_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[19]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1179     1.1179
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_19_/CLK (DFFARX1_HVT)
                                                     0.1329                     0.0000     1.1179 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_19_/Q (DFFARX1_HVT)
                                                     0.2348   1.0000            1.3881 &   2.5060 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[19] (net)
                               2   2.2826 
  I_SDRAM_TOP/I_SDRAM_IF/U13020/A4 (AO22X1_LVT)
                                            0.0000   0.2348   1.0000   0.0000   0.0000 &   2.5060 r
  I_SDRAM_TOP/I_SDRAM_IF/U13020/Y (AO22X1_LVT)       0.1498   1.0000            0.2095 &   2.7155 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[19] (net)
                               1   7.7728 
  ZBUF_4_inst_53708/A (NBUFFX2_LVT)         0.0122   0.1498   1.0000   0.0085   0.0089 &   2.7244 r
  ZBUF_4_inst_53708/Y (NBUFFX2_LVT)                  0.1245   1.0000            0.1519 &   2.8762 r
  sd_DQ_out[19] (net)          1  13.3383 
  sd_DQ_out[19] (out)                       0.0000   0.1245   1.0000   0.0000   0.0006 &   2.8768 r
  data arrival time                                                                        2.8768

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.6072     3.6072
  clock reconvergence pessimism                                                 0.0304     3.6376
  clock uncertainty                                                            -0.1000     3.5376
  output external delay                                                        -0.7500     2.7876
  data required time                                                                       2.7876
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7876
  data arrival time                                                                       -2.8768
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0893


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_23_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[23]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1092     1.1092
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_23_/CLK (DFFARX1_HVT)
                                                     0.1063                     0.0000     1.1092 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_23_/Q (DFFARX1_HVT)
                                                     0.2440   1.0000            1.3759 &   2.4852 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[23] (net)
                               2   2.5708 
  I_SDRAM_TOP/I_SDRAM_IF/U13016/A4 (AO22X1_LVT)
                                            0.0420   0.2440   1.0000   0.0285   0.0286 &   2.5137 r
  I_SDRAM_TOP/I_SDRAM_IF/U13016/Y (AO22X1_LVT)       0.1285   1.0000            0.1970 &   2.7107 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[23] (net)
                               1   6.1251 
  ZBUF_4_inst_53715/A (NBUFFX2_LVT)         0.0078   0.1285   1.0000   0.0054   0.0057 &   2.7164 r
  ZBUF_4_inst_53715/Y (NBUFFX2_LVT)                  0.1167   1.0000            0.1439 &   2.8603 r
  sd_DQ_out[23] (net)          1  12.4213 
  sd_DQ_out[23] (out)                       0.0000   0.1167   1.0000   0.0000   0.0004 &   2.8607 r
  data arrival time                                                                        2.8607

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.6072     3.6072
  clock reconvergence pessimism                                                 0.0304     3.6376
  clock uncertainty                                                            -0.1000     3.5376
  output external delay                                                        -0.7500     2.7876
  data required time                                                                       2.7876
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7876
  data arrival time                                                                       -2.8607
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0731


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_28_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[28]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0708     1.0708
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_28_/CLK (DFFARX1_HVT)
                                                     0.1075                     0.0000     1.0708 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_28_/Q (DFFARX1_HVT)
                                                     0.2731   1.0000            1.3995 &   2.4703 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[28] (net)
                               2   3.4759 
  I_SDRAM_TOP/I_SDRAM_IF/U13011/A4 (AO22X1_LVT)
                                            0.0495   0.2731   1.0000   0.0348   0.0348 &   2.5051 r
  I_SDRAM_TOP/I_SDRAM_IF/U13011/Y (AO22X1_LVT)       0.1296   1.0000            0.2040 &   2.7091 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[28] (net)
                               1   6.4038 
  ZBUF_4_inst_53721/A (NBUFFX2_LVT)         0.0043   0.1296   1.0000   0.0030   0.0033 &   2.7123 r
  ZBUF_4_inst_53721/Y (NBUFFX2_LVT)                  0.1155   1.0000            0.1433 &   2.8557 r
  sd_DQ_out[28] (net)          1  12.2398 
  sd_DQ_out[28] (out)                       0.0000   0.1155   1.0000   0.0000   0.0003 &   2.8560 r
  data arrival time                                                                        2.8560

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.6072     3.6072
  clock reconvergence pessimism                                                 0.0304     3.6376
  clock uncertainty                                                            -0.1000     3.5376
  output external delay                                                        -0.7500     2.7876
  data required time                                                                       2.7876
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7876
  data arrival time                                                                       -2.8560
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0684


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_21_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[21]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1040     1.1040
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_21_/CLK (DFFARX1_HVT)
                                                     0.1020                     0.0000     1.1040 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_21_/Q (DFFARX1_HVT)
                                                     0.2247   1.0000            1.3575 &   2.4616 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[21] (net)
                               2   1.9698 
  I_SDRAM_TOP/I_SDRAM_IF/U13018/A4 (AO22X1_LVT)
                                            0.0185   0.2247   1.0000   0.0131   0.0131 &   2.4747 r
  I_SDRAM_TOP/I_SDRAM_IF/U13018/Y (AO22X1_LVT)       0.1446   1.0000            0.2053 &   2.6800 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[21] (net)
                               1   7.5545 
  ZBUF_4_inst_53716/A (NBUFFX2_LVT)         0.0339   0.1446   1.0000   0.0244   0.0247 &   2.7048 r
  ZBUF_4_inst_53716/Y (NBUFFX2_LVT)                  0.1187   1.0000            0.1475 &   2.8523 r
  sd_DQ_out[21] (net)          1  12.5387 
  sd_DQ_out[21] (out)                       0.0000   0.1187   1.0000   0.0000   0.0004 &   2.8527 r
  data arrival time                                                                        2.8527

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.6072     3.6072
  clock reconvergence pessimism                                                 0.0304     3.6376
  clock uncertainty                                                            -0.1000     3.5376
  output external delay                                                        -0.7500     2.7876
  data required time                                                                       2.7876
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7876
  data arrival time                                                                       -2.8527
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0651


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_3_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[3]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1092     1.1092
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_3_/CLK (DFFARX1_HVT)
                                                     0.1063                     0.0000     1.1092 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_3_/Q (DFFARX1_HVT)
                                                     0.2623   1.0000            1.3902 &   2.4994 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[3] (net)
                               2   3.1400 
  I_SDRAM_TOP/I_SDRAM_IF/U13036/A4 (AO22X1_LVT)
                                            0.0000   0.2623   1.0000   0.0000   0.0000 &   2.4994 r
  I_SDRAM_TOP/I_SDRAM_IF/U13036/Y (AO22X1_LVT)       0.1214   1.0000            0.1967 &   2.6962 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[3] (net)
                               1   5.7207 
  ZBUF_4_inst_53712/A (NBUFFX2_LVT)         0.0000   0.1214   1.0000   0.0000   0.0003 &   2.6964 r
  ZBUF_4_inst_53712/Y (NBUFFX2_LVT)                  0.1179   1.0000            0.1426 &   2.8390 r
  sd_DQ_out[3] (net)           1  12.6382 
  sd_DQ_out[3] (out)                        0.0000   0.1179   1.0000   0.0000   0.0004 &   2.8395 r
  data arrival time                                                                        2.8395

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.6072     3.6072
  clock reconvergence pessimism                                                 0.0304     3.6376
  clock uncertainty                                                            -0.1000     3.5376
  output external delay                                                        -0.7500     2.7876
  data required time                                                                       2.7876
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7876
  data arrival time                                                                       -2.8395
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0519


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_11_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[11]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0706     1.0706
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_11_/CLK (DFFARX1_HVT)
                                                     0.1076                     0.0000     1.0706 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_11_/Q (DFFARX1_HVT)
                                                     0.2543   1.0000            1.3849 &   2.4555 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[11] (net)
                               2   2.8906 
  I_SDRAM_TOP/I_SDRAM_IF/U13028/A4 (AO22X1_LVT)
                                            0.0402   0.2543   1.0000   0.0287   0.0287 &   2.4842 r
  I_SDRAM_TOP/I_SDRAM_IF/U13028/Y (AO22X1_LVT)       0.1355   1.0000            0.2057 &   2.6899 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[11] (net)
                               1   6.8509 
  ZBUF_4_inst_53711/A (NBUFFX2_LVT)         0.0000   0.1355   1.0000   0.0000   0.0004 &   2.6903 r
  ZBUF_4_inst_53711/Y (NBUFFX2_LVT)                  0.1193   1.0000            0.1465 &   2.8368 r
  sd_DQ_out[11] (net)          1  12.7193 
  sd_DQ_out[11] (out)                       0.0000   0.1193   1.0000   0.0000   0.0005 &   2.8372 r
  data arrival time                                                                        2.8372

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.6072     3.6072
  clock reconvergence pessimism                                                 0.0304     3.6376
  clock uncertainty                                                            -0.1000     3.5376
  output external delay                                                        -0.7500     2.7876
  data required time                                                                       2.7876
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7876
  data arrival time                                                                       -2.8372
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0497


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_20_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[20]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1007     1.1007
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_20_/CLK (DFFARX1_HVT)
                                                     0.0991                     0.0000     1.1007 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_20_/Q (DFFARX1_HVT)
                                                     0.2317   1.0000            1.3611 &   2.4618 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[20] (net)
                               2   2.1871 
  I_SDRAM_TOP/I_SDRAM_IF/U13019/A4 (AO22X1_LVT)
                                            0.0000   0.2317   1.0000   0.0000   0.0000 &   2.4618 r
  I_SDRAM_TOP/I_SDRAM_IF/U13019/Y (AO22X1_LVT)       0.1484   1.0000            0.2085 &   2.6703 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[20] (net)
                               1   7.7424 
  ZBUF_4_inst_53720/A (NBUFFX2_LVT)         0.0206   0.1484   1.0000   0.0142   0.0146 &   2.6849 r
  ZBUF_4_inst_53720/Y (NBUFFX2_LVT)                  0.1151   1.0000            0.1459 &   2.8308 r
  sd_DQ_out[20] (net)          1  11.9842 
  sd_DQ_out[20] (out)                       0.0000   0.1151   1.0000   0.0000   0.0003 &   2.8311 r
  data arrival time                                                                        2.8311

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.6072     3.6072
  clock reconvergence pessimism                                                 0.0304     3.6376
  clock uncertainty                                                            -0.1000     3.5376
  output external delay                                                        -0.7500     2.7876
  data required time                                                                       2.7876
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7876
  data arrival time                                                                       -2.8311
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0435


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_13_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[13]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1040     1.1040
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_13_/CLK (DFFARX1_HVT)
                                                     0.1022                     0.0000     1.1040 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_13_/Q (DFFARX1_HVT)
                                                     0.2324   1.0000            1.3638 &   2.4678 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[13] (net)
                               2   2.2073 
  I_SDRAM_TOP/I_SDRAM_IF/U13026/A4 (AO22X1_LVT)
                                            0.0208   0.2324   1.0000   0.0144   0.0144 &   2.4822 r
  I_SDRAM_TOP/I_SDRAM_IF/U13026/Y (AO22X1_LVT)       0.1278   1.0000            0.1951 &   2.6774 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[13] (net)
                               1   6.2062 
  ZBUF_4_inst_53727/A (NBUFFX2_LVT)         0.0070   0.1278   1.0000   0.0049   0.0052 &   2.6825 r
  ZBUF_4_inst_53727/Y (NBUFFX2_LVT)                  0.1151   1.0000            0.1428 &   2.8253 r
  sd_DQ_out[13] (net)          1  12.2026 
  sd_DQ_out[13] (out)                       0.0000   0.1151   1.0000   0.0000   0.0004 &   2.8257 r
  data arrival time                                                                        2.8257

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.6072     3.6072
  clock reconvergence pessimism                                                 0.0304     3.6376
  clock uncertainty                                                            -0.1000     3.5376
  output external delay                                                        -0.7500     2.7876
  data required time                                                                       2.7876
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7876
  data arrival time                                                                       -2.8257
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0381


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_1_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[1]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1040     1.1040
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_1_/CLK (DFFARX1_HVT)
                                                     0.1022                     0.0000     1.1040 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_1_/Q (DFFARX1_HVT)
                                                     0.2221   1.0000            1.3552 &   2.4592 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[1] (net)
                               2   1.8894 
  I_SDRAM_TOP/I_SDRAM_IF/U13038/A4 (AO22X1_LVT)
                                            0.0400   0.2221   1.0000   0.0287   0.0287 &   2.4879 r
  I_SDRAM_TOP/I_SDRAM_IF/U13038/Y (AO22X1_LVT)       0.1277   1.0000            0.1931 &   2.6810 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[1] (net)
                               1   6.2328 
  ZBUF_4_inst_53728/A (NBUFFX2_LVT)         0.0000   0.1277   1.0000   0.0000   0.0003 &   2.6813 r
  ZBUF_4_inst_53728/Y (NBUFFX2_LVT)                  0.1146   1.0000            0.1425 &   2.8238 r
  sd_DQ_out[1] (net)           1  12.1359 
  sd_DQ_out[1] (out)                        0.0000   0.1146   1.0000   0.0000   0.0004 &   2.8241 r
  data arrival time                                                                        2.8241

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.6072     3.6072
  clock reconvergence pessimism                                                 0.0304     3.6376
  clock uncertainty                                                            -0.1000     3.5376
  output external delay                                                        -0.7500     2.7876
  data required time                                                                       2.7876
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7876
  data arrival time                                                                       -2.8241
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0366


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_25_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[25]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1040     1.1040
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_25_/CLK (DFFARX1_HVT)
                                                     0.1022                     0.0000     1.1040 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_25_/Q (DFFARX1_HVT)
                                                     0.2194   1.0000            1.3527 &   2.4567 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[25] (net)
                               2   1.8058 
  I_SDRAM_TOP/I_SDRAM_IF/U13014/A4 (AO22X1_LVT)
                                            0.0242   0.2194   1.0000   0.0168   0.0168 &   2.4735 r
  I_SDRAM_TOP/I_SDRAM_IF/U13014/Y (AO22X1_LVT)       0.1432   1.0000            0.2028 &   2.6763 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[25] (net)
                               1   7.4073 
  ZBUF_4_inst_53717/A (NBUFFX2_LVT)         0.0000   0.1432   1.0000   0.0000   0.0004 &   2.6767 r
  ZBUF_4_inst_53717/Y (NBUFFX2_LVT)                  0.1174   1.0000            0.1465 &   2.8232 r
  sd_DQ_out[25] (net)          1  12.3768 
  sd_DQ_out[25] (out)                       0.0000   0.1174   1.0000   0.0000   0.0004 &   2.8236 r
  data arrival time                                                                        2.8236

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.6072     3.6072
  clock reconvergence pessimism                                                 0.0304     3.6376
  clock uncertainty                                                            -0.1000     3.5376
  output external delay                                                        -0.7500     2.7876
  data required time                                                                       2.7876
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7876
  data arrival time                                                                       -2.8236
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0360


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_29_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[29]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1040     1.1040
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_29_/CLK (DFFARX1_HVT)
                                                     0.1022                     0.0000     1.1040 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_29_/Q (DFFARX1_HVT)
                                                     0.2406   1.0000            1.3702 &   2.4743 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[29] (net)
                               2   2.4637 
  I_SDRAM_TOP/I_SDRAM_IF/U13010/A4 (AO22X1_LVT)
                                            0.0000   0.2406   1.0000   0.0000   0.0000 &   2.4743 r
  I_SDRAM_TOP/I_SDRAM_IF/U13010/Y (AO22X1_LVT)       0.1211   1.0000            0.1923 &   2.6666 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[29] (net)
                               1   5.6751 
  ZBUF_4_inst_53718/A (NBUFFX2_LVT)         0.0124   0.1211   1.0000   0.0086   0.0088 &   2.6754 r
  ZBUF_4_inst_53718/Y (NBUFFX2_LVT)                  0.1128   1.0000            0.1395 &   2.8149 r
  sd_DQ_out[29] (net)          1  11.9232 
  sd_DQ_out[29] (out)                       0.0000   0.1128   1.0000   0.0000   0.0003 &   2.8152 r
  data arrival time                                                                        2.8152

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.6072     3.6072
  clock reconvergence pessimism                                                 0.0304     3.6376
  clock uncertainty                                                            -0.1000     3.5376
  output external delay                                                        -0.7500     2.7876
  data required time                                                                       2.7876
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7876
  data arrival time                                                                       -2.8152
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0276


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_8_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[8]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1085     1.1085
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_8_/CLK (DFFARX1_HVT)
                                                     0.1063                     0.0000     1.1085 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_8_/Q (DFFARX1_HVT)
                                                     0.2231   1.0000            1.3591 &   2.4676 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[8] (net)
                               2   1.9182 
  I_SDRAM_TOP/I_SDRAM_IF/U13031/A4 (AO22X1_LVT)
                                            0.0000   0.2231   1.0000   0.0000   0.0000 &   2.4676 r
  I_SDRAM_TOP/I_SDRAM_IF/U13031/Y (AO22X1_LVT)       0.1221   1.0000            0.1926 &   2.6602 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[8] (net)
                               1   6.1523 
  ZBUF_4_inst_53723/A (NBUFFX2_LVT)         0.0170   0.1221   1.0000   0.0120   0.0123 &   2.6725 r
  ZBUF_4_inst_53723/Y (NBUFFX2_LVT)                  0.1135   1.0000            0.1402 &   2.8127 r
  sd_DQ_out[8] (net)           1  12.0078 
  sd_DQ_out[8] (out)                        0.0000   0.1135   1.0000   0.0000   0.0003 &   2.8130 r
  data arrival time                                                                        2.8130

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.6072     3.6072
  clock reconvergence pessimism                                                 0.0304     3.6376
  clock uncertainty                                                            -0.1000     3.5376
  output external delay                                                        -0.7500     2.7876
  data required time                                                                       2.7876
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7876
  data arrival time                                                                       -2.8130
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0254


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.2076     3.6076
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)
                                                     0.0378                     0.0000     3.6076 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/O2[11] (SRAM2RW128x16)
                                                     0.0341   1.0000            0.0883 &   3.6959 r
  I_RISC_CORE/I_REG_FILE_data_out_C[11] (net)
                               1   1.1271 
  I_RISC_CORE/sram_fixcell_156/A (NBUFFX2_HVT)
                                            0.0000   0.0341   1.0000   0.0000   0.0000 &   3.6959 r
  I_RISC_CORE/sram_fixcell_156/Y (NBUFFX2_HVT)       0.0761   1.0000            0.1051 &   3.8011 r
  I_RISC_CORE/sram_fixnet_156 (net)
                               1   9.2276 
  I_RISC_CORE/U196/B0 (HADDX1_HVT)          0.0026   0.0761   1.0000   0.0018   0.0025 &   3.8035 r
  I_RISC_CORE/U196/SO (HADDX1_HVT)                   0.0791   1.0000            0.2339 &   4.0374 f
  I_RISC_CORE/RESULT_DATA[11] (net)
                               2   3.7376 
  RESULT_DATA_11__UPF_LS/A (LSDNSSX4_RVT)   0.0063   0.0723   1.0000   0.0048   0.0170 &   4.0543 f
  RESULT_DATA_11__UPF_LS/Y (LSDNSSX4_RVT)            0.2528   1.0000            0.3861 &   4.4404 f
  n397 (net)                   2  26.4232 
  U314/A4 (AO22X1_RVT)                      0.0000   0.2532   1.0000   0.0000   0.0084 &   4.4488 f
  U314/Y (AO22X1_RVT)                                0.0864   1.0000            0.3181 &   4.7669 f
  n210 (net)                   1   0.9795 
  U428/A (INVX0_HVT)                        0.0067   0.0864   1.0000   0.0047   0.0047 &   4.7716 f
  U428/Y (INVX0_HVT)                                 0.1289   1.0000            0.1295 &   4.9011 r
  n605 (net)                   1   1.1845 
  U317/A2 (NAND3X1_HVT)                     0.0298   0.1289   1.0000   0.0214   0.0214 &   4.9225 r
  U317/Y (NAND3X1_HVT)                               0.1550   1.0000            0.7479 &   5.6704 f
  n655 (net)                   1   1.1862 
  U408/A (NBUFFX4_HVT)                      0.0000   0.1550   1.0000   0.0000   0.0000 &   5.6704 f
  U408/Y (NBUFFX4_HVT)                               0.2418   1.0000            0.3944 &   6.0648 f
  net_pci_wfifo_data[27] (net)
                               1  13.1506 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/I1[3] (SRAM2RW32x4)
                                            0.0000   0.2418   1.0000   0.0000   0.0012 &   6.0660 f
  data arrival time                                                                        6.0660

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              1.2363     6.0363
  clock reconvergence pessimism                                                 0.0013     6.0376
  clock uncertainty                                                            -0.1000     5.9376
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/CE1 (SRAM2RW32x4)                              5.9376 r
  library setup time                                          1.0000            0.1082     6.0458
  data required time                                                                       6.0458
  --------------------------------------------------------------------------------------------------
  data required time                                                                       6.0458
  data arrival time                                                                       -6.0660
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0202


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.2105     3.6105
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/CLK (SDFFX1_HVT)
                                                     0.0470                     0.0000     3.6105 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/QN (SDFFX1_HVT)
                                                     0.1319   1.0000            0.2755 &   3.8860 f
  I_RISC_CORE/n282 (net)       1   7.1429 
  I_RISC_CORE/HFSINV_274_1843/A (INVX8_HVT)
                                            0.0171   0.1319   1.0000   0.0119   0.0121 &   3.8981 f
  I_RISC_CORE/HFSINV_274_1843/Y (INVX8_HVT)          0.0999   1.0000            0.1173 &   4.0154 r
  I_RISC_CORE/Xecutng_Instrn[18] (net)
                               8  47.8278 
  Xecutng_Instrn_18__UPF_LS/A (LSDNSSX4_LVT)
                                            0.0025   0.0664   1.0000   0.0019  -0.0076 &   4.0078 r
  Xecutng_Instrn_18__UPF_LS/Y (LSDNSSX4_LVT)         0.1284   1.0000            0.1605 &   4.1683 r
  n361 (net)                   1  19.3921 
  U283/A4 (AOI22X1_HVT)                     0.0132   0.1285   1.0000   0.0091   0.0133 &   4.1816 r
  U283/Y (AOI22X1_HVT)                               0.1570   1.0000            0.6745 &   4.8561 f
  n610 (net)                   1   1.4656 
  U329/A2 (NAND3X1_HVT)                     0.0205   0.1570   1.0000   0.0144   0.0144 &   4.8705 f
  U329/Y (NAND3X1_HVT)                               0.1504   1.0000            0.6220 &   5.4925 r
  n673 (net)                   1   1.2517 
  I_PCI_TOP/ZBUF_88_inst_23139/A (NBUFFX8_HVT)
                                            0.0000   0.1504   1.0000   0.0000   0.0000 &   5.4925 r
  I_PCI_TOP/ZBUF_88_inst_23139/Y (NBUFFX8_HVT)       0.3353   1.0000            0.4119 &   5.9044 r
  I_PCI_TOP/ZBUF_88_56 (net)   1  46.3128 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1/I1[2] (SRAM2RW32x4)
                                            0.0000   0.3375   1.0000   0.0000   0.0256 &   5.9300 r
  data arrival time                                                                        5.9300

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              1.2453     6.0453
  clock reconvergence pessimism                                                 0.0013     6.0466
  clock uncertainty                                                            -0.1000     5.9466
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1/CE1 (SRAM2RW32x4)                              5.9466 r
  library setup time                                          1.0000           -0.0304     5.9162
  data required time                                                                       5.9162
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.9162
  data arrival time                                                                       -5.9300
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0138


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_5_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[5]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1040     1.1040
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_5_/CLK (DFFARX1_HVT)
                                                     0.1020                     0.0000     1.1040 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_5_/Q (DFFARX1_HVT)
                                                     0.2223   1.0000            1.3552 &   2.4591 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[5] (net)
                               2   1.8930 
  I_SDRAM_TOP/I_SDRAM_IF/U13034/A4 (AO22X1_LVT)
                                            0.0000   0.2223   1.0000   0.0000   0.0000 &   2.4592 r
  I_SDRAM_TOP/I_SDRAM_IF/U13034/Y (AO22X1_LVT)       0.1354   1.0000            0.1979 &   2.6571 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[5] (net)
                               1   6.7766 
  ZBUF_4_inst_53725/A (NBUFFX2_LVT)         0.0000   0.1354   1.0000   0.0000   0.0003 &   2.6574 r
  ZBUF_4_inst_53725/Y (NBUFFX2_LVT)                  0.1142   1.0000            0.1434 &   2.8008 r
  sd_DQ_out[5] (net)           1  11.9967 
  sd_DQ_out[5] (out)                        0.0000   0.1142   1.0000   0.0000   0.0003 &   2.8011 r
  data arrival time                                                                        2.8011

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.6072     3.6072
  clock reconvergence pessimism                                                 0.0304     3.6376
  clock uncertainty                                                            -0.1000     3.5376
  output external delay                                                        -0.7500     2.7876
  data required time                                                                       2.7876
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7876
  data arrival time                                                                       -2.8011
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0135


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.2090     3.6090
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0378                     0.0000     3.6090 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[15] (SRAM2RW128x16)
                                                     0.0348   1.0000            0.0890 &   3.6980 r
  I_RISC_CORE/I_REG_FILE_data_out_A[15] (net)
                               1   1.2096 
  I_RISC_CORE/sram_fixcell/A (NBUFFX4_RVT)
                                            0.0000   0.0348   1.0000   0.0000   0.0000 &   3.6980 r
  I_RISC_CORE/sram_fixcell/Y (NBUFFX4_RVT)           0.0737   1.0000            0.0861 &   3.7841 r
  I_RISC_CORE/sram_fixnet (net)
                               1  23.8974 
  I_RISC_CORE/U192/A0 (HADDX1_HVT)          0.0100   0.0742   1.0000   0.0069   0.0124 &   3.7966 r
  I_RISC_CORE/U192/SO (HADDX1_HVT)                   0.0621   1.0000            0.2333 &   4.0299 f
  I_RISC_CORE/RESULT_DATA[15] (net)
                               2   2.2164 
  RESULT_DATA_15__UPF_LS/A (LSDNSSX4_RVT)   0.0110   0.0567   1.0000   0.0084   0.0179 &   4.0478 f
  RESULT_DATA_15__UPF_LS/Y (LSDNSSX4_RVT)            0.2585   1.0000            0.3798 &   4.4276 f
  n393 (net)                   2  27.9447 
  U294/A4 (AO22X1_HVT)                      0.0523   0.2589   1.0000   0.0376   0.0464 &   4.4740 f
  U294/Y (AO22X1_HVT)                                0.1880   1.0000            0.5061 &   4.9801 f
  n195 (net)                   1   1.3497 
  U446/A (INVX0_HVT)                        0.0357   0.1880   1.0000   0.0252   0.0252 &   5.0053 f
  U446/Y (INVX0_HVT)                                 0.1207   1.0000            0.1934 &   5.1988 r
  n608 (net)                   1   0.7481 
  U297/A2 (NAND3X2_HVT)                     0.0000   0.1207   1.0000   0.0000   0.0000 &   5.1988 r
  U297/Y (NAND3X2_HVT)                               0.2539   1.0000            0.8422 &   6.0409 f
  n684 (net)                   1   6.8374 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8/I1[3] (SRAM2RW32x4)
                                            0.0193   0.2539   1.0000   0.0134   0.0137 &   6.0547 f
  data arrival time                                                                        6.0547

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              1.2366     6.0366
  clock reconvergence pessimism                                                 0.0013     6.0380
  clock uncertainty                                                            -0.1000     5.9380
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8/CE1 (SRAM2RW32x4)                              5.9380 r
  library setup time                                          1.0000            0.1050     6.0430
  data required time                                                                       6.0430
  --------------------------------------------------------------------------------------------------
  data required time                                                                       6.0430
  data arrival time                                                                       -6.0547
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0117


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_7_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[7]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0709     1.0709
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_7_/CLK (DFFARX1_HVT)
                                                     0.1075                     0.0000     1.0709 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_7_/Q (DFFARX1_HVT)
                                                     0.2183   1.0000            1.3554 &   2.4263 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[7] (net)
                               2   1.7705 
  I_SDRAM_TOP/I_SDRAM_IF/U13032/A4 (AO22X1_LVT)
                                            0.0209   0.2183   1.0000   0.0144   0.0145 &   2.4408 r
  I_SDRAM_TOP/I_SDRAM_IF/U13032/Y (AO22X1_LVT)       0.1363   1.0000            0.1985 &   2.6393 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[7] (net)
                               1   6.9471 
  ZBUF_4_inst_53714/A (NBUFFX2_LVT)         0.0107   0.1363   1.0000   0.0074   0.0077 &   2.6470 r
  ZBUF_4_inst_53714/Y (NBUFFX2_LVT)                  0.1186   1.0000            0.1462 &   2.7932 r
  sd_DQ_out[7] (net)           1  12.6075 
  sd_DQ_out[7] (out)                        0.0000   0.1186   1.0000   0.0000   0.0004 &   2.7936 r
  data arrival time                                                                        2.7936

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.6072     3.6072
  clock reconvergence pessimism                                                 0.0304     3.6376
  clock uncertainty                                                            -0.1000     3.5376
  output external delay                                                        -0.7500     2.7876
  data required time                                                                       2.7876
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7876
  data arrival time                                                                       -2.7936
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0060


  Startpoint: occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: occ_int2/U_clk_control_i_0/U_cycle_ctr_i/tercnt_n_reg_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/U_clk_control_i_0/cts_dlydt_32432/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.3800     1.3800
  occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK (DFFARX1_HVT)
                                                     0.0807                     0.0000     1.3800 r
  occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/Q (DFFARX1_HVT)
                                                     0.2457   1.0000            1.3587 &   2.7387 r
  occ_int2/U_clk_control_i_0/n18 (net)
                               2   2.6238 
  occ_int2/U_clk_control_i_0/U_cycle_ctr_i/U10/A2 (AND2X1_HVT)
                                            0.0634   0.2457   1.0000   0.0457   0.0457 &   2.7845 r
  occ_int2/U_clk_control_i_0/U_cycle_ctr_i/U10/Y (AND2X1_HVT)
                                                     0.2046   1.0000            0.5338 &   3.3183 r
  occ_int2/U_clk_control_i_0/U_cycle_ctr_i/n9 (net)
                               2   2.2459 
  occ_int2/U_clk_control_i_0/U_cycle_ctr_i/U9/A2 (AND2X1_RVT)
                                            0.0062   0.2046   1.0000   0.0043   0.0043 &   3.3226 r
  occ_int2/U_clk_control_i_0/U_cycle_ctr_i/U9/Y (AND2X1_RVT)
                                                     0.0830   1.0000            0.2371 &   3.5597 r
  occ_int2/U_clk_control_i_0/U_cycle_ctr_i/n5 (net)
                               1   0.8189 
  occ_int2/U_clk_control_i_0/U_cycle_ctr_i/tercnt_n_reg_reg/D (DFFARX1_LVT)
                                            0.0000   0.0830   1.0000   0.0000   0.0000 &   3.5597 r
  data arrival time                                                                        3.5597

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.2625     3.6625
  clock reconvergence pessimism                                                 0.0888     3.7513
  clock uncertainty                                                            -0.1000     3.6513
  occ_int2/U_clk_control_i_0/U_cycle_ctr_i/tercnt_n_reg_reg/CLK (DFFARX1_LVT)              3.6513 r
  library setup time                                          1.0000           -0.0927     3.5586
  data required time                                                                       3.5586
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.5586
  data arrival time                                                                       -3.5597
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0011


1
