// Seed: 746916980
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4, id_5;
endmodule
module module_1;
  assign id_1 = 1'b0;
  always if (1) id_2 <= id_1;
  assign id_1 = id_1;
  supply1 id_3;
  wor id_4;
  wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5
  );
  id_6(
      id_5
  );
  assign id_3 = -1 | 1'b0;
  wire id_7;
  assign id_4 = 1;
  assign id_1 = 1;
  always_latch id_2 <= -1;
endmodule
