============================================================
   Tang Dynasty, V4.6.14314
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = D:/TD4.6.2/bin/td.exe
   Built at =   11:20:06 Sep 19 2019
   Run by =     ¿µ×Ó½¡
   Run Date =   Tue Nov 19 16:33:13 2019

   Run on =     DESKTOP-02647D1
============================================================
RUN-001 : GUI based run...
============================================================
   Tang Dynasty, V4.6.14314
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = D:/TD4.6.2/bin/td.exe
   Built at =   11:20:06 Sep 19 2019
   Run by =     ¿µ×Ó½¡
   Run Date =   Tue Nov 19 16:33:14 2019

   Run on =     DESKTOP-02647D1
============================================================
RUN-1002 : start command "open_project uart.al"
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(44)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(44)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(44)
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(44)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u17
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 10 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1168/2 useful/useless nets, 1134/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 16 onehot mux instances.
SYN-1020 : Optimized 569 distributor mux.
SYN-1016 : Merged 903 instances.
SYN-1015 : Optimize round 1, 1705 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 396/227 useful/useless nets, 362/579 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 70 instances.
SYN-1015 : Optimize round 2, 667 better
SYN-1014 : Optimize round 3
SYN-1032 : 318/0 useful/useless nets, 284/0 useful/useless insts
SYN-1017 : Remove 10 const input seq instances
SYN-1002 :     my_uart_rx/reg3_b10
SYN-1002 :     my_uart_rx/reg4_b10
SYN-1002 :     my_uart_rx/reg5_b10
SYN-1002 :     my_uart_rx/reg6_b10
SYN-1002 :     my_uart_rx/reg7_b10
SYN-1002 :     my_uart_rx/reg8_b10
SYN-1002 :     my_uart_rx/reg9_b10
SYN-1002 :     my_uart_rx/reg10_b10
SYN-1002 :     my_uart_rx/reg11_b10
SYN-1002 :     my_uart_rx/reg12_b10
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 14 better
SYN-1014 : Optimize round 4
SYN-1032 : 308/0 useful/useless nets, 274/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Gate Statistics
#Basic gates          204
  #and                 29
  #nand                 0
  #or                   6
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                162
  #LATCH                0
#MACRO_ADD              4
#MACRO_EQ              19
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |42     |162    |24     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 319/0 useful/useless nets, 286/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 475/0 useful/useless nets, 442/0 useful/useless insts
SYN-1016 : Merged 40 instances.
SYN-2501 : Optimize round 1, 172 better
SYN-2501 : Optimize round 2
SYN-1032 : 435/0 useful/useless nets, 402/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 4 macro adder
SYN-1032 : 487/0 useful/useless nets, 454/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 88 (3.64), #lev = 3 (2.32)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 242 instances into 90 LUTs, name keeping = 65%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 329/0 useful/useless nets, 296/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 161 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 10 adder to BLE ...
SYN-4008 : Packed 10 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 88 LUT to BLE ...
SYN-4008 : Packed 88 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 121 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (121 nodes)...
SYN-4004 : #1: Packed 22 SEQ (352 nodes)...
SYN-4005 : Packed 22 SEQ with LUT/SLICE
SYN-4006 : 26 single LUT's are left
SYN-4006 : 99 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 187/210 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  116   out of  19600    0.59%
#reg                  161   out of  19600    0.82%
#le                   215
  #lut only            54   out of    215   25.12%
  #reg only            99   out of    215   46.05%
  #lut&reg             62   out of    215   28.84%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |215   |116   |161   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (97 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 121 instances
RUN-1001 : 56 mslices, 56 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 267 nets
RUN-1001 : 184 nets have 2 pins
RUN-1001 : 57 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 119 instances, 112 slices, 4 macros(14 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 969, tnet num: 265, tinst num: 119, tnode num: 1346, tedge num: 1571.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 265 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 194 clock pins, and constraint 377 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.029481s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (159.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 62740.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 45126.8, overlap = 0
PHY-3002 : Step(2): len = 35935.9, overlap = 0
PHY-3002 : Step(3): len = 30171.3, overlap = 0
PHY-3002 : Step(4): len = 26039, overlap = 0
PHY-3002 : Step(5): len = 22839.8, overlap = 0
PHY-3002 : Step(6): len = 20887.2, overlap = 0
PHY-3002 : Step(7): len = 19253.8, overlap = 0
PHY-3002 : Step(8): len = 17614, overlap = 0
PHY-3002 : Step(9): len = 16367.6, overlap = 0
PHY-3002 : Step(10): len = 15210.5, overlap = 0
PHY-3002 : Step(11): len = 13660.8, overlap = 0
PHY-3002 : Step(12): len = 12473.6, overlap = 0
PHY-3002 : Step(13): len = 11748.7, overlap = 0
PHY-3002 : Step(14): len = 10664.8, overlap = 0
PHY-3002 : Step(15): len = 9808, overlap = 0
PHY-3002 : Step(16): len = 9156.8, overlap = 0
PHY-3002 : Step(17): len = 8772.6, overlap = 0
PHY-3002 : Step(18): len = 7607.7, overlap = 0
PHY-3002 : Step(19): len = 7196.8, overlap = 0
PHY-3002 : Step(20): len = 6940.8, overlap = 0
PHY-3002 : Step(21): len = 6825, overlap = 0
PHY-3002 : Step(22): len = 6529.4, overlap = 0
PHY-3002 : Step(23): len = 6265.3, overlap = 0
PHY-3002 : Step(24): len = 6180.4, overlap = 0
PHY-3002 : Step(25): len = 5994.8, overlap = 0
PHY-3002 : Step(26): len = 5827.2, overlap = 0
PHY-3002 : Step(27): len = 5698.1, overlap = 0
PHY-3002 : Step(28): len = 5683.8, overlap = 0
PHY-3002 : Step(29): len = 5644.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004471s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(30): len = 5502.8, overlap = 3.75
PHY-3002 : Step(31): len = 5453.8, overlap = 4
PHY-3002 : Step(32): len = 5412.2, overlap = 4.25
PHY-3002 : Step(33): len = 5361.3, overlap = 4.5
PHY-3002 : Step(34): len = 5357.8, overlap = 6
PHY-3002 : Step(35): len = 5320.8, overlap = 7.5
PHY-3002 : Step(36): len = 5292.3, overlap = 8
PHY-3002 : Step(37): len = 5273.8, overlap = 10.25
PHY-3002 : Step(38): len = 5196.5, overlap = 11
PHY-3002 : Step(39): len = 5124, overlap = 10.5
PHY-3002 : Step(40): len = 5052.7, overlap = 10.25
PHY-3002 : Step(41): len = 4907.8, overlap = 9.75
PHY-3002 : Step(42): len = 4818.7, overlap = 9
PHY-3002 : Step(43): len = 4621.1, overlap = 9.25
PHY-3002 : Step(44): len = 4575.6, overlap = 4.75
PHY-3002 : Step(45): len = 4445.4, overlap = 3.75
PHY-3002 : Step(46): len = 4413.3, overlap = 3.25
PHY-3002 : Step(47): len = 4343.7, overlap = 4.25
PHY-3002 : Step(48): len = 4267.3, overlap = 5
PHY-3002 : Step(49): len = 4198.6, overlap = 12.5
PHY-3002 : Step(50): len = 4065.8, overlap = 12.5
PHY-3002 : Step(51): len = 4049.2, overlap = 12.25
PHY-3002 : Step(52): len = 4002.6, overlap = 11.75
PHY-3002 : Step(53): len = 3865, overlap = 11.25
PHY-3002 : Step(54): len = 3795.8, overlap = 11.25
PHY-3002 : Step(55): len = 3741.8, overlap = 11.25
PHY-3002 : Step(56): len = 3789.3, overlap = 10
PHY-3002 : Step(57): len = 3684.8, overlap = 8.75
PHY-3002 : Step(58): len = 3645.1, overlap = 8.25
PHY-3002 : Step(59): len = 3635, overlap = 8
PHY-3002 : Step(60): len = 3569.5, overlap = 7
PHY-3002 : Step(61): len = 3605.4, overlap = 3.75
PHY-3002 : Step(62): len = 3560.1, overlap = 11
PHY-3002 : Step(63): len = 3414.9, overlap = 10.75
PHY-3002 : Step(64): len = 3340.5, overlap = 10.75
PHY-3002 : Step(65): len = 3357.2, overlap = 10.5
PHY-3002 : Step(66): len = 3291.3, overlap = 10.5
PHY-3002 : Step(67): len = 3290.6, overlap = 10.25
PHY-3002 : Step(68): len = 3271.6, overlap = 10.25
PHY-3002 : Step(69): len = 3271, overlap = 10
PHY-3002 : Step(70): len = 3262.7, overlap = 8.5
PHY-3002 : Step(71): len = 3230.2, overlap = 7
PHY-3002 : Step(72): len = 3230.2, overlap = 7
PHY-3002 : Step(73): len = 3225.8, overlap = 6.5
PHY-3002 : Step(74): len = 3228.9, overlap = 6.5
PHY-3002 : Step(75): len = 3232, overlap = 6.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.45898e-06
PHY-3002 : Step(76): len = 3237.4, overlap = 15.5
PHY-3002 : Step(77): len = 3267.8, overlap = 15
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.2918e-05
PHY-3002 : Step(78): len = 3294.5, overlap = 14.5
PHY-3002 : Step(79): len = 3329, overlap = 14.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.80808e-05
PHY-3002 : Step(80): len = 3368.8, overlap = 15
PHY-3002 : Step(81): len = 3439.8, overlap = 15
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.60908e-05
PHY-3002 : Step(82): len = 3473.4, overlap = 14.5
PHY-3002 : Step(83): len = 3899.8, overlap = 13
PHY-3002 : Step(84): len = 4142.1, overlap = 10.25
PHY-3002 : Step(85): len = 4079.2, overlap = 10.75
PHY-3002 : Step(86): len = 4060.9, overlap = 10.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.21816e-05
PHY-3002 : Step(87): len = 4108.7, overlap = 9.25
PHY-3002 : Step(88): len = 4296.4, overlap = 8.75
PHY-3002 : Step(89): len = 4608.1, overlap = 6.75
PHY-3002 : Step(90): len = 4514.1, overlap = 7.25
PHY-3002 : Step(91): len = 4457.7, overlap = 7.75
PHY-3002 : Step(92): len = 4448.2, overlap = 7.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000104363
PHY-3002 : Step(93): len = 4495.5, overlap = 7.75
PHY-3002 : Step(94): len = 4579.3, overlap = 7.5
PHY-3002 : Step(95): len = 4680.8, overlap = 6.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016840s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (185.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.030688
PHY-3002 : Step(96): len = 6755.7, overlap = 0.75
PHY-3002 : Step(97): len = 5995.5, overlap = 1.5
PHY-3002 : Step(98): len = 5801.1, overlap = 2
PHY-3002 : Step(99): len = 5539.6, overlap = 1.75
PHY-3002 : Step(100): len = 5476.2, overlap = 2
PHY-3002 : Step(101): len = 5435.3, overlap = 2
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009362s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 6795.8, Over = 0
PHY-3001 : Final: Len = 6795.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10264, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 10280, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.018533s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (84.3%)

RUN-1003 : finish command "place" in  1.508574s wall, 2.000000s user + 0.843750s system = 2.843750s CPU (188.5%)

RUN-1004 : used memory is 125 MB, reserved memory is 115 MB, peak memory is 132 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 89 to 58
PHY-1001 : Pin misalignment score is improved from 58 to 57
PHY-1001 : Pin misalignment score is improved from 57 to 57
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 121 instances
RUN-1001 : 56 mslices, 56 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 267 nets
RUN-1001 : 184 nets have 2 pins
RUN-1001 : 57 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10264, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 10280, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.012900s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.111246s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (154.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3600, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.015117s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (206.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3600, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 24752, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.201698s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (123.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 24752, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 24752
PHY-1001 : End DR Iter 1; 0.007808s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (200.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  6.466647s wall, 6.265625s user + 0.218750s system = 6.484375s CPU (100.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  6.699154s wall, 6.578125s user + 0.234375s system = 6.812500s CPU (101.7%)

RUN-1004 : used memory is 221 MB, reserved memory is 216 MB, peak memory is 503 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  116   out of  19600    0.59%
#reg                  161   out of  19600    0.82%
#le                   215
  #lut only            54   out of    215   25.12%
  #reg only            99   out of    215   46.05%
  #lut&reg             62   out of    215   28.84%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 121
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 267, pip num: 2221
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 354 valid insts, and 5315 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.671406s wall, 3.671875s user + 0.078125s system = 3.750000s CPU (224.4%)

RUN-1004 : used memory is 230 MB, reserved memory is 217 MB, peak memory is 503 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.158151s wall, 2.171875s user + 0.109375s system = 2.281250s CPU (105.7%)

RUN-1004 : used memory is 393 MB, reserved memory is 368 MB, peak memory is 503 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.542952s wall, 0.312500s user + 0.343750s system = 0.656250s CPU (10.0%)

RUN-1004 : used memory is 420 MB, reserved memory is 395 MB, peak memory is 503 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.288873s wall, 2.671875s user + 0.500000s system = 3.171875s CPU (34.1%)

RUN-1004 : used memory is 280 MB, reserved memory is 250 MB, peak memory is 503 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(44)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(44)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 10 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 360/122 useful/useless nets, 326/120 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 57 distributor mux.
SYN-1016 : Merged 115 instances.
SYN-1015 : Optimize round 1, 477 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 226/65 useful/useless nets, 192/98 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 106 better
SYN-1014 : Optimize round 3
SYN-1032 : 226/0 useful/useless nets, 192/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Gate Statistics
#Basic gates          127
  #and                 26
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 90
  #LATCH                0
#MACRO_ADD              4
#MACRO_EQ              14
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |37     |90     |19     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 237/0 useful/useless nets, 204/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 348/0 useful/useless nets, 315/0 useful/useless insts
SYN-1016 : Merged 24 instances.
SYN-2501 : Optimize round 1, 120 better
SYN-2501 : Optimize round 2
SYN-1032 : 324/0 useful/useless nets, 291/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 4 macro adder
SYN-1032 : 376/0 useful/useless nets, 343/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 81 (3.60), #lev = 3 (2.31)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 203 instances into 85 LUTs, name keeping = 68%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 252/0 useful/useless nets, 219/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 89 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 10 adder to BLE ...
SYN-4008 : Packed 10 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 83 LUT to BLE ...
SYN-4008 : Packed 83 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 49 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (49 nodes)...
SYN-4004 : #1: Packed 17 SEQ (113 nodes)...
SYN-4005 : Packed 17 SEQ with LUT/SLICE
SYN-4006 : 26 single LUT's are left
SYN-4006 : 32 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 115/138 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  111   out of  19600    0.57%
#reg                   89   out of  19600    0.45%
#le                   143
  #lut only            54   out of    143   37.76%
  #reg only            32   out of    143   22.38%
  #lut&reg             57   out of    143   39.86%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |143   |111   |89    |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (59 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 83 instances
RUN-1001 : 37 mslices, 37 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 190 nets
RUN-1001 : 126 nets have 2 pins
RUN-1001 : 40 nets have [3 - 5] pins
RUN-1001 : 12 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 81 instances, 74 slices, 4 macros(14 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 721, tnet num: 188, tinst num: 81, tnode num: 950, tedge num: 1195.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 188 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 118 clock pins, and constraint 229 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.026938s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (116.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 58183.4
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.995469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(102): len = 38419.3, overlap = 0
PHY-3002 : Step(103): len = 23808.9, overlap = 0
PHY-3002 : Step(104): len = 17458, overlap = 0
PHY-3002 : Step(105): len = 14343.5, overlap = 0
PHY-3002 : Step(106): len = 12198.6, overlap = 0
PHY-3002 : Step(107): len = 10716.6, overlap = 0
PHY-3002 : Step(108): len = 9432.6, overlap = 0
PHY-3002 : Step(109): len = 8566.7, overlap = 0
PHY-3002 : Step(110): len = 7607.9, overlap = 0
PHY-3002 : Step(111): len = 7153.7, overlap = 0
PHY-3002 : Step(112): len = 6497.5, overlap = 0
PHY-3002 : Step(113): len = 5788.8, overlap = 0
PHY-3002 : Step(114): len = 5350.8, overlap = 0
PHY-3002 : Step(115): len = 4788.7, overlap = 0
PHY-3002 : Step(116): len = 4600.1, overlap = 0
PHY-3002 : Step(117): len = 4476.4, overlap = 0
PHY-3002 : Step(118): len = 4536.9, overlap = 0
PHY-3002 : Step(119): len = 4364.5, overlap = 0
PHY-3002 : Step(120): len = 4337.2, overlap = 0
PHY-3002 : Step(121): len = 4359.1, overlap = 0
PHY-3002 : Step(122): len = 4289.9, overlap = 0
PHY-3002 : Step(123): len = 4200.8, overlap = 0
PHY-3002 : Step(124): len = 4181.4, overlap = 0
PHY-3002 : Step(125): len = 4130.2, overlap = 0
PHY-3002 : Step(126): len = 4023.7, overlap = 0
PHY-3002 : Step(127): len = 3996, overlap = 0
PHY-3002 : Step(128): len = 3848.1, overlap = 0
PHY-3002 : Step(129): len = 3824, overlap = 0
PHY-3002 : Step(130): len = 3766.1, overlap = 0
PHY-3002 : Step(131): len = 3745.9, overlap = 0
PHY-3002 : Step(132): len = 3684.2, overlap = 0
PHY-3002 : Step(133): len = 3761.9, overlap = 0
PHY-3002 : Step(134): len = 3686.9, overlap = 0
PHY-3002 : Step(135): len = 3682, overlap = 0
PHY-3002 : Step(136): len = 3697.2, overlap = 0
PHY-3002 : Step(137): len = 3829.7, overlap = 0
PHY-3002 : Step(138): len = 3778.5, overlap = 0
PHY-3002 : Step(139): len = 3669.2, overlap = 0
PHY-3002 : Step(140): len = 3735.1, overlap = 0
PHY-3002 : Step(141): len = 3666, overlap = 0
PHY-3002 : Step(142): len = 3618.4, overlap = 0
PHY-3002 : Step(143): len = 3599.7, overlap = 0
PHY-3002 : Step(144): len = 3599.7, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004924s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (317.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.995469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(145): len = 3582.4, overlap = 0.25
PHY-3002 : Step(146): len = 3582.4, overlap = 0.25
PHY-3002 : Step(147): len = 3573.8, overlap = 0.25
PHY-3002 : Step(148): len = 3573.8, overlap = 0.25
PHY-3002 : Step(149): len = 3570.9, overlap = 0.25
PHY-3002 : Step(150): len = 3578, overlap = 0.25
PHY-3002 : Step(151): len = 3591.6, overlap = 0.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.995469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00152504
PHY-3002 : Step(152): len = 3588.8, overlap = 5
PHY-3002 : Step(153): len = 3601.8, overlap = 4.5
PHY-3002 : Step(154): len = 3609.4, overlap = 3
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020545s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (152.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.995469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(155): len = 5172, overlap = 1
PHY-3002 : Step(156): len = 4595.6, overlap = 2.75
PHY-3002 : Step(157): len = 4114.6, overlap = 3
PHY-3002 : Step(158): len = 3843.2, overlap = 3
PHY-3002 : Step(159): len = 3685.3, overlap = 5
PHY-3002 : Step(160): len = 3679.5, overlap = 4.75
PHY-3002 : Step(161): len = 3633.5, overlap = 5.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0004381
PHY-3002 : Step(162): len = 3629.6, overlap = 4.75
PHY-3002 : Step(163): len = 3644.6, overlap = 4.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0008762
PHY-3002 : Step(164): len = 3637.9, overlap = 4.75
PHY-3002 : Step(165): len = 3637.9, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007709s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (202.7%)

PHY-3001 : Legalized: Len = 4866.4, Over = 0
PHY-3001 : Final: Len = 4866.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 7336, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 7384, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 7400, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.018416s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (84.8%)

RUN-1003 : finish command "place" in  1.270252s wall, 1.578125s user + 0.656250s system = 2.234375s CPU (175.9%)

RUN-1004 : used memory is 284 MB, reserved memory is 259 MB, peak memory is 503 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 88 to 61
PHY-1001 : Pin misalignment score is improved from 61 to 61
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 83 instances
RUN-1001 : 37 mslices, 37 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 190 nets
RUN-1001 : 126 nets have 2 pins
RUN-1001 : 40 nets have [3 - 5] pins
RUN-1001 : 12 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 7336, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 7384, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 7400, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028009s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (55.8%)

PHY-1001 : End global routing;  0.144750s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (118.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 3568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.017103s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (182.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 3568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000033s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 91% nets.
PHY-1002 : len = 22024, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.206137s wall, 0.265625s user + 0.031250s system = 0.296875s CPU (144.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 22024, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.011591s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (134.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 22024, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 22024
PHY-1001 : End DR Iter 2; 0.009793s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.687463s wall, 1.625000s user + 0.312500s system = 1.937500s CPU (114.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.949279s wall, 1.906250s user + 0.328125s system = 2.234375s CPU (114.6%)

RUN-1004 : used memory is 287 MB, reserved memory is 264 MB, peak memory is 568 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  111   out of  19600    0.57%
#reg                   89   out of  19600    0.45%
#le                   143
  #lut only            54   out of    143   37.76%
  #reg only            32   out of    143   22.38%
  #lut&reg             57   out of    143   39.86%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 83
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 190, pip num: 1653
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 330 valid insts, and 4177 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.532317s wall, 3.531250s user + 0.171875s system = 3.703125s CPU (241.7%)

RUN-1004 : used memory is 285 MB, reserved memory is 256 MB, peak memory is 568 MB
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(44)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(44)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 10 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 320/82 useful/useless nets, 286/80 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 41 distributor mux.
SYN-1016 : Merged 75 instances.
SYN-1015 : Optimize round 1, 333 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 218/57 useful/useless nets, 184/74 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 82 better
SYN-1014 : Optimize round 3
SYN-1032 : 218/0 useful/useless nets, 184/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Gate Statistics
#Basic gates          119
  #and                 26
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 82
  #LATCH                0
#MACRO_ADD              4
#MACRO_EQ              14
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |37     |82     |19     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 229/0 useful/useless nets, 196/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 340/0 useful/useless nets, 307/0 useful/useless insts
SYN-1016 : Merged 24 instances.
SYN-2501 : Optimize round 1, 120 better
SYN-2501 : Optimize round 2
SYN-1032 : 316/0 useful/useless nets, 283/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 4 macro adder
SYN-1032 : 368/0 useful/useless nets, 335/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 81 (3.60), #lev = 3 (2.31)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 203 instances into 85 LUTs, name keeping = 68%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 244/0 useful/useless nets, 211/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 81 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 10 adder to BLE ...
SYN-4008 : Packed 10 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 83 LUT to BLE ...
SYN-4008 : Packed 83 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 41 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (41 nodes)...
SYN-4004 : #1: Packed 17 SEQ (97 nodes)...
SYN-4005 : Packed 17 SEQ with LUT/SLICE
SYN-4006 : 26 single LUT's are left
SYN-4006 : 24 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 107/130 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  111   out of  19600    0.57%
#reg                   81   out of  19600    0.41%
#le                   135
  #lut only            54   out of    135   40.00%
  #reg only            24   out of    135   17.78%
  #lut&reg             57   out of    135   42.22%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |135   |111   |81    |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (54 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 78 instances
RUN-1001 : 35 mslices, 34 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 182 nets
RUN-1001 : 118 nets have 2 pins
RUN-1001 : 40 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 76 instances, 69 slices, 4 macros(14 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 694, tnet num: 180, tinst num: 76, tnode num: 904, tedge num: 1154.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 180 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 108 clock pins, and constraint 210 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.020610s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (151.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 46925.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.995776
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(166): len = 33521, overlap = 0
PHY-3002 : Step(167): len = 24786.3, overlap = 0
PHY-3002 : Step(168): len = 19457.3, overlap = 0
PHY-3002 : Step(169): len = 16173.6, overlap = 0
PHY-3002 : Step(170): len = 13648.3, overlap = 0
PHY-3002 : Step(171): len = 11648.5, overlap = 0
PHY-3002 : Step(172): len = 10240.2, overlap = 0
PHY-3002 : Step(173): len = 9133.3, overlap = 0
PHY-3002 : Step(174): len = 8135, overlap = 0
PHY-3002 : Step(175): len = 7504.9, overlap = 0
PHY-3002 : Step(176): len = 6762.7, overlap = 0
PHY-3002 : Step(177): len = 6222.9, overlap = 0
PHY-3002 : Step(178): len = 5664.8, overlap = 0
PHY-3002 : Step(179): len = 5168.3, overlap = 0
PHY-3002 : Step(180): len = 4770.9, overlap = 0
PHY-3002 : Step(181): len = 4465.7, overlap = 0
PHY-3002 : Step(182): len = 4092, overlap = 0
PHY-3002 : Step(183): len = 3846.3, overlap = 0
PHY-3002 : Step(184): len = 3773.5, overlap = 0
PHY-3002 : Step(185): len = 3708.3, overlap = 0
PHY-3002 : Step(186): len = 3668.3, overlap = 0
PHY-3002 : Step(187): len = 3663.1, overlap = 0
PHY-3002 : Step(188): len = 3560, overlap = 0
PHY-3002 : Step(189): len = 3478.7, overlap = 0
PHY-3002 : Step(190): len = 3482.2, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005460s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.995776
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(191): len = 3429.3, overlap = 0.25
PHY-3002 : Step(192): len = 3427.3, overlap = 0.75
PHY-3002 : Step(193): len = 3436.3, overlap = 0.75
PHY-3002 : Step(194): len = 3367.5, overlap = 0.5
PHY-3002 : Step(195): len = 3322.4, overlap = 0
PHY-3002 : Step(196): len = 3246.7, overlap = 0
PHY-3002 : Step(197): len = 3222.4, overlap = 0
PHY-3002 : Step(198): len = 3232.5, overlap = 0
PHY-3002 : Step(199): len = 3199.9, overlap = 0
PHY-3002 : Step(200): len = 3174.7, overlap = 0
PHY-3002 : Step(201): len = 3167.4, overlap = 0
PHY-3002 : Step(202): len = 3107.5, overlap = 0
PHY-3002 : Step(203): len = 3031.8, overlap = 0
PHY-3002 : Step(204): len = 2970.1, overlap = 0
PHY-3002 : Step(205): len = 2982.8, overlap = 0
PHY-3002 : Step(206): len = 2841.6, overlap = 0.5
PHY-3002 : Step(207): len = 2753, overlap = 1.75
PHY-3002 : Step(208): len = 2702.5, overlap = 2
PHY-3002 : Step(209): len = 2657.8, overlap = 3.75
PHY-3002 : Step(210): len = 2609.2, overlap = 4.25
PHY-3002 : Step(211): len = 2607.2, overlap = 2
PHY-3002 : Step(212): len = 2656.6, overlap = 0
PHY-3002 : Step(213): len = 2594.8, overlap = 0
PHY-3002 : Step(214): len = 2492.7, overlap = 0
PHY-3002 : Step(215): len = 2457.6, overlap = 0
PHY-3002 : Step(216): len = 2396.1, overlap = 0
PHY-3002 : Step(217): len = 2333.9, overlap = 1.25
PHY-3002 : Step(218): len = 2239, overlap = 0.75
PHY-3002 : Step(219): len = 2282.9, overlap = 0
PHY-3002 : Step(220): len = 2227.5, overlap = 0
PHY-3002 : Step(221): len = 2175.6, overlap = 0
PHY-3002 : Step(222): len = 2090.8, overlap = 0
PHY-3002 : Step(223): len = 2112.6, overlap = 0
PHY-3002 : Step(224): len = 2074.5, overlap = 0
PHY-3002 : Step(225): len = 2008.7, overlap = 0
PHY-3002 : Step(226): len = 1942.1, overlap = 0
PHY-3002 : Step(227): len = 1962.6, overlap = 0
PHY-3002 : Step(228): len = 1938.5, overlap = 0
PHY-3002 : Step(229): len = 1830.9, overlap = 0
PHY-3002 : Step(230): len = 1796, overlap = 0
PHY-3002 : Step(231): len = 1769.1, overlap = 0
PHY-3002 : Step(232): len = 1734.5, overlap = 1.25
PHY-3002 : Step(233): len = 1689.7, overlap = 1
PHY-3002 : Step(234): len = 1659.3, overlap = 0
PHY-3002 : Step(235): len = 1579.7, overlap = 0
PHY-3002 : Step(236): len = 1335.6, overlap = 4.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.27408e-05
PHY-3002 : Step(237): len = 1231.6, overlap = 4.5
PHY-3002 : Step(238): len = 1392.9, overlap = 4.5
PHY-3002 : Step(239): len = 1352.2, overlap = 4.5
PHY-3002 : Step(240): len = 1319.6, overlap = 4.5
PHY-3002 : Step(241): len = 1333.6, overlap = 4.5
PHY-3002 : Step(242): len = 1271.7, overlap = 4.5
PHY-3002 : Step(243): len = 1229.3, overlap = 4.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.54815e-05
PHY-3002 : Step(244): len = 1215.2, overlap = 4.5
PHY-3002 : Step(245): len = 1215.2, overlap = 4.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.13353e-05
PHY-3002 : Step(246): len = 1218.7, overlap = 4.5
PHY-3002 : Step(247): len = 1218.7, overlap = 4.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.995776
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.37968e-06
PHY-3002 : Step(248): len = 1218, overlap = 8.25
PHY-3002 : Step(249): len = 1218, overlap = 8.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.00281e-05
PHY-3002 : Step(250): len = 1224.5, overlap = 8.75
PHY-3002 : Step(251): len = 1238.5, overlap = 8.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.75755e-05
PHY-3002 : Step(252): len = 1255.5, overlap = 8.5
PHY-3002 : Step(253): len = 1255.5, overlap = 8.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.04206e-05
PHY-3002 : Step(254): len = 1268.3, overlap = 8.75
PHY-3002 : Step(255): len = 1291.5, overlap = 8.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.8682e-05
PHY-3002 : Step(256): len = 1298, overlap = 8.5
PHY-3002 : Step(257): len = 1430.1, overlap = 8.75
PHY-3002 : Step(258): len = 1748.7, overlap = 1.25
PHY-3002 : Step(259): len = 1689.3, overlap = 1.25
PHY-3002 : Step(260): len = 1608.6, overlap = 1.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010754s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (145.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.995776
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(261): len = 3459.1, overlap = 0
PHY-3002 : Step(262): len = 2983.3, overlap = 0.25
PHY-3002 : Step(263): len = 2525, overlap = 3.75
PHY-3002 : Step(264): len = 2240.7, overlap = 5
PHY-3002 : Step(265): len = 2033.3, overlap = 6
PHY-3002 : Step(266): len = 1922, overlap = 6.25
PHY-3002 : Step(267): len = 1901.6, overlap = 6.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.50542e-05
PHY-3002 : Step(268): len = 1872.8, overlap = 6
PHY-3002 : Step(269): len = 1913.1, overlap = 5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000110108
PHY-3002 : Step(270): len = 1922.6, overlap = 4
PHY-3002 : Step(271): len = 2022.9, overlap = 3.5
PHY-3002 : Step(272): len = 2065.1, overlap = 3.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007909s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 3142.8, Over = 0
PHY-3001 : Final: Len = 3142.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 4312, over cnt = 18(0%), over = 22, worst = 2
PHY-1002 : len = 4624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.013100s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (119.3%)

RUN-1003 : finish command "place" in  1.845692s wall, 2.437500s user + 1.203125s system = 3.640625s CPU (197.2%)

RUN-1004 : used memory is 296 MB, reserved memory is 270 MB, peak memory is 568 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 89 to 62
PHY-1001 : Pin misalignment score is improved from 62 to 62
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 78 instances
RUN-1001 : 35 mslices, 34 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 182 nets
RUN-1001 : 118 nets have 2 pins
RUN-1001 : 40 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 4312, over cnt = 18(0%), over = 22, worst = 2
PHY-1002 : len = 4624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.015231s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (205.2%)

PHY-1001 : End global routing;  0.110497s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (141.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 4384, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.010618s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (294.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 4384, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 76% nets.
PHY-1001 : Routed 90% nets.
PHY-1002 : len = 12688, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End Routed; 0.094923s wall, 0.109375s user + 0.031250s system = 0.140625s CPU (148.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 12696, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.007945s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 12712, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 12712
PHY-1001 : End DR Iter 2; 0.006880s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.511393s wall, 1.390625s user + 0.218750s system = 1.609375s CPU (106.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.739033s wall, 1.625000s user + 0.250000s system = 1.875000s CPU (107.8%)

RUN-1004 : used memory is 297 MB, reserved memory is 268 MB, peak memory is 579 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  111   out of  19600    0.57%
#reg                   81   out of  19600    0.41%
#le                   135
  #lut only            54   out of    135   40.00%
  #reg only            24   out of    135   17.78%
  #lut&reg             57   out of    135   42.22%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 78
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 182, pip num: 1331
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 153 valid insts, and 3539 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.007652s wall, 1.953125s user + 0.109375s system = 2.062500s CPU (102.7%)

RUN-1004 : used memory is 408 MB, reserved memory is 384 MB, peak memory is 579 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.547332s wall, 0.218750s user + 0.234375s system = 0.453125s CPU (6.9%)

RUN-1004 : used memory is 436 MB, reserved memory is 414 MB, peak memory is 579 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.139178s wall, 2.343750s user + 0.390625s system = 2.734375s CPU (29.9%)

RUN-1004 : used memory is 298 MB, reserved memory is 270 MB, peak memory is 579 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(44)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(44)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 10 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1168/2 useful/useless nets, 1134/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 16 onehot mux instances.
SYN-1020 : Optimized 569 distributor mux.
SYN-1016 : Merged 896 instances.
SYN-1015 : Optimize round 1, 1698 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 392/229 useful/useless nets, 358/583 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 70 instances.
SYN-1015 : Optimize round 2, 673 better
SYN-1014 : Optimize round 3
SYN-1032 : 314/0 useful/useless nets, 280/0 useful/useless insts
SYN-1017 : Remove 10 const input seq instances
SYN-1002 :     my_uart_rx/reg3_b10
SYN-1002 :     my_uart_rx/reg4_b10
SYN-1002 :     my_uart_rx/reg5_b10
SYN-1002 :     my_uart_rx/reg6_b10
SYN-1002 :     my_uart_rx/reg7_b10
SYN-1002 :     my_uart_rx/reg8_b10
SYN-1002 :     my_uart_rx/reg9_b10
SYN-1002 :     my_uart_rx/reg10_b10
SYN-1002 :     my_uart_rx/reg11_b10
SYN-1002 :     my_uart_rx/reg12_b10
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 12 better
SYN-1014 : Optimize round 4
SYN-1032 : 304/0 useful/useless nets, 270/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Gate Statistics
#Basic gates          202
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                162
  #LATCH                0
#MACRO_ADD              4
#MACRO_EQ              17
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |162    |22     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 315/0 useful/useless nets, 282/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 450/0 useful/useless nets, 417/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 142 better
SYN-2501 : Optimize round 2
SYN-1032 : 424/0 useful/useless nets, 391/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 4 macro adder
SYN-1032 : 476/0 useful/useless nets, 443/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 88 (3.64), #lev = 3 (2.32)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 231 instances into 90 LUTs, name keeping = 65%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 329/0 useful/useless nets, 296/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 161 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 10 adder to BLE ...
SYN-4008 : Packed 10 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 88 LUT to BLE ...
SYN-4008 : Packed 88 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 121 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (121 nodes)...
SYN-4004 : #1: Packed 22 SEQ (352 nodes)...
SYN-4005 : Packed 22 SEQ with LUT/SLICE
SYN-4006 : 26 single LUT's are left
SYN-4006 : 99 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 187/210 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  116   out of  19600    0.59%
#reg                  161   out of  19600    0.82%
#le                   215
  #lut only            54   out of    215   25.12%
  #reg only            99   out of    215   46.05%
  #lut&reg             62   out of    215   28.84%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |215   |116   |161   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (97 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 121 instances
RUN-1001 : 56 mslices, 56 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 267 nets
RUN-1001 : 184 nets have 2 pins
RUN-1001 : 57 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 119 instances, 112 slices, 4 macros(14 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 969, tnet num: 265, tinst num: 119, tnode num: 1346, tedge num: 1571.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 265 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 194 clock pins, and constraint 377 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.032095s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (146.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 62950.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(273): len = 45462.5, overlap = 0
PHY-3002 : Step(274): len = 35992.6, overlap = 0
PHY-3002 : Step(275): len = 30305.7, overlap = 0
PHY-3002 : Step(276): len = 26046, overlap = 0
PHY-3002 : Step(277): len = 22859.5, overlap = 0
PHY-3002 : Step(278): len = 20913.3, overlap = 0
PHY-3002 : Step(279): len = 19291.6, overlap = 0
PHY-3002 : Step(280): len = 17697.3, overlap = 0
PHY-3002 : Step(281): len = 16412.3, overlap = 0
PHY-3002 : Step(282): len = 15046.3, overlap = 0
PHY-3002 : Step(283): len = 13908.7, overlap = 0
PHY-3002 : Step(284): len = 12675.8, overlap = 0
PHY-3002 : Step(285): len = 11729.8, overlap = 0
PHY-3002 : Step(286): len = 10927.1, overlap = 0
PHY-3002 : Step(287): len = 10044.1, overlap = 0
PHY-3002 : Step(288): len = 9387.4, overlap = 0
PHY-3002 : Step(289): len = 8839.6, overlap = 0
PHY-3002 : Step(290): len = 8250.3, overlap = 0
PHY-3002 : Step(291): len = 7800.3, overlap = 0
PHY-3002 : Step(292): len = 7422.4, overlap = 0
PHY-3002 : Step(293): len = 7091.6, overlap = 0
PHY-3002 : Step(294): len = 6544.4, overlap = 0
PHY-3002 : Step(295): len = 6458.3, overlap = 0
PHY-3002 : Step(296): len = 6204.8, overlap = 0
PHY-3002 : Step(297): len = 5970.8, overlap = 0
PHY-3002 : Step(298): len = 5846.7, overlap = 0
PHY-3002 : Step(299): len = 5834.1, overlap = 0
PHY-3002 : Step(300): len = 5696.3, overlap = 0
PHY-3002 : Step(301): len = 5596, overlap = 0
PHY-3002 : Step(302): len = 5579.8, overlap = 0.25
PHY-3002 : Step(303): len = 5541.9, overlap = 2.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004574s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(304): len = 5374.5, overlap = 7.75
PHY-3002 : Step(305): len = 5343.8, overlap = 8.75
PHY-3002 : Step(306): len = 5311.7, overlap = 9
PHY-3002 : Step(307): len = 5286.5, overlap = 9.25
PHY-3002 : Step(308): len = 5280.1, overlap = 10.25
PHY-3002 : Step(309): len = 5268.1, overlap = 11
PHY-3002 : Step(310): len = 5227.9, overlap = 10.25
PHY-3002 : Step(311): len = 5091.1, overlap = 10
PHY-3002 : Step(312): len = 5036.3, overlap = 10
PHY-3002 : Step(313): len = 4912.5, overlap = 10
PHY-3002 : Step(314): len = 4840.5, overlap = 10
PHY-3002 : Step(315): len = 4724.6, overlap = 7.5
PHY-3002 : Step(316): len = 4577.4, overlap = 4
PHY-3002 : Step(317): len = 4483.1, overlap = 2
PHY-3002 : Step(318): len = 4435.3, overlap = 1.5
PHY-3002 : Step(319): len = 4426.8, overlap = 0.75
PHY-3002 : Step(320): len = 4381.6, overlap = 1.5
PHY-3002 : Step(321): len = 4344.7, overlap = 2.75
PHY-3002 : Step(322): len = 4319.3, overlap = 6.25
PHY-3002 : Step(323): len = 4319.7, overlap = 6.25
PHY-3002 : Step(324): len = 4268.3, overlap = 4.75
PHY-3002 : Step(325): len = 4188.1, overlap = 5
PHY-3002 : Step(326): len = 4185.4, overlap = 7
PHY-3002 : Step(327): len = 4097.2, overlap = 10.75
PHY-3002 : Step(328): len = 4080.1, overlap = 12
PHY-3002 : Step(329): len = 4050.4, overlap = 11.25
PHY-3002 : Step(330): len = 3925.4, overlap = 11
PHY-3002 : Step(331): len = 3890.8, overlap = 11
PHY-3002 : Step(332): len = 3830.1, overlap = 10
PHY-3002 : Step(333): len = 3754.1, overlap = 7.75
PHY-3002 : Step(334): len = 3701.2, overlap = 2.75
PHY-3002 : Step(335): len = 3549.6, overlap = 7.5
PHY-3002 : Step(336): len = 3505.5, overlap = 10.25
PHY-3002 : Step(337): len = 3491.3, overlap = 11.25
PHY-3002 : Step(338): len = 3409.2, overlap = 11.25
PHY-3002 : Step(339): len = 3398.6, overlap = 11.25
PHY-3002 : Step(340): len = 3386.8, overlap = 11.25
PHY-3002 : Step(341): len = 3376.9, overlap = 11.25
PHY-3002 : Step(342): len = 3387.5, overlap = 11.25
PHY-3002 : Step(343): len = 3387.3, overlap = 11.25
PHY-3002 : Step(344): len = 3388.5, overlap = 11
PHY-3002 : Step(345): len = 3365.4, overlap = 10.75
PHY-3002 : Step(346): len = 3347.8, overlap = 10.5
PHY-3002 : Step(347): len = 3378.5, overlap = 10
PHY-3002 : Step(348): len = 3353.2, overlap = 5
PHY-3002 : Step(349): len = 3329, overlap = 4.5
PHY-3002 : Step(350): len = 3331.2, overlap = 10.25
PHY-3002 : Step(351): len = 3254, overlap = 11
PHY-3002 : Step(352): len = 3237.2, overlap = 10.75
PHY-3002 : Step(353): len = 3303.6, overlap = 8.75
PHY-3002 : Step(354): len = 3406.4, overlap = 14.25
PHY-3002 : Step(355): len = 3281.6, overlap = 14.75
PHY-3002 : Step(356): len = 3211.3, overlap = 14.5
PHY-3002 : Step(357): len = 3277.6, overlap = 14.5
PHY-3002 : Step(358): len = 3226.4, overlap = 14.5
PHY-3002 : Step(359): len = 3245.6, overlap = 14
PHY-3002 : Step(360): len = 3220.7, overlap = 12.25
PHY-3002 : Step(361): len = 3132.9, overlap = 10.5
PHY-3002 : Step(362): len = 3115.1, overlap = 8.25
PHY-3002 : Step(363): len = 3067.2, overlap = 7
PHY-3002 : Step(364): len = 3052.3, overlap = 3.25
PHY-3002 : Step(365): len = 2992.5, overlap = 6.25
PHY-3002 : Step(366): len = 2997.1, overlap = 10.5
PHY-3002 : Step(367): len = 2868.2, overlap = 10.5
PHY-3002 : Step(368): len = 2835.9, overlap = 10.5
PHY-3002 : Step(369): len = 2772.4, overlap = 10.25
PHY-3002 : Step(370): len = 2758.4, overlap = 10.25
PHY-3002 : Step(371): len = 2692.7, overlap = 9.5
PHY-3002 : Step(372): len = 2706.9, overlap = 8.5
PHY-3002 : Step(373): len = 2639.7, overlap = 7
PHY-3002 : Step(374): len = 2618.2, overlap = 5.25
PHY-3002 : Step(375): len = 2606.1, overlap = 1.75
PHY-3002 : Step(376): len = 2496.4, overlap = 11
PHY-3002 : Step(377): len = 2450.1, overlap = 11.75
PHY-3002 : Step(378): len = 2375.7, overlap = 11.5
PHY-3002 : Step(379): len = 2334.1, overlap = 11.25
PHY-3002 : Step(380): len = 2229.8, overlap = 11
PHY-3002 : Step(381): len = 2224.5, overlap = 11
PHY-3002 : Step(382): len = 2117.6, overlap = 11
PHY-3002 : Step(383): len = 2109, overlap = 11
PHY-3002 : Step(384): len = 2132.5, overlap = 9.75
PHY-3002 : Step(385): len = 2209.4, overlap = 3.25
PHY-3002 : Step(386): len = 2034.2, overlap = 0
PHY-3002 : Step(387): len = 1987.7, overlap = 0
PHY-3002 : Step(388): len = 1978.3, overlap = 0
PHY-3002 : Step(389): len = 1984.5, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.35697e-05
PHY-3002 : Step(390): len = 1961.3, overlap = 11.75
PHY-3002 : Step(391): len = 2003.8, overlap = 11.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.71394e-05
PHY-3002 : Step(392): len = 2010.4, overlap = 11.5
PHY-3002 : Step(393): len = 2088.8, overlap = 11.5
PHY-3002 : Step(394): len = 2797, overlap = 8.25
PHY-3002 : Step(395): len = 2696.3, overlap = 8.25
PHY-3002 : Step(396): len = 2670.3, overlap = 7.75
PHY-3002 : Step(397): len = 2710.9, overlap = 7
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.42787e-05
PHY-3002 : Step(398): len = 2688.5, overlap = 7
PHY-3002 : Step(399): len = 2723.5, overlap = 7
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000108557
PHY-3002 : Step(400): len = 2752.4, overlap = 7.25
PHY-3002 : Step(401): len = 2824, overlap = 8
PHY-3002 : Step(402): len = 2829.1, overlap = 7.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014510s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0145084
PHY-3002 : Step(403): len = 4930.3, overlap = 0.25
PHY-3002 : Step(404): len = 4859.8, overlap = 0.5
PHY-3002 : Step(405): len = 4161.7, overlap = 1
PHY-3002 : Step(406): len = 4028.9, overlap = 1.25
PHY-3002 : Step(407): len = 3896.9, overlap = 1.25
PHY-3002 : Step(408): len = 3629.2, overlap = 2.25
PHY-3002 : Step(409): len = 3532.7, overlap = 2.5
PHY-3002 : Step(410): len = 3442.3, overlap = 4.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0290168
PHY-3002 : Step(411): len = 3437.7, overlap = 4.25
PHY-3002 : Step(412): len = 3434, overlap = 4.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0580336
PHY-3002 : Step(413): len = 3416.3, overlap = 4.25
PHY-3002 : Step(414): len = 3402.2, overlap = 4.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009425s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (331.6%)

PHY-3001 : Legalized: Len = 4317.8, Over = 0
PHY-3001 : Final: Len = 4317.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 5912, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 6040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.015206s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (102.8%)

RUN-1003 : finish command "place" in  2.388105s wall, 3.359375s user + 1.625000s system = 4.984375s CPU (208.7%)

RUN-1004 : used memory is 315 MB, reserved memory is 291 MB, peak memory is 579 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 89 to 66
PHY-1001 : Pin misalignment score is improved from 66 to 63
PHY-1001 : Pin misalignment score is improved from 63 to 63
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 121 instances
RUN-1001 : 56 mslices, 56 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 267 nets
RUN-1001 : 184 nets have 2 pins
RUN-1001 : 57 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 5912, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 6040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.017421s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (179.4%)

PHY-1001 : End global routing;  0.115379s wall, 0.109375s user + 0.031250s system = 0.140625s CPU (121.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 5360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.013271s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (117.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 5360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 75% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 16440, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : End Routed; 0.102614s wall, 0.187500s user + 0.031250s system = 0.218750s CPU (213.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 16472, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 16472
PHY-1001 : End DR Iter 1; 0.010931s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.540017s wall, 1.500000s user + 0.281250s system = 1.781250s CPU (115.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.780193s wall, 1.734375s user + 0.343750s system = 2.078125s CPU (116.7%)

RUN-1004 : used memory is 330 MB, reserved memory is 308 MB, peak memory is 597 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  116   out of  19600    0.59%
#reg                  161   out of  19600    0.82%
#le                   215
  #lut only            54   out of    215   25.12%
  #reg only            99   out of    215   46.05%
  #lut&reg             62   out of    215   28.84%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 121
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 267, pip num: 1850
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 153 valid insts, and 4600 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.100463s wall, 1.953125s user + 0.171875s system = 2.125000s CPU (193.1%)

RUN-1004 : used memory is 341 MB, reserved memory is 319 MB, peak memory is 597 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.145412s wall, 2.109375s user + 0.109375s system = 2.218750s CPU (103.4%)

RUN-1004 : used memory is 432 MB, reserved memory is 409 MB, peak memory is 597 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.520979s wall, 0.218750s user + 0.125000s system = 0.343750s CPU (5.3%)

RUN-1004 : used memory is 462 MB, reserved memory is 440 MB, peak memory is 597 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.249479s wall, 2.546875s user + 0.312500s system = 2.859375s CPU (30.9%)

RUN-1004 : used memory is 333 MB, reserved memory is 305 MB, peak memory is 597 MB
GUI-1001 : Download success!
