Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Thu Apr 20 16:53:22 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (10229): Verilog HDL Expression warning at top.v(36): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 36
Warning (10229): Verilog HDL Expression warning at top.v(37): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 37
Warning (10229): Verilog HDL Expression warning at top.v(55): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 55
Warning (10229): Verilog HDL Expression warning at top.v(78): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 78
Warning (10229): Verilog HDL Expression warning at top.v(101): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 101
Warning (10229): Verilog HDL Expression warning at top.v(124): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 124
Warning (10229): Verilog HDL Expression warning at top.v(147): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 147
Warning (10229): Verilog HDL Expression warning at top.v(170): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 170
Warning (10229): Verilog HDL Expression warning at top.v(193): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 193
Warning (10229): Verilog HDL Expression warning at top.v(216): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 216
Warning (10229): Verilog HDL Expression warning at top.v(239): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 239
Warning (10229): Verilog HDL Expression warning at top.v(262): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 262
Warning (10229): Verilog HDL Expression warning at top.v(285): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 285
Warning (10229): Verilog HDL Expression warning at top.v(308): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 308
Warning (10229): Verilog HDL Expression warning at top.v(331): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 331
Warning (10229): Verilog HDL Expression warning at top.v(354): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 354
Warning (10229): Verilog HDL Expression warning at top.v(377): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 377
Warning (10229): Verilog HDL Expression warning at top.v(400): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 400
Warning (10229): Verilog HDL Expression warning at top.v(423): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 423
Warning (10229): Verilog HDL Expression warning at top.v(446): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 446
Warning (10229): Verilog HDL Expression warning at top.v(469): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 469
Warning (10229): Verilog HDL Expression warning at top.v(492): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 492
Warning (10229): Verilog HDL Expression warning at top.v(515): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 515
Warning (10229): Verilog HDL Expression warning at top.v(538): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 538
Warning (10229): Verilog HDL Expression warning at top.v(561): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 561
Warning (10229): Verilog HDL Expression warning at top.v(584): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 584
Warning (10229): Verilog HDL Expression warning at top.v(607): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 607
Warning (10229): Verilog HDL Expression warning at top.v(630): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 630
Warning (10229): Verilog HDL Expression warning at top.v(653): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 653
Warning (10229): Verilog HDL Expression warning at top.v(676): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 676
Warning (10229): Verilog HDL Expression warning at top.v(699): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 699
Warning (10229): Verilog HDL Expression warning at top.v(722): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 722
Warning (10229): Verilog HDL Expression warning at top.v(745): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 745
Warning (10229): Verilog HDL Expression warning at top.v(768): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 768
Warning (10229): Verilog HDL Expression warning at top.v(791): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 791
Warning (10229): Verilog HDL Expression warning at top.v(814): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 814
Warning (10229): Verilog HDL Expression warning at top.v(837): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 837
Warning (10229): Verilog HDL Expression warning at top.v(860): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 860
Warning (10229): Verilog HDL Expression warning at top.v(883): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 883
Warning (10229): Verilog HDL Expression warning at top.v(906): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 906
Warning (10229): Verilog HDL Expression warning at top.v(929): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 929
Warning (10229): Verilog HDL Expression warning at top.v(952): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 952
Warning (10229): Verilog HDL Expression warning at top.v(1095): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1095
Warning (10259): Verilog HDL error at top.v(1099): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1099
Warning (10259): Verilog HDL error at top.v(1100): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1100
Warning (10229): Verilog HDL Expression warning at top.v(1134): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1134
Warning (10259): Verilog HDL error at top.v(1138): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1138
Warning (10259): Verilog HDL error at top.v(1139): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1139
Warning (10259): Verilog HDL error at top.v(1152): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1152
Warning (10229): Verilog HDL Expression warning at top.v(1173): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1173
Warning (10259): Verilog HDL error at top.v(1177): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1177
Warning (10259): Verilog HDL error at top.v(1178): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1178
Warning (10259): Verilog HDL error at top.v(1190): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1190
Warning (10259): Verilog HDL error at top.v(1191): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1191
Warning (10229): Verilog HDL Expression warning at top.v(1212): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1212
Warning (10259): Verilog HDL error at top.v(1216): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1216
Warning (10259): Verilog HDL error at top.v(1217): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1217
Warning (10259): Verilog HDL error at top.v(1230): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1230
Warning (10229): Verilog HDL Expression warning at top.v(1251): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1251
Warning (10259): Verilog HDL error at top.v(1255): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1255
Warning (10259): Verilog HDL error at top.v(1256): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1256
Warning (10259): Verilog HDL error at top.v(1268): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1268
Warning (10259): Verilog HDL error at top.v(1269): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1269
Warning (10229): Verilog HDL Expression warning at top.v(1290): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1290
Warning (10259): Verilog HDL error at top.v(1294): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1294
Warning (10259): Verilog HDL error at top.v(1295): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1295
Warning (10259): Verilog HDL error at top.v(1306): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1306
Warning (10259): Verilog HDL error at top.v(1307): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1307
Warning (10229): Verilog HDL Expression warning at top.v(1329): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1329
Warning (10259): Verilog HDL error at top.v(1333): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1333
Warning (10259): Verilog HDL error at top.v(1334): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1334
Warning (10259): Verilog HDL error at top.v(1346): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1346
Warning (10229): Verilog HDL Expression warning at top.v(1368): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1368
Warning (10259): Verilog HDL error at top.v(1372): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1372
Warning (10259): Verilog HDL error at top.v(1373): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1373
Warning (10259): Verilog HDL error at top.v(1384): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1384
Warning (10229): Verilog HDL Expression warning at top.v(1407): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1407
Warning (10259): Verilog HDL error at top.v(1411): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1411
Warning (10259): Verilog HDL error at top.v(1412): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1412
Warning (10259): Verilog HDL error at top.v(1424): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1424
Warning (10259): Verilog HDL error at top.v(1425): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1425
Warning (10229): Verilog HDL Expression warning at top.v(1446): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1446
Warning (10259): Verilog HDL error at top.v(1450): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1450
Warning (10259): Verilog HDL error at top.v(1451): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1451
Warning (10259): Verilog HDL error at top.v(1464): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1464
Warning (10229): Verilog HDL Expression warning at top.v(1485): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1485
Warning (10259): Verilog HDL error at top.v(1489): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1489
Warning (10259): Verilog HDL error at top.v(1490): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1490
Warning (10259): Verilog HDL error at top.v(1502): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1502
Warning (10259): Verilog HDL error at top.v(1503): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1503
Warning (10229): Verilog HDL Expression warning at top.v(1524): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1524
Warning (10259): Verilog HDL error at top.v(1528): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1528
Warning (10259): Verilog HDL error at top.v(1529): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1529
Warning (10259): Verilog HDL error at top.v(1540): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1540
Warning (10229): Verilog HDL Expression warning at top.v(1563): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1563
Warning (10259): Verilog HDL error at top.v(1567): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1567
Warning (10259): Verilog HDL error at top.v(1568): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1568
Warning (10259): Verilog HDL error at top.v(1579): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1579
Warning (10259): Verilog HDL error at top.v(1580): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1580
Warning (10229): Verilog HDL Expression warning at top.v(1602): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1602
Warning (10259): Verilog HDL error at top.v(1606): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1606
Warning (10259): Verilog HDL error at top.v(1607): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1607
Warning (10259): Verilog HDL error at top.v(1618): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1618
Warning (10259): Verilog HDL error at top.v(1619): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1619
Warning (10259): Verilog HDL error at top.v(1620): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1620
Warning (10229): Verilog HDL Expression warning at top.v(1641): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1641
Warning (10259): Verilog HDL error at top.v(1645): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1645
Warning (10259): Verilog HDL error at top.v(1646): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1646
Warning (10259): Verilog HDL error at top.v(1659): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1659
Warning (10229): Verilog HDL Expression warning at top.v(1680): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1680
Warning (10259): Verilog HDL error at top.v(1684): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1684
Warning (10259): Verilog HDL error at top.v(1685): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1685
Warning (10259): Verilog HDL error at top.v(1698): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1698
Warning (10229): Verilog HDL Expression warning at top.v(1719): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1719
Warning (10259): Verilog HDL error at top.v(1723): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1723
Warning (10259): Verilog HDL error at top.v(1724): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1724
Warning (10259): Verilog HDL error at top.v(1735): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1735
Warning (10259): Verilog HDL error at top.v(1736): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1736
Warning (10229): Verilog HDL Expression warning at top.v(1758): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1758
Warning (10259): Verilog HDL error at top.v(1762): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1762
Warning (10259): Verilog HDL error at top.v(1763): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1763
Warning (10259): Verilog HDL error at top.v(1775): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1775
Warning (10229): Verilog HDL Expression warning at top.v(1797): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1797
Warning (10259): Verilog HDL error at top.v(1801): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1801
Warning (10259): Verilog HDL error at top.v(1802): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1802
Warning (10259): Verilog HDL error at top.v(1813): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1813
Warning (10259): Verilog HDL error at top.v(1814): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1814
Warning (10229): Verilog HDL Expression warning at top.v(1836): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1836
Warning (10259): Verilog HDL error at top.v(1840): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1840
Warning (10259): Verilog HDL error at top.v(1841): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1841
Warning (10229): Verilog HDL Expression warning at top.v(1875): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1875
Warning (10259): Verilog HDL error at top.v(1879): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1879
Warning (10259): Verilog HDL error at top.v(1880): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1880
Warning (10259): Verilog HDL error at top.v(1892): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1892
Warning (10229): Verilog HDL Expression warning at top.v(1914): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1914
Warning (10259): Verilog HDL error at top.v(1918): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1918
Warning (10259): Verilog HDL error at top.v(1919): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1919
Warning (10259): Verilog HDL error at top.v(1930): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1930
Warning (10259): Verilog HDL error at top.v(1932): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1932
Warning (10229): Verilog HDL Expression warning at top.v(1953): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1953
Warning (10259): Verilog HDL error at top.v(1957): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1957
Warning (10259): Verilog HDL error at top.v(1958): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1958
Warning (10259): Verilog HDL error at top.v(1970): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1970
Warning (10259): Verilog HDL error at top.v(1971): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1971
Warning (10229): Verilog HDL Expression warning at top.v(1992): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1992
Warning (10259): Verilog HDL error at top.v(1996): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1996
Warning (10259): Verilog HDL error at top.v(1997): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1997
Warning (10259): Verilog HDL error at top.v(2009): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2009
Warning (10259): Verilog HDL error at top.v(2010): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2010
Warning (10229): Verilog HDL Expression warning at top.v(2031): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2031
Warning (10259): Verilog HDL error at top.v(2035): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2035
Warning (10259): Verilog HDL error at top.v(2036): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2036
Warning (10259): Verilog HDL error at top.v(2047): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2047
Warning (10259): Verilog HDL error at top.v(2049): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2049
Warning (10229): Verilog HDL Expression warning at top.v(2070): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2070
Warning (10259): Verilog HDL error at top.v(2074): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2074
Warning (10259): Verilog HDL error at top.v(2075): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2075
Warning (10229): Verilog HDL Expression warning at top.v(2109): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2109
Warning (10259): Verilog HDL error at top.v(2113): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2113
Warning (10259): Verilog HDL error at top.v(2114): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2114
Warning (10259): Verilog HDL error at top.v(2126): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2126
Warning (10229): Verilog HDL Expression warning at top.v(2148): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2148
Warning (10259): Verilog HDL error at top.v(2152): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2152
Warning (10259): Verilog HDL error at top.v(2153): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2153
Warning (10259): Verilog HDL error at top.v(2165): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2165
Warning (10229): Verilog HDL Expression warning at top.v(2187): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2187
Warning (10259): Verilog HDL error at top.v(2191): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2191
Warning (10259): Verilog HDL error at top.v(2192): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2192
Warning (10259): Verilog HDL error at top.v(2203): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2203
Warning (10229): Verilog HDL Expression warning at top.v(2226): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2226
Warning (10259): Verilog HDL error at top.v(2230): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2230
Warning (10259): Verilog HDL error at top.v(2231): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2231
Warning (10259): Verilog HDL error at top.v(2242): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2242
Warning (10229): Verilog HDL Expression warning at top.v(2265): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2265
Warning (10259): Verilog HDL error at top.v(2269): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2269
Warning (10259): Verilog HDL error at top.v(2270): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2270
Warning (10259): Verilog HDL error at top.v(2281): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2281
Warning (10259): Verilog HDL error at top.v(2283): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2283
Warning (10229): Verilog HDL Expression warning at top.v(2304): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2304
Warning (10259): Verilog HDL error at top.v(2308): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2308
Warning (10259): Verilog HDL error at top.v(2309): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2309
Warning (10229): Verilog HDL Expression warning at top.v(2343): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2343
Warning (10259): Verilog HDL error at top.v(2347): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2347
Warning (10259): Verilog HDL error at top.v(2348): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2348
Warning (10259): Verilog HDL error at top.v(2361): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2361
Warning (10229): Verilog HDL Expression warning at top.v(2382): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2382
Warning (10259): Verilog HDL error at top.v(2386): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2386
Warning (10259): Verilog HDL error at top.v(2387): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2387
Warning (10259): Verilog HDL error at top.v(2398): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2398
Warning (10259): Verilog HDL error at top.v(2399): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2399
Warning (10229): Verilog HDL Expression warning at top.v(2421): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2421
Warning (10259): Verilog HDL error at top.v(2425): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2425
Warning (10259): Verilog HDL error at top.v(2426): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2426
Warning (10259): Verilog HDL error at top.v(2438): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2438
Warning (10229): Verilog HDL Expression warning at top.v(2460): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2460
Warning (10259): Verilog HDL error at top.v(2464): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2464
Warning (10259): Verilog HDL error at top.v(2465): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2465
Warning (10259): Verilog HDL error at top.v(2476): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2476
Warning (10259): Verilog HDL error at top.v(2477): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2477
Warning (10259): Verilog HDL error at top.v(2478): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2478
Warning (10229): Verilog HDL Expression warning at top.v(2499): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2499
Warning (10259): Verilog HDL error at top.v(2503): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2503
Warning (10259): Verilog HDL error at top.v(2504): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2504
Warning (10259): Verilog HDL error at top.v(2515): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2515
Warning (10229): Verilog HDL Expression warning at top.v(2538): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2538
Warning (10259): Verilog HDL error at top.v(2542): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2542
Warning (10259): Verilog HDL error at top.v(2543): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2543
Warning (10259): Verilog HDL error at top.v(2554): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2554
Warning (10229): Verilog HDL Expression warning at top.v(2577): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2577
Warning (10259): Verilog HDL error at top.v(2581): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2581
Warning (10259): Verilog HDL error at top.v(2582): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2582
Warning (10259): Verilog HDL error at top.v(2593): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2593
Warning (10229): Verilog HDL Expression warning at top.v(2616): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2616
Warning (10259): Verilog HDL error at top.v(2620): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2620
Warning (10259): Verilog HDL error at top.v(2621): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2621
Warning (10229): Verilog HDL Expression warning at top.v(2673): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2673
Warning (10229): Verilog HDL Expression warning at top.v(2674): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2674
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top File: /home/cactus/proj/migen-playground/build/top.v Line: 2
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at top.v(989): truncated value with size 16 to match size of target (10) File: /home/cactus/proj/migen-playground/build/top.v Line: 989
Warning (10230): Verilog HDL assignment warning at top.v(1075): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1075
Warning (10230): Verilog HDL assignment warning at top.v(1089): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1089
Warning (10230): Verilog HDL assignment warning at top.v(1114): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1114
Warning (10230): Verilog HDL assignment warning at top.v(1128): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1128
Warning (10230): Verilog HDL assignment warning at top.v(1153): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1153
Warning (10230): Verilog HDL assignment warning at top.v(1167): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1167
Warning (10230): Verilog HDL assignment warning at top.v(1192): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1192
Warning (10230): Verilog HDL assignment warning at top.v(1206): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1206
Warning (10230): Verilog HDL assignment warning at top.v(1231): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1231
Warning (10230): Verilog HDL assignment warning at top.v(1245): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1245
Warning (10230): Verilog HDL assignment warning at top.v(1270): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1270
Warning (10230): Verilog HDL assignment warning at top.v(1284): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1284
Warning (10230): Verilog HDL assignment warning at top.v(1309): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1309
Warning (10230): Verilog HDL assignment warning at top.v(1323): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1323
Warning (10230): Verilog HDL assignment warning at top.v(1348): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1348
Warning (10230): Verilog HDL assignment warning at top.v(1362): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1362
Warning (10230): Verilog HDL assignment warning at top.v(1387): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1387
Warning (10230): Verilog HDL assignment warning at top.v(1401): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1401
Warning (10230): Verilog HDL assignment warning at top.v(1426): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1426
Warning (10230): Verilog HDL assignment warning at top.v(1440): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1440
Warning (10230): Verilog HDL assignment warning at top.v(1465): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1465
Warning (10230): Verilog HDL assignment warning at top.v(1479): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1479
Warning (10230): Verilog HDL assignment warning at top.v(1504): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1504
Warning (10230): Verilog HDL assignment warning at top.v(1518): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1518
Warning (10230): Verilog HDL assignment warning at top.v(1543): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1543
Warning (10230): Verilog HDL assignment warning at top.v(1557): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1557
Warning (10230): Verilog HDL assignment warning at top.v(1582): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1582
Warning (10230): Verilog HDL assignment warning at top.v(1596): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1596
Warning (10230): Verilog HDL assignment warning at top.v(1621): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1621
Warning (10230): Verilog HDL assignment warning at top.v(1635): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1635
Warning (10230): Verilog HDL assignment warning at top.v(1660): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1660
Warning (10230): Verilog HDL assignment warning at top.v(1674): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1674
Warning (10230): Verilog HDL assignment warning at top.v(1698): truncated value with size 17 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1698
Warning (10230): Verilog HDL assignment warning at top.v(1699): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1699
Warning (10230): Verilog HDL assignment warning at top.v(1713): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1713
Warning (10230): Verilog HDL assignment warning at top.v(1738): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1738
Warning (10230): Verilog HDL assignment warning at top.v(1752): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1752
Warning (10230): Verilog HDL assignment warning at top.v(1777): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1777
Warning (10230): Verilog HDL assignment warning at top.v(1791): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1791
Warning (10230): Verilog HDL assignment warning at top.v(1816): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1816
Warning (10230): Verilog HDL assignment warning at top.v(1830): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1830
Warning (10230): Verilog HDL assignment warning at top.v(1855): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1855
Warning (10230): Verilog HDL assignment warning at top.v(1869): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1869
Warning (10230): Verilog HDL assignment warning at top.v(1894): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1894
Warning (10230): Verilog HDL assignment warning at top.v(1908): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1908
Warning (10230): Verilog HDL assignment warning at top.v(1933): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1933
Warning (10230): Verilog HDL assignment warning at top.v(1947): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1947
Warning (10230): Verilog HDL assignment warning at top.v(1972): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1972
Warning (10230): Verilog HDL assignment warning at top.v(1986): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1986
Warning (10230): Verilog HDL assignment warning at top.v(2011): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2011
Warning (10230): Verilog HDL assignment warning at top.v(2025): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2025
Warning (10230): Verilog HDL assignment warning at top.v(2050): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2050
Warning (10230): Verilog HDL assignment warning at top.v(2064): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2064
Warning (10230): Verilog HDL assignment warning at top.v(2089): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2089
Warning (10230): Verilog HDL assignment warning at top.v(2103): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2103
Warning (10230): Verilog HDL assignment warning at top.v(2128): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2128
Warning (10230): Verilog HDL assignment warning at top.v(2142): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2142
Warning (10230): Verilog HDL assignment warning at top.v(2165): truncated value with size 17 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2165
Warning (10230): Verilog HDL assignment warning at top.v(2167): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2167
Warning (10230): Verilog HDL assignment warning at top.v(2181): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2181
Warning (10230): Verilog HDL assignment warning at top.v(2206): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2206
Warning (10230): Verilog HDL assignment warning at top.v(2220): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2220
Warning (10230): Verilog HDL assignment warning at top.v(2245): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2245
Warning (10230): Verilog HDL assignment warning at top.v(2259): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2259
Warning (10230): Verilog HDL assignment warning at top.v(2284): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2284
Warning (10230): Verilog HDL assignment warning at top.v(2298): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2298
Warning (10230): Verilog HDL assignment warning at top.v(2323): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2323
Warning (10230): Verilog HDL assignment warning at top.v(2337): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2337
Warning (10230): Verilog HDL assignment warning at top.v(2362): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2362
Warning (10230): Verilog HDL assignment warning at top.v(2376): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2376
Warning (10230): Verilog HDL assignment warning at top.v(2401): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2401
Warning (10230): Verilog HDL assignment warning at top.v(2415): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2415
Warning (10230): Verilog HDL assignment warning at top.v(2440): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2440
Warning (10230): Verilog HDL assignment warning at top.v(2454): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2454
Warning (10230): Verilog HDL assignment warning at top.v(2479): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2479
Warning (10230): Verilog HDL assignment warning at top.v(2493): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2493
Warning (10230): Verilog HDL assignment warning at top.v(2518): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2518
Warning (10230): Verilog HDL assignment warning at top.v(2532): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2532
Warning (10230): Verilog HDL assignment warning at top.v(2557): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2557
Warning (10230): Verilog HDL assignment warning at top.v(2571): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2571
Warning (10230): Verilog HDL assignment warning at top.v(2596): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2596
Warning (10230): Verilog HDL assignment warning at top.v(2610): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2610
Warning (10230): Verilog HDL assignment warning at top.v(2685): truncated value with size 5 to match size of target (4) File: /home/cactus/proj/migen-playground/build/top.v Line: 2685
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 56 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "seven_seg[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg_1[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_2[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_3[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_4[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_5[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "key" File: /home/cactus/proj/migen-playground/build/top.v Line: 19
    Warning (15610): No output dependent on input pin "key_1" File: /home/cactus/proj/migen-playground/build/top.v Line: 20
    Warning (15610): No output dependent on input pin "key_2" File: /home/cactus/proj/migen-playground/build/top.v Line: 21
    Warning (15610): No output dependent on input pin "key_3" File: /home/cactus/proj/migen-playground/build/top.v Line: 22
    Warning (15610): No output dependent on input pin "sw" File: /home/cactus/proj/migen-playground/build/top.v Line: 23
    Warning (15610): No output dependent on input pin "sw_1" File: /home/cactus/proj/migen-playground/build/top.v Line: 24
    Warning (15610): No output dependent on input pin "sw_2" File: /home/cactus/proj/migen-playground/build/top.v Line: 25
    Warning (15610): No output dependent on input pin "sw_3" File: /home/cactus/proj/migen-playground/build/top.v Line: 26
    Warning (15610): No output dependent on input pin "sw_4" File: /home/cactus/proj/migen-playground/build/top.v Line: 27
    Warning (15610): No output dependent on input pin "sw_5" File: /home/cactus/proj/migen-playground/build/top.v Line: 28
    Warning (15610): No output dependent on input pin "sw_6" File: /home/cactus/proj/migen-playground/build/top.v Line: 29
    Warning (15610): No output dependent on input pin "sw_7" File: /home/cactus/proj/migen-playground/build/top.v Line: 30
    Warning (15610): No output dependent on input pin "sw_8" File: /home/cactus/proj/migen-playground/build/top.v Line: 31
    Warning (15610): No output dependent on input pin "sw_9" File: /home/cactus/proj/migen-playground/build/top.v Line: 32
Info (21057): Implemented 1541 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 57 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 1354 logic cells
    Info (21062): Implemented 120 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 359 warnings
    Info: Peak virtual memory: 1261 megabytes
    Info: Processing ended: Thu Apr 20 16:53:46 2017
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:46
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Thu Apr 20 16:53:51 2017
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top
Info: qfit2_default_script.tcl version: #1
Info: Project  = top
Info: Revision = top
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device 5CEBA4F23C7 for design "top"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (184020): Starting Fitter periphery placement operations
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): clk50~inputCLKENA0 with 88 fanout uses global clock CLKCTRL_G6
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (176233): Starting register packing
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176235): Finished register packing
    Extra Info (176218): Packed 64 registers into blocks of type DSP block
    Extra Info (176220): Created 32 register duplicates
Error (184036): Cannot place the following 28 DSP cells -- a legal placement which satisfies all the DSP requirements could not be found
    Info (184037): Node "Mult38~8"
    Info (184037): Node "Mult41~8"
    Info (184037): Node "Mult37~8"
    Info (184037): Node "Mult40~8"
    Info (184037): Node "Mult32~8"
    Info (184037): Node "Mult35~8"
    Info (184037): Node "Mult31~8"
    Info (184037): Node "Mult34~8"
    Info (184037): Node "Mult26~8"
    Info (184037): Node "Mult29~8"
    Info (184037): Node "Mult25~8"
    Info (184037): Node "Mult28~8"
    Info (184037): Node "Mult20~8"
    Info (184037): Node "Mult23~8"
    Info (184037): Node "Mult19~8"
    Info (184037): Node "Mult22~8"
    Info (184037): Node "Mult14~8"
    Info (184037): Node "Mult17~8"
    Info (184037): Node "Mult13~8"
    Info (184037): Node "Mult16~8"
    Info (184037): Node "Mult8~8"
    Info (184037): Node "Mult11~8"
    Info (184037): Node "Mult7~8"
    Info (184037): Node "Mult10~8"
    Info (184037): Node "Mult2~8"
    Info (184037): Node "Mult5~8"
    Info (184037): Node "Mult1~8"
    Info (184037): Node "Mult4~8"
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:07
Error (11802): Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Info (144001): Generated suppressed messages file /home/cactus/proj/migen-playground/build/top.fit.smsg
Error: Quartus Prime Fitter was unsuccessful. 2 errors, 4 warnings
    Error: Peak virtual memory: 1537 megabytes
    Error: Processing ended: Thu Apr 20 16:54:13 2017
    Error: Elapsed time: 00:00:22
    Error: Total CPU time (on all processors): 00:00:22
,,,,............................................................................wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
