#Build: Synplify Pro (R) N-2018.03M-SP1-1, Build 209R, Oct 23 2018
#install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
#OS: Windows 8 6.2
#Hostname: HYD-LT-I31063

# Tue May 28 18:24:19 2019

#Implementation: synthesis


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: HYD-LT-I31063

Implementation : synthesis
Synopsys HDL Compiler, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38

@N|Running in 64-bit mode

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: HYD-LT-I31063

Implementation : synthesis
Synopsys Verilog Compiler, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38

@N|Running in 64-bit mode
@I::"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.v" (library work)
@I::"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\hdl\PB_logic.v" (library work)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\hdl\crc_256_pwr.v" (library work)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\hdl\led_blink.v" (library work)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\CRC\CRC.v" (library work)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FCCC_C0\FCCC_C0_0\FCCC_C0_FCCC_C0_0_FCCC.v" (library work)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FCCC_C0\FCCC_C0.v" (library work)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_AHBLMasterIF.v" (library CORESYSSERVICES_LIB)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v" (library CORESYSSERVICES_LIB)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_FSMCtrl.v" (library CORESYSSERVICES_LIB)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_UserIF.v" (library CORESYSSERVICES_LIB)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\CORESYSSERVICES_C0\CORESYSSERVICES_C0_0\rtl\vlog\core\CoreSysServices.v" (library CORESYSSERVICES_LIB)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\CORESYSSERVICES_C0\CORESYSSERVICES_C0.v" (library work)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\hdl\FF_FSM.v" (library work)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FF\FF.v" (library work)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\Clock_gen.v" (library work)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\Rx_async.v" (library work)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\Tx_async.v" (library work)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\fifo_256x8_g4.v" (library work)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\CoreUART.v" (library work)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\hdl\UART_IF.v" (library work)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\DATA_HANDLE.v" (library work)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\hdl\FILTER_CONTROL_FSM.v" (library work)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\Coef_Buff\FIR_FILTER_Coef_Buff_TPSRAM.v" (library work)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\FFT_Im_Buff\FIR_FILTER_FFT_Im_Buff_TPSRAM.v" (library work)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\FFT_Re_Buff\FIR_FILTER_FFT_Re_Buff_TPSRAM.v" (library work)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\FIR_IN_Buff\FIR_FILTER_FIR_IN_Buff_TPSRAM.v" (library work)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\FIR_Out_Buff\FIR_FILTER_FIR_Out_Buff_TPSRAM.v" (library work)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFFT_0\rtl\in_place\vlog\core\FIR_FILTER_COREFFT_0_ram_smGen.v" (library COREFFT_LIB)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\kit.v" (library COREFFT_LIB)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFFT_0\rtl\in_place\vlog\core\fftDp.v" (library COREFFT_LIB)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFFT_0\twiddle32.v" (library COREFFT_LIB)
@N: CG347 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFFT_0\twiddle32.v":35:25:35:37|Read a parallel_case directive.
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\mac_lib.v" (library COREFFT_LIB)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\cmplx.v" (library COREFFT_LIB)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\fftSm.v" (library COREFFT_LIB)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFFT_0\rtl\in_place\vlog\core\COREFFT.v" (library COREFFT_LIB)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFFT_0\rtl\in_place\vlog\core\COREFFT_TOP.v" (library COREFFT_LIB)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFIR_0\rtl\vlog\core\enum_SmFu4\mac_lib.v" (library COREFIR_LIB)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFIR_0\rtl\vlog\core\enum_SmFu4\mac.v" (library COREFIR_LIB)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFIR\8.6.101\rtl\vlog\core\kit.v" (library COREFIR_LIB)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFIR_0\rtl\vlog\core\enum_SmFu4\coef_store.v" (library COREFIR_LIB)
@I:"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFIR_0\rtl\vlog\core\enum_SmFu4\coef_store.v":"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFIR_0\rtl\vlog\core\enum_SmFu4\FIR_FILTER_COREFIR_0_coef.v" (library COREFIR_LIB)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFIR_0\rtl\vlog\core\enum_SmFu4\enum_fir.v" (library COREFIR_LIB)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFIR_0\rtl\vlog\core\enum_SmFu4\enum_COREFIR.v" (library COREFIR_LIB)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFIR_0\rtl\vlog\core\top\COREFIR.v" (library COREFIR_LIB)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\FIR_FILTER.v" (library work)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\SgCore\OSC\2.0.101\osc_comps.v" (library work)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v" (library work)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\OSC_C0\OSC_C0.v" (library work)
@I::"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\TOP\TOP.v" (library work)
Verilog syntax check successful!
Selecting top level module TOP
@N: CG364 :"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.v":126:7:126:10|Synthesizing module AND2 in library work.
Running optimization stage 1 on AND2 .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\hdl\crc_256_pwr.v":121:7:121:17|Synthesizing module crc_256_pwr in library work.
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\hdl\crc_256_pwr.v":14:7:14:13|Synthesizing module crc_256 in library work.
@N: CG179 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\hdl\crc_256_pwr.v":74:34:74:39|Removing redundant assignment.
Running optimization stage 1 on crc_256 .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\hdl\crc_256_pwr.v":81:7:81:20|Synthesizing module crc_256_repeat in library work.
Running optimization stage 1 on crc_256_repeat .......
Running optimization stage 1 on crc_256_pwr .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\hdl\led_blink.v":1:7:1:15|Synthesizing module led_blink in library work.
@W: CG136 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\hdl\led_blink.v":10:4:10:5|Edge and condition mismatch
@W: CG136 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\hdl\led_blink.v":25:4:25:5|Edge and condition mismatch
Running optimization stage 1 on led_blink .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\hdl\PB_logic.v":1:7:1:14|Synthesizing module PB_logic in library work.
@W: CG136 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\hdl\PB_logic.v":12:0:12:1|Edge and condition mismatch
@W: CG136 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\hdl\PB_logic.v":23:0:23:1|Edge and condition mismatch
Running optimization stage 1 on PB_logic .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\CRC\CRC.v":9:7:9:9|Synthesizing module CRC in library work.
Running optimization stage 1 on CRC .......
@N: CG364 :"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.v":362:7:362:12|Synthesizing module CLKINT in library work.
Running optimization stage 1 on CLKINT .......
@N: CG364 :"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.v":376:7:376:9|Synthesizing module VCC in library work.
Running optimization stage 1 on VCC .......
@N: CG364 :"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.v":372:7:372:9|Synthesizing module GND in library work.
Running optimization stage 1 on GND .......
@N: CG364 :"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.v":729:7:729:9|Synthesizing module CCC in library work.
Running optimization stage 1 on CCC .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FCCC_C0\FCCC_C0_0\FCCC_C0_FCCC_C0_0_FCCC.v":5:7:5:28|Synthesizing module FCCC_C0_FCCC_C0_0_FCCC in library work.
Running optimization stage 1 on FCCC_C0_FCCC_C0_0_FCCC .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FCCC_C0\FCCC_C0.v":9:7:9:13|Synthesizing module FCCC_C0 in library work.
Running optimization stage 1 on FCCC_C0 .......
@N: CG775 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\CORESYSSERVICES_C0\CORESYSSERVICES_C0_0\rtl\vlog\core\CoreSysServices.v":30:7:30:61|Component CORESYSSERVICES_C0_CORESYSSERVICES_C0_0_CORESYSSERVICES not found in library "work" or "__hyper__lib__", but found in library CORESYSSERVICES_LIB
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_UserIF.v":30:7:30:28|Synthesizing module CoreSysServices_UserIF in library CORESYSSERVICES_LIB.

	SNSERVICE=32'b00000000000000000000000000000000
	DSNPTR=32'b00100000000000000000000000000000
	UCSERVICE=32'b00000000000000000000000000000000
	USERCODEPTR=32'b00100000000000000000000000000000
	DCSERVICE=32'b00000000000000000000000000000000
	DEVICECERTPTR=32'b00100000000000000000000000000000
	SECDCSERVICE=32'b00000000000000000000000000000000
	SECONDECCCERTPTR=32'b00100000000000000000000000000000
	UDVSERVICE=32'b00000000000000000000000000000000
	DESIGNVERPTR=32'b00100000000000000000000000000000
	CRYPTOAES128SERVICE=32'b00000000000000000000000000000000
	CRYPTOAES128DATAPTR=32'b00100000000000000000000000000000
	CRYPTOAES256SERVICE=32'b00000000000000000000000000000000
	CRYPTOAES256DATAPTR=32'b00100000000000000000000000000000
	CRYPTOSHA256SERVICE=32'b00000000000000000000000000000000
	CRYPTOSHA256DATAPTR=32'b00100000000000000000000000000000
	CRYPTORSLTPTR=32'b00100000000000000000000000000000
	CRYPTODATAINPPTR=32'b00100000000000000000000000000000
	CRYPTOHMACSERVICE=32'b00000000000000000000000000000000
	CRYPTOHMACDATAPTR=32'b00100000000000000000000000000000
	CRYPTOSRCADPTR=32'b00100000000000000000000000000000
	CRYPTODSTADPTR=32'b00100000000000000000000000000000
	FFSERVICE=32'b00000000000000000000000000000001
	KEYTREESERVICE=32'b00000000000000000000000000000000
	KEYTREEDATAPTR=32'b00100000000000000000000000000000
	CHRESPSERVICE=32'b00000000000000000000000000000000
	CHRESPPTR=32'b00100000000000000000000000000000
	CHRESPKEYADDR=32'b00100000000000000000000000000000
	NRBGSERVICE=32'b00000000000000000000000000000000
	NRBGINSTPTR=32'b00100000000000000000000000000000
	NRBGPERSTRINGPTR=32'b00100000000000000000000000000000
	NRBGGENPTR=32'b00100000000000000000000000000000
	NRBGREQDATAPTR=32'b00100000000000000000000000000000
	NRBGRESEEDPTR=32'b00100000000000000000000000000000
	NRBGADDINPPTR=32'b00100000000000000000000000000000
	ZERSERVICE=32'b00000000000000000000000000000000
	PROGIAPSERVICE=32'b00000000000000000000000000000000
	PROGNVMDISERVICE=32'b00000000000000000000000000000000
	PORDSERVICE=32'b00000000000000000000000000000000
	ECCPOINTMULTSERVICE=32'b00000000000000000000000000000000
	ECCPMULTDESC=32'b00100000000000000000000000000000
	ECCPMULTPPTR=32'b00100000000000000000000000000000
	ECCPMULTDPTR=32'b00100000000000000000000000000000
	ECCPMULTQPTR=32'b00100000000000000000000000000000
	ECCPOINTADDSERVICE=32'b00000000000000000000000000000000
	ECCPADDDESC=32'b00100000000000000000000000000000
	ECCPADDPPTR=32'b00100000000000000000000000000000
	ECCPADDQPTR=32'b00100000000000000000000000000000
	ECCPADDRPTR=32'b00100000000000000000000000000000
	TAMPERDETECTSERVICE=32'b00000000000000000000000000000000
	TAMPERCONTROLSERVICE=32'b00000000000000000000000000000000
	PUFSERVICE=32'b00000000000000000000000000000000
	PUFUSERACPTR=32'b00100000000000000000000000000000
	PUFUSERKCPTR=32'b00100000000000000000000000000000
	PUFUSERKEYPTR=32'b00100000000000000000000000000000
	PUFPUBLICKEYPTR=32'b00100000000000000000000000000000
	PUFPUBLICKEYADDR=32'b00100000000000000000000000000000
	PUFSEEDPTR=32'b00100000000000000000000000000000
	PUFSEEDADDR=32'b00100000000000000000000000000000
	AHB_AWIDTH=32'b00000000000000000000000000100000
	AHB_DWIDTH=32'b00000000000000000000000000100000
   Generated name = CoreSysServices_UserIF_Z1
Running optimization stage 1 on CoreSysServices_UserIF_Z1 .......
@W: CL169 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_UserIF.v":789:3:789:8|Pruning unused register cuhprior_flushdone_d3. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_UserIF.v":738:3:738:8|Pruning unused register pord_d1. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_UserIF.v":738:3:738:8|Pruning unused register pord_d2. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_UserIF.v":592:3:592:8|Pruning unused register custatus_out_en_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_UserIF.v":522:3:522:8|Pruning unused register pord_comb_d1. Make sure that there are no unused intermediate registers.
@W: CL207 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_UserIF.v":719:3:719:8|All reachable assignments to pord assign 0, register removed by optimization.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_UserIF.v":505:3:505:8|Optimizing register bit hprior_kp_busy_high to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_UserIF.v":653:3:653:8|Optimizing register bit uclatchoptions_hold[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_UserIF.v":653:3:653:8|Optimizing register bit uclatchoptions_hold[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_UserIF.v":653:3:653:8|Optimizing register bit uclatchoptions_hold[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_UserIF.v":653:3:653:8|Optimizing register bit uclatchoptions_hold[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_UserIF.v":653:3:653:8|Optimizing register bit uclatchoptions_hold[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_UserIF.v":653:3:653:8|Optimizing register bit ucmdbyte_req_hold[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_UserIF.v":653:3:653:8|Optimizing register bit ucmdbyte_req_hold[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_UserIF.v":653:3:653:8|Optimizing register bit ucmdbyte_req_hold[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_UserIF.v":653:3:653:8|Optimizing register bit ucmdbyte_req_hold[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_UserIF.v":653:3:653:8|Optimizing register bit ucmdbyte_req_hold[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_UserIF.v":653:3:653:8|Optimizing register bit ucmdbyte_req_hold[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_UserIF.v":653:3:653:8|Pruning register bits 5 to 2 of uclatchoptions_hold[5:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_UserIF.v":653:3:653:8|Pruning register bit 0 of uclatchoptions_hold[5:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_UserIF.v":653:3:653:8|Pruning register bits 7 to 5 of ucmdbyte_req_hold[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_UserIF.v":653:3:653:8|Pruning register bit 3 of ucmdbyte_req_hold[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_UserIF.v":653:3:653:8|Pruning register bits 1 to 0 of ucmdbyte_req_hold[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL169 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_UserIF.v":505:3:505:8|Pruning unused register hprior_kp_busy_high. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.v":837:7:837:18|Synthesizing module FLASH_FREEZE in library work.
Running optimization stage 1 on FLASH_FREEZE .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":30:7:30:28|Synthesizing module CoreSysServices_CmdDec in library CORESYSSERVICES_LIB.

	SNSERVICE=32'b00000000000000000000000000000000
	DSNPTR=32'b00100000000000000000000000000000
	UCSERVICE=32'b00000000000000000000000000000000
	USERCODEPTR=32'b00100000000000000000000000000000
	DCSERVICE=32'b00000000000000000000000000000000
	DEVICECERTPTR=32'b00100000000000000000000000000000
	SECDCSERVICE=32'b00000000000000000000000000000000
	SECONDECCCERTPTR=32'b00100000000000000000000000000000
	UDVSERVICE=32'b00000000000000000000000000000000
	DESIGNVERPTR=32'b00100000000000000000000000000000
	CRYPTOAES128SERVICE=32'b00000000000000000000000000000000
	CRYPTOAES128DATAPTR=32'b00100000000000000000000000000000
	CRYPTOAES256SERVICE=32'b00000000000000000000000000000000
	CRYPTOAES256DATAPTR=32'b00100000000000000000000000000000
	CRYPTOSHA256SERVICE=32'b00000000000000000000000000000000
	CRYPTOSHA256DATAPTR=32'b00100000000000000000000000000000
	CRYPTORSLTPTR=32'b00100000000000000000000000000000
	CRYPTODATAINPPTR=32'b00100000000000000000000000000000
	CRYPTOHMACSERVICE=32'b00000000000000000000000000000000
	CRYPTOHMACDATAPTR=32'b00100000000000000000000000000000
	CRYPTOSRCADPTR=32'b00100000000000000000000000000000
	CRYPTODSTADPTR=32'b00100000000000000000000000000000
	FFSERVICE=32'b00000000000000000000000000000001
	KEYTREESERVICE=32'b00000000000000000000000000000000
	KEYTREEDATAPTR=32'b00100000000000000000000000000000
	CHRESPSERVICE=32'b00000000000000000000000000000000
	CHRESPPTR=32'b00100000000000000000000000000000
	CHRESPKEYADDR=32'b00100000000000000000000000000000
	NRBGSERVICE=32'b00000000000000000000000000000000
	NRBGINSTPTR=32'b00100000000000000000000000000000
	NRBGPERSTRINGPTR=32'b00100000000000000000000000000000
	NRBGGENPTR=32'b00100000000000000000000000000000
	NRBGREQDATAPTR=32'b00100000000000000000000000000000
	NRBGRESEEDPTR=32'b00100000000000000000000000000000
	NRBGADDINPPTR=32'b00100000000000000000000000000000
	ZERSERVICE=32'b00000000000000000000000000000000
	PROGIAPSERVICE=32'b00000000000000000000000000000000
	PROGNVMDISERVICE=32'b00000000000000000000000000000000
	PORDSERVICE=32'b00000000000000000000000000000000
	ECCPOINTMULTSERVICE=32'b00000000000000000000000000000000
	ECCPMULTDESC=32'b00100000000000000000000000000000
	ECCPMULTPPTR=32'b00100000000000000000000000000000
	ECCPMULTDPTR=32'b00100000000000000000000000000000
	ECCPMULTQPTR=32'b00100000000000000000000000000000
	ECCPOINTADDSERVICE=32'b00000000000000000000000000000000
	ECCPADDDESC=32'b00100000000000000000000000000000
	ECCPADDPPTR=32'b00100000000000000000000000000000
	ECCPADDQPTR=32'b00100000000000000000000000000000
	ECCPADDRPTR=32'b00100000000000000000000000000000
	TAMPERDETECTSERVICE=32'b00000000000000000000000000000000
	TAMPERCONTROLSERVICE=32'b00000000000000000000000000000000
	PUFSERVICE=32'b00000000000000000000000000000000
	PUFUSERACPTR=32'b00100000000000000000000000000000
	PUFUSERKCPTR=32'b00100000000000000000000000000000
	PUFUSERKEYPTR=32'b00100000000000000000000000000000
	PUFPUBLICKEYPTR=32'b00100000000000000000000000000000
	PUFPUBLICKEYADDR=32'b00100000000000000000000000000000
	PUFSEEDPTR=32'b00100000000000000000000000000000
	PUFSEEDADDR=32'b00100000000000000000000000000000
	AHB_AWIDTH=32'b00000000000000000000000000100000
	AHB_DWIDTH=32'b00000000000000000000000000100000
	C_IDLE=2'b00
	C_REQ_PHASE=2'b01
	C_RESP_PHASE=2'b10
	REQ_IDLE=6'b000000
	REQ_WAIT_MEMWR1=6'b000001
	REQ_MEMWR_DESC=6'b000010
	REQ_WAIT_MEMWR2=6'b000011
	REQ_MEMWR_DATA=6'b000100
	REQ_PHASE=6'b000101
	REQ_FIIC_INT=6'b000111
	REQ_POLL_CINT1=6'b001000
	REQ_RDCOMM_STATUS1=6'b001001
	REQ_WRCOMM_CTRL=6'b001010
	REQ_WRCOMM_INT=6'b001011
	REQ_WRCOMM_FRM=6'b001100
	REQ_WRCOMM_DATA=6'b001101
	REQ_POLL_CINT2=6'b001110
	REQ_RDCOMM_STATUS2=6'b001111
	REQ_WAIT_REG1=6'b010000
	REQ_WAIT_REG2=6'b010001
	REQ_WAIT_REG3=6'b010010
	REQ_WAIT_REG4=6'b010011
	REQ_WAIT_REG5=6'b010100
	REQ_WAIT_REG6=6'b010101
	REQ_WAIT_REG7=6'b010110
	REQ_WAIT_REG8=6'b010111
	REQ_WAIT_REG9=6'b011000
	REQ_RD_INT=6'b011011
	REQ_RDCOMM_INT=6'b011100
	REQ_WAIT_REG10=6'b100001
	REQ_WAIT_REG11=6'b100010
	REQ_WAIT_REG12=6'b100011
	REQ_WAIT_REG13=6'b100100
	REQ_WRCOMM_CTRL2=6'b100101
	REQ_WRCOMM_CTRL3=6'b100110
	REQ_WRCOMM_CTRL4=6'b100111
	REQ_WRCOMM_INT2=6'b101000
	REQ_WAIT_MEMWR22=6'b101001
	REQ_MEMWR_DATA1=6'b101010
	REQ_WAIT_ASYNCRD1=6'b101011
	REQ_RDCOMM_ASYNCFRM1=6'b101100
	REQ_WAIT_ASYNCRD2=6'b101101
	REQ_RDCOMM_ASYNCFRM2=6'b101110
	REQ_ASYNC_OUT1=6'b110000
	REQ_ASYNC_OUT2=6'b110001
	REQ_WAIT_REG14=6'b110010
	REQ_WRCOMM_DESC2=6'b110011
	REQ_WAIT_REG15=6'b110100
	RESP_IDLE=6'b000000
	RESP_PHASE=6'b000001
	RESP_RDCOMM_STATUS=6'b000011
	RESP_RDCOMM_FRM=6'b000100
	RESP_RDCOMM_DESC=6'b000101
	RESP_RDCOMM_DATA=6'b000110
	RESP_WAIT_MEMRD=6'b000111
	RESP_MEMRD=6'b001000
	RESP_POLL_CINT1=6'b001001
	RESP_POLL_CINT4=6'b001100
	RESP_REG1=6'b001101
	RESP_REG4=6'b010000
	RESP_REG5=6'b010001
	RESP_REG6=6'b010010
	RESP_REG7=6'b010011
	RESP_REG8=6'b010100
	RESP_REG9=6'b010101
	RESP_WRCOMM_CTRL1=6'b010110
	RESP_WAIT_REG11=6'b010111
	RESP_WRCOMM_CTRL2=6'b011000
	RESP_WAIT_REG12=6'b011001
	RESP_RDCOMM_STATUS3=6'b011011
	RESP_WRCOMM_INT3=6'b100100
	RESP_WAIT_REG13=6'b100101
	RESP_FIIC_INT=6'b100110
	RESP_WAIT_REG14=6'b100111
	RESP_WAIT_ASYNCRD1=6'b101000
	RESP_RDCOMM_ASYNCFRM1=6'b101001
	RESP_ASYNC_OUT1=6'b101100
	RESP_WAIT_ASYNCRD3=6'b101110
	RESP_RDCOMM_ASYNCFRM3=6'b101111
	RESP_ASYNC_OUT3=6'b110000
	ASYNCEVENT_POLL_IDLE=4'b0000
	ASYNCEVENT_POLL_WAIT=4'b0001
	ASYNCEVENT_POLL_CINT=4'b0010
	ASYNCEVENT_REG1=4'b0011
	ASYNCEVENT_RDCOMM_STATUS=4'b0100
	ASYNCEVENT_WAIT_RD1=4'b0101
	ASYNCEVENT_RDCOMM_FRM1=4'b0110
	ASYNCEVENT_RDCOMM_OUT1=4'b0111
	ASYNCEVENT_WAIT=4'b1000
	ASYNCEVENT_PHASE=4'b1001
	ASYNCEVENT_WAIT_REG11=4'b1010
	ASYNCEVENT_WRCOMM_CTRL1=4'b1011
	ASYNCEVENT_WAIT_REG13=4'b1100
	ASYNCEVENT_FIIC_INT=4'b1101
	ASYNCEVENT_WAIT_REG14=4'b1110
	ASYNCEVENT_WRCOMM_INT3=4'b1111
	COMM_CTRL_REG=32'b01000000000000010110000000000000
	COMM_STATUS_REG=32'b01000000000000010110000000000100
	COMM_INTEN_REG=32'b01000000000000010110000000001000
	COMM_DATA8_REG=32'b01000000000000010110000000010000
	COMM_DATA32_REG=32'b01000000000000010110000000010100
	COMM_FRM8_REG=32'b01000000000000010110000000011000
	COMM_FRM32_REG=32'b01000000000000010110000000011100
   Generated name = CoreSysServices_CmdDec_Z2
@N: CG179 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":1912:26:1912:35|Removing redundant assignment.
@W: CG133 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":418:30:418:40|Object cfwr_req_d1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":436:30:436:43|Object cfsrc_addr_int is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":437:30:437:43|Object cfdst_addr_int is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":447:30:447:39|Object memwr_data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":470:30:470:44|Object req_srcreg_addr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":472:30:472:44|Object req_srcreg_data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":512:30:512:50|Object cuhprior_flushdone_d1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":555:30:555:41|Removing wire cfwr_req_int, as there is no assignment to it.
@W: CG360 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":557:30:557:39|Removing wire cfwr_req_c, as there is no assignment to it.
@W: CG360 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":563:30:563:39|Removing wire cfdata_w_o, as there is no assignment to it.
Running optimization stage 1 on CoreSysServices_CmdDec_Z2 .......
@W: CL318 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":372:29:372:42|*Output cutrans_done_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL168 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2927:16:2927:29|Removing instance FLASH_FREEZE_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL169 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2980:3:2980:8|Pruning unused register FF_exit. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2962:3:2962:8|Pruning unused register FF_exit_led. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2949:3:2949:8|Pruning unused register FF_entry_led. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2939:3:2939:8|Pruning unused register FF_entry. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2889:3:2889:8|Pruning unused register cunvm_bfr_iapverify_done_d1. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2770:3:2770:8|Pruning unused register latchen_hrdata_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2461:3:2461:8|Pruning unused register fiicreg_done_d1. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2461:3:2461:8|Pruning unused register commctrlreg_done_d1. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2461:3:2461:8|Pruning unused register commpoll_done_d1. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":1924:3:1924:8|Pruning unused register set_puf_getkcnum_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":1906:3:1906:8|Pruning unused register wait_count[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":1731:3:1731:8|Pruning unused register fctrans_done_d2. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":1611:3:1611:8|Pruning unused register pord_d1. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":1611:3:1611:8|Pruning unused register pord_d2. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":1582:3:1582:8|Pruning unused register req_phase_active_pulse. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":1532:3:1532:8|Pruning unused register resp_data_done_d1. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":1532:3:1532:8|Pruning unused register req_phase_active_d1. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":1033:3:1033:8|Pruning unused register resp_desc_done. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":1033:3:1033:8|Pruning unused register resp_frm_done. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":1015:3:1015:8|Pruning unused register req_desc_done. Make sure that there are no unused intermediate registers.
@W: CL271 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":1924:3:1924:8|Pruning unused bits 31 to 8 of fcdataout_d1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL113 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2811:3:2811:8|Feedback mux created for signal cutamper_msg[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL207 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2786:3:2786:8|All reachable assignments to cutamper_msg_valid assign 0, register removed by optimization.
@W: CL177 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2461:3:2461:8|Sharing sequential element fcpop_d1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":1924:3:1924:8|Sharing sequential element tamper_fail_valid_r. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":1924:3:1924:8|Sharing sequential element tamper_detect_valid_r. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL207 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":1594:3:1594:8|All reachable assignments to pord assign 0, register removed by optimization.
@W: CL250 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2811:3:2811:8|All reachable assignments to cutamper_msg[7:0] assign 0, register removed by optimization
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":1944:3:1944:8|Optimizing register bit cutamper_detect_valid to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":1944:3:1944:8|Optimizing register bit cutamper_fail_valid to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2889:3:2889:8|Optimizing register bit resp_srcreg_addr_d1[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2889:3:2889:8|Optimizing register bit resp_srcreg_addr_d1[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2889:3:2889:8|Optimizing register bit resp_srcreg_addr_d1[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2889:3:2889:8|Optimizing register bit resp_srcreg_addr_d1[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2889:3:2889:8|Optimizing register bit resp_srcreg_addr_d1[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2889:3:2889:8|Optimizing register bit resp_srcreg_addr_d1[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2889:3:2889:8|Optimizing register bit resp_srcreg_addr_d1[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2889:3:2889:8|Optimizing register bit resp_srcreg_addr_d1[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2889:3:2889:8|Optimizing register bit resp_srcreg_addr_d1[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2889:3:2889:8|Optimizing register bit resp_srcreg_addr_d1[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2889:3:2889:8|Optimizing register bit resp_srcreg_addr_d1[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2889:3:2889:8|Optimizing register bit resp_srcreg_addr_d1[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2889:3:2889:8|Optimizing register bit resp_srcreg_addr_d1[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2889:3:2889:8|Optimizing register bit resp_srcreg_addr_d1[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2889:3:2889:8|Optimizing register bit resp_srcreg_addr_d1[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2889:3:2889:8|Optimizing register bit resp_srcreg_addr_d1[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2889:3:2889:8|Optimizing register bit resp_srcreg_addr_d1[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2889:3:2889:8|Optimizing register bit resp_srcreg_addr_d1[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2889:3:2889:8|Optimizing register bit resp_srcreg_addr_d1[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2889:3:2889:8|Optimizing register bit resp_srcreg_addr_d1[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2889:3:2889:8|Optimizing register bit resp_srcreg_addr_d1[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2889:3:2889:8|Optimizing register bit resp_srcreg_addr_d1[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2889:3:2889:8|Optimizing register bit resp_srcreg_addr_d1[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2889:3:2889:8|Optimizing register bit resp_srcreg_addr_d1[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2889:3:2889:8|Optimizing register bit resp_srcreg_addr_d1[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2889:3:2889:8|Optimizing register bit resp_srcreg_data_d1[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2889:3:2889:8|Optimizing register bit resp_srcreg_data_d1[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2889:3:2889:8|Optimizing register bit resp_srcreg_data_d1[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2889:3:2889:8|Optimizing register bit resp_srcreg_data_d1[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2889:3:2889:8|Optimizing register bit resp_srcreg_data_d1[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2889:3:2889:8|Optimizing register bit resp_srcreg_data_d1[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2889:3:2889:8|Optimizing register bit resp_srcreg_data_d1[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2889:3:2889:8|Optimizing register bit resp_srcreg_data_d1[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2889:3:2889:8|Optimizing register bit resp_srcreg_data_d1[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2889:3:2889:8|Optimizing register bit resp_srcreg_data_d1[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2889:3:2889:8|Optimizing register bit resp_srcreg_data_d1[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2889:3:2889:8|Optimizing register bit resp_srcreg_data_d1[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2889:3:2889:8|Optimizing register bit resp_srcreg_data_d1[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2889:3:2889:8|Optimizing register bit resp_srcreg_data_d1[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2889:3:2889:8|Optimizing register bit resp_srcreg_data_d1[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2889:3:2889:8|Optimizing register bit resp_srcreg_data_d1[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2889:3:2889:8|Optimizing register bit resp_srcreg_data_d1[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2889:3:2889:8|Optimizing register bit resp_srcreg_data_d1[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2889:3:2889:8|Optimizing register bit resp_srcreg_data_d1[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2889:3:2889:8|Optimizing register bit resp_srcreg_data_d1[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2889:3:2889:8|Optimizing register bit resp_srcreg_data_d1[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2889:3:2889:8|Optimizing register bit resp_srcreg_data_d1[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2889:3:2889:8|Optimizing register bit resp_srcreg_data_d1[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2889:3:2889:8|Optimizing register bit resp_srcreg_data_d1[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2889:3:2889:8|Optimizing register bit resp_srcreg_data_d1[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2889:3:2889:8|Optimizing register bit resp_srcreg_data_d1[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2889:3:2889:8|Optimizing register bit resp_srcreg_data_d1[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2889:3:2889:8|Pruning register bit 31 of resp_srcreg_addr_d1[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2889:3:2889:8|Pruning register bits 29 to 17 of resp_srcreg_addr_d1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2889:3:2889:8|Pruning register bit 15 of resp_srcreg_addr_d1[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2889:3:2889:8|Pruning register bits 12 to 5 of resp_srcreg_addr_d1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2889:3:2889:8|Pruning register bits 1 to 0 of resp_srcreg_addr_d1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2889:3:2889:8|Pruning register bits 31 to 30 of resp_srcreg_data_d1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2889:3:2889:8|Pruning register bits 28 to 8 of resp_srcreg_data_d1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2889:3:2889:8|Pruning register bits 6 to 5 of resp_srcreg_data_d1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2889:3:2889:8|Pruning register bit 2 of resp_srcreg_data_d1[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2889:3:2889:8|Pruning register bit 0 of resp_srcreg_data_d1[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL169 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":1944:3:1944:8|Pruning unused register cutamper_detect_valid. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":1944:3:1944:8|Pruning unused register cutamper_fail_valid. Make sure that there are no unused intermediate registers.
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_FSMCtrl.v":30:7:30:29|Synthesizing module CoreSysServices_FSMCtrl in library CORESYSSERVICES_LIB.
@W: CG133 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_FSMCtrl.v":236:21:236:36|Object rvalid_out_en_d1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_FSMCtrl.v":237:21:237:36|Object rvalid_out_en_d2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_FSMCtrl.v":245:21:245:31|Removing wire fmhaddr_lat, as there is no assignment to it.
Running optimization stage 1 on CoreSysServices_FSMCtrl .......
@W: CL169 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_FSMCtrl.v":952:3:952:8|Pruning unused register busreq_prev. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_FSMCtrl.v":934:6:934:11|Pruning unused register pop_d1. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_FSMCtrl.v":868:5:868:10|Pruning unused register fmhtrans_int2[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_FSMCtrl.v":732:3:732:8|Pruning unused register haddr_prev[29:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_FSMCtrl.v":709:2:709:7|Pruning unused register latch_addr_d2. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_FSMCtrl.v":709:2:709:7|Pruning unused register latch_addr_d3. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_FSMCtrl.v":639:2:639:7|Pruning unused register latch_addr_d1. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_FSMCtrl.v":627:2:627:7|Pruning unused register state_prev_clk[3:0]. Make sure that there are no unused intermediate registers.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_FSMCtrl.v":293:3:293:8|Optimizing register bit fmhburst_d1[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_FSMCtrl.v":293:3:293:8|Optimizing register bit fmhburst_d1[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_FSMCtrl.v":853:5:853:10|Optimizing register bit fmhtrans_int[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_FSMCtrl.v":853:5:853:10|Pruning register bit 0 of fmhtrans_int[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_FSMCtrl.v":293:3:293:8|Pruning register bits 2 to 1 of fmhburst_d1[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_AHBLMasterIF.v":30:7:30:34|Synthesizing module CoreSysServices_AHBLMasterIF in library CORESYSSERVICES_LIB.
Running optimization stage 1 on CoreSysServices_AHBLMasterIF .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\CORESYSSERVICES_C0\CORESYSSERVICES_C0_0\rtl\vlog\core\CoreSysServices.v":30:7:30:61|Synthesizing module CORESYSSERVICES_C0_CORESYSSERVICES_C0_0_CORESYSSERVICES in library CORESYSSERVICES_LIB.

	SNSERVICE=32'b00000000000000000000000000000000
	DSNPTR=32'b00100000000000000000000000000000
	UCSERVICE=32'b00000000000000000000000000000000
	USERCODEPTR=32'b00100000000000000000000000000000
	DCSERVICE=32'b00000000000000000000000000000000
	DEVICECERTPTR=32'b00100000000000000000000000000000
	SECDCSERVICE=32'b00000000000000000000000000000000
	SECONDECCCERTPTR=32'b00100000000000000000000000000000
	UDVSERVICE=32'b00000000000000000000000000000000
	DESIGNVERPTR=32'b00100000000000000000000000000000
	CRYPTOAES128SERVICE=32'b00000000000000000000000000000000
	CRYPTOAES128DATAPTR=32'b00100000000000000000000000000000
	CRYPTOAES256SERVICE=32'b00000000000000000000000000000000
	CRYPTOAES256DATAPTR=32'b00100000000000000000000000000000
	CRYPTOSRCADPTR=32'b00100000000000000000000000000000
	CRYPTODSTADPTR=32'b00100000000000000000000000000000
	CRYPTOSHA256SERVICE=32'b00000000000000000000000000000000
	CRYPTOSHA256DATAPTR=32'b00100000000000000000000000000000
	CRYPTORSLTPTR=32'b00100000000000000000000000000000
	CRYPTODATAINPPTR=32'b00100000000000000000000000000000
	CRYPTOHMACSERVICE=32'b00000000000000000000000000000000
	CRYPTOHMACDATAPTR=32'b00100000000000000000000000000000
	FFSERVICE=32'b00000000000000000000000000000001
	KEYTREESERVICE=32'b00000000000000000000000000000000
	KEYTREEDATAPTR=32'b00100000000000000000000000000000
	CHRESPSERVICE=32'b00000000000000000000000000000000
	CHRESPPTR=32'b00100000000000000000000000000000
	CHRESPKEYADDR=32'b00100000000000000000000000000000
	NRBGSERVICE=32'b00000000000000000000000000000000
	NRBGINSTPTR=32'b00100000000000000000000000000000
	NRBGPERSTRINGPTR=32'b00100000000000000000000000000000
	NRBGGENPTR=32'b00100000000000000000000000000000
	NRBGREQDATAPTR=32'b00100000000000000000000000000000
	NRBGRESEEDPTR=32'b00100000000000000000000000000000
	NRBGADDINPPTR=32'b00100000000000000000000000000000
	ZERSERVICE=32'b00000000000000000000000000000000
	PROGIAPSERVICE=32'b00000000000000000000000000000000
	PROGNVMDISERVICE=32'b00000000000000000000000000000000
	PORDSERVICE=32'b00000000000000000000000000000000
	ECCPOINTMULTSERVICE=32'b00000000000000000000000000000000
	ECCPMULTDESC=32'b00100000000000000000000000000000
	ECCPMULTPPTR=32'b00100000000000000000000000000000
	ECCPMULTDPTR=32'b00100000000000000000000000000000
	ECCPMULTQPTR=32'b00100000000000000000000000000000
	ECCPOINTADDSERVICE=32'b00000000000000000000000000000000
	ECCPADDDESC=32'b00100000000000000000000000000000
	ECCPADDPPTR=32'b00100000000000000000000000000000
	ECCPADDQPTR=32'b00100000000000000000000000000000
	ECCPADDRPTR=32'b00100000000000000000000000000000
	TAMPERDETECTSERVICE=32'b00000000000000000000000000000000
	TAMPERCONTROLSERVICE=32'b00000000000000000000000000000000
	PUFSERVICE=32'b00000000000000000000000000000000
	PUFUSERACPTR=32'b00100000000000000000000000000000
	PUFUSERKCPTR=32'b00100000000000000000000000000000
	PUFUSERKEYPTR=32'b00100000000000000000000000000000
	PUFPUBLICKEYPTR=32'b00100000000000000000000000000000
	PUFPUBLICKEYADDR=32'b00100000000000000000000000000000
	PUFSEEDPTR=32'b00100000000000000000000000000000
	PUFSEEDADDR=32'b00100000000000000000000000000000
	AHB_AWIDTH=32'b00000000000000000000000000100000
	AHB_DWIDTH=32'b00000000000000000000000000100000
   Generated name = CORESYSSERVICES_C0_CORESYSSERVICES_C0_0_CORESYSSERVICES_Z3
@W: CG360 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\CORESYSSERVICES_C0\CORESYSSERVICES_C0_0\rtl\vlog\core\CoreSysServices.v":259:29:259:41|Removing wire cfburst_len_o, as there is no assignment to it.
@W: CG360 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\CORESYSSERVICES_C0\CORESYSSERVICES_C0_0\rtl\vlog\core\CoreSysServices.v":265:29:265:42|Removing wire ustatus_resp_o, as there is no assignment to it.
@W: CG360 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\CORESYSSERVICES_C0\CORESYSSERVICES_C0_0\rtl\vlog\core\CoreSysServices.v":266:29:266:35|Removing wire ubusy_o, as there is no assignment to it.
@W: CG360 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\CORESYSSERVICES_C0\CORESYSSERVICES_C0_0\rtl\vlog\core\CoreSysServices.v":267:29:267:38|Removing wire udata_en_o, as there is no assignment to it.
@W: CG360 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\CORESYSSERVICES_C0\CORESYSSERVICES_C0_0\rtl\vlog\core\CoreSysServices.v":268:29:268:41|Removing wire udata_valid_o, as there is no assignment to it.
@W: CG360 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\CORESYSSERVICES_C0\CORESYSSERVICES_C0_0\rtl\vlog\core\CoreSysServices.v":269:29:269:37|Removing wire udata_r_o, as there is no assignment to it.
@W: CG360 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\CORESYSSERVICES_C0\CORESYSSERVICES_C0_0\rtl\vlog\core\CoreSysServices.v":275:29:275:41|Removing wire uclatchpord_o, as there is no assignment to it.
@W: CG360 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\CORESYSSERVICES_C0\CORESYSSERVICES_C0_0\rtl\vlog\core\CoreSysServices.v":281:29:281:45|Removing wire uccrypto_opmode_o, as there is no assignment to it.
@W: CG360 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\CORESYSSERVICES_C0\CORESYSSERVICES_C0_0\rtl\vlog\core\CoreSysServices.v":304:29:304:40|Removing wire cudata_wen_o, as there is no assignment to it.
Running optimization stage 1 on CORESYSSERVICES_C0_CORESYSSERVICES_C0_0_CORESYSSERVICES_Z3 .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\CORESYSSERVICES_C0\CORESYSSERVICES_C0.v":9:7:9:24|Synthesizing module CORESYSSERVICES_C0 in library work.
Running optimization stage 1 on CORESYSSERVICES_C0 .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\hdl\FF_FSM.v":1:7:1:12|Synthesizing module ff_fsm in library work.
Running optimization stage 1 on ff_fsm .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FF\FF.v":9:7:9:8|Synthesizing module FF in library work.
Running optimization stage 1 on FF .......
@W: CL168 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FF\FF.v":106:7:106:14|Removing instance ff_fsm_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FF\FF.v":73:19:73:38|Removing instance CORESYSSERVICES_C0_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CG364 :"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.v":382:7:382:13|Synthesizing module RAM1K18 in library work.
Running optimization stage 1 on RAM1K18 .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\Coef_Buff\FIR_FILTER_Coef_Buff_TPSRAM.v":5:7:5:33|Synthesizing module FIR_FILTER_Coef_Buff_TPSRAM in library work.
Running optimization stage 1 on FIR_FILTER_Coef_Buff_TPSRAM .......
@W: CL318 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\Coef_Buff\FIR_FILTER_Coef_Buff_TPSRAM.v":15:14:15:15|*Output RD has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@N: CG775 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFFT_0\rtl\in_place\vlog\core\COREFFT_TOP.v":28:7:28:34|Component FIR_FILTER_COREFFT_0_COREFFT not found in library "work" or "__hyper__lib__", but found in library COREFFT_LIB
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFFT_0\rtl\in_place\vlog\core\COREFFT_TOP.v":28:7:28:34|Synthesizing module FIR_FILTER_COREFFT_0_COREFFT in library COREFFT_LIB.

	FPGA_FAMILY=32'b00000000000000000000000000010011
	URAM_MAXDEPTH=32'b00000000000000000000000000000000
	CFG_ARCH=32'b00000000000000000000000000000001
	DATA_BITS=32'b00000000000000000000000000010010
	TWID_BITS=32'b00000000000000000000000000010010
	FFT_SIZE=32'b00000000000000000000000100000000
	SCALE_ON=32'b00000000000000000000000000000001
	SCALE_SCH=32'b00000000000000000000000011111111
	ORDER=32'b00000000000000000000000000000000
	INVERSE=32'b00000000000000000000000000000000
	SCALE=32'b00000000000000000000000000000000
	POINTS=32'b00000000000000000000000100000000
	WIDTH=32'b00000000000000000000000000010000
	MEMBUF=32'b00000000000000000000000000000001
	SCALE_EXP_ON=32'b00000000000000000000000000000000
	NO_RAM=32'b00000000000000000000000000000000
	LOG2PTS=32'b00000000000000000000000000001000
	LOGLOG2PTS=32'b00000000000000000000000000000011
	FLOGLOG2PTS=32'b00000000000000000000000000000100
	STREAM_DATAO_BITS=32'b00000000000000000000000000010010
	IN_BITS=32'b00000000000000000000000000010000
	OUTP_BITS=32'b00000000000000000000000000010000
   Generated name = FIR_FILTER_COREFFT_0_COREFFT_Z4
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\kit.v":445:7:445:24|Synthesizing module fft_inpl_slowClock in library COREFFT_LIB.
Running optimization stage 1 on fft_inpl_slowClock .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\kit.v":186:7:186:31|Synthesizing module fft_inpl_kitDelay_bit_reg in library COREFFT_LIB.

	DELAY=32'b00000000000000000000000000000010
   Generated name = fft_inpl_kitDelay_bit_reg_2s
Running optimization stage 1 on fft_inpl_kitDelay_bit_reg_2s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\kit.v":29:7:29:22|Synthesizing module fft_inpl_kitEdge in library COREFFT_LIB.

	FRONT_EDGE=32'b00000000000000000000000000000000
   Generated name = fft_inpl_kitEdge_0s
Running optimization stage 1 on fft_inpl_kitEdge_0s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\kit.v":126:7:126:24|Synthesizing module fft_inpl_counter_w in library COREFFT_LIB.

	WIDTH=32'b00000000000000000000000000001010
	TC=32'b00000000000000000000000010001001
   Generated name = fft_inpl_counter_w_10_137s
Running optimization stage 1 on fft_inpl_counter_w_10_137s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\kit.v":70:7:70:22|Synthesizing module fft_inpl_counter in library COREFFT_LIB.

	WIDTH=32'b00000000000000000000000000000101
	TC=32'b00000000000000000000000000000111
   Generated name = fft_inpl_counter_5_7
Running optimization stage 1 on fft_inpl_counter_5_7 .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\kit.v":186:7:186:31|Synthesizing module fft_inpl_kitDelay_bit_reg in library COREFFT_LIB.

	DELAY=32'b00000000000000000000000000000011
   Generated name = fft_inpl_kitDelay_bit_reg_3s
Running optimization stage 1 on fft_inpl_kitDelay_bit_reg_3s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\fftSm.v":361:7:361:25|Synthesizing module fft_inpl_rdFFTtimer in library COREFFT_LIB.

	HALFPTS=32'b00000000000000000000000010000000
	LOGPTS=32'b00000000000000000000000000001000
	LOGLOGPTS=32'b00000000000000000000000000000011
	RW_DLY=32'b00000000000000000000000000001010
	MEMBUF=32'b00000000000000000000000000000001
   Generated name = fft_inpl_rdFFTtimer_128s_8_3_10s_1s
Running optimization stage 1 on fft_inpl_rdFFTtimer_128s_8_3_10s_1s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\kit.v":226:7:226:27|Synthesizing module fft_inpl_kitDelay_reg in library COREFFT_LIB.

	BITWIDTH=32'b00000000000000000000000000001010
	DELAY=32'b00000000000000000000000000000010
   Generated name = fft_inpl_kitDelay_reg_10_2s
Running optimization stage 1 on fft_inpl_kitDelay_reg_10_2s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\kit.v":226:7:226:27|Synthesizing module fft_inpl_kitDelay_reg in library COREFFT_LIB.

	BITWIDTH=32'b00000000000000000000000000000101
	DELAY=32'b00000000000000000000000000000010
   Generated name = fft_inpl_kitDelay_reg_5_2s
Running optimization stage 1 on fft_inpl_kitDelay_reg_5_2s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\kit.v":186:7:186:31|Synthesizing module fft_inpl_kitDelay_bit_reg in library COREFFT_LIB.

	DELAY=32'b00000000000000000000000000000001
   Generated name = fft_inpl_kitDelay_bit_reg_1s
Running optimization stage 1 on fft_inpl_kitDelay_bit_reg_1s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\kit.v":99:7:99:24|Synthesizing module fft_inpl_kitCountS in library COREFFT_LIB.

	WIDTH=32'b00000000000000000000000000000111
	DCVALUE=32'b00000000000000000000000001111111
	BUILD_DC=32'b00000000000000000000000000000000
   Generated name = fft_inpl_kitCountS_7_127s_0s
Running optimization stage 1 on fft_inpl_kitCountS_7_127s_0s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\kit.v":226:7:226:27|Synthesizing module fft_inpl_kitDelay_reg in library COREFFT_LIB.

	BITWIDTH=32'b00000000000000000000000000000111
	DELAY=32'b00000000000000000000000000000010
   Generated name = fft_inpl_kitDelay_reg_7_2s
Running optimization stage 1 on fft_inpl_kitDelay_reg_7_2s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\kit.v":226:7:226:27|Synthesizing module fft_inpl_kitDelay_reg in library COREFFT_LIB.

	BITWIDTH=32'b00000000000000000000000000000001
	DELAY=32'b00000000000000000000000000001010
   Generated name = fft_inpl_kitDelay_reg_1s_10s
Running optimization stage 1 on fft_inpl_kitDelay_reg_1s_10s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\kit.v":70:7:70:22|Synthesizing module fft_inpl_counter in library COREFFT_LIB.

	WIDTH=32'b00000000000000000000000000001000
	TC=32'b00000000000000000000000011111111
   Generated name = fft_inpl_counter_8_255s
Running optimization stage 1 on fft_inpl_counter_8_255s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\fftSm.v":481:7:481:24|Synthesizing module fft_inpl_inBuf_ldA in library COREFFT_LIB.

	PTS=32'b00000000000000000000000100000000
	LOGPTS=32'b00000000000000000000000000001000
   Generated name = fft_inpl_inBuf_ldA_256s_8
@W: CG360 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\fftSm.v":502:7:502:15|Removing wire load_over, as there is no assignment to it.
Running optimization stage 1 on fft_inpl_inBuf_ldA_256s_8 .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\fftSm.v":623:7:623:30|Synthesizing module fft_inpl_inBuf_fftA_pipe in library COREFFT_LIB.

	LOGPTS=32'b00000000000000000000000000001000
	LOGLOGPTS=32'b00000000000000000000000000000011
   Generated name = fft_inpl_inBuf_fftA_pipe_8_3
Running optimization stage 1 on fft_inpl_inBuf_fftA_pipe_8_3 .......
@W: CL265 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\fftSm.v":675:2:675:7|Removing unused bit 6 of mask1_r[6:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\fftSm.v":695:7:695:22|Synthesizing module fft_inpl_twid_rA in library COREFFT_LIB.

	LOGPTS=32'b00000000000000000000000000001000
	LOGLOGPTS=32'b00000000000000000000000000000011
   Generated name = fft_inpl_twid_rA_8_3
Running optimization stage 1 on fft_inpl_twid_rA_8_3 .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\kit.v":186:7:186:31|Synthesizing module fft_inpl_kitDelay_bit_reg in library COREFFT_LIB.

	DELAY=32'b00000000000000000000000000000100
   Generated name = fft_inpl_kitDelay_bit_reg_4s
Running optimization stage 1 on fft_inpl_kitDelay_bit_reg_4s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\kit.v":405:7:405:28|Synthesizing module fft_inpl_kitSync_ngrst in library COREFFT_LIB.

	PULSE_WIDTH=32'b00000000000000000000000000000001
   Generated name = fft_inpl_kitSync_ngrst_1s
@W: CG133 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\kit.v":412:13:412:17|Object tick2 is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on fft_inpl_kitSync_ngrst_1s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\kit.v":161:7:161:23|Synthesizing module fft_inpl_bcounter in library COREFFT_LIB.

	WIDTH=32'b00000000000000000000000000000111
   Generated name = fft_inpl_bcounter_7
Running optimization stage 1 on fft_inpl_bcounter_7 .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\fftSm.v":739:7:739:26|Synthesizing module fft_inpl_twid_wA_gen in library COREFFT_LIB.

	LOGPTS=32'b00000000000000000000000000001000
	LOGLOGPTS=32'b00000000000000000000000000000011
   Generated name = fft_inpl_twid_wA_gen_8_3
Running optimization stage 1 on fft_inpl_twid_wA_gen_8_3 .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\kit.v":226:7:226:27|Synthesizing module fft_inpl_kitDelay_reg in library COREFFT_LIB.

	BITWIDTH=32'b00000000000000000000000000000011
	DELAY=32'b00000000000000000000000000000010
   Generated name = fft_inpl_kitDelay_reg_3_2s
Running optimization stage 1 on fft_inpl_kitDelay_reg_3_2s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\fftSm.v":532:7:532:22|Synthesizing module fft_inpl_outBufA in library COREFFT_LIB.

	PTS=32'b00000000000000000000000100000000
	LOGPTS=32'b00000000000000000000000000001000
	MEMBUF=32'b00000000000000000000000000000001
   Generated name = fft_inpl_outBufA_256s_8_1s
Running optimization stage 1 on fft_inpl_outBufA_256s_8_1s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\fftSm.v":29:7:29:21|Synthesizing module fft_inpl_sm_top in library COREFFT_LIB.

	PTS=32'b00000000000000000000000100000000
	HALFPTS=32'b00000000000000000000000010000000
	LOGPTS=32'b00000000000000000000000000001000
	LOGLOGPTS=32'b00000000000000000000000000000011
	RW_DLY=32'b00000000000000000000000000001010
	MEMBUF=32'b00000000000000000000000000000001
   Generated name = fft_inpl_sm_top_256s_128s_8_3_10s_1s
Running optimization stage 1 on fft_inpl_sm_top_256s_128s_8_3_10s_1s .......
@W: CL168 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\fftSm.v":234:61:234:72|Removing instance wStage_dly_2 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\fftSm.v":118:38:118:50|Removing instance edge_detect_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFFT_0\rtl\in_place\vlog\core\fftDp.v":249:7:249:34|Synthesizing module FIR_FILTER_COREFFT_0_inPlace in library COREFFT_LIB.

	LOGPTS=32'b00000000000000000000000000001000
	DWIDTH=32'b00000000000000000000000000100000
	MEMBUF=32'b00000000000000000000000000000001
	URAM_MAXDEPTH=32'b00000000000000000000000000000000
	FPGA_FAMILY=32'b00000000000000000000000000010011
   Generated name = FIR_FILTER_COREFFT_0_inPlace_8_32s_1s_0s_19s
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFFT_0\rtl\in_place\vlog\core\fftDp.v":163:7:163:35|Synthesizing module FIR_FILTER_COREFFT_0_inBuffer in library COREFFT_LIB.

	LOGPTS=32'b00000000000000000000000000001000
	DWIDTH=32'b00000000000000000000000000100000
	MEMBUF=32'b00000000000000000000000000000001
	URAM_MAXDEPTH=32'b00000000000000000000000000000000
	FPGA_FAMILY=32'b00000000000000000000000000010011
   Generated name = FIR_FILTER_COREFFT_0_inBuffer_8_32s_1s_0s_19s
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFFT_0\rtl\in_place\vlog\core\fftDp.v":36:7:36:34|Synthesizing module FIR_FILTER_COREFFT_0_wrapRam in library COREFFT_LIB.

	LOGPTS=32'b00000000000000000000000000001000
	DWIDTH=32'b00000000000000000000000000100000
	FPGA_FAMILY=32'b00000000000000000000000000010011
	URAM_MAXDEPTH=32'b00000000000000000000000000000000
	RAM_DEPTH=32'b00000000000000000000000010000000
	SMARTGEN=32'b00000000000000000000000000000001
   Generated name = FIR_FILTER_COREFFT_0_wrapRam_8_32s_19s_0s_128s_1s
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFFT_0\rtl\in_place\vlog\core\FIR_FILTER_COREFFT_0_ram_smGen.v":5:7:5:36|Synthesizing module FIR_FILTER_COREFFT_0_ram_smGen in library COREFFT_LIB.
Running optimization stage 1 on FIR_FILTER_COREFFT_0_ram_smGen .......
@W: CL318 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFFT_0\rtl\in_place\vlog\core\FIR_FILTER_COREFFT_0_ram_smGen.v":16:14:16:15|*Output DO has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Running optimization stage 1 on FIR_FILTER_COREFFT_0_wrapRam_8_32s_19s_0s_128s_1s .......
Running optimization stage 1 on FIR_FILTER_COREFFT_0_inBuffer_8_32s_1s_0s_19s .......
@W: CG133 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFFT_0\rtl\in_place\vlog\core\fftDp.v":267:19:267:27|Object wA_bfly_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFFT_0\rtl\in_place\vlog\core\fftDp.v":268:19:268:27|Object wA_load_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFFT_0\rtl\in_place\vlog\core\fftDp.v":270:6:270:15|Object wEn_bfly_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFFT_0\rtl\in_place\vlog\core\fftDp.v":270:18:270:26|Object wEn_odd_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFFT_0\rtl\in_place\vlog\core\fftDp.v":270:29:270:38|Object wEn_even_r is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on FIR_FILTER_COREFFT_0_inPlace_8_32s_1s_0s_19s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\kit.v":460:7:460:21|Synthesizing module fft_inpl_switch in library COREFFT_LIB.

	DWIDTH=32'b00000000000000000000000000100000
   Generated name = fft_inpl_switch_32s
Running optimization stage 1 on fft_inpl_switch_32s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\kit.v":326:7:326:23|Synthesizing module fft_inpl_kitRndUp in library COREFFT_LIB.

	WIDTH_OUT=32'b00000000000000000000000000010000
	RND_MODE=32'b00000000000000000000000000000001
   Generated name = fft_inpl_kitRndUp_16s_1s
Running optimization stage 1 on fft_inpl_kitRndUp_16s_1s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\cmplx.v":442:7:442:24|Synthesizing module fft_inpl_cmplx_rnd in library COREFFT_LIB.

	WIDTH=32'b00000000000000000000000000010000
	NOPIPE=32'b00000000000000000000000000000000
	FPGA_FAMILY=32'b00000000000000000000000000010011
	RND=32'b00000000000000000000000000000001
	P_WIDTH=32'b00000000000000000000000000101100
   Generated name = fft_inpl_cmplx_rnd_16s_0s_19s_1s_44s
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\kit.v":364:7:364:22|Synthesizing module fft_inpl_signExt in library COREFFT_LIB.

	INWIDTH=32'b00000000000000000000000000010000
	OUTWIDTH=32'b00000000000000000000000000010010
	UNSIGNED=32'b00000000000000000000000000000000
   Generated name = fft_inpl_signExt_16s_18s_0s
Running optimization stage 1 on fft_inpl_signExt_16s_18s_0s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\mac_lib.v":36:7:36:25|Synthesizing module fft_inpl_mac18x18mx in library COREFFT_LIB.

	WIDTH_A=32'b00000000000000000000000000010000
	WIDTH_B=32'b00000000000000000000000000010000
	BYPASS_REG_A=32'b00000000000000000000000000000000
	BYPASS_REG_B=32'b00000000000000000000000000000000
	BYPASS_REG_P=32'b00000000000000000000000000000000
	FPGA_FAMILY=32'b00000000000000000000000000010011
	BY_REGA=2'b00
	BY_REGB=2'b00
	BY_REGP=2'b00
	P_WIDTH=32'b00000000000000000000000000101100
   Generated name = fft_inpl_mac18x18mx_16s_16s_0s_0s_0s_19s_0_0_0_44s
@N: CG364 :"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.v":569:7:569:10|Synthesizing module MACC in library work.
Running optimization stage 1 on MACC .......
@W: CG360 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\mac_lib.v":69:13:69:20|Removing wire sel_cdin, as there is no assignment to it.
Running optimization stage 1 on fft_inpl_mac18x18mx_16s_16s_0s_0s_0s_19s_0_0_0_44s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\kit.v":364:7:364:22|Synthesizing module fft_inpl_signExt in library COREFFT_LIB.

	INWIDTH=32'b00000000000000000000000000101100
	OUTWIDTH=32'b00000000000000000000000000100001
	UNSIGNED=32'b00000000000000000000000000000000
   Generated name = fft_inpl_signExt_44s_33s_0s
Running optimization stage 1 on fft_inpl_signExt_44s_33s_0s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\cmplx.v":354:7:354:28|Synthesizing module fft_inpl_half_cmplx_18 in library COREFFT_LIB.

	WIDTH=32'b00000000000000000000000000010000
	MINUS=32'b00000000000000000000000000000001
	NOPIPE=32'b00000000000000000000000000000000
	FPGA_FAMILY=32'b00000000000000000000000000010011
	P_WIDTH=32'b00000000000000000000000000101100
	SUB=1'b1
	DBG=32'b00000000000000000000000000000000
   Generated name = fft_inpl_half_cmplx_18_16s_1s_0s_19s_44s_1_0s
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\kit.v":226:7:226:27|Synthesizing module fft_inpl_kitDelay_reg in library COREFFT_LIB.

	BITWIDTH=32'b00000000000000000000000000010000
	DELAY=32'b00000000000000000000000000000001
   Generated name = fft_inpl_kitDelay_reg_16s_1s
Running optimization stage 1 on fft_inpl_kitDelay_reg_16s_1s .......
Running optimization stage 1 on fft_inpl_half_cmplx_18_16s_1s_0s_19s_44s_1_0s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\cmplx.v":354:7:354:28|Synthesizing module fft_inpl_half_cmplx_18 in library COREFFT_LIB.

	WIDTH=32'b00000000000000000000000000010000
	MINUS=32'b00000000000000000000000000000000
	NOPIPE=32'b00000000000000000000000000000000
	FPGA_FAMILY=32'b00000000000000000000000000010011
	P_WIDTH=32'b00000000000000000000000000101100
	SUB=1'b0
	DBG=32'b00000000000000000000000000000000
   Generated name = fft_inpl_half_cmplx_18_16s_0s_0s_19s_44s_0_0s
Running optimization stage 1 on fft_inpl_half_cmplx_18_16s_0s_0s_19s_44s_0_0s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\cmplx.v":414:7:414:23|Synthesizing module fft_inpl_cmplx_18 in library COREFFT_LIB.

	WIDTH=32'b00000000000000000000000000010000
	NOPIPE=32'b00000000000000000000000000000000
	FPGA_FAMILY=32'b00000000000000000000000000010011
	P_WIDTH=32'b00000000000000000000000000101100
   Generated name = fft_inpl_cmplx_18_16s_0s_19s_44s
Running optimization stage 1 on fft_inpl_cmplx_18_16s_0s_19s_44s .......
Running optimization stage 1 on fft_inpl_cmplx_rnd_16s_0s_19s_1s_44s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\kit.v":226:7:226:27|Synthesizing module fft_inpl_kitDelay_reg in library COREFFT_LIB.

	BITWIDTH=32'b00000000000000000000000000010000
	DELAY=32'b00000000000000000000000000000100
   Generated name = fft_inpl_kitDelay_reg_16s_4s
Running optimization stage 1 on fft_inpl_kitDelay_reg_16s_4s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\kit.v":226:7:226:27|Synthesizing module fft_inpl_kitDelay_reg in library COREFFT_LIB.

	BITWIDTH=32'b00000000000000000000000000000010
	DELAY=32'b00000000000000000000000000000101
   Generated name = fft_inpl_kitDelay_reg_2s_5s
Running optimization stage 1 on fft_inpl_kitDelay_reg_2s_5s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\kit.v":499:7:499:20|Synthesizing module fft_inpl_bfly2 in library COREFFT_LIB.

	WIDTH=32'b00000000000000000000000000010000
	TWIDTH=32'b00000000000000000000000000010000
	DWIDTH=32'b00000000000000000000000000100000
	TDWIDTH=32'b00000000000000000000000000100000
	MPIPE=32'b00000000000000000000000000000011
	FPGA_FAMILY=32'b00000000000000000000000000010011
   Generated name = fft_inpl_bfly2_16s_16s_32s_32s_3s_19s
Running optimization stage 1 on fft_inpl_bfly2_16s_16s_32s_32s_3s_19s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFFT_0\twiddle32.v":27:7:27:34|Synthesizing module FIR_FILTER_COREFFT_0_twiddle in library COREFFT_LIB.

	TDWIDTH=32'b00000000000000000000000000100000
	LOGPTS=32'b00000000000000000000000000001000
   Generated name = FIR_FILTER_COREFFT_0_twiddle_32s_8
Running optimization stage 1 on FIR_FILTER_COREFFT_0_twiddle_32s_8 .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFFT_0\rtl\in_place\vlog\core\fftDp.v":369:7:369:34|Synthesizing module FIR_FILTER_COREFFT_0_twidLUT in library COREFFT_LIB.

	LOGPTS=32'b00000000000000000000000000001000
	TDWIDTH=32'b00000000000000000000000000100000
	URAM_MAXDEPTH=32'b00000000000000000000000000000000
	FPGA_FAMILY=32'b00000000000000000000000000010011
   Generated name = FIR_FILTER_COREFFT_0_twidLUT_8_32s_0s_19s
Running optimization stage 1 on FIR_FILTER_COREFFT_0_twidLUT_8_32s_0s_19s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\kit.v":570:7:570:24|Synthesizing module fft_inpl_autoScale in library COREFFT_LIB.

	SCALE_MODE=32'b00000000000000000000000000000000
	SCALE_EXP_ON=32'b00000000000000000000000000000000
	LOGLOGPTS=32'b00000000000000000000000000000100
	MEMBUF=32'b00000000000000000000000000000001
   Generated name = fft_inpl_autoScale_0s_0s_4_1s
@W: CG133 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\kit.v":590:22:590:32|Object scale_exp_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\kit.v":590:35:590:49|Object scale_exp_count is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on fft_inpl_autoScale_0s_0s_4_1s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFFT_0\rtl\in_place\vlog\core\COREFFT.v":28:7:28:40|Synthesizing module FIR_FILTER_COREFFT_0_COREFFT_INPLC in library COREFFT_LIB.

	INVERSE=32'b00000000000000000000000000000000
	SCALE=32'b00000000000000000000000000000000
	POINTS=32'b00000000000000000000000100000000
	WIDTH=32'b00000000000000000000000000010000
	MEMBUF=32'b00000000000000000000000000000001
	URAM_MAXDEPTH=32'b00000000000000000000000000000000
	SCALE_EXP_ON=32'b00000000000000000000000000000000
	FPGA_FAMILY=32'b00000000000000000000000000010011
	LOGPTS=32'b00000000000000000000000000001000
	LOGLOGPTS=32'b00000000000000000000000000000011
	FLOGLOGPTS=32'b00000000000000000000000000000100
	DWIDTH=32'b00000000000000000000000000100000
	TWIDTH=32'b00000000000000000000000000010000
	TDWIDTH=32'b00000000000000000000000000100000
	HALFPTS=32'b00000000000000000000000010000000
	MPIPE=32'b00000000000000000000000000000011
	RW_DLY=32'b00000000000000000000000000001010
   Generated name = FIR_FILTER_COREFFT_0_COREFFT_INPLC_Z5
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFFT_0\rtl\in_place\vlog\core\fftDp.v":329:7:329:34|Synthesizing module FIR_FILTER_COREFFT_0_outBuff in library COREFFT_LIB.

	LOGPTS=32'b00000000000000000000000000001000
	DWIDTH=32'b00000000000000000000000000100000
	URAM_MAXDEPTH=32'b00000000000000000000000000000000
	FPGA_FAMILY=32'b00000000000000000000000000010011
   Generated name = FIR_FILTER_COREFFT_0_outBuff_8_32s_0s_19s
Running optimization stage 1 on FIR_FILTER_COREFFT_0_outBuff_8_32s_0s_19s .......
@W: CG360 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFFT_0\rtl\in_place\vlog\core\COREFFT.v":86:20:86:24|Removing wire outPQ, as there is no assignment to it.
@W: CG360 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFFT_0\rtl\in_place\vlog\core\COREFFT.v":87:16:87:24|Removing wire ctrl_outp, as there is no assignment to it.
Running optimization stage 1 on FIR_FILTER_COREFFT_0_COREFFT_INPLC_Z5 .......
Running optimization stage 1 on FIR_FILTER_COREFFT_0_COREFFT_Z4 .......
@W: CL318 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFFT_0\rtl\in_place\vlog\core\COREFFT_TOP.v":86:34:86:36|*Output RFS has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFFT_0\rtl\in_place\vlog\core\COREFFT_TOP.v":86:39:86:49|*Output OVFLOW_FLAG has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@N: CG775 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFIR_0\rtl\vlog\core\top\COREFIR.v":28:7:28:34|Component FIR_FILTER_COREFIR_0_COREFIR not found in library "work" or "__hyper__lib__", but found in library COREFIR_LIB
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFIR_0\rtl\vlog\core\top\COREFIR.v":28:7:28:34|Synthesizing module FIR_FILTER_COREFIR_0_COREFIR in library COREFIR_LIB.

	CFG_ARCH=32'b00000000000000000000000000000001
	COEF_SYMM=32'b00000000000000000000000000000001
	COEF_UNSIGN=32'b00000000000000000000000000000000
	DATA_UNSIGN=32'b00000000000000000000000000000000
	SYSTOLIC=32'b00000000000000000000000000000000
	INP_REG=32'b00000000000000000000000000000001
	TAPS=32'b00000000000000000000000000011111
	COEF_TYPE=32'b00000000000000000000000000000001
	COEF_SETS=32'b00000000000000000000000000000001
	COEF_WIDTH=32'b00000000000000000000000000010000
	DATA_WIDTH=32'b00000000000000000000000000010000
	COEF_RAM=32'b00000000000000000000000000000000
	DATA_RAM=32'b00000000000000000000000000000000
	SAMPLEID=32'b00000000000000000000000000000000
	ID_WIDTH=32'b00000000000000000000000000001100
	SAMPLE_RATE=32'b00000000000011110100001001000000
	L=32'b00000000000000000000000000000010
	M=32'b00000000000000000000000000000010
	CLOCK_RATE=32'b00000000100110001001011010000000
	FPGA_FAMILY=32'b00000000000000000000000000010011
	DIE_SIZE=32'b00000000000000000000000000001010
	URAM_MAXDEPTH=32'b00000000000000000000000000000000
	PERFORMANCE=32'b00000000000000000000000000000000
	RADIX=32'b00000000000000000000000000001010
	FPGA_FAMILYI=32'b00000000000000000000000000010011
	clk_sample_rate=32'b00000000000000000000000000001010
	FLOOR_PHY=32'b00000000000000000000000000000011
	PHY_TAPS_FOLD=32'b00000000000000000000000000000100
	PHY_TAPS_INTP=32'b00000000000000000000000000001111
   Generated name = FIR_FILTER_COREFIR_0_COREFIR_Z6
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFIR\8.6.101\rtl\vlog\core\kit.v":72:7:72:23|Synthesizing module enum_kitDelay_reg in library COREFIR_LIB.

	BITWIDTH=32'b00000000000000000000000000010000
	DELAY=32'b00000000000000000000000000000010
   Generated name = enum_kitDelay_reg_16s_2s
Running optimization stage 1 on enum_kitDelay_reg_16s_2s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFIR\8.6.101\rtl\vlog\core\kit.v":72:7:72:23|Synthesizing module enum_kitDelay_reg in library COREFIR_LIB.

	BITWIDTH=32'b00000000000000000000000000000100
	DELAY=32'b00000000000000000000000000000010
   Generated name = enum_kitDelay_reg_4s_2s
Running optimization stage 1 on enum_kitDelay_reg_4s_2s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFIR\8.6.101\rtl\vlog\core\kit.v":38:7:38:27|Synthesizing module enum_kitDelay_bit_reg in library COREFIR_LIB.

	DELAY=32'b00000000000000000000000000000010
   Generated name = enum_kitDelay_bit_reg_2s
Running optimization stage 1 on enum_kitDelay_bit_reg_2s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFIR\8.6.101\rtl\vlog\core\kit.v":38:7:38:27|Synthesizing module enum_kitDelay_bit_reg in library COREFIR_LIB.

	DELAY=32'b00000000000000000000000000000100
   Generated name = enum_kitDelay_bit_reg_4s
Running optimization stage 1 on enum_kitDelay_bit_reg_4s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFIR\8.6.101\rtl\vlog\core\kit.v":185:7:185:24|Synthesizing module enum_kitSync_ngrst in library COREFIR_LIB.

	PULSE_WIDTH=32'b00000000000000000000000000000001
   Generated name = enum_kitSync_ngrst_1s
@W: CG133 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFIR\8.6.101\rtl\vlog\core\kit.v":192:13:192:17|Object tick2 is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on enum_kitSync_ngrst_1s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFIR\8.6.101\rtl\vlog\core\kit.v":38:7:38:27|Synthesizing module enum_kitDelay_bit_reg in library COREFIR_LIB.

	DELAY=32'b00000000000000000000000000000011
   Generated name = enum_kitDelay_bit_reg_3s
Running optimization stage 1 on enum_kitDelay_bit_reg_3s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFIR\8.6.101\rtl\vlog\core\kit.v":38:7:38:27|Synthesizing module enum_kitDelay_bit_reg in library COREFIR_LIB.

	DELAY=32'b00000000000000000000000000110001
   Generated name = enum_kitDelay_bit_reg_49
Running optimization stage 1 on enum_kitDelay_bit_reg_49 .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFIR_0\rtl\vlog\core\enum_SmFu4\coef_store.v":54:7:54:36|Synthesizing module FIR_FILTER_COREFIR_0_wide_coef in library COREFIR_LIB.

	TAPS=32'b00000000000000000000000000010000
	COEF_BITS=32'b00000000000000000000000000010000
	COEF_SETS=32'b00000000000000000000000000000001
	COEF_TYPE=32'b00000000000000000000000000000001
   Generated name = FIR_FILTER_COREFIR_0_wide_coef_16s_16s_1s_1s
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFIR\8.6.101\rtl\vlog\core\kit.v":142:7:142:18|Synthesizing module enum_coef_sr in library COREFIR_LIB.

	TAPS=32'b00000000000000000000000000010000
	COEF_WIDTH=32'b00000000000000000000000000010000
   Generated name = enum_coef_sr_16s_16s
Running optimization stage 1 on enum_coef_sr_16s_16s .......
Running optimization stage 1 on FIR_FILTER_COREFIR_0_wide_coef_16s_16s_1s_1s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFIR_0\rtl\vlog\core\enum_SmFu4\enum_fir.v":27:7:27:38|Synthesizing module FIR_FILTER_COREFIR_0_fir_enum_g4 in library COREFIR_LIB.

	TAPS=32'b00000000000000000000000000011111
	COEF_TYPE=32'b00000000000000000000000000000001
	COEF_SETS=32'b00000000000000000000000000000001
	COEF_SYMM=32'b00000000000000000000000000000001
	COEF_BITS=32'b00000000000000000000000000010000
	COEF_UNSIGN=32'b00000000000000000000000000000000
	DATA_BITS=32'b00000000000000000000000000010000
	DATA_UNSIGN=32'b00000000000000000000000000000000
	ACC_WIDTH=32'b00000000000000000000000000101100
	SYSTOLIC=32'b00000000000000000000000000000000
	VALID_O=32'b00000000000000000000000000000001
	COLUMN=32'b00000000000000000000000000001011
	XREG_COEF=32'b00000000000000000000000000000100
	PERFORMANCE=32'b00000000000000000000000000000000
	TAPS_PHY=32'b00000000000000000000000000001111
	ODD_SYMM=32'b00000000000000000000000000000001
	LATENCY1=32'b00000000000000000000000000000011
	SYST=32'b00000000000000000000000000000001
	XREGS=32'b00000000000000000000000000000100
	LATENC2=32'b00000000000000000000000000011110
	LATENC3=32'b00000000000000000000000000101101
	LATENCY=32'b00000000000000000000000000110001
	MAXDLY=32'b00000000000000000000000000100000
   Generated name = FIR_FILTER_COREFIR_0_fir_enum_g4_Z7
@W: CG1332 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFIR_0\rtl\vlog\core\enum_SmFu4\enum_fir.v":190:14:190:56|Index 33 is out of range for mutli-dimensional array syst_dly_line
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFIR\8.6.101\rtl\vlog\core\kit.v":116:7:116:18|Synthesizing module enum_signExt in library COREFIR_LIB.

	INWIDTH=32'b00000000000000000000000000010000
	OUTWIDTH=32'b00000000000000000000000000010010
	UNSIGNED=32'b00000000000000000000000000000000
   Generated name = enum_signExt_16s_18s_0s
Running optimization stage 1 on enum_signExt_16s_18s_0s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFIR_0\rtl\vlog\core\enum_SmFu4\mac.v":64:7:64:38|Synthesizing module FIR_FILTER_COREFIR_0_mac_enum_g4 in library COREFIR_LIB.

	ACC_WIDTH=32'b00000000000000000000000000101100
	CHAIN_BREAK=32'b00000000000000000000000000000000
	XREG_COEF=32'b00000000000000000000000000000100
	EXTEND=32'b00000000000000000000000000000000
	EXT_WIDTH=32'b00000000000000000000000000000001
   Generated name = FIR_FILTER_COREFIR_0_mac_enum_g4_44_0s_4s_0s_1
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFIR_0\rtl\vlog\core\enum_SmFu4\mac_lib.v":33:7:33:43|Synthesizing module FIR_FILTER_COREFIR_0_mac18x18_enum_g4 in library COREFIR_LIB.
Running optimization stage 1 on FIR_FILTER_COREFIR_0_mac18x18_enum_g4 .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFIR_0\rtl\vlog\core\enum_SmFu4\mac.v":31:7:31:34|Synthesizing module FIR_FILTER_COREFIR_0_add2_g4 in library COREFIR_LIB.
Running optimization stage 1 on FIR_FILTER_COREFIR_0_add2_g4 .......
@W: CG360 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFIR_0\rtl\vlog\core\enum_SmFu4\mac.v":90:23:90:31|Removing wire cdout_ext, as there is no assignment to it.
@W: CG360 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFIR_0\rtl\vlog\core\enum_SmFu4\mac.v":90:34:90:41|Removing wire cdin_ext, as there is no assignment to it.
@W: CG360 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFIR_0\rtl\vlog\core\enum_SmFu4\mac.v":91:23:91:30|Removing wire pre_pout, as there is no assignment to it.
@W: CG360 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFIR_0\rtl\vlog\core\enum_SmFu4\mac.v":92:14:92:17|Removing wire dumb, as there is no assignment to it.
Running optimization stage 1 on FIR_FILTER_COREFIR_0_mac_enum_g4_44_0s_4s_0s_1 .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFIR_0\rtl\vlog\core\enum_SmFu4\mac.v":138:7:138:38|Synthesizing module FIR_FILTER_COREFIR_0_tap_enum_g4 in library COREFIR_LIB.

	COEF_SYMM=32'b00000000000000000000000000000001
	COEF_BITS=32'b00000000000000000000000000010000
	COEF_UNSIGN=32'b00000000000000000000000000000000
	DATA_BITS=32'b00000000000000000000000000010000
	DATA_UNSIGN=32'b00000000000000000000000000000000
	ACC_WIDTH=32'b00000000000000000000000000101100
	CHAIN_BREAK=32'b00000000000000000000000000000000
	XREG_COEF=32'b00000000000000000000000000000100
   Generated name = FIR_FILTER_COREFIR_0_tap_enum_g4_1s_16s_0s_16s_0s_44_0s_4s
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFIR\8.6.101\rtl\vlog\core\kit.v":72:7:72:23|Synthesizing module enum_kitDelay_reg in library COREFIR_LIB.

	BITWIDTH=32'b00000000000000000000000000010010
	DELAY=32'b00000000000000000000000000000001
   Generated name = enum_kitDelay_reg_18s_1s
Running optimization stage 1 on enum_kitDelay_reg_18s_1s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFIR\8.6.101\rtl\vlog\core\kit.v":38:7:38:27|Synthesizing module enum_kitDelay_bit_reg in library COREFIR_LIB.

	DELAY=32'b00000000000000000000000000000001
   Generated name = enum_kitDelay_bit_reg_1s
Running optimization stage 1 on enum_kitDelay_bit_reg_1s .......
@W: CG360 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFIR_0\rtl\vlog\core\enum_SmFu4\mac.v":168:23:168:30|Removing wire coef_val, as there is no assignment to it.
Running optimization stage 1 on FIR_FILTER_COREFIR_0_tap_enum_g4_1s_16s_0s_16s_0s_44_0s_4s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFIR_0\rtl\vlog\core\enum_SmFu4\mac.v":64:7:64:38|Synthesizing module FIR_FILTER_COREFIR_0_mac_enum_g4 in library COREFIR_LIB.

	ACC_WIDTH=32'b00000000000000000000000000101100
	CHAIN_BREAK=32'b00000000000000000000000000000001
	XREG_COEF=32'b00000000000000000000000000000100
	EXTEND=32'b00000000000000000000000000000000
	EXT_WIDTH=32'b00000000000000000000000000000001
   Generated name = FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFIR\8.6.101\rtl\vlog\core\kit.v":72:7:72:23|Synthesizing module enum_kitDelay_reg in library COREFIR_LIB.

	BITWIDTH=32'b00000000000000000000000000101100
	DELAY=32'b00000000000000000000000000000011
   Generated name = enum_kitDelay_reg_44_3s
Running optimization stage 1 on enum_kitDelay_reg_44_3s .......
Running optimization stage 1 on FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1 .......
@W: CL318 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFIR_0\rtl\vlog\core\enum_SmFu4\mac.v":86:25:86:29|*Output cdout has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFIR_0\rtl\vlog\core\enum_SmFu4\mac.v":138:7:138:38|Synthesizing module FIR_FILTER_COREFIR_0_tap_enum_g4 in library COREFIR_LIB.

	COEF_SYMM=32'b00000000000000000000000000000001
	COEF_BITS=32'b00000000000000000000000000010000
	COEF_UNSIGN=32'b00000000000000000000000000000000
	DATA_BITS=32'b00000000000000000000000000010000
	DATA_UNSIGN=32'b00000000000000000000000000000000
	ACC_WIDTH=32'b00000000000000000000000000101100
	CHAIN_BREAK=32'b00000000000000000000000000000001
	XREG_COEF=32'b00000000000000000000000000000100
   Generated name = FIR_FILTER_COREFIR_0_tap_enum_g4_1s_16s_0s_16s_0s_44_1s_4s
Running optimization stage 1 on FIR_FILTER_COREFIR_0_tap_enum_g4_1s_16s_0s_16s_0s_44_1s_4s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFIR\8.6.101\rtl\vlog\core\kit.v":72:7:72:23|Synthesizing module enum_kitDelay_reg in library COREFIR_LIB.

	BITWIDTH=32'b00000000000000000000000000010000
	DELAY=32'b00000000000000000000000000000001
   Generated name = enum_kitDelay_reg_16s_1s
Running optimization stage 1 on enum_kitDelay_reg_16s_1s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFIR_0\rtl\vlog\core\enum_SmFu4\mac.v":241:7:241:51|Synthesizing module FIR_FILTER_COREFIR_0_odd_symmetry_tap_enum_g4 in library COREFIR_LIB.

	COEF_BITS=32'b00000000000000000000000000010000
	COEF_UNSIGN=32'b00000000000000000000000000000000
	DATA_BITS=32'b00000000000000000000000000010000
	DATA_UNSIGN=32'b00000000000000000000000000000000
	ACC_WIDTH=32'b00000000000000000000000000101100
	XREG_COEF=32'b00000000000000000000000000000100
   Generated name = FIR_FILTER_COREFIR_0_odd_symmetry_tap_enum_g4_16s_0s_16s_0s_44_4s
@W: CG360 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFIR_0\rtl\vlog\core\enum_SmFu4\mac.v":266:23:266:30|Removing wire coef_val, as there is no assignment to it.
Running optimization stage 1 on FIR_FILTER_COREFIR_0_odd_symmetry_tap_enum_g4_16s_0s_16s_0s_44_4s .......
@W: CG133 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFIR_0\rtl\vlog\core\enum_SmFu4\enum_fir.v":108:7:108:12|Object filled is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFIR_0\rtl\vlog\core\enum_SmFu4\enum_fir.v":110:7:110:20|Object add_valid_tick is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFIR_0\rtl\vlog\core\enum_SmFu4\enum_fir.v":110:23:110:37|Object add_valid_tick2 is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on FIR_FILTER_COREFIR_0_fir_enum_g4_Z7 .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFIR_0\rtl\vlog\core\enum_SmFu4\enum_COREFIR.v":47:7:47:41|Synthesizing module FIR_FILTER_COREFIR_0_COREENUMFIR_G4 in library COREFIR_LIB.

	TAPS=32'b00000000000000000000000000011111
	COEF_TYPE=32'b00000000000000000000000000000001
	COEF_SETS=32'b00000000000000000000000000000001
	COEF_SYMM=32'b00000000000000000000000000000001
	COEF_WIDTH=32'b00000000000000000000000000010000
	COEF_SIGN=32'b00000000000000000000000000000000
	DATA_WIDTH=32'b00000000000000000000000000010000
	DATA_SIGN=32'b00000000000000000000000000000000
	SYSTOLIC=32'b00000000000000000000000000000000
	VALID_O=32'b00000000000000000000000000000001
	INP_REG=32'b00000000000000000000000000000001
	CASCADE=32'b00000000000000000000000000001011
	PERFORMANCE=32'b00000000000000000000000000000000
	OUT_WIDTH=32'b00000000000000000000000000100101
	HW_WIDTH1=32'b00000000000000000000000000100101
	HW_WIDTH=32'b00000000000000000000000000100101
	ACC_WIDTH=32'b00000000000000000000000000101100
	XREG_COEF=32'b00000000000000000000000000000100
	WRAP_LAYERS=32'b00000000000000000000000000000010
   Generated name = FIR_FILTER_COREFIR_0_COREENUMFIR_G4_Z8
Running optimization stage 1 on FIR_FILTER_COREFIR_0_COREENUMFIR_G4_Z8 .......
Running optimization stage 1 on FIR_FILTER_COREFIR_0_COREFIR_Z6 .......
@W: CL318 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFIR_0\rtl\vlog\core\top\COREFIR.v":96:62:96:66|*Output DATAO has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\Clock_gen.v":30:0:30:31|Synthesizing module DATA_HANDLE_COREUART_0_Clock_gen in library work.

	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = DATA_HANDLE_COREUART_0_Clock_gen_0s_0s
Running optimization stage 1 on DATA_HANDLE_COREUART_0_Clock_gen_0s_0s .......
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\Tx_async.v":14:0:14:30|Synthesizing module DATA_HANDLE_COREUART_0_Tx_async in library work.

	SYNC_RESET=32'b00000000000000000000000000000000
	TX_FIFO=32'b00000000000000000000000000000000
	CUARTI1ll=32'b00000000000000000000000000000000
	CUARTl1ll=32'b00000000000000000000000000000001
	CUARTOO0l=32'b00000000000000000000000000000010
	CUARTIO0l=32'b00000000000000000000000000000011
	CUARTlO0l=32'b00000000000000000000000000000100
	CUARTOI0l=32'b00000000000000000000000000000101
	CUARTII0l=32'b00000000000000000000000000000110
   Generated name = DATA_HANDLE_COREUART_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s
@W: CG1340 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\Tx_async.v":168:0:168:8|Index into variable CUARTIl0l could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\Tx_async.v":168:0:168:8|Index into variable CUARTIl0l could be out of range ; a simulation mismatch is possible.
@N: CG179 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\Tx_async.v":870:0:870:8|Removing redundant assignment.
Running optimization stage 1 on DATA_HANDLE_COREUART_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s .......
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\Tx_async.v":301:0:301:5|Optimizing register bit CUARTI00l to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\Tx_async.v":301:0:301:5|Pruning unused register CUARTI00l. Make sure that there are no unused intermediate registers.
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\Rx_async.v":14:0:14:30|Synthesizing module DATA_HANDLE_COREUART_0_Rx_async in library work.

	SYNC_RESET=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	CUARTOIIl=32'b00000000000000000000000000000000
	CUARTIIIl=32'b00000000000000000000000000000001
	CUARTlIIl=32'b00000000000000000000000000000010
	CUARTOlIl=32'b00000000000000000000000000000011
   Generated name = DATA_HANDLE_COREUART_0_Rx_async_0s_0s_0s_1s_2s_3s
@N: CG179 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\Rx_async.v":750:0:750:7|Removing redundant assignment.
@N: CG179 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\Rx_async.v":857:0:857:8|Removing redundant assignment.
Running optimization stage 1 on DATA_HANDLE_COREUART_0_Rx_async_0s_0s_0s_1s_2s_3s .......
@W: CL177 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\Rx_async.v":1613:0:1613:5|Sharing sequential element CUARTI1l. Add a syn_preserve attribute to the element to prevent sharing.
@N: CG364 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\CoreUART.v":14:0:14:30|Synthesizing module DATA_HANDLE_COREUART_0_COREUART in library work.

	TX_FIFO=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	RX_LEGACY_MODE=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000010011
	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = DATA_HANDLE_COREUART_0_COREUART_0s_0s_0s_19s_0s_0s
@N: CG179 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\CoreUART.v":1338:0:1338:7|Removing redundant assignment.
@W: CG133 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\CoreUART.v":333:0:333:7|Object CUARTlI0 is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on DATA_HANDLE_COREUART_0_COREUART_0s_0s_0s_19s_0s_0s .......
@W: CL169 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\CoreUART.v":1268:0:1268:5|Pruning unused register CUARTO10. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\CoreUART.v":1159:0:1159:5|Pruning unused register CUARTOl0. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\CoreUART.v":1159:0:1159:5|Pruning unused register CUARTIl0. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\CoreUART.v":1106:0:1106:5|Pruning unused register CUARTIOl[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\CoreUART.v":984:0:984:5|Pruning unused register CUARTll0[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\CoreUART.v":936:0:936:5|Pruning unused register CUARTOI0. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\CoreUART.v":936:0:936:5|Pruning unused register CUARTlO0. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\CoreUART.v":888:0:888:5|Pruning unused register CUARTOO0. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\CoreUART.v":888:0:888:5|Pruning unused register CUARTl1l. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\CoreUART.v":405:0:405:5|Pruning unused register CUARTIll. Make sure that there are no unused intermediate registers.

Only the first 100 messages of id 'CG364' are reported. To see all messages use 'report_messages -log D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\synthesis\synlog\TOP_compiler.srr -id CG364' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG364} -count unlimited' in the Tcl shell.
@W: CG296 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\hdl\UART_IF.v":107:8:107:13|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\hdl\UART_IF.v":111:24:111:30|Referenced variable RAM_REN is not in sensitivity list.
@W: CG290 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\hdl\UART_IF.v":114:18:114:30|Referenced variable FIR_OUT_RDATA is not in sensitivity list.
@W: CG290 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\hdl\UART_IF.v":121:18:121:29|Referenced variable FFT_RE_RDATA is not in sensitivity list.
@W: CG290 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\hdl\UART_IF.v":128:18:128:29|Referenced variable FFT_IM_RDATA is not in sensitivity list.
Running optimization stage 1 on UART_IF .......
@W: CL169 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\hdl\UART_IF.v":139:0:139:5|Pruning unused register WR_COMPLETE. Make sure that there are no unused intermediate registers.
@A: CL282 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\hdl\UART_IF.v":139:0:139:5|Feedback mux created for signal DATA_WEN. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CL189 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\hdl\UART_IF.v":139:0:139:5|Register bit DATA_WEN is always 1.
Running optimization stage 1 on DATA_HANDLE .......
Running optimization stage 1 on FIR_FILTER_FFT_Im_Buff_TPSRAM .......
@W: CL318 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\FFT_Im_Buff\FIR_FILTER_FFT_Im_Buff_TPSRAM.v":15:14:15:15|*Output RD has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Running optimization stage 1 on FIR_FILTER_FFT_Re_Buff_TPSRAM .......
@W: CL318 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\FFT_Re_Buff\FIR_FILTER_FFT_Re_Buff_TPSRAM.v":15:14:15:15|*Output RD has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Running optimization stage 1 on FILTERCONTROL_FSM .......
Running optimization stage 1 on FIR_FILTER_FIR_IN_Buff_TPSRAM .......
@W: CL318 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\FIR_IN_Buff\FIR_FILTER_FIR_IN_Buff_TPSRAM.v":15:14:15:15|*Output RD has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Running optimization stage 1 on FIR_FILTER_FIR_Out_Buff_TPSRAM .......
@W: CL318 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\FIR_Out_Buff\FIR_FILTER_FIR_Out_Buff_TPSRAM.v":15:14:15:15|*Output RD has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Running optimization stage 1 on FIR_FILTER .......
Running optimization stage 1 on RCOSC_25_50MHZ .......
@W: CL318 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":17:7:17:12|*Output CLKOUT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Running optimization stage 1 on OSC_C0_OSC_C0_0_OSC .......
@W: CL318 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v":16:7:16:24|*Output RCOSC_25_50MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v":17:7:17:20|*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v":18:7:18:20|*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v":19:7:19:16|*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v":20:7:20:16|*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Running optimization stage 1 on OSC_C0 .......
Running optimization stage 1 on SYSRESET .......
Running optimization stage 1 on TOP .......
Running optimization stage 2 on TOP .......
Running optimization stage 2 on SYSRESET .......
Running optimization stage 2 on OSC_C0 .......
Running optimization stage 2 on OSC_C0_OSC_C0_0_OSC .......
@N: CL159 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v":14:7:14:9|Input XTL is unused.
Running optimization stage 2 on RCOSC_25_50MHZ .......
Running optimization stage 2 on FIR_FILTER .......
Running optimization stage 2 on FIR_FILTER_FIR_Out_Buff_TPSRAM .......
Running optimization stage 2 on FIR_FILTER_FIR_IN_Buff_TPSRAM .......
Running optimization stage 2 on FILTERCONTROL_FSM .......
@N: CL201 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\hdl\FILTER_CONTROL_FSM.v":68:0:68:5|Trying to extract state machine for register fsm.
Extracted state machine for register fsm
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
Running optimization stage 2 on FIR_FILTER_FFT_Re_Buff_TPSRAM .......
Running optimization stage 2 on FIR_FILTER_FFT_Im_Buff_TPSRAM .......
Running optimization stage 2 on DATA_HANDLE .......
Running optimization stage 2 on UART_IF .......
@N: CL201 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\hdl\UART_IF.v":139:0:139:5|Trying to extract state machine for register rfsm.
Extracted state machine for register rfsm
State machine has 11 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   1000
   1001
   1010
   1011
Running optimization stage 2 on DATA_HANDLE_COREUART_0_COREUART_0s_0s_0s_19s_0s_0s .......
Running optimization stage 2 on DATA_HANDLE_COREUART_0_Rx_async_0s_0s_0s_1s_2s_3s .......
@N: CL201 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\Rx_async.v":871:0:871:5|Trying to extract state machine for register CUARTll0.
Extracted state machine for register CUARTll0
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Running optimization stage 2 on DATA_HANDLE_COREUART_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s .......
@N: CL201 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\Tx_async.v":301:0:301:5|Trying to extract state machine for register CUARTlI0l.
Extracted state machine for register CUARTlI0l
State machine has 6 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
   00000000000000000000000000000101
@N: CL159 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\Tx_async.v":81:0:81:7|Input CUARTI1I is unused.
@N: CL159 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\Tx_async.v":84:0:84:7|Input CUARTlO1 is unused.
@N: CL159 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\Tx_async.v":87:0:87:7|Input CUARTOI1 is unused.
Running optimization stage 2 on DATA_HANDLE_COREUART_0_Clock_gen_0s_0s .......
@N: CL159 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\DATA_HANDLE\COREUART_0\rtl\vlog\core_obfuscated\Clock_gen.v":75:0:75:16|Input BAUD_VAL_FRACTION is unused.
Running optimization stage 2 on FIR_FILTER_COREFIR_0_COREENUMFIR_G4_Z8 .......
Running optimization stage 2 on FIR_FILTER_COREFIR_0_odd_symmetry_tap_enum_g4_16s_0s_16s_0s_44_4s .......
Running optimization stage 2 on enum_kitDelay_reg_16s_1s .......
Running optimization stage 2 on FIR_FILTER_COREFIR_0_tap_enum_g4_1s_16s_0s_16s_0s_44_1s_4s .......
Running optimization stage 2 on enum_kitDelay_reg_44_3s .......
Running optimization stage 2 on FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1 .......
Running optimization stage 2 on enum_kitDelay_bit_reg_1s .......
Running optimization stage 2 on enum_kitDelay_reg_18s_1s .......
Running optimization stage 2 on FIR_FILTER_COREFIR_0_tap_enum_g4_1s_16s_0s_16s_0s_44_0s_4s .......
Running optimization stage 2 on FIR_FILTER_COREFIR_0_add2_g4 .......
@N: CL159 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFIR_0\rtl\vlog\core\enum_SmFu4\mac.v":42:26:42:30|Input clkEn is unused.
Running optimization stage 2 on FIR_FILTER_COREFIR_0_mac18x18_enum_g4 .......
Running optimization stage 2 on FIR_FILTER_COREFIR_0_mac_enum_g4_44_0s_4s_0s_1 .......
Running optimization stage 2 on enum_signExt_16s_18s_0s .......
Running optimization stage 2 on FIR_FILTER_COREFIR_0_fir_enum_g4_Z7 .......
@N: CL135 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFIR_0\rtl\vlog\core\enum_SmFu4\enum_fir.v":158:8:158:13|Found sequential shift fill_syst_dly.genblk1.syst_dly_line with address depth of 6 words and data bit width of 16.
@N: CL135 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFIR_0\rtl\vlog\core\enum_SmFu4\enum_fir.v":142:6:142:11|Found sequential shift fill_short_dly.genblk1.short_dly_line with address depth of 4 words and data bit width of 16.
Running optimization stage 2 on enum_coef_sr_16s_16s .......
Running optimization stage 2 on FIR_FILTER_COREFIR_0_wide_coef_16s_16s_1s_1s .......
@N: CL159 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFIR_0\rtl\vlog\core\enum_SmFu4\coef_store.v":67:14:67:16|Input set is unused.
Running optimization stage 2 on enum_kitDelay_bit_reg_49 .......
@N: CL135 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFIR\8.6.101\rtl\vlog\core\kit.v":55:6:55:11|Found sequential shift genblk1.delayLine with address depth of 49 words and data bit width of 1.
Running optimization stage 2 on enum_kitDelay_bit_reg_3s .......
@N: CL135 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFIR\8.6.101\rtl\vlog\core\kit.v":55:6:55:11|Found sequential shift genblk1.delayLine with address depth of 3 words and data bit width of 1.
Running optimization stage 2 on enum_kitSync_ngrst_1s .......
Running optimization stage 2 on enum_kitDelay_bit_reg_4s .......
@N: CL135 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFIR\8.6.101\rtl\vlog\core\kit.v":55:6:55:11|Found sequential shift genblk1.delayLine with address depth of 4 words and data bit width of 1.
Running optimization stage 2 on enum_kitDelay_bit_reg_2s .......
Running optimization stage 2 on enum_kitDelay_reg_4s_2s .......
Running optimization stage 2 on enum_kitDelay_reg_16s_2s .......
Running optimization stage 2 on FIR_FILTER_COREFIR_0_COREFIR_Z6 .......
@N: CL159 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFIR_0\rtl\vlog\core\top\COREFIR.v":90:28:90:35|Input COEF_REF is unused.
@N: CL159 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFIR_0\rtl\vlog\core\top\COREFIR.v":92:28:92:36|Input SAMPLE_ID is unused.
@N: CL159 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFIR_0\rtl\vlog\core\top\COREFIR.v":93:28:93:31|Input RCLK is unused.
Running optimization stage 2 on FIR_FILTER_COREFFT_0_outBuff_8_32s_0s_19s .......
Running optimization stage 2 on FIR_FILTER_COREFFT_0_COREFFT_INPLC_Z5 .......
Running optimization stage 2 on fft_inpl_autoScale_0s_0s_4_1s .......
@A: CL153 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\kit.v":590:22:590:32|*Unassigned bits of scale_exp_r[3:0] are referenced and tied to 0 -- simulation mismatch possible.
@N: CL159 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\kit.v":584:8:584:22|Input fftRd_done_tick is unused.
Running optimization stage 2 on FIR_FILTER_COREFFT_0_twidLUT_8_32s_0s_19s .......
Running optimization stage 2 on FIR_FILTER_COREFFT_0_twiddle_32s_8 .......
Running optimization stage 2 on fft_inpl_bfly2_16s_16s_32s_32s_3s_19s .......
Running optimization stage 2 on fft_inpl_kitDelay_reg_2s_5s .......
Running optimization stage 2 on fft_inpl_kitDelay_reg_16s_4s .......
Running optimization stage 2 on fft_inpl_cmplx_18_16s_0s_19s_44s .......
Running optimization stage 2 on fft_inpl_half_cmplx_18_16s_0s_0s_19s_44s_0_0s .......
Running optimization stage 2 on fft_inpl_kitDelay_reg_16s_1s .......
Running optimization stage 2 on fft_inpl_half_cmplx_18_16s_1s_0s_19s_44s_1_0s .......
Running optimization stage 2 on fft_inpl_signExt_44s_33s_0s .......
@W: CL246 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\kit.v":369:22:369:24|Input port bits 42 to 32 of inp[43:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on MACC .......
Running optimization stage 2 on fft_inpl_mac18x18mx_16s_16s_0s_0s_0s_19s_0_0_0_44s .......
Running optimization stage 2 on fft_inpl_signExt_16s_18s_0s .......
Running optimization stage 2 on fft_inpl_cmplx_rnd_16s_0s_19s_1s_44s .......
Running optimization stage 2 on fft_inpl_kitRndUp_16s_1s .......
Running optimization stage 2 on fft_inpl_switch_32s .......
Running optimization stage 2 on FIR_FILTER_COREFFT_0_ram_smGen .......
Running optimization stage 2 on FIR_FILTER_COREFFT_0_wrapRam_8_32s_19s_0s_128s_1s .......
Running optimization stage 2 on FIR_FILTER_COREFFT_0_inBuffer_8_32s_1s_0s_19s .......
Running optimization stage 2 on FIR_FILTER_COREFFT_0_inPlace_8_32s_1s_0s_19s .......
@N: CL159 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFFT_0\rtl\in_place\vlog\core\fftDp.v":258:20:258:23|Input load is unused.
Running optimization stage 2 on fft_inpl_sm_top_256s_128s_8_3_10s_1s .......
Running optimization stage 2 on fft_inpl_outBufA_256s_8_1s .......
@N: CL159 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\fftSm.v":549:8:549:20|Input rTimerTC_tick is unused.
Running optimization stage 2 on fft_inpl_kitDelay_reg_3_2s .......
Running optimization stage 2 on fft_inpl_twid_wA_gen_8_3 .......
Running optimization stage 2 on fft_inpl_bcounter_7 .......
Running optimization stage 2 on fft_inpl_kitSync_ngrst_1s .......
Running optimization stage 2 on fft_inpl_kitDelay_bit_reg_4s .......
Running optimization stage 2 on fft_inpl_twid_rA_8_3 .......
Running optimization stage 2 on fft_inpl_inBuf_fftA_pipe_8_3 .......
Running optimization stage 2 on fft_inpl_inBuf_ldA_256s_8 .......
@N: CL159 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\core\fftSm.v":493:20:493:24|Input clkEn is unused.
Running optimization stage 2 on fft_inpl_counter_8_255s .......
Running optimization stage 2 on fft_inpl_kitDelay_reg_1s_10s .......
Running optimization stage 2 on fft_inpl_kitDelay_reg_7_2s .......
Running optimization stage 2 on fft_inpl_kitCountS_7_127s_0s .......
Running optimization stage 2 on fft_inpl_kitDelay_bit_reg_1s .......
Running optimization stage 2 on fft_inpl_kitDelay_reg_5_2s .......
Running optimization stage 2 on fft_inpl_kitDelay_reg_10_2s .......
Running optimization stage 2 on fft_inpl_rdFFTtimer_128s_8_3_10s_1s .......
Running optimization stage 2 on fft_inpl_kitDelay_bit_reg_3s .......
Running optimization stage 2 on fft_inpl_counter_5_7 .......
Running optimization stage 2 on fft_inpl_counter_w_10_137s .......
Running optimization stage 2 on fft_inpl_kitEdge_0s .......
Running optimization stage 2 on fft_inpl_kitDelay_bit_reg_2s .......
Running optimization stage 2 on fft_inpl_slowClock .......
Running optimization stage 2 on FIR_FILTER_COREFFT_0_COREFFT_Z4 .......
@N: CL159 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFFT_0\rtl\in_place\vlog\core\COREFFT_TOP.v":85:32:85:36|Input CLKEN is unused.
@N: CL159 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFFT_0\rtl\in_place\vlog\core\COREFFT_TOP.v":85:20:85:22|Input RST is unused.
@N: CL159 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFFT_0\rtl\in_place\vlog\core\COREFFT_TOP.v":85:25:85:29|Input START is unused.
@N: CL159 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFFT_0\rtl\in_place\vlog\core\COREFFT_TOP.v":85:39:85:50|Input INVERSE_STRM is unused.
@N: CL159 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FIR_FILTER\COREFFT_0\rtl\in_place\vlog\core\COREFFT_TOP.v":85:53:85:59|Input REFRESH is unused.
Running optimization stage 2 on FIR_FILTER_Coef_Buff_TPSRAM .......
Running optimization stage 2 on RAM1K18 .......
Running optimization stage 2 on FF .......
@N: CL159 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FF\FF.v":24:7:24:9|Input clk is unused.
@N: CL159 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FF\FF.v":25:7:25:13|Input ff_trig is unused.
@N: CL159 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\work\FF\FF.v":26:7:26:11|Input reset is unused.
Running optimization stage 2 on ff_fsm .......
@N: CL135 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\hdl\FF_FSM.v":57:4:57:9|Found sequential shift sync3 with address depth of 3 words and data bit width of 1.
@N: CL201 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\hdl\FF_FSM.v":187:4:187:9|Trying to extract state machine for register pres_state.
Extracted state machine for register pres_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL201 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\hdl\FF_FSM.v":104:4:104:9|Trying to extract state machine for register mux_sel_state.
Extracted state machine for register mux_sel_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Running optimization stage 2 on CORESYSSERVICES_C0 .......
Running optimization stage 2 on CORESYSSERVICES_C0_CORESYSSERVICES_C0_0_CORESYSSERVICES_Z3 .......
Running optimization stage 2 on CoreSysServices_AHBLMasterIF .......
@N: CL159 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_AHBLMasterIF.v":72:28:72:31|Input HCLK is unused.
@N: CL159 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_AHBLMasterIF.v":73:28:73:34|Input HRESETN is unused.
Running optimization stage 2 on CoreSysServices_FSMCtrl .......
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_FSMCtrl.v":293:3:293:8|Optimizing register bit fmhburst_d1[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_FSMCtrl.v":293:3:293:8|Pruning unused register fmhburst_d1[0]. Make sure that there are no unused intermediate registers.
@N: CL201 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_FSMCtrl.v":326:3:326:8|Trying to extract state machine for register curr_state.
Extracted state machine for register curr_state
State machine has 7 reachable states with original encodings of:
   0000
   0001
   0010
   0101
   1000
   1001
   1011
@N: CL159 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_FSMCtrl.v":162:21:162:30|Input cfwr_req_d is unused.
@N: CL159 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_FSMCtrl.v":163:21:163:30|Input cfrd_req_d is unused.
Running optimization stage 2 on CoreSysServices_CmdDec_Z2 .......
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":997:3:997:8|Optimizing register bit burstlen_memwr_data_r[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":1096:3:1096:8|Optimizing register bit cfburst_len_rd_d1[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":1096:3:1096:8|Optimizing register bit cfburst_len_rd_d1[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":1096:3:1096:8|Optimizing register bit cfburst_len_rd_d1[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":1096:3:1096:8|Optimizing register bit cfburst_len_rd_d1[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":1096:3:1096:8|Optimizing register bit cfburst_len_rd_d1[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":1096:3:1096:8|Optimizing register bit cfburst_len_rd_d1[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":1096:3:1096:8|Optimizing register bit cfburst_len_rd_d1[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":1096:3:1096:8|Optimizing register bit cfburst_len_rd_d1[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":1096:3:1096:8|Optimizing register bit cfburst_len_rd_d1[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":1096:3:1096:8|Optimizing register bit cfburst_len_rd_d1[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":1096:3:1096:8|Optimizing register bit cfburst_len_rd_d1[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":1096:3:1096:8|Optimizing register bit cfburst_len_rd_d1[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":1096:3:1096:8|Optimizing register bit cfburst_len_rd_d1[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":1096:3:1096:8|Optimizing register bit cfburst_len_rd_d1[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":1096:3:1096:8|Optimizing register bit cfburst_len_rd_d1[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":1096:3:1096:8|Optimizing register bit cfburst_len_rd_d1[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":1096:3:1096:8|Pruning register bits 31 to 16 of cfburst_len_rd_d1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":997:3:997:8|Pruning register bit 31 of burstlen_memwr_data_r[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL177 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":1924:3:1924:8|Sharing sequential element fcdataout_d1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":1096:3:1096:8|Optimizing register bit cfburst_len_wr_d1[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":1096:3:1096:8|Pruning register bit 31 of cfburst_len_wr_d1[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":3426:3:3426:8|Trying to extract state machine for register asynchevent_curr_state.
Extracted state machine for register asynchevent_curr_state
State machine has 2 reachable states with original encodings of:
   0000
   1001
@N: CL201 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":3004:3:3004:8|Trying to extract state machine for register resp_curr_state.
Extracted state machine for register resp_curr_state
State machine has 31 reachable states with original encodings of:
   000000
   000001
   000011
   000101
   000110
   000111
   001000
   001001
   001100
   001101
   010000
   010001
   010010
   010011
   010100
   010101
   010110
   010111
   011000
   011001
   011011
   100100
   100101
   100110
   100111
   101000
   101001
   101100
   101110
   101111
   110000
@N: CL201 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":1970:3:1970:8|Trying to extract state machine for register req_curr_state.
Extracted state machine for register req_curr_state
State machine has 37 reachable states with original encodings of:
   000000
   000001
   000010
   000011
   000100
   000101
   000111
   001000
   001001
   001010
   001011
   001100
   001101
   001110
   001111
   010000
   010001
   010010
   010011
   010100
   010101
   100001
   100010
   100101
   100110
   101000
   101001
   101010
   101011
   101100
   101101
   101110
   110000
   110001
   110010
   110011
   110100
@N: CL201 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":1640:3:1640:8|Trying to extract state machine for register main_curr_state.
Extracted state machine for register main_curr_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL190 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":1895:3:1895:8|Optimizing register bit cfrd_asyncevent_o to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":2889:3:2889:8|Pruning unused register resp_srcreg_addr_d1[30]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":1895:3:1895:8|Pruning unused register cfrd_asyncevent_o. Make sure that there are no unused intermediate registers.
@N: CL159 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":345:17:345:31|Input ucdata_wvalid_i is unused.
@N: CL159 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":356:17:356:24|Input fcpush_i is unused.
@N: CL159 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_CmdDec.v":360:17:360:23|Input clr_req is unused.
Running optimization stage 2 on FLASH_FREEZE .......
Running optimization stage 2 on CoreSysServices_UserIF_Z1 .......
@N: CL135 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_UserIF.v":772:3:772:8|Found sequential shift zer_new_serv_d1 with address depth of 3 words and data bit width of 1.
@N: CL159 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_UserIF.v":257:28:257:41|Input cutrans_done_i is unused.
@N: CL159 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_UserIF.v":262:28:262:48|Input cutamper_detect_valid is unused.
@N: CL159 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\component\Actel\DirectCore\CORESYSSERVICES\3.2.102\rtl\vlog\core\CoreSysServices_UserIF.v":263:28:263:46|Input cutamper_fail_valid is unused.
Running optimization stage 2 on FCCC_C0 .......
Running optimization stage 2 on FCCC_C0_FCCC_C0_0_FCCC .......
Running optimization stage 2 on CCC .......
Running optimization stage 2 on GND .......
Running optimization stage 2 on VCC .......
Running optimization stage 2 on CLKINT .......
Running optimization stage 2 on CRC .......
Running optimization stage 2 on PB_logic .......
@N: CL201 :"D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\hdl\PB_logic.v":22:0:22:5|Trying to extract state machine for register rfsm.
Extracted state machine for register rfsm
State machine has 4 reachable states with original encodings of:
   0000
   0001
   0010
   0011
Running optimization stage 2 on led_blink .......
Running optimization stage 2 on crc_256_repeat .......
Running optimization stage 2 on crc_256 .......
Running optimization stage 2 on crc_256_pwr .......
Running optimization stage 2 on AND2 .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\synthesis\synwork\layer0.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 108MB peak: 124MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime

Process completed successfully.
# Tue May 28 18:24:23 2019

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: HYD-LT-I31063

Implementation : synthesis
Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 76MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue May 28 18:24:23 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime

Process completed successfully.
# Tue May 28 18:24:23 2019

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: HYD-LT-I31063

Database state : D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\synthesis\synwork\|synthesis
Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 81MB peak: 82MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue May 28 18:24:25 2019

###########################################################]
Premap Report

# Tue May 28 18:24:25 2019


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: HYD-LT-I31063

Implementation : synthesis
Synopsys Generic Technology Pre-mapping, Version mapact, Build 2461R, Built Nov 29 2018 09:35:20


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\designer\TOP\synthesis.fdc
@N: MF284 |Setting synthesis effort to medium for the design
@L: D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\synthesis\TOP_scck.rpt 
Printing clock  summary report in "D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\synthesis\TOP_scck.rpt" file 
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 114MB peak: 116MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 114MB peak: 116MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 119MB)

@N: MF284 |Setting synthesis effort to medium for the design
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefft\7.0.104\rtl\in_place\vlog\core\fftsm.v":675:2:675:7|Removing sequential instance FIR_FILTER_0.COREFFT_0.genblk1.DUT_INPLACE.sm_0.inBuf_wA_0.timer1_r[6:0] because it is equivalent to instance FIR_FILTER_0.COREFFT_0.genblk1.DUT_INPLACE.sm_0.inBuf_wA_0.timer_r[6:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: FX1171 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefft\7.0.104\rtl\in_place\vlog\core\kit.v":599:2:599:7|Found instance FIR_FILTER_0.COREFFT_0.genblk1.DUT_INPLACE.autoScale_0.bflyMonitor with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefft\7.0.104\rtl\in_place\vlog\core\kit.v":599:2:599:7|Found instance FIR_FILTER_0.COREFFT_0.genblk1.DUT_INPLACE.autoScale_0.ldMonitor with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: MH105 |UMR3 is only supported for HAPS-80.
@N: MH105 |UMR3 is only supported for HAPS-80.
@N: MO111 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\fir_filter\corefft_0\rtl\in_place\vlog\core\corefft_top.v":86:39:86:49|Tristate driver OVFLOW_FLAG (in view: COREFFT_LIB.FIR_FILTER_COREFFT_0_COREFFT_Z4(verilog)) on net OVFLOW_FLAG (in view: COREFFT_LIB.FIR_FILTER_COREFFT_0_COREFFT_Z4(verilog)) has its enable tied to GND.
@N: MO111 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\fir_filter\corefft_0\rtl\in_place\vlog\core\corefft_top.v":86:34:86:36|Tristate driver RFS (in view: COREFFT_LIB.FIR_FILTER_COREFFT_0_COREFFT_Z4(verilog)) on net RFS (in view: COREFFT_LIB.FIR_FILTER_COREFFT_0_COREFFT_Z4(verilog)) has its enable tied to GND.
@N: MO111 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\fir_filter\corefir_0\rtl\vlog\core\enum_smfu4\mac.v":86:25:86:29|Tristate driver cdout_1 (in view: COREFIR_LIB.FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1(verilog)) on net cdout_1 (in view: COREFIR_LIB.FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1(verilog)) has its enable tied to GND.
@N: MO111 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\fir_filter\corefir_0\rtl\vlog\core\enum_smfu4\mac.v":86:25:86:29|Tristate driver cdout_2 (in view: COREFIR_LIB.FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1(verilog)) on net cdout_2 (in view: COREFIR_LIB.FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1(verilog)) has its enable tied to GND.
@N: MO111 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\fir_filter\corefir_0\rtl\vlog\core\enum_smfu4\mac.v":86:25:86:29|Tristate driver cdout_3 (in view: COREFIR_LIB.FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1(verilog)) on net cdout_3 (in view: COREFIR_LIB.FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1(verilog)) has its enable tied to GND.
@N: MO111 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\fir_filter\corefir_0\rtl\vlog\core\enum_smfu4\mac.v":86:25:86:29|Tristate driver cdout_4 (in view: COREFIR_LIB.FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1(verilog)) on net cdout_4 (in view: COREFIR_LIB.FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1(verilog)) has its enable tied to GND.
@N: MO111 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\fir_filter\corefir_0\rtl\vlog\core\enum_smfu4\mac.v":86:25:86:29|Tristate driver cdout_5 (in view: COREFIR_LIB.FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1(verilog)) on net cdout_5 (in view: COREFIR_LIB.FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1(verilog)) has its enable tied to GND.
@N: MO111 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\fir_filter\corefir_0\rtl\vlog\core\enum_smfu4\mac.v":86:25:86:29|Tristate driver cdout_6 (in view: COREFIR_LIB.FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1(verilog)) on net cdout_6 (in view: COREFIR_LIB.FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1(verilog)) has its enable tied to GND.
@N: MO111 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\fir_filter\corefir_0\rtl\vlog\core\enum_smfu4\mac.v":86:25:86:29|Tristate driver cdout_7 (in view: COREFIR_LIB.FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1(verilog)) on net cdout_7 (in view: COREFIR_LIB.FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1(verilog)) has its enable tied to GND.
@N: MO111 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\fir_filter\corefir_0\rtl\vlog\core\enum_smfu4\mac.v":86:25:86:29|Tristate driver cdout_8 (in view: COREFIR_LIB.FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1(verilog)) on net cdout_8 (in view: COREFIR_LIB.FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1(verilog)) has its enable tied to GND.
@N: BN115 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\fir_filter\corefir_0\rtl\vlog\core\enum_smfu4\enum_corefir.v":108:59:108:71|Removing instance wrap_coef_sel (in view: COREFIR_LIB.FIR_FILTER_COREFIR_0_COREENUMFIR_G4_Z8(verilog)) of type view:COREFIR_LIB.enum_kitDelay_reg_4s_2s(verilog) because it does not drive other instances.
@N: BN362 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefft\7.0.104\rtl\in_place\vlog\core\fftsm.v":675:2:675:7|Removing sequential instance swCross (in view: COREFFT_LIB.fft_inpl_inBuf_fftA_pipe_8_3_0(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\fir_filter\corefft_0\rtl\in_place\vlog\core\corefft.v":229:2:229:7|Removing sequential instance buf_ready_r (in view: COREFFT_LIB.FIR_FILTER_COREFFT_0_COREFFT_INPLC_Z5(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefir\8.6.101\rtl\vlog\core\kit.v":218:2:218:7|Removing sequential instance pulse (in view: COREFIR_LIB.enum_kitSync_ngrst_1s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\data_handle\coreuart_0\rtl\vlog\core_obfuscated\rx_async.v":1613:0:1613:5|Removing sequential instance CUARTI0I (in view: work.DATA_HANDLE_COREUART_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\data_handle\coreuart_0\rtl\vlog\core_obfuscated\rx_async.v":1613:0:1613:5|Removing sequential instance CUARTIO0_1 (in view: work.DATA_HANDLE_COREUART_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefft\7.0.104\rtl\in_place\vlog\core\fftsm.v":265:2:265:7|Removing sequential instance fftRd_done_tick (in view: COREFFT_LIB.fft_inpl_sm_top_256s_128s_8_3_10s_1s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\data_handle\coreuart_0\rtl\vlog\core_obfuscated\rx_async.v":575:0:575:5|Removing sequential instance CUARTO11 (in view: work.DATA_HANDLE_COREUART_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\data_handle\coreuart_0\rtl\vlog\core_obfuscated\rx_async.v":1430:0:1430:5|Removing sequential instance CUARTI11 (in view: work.DATA_HANDLE_COREUART_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\data_handle\coreuart_0\rtl\vlog\core_obfuscated\rx_async.v":653:0:653:5|Removing sequential instance CUARTI01 (in view: work.DATA_HANDLE_COREUART_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\fir_filter\corefft_0\rtl\in_place\vlog\core\corefft.v":229:2:229:7|Removing sequential instance datao_valid_r (in view: COREFFT_LIB.FIR_FILTER_COREFFT_0_COREFFT_INPLC_Z5(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefir\8.6.101\rtl\vlog\core\kit.v":200:2:200:7|Removing sequential instance tick1 (in view: COREFIR_LIB.enum_kitSync_ngrst_1s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN115 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefft\7.0.104\rtl\in_place\vlog\core\fftsm.v":582:42:582:50|Removing instance bit_dly_1 (in view: COREFFT_LIB.fft_inpl_outBufA_256s_8_1s(verilog)) of type view:COREFFT_LIB.fft_inpl_kitDelay_bit_reg_3s_1(verilog) because it does not drive other instances.
@N: BN362 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefft\7.0.104\rtl\in_place\vlog\core\kit.v":203:6:203:11|Removing sequential instance genblk1\.delayLine\[2\] (in view: COREFFT_LIB.fft_inpl_kitDelay_bit_reg_3s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\data_handle\coreuart_0\rtl\vlog\core_obfuscated\rx_async.v":871:0:871:5|Removing sequential instance CUARTl1Il (in view: work.DATA_HANDLE_COREUART_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\data_handle\coreuart_0\rtl\vlog\core_obfuscated\rx_async.v":871:0:871:5|Removing sequential instance CUARTOOll (in view: work.DATA_HANDLE_COREUART_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefft\7.0.104\rtl\in_place\vlog\core\kit.v":203:6:203:11|Removing sequential instance genblk1\.delayLine\[1\] (in view: COREFFT_LIB.fft_inpl_kitDelay_bit_reg_3s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefft\7.0.104\rtl\in_place\vlog\core\kit.v":203:6:203:11|Removing sequential instance genblk1\.delayLine\[0\] (in view: COREFFT_LIB.fft_inpl_kitDelay_bit_reg_3s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
syn_allowed_resources : blockrams=21  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 166MB peak: 169MB)



Clock Summary
******************

          Start                                            Requested     Requested     Clock                                                          Clock                   Clock
Level     Clock                                            Frequency     Period        Type                                                           Group                   Load 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT        50.0 MHz      20.000        declared                                                       default_clkgroup        0    
1 .         FCCC_C0_0/FCCC_C0_0/GL0                        150.0 MHz     6.667         generated (from OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT)     default_clkgroup        2670 
1 .         FCCC_C0_0/FCCC_C0_0/GL2                        100.0 MHz     10.000        generated (from OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT)     default_clkgroup        2482 
1 .         FCCC_C0_0/FCCC_C0_0/GL1                        150.0 MHz     6.667         generated (from OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT)     default_clkgroup        0    
                                                                                                                                                                                   
0 -       System                                           100.0 MHz     10.000        system                                                         system_clkgroup         0    
                                                                                                                                                                                   
0 -       fft_inpl_slowClock|divider_inferred_clock[2]     100.0 MHz     10.000        inferred                                                       Inferred_clkgroup_0     17   
                                                                                                                                                                                   
0 -       led_blink|clkout_inferred_clock                  100.0 MHz     10.000        inferred                                                       Inferred_clkgroup_1     2    
===================================================================================================================================================================================



Clock Load Summary
***********************

                                                 Clock     Source                                                                              Clock Pin                                                                                                                             Non-clock Pin     Non-clock Pin                                                            
Clock                                            Load      Pin                                                                                 Seq Example                                                                                                                           Seq Example       Comb Example                                                             
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT        0         OSC_C0_0.OSC_C0_0.I_RCOSC_25_50MHZ.CLKOUT(RCOSC_25_50MHZ)                           -                                                                                                                                     -                 -                                                                        
FCCC_C0_0/FCCC_C0_0/GL0                          2670      FCCC_C0_0.FCCC_C0_0.CCC_INST.GL0(CCC)                                               FIR_FILTER_0.FIR_Out_Buff.FIR_FILTER_FIR_Out_Buff_TPSRAM_R0C0.B_CLK                                                                   -                 FCCC_C0_0.FCCC_C0_0.GL0_INST.I(BUFG)                                     
FCCC_C0_0/FCCC_C0_0/GL2                          2482      FCCC_C0_0.FCCC_C0_0.CCC_INST.GL2(CCC)                                               CRC_0.PB_logic_0.pb0_reg.C                                                                                                            -                 FCCC_C0_0.FCCC_C0_0.GL2_INST.I(BUFG)                                     
FCCC_C0_0/FCCC_C0_0/GL1                          0         FCCC_C0_0.FCCC_C0_0.CCC_INST.GL1(CCC)                                               -                                                                                                                                     -                 -                                                                        
                                                                                                                                                                                                                                                                                                                                                                                
System                                           0         -                                                                                   -                                                                                                                                     -                 -                                                                        
                                                                                                                                                                                                                                                                                                                                                                                
fft_inpl_slowClock|divider_inferred_clock[2]     17        FIR_FILTER_0.COREFFT_0.genblk1\.DUT_INPLACE.slowClock_0.divider[2:0].Q[2](dffr)     FIR_FILTER_0.COREFFT_0.genblk1\.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_sram\.smGen_RAM_0.FIR_FILTER_COREFFT_0_ram_smGen_R0C0.B_CLK     -                 FIR_FILTER_0.COREFFT_0.genblk1\.DUT_INPLACE.slowClock_0.slowClk.I[0](inv)
                                                                                                                                                                                                                                                                                                                                                                                
led_blink|clkout_inferred_clock                  2         CRC_0.led_blink_0.clkout.Q[0](dffre)                                                CRC_0.led_blink_0.led[1:0].C                                                                                                          -                 -                                                                        
================================================================================================================================================================================================================================================================================================================================================================================

@W: MT530 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefft\7.0.104\rtl\in_place\vlog\core\kit.v":203:6:203:11|Found inferred clock fft_inpl_slowClock|divider_inferred_clock[2] which controls 17 sequential elements including FIR_FILTER_0.COREFFT_0.genblk1\.DUT_INPLACE.sm_0.twid_wA_0.ngrst2rst_0.sync_ngrst_0.genblk1\.delayLine\[3\]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\led_blink.v":24:0:24:5|Found inferred clock led_blink|clkout_inferred_clock which controls 2 sequential elements including CRC_0.led_blink_0.led[1:0]. This clock has no specified timing constraint which may adversely impact design performance. 

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\synthesis\TOP.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 162MB peak: 169MB)

Encoding state machine rfsm[3:0] (in view: work.PB_logic(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
Encoding state machine CUARTlI0l[5:0] (in view: work.DATA_HANDLE_COREUART_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
Encoding state machine CUARTll0[3:0] (in view: work.DATA_HANDLE_COREUART_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\data_handle\coreuart_0\rtl\vlog\core_obfuscated\rx_async.v":871:0:871:5|There are no possible illegal states for state machine CUARTll0[3:0] (in view: work.DATA_HANDLE_COREUART_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
Encoding state machine rfsm[10:0] (in view: work.UART_IF(verilog))
original code -> new code
   0000 -> 00000000001
   0001 -> 00000000010
   0010 -> 00000000100
   0011 -> 00000001000
   0100 -> 00000010000
   0101 -> 00000100000
   0110 -> 00001000000
   1000 -> 00010000000
   1001 -> 00100000000
   1010 -> 01000000000
   1011 -> 10000000000
Encoding state machine fsm[4:0] (in view: work.FILTERCONTROL_FSM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 167MB peak: 169MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 167MB peak: 170MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 78MB peak: 170MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue May 28 18:24:27 2019

###########################################################]
Map & Optimize Report

# Tue May 28 18:24:27 2019


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: HYD-LT-I31063

Implementation : synthesis
Synopsys Generic Technology Mapper, Version mapact, Build 2461R, Built Nov 29 2018 09:35:20


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MF284 |Setting synthesis effort to medium for the design


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)

@N: MO111 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\fir_filter\corefft_0\rtl\in_place\vlog\core\corefft_top.v":86:39:86:49|Tristate driver OVFLOW_FLAG (in view: COREFFT_LIB.FIR_FILTER_COREFFT_0_COREFFT_Z4(verilog)) on net OVFLOW_FLAG (in view: COREFFT_LIB.FIR_FILTER_COREFFT_0_COREFFT_Z4(verilog)) has its enable tied to GND.
@N: MO111 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\fir_filter\corefft_0\rtl\in_place\vlog\core\corefft_top.v":86:34:86:36|Tristate driver RFS (in view: COREFFT_LIB.FIR_FILTER_COREFFT_0_COREFFT_Z4(verilog)) on net RFS (in view: COREFFT_LIB.FIR_FILTER_COREFFT_0_COREFFT_Z4(verilog)) has its enable tied to GND.
@N: MO111 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\fir_filter\corefir_0\rtl\vlog\core\enum_smfu4\mac.v":86:25:86:29|Tristate driver cdout_1 (in view: COREFIR_LIB.FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1(verilog)) on net cdout_1 (in view: COREFIR_LIB.FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1(verilog)) has its enable tied to GND.
@N: MO111 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\fir_filter\corefir_0\rtl\vlog\core\enum_smfu4\mac.v":86:25:86:29|Tristate driver cdout_2 (in view: COREFIR_LIB.FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1(verilog)) on net cdout_2 (in view: COREFIR_LIB.FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1(verilog)) has its enable tied to GND.
@N: MO111 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\fir_filter\corefir_0\rtl\vlog\core\enum_smfu4\mac.v":86:25:86:29|Tristate driver cdout_3 (in view: COREFIR_LIB.FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1(verilog)) on net cdout_3 (in view: COREFIR_LIB.FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1(verilog)) has its enable tied to GND.
@N: MO111 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\fir_filter\corefir_0\rtl\vlog\core\enum_smfu4\mac.v":86:25:86:29|Tristate driver cdout_4 (in view: COREFIR_LIB.FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1(verilog)) on net cdout_4 (in view: COREFIR_LIB.FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1(verilog)) has its enable tied to GND.
@N: MO111 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\fir_filter\corefir_0\rtl\vlog\core\enum_smfu4\mac.v":86:25:86:29|Tristate driver cdout_5 (in view: COREFIR_LIB.FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1(verilog)) on net cdout_5 (in view: COREFIR_LIB.FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1(verilog)) has its enable tied to GND.
@N: MO111 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\fir_filter\corefir_0\rtl\vlog\core\enum_smfu4\mac.v":86:25:86:29|Tristate driver cdout_6 (in view: COREFIR_LIB.FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1(verilog)) on net cdout_6 (in view: COREFIR_LIB.FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1(verilog)) has its enable tied to GND.
@N: MO111 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\fir_filter\corefir_0\rtl\vlog\core\enum_smfu4\mac.v":86:25:86:29|Tristate driver cdout_7 (in view: COREFIR_LIB.FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1(verilog)) on net cdout_7 (in view: COREFIR_LIB.FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1(verilog)) has its enable tied to GND.
@N: MO111 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\fir_filter\corefir_0\rtl\vlog\core\enum_smfu4\mac.v":86:25:86:29|Tristate driver cdout_8 (in view: COREFIR_LIB.FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1(verilog)) on net cdout_8 (in view: COREFIR_LIB.FIR_FILTER_COREFIR_0_mac_enum_g4_44_1s_4s_0s_1(verilog)) has its enable tied to GND.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefft\7.0.104\rtl\in_place\vlog\core\kit.v":244:6:244:11|Removing sequential instance FIR_FILTER_0.COREFFT_0.genblk1.DUT_INPLACE.bfly_0.cmplx_0.genblk1.cmplx18_0.half_1.genblk1.dly_d.genblk1.delayLine[0][15:0] because it is equivalent to instance FIR_FILTER_0.COREFFT_0.genblk1.DUT_INPLACE.bfly_0.cmplx_0.genblk1.cmplx18_0.half_0.genblk1.dly_d.genblk1.delayLine[0][15:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefir\8.6.101\rtl\vlog\core\kit.v":55:6:55:11|Removing sequential instance FIR_FILTER_0.COREFIR_0.enum_g4.enum_fir_g4.fir_enum_g4_0.taps.tap[6].a_tap.symm_tap.symm_add_balance_0.genblk1.delayLine[0] because it is equivalent to instance FIR_FILTER_0.COREFIR_0.enum_g4.enum_fir_g4.fir_enum_g4_0.odd_tap.last_tap.symm_add_balance_0.genblk1.delayLine[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefir\8.6.101\rtl\vlog\core\kit.v":55:6:55:11|Removing sequential instance FIR_FILTER_0.COREFIR_0.enum_g4.enum_fir_g4.fir_enum_g4_0.taps.tap[0].a_tap.symm_tap.symm_add_balance_0.genblk1.delayLine[0] because it is equivalent to instance FIR_FILTER_0.COREFIR_0.enum_g4.enum_fir_g4.fir_enum_g4_0.odd_tap.last_tap.symm_add_balance_0.genblk1.delayLine[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefir\8.6.101\rtl\vlog\core\kit.v":55:6:55:11|Removing sequential instance FIR_FILTER_0.COREFIR_0.enum_g4.enum_fir_g4.fir_enum_g4_0.taps.tap[7].a_tap.symm_tap.symm_add_balance_0.genblk1.delayLine[0] because it is equivalent to instance FIR_FILTER_0.COREFIR_0.enum_g4.enum_fir_g4.fir_enum_g4_0.odd_tap.last_tap.symm_add_balance_0.genblk1.delayLine[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefir\8.6.101\rtl\vlog\core\kit.v":55:6:55:11|Removing sequential instance FIR_FILTER_0.COREFIR_0.enum_g4.enum_fir_g4.fir_enum_g4_0.taps.tap[14].a_tap.symm_tap.symm_add_balance_0.genblk1.delayLine[0] because it is equivalent to instance FIR_FILTER_0.COREFIR_0.enum_g4.enum_fir_g4.fir_enum_g4_0.odd_tap.last_tap.symm_add_balance_0.genblk1.delayLine[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefir\8.6.101\rtl\vlog\core\kit.v":55:6:55:11|Removing sequential instance FIR_FILTER_0.COREFIR_0.enum_g4.enum_fir_g4.fir_enum_g4_0.taps.tap[12].a_tap.symm_tap.symm_add_balance_0.genblk1.delayLine[0] because it is equivalent to instance FIR_FILTER_0.COREFIR_0.enum_g4.enum_fir_g4.fir_enum_g4_0.odd_tap.last_tap.symm_add_balance_0.genblk1.delayLine[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefir\8.6.101\rtl\vlog\core\kit.v":55:6:55:11|Removing sequential instance FIR_FILTER_0.COREFIR_0.enum_g4.enum_fir_g4.fir_enum_g4_0.taps.tap[3].a_tap.symm_tap.symm_add_balance_0.genblk1.delayLine[0] because it is equivalent to instance FIR_FILTER_0.COREFIR_0.enum_g4.enum_fir_g4.fir_enum_g4_0.odd_tap.last_tap.symm_add_balance_0.genblk1.delayLine[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefir\8.6.101\rtl\vlog\core\kit.v":55:6:55:11|Removing sequential instance FIR_FILTER_0.COREFIR_0.enum_g4.enum_fir_g4.fir_enum_g4_0.taps.tap[10].a_tap.symm_tap.symm_add_balance_0.genblk1.delayLine[0] because it is equivalent to instance FIR_FILTER_0.COREFIR_0.enum_g4.enum_fir_g4.fir_enum_g4_0.odd_tap.last_tap.symm_add_balance_0.genblk1.delayLine[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefir\8.6.101\rtl\vlog\core\kit.v":55:6:55:11|Removing sequential instance FIR_FILTER_0.COREFIR_0.enum_g4.enum_fir_g4.fir_enum_g4_0.taps.tap[8].a_tap.symm_tap.symm_add_balance_0.genblk1.delayLine[0] because it is equivalent to instance FIR_FILTER_0.COREFIR_0.enum_g4.enum_fir_g4.fir_enum_g4_0.odd_tap.last_tap.symm_add_balance_0.genblk1.delayLine[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefir\8.6.101\rtl\vlog\core\kit.v":55:6:55:11|Removing sequential instance FIR_FILTER_0.COREFIR_0.enum_g4.enum_fir_g4.fir_enum_g4_0.taps.tap[11].a_tap.symm_tap.symm_add_balance_0.genblk1.delayLine[0] because it is equivalent to instance FIR_FILTER_0.COREFIR_0.enum_g4.enum_fir_g4.fir_enum_g4_0.odd_tap.last_tap.symm_add_balance_0.genblk1.delayLine[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefir\8.6.101\rtl\vlog\core\kit.v":55:6:55:11|Removing sequential instance FIR_FILTER_0.COREFIR_0.enum_g4.enum_fir_g4.fir_enum_g4_0.taps.tap[5].a_tap.symm_tap.symm_add_balance_0.genblk1.delayLine[0] because it is equivalent to instance FIR_FILTER_0.COREFIR_0.enum_g4.enum_fir_g4.fir_enum_g4_0.odd_tap.last_tap.symm_add_balance_0.genblk1.delayLine[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefir\8.6.101\rtl\vlog\core\kit.v":55:6:55:11|Removing sequential instance FIR_FILTER_0.COREFIR_0.enum_g4.enum_fir_g4.fir_enum_g4_0.taps.tap[9].a_tap.symm_tap.symm_add_balance_0.genblk1.delayLine[0] because it is equivalent to instance FIR_FILTER_0.COREFIR_0.enum_g4.enum_fir_g4.fir_enum_g4_0.odd_tap.last_tap.symm_add_balance_0.genblk1.delayLine[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefir\8.6.101\rtl\vlog\core\kit.v":55:6:55:11|Removing sequential instance FIR_FILTER_0.COREFIR_0.enum_g4.enum_fir_g4.fir_enum_g4_0.taps.tap[1].a_tap.symm_tap.symm_add_balance_0.genblk1.delayLine[0] because it is equivalent to instance FIR_FILTER_0.COREFIR_0.enum_g4.enum_fir_g4.fir_enum_g4_0.odd_tap.last_tap.symm_add_balance_0.genblk1.delayLine[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefir\8.6.101\rtl\vlog\core\kit.v":55:6:55:11|Removing sequential instance FIR_FILTER_0.COREFIR_0.enum_g4.enum_fir_g4.fir_enum_g4_0.taps.tap[2].a_tap.symm_tap.symm_add_balance_0.genblk1.delayLine[0] because it is equivalent to instance FIR_FILTER_0.COREFIR_0.enum_g4.enum_fir_g4.fir_enum_g4_0.odd_tap.last_tap.symm_add_balance_0.genblk1.delayLine[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefir\8.6.101\rtl\vlog\core\kit.v":55:6:55:11|Removing sequential instance FIR_FILTER_0.COREFIR_0.enum_g4.enum_fir_g4.fir_enum_g4_0.taps.tap[13].a_tap.symm_tap.symm_add_balance_0.genblk1.delayLine[0] because it is equivalent to instance FIR_FILTER_0.COREFIR_0.enum_g4.enum_fir_g4.fir_enum_g4_0.odd_tap.last_tap.symm_add_balance_0.genblk1.delayLine[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefir\8.6.101\rtl\vlog\core\kit.v":55:6:55:11|Removing sequential instance FIR_FILTER_0.COREFIR_0.enum_g4.enum_fir_g4.fir_enum_g4_0.taps.tap[4].a_tap.symm_tap.symm_add_balance_0.genblk1.delayLine[0] because it is equivalent to instance FIR_FILTER_0.COREFIR_0.enum_g4.enum_fir_g4.fir_enum_g4_0.odd_tap.last_tap.symm_add_balance_0.genblk1.delayLine[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Available hyper_sources - for debug and ip models
	None Found

@N: BN362 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\data_handle\coreuart_0\rtl\vlog\core_obfuscated\rx_async.v":1339:0:1339:5|Removing sequential instance CUARTI0Il (in view: work.DATA_HANDLE_COREUART_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 153MB)

@N: MO231 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":133:0:133:5|Found counter in view:work.crc_256_pwr(verilog) instance cntr[15:0] 
Encoding state machine rfsm[3:0] (in view: work.PB_logic(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
@W: MO129 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\pb_logic.v":22:0:22:5|Sequential instance CRC_0.PB_logic_0.rfsm[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\pb_logic.v":22:0:22:5|Sequential instance CRC_0.PB_logic_0.rfsm[3] is reduced to a combinational gate by constant propagation.
@N: MO231 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefft\7.0.104\rtl\in_place\vlog\core\kit.v":111:2:111:7|Found counter in view:COREFFT_LIB.fft_inpl_sm_top_256s_128s_8_3_10s_1s(verilog) instance wTimer_0.Q[6:0] 
@N: BN362 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefft\7.0.104\rtl\in_place\vlog\core\kit.v":244:6:244:11|Removing sequential instance rStage_dly2.genblk1\.delayLine\[1\][3] (in view: COREFFT_LIB.fft_inpl_sm_top_256s_128s_8_3_10s_1s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefft\7.0.104\rtl\in_place\vlog\core\kit.v":244:6:244:11|Removing sequential instance rStage_dly2.genblk1\.delayLine\[1\][4] (in view: COREFFT_LIB.fft_inpl_sm_top_256s_128s_8_3_10s_1s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefft\7.0.104\rtl\in_place\vlog\core\kit.v":244:6:244:11|Removing sequential instance rTimer_dly2.genblk1\.delayLine\[1\][7] (in view: COREFFT_LIB.fft_inpl_sm_top_256s_128s_8_3_10s_1s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefft\7.0.104\rtl\in_place\vlog\core\kit.v":244:6:244:11|Removing sequential instance rTimer_dly2.genblk1\.delayLine\[1\][8] (in view: COREFFT_LIB.fft_inpl_sm_top_256s_128s_8_3_10s_1s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefft\7.0.104\rtl\in_place\vlog\core\kit.v":244:6:244:11|Removing sequential instance rTimer_dly2.genblk1\.delayLine\[1\][9] (in view: COREFFT_LIB.fft_inpl_sm_top_256s_128s_8_3_10s_1s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefft\7.0.104\rtl\in_place\vlog\core\kit.v":244:6:244:11|Removing sequential instance rStage_dly2.genblk1\.delayLine\[0\][3] (in view: COREFFT_LIB.fft_inpl_sm_top_256s_128s_8_3_10s_1s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefft\7.0.104\rtl\in_place\vlog\core\kit.v":244:6:244:11|Removing sequential instance rStage_dly2.genblk1\.delayLine\[0\][4] (in view: COREFFT_LIB.fft_inpl_sm_top_256s_128s_8_3_10s_1s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefft\7.0.104\rtl\in_place\vlog\core\kit.v":244:6:244:11|Removing sequential instance rTimer_dly2.genblk1\.delayLine\[0\][7] (in view: COREFFT_LIB.fft_inpl_sm_top_256s_128s_8_3_10s_1s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefft\7.0.104\rtl\in_place\vlog\core\kit.v":244:6:244:11|Removing sequential instance rTimer_dly2.genblk1\.delayLine\[0\][8] (in view: COREFFT_LIB.fft_inpl_sm_top_256s_128s_8_3_10s_1s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefft\7.0.104\rtl\in_place\vlog\core\kit.v":244:6:244:11|Removing sequential instance rTimer_dly2.genblk1\.delayLine\[0\][9] (in view: COREFFT_LIB.fft_inpl_sm_top_256s_128s_8_3_10s_1s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: MO231 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefft\7.0.104\rtl\in_place\vlog\core\kit.v":139:2:139:7|Found counter in view:COREFFT_LIB.fft_inpl_counter_w_10_137s(verilog) instance Q[9:0] 
@N: MO231 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefft\7.0.104\rtl\in_place\vlog\core\kit.v":79:2:79:7|Found counter in view:COREFFT_LIB.fft_inpl_counter_5_7(verilog) instance Q[4:0] 
@N: MO231 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefft\7.0.104\rtl\in_place\vlog\core\kit.v":79:2:79:7|Found counter in view:COREFFT_LIB.fft_inpl_counter_8_255s(verilog) instance Q[7:0] 
@N: MO231 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefft\7.0.104\rtl\in_place\vlog\core\kit.v":168:2:168:7|Found counter in view:COREFFT_LIB.fft_inpl_twid_wA_gen_8_3(verilog) instance slowTimer.Q[6:0] 
@N: MO231 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\data_handle\coreuart_0\rtl\vlog\core_obfuscated\clock_gen.v":1011:0:1011:5|Found counter in view:work.DATA_HANDLE_COREUART_0_Clock_gen_0s_0s(verilog) instance genblk1\.CUARTO0[12:0] 
Encoding state machine CUARTlI0l[5:0] (in view: work.DATA_HANDLE_COREUART_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
@W: MO160 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\data_handle\coreuart_0\rtl\vlog\core_obfuscated\tx_async.v":301:0:301:5|Register bit CUARTlI0l[4] (in view view:work.DATA_HANDLE_COREUART_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\data_handle\coreuart_0\rtl\vlog\core_obfuscated\tx_async.v":808:0:808:5|Removing sequential instance CUARTO00l (in view: work.DATA_HANDLE_COREUART_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s(verilog)) because it does not drive other instances.
Encoding state machine CUARTll0[3:0] (in view: work.DATA_HANDLE_COREUART_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\data_handle\coreuart_0\rtl\vlog\core_obfuscated\rx_async.v":871:0:871:5|There are no possible illegal states for state machine CUARTll0[3:0] (in view: work.DATA_HANDLE_COREUART_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
@W: MO161 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\data_handle\coreuart_0\rtl\vlog\core_obfuscated\rx_async.v":754:0:754:5|Register bit CUARTIOll[3] (in view view:work.DATA_HANDLE_COREUART_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\data_handle\coreuart_0\rtl\vlog\core_obfuscated\rx_async.v":754:0:754:5|Register bit CUARTIOll[2] (in view view:work.DATA_HANDLE_COREUART_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\data_handle\coreuart_0\rtl\vlog\core_obfuscated\rx_async.v":754:0:754:5|Register bit CUARTIOll[1] (in view view:work.DATA_HANDLE_COREUART_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine rfsm[10:0] (in view: work.UART_IF(verilog))
original code -> new code
   0000 -> 00000000001
   0001 -> 00000000010
   0010 -> 00000000100
   0011 -> 00000001000
   0100 -> 00000010000
   0101 -> 00000100000
   0110 -> 00001000000
   1000 -> 00010000000
   1001 -> 00100000000
   1010 -> 01000000000
   1011 -> 10000000000
@N: MO231 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\uart_if.v":139:0:139:5|Found counter in view:work.UART_IF(verilog) instance R_ADDR[10:0] 
@N: MO231 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\uart_if.v":139:0:139:5|Found counter in view:work.UART_IF(verilog) instance DATA_WADDR[10:0] 
@N: MO231 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\uart_if.v":139:0:139:5|Found counter in view:work.UART_IF(verilog) instance COEF_WADDR[5:0] 
Encoding state machine fsm[4:0] (in view: work.FILTERCONTROL_FSM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
@N: MO231 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\filter_control_fsm.v":68:0:68:5|Found counter in view:work.FILTERCONTROL_FSM(verilog) instance COEF_RADDR[4:0] 
@N: MO231 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\filter_control_fsm.v":68:0:68:5|Found counter in view:work.FILTERCONTROL_FSM(verilog) instance FFT_WADDR[7:0] 
@N: MO231 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\filter_control_fsm.v":68:0:68:5|Found counter in view:work.FILTERCONTROL_FSM(verilog) instance FIR_WR_ADDR[9:0] 

Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 154MB peak: 156MB)

@N: BN362 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefft\7.0.104\rtl\in_place\vlog\core\fftsm.v":439:2:439:7|Removing sequential instance sm_0.rdFFTtimer_0.rStage_r[3] (in view: COREFFT_LIB.FIR_FILTER_COREFFT_0_COREFFT_INPLC_Z5(verilog)) because it does not drive other instances.
@N: BN362 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\actel\directcore\corefft\7.0.104\rtl\in_place\vlog\core\fftsm.v":439:2:439:7|Removing sequential instance sm_0.rdFFTtimer_0.rStage_r[4] (in view: COREFFT_LIB.FIR_FILTER_COREFFT_0_COREFFT_INPLC_Z5(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:04s; Memory used current: 173MB peak: 177MB)

@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[32] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[33] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[34] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[35] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[36] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[37] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[38] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[39] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[40] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[41] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[42] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[43] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[44] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[45] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[46] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[47] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[48] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[49] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[50] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[51] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[52] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[53] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[54] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[55] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[56] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[57] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[58] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[59] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[60] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[61] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[62] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[63] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[31]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[96] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[64]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[97] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[65]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[98] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[66]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[99] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[67]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[100] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[68]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[101] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[69]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[102] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[70]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[103] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[71]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[104] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[72]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[105] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[73]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[106] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[74]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[107] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[75]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[108] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[76]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[109] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[77]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[110] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[78]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[111] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[79]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[112] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[80]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[113] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[81]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[114] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[82]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[115] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[83]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[116] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[84]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[117] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[85]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[118] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[86]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[119] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[87]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[120] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[88]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[121] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[89]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[122] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[90]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[123] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[91]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[124] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[92]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[125] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[93]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[126] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[94]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[127] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[95]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[160] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[128]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[161] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[129]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[162] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[130]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[163] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[131]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[164] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[132]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[165] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[133]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[166] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[134]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[167] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[135]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[168] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[136]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[169] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[137]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[170] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[138]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[171] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[139]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[172] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[140]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[173] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[141]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[174] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[142]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[175] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[143]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[176] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[144]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[177] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[145]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[178] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[146]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\hdl\crc_256_pwr.v":90:0:90:5|Removing instance CRC_0.crc_256_pwr_0.genblk1[1].u0.crc_staged_out[179] because it is equivalent to instance CRC_0.crc_256_pwr_0.genblk1[2].u0.u0.data_in[147]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Only the first 100 messages of id 'BN132' are reported. To see all messages use 'report_messages -log D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\synthesis\synlog\TOP_fpga_mapper.srr -id BN132' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN132} -count unlimited' in the Tcl shell.

Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 165MB peak: 180MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 165MB peak: 180MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 171MB peak: 180MB)

@N: BN362 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\data_handle\coreuart_0\rtl\vlog\core_obfuscated\rx_async.v":1154:0:1154:5|Removing sequential instance FIR_FILTER_0.DATA_HANDLE_0.COREUART_0.CUARTO01.CUARTO0Il[8] (in view: work.TOP(verilog)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 173MB peak: 180MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 173MB peak: 180MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 171MB peak: 180MB)

@N: MO106 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\fir_filter\corefft_0\twiddle32.v":35:4:35:7|Found ROM FIR_FILTER_0.COREFFT_0.genblk1\.DUT_INPLACE.lut_0.T_1[31:0] (in view: work.TOP(verilog)) with 128 words by 32 bits.

Finished preparing to map (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 172MB peak: 180MB)


Finished technology mapping (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 260MB peak: 265MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:13s		     1.50ns		5650 /      4095
@N: FP130 |Promoting Net N_107 on CLKINT  I_1 
@N: FP130 |Promoting Net CRC_0.PB_logic_0_rstno on CLKINT  I_405 
@N: FP130 |Promoting Net AND2_0_Y on CLKINT  I_406 
@N: FP130 |Promoting Net FIR_FILTER_0.COREFFT_0.genblk1\.DUT_INPLACE.slowClock_0.divider_i_0[2] on CLKINT  I_407 
@N: FP130 |Promoting Net CRC_0.led_blink_0.clkout on CLKINT  I_408 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:15s; Memory used current: 263MB peak: 268MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:15s; Memory used current: 268MB peak: 271MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
4 gated/generated clock tree(s) driving 4173 clock pin(s) of sequential element(s)
0 instances converted, 4173 sequential instances remain driven by gated/generated clocks

================================================================================================================================================ Gated/Generated Clocks ================================================================================================================================================
Clock Tree ID     Driving Element                                                        Drive Element Type     Fanout     Sample Instance                                                                Explanation                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       FCCC_C0_0.FCCC_C0_0.CCC_INST                                           CCC                    2601       FIR_FILTER_0.FILTERCONTROL_FSM_0.FIR_WR_ADDR[9]                                Illegal instance on clock path. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       FCCC_C0_0.FCCC_C0_0.CCC_INST                                           CCC                    1553       CRC_0.PB_logic_0.rfsm[1]                                                       Illegal instance on clock path. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0003       FIR_FILTER_0.COREFFT_0.genblk1\.DUT_INPLACE.slowClock_0.divider[2]     SLE                    17         FIR_FILTER_0.COREFFT_0.genblk1\.DUT_INPLACE.sm_0.twid_wA_0.preRstAfterInit     No generated or derived clock directive on output of sequential instance                                      
@K:CKID0004       CRC_0.led_blink_0.clkout                                               SLE                    2          CRC_0.led_blink_0.led[0]                                                       No generated or derived clock directive on output of sequential instance                                      
========================================================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:16s; Memory used current: 220MB peak: 271MB)

Writing Analyst data base D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\synthesis\synwork\TOP_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 264MB peak: 271MB)

Writing Verilog Simulation files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:19s; Memory used current: 262MB peak: 271MB)


Start final timing analysis (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:19s; Memory used current: 262MB peak: 271MB)

@W: MT246 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\ff\ff.v":121:13:121:26|Blackbox FLASH_FREEZE is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"d:\g5_soc\dsp\fir_filter\dsp_fir_filter\component\work\fccc_c0\fccc_c0_0\fccc_c0_fccc_c0_0_fccc.v":26:36:26:43|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@N: MT615 |Found clock OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT with period 20.00ns 
@N: MT615 |Found clock FCCC_C0_0/FCCC_C0_0/GL0 with period 6.67ns 
@N: MT615 |Found clock FCCC_C0_0/FCCC_C0_0/GL1 with period 6.67ns 
@N: MT615 |Found clock FCCC_C0_0/FCCC_C0_0/GL2 with period 10.00ns 
@W: MT420 |Found inferred clock fft_inpl_slowClock|divider_inferred_clock[2] with period 10.00ns. Please declare a user-defined clock on net FIR_FILTER_0.COREFFT_0.genblk1\.DUT_INPLACE.slowClock_0.divider[2].
@W: MT420 |Found inferred clock led_blink|clkout_inferred_clock with period 10.00ns. Please declare a user-defined clock on net CRC_0.led_blink_0.clkout_0.


##### START OF TIMING REPORT #####[
# Timing Report written on Tue May 28 18:24:47 2019
#


Top view:               TOP
Requested Frequency:    50.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\designer\TOP\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 2.549

                                                 Requested     Estimated     Requested     Estimated               Clock                                                          Clock              
Starting Clock                                   Frequency     Frequency     Period        Period        Slack     Type                                                           Group              
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FCCC_C0_0/FCCC_C0_0/GL0                          150.0 MHz     242.9 MHz     6.667         4.118         2.549     generated (from OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT)     default_clkgroup   
FCCC_C0_0/FCCC_C0_0/GL1                          150.0 MHz     NA            6.667         NA            NA        generated (from OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT)     default_clkgroup   
FCCC_C0_0/FCCC_C0_0/GL2                          100.0 MHz     169.7 MHz     10.000        5.892         4.108     generated (from OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT)     default_clkgroup   
OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT        50.0 MHz      NA            20.000        NA            NA        declared                                                       default_clkgroup   
fft_inpl_slowClock|divider_inferred_clock[2]     100.0 MHz     155.4 MHz     10.000        6.434         3.566     inferred                                                       Inferred_clkgroup_0
led_blink|clkout_inferred_clock                  100.0 MHz     607.2 MHz     10.000        1.647         8.353     inferred                                                       Inferred_clkgroup_1
System                                           100.0 MHz     NA            10.000        NA            NA        system                                                         system_clkgroup    
=====================================================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                      Ending                                        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FCCC_C0_0/FCCC_C0_0/GL0                       FCCC_C0_0/FCCC_C0_0/GL0                       |  6.667       2.549  |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C0_0/FCCC_C0_0/GL2                       FCCC_C0_0/FCCC_C0_0/GL2                       |  10.000      4.108  |  No paths    -      |  No paths    -      |  No paths    -    
fft_inpl_slowClock|divider_inferred_clock[2]  FCCC_C0_0/FCCC_C0_0/GL0                       |  No paths    -      |  No paths    -      |  No paths    -      |  Diff grp    -    
fft_inpl_slowClock|divider_inferred_clock[2]  fft_inpl_slowClock|divider_inferred_clock[2]  |  No paths    -      |  10.000      3.566  |  No paths    -      |  No paths    -    
led_blink|clkout_inferred_clock               led_blink|clkout_inferred_clock               |  10.000      8.353  |  No paths    -      |  No paths    -      |  No paths    -    
==================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: FCCC_C0_0/FCCC_C0_0/GL0
====================================



Starting Points with Worst Slack
********************************

                                                                Starting                                                                   Arrival          
Instance                                                        Reference                   Type        Pin            Net                 Time        Slack
                                                                Clock                                                                                       
------------------------------------------------------------------------------------------------------------------------------------------------------------
FIR_FILTER_0.DATA_HANDLE_0.COREUART_0.CUARTO01.CUARTll0[0]      FCCC_C0_0/FCCC_C0_0/GL0     SLE         Q              CUARTll0[0]         0.076       2.549
FIR_FILTER_0.DATA_HANDLE_0.COREUART_0.CUARTO01.CUARTll0[1]      FCCC_C0_0/FCCC_C0_0/GL0     SLE         Q              CUARTll0[1]         0.076       2.551
FIR_FILTER_0.COREFFT_0.genblk1\.DUT_INPLACE.sm_0.trueRst        FCCC_C0_0/FCCC_C0_0/GL0     SLE         Q              trueRst             0.094       2.830
FIR_FILTER_0.FFT_Im_Buff.FIR_FILTER_FFT_Im_Buff_TPSRAM_R0C0     FCCC_C0_0/FCCC_C0_0/GL0     RAM1K18     A_DOUT[1]      TPSRAM_4_RD[1]      1.968       2.958
FIR_FILTER_0.FFT_Im_Buff.FIR_FILTER_FFT_Im_Buff_TPSRAM_R0C0     FCCC_C0_0/FCCC_C0_0/GL0     RAM1K18     A_DOUT[3]      TPSRAM_4_RD[3]      1.968       2.958
FIR_FILTER_0.FFT_Im_Buff.FIR_FILTER_FFT_Im_Buff_TPSRAM_R0C0     FCCC_C0_0/FCCC_C0_0/GL0     RAM1K18     A_DOUT[4]      TPSRAM_4_RD[4]      1.968       2.958
FIR_FILTER_0.FFT_Im_Buff.FIR_FILTER_FFT_Im_Buff_TPSRAM_R0C0     FCCC_C0_0/FCCC_C0_0/GL0     RAM1K18     A_DOUT[9]      TPSRAM_4_RD[8]      1.968       2.958
FIR_FILTER_0.FFT_Im_Buff.FIR_FILTER_FFT_Im_Buff_TPSRAM_R0C0     FCCC_C0_0/FCCC_C0_0/GL0     RAM1K18     A_DOUT[11]     TPSRAM_4_RD[10]     1.968       2.958
FIR_FILTER_0.FFT_Im_Buff.FIR_FILTER_FFT_Im_Buff_TPSRAM_R0C0     FCCC_C0_0/FCCC_C0_0/GL0     RAM1K18     A_DOUT[14]     TPSRAM_4_RD[13]     1.968       2.958
FIR_FILTER_0.FFT_Im_Buff.FIR_FILTER_FFT_Im_Buff_TPSRAM_R0C0     FCCC_C0_0/FCCC_C0_0/GL0     RAM1K18     A_DOUT[15]     TPSRAM_4_RD[14]     1.968       2.958
============================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                   Starting                                                     Required          
Instance                                                                           Reference                   Type     Pin     Net             Time         Slack
                                                                                   Clock                                                                          
------------------------------------------------------------------------------------------------------------------------------------------------------------------
FIR_FILTER_0.DATA_HANDLE_0.COREUART_0.CUARTO01.CUARTIlIl[1]                        FCCC_C0_0/FCCC_C0_0/GL0     SLE      D       N_92_i          6.445        2.549
FIR_FILTER_0.DATA_HANDLE_0.COREUART_0.CUARTO01.CUARTIlIl[2]                        FCCC_C0_0/FCCC_C0_0/GL0     SLE      D       N_94_i          6.445        2.549
FIR_FILTER_0.DATA_HANDLE_0.COREUART_0.CUARTO01.CUARTIlIl[0]                        FCCC_C0_0/FCCC_C0_0/GL0     SLE      D       N_90_i          6.445        2.656
FIR_FILTER_0.COREFFT_0.genblk1\.DUT_INPLACE.sm_0.rdFFTtimer_0.stage_timer.Q[1]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      D       N_20_i          6.445        2.830
FIR_FILTER_0.COREFFT_0.genblk1\.DUT_INPLACE.sm_0.rdFFTtimer_0.stage_timer.Q[2]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      D       N_16_i          6.445        2.830
FIR_FILTER_0.COREFFT_0.genblk1\.DUT_INPLACE.sm_0.rdFFTtimer_0.stage_timer.Q[0]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      D       N_70            6.445        2.873
FIR_FILTER_0.DATA_HANDLE_0.UART_IF_0.DATA_OUT[0]                                   FCCC_C0_0/FCCC_C0_0/GL0     SLE      D       N_342_mux       6.445        2.958
FIR_FILTER_0.DATA_HANDLE_0.UART_IF_0.DATA_OUT[1]                                   FCCC_C0_0/FCCC_C0_0/GL0     SLE      D       N_341_mux_i     6.445        2.958
FIR_FILTER_0.DATA_HANDLE_0.UART_IF_0.DATA_OUT[2]                                   FCCC_C0_0/FCCC_C0_0/GL0     SLE      D       N_122_0_i       6.445        2.958
FIR_FILTER_0.DATA_HANDLE_0.UART_IF_0.DATA_OUT[3]                                   FCCC_C0_0/FCCC_C0_0/GL0     SLE      D       N_344_mux_i     6.445        2.958
==================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.667
    - Setup time:                            0.222
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.445

    - Propagation time:                      3.896
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     2.549

    Number of logic level(s):                4
    Starting point:                          FIR_FILTER_0.DATA_HANDLE_0.COREUART_0.CUARTO01.CUARTll0[0] / Q
    Ending point:                            FIR_FILTER_0.DATA_HANDLE_0.COREUART_0.CUARTO01.CUARTIlIl[1] / D
    The start point is clocked by            FCCC_C0_0/FCCC_C0_0/GL0 [rising] on pin CLK
    The end   point is clocked by            FCCC_C0_0/FCCC_C0_0/GL0 [rising] on pin CLK

Instance / Net                                                                             Pin      Pin               Arrival     No. of    
Name                                                                              Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------
FIR_FILTER_0.DATA_HANDLE_0.COREUART_0.CUARTO01.CUARTll0[0]                        SLE      Q        Out     0.076     0.076       -         
CUARTll0[0]                                                                       Net      -        -       0.814     -           7         
FIR_FILTER_0.DATA_HANDLE_0.COREUART_0.CUARTO01.CUARTll0_s0_0_a2                   CFG2     B        In      -         0.890       -         
FIR_FILTER_0.DATA_HANDLE_0.COREUART_0.CUARTO01.CUARTll0_s0_0_a2                   CFG2     Y        Out     0.125     1.015       -         
CUARTll0_s0_0_a2                                                                  Net      -        -       0.958     -           11        
FIR_FILTER_0.DATA_HANDLE_0.COREUART_0.CUARTO01.CUARTlIll\.CUARTIlIl_3_i_a4[3]     CFG4     D        In      -         1.973       -         
FIR_FILTER_0.DATA_HANDLE_0.COREUART_0.CUARTO01.CUARTlIll\.CUARTIlIl_3_i_a4[3]     CFG4     Y        Out     0.250     2.223       -         
N_113                                                                             Net      -        -       0.432     -           2         
FIR_FILTER_0.DATA_HANDLE_0.COREUART_0.CUARTO01.CUARTlIll\.CUARTIlIl_3_i_o4[0]     CFG4     C        In      -         2.655       -         
FIR_FILTER_0.DATA_HANDLE_0.COREUART_0.CUARTO01.CUARTlIll\.CUARTIlIl_3_i_o4[0]     CFG4     Y        Out     0.182     2.837       -         
N_98                                                                              Net      -        -       0.648     -           3         
FIR_FILTER_0.DATA_HANDLE_0.COREUART_0.CUARTO01.CUARTIlIl_RNO[1]                   CFG3     C        In      -         3.486       -         
FIR_FILTER_0.DATA_HANDLE_0.COREUART_0.CUARTO01.CUARTIlIl_RNO[1]                   CFG3     Y        Out     0.194     3.679       -         
N_92_i                                                                            Net      -        -       0.216     -           1         
FIR_FILTER_0.DATA_HANDLE_0.COREUART_0.CUARTO01.CUARTIlIl[1]                       SLE      D        In      -         3.896       -         
============================================================================================================================================
Total path delay (propagation time + setup) of 4.118 is 1.049(25.5%) logic and 3.069(74.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: FCCC_C0_0/FCCC_C0_0/GL2
====================================



Starting Points with Worst Slack
********************************

                                                             Starting                                                             Arrival          
Instance                                                     Reference                   Type     Pin     Net                     Time        Slack
                                                             Clock                                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------
CRC_0.crc_256_pwr_0.genblk1\[2\]\.u0.crc_staged_out[149]     FCCC_C0_0/FCCC_C0_0/GL2     SLE      Q       casc_data\[3\][149]     0.094       4.108
CRC_0.crc_256_pwr_0.genblk1\[3\]\.u0.u0.data_in[31]          FCCC_C0_0/FCCC_C0_0/GL2     SLE      Q       casc_data\[3\][63]      0.094       4.164
CRC_0.crc_256_pwr_0.genblk1\[2\]\.u0.crc_staged_out[146]     FCCC_C0_0/FCCC_C0_0/GL2     SLE      Q       casc_data\[3\][146]     0.094       4.385
CRC_0.crc_256_pwr_0.genblk1\[2\]\.u0.crc_staged_out[220]     FCCC_C0_0/FCCC_C0_0/GL2     SLE      Q       casc_data\[3\][220]     0.094       4.405
CRC_0.crc_256_pwr_0.stim_data[65]                            FCCC_C0_0/FCCC_C0_0/GL2     SLE      Q       stim_data[65]           0.094       4.486
CRC_0.crc_256_pwr_0.stim_data[45]                            FCCC_C0_0/FCCC_C0_0/GL2     SLE      Q       stim_data[45]           0.094       4.507
CRC_0.crc_256_pwr_0.genblk1\[1\]\.u0.u0.data_in[150]         FCCC_C0_0/FCCC_C0_0/GL2     SLE      Q       casc_data\[1\][182]     0.094       4.525
CRC_0.crc_256_pwr_0.genblk1\[0\]\.u0.crc_staged_out[69]      FCCC_C0_0/FCCC_C0_0/GL2     SLE      Q       casc_data\[1\][69]      0.094       4.581
CRC_0.crc_256_pwr_0.genblk1\[2\]\.u0.u0.data_in[64]          FCCC_C0_0/FCCC_C0_0/GL2     SLE      Q       casc_data\[2\][96]      0.094       4.582
CRC_0.crc_256_pwr_0.genblk1\[0\]\.u0.crc_staged_out[146]     FCCC_C0_0/FCCC_C0_0/GL2     SLE      Q       casc_data\[1\][146]     0.094       4.622
===================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                       Starting                                                       Required          
Instance                                               Reference                   Type     Pin     Net               Time         Slack
                                                       Clock                                                                            
----------------------------------------------------------------------------------------------------------------------------------------
CRC_0.crc_256_pwr_0.genblk1\[3\]\.u0.u0.lfsr_q[18]     FCCC_C0_0/FCCC_C0_0/GL2     SLE      D       lfsr_c_20[18]     9.778        4.108
CRC_0.crc_256_pwr_0.genblk1\[3\]\.u0.u0.lfsr_q[13]     FCCC_C0_0/FCCC_C0_0/GL2     SLE      D       lfsr_c_15[13]     9.778        4.385
CRC_0.crc_256_pwr_0.genblk1\[0\]\.u0.u0.lfsr_q[5]      FCCC_C0_0/FCCC_C0_0/GL2     SLE      D       lfsr_c_7[5]       9.778        4.486
CRC_0.crc_256_pwr_0.genblk1\[1\]\.u0.u0.lfsr_q[25]     FCCC_C0_0/FCCC_C0_0/GL2     SLE      D       lfsr_c_27[25]     9.778        4.525
CRC_0.crc_256_pwr_0.genblk1\[2\]\.u0.u0.lfsr_q[5]      FCCC_C0_0/FCCC_C0_0/GL2     SLE      D       lfsr_c_7[5]       9.778        4.582
CRC_0.crc_256_pwr_0.genblk1\[1\]\.u0.u0.lfsr_q[21]     FCCC_C0_0/FCCC_C0_0/GL2     SLE      D       lfsr_c_23[21]     9.778        4.622
CRC_0.crc_256_pwr_0.genblk1\[0\]\.u0.u0.lfsr_q[21]     FCCC_C0_0/FCCC_C0_0/GL2     SLE      D       lfsr_c_23[21]     9.778        4.657
CRC_0.crc_256_pwr_0.genblk1\[2\]\.u0.u0.lfsr_q[21]     FCCC_C0_0/FCCC_C0_0/GL2     SLE      D       lfsr_c_23[21]     9.778        4.657
CRC_0.crc_256_pwr_0.genblk1\[2\]\.u0.u0.lfsr_q[27]     FCCC_C0_0/FCCC_C0_0/GL2     SLE      D       lfsr_c_29[27]     9.778        4.657
CRC_0.crc_256_pwr_0.genblk1\[2\]\.u0.u0.lfsr_q[29]     FCCC_C0_0/FCCC_C0_0/GL2     SLE      D       lfsr_c_31[29]     9.778        4.657
========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.222
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.778

    - Propagation time:                      5.670
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.108

    Number of logic level(s):                7
    Starting point:                          CRC_0.crc_256_pwr_0.genblk1\[2\]\.u0.crc_staged_out[149] / Q
    Ending point:                            CRC_0.crc_256_pwr_0.genblk1\[3\]\.u0.u0.lfsr_q[18] / D
    The start point is clocked by            FCCC_C0_0/FCCC_C0_0/GL2 [rising] on pin CLK
    The end   point is clocked by            FCCC_C0_0/FCCC_C0_0/GL2 [rising] on pin CLK

Instance / Net                                                                             Pin      Pin               Arrival     No. of    
Name                                                                              Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------
CRC_0.crc_256_pwr_0.genblk1\[2\]\.u0.crc_staged_out[149]                          SLE      Q        Out     0.094     0.094       -         
casc_data\[3\][149]                                                               Net      -        -       0.744     -           5         
CRC_0.crc_256_pwr_0.genblk1\[3\]\.u0.u0.lfsr_c_15_0_a4_0_a3_0_a2_1[13]            CFG2     B        In      -         0.838       -         
CRC_0.crc_256_pwr_0.genblk1\[3\]\.u0.u0.lfsr_c_15_0_a4_0_a3_0_a2_1[13]            CFG2     Y        Out     0.143     0.981       -         
N_602                                                                             Net      -        -       0.648     -           3         
CRC_0.crc_256_pwr_0.genblk1\[3\]\.u0.u0.lfsr_c_27_0_a2_0_a4_0_a3_0_a2_9[25]       CFG3     C        In      -         1.629       -         
CRC_0.crc_256_pwr_0.genblk1\[3\]\.u0.u0.lfsr_c_27_0_a2_0_a4_0_a3_0_a2_9[25]       CFG3     Y        Out     0.196     1.825       -         
N_685                                                                             Net      -        -       0.744     -           5         
CRC_0.crc_256_pwr_0.genblk1\[3\]\.u0.u0.lfsr_c_28_0_a2_6_a2_60_a3_0_a2_15[26]     CFG3     C        In      -         2.569       -         
CRC_0.crc_256_pwr_0.genblk1\[3\]\.u0.u0.lfsr_c_28_0_a2_6_a2_60_a3_0_a2_15[26]     CFG3     Y        Out     0.196     2.765       -         
N_953                                                                             Net      -        -       0.648     -           3         
CRC_0.crc_256_pwr_0.genblk1\[3\]\.u0.u0.lfsr_c_25_0_a2_1_a4_0_a3_0_a2_14[23]      CFG3     C        In      -         3.413       -         
CRC_0.crc_256_pwr_0.genblk1\[3\]\.u0.u0.lfsr_c_25_0_a2_1_a4_0_a3_0_a2_14[23]      CFG3     Y        Out     0.196     3.610       -         
N_1134                                                                            Net      -        -       0.648     -           3         
CRC_0.crc_256_pwr_0.genblk1\[3\]\.u0.u0.lfsr_c_20_0_a2_0_a3_0_a2_37[18]           CFG4     C        In      -         4.258       -         
CRC_0.crc_256_pwr_0.genblk1\[3\]\.u0.u0.lfsr_c_20_0_a2_0_a3_0_a2_37[18]           CFG4     Y        Out     0.196     4.454       -         
lfsr_c_20_0_a2_0_a3_0_a2_37[18]                                                   Net      -        -       0.216     -           1         
CRC_0.crc_256_pwr_0.genblk1\[3\]\.u0.u0.lfsr_c_20_0_a2_0_a3_0_a2_39[18]           CFG4     D        In      -         4.670       -         
CRC_0.crc_256_pwr_0.genblk1\[3\]\.u0.u0.lfsr_c_20_0_a2_0_a3_0_a2_39[18]           CFG4     Y        Out     0.284     4.954       -         
lfsr_c_20_0_a2_0_a3_0_a2_39[18]                                                   Net      -        -       0.216     -           1         
CRC_0.crc_256_pwr_0.genblk1\[3\]\.u0.u0.lfsr_c_20_0_a2_0_a3_0_a2[18]              CFG4     D        In      -         5.170       -         
CRC_0.crc_256_pwr_0.genblk1\[3\]\.u0.u0.lfsr_c_20_0_a2_0_a3_0_a2[18]              CFG4     Y        Out     0.284     5.454       -         
lfsr_c_20[18]                                                                     Net      -        -       0.216     -           1         
CRC_0.crc_256_pwr_0.genblk1\[3\]\.u0.u0.lfsr_q[18]                                SLE      D        In      -         5.670       -         
============================================================================================================================================
Total path delay (propagation time + setup) of 5.892 is 1.812(30.8%) logic and 4.080(69.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: fft_inpl_slowClock|divider_inferred_clock[2]
====================================



Starting Points with Worst Slack
********************************

                                                                                                                Starting                                                                           Arrival          
Instance                                                                                                        Reference                                        Type     Pin     Net              Time        Slack
                                                                                                                Clock                                                                                               
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FIR_FILTER_0.COREFFT_0.genblk1\.DUT_INPLACE.sm_0.twid_wA_0.slowTimer.Q[2]                                       fft_inpl_slowClock|divider_inferred_clock[2]     SLE      Q       twid_wA_w[2]     0.076       3.566
FIR_FILTER_0.COREFFT_0.genblk1\.DUT_INPLACE.sm_0.twid_wA_0.slowTimer.Q[1]                                       fft_inpl_slowClock|divider_inferred_clock[2]     SLE      Q       twid_wA_w[1]     0.094       3.609
FIR_FILTER_0.COREFFT_0.genblk1\.DUT_INPLACE.sm_0.twid_wA_0.slowTimer.Q[0]                                       fft_inpl_slowClock|divider_inferred_clock[2]     SLE      Q       twid_wA_w[0]     0.094       4.253
FIR_FILTER_0.COREFFT_0.genblk1\.DUT_INPLACE.sm_0.twid_wA_0.slowTimer.Q[3]                                       fft_inpl_slowClock|divider_inferred_clock[2]     SLE      Q       twid_wA_w[3]     0.094       5.022
FIR_FILTER_0.COREFFT_0.genblk1\.DUT_INPLACE.sm_0.twid_wA_0.slowTimer.Q[4]                                       fft_inpl_slowClock|divider_inferred_clock[2]     SLE      Q       twid_wA_w[4]     0.094       5.361
FIR_FILTER_0.COREFFT_0.genblk1\.DUT_INPLACE.sm_0.twid_wA_0.slowTimer.Q[5]                                       fft_inpl_slowClock|divider_inferred_clock[2]     SLE      Q       twid_wA_w[5]     0.094       7.051
FIR_FILTER_0.COREFFT_0.genblk1\.DUT_INPLACE.sm_0.twid_wA_0.slowTimer.Q[6]                                       fft_inpl_slowClock|divider_inferred_clock[2]     SLE      Q       twid_wA_w[6]     0.094       7.669
FIR_FILTER_0.COREFFT_0.genblk1\.DUT_INPLACE.sm_0.twid_wA_0.ngrst2rst_0.pulse                                    fft_inpl_slowClock|divider_inferred_clock[2]     SLE      Q       pulse            0.094       8.179
FIR_FILTER_0.COREFFT_0.genblk1\.DUT_INPLACE.sm_0.twid_wA_0.twid_wEn                                             fft_inpl_slowClock|divider_inferred_clock[2]     SLE      Q       twid_wEn_w       0.094       8.763
FIR_FILTER_0.COREFFT_0.genblk1\.DUT_INPLACE.sm_0.twid_wA_0.ngrst2rst_0.sync_ngrst_0.genblk1\.delayLine\[3\]     fft_inpl_slowClock|divider_inferred_clock[2]     SLE      Q       synced_ngrst     0.076       8.986
====================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                Starting                                                                                      Required          
Instance                                                                                                                        Reference                                        Type        Pin           Net                Time         Slack
                                                                                                                                Clock                                                                                                           
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FIR_FILTER_0.COREFFT_0.genblk1\.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_sram\.smGen_RAM_0.FIR_FILTER_COREFFT_0_ram_smGen_R0C0     fft_inpl_slowClock|divider_inferred_clock[2]     RAM1K18     B_DIN[0]      N_35_i             9.708        3.566
FIR_FILTER_0.COREFFT_0.genblk1\.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_sram\.smGen_RAM_0.FIR_FILTER_COREFFT_0_ram_smGen_R0C0     fft_inpl_slowClock|divider_inferred_clock[2]     RAM1K18     B_DIN[7]      twidData_w[7]      9.708        4.158
FIR_FILTER_0.COREFFT_0.genblk1\.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_sram\.smGen_RAM_0.FIR_FILTER_COREFFT_0_ram_smGen_R0C0     fft_inpl_slowClock|divider_inferred_clock[2]     RAM1K18     B_DIN[10]     twidData_w[9]      9.708        4.319
FIR_FILTER_0.COREFFT_0.genblk1\.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_sram\.smGen_RAM_0.FIR_FILTER_COREFFT_0_ram_smGen_R0C0     fft_inpl_slowClock|divider_inferred_clock[2]     RAM1K18     B_DIN[4]      twidData_w[4]      9.708        4.334
FIR_FILTER_0.COREFFT_0.genblk1\.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_sram\.smGen_RAM_0.FIR_FILTER_COREFFT_0_ram_smGen_R0C0     fft_inpl_slowClock|divider_inferred_clock[2]     RAM1K18     B_DIN[11]     twidData_w[10]     9.708        4.406
FIR_FILTER_0.COREFFT_0.genblk1\.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_sram\.smGen_RAM_0.FIR_FILTER_COREFFT_0_ram_smGen_R0C0     fft_inpl_slowClock|divider_inferred_clock[2]     RAM1K18     B_DIN[13]     twidData_w[12]     9.708        4.424
FIR_FILTER_0.COREFFT_0.genblk1\.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_sram\.smGen_RAM_0.FIR_FILTER_COREFFT_0_ram_smGen_R0C0     fft_inpl_slowClock|divider_inferred_clock[2]     RAM1K18     B_DIN[12]     twidData_w[11]     9.708        4.472
FIR_FILTER_0.COREFFT_0.genblk1\.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_sram\.smGen_RAM_0.FIR_FILTER_COREFFT_0_ram_smGen_R0C0     fft_inpl_slowClock|divider_inferred_clock[2]     RAM1K18     B_DIN[6]      twidData_w[6]      9.708        4.478
FIR_FILTER_0.COREFFT_0.genblk1\.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_sram\.smGen_RAM_0.FIR_FILTER_COREFFT_0_ram_smGen_R0C0     fft_inpl_slowClock|divider_inferred_clock[2]     RAM1K18     B_DIN[5]      twidData_w[5]      9.708        4.485
FIR_FILTER_0.COREFFT_0.genblk1\.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_sram\.smGen_RAM_0.FIR_FILTER_COREFFT_0_ram_smGen_R0C0     fft_inpl_slowClock|divider_inferred_clock[2]     RAM1K18     B_DIN[3]      N_110_i            9.708        4.600
================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.292
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.708

    - Propagation time:                      6.142
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.566

    Number of logic level(s):                7
    Starting point:                          FIR_FILTER_0.COREFFT_0.genblk1\.DUT_INPLACE.sm_0.twid_wA_0.slowTimer.Q[2] / Q
    Ending point:                            FIR_FILTER_0.COREFFT_0.genblk1\.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_sram\.smGen_RAM_0.FIR_FILTER_COREFFT_0_ram_smGen_R0C0 / B_DIN[0]
    The start point is clocked by            fft_inpl_slowClock|divider_inferred_clock[2] [falling] on pin CLK
    The end   point is clocked by            fft_inpl_slowClock|divider_inferred_clock[2] [falling] on pin B_CLK

Instance / Net                                                                                                                              Pin          Pin               Arrival     No. of    
Name                                                                                                                            Type        Name         Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FIR_FILTER_0.COREFFT_0.genblk1\.DUT_INPLACE.sm_0.twid_wA_0.slowTimer.Q[2]                                                       SLE         Q            Out     0.076     0.076       -         
twid_wA_w[2]                                                                                                                    Net         -            -       1.619     -           82        
FIR_FILTER_0.COREFFT_0.genblk1\.DUT_INPLACE.lut_0.T_1_31_0_.m2                                                                  CFG2        A            In      -         1.695       -         
FIR_FILTER_0.COREFFT_0.genblk1\.DUT_INPLACE.lut_0.T_1_31_0_.m2                                                                  CFG2        Y            Out     0.087     1.782       -         
m2                                                                                                                              Net         -            -       0.995     -           16        
FIR_FILTER_0.COREFFT_0.genblk1\.DUT_INPLACE.lut_0.T_1_31_0_.m3                                                                  CFG3        C            In      -         2.777       -         
FIR_FILTER_0.COREFFT_0.genblk1\.DUT_INPLACE.lut_0.T_1_31_0_.m3                                                                  CFG3        Y            Out     0.182     2.959       -         
m3                                                                                                                              Net         -            -       0.648     -           3         
FIR_FILTER_0.COREFFT_0.genblk1\.DUT_INPLACE.lut_0.T_1_31_0_.m11_1                                                               CFG4        D            In      -         3.607       -         
FIR_FILTER_0.COREFFT_0.genblk1\.DUT_INPLACE.lut_0.T_1_31_0_.m11_1                                                               CFG4        Y            Out     0.250     3.857       -         
m11_1                                                                                                                           Net         -            -       0.432     -           2         
FIR_FILTER_0.COREFFT_0.genblk1\.DUT_INPLACE.lut_0.T_1_31_0_.m11_2_1                                                             CFG4        C            In      -         4.290       -         
FIR_FILTER_0.COREFFT_0.genblk1\.DUT_INPLACE.lut_0.T_1_31_0_.m11_2_1                                                             CFG4        Y            Out     0.196     4.486       -         
m11_2_1                                                                                                                         Net         -            -       0.216     -           1         
FIR_FILTER_0.COREFFT_0.genblk1\.DUT_INPLACE.lut_0.T_1_31_0_.m11_2                                                               CFG4        B            In      -         4.702       -         
FIR_FILTER_0.COREFFT_0.genblk1\.DUT_INPLACE.lut_0.T_1_31_0_.m11_2                                                               CFG4        Y            Out     0.143     4.845       -         
m11_2                                                                                                                           Net         -            -       0.216     -           1         
FIR_FILTER_0.COREFFT_0.genblk1\.DUT_INPLACE.lut_0.T_1_31_0_.m20                                                                 CFG3        C            In      -         5.061       -         
FIR_FILTER_0.COREFFT_0.genblk1\.DUT_INPLACE.lut_0.T_1_31_0_.m20                                                                 CFG3        Y            Out     0.196     5.258       -         
m20                                                                                                                             Net         -            -       0.432     -           2         
FIR_FILTER_0.COREFFT_0.genblk1\.DUT_INPLACE.lut_0.T_1_31_0_.N_35_i                                                              CFG3        C            In      -         5.690       -         
FIR_FILTER_0.COREFFT_0.genblk1\.DUT_INPLACE.lut_0.T_1_31_0_.N_35_i                                                              CFG3        Y            Out     0.182     5.872       -         
N_35_i                                                                                                                          Net         -            -       0.270     -           1         
FIR_FILTER_0.COREFFT_0.genblk1\.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_sram\.smGen_RAM_0.FIR_FILTER_COREFFT_0_ram_smGen_R0C0     RAM1K18     B_DIN[0]     In      -         6.142       -         
=================================================================================================================================================================================================
Total path delay (propagation time + setup) of 6.434 is 1.606(25.0%) logic and 4.828(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: led_blink|clkout_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                          Arrival          
Instance                     Reference                           Type     Pin     Net          Time        Slack
                             Clock                                                                              
----------------------------------------------------------------------------------------------------------------
CRC_0.led_blink_0.led[1]     led_blink|clkout_inferred_clock     SLE      Q       led_c[1]     0.094       8.353
CRC_0.led_blink_0.led[0]     led_blink|clkout_inferred_clock     SLE      Q       led_c[0]     0.094       8.409
================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                            Required          
Instance                     Reference                           Type     Pin     Net            Time         Slack
                             Clock                                                                                 
-------------------------------------------------------------------------------------------------------------------
CRC_0.led_blink_0.led[1]     led_blink|clkout_inferred_clock     SLE      D       led_1[1]       9.778        8.353
CRC_0.led_blink_0.led[0]     led_blink|clkout_inferred_clock     SLE      D       led_c_i[0]     9.778        8.409
===================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.222
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.778

    - Propagation time:                      1.425
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 8.353

    Number of logic level(s):                1
    Starting point:                          CRC_0.led_blink_0.led[1] / Q
    Ending point:                            CRC_0.led_blink_0.led[1] / D
    The start point is clocked by            led_blink|clkout_inferred_clock [rising] on pin CLK
    The end   point is clocked by            led_blink|clkout_inferred_clock [rising] on pin CLK

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                             Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
CRC_0.led_blink_0.led[1]         SLE      Q        Out     0.094     0.094       -         
led_c[1]                         Net      -        -       0.971     -           2         
CRC_0.led_blink_0.led_RNO[1]     CFG2     B        In      -         1.066       -         
CRC_0.led_blink_0.led_RNO[1]     CFG2     Y        Out     0.143     1.209       -         
led_1[1]                         Net      -        -       0.216     -           1         
CRC_0.led_blink_0.led[1]         SLE      D        In      -         1.425       -         
===========================================================================================
Total path delay (propagation time + setup) of 1.647 is 0.459(27.9%) logic and 1.188(72.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
@W: MT447 :"d:/g5_soc/dsp/fir_filter/dsp_fir_filter/designer/top/synthesis.fdc":11:0:11:0|Timing constraint (through [get_pins { SYSRESET_0.POWER_ON_RESET_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 

Finished final timing analysis (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:20s; Memory used current: 263MB peak: 271MB)


Finished timing report (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:20s; Memory used current: 263MB peak: 271MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: m2s010vf256-1
Cell usage:
AND2            1 use
CCC             1 use
CLKINT          6 uses
FLASH_FREEZE    1 use
RCOSC_25_50MHZ  1 use
SYSRESET        1 use
CFG1           9 uses
CFG2           1090 uses
CFG3           1520 uses
CFG4           2323 uses

Carry cells:
ARI1            516 uses - used for arithmetic functions
ARI1            42 uses - used for Wide-Mux implementation
Total ARI1      558 uses


Sequential Cells: 
SLE            4095 uses

DSP Blocks:   20 of 22 (90%)
 MACC:        20 Mults

I/O ports: 11
I/O primitives: 9
INBUF          3 uses
OUTBUF         6 uses


Global Clock Buffers: 6

RAM/ROM usage summary
Total Block RAMs (RAM1K18) : 12 of 21 (57%)

Total LUTs:    5500

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K18  Interface Logic : SLEs = 432; LUTs = 432;
MACC     Interface Logic : SLEs = 720; LUTs = 720;

Total number of SLEs after P&R:  4095 + 0 + 432 + 720 = 5247;
Total number of LUTs after P&R:  5500 + 0 + 432 + 720 = 6652;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:20s; Memory used current: 44MB peak: 271MB)

Process took 0h:00m:20s realtime, 0h:00m:20s cputime
# Tue May 28 18:24:47 2019

###########################################################]
