// lvds_tx1.v

// Generated using ACDS version 20.1 720

`timescale 1 ps / 1 ps
module lvds_tx1 (
		input  wire        ext_coreclock, // ext_coreclock.export
		input  wire        ext_fclk,      //      ext_fclk.export
		input  wire        ext_loaden,    //    ext_loaden.export
		input  wire        pll_areset,    //    pll_areset.export
		output wire        tx_coreclock,  //  tx_coreclock.export
		input  wire [23:0] tx_in,         //         tx_in.export
		output wire [2:0]  tx_out,        //        tx_out.export
		output wire        tx_outclock    //   tx_outclock.export
	);

	lvds_tx1_altera_lvds_201_xjnte5y lvds_0 (
		.tx_in         (tx_in),         //         tx_in.export
		.tx_out        (tx_out),        //        tx_out.export
		.tx_outclock   (tx_outclock),   //   tx_outclock.export
		.tx_coreclock  (tx_coreclock),  //  tx_coreclock.export
		.ext_fclk      (ext_fclk),      //      ext_fclk.export
		.ext_loaden    (ext_loaden),    //    ext_loaden.export
		.ext_coreclock (ext_coreclock), // ext_coreclock.export
		.pll_areset    (pll_areset)     //    pll_areset.export
	);

endmodule
