# Spatz

Spatz is a vector coprocessor based on the [RISC-V vector extension spec v1.0](https://github.com/riscv/riscv-v-spec/releases/tag/v1.0).

For an example on how is integrated into a system and connected to a scalar core, please refere to the [MemPool project](https://iis-git.ee.ethz.ch/mempool/mempool.git).

## Get Started

Make sure you clone this repository recursively to get all the necessary submodules:

```bash
git submodule update --init --recursive
```

If the repository path of any submodule changes, run the following command to change your submodule's pointer to the remote repository:

```bash
git submodule sync --recursive
```

## Dependencies

When simulatig RTL code, an installation of Bender is required to generate simulation scripts:

```bash
make bender
```

## Supported Instructions

The goal of Spatz is to implement all instructions belonging to the Zve32x vector extension for embedded processors. The following lists contains all of the instructions belonging to Zve32x and an indication if they are already implemented or not. Spatz does not yet understand vector masking or vector widening/narrowing. Most of the unsupported instructions fall into these two categories.

### Vector Configuration-Setting

| Instruction | Status |
|-------------|:------:|
| vsetvli     |    âœ…   |
| vsetivli    |    âœ…   |
| vsetvl      |    âœ…   |

### Vector Loads and Stores

| Instruction       | Status |
|-------------------|:------:|
| vle{8, 16, 32}    |    âœ…   |
| vluxei{8, 16, 32} |    âŒ   |
| vlse{8, 16, 32}   |    âœ…   |
| vloxei{8, 16, 32} |    âŒ   |
| vse{8, 16, 32}    |    âœ…   |
| vsuxei{8, 16, 32} |    âŒ   |
| vsse{8, 16, 32}   |    âœ…   |
| vsoxei{8, 16, 32} |    âŒ   |

### Vector Integer Arithmetic

| Instruction                       | Status |
|-----------------------------------|:------:|
| vadd.{vv, vx, vi}                 |    âœ…   |
| vsub.{vv, vx}                     |    âœ…   |
| vrsub.{vx, vi}                    |    âœ…   |
| vwaddu.{vv, vx}                   |    âŒ   |
| vwsubu.{vv, vx}                   |    âŒ   |
| vwadd.{vv, vx}                    |    âŒ   |
| vwsub.{vv, vx}                    |    âŒ   |
| vwaddu.{wv, wx}                   |    âŒ   |
| vwsubu.{wv, wx}                   |    âŒ   |
| vwadd.{wv, wx}                    |    âŒ   |
| vwsub.{wv, wx}                    |    âŒ   |
| vzext.{vf2, vf4, vf8}             |    âŒ   |
| vsext.{vf2, vf4, vf8}             |    âŒ   |
| vadc.{vvm, vxm, vim}              |    âŒ   |
| vmadc.{vvm, vxm, vim, vv, vx, vi} |    âŒ   |
| vsbc.{vvm, vxm}                   |    âŒ   |
| vmsbc.{vvm, vxm, vv, vx}          |    âŒ   |
| vand.{vv, vx, vi}                 |    âœ…   |
| vor.{vv, vx, vi}                  |    âœ…   |
| vxor.{vv, vx, vi}                 |    âœ…   |
| vssl.{vv, vx, vi}                 |    âœ…   |
| vsrl.{vv, vx, vi}                 |    âœ…   |
| vsra.{vv, vx, vi}                 |    âœ…   |
| vnsrl.{wv, wx, wi}                |    âŒ   |
| vnsra.{wv, wx, wi}                |    âŒ   |
| vmseq.{vv, vx, vi}                |    âŒ   |
| vmsne.{vv, vx, vi}                |    âŒ   |
| vmsltu.{vv, vx}                   |    âŒ   |
| vmslt.{vv, vx}                    |    âŒ   |
| vmsleu.{vv, vx, vi}               |    âŒ   |
| vmsle.{vv, vx, vi}                |    âŒ   |
| vmsgtu.{vx, vi}                   |    âŒ   |
| vmsgt.{vx, vi}                    |    âŒ   |
| vminu.{vv. vx}                    |    âœ…   |
| vmin.{vv, vx}                     |    âœ…   |
| vmaxu.{vv, vx}                    |    âœ…   |
| vmax.{vv, vx}                     |    âœ…   |
| vmul.{vv, vx}                     |    âœ…   |
| vmulh.{vv, vx}                    |    âœ…   |
| vmulhu.{vv, vx}                   |    âœ…   |
| vmulhsu.{vv, vx}                  |    âœ…   |
| vdivu.{vv, vx}                    |    âœ…   |
| vdiv.{vv, vx}                     |    âœ…   |
| vremu.{vv, vx}                    |    âœ…   |
| vrem.{vv, vx}                     |    âœ…   |
| vwmul.{vv, vx}                    |    âŒ   |
| vwmulu.{vv, vx}                   |    âŒ   |
| vwmulsu.{vv, vx}                  |    âŒ   |
| vmacc.{vv, vx}                    |    âœ…   |
| vnmsac.{vv, vx}                   |    âœ…   |
| vmadd.{vv, vx}                    |    âœ…   |
| vnmsub.{vv, vx}                   |    âœ…   |
| vwmaccu.{vv, vx}                  |    âŒ   |
| vwmacc.{vv, vx}                   |    âŒ   |
| vwmaccsu.{vv, vx}                 |    âŒ   |
| vwmaccus.vx                       |    âŒ   |
| vmerge.{vvm, vxm, vim}            |    âŒ   |
| vmv.v.{v, x, i}                   |    âœ…   |

### Vector Fixed-Point Arithmetic

| Instruction          | Status |
|----------------------|:------:|
| vsaddu.{vv, vx, vi}  |    âŒ   |
| vsadd.{vv, vx, vi}   |    âŒ   |
| vssubu.{vv, vx}      |    âŒ   |
| vssub.{vv.vx}        |    âŒ   |
| vaaddu.{vv, vx}      |    âŒ   |
| vaadd.{vv, vx}       |    âŒ   |
| vasubu.{vv, vx}      |    âŒ   |
| vasub.{vv, vx}       |    âŒ   |
| vsmul.{vv, vx}       |    âŒ   |
| vssrl.{vv, vx, vi}   |    âŒ   |
| vssra.{vv, vx, vi}   |    âŒ   |
| vnclipu.{wv, wx, wi} |    âŒ   |
| vnclip.{wv, wx, wi}  |    âŒ   |

### Vector Reduction

| Instruction  | Status |
|--------------|:------:|
| vredsum.vs   |    âŒ   |
| vredmaxu.vs  |    âŒ   |
| vredmax.vs   |    âŒ   |
| vredminu.vs  |    âŒ   |
| vredmin.vs   |    âŒ   |
| vredand.vs   |    âŒ   |
| vredor.vs    |    âŒ   |
| vredxor.vs   |    âŒ   |
| vwredsumu.vs |    âŒ   |
| vwredsum.vs  |    âŒ   |

### Vector Mask

| Instruction | Status |
|-------------|:------:|
| vmand.mm    |    âŒ   |
| vmnand.mm   |    âŒ   |
| vmandn.mm   |    âŒ   |
| vmxor.mm    |    âŒ   |
| vmor.mm     |    âŒ   |
| vmorn.mm    |    âŒ   |
| vmxnor.mm   |    âŒ   |
| vmmv.m      |    âŒ   |
| vmclr.m     |    âŒ   |
| vmset.m     |    âŒ   |
| vmnot.m     |    âŒ   |
| vcpop.m     |    âŒ   |
| vfirst.m    |    âŒ   |
| vmsbf.m     |    âŒ   |
| vmsif.m     |    âŒ   |
| vmsof.m     |    âŒ   |
| viota.m     |    âŒ   |
| vid.v       |    âŒ   |

### Vector Permutation

| Instruction           | Status |
|-----------------------|:------:|
| vmv.{x.s, s.x}        |    âŒ   |
| vslideup.{vx, vi}     |    âœ…   |
| vslidedown.{vx, vi}   |    âœ…   |
| vslide1up.vx          |    âœ…   |
| vslide1down.vx        |    âœ…   |
| vrgather.{vv, vx, vi} |    âŒ   |
| vrgatherei16.vv       |    âŒ   |
| vcompress.vm          |    âŒ   |
| vmv{1, 2, 4, 8}r.v    |    âŒ   |

## Supported Instructions: Merge-Mode

### Vector Configuration-Setting

| Instruction | Status |
|-------------|:------:|
| vsetvli     |    âœ…   |
| vsetivli    |    âœ…   |
| vsetvl      |    âœ…   |

### Vector Loads and Stores

| Instruction          | Status |
|-------------------   |:------:|
| vle{8, 16, 32, 64}   |    âœ…   |
| vluxei{8, 16, 32, 64}|    ğŸ”   |
| vlse{8, 16, 32, 64}  |    âœ…   |
| vloxei{8, 16, 32, 64}|    ğŸ”   |
| vse{8, 16, 32, 64}   |    âœ…   |
| vsuxei{8, 16, 32, 64}|    ğŸ”   |
| vsse{8, 16, 32, 64}  |    âœ…   |
| vsoxei{8, 16, 32, 64}|    ğŸ”   |

### Vector Integer Arithmetic

| Instruction                       | Status |
|-----------------------------------|:------:|
| vadd.{vv, vx, vi}                 |    âœ…   |
| vsub.{vv, vx}                     |    âœ…   |
| vrsub.{vx, vi}                    |    âœ…   |
| vwaddu.{vv, vx}                   |    âŒ   |
| vwsubu.{vv, vx}                   |    âŒ   |
| vwadd.{vv, vx}                    |    âŒ   |
| vwsub.{vv, vx}                    |    âŒ   |
| vwaddu.{wv, wx}                   |    âŒ   |
| vwsubu.{wv, wx}                   |    âŒ   |
| vwadd.{wv, wx}                    |    âŒ   |
| vwsub.{wv, wx}                    |    âŒ   |
| vzext.{vf2, vf4, vf8}             |    âŒ   |
| vsext.{vf2, vf4, vf8}             |    âŒ   |
| vadc.{vvm, vxm, vim}              |    ğŸ”   |
| vmadc.{vvm, vxm, vim, vv, vx, vi} |    ğŸ”   |
| vsbc.{vvm, vxm}                   |    ğŸ”   |
| vmsbc.{vvm, vxm, vv, vx}          |    ğŸ”   |
| vand.{vv, vx, vi}                 |    âœ…   |
| vor.{vv, vx, vi}                  |    âœ…   |
| vxor.{vv, vx, vi}                 |    âœ…   |
| vsll.{vv, vx, vi}                 |    âœ…   |
| vsrl.{vv, vx, vi}                 |    âœ…   |
| vsra.{vv, vx, vi}                 |    âœ…   |
| vnsrl.{wv, wx, wi}                |    âŒ   |
| vnsra.{wv, wx, wi}                |    âŒ   |
| vmseq.{vv, vx, vi}                |    ğŸ”   |
| vmsne.{vv, vx, vi}                |    ğŸ”   |
| vmsltu.{vv, vx}                   |    ğŸ”   |
| vmslt.{vv, vx}                    |    ğŸ”   |
| vmsleu.{vv, vx, vi}               |    ğŸ”   |
| vmsle.{vv, vx, vi}                |    ğŸ”   |
| vmsgtu.{vx, vi}                   |    ğŸ”   |
| vmsgt.{vx, vi}                    |    ğŸ”   |
| vminu.{vv. vx}                    |    âœ…   |
| vmin.{vv, vx}                     |    âœ…   |
| vmaxu.{vv, vx}                    |    âœ…   |
| vmax.{vv, vx}                     |    âœ…   |
| vmul.{vv, vx}                     |    âœ…   |
| vmulh.{vv, vx}                    |    âœ…   |
| vmulhu.{vv, vx}                   |    âœ…   |
| vmulhsu.{vv, vx}                  |    âœ…   |
| vdivu.{vv, vx}                    |    âœ…   |
| vdiv.{vv, vx}                     |    âœ…   |
| vremu.{vv, vx}                    |    âœ…   |
| vrem.{vv, vx}                     |    âœ…   |
| vwmul.{vv, vx}                    |    ğŸ”   |
| vwmulu.{vv, vx}                   |    ğŸ”   |
| vwmulsu.{vv, vx}                  |    ğŸ”   |
| vmacc.{vv, vx}                    |    âœ…   |
| vnmsac.{vv, vx}                   |    âœ…   |
| vmadd.{vv, vx}                    |    âœ…   |
| vnmsub.{vv, vx}                   |    âœ…   |
| vwmaccu.{vv, vx}                  |    ğŸ”   |
| vwmacc.{vv, vx}                   |    ğŸ”   |
| vwmaccsu.{vv, vx}                 |    ğŸ”   |
| vwmaccus.vx                       |    ğŸ”   |
| vmerge.{vvm, vxm, vim}            |    ğŸ”   |
| vmv.v.{v, x, i}                   |    âœ…   |

### Vector Fixed-Point Arithmetic

| Instruction          | Status |
|----------------------|:------:|
| vsaddu.{vv, vx, vi}  |    âŒ   |
| vsadd.{vv, vx, vi}   |    âŒ   |
| vssubu.{vv, vx}      |    âŒ   |
| vssub.{vv.vx}        |    âŒ   |
| vaaddu.{vv, vx}      |    âŒ   |
| vaadd.{vv, vx}       |    âŒ   |
| vasubu.{vv, vx}      |    âŒ   |
| vasub.{vv, vx}       |    âŒ   |
| vsmul.{vv, vx}       |    âŒ   |
| vssrl.{vv, vx, vi}   |    âŒ   |
| vssra.{vv, vx, vi}   |    âŒ   |
| vnclipu.{wv, wx, wi} |    âŒ   |
| vnclip.{wv, wx, wi}  |    âŒ   |

### Vector Reduction

| Instruction  | Status |
|--------------|:------:|
| vredsum.vs   |    âŒ   |
| vredmaxu.vs  |    âŒ   |
| vredmax.vs   |    âŒ   |
| vredminu.vs  |    âŒ   |
| vredmin.vs   |    âŒ   |
| vredand.vs   |    âŒ   |
| vredor.vs    |    âŒ   |
| vredxor.vs   |    âŒ   |
| vwredsumu.vs |    âŒ   |
| vwredsum.vs  |    âŒ   |

### Vector Mask

| Instruction | Status |
|-------------|:------:|
| vmand.mm    |    âŒ   |
| vmnand.mm   |    âŒ   |
| vmandn.mm   |    âŒ   |
| vmxor.mm    |    âŒ   |
| vmor.mm     |    âŒ   |
| vmorn.mm    |    âŒ   |
| vmxnor.mm   |    âŒ   |
| vmmv.m      |    âŒ   |
| vmclr.m     |    âŒ   |
| vmset.m     |    âŒ   |
| vmnot.m     |    âŒ   |
| vcpop.m     |    âŒ   |
| vfirst.m    |    âŒ   |
| vmsbf.m     |    âŒ   |
| vmsif.m     |    âŒ   |
| vmsof.m     |    âŒ   |
| viota.m     |    âŒ   |
| vid.v       |    âŒ   |

### Vector Permutation

| Instruction           | Status |
|-----------------------|:------:|
| vmv.{x.s, s.x}        |    âš ï¸   |
| vslideup.{vx, vi}     |    âš ï¸   |
| vslidedown.{vx, vi}   |    âš ï¸   |
| vslide1up.vx          |    âš ï¸   |
| vslide1down.vx        |    âš ï¸   |
| vrgather.{vv, vx, vi} |    âŒ   |
| vrgatherei16.vv       |    âŒ   |
| vcompress.vm          |    âŒ   |
| vmv{1, 2, 4, 8}r.v    |    âŒ   |

### RV32M Standard Extension

| Instruction           | Status |
|-----------------------|:------:|
| MUL   		        |    âœ…   |
| MULH 			        |    âœ…   |
| MULHSU                |    âœ…   |
| MULHU                 |    âœ…   |
| DIV                   |    âœ…   |
| DIVU                  |    âœ…   |
| REM                   |    âœ…   |
| REMU                  |    âœ…   |

### RV64M Standard Extension

| Instruction           | Status |
|-----------------------|:------:|
| MULW   		        |    âœ…   |
| DIVW 			        |    âœ…   |
| DIVUW                 |    âœ…   |
| REMW                  |    âœ…   |
| REMUW                 |    âœ…   |

### Floating Point 

Verification pending ...
