// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dense_latency_ap_fixed_ap_fixed_config2_1_0_0_0_0 (
        ap_clk,
        ap_rst,
        data_0_V_read,
        data_1_V_read,
        data_2_V_read,
        data_3_V_read,
        data_4_V_read,
        data_5_V_read,
        data_6_V_read,
        data_7_V_read,
        data_8_V_read,
        data_9_V_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [15:0] data_0_V_read;
input  [15:0] data_1_V_read;
input  [15:0] data_2_V_read;
input  [15:0] data_3_V_read;
input  [15:0] data_4_V_read;
input  [15:0] data_5_V_read;
input  [15:0] data_6_V_read;
input  [15:0] data_7_V_read;
input  [15:0] data_8_V_read;
input  [15:0] data_9_V_read;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
input   ap_ce;

reg[15:0] ap_return_0;
reg[15:0] ap_return_1;
reg[15:0] ap_return_2;

reg   [15:0] data_9_V_read_2_reg_3574;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_pp0_stage0_11001;
reg  signed [15:0] data_8_V_read_2_reg_3579;
reg  signed [15:0] data_7_V_read_2_reg_3585;
reg  signed [15:0] data_6_V_read_2_reg_3592;
reg  signed [15:0] data_5_V_read_2_reg_3600;
reg  signed [15:0] data_2_V_read_2_reg_3606;
wire  signed [25:0] sext_ln1118_fu_2924_p1;
wire  signed [25:0] sext_ln1118_5_fu_2936_p1;
wire  signed [25:0] sext_ln1118_10_fu_2942_p1;
wire  signed [25:0] sext_ln1118_13_fu_2958_p1;
reg   [15:0] trunc_ln_reg_3654;
reg   [15:0] trunc_ln708_3_reg_3659;
reg   [15:0] trunc_ln708_4_reg_3664;
reg   [15:0] trunc_ln708_5_reg_3669;
reg   [12:0] trunc_ln708_6_reg_3674;
reg   [15:0] trunc_ln708_7_reg_3679;
reg   [14:0] trunc_ln708_s_reg_3694;
reg   [14:0] trunc_ln708_s_reg_3694_pp0_iter2_reg;
reg   [14:0] trunc_ln708_1_reg_3699;
reg   [15:0] trunc_ln708_2_reg_3704;
reg   [15:0] trunc_ln708_10_reg_3709;
reg   [15:0] trunc_ln708_11_reg_3714;
reg   [12:0] trunc_ln708_12_reg_3719;
reg   [15:0] trunc_ln708_13_reg_3724;
wire  signed [25:0] sext_ln1118_15_fu_3140_p1;
reg   [14:0] trunc_ln708_19_reg_3750;
reg   [14:0] trunc_ln708_19_reg_3750_pp0_iter2_reg;
wire  signed [25:0] sext_ln1118_20_fu_3191_p1;
reg   [14:0] trunc_ln708_20_reg_3761;
reg   [14:0] trunc_ln708_20_reg_3761_pp0_iter2_reg;
wire  signed [25:0] sext_ln1118_24_fu_3238_p1;
wire  signed [25:0] sext_ln1118_25_fu_3243_p1;
reg   [13:0] trunc_ln708_8_reg_3784;
reg   [15:0] trunc_ln708_9_reg_3789;
reg   [15:0] trunc_ln708_14_reg_3794;
reg   [12:0] trunc_ln708_15_reg_3799;
reg   [15:0] trunc_ln708_16_reg_3804;
reg   [13:0] trunc_ln708_17_reg_3809;
reg   [15:0] trunc_ln708_18_reg_3814;
reg   [15:0] trunc_ln708_21_reg_3819;
reg   [15:0] trunc_ln708_22_reg_3824;
reg   [15:0] trunc_ln708_23_reg_3829;
reg   [14:0] trunc_ln708_24_reg_3834;
reg   [15:0] trunc_ln708_25_reg_3839;
reg   [15:0] trunc_ln708_26_reg_3844;
reg   [15:0] trunc_ln708_27_reg_3849;
reg   [15:0] trunc_ln708_28_reg_3854;
wire   [15:0] add_ln703_fu_3408_p2;
reg   [15:0] add_ln703_reg_3859;
wire   [15:0] add_ln703_1_fu_3412_p2;
reg   [15:0] add_ln703_1_reg_3864;
wire   [15:0] add_ln703_9_fu_3417_p2;
reg   [15:0] add_ln703_9_reg_3869;
wire   [15:0] add_ln703_10_fu_3422_p2;
reg   [15:0] add_ln703_10_reg_3874;
wire   [15:0] add_ln703_18_fu_3427_p2;
reg   [15:0] add_ln703_18_reg_3879;
wire   [15:0] add_ln703_19_fu_3431_p2;
reg   [15:0] add_ln703_19_reg_3884;
wire   [15:0] add_ln703_3_fu_3461_p2;
reg   [15:0] add_ln703_3_reg_3889;
wire   [15:0] add_ln703_4_fu_3466_p2;
reg   [15:0] add_ln703_4_reg_3894;
wire   [15:0] add_ln703_6_fu_3475_p2;
reg   [15:0] add_ln703_6_reg_3899;
wire   [15:0] add_ln703_12_fu_3485_p2;
reg   [15:0] add_ln703_12_reg_3904;
wire   [15:0] add_ln703_13_fu_3490_p2;
reg   [15:0] add_ln703_13_reg_3909;
wire   [15:0] add_ln703_15_fu_3500_p2;
reg   [15:0] add_ln703_15_reg_3914;
wire   [15:0] add_ln703_21_fu_3510_p2;
reg   [15:0] add_ln703_21_reg_3919;
wire   [15:0] add_ln703_22_fu_3515_p2;
reg   [15:0] add_ln703_22_reg_3924;
wire   [15:0] add_ln703_24_fu_3524_p2;
reg   [15:0] add_ln703_24_reg_3929;
wire   [7:0] grp_fu_184_p1;
wire    ap_block_pp0_stage0;
wire   [10:0] grp_fu_185_p1;
wire  signed [15:0] grp_fu_186_p0;
wire  signed [10:0] grp_fu_186_p1;
wire  signed [15:0] grp_fu_187_p0;
wire   [9:0] grp_fu_187_p1;
wire  signed [15:0] grp_fu_188_p0;
wire  signed [10:0] grp_fu_188_p1;
wire  signed [15:0] grp_fu_189_p0;
wire  signed [9:0] grp_fu_189_p1;
wire  signed [15:0] grp_fu_190_p0;
wire  signed [9:0] grp_fu_190_p1;
wire  signed [15:0] grp_fu_191_p0;
wire  signed [9:0] grp_fu_191_p1;
wire   [8:0] grp_fu_192_p1;
wire  signed [15:0] grp_fu_193_p0;
wire   [9:0] grp_fu_193_p1;
wire  signed [15:0] grp_fu_194_p0;
wire   [9:0] grp_fu_194_p1;
wire  signed [15:0] grp_fu_196_p0;
wire   [9:0] grp_fu_196_p1;
wire  signed [6:0] grp_fu_197_p1;
wire  signed [6:0] grp_fu_198_p1;
wire  signed [7:0] grp_fu_199_p1;
wire  signed [15:0] grp_fu_200_p0;
wire   [9:0] grp_fu_200_p1;
wire  signed [10:0] grp_fu_201_p1;
wire  signed [15:0] grp_fu_203_p0;
wire   [10:0] grp_fu_203_p1;
wire  signed [15:0] grp_fu_205_p0;
wire   [9:0] grp_fu_205_p1;
wire  signed [8:0] grp_fu_206_p1;
wire  signed [15:0] grp_fu_207_p0;
wire  signed [9:0] grp_fu_207_p1;
wire  signed [15:0] grp_fu_208_p0;
wire  signed [9:0] grp_fu_208_p1;
wire  signed [15:0] grp_fu_209_p0;
wire  signed [10:0] grp_fu_209_p1;
wire  signed [15:0] grp_fu_210_p0;
wire   [10:0] grp_fu_210_p1;
wire   [6:0] grp_fu_211_p1;
wire  signed [15:0] grp_fu_212_p0;
wire   [9:0] grp_fu_212_p1;
wire  signed [15:0] grp_fu_213_p0;
wire   [9:0] grp_fu_213_p1;
wire  signed [15:0] sext_ln1118_5_fu_2936_p0;
wire  signed [15:0] sext_ln1118_10_fu_2942_p0;
wire  signed [15:0] sext_ln1118_13_fu_2958_p0;
wire   [25:0] grp_fu_194_p2;
wire   [25:0] grp_fu_207_p2;
wire   [25:0] grp_fu_188_p2;
wire   [25:0] grp_fu_190_p2;
wire   [22:0] grp_fu_197_p2;
wire   [25:0] grp_fu_205_p2;
wire   [23:0] shl_ln_fu_3032_p3;
wire  signed [24:0] sext_ln1118_8_fu_3039_p1;
wire   [18:0] shl_ln1118_2_fu_3049_p3;
wire   [24:0] sub_ln1118_fu_3043_p2;
wire  signed [24:0] sext_ln1118_9_fu_3056_p1;
wire   [24:0] sub_ln1118_1_fu_3060_p2;
wire   [24:0] grp_fu_206_p2;
wire   [25:0] grp_fu_200_p2;
wire   [25:0] grp_fu_193_p2;
wire   [25:0] grp_fu_209_p2;
wire   [22:0] grp_fu_211_p2;
wire   [25:0] grp_fu_187_p2;
wire   [23:0] shl_ln1118_3_fu_3153_p3;
wire   [17:0] shl_ln1118_4_fu_3164_p3;
wire  signed [24:0] sext_ln1118_19_fu_3171_p1;
wire  signed [24:0] sext_ln1118_18_fu_3160_p1;
wire   [24:0] sub_ln1118_2_fu_3175_p2;
wire   [23:0] shl_ln1118_5_fu_3196_p3;
wire   [18:0] shl_ln1118_6_fu_3207_p3;
wire  signed [24:0] sext_ln1118_22_fu_3214_p1;
wire  signed [24:0] sext_ln1118_21_fu_3203_p1;
wire   [24:0] sub_ln1118_3_fu_3218_p2;
wire   [23:0] grp_fu_184_p2;
wire   [25:0] grp_fu_201_p2;
wire   [25:0] grp_fu_196_p2;
wire   [22:0] grp_fu_198_p2;
wire   [25:0] grp_fu_189_p2;
wire   [23:0] grp_fu_199_p2;
wire   [25:0] grp_fu_185_p2;
wire   [25:0] grp_fu_203_p2;
wire   [25:0] grp_fu_191_p2;
wire   [25:0] grp_fu_208_p2;
wire   [24:0] grp_fu_192_p2;
wire   [25:0] grp_fu_213_p2;
wire   [25:0] grp_fu_210_p2;
wire   [25:0] grp_fu_186_p2;
wire   [25:0] grp_fu_212_p2;
wire  signed [15:0] sext_ln708_4_fu_3272_p1;
wire  signed [15:0] sext_ln708_fu_3249_p1;
wire  signed [15:0] sext_ln708_5_fu_3275_p1;
wire  signed [15:0] sext_ln708_2_fu_3435_p1;
wire   [15:0] add_ln703_2_fu_3456_p2;
wire  signed [15:0] sext_ln708_7_fu_3444_p1;
wire  signed [15:0] sext_ln708_9_fu_3450_p1;
wire   [15:0] add_ln703_5_fu_3471_p2;
wire   [15:0] add_ln703_11_fu_3481_p2;
wire  signed [15:0] sext_ln708_6_fu_3441_p1;
wire  signed [15:0] sext_ln708_10_fu_3453_p1;
wire   [15:0] add_ln703_14_fu_3495_p2;
wire  signed [15:0] sext_ln708_3_fu_3438_p1;
wire   [15:0] add_ln703_20_fu_3505_p2;
wire  signed [15:0] sext_ln708_8_fu_3447_p1;
wire   [15:0] add_ln703_23_fu_3520_p2;
wire   [15:0] add_ln703_7_fu_3529_p2;
wire   [15:0] add_ln703_16_fu_3538_p2;
wire   [15:0] add_ln703_25_fu_3547_p2;
wire   [15:0] add_ln703_8_fu_3533_p2;
wire   [15:0] acc_1_V_fu_3542_p2;
wire   [15:0] acc_2_V_fu_3551_p2;
reg    grp_fu_184_ce;
reg    grp_fu_185_ce;
reg    grp_fu_186_ce;
reg    grp_fu_187_ce;
reg    grp_fu_188_ce;
reg    grp_fu_189_ce;
reg    grp_fu_190_ce;
reg    grp_fu_191_ce;
reg    grp_fu_192_ce;
reg    grp_fu_193_ce;
reg    grp_fu_194_ce;
reg    grp_fu_196_ce;
reg    grp_fu_197_ce;
reg    grp_fu_198_ce;
reg    grp_fu_199_ce;
reg    grp_fu_200_ce;
reg    grp_fu_201_ce;
reg    grp_fu_203_ce;
reg    grp_fu_205_ce;
reg    grp_fu_206_ce;
reg    grp_fu_207_ce;
reg    grp_fu_208_ce;
reg    grp_fu_209_ce;
reg    grp_fu_210_ce;
reg    grp_fu_211_ce;
reg    grp_fu_212_ce;
reg    grp_fu_213_ce;
reg    ap_ce_reg;
reg   [15:0] data_0_V_read_int_reg;
reg  signed [15:0] data_1_V_read_int_reg;
reg   [15:0] data_2_V_read_int_reg;
reg  signed [15:0] data_3_V_read_int_reg;
reg  signed [15:0] data_4_V_read_int_reg;
reg   [15:0] data_5_V_read_int_reg;
reg   [15:0] data_6_V_read_int_reg;
reg   [15:0] data_7_V_read_int_reg;
reg   [15:0] data_8_V_read_int_reg;
reg   [15:0] data_9_V_read_int_reg;
reg   [15:0] ap_return_0_int_reg;
reg   [15:0] ap_return_1_int_reg;
reg   [15:0] ap_return_2_int_reg;

myproject_mul_16s_8ns_24_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
myproject_mul_16s_8ns_24_2_0_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_2_V_read_2_reg_3606),
    .din1(grp_fu_184_p1),
    .ce(grp_fu_184_ce),
    .dout(grp_fu_184_p2)
);

myproject_mul_16s_11ns_26_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
myproject_mul_16s_11ns_26_2_0_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_6_V_read_2_reg_3592),
    .din1(grp_fu_185_p1),
    .ce(grp_fu_185_ce),
    .dout(grp_fu_185_p2)
);

myproject_mul_16s_11s_26_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
myproject_mul_16s_11s_26_2_0_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_186_p0),
    .din1(grp_fu_186_p1),
    .ce(grp_fu_186_ce),
    .dout(grp_fu_186_p2)
);

myproject_mul_16s_10ns_26_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
myproject_mul_16s_10ns_26_2_0_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_187_p0),
    .din1(grp_fu_187_p1),
    .ce(grp_fu_187_ce),
    .dout(grp_fu_187_p2)
);

myproject_mul_16s_11s_26_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
myproject_mul_16s_11s_26_2_0_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_188_p0),
    .din1(grp_fu_188_p1),
    .ce(grp_fu_188_ce),
    .dout(grp_fu_188_p2)
);

myproject_mul_16s_10s_26_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
myproject_mul_16s_10s_26_2_0_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_189_p0),
    .din1(grp_fu_189_p1),
    .ce(grp_fu_189_ce),
    .dout(grp_fu_189_p2)
);

myproject_mul_16s_10s_26_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
myproject_mul_16s_10s_26_2_0_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_190_p0),
    .din1(grp_fu_190_p1),
    .ce(grp_fu_190_ce),
    .dout(grp_fu_190_p2)
);

myproject_mul_16s_10s_26_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
myproject_mul_16s_10s_26_2_0_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_191_p0),
    .din1(grp_fu_191_p1),
    .ce(grp_fu_191_ce),
    .dout(grp_fu_191_p2)
);

myproject_mul_16s_9ns_25_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
myproject_mul_16s_9ns_25_2_0_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_8_V_read_2_reg_3579),
    .din1(grp_fu_192_p1),
    .ce(grp_fu_192_ce),
    .dout(grp_fu_192_p2)
);

myproject_mul_16s_10ns_26_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
myproject_mul_16s_10ns_26_2_0_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_193_p0),
    .din1(grp_fu_193_p1),
    .ce(grp_fu_193_ce),
    .dout(grp_fu_193_p2)
);

myproject_mul_16s_10ns_26_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
myproject_mul_16s_10ns_26_2_0_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_194_p0),
    .din1(grp_fu_194_p1),
    .ce(grp_fu_194_ce),
    .dout(grp_fu_194_p2)
);

myproject_mul_16s_10ns_26_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
myproject_mul_16s_10ns_26_2_0_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_196_p0),
    .din1(grp_fu_196_p1),
    .ce(grp_fu_196_ce),
    .dout(grp_fu_196_p2)
);

myproject_mul_16s_7s_23_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 23 ))
myproject_mul_16s_7s_23_2_0_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_1_V_read_int_reg),
    .din1(grp_fu_197_p1),
    .ce(grp_fu_197_ce),
    .dout(grp_fu_197_p2)
);

myproject_mul_16s_7s_23_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 23 ))
myproject_mul_16s_7s_23_2_0_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_5_V_read_2_reg_3600),
    .din1(grp_fu_198_p1),
    .ce(grp_fu_198_ce),
    .dout(grp_fu_198_p2)
);

myproject_mul_16s_8s_24_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
myproject_mul_16s_8s_24_2_0_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_6_V_read_2_reg_3592),
    .din1(grp_fu_199_p1),
    .ce(grp_fu_199_ce),
    .dout(grp_fu_199_p2)
);

myproject_mul_16s_10ns_26_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
myproject_mul_16s_10ns_26_2_0_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_200_p0),
    .din1(grp_fu_200_p1),
    .ce(grp_fu_200_ce),
    .dout(grp_fu_200_p2)
);

myproject_mul_16s_11s_26_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
myproject_mul_16s_11s_26_2_0_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_2_V_read_2_reg_3606),
    .din1(grp_fu_201_p1),
    .ce(grp_fu_201_ce),
    .dout(grp_fu_201_p2)
);

myproject_mul_16s_11ns_26_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
myproject_mul_16s_11ns_26_2_0_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_203_p0),
    .din1(grp_fu_203_p1),
    .ce(grp_fu_203_ce),
    .dout(grp_fu_203_p2)
);

myproject_mul_16s_10ns_26_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
myproject_mul_16s_10ns_26_2_0_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_205_p0),
    .din1(grp_fu_205_p1),
    .ce(grp_fu_205_ce),
    .dout(grp_fu_205_p2)
);

myproject_mul_16s_9s_25_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
myproject_mul_16s_9s_25_2_0_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_3_V_read_int_reg),
    .din1(grp_fu_206_p1),
    .ce(grp_fu_206_ce),
    .dout(grp_fu_206_p2)
);

myproject_mul_16s_10s_26_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
myproject_mul_16s_10s_26_2_0_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_207_p0),
    .din1(grp_fu_207_p1),
    .ce(grp_fu_207_ce),
    .dout(grp_fu_207_p2)
);

myproject_mul_16s_10s_26_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
myproject_mul_16s_10s_26_2_0_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_208_p0),
    .din1(grp_fu_208_p1),
    .ce(grp_fu_208_ce),
    .dout(grp_fu_208_p2)
);

myproject_mul_16s_11s_26_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
myproject_mul_16s_11s_26_2_0_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_209_p0),
    .din1(grp_fu_209_p1),
    .ce(grp_fu_209_ce),
    .dout(grp_fu_209_p2)
);

myproject_mul_16s_11ns_26_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
myproject_mul_16s_11ns_26_2_0_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_210_p0),
    .din1(grp_fu_210_p1),
    .ce(grp_fu_210_ce),
    .dout(grp_fu_210_p2)
);

myproject_mul_16s_7ns_23_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 23 ))
myproject_mul_16s_7ns_23_2_0_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_4_V_read_int_reg),
    .din1(grp_fu_211_p1),
    .ce(grp_fu_211_ce),
    .dout(grp_fu_211_p2)
);

myproject_mul_16s_10ns_26_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
myproject_mul_16s_10ns_26_2_0_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_212_p0),
    .din1(grp_fu_212_p1),
    .ce(grp_fu_212_ce),
    .dout(grp_fu_212_p2)
);

myproject_mul_16s_10ns_26_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
myproject_mul_16s_10ns_26_2_0_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_213_p0),
    .din1(grp_fu_213_p1),
    .ce(grp_fu_213_ce),
    .dout(grp_fu_213_p2)
);

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln703_10_reg_3874 <= add_ln703_10_fu_3422_p2;
        add_ln703_12_reg_3904 <= add_ln703_12_fu_3485_p2;
        add_ln703_13_reg_3909 <= add_ln703_13_fu_3490_p2;
        add_ln703_15_reg_3914 <= add_ln703_15_fu_3500_p2;
        add_ln703_18_reg_3879 <= add_ln703_18_fu_3427_p2;
        add_ln703_19_reg_3884 <= add_ln703_19_fu_3431_p2;
        add_ln703_1_reg_3864 <= add_ln703_1_fu_3412_p2;
        add_ln703_21_reg_3919 <= add_ln703_21_fu_3510_p2;
        add_ln703_22_reg_3924 <= add_ln703_22_fu_3515_p2;
        add_ln703_24_reg_3929 <= add_ln703_24_fu_3524_p2;
        add_ln703_3_reg_3889 <= add_ln703_3_fu_3461_p2;
        add_ln703_4_reg_3894 <= add_ln703_4_fu_3466_p2;
        add_ln703_6_reg_3899 <= add_ln703_6_fu_3475_p2;
        add_ln703_9_reg_3869 <= add_ln703_9_fu_3417_p2;
        add_ln703_reg_3859 <= add_ln703_fu_3408_p2;
        data_2_V_read_2_reg_3606 <= data_2_V_read_int_reg;
        data_5_V_read_2_reg_3600 <= data_5_V_read_int_reg;
        data_6_V_read_2_reg_3592 <= data_6_V_read_int_reg;
        data_7_V_read_2_reg_3585 <= data_7_V_read_int_reg;
        data_8_V_read_2_reg_3579 <= data_8_V_read_int_reg;
        data_9_V_read_2_reg_3574 <= data_9_V_read_int_reg;
        trunc_ln708_10_reg_3709 <= {{grp_fu_193_p2[25:10]}};
        trunc_ln708_11_reg_3714 <= {{grp_fu_209_p2[25:10]}};
        trunc_ln708_12_reg_3719 <= {{grp_fu_211_p2[22:10]}};
        trunc_ln708_13_reg_3724 <= {{grp_fu_187_p2[25:10]}};
        trunc_ln708_14_reg_3794 <= {{grp_fu_196_p2[25:10]}};
        trunc_ln708_15_reg_3799 <= {{grp_fu_198_p2[22:10]}};
        trunc_ln708_16_reg_3804 <= {{grp_fu_189_p2[25:10]}};
        trunc_ln708_17_reg_3809 <= {{grp_fu_199_p2[23:10]}};
        trunc_ln708_18_reg_3814 <= {{grp_fu_185_p2[25:10]}};
        trunc_ln708_19_reg_3750 <= {{sub_ln1118_2_fu_3175_p2[24:10]}};
        trunc_ln708_19_reg_3750_pp0_iter2_reg <= trunc_ln708_19_reg_3750;
        trunc_ln708_1_reg_3699 <= {{grp_fu_206_p2[24:10]}};
        trunc_ln708_20_reg_3761 <= {{sub_ln1118_3_fu_3218_p2[24:10]}};
        trunc_ln708_20_reg_3761_pp0_iter2_reg <= trunc_ln708_20_reg_3761;
        trunc_ln708_21_reg_3819 <= {{grp_fu_203_p2[25:10]}};
        trunc_ln708_22_reg_3824 <= {{grp_fu_191_p2[25:10]}};
        trunc_ln708_23_reg_3829 <= {{grp_fu_208_p2[25:10]}};
        trunc_ln708_24_reg_3834 <= {{grp_fu_192_p2[24:10]}};
        trunc_ln708_25_reg_3839 <= {{grp_fu_213_p2[25:10]}};
        trunc_ln708_26_reg_3844 <= {{grp_fu_210_p2[25:10]}};
        trunc_ln708_27_reg_3849 <= {{grp_fu_186_p2[25:10]}};
        trunc_ln708_28_reg_3854 <= {{grp_fu_212_p2[25:10]}};
        trunc_ln708_2_reg_3704 <= {{grp_fu_200_p2[25:10]}};
        trunc_ln708_3_reg_3659 <= {{grp_fu_207_p2[25:10]}};
        trunc_ln708_4_reg_3664 <= {{grp_fu_188_p2[25:10]}};
        trunc_ln708_5_reg_3669 <= {{grp_fu_190_p2[25:10]}};
        trunc_ln708_6_reg_3674 <= {{grp_fu_197_p2[22:10]}};
        trunc_ln708_7_reg_3679 <= {{grp_fu_205_p2[25:10]}};
        trunc_ln708_8_reg_3784 <= {{grp_fu_184_p2[23:10]}};
        trunc_ln708_9_reg_3789 <= {{grp_fu_201_p2[25:10]}};
        trunc_ln708_s_reg_3694 <= {{sub_ln1118_1_fu_3060_p2[24:10]}};
        trunc_ln708_s_reg_3694_pp0_iter2_reg <= trunc_ln708_s_reg_3694;
        trunc_ln_reg_3654 <= {{grp_fu_194_p2[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_0_int_reg <= add_ln703_8_fu_3533_p2;
        ap_return_1_int_reg <= acc_1_V_fu_3542_p2;
        ap_return_2_int_reg <= acc_2_V_fu_3551_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        data_0_V_read_int_reg <= data_0_V_read;
        data_1_V_read_int_reg <= data_1_V_read;
        data_2_V_read_int_reg <= data_2_V_read;
        data_3_V_read_int_reg <= data_3_V_read;
        data_4_V_read_int_reg <= data_4_V_read;
        data_5_V_read_int_reg <= data_5_V_read;
        data_6_V_read_int_reg <= data_6_V_read;
        data_7_V_read_int_reg <= data_7_V_read;
        data_8_V_read_int_reg <= data_8_V_read;
        data_9_V_read_int_reg <= data_9_V_read;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_0 = ap_return_0_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_0 = add_ln703_8_fu_3533_p2;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_1 = ap_return_1_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_1 = acc_1_V_fu_3542_p2;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_2 = ap_return_2_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_2 = acc_2_V_fu_3551_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_184_ce = 1'b1;
    end else begin
        grp_fu_184_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_185_ce = 1'b1;
    end else begin
        grp_fu_185_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_186_ce = 1'b1;
    end else begin
        grp_fu_186_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_187_ce = 1'b1;
    end else begin
        grp_fu_187_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_188_ce = 1'b1;
    end else begin
        grp_fu_188_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_189_ce = 1'b1;
    end else begin
        grp_fu_189_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_190_ce = 1'b1;
    end else begin
        grp_fu_190_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_191_ce = 1'b1;
    end else begin
        grp_fu_191_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_192_ce = 1'b1;
    end else begin
        grp_fu_192_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_193_ce = 1'b1;
    end else begin
        grp_fu_193_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_194_ce = 1'b1;
    end else begin
        grp_fu_194_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_196_ce = 1'b1;
    end else begin
        grp_fu_196_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_197_ce = 1'b1;
    end else begin
        grp_fu_197_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_198_ce = 1'b1;
    end else begin
        grp_fu_198_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_199_ce = 1'b1;
    end else begin
        grp_fu_199_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_200_ce = 1'b1;
    end else begin
        grp_fu_200_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_201_ce = 1'b1;
    end else begin
        grp_fu_201_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_203_ce = 1'b1;
    end else begin
        grp_fu_203_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_205_ce = 1'b1;
    end else begin
        grp_fu_205_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_206_ce = 1'b1;
    end else begin
        grp_fu_206_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_207_ce = 1'b1;
    end else begin
        grp_fu_207_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_208_ce = 1'b1;
    end else begin
        grp_fu_208_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_209_ce = 1'b1;
    end else begin
        grp_fu_209_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_210_ce = 1'b1;
    end else begin
        grp_fu_210_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_211_ce = 1'b1;
    end else begin
        grp_fu_211_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_212_ce = 1'b1;
    end else begin
        grp_fu_212_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_213_ce = 1'b1;
    end else begin
        grp_fu_213_ce = 1'b0;
    end
end

assign acc_1_V_fu_3542_p2 = (add_ln703_12_reg_3904 + add_ln703_16_fu_3538_p2);

assign acc_2_V_fu_3551_p2 = (add_ln703_21_reg_3919 + add_ln703_25_fu_3547_p2);

assign add_ln703_10_fu_3422_p2 = ($signed(sext_ln708_5_fu_3275_p1) + $signed(trunc_ln708_2_reg_3704));

assign add_ln703_11_fu_3481_p2 = (trunc_ln708_9_reg_3789 + add_ln703_10_reg_3874);

assign add_ln703_12_fu_3485_p2 = (add_ln703_9_reg_3869 + add_ln703_11_fu_3481_p2);

assign add_ln703_13_fu_3490_p2 = ($signed(trunc_ln708_18_reg_3814) + $signed(sext_ln708_6_fu_3441_p1));

assign add_ln703_14_fu_3495_p2 = ($signed(trunc_ln708_27_reg_3849) + $signed(sext_ln708_10_fu_3453_p1));

assign add_ln703_15_fu_3500_p2 = (trunc_ln708_21_reg_3819 + add_ln703_14_fu_3495_p2);

assign add_ln703_16_fu_3538_p2 = (add_ln703_13_reg_3909 + add_ln703_15_reg_3914);

assign add_ln703_18_fu_3427_p2 = (trunc_ln708_4_reg_3664 + trunc_ln708_7_reg_3679);

assign add_ln703_19_fu_3431_p2 = (trunc_ln708_13_reg_3724 + trunc_ln708_10_reg_3709);

assign add_ln703_1_fu_3412_p2 = ($signed(trunc_ln708_11_reg_3714) + $signed(sext_ln708_4_fu_3272_p1));

assign add_ln703_20_fu_3505_p2 = ($signed(sext_ln708_3_fu_3438_p1) + $signed(add_ln703_19_reg_3884));

assign add_ln703_21_fu_3510_p2 = (add_ln703_18_reg_3879 + add_ln703_20_fu_3505_p2);

assign add_ln703_22_fu_3515_p2 = ($signed(sext_ln708_8_fu_3447_p1) + $signed(trunc_ln708_16_reg_3804));

assign add_ln703_23_fu_3520_p2 = (trunc_ln708_28_reg_3854 + trunc_ln708_25_reg_3839);

assign add_ln703_24_fu_3524_p2 = (trunc_ln708_22_reg_3824 + add_ln703_23_fu_3520_p2);

assign add_ln703_25_fu_3547_p2 = (add_ln703_22_reg_3924 + add_ln703_24_reg_3929);

assign add_ln703_2_fu_3456_p2 = ($signed(sext_ln708_2_fu_3435_p1) + $signed(add_ln703_1_reg_3864));

assign add_ln703_3_fu_3461_p2 = (add_ln703_reg_3859 + add_ln703_2_fu_3456_p2);

assign add_ln703_4_fu_3466_p2 = ($signed(sext_ln708_7_fu_3444_p1) + $signed(trunc_ln708_14_reg_3794));

assign add_ln703_5_fu_3471_p2 = (trunc_ln708_26_reg_3844 + trunc_ln708_23_reg_3829);

assign add_ln703_6_fu_3475_p2 = ($signed(sext_ln708_9_fu_3450_p1) + $signed(add_ln703_5_fu_3471_p2));

assign add_ln703_7_fu_3529_p2 = (add_ln703_4_reg_3894 + add_ln703_6_reg_3899);

assign add_ln703_8_fu_3533_p2 = (add_ln703_3_reg_3889 + add_ln703_7_fu_3529_p2);

assign add_ln703_9_fu_3417_p2 = ($signed(trunc_ln708_3_reg_3659) + $signed(sext_ln708_fu_3249_p1));

assign add_ln703_fu_3408_p2 = (trunc_ln_reg_3654 + trunc_ln708_5_reg_3669);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign grp_fu_184_p1 = 24'd95;

assign grp_fu_185_p1 = 26'd571;

assign grp_fu_186_p0 = sext_ln1118_25_fu_3243_p1;

assign grp_fu_186_p1 = 26'd67108245;

assign grp_fu_187_p0 = sext_ln1118_13_fu_2958_p1;

assign grp_fu_187_p1 = 26'd382;

assign grp_fu_188_p0 = sext_ln1118_fu_2924_p1;

assign grp_fu_188_p1 = 26'd67108154;

assign grp_fu_189_p0 = sext_ln1118_15_fu_3140_p1;

assign grp_fu_189_p1 = 26'd67108500;

assign grp_fu_190_p0 = sext_ln1118_5_fu_2936_p1;

assign grp_fu_190_p1 = 26'd67108437;

assign grp_fu_191_p0 = sext_ln1118_20_fu_3191_p1;

assign grp_fu_191_p1 = 26'd67108491;

assign grp_fu_192_p1 = 25'd146;

assign grp_fu_193_p0 = sext_ln1118_10_fu_2942_p1;

assign grp_fu_193_p1 = 26'd430;

assign grp_fu_194_p0 = sext_ln1118_fu_2924_p1;

assign grp_fu_194_p1 = 26'd283;

assign grp_fu_196_p0 = sext_ln1118_15_fu_3140_p1;

assign grp_fu_196_p1 = 26'd490;

assign grp_fu_197_p1 = 23'd8388554;

assign grp_fu_198_p1 = 23'd8388559;

assign grp_fu_199_p1 = 24'd16777118;

assign grp_fu_200_p0 = sext_ln1118_10_fu_2942_p1;

assign grp_fu_200_p1 = 26'd494;

assign grp_fu_201_p1 = 26'd67108291;

assign grp_fu_203_p0 = sext_ln1118_20_fu_3191_p1;

assign grp_fu_203_p1 = 26'd562;

assign grp_fu_205_p0 = sext_ln1118_5_fu_2936_p1;

assign grp_fu_205_p1 = 26'd464;

assign grp_fu_206_p1 = 25'd33554286;

assign grp_fu_207_p0 = sext_ln1118_fu_2924_p1;

assign grp_fu_207_p1 = 26'd67108461;

assign grp_fu_208_p0 = sext_ln1118_24_fu_3238_p1;

assign grp_fu_208_p1 = 26'd67108603;

assign grp_fu_209_p0 = sext_ln1118_13_fu_2958_p1;

assign grp_fu_209_p1 = 26'd67108185;

assign grp_fu_210_p0 = sext_ln1118_25_fu_3243_p1;

assign grp_fu_210_p1 = 26'd666;

assign grp_fu_211_p1 = 23'd37;

assign grp_fu_212_p0 = sext_ln1118_25_fu_3243_p1;

assign grp_fu_212_p1 = 26'd351;

assign grp_fu_213_p0 = sext_ln1118_24_fu_3238_p1;

assign grp_fu_213_p1 = 26'd334;

assign sext_ln1118_10_fu_2942_p0 = data_3_V_read_int_reg;

assign sext_ln1118_10_fu_2942_p1 = sext_ln1118_10_fu_2942_p0;

assign sext_ln1118_13_fu_2958_p0 = data_4_V_read_int_reg;

assign sext_ln1118_13_fu_2958_p1 = sext_ln1118_13_fu_2958_p0;

assign sext_ln1118_15_fu_3140_p1 = data_5_V_read_2_reg_3600;

assign sext_ln1118_18_fu_3160_p1 = $signed(shl_ln1118_3_fu_3153_p3);

assign sext_ln1118_19_fu_3171_p1 = $signed(shl_ln1118_4_fu_3164_p3);

assign sext_ln1118_20_fu_3191_p1 = data_7_V_read_2_reg_3585;

assign sext_ln1118_21_fu_3203_p1 = $signed(shl_ln1118_5_fu_3196_p3);

assign sext_ln1118_22_fu_3214_p1 = $signed(shl_ln1118_6_fu_3207_p3);

assign sext_ln1118_24_fu_3238_p1 = data_8_V_read_2_reg_3579;

assign sext_ln1118_25_fu_3243_p1 = $signed(data_9_V_read_2_reg_3574);

assign sext_ln1118_5_fu_2936_p0 = data_1_V_read_int_reg;

assign sext_ln1118_5_fu_2936_p1 = sext_ln1118_5_fu_2936_p0;

assign sext_ln1118_8_fu_3039_p1 = $signed(shl_ln_fu_3032_p3);

assign sext_ln1118_9_fu_3056_p1 = $signed(shl_ln1118_2_fu_3049_p3);

assign sext_ln1118_fu_2924_p1 = $signed(data_0_V_read_int_reg);

assign sext_ln708_10_fu_3453_p1 = $signed(trunc_ln708_24_reg_3834);

assign sext_ln708_2_fu_3435_p1 = $signed(trunc_ln708_8_reg_3784);

assign sext_ln708_3_fu_3438_p1 = $signed(trunc_ln708_s_reg_3694_pp0_iter2_reg);

assign sext_ln708_4_fu_3272_p1 = $signed(trunc_ln708_1_reg_3699);

assign sext_ln708_5_fu_3275_p1 = $signed(trunc_ln708_12_reg_3719);

assign sext_ln708_6_fu_3441_p1 = $signed(trunc_ln708_15_reg_3799);

assign sext_ln708_7_fu_3444_p1 = $signed(trunc_ln708_17_reg_3809);

assign sext_ln708_8_fu_3447_p1 = $signed(trunc_ln708_19_reg_3750_pp0_iter2_reg);

assign sext_ln708_9_fu_3450_p1 = $signed(trunc_ln708_20_reg_3761_pp0_iter2_reg);

assign sext_ln708_fu_3249_p1 = $signed(trunc_ln708_6_reg_3674);

assign shl_ln1118_2_fu_3049_p3 = {{data_2_V_read_2_reg_3606}, {3'd0}};

assign shl_ln1118_3_fu_3153_p3 = {{data_6_V_read_2_reg_3592}, {8'd0}};

assign shl_ln1118_4_fu_3164_p3 = {{data_6_V_read_2_reg_3592}, {2'd0}};

assign shl_ln1118_5_fu_3196_p3 = {{data_7_V_read_2_reg_3585}, {8'd0}};

assign shl_ln1118_6_fu_3207_p3 = {{data_7_V_read_2_reg_3585}, {3'd0}};

assign shl_ln_fu_3032_p3 = {{data_2_V_read_2_reg_3606}, {8'd0}};

assign sub_ln1118_1_fu_3060_p2 = ($signed(sub_ln1118_fu_3043_p2) - $signed(sext_ln1118_9_fu_3056_p1));

assign sub_ln1118_2_fu_3175_p2 = ($signed(sext_ln1118_19_fu_3171_p1) - $signed(sext_ln1118_18_fu_3160_p1));

assign sub_ln1118_3_fu_3218_p2 = ($signed(sext_ln1118_22_fu_3214_p1) - $signed(sext_ln1118_21_fu_3203_p1));

assign sub_ln1118_fu_3043_p2 = ($signed(25'd0) - $signed(sext_ln1118_8_fu_3039_p1));

endmodule //dense_latency_ap_fixed_ap_fixed_config2_1_0_0_0_0
