// Seed: 3270208462
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_5 :
  assert property (@(posedge 1) id_5)
  else id_5 <= $display(1);
  assign module_1.id_4 = 0;
  assign id_4 = 1;
  wire id_6;
  assign id_3 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    input wor id_1,
    output tri id_2,
    input tri id_3,
    output supply1 id_4
    , id_16,
    output supply0 id_5,
    input wor id_6,
    input wire id_7,
    input uwire id_8,
    output tri0 id_9,
    input wand id_10,
    output tri0 id_11,
    output wand id_12,
    output wire id_13,
    output wor id_14
);
  wire id_17;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17,
      id_17
  );
endmodule
