// generated by newgenasym  Thu May 20 11:02:16 2010


module rsmd0805_1pct (a, b);
    input [0:0] a;
    output [0:0] b;


    initial
        begin
        end

endmodule
