# Tiny Tapeout project information
project: "fsdf"
title: "Simple 8-bit Counter"  # Descriptive title
author: "Dad"                 # Capitalized for consistency
discord: "sister"             # Optional, kept as is
description: "An 8-bit counter with parallel input and output"  # Clear description
language: "Verilog"           # Unchanged
clock_hz: 25000000           # Corrected to 25 MHz, typical for Tiny Tapeout

# Tile size (unchanged, as 1x1 is valid)
tiles: "1x1"                 # Single tile, 167x108 Âµm

# Top module with unique identifier (using author's name for uniqueness)
top_module: "tt_um_dad_counter"

# Source files (formatted for clarity)
source_files:
  - "project.v"              # Ensured file is in ./src

# Pinout with descriptive names
pinout:
  # Inputs (example: control signals and data inputs for a counter)
  ui[0]: "reset"            # Reset signal
  ui[1]: "enable"           # Counter enable
  ui[2]: "data_in[0]"       # Parallel data input
  ui[3]: "data_in[1]"
  ui[4]: "data_in[2]"
  ui[5]: "data_in[3]"
  ui[6]: "data_in[4]"
  ui[7]: "data_in[5]"

  # Outputs (example: counter output)
  uo[0]: "count[0]"         # Counter output bits
  uo[1]: "count[1]"
  uo[2]: "count[2]"
  uo[3]: "count[3]"
  uo[4]: "count[4]"
  uo[5]: "count[5]"
  uo[6]: "count[6]"
  uo[7]: "count[7]"

  # Bidirectional pins (explicitly marked unused)
  uio[0]: ""                # Unused
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
