
---------- Begin Simulation Statistics ----------
final_tick                               198119280500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 240197                       # Simulator instruction rate (inst/s)
host_mem_usage                                 688180                       # Number of bytes of host memory used
host_op_rate                                   443318                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   416.33                       # Real time elapsed on the host
host_tick_rate                              475876075                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184564364                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.198119                       # Number of seconds simulated
sim_ticks                                198119280500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.951220                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                10609850                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             10615028                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1509                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          10610813                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                160                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             350                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              190                       # Number of indirect misses.
system.cpu.branchPred.lookups                10619880                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2881                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          145                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184564364                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.962386                       # CPI: cycles per instruction
system.cpu.discardedOps                          4167                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           44863618                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           2094658                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           169503                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       178691364                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.252373                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        396238561                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97748508     52.96%     52.96% # Class of committed instruction
system.cpu.op_class_0::IntMult                     79      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     52.96% # Class of committed instruction
system.cpu.op_class_0::MemRead                2089319      1.13%     54.09% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84726440     45.91%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184564364                       # Class of committed instruction
system.cpu.tickCycles                       217547197                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       657201                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1318558                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          111                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       661495                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          130                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1323182                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            130                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 198119280500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                367                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       656914                       # Transaction distribution
system.membus.trans_dist::CleanEvict              283                       # Transaction distribution
system.membus.trans_dist::ReadExReq            660994                       # Transaction distribution
system.membus.trans_dist::ReadExResp           660994                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           367                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1979919                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1979919                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    674956800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               674956800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            661361                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  661361    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              661361                       # Request fanout histogram
system.membus.respLayer1.occupancy        22064236250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         22339947000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              11.3                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 198119280500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               679                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1317821                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          407                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             594                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           661008                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          661008                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           471                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          208                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1349                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1983520                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1984869                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       449536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    676926976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              677376512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          657327                       # Total snoops (count)
system.tol2bus.snoopTraffic                 336339968                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1319014                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000183                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.013516                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1318773     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    241      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1319014                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5952103000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5620345481                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4003999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 198119280500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  220                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   86                       # number of demand (read+write) hits
system.l2.demand_hits::total                      306                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 220                       # number of overall hits
system.l2.overall_hits::.cpu.data                  86                       # number of overall hits
system.l2.overall_hits::total                     306                       # number of overall hits
system.l2.demand_misses::.cpu.inst                251                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             661130                       # number of demand (read+write) misses
system.l2.demand_misses::total                 661381                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               251                       # number of overall misses
system.l2.overall_misses::.cpu.data            661130                       # number of overall misses
system.l2.overall_misses::total                661381                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     33982000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  91794730000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      91828712000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     33982000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  91794730000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     91828712000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              471                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           661216                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               661687                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             471                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          661216                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              661687                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.532909                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999870                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999538                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.532909                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999870                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999538                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 135386.454183                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 138845.204423                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 138843.891796                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 135386.454183                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 138845.204423                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 138843.891796                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              656914                       # number of writebacks
system.l2.writebacks::total                    656914                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data              19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  20                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data             19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 20                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           250                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        661111                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            661361                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          250                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       661111                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           661361                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     31446500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  85181346500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  85212793000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     31446500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  85181346500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  85212793000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.530786                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999841                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999507                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.530786                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999841                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999507                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst       125786                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 128845.755856                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 128844.599243                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst       125786                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 128845.755856                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 128844.599243                       # average overall mshr miss latency
system.l2.replacements                         657327                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       660907                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           660907                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       660907                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       660907                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          358                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              358                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          358                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          358                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                14                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    14                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          660994                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              660994                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  91774988500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   91774988500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        661008                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            661008                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999979                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999979                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 138843.905542                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 138843.905542                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       660994                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         660994                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  85165048500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  85165048500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999979                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999979                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 128843.905542                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 128843.905542                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            220                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                220                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          251                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              251                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     33982000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     33982000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          471                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            471                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.532909                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.532909                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 135386.454183                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 135386.454183                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          250                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          250                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     31446500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     31446500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.530786                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.530786                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst       125786                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total       125786                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            72                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                72                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          136                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             136                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     19741500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     19741500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          208                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           208                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.653846                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.653846                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 145158.088235                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 145158.088235                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data           19                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           19                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          117                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          117                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     16298000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     16298000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.562500                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.562500                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 139299.145299                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 139299.145299                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 198119280500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4032.825532                       # Cycle average of tags in use
system.l2.tags.total_refs                     1323051                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    661423                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.000310                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    112000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.350091                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         3.513349                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4028.962092                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000085                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000858                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.983633                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.984577                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          303                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          711                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11245991                       # Number of tag accesses
system.l2.tags.data_accesses                 11245991                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 198119280500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         128000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      338488832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          338616832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       128000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        128000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    336339968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       336339968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             250                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          661111                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              661361                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       656914                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             656914                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            646075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1708510303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1709156379                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       646075                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           646075                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1697663989                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1697663989                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1697663989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           646075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1708510303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3406820367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5255312.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2000.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5288888.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000140764750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       217425                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       217426                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6532237                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5037999                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      661361                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     656914                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5290888                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5255312                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            330432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            330576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            330448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            330808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            330800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            330648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            330664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            330512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            330768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            330856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           330784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           330792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           330840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           330744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           330776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           330440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            328320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            328320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            328304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            328544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            328536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            328360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            328455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            328336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            328376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            328544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           328616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           328568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           328560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           328560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           328560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           328336                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      31.03                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 263030379250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26454440000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            362234529250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     49713.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                68463.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4839828                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4817916                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.47                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.68                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5290888                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5255312                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  661229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  661229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  661230                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  661231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  661231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  661231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  661233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  661234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 217287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 217302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 217303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 217304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 217311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 217319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 217339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 217358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 219942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 219951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 219958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 219980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 219990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 222189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 222188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 222188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 219653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 219653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 219647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                 219625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                 219608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                 217401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                 217382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                 217363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       888437                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    759.710458                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   681.614155                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   283.125910                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        27650      3.11%      3.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2195      0.25%      3.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2543      0.29%      3.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        29094      3.27%      6.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       365592     41.15%     48.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          597      0.07%     48.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           15      0.00%     48.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        20611      2.32%     50.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       440140     49.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       888437                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       217426                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.334201                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.155600                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     56.362111                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       217423    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::25600-26623            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        217426                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       217425                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      24.170509                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     24.146396                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.179401                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               69      0.03%      0.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                9      0.00%      0.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               12      0.01%      0.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      0.00%      0.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               14      0.01%      0.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.00%      0.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               16      0.01%      0.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               18      0.01%      0.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24           212530     97.75%     97.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               10      0.00%     97.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                4      0.00%     97.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%     97.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%     97.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                3      0.00%     97.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%     97.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32             4729      2.18%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        217425                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              338616832                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               336338880                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               338616832                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            336339968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1709.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1697.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1709.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1697.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        26.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   13.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  198119174000                       # Total gap between requests
system.mem_ctrls.avgGap                     150286.68                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       128000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    338488832                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    336338880                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 646075.433329670341                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1708510303.216046810150                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1697658497.200124979019                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2000                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      5288888                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5255312                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    126522000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 362108007250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4956335041250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     63261.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     68465.81                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    943109.57                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    91.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3171466620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1685674485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18892440000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13718786400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     15638900160.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      48764010720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      35013373920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       136884652305                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        690.920399                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  89120646250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6615440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 102383194250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3171987840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1685940135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18884500320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13713827400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     15638900160.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      48967762350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      34841793600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       136904711805                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        691.021648                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  88703665000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6615440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 102800175500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    198119280500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 198119280500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     31883125                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         31883125                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     31883125                       # number of overall hits
system.cpu.icache.overall_hits::total        31883125                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          471                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            471                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          471                       # number of overall misses
system.cpu.icache.overall_misses::total           471                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     39293500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     39293500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     39293500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     39293500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     31883596                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     31883596                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     31883596                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     31883596                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000015                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000015                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000015                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000015                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 83425.690021                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 83425.690021                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 83425.690021                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 83425.690021                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          407                       # number of writebacks
system.cpu.icache.writebacks::total               407                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          471                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          471                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          471                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          471                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     38822500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     38822500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     38822500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     38822500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 82425.690021                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 82425.690021                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 82425.690021                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 82425.690021                       # average overall mshr miss latency
system.cpu.icache.replacements                    407                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     31883125                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        31883125                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          471                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           471                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     39293500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     39293500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     31883596                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     31883596                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000015                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000015                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 83425.690021                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 83425.690021                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          471                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          471                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     38822500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     38822500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 82425.690021                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 82425.690021                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 198119280500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.983153                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            31883596                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               471                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          67693.409766                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            122500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    63.983153                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999737                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999737                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           64                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          63767663                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         63767663                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 198119280500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 198119280500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 198119280500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     85454767                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         85454767                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     85454833                       # number of overall hits
system.cpu.dcache.overall_hits::total        85454833                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1321865                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1321865                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1321880                       # number of overall misses
system.cpu.dcache.overall_misses::total       1321880                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 191782517000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 191782517000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 191782517000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 191782517000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86776632                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86776632                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86776713                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86776713                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.015233                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015233                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.015233                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015233                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 145084.798372                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 145084.798372                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 145083.152026                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 145083.152026                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       660907                       # number of writebacks
system.cpu.dcache.writebacks::total            660907                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       660654                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       660654                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       660654                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       660654                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       661211                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       661211                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       661216                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       661216                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  92787771000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  92787771000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  92788390500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  92788390500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007620                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007620                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007620                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007620                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 140330.047443                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 140330.047443                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 140329.923202                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 140329.923202                       # average overall mshr miss latency
system.cpu.dcache.replacements                 661088                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2050429                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2050429                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          242                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           242                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     25020000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     25020000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2050671                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2050671                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000118                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000118                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 103388.429752                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 103388.429752                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           39                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           39                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          203                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          203                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     21052000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     21052000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000099                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000099                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 103704.433498                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 103704.433498                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     83404338                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       83404338                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1321623                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1321623                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 191757497000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 191757497000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84725961                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84725961                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015599                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015599                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 145092.433319                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 145092.433319                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       660615                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       660615                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       661008                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       661008                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  92766719000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  92766719000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007802                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007802                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 140341.295415                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 140341.295415                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           66                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            66                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           15                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           15                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           81                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           81                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.185185                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.185185                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       619500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       619500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.061728                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.061728                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       123900                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       123900                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 198119280500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.970596                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            86116117                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            661216                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            130.239010                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            270500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.970596                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999770                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999770                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           94                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         174214778                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        174214778                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 198119280500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 198119280500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
