
---------- Begin Simulation Statistics ----------
simSeconds                                   0.003895                       # Number of seconds simulated (Second)
simTicks                                   3895321000                       # Number of ticks simulated (Tick)
finalTick                                  3895321000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     21.29                       # Real time elapsed on the host (Second)
hostTickRate                                182981918                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8536484                       # Number of bytes of host memory used (Byte)
simInsts                                     10378055                       # Number of instructions simulated (Count)
simOps                                       10502271                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   487499                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     493332                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.cache_hierarchy.membus.transDist::ReadResp        50353                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WritebackDirty         4637                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::CleanEvict        48494                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExReq         3862                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExResp         3862                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadSharedReq        50354                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::InvalidateReq           24                       # Transaction distribution (Count)
board.cache_hierarchy.membus.pktCount_board.processor.cores.l2.mem_side_port::board.memory.mem_ctrl.port       161586                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount::total       161586                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktSize_board.processor.cores.l2.mem_side_port::board.memory.mem_ctrl.port      1883264                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize::total      1883264                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.snoops                 0                       # Total snoops (Count)
board.cache_hierarchy.membus.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.membus.snoopFanout::samples        54240                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::mean            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::stdev            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::0        54240    100.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::1            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::max_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::total        54240                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3895321000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.reqLayer0.occupancy    117360857                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer1.occupancy    176745399                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoop_filter.totRequests       107371                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleRequests        53136                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.clk_domain.clock                           1000                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.memory.mem_ctrl.avgPriority_writebacks::samples      1416.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores.core.inst::samples       803.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores.core.data::samples     11514.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores.l1d.prefetcher::samples     35180.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores.l2.prefetcher::samples      2537.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.priorityMinLatency 0.000000018750                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl.priorityMaxLatency 0.000939800500                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl.numReadWriteTurnArounds           82                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl.numWriteReadTurnArounds           82                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl.numStayReadState         102941                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl.numStayWriteState          1310                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl.readReqs                  54216                       # Number of read requests accepted (Count)
board.memory.mem_ctrl.writeReqs                  4637                       # Number of write requests accepted (Count)
board.memory.mem_ctrl.readBursts                54216                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl.writeBursts                4637                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl.servicedByWrQ              4182                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl.mergedWrBursts             3221                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl.avgRdQLen                  2.04                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.avgWrQLen                 25.58                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.numRdRetry                    0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl.numWrRetry                    0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl.readPktSize::0                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::1                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::2                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::3                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::4                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::5            54216                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::0               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::1               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::2               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::3               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::4               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::5            4637                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.rdQLenPdf::0              19105                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::1              11241                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::2               9123                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::3               6832                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::4               2524                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::5                495                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::6                278                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::7                173                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::8                123                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::9                 66                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::10                16                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::11                19                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::12                10                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::13                 9                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::14                 8                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::15                 5                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::16                 4                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::17                 3                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::18                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::19                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::20                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::21                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::22                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::23                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::24                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::25                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::26                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::27                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::28                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::29                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::30                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::31                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::0                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::1                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::2                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::3                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::4                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::5                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::6                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::7                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::8                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::9                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::10                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::11                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::12                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::13                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::14                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::15                28                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::16                34                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::17                65                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::18                76                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::19                78                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::20                79                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::21                84                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::22                83                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::23                86                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::24                95                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::25                96                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::26                88                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::27                86                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::28                83                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::29                87                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::30                84                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::31                83                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::32                82                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::33                 3                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::34                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::35                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::36                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::37                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::38                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::39                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::40                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::41                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::42                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::43                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::44                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::45                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::46                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::47                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::48                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::49                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::50                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::51                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::52                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::53                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::54                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::55                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::56                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::57                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::58                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::59                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::60                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::61                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::62                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::63                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdPerTurnAround::samples           82                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::mean   609.987805                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::gmean   318.729777                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::stdev   438.389688                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::0-63           18     21.95%     21.95% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::64-127            2      2.44%     24.39% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::192-255            1      1.22%     25.61% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::256-319            2      2.44%     28.05% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::320-383            1      1.22%     29.27% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::384-447            1      1.22%     30.49% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::448-511            3      3.66%     34.15% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::512-575            6      7.32%     41.46% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::576-639            4      4.88%     46.34% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::640-703            8      9.76%     56.10% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::704-767           10     12.20%     68.29% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::768-831            6      7.32%     75.61% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::832-895            5      6.10%     81.71% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::896-959            1      1.22%     82.93% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::960-1023            3      3.66%     86.59% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::1024-1087            1      1.22%     87.80% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::1088-1151            1      1.22%     89.02% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::1152-1215            3      3.66%     92.68% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::1344-1407            1      1.22%     93.90% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::1408-1471            1      1.22%     95.12% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::1600-1663            3      3.66%     98.78% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::1728-1791            1      1.22%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::total           82                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.wrPerTurnAround::samples           82                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::mean    16.975610                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::gmean    16.929317                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::stdev     1.295535                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::16           47     57.32%     57.32% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::17            4      4.88%     62.20% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::18           22     26.83%     89.02% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::19            6      7.32%     96.34% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::20            2      2.44%     98.78% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::22            1      1.22%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::total           82                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.bytesReadWrQ             267648                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl.bytesReadSys            1734912                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl.bytesWrittenSys          148384                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl.avgRdBWSys         445383576.86054623                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.avgWrBWSys         38092881.17718668                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.totGap               3895289000                       # Total gap between requests (Tick)
board.memory.mem_ctrl.avgGap                 66186.75                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl.requestorReadBytes::processor.cores.core.inst        25696                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores.core.data       368448                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores.l1d.prefetcher      1125760                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores.l2.prefetcher        81184                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorWriteBytes::writebacks        44544                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl.requestorReadRate::processor.cores.core.inst 6596632.215932910331                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores.core.data 94587326.692716717720                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores.l1d.prefetcher 289003139.920946180820                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores.l2.prefetcher 20841414.609989777207                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorWriteRate::writebacks 11435257.838827660307                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadAccesses::processor.cores.core.inst          803                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores.core.data        13371                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores.l1d.prefetcher        36429                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores.l2.prefetcher         3613                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorWriteAccesses::writebacks         4637                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores.core.inst     22481500                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores.core.data    277950131                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores.l1d.prefetcher   1150199438                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores.l2.prefetcher     79666532                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorWriteTotalLat::writebacks  98237098266                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores.core.inst     27996.89                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores.core.data     20787.54                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores.l1d.prefetcher     31573.73                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores.l2.prefetcher     22049.97                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorWriteAvgLat::writebacks  21185485.93                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl.dram.bytesRead::processor.cores.core.inst        25696                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores.core.data       427872                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores.l1d.prefetcher      1165728                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores.l2.prefetcher       115616                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::total      1734912                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores.core.inst        25696                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::total        25696                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::writebacks       148384                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::total       148384                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.numReads::processor.cores.core.inst          803                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores.core.data        13371                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores.l1d.prefetcher        36429                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores.l2.prefetcher         3613                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::total        54216                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::writebacks         4637                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::total         4637                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.bwRead::processor.cores.core.inst      6596632                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores.core.data    109842552                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores.l1d.prefetcher    299263655                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores.l2.prefetcher     29680737                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::total    445383577                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores.core.inst      6596632                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::total      6596632                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::writebacks     38092881                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::total     38092881                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::writebacks     38092881                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores.core.inst      6596632                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores.core.data    109842552                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores.l1d.prefetcher    299263655                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores.l2.prefetcher     29680737                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::total    483476458                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.readBursts           50034                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl.dram.writeBursts           1392                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::0          151                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::1          135                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::2          260                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::3        13730                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::4        15126                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::5         1098                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::6          567                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::7         8555                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::8         9375                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::9          581                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::10           10                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::11           62                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::12          194                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::13           53                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::14           55                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::15           82                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::1            9                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::2           70                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::3          239                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::4          263                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::5           82                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::6           79                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::7          265                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::8          280                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::9           15                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::11           15                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::12           59                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::13           15                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::14            1                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.totQLat          592160101                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl.dram.totBusLat        250170000                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl.dram.totMemAccLat    1530297601                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl.dram.avgQLat           11835.15                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgBusLat          5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgMemAccLat      30585.15                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.readRowHits          46191                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl.dram.writeRowHits          1256                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl.dram.readRowHitRate        92.32                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl.dram.writeRowHitRate        90.23                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl.dram.bytesPerActivate::samples         3969                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::mean   828.775006                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::gmean   704.941689                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::stdev   316.637042                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::0-127          155      3.91%      3.91% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::128-255          219      5.52%      9.42% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::256-383          178      4.48%     13.91% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::384-511          176      4.43%     18.34% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::512-639          226      5.69%     24.04% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::640-767          140      3.53%     27.56% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::768-895          122      3.07%     30.64% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::896-1023          111      2.80%     33.43% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::1024-1151         2642     66.57%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::total         3969                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesRead          3202176                       # Total bytes read (Byte)
board.memory.mem_ctrl.dram.bytesWritten         89088                       # Total bytes written (Byte)
board.memory.mem_ctrl.dram.avgRdBW         822.057027                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.avgWrBW          22.870516                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.peakBW            12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl.dram.busUtil               6.60                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl.dram.busUtilRead           6.42                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl.dram.busUtilWrite          0.18                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl.dram.pageHitRate          92.26                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3895321000                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl.dram.rank0.actEnergy     21855540                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preEnergy     11593725                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.readEnergy    282901080                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.writeEnergy      5256540                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.refreshEnergy 307320000.000000                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actBackEnergy   1706154210                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preBackEnergy     59041920                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.totalEnergy   2394123015                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.averagePower   614.615077                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE    131608263                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::REF    130000000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT   3633712737                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.actEnergy      6554520                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preEnergy      3468630                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.readEnergy     74341680                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.writeEnergy      2009700                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.refreshEnergy 307320000.000000                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actBackEnergy    796327620                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preBackEnergy    825211680                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.totalEnergy   2015233830                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.averagePower   517.347307                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE   2132240312                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::REF    130000000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT   1633080688                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   3895321000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.numCycles          3895322                       # Number of cpu cycles simulated (Cycle)
board.processor.cores.core.cpi               0.375341                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores.core.ipc               2.664247                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores.core.instsAdded        10916245                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores.core.nonSpecInstsAdded        41881                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores.core.instsIssued       10789686                       # Number of instructions issued (Count)
board.processor.cores.core.squashedInstsIssued          133                       # Number of squashed instructions issued (Count)
board.processor.cores.core.squashedInstsExamined       455854                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores.core.squashedOperandsExamined       277999                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores.core.squashedNonSpecRemoved         9060                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores.core.numIssuedDist::samples      3871654                       # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::mean     2.786841                       # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::stdev     2.370236                       # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::0      1039109     26.84%     26.84% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::1       548924     14.18%     41.02% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::2       313466      8.10%     49.11% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::3       334472      8.64%     57.75% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::4       402740     10.40%     68.15% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::5       629550     16.26%     84.42% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::6       419492     10.83%     95.25% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::7       136456      3.52%     98.77% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::8        47445      1.23%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::total      3871654                       # Number of insts issued each cycle (Count)
board.processor.cores.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::IntAlu        19603      4.54%      4.54% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::IntMult            0      0.00%      4.54% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::IntDiv            0      0.00%      4.54% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatAdd            0      0.00%      4.54% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatCmp            0      0.00%      4.54% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatCvt            0      0.00%      4.54% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatMult            0      0.00%      4.54% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatMultAcc            0      0.00%      4.54% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatDiv            0      0.00%      4.54% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatMisc            0      0.00%      4.54% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatSqrt            0      0.00%      4.54% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdAdd            0      0.00%      4.54% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdAddAcc            0      0.00%      4.54% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdAlu            0      0.00%      4.54% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdCmp            0      0.00%      4.54% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdCvt            0      0.00%      4.54% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdMisc            0      0.00%      4.54% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdMult            0      0.00%      4.54% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdMultAcc            0      0.00%      4.54% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdMatMultAcc            0      0.00%      4.54% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdShift            0      0.00%      4.54% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdShiftAcc            0      0.00%      4.54% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdDiv            0      0.00%      4.54% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdSqrt            0      0.00%      4.54% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatAdd            0      0.00%      4.54% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatAlu            0      0.00%      4.54% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatCmp            0      0.00%      4.54% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatCvt            0      0.00%      4.54% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatDiv            0      0.00%      4.54% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatMisc            0      0.00%      4.54% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatMult            0      0.00%      4.54% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatMultAcc            0      0.00%      4.54% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      4.54% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatSqrt            0      0.00%      4.54% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdReduceAdd            0      0.00%      4.54% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdReduceAlu            0      0.00%      4.54% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdReduceCmp            0      0.00%      4.54% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      4.54% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      4.54% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdAes            0      0.00%      4.54% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdAesMix            0      0.00%      4.54% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdSha1Hash            0      0.00%      4.54% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdSha1Hash2            0      0.00%      4.54% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdSha256Hash            0      0.00%      4.54% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdSha256Hash2            0      0.00%      4.54% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdShaSigma2            0      0.00%      4.54% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdShaSigma3            0      0.00%      4.54% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdPredAlu            0      0.00%      4.54% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::Matrix            0      0.00%      4.54% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::MatrixMov            0      0.00%      4.54% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::MatrixOP            0      0.00%      4.54% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::MemRead       390239     90.44%     94.98% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::MemWrite        21661      5.02%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statIssuedInstType_0::No_OpClass        16404      0.15%      0.15% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::IntAlu      6155669     57.05%     57.20% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::IntMult       270372      2.51%     59.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::IntDiv            4      0.00%     59.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatAdd            0      0.00%     59.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatCmp            0      0.00%     59.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatCvt            0      0.00%     59.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatMult            0      0.00%     59.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     59.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatDiv            0      0.00%     59.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatMisc            3      0.00%     59.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatSqrt            0      0.00%     59.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdAdd            2      0.00%     59.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     59.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdAlu            4      0.00%     59.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdCmp            5      0.00%     59.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdCvt            0      0.00%     59.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdMisc            5      0.00%     59.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdMult            0      0.00%     59.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     59.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     59.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdShift            0      0.00%     59.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     59.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdDiv            0      0.00%     59.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdSqrt            0      0.00%     59.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     59.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     59.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     59.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     59.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     59.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     59.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     59.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     59.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     59.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     59.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     59.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     59.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     59.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     59.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     59.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdAes            0      0.00%     59.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdAesMix            0      0.00%     59.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     59.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     59.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     59.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     59.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     59.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     59.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     59.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::Matrix            0      0.00%     59.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::MatrixMov            0      0.00%     59.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::MatrixOP            0      0.00%     59.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::MemRead      3652206     33.85%     93.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::MemWrite       695012      6.44%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::total     10789686                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.issueRate         2.769909                       # Inst issue rate ((Count/Cycle))
board.processor.cores.core.fuBusy              431503                       # FU busy when requested (Count)
board.processor.cores.core.fuBusyRate        0.039992                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores.core.intInstQueueReads     25882417                       # Number of integer instruction queue reads (Count)
board.processor.cores.core.intInstQueueWrites     11417959                       # Number of integer instruction queue writes (Count)
board.processor.cores.core.intInstQueueWakeupAccesses     10766079                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores.core.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
board.processor.cores.core.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
board.processor.cores.core.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores.core.vecInstQueueReads          245                       # Number of vector instruction queue reads (Count)
board.processor.cores.core.vecInstQueueWrites          188                       # Number of vector instruction queue writes (Count)
board.processor.cores.core.vecInstQueueWakeupAccesses          104                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores.core.intAluAccesses     11204661                       # Number of integer alu accesses (Count)
board.processor.cores.core.fpAluAccesses            0                       # Number of floating point alu accesses (Count)
board.processor.cores.core.vecAluAccesses          124                       # Number of vector alu accesses (Count)
board.processor.cores.core.numSquashedInsts        16623                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores.core.numSwp                   0                       # Number of swp insts executed (Count)
board.processor.cores.core.timesIdled             887                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores.core.idleCycles           23668                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores.core.MemDepUnit__0.insertedLoads      3704788                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__0.insertedStores       720486                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__0.conflictingLoads      1802833                       # Number of conflicting loads. (Count)
board.processor.cores.core.MemDepUnit__0.conflictingStores       346290                       # Number of conflicting stores. (Count)
board.processor.cores.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores.core.branchPred.lookups       535978                       # Number of BP lookups (Count)
board.processor.cores.core.branchPred.condPredicted       398790                       # Number of conditional branches predicted (Count)
board.processor.cores.core.branchPred.condIncorrect         5375                       # Number of conditional branches incorrect (Count)
board.processor.cores.core.branchPred.BTBLookups       379001                       # Number of BTB lookups (Count)
board.processor.cores.core.branchPred.BTBUpdates          808                       # Number of BTB updates (Count)
board.processor.cores.core.branchPred.BTBHits       378282                       # Number of BTB hits (Count)
board.processor.cores.core.branchPred.BTBHitRatio     0.998103                       # BTB Hit Ratio (Ratio)
board.processor.cores.core.branchPred.RASUsed        58256                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores.core.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions. (Count)
board.processor.cores.core.branchPred.indirectLookups           75                       # Number of indirect predictor lookups. (Count)
board.processor.cores.core.branchPred.indirectHits            4                       # Number of indirect target hits. (Count)
board.processor.cores.core.branchPred.indirectMisses           71                       # Number of indirect misses. (Count)
board.processor.cores.core.branchPred.indirectMispredicted           37                       # Number of mispredicted indirect branches. (Count)
board.processor.cores.core.commit.commitSquashedInsts       455899                       # The number of squashed insts skipped by commit (Count)
board.processor.cores.core.commit.commitNonSpecStalls        32821                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores.core.commit.branchMispredicts         5152                       # The number of times a branch was mispredicted (Count)
board.processor.cores.core.commit.numCommittedDist::samples      3810194                       # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::mean     2.756373                       # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::stdev     3.414436                       # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::0      1944789     51.04%     51.04% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::1       377039      9.90%     60.94% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::2        56505      1.48%     62.42% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::3        53696      1.41%     63.83% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::4        32041      0.84%     64.67% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::5       201772      5.30%     69.97% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::6        48533      1.27%     71.24% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::7       343596      9.02%     80.26% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::8       752223     19.74%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::total      3810194                       # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.amos              0                       # Number of atomic instructions committed (Count)
board.processor.cores.core.commit.membars        16404                       # Number of memory barriers committed (Count)
board.processor.cores.core.commit.functionCalls        41122                       # Number of function calls committed. (Count)
board.processor.cores.core.commit.committedInstType_0::No_OpClass        16404      0.16%      0.16% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::IntAlu      5948556     56.64%     56.80% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::IntMult       270344      2.57%     59.37% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::IntDiv            4      0.00%     59.37% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatAdd            0      0.00%     59.37% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatCmp            0      0.00%     59.37% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatCvt            0      0.00%     59.37% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatMult            0      0.00%     59.37% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     59.37% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatDiv            0      0.00%     59.37% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatMisc            3      0.00%     59.37% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatSqrt            0      0.00%     59.37% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdAdd            2      0.00%     59.37% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     59.37% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdAlu            4      0.00%     59.37% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdCmp            5      0.00%     59.37% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdCvt            0      0.00%     59.37% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdMisc            4      0.00%     59.37% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdMult            0      0.00%     59.37% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.37% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     59.37% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdShift            0      0.00%     59.37% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.37% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdDiv            0      0.00%     59.37% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdSqrt            0      0.00%     59.37% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     59.37% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     59.37% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     59.37% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     59.37% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     59.37% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     59.37% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     59.37% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     59.37% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     59.37% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     59.37% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     59.37% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     59.37% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     59.37% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     59.37% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     59.37% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdAes            0      0.00%     59.37% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdAesMix            0      0.00%     59.37% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     59.37% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     59.37% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     59.37% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     59.37% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     59.37% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     59.37% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     59.37% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::Matrix            0      0.00%     59.37% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::MatrixMov            0      0.00%     59.37% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::MatrixOP            0      0.00%     59.37% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::MemRead      3601862     34.30%     93.67% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::MemWrite       665127      6.33%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::total     10502315                       # Class of committed instruction (Count)
board.processor.cores.core.commit.commitEligibleSamples       752223                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores.core.commitStats0.numInsts     10378099                       # Number of instructions committed (thread level) (Count)
board.processor.cores.core.commitStats0.numOps     10502315                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores.core.commitStats0.numInstsNotNOP     10378055                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores.core.commitStats0.numOpsNotNOP     10502271                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores.core.commitStats0.cpi     0.375341                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores.core.commitStats0.ipc     2.664247                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores.core.commitStats0.numMemRefs      4266989                       # Number of memory references committed (Count)
board.processor.cores.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores.core.commitStats0.numIntInsts     10157818                       # Number of integer instructions (Count)
board.processor.cores.core.commitStats0.numLoadInsts      3601862                       # Number of load instructions (Count)
board.processor.cores.core.commitStats0.numStoreInsts       648729                       # Number of store instructions (Count)
board.processor.cores.core.commitStats0.numVecInsts           90                       # Number of vector instructions (Count)
board.processor.cores.core.commitStats0.committedInstType::No_OpClass        16404      0.16%      0.16% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::IntAlu      5948556     56.64%     56.80% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::IntMult       270344      2.57%     59.37% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::IntDiv            4      0.00%     59.37% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatAdd            0      0.00%     59.37% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatCmp            0      0.00%     59.37% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatCvt            0      0.00%     59.37% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMult            0      0.00%     59.37% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     59.37% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatDiv            0      0.00%     59.37% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMisc            3      0.00%     59.37% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     59.37% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAdd            2      0.00%     59.37% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     59.37% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAlu            4      0.00%     59.37% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdCmp            5      0.00%     59.37% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdCvt            0      0.00%     59.37% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdMisc            4      0.00%     59.37% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdMult            0      0.00%     59.37% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     59.37% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     59.37% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdShift            0      0.00%     59.37% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     59.37% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdDiv            0      0.00%     59.37% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     59.37% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     59.37% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     59.37% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     59.37% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     59.37% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     59.37% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     59.37% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     59.37% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     59.37% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     59.37% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     59.37% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     59.37% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     59.37% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     59.37% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     59.37% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     59.37% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAes            0      0.00%     59.37% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     59.37% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     59.37% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     59.37% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     59.37% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     59.37% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     59.37% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     59.37% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     59.37% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::Matrix            0      0.00%     59.37% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::MatrixMov            0      0.00%     59.37% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::MatrixOP            0      0.00%     59.37% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::MemRead      3601862     34.30%     93.67% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::MemWrite       665127      6.33%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::total     10502315                       # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedControl::IsControl       443439                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsDirectControl       402285                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsIndirectControl        41154                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsCondControl       349209                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsUncondControl        94230                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsCall        41122                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsReturn        41117                       # Class of control type instructions committed (Count)
board.processor.cores.core.decode.idleCycles       447228                       # Number of cycles decode is idle (Cycle)
board.processor.cores.core.decode.blockedCycles      1934310                       # Number of cycles decode is blocked (Cycle)
board.processor.cores.core.decode.runCycles      1113732                       # Number of cycles decode is running (Cycle)
board.processor.cores.core.decode.unblockCycles       367054                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores.core.decode.squashCycles         9330                       # Number of cycles decode is squashing (Cycle)
board.processor.cores.core.decode.branchResolved       373503                       # Number of times decode resolved a branch (Count)
board.processor.cores.core.decode.branchMispred          227                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores.core.decode.decodedInsts     11085578                       # Number of instructions handled by decode (Count)
board.processor.cores.core.decode.squashedInsts          279                       # Number of squashed instructions handled by decode (Count)
board.processor.cores.core.executeStats0.numInsts     10773063                       # Number of executed instructions (Count)
board.processor.cores.core.executeStats0.numNop           65                       # Number of nop insts executed (Count)
board.processor.cores.core.executeStats0.numBranches       478779                       # Number of branches executed (Count)
board.processor.cores.core.executeStats0.numLoadInsts      3646834                       # Number of load instructions executed (Count)
board.processor.cores.core.executeStats0.numStoreInsts       693475                       # Number of stores executed (Count)
board.processor.cores.core.executeStats0.instRate     2.765641                       # Inst execution rate ((Count/Cycle))
board.processor.cores.core.executeStats0.numCCRegReads      1009932                       # Number of times the CC registers were read (Count)
board.processor.cores.core.executeStats0.numCCRegWrites      1009854                       # Number of times the CC registers were written (Count)
board.processor.cores.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores.core.executeStats0.numIntRegReads     12593056                       # Number of times the integer registers were read (Count)
board.processor.cores.core.executeStats0.numIntRegWrites      9360392                       # Number of times the integer registers were written (Count)
board.processor.cores.core.executeStats0.numMemRefs      4340309                       # Number of memory refs (Count)
board.processor.cores.core.executeStats0.numMiscRegReads       400423                       # Number of times the Misc registers were read (Count)
board.processor.cores.core.executeStats0.numMiscRegWrites        32813                       # Number of times the Misc registers were written (Count)
board.processor.cores.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores.core.executeStats0.numVecRegReads          134                       # Number of times the vector registers were read (Count)
board.processor.cores.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores.core.fetch.predictedBranches       436542                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores.core.fetch.cycles       3469628                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores.core.fetch.squashCycles        19106                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores.core.fetch.cacheLines      1659369                       # Number of cache lines fetched (Count)
board.processor.cores.core.fetch.icacheSquashes         2831                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores.core.fetch.nisnDist::samples      3871654                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::mean     2.914246                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::stdev     3.493457                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::0      2023161     52.26%     52.26% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::1       163945      4.23%     56.49% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::2        60226      1.56%     58.05% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::3        63971      1.65%     59.70% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::4       337519      8.72%     68.42% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::5        46894      1.21%     69.63% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::6        49867      1.29%     70.91% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::7        85675      2.21%     73.13% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::8      1040396     26.87%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::total      3871654                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetchStats0.numInsts     11100545                       # Number of instructions fetched (thread level) (Count)
board.processor.cores.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores.core.fetchStats0.fetchRate     2.849712                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores.core.fetchStats0.numBranches       535978                       # Number of branches fetched (Count)
board.processor.cores.core.fetchStats0.branchRate     0.137595                       # Number of branch fetches per cycle (Ratio)
board.processor.cores.core.fetchStats0.icacheStallCycles       392473                       # ICache total stall cycles (Cycle)
board.processor.cores.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores.core.iew.squashCycles         9330                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores.core.iew.blockCycles       173324                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores.core.iew.unblockCycles        97530                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores.core.iew.dispatchedInsts     10958191                       # Number of instructions dispatched to IQ (Count)
board.processor.cores.core.iew.dispSquashedInsts           84                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores.core.iew.dispLoadInsts      3704788                       # Number of dispatched load instructions (Count)
board.processor.cores.core.iew.dispStoreInsts       720486                       # Number of dispatched store instructions (Count)
board.processor.cores.core.iew.dispNonSpecInsts        41880                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores.core.iew.iqFullEvents         3296                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores.core.iew.lsqFullEvents        90706                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores.core.iew.memOrderViolationEvents         4172                       # Number of memory order violations (Count)
board.processor.cores.core.iew.predictedTakenIncorrect         4542                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores.core.iew.predictedNotTakenIncorrect          670                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores.core.iew.branchMispredicts         5212                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores.core.iew.instsToCommit     10770744                       # Cumulative count of insts sent to commit (Count)
board.processor.cores.core.iew.writebackCount     10766183                       # Cumulative count of insts written-back (Count)
board.processor.cores.core.iew.producerInst      9241314                       # Number of instructions producing a value (Count)
board.processor.cores.core.iew.consumerInst     10165898                       # Number of instructions consuming a value (Count)
board.processor.cores.core.iew.wbRate        2.763875                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores.core.iew.wbFanout      0.909050                       # Average fanout of values written-back ((Count/Count))
board.processor.cores.core.lsq0.forwLoads      1337427                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores.core.lsq0.squashedLoads       102926                       # Number of loads squashed (Count)
board.processor.cores.core.lsq0.ignoredResponses           87                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores.core.lsq0.memOrderViolation         4172                       # Number of memory ordering violations (Count)
board.processor.cores.core.lsq0.squashedStores        55359                       # Number of stores squashed (Count)
board.processor.cores.core.lsq0.rescheduledLoads           15                       # Number of loads that were rescheduled (Count)
board.processor.cores.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores.core.lsq0.loadToUse::samples      3601862                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::mean     3.537264                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::stdev     6.736452                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::0-9      3380668     93.86%     93.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::10-19       152136      4.22%     98.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::20-29        27004      0.75%     98.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::30-39        16823      0.47%     99.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::40-49         2550      0.07%     99.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::50-59         5768      0.16%     99.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::60-69        14738      0.41%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::70-79         1288      0.04%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::80-89          258      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::90-99           91      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::100-109           44      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::110-119           32      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::120-129           24      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::130-139           24      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::140-149           17      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::150-159           16      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::160-169           21      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::170-179           16      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::180-189            9      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::190-199            9      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::200-209            9      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::210-219           12      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::220-229           18      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::230-239           20      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::240-249           24      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::250-259           26      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::260-269           15      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::270-279           26      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::280-289           26      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::290-299           28      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::overflows          122      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::max_value          348                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::total      3601862                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.mmu.alignFaults            0                       # Number of MMU faults due to alignment restrictions (Count)
board.processor.cores.core.mmu.prefetchFaults            0                       # Number of MMU faults due to prefetch (Count)
board.processor.cores.core.mmu.domainFaults            0                       # Number of MMU faults due to domain restrictions (Count)
board.processor.cores.core.mmu.permsFaults            0                       # Number of MMU faults due to permissions restrictions (Count)
board.processor.cores.core.mmu.dtb.readHits            0                       # Read hits (Count)
board.processor.cores.core.mmu.dtb.readMisses            0                       # Read misses (Count)
board.processor.cores.core.mmu.dtb.writeHits            0                       # Write hits (Count)
board.processor.cores.core.mmu.dtb.writeMisses            0                       # Write misses (Count)
board.processor.cores.core.mmu.dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
board.processor.cores.core.mmu.dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
board.processor.cores.core.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
board.processor.cores.core.mmu.dtb.readAccesses            0                       # Read accesses (Count)
board.processor.cores.core.mmu.dtb.writeAccesses            0                       # Write accesses (Count)
board.processor.cores.core.mmu.dtb.hits             0                       # Total TLB (inst and data) hits (Count)
board.processor.cores.core.mmu.dtb.misses            0                       # Total TLB (inst and data) misses (Count)
board.processor.cores.core.mmu.dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
board.processor.cores.core.mmu.dtb_walker.walks            0                       # Table walker walks requested (Count)
board.processor.cores.core.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores.core.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores.core.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores.core.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores.core.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores.core.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores.core.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores.core.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   3895321000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.mmu.itb.instHits            0                       # Inst hits (Count)
board.processor.cores.core.mmu.itb.instMisses            0                       # Inst misses (Count)
board.processor.cores.core.mmu.itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
board.processor.cores.core.mmu.itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
board.processor.cores.core.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
board.processor.cores.core.mmu.itb.instAccesses            0                       # Inst accesses (Count)
board.processor.cores.core.mmu.itb.hits             0                       # Total TLB (inst and data) hits (Count)
board.processor.cores.core.mmu.itb.misses            0                       # Total TLB (inst and data) misses (Count)
board.processor.cores.core.mmu.itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
board.processor.cores.core.mmu.itb_walker.walks            0                       # Table walker walks requested (Count)
board.processor.cores.core.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores.core.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores.core.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores.core.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores.core.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores.core.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores.core.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores.core.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   3895321000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.mmu.l2_shared.instHits            0                       # Inst hits (Count)
board.processor.cores.core.mmu.l2_shared.instMisses            0                       # Inst misses (Count)
board.processor.cores.core.mmu.l2_shared.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
board.processor.cores.core.mmu.l2_shared.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
board.processor.cores.core.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
board.processor.cores.core.mmu.l2_shared.instAccesses            0                       # Inst accesses (Count)
board.processor.cores.core.mmu.l2_shared.hits            0                       # Total TLB (inst and data) hits (Count)
board.processor.cores.core.mmu.l2_shared.misses            0                       # Total TLB (inst and data) misses (Count)
board.processor.cores.core.mmu.l2_shared.accesses            0                       # Total TLB (inst and data) accesses (Count)
board.processor.cores.core.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
board.processor.cores.core.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
board.processor.cores.core.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
board.processor.cores.core.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
board.processor.cores.core.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
board.processor.cores.core.mmu.stage2_dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
board.processor.cores.core.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
board.processor.cores.core.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
board.processor.cores.core.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
board.processor.cores.core.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
board.processor.cores.core.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
board.processor.cores.core.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
board.processor.cores.core.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
board.processor.cores.core.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores.core.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores.core.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores.core.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores.core.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores.core.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores.core.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores.core.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   3895321000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
board.processor.cores.core.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
board.processor.cores.core.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
board.processor.cores.core.mmu.stage2_itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
board.processor.cores.core.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
board.processor.cores.core.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
board.processor.cores.core.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
board.processor.cores.core.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
board.processor.cores.core.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
board.processor.cores.core.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
board.processor.cores.core.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores.core.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores.core.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores.core.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores.core.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores.core.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores.core.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores.core.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   3895321000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.power_state.pwrStateResidencyTicks::ON   3895321000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.rename.squashCycles         9330                       # Number of cycles rename is squashing (Cycle)
board.processor.cores.core.rename.idleCycles       631312                       # Number of cycles rename is idle (Cycle)
board.processor.cores.core.rename.blockCycles       297249                       # Number of cycles rename is blocking (Cycle)
board.processor.cores.core.rename.serializeStallCycles         3511                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores.core.rename.runCycles      1293856                       # Number of cycles rename is running (Cycle)
board.processor.cores.core.rename.unblockCycles      1636396                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores.core.rename.renamedInsts     11018249                       # Number of instructions processed by rename (Count)
board.processor.cores.core.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores.core.rename.IQFullEvents        88739                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores.core.rename.LQFullEvents      1473948                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores.core.rename.SQFullEvents          757                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores.core.rename.renamedOperands     10955210                       # Number of destination operands rename has renamed (Count)
board.processor.cores.core.rename.lookups     14287812                       # Number of register rename lookups that rename has made (Count)
board.processor.cores.core.rename.intLookups     12874350                       # Number of integer rename lookups (Count)
board.processor.cores.core.rename.vecLookups          129                       # Number of vector rename lookups (Count)
board.processor.cores.core.rename.committedMaps     10465336                       # Number of HB maps that are committed (Count)
board.processor.cores.core.rename.undoneMaps       489874                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores.core.rename.serializing           72                       # count of serializing insts renamed (Count)
board.processor.cores.core.rename.tempSerializing           26                       # count of temporary serializing insts renamed (Count)
board.processor.cores.core.rename.skidInsts      2114206                       # count of insts added to the skid buffer (Count)
board.processor.cores.core.rob.reads         14015951                       # The number of ROB reads (Count)
board.processor.cores.core.rob.writes        21977894                       # The number of ROB writes (Count)
board.processor.cores.core.thread_0.numInsts     10378055                       # Number of Instructions committed (Count)
board.processor.cores.core.thread_0.numOps     10502271                       # Number of Ops committed (Count)
board.processor.cores.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores.core.workload.numSyscalls           15                       # Number of system calls (Count)
board.processor.cores.l1d.demandHits::processor.cores.core.data      2594691                       # number of demand (read+write) hits (Count)
board.processor.cores.l1d.demandHits::total      2594691                       # number of demand (read+write) hits (Count)
board.processor.cores.l1d.overallHits::processor.cores.core.data      2594691                       # number of overall hits (Count)
board.processor.cores.l1d.overallHits::total      2594691                       # number of overall hits (Count)
board.processor.cores.l1d.demandMisses::processor.cores.core.data       363425                       # number of demand (read+write) misses (Count)
board.processor.cores.l1d.demandMisses::total       363425                       # number of demand (read+write) misses (Count)
board.processor.cores.l1d.overallMisses::processor.cores.core.data       363425                       # number of overall misses (Count)
board.processor.cores.l1d.overallMisses::total       363425                       # number of overall misses (Count)
board.processor.cores.l1d.demandMissLatency::processor.cores.core.data   7159127000                       # number of demand (read+write) miss ticks (Tick)
board.processor.cores.l1d.demandMissLatency::total   7159127000                       # number of demand (read+write) miss ticks (Tick)
board.processor.cores.l1d.overallMissLatency::processor.cores.core.data   7159127000                       # number of overall miss ticks (Tick)
board.processor.cores.l1d.overallMissLatency::total   7159127000                       # number of overall miss ticks (Tick)
board.processor.cores.l1d.demandAccesses::processor.cores.core.data      2958116                       # number of demand (read+write) accesses (Count)
board.processor.cores.l1d.demandAccesses::total      2958116                       # number of demand (read+write) accesses (Count)
board.processor.cores.l1d.overallAccesses::processor.cores.core.data      2958116                       # number of overall (read+write) accesses (Count)
board.processor.cores.l1d.overallAccesses::total      2958116                       # number of overall (read+write) accesses (Count)
board.processor.cores.l1d.demandMissRate::processor.cores.core.data     0.122857                       # miss rate for demand accesses (Ratio)
board.processor.cores.l1d.demandMissRate::total     0.122857                       # miss rate for demand accesses (Ratio)
board.processor.cores.l1d.overallMissRate::processor.cores.core.data     0.122857                       # miss rate for overall accesses (Ratio)
board.processor.cores.l1d.overallMissRate::total     0.122857                       # miss rate for overall accesses (Ratio)
board.processor.cores.l1d.demandAvgMissLatency::processor.cores.core.data 19699.049322                       # average overall miss latency in ticks ((Tick/Count))
board.processor.cores.l1d.demandAvgMissLatency::total 19699.049322                       # average overall miss latency in ticks ((Tick/Count))
board.processor.cores.l1d.overallAvgMissLatency::processor.cores.core.data 19699.049322                       # average overall miss latency ((Tick/Count))
board.processor.cores.l1d.overallAvgMissLatency::total 19699.049322                       # average overall miss latency ((Tick/Count))
board.processor.cores.l1d.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.processor.cores.l1d.blockedCycles::no_targets           24                       # number of cycles access was blocked (Cycle)
board.processor.cores.l1d.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.processor.cores.l1d.blockedCauses::no_targets            8                       # number of times access was blocked (Count)
board.processor.cores.l1d.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.processor.cores.l1d.avgBlocked::no_targets            3                       # average number of cycles each access was blocked ((Cycle/Count))
board.processor.cores.l1d.writebacks::writebacks       250050                       # number of writebacks (Count)
board.processor.cores.l1d.writebacks::total       250050                       # number of writebacks (Count)
board.processor.cores.l1d.demandMshrHits::processor.cores.core.data       212441                       # number of demand (read+write) MSHR hits (Count)
board.processor.cores.l1d.demandMshrHits::total       212441                       # number of demand (read+write) MSHR hits (Count)
board.processor.cores.l1d.overallMshrHits::processor.cores.core.data       212441                       # number of overall MSHR hits (Count)
board.processor.cores.l1d.overallMshrHits::total       212441                       # number of overall MSHR hits (Count)
board.processor.cores.l1d.demandMshrMisses::processor.cores.core.data       150984                       # number of demand (read+write) MSHR misses (Count)
board.processor.cores.l1d.demandMshrMisses::total       150984                       # number of demand (read+write) MSHR misses (Count)
board.processor.cores.l1d.overallMshrMisses::processor.cores.core.data       150984                       # number of overall MSHR misses (Count)
board.processor.cores.l1d.overallMshrMisses::processor.cores.l1d.prefetcher       248294                       # number of overall MSHR misses (Count)
board.processor.cores.l1d.overallMshrMisses::total       399278                       # number of overall MSHR misses (Count)
board.processor.cores.l1d.demandMshrMissLatency::processor.cores.core.data   3018788000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.processor.cores.l1d.demandMshrMissLatency::total   3018788000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.processor.cores.l1d.overallMshrMissLatency::processor.cores.core.data   3018788000                       # number of overall MSHR miss ticks (Tick)
board.processor.cores.l1d.overallMshrMissLatency::processor.cores.l1d.prefetcher   5990890632                       # number of overall MSHR miss ticks (Tick)
board.processor.cores.l1d.overallMshrMissLatency::total   9009678632                       # number of overall MSHR miss ticks (Tick)
board.processor.cores.l1d.demandMshrMissRate::processor.cores.core.data     0.051041                       # mshr miss ratio for demand accesses (Ratio)
board.processor.cores.l1d.demandMshrMissRate::total     0.051041                       # mshr miss ratio for demand accesses (Ratio)
board.processor.cores.l1d.overallMshrMissRate::processor.cores.core.data     0.051041                       # mshr miss ratio for overall accesses (Ratio)
board.processor.cores.l1d.overallMshrMissRate::processor.cores.l1d.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.processor.cores.l1d.overallMshrMissRate::total     0.134977                       # mshr miss ratio for overall accesses (Ratio)
board.processor.cores.l1d.demandAvgMshrMissLatency::processor.cores.core.data 19994.092089                       # average overall mshr miss latency ((Tick/Count))
board.processor.cores.l1d.demandAvgMshrMissLatency::total 19994.092089                       # average overall mshr miss latency ((Tick/Count))
board.processor.cores.l1d.overallAvgMshrMissLatency::processor.cores.core.data 19994.092089                       # average overall mshr miss latency ((Tick/Count))
board.processor.cores.l1d.overallAvgMshrMissLatency::processor.cores.l1d.prefetcher 24128.213457                       # average overall mshr miss latency ((Tick/Count))
board.processor.cores.l1d.overallAvgMshrMissLatency::total 22564.926272                       # average overall mshr miss latency ((Tick/Count))
board.processor.cores.l1d.replacements         399480                       # number of replacements (Count)
board.processor.cores.l1d.HardPFReq.mshrMisses::processor.cores.l1d.prefetcher       248294                       # number of HardPFReq MSHR misses (Count)
board.processor.cores.l1d.HardPFReq.mshrMisses::total       248294                       # number of HardPFReq MSHR misses (Count)
board.processor.cores.l1d.HardPFReq.mshrMissLatency::processor.cores.l1d.prefetcher   5990890632                       # number of HardPFReq MSHR miss ticks (Tick)
board.processor.cores.l1d.HardPFReq.mshrMissLatency::total   5990890632                       # number of HardPFReq MSHR miss ticks (Tick)
board.processor.cores.l1d.HardPFReq.mshrMissRate::processor.cores.l1d.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.processor.cores.l1d.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.processor.cores.l1d.HardPFReq.avgMshrMissLatency::processor.cores.l1d.prefetcher 24128.213457                       # average HardPFReq mshr miss latency ((Tick/Count))
board.processor.cores.l1d.HardPFReq.avgMshrMissLatency::total 24128.213457                       # average HardPFReq mshr miss latency ((Tick/Count))
board.processor.cores.l1d.LoadLockedReq.hits::processor.cores.core.data            4                       # number of LoadLockedReq hits (Count)
board.processor.cores.l1d.LoadLockedReq.hits::total            4                       # number of LoadLockedReq hits (Count)
board.processor.cores.l1d.LoadLockedReq.misses::processor.cores.core.data            2                       # number of LoadLockedReq misses (Count)
board.processor.cores.l1d.LoadLockedReq.misses::total            2                       # number of LoadLockedReq misses (Count)
board.processor.cores.l1d.LoadLockedReq.missLatency::processor.cores.core.data       147000                       # number of LoadLockedReq miss ticks (Tick)
board.processor.cores.l1d.LoadLockedReq.missLatency::total       147000                       # number of LoadLockedReq miss ticks (Tick)
board.processor.cores.l1d.LoadLockedReq.accesses::processor.cores.core.data            6                       # number of LoadLockedReq accesses(hits+misses) (Count)
board.processor.cores.l1d.LoadLockedReq.accesses::total            6                       # number of LoadLockedReq accesses(hits+misses) (Count)
board.processor.cores.l1d.LoadLockedReq.missRate::processor.cores.core.data     0.333333                       # miss rate for LoadLockedReq accesses (Ratio)
board.processor.cores.l1d.LoadLockedReq.missRate::total     0.333333                       # miss rate for LoadLockedReq accesses (Ratio)
board.processor.cores.l1d.LoadLockedReq.avgMissLatency::processor.cores.core.data        73500                       # average LoadLockedReq miss latency ((Tick/Count))
board.processor.cores.l1d.LoadLockedReq.avgMissLatency::total        73500                       # average LoadLockedReq miss latency ((Tick/Count))
board.processor.cores.l1d.LoadLockedReq.mshrMisses::processor.cores.core.data            2                       # number of LoadLockedReq MSHR misses (Count)
board.processor.cores.l1d.LoadLockedReq.mshrMisses::total            2                       # number of LoadLockedReq MSHR misses (Count)
board.processor.cores.l1d.LoadLockedReq.mshrMissLatency::processor.cores.core.data       145000                       # number of LoadLockedReq MSHR miss ticks (Tick)
board.processor.cores.l1d.LoadLockedReq.mshrMissLatency::total       145000                       # number of LoadLockedReq MSHR miss ticks (Tick)
board.processor.cores.l1d.LoadLockedReq.mshrMissRate::processor.cores.core.data     0.333333                       # mshr miss rate for LoadLockedReq accesses (Ratio)
board.processor.cores.l1d.LoadLockedReq.mshrMissRate::total     0.333333                       # mshr miss rate for LoadLockedReq accesses (Ratio)
board.processor.cores.l1d.LoadLockedReq.avgMshrMissLatency::processor.cores.core.data        72500                       # average LoadLockedReq mshr miss latency ((Tick/Count))
board.processor.cores.l1d.LoadLockedReq.avgMshrMissLatency::total        72500                       # average LoadLockedReq mshr miss latency ((Tick/Count))
board.processor.cores.l1d.ReadReq.hits::processor.cores.core.data      2067637                       # number of ReadReq hits (Count)
board.processor.cores.l1d.ReadReq.hits::total      2067637                       # number of ReadReq hits (Count)
board.processor.cores.l1d.ReadReq.misses::processor.cores.core.data       241746                       # number of ReadReq misses (Count)
board.processor.cores.l1d.ReadReq.misses::total       241746                       # number of ReadReq misses (Count)
board.processor.cores.l1d.ReadReq.missLatency::processor.cores.core.data   4849482000                       # number of ReadReq miss ticks (Tick)
board.processor.cores.l1d.ReadReq.missLatency::total   4849482000                       # number of ReadReq miss ticks (Tick)
board.processor.cores.l1d.ReadReq.accesses::processor.cores.core.data      2309383                       # number of ReadReq accesses(hits+misses) (Count)
board.processor.cores.l1d.ReadReq.accesses::total      2309383                       # number of ReadReq accesses(hits+misses) (Count)
board.processor.cores.l1d.ReadReq.missRate::processor.cores.core.data     0.104680                       # miss rate for ReadReq accesses (Ratio)
board.processor.cores.l1d.ReadReq.missRate::total     0.104680                       # miss rate for ReadReq accesses (Ratio)
board.processor.cores.l1d.ReadReq.avgMissLatency::processor.cores.core.data 20060.236777                       # average ReadReq miss latency ((Tick/Count))
board.processor.cores.l1d.ReadReq.avgMissLatency::total 20060.236777                       # average ReadReq miss latency ((Tick/Count))
board.processor.cores.l1d.ReadReq.mshrHits::processor.cores.core.data       130802                       # number of ReadReq MSHR hits (Count)
board.processor.cores.l1d.ReadReq.mshrHits::total       130802                       # number of ReadReq MSHR hits (Count)
board.processor.cores.l1d.ReadReq.mshrMisses::processor.cores.core.data       110944                       # number of ReadReq MSHR misses (Count)
board.processor.cores.l1d.ReadReq.mshrMisses::total       110944                       # number of ReadReq MSHR misses (Count)
board.processor.cores.l1d.ReadReq.mshrMissLatency::processor.cores.core.data   2083349000                       # number of ReadReq MSHR miss ticks (Tick)
board.processor.cores.l1d.ReadReq.mshrMissLatency::total   2083349000                       # number of ReadReq MSHR miss ticks (Tick)
board.processor.cores.l1d.ReadReq.mshrMissRate::processor.cores.core.data     0.048041                       # mshr miss rate for ReadReq accesses (Ratio)
board.processor.cores.l1d.ReadReq.mshrMissRate::total     0.048041                       # mshr miss rate for ReadReq accesses (Ratio)
board.processor.cores.l1d.ReadReq.avgMshrMissLatency::processor.cores.core.data 18778.383689                       # average ReadReq mshr miss latency ((Tick/Count))
board.processor.cores.l1d.ReadReq.avgMshrMissLatency::total 18778.383689                       # average ReadReq mshr miss latency ((Tick/Count))
board.processor.cores.l1d.StoreCondReq.hits::processor.cores.core.data            4                       # number of StoreCondReq hits (Count)
board.processor.cores.l1d.StoreCondReq.hits::total            4                       # number of StoreCondReq hits (Count)
board.processor.cores.l1d.StoreCondReq.accesses::processor.cores.core.data            4                       # number of StoreCondReq accesses(hits+misses) (Count)
board.processor.cores.l1d.StoreCondReq.accesses::total            4                       # number of StoreCondReq accesses(hits+misses) (Count)
board.processor.cores.l1d.SwapReq.hits::processor.cores.core.data        16070                       # number of SwapReq hits (Count)
board.processor.cores.l1d.SwapReq.hits::total        16070                       # number of SwapReq hits (Count)
board.processor.cores.l1d.SwapReq.misses::processor.cores.core.data          328                       # number of SwapReq misses (Count)
board.processor.cores.l1d.SwapReq.misses::total          328                       # number of SwapReq misses (Count)
board.processor.cores.l1d.SwapReq.missLatency::processor.cores.core.data      6225000                       # number of SwapReq miss ticks (Tick)
board.processor.cores.l1d.SwapReq.missLatency::total      6225000                       # number of SwapReq miss ticks (Tick)
board.processor.cores.l1d.SwapReq.accesses::processor.cores.core.data        16398                       # number of SwapReq accesses(hits+misses) (Count)
board.processor.cores.l1d.SwapReq.accesses::total        16398                       # number of SwapReq accesses(hits+misses) (Count)
board.processor.cores.l1d.SwapReq.missRate::processor.cores.core.data     0.020002                       # miss rate for SwapReq accesses (Ratio)
board.processor.cores.l1d.SwapReq.missRate::total     0.020002                       # miss rate for SwapReq accesses (Ratio)
board.processor.cores.l1d.SwapReq.avgMissLatency::processor.cores.core.data 18978.658537                       # average SwapReq miss latency ((Tick/Count))
board.processor.cores.l1d.SwapReq.avgMissLatency::total 18978.658537                       # average SwapReq miss latency ((Tick/Count))
board.processor.cores.l1d.SwapReq.mshrMisses::processor.cores.core.data          328                       # number of SwapReq MSHR misses (Count)
board.processor.cores.l1d.SwapReq.mshrMisses::total          328                       # number of SwapReq MSHR misses (Count)
board.processor.cores.l1d.SwapReq.mshrMissLatency::processor.cores.core.data      5897000                       # number of SwapReq MSHR miss ticks (Tick)
board.processor.cores.l1d.SwapReq.mshrMissLatency::total      5897000                       # number of SwapReq MSHR miss ticks (Tick)
board.processor.cores.l1d.SwapReq.mshrMissRate::processor.cores.core.data     0.020002                       # mshr miss rate for SwapReq accesses (Ratio)
board.processor.cores.l1d.SwapReq.mshrMissRate::total     0.020002                       # mshr miss rate for SwapReq accesses (Ratio)
board.processor.cores.l1d.SwapReq.avgMshrMissLatency::processor.cores.core.data 17978.658537                       # average SwapReq mshr miss latency ((Tick/Count))
board.processor.cores.l1d.SwapReq.avgMshrMissLatency::total 17978.658537                       # average SwapReq mshr miss latency ((Tick/Count))
board.processor.cores.l1d.WriteLineReq.misses::processor.cores.core.data           14                       # number of WriteLineReq misses (Count)
board.processor.cores.l1d.WriteLineReq.misses::total           14                       # number of WriteLineReq misses (Count)
board.processor.cores.l1d.WriteLineReq.missLatency::processor.cores.core.data       402000                       # number of WriteLineReq miss ticks (Tick)
board.processor.cores.l1d.WriteLineReq.missLatency::total       402000                       # number of WriteLineReq miss ticks (Tick)
board.processor.cores.l1d.WriteLineReq.accesses::processor.cores.core.data           14                       # number of WriteLineReq accesses(hits+misses) (Count)
board.processor.cores.l1d.WriteLineReq.accesses::total           14                       # number of WriteLineReq accesses(hits+misses) (Count)
board.processor.cores.l1d.WriteLineReq.missRate::processor.cores.core.data            1                       # miss rate for WriteLineReq accesses (Ratio)
board.processor.cores.l1d.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
board.processor.cores.l1d.WriteLineReq.avgMissLatency::processor.cores.core.data 28714.285714                       # average WriteLineReq miss latency ((Tick/Count))
board.processor.cores.l1d.WriteLineReq.avgMissLatency::total 28714.285714                       # average WriteLineReq miss latency ((Tick/Count))
board.processor.cores.l1d.WriteLineReq.mshrHits::processor.cores.core.data            6                       # number of WriteLineReq MSHR hits (Count)
board.processor.cores.l1d.WriteLineReq.mshrHits::total            6                       # number of WriteLineReq MSHR hits (Count)
board.processor.cores.l1d.WriteLineReq.mshrMisses::processor.cores.core.data            8                       # number of WriteLineReq MSHR misses (Count)
board.processor.cores.l1d.WriteLineReq.mshrMisses::total            8                       # number of WriteLineReq MSHR misses (Count)
board.processor.cores.l1d.WriteLineReq.mshrMissLatency::processor.cores.core.data       189000                       # number of WriteLineReq MSHR miss ticks (Tick)
board.processor.cores.l1d.WriteLineReq.mshrMissLatency::total       189000                       # number of WriteLineReq MSHR miss ticks (Tick)
board.processor.cores.l1d.WriteLineReq.mshrMissRate::processor.cores.core.data     0.571429                       # mshr miss rate for WriteLineReq accesses (Ratio)
board.processor.cores.l1d.WriteLineReq.mshrMissRate::total     0.571429                       # mshr miss rate for WriteLineReq accesses (Ratio)
board.processor.cores.l1d.WriteLineReq.avgMshrMissLatency::processor.cores.core.data        23625                       # average WriteLineReq mshr miss latency ((Tick/Count))
board.processor.cores.l1d.WriteLineReq.avgMshrMissLatency::total        23625                       # average WriteLineReq mshr miss latency ((Tick/Count))
board.processor.cores.l1d.WriteReq.hits::processor.cores.core.data       527054                       # number of WriteReq hits (Count)
board.processor.cores.l1d.WriteReq.hits::total       527054                       # number of WriteReq hits (Count)
board.processor.cores.l1d.WriteReq.misses::processor.cores.core.data       121665                       # number of WriteReq misses (Count)
board.processor.cores.l1d.WriteReq.misses::total       121665                       # number of WriteReq misses (Count)
board.processor.cores.l1d.WriteReq.missLatency::processor.cores.core.data   2309243000                       # number of WriteReq miss ticks (Tick)
board.processor.cores.l1d.WriteReq.missLatency::total   2309243000                       # number of WriteReq miss ticks (Tick)
board.processor.cores.l1d.WriteReq.accesses::processor.cores.core.data       648719                       # number of WriteReq accesses(hits+misses) (Count)
board.processor.cores.l1d.WriteReq.accesses::total       648719                       # number of WriteReq accesses(hits+misses) (Count)
board.processor.cores.l1d.WriteReq.missRate::processor.cores.core.data     0.187547                       # miss rate for WriteReq accesses (Ratio)
board.processor.cores.l1d.WriteReq.missRate::total     0.187547                       # miss rate for WriteReq accesses (Ratio)
board.processor.cores.l1d.WriteReq.avgMissLatency::processor.cores.core.data 18980.339457                       # average WriteReq miss latency ((Tick/Count))
board.processor.cores.l1d.WriteReq.avgMissLatency::total 18980.339457                       # average WriteReq miss latency ((Tick/Count))
board.processor.cores.l1d.WriteReq.mshrHits::processor.cores.core.data        81633                       # number of WriteReq MSHR hits (Count)
board.processor.cores.l1d.WriteReq.mshrHits::total        81633                       # number of WriteReq MSHR hits (Count)
board.processor.cores.l1d.WriteReq.mshrMisses::processor.cores.core.data        40032                       # number of WriteReq MSHR misses (Count)
board.processor.cores.l1d.WriteReq.mshrMisses::total        40032                       # number of WriteReq MSHR misses (Count)
board.processor.cores.l1d.WriteReq.mshrMissLatency::processor.cores.core.data    935250000                       # number of WriteReq MSHR miss ticks (Tick)
board.processor.cores.l1d.WriteReq.mshrMissLatency::total    935250000                       # number of WriteReq MSHR miss ticks (Tick)
board.processor.cores.l1d.WriteReq.mshrMissRate::processor.cores.core.data     0.061709                       # mshr miss rate for WriteReq accesses (Ratio)
board.processor.cores.l1d.WriteReq.mshrMissRate::total     0.061709                       # mshr miss rate for WriteReq accesses (Ratio)
board.processor.cores.l1d.WriteReq.avgMshrMissLatency::processor.cores.core.data 23362.559952                       # average WriteReq mshr miss latency ((Tick/Count))
board.processor.cores.l1d.WriteReq.avgMshrMissLatency::total 23362.559952                       # average WriteReq mshr miss latency ((Tick/Count))
board.processor.cores.l1d.power_state.pwrStateResidencyTicks::UNDEFINED   3895321000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.l1d.prefetcher.demandMshrMisses       150984                       # demands not covered by prefetchs (Count)
board.processor.cores.l1d.prefetcher.pfIssued       465496                       # number of hwpf issued (Count)
board.processor.cores.l1d.prefetcher.pfUnused        74615                       # number of HardPF blocks evicted w/o reference (Count)
board.processor.cores.l1d.prefetcher.pfUseful       139527                       # number of useful prefetch (Count)
board.processor.cores.l1d.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.processor.cores.l1d.prefetcher.accuracy     0.299738                       # accuracy of the prefetcher (Count)
board.processor.cores.l1d.prefetcher.coverage     0.480281                       # coverage brought by this prefetcher (Count)
board.processor.cores.l1d.prefetcher.pfHitInCache       114083                       # number of prefetches hitting in cache (Count)
board.processor.cores.l1d.prefetcher.pfHitInMSHR       102975                       # number of prefetches hitting in a MSHR (Count)
board.processor.cores.l1d.prefetcher.pfHitInWB          144                       # number of prefetches hit in the Write Buffer (Count)
board.processor.cores.l1d.prefetcher.pfLate       217202                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.processor.cores.l1d.prefetcher.pfIdentified       474932                       # number of prefetch candidates identified (Count)
board.processor.cores.l1d.prefetcher.pfBufferHit         7089                       # number of redundant prefetches already in prefetch queue (Count)
board.processor.cores.l1d.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.processor.cores.l1d.prefetcher.pfRemovedDemand          511                       # number of prefetches dropped due to a demand for the same address (Count)
board.processor.cores.l1d.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.processor.cores.l1d.prefetcher.pfSpanPage       173568                       # number of prefetches that crossed the page (Count)
board.processor.cores.l1d.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.processor.cores.l1d.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   3895321000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.l1d.tags.tagsInUse   127.672804                       # Average ticks per tags in use ((Tick/Count))
board.processor.cores.l1d.tags.totalRefs      3010377                       # Total number of references to valid blocks. (Count)
board.processor.cores.l1d.tags.sampledRefs       399608                       # Sample count of references to valid blocks. (Count)
board.processor.cores.l1d.tags.avgRefs       7.533325                       # Average number of references to valid blocks. ((Count/Count))
board.processor.cores.l1d.tags.warmupTick       163000                       # The tick when the warmup percentage was hit. (Tick)
board.processor.cores.l1d.tags.occupancies::processor.cores.core.data    56.738971                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.processor.cores.l1d.tags.occupancies::processor.cores.l1d.prefetcher    70.933833                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.processor.cores.l1d.tags.avgOccs::processor.cores.core.data     0.443273                       # Average percentage of cache occupancy ((Ratio/Tick))
board.processor.cores.l1d.tags.avgOccs::processor.cores.l1d.prefetcher     0.554171                       # Average percentage of cache occupancy ((Ratio/Tick))
board.processor.cores.l1d.tags.avgOccs::total     0.997444                       # Average percentage of cache occupancy ((Ratio/Tick))
board.processor.cores.l1d.tags.occupanciesTaskId::1022           45                       # Occupied blocks per task id (Count)
board.processor.cores.l1d.tags.occupanciesTaskId::1024           83                       # Occupied blocks per task id (Count)
board.processor.cores.l1d.tags.ageTaskId_1022::0            8                       # Occupied blocks per task id, per block age (Count)
board.processor.cores.l1d.tags.ageTaskId_1022::1           37                       # Occupied blocks per task id, per block age (Count)
board.processor.cores.l1d.tags.ageTaskId_1024::0           66                       # Occupied blocks per task id, per block age (Count)
board.processor.cores.l1d.tags.ageTaskId_1024::1           17                       # Occupied blocks per task id, per block age (Count)
board.processor.cores.l1d.tags.ratioOccsTaskId::1022     0.351562                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.processor.cores.l1d.tags.ratioOccsTaskId::1024     0.648438                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.processor.cores.l1d.tags.tagAccesses      3374132                       # Number of tag accesses (Count)
board.processor.cores.l1d.tags.dataAccesses      3374132                       # Number of data accesses (Count)
board.processor.cores.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3895321000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.l1i.demandHits::processor.cores.core.inst      1635332                       # number of demand (read+write) hits (Count)
board.processor.cores.l1i.demandHits::total      1635332                       # number of demand (read+write) hits (Count)
board.processor.cores.l1i.overallHits::processor.cores.core.inst      1635332                       # number of overall hits (Count)
board.processor.cores.l1i.overallHits::total      1635332                       # number of overall hits (Count)
board.processor.cores.l1i.demandMisses::processor.cores.core.inst        24037                       # number of demand (read+write) misses (Count)
board.processor.cores.l1i.demandMisses::total        24037                       # number of demand (read+write) misses (Count)
board.processor.cores.l1i.overallMisses::processor.cores.core.inst        24037                       # number of overall misses (Count)
board.processor.cores.l1i.overallMisses::total        24037                       # number of overall misses (Count)
board.processor.cores.l1i.demandMissLatency::processor.cores.core.inst    483126000                       # number of demand (read+write) miss ticks (Tick)
board.processor.cores.l1i.demandMissLatency::total    483126000                       # number of demand (read+write) miss ticks (Tick)
board.processor.cores.l1i.overallMissLatency::processor.cores.core.inst    483126000                       # number of overall miss ticks (Tick)
board.processor.cores.l1i.overallMissLatency::total    483126000                       # number of overall miss ticks (Tick)
board.processor.cores.l1i.demandAccesses::processor.cores.core.inst      1659369                       # number of demand (read+write) accesses (Count)
board.processor.cores.l1i.demandAccesses::total      1659369                       # number of demand (read+write) accesses (Count)
board.processor.cores.l1i.overallAccesses::processor.cores.core.inst      1659369                       # number of overall (read+write) accesses (Count)
board.processor.cores.l1i.overallAccesses::total      1659369                       # number of overall (read+write) accesses (Count)
board.processor.cores.l1i.demandMissRate::processor.cores.core.inst     0.014486                       # miss rate for demand accesses (Ratio)
board.processor.cores.l1i.demandMissRate::total     0.014486                       # miss rate for demand accesses (Ratio)
board.processor.cores.l1i.overallMissRate::processor.cores.core.inst     0.014486                       # miss rate for overall accesses (Ratio)
board.processor.cores.l1i.overallMissRate::total     0.014486                       # miss rate for overall accesses (Ratio)
board.processor.cores.l1i.demandAvgMissLatency::processor.cores.core.inst 20099.263635                       # average overall miss latency in ticks ((Tick/Count))
board.processor.cores.l1i.demandAvgMissLatency::total 20099.263635                       # average overall miss latency in ticks ((Tick/Count))
board.processor.cores.l1i.overallAvgMissLatency::processor.cores.core.inst 20099.263635                       # average overall miss latency ((Tick/Count))
board.processor.cores.l1i.overallAvgMissLatency::total 20099.263635                       # average overall miss latency ((Tick/Count))
board.processor.cores.l1i.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.processor.cores.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.processor.cores.l1i.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.processor.cores.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.processor.cores.l1i.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.processor.cores.l1i.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.processor.cores.l1i.writebacks::writebacks        23027                       # number of writebacks (Count)
board.processor.cores.l1i.writebacks::total        23027                       # number of writebacks (Count)
board.processor.cores.l1i.demandMshrHits::processor.cores.core.inst          881                       # number of demand (read+write) MSHR hits (Count)
board.processor.cores.l1i.demandMshrHits::total          881                       # number of demand (read+write) MSHR hits (Count)
board.processor.cores.l1i.overallMshrHits::processor.cores.core.inst          881                       # number of overall MSHR hits (Count)
board.processor.cores.l1i.overallMshrHits::total          881                       # number of overall MSHR hits (Count)
board.processor.cores.l1i.demandMshrMisses::processor.cores.core.inst        23156                       # number of demand (read+write) MSHR misses (Count)
board.processor.cores.l1i.demandMshrMisses::total        23156                       # number of demand (read+write) MSHR misses (Count)
board.processor.cores.l1i.overallMshrMisses::processor.cores.core.inst        23156                       # number of overall MSHR misses (Count)
board.processor.cores.l1i.overallMshrMisses::total        23156                       # number of overall MSHR misses (Count)
board.processor.cores.l1i.demandMshrMissLatency::processor.cores.core.inst    437426000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.processor.cores.l1i.demandMshrMissLatency::total    437426000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.processor.cores.l1i.overallMshrMissLatency::processor.cores.core.inst    437426000                       # number of overall MSHR miss ticks (Tick)
board.processor.cores.l1i.overallMshrMissLatency::total    437426000                       # number of overall MSHR miss ticks (Tick)
board.processor.cores.l1i.demandMshrMissRate::processor.cores.core.inst     0.013955                       # mshr miss ratio for demand accesses (Ratio)
board.processor.cores.l1i.demandMshrMissRate::total     0.013955                       # mshr miss ratio for demand accesses (Ratio)
board.processor.cores.l1i.overallMshrMissRate::processor.cores.core.inst     0.013955                       # mshr miss ratio for overall accesses (Ratio)
board.processor.cores.l1i.overallMshrMissRate::total     0.013955                       # mshr miss ratio for overall accesses (Ratio)
board.processor.cores.l1i.demandAvgMshrMissLatency::processor.cores.core.inst 18890.395578                       # average overall mshr miss latency ((Tick/Count))
board.processor.cores.l1i.demandAvgMshrMissLatency::total 18890.395578                       # average overall mshr miss latency ((Tick/Count))
board.processor.cores.l1i.overallAvgMshrMissLatency::processor.cores.core.inst 18890.395578                       # average overall mshr miss latency ((Tick/Count))
board.processor.cores.l1i.overallAvgMshrMissLatency::total 18890.395578                       # average overall mshr miss latency ((Tick/Count))
board.processor.cores.l1i.replacements          23027                       # number of replacements (Count)
board.processor.cores.l1i.ReadReq.hits::processor.cores.core.inst      1635332                       # number of ReadReq hits (Count)
board.processor.cores.l1i.ReadReq.hits::total      1635332                       # number of ReadReq hits (Count)
board.processor.cores.l1i.ReadReq.misses::processor.cores.core.inst        24037                       # number of ReadReq misses (Count)
board.processor.cores.l1i.ReadReq.misses::total        24037                       # number of ReadReq misses (Count)
board.processor.cores.l1i.ReadReq.missLatency::processor.cores.core.inst    483126000                       # number of ReadReq miss ticks (Tick)
board.processor.cores.l1i.ReadReq.missLatency::total    483126000                       # number of ReadReq miss ticks (Tick)
board.processor.cores.l1i.ReadReq.accesses::processor.cores.core.inst      1659369                       # number of ReadReq accesses(hits+misses) (Count)
board.processor.cores.l1i.ReadReq.accesses::total      1659369                       # number of ReadReq accesses(hits+misses) (Count)
board.processor.cores.l1i.ReadReq.missRate::processor.cores.core.inst     0.014486                       # miss rate for ReadReq accesses (Ratio)
board.processor.cores.l1i.ReadReq.missRate::total     0.014486                       # miss rate for ReadReq accesses (Ratio)
board.processor.cores.l1i.ReadReq.avgMissLatency::processor.cores.core.inst 20099.263635                       # average ReadReq miss latency ((Tick/Count))
board.processor.cores.l1i.ReadReq.avgMissLatency::total 20099.263635                       # average ReadReq miss latency ((Tick/Count))
board.processor.cores.l1i.ReadReq.mshrHits::processor.cores.core.inst          881                       # number of ReadReq MSHR hits (Count)
board.processor.cores.l1i.ReadReq.mshrHits::total          881                       # number of ReadReq MSHR hits (Count)
board.processor.cores.l1i.ReadReq.mshrMisses::processor.cores.core.inst        23156                       # number of ReadReq MSHR misses (Count)
board.processor.cores.l1i.ReadReq.mshrMisses::total        23156                       # number of ReadReq MSHR misses (Count)
board.processor.cores.l1i.ReadReq.mshrMissLatency::processor.cores.core.inst    437426000                       # number of ReadReq MSHR miss ticks (Tick)
board.processor.cores.l1i.ReadReq.mshrMissLatency::total    437426000                       # number of ReadReq MSHR miss ticks (Tick)
board.processor.cores.l1i.ReadReq.mshrMissRate::processor.cores.core.inst     0.013955                       # mshr miss rate for ReadReq accesses (Ratio)
board.processor.cores.l1i.ReadReq.mshrMissRate::total     0.013955                       # mshr miss rate for ReadReq accesses (Ratio)
board.processor.cores.l1i.ReadReq.avgMshrMissLatency::processor.cores.core.inst 18890.395578                       # average ReadReq mshr miss latency ((Tick/Count))
board.processor.cores.l1i.ReadReq.avgMshrMissLatency::total 18890.395578                       # average ReadReq mshr miss latency ((Tick/Count))
board.processor.cores.l1i.power_state.pwrStateResidencyTicks::UNDEFINED   3895321000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.l1i.prefetcher.demandMshrMisses        23156                       # demands not covered by prefetchs (Count)
board.processor.cores.l1i.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.processor.cores.l1i.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.processor.cores.l1i.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.processor.cores.l1i.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.processor.cores.l1i.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.processor.cores.l1i.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.processor.cores.l1i.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.processor.cores.l1i.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.processor.cores.l1i.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.processor.cores.l1i.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.processor.cores.l1i.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.processor.cores.l1i.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.processor.cores.l1i.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.processor.cores.l1i.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.processor.cores.l1i.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.processor.cores.l1i.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.processor.cores.l1i.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   3895321000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.l1i.tags.tagsInUse   127.794207                       # Average ticks per tags in use ((Tick/Count))
board.processor.cores.l1i.tags.totalRefs      1658487                       # Total number of references to valid blocks. (Count)
board.processor.cores.l1i.tags.sampledRefs        23155                       # Sample count of references to valid blocks. (Count)
board.processor.cores.l1i.tags.avgRefs      71.625437                       # Average number of references to valid blocks. ((Count/Count))
board.processor.cores.l1i.tags.warmupTick        79000                       # The tick when the warmup percentage was hit. (Tick)
board.processor.cores.l1i.tags.occupancies::processor.cores.core.inst   127.794207                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.processor.cores.l1i.tags.avgOccs::processor.cores.core.inst     0.998392                       # Average percentage of cache occupancy ((Ratio/Tick))
board.processor.cores.l1i.tags.avgOccs::total     0.998392                       # Average percentage of cache occupancy ((Ratio/Tick))
board.processor.cores.l1i.tags.occupanciesTaskId::1024          128                       # Occupied blocks per task id (Count)
board.processor.cores.l1i.tags.ageTaskId_1024::0          100                       # Occupied blocks per task id, per block age (Count)
board.processor.cores.l1i.tags.ageTaskId_1024::3           28                       # Occupied blocks per task id, per block age (Count)
board.processor.cores.l1i.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.processor.cores.l1i.tags.tagAccesses      1682524                       # Number of tag accesses (Count)
board.processor.cores.l1i.tags.dataAccesses      1682524                       # Number of data accesses (Count)
board.processor.cores.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3895321000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.l2.demandHits::processor.cores.core.inst        22353                       # number of demand (read+write) hits (Count)
board.processor.cores.l2.demandHits::processor.cores.core.data       137794                       # number of demand (read+write) hits (Count)
board.processor.cores.l2.demandHits::processor.cores.l1d.prefetcher       210739                       # number of demand (read+write) hits (Count)
board.processor.cores.l2.demandHits::total       370886                       # number of demand (read+write) hits (Count)
board.processor.cores.l2.overallHits::processor.cores.core.inst        22353                       # number of overall hits (Count)
board.processor.cores.l2.overallHits::processor.cores.core.data       137794                       # number of overall hits (Count)
board.processor.cores.l2.overallHits::processor.cores.l1d.prefetcher       210739                       # number of overall hits (Count)
board.processor.cores.l2.overallHits::total       370886                       # number of overall hits (Count)
board.processor.cores.l2.demandMisses::processor.cores.core.inst          803                       # number of demand (read+write) misses (Count)
board.processor.cores.l2.demandMisses::processor.cores.core.data        13372                       # number of demand (read+write) misses (Count)
board.processor.cores.l2.demandMisses::processor.cores.l1d.prefetcher        37555                       # number of demand (read+write) misses (Count)
board.processor.cores.l2.demandMisses::total        51730                       # number of demand (read+write) misses (Count)
board.processor.cores.l2.overallMisses::processor.cores.core.inst          803                       # number of overall misses (Count)
board.processor.cores.l2.overallMisses::processor.cores.core.data        13372                       # number of overall misses (Count)
board.processor.cores.l2.overallMisses::processor.cores.l1d.prefetcher        37555                       # number of overall misses (Count)
board.processor.cores.l2.overallMisses::total        51730                       # number of overall misses (Count)
board.processor.cores.l2.demandMissLatency::processor.cores.core.inst     56442000                       # number of demand (read+write) miss ticks (Tick)
board.processor.cores.l2.demandMissLatency::processor.cores.core.data    824552000                       # number of demand (read+write) miss ticks (Tick)
board.processor.cores.l2.demandMissLatency::processor.cores.l1d.prefetcher   2725031702                       # number of demand (read+write) miss ticks (Tick)
board.processor.cores.l2.demandMissLatency::total   3606025702                       # number of demand (read+write) miss ticks (Tick)
board.processor.cores.l2.overallMissLatency::processor.cores.core.inst     56442000                       # number of overall miss ticks (Tick)
board.processor.cores.l2.overallMissLatency::processor.cores.core.data    824552000                       # number of overall miss ticks (Tick)
board.processor.cores.l2.overallMissLatency::processor.cores.l1d.prefetcher   2725031702                       # number of overall miss ticks (Tick)
board.processor.cores.l2.overallMissLatency::total   3606025702                       # number of overall miss ticks (Tick)
board.processor.cores.l2.demandAccesses::processor.cores.core.inst        23156                       # number of demand (read+write) accesses (Count)
board.processor.cores.l2.demandAccesses::processor.cores.core.data       151166                       # number of demand (read+write) accesses (Count)
board.processor.cores.l2.demandAccesses::processor.cores.l1d.prefetcher       248294                       # number of demand (read+write) accesses (Count)
board.processor.cores.l2.demandAccesses::total       422616                       # number of demand (read+write) accesses (Count)
board.processor.cores.l2.overallAccesses::processor.cores.core.inst        23156                       # number of overall (read+write) accesses (Count)
board.processor.cores.l2.overallAccesses::processor.cores.core.data       151166                       # number of overall (read+write) accesses (Count)
board.processor.cores.l2.overallAccesses::processor.cores.l1d.prefetcher       248294                       # number of overall (read+write) accesses (Count)
board.processor.cores.l2.overallAccesses::total       422616                       # number of overall (read+write) accesses (Count)
board.processor.cores.l2.demandMissRate::processor.cores.core.inst     0.034678                       # miss rate for demand accesses (Ratio)
board.processor.cores.l2.demandMissRate::processor.cores.core.data     0.088459                       # miss rate for demand accesses (Ratio)
board.processor.cores.l2.demandMissRate::processor.cores.l1d.prefetcher     0.151252                       # miss rate for demand accesses (Ratio)
board.processor.cores.l2.demandMissRate::total     0.122404                       # miss rate for demand accesses (Ratio)
board.processor.cores.l2.overallMissRate::processor.cores.core.inst     0.034678                       # miss rate for overall accesses (Ratio)
board.processor.cores.l2.overallMissRate::processor.cores.core.data     0.088459                       # miss rate for overall accesses (Ratio)
board.processor.cores.l2.overallMissRate::processor.cores.l1d.prefetcher     0.151252                       # miss rate for overall accesses (Ratio)
board.processor.cores.l2.overallMissRate::total     0.122404                       # miss rate for overall accesses (Ratio)
board.processor.cores.l2.demandAvgMissLatency::processor.cores.core.inst 70288.916563                       # average overall miss latency in ticks ((Tick/Count))
board.processor.cores.l2.demandAvgMissLatency::processor.cores.core.data 61662.578522                       # average overall miss latency in ticks ((Tick/Count))
board.processor.cores.l2.demandAvgMissLatency::processor.cores.l1d.prefetcher 72561.089123                       # average overall miss latency in ticks ((Tick/Count))
board.processor.cores.l2.demandAvgMissLatency::total 69708.596598                       # average overall miss latency in ticks ((Tick/Count))
board.processor.cores.l2.overallAvgMissLatency::processor.cores.core.inst 70288.916563                       # average overall miss latency ((Tick/Count))
board.processor.cores.l2.overallAvgMissLatency::processor.cores.core.data 61662.578522                       # average overall miss latency ((Tick/Count))
board.processor.cores.l2.overallAvgMissLatency::processor.cores.l1d.prefetcher 72561.089123                       # average overall miss latency ((Tick/Count))
board.processor.cores.l2.overallAvgMissLatency::total 69708.596598                       # average overall miss latency ((Tick/Count))
board.processor.cores.l2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.processor.cores.l2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.processor.cores.l2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.processor.cores.l2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.processor.cores.l2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.processor.cores.l2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.processor.cores.l2.writebacks::writebacks         4637                       # number of writebacks (Count)
board.processor.cores.l2.writebacks::total         4637                       # number of writebacks (Count)
board.processor.cores.l2.demandMshrHits::processor.cores.core.data            1                       # number of demand (read+write) MSHR hits (Count)
board.processor.cores.l2.demandMshrHits::processor.cores.l1d.prefetcher         1303                       # number of demand (read+write) MSHR hits (Count)
board.processor.cores.l2.demandMshrHits::total         1304                       # number of demand (read+write) MSHR hits (Count)
board.processor.cores.l2.overallMshrHits::processor.cores.core.data            1                       # number of overall MSHR hits (Count)
board.processor.cores.l2.overallMshrHits::processor.cores.l1d.prefetcher         1303                       # number of overall MSHR hits (Count)
board.processor.cores.l2.overallMshrHits::total         1304                       # number of overall MSHR hits (Count)
board.processor.cores.l2.demandMshrMisses::processor.cores.core.inst          803                       # number of demand (read+write) MSHR misses (Count)
board.processor.cores.l2.demandMshrMisses::processor.cores.core.data        13371                       # number of demand (read+write) MSHR misses (Count)
board.processor.cores.l2.demandMshrMisses::processor.cores.l1d.prefetcher        36252                       # number of demand (read+write) MSHR misses (Count)
board.processor.cores.l2.demandMshrMisses::total        50426                       # number of demand (read+write) MSHR misses (Count)
board.processor.cores.l2.overallMshrMisses::processor.cores.core.inst          803                       # number of overall MSHR misses (Count)
board.processor.cores.l2.overallMshrMisses::processor.cores.core.data        13371                       # number of overall MSHR misses (Count)
board.processor.cores.l2.overallMshrMisses::processor.cores.l1d.prefetcher        36252                       # number of overall MSHR misses (Count)
board.processor.cores.l2.overallMshrMisses::processor.cores.l2.prefetcher         4155                       # number of overall MSHR misses (Count)
board.processor.cores.l2.overallMshrMisses::total        54581                       # number of overall MSHR misses (Count)
board.processor.cores.l2.demandMshrMissLatency::processor.cores.core.inst     55640000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.processor.cores.l2.demandMshrMissLatency::processor.cores.core.data    811178000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.processor.cores.l2.demandMshrMissLatency::processor.cores.l1d.prefetcher   2640417730                       # number of demand (read+write) MSHR miss ticks (Tick)
board.processor.cores.l2.demandMshrMissLatency::total   3507235730                       # number of demand (read+write) MSHR miss ticks (Tick)
board.processor.cores.l2.overallMshrMissLatency::processor.cores.core.inst     55640000                       # number of overall MSHR miss ticks (Tick)
board.processor.cores.l2.overallMshrMissLatency::processor.cores.core.data    811178000                       # number of overall MSHR miss ticks (Tick)
board.processor.cores.l2.overallMshrMissLatency::processor.cores.l1d.prefetcher   2640417730                       # number of overall MSHR miss ticks (Tick)
board.processor.cores.l2.overallMshrMissLatency::processor.cores.l2.prefetcher    181328304                       # number of overall MSHR miss ticks (Tick)
board.processor.cores.l2.overallMshrMissLatency::total   3688564034                       # number of overall MSHR miss ticks (Tick)
board.processor.cores.l2.demandMshrMissRate::processor.cores.core.inst     0.034678                       # mshr miss ratio for demand accesses (Ratio)
board.processor.cores.l2.demandMshrMissRate::processor.cores.core.data     0.088452                       # mshr miss ratio for demand accesses (Ratio)
board.processor.cores.l2.demandMshrMissRate::processor.cores.l1d.prefetcher     0.146004                       # mshr miss ratio for demand accesses (Ratio)
board.processor.cores.l2.demandMshrMissRate::total     0.119319                       # mshr miss ratio for demand accesses (Ratio)
board.processor.cores.l2.overallMshrMissRate::processor.cores.core.inst     0.034678                       # mshr miss ratio for overall accesses (Ratio)
board.processor.cores.l2.overallMshrMissRate::processor.cores.core.data     0.088452                       # mshr miss ratio for overall accesses (Ratio)
board.processor.cores.l2.overallMshrMissRate::processor.cores.l1d.prefetcher     0.146004                       # mshr miss ratio for overall accesses (Ratio)
board.processor.cores.l2.overallMshrMissRate::processor.cores.l2.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.processor.cores.l2.overallMshrMissRate::total     0.129150                       # mshr miss ratio for overall accesses (Ratio)
board.processor.cores.l2.demandAvgMshrMissLatency::processor.cores.core.inst 69290.161893                       # average overall mshr miss latency ((Tick/Count))
board.processor.cores.l2.demandAvgMshrMissLatency::processor.cores.core.data 60666.965822                       # average overall mshr miss latency ((Tick/Count))
board.processor.cores.l2.demandAvgMshrMissLatency::processor.cores.l1d.prefetcher 72835.091305                       # average overall mshr miss latency ((Tick/Count))
board.processor.cores.l2.demandAvgMshrMissLatency::total 69552.130449                       # average overall mshr miss latency ((Tick/Count))
board.processor.cores.l2.overallAvgMshrMissLatency::processor.cores.core.inst 69290.161893                       # average overall mshr miss latency ((Tick/Count))
board.processor.cores.l2.overallAvgMshrMissLatency::processor.cores.core.data 60666.965822                       # average overall mshr miss latency ((Tick/Count))
board.processor.cores.l2.overallAvgMshrMissLatency::processor.cores.l1d.prefetcher 72835.091305                       # average overall mshr miss latency ((Tick/Count))
board.processor.cores.l2.overallAvgMshrMissLatency::processor.cores.l2.prefetcher 43640.987726                       # average overall mshr miss latency ((Tick/Count))
board.processor.cores.l2.overallAvgMshrMissLatency::total 67579.634561                       # average overall mshr miss latency ((Tick/Count))
board.processor.cores.l2.replacements           68916                       # number of replacements (Count)
board.processor.cores.l2.CleanEvict.mshrMisses::writebacks        31879                       # number of CleanEvict MSHR misses (Count)
board.processor.cores.l2.CleanEvict.mshrMisses::total        31879                       # number of CleanEvict MSHR misses (Count)
board.processor.cores.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.processor.cores.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.processor.cores.l2.HardPFReq.mshrMisses::processor.cores.l2.prefetcher         4155                       # number of HardPFReq MSHR misses (Count)
board.processor.cores.l2.HardPFReq.mshrMisses::total         4155                       # number of HardPFReq MSHR misses (Count)
board.processor.cores.l2.HardPFReq.mshrMissLatency::processor.cores.l2.prefetcher    181328304                       # number of HardPFReq MSHR miss ticks (Tick)
board.processor.cores.l2.HardPFReq.mshrMissLatency::total    181328304                       # number of HardPFReq MSHR miss ticks (Tick)
board.processor.cores.l2.HardPFReq.mshrMissRate::processor.cores.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.processor.cores.l2.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.processor.cores.l2.HardPFReq.avgMshrMissLatency::processor.cores.l2.prefetcher 43640.987726                       # average HardPFReq mshr miss latency ((Tick/Count))
board.processor.cores.l2.HardPFReq.avgMshrMissLatency::total 43640.987726                       # average HardPFReq mshr miss latency ((Tick/Count))
board.processor.cores.l2.InvalidateReq.hits::processor.cores.core.data          123                       # number of InvalidateReq hits (Count)
board.processor.cores.l2.InvalidateReq.hits::total          123                       # number of InvalidateReq hits (Count)
board.processor.cores.l2.InvalidateReq.misses::processor.cores.core.data           25                       # number of InvalidateReq misses (Count)
board.processor.cores.l2.InvalidateReq.misses::total           25                       # number of InvalidateReq misses (Count)
board.processor.cores.l2.InvalidateReq.missLatency::processor.cores.core.data        14000                       # number of InvalidateReq miss ticks (Tick)
board.processor.cores.l2.InvalidateReq.missLatency::total        14000                       # number of InvalidateReq miss ticks (Tick)
board.processor.cores.l2.InvalidateReq.accesses::processor.cores.core.data          148                       # number of InvalidateReq accesses(hits+misses) (Count)
board.processor.cores.l2.InvalidateReq.accesses::total          148                       # number of InvalidateReq accesses(hits+misses) (Count)
board.processor.cores.l2.InvalidateReq.missRate::processor.cores.core.data     0.168919                       # miss rate for InvalidateReq accesses (Ratio)
board.processor.cores.l2.InvalidateReq.missRate::total     0.168919                       # miss rate for InvalidateReq accesses (Ratio)
board.processor.cores.l2.InvalidateReq.avgMissLatency::processor.cores.core.data          560                       # average InvalidateReq miss latency ((Tick/Count))
board.processor.cores.l2.InvalidateReq.avgMissLatency::total          560                       # average InvalidateReq miss latency ((Tick/Count))
board.processor.cores.l2.InvalidateReq.mshrHits::processor.cores.core.data            1                       # number of InvalidateReq MSHR hits (Count)
board.processor.cores.l2.InvalidateReq.mshrHits::total            1                       # number of InvalidateReq MSHR hits (Count)
board.processor.cores.l2.InvalidateReq.mshrMisses::processor.cores.core.data           24                       # number of InvalidateReq MSHR misses (Count)
board.processor.cores.l2.InvalidateReq.mshrMisses::total           24                       # number of InvalidateReq MSHR misses (Count)
board.processor.cores.l2.InvalidateReq.mshrMissLatency::processor.cores.core.data       458000                       # number of InvalidateReq MSHR miss ticks (Tick)
board.processor.cores.l2.InvalidateReq.mshrMissLatency::total       458000                       # number of InvalidateReq MSHR miss ticks (Tick)
board.processor.cores.l2.InvalidateReq.mshrMissRate::processor.cores.core.data     0.162162                       # mshr miss rate for InvalidateReq accesses (Ratio)
board.processor.cores.l2.InvalidateReq.mshrMissRate::total     0.162162                       # mshr miss rate for InvalidateReq accesses (Ratio)
board.processor.cores.l2.InvalidateReq.avgMshrMissLatency::processor.cores.core.data 19083.333333                       # average InvalidateReq mshr miss latency ((Tick/Count))
board.processor.cores.l2.InvalidateReq.avgMshrMissLatency::total 19083.333333                       # average InvalidateReq mshr miss latency ((Tick/Count))
board.processor.cores.l2.ReadExReq.hits::processor.cores.core.data        38456                       # number of ReadExReq hits (Count)
board.processor.cores.l2.ReadExReq.hits::total        38456                       # number of ReadExReq hits (Count)
board.processor.cores.l2.ReadExReq.misses::processor.cores.core.data         3863                       # number of ReadExReq misses (Count)
board.processor.cores.l2.ReadExReq.misses::total         3863                       # number of ReadExReq misses (Count)
board.processor.cores.l2.ReadExReq.missLatency::processor.cores.core.data    206677000                       # number of ReadExReq miss ticks (Tick)
board.processor.cores.l2.ReadExReq.missLatency::total    206677000                       # number of ReadExReq miss ticks (Tick)
board.processor.cores.l2.ReadExReq.accesses::processor.cores.core.data        42319                       # number of ReadExReq accesses(hits+misses) (Count)
board.processor.cores.l2.ReadExReq.accesses::total        42319                       # number of ReadExReq accesses(hits+misses) (Count)
board.processor.cores.l2.ReadExReq.missRate::processor.cores.core.data     0.091283                       # miss rate for ReadExReq accesses (Ratio)
board.processor.cores.l2.ReadExReq.missRate::total     0.091283                       # miss rate for ReadExReq accesses (Ratio)
board.processor.cores.l2.ReadExReq.avgMissLatency::processor.cores.core.data 53501.682630                       # average ReadExReq miss latency ((Tick/Count))
board.processor.cores.l2.ReadExReq.avgMissLatency::total 53501.682630                       # average ReadExReq miss latency ((Tick/Count))
board.processor.cores.l2.ReadExReq.mshrHits::processor.cores.core.data            1                       # number of ReadExReq MSHR hits (Count)
board.processor.cores.l2.ReadExReq.mshrHits::total            1                       # number of ReadExReq MSHR hits (Count)
board.processor.cores.l2.ReadExReq.mshrMisses::processor.cores.core.data         3862                       # number of ReadExReq MSHR misses (Count)
board.processor.cores.l2.ReadExReq.mshrMisses::total         3862                       # number of ReadExReq MSHR misses (Count)
board.processor.cores.l2.ReadExReq.mshrMissLatency::processor.cores.core.data    202812000                       # number of ReadExReq MSHR miss ticks (Tick)
board.processor.cores.l2.ReadExReq.mshrMissLatency::total    202812000                       # number of ReadExReq MSHR miss ticks (Tick)
board.processor.cores.l2.ReadExReq.mshrMissRate::processor.cores.core.data     0.091259                       # mshr miss rate for ReadExReq accesses (Ratio)
board.processor.cores.l2.ReadExReq.mshrMissRate::total     0.091259                       # mshr miss rate for ReadExReq accesses (Ratio)
board.processor.cores.l2.ReadExReq.avgMshrMissLatency::processor.cores.core.data 52514.759192                       # average ReadExReq mshr miss latency ((Tick/Count))
board.processor.cores.l2.ReadExReq.avgMshrMissLatency::total 52514.759192                       # average ReadExReq mshr miss latency ((Tick/Count))
board.processor.cores.l2.ReadSharedReq.hits::processor.cores.core.inst        22353                       # number of ReadSharedReq hits (Count)
board.processor.cores.l2.ReadSharedReq.hits::processor.cores.core.data        99338                       # number of ReadSharedReq hits (Count)
board.processor.cores.l2.ReadSharedReq.hits::processor.cores.l1d.prefetcher       210739                       # number of ReadSharedReq hits (Count)
board.processor.cores.l2.ReadSharedReq.hits::total       332430                       # number of ReadSharedReq hits (Count)
board.processor.cores.l2.ReadSharedReq.misses::processor.cores.core.inst          803                       # number of ReadSharedReq misses (Count)
board.processor.cores.l2.ReadSharedReq.misses::processor.cores.core.data         9509                       # number of ReadSharedReq misses (Count)
board.processor.cores.l2.ReadSharedReq.misses::processor.cores.l1d.prefetcher        37555                       # number of ReadSharedReq misses (Count)
board.processor.cores.l2.ReadSharedReq.misses::total        47867                       # number of ReadSharedReq misses (Count)
board.processor.cores.l2.ReadSharedReq.missLatency::processor.cores.core.inst     56442000                       # number of ReadSharedReq miss ticks (Tick)
board.processor.cores.l2.ReadSharedReq.missLatency::processor.cores.core.data    617875000                       # number of ReadSharedReq miss ticks (Tick)
board.processor.cores.l2.ReadSharedReq.missLatency::processor.cores.l1d.prefetcher   2725031702                       # number of ReadSharedReq miss ticks (Tick)
board.processor.cores.l2.ReadSharedReq.missLatency::total   3399348702                       # number of ReadSharedReq miss ticks (Tick)
board.processor.cores.l2.ReadSharedReq.accesses::processor.cores.core.inst        23156                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.processor.cores.l2.ReadSharedReq.accesses::processor.cores.core.data       108847                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.processor.cores.l2.ReadSharedReq.accesses::processor.cores.l1d.prefetcher       248294                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.processor.cores.l2.ReadSharedReq.accesses::total       380297                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.processor.cores.l2.ReadSharedReq.missRate::processor.cores.core.inst     0.034678                       # miss rate for ReadSharedReq accesses (Ratio)
board.processor.cores.l2.ReadSharedReq.missRate::processor.cores.core.data     0.087361                       # miss rate for ReadSharedReq accesses (Ratio)
board.processor.cores.l2.ReadSharedReq.missRate::processor.cores.l1d.prefetcher     0.151252                       # miss rate for ReadSharedReq accesses (Ratio)
board.processor.cores.l2.ReadSharedReq.missRate::total     0.125867                       # miss rate for ReadSharedReq accesses (Ratio)
board.processor.cores.l2.ReadSharedReq.avgMissLatency::processor.cores.core.inst 70288.916563                       # average ReadSharedReq miss latency ((Tick/Count))
board.processor.cores.l2.ReadSharedReq.avgMissLatency::processor.cores.core.data 64977.915659                       # average ReadSharedReq miss latency ((Tick/Count))
board.processor.cores.l2.ReadSharedReq.avgMissLatency::processor.cores.l1d.prefetcher 72561.089123                       # average ReadSharedReq miss latency ((Tick/Count))
board.processor.cores.l2.ReadSharedReq.avgMissLatency::total 71016.539620                       # average ReadSharedReq miss latency ((Tick/Count))
board.processor.cores.l2.ReadSharedReq.mshrHits::processor.cores.l1d.prefetcher         1303                       # number of ReadSharedReq MSHR hits (Count)
board.processor.cores.l2.ReadSharedReq.mshrHits::total         1303                       # number of ReadSharedReq MSHR hits (Count)
board.processor.cores.l2.ReadSharedReq.mshrMisses::processor.cores.core.inst          803                       # number of ReadSharedReq MSHR misses (Count)
board.processor.cores.l2.ReadSharedReq.mshrMisses::processor.cores.core.data         9509                       # number of ReadSharedReq MSHR misses (Count)
board.processor.cores.l2.ReadSharedReq.mshrMisses::processor.cores.l1d.prefetcher        36252                       # number of ReadSharedReq MSHR misses (Count)
board.processor.cores.l2.ReadSharedReq.mshrMisses::total        46564                       # number of ReadSharedReq MSHR misses (Count)
board.processor.cores.l2.ReadSharedReq.mshrMissLatency::processor.cores.core.inst     55640000                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.processor.cores.l2.ReadSharedReq.mshrMissLatency::processor.cores.core.data    608366000                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.processor.cores.l2.ReadSharedReq.mshrMissLatency::processor.cores.l1d.prefetcher   2640417730                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.processor.cores.l2.ReadSharedReq.mshrMissLatency::total   3304423730                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.processor.cores.l2.ReadSharedReq.mshrMissRate::processor.cores.core.inst     0.034678                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.processor.cores.l2.ReadSharedReq.mshrMissRate::processor.cores.core.data     0.087361                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.processor.cores.l2.ReadSharedReq.mshrMissRate::processor.cores.l1d.prefetcher     0.146004                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.processor.cores.l2.ReadSharedReq.mshrMissRate::total     0.122441                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.processor.cores.l2.ReadSharedReq.avgMshrMissLatency::processor.cores.core.inst 69290.161893                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.processor.cores.l2.ReadSharedReq.avgMshrMissLatency::processor.cores.core.data 63977.915659                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.processor.cores.l2.ReadSharedReq.avgMshrMissLatency::processor.cores.l1d.prefetcher 72835.091305                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.processor.cores.l2.ReadSharedReq.avgMshrMissLatency::total 70965.203376                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.processor.cores.l2.WritebackClean.hits::writebacks        23026                       # number of WritebackClean hits (Count)
board.processor.cores.l2.WritebackClean.hits::total        23026                       # number of WritebackClean hits (Count)
board.processor.cores.l2.WritebackClean.accesses::writebacks        23026                       # number of WritebackClean accesses(hits+misses) (Count)
board.processor.cores.l2.WritebackClean.accesses::total        23026                       # number of WritebackClean accesses(hits+misses) (Count)
board.processor.cores.l2.WritebackDirty.hits::writebacks       250050                       # number of WritebackDirty hits (Count)
board.processor.cores.l2.WritebackDirty.hits::total       250050                       # number of WritebackDirty hits (Count)
board.processor.cores.l2.WritebackDirty.accesses::writebacks       250050                       # number of WritebackDirty accesses(hits+misses) (Count)
board.processor.cores.l2.WritebackDirty.accesses::total       250050                       # number of WritebackDirty accesses(hits+misses) (Count)
board.processor.cores.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3895321000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.l2.prefetcher.demandMshrMisses        50426                       # demands not covered by prefetchs (Count)
board.processor.cores.l2.prefetcher.pfIssued        15365                       # number of hwpf issued (Count)
board.processor.cores.l2.prefetcher.pfUnused          982                       # number of HardPF blocks evicted w/o reference (Count)
board.processor.cores.l2.prefetcher.pfUseful         1467                       # number of useful prefetch (Count)
board.processor.cores.l2.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.processor.cores.l2.prefetcher.accuracy     0.095477                       # accuracy of the prefetcher (Count)
board.processor.cores.l2.prefetcher.coverage     0.028270                       # coverage brought by this prefetcher (Count)
board.processor.cores.l2.prefetcher.pfHitInCache        10585                       # number of prefetches hitting in cache (Count)
board.processor.cores.l2.prefetcher.pfHitInMSHR          385                       # number of prefetches hitting in a MSHR (Count)
board.processor.cores.l2.prefetcher.pfHitInWB          240                       # number of prefetches hit in the Write Buffer (Count)
board.processor.cores.l2.prefetcher.pfLate        11210                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.processor.cores.l2.prefetcher.pfIdentified        18711                       # number of prefetch candidates identified (Count)
board.processor.cores.l2.prefetcher.pfBufferHit         2206                       # number of redundant prefetches already in prefetch queue (Count)
board.processor.cores.l2.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.processor.cores.l2.prefetcher.pfRemovedDemand          429                       # number of prefetches dropped due to a demand for the same address (Count)
board.processor.cores.l2.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.processor.cores.l2.prefetcher.pfSpanPage          589                       # number of prefetches that crossed the page (Count)
board.processor.cores.l2.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.processor.cores.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   3895321000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.l2.tags.tagsInUse    981.504511                       # Average ticks per tags in use ((Tick/Count))
board.processor.cores.l2.tags.totalRefs        815845                       # Total number of references to valid blocks. (Count)
board.processor.cores.l2.tags.sampledRefs        70064                       # Sample count of references to valid blocks. (Count)
board.processor.cores.l2.tags.avgRefs       11.644282                       # Average number of references to valid blocks. ((Count/Count))
board.processor.cores.l2.tags.warmupTick        77000                       # The tick when the warmup percentage was hit. (Tick)
board.processor.cores.l2.tags.occupancies::writebacks   297.185628                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.processor.cores.l2.tags.occupancies::processor.cores.core.inst    43.440601                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.processor.cores.l2.tags.occupancies::processor.cores.core.data    96.524204                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.processor.cores.l2.tags.occupancies::processor.cores.l1d.prefetcher   323.750385                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.processor.cores.l2.tags.occupancies::processor.cores.l2.prefetcher   220.603693                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.processor.cores.l2.tags.avgOccs::writebacks     0.290220                       # Average percentage of cache occupancy ((Ratio/Tick))
board.processor.cores.l2.tags.avgOccs::processor.cores.core.inst     0.042422                       # Average percentage of cache occupancy ((Ratio/Tick))
board.processor.cores.l2.tags.avgOccs::processor.cores.core.data     0.094262                       # Average percentage of cache occupancy ((Ratio/Tick))
board.processor.cores.l2.tags.avgOccs::processor.cores.l1d.prefetcher     0.316162                       # Average percentage of cache occupancy ((Ratio/Tick))
board.processor.cores.l2.tags.avgOccs::processor.cores.l2.prefetcher     0.215433                       # Average percentage of cache occupancy ((Ratio/Tick))
board.processor.cores.l2.tags.avgOccs::total     0.958500                       # Average percentage of cache occupancy ((Ratio/Tick))
board.processor.cores.l2.tags.occupanciesTaskId::1022          540                       # Occupied blocks per task id (Count)
board.processor.cores.l2.tags.occupanciesTaskId::1024          484                       # Occupied blocks per task id (Count)
board.processor.cores.l2.tags.ageTaskId_1022::0            6                       # Occupied blocks per task id, per block age (Count)
board.processor.cores.l2.tags.ageTaskId_1022::1            3                       # Occupied blocks per task id, per block age (Count)
board.processor.cores.l2.tags.ageTaskId_1022::2           65                       # Occupied blocks per task id, per block age (Count)
board.processor.cores.l2.tags.ageTaskId_1022::3          466                       # Occupied blocks per task id, per block age (Count)
board.processor.cores.l2.tags.ageTaskId_1024::0          285                       # Occupied blocks per task id, per block age (Count)
board.processor.cores.l2.tags.ageTaskId_1024::1           17                       # Occupied blocks per task id, per block age (Count)
board.processor.cores.l2.tags.ageTaskId_1024::2           56                       # Occupied blocks per task id, per block age (Count)
board.processor.cores.l2.tags.ageTaskId_1024::3          126                       # Occupied blocks per task id, per block age (Count)
board.processor.cores.l2.tags.ratioOccsTaskId::1022     0.527344                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.processor.cores.l2.tags.ratioOccsTaskId::1024     0.472656                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.processor.cores.l2.tags.tagAccesses       915333                       # Number of tag accesses (Count)
board.processor.cores.l2.tags.dataAccesses       915333                       # Number of data accesses (Count)
board.processor.cores.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3895321000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.l2_bus.transDist::ReadResp       380296                       # Transaction distribution (Count)
board.processor.cores.l2_bus.transDist::WritebackDirty       254687                       # Transaction distribution (Count)
board.processor.cores.l2_bus.transDist::WritebackClean        23027                       # Transaction distribution (Count)
board.processor.cores.l2_bus.transDist::CleanEvict       213709                       # Transaction distribution (Count)
board.processor.cores.l2_bus.transDist::HardPFReq         6404                       # Transaction distribution (Count)
board.processor.cores.l2_bus.transDist::ReadExReq        42319                       # Transaction distribution (Count)
board.processor.cores.l2_bus.transDist::ReadExResp        42319                       # Transaction distribution (Count)
board.processor.cores.l2_bus.transDist::ReadSharedReq       380297                       # Transaction distribution (Count)
board.processor.cores.l2_bus.transDist::InvalidateReq          148                       # Transaction distribution (Count)
board.processor.cores.l2_bus.transDist::InvalidateResp          148                       # Transaction distribution (Count)
board.processor.cores.l2_bus.pktCount_board.processor.cores.l1i.mem_side_port::board.processor.cores.l2.cpu_side_port        69338                       # Packet count per connected requestor and responder (Count)
board.processor.cores.l2_bus.pktCount_board.processor.cores.l1d.mem_side_port::board.processor.cores.l2.cpu_side_port      1198696                       # Packet count per connected requestor and responder (Count)
board.processor.cores.l2_bus.pktCount::total      1268034                       # Packet count per connected requestor and responder (Count)
board.processor.cores.l2_bus.pktSize_board.processor.cores.l1i.mem_side_port::board.processor.cores.l2.cpu_side_port      1477824                       # Cumulative packet size per connected requestor and responder (Byte)
board.processor.cores.l2_bus.pktSize_board.processor.cores.l1d.mem_side_port::board.processor.cores.l2.cpu_side_port     20784320                       # Cumulative packet size per connected requestor and responder (Byte)
board.processor.cores.l2_bus.pktSize::total     22262144                       # Cumulative packet size per connected requestor and responder (Byte)
board.processor.cores.l2_bus.snoops             75320                       # Total snoops (Count)
board.processor.cores.l2_bus.snoopTraffic       148384                       # Total snoop traffic (Byte)
board.processor.cores.l2_bus.snoopFanout::samples       498084                       # Request fanout histogram (Count)
board.processor.cores.l2_bus.snoopFanout::mean     0.096799                       # Request fanout histogram (Count)
board.processor.cores.l2_bus.snoopFanout::stdev     0.295684                       # Request fanout histogram (Count)
board.processor.cores.l2_bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.processor.cores.l2_bus.snoopFanout::0       449870     90.32%     90.32% # Request fanout histogram (Count)
board.processor.cores.l2_bus.snoopFanout::1        48214      9.68%    100.00% # Request fanout histogram (Count)
board.processor.cores.l2_bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.processor.cores.l2_bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.processor.cores.l2_bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.processor.cores.l2_bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.processor.cores.l2_bus.snoopFanout::total       498084                       # Request fanout histogram (Count)
board.processor.cores.l2_bus.power_state.pwrStateResidencyTicks::UNDEFINED   3895321000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.l2_bus.reqLayer0.occupancy   1128950323                       # Layer occupancy (ticks) (Tick)
board.processor.cores.l2_bus.reqLayer0.utilization          0.3                       # Layer utilization (Ratio)
board.processor.cores.l2_bus.respLayer0.occupancy     48392915                       # Layer occupancy (ticks) (Tick)
board.processor.cores.l2_bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.processor.cores.l2_bus.respLayer1.occupancy    799559508                       # Layer occupancy (ticks) (Tick)
board.processor.cores.l2_bus.respLayer1.utilization          0.2                       # Layer utilization (Ratio)
board.processor.cores.l2_bus.snoop_filter.totRequests       845271                       # Total number of requests made to the snoop filter. (Count)
board.processor.cores.l2_bus.snoop_filter.hitSingleRequests       422507                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.processor.cores.l2_bus.snoop_filter.hitMultiRequests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.processor.cores.l2_bus.snoop_filter.totSnoops        48212                       # Total number of snoops made to the snoop filter. (Count)
board.processor.cores.l2_bus.snoop_filter.hitSingleSnoops        48212                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.processor.cores.l2_bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.processor.cores.mmu_bus.snoops                0                       # Total snoops (Count)
board.processor.cores.mmu_bus.snoopTraffic            0                       # Total snoop traffic (Byte)
board.processor.cores.mmu_bus.snoopFanout::samples            0                       # Request fanout histogram (Count)
board.processor.cores.mmu_bus.snoopFanout::mean          nan                       # Request fanout histogram (Count)
board.processor.cores.mmu_bus.snoopFanout::stdev          nan                       # Request fanout histogram (Count)
board.processor.cores.mmu_bus.snoopFanout::underflows            0                       # Request fanout histogram (Count)
board.processor.cores.mmu_bus.snoopFanout::0            0                       # Request fanout histogram (Count)
board.processor.cores.mmu_bus.snoopFanout::overflows            0                       # Request fanout histogram (Count)
board.processor.cores.mmu_bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.processor.cores.mmu_bus.snoopFanout::max_value            0                       # Request fanout histogram (Count)
board.processor.cores.mmu_bus.snoopFanout::total            0                       # Request fanout histogram (Count)
board.processor.cores.mmu_bus.power_state.pwrStateResidencyTicks::UNDEFINED   3895321000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.mmu_bus.snoop_filter.totRequests            0                       # Total number of requests made to the snoop filter. (Count)
board.processor.cores.mmu_bus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.processor.cores.mmu_bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.processor.cores.mmu_bus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.processor.cores.mmu_bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.processor.cores.mmu_bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.processor.cores.mmu_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.processor.cores.mmu_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.processor.cores.mmu_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.processor.cores.mmu_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.processor.cores.mmu_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.processor.cores.mmu_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.processor.cores.mmu_cache.replacements            0                       # number of replacements (Count)
board.processor.cores.mmu_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3895321000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.mmu_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.processor.cores.mmu_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.processor.cores.mmu_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.processor.cores.mmu_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.processor.cores.mmu_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.processor.cores.mmu_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.processor.cores.mmu_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.processor.cores.mmu_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3895321000                       # Cumulative time (in ticks) in various power states (Tick)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
