{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702228006602 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702228006603 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 12:06:46 2023 " "Processing started: Sun Dec 10 12:06:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702228006603 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702228006603 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TDPDC_RAM -c TDPDC_RAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off TDPDC_RAM -c TDPDC_RAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702228006603 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1702228007113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdpdc_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdpdc_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TDPDC_RAM-rtl " "Found design unit 1: TDPDC_RAM-rtl" {  } { { "TDPDC_RAM.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TDPDC_RAM/TDPDC_RAM.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702228015732 ""} { "Info" "ISGN_ENTITY_NAME" "1 TDPDC_RAM " "Found entity 1: TDPDC_RAM" {  } { { "TDPDC_RAM.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TDPDC_RAM/TDPDC_RAM.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702228015732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702228015732 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"signal\";  expecting an identifier (\"signal\" is a reserved keyword), or a string literal tb_TDPDC_RAM.vhd(54) " "VHDL syntax error at tb_TDPDC_RAM.vhd(54) near text \"signal\";  expecting an identifier (\"signal\" is a reserved keyword), or a string literal" {  } { { "tb_TDPDC_RAM.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/TDPDC_RAM/tb_TDPDC_RAM.vhd" 54 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702228015733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_tdpdc_ram.vhd 0 0 " "Found 0 design units, including 0 entities, in source file tb_tdpdc_ram.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702228015734 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702228015839 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec 10 12:06:55 2023 " "Processing ended: Sun Dec 10 12:06:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702228015839 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702228015839 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702228015839 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702228015839 ""}
