Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sat Jun 13 19:02:24 2020
| Host         : DESKTOP-MQ85KLP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a200t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              56 |           16 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              34 |           14 |
| Yes          | No                    | No                     |              10 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              24 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------+----------------------------------------------------+--------------------------------------------------+------------------+----------------+
|             Clock Signal            |                    Enable Signal                   |                 Set/Reset Signal                 | Slice Load Count | Bel Load Count |
+-------------------------------------+----------------------------------------------------+--------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                    | design_1_i/top_mine_0/inst/TMDS_mod10[3]_i_1_n_0 |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_mine_0/inst/gen/blue[7]_i_2_n_0     | design_1_i/top_mine_0/inst/gen/blue[7]_i_1_n_0   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_mine_0/inst/gen/green[7]_i_1_n_0    | design_1_i/top_mine_0/inst/gen/red[7]_i_1_n_0    |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_mine_0/inst/gen/red[7]_i_2_n_0      | design_1_i/top_mine_0/inst/gen/red[7]_i_1_n_0    |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_mine_0/inst/gen/CounterY[9]_i_1_n_0 |                                                  |                5 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                    |                                                  |                9 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                    | design_1_i/top_mine_0/inst/gen/p_0_in            |               13 |             30 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                    |                                                  |                7 |             31 |
+-------------------------------------+----------------------------------------------------+--------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     1 |
| 8      |                     3 |
| 10     |                     1 |
| 16+    |                     3 |
+--------+-----------------------+


