Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Fri Apr  5 10:41:25 2024
| Host         : P1-08 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    20          
TIMING-18  Warning           Missing input or output delay  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (50)
5. checking no_input_delay (1)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: CPU/pixCounter_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (50)
-------------------------------------------------
 There are 50 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.252        0.000                      0                   10        0.201        0.000                      0                   10        4.500        0.000                       0                    11  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.252        0.000                      0                   10        0.201        0.000                      0                   10        4.500        0.000                       0                    11  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.252ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.252ns  (required time - arrival time)
  Source:                 CPU/PC/flip_flops[3].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/PC/flip_flops[6].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.715ns  (logic 0.943ns (34.734%)  route 1.772ns (65.266%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 20.023 - 15.000 ) 
    Source Clock Delay      (SCD):    5.328ns = ( 10.328 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.725    10.328    CPU/PC/flip_flops[3].dff/notclk
    SLICE_X0Y93          FDCE                                         r  CPU/PC/flip_flops[3].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.459    10.787 f  CPU/PC/flip_flops[3].dff/q_reg/Q
                         net (fo=5, routed)           0.896    11.683    CPU/PC/flip_flops[1].dff/q_reg_6
    SLICE_X0Y93          LUT4 (Prop_lut4_I2_O)        0.152    11.835 r  CPU/PC/flip_flops[1].dff/q_i_2/O
                         net (fo=2, routed)           0.876    12.711    CPU/PC/flip_flops[1].dff/q_reg_1
    SLICE_X0Y85          LUT4 (Prop_lut4_I0_O)        0.332    13.043 r  CPU/PC/flip_flops[1].dff/q_i_1/O
                         net (fo=1, routed)           0.000    13.043    CPU/PC/flip_flops[6].dff/f_pc_increment[0]
    SLICE_X0Y85          FDCE                                         r  CPU/PC/flip_flops[6].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.600    20.023    CPU/PC/flip_flops[6].dff/notclk
    SLICE_X0Y85          FDCE                                         r  CPU/PC/flip_flops[6].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.275    20.298    
                         clock uncertainty           -0.035    20.262    
    SLICE_X0Y85          FDCE (Setup_fdce_C_D)        0.032    20.294    CPU/PC/flip_flops[6].dff/q_reg
  -------------------------------------------------------------------
                         required time                         20.294    
                         arrival time                         -13.043    
  -------------------------------------------------------------------
                         slack                                  7.252    

Slack (MET) :             7.257ns  (required time - arrival time)
  Source:                 CPU/PC/flip_flops[3].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/PC/flip_flops[7].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.712ns  (logic 0.943ns (34.773%)  route 1.769ns (65.227%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 20.023 - 15.000 ) 
    Source Clock Delay      (SCD):    5.328ns = ( 10.328 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.725    10.328    CPU/PC/flip_flops[3].dff/notclk
    SLICE_X0Y93          FDCE                                         r  CPU/PC/flip_flops[3].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.459    10.787 f  CPU/PC/flip_flops[3].dff/q_reg/Q
                         net (fo=5, routed)           0.896    11.683    CPU/PC/flip_flops[1].dff/q_reg_6
    SLICE_X0Y93          LUT4 (Prop_lut4_I2_O)        0.152    11.835 r  CPU/PC/flip_flops[1].dff/q_i_2/O
                         net (fo=2, routed)           0.873    12.708    CPU/PC/flip_flops[7].dff/q_reg_0
    SLICE_X0Y85          LUT5 (Prop_lut5_I1_O)        0.332    13.040 r  CPU/PC/flip_flops[7].dff/q_i_1__0/O
                         net (fo=1, routed)           0.000    13.040    CPU/PC/flip_flops[7].dff/f_pc_increment[7]
    SLICE_X0Y85          FDCE                                         r  CPU/PC/flip_flops[7].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.600    20.023    CPU/PC/flip_flops[7].dff/notclk
    SLICE_X0Y85          FDCE                                         r  CPU/PC/flip_flops[7].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.275    20.298    
                         clock uncertainty           -0.035    20.262    
    SLICE_X0Y85          FDCE (Setup_fdce_C_D)        0.034    20.296    CPU/PC/flip_flops[7].dff/q_reg
  -------------------------------------------------------------------
                         required time                         20.296    
                         arrival time                         -13.040    
  -------------------------------------------------------------------
                         slack                                  7.257    

Slack (MET) :             7.930ns  (required time - arrival time)
  Source:                 CPU/PC/flip_flops[4].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/PC/flip_flops[4].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.990ns  (logic 0.721ns (36.227%)  route 1.269ns (63.773%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 20.028 - 15.000 ) 
    Source Clock Delay      (SCD):    5.328ns = ( 10.328 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.725    10.328    CPU/PC/flip_flops[4].dff/notclk
    SLICE_X0Y93          FDCE                                         r  CPU/PC/flip_flops[4].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.422    10.750 r  CPU/PC/flip_flops[4].dff/q_reg/Q
                         net (fo=5, routed)           0.884    11.634    CPU/PC/flip_flops[1].dff/q_reg_4
    SLICE_X0Y93          LUT5 (Prop_lut5_I4_O)        0.299    11.933 r  CPU/PC/flip_flops[1].dff/q_i_1__1/O
                         net (fo=1, routed)           0.385    12.318    CPU/PC/flip_flops[4].dff/f_pc_increment[0]
    SLICE_X0Y93          FDCE                                         r  CPU/PC/flip_flops[4].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.605    20.028    CPU/PC/flip_flops[4].dff/notclk
    SLICE_X0Y93          FDCE                                         r  CPU/PC/flip_flops[4].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.300    20.328    
                         clock uncertainty           -0.035    20.292    
    SLICE_X0Y93          FDCE (Setup_fdce_C_D)       -0.044    20.248    CPU/PC/flip_flops[4].dff/q_reg
  -------------------------------------------------------------------
                         required time                         20.248    
                         arrival time                         -12.318    
  -------------------------------------------------------------------
                         slack                                  7.930    

Slack (MET) :             8.147ns  (required time - arrival time)
  Source:                 CPU/pixCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/pixCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.893ns  (logic 0.746ns (39.407%)  route 1.147ns (60.594%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.725     5.328    CPU/CLK
    SLICE_X1Y96          FDRE                                         r  CPU/pixCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.419     5.747 r  CPU/pixCounter_reg[1]/Q
                         net (fo=21, routed)          1.147     6.894    CPU/clk25
    SLICE_X1Y96          LUT2 (Prop_lut2_I1_O)        0.327     7.221 r  CPU/pixCounter[1]_i_1/O
                         net (fo=1, routed)           0.000     7.221    CPU/p_0_in[1]
    SLICE_X1Y96          FDRE                                         r  CPU/pixCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.605    15.028    CPU/CLK
    SLICE_X1Y96          FDRE                                         r  CPU/pixCounter_reg[1]/C
                         clock pessimism              0.300    15.328    
                         clock uncertainty           -0.035    15.292    
    SLICE_X1Y96          FDRE (Setup_fdre_C_D)        0.075    15.367    CPU/pixCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.367    
                         arrival time                          -7.221    
  -------------------------------------------------------------------
                         slack                                  8.147    

Slack (MET) :             8.392ns  (required time - arrival time)
  Source:                 CPU/PC/flip_flops[2].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/PC/flip_flops[2].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.651ns  (logic 0.749ns (45.374%)  route 0.902ns (54.626%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 20.028 - 15.000 ) 
    Source Clock Delay      (SCD):    5.328ns = ( 10.328 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.725    10.328    CPU/PC/flip_flops[2].dff/notclk
    SLICE_X1Y93          FDCE                                         r  CPU/PC/flip_flops[2].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDCE (Prop_fdce_C_Q)         0.422    10.750 r  CPU/PC/flip_flops[2].dff/q_reg/Q
                         net (fo=6, routed)           0.902    11.651    CPU/PC/flip_flops[0].dff/q_reg_3
    SLICE_X1Y93          LUT3 (Prop_lut3_I2_O)        0.327    11.978 r  CPU/PC/flip_flops[0].dff/q_i_1__3/O
                         net (fo=1, routed)           0.000    11.978    CPU/PC/flip_flops[2].dff/q_reg_1[0]
    SLICE_X1Y93          FDCE                                         r  CPU/PC/flip_flops[2].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.605    20.028    CPU/PC/flip_flops[2].dff/notclk
    SLICE_X1Y93          FDCE                                         r  CPU/PC/flip_flops[2].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.300    20.328    
                         clock uncertainty           -0.035    20.292    
    SLICE_X1Y93          FDCE (Setup_fdce_C_D)        0.078    20.370    CPU/PC/flip_flops[2].dff/q_reg
  -------------------------------------------------------------------
                         required time                         20.370    
                         arrival time                         -11.978    
  -------------------------------------------------------------------
                         slack                                  8.392    

Slack (MET) :             8.557ns  (required time - arrival time)
  Source:                 CPU/PC/flip_flops[0].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/PC/flip_flops[5].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.442ns  (logic 0.583ns (40.417%)  route 0.859ns (59.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 20.028 - 15.000 ) 
    Source Clock Delay      (SCD):    5.328ns = ( 10.328 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.725    10.328    CPU/PC/flip_flops[0].dff/notclk
    SLICE_X0Y93          FDCE                                         r  CPU/PC/flip_flops[0].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.459    10.787 r  CPU/PC/flip_flops[0].dff/q_reg/Q
                         net (fo=8, routed)           0.859    11.646    CPU/PC/flip_flops[5].dff/q_reg_2
    SLICE_X0Y93          LUT6 (Prop_lut6_I2_O)        0.124    11.770 r  CPU/PC/flip_flops[5].dff/q_i_1__2/O
                         net (fo=1, routed)           0.000    11.770    CPU/PC/flip_flops[5].dff/f_pc_increment[5]
    SLICE_X0Y93          FDCE                                         r  CPU/PC/flip_flops[5].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.605    20.028    CPU/PC/flip_flops[5].dff/notclk
    SLICE_X0Y93          FDCE                                         r  CPU/PC/flip_flops[5].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.300    20.328    
                         clock uncertainty           -0.035    20.292    
    SLICE_X0Y93          FDCE (Setup_fdce_C_D)        0.035    20.327    CPU/PC/flip_flops[5].dff/q_reg
  -------------------------------------------------------------------
                         required time                         20.327    
                         arrival time                         -11.770    
  -------------------------------------------------------------------
                         slack                                  8.557    

Slack (MET) :             8.676ns  (required time - arrival time)
  Source:                 CPU/PC/flip_flops[1].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/PC/flip_flops[3].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.300ns  (logic 0.583ns (44.830%)  route 0.717ns (55.170%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 20.028 - 15.000 ) 
    Source Clock Delay      (SCD):    5.328ns = ( 10.328 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.725    10.328    CPU/PC/flip_flops[1].dff/notclk
    SLICE_X1Y93          FDCE                                         r  CPU/PC/flip_flops[1].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDCE (Prop_fdce_C_Q)         0.459    10.787 r  CPU/PC/flip_flops[1].dff/q_reg/Q
                         net (fo=7, routed)           0.717    11.504    CPU/PC/flip_flops[3].dff/q_reg_2
    SLICE_X0Y93          LUT4 (Prop_lut4_I2_O)        0.124    11.628 r  CPU/PC/flip_flops[3].dff/q_i_1__4/O
                         net (fo=1, routed)           0.000    11.628    CPU/PC/flip_flops[3].dff/f_pc_increment[3]
    SLICE_X0Y93          FDCE                                         r  CPU/PC/flip_flops[3].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.605    20.028    CPU/PC/flip_flops[3].dff/notclk
    SLICE_X0Y93          FDCE                                         r  CPU/PC/flip_flops[3].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.278    20.306    
                         clock uncertainty           -0.035    20.270    
    SLICE_X0Y93          FDCE (Setup_fdce_C_D)        0.034    20.304    CPU/PC/flip_flops[3].dff/q_reg
  -------------------------------------------------------------------
                         required time                         20.304    
                         arrival time                         -11.628    
  -------------------------------------------------------------------
                         slack                                  8.676    

Slack (MET) :             8.855ns  (required time - arrival time)
  Source:                 CPU/PC/flip_flops[0].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/PC/flip_flops[0].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.141ns  (logic 0.583ns (51.082%)  route 0.558ns (48.918%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 20.028 - 15.000 ) 
    Source Clock Delay      (SCD):    5.328ns = ( 10.328 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.725    10.328    CPU/PC/flip_flops[0].dff/notclk
    SLICE_X0Y93          FDCE                                         r  CPU/PC/flip_flops[0].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.459    10.787 f  CPU/PC/flip_flops[0].dff/q_reg/Q
                         net (fo=8, routed)           0.558    11.345    CPU/PC/flip_flops[0].dff/q_reg_0
    SLICE_X0Y93          LUT1 (Prop_lut1_I0_O)        0.124    11.469 r  CPU/PC/flip_flops[0].dff/q_i_1__6/O
                         net (fo=1, routed)           0.000    11.469    CPU/PC/flip_flops[0].dff/f_pc_increment[0]
    SLICE_X0Y93          FDCE                                         r  CPU/PC/flip_flops[0].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.605    20.028    CPU/PC/flip_flops[0].dff/notclk
    SLICE_X0Y93          FDCE                                         r  CPU/PC/flip_flops[0].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.300    20.328    
                         clock uncertainty           -0.035    20.292    
    SLICE_X0Y93          FDCE (Setup_fdce_C_D)        0.032    20.324    CPU/PC/flip_flops[0].dff/q_reg
  -------------------------------------------------------------------
                         required time                         20.324    
                         arrival time                         -11.469    
  -------------------------------------------------------------------
                         slack                                  8.855    

Slack (MET) :             8.873ns  (required time - arrival time)
  Source:                 CPU/PC/flip_flops[1].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/PC/flip_flops[1].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.124ns  (logic 0.583ns (51.878%)  route 0.541ns (48.122%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 20.028 - 15.000 ) 
    Source Clock Delay      (SCD):    5.328ns = ( 10.328 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.725    10.328    CPU/PC/flip_flops[1].dff/notclk
    SLICE_X1Y93          FDCE                                         r  CPU/PC/flip_flops[1].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDCE (Prop_fdce_C_Q)         0.459    10.787 r  CPU/PC/flip_flops[1].dff/q_reg/Q
                         net (fo=7, routed)           0.541    11.327    CPU/PC/flip_flops[0].dff/q_reg_2
    SLICE_X1Y93          LUT2 (Prop_lut2_I1_O)        0.124    11.451 r  CPU/PC/flip_flops[0].dff/q_i_1__5/O
                         net (fo=1, routed)           0.000    11.451    CPU/PC/flip_flops[1].dff/q_reg_2[0]
    SLICE_X1Y93          FDCE                                         r  CPU/PC/flip_flops[1].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.605    20.028    CPU/PC/flip_flops[1].dff/notclk
    SLICE_X1Y93          FDCE                                         r  CPU/PC/flip_flops[1].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.300    20.328    
                         clock uncertainty           -0.035    20.292    
    SLICE_X1Y93          FDCE (Setup_fdce_C_D)        0.032    20.324    CPU/PC/flip_flops[1].dff/q_reg
  -------------------------------------------------------------------
                         required time                         20.324    
                         arrival time                         -11.451    
  -------------------------------------------------------------------
                         slack                                  8.873    

Slack (MET) :             8.921ns  (required time - arrival time)
  Source:                 CPU/pixCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/pixCounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.580ns (54.049%)  route 0.493ns (45.951%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.725     5.328    CPU/CLK
    SLICE_X1Y96          FDRE                                         r  CPU/pixCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  CPU/pixCounter_reg[0]/Q
                         net (fo=2, routed)           0.493     6.277    CPU/pixCounter_reg_n_0_[0]
    SLICE_X1Y96          LUT1 (Prop_lut1_I0_O)        0.124     6.401 r  CPU/pixCounter[0]_i_1/O
                         net (fo=1, routed)           0.000     6.401    CPU/p_0_in[0]
    SLICE_X1Y96          FDRE                                         r  CPU/pixCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.605    15.028    CPU/CLK
    SLICE_X1Y96          FDRE                                         r  CPU/pixCounter_reg[0]/C
                         clock pessimism              0.300    15.328    
                         clock uncertainty           -0.035    15.292    
    SLICE_X1Y96          FDRE (Setup_fdre_C_D)        0.029    15.321    CPU/pixCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -6.401    
  -------------------------------------------------------------------
                         slack                                  8.921    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 CPU/PC/flip_flops[0].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/PC/flip_flops[2].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.328ns  (logic 0.194ns (59.076%)  route 0.134ns (40.924%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns = ( 7.042 - 5.000 ) 
    Source Clock Delay      (SCD):    1.523ns = ( 6.523 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.604     6.523    CPU/PC/flip_flops[0].dff/notclk
    SLICE_X0Y93          FDCE                                         r  CPU/PC/flip_flops[0].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.146     6.669 r  CPU/PC/flip_flops[0].dff/q_reg/Q
                         net (fo=8, routed)           0.134     6.804    CPU/PC/flip_flops[0].dff/q_reg_0
    SLICE_X1Y93          LUT3 (Prop_lut3_I0_O)        0.048     6.852 r  CPU/PC/flip_flops[0].dff/q_i_1__3/O
                         net (fo=1, routed)           0.000     6.852    CPU/PC/flip_flops[2].dff/q_reg_1[0]
    SLICE_X1Y93          FDCE                                         r  CPU/PC/flip_flops[2].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.877     7.042    CPU/PC/flip_flops[2].dff/notclk
    SLICE_X1Y93          FDCE                                         r  CPU/PC/flip_flops[2].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.505     6.536    
    SLICE_X1Y93          FDCE (Hold_fdce_C_D)         0.114     6.650    CPU/PC/flip_flops[2].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -6.650    
                         arrival time                           6.852    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 CPU/PC/flip_flops[0].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/PC/flip_flops[1].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.325ns  (logic 0.191ns (58.699%)  route 0.134ns (41.301%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns = ( 7.042 - 5.000 ) 
    Source Clock Delay      (SCD):    1.523ns = ( 6.523 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.604     6.523    CPU/PC/flip_flops[0].dff/notclk
    SLICE_X0Y93          FDCE                                         r  CPU/PC/flip_flops[0].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.146     6.669 r  CPU/PC/flip_flops[0].dff/q_reg/Q
                         net (fo=8, routed)           0.134     6.804    CPU/PC/flip_flops[0].dff/q_reg_0
    SLICE_X1Y93          LUT2 (Prop_lut2_I0_O)        0.045     6.849 r  CPU/PC/flip_flops[0].dff/q_i_1__5/O
                         net (fo=1, routed)           0.000     6.849    CPU/PC/flip_flops[1].dff/q_reg_2[0]
    SLICE_X1Y93          FDCE                                         r  CPU/PC/flip_flops[1].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.877     7.042    CPU/PC/flip_flops[1].dff/notclk
    SLICE_X1Y93          FDCE                                         r  CPU/PC/flip_flops[1].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.505     6.536    
    SLICE_X1Y93          FDCE (Hold_fdce_C_D)         0.098     6.634    CPU/PC/flip_flops[1].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -6.634    
                         arrival time                           6.849    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 CPU/pixCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/pixCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.604     1.523    CPU/CLK
    SLICE_X1Y96          FDRE                                         r  CPU/pixCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  CPU/pixCounter_reg[0]/Q
                         net (fo=2, routed)           0.156     1.820    CPU/pixCounter_reg_n_0_[0]
    SLICE_X1Y96          LUT2 (Prop_lut2_I0_O)        0.042     1.862 r  CPU/pixCounter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.862    CPU/p_0_in[1]
    SLICE_X1Y96          FDRE                                         r  CPU/pixCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.877     2.042    CPU/CLK
    SLICE_X1Y96          FDRE                                         r  CPU/pixCounter_reg[1]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y96          FDRE (Hold_fdre_C_D)         0.107     1.630    CPU/pixCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 CPU/pixCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/pixCounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.604     1.523    CPU/CLK
    SLICE_X1Y96          FDRE                                         r  CPU/pixCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  CPU/pixCounter_reg[0]/Q
                         net (fo=2, routed)           0.156     1.820    CPU/pixCounter_reg_n_0_[0]
    SLICE_X1Y96          LUT1 (Prop_lut1_I0_O)        0.045     1.865 r  CPU/pixCounter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.865    CPU/p_0_in[0]
    SLICE_X1Y96          FDRE                                         r  CPU/pixCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.877     2.042    CPU/CLK
    SLICE_X1Y96          FDRE                                         r  CPU/pixCounter_reg[0]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y96          FDRE (Hold_fdre_C_D)         0.091     1.614    CPU/pixCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 CPU/PC/flip_flops[5].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/PC/flip_flops[5].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.366ns  (logic 0.191ns (52.143%)  route 0.175ns (47.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns = ( 7.042 - 5.000 ) 
    Source Clock Delay      (SCD):    1.523ns = ( 6.523 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.604     6.523    CPU/PC/flip_flops[5].dff/notclk
    SLICE_X0Y93          FDCE                                         r  CPU/PC/flip_flops[5].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.146     6.669 r  CPU/PC/flip_flops[5].dff/q_reg/Q
                         net (fo=4, routed)           0.175     6.845    CPU/PC/flip_flops[5].dff/q_reg_0
    SLICE_X0Y93          LUT6 (Prop_lut6_I0_O)        0.045     6.890 r  CPU/PC/flip_flops[5].dff/q_i_1__2/O
                         net (fo=1, routed)           0.000     6.890    CPU/PC/flip_flops[5].dff/f_pc_increment[5]
    SLICE_X0Y93          FDCE                                         r  CPU/PC/flip_flops[5].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.877     7.042    CPU/PC/flip_flops[5].dff/notclk
    SLICE_X0Y93          FDCE                                         r  CPU/PC/flip_flops[5].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.518     6.523    
    SLICE_X0Y93          FDCE (Hold_fdce_C_D)         0.099     6.622    CPU/PC/flip_flops[5].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -6.622    
                         arrival time                           6.890    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 CPU/PC/flip_flops[6].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/PC/flip_flops[7].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.378ns  (logic 0.191ns (50.509%)  route 0.187ns (49.491%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 7.037 - 5.000 ) 
    Source Clock Delay      (SCD):    1.519ns = ( 6.519 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.600     6.519    CPU/PC/flip_flops[6].dff/notclk
    SLICE_X0Y85          FDCE                                         r  CPU/PC/flip_flops[6].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.146     6.665 r  CPU/PC/flip_flops[6].dff/q_reg/Q
                         net (fo=3, routed)           0.187     6.852    CPU/PC/flip_flops[7].dff/q_reg_3[0]
    SLICE_X0Y85          LUT5 (Prop_lut5_I4_O)        0.045     6.897 r  CPU/PC/flip_flops[7].dff/q_i_1__0/O
                         net (fo=1, routed)           0.000     6.897    CPU/PC/flip_flops[7].dff/f_pc_increment[7]
    SLICE_X0Y85          FDCE                                         r  CPU/PC/flip_flops[7].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.872     7.037    CPU/PC/flip_flops[7].dff/notclk
    SLICE_X0Y85          FDCE                                         r  CPU/PC/flip_flops[7].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.517     6.519    
    SLICE_X0Y85          FDCE (Hold_fdce_C_D)         0.099     6.618    CPU/PC/flip_flops[7].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -6.618    
                         arrival time                           6.897    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 CPU/PC/flip_flops[6].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/PC/flip_flops[6].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.389ns  (logic 0.191ns (49.092%)  route 0.198ns (50.908%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 7.037 - 5.000 ) 
    Source Clock Delay      (SCD):    1.519ns = ( 6.519 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.600     6.519    CPU/PC/flip_flops[6].dff/notclk
    SLICE_X0Y85          FDCE                                         r  CPU/PC/flip_flops[6].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.146     6.665 r  CPU/PC/flip_flops[6].dff/q_reg/Q
                         net (fo=3, routed)           0.198     6.863    CPU/PC/flip_flops[1].dff/LED_OBUF[0]
    SLICE_X0Y85          LUT4 (Prop_lut4_I3_O)        0.045     6.908 r  CPU/PC/flip_flops[1].dff/q_i_1/O
                         net (fo=1, routed)           0.000     6.908    CPU/PC/flip_flops[6].dff/f_pc_increment[0]
    SLICE_X0Y85          FDCE                                         r  CPU/PC/flip_flops[6].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.872     7.037    CPU/PC/flip_flops[6].dff/notclk
    SLICE_X0Y85          FDCE                                         r  CPU/PC/flip_flops[6].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.517     6.519    
    SLICE_X0Y85          FDCE (Hold_fdce_C_D)         0.098     6.617    CPU/PC/flip_flops[6].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -6.617    
                         arrival time                           6.908    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 CPU/PC/flip_flops[2].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/PC/flip_flops[3].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.407ns  (logic 0.232ns (57.011%)  route 0.175ns (42.989%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns = ( 7.042 - 5.000 ) 
    Source Clock Delay      (SCD):    1.523ns = ( 6.523 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.604     6.523    CPU/PC/flip_flops[2].dff/notclk
    SLICE_X1Y93          FDCE                                         r  CPU/PC/flip_flops[2].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDCE (Prop_fdce_C_Q)         0.133     6.656 r  CPU/PC/flip_flops[2].dff/q_reg/Q
                         net (fo=6, routed)           0.175     6.831    CPU/PC/flip_flops[3].dff/q_reg_3
    SLICE_X0Y93          LUT4 (Prop_lut4_I3_O)        0.099     6.930 r  CPU/PC/flip_flops[3].dff/q_i_1__4/O
                         net (fo=1, routed)           0.000     6.930    CPU/PC/flip_flops[3].dff/f_pc_increment[3]
    SLICE_X0Y93          FDCE                                         r  CPU/PC/flip_flops[3].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.877     7.042    CPU/PC/flip_flops[3].dff/notclk
    SLICE_X0Y93          FDCE                                         r  CPU/PC/flip_flops[3].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.505     6.536    
    SLICE_X0Y93          FDCE (Hold_fdce_C_D)         0.099     6.635    CPU/PC/flip_flops[3].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -6.635    
                         arrival time                           6.930    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 CPU/PC/flip_flops[0].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/PC/flip_flops[0].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.412ns  (logic 0.191ns (46.325%)  route 0.221ns (53.675%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns = ( 7.042 - 5.000 ) 
    Source Clock Delay      (SCD):    1.523ns = ( 6.523 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.604     6.523    CPU/PC/flip_flops[0].dff/notclk
    SLICE_X0Y93          FDCE                                         r  CPU/PC/flip_flops[0].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.146     6.669 f  CPU/PC/flip_flops[0].dff/q_reg/Q
                         net (fo=8, routed)           0.221     6.891    CPU/PC/flip_flops[0].dff/q_reg_0
    SLICE_X0Y93          LUT1 (Prop_lut1_I0_O)        0.045     6.936 r  CPU/PC/flip_flops[0].dff/q_i_1__6/O
                         net (fo=1, routed)           0.000     6.936    CPU/PC/flip_flops[0].dff/f_pc_increment[0]
    SLICE_X0Y93          FDCE                                         r  CPU/PC/flip_flops[0].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.877     7.042    CPU/PC/flip_flops[0].dff/notclk
    SLICE_X0Y93          FDCE                                         r  CPU/PC/flip_flops[0].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.518     6.523    
    SLICE_X0Y93          FDCE (Hold_fdce_C_D)         0.098     6.621    CPU/PC/flip_flops[0].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -6.621    
                         arrival time                           6.936    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 CPU/PC/flip_flops[1].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/PC/flip_flops[4].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.458ns  (logic 0.191ns (41.667%)  route 0.267ns (58.333%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns = ( 7.042 - 5.000 ) 
    Source Clock Delay      (SCD):    1.523ns = ( 6.523 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.604     6.523    CPU/PC/flip_flops[1].dff/notclk
    SLICE_X1Y93          FDCE                                         r  CPU/PC/flip_flops[1].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDCE (Prop_fdce_C_Q)         0.146     6.669 r  CPU/PC/flip_flops[1].dff/q_reg/Q
                         net (fo=7, routed)           0.146     6.815    CPU/PC/flip_flops[1].dff/q_reg_0
    SLICE_X0Y93          LUT5 (Prop_lut5_I0_O)        0.045     6.860 r  CPU/PC/flip_flops[1].dff/q_i_1__1/O
                         net (fo=1, routed)           0.122     6.982    CPU/PC/flip_flops[4].dff/f_pc_increment[0]
    SLICE_X0Y93          FDCE                                         r  CPU/PC/flip_flops[4].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.877     7.042    CPU/PC/flip_flops[4].dff/notclk
    SLICE_X0Y93          FDCE                                         r  CPU/PC/flip_flops[4].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.505     6.536    
    SLICE_X0Y93          FDCE (Hold_fdce_C_D)         0.082     6.618    CPU/PC/flip_flops[4].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -6.618    
                         arrival time                           6.982    
  -------------------------------------------------------------------
                         slack                                  0.363    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y96     CPU/pixCounter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y96     CPU/pixCounter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y93     CPU/PC/flip_flops[0].dff/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y93     CPU/PC/flip_flops[1].dff/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y93     CPU/PC/flip_flops[2].dff/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y93     CPU/PC/flip_flops[3].dff/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y93     CPU/PC/flip_flops[4].dff/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y93     CPU/PC/flip_flops[5].dff/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y85     CPU/PC/flip_flops[6].dff/q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y96     CPU/pixCounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y96     CPU/pixCounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y96     CPU/pixCounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y96     CPU/pixCounter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     CPU/PC/flip_flops[0].dff/q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     CPU/PC/flip_flops[0].dff/q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y93     CPU/PC/flip_flops[1].dff/q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y93     CPU/PC/flip_flops[1].dff/q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y93     CPU/PC/flip_flops[2].dff/q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y93     CPU/PC/flip_flops[2].dff/q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y96     CPU/pixCounter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y96     CPU/pixCounter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y96     CPU/pixCounter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y96     CPU/pixCounter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     CPU/PC/flip_flops[0].dff/q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     CPU/PC/flip_flops[0].dff/q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y93     CPU/PC/flip_flops[1].dff/q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y93     CPU/PC/flip_flops[1].dff/q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y93     CPU/PC/flip_flops[2].dff/q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y93     CPU/PC/flip_flops[2].dff/q_reg/C



