<stg><name>get_discriminant</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
.preheader.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(i5* %jet_tk13DIP_V), !map !26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i8* %jet_muPt_V), !map !30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.preheader.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %jet_d_V), !map !34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader.preheader:3  call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @get_discriminant_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader.preheader:4  call void @_ssdm_op_Write.ap_auto.i1P(i1* %jet_d_V, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0">
<![CDATA[
.preheader.preheader:5  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="8" name="jet_tk13DIP_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="jet_tk13DIP_V"/></StgValue>
</port>
<port id="9" name="jet_muPt_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="jet_muPt_V"/></StgValue>
</port>
<port id="10" name="jet_d_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="jet_d_V"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="12" from="_ssdm_op_SpecBitsMap" to="StgValue_2" fromId="11" toId="2">
</dataflow>
<dataflow id="13" from="jet_tk13DIP_V" to="StgValue_2" fromId="8" toId="2">
</dataflow>
<dataflow id="14" from="_ssdm_op_SpecBitsMap" to="StgValue_3" fromId="11" toId="3">
</dataflow>
<dataflow id="15" from="jet_muPt_V" to="StgValue_3" fromId="9" toId="3">
</dataflow>
<dataflow id="16" from="_ssdm_op_SpecBitsMap" to="StgValue_4" fromId="11" toId="4">
</dataflow>
<dataflow id="17" from="jet_d_V" to="StgValue_4" fromId="10" toId="4">
</dataflow>
<dataflow id="19" from="_ssdm_op_SpecTopModule" to="StgValue_5" fromId="18" toId="5">
</dataflow>
<dataflow id="21" from="get_discriminant_str" to="StgValue_5" fromId="20" toId="5">
</dataflow>
<dataflow id="23" from="_ssdm_op_Write.ap_auto.i1P" to="StgValue_6" fromId="22" toId="6">
</dataflow>
<dataflow id="24" from="jet_d_V" to="StgValue_6" fromId="10" toId="6">
</dataflow>
<dataflow id="26" from="StgValue_25" to="StgValue_6" fromId="25" toId="6">
</dataflow>
</dataflows>


</stg>
