 
****************************************
Report : design
        -physical
Design : khu_sensor_pad
Version: N-2017.09
Date   : Sat Sep  5 06:03:33 2020
****************************************

	Scenario            : func1_wst
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125
****************************** P&R Summary ********************************
Date : Sat Sep  5 06:03:33 2020
Machine Host Name: vlsi-dist.khu.ac.kr
Working Directory: /home/graduation_project3/2015103977/03_Physical_Synthesis
Library Name:      khu_sensor_pad_06_route
Cell Name:         khu_sensor_pad.CEL;1
Design Statistics:
    Number of Module Cells:        22990
    Number of Pins:                142276
    Number of IO Pad Cells:        44
    Number of IO Pins:             14
    Number of Nets:                25411
    Average Pins Per Net (Signal): 3.5579

Chip Utilization:
    Total Std Cell Area:           394769.23
    Total Pad Cell Area:           371574.00
    Core Size:     width 820.60, height 817.20; area 670594.32
    Pad Core Size: width 920.76, height 920.76; area 847798.98
    Chip Size:     width 1196.00, height 1196.00; area 1430416.00
    Std cells utilization:         58.87% 
    Cell/Core Ratio:               58.87%
    Cell/Chip Ratio:               53.57%
    Number of Cell Rows:            227

Master Instantiation:
	MasterName	Type	InstCount
	=================================
	ao22d1_hd	STD	2331
	ivd1_hd		STD	2207
	fad1_hd		STD	1706
	fd2qd1_hd	STD	1643
	fd1eqd1_hd	STD	1632
	fd1qd1_hd	STD	1529
	clkxo2d2_hd	STD	1429
	scg4d1_hd	STD	1376
	nd2d1_hd	STD	1046
	scg2d2_hd	STD	1024
	nr2d1_hd	STD	748
	oa21d1_hd	STD	660
	had1_hd		STD	656
	scg14d1_hd	STD	442
	oa211d1_hd	STD	437
	scg10d1_hd	STD	420
	fd4qd1_hd	STD	393
	ivd2_hd		STD	352
	nr4d1_hd	STD	300
	oa22d1_hd	STD	236
	ao21d1_hd	STD	199
	nd4d1_hd	STD	166
	scg15d1_hd	STD	154
	nd3d1_hd	STD	127
	scg5d1_hd	STD	117
	ao211d1_hd	STD	111
	ad2d1_hd	STD	107
	nd2bd1_hd	STD	95
	ad2bd2_hd	STD	92
	scg6d1_hd	STD	84
	scg17d1_hd	STD	67
	nr3d1_hd	STD	66
	nr2ad1_hd	STD	65
	or2d2_hd	STD	61
	nr2d2_hd	STD	53
	nr2bd1_hd	STD	45
	ad2d2_hd	STD	43
	fd2d1_hd	STD	42
	or2d1_hd	STD	42
	scg16d1_hd	STD	42
	ad4d1_hd	STD	40
	fds2eqd1_hd	STD	39
	scg13d1_hd	STD	35
	fd3qd1_hd	STD	33
	fds2d1_hd	STD	33
	scg20d1_hd	STD	30
	oa22ad1_hd	STD	30
	ivd4_hd		STD	30
	or4d1_hd	STD	26
	xo3d1_hd	STD	22
	nr2d4_hd	STD	22
	clknd2d2_hd	STD	21
	ivd8_hd		STD	20
	scg12d1_hd	STD	20
	scg22d1_hd	STD	19
	xo2d1_hd	STD	14
	or3d1_hd	STD	14
	scg18d1_hd	STD	14
	fd2qd2_hd	STD	14
	nid1_hd		STD	12
	scg2d1_hd	STD	12
	scg20d2_hd	STD	12
	fd2qd4_hd	STD	11
	nd3bd1_hd	STD	10
	fd1eqd2_hd	STD	9
	scg21d1_hd	STD	7
	mx2d1_hd	STD	6
	scg1d1_hd	STD	6
	ad3d1_hd	STD	6
	scg9d2_hd	STD	6
	nid2_hd		STD	5
	nr3d2_hd	STD	5
	mx4d1_hd	STD	4
	scg8d1_hd	STD	4
	ao22ad1_hd	STD	4
	scg7d1_hd	STD	4
	oa21d2_hd	STD	4
	clkxo2d1_hd	STD	4
	xn2d1_hd	STD	3
	mx2id1_hd	STD	3
	scg22d4_hd	STD	3
	scg21d4_hd	STD	3
	or2d8_hd	STD	2
	nid4_hd		STD	2
	nr4d2_hd	STD	2
	ao21d2_hd	STD	2
	ad3d2_hd	STD	2
	ao21d4_hd	STD	2
	ft2d1_hd	STD	1
	fj2d1_hd	STD	1
	or2bd2_hd	STD	1
	oa211d4_hd	STD	1
	or2d4_hd	STD	1
	clkad2d1_hd	STD	1
	scg22d2_hd	STD	1
	nd3bd4_hd	STD	1
	or3d2_hd	STD	1
	nd2bd2_hd	STD	1
	nr2d6_hd	STD	1
	nd2d2_hd	STD	1
	nr3d4_hd	STD	1
	nd3d2_hd	STD	1
	iofillerh10_p	IO	44
	iofillerh5_p	IO	17
	vssiph_p	IO	11
	vssoh_p		IO	9
	phob12_p	IO	6
	vdd33oph_p	IO	4
	vdd12ih_p	IO	4
	phic_p		IO	3
	vdd12ih_core_p	IO	3
	phbct12_p	IO	2
	iofillerh30_p	IO	1
	phsoscm3_p	IO	1
	phis_p		IO	1
	=================================

Timing/Optimization Information:

Global Routing Information:
    layer MET1, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.40
    layer MET2, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.44
    layer MET3, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
    layer MET4, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.44
    layer MET5, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
    layer MET6, dir Ver, min width = 0.44, min space = 0.44 pitch = 0.88
     
    Average gCell capacity  2.99	 on layer (1)	 MET1
    Average gCell capacity  5.16	 on layer (2)	 MET2
    Average gCell capacity  5.96	 on layer (3)	 MET3
    Average gCell capacity  5.55	 on layer (4)	 MET4
    Average gCell capacity  5.51	 on layer (5)	 MET5
    Average gCell capacity  0.00	 on layer (6)	 MET6
     
    Initial. Both Dirs: Overflow =  1582 Max = 5 GRCs =  1380 (0.63%)
    Initial. H routing: Overflow =   386 Max = 4 (GRCs =  1) GRCs =   403 (0.37%)
    Initial. V routing: Overflow =  1195 Max = 5 (GRCs =  1) GRCs =   977 (0.89%)
     
    phase1. Both Dirs: Overflow =  1342 Max = 5 GRCs =  1177 (0.54%)
    phase1. H routing: Overflow =   155 Max = 3 (GRCs =  1) GRCs =   224 (0.20%)
    phase1. V routing: Overflow =  1186 Max = 5 (GRCs =  2) GRCs =   953 (0.87%)
     
    phase2. Both Dirs: Overflow =   905 Max = 4 GRCs =   818 (0.37%)
    phase2. H routing: Overflow =    97 Max = 1 (GRCs = 41) GRCs =   153 (0.14%)
    phase2. V routing: Overflow =   808 Max = 4 (GRCs =  2) GRCs =   665 (0.61%)
     
    phase3. Both Dirs: Overflow =   899 Max = 4 GRCs =   809 (0.37%)
    phase3. H routing: Overflow =    93 Max = 1 (GRCs = 37) GRCs =   149 (0.14%)
    phase3. V routing: Overflow =   806 Max = 4 (GRCs =  2) GRCs =   660 (0.60%)
     
    Total Wire Length = 890766.24
    Layer MET1 wire length = 20408.74
    Layer MET2 wire length = 233871.63
    Layer MET3 wire length = 351939.97
    Layer MET4 wire length = 284499.76
    Layer MET5 wire length = 46.14
    Layer MET6 wire length = 0.00
    Total Number of Contacts = 184975
    Via VIA12 count = 89165
    Via VIA23 count = 71202
    Via VIA34 count = 24580
    Via VIA45 count = 28
    Via VIA56 count = 0
     
    Elapsed real time: 0:00:10
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:10 total = 0:00:10
    Total Proc Memory(MB): 2582

Track Assignment Information:
    Number of wires with overlap after iteration 0 = 196618 of 243744

    Number of wires with overlap after iteration 1 = 147744 of 195853

    Total MET1 wire length: 12532.0
    Total MET2 wire length: 259769.8
    Total MET3 wire length: 383266.9
    Total MET4 wire length: 276940.6
    Total MET5 wire length: 6.6
    Total MET6 wire length: 0.0
    Total wire length: 932515.9

    Elapsed real time: 0:00:19
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:19 total = 0:00:19
    Total Proc Memory(MB): 2582

Detailed Routing Information:
    

    ---------- Detail route ----------

     
    Iteration 28: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	16
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Iteration 29: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	16
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Iteration 30: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	16
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Iteration 31: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	16
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Iteration 32: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	16
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Iteration 33: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	16
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Elapsed real time: 0:00:04
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:04 total = 0:00:04
    Total Proc Memory(MB): 2582
     
    Cumulative run time upto current stage: Elapsed = 0:00:04 CPU = 0:00:04
     
    DR finished with 0 open nets, of which 0 are frozen
    DR finished with 7 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	7
    	Diff net spacing : 2
    	Less than minimum area : 2
    	Min-max layer : 1
    	Short : 2
    Total number of nets = 25411
    0 open nets, of which 0 are frozen
    Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                     0 ports without pins of 0 cells connected to 0 nets
                                     0 ports of 0 cover cells connected to 0 non-pg nets
    Total number of DRCs = 7
    Total number of antenna violations = 0
    Total number of voltage-area violations = no voltage-areas defined
    

     
    Elapsed real time: 0:00:01
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:01 total = 0:00:01
    Total Proc Memory(MB): 2582
     
    Cumulative run time upto current stage: Elapsed = 0:00:05 CPU = 0:00:05
     
    Total Wire Length =                    937460 micron
    Total Number of Contacts =             231410
    Total Number of Wires =                200695
    Total Number of PtConns =              991
    Total Number of Routed Wires =       200695
    Total Routed Wire Length =           937210 micron
    Total Number of Routed Contacts =       231410
    	Layer           MET1 :      17874 micron
    	Layer           MET2 :     295754 micron
    	Layer           MET3 :     374486 micron
    	Layer           MET4 :     249340 micron
    	Layer           MET5 :          6 micron
    	Layer           MET6 :          0 micron
    	Via            VIA45 :          1
    	Via        VIA45_1x2 :          1
    	Via            VIA34 :        817
    	Via        VIA34_2x1 :      24184
    	Via   VIA34(rot)_1x2 :         56
    	Via        VIA34_1x2 :       4745
    	Via            VIA23 :       4009
    	Via       VIA23(rot) :          5
    	Via        VIA23_1x2 :      66762
    	Via   VIA23(rot)_2x1 :         17
    	Via   VIA23(rot)_1x2 :        408
    	Via        VIA23_2x1 :      26398
    	Via            VIA12 :      74798
    	Via       VIA12(rot) :       3708
    	Via           FVIA12 :          1
    	Via      FVIA12(rot) :          1
    	Via        VIA12_2x1 :       4172
    	Via   VIA12(rot)_1x2 :       6826
    	Via   VIA12(rot)_2x1 :       1954
    	Via        VIA12_1x2 :      12547
     
    Redundant via conversion report:
    --------------------------------

      Total optimized via conversion rate = 63.99% (148072 / 231410 vias)
     
        Layer VIA1       = 24.52% (25501  / 104007  vias)
            Weight 1     = 24.52% (25501   vias)
            Un-optimized = 75.48% (78506   vias)
        Layer VIA2       = 95.89% (93585  / 97599   vias)
            Weight 1     = 95.89% (93585   vias)
            Un-optimized =  4.11% (4014    vias)
        Layer VIA3       = 97.26% (28985  / 29802   vias)
            Weight 1     = 97.26% (28985   vias)
            Un-optimized =  2.74% (817     vias)
        Layer VIA4       = 50.00% (1      / 2       vias)
            Weight 1     = 50.00% (1       vias)
            Un-optimized = 50.00% (1       vias)
     
      Total double via conversion rate    = 63.99% (148070 / 231410 vias)
     
        Layer VIA1       = 24.52% (25499  / 104007  vias)
        Layer VIA2       = 95.89% (93585  / 97599   vias)
        Layer VIA3       = 97.26% (28985  / 29802   vias)
        Layer VIA4       = 50.00% (1      / 2       vias)
     
      The optimized via conversion rate based on total routed via count = 63.99% (148072 / 231410 vias)
     
        Layer VIA1       = 24.52% (25501  / 104007  vias)
            Weight 1     = 24.52% (25501   vias)
            Un-optimized = 75.48% (78506   vias)
        Layer VIA2       = 95.89% (93585  / 97599   vias)
            Weight 1     = 95.89% (93585   vias)
            Un-optimized =  4.11% (4014    vias)
        Layer VIA3       = 97.26% (28985  / 29802   vias)
            Weight 1     = 97.26% (28985   vias)
            Un-optimized =  2.74% (817     vias)
        Layer VIA4       = 50.00% (1      / 2       vias)
            Weight 1     = 50.00% (1       vias)
            Un-optimized = 50.00% (1       vias)
     

DRC information: 
      Short: 2 
      Diff net spacing: 2 
      Less than minimum area: 2 
      Min-max layer: 1 
      Total error number: 7

Ring Wiring Statistics:
    metal3 Wire Length(count):               3374.96(4)
    metal4 Wire Length(count):               3425.32(4)
    metal5 Wire Length(count):               1810.42(2)
    metal6 Wire Length(count):               1805.08(2)
  ==============================================
    Total Wire Length(count):               10415.78(12)
    Number of via3 Contacts:              8
    Number of via5 Contacts:              4
  ==============================================
    Total Number of Contacts:       12

Stripe Wiring Statistics:
    metal5 Wire Length(count):              40558.08(48)
    metal6 Wire Length(count):              41157.60(48)
  ==============================================
    Total Wire Length(count):               81715.68(96)
    Number of via3 Contacts:             96
    Number of via4 Contacts:            192
    Number of via5 Contacts:           1248
  ==============================================
    Total Number of Contacts:     1536

User Wiring Statistics:

PG follow-pin Wiring Statistics:
    metal1 Wire Length(count):             202333.06(279)
    metal5 Wire Length(count):                246.24(210)
  ==============================================
    Total Wire Length(count):              202579.30(489)
    Number of via1 Contacts:           5420
    Number of via2 Contacts:           5367
    Number of via3 Contacts:           5365
    Number of via4 Contacts:           5031
    Number of via5 Contacts:           4560
  ==============================================
    Total Number of Contacts:    25743

Signal Wiring Statistics:
    metal1 Wire Length(count):              17876.24(1728)
    metal2 Wire Length(count):             295897.88(109611)
    metal3 Wire Length(count):             374495.10(72235)
    metal4 Wire Length(count):             249341.93(18471)
    metal5 Wire Length(count):                  5.72(1)
  ==============================================
    Total Wire Length(count):              937616.87(202046)

      Mask Name      Contact Code    Number Of Contacts    Percentage
        via1           VIA12(2)             78506	       75.5
        via1          FVIA12(3)                 2	    0.00192
        via1_2x1       VIA12(2)             10998	       10.6
        via1_1x2       VIA12(2)             14501	       13.9
 Default via for layer via1:                   75.5%
 Yield-optmized via for layer via1:            24.5%

        via2           VIA23(4)              4014	       4.11
        via2_2x1       VIA23(4)             26806	       27.5
        via2_1x2       VIA23(4)             66779	       68.4
 Default via for layer via2:                   4.11%
 Yield-optmized via for layer via2:            95.9%

        via3           VIA34(6)               817	       2.74
        via3_1x2       VIA34(6)              4745	       15.9
        via3_2x1       VIA34(6)             24240	       81.3
 Default via for layer via3:                   2.74%
 Yield-optmized via for layer via3:            97.3%

        via4           VIA45(8)                 1	         50
        via4_1x2       VIA45(8)                 1	         50
 Default via for layer via4:                   50%
 Yield-optmized via for layer via4:            50%


 Double Via rate for all layers:           64%
  ==============================================
    Total Number of Contacts:    231410

  Horizontal/Vertical Wire Distribution:
    Layer      Hor. Wire (% of Hor.)     Ver. Wire (% of Ver.)
    metal1         17830.87 ( 4.40%)            45.37 ( 0.01%)
    metal2         13308.10 ( 3.29%)        282589.78 (53.04%)
    metal3        372108.86 (91.92%)          2386.24 ( 0.45%)
    metal4          1562.83 ( 0.39%)        247779.10 (46.51%)
    metal5             5.72 ( 0.00%)             0.00 ( 0.00%)
  ==============================================================
    Total         404816.38                 532800.49
1
