'6 inverters as gates 
#           v(1)       v(2)       v(3)       v(4)       v(5)       v(6)       v(7)       v(8)       logic(1)   logic(2)   logic(3)   logic(4)   logic(5)   logic(6)   logic(7)   logic(8)  
 27.        0.         5.         0.         5.         0.         5.         0.         5.         0.01       3.         0.         3.         0.         3.         0.         4.21      
Gnucap   System status
iterations: op=3, dc=0, tran=0, fourier=0, total=3
transient timesteps: accepted=0, rejected=0, total=0
nodes: user=8, subckt=6, model=0, total=14
dctran density=56.1%, ac density=56.1%
