

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               2f712f89b3956aaa109e9fb538bcf027  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_scan_default/mri-gridding
Extracting PTX file and ptxas options    1: mri-gridding.1.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    2: mri-gridding.2.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_scan_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_scan_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_scan_default/mri-gridding
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_scan_default/mri-gridding "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_scan_default/mri-gridding
Extracting specific PTX file named mri-gridding.1.sm_70.ptx 
Extracting specific PTX file named mri-gridding.2.sm_70.ptx 
ExtracExtracting PTX file and ptxas options    3: mri-gridding.3.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    4: mri-gridding.4.sm_70.ptx -arch=sm_70
ting specific PTX file named mri-gridding.3.sm_70.ptx 
Extracting specific PTX file named mri-gridding.4.sm_70.ptx 
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_scan_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_scan_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2Pff : hostFun 0x0x404c87, fat_cubin_handle = 2
GPGPU-Sim PTX: Parsing mri-gridding.1.sm_70.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.1.sm_70.ptx
GPGPU-Sim PTX: Parsing mri-gridding.2.sm_70.ptx
GPGPU-Sim PTX: allocating constant region for "cutoff2_c" from 0x100 to 0x104 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "cutoff_c" from 0x104 to 0x108 (global memory space) 2
GPGPU-Sim PTX: allocating constant region for "gridSize_c" from 0x180 to 0x18c (global memory space) 3
GPGPU-Sim PTX: allocating constant region for "size_xy_c" from 0x18c to 0x190 (global memory space) 4
GPGPU-Sim PTX: allocating constant region for "_1overCutoff2_c" from 0x190 to 0x194 (global memory space) 5
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x200 to 0x4000200 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x4000200 to 0x4400200 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14binning_kerneljP20ReconstructionSamplePjS1_S1_jj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19binning_kernel_nvmbjP20ReconstructionSamplePjS1_S1_jj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19binning_kernel_nvmdjP20ReconstructionSamplePjS1_S1_jj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z14reorder_kerneliPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmaiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmbiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmdiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmgiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmiiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ12gridding_GPUP20ReconstructionSamplePjP6float2PffE9sharedBin" from 0x0 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12gridding_GPUP20ReconstructionSamplePjP6float2Pff'...   done.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot10" from 0x0 to 0x8
GPGPU-Sim PTX: allocating shared region for "_ZZ17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2PffE9sharedBin" from 0x0 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2Pff'...   done.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot11" from 0x0 to 0x8
GPGPU-Sim PTX: allocating shared region for "_ZZ17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2PffE9sharedBin" from 0x0 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2Pff'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.2.sm_70.ptx
GPGPU-Sim PTX: Parsing mri-gridding.3.sm_70.ptx
GPGPU-Sim PTX: allocating shared region for "s_data" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z11kernel_l2wbv'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z15kernel_l2wb_pctv'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14scan_L1_kerneljPjS_E6s_data" from 0x0 to 0x1110 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14scan_L1_kerneljPjS_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19scan_L1_kernel_nvmojPjS_E6s_data" from 0x0 to 0x1110 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19scan_L1_kernel_nvmojPjS_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19scan_L1_kernel_nvmujPjS_E6s_data" from 0x0 to 0x1110 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19scan_L1_kernel_nvmujPjS_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19scan_L1_kernel_nvmbjPjS_E6s_data" from 0x0 to 0x1110 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19scan_L1_kernel_nvmbjPjS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18scan_inter1_kernelPjj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z23scan_inter1_kernel_nvmbPjj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z23scan_inter1_kernel_nvmoPjj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z23scan_inter1_kernel_nvmuPjj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18scan_inter2_kernelPjj'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ10uniformAddjPjS_E3uni" from 0x0 to 0x4 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10uniformAddjPjS_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.3.sm_70.ptx
GPGPU-Sim PTX: Parsing mri-gridding.4.sm_70.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ9splitSortiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ9splitSortiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z9splitSortiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitRearrangeiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitRearrangeiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitRearrangeiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.4.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.1.sm_70.ptx
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.2.sm_70.ptx
GPGPU-Sim PTX: Binary info : gmem=71303168, cmem=28
GPGPU-Sim PTX: Kernel '_Z17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2Pff' : regs=40, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2Pff' : regs=40, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z12gridding_GPUP20ReconstructionSamplePjP6float2Pff' : regs=39, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmiiPjP20ReconstructionSampleS1_' : regs=24, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmgiPjP20ReconstructionSampleS1_' : regs=24, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmdiPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmbiPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmaiPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z14reorder_kerneliPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19binning_kernel_nvmdjP20ReconstructionSamplePjS1_S1_jj' : regs=16, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z19binning_kernel_nvmbjP20ReconstructionSamplePjS1_S1_jj' : regs=16, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z14binning_kerneljP20ReconstructionSamplePjS1_S1_jj' : regs=16, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.3.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z10uniformAddjPjS_' : regs=8, lmem=0, smem=16, cmem=376
GPGPU-Sim PTX: Kernel '_Z18scan_inter2_kernelPjj' : regs=19, lmem=0, smem=0, cmem=364
GPGPU-Sim PTX: Kernel '_Z23scan_inter1_kernel_nvmuPjj' : regs=20, lmem=0, smem=0, cmem=364
GPGPU-Sim PTX: Kernel '_Z23scan_inter1_kernel_nvmoPjj' : regs=20, lmem=0, smem=0, cmem=364
GPGPU-Sim PTX: Kernel '_Z23scan_inter1_kernel_nvmbPjj' : regs=19, lmem=0, smem=0, cmem=364
GPGPU-Sim PTX: Kernel '_Z18scan_inter1_kernelPjj' : regs=20, lmem=0, smem=0, cmem=364
GPGPU-Sim PTX: Kernel '_Z19scan_L1_kernel_nvmbjPjS_' : regs=16, lmem=0, smem=4368, cmem=376
GPGPU-Sim PTX: Kernel '_Z19scan_L1_kernel_nvmujPjS_' : regs=23, lmem=0, smem=4368, cmem=376
GPGPU-Sim PTX: Kernel '_Z19scan_L1_kernel_nvmojPjS_' : regs=23, lmem=0, smem=4368, cmem=376
GPGPU-Sim PTX: Kernel '_Z14scan_L1_kerneljPjS_' : regs=22, lmem=0, smem=4368, cmem=376
GPGPU-Sim PTX: Kernel '_Z15kernel_l2wb_pctv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z11kernel_l2wbv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.4.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z14splitRearrangeiiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z9splitSortiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2Pff : hostFun 0x0x404ae1, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z12gridding_GPUP20ReconstructionSamplePjP6float2Pff : hostFun 0x0x40493b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmiiPjP20ReconstructionSampleS1_ : hostFun 0x0x4047a5, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmgiPjP20ReconstructionSampleS1_ : hostFun 0x0x404630, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmdiPjP20ReconstructionSampleS1_ : hostFun 0x0x4044bb, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmbiPjP20ReconstructionSampleS1_ : hostFun 0x0x404346, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmaiPjP20ReconstructionSampleS1_ : hostFun 0x0x4041d1, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z14reorder_kerneliPjP20ReconstructionSampleS1_ : hostFun 0x0x40405c, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19binning_kernel_nvmdjP20ReconstructionSamplePjS1_S1_jj : hostFun 0x0x403ed1, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19binning_kernel_nvmbjP20ReconstructionSamplePjS1_S1_jj : hostFun 0x0x403cd8, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z14binning_kerneljP20ReconstructionSamplePjS1_S1_jj : hostFun 0x0x403adf, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x613490; deviceAddress = cutoff2_c; deviceName = cutoff2_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant cutoff2_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x613494; deviceAddress = cutoff_c; deviceName = cutoff_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant cutoff_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x613498; deviceAddress = gridSize_c; deviceName = gridSize_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 12 bytes
GPGPU-Sim PTX registering constant gridSize_c (12 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6134a4; deviceAddress = size_xy_c; deviceName = size_xy_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant size_xy_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6134a8; deviceAddress = _1overCutoff2_c; deviceName = _1overCutoff2_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant _1overCutoff2_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6134c0; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x46134c0; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_scan_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_scan_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z10uniformAddjPjS_ : hostFun 0x0x4073c6, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z18scan_inter2_kernelPjj : hostFun 0x0x407274, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z23scan_inter1_kernel_nvmuPjj : hostFun 0x0x407138, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z23scan_inter1_kernel_nvmoPjj : hostFun 0x0x406ffc, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z23scan_inter1_kernel_nvmbPjj : hostFun 0x0x406ec0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z18scan_inter1_kernelPjj : hostFun 0x0x406d84, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z19scan_L1_kernel_nvmbjPjS_ : hostFun 0x0x406c40, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z19scan_L1_kernel_nvmujPjS_ : hostFun 0x0x406ae6, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z19scan_L1_kernel_nvmojPjS_ : hostFun 0x0x40698c, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z14scan_L1_kerneljPjS_ : hostFun 0x0x406832, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z15kernel_l2wb_pctv : hostFun 0x0x4066f7, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z11kernel_l2wbv : hostFun 0x0x4065fd, fat_cubin_handle = 3
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_scan_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_scan_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitRearrangeiiPjS_S_S_S_ : hostFun 0x0x407dbf, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z9splitSortiiPjS_S_ : hostFun 0x0x407bd4, fat_cubin_handle = 4

Reading parameters
  Total amount of GPU memory: 2147483648 bytes
  Number of samples = 2655910
  Grid Size = 256x256x256
  Input Matrix Size = 60x60x60
  Recon Matrix Size = 60x60x60
  Kernel Width = 5.000000
  KMax = 150.00 150.00 150.00
  Oversampling = 5.000000
  GPU Binsize = 32
  Use LUT = Yes
Reading input data from files
Generating Look-Up Table
Running gold version
Running CUDA version
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x613490
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x613490
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x613490
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol cutoff2_c+0 @0x100 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x613494
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x613494
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x613494
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol cutoff_c+0 @0x104 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x613498
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x613498
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x613498
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 12 bytes  to  symbol gridSize_c+0 @0x180 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x6134a4
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x6134a4
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x6134a4
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol size_xy_c+0 @0x18c ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x6134a8
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x6134a8
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x6134a8
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol _1overCutoff2_c+0 @0x190 ...
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffe5bc010c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe5bc0100..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe5bc00f8..

GPGPU-Sim PTX: cudaLaunch for 0x0x406c40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z19scan_L1_kernel_nvmbjPjS_'...
GPGPU-Sim PTX: Finding dominators for '_Z19scan_L1_kernel_nvmbjPjS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19scan_L1_kernel_nvmbjPjS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z19scan_L1_kernel_nvmbjPjS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19scan_L1_kernel_nvmbjPjS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19scan_L1_kernel_nvmbjPjS_'...
GPGPU-Sim PTX: reconvergence points for _Z19scan_L1_kernel_nvmbjPjS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5490 (mri-gridding.3.sm_70.ptx:744) @%p2 bra BB5_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x54c8 (mri-gridding.3.sm_70.ptx:754) shl.b32 %r34, %r1, 2;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x54f8 (mri-gridding.3.sm_70.ptx:760) @%p3 bra BB5_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5538 (mri-gridding.3.sm_70.ptx:771) add.s32 %r52, %r167, %r20;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5588 (mri-gridding.3.sm_70.ptx:781) @%p4 bra BB5_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5688 (mri-gridding.3.sm_70.ptx:821) setp.ne.s32%p7, %r20, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x55a8 (mri-gridding.3.sm_70.ptx:788) @%p5 bra BB5_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5668 (mri-gridding.3.sm_70.ptx:815) shl.b32 %r169, %r169, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x5680 (mri-gridding.3.sm_70.ptx:818) @%p6 bra BB5_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5688 (mri-gridding.3.sm_70.ptx:821) setp.ne.s32%p7, %r20, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x5690 (mri-gridding.3.sm_70.ptx:822) @%p7 bra BB5_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5718 (mri-gridding.3.sm_70.ptx:846) mov.u32 %r13, %ntid.x;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x5728 (mri-gridding.3.sm_70.ptx:848) @%p8 bra BB5_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5838 (mri-gridding.3.sm_70.ptx:890) mad.lo.s32 %r130, %r22, %r13, %r20;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x5750 (mri-gridding.3.sm_70.ptx:856) @%p9 bra BB5_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5820 (mri-gridding.3.sm_70.ptx:885) shl.b32 %r170, %r170, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x5830 (mri-gridding.3.sm_70.ptx:887) @%p10 bra BB5_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5838 (mri-gridding.3.sm_70.ptx:890) mad.lo.s32 %r130, %r22, %r13, %r20;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5850 (mri-gridding.3.sm_70.ptx:893) @!%p1 bra BB5_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5888 (mri-gridding.3.sm_70.ptx:908) add.s32 %r149, %r130, %r13;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x5858 (mri-gridding.3.sm_70.ptx:894) bra.uni BB5_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5860 (mri-gridding.3.sm_70.ptx:897) mul.wide.u32 %rd12, %r130, 4;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5898 (mri-gridding.3.sm_70.ptx:910) @%p11 bra BB5_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5900 (mri-gridding.3.sm_70.ptx:930) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z19scan_L1_kernel_nvmbjPjS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19scan_L1_kernel_nvmbjPjS_'.
GPGPU-Sim PTX: pushing kernel '_Z19scan_L1_kernel_nvmbjPjS_' to stream 0, gridDim= (41,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z19scan_L1_kernel_nvmbjPjS_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 120KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z19scan_L1_kernel_nvmbjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z19scan_L1_kernel_nvmbjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z19scan_L1_kernel_nvmbjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z19scan_L1_kernel_nvmbjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z19scan_L1_kernel_nvmbjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z19scan_L1_kernel_nvmbjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z19scan_L1_kernel_nvmbjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z19scan_L1_kernel_nvmbjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z19scan_L1_kernel_nvmbjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z19scan_L1_kernel_nvmbjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z19scan_L1_kernel_nvmbjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z19scan_L1_kernel_nvmbjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z19scan_L1_kernel_nvmbjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z19scan_L1_kernel_nvmbjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z19scan_L1_kernel_nvmbjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z19scan_L1_kernel_nvmbjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z19scan_L1_kernel_nvmbjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z19scan_L1_kernel_nvmbjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z19scan_L1_kernel_nvmbjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z19scan_L1_kernel_nvmbjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z19scan_L1_kernel_nvmbjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z19scan_L1_kernel_nvmbjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z19scan_L1_kernel_nvmbjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z19scan_L1_kernel_nvmbjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z19scan_L1_kernel_nvmbjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z19scan_L1_kernel_nvmbjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z19scan_L1_kernel_nvmbjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z19scan_L1_kernel_nvmbjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z19scan_L1_kernel_nvmbjPjS_'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z19scan_L1_kernel_nvmbjPjS_'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z19scan_L1_kernel_nvmbjPjS_'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z19scan_L1_kernel_nvmbjPjS_'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z19scan_L1_kernel_nvmbjPjS_'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z19scan_L1_kernel_nvmbjPjS_'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z19scan_L1_kernel_nvmbjPjS_'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z19scan_L1_kernel_nvmbjPjS_'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z19scan_L1_kernel_nvmbjPjS_'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z19scan_L1_kernel_nvmbjPjS_'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z19scan_L1_kernel_nvmbjPjS_'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z19scan_L1_kernel_nvmbjPjS_'
Destroy streams for kernel 1: size 0
kernel_name = _Z19scan_L1_kernel_nvmbjPjS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 13953
gpu_sim_insn = 6372137
gpu_ipc =     456.6858
gpu_tot_sim_cycle = 13953
gpu_tot_sim_insn = 6372137
gpu_tot_ipc =     456.6858
gpu_tot_issued_cta = 41
gpu_occupancy = 24.7916% 
gpu_tot_occupancy = 24.7916% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.7466
partiton_level_parallism_total  =       0.7466
partiton_level_parallism_util =       5.2085
partiton_level_parallism_util_total  =       5.2085
L2_BW  =      27.0440 GB/Sec
L2_BW_total  =      27.0440 GB/Sec
gpu_total_sim_rate=182061
############## bottleneck_stats #############
cycles: core 13953, icnt 13953, l2 13953, dram 10477
gpu_ipc	456.686
gpu_tot_issued_cta = 41, average cycles = 340
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 5188 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 5188 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 0 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.048	41
L1D data util	0.037	41	0.074	0
L1D tag util	0.009	41	0.018	0
L2 data util	0.029	64	0.032	47
L2 tag util	0.012	64	0.014	45
n_l2_access	 10417
icnt s2m util	0.000	0	0.000	45	flits per packet: -nan
icnt m2s util	0.000	0	0.000	45	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.031	32	0.032	23

latency_l2_hit:	4240780, num_l2_reqs:	5188
L2 hit latency:	817
latency_dram:	3072498, num_dram_reqs:	5229
DRAM latency:	587

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.500
smem size	0.178
thread slot	1.000
TB slot    	0.125
L1I tag util	0.112	41	0.219	0

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.018	41	0.036	0
sp pipe util	0.000	0	0.000	0
sfu pipe util	0.000	0	0.000	0
ldst mem cycle	0.000	0	0.000	0

smem port	0.059	41

n_reg_bank	16
reg port	0.044	16	0.068	1
L1D tag util	0.009	41	0.018	0
L1D fill util	0.005	41	0.009	0
n_l1d_mshr	4096
L1D mshr util	0.001	41
n_l1d_missq	16
L1D missq util	0.001	41
L1D hit rate	0.000
L1D miss rate	1.000
L1D rsfail rate	0.000
L2 tag util	0.012	64	0.014	45
L2 fill util	0.006	64	0.006	47
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.008	64	0.011	53
L2 missq util	0.000	64	0.000	47
L2 hit rate	0.498
L2 miss rate	0.502
L2 rsfail rate	0.000

dram activity	0.037	32	0.043	30

load trans eff	1.000
load trans sz	32.000
load_useful_bytes 166016, load_transaction_bytes 166016, icnt_m2s_bytes 0
n_gmem_load_insns 1297, n_gmem_load_accesses 5188
n_smem_access_insn 14499, n_smem_accesses 65339

tmp_counter/12	0.012

run 0.041, fetch 0.003, sync 0.651, control 0.004, data 0.298, struct 0.003
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 137, Miss = 137, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 10417
	L1D_total_cache_misses = 10417
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5188
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5229
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5188
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5229

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
716, 412, 364, 364, 316, 316, 316, 316, 268, 268, 268, 268, 268, 268, 268, 268, 
gpgpu_n_tot_thrd_icount = 6897248
gpgpu_n_tot_w_icount = 215539
gpgpu_n_stall_shd_mem = 58622
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5188
gpgpu_n_mem_write_global = 5229
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 41504
gpgpu_n_store_insn = 41545
gpgpu_n_shmem_insn = 419114
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 62976
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 50840
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7782
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:14525	W0_Idle:657958	W0_Scoreboard:559146	W1:2624	W2:1968	W3:0	W4:1968	W5:0	W6:0	W7:0	W8:1968	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:1968	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:205043
single_issue_nums: WS0:64231	WS1:51748	WS2:49780	WS3:49780	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 41504 {8:5188,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 209160 {40:5229,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 207520 {40:5188,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 41832 {8:5229,}
maxmflatency = 1102 
max_icnt2mem_latency = 557 
maxmrqlatency = 80 
max_icnt2sh_latency = 23 
averagemflatency = 667 
avg_icnt2mem_latency = 115 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 3 
mrq_lat_table:1692 	2162 	1402 	1452 	2310 	1302 	56 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	41 	2787 	7537 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	6687 	1325 	330 	703 	1322 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	9566 	705 	122 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	1 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0      6157      6140      6169      6160 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0      6128      6112      6133      6131 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0      6305      6261      6321      6293 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0      6448      6377      6461      6418 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0      6262      6230      6276      6254 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0      6525      6441      6538      6489 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0      6602      6506      6613      6558 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0      5530      5531      5535      5537 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0      5590      5591      5595      5597 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0      5558      5559      5565      5566 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0      5723      5724      5728      5730 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0      5852      5855      5859      5860 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0      5691      5692      5696      5698 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0      5923      5924      5928      5930 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0      5992      5993      5999      6000 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0      6084      6085      6120      6121 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0      6144      6145      6180      6181 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0      6112      6113      6148      6149 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0      6277      6280      6313      6314 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0      6406      6409      6442      6444 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0      6245      6246      6281      6282 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0      6477      6478      6513      6514 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0      6546      6547      6582      6583 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0      5530      5531      5535      5539 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0      5590      5595      5593      5603 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0      5558      5562      5563      5570 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0      5723      5742      5726      5751 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0      5852      5886      5856      5895 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0      5691      5707      5694      5716 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0      5923      5963      5926      5973 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0      5992      6040      5996      6049 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0      6084      6116      6101      6147 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 48.000000 128.000000 128.000000 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 48.000000 128.000000 128.000000 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 48.000000 128.000000 128.000000 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 48.000000 128.000000 128.000000 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 48.000000 128.000000 128.000000 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 48.000000 128.000000 128.000000 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 48.000000 128.000000 128.000000 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 48.000000 128.000000 128.000000 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 48.000000 128.000000 120.000000 
average row locality = 10376/128 = 81.062500
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        60 
total dram reads = 5188
min_bank_accesses = 0!
chip skew: 168/160 = 1.05
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        60 
total dram writes = 5188
min_bank_accesses = 0!
chip skew: 168/160 = 1.05
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none         613       611       620       640
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none         613       611       625       632
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none         613       614       621       642
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none         615       611       622       640
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none         614       610       617       640
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none         616       611       622       638
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none         621       610       621       638
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none         660       662       686       686
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none         682       685       711       714
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none         698       701       726       727
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none         737       739       767       775
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none         797       799       828       833
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none         721       725       751       756
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none         828       834       852       860
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none         855       858       885       891
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none         613       616       635       637
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none         610       613       638       635
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none         612       612       633       631
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none         611       615       636       641
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none         610       612       637       636
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none         612       614       637       636
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none         613       617       641       636
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none         610       612       638       634
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none         652       667       680       700
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none         678       693       701       734
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none         692       711       720       747
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none         731       753       762       796
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none         782       821       816       863
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none         717       745       739       776
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none         811       861       850       890
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none         839       882       871       921
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none         610       621       626       643
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0       810       807       821       830
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0       809       803       821       827
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0       805       812       815       824
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0       809       802       814       820
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0       814       802       810       821
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0       818       803       819       819
dram[6]:          0         0         0         0         0         0         0         0         0         0         0         0       813       803       819       826
dram[7]:          0         0         0         0         0         0         0         0         0         0         0         0       827       829       890       884
dram[8]:          0         0         0         0         0         0         0         0         0         0         0         0       817       820       886       883
dram[9]:          0         0         0         0         0         0         0         0         0         0         0         0       814       816       898       886
dram[10]:          0         0         0         0         0         0         0         0         0         0         0         0       805       810       884       890
dram[11]:          0         0         0         0         0         0         0         0         0         0         0         0       880       881       909       924
dram[12]:          0         0         0         0         0         0         0         0         0         0         0         0       809       820       887       876
dram[13]:          0         0         0         0         0         0         0         0         0         0         0         0       943       944       972       987
dram[14]:          0         0         0         0         0         0         0         0         0         0         0         0      1004      1005      1033      1048
dram[15]:          0         0         0         0         0         0         0         0         0         0         0         0       806       816       821       815
dram[16]:          0         0         0         0         0         0         0         0         0         0         0         0       803       805       815       818
dram[17]:          0         0         0         0         0         0         0         0         0         0         0         0       810       805       819       815
dram[18]:          0         0         0         0         0         0         0         0         0         0         0         0       806       811       813       829
dram[19]:          0         0         0         0         0         0         0         0         0         0         0         0       803       812       814       823
dram[20]:          0         0         0         0         0         0         0         0         0         0         0         0       810       806       821       815
dram[21]:          0         0         0         0         0         0         0         0         0         0         0         0       819       822       828       826
dram[22]:          0         0         0         0         0       188         0         0         0         0         0         0       801       809       815       810
dram[23]:          0         0         0         0         0         0         0         0         0         0         0         0       808       827       873       915
dram[24]:          0         0         0         0         0         0         0         0         0         0         0         0       815       827       872       912
dram[25]:          0         0         0         0         0         0         0         0         0         0         0         0       807       834       885       905
dram[26]:          0         0         0         0         0         0         0         0         0         0         0         0       817       819       880       907
dram[27]:          0         0         0         0         0         0         0         0         0         0         0         0       845       903       900       968
dram[28]:          0         0         0         0         0         0         0         0         0         0         0         0       815       879       858       896
dram[29]:          0         0         0         0         0         0         0         0         0         0         0         0       901       964       963      1034
dram[30]:          0         0         0         0         0         0         0         0         0         0         0         0       957      1026      1020      1102
dram[31]:          0         0         0         0         0         0         0         0         0         0         0         0       801       810       815       821
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10477 n_nop=10155 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.03054
n_activity=437 dram_eff=0.7323
bk0: 0a 10477i bk1: 0a 10477i bk2: 0a 10477i bk3: 0a 10477i bk4: 0a 10477i bk5: 0a 10477i bk6: 0a 10477i bk7: 0a 10477i bk8: 0a 10477i bk9: 0a 10477i bk10: 0a 10477i bk11: 0a 10477i bk12: 16a 10446i bk13: 16a 10446i bk14: 64a 10378i bk15: 64a 10356i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.508772
Bank_Level_Parallism_Col = 1.503778
Bank_Level_Parallism_Ready = 1.112500
write_to_read_ratio_blp_rw_average = 0.546599
GrpLevelPara = 1.503778 

BW Util details:
bwutil = 0.030543 
total_CMD = 10477 
util_bw = 320 
Wasted_Col = 79 
Wasted_Row = 0 
Idle = 10078 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 65 
rwq = 0 
CCDLc_limit_alone = 65 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10477 
n_nop = 10155 
Read = 160 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 320 
Row_Bus_Util =  0.000382 
CoL_Bus_Util = 0.030543 
Either_Row_CoL_Bus_Util = 0.030734 
Issued_on_Two_Bus_Simul_Util = 0.000191 
issued_two_Eff = 0.006211 
queue_avg = 0.274792 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.274792
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10477 n_nop=10155 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.03054
n_activity=467 dram_eff=0.6852
bk0: 0a 10477i bk1: 0a 10477i bk2: 0a 10477i bk3: 0a 10477i bk4: 0a 10477i bk5: 0a 10477i bk6: 0a 10477i bk7: 0a 10477i bk8: 0a 10477i bk9: 0a 10477i bk10: 0a 10477i bk11: 0a 10477i bk12: 16a 10450i bk13: 16a 10436i bk14: 64a 10345i bk15: 64a 10343i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.568345
Bank_Level_Parallism_Col = 1.555288
Bank_Level_Parallism_Ready = 1.087500
write_to_read_ratio_blp_rw_average = 0.495192
GrpLevelPara = 1.555288 

BW Util details:
bwutil = 0.030543 
total_CMD = 10477 
util_bw = 320 
Wasted_Col = 97 
Wasted_Row = 0 
Idle = 10060 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 85 
rwq = 0 
CCDLc_limit_alone = 85 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10477 
n_nop = 10155 
Read = 160 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 320 
Row_Bus_Util =  0.000382 
CoL_Bus_Util = 0.030543 
Either_Row_CoL_Bus_Util = 0.030734 
Issued_on_Two_Bus_Simul_Util = 0.000191 
issued_two_Eff = 0.006211 
queue_avg = 0.218956 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.218956
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10477 n_nop=10155 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.03054
n_activity=435 dram_eff=0.7356
bk0: 0a 10477i bk1: 0a 10477i bk2: 0a 10477i bk3: 0a 10477i bk4: 0a 10477i bk5: 0a 10477i bk6: 0a 10477i bk7: 0a 10477i bk8: 0a 10477i bk9: 0a 10477i bk10: 0a 10477i bk11: 0a 10477i bk12: 16a 10448i bk13: 16a 10437i bk14: 64a 10357i bk15: 64a 10342i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.598015
Bank_Level_Parallism_Col = 1.592040
Bank_Level_Parallism_Ready = 1.109375
write_to_read_ratio_blp_rw_average = 0.504975
GrpLevelPara = 1.592040 

BW Util details:
bwutil = 0.030543 
total_CMD = 10477 
util_bw = 320 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 10074 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 62 
rwq = 0 
CCDLc_limit_alone = 62 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10477 
n_nop = 10155 
Read = 160 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 320 
Row_Bus_Util =  0.000382 
CoL_Bus_Util = 0.030543 
Either_Row_CoL_Bus_Util = 0.030734 
Issued_on_Two_Bus_Simul_Util = 0.000191 
issued_two_Eff = 0.006211 
queue_avg = 0.298941 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.298941
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10477 n_nop=10155 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.03054
n_activity=466 dram_eff=0.6867
bk0: 0a 10477i bk1: 0a 10477i bk2: 0a 10477i bk3: 0a 10477i bk4: 0a 10477i bk5: 0a 10477i bk6: 0a 10477i bk7: 0a 10477i bk8: 0a 10477i bk9: 0a 10477i bk10: 0a 10477i bk11: 0a 10477i bk12: 16a 10442i bk13: 16a 10436i bk14: 64a 10339i bk15: 64a 10326i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.615566
Bank_Level_Parallism_Col = 1.613744
Bank_Level_Parallism_Ready = 1.137500
write_to_read_ratio_blp_rw_average = 0.504739
GrpLevelPara = 1.613744 

BW Util details:
bwutil = 0.030543 
total_CMD = 10477 
util_bw = 320 
Wasted_Col = 104 
Wasted_Row = 0 
Idle = 10053 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 80 
rwq = 0 
CCDLc_limit_alone = 80 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10477 
n_nop = 10155 
Read = 160 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 320 
Row_Bus_Util =  0.000382 
CoL_Bus_Util = 0.030543 
Either_Row_CoL_Bus_Util = 0.030734 
Issued_on_Two_Bus_Simul_Util = 0.000191 
issued_two_Eff = 0.006211 
queue_avg = 0.344946 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.344946
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10477 n_nop=10156 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.03054
n_activity=443 dram_eff=0.7223
bk0: 0a 10477i bk1: 0a 10477i bk2: 0a 10477i bk3: 0a 10477i bk4: 0a 10477i bk5: 0a 10477i bk6: 0a 10477i bk7: 0a 10477i bk8: 0a 10477i bk9: 0a 10477i bk10: 0a 10477i bk11: 0a 10477i bk12: 16a 10439i bk13: 16a 10444i bk14: 64a 10384i bk15: 64a 10357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.532995
Bank_Level_Parallism_Col = 1.526718
Bank_Level_Parallism_Ready = 1.121875
write_to_read_ratio_blp_rw_average = 0.508906
GrpLevelPara = 1.526718 

BW Util details:
bwutil = 0.030543 
total_CMD = 10477 
util_bw = 320 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 10083 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10477 
n_nop = 10156 
Read = 160 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 320 
Row_Bus_Util =  0.000382 
CoL_Bus_Util = 0.030543 
Either_Row_CoL_Bus_Util = 0.030639 
Issued_on_Two_Bus_Simul_Util = 0.000286 
issued_two_Eff = 0.009346 
queue_avg = 0.282046 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.282046
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10477 n_nop=10153 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.03054
n_activity=477 dram_eff=0.6709
bk0: 0a 10477i bk1: 0a 10477i bk2: 0a 10477i bk3: 0a 10477i bk4: 0a 10477i bk5: 0a 10477i bk6: 0a 10477i bk7: 0a 10477i bk8: 0a 10477i bk9: 0a 10477i bk10: 0a 10477i bk11: 0a 10477i bk12: 16a 10451i bk13: 16a 10440i bk14: 64a 10355i bk15: 64a 10336i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.538095
Bank_Level_Parallism_Col = 1.539568
Bank_Level_Parallism_Ready = 1.143750
write_to_read_ratio_blp_rw_average = 0.491607
GrpLevelPara = 1.539568 

BW Util details:
bwutil = 0.030543 
total_CMD = 10477 
util_bw = 320 
Wasted_Col = 100 
Wasted_Row = 0 
Idle = 10057 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 74 
rwq = 0 
CCDLc_limit_alone = 74 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10477 
n_nop = 10153 
Read = 160 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 320 
Row_Bus_Util =  0.000382 
CoL_Bus_Util = 0.030543 
Either_Row_CoL_Bus_Util = 0.030925 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.328720 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.32872
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10477 n_nop=10153 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.03054
n_activity=490 dram_eff=0.6531
bk0: 0a 10477i bk1: 0a 10477i bk2: 0a 10477i bk3: 0a 10477i bk4: 0a 10477i bk5: 0a 10477i bk6: 0a 10477i bk7: 0a 10477i bk8: 0a 10477i bk9: 0a 10477i bk10: 0a 10477i bk11: 0a 10477i bk12: 16a 10445i bk13: 16a 10441i bk14: 64a 10344i bk15: 64a 10330i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.528604
Bank_Level_Parallism_Col = 1.529954
Bank_Level_Parallism_Ready = 1.140625
write_to_read_ratio_blp_rw_average = 0.502304
GrpLevelPara = 1.529954 

BW Util details:
bwutil = 0.030543 
total_CMD = 10477 
util_bw = 320 
Wasted_Col = 117 
Wasted_Row = 0 
Idle = 10040 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 91 
rwq = 0 
CCDLc_limit_alone = 91 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10477 
n_nop = 10153 
Read = 160 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 320 
Row_Bus_Util =  0.000382 
CoL_Bus_Util = 0.030543 
Either_Row_CoL_Bus_Util = 0.030925 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.305049 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.305049
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10477 n_nop=10153 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.03054
n_activity=371 dram_eff=0.8625
bk0: 0a 10477i bk1: 0a 10477i bk2: 0a 10477i bk3: 0a 10477i bk4: 0a 10477i bk5: 0a 10477i bk6: 0a 10477i bk7: 0a 10477i bk8: 0a 10477i bk9: 0a 10477i bk10: 0a 10477i bk11: 0a 10477i bk12: 16a 10448i bk13: 16a 10445i bk14: 64a 10360i bk15: 64a 10363i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.763689
Bank_Level_Parallism_Col = 1.734104
Bank_Level_Parallism_Ready = 1.065625
write_to_read_ratio_blp_rw_average = 0.491329
GrpLevelPara = 1.734104 

BW Util details:
bwutil = 0.030543 
total_CMD = 10477 
util_bw = 320 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 10130 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10477 
n_nop = 10153 
Read = 160 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 320 
Row_Bus_Util =  0.000382 
CoL_Bus_Util = 0.030543 
Either_Row_CoL_Bus_Util = 0.030925 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.128663 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.128663
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10477 n_nop=10153 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.03054
n_activity=365 dram_eff=0.8767
bk0: 0a 10477i bk1: 0a 10477i bk2: 0a 10477i bk3: 0a 10477i bk4: 0a 10477i bk5: 0a 10477i bk6: 0a 10477i bk7: 0a 10477i bk8: 0a 10477i bk9: 0a 10477i bk10: 0a 10477i bk11: 0a 10477i bk12: 16a 10449i bk13: 16a 10446i bk14: 64a 10323i bk15: 64a 10318i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.994236
Bank_Level_Parallism_Col = 1.965318
Bank_Level_Parallism_Ready = 1.134375
write_to_read_ratio_blp_rw_average = 0.482659
GrpLevelPara = 1.965318 

BW Util details:
bwutil = 0.030543 
total_CMD = 10477 
util_bw = 320 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 10130 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10477 
n_nop = 10153 
Read = 160 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 320 
Row_Bus_Util =  0.000382 
CoL_Bus_Util = 0.030543 
Either_Row_CoL_Bus_Util = 0.030925 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.214088 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.214088
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10477 n_nop=10153 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.03054
n_activity=381 dram_eff=0.8399
bk0: 0a 10477i bk1: 0a 10477i bk2: 0a 10477i bk3: 0a 10477i bk4: 0a 10477i bk5: 0a 10477i bk6: 0a 10477i bk7: 0a 10477i bk8: 0a 10477i bk9: 0a 10477i bk10: 0a 10477i bk11: 0a 10477i bk12: 16a 10450i bk13: 16a 10445i bk14: 64a 10366i bk15: 64a 10359i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.752161
Bank_Level_Parallism_Col = 1.728324
Bank_Level_Parallism_Ready = 1.059375
write_to_read_ratio_blp_rw_average = 0.488439
GrpLevelPara = 1.728324 

BW Util details:
bwutil = 0.030543 
total_CMD = 10477 
util_bw = 320 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 10130 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10477 
n_nop = 10153 
Read = 160 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 320 
Row_Bus_Util =  0.000382 
CoL_Bus_Util = 0.030543 
Either_Row_CoL_Bus_Util = 0.030925 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.110051 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.110051
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10477 n_nop=10153 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.03054
n_activity=378 dram_eff=0.8466
bk0: 0a 10477i bk1: 0a 10477i bk2: 0a 10477i bk3: 0a 10477i bk4: 0a 10477i bk5: 0a 10477i bk6: 0a 10477i bk7: 0a 10477i bk8: 0a 10477i bk9: 0a 10477i bk10: 0a 10477i bk11: 0a 10477i bk12: 16a 10448i bk13: 16a 10441i bk14: 64a 10318i bk15: 64a 10329i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.949296
Bank_Level_Parallism_Col = 1.920904
Bank_Level_Parallism_Ready = 1.134375
write_to_read_ratio_blp_rw_average = 0.497175
GrpLevelPara = 1.920904 

BW Util details:
bwutil = 0.030543 
total_CMD = 10477 
util_bw = 320 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 10122 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10477 
n_nop = 10153 
Read = 160 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 320 
Row_Bus_Util =  0.000382 
CoL_Bus_Util = 0.030543 
Either_Row_CoL_Bus_Util = 0.030925 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.213897 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.213897
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10477 n_nop=10153 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.03054
n_activity=370 dram_eff=0.8649
bk0: 0a 10477i bk1: 0a 10477i bk2: 0a 10477i bk3: 0a 10477i bk4: 0a 10477i bk5: 0a 10477i bk6: 0a 10477i bk7: 0a 10477i bk8: 0a 10477i bk9: 0a 10477i bk10: 0a 10477i bk11: 0a 10477i bk12: 16a 10449i bk13: 16a 10447i bk14: 64a 10326i bk15: 64a 10319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.974138
Bank_Level_Parallism_Col = 1.953890
Bank_Level_Parallism_Ready = 1.121875
write_to_read_ratio_blp_rw_average = 0.484150
GrpLevelPara = 1.953890 

BW Util details:
bwutil = 0.030543 
total_CMD = 10477 
util_bw = 320 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 10129 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10477 
n_nop = 10153 
Read = 160 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 320 
Row_Bus_Util =  0.000382 
CoL_Bus_Util = 0.030543 
Either_Row_CoL_Bus_Util = 0.030925 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.209984 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.209984
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10477 n_nop=10153 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.03054
n_activity=370 dram_eff=0.8649
bk0: 0a 10477i bk1: 0a 10477i bk2: 0a 10477i bk3: 0a 10477i bk4: 0a 10477i bk5: 0a 10477i bk6: 0a 10477i bk7: 0a 10477i bk8: 0a 10477i bk9: 0a 10477i bk10: 0a 10477i bk11: 0a 10477i bk12: 16a 10451i bk13: 16a 10446i bk14: 64a 10376i bk15: 64a 10389i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.626437
Bank_Level_Parallism_Col = 1.596542
Bank_Level_Parallism_Ready = 1.146875
write_to_read_ratio_blp_rw_average = 0.487032
GrpLevelPara = 1.596542 

BW Util details:
bwutil = 0.030543 
total_CMD = 10477 
util_bw = 320 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 10129 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10477 
n_nop = 10153 
Read = 160 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 320 
Row_Bus_Util =  0.000382 
CoL_Bus_Util = 0.030543 
Either_Row_CoL_Bus_Util = 0.030925 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.211893 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.211893
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10477 n_nop=10153 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.03054
n_activity=362 dram_eff=0.884
bk0: 0a 10477i bk1: 0a 10477i bk2: 0a 10477i bk3: 0a 10477i bk4: 0a 10477i bk5: 0a 10477i bk6: 0a 10477i bk7: 0a 10477i bk8: 0a 10477i bk9: 0a 10477i bk10: 0a 10477i bk11: 0a 10477i bk12: 16a 10451i bk13: 16a 10442i bk14: 64a 10325i bk15: 64a 10319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.002898
Bank_Level_Parallism_Col = 1.973837
Bank_Level_Parallism_Ready = 1.156250
write_to_read_ratio_blp_rw_average = 0.479651
GrpLevelPara = 1.973837 

BW Util details:
bwutil = 0.030543 
total_CMD = 10477 
util_bw = 320 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 10132 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10477 
n_nop = 10153 
Read = 160 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 320 
Row_Bus_Util =  0.000382 
CoL_Bus_Util = 0.030543 
Either_Row_CoL_Bus_Util = 0.030925 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.211415 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.211415
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10477 n_nop=10153 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.03054
n_activity=393 dram_eff=0.8142
bk0: 0a 10477i bk1: 0a 10477i bk2: 0a 10477i bk3: 0a 10477i bk4: 0a 10477i bk5: 0a 10477i bk6: 0a 10477i bk7: 0a 10477i bk8: 0a 10477i bk9: 0a 10477i bk10: 0a 10477i bk11: 0a 10477i bk12: 16a 10452i bk13: 16a 10445i bk14: 64a 10385i bk15: 64a 10377i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.576177
Bank_Level_Parallism_Col = 1.552778
Bank_Level_Parallism_Ready = 1.134375
write_to_read_ratio_blp_rw_average = 0.502778
GrpLevelPara = 1.552778 

BW Util details:
bwutil = 0.030543 
total_CMD = 10477 
util_bw = 320 
Wasted_Col = 41 
Wasted_Row = 0 
Idle = 10116 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 29 
rwq = 0 
CCDLc_limit_alone = 29 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10477 
n_nop = 10153 
Read = 160 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 320 
Row_Bus_Util =  0.000382 
CoL_Bus_Util = 0.030543 
Either_Row_CoL_Bus_Util = 0.030925 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.210461 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.210461
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10477 n_nop=10154 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.03054
n_activity=387 dram_eff=0.8269
bk0: 0a 10477i bk1: 0a 10477i bk2: 0a 10477i bk3: 0a 10477i bk4: 0a 10477i bk5: 0a 10477i bk6: 0a 10477i bk7: 0a 10477i bk8: 0a 10477i bk9: 0a 10477i bk10: 0a 10477i bk11: 0a 10477i bk12: 16a 10441i bk13: 16a 10436i bk14: 64a 10339i bk15: 64a 10327i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.851351
Bank_Level_Parallism_Col = 1.834688
Bank_Level_Parallism_Ready = 1.068750
write_to_read_ratio_blp_rw_average = 0.493225
GrpLevelPara = 1.834688 

BW Util details:
bwutil = 0.030543 
total_CMD = 10477 
util_bw = 320 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 10107 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10477 
n_nop = 10154 
Read = 160 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 320 
Row_Bus_Util =  0.000382 
CoL_Bus_Util = 0.030543 
Either_Row_CoL_Bus_Util = 0.030829 
Issued_on_Two_Bus_Simul_Util = 0.000095 
issued_two_Eff = 0.003096 
queue_avg = 0.236041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.236041
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10477 n_nop=10154 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.03054
n_activity=384 dram_eff=0.8333
bk0: 0a 10477i bk1: 0a 10477i bk2: 0a 10477i bk3: 0a 10477i bk4: 0a 10477i bk5: 0a 10477i bk6: 0a 10477i bk7: 0a 10477i bk8: 0a 10477i bk9: 0a 10477i bk10: 0a 10477i bk11: 0a 10477i bk12: 16a 10441i bk13: 16a 10434i bk14: 64a 10349i bk15: 64a 10339i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.816940
Bank_Level_Parallism_Col = 1.800000
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.493151
GrpLevelPara = 1.800000 

BW Util details:
bwutil = 0.030543 
total_CMD = 10477 
util_bw = 320 
Wasted_Col = 46 
Wasted_Row = 0 
Idle = 10111 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10477 
n_nop = 10154 
Read = 160 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 320 
Row_Bus_Util =  0.000382 
CoL_Bus_Util = 0.030543 
Either_Row_CoL_Bus_Util = 0.030829 
Issued_on_Two_Bus_Simul_Util = 0.000095 
issued_two_Eff = 0.003096 
queue_avg = 0.342178 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.342178
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10477 n_nop=10154 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.03054
n_activity=409 dram_eff=0.7824
bk0: 0a 10477i bk1: 0a 10477i bk2: 0a 10477i bk3: 0a 10477i bk4: 0a 10477i bk5: 0a 10477i bk6: 0a 10477i bk7: 0a 10477i bk8: 0a 10477i bk9: 0a 10477i bk10: 0a 10477i bk11: 0a 10477i bk12: 16a 10449i bk13: 16a 10446i bk14: 64a 10399i bk15: 64a 10394i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.451613
Bank_Level_Parallism_Col = 1.433962
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.504043
GrpLevelPara = 1.433962 

BW Util details:
bwutil = 0.030543 
total_CMD = 10477 
util_bw = 320 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 10105 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10477 
n_nop = 10154 
Read = 160 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 320 
Row_Bus_Util =  0.000382 
CoL_Bus_Util = 0.030543 
Either_Row_CoL_Bus_Util = 0.030829 
Issued_on_Two_Bus_Simul_Util = 0.000095 
issued_two_Eff = 0.003096 
queue_avg = 0.167892 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.167892
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10477 n_nop=10154 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.03054
n_activity=406 dram_eff=0.7882
bk0: 0a 10477i bk1: 0a 10477i bk2: 0a 10477i bk3: 0a 10477i bk4: 0a 10477i bk5: 0a 10477i bk6: 0a 10477i bk7: 0a 10477i bk8: 0a 10477i bk9: 0a 10477i bk10: 0a 10477i bk11: 0a 10477i bk12: 16a 10447i bk13: 16a 10442i bk14: 64a 10352i bk15: 64a 10342i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.692913
Bank_Level_Parallism_Col = 1.678947
Bank_Level_Parallism_Ready = 1.087500
write_to_read_ratio_blp_rw_average = 0.507895
GrpLevelPara = 1.678947 

BW Util details:
bwutil = 0.030543 
total_CMD = 10477 
util_bw = 320 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 10096 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10477 
n_nop = 10154 
Read = 160 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 320 
Row_Bus_Util =  0.000382 
CoL_Bus_Util = 0.030543 
Either_Row_CoL_Bus_Util = 0.030829 
Issued_on_Two_Bus_Simul_Util = 0.000095 
issued_two_Eff = 0.003096 
queue_avg = 0.365944 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.365944
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10477 n_nop=10154 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.03054
n_activity=397 dram_eff=0.806
bk0: 0a 10477i bk1: 0a 10477i bk2: 0a 10477i bk3: 0a 10477i bk4: 0a 10477i bk5: 0a 10477i bk6: 0a 10477i bk7: 0a 10477i bk8: 0a 10477i bk9: 0a 10477i bk10: 0a 10477i bk11: 0a 10477i bk12: 16a 10447i bk13: 16a 10443i bk14: 64a 10347i bk15: 64a 10335i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.744681
Bank_Level_Parallism_Col = 1.730667
Bank_Level_Parallism_Ready = 1.078125
write_to_read_ratio_blp_rw_average = 0.504000
GrpLevelPara = 1.730667 

BW Util details:
bwutil = 0.030543 
total_CMD = 10477 
util_bw = 320 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 10101 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 34 
rwq = 0 
CCDLc_limit_alone = 34 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10477 
n_nop = 10154 
Read = 160 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 320 
Row_Bus_Util =  0.000382 
CoL_Bus_Util = 0.030543 
Either_Row_CoL_Bus_Util = 0.030829 
Issued_on_Two_Bus_Simul_Util = 0.000095 
issued_two_Eff = 0.003096 
queue_avg = 0.349432 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.349432
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10477 n_nop=10154 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.03054
n_activity=398 dram_eff=0.804
bk0: 0a 10477i bk1: 0a 10477i bk2: 0a 10477i bk3: 0a 10477i bk4: 0a 10477i bk5: 0a 10477i bk6: 0a 10477i bk7: 0a 10477i bk8: 0a 10477i bk9: 0a 10477i bk10: 0a 10477i bk11: 0a 10477i bk12: 16a 10446i bk13: 16a 10436i bk14: 64a 10343i bk15: 64a 10333i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.786667
Bank_Level_Parallism_Col = 1.770054
Bank_Level_Parallism_Ready = 1.100000
write_to_read_ratio_blp_rw_average = 0.500000
GrpLevelPara = 1.770054 

BW Util details:
bwutil = 0.030543 
total_CMD = 10477 
util_bw = 320 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 10102 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10477 
n_nop = 10154 
Read = 160 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 320 
Row_Bus_Util =  0.000382 
CoL_Bus_Util = 0.030543 
Either_Row_CoL_Bus_Util = 0.030829 
Issued_on_Two_Bus_Simul_Util = 0.000095 
issued_two_Eff = 0.003096 
queue_avg = 0.351055 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.351055
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10477 n_nop=10154 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.03054
n_activity=383 dram_eff=0.8355
bk0: 0a 10477i bk1: 0a 10477i bk2: 0a 10477i bk3: 0a 10477i bk4: 0a 10477i bk5: 0a 10477i bk6: 0a 10477i bk7: 0a 10477i bk8: 0a 10477i bk9: 0a 10477i bk10: 0a 10477i bk11: 0a 10477i bk12: 16a 10438i bk13: 16a 10432i bk14: 64a 10348i bk15: 64a 10342i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.855556
Bank_Level_Parallism_Col = 1.838440
Bank_Level_Parallism_Ready = 1.056250
write_to_read_ratio_blp_rw_average = 0.484680
GrpLevelPara = 1.838440 

BW Util details:
bwutil = 0.030543 
total_CMD = 10477 
util_bw = 320 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 10117 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10477 
n_nop = 10154 
Read = 160 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 320 
Row_Bus_Util =  0.000382 
CoL_Bus_Util = 0.030543 
Either_Row_CoL_Bus_Util = 0.030829 
Issued_on_Two_Bus_Simul_Util = 0.000095 
issued_two_Eff = 0.003096 
queue_avg = 0.320512 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.320512
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10477 n_nop=10154 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.03054
n_activity=421 dram_eff=0.7601
bk0: 0a 10477i bk1: 0a 10477i bk2: 0a 10477i bk3: 0a 10477i bk4: 0a 10477i bk5: 0a 10477i bk6: 0a 10477i bk7: 0a 10477i bk8: 0a 10477i bk9: 0a 10477i bk10: 0a 10477i bk11: 0a 10477i bk12: 16a 10443i bk13: 16a 10439i bk14: 64a 10345i bk15: 64a 10344i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.688946
Bank_Level_Parallism_Col = 1.672680
Bank_Level_Parallism_Ready = 1.084375
write_to_read_ratio_blp_rw_average = 0.520619
GrpLevelPara = 1.672680 

BW Util details:
bwutil = 0.030543 
total_CMD = 10477 
util_bw = 320 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 10088 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 47 
rwq = 0 
CCDLc_limit_alone = 47 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10477 
n_nop = 10154 
Read = 160 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 320 
Row_Bus_Util =  0.000382 
CoL_Bus_Util = 0.030543 
Either_Row_CoL_Bus_Util = 0.030829 
Issued_on_Two_Bus_Simul_Util = 0.000095 
issued_two_Eff = 0.003096 
queue_avg = 0.348478 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.348478
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10477 n_nop=10137 n_act=4 n_pre=0 n_ref_event=0 n_req=336 n_rd=168 n_rd_L2_A=0 n_write=168 n_wr_bk=0 bw_util=0.03207
n_activity=449 dram_eff=0.7483
bk0: 0a 10477i bk1: 0a 10477i bk2: 0a 10477i bk3: 0a 10477i bk4: 0a 10477i bk5: 0a 10477i bk6: 0a 10477i bk7: 0a 10477i bk8: 0a 10477i bk9: 0a 10477i bk10: 0a 10477i bk11: 0a 10477i bk12: 16a 10450i bk13: 24a 10433i bk14: 64a 10338i bk15: 64a 10318i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.694712
Bank_Level_Parallism_Col = 1.674699
Bank_Level_Parallism_Ready = 1.139881
write_to_read_ratio_blp_rw_average = 0.527711
GrpLevelPara = 1.674699 

BW Util details:
bwutil = 0.032070 
total_CMD = 10477 
util_bw = 336 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 10061 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 68 
rwq = 0 
CCDLc_limit_alone = 68 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10477 
n_nop = 10137 
Read = 168 
Write = 168 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 336 
Row_Bus_Util =  0.000382 
CoL_Bus_Util = 0.032070 
Either_Row_CoL_Bus_Util = 0.032452 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.233177 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.233177
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10477 n_nop=10137 n_act=4 n_pre=0 n_ref_event=0 n_req=336 n_rd=168 n_rd_L2_A=0 n_write=168 n_wr_bk=0 bw_util=0.03207
n_activity=461 dram_eff=0.7289
bk0: 0a 10477i bk1: 0a 10477i bk2: 0a 10477i bk3: 0a 10477i bk4: 0a 10477i bk5: 0a 10477i bk6: 0a 10477i bk7: 0a 10477i bk8: 0a 10477i bk9: 0a 10477i bk10: 0a 10477i bk11: 0a 10477i bk12: 16a 10450i bk13: 24a 10434i bk14: 64a 10337i bk15: 64a 10309i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.691943
Bank_Level_Parallism_Col = 1.679335
Bank_Level_Parallism_Ready = 1.178571
write_to_read_ratio_blp_rw_average = 0.536817
GrpLevelPara = 1.679335 

BW Util details:
bwutil = 0.032070 
total_CMD = 10477 
util_bw = 336 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 10055 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 74 
rwq = 0 
CCDLc_limit_alone = 74 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10477 
n_nop = 10137 
Read = 168 
Write = 168 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 336 
Row_Bus_Util =  0.000382 
CoL_Bus_Util = 0.032070 
Either_Row_CoL_Bus_Util = 0.032452 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.283383 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.283383
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10477 n_nop=10137 n_act=4 n_pre=0 n_ref_event=0 n_req=336 n_rd=168 n_rd_L2_A=0 n_write=168 n_wr_bk=0 bw_util=0.03207
n_activity=478 dram_eff=0.7029
bk0: 0a 10477i bk1: 0a 10477i bk2: 0a 10477i bk3: 0a 10477i bk4: 0a 10477i bk5: 0a 10477i bk6: 0a 10477i bk7: 0a 10477i bk8: 0a 10477i bk9: 0a 10477i bk10: 0a 10477i bk11: 0a 10477i bk12: 16a 10446i bk13: 24a 10437i bk14: 64a 10344i bk15: 64a 10306i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.623288
Bank_Level_Parallism_Col = 1.613272
Bank_Level_Parallism_Ready = 1.169643
write_to_read_ratio_blp_rw_average = 0.510297
GrpLevelPara = 1.613272 

BW Util details:
bwutil = 0.032070 
total_CMD = 10477 
util_bw = 336 
Wasted_Col = 102 
Wasted_Row = 0 
Idle = 10039 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 90 
rwq = 0 
CCDLc_limit_alone = 90 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10477 
n_nop = 10137 
Read = 168 
Write = 168 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 336 
Row_Bus_Util =  0.000382 
CoL_Bus_Util = 0.032070 
Either_Row_CoL_Bus_Util = 0.032452 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.279947 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.279947
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10477 n_nop=10139 n_act=4 n_pre=0 n_ref_event=0 n_req=336 n_rd=168 n_rd_L2_A=0 n_write=168 n_wr_bk=0 bw_util=0.03207
n_activity=461 dram_eff=0.7289
bk0: 0a 10477i bk1: 0a 10477i bk2: 0a 10477i bk3: 0a 10477i bk4: 0a 10477i bk5: 0a 10477i bk6: 0a 10477i bk7: 0a 10477i bk8: 0a 10477i bk9: 0a 10477i bk10: 0a 10477i bk11: 0a 10477i bk12: 16a 10448i bk13: 24a 10445i bk14: 64a 10341i bk15: 64a 10310i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.658768
Bank_Level_Parallism_Col = 1.650831
Bank_Level_Parallism_Ready = 1.169643
write_to_read_ratio_blp_rw_average = 0.510689
GrpLevelPara = 1.650831 

BW Util details:
bwutil = 0.032070 
total_CMD = 10477 
util_bw = 336 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 10055 

BW Util Bottlenecks: 
RCDc_limit = 28 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 74 
rwq = 0 
CCDLc_limit_alone = 74 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10477 
n_nop = 10139 
Read = 168 
Write = 168 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 336 
Row_Bus_Util =  0.000382 
CoL_Bus_Util = 0.032070 
Either_Row_CoL_Bus_Util = 0.032261 
Issued_on_Two_Bus_Simul_Util = 0.000191 
issued_two_Eff = 0.005917 
queue_avg = 0.373389 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.373389
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10477 n_nop=10138 n_act=4 n_pre=0 n_ref_event=0 n_req=336 n_rd=168 n_rd_L2_A=0 n_write=168 n_wr_bk=0 bw_util=0.03207
n_activity=473 dram_eff=0.7104
bk0: 0a 10477i bk1: 0a 10477i bk2: 0a 10477i bk3: 0a 10477i bk4: 0a 10477i bk5: 0a 10477i bk6: 0a 10477i bk7: 0a 10477i bk8: 0a 10477i bk9: 0a 10477i bk10: 0a 10477i bk11: 0a 10477i bk12: 16a 10446i bk13: 24a 10436i bk14: 64a 10340i bk15: 64a 10311i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.608597
Bank_Level_Parallism_Col = 1.606818
Bank_Level_Parallism_Ready = 1.160714
write_to_read_ratio_blp_rw_average = 0.520455
GrpLevelPara = 1.606818 

BW Util details:
bwutil = 0.032070 
total_CMD = 10477 
util_bw = 336 
Wasted_Col = 106 
Wasted_Row = 0 
Idle = 10035 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 93 
rwq = 0 
CCDLc_limit_alone = 93 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10477 
n_nop = 10138 
Read = 168 
Write = 168 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 336 
Row_Bus_Util =  0.000382 
CoL_Bus_Util = 0.032070 
Either_Row_CoL_Bus_Util = 0.032357 
Issued_on_Two_Bus_Simul_Util = 0.000095 
issued_two_Eff = 0.002950 
queue_avg = 0.401737 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.401737
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10477 n_nop=10139 n_act=4 n_pre=0 n_ref_event=0 n_req=336 n_rd=168 n_rd_L2_A=0 n_write=168 n_wr_bk=0 bw_util=0.03207
n_activity=453 dram_eff=0.7417
bk0: 0a 10477i bk1: 0a 10477i bk2: 0a 10477i bk3: 0a 10477i bk4: 0a 10477i bk5: 0a 10477i bk6: 0a 10477i bk7: 0a 10477i bk8: 0a 10477i bk9: 0a 10477i bk10: 0a 10477i bk11: 0a 10477i bk12: 16a 10442i bk13: 24a 10451i bk14: 64a 10357i bk15: 64a 10300i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.660287
Bank_Level_Parallism_Col = 1.652278
Bank_Level_Parallism_Ready = 1.238095
write_to_read_ratio_blp_rw_average = 0.515588
GrpLevelPara = 1.652278 

BW Util details:
bwutil = 0.032070 
total_CMD = 10477 
util_bw = 336 
Wasted_Col = 82 
Wasted_Row = 0 
Idle = 10059 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 70 
rwq = 0 
CCDLc_limit_alone = 70 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10477 
n_nop = 10139 
Read = 168 
Write = 168 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 336 
Row_Bus_Util =  0.000382 
CoL_Bus_Util = 0.032070 
Either_Row_CoL_Bus_Util = 0.032261 
Issued_on_Two_Bus_Simul_Util = 0.000191 
issued_two_Eff = 0.005917 
queue_avg = 0.328434 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.328434
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10477 n_nop=10139 n_act=4 n_pre=0 n_ref_event=0 n_req=336 n_rd=168 n_rd_L2_A=0 n_write=168 n_wr_bk=0 bw_util=0.03207
n_activity=472 dram_eff=0.7119
bk0: 0a 10477i bk1: 0a 10477i bk2: 0a 10477i bk3: 0a 10477i bk4: 0a 10477i bk5: 0a 10477i bk6: 0a 10477i bk7: 0a 10477i bk8: 0a 10477i bk9: 0a 10477i bk10: 0a 10477i bk11: 0a 10477i bk12: 16a 10446i bk13: 24a 10445i bk14: 64a 10348i bk15: 64a 10316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.591224
Bank_Level_Parallism_Col = 1.583333
Bank_Level_Parallism_Ready = 1.205357
write_to_read_ratio_blp_rw_average = 0.502315
GrpLevelPara = 1.583333 

BW Util details:
bwutil = 0.032070 
total_CMD = 10477 
util_bw = 336 
Wasted_Col = 97 
Wasted_Row = 0 
Idle = 10044 

BW Util Bottlenecks: 
RCDc_limit = 29 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 85 
rwq = 0 
CCDLc_limit_alone = 85 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10477 
n_nop = 10139 
Read = 168 
Write = 168 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 336 
Row_Bus_Util =  0.000382 
CoL_Bus_Util = 0.032070 
Either_Row_CoL_Bus_Util = 0.032261 
Issued_on_Two_Bus_Simul_Util = 0.000191 
issued_two_Eff = 0.005917 
queue_avg = 0.418345 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.418345
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10477 n_nop=10138 n_act=4 n_pre=0 n_ref_event=0 n_req=336 n_rd=168 n_rd_L2_A=0 n_write=168 n_wr_bk=0 bw_util=0.03207
n_activity=493 dram_eff=0.6815
bk0: 0a 10477i bk1: 0a 10477i bk2: 0a 10477i bk3: 0a 10477i bk4: 0a 10477i bk5: 0a 10477i bk6: 0a 10477i bk7: 0a 10477i bk8: 0a 10477i bk9: 0a 10477i bk10: 0a 10477i bk11: 0a 10477i bk12: 16a 10447i bk13: 24a 10448i bk14: 64a 10350i bk15: 64a 10316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.531390
Bank_Level_Parallism_Col = 1.529279
Bank_Level_Parallism_Ready = 1.178571
write_to_read_ratio_blp_rw_average = 0.506757
GrpLevelPara = 1.529279 

BW Util details:
bwutil = 0.032070 
total_CMD = 10477 
util_bw = 336 
Wasted_Col = 110 
Wasted_Row = 0 
Idle = 10031 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10477 
n_nop = 10138 
Read = 168 
Write = 168 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 336 
Row_Bus_Util =  0.000382 
CoL_Bus_Util = 0.032070 
Either_Row_CoL_Bus_Util = 0.032357 
Issued_on_Two_Bus_Simul_Util = 0.000095 
issued_two_Eff = 0.002950 
queue_avg = 0.468836 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.468836
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10477 n_nop=10147 n_act=4 n_pre=0 n_ref_event=0 n_req=328 n_rd=164 n_rd_L2_A=0 n_write=164 n_wr_bk=0 bw_util=0.03131
n_activity=463 dram_eff=0.7084
bk0: 0a 10477i bk1: 0a 10477i bk2: 0a 10477i bk3: 0a 10477i bk4: 0a 10477i bk5: 0a 10477i bk6: 0a 10477i bk7: 0a 10477i bk8: 0a 10477i bk9: 0a 10477i bk10: 0a 10477i bk11: 0a 10477i bk12: 16a 10441i bk13: 24a 10439i bk14: 64a 10357i bk15: 60a 10336i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987805
Row_Buffer_Locality_read = 0.975610
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.597590
Bank_Level_Parallism_Col = 1.595642
Bank_Level_Parallism_Ready = 1.094512
write_to_read_ratio_blp_rw_average = 0.506053
GrpLevelPara = 1.595642 

BW Util details:
bwutil = 0.031307 
total_CMD = 10477 
util_bw = 328 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 10062 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 74 
rwq = 0 
CCDLc_limit_alone = 74 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10477 
n_nop = 10147 
Read = 164 
Write = 164 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 328 
total_req = 328 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 328 
Row_Bus_Util =  0.000382 
CoL_Bus_Util = 0.031307 
Either_Row_CoL_Bus_Util = 0.031498 
Issued_on_Two_Bus_Simul_Util = 0.000191 
issued_two_Eff = 0.006061 
queue_avg = 0.271452 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.271452

========= L2 cache stats =========
L2_cache_bank[0]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 201, Miss = 121, Miss_rate = 0.602, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 176, Miss = 88, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 176, Miss = 88, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 176, Miss = 88, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 176, Miss = 88, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 176, Miss = 88, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 176, Miss = 88, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 176, Miss = 88, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 176, Miss = 88, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 168, Miss = 84, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 10417
L2_total_cache_misses = 5229
L2_total_cache_miss_rate = 0.5020
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1297
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3891
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5188
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 39
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5188
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5229
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=10417
icnt_total_pkts_simt_to_mem=10417
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 10417
Req_Network_cycles = 13953
Req_Network_injected_packets_per_cycle =       0.7466 
Req_Network_conflicts_per_cycle =       1.8100
Req_Network_conflicts_per_cycle_util =      12.6275
Req_Bank_Level_Parallism =       5.2085
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.5958
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0117

Reply_Network_injected_packets_num = 10417
Reply_Network_cycles = 13953
Reply_Network_injected_packets_per_cycle =        0.7466
Reply_Network_conflicts_per_cycle =        0.2137
Reply_Network_conflicts_per_cycle_util =       1.6268
Reply_Bank_Level_Parallism =       5.6830
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0052
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0093
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 35 sec (35 sec)
gpgpu_simulation_rate = 182061 (inst/sec)
gpgpu_simulation_rate = 398 (cycle/sec)
gpgpu_silicon_slowdown = 2844221x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe5bc0118..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffe5bc0114..

GPGPU-Sim PTX: cudaLaunch for 0x0x406ec0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z23scan_inter1_kernel_nvmbPjj'...
GPGPU-Sim PTX: Finding dominators for '_Z23scan_inter1_kernel_nvmbPjj'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z23scan_inter1_kernel_nvmbPjj'...
GPGPU-Sim PTX: Finding postdominators for '_Z23scan_inter1_kernel_nvmbPjj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z23scan_inter1_kernel_nvmbPjj'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z23scan_inter1_kernel_nvmbPjj'...
GPGPU-Sim PTX: reconvergence points for _Z23scan_inter1_kernel_nvmbPjj...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5c78 (mri-gridding.3.sm_70.ptx:1074) @%p1 bra BB7_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d68 (mri-gridding.3.sm_70.ptx:1111) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5c90 (mri-gridding.3.sm_70.ptx:1079) @%p2 bra BB7_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d48 (mri-gridding.3.sm_70.ptx:1105) shl.b32 %r80, %r80, 1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5d60 (mri-gridding.3.sm_70.ptx:1108) @%p3 bra BB7_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d68 (mri-gridding.3.sm_70.ptx:1111) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z23scan_inter1_kernel_nvmbPjj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z23scan_inter1_kernel_nvmbPjj'.
GPGPU-Sim PTX: pushing kernel '_Z23scan_inter1_kernel_nvmbPjj' to stream 0, gridDim= (1,1,1) blockDim = (64,1,1) 
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z23scan_inter1_kernel_nvmbPjj'
GPGPU-Sim uArch: CTA/core = 32, limited by: threads cta_limit
GPGPU-Sim: Reconfigure L1 cache to 128KB
Destroy streams for kernel 2: size 0
kernel_name = _Z23scan_inter1_kernel_nvmbPjj 
kernel_launch_uid = 2 
gpu_sim_cycle = 8625
gpu_sim_insn = 9131
gpu_ipc =       1.0587
gpu_tot_sim_cycle = 22578
gpu_tot_sim_insn = 6381268
gpu_tot_ipc =     282.6321
gpu_tot_issued_cta = 42
gpu_occupancy = 3.1220% 
gpu_tot_occupancy = 24.5767% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0056
partiton_level_parallism_total  =       0.4635
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       5.1099
L2_BW  =       0.2016 GB/Sec
L2_BW_total  =      16.7900 GB/Sec
gpu_total_sim_rate=155640
############## bottleneck_stats #############
cycles: core 8625, icnt 8625, l2 8625, dram 6476
gpu_ipc	1.059
gpu_tot_issued_cta = 42, average cycles = 205
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 16 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 32 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 0 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.000	1
L1D data util	0.000	1	0.019	41
L1D tag util	0.000	1	0.007	41
L2 data util	0.000	2	0.006	45
L2 tag util	0.000	2	0.003	45
n_l2_access	 48
icnt s2m util	0.000	0	0.000	45	flits per packet: -nan
icnt m2s util	0.000	0	0.000	45	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.000	2	0.004	22

latency_l1_hit:	13135, num_l1_reqs:	32
L1 hit latency:	410
latency_l2_hit:	12811, num_l2_reqs:	16
L2 hit latency:	800
latency_dram:	6909, num_dram_reqs:	16
DRAM latency:	431

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.625
smem size	0.000
thread slot	1.000
TB slot    	1.000
L1I tag util	0.000	1	0.024	41

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.000	1	0.006	41
sp pipe util	0.000	0	0.000	41
sfu pipe util	0.000	0	0.000	41
ldst mem cycle	0.000	0	0.000	41

smem port	0.000	1

n_reg_bank	16
reg port	0.000	0	0.000	41
L1D tag util	0.000	1	0.007	41
L1D fill util	0.000	1	0.002	41
n_l1d_mshr	4096
L1D mshr util	0.000	1
n_l1d_missq	16
L1D missq util	0.000	1
L1D hit rate	0.500
L1D miss rate	0.500
L1D rsfail rate	0.000
L2 tag util	0.000	2	0.003	45
L2 fill util	0.000	2	0.001	45
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.000	2	0.001	45
L2 missq util	0.000	2	0.000	45
L2 hit rate	0.667
L2 miss rate	0.333
L2 rsfail rate	0.000

dram activity	0.001	2	0.009	22

load trans eff	0.500
load trans sz	32.000
load_useful_bytes 512, load_transaction_bytes 1024, icnt_m2s_bytes 0
n_gmem_load_insns 4, n_gmem_load_accesses 32
n_smem_access_insn 32, n_smem_accesses 85

tmp_counter/12	0.000

run 0.053, fetch 0.002, sync 0.583, control 0.002, data 0.360, struct 0.000
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 137, Miss = 137, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 10481
	L1D_total_cache_misses = 10449
	L1D_total_cache_miss_rate = 0.9969
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5204
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5245
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5220
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5261

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
716, 412, 364, 364, 316, 316, 316, 316, 268, 268, 268, 268, 268, 268, 268, 268, 
gpgpu_n_tot_thrd_icount = 6909472
gpgpu_n_tot_w_icount = 215921
gpgpu_n_stall_shd_mem = 58731
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5204
gpgpu_n_mem_write_global = 5261
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 41632
gpgpu_n_store_insn = 41673
gpgpu_n_shmem_insn = 419751
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 63104
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 50893
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7838
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:14525	W0_Idle:669459	W0_Scoreboard:561759	W1:2646	W2:1990	W3:0	W4:1990	W5:0	W6:0	W7:0	W8:1990	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:1990	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:205315
single_issue_nums: WS0:64488	WS1:51873	WS2:49780	WS3:49780	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 41632 {8:5204,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 210440 {40:5261,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 208160 {40:5204,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 42088 {8:5261,}
maxmflatency = 1102 
max_icnt2mem_latency = 557 
maxmrqlatency = 80 
max_icnt2sh_latency = 23 
averagemflatency = 701 
avg_icnt2mem_latency = 86 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 2 
mrq_lat_table:1701 	2169 	1414 	1458 	2324 	1302 	56 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	41 	2803 	7569 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	6735 	1325 	330 	703 	1322 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	9614 	705 	122 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	2 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0      6157      6140      6169      6160 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0      6128      6112      6133      6131 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0      6305      6261      6321      6293 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0      6448      6377      6461      6418 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0      6262      6230      6276      6254 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0      6525      6441      6538      6489 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0      6602      6506      6613      6558 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0      5530      5531      5535      5537 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0      5590      5591      5595      5597 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0      5558      5559      5565      5566 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0      5723      5724      5728      5730 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0      5852      5855      5859      5860 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0      5691      5692      5696      5698 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0      5923      5924      5928      5930 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0      5992      5993      5999      6000 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0      6084      6085      6120      6121 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0      6144      6145      6180      6181 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0      6112      6113      6148      6149 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0      6277      6280      6313      6314 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0      6406      6409      6442      6444 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0      6245      6246      6281      6282 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0      6477      6478      6513      6514 
dram[22]:         0         0         0         0         0      5503         0         0         0         0         0         0      6546      6547      6582      6583 
dram[23]:         0         0         0         0         0      5495         0         0         0         0         0         0      5530      5531      5535      5539 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0      5590      5595      5593      5603 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0      5558      5562      5563      5570 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0      5723      5742      5726      5751 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0      5852      5886      5856      5895 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0      5691      5707      5694      5716 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0      5923      5963      5926      5973 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0      5992      6040      5996      6049 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0      6084      6116      6101      6147 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[22]:      -nan      -nan      -nan      -nan      -nan 24.000000      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[23]:      -nan      -nan      -nan      -nan      -nan 24.000000      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 48.000000 128.000000 128.000000 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 48.000000 128.000000 128.000000 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 48.000000 128.000000 128.000000 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 48.000000 128.000000 128.000000 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 48.000000 128.000000 128.000000 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 48.000000 128.000000 128.000000 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 48.000000 128.000000 128.000000 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 48.000000 128.000000 128.000000 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 48.000000 128.000000 120.000000 
average row locality = 10424/130 = 80.184616
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[22]:         0         0         0         0         0         8         0         0         0         0         0         0        16        16        64        64 
dram[23]:         0         0         0         0         0         8         0         0         0         0         0         0        16        24        64        64 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        60 
total dram reads = 5204
min_bank_accesses = 0!
chip skew: 176/160 = 1.10
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[22]:         0         0         0         0         0        16         0         0         0         0         0         0        16        16        64        64 
dram[23]:         0         0         0         0         0        16         0         0         0         0         0         0        16        24        64        64 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        60 
total dram writes = 5220
min_bank_accesses = 0!
chip skew: 184/160 = 1.15
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none         613       611       620       640
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none         613       611       625       632
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none         613       614       621       642
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none         615       611       622       640
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none         614       610       617       640
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none         616       611       622       638
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none         621       610       621       638
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none         660       662       686       686
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none         682       685       711       714
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none         698       701       726       727
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none         737       739       767       775
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none         797       799       828       833
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none         721       725       751       756
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none         828       834       852       860
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none         855       858       885       891
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none         613       616       635       637
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none         610       613       638       635
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none         612       612       633       631
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none         611       615       636       641
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none         610       612       637       636
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none         612       614       637       636
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none         613       617       641       636
dram[22]:     none      none      none      none      none         997    none      none      none      none      none      none         610       612       638       634
dram[23]:     none      none      none      none      none         677    none      none      none      none      none      none         652       667       680       700
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none         678       693       701       734
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none         692       711       720       747
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none         731       753       762       796
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none         782       821       816       863
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none         717       745       739       776
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none         811       861       850       890
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none         839       882       871       921
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none         610       621       626       643
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0       810       807       821       830
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0       809       803       821       827
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0       805       812       815       824
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0       809       802       814       820
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0       814       802       810       821
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0       818       803       819       819
dram[6]:          0         0         0         0         0         0         0         0         0         0         0         0       813       803       819       826
dram[7]:          0         0         0         0         0         0         0         0         0         0         0         0       827       829       890       884
dram[8]:          0         0         0         0         0         0         0         0         0         0         0         0       817       820       886       883
dram[9]:          0         0         0         0         0         0         0         0         0         0         0         0       814       816       898       886
dram[10]:          0         0         0         0         0         0         0         0         0         0         0         0       805       810       884       890
dram[11]:          0         0         0         0         0         0         0         0         0         0         0         0       880       881       909       924
dram[12]:          0         0         0         0         0         0         0         0         0         0         0         0       809       820       887       876
dram[13]:          0         0         0         0         0         0         0         0         0         0         0         0       943       944       972       987
dram[14]:          0         0         0         0         0         0         0         0         0         0         0         0      1004      1005      1033      1048
dram[15]:          0         0         0         0         0         0         0         0         0         0         0         0       806       816       821       815
dram[16]:          0         0         0         0         0         0         0         0         0         0         0         0       803       805       815       818
dram[17]:          0         0         0         0         0         0         0         0         0         0         0         0       810       805       819       815
dram[18]:          0         0         0         0         0         0         0         0         0         0         0         0       806       811       813       829
dram[19]:          0         0         0         0         0         0         0         0         0         0         0         0       803       812       814       823
dram[20]:          0         0         0         0         0         0         0         0         0         0         0         0       810       806       821       815
dram[21]:          0         0         0         0         0         0         0         0         0         0         0         0       819       822       828       826
dram[22]:          0         0         0         0         0       808         0         0         0         0         0         0       801       809       815       810
dram[23]:          0         0         0         0         0       807         0         0         0         0         0         0       808       827       873       915
dram[24]:          0         0         0         0         0         0         0         0         0         0         0         0       815       827       872       912
dram[25]:          0         0         0         0         0         0         0         0         0         0         0         0       807       834       885       905
dram[26]:          0         0         0         0         0         0         0         0         0         0         0         0       817       819       880       907
dram[27]:          0         0         0         0         0         0         0         0         0         0         0         0       845       903       900       968
dram[28]:          0         0         0         0         0         0         0         0         0         0         0         0       815       879       858       896
dram[29]:          0         0         0         0         0         0         0         0         0         0         0         0       901       964       963      1034
dram[30]:          0         0         0         0         0         0         0         0         0         0         0         0       957      1026      1020      1102
dram[31]:          0         0         0         0         0         0         0         0         0         0         0         0       801       810       815       821
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16953 n_nop=16631 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.01888
n_activity=437 dram_eff=0.7323
bk0: 0a 16953i bk1: 0a 16953i bk2: 0a 16953i bk3: 0a 16953i bk4: 0a 16953i bk5: 0a 16953i bk6: 0a 16953i bk7: 0a 16953i bk8: 0a 16953i bk9: 0a 16953i bk10: 0a 16953i bk11: 0a 16953i bk12: 16a 16922i bk13: 16a 16922i bk14: 64a 16854i bk15: 64a 16832i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.508772
Bank_Level_Parallism_Col = 1.503778
Bank_Level_Parallism_Ready = 1.112500
write_to_read_ratio_blp_rw_average = 0.546599
GrpLevelPara = 1.503778 

BW Util details:
bwutil = 0.018876 
total_CMD = 16953 
util_bw = 320 
Wasted_Col = 79 
Wasted_Row = 0 
Idle = 16554 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 65 
rwq = 0 
CCDLc_limit_alone = 65 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16953 
n_nop = 16631 
Read = 160 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 320 
Row_Bus_Util =  0.000236 
CoL_Bus_Util = 0.018876 
Either_Row_CoL_Bus_Util = 0.018994 
Issued_on_Two_Bus_Simul_Util = 0.000118 
issued_two_Eff = 0.006211 
queue_avg = 0.169822 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.169822
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16953 n_nop=16631 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.01888
n_activity=467 dram_eff=0.6852
bk0: 0a 16953i bk1: 0a 16953i bk2: 0a 16953i bk3: 0a 16953i bk4: 0a 16953i bk5: 0a 16953i bk6: 0a 16953i bk7: 0a 16953i bk8: 0a 16953i bk9: 0a 16953i bk10: 0a 16953i bk11: 0a 16953i bk12: 16a 16926i bk13: 16a 16912i bk14: 64a 16821i bk15: 64a 16819i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.568345
Bank_Level_Parallism_Col = 1.555288
Bank_Level_Parallism_Ready = 1.087500
write_to_read_ratio_blp_rw_average = 0.495192
GrpLevelPara = 1.555288 

BW Util details:
bwutil = 0.018876 
total_CMD = 16953 
util_bw = 320 
Wasted_Col = 97 
Wasted_Row = 0 
Idle = 16536 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 85 
rwq = 0 
CCDLc_limit_alone = 85 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16953 
n_nop = 16631 
Read = 160 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 320 
Row_Bus_Util =  0.000236 
CoL_Bus_Util = 0.018876 
Either_Row_CoL_Bus_Util = 0.018994 
Issued_on_Two_Bus_Simul_Util = 0.000118 
issued_two_Eff = 0.006211 
queue_avg = 0.135315 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.135315
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16953 n_nop=16631 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.01888
n_activity=435 dram_eff=0.7356
bk0: 0a 16953i bk1: 0a 16953i bk2: 0a 16953i bk3: 0a 16953i bk4: 0a 16953i bk5: 0a 16953i bk6: 0a 16953i bk7: 0a 16953i bk8: 0a 16953i bk9: 0a 16953i bk10: 0a 16953i bk11: 0a 16953i bk12: 16a 16924i bk13: 16a 16913i bk14: 64a 16833i bk15: 64a 16818i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.598015
Bank_Level_Parallism_Col = 1.592040
Bank_Level_Parallism_Ready = 1.109375
write_to_read_ratio_blp_rw_average = 0.504975
GrpLevelPara = 1.592040 

BW Util details:
bwutil = 0.018876 
total_CMD = 16953 
util_bw = 320 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 16550 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 62 
rwq = 0 
CCDLc_limit_alone = 62 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16953 
n_nop = 16631 
Read = 160 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 320 
Row_Bus_Util =  0.000236 
CoL_Bus_Util = 0.018876 
Either_Row_CoL_Bus_Util = 0.018994 
Issued_on_Two_Bus_Simul_Util = 0.000118 
issued_two_Eff = 0.006211 
queue_avg = 0.184746 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.184746
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16953 n_nop=16631 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.01888
n_activity=466 dram_eff=0.6867
bk0: 0a 16953i bk1: 0a 16953i bk2: 0a 16953i bk3: 0a 16953i bk4: 0a 16953i bk5: 0a 16953i bk6: 0a 16953i bk7: 0a 16953i bk8: 0a 16953i bk9: 0a 16953i bk10: 0a 16953i bk11: 0a 16953i bk12: 16a 16918i bk13: 16a 16912i bk14: 64a 16815i bk15: 64a 16802i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.615566
Bank_Level_Parallism_Col = 1.613744
Bank_Level_Parallism_Ready = 1.137500
write_to_read_ratio_blp_rw_average = 0.504739
GrpLevelPara = 1.613744 

BW Util details:
bwutil = 0.018876 
total_CMD = 16953 
util_bw = 320 
Wasted_Col = 104 
Wasted_Row = 0 
Idle = 16529 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 80 
rwq = 0 
CCDLc_limit_alone = 80 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16953 
n_nop = 16631 
Read = 160 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 320 
Row_Bus_Util =  0.000236 
CoL_Bus_Util = 0.018876 
Either_Row_CoL_Bus_Util = 0.018994 
Issued_on_Two_Bus_Simul_Util = 0.000118 
issued_two_Eff = 0.006211 
queue_avg = 0.213178 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.213178
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16953 n_nop=16632 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.01888
n_activity=443 dram_eff=0.7223
bk0: 0a 16953i bk1: 0a 16953i bk2: 0a 16953i bk3: 0a 16953i bk4: 0a 16953i bk5: 0a 16953i bk6: 0a 16953i bk7: 0a 16953i bk8: 0a 16953i bk9: 0a 16953i bk10: 0a 16953i bk11: 0a 16953i bk12: 16a 16915i bk13: 16a 16920i bk14: 64a 16860i bk15: 64a 16833i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.532995
Bank_Level_Parallism_Col = 1.526718
Bank_Level_Parallism_Ready = 1.121875
write_to_read_ratio_blp_rw_average = 0.508906
GrpLevelPara = 1.526718 

BW Util details:
bwutil = 0.018876 
total_CMD = 16953 
util_bw = 320 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 16559 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16953 
n_nop = 16632 
Read = 160 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 320 
Row_Bus_Util =  0.000236 
CoL_Bus_Util = 0.018876 
Either_Row_CoL_Bus_Util = 0.018935 
Issued_on_Two_Bus_Simul_Util = 0.000177 
issued_two_Eff = 0.009346 
queue_avg = 0.174305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.174305
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16953 n_nop=16629 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.01888
n_activity=477 dram_eff=0.6709
bk0: 0a 16953i bk1: 0a 16953i bk2: 0a 16953i bk3: 0a 16953i bk4: 0a 16953i bk5: 0a 16953i bk6: 0a 16953i bk7: 0a 16953i bk8: 0a 16953i bk9: 0a 16953i bk10: 0a 16953i bk11: 0a 16953i bk12: 16a 16927i bk13: 16a 16916i bk14: 64a 16831i bk15: 64a 16812i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.538095
Bank_Level_Parallism_Col = 1.539568
Bank_Level_Parallism_Ready = 1.143750
write_to_read_ratio_blp_rw_average = 0.491607
GrpLevelPara = 1.539568 

BW Util details:
bwutil = 0.018876 
total_CMD = 16953 
util_bw = 320 
Wasted_Col = 100 
Wasted_Row = 0 
Idle = 16533 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 74 
rwq = 0 
CCDLc_limit_alone = 74 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16953 
n_nop = 16629 
Read = 160 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 320 
Row_Bus_Util =  0.000236 
CoL_Bus_Util = 0.018876 
Either_Row_CoL_Bus_Util = 0.019112 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.203150 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.20315
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16953 n_nop=16629 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.01888
n_activity=490 dram_eff=0.6531
bk0: 0a 16953i bk1: 0a 16953i bk2: 0a 16953i bk3: 0a 16953i bk4: 0a 16953i bk5: 0a 16953i bk6: 0a 16953i bk7: 0a 16953i bk8: 0a 16953i bk9: 0a 16953i bk10: 0a 16953i bk11: 0a 16953i bk12: 16a 16921i bk13: 16a 16917i bk14: 64a 16820i bk15: 64a 16806i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.528604
Bank_Level_Parallism_Col = 1.529954
Bank_Level_Parallism_Ready = 1.140625
write_to_read_ratio_blp_rw_average = 0.502304
GrpLevelPara = 1.529954 

BW Util details:
bwutil = 0.018876 
total_CMD = 16953 
util_bw = 320 
Wasted_Col = 117 
Wasted_Row = 0 
Idle = 16516 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 91 
rwq = 0 
CCDLc_limit_alone = 91 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16953 
n_nop = 16629 
Read = 160 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 320 
Row_Bus_Util =  0.000236 
CoL_Bus_Util = 0.018876 
Either_Row_CoL_Bus_Util = 0.019112 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.188521 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.188521
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16953 n_nop=16629 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.01888
n_activity=371 dram_eff=0.8625
bk0: 0a 16953i bk1: 0a 16953i bk2: 0a 16953i bk3: 0a 16953i bk4: 0a 16953i bk5: 0a 16953i bk6: 0a 16953i bk7: 0a 16953i bk8: 0a 16953i bk9: 0a 16953i bk10: 0a 16953i bk11: 0a 16953i bk12: 16a 16924i bk13: 16a 16921i bk14: 64a 16836i bk15: 64a 16839i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.763689
Bank_Level_Parallism_Col = 1.734104
Bank_Level_Parallism_Ready = 1.065625
write_to_read_ratio_blp_rw_average = 0.491329
GrpLevelPara = 1.734104 

BW Util details:
bwutil = 0.018876 
total_CMD = 16953 
util_bw = 320 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 16606 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16953 
n_nop = 16629 
Read = 160 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 320 
Row_Bus_Util =  0.000236 
CoL_Bus_Util = 0.018876 
Either_Row_CoL_Bus_Util = 0.019112 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.079514 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.079514
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16953 n_nop=16629 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.01888
n_activity=365 dram_eff=0.8767
bk0: 0a 16953i bk1: 0a 16953i bk2: 0a 16953i bk3: 0a 16953i bk4: 0a 16953i bk5: 0a 16953i bk6: 0a 16953i bk7: 0a 16953i bk8: 0a 16953i bk9: 0a 16953i bk10: 0a 16953i bk11: 0a 16953i bk12: 16a 16925i bk13: 16a 16922i bk14: 64a 16799i bk15: 64a 16794i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.994236
Bank_Level_Parallism_Col = 1.965318
Bank_Level_Parallism_Ready = 1.134375
write_to_read_ratio_blp_rw_average = 0.482659
GrpLevelPara = 1.965318 

BW Util details:
bwutil = 0.018876 
total_CMD = 16953 
util_bw = 320 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 16606 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16953 
n_nop = 16629 
Read = 160 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 320 
Row_Bus_Util =  0.000236 
CoL_Bus_Util = 0.018876 
Either_Row_CoL_Bus_Util = 0.019112 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.132307 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.132307
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16953 n_nop=16629 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.01888
n_activity=381 dram_eff=0.8399
bk0: 0a 16953i bk1: 0a 16953i bk2: 0a 16953i bk3: 0a 16953i bk4: 0a 16953i bk5: 0a 16953i bk6: 0a 16953i bk7: 0a 16953i bk8: 0a 16953i bk9: 0a 16953i bk10: 0a 16953i bk11: 0a 16953i bk12: 16a 16926i bk13: 16a 16921i bk14: 64a 16842i bk15: 64a 16835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.752161
Bank_Level_Parallism_Col = 1.728324
Bank_Level_Parallism_Ready = 1.059375
write_to_read_ratio_blp_rw_average = 0.488439
GrpLevelPara = 1.728324 

BW Util details:
bwutil = 0.018876 
total_CMD = 16953 
util_bw = 320 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 16606 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16953 
n_nop = 16629 
Read = 160 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 320 
Row_Bus_Util =  0.000236 
CoL_Bus_Util = 0.018876 
Either_Row_CoL_Bus_Util = 0.019112 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.068012 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0680116
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16953 n_nop=16629 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.01888
n_activity=378 dram_eff=0.8466
bk0: 0a 16953i bk1: 0a 16953i bk2: 0a 16953i bk3: 0a 16953i bk4: 0a 16953i bk5: 0a 16953i bk6: 0a 16953i bk7: 0a 16953i bk8: 0a 16953i bk9: 0a 16953i bk10: 0a 16953i bk11: 0a 16953i bk12: 16a 16924i bk13: 16a 16917i bk14: 64a 16794i bk15: 64a 16805i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.949296
Bank_Level_Parallism_Col = 1.920904
Bank_Level_Parallism_Ready = 1.134375
write_to_read_ratio_blp_rw_average = 0.497175
GrpLevelPara = 1.920904 

BW Util details:
bwutil = 0.018876 
total_CMD = 16953 
util_bw = 320 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 16598 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16953 
n_nop = 16629 
Read = 160 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 320 
Row_Bus_Util =  0.000236 
CoL_Bus_Util = 0.018876 
Either_Row_CoL_Bus_Util = 0.019112 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.132189 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.132189
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16953 n_nop=16629 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.01888
n_activity=370 dram_eff=0.8649
bk0: 0a 16953i bk1: 0a 16953i bk2: 0a 16953i bk3: 0a 16953i bk4: 0a 16953i bk5: 0a 16953i bk6: 0a 16953i bk7: 0a 16953i bk8: 0a 16953i bk9: 0a 16953i bk10: 0a 16953i bk11: 0a 16953i bk12: 16a 16925i bk13: 16a 16923i bk14: 64a 16802i bk15: 64a 16795i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.974138
Bank_Level_Parallism_Col = 1.953890
Bank_Level_Parallism_Ready = 1.121875
write_to_read_ratio_blp_rw_average = 0.484150
GrpLevelPara = 1.953890 

BW Util details:
bwutil = 0.018876 
total_CMD = 16953 
util_bw = 320 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 16605 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16953 
n_nop = 16629 
Read = 160 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 320 
Row_Bus_Util =  0.000236 
CoL_Bus_Util = 0.018876 
Either_Row_CoL_Bus_Util = 0.019112 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.129771 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.129771
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16953 n_nop=16629 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.01888
n_activity=370 dram_eff=0.8649
bk0: 0a 16953i bk1: 0a 16953i bk2: 0a 16953i bk3: 0a 16953i bk4: 0a 16953i bk5: 0a 16953i bk6: 0a 16953i bk7: 0a 16953i bk8: 0a 16953i bk9: 0a 16953i bk10: 0a 16953i bk11: 0a 16953i bk12: 16a 16927i bk13: 16a 16922i bk14: 64a 16852i bk15: 64a 16865i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.626437
Bank_Level_Parallism_Col = 1.596542
Bank_Level_Parallism_Ready = 1.146875
write_to_read_ratio_blp_rw_average = 0.487032
GrpLevelPara = 1.596542 

BW Util details:
bwutil = 0.018876 
total_CMD = 16953 
util_bw = 320 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 16605 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16953 
n_nop = 16629 
Read = 160 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 320 
Row_Bus_Util =  0.000236 
CoL_Bus_Util = 0.018876 
Either_Row_CoL_Bus_Util = 0.019112 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.130950 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.13095
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16953 n_nop=16629 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.01888
n_activity=362 dram_eff=0.884
bk0: 0a 16953i bk1: 0a 16953i bk2: 0a 16953i bk3: 0a 16953i bk4: 0a 16953i bk5: 0a 16953i bk6: 0a 16953i bk7: 0a 16953i bk8: 0a 16953i bk9: 0a 16953i bk10: 0a 16953i bk11: 0a 16953i bk12: 16a 16927i bk13: 16a 16918i bk14: 64a 16801i bk15: 64a 16795i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.002898
Bank_Level_Parallism_Col = 1.973837
Bank_Level_Parallism_Ready = 1.156250
write_to_read_ratio_blp_rw_average = 0.479651
GrpLevelPara = 1.973837 

BW Util details:
bwutil = 0.018876 
total_CMD = 16953 
util_bw = 320 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 16608 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16953 
n_nop = 16629 
Read = 160 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 320 
Row_Bus_Util =  0.000236 
CoL_Bus_Util = 0.018876 
Either_Row_CoL_Bus_Util = 0.019112 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.130655 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.130655
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16953 n_nop=16629 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.01888
n_activity=393 dram_eff=0.8142
bk0: 0a 16953i bk1: 0a 16953i bk2: 0a 16953i bk3: 0a 16953i bk4: 0a 16953i bk5: 0a 16953i bk6: 0a 16953i bk7: 0a 16953i bk8: 0a 16953i bk9: 0a 16953i bk10: 0a 16953i bk11: 0a 16953i bk12: 16a 16928i bk13: 16a 16921i bk14: 64a 16861i bk15: 64a 16853i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.576177
Bank_Level_Parallism_Col = 1.552778
Bank_Level_Parallism_Ready = 1.134375
write_to_read_ratio_blp_rw_average = 0.502778
GrpLevelPara = 1.552778 

BW Util details:
bwutil = 0.018876 
total_CMD = 16953 
util_bw = 320 
Wasted_Col = 41 
Wasted_Row = 0 
Idle = 16592 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 29 
rwq = 0 
CCDLc_limit_alone = 29 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16953 
n_nop = 16629 
Read = 160 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 320 
Row_Bus_Util =  0.000236 
CoL_Bus_Util = 0.018876 
Either_Row_CoL_Bus_Util = 0.019112 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.130065 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.130065
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16953 n_nop=16630 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.01888
n_activity=387 dram_eff=0.8269
bk0: 0a 16953i bk1: 0a 16953i bk2: 0a 16953i bk3: 0a 16953i bk4: 0a 16953i bk5: 0a 16953i bk6: 0a 16953i bk7: 0a 16953i bk8: 0a 16953i bk9: 0a 16953i bk10: 0a 16953i bk11: 0a 16953i bk12: 16a 16917i bk13: 16a 16912i bk14: 64a 16815i bk15: 64a 16803i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.851351
Bank_Level_Parallism_Col = 1.834688
Bank_Level_Parallism_Ready = 1.068750
write_to_read_ratio_blp_rw_average = 0.493225
GrpLevelPara = 1.834688 

BW Util details:
bwutil = 0.018876 
total_CMD = 16953 
util_bw = 320 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 16583 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16953 
n_nop = 16630 
Read = 160 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 320 
Row_Bus_Util =  0.000236 
CoL_Bus_Util = 0.018876 
Either_Row_CoL_Bus_Util = 0.019053 
Issued_on_Two_Bus_Simul_Util = 0.000059 
issued_two_Eff = 0.003096 
queue_avg = 0.145874 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.145874
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16953 n_nop=16630 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.01888
n_activity=384 dram_eff=0.8333
bk0: 0a 16953i bk1: 0a 16953i bk2: 0a 16953i bk3: 0a 16953i bk4: 0a 16953i bk5: 0a 16953i bk6: 0a 16953i bk7: 0a 16953i bk8: 0a 16953i bk9: 0a 16953i bk10: 0a 16953i bk11: 0a 16953i bk12: 16a 16917i bk13: 16a 16910i bk14: 64a 16825i bk15: 64a 16815i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.816940
Bank_Level_Parallism_Col = 1.800000
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.493151
GrpLevelPara = 1.800000 

BW Util details:
bwutil = 0.018876 
total_CMD = 16953 
util_bw = 320 
Wasted_Col = 46 
Wasted_Row = 0 
Idle = 16587 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16953 
n_nop = 16630 
Read = 160 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 320 
Row_Bus_Util =  0.000236 
CoL_Bus_Util = 0.018876 
Either_Row_CoL_Bus_Util = 0.019053 
Issued_on_Two_Bus_Simul_Util = 0.000059 
issued_two_Eff = 0.003096 
queue_avg = 0.211467 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.211467
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16953 n_nop=16630 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.01888
n_activity=409 dram_eff=0.7824
bk0: 0a 16953i bk1: 0a 16953i bk2: 0a 16953i bk3: 0a 16953i bk4: 0a 16953i bk5: 0a 16953i bk6: 0a 16953i bk7: 0a 16953i bk8: 0a 16953i bk9: 0a 16953i bk10: 0a 16953i bk11: 0a 16953i bk12: 16a 16925i bk13: 16a 16922i bk14: 64a 16875i bk15: 64a 16870i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.451613
Bank_Level_Parallism_Col = 1.433962
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.504043
GrpLevelPara = 1.433962 

BW Util details:
bwutil = 0.018876 
total_CMD = 16953 
util_bw = 320 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 16581 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16953 
n_nop = 16630 
Read = 160 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 320 
Row_Bus_Util =  0.000236 
CoL_Bus_Util = 0.018876 
Either_Row_CoL_Bus_Util = 0.019053 
Issued_on_Two_Bus_Simul_Util = 0.000059 
issued_two_Eff = 0.003096 
queue_avg = 0.103757 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.103757
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16953 n_nop=16630 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.01888
n_activity=406 dram_eff=0.7882
bk0: 0a 16953i bk1: 0a 16953i bk2: 0a 16953i bk3: 0a 16953i bk4: 0a 16953i bk5: 0a 16953i bk6: 0a 16953i bk7: 0a 16953i bk8: 0a 16953i bk9: 0a 16953i bk10: 0a 16953i bk11: 0a 16953i bk12: 16a 16923i bk13: 16a 16918i bk14: 64a 16828i bk15: 64a 16818i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.692913
Bank_Level_Parallism_Col = 1.678947
Bank_Level_Parallism_Ready = 1.087500
write_to_read_ratio_blp_rw_average = 0.507895
GrpLevelPara = 1.678947 

BW Util details:
bwutil = 0.018876 
total_CMD = 16953 
util_bw = 320 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 16572 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16953 
n_nop = 16630 
Read = 160 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 320 
Row_Bus_Util =  0.000236 
CoL_Bus_Util = 0.018876 
Either_Row_CoL_Bus_Util = 0.019053 
Issued_on_Two_Bus_Simul_Util = 0.000059 
issued_two_Eff = 0.003096 
queue_avg = 0.226155 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.226155
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16953 n_nop=16630 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.01888
n_activity=397 dram_eff=0.806
bk0: 0a 16953i bk1: 0a 16953i bk2: 0a 16953i bk3: 0a 16953i bk4: 0a 16953i bk5: 0a 16953i bk6: 0a 16953i bk7: 0a 16953i bk8: 0a 16953i bk9: 0a 16953i bk10: 0a 16953i bk11: 0a 16953i bk12: 16a 16923i bk13: 16a 16919i bk14: 64a 16823i bk15: 64a 16811i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.744681
Bank_Level_Parallism_Col = 1.730667
Bank_Level_Parallism_Ready = 1.078125
write_to_read_ratio_blp_rw_average = 0.504000
GrpLevelPara = 1.730667 

BW Util details:
bwutil = 0.018876 
total_CMD = 16953 
util_bw = 320 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 16577 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 34 
rwq = 0 
CCDLc_limit_alone = 34 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16953 
n_nop = 16630 
Read = 160 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 320 
Row_Bus_Util =  0.000236 
CoL_Bus_Util = 0.018876 
Either_Row_CoL_Bus_Util = 0.019053 
Issued_on_Two_Bus_Simul_Util = 0.000059 
issued_two_Eff = 0.003096 
queue_avg = 0.215950 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.21595
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16953 n_nop=16630 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.01888
n_activity=398 dram_eff=0.804
bk0: 0a 16953i bk1: 0a 16953i bk2: 0a 16953i bk3: 0a 16953i bk4: 0a 16953i bk5: 0a 16953i bk6: 0a 16953i bk7: 0a 16953i bk8: 0a 16953i bk9: 0a 16953i bk10: 0a 16953i bk11: 0a 16953i bk12: 16a 16922i bk13: 16a 16912i bk14: 64a 16819i bk15: 64a 16809i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.786667
Bank_Level_Parallism_Col = 1.770054
Bank_Level_Parallism_Ready = 1.100000
write_to_read_ratio_blp_rw_average = 0.500000
GrpLevelPara = 1.770054 

BW Util details:
bwutil = 0.018876 
total_CMD = 16953 
util_bw = 320 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 16578 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16953 
n_nop = 16630 
Read = 160 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 320 
Row_Bus_Util =  0.000236 
CoL_Bus_Util = 0.018876 
Either_Row_CoL_Bus_Util = 0.019053 
Issued_on_Two_Bus_Simul_Util = 0.000059 
issued_two_Eff = 0.003096 
queue_avg = 0.216953 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.216953
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16953 n_nop=16630 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.01888
n_activity=383 dram_eff=0.8355
bk0: 0a 16953i bk1: 0a 16953i bk2: 0a 16953i bk3: 0a 16953i bk4: 0a 16953i bk5: 0a 16953i bk6: 0a 16953i bk7: 0a 16953i bk8: 0a 16953i bk9: 0a 16953i bk10: 0a 16953i bk11: 0a 16953i bk12: 16a 16914i bk13: 16a 16908i bk14: 64a 16824i bk15: 64a 16818i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.855556
Bank_Level_Parallism_Col = 1.838440
Bank_Level_Parallism_Ready = 1.056250
write_to_read_ratio_blp_rw_average = 0.484680
GrpLevelPara = 1.838440 

BW Util details:
bwutil = 0.018876 
total_CMD = 16953 
util_bw = 320 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 16593 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16953 
n_nop = 16630 
Read = 160 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 320 
Row_Bus_Util =  0.000236 
CoL_Bus_Util = 0.018876 
Either_Row_CoL_Bus_Util = 0.019053 
Issued_on_Two_Bus_Simul_Util = 0.000059 
issued_two_Eff = 0.003096 
queue_avg = 0.198077 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.198077
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16953 n_nop=16605 n_act=5 n_pre=0 n_ref_event=0 n_req=344 n_rd=168 n_rd_L2_A=0 n_write=176 n_wr_bk=0 bw_util=0.02029
n_activity=501 dram_eff=0.6866
bk0: 0a 16953i bk1: 0a 16953i bk2: 0a 16953i bk3: 0a 16953i bk4: 0a 16953i bk5: 8a 16921i bk6: 0a 16953i bk7: 0a 16953i bk8: 0a 16953i bk9: 0a 16953i bk10: 0a 16953i bk11: 0a 16953i bk12: 16a 16919i bk13: 16a 16915i bk14: 64a 16821i bk15: 64a 16820i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985465
Row_Buffer_Locality_read = 0.970238
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.602247
Bank_Level_Parallism_Col = 1.589165
Bank_Level_Parallism_Ready = 1.078488
write_to_read_ratio_blp_rw_average = 0.521445
GrpLevelPara = 1.589165 

BW Util details:
bwutil = 0.020291 
total_CMD = 16953 
util_bw = 344 
Wasted_Col = 101 
Wasted_Row = 0 
Idle = 16508 

BW Util Bottlenecks: 
RCDc_limit = 54 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 67 
rwq = 0 
CCDLc_limit_alone = 67 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16953 
n_nop = 16605 
Read = 168 
Write = 176 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 344 
total_req = 344 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 344 
Row_Bus_Util =  0.000295 
CoL_Bus_Util = 0.020291 
Either_Row_CoL_Bus_Util = 0.020527 
Issued_on_Two_Bus_Simul_Util = 0.000059 
issued_two_Eff = 0.002874 
queue_avg = 0.223264 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.223264
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16953 n_nop=16588 n_act=5 n_pre=0 n_ref_event=0 n_req=360 n_rd=176 n_rd_L2_A=0 n_write=184 n_wr_bk=0 bw_util=0.02124
n_activity=529 dram_eff=0.6805
bk0: 0a 16953i bk1: 0a 16953i bk2: 0a 16953i bk3: 0a 16953i bk4: 0a 16953i bk5: 8a 16921i bk6: 0a 16953i bk7: 0a 16953i bk8: 0a 16953i bk9: 0a 16953i bk10: 0a 16953i bk11: 0a 16953i bk12: 16a 16926i bk13: 24a 16909i bk14: 64a 16814i bk15: 64a 16794i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986111
Row_Buffer_Locality_read = 0.971591
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.612288
Bank_Level_Parallism_Col = 1.595745
Bank_Level_Parallism_Ready = 1.130556
write_to_read_ratio_blp_rw_average = 0.527660
GrpLevelPara = 1.595745 

BW Util details:
bwutil = 0.021235 
total_CMD = 16953 
util_bw = 360 
Wasted_Col = 112 
Wasted_Row = 0 
Idle = 16481 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 88 
rwq = 0 
CCDLc_limit_alone = 88 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16953 
n_nop = 16588 
Read = 176 
Write = 184 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 360 
total_req = 360 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 360 
Row_Bus_Util =  0.000295 
CoL_Bus_Util = 0.021235 
Either_Row_CoL_Bus_Util = 0.021530 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.152008 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.152008
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16953 n_nop=16613 n_act=4 n_pre=0 n_ref_event=0 n_req=336 n_rd=168 n_rd_L2_A=0 n_write=168 n_wr_bk=0 bw_util=0.01982
n_activity=461 dram_eff=0.7289
bk0: 0a 16953i bk1: 0a 16953i bk2: 0a 16953i bk3: 0a 16953i bk4: 0a 16953i bk5: 0a 16953i bk6: 0a 16953i bk7: 0a 16953i bk8: 0a 16953i bk9: 0a 16953i bk10: 0a 16953i bk11: 0a 16953i bk12: 16a 16926i bk13: 24a 16910i bk14: 64a 16813i bk15: 64a 16785i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.691943
Bank_Level_Parallism_Col = 1.679335
Bank_Level_Parallism_Ready = 1.178571
write_to_read_ratio_blp_rw_average = 0.536817
GrpLevelPara = 1.679335 

BW Util details:
bwutil = 0.019820 
total_CMD = 16953 
util_bw = 336 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 16531 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 74 
rwq = 0 
CCDLc_limit_alone = 74 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16953 
n_nop = 16613 
Read = 168 
Write = 168 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 336 
Row_Bus_Util =  0.000236 
CoL_Bus_Util = 0.019820 
Either_Row_CoL_Bus_Util = 0.020055 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.175131 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.175131
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16953 n_nop=16613 n_act=4 n_pre=0 n_ref_event=0 n_req=336 n_rd=168 n_rd_L2_A=0 n_write=168 n_wr_bk=0 bw_util=0.01982
n_activity=478 dram_eff=0.7029
bk0: 0a 16953i bk1: 0a 16953i bk2: 0a 16953i bk3: 0a 16953i bk4: 0a 16953i bk5: 0a 16953i bk6: 0a 16953i bk7: 0a 16953i bk8: 0a 16953i bk9: 0a 16953i bk10: 0a 16953i bk11: 0a 16953i bk12: 16a 16922i bk13: 24a 16913i bk14: 64a 16820i bk15: 64a 16782i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.623288
Bank_Level_Parallism_Col = 1.613272
Bank_Level_Parallism_Ready = 1.169643
write_to_read_ratio_blp_rw_average = 0.510297
GrpLevelPara = 1.613272 

BW Util details:
bwutil = 0.019820 
total_CMD = 16953 
util_bw = 336 
Wasted_Col = 102 
Wasted_Row = 0 
Idle = 16515 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 90 
rwq = 0 
CCDLc_limit_alone = 90 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16953 
n_nop = 16613 
Read = 168 
Write = 168 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 336 
Row_Bus_Util =  0.000236 
CoL_Bus_Util = 0.019820 
Either_Row_CoL_Bus_Util = 0.020055 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.173008 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.173008
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16953 n_nop=16615 n_act=4 n_pre=0 n_ref_event=0 n_req=336 n_rd=168 n_rd_L2_A=0 n_write=168 n_wr_bk=0 bw_util=0.01982
n_activity=461 dram_eff=0.7289
bk0: 0a 16953i bk1: 0a 16953i bk2: 0a 16953i bk3: 0a 16953i bk4: 0a 16953i bk5: 0a 16953i bk6: 0a 16953i bk7: 0a 16953i bk8: 0a 16953i bk9: 0a 16953i bk10: 0a 16953i bk11: 0a 16953i bk12: 16a 16924i bk13: 24a 16921i bk14: 64a 16817i bk15: 64a 16786i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.658768
Bank_Level_Parallism_Col = 1.650831
Bank_Level_Parallism_Ready = 1.169643
write_to_read_ratio_blp_rw_average = 0.510689
GrpLevelPara = 1.650831 

BW Util details:
bwutil = 0.019820 
total_CMD = 16953 
util_bw = 336 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 16531 

BW Util Bottlenecks: 
RCDc_limit = 28 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 74 
rwq = 0 
CCDLc_limit_alone = 74 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16953 
n_nop = 16615 
Read = 168 
Write = 168 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 336 
Row_Bus_Util =  0.000236 
CoL_Bus_Util = 0.019820 
Either_Row_CoL_Bus_Util = 0.019937 
Issued_on_Two_Bus_Simul_Util = 0.000118 
issued_two_Eff = 0.005917 
queue_avg = 0.230756 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.230756
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16953 n_nop=16614 n_act=4 n_pre=0 n_ref_event=0 n_req=336 n_rd=168 n_rd_L2_A=0 n_write=168 n_wr_bk=0 bw_util=0.01982
n_activity=473 dram_eff=0.7104
bk0: 0a 16953i bk1: 0a 16953i bk2: 0a 16953i bk3: 0a 16953i bk4: 0a 16953i bk5: 0a 16953i bk6: 0a 16953i bk7: 0a 16953i bk8: 0a 16953i bk9: 0a 16953i bk10: 0a 16953i bk11: 0a 16953i bk12: 16a 16922i bk13: 24a 16912i bk14: 64a 16816i bk15: 64a 16787i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.608597
Bank_Level_Parallism_Col = 1.606818
Bank_Level_Parallism_Ready = 1.160714
write_to_read_ratio_blp_rw_average = 0.520455
GrpLevelPara = 1.606818 

BW Util details:
bwutil = 0.019820 
total_CMD = 16953 
util_bw = 336 
Wasted_Col = 106 
Wasted_Row = 0 
Idle = 16511 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 93 
rwq = 0 
CCDLc_limit_alone = 93 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16953 
n_nop = 16614 
Read = 168 
Write = 168 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 336 
Row_Bus_Util =  0.000236 
CoL_Bus_Util = 0.019820 
Either_Row_CoL_Bus_Util = 0.019996 
Issued_on_Two_Bus_Simul_Util = 0.000059 
issued_two_Eff = 0.002950 
queue_avg = 0.248275 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.248275
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16953 n_nop=16615 n_act=4 n_pre=0 n_ref_event=0 n_req=336 n_rd=168 n_rd_L2_A=0 n_write=168 n_wr_bk=0 bw_util=0.01982
n_activity=453 dram_eff=0.7417
bk0: 0a 16953i bk1: 0a 16953i bk2: 0a 16953i bk3: 0a 16953i bk4: 0a 16953i bk5: 0a 16953i bk6: 0a 16953i bk7: 0a 16953i bk8: 0a 16953i bk9: 0a 16953i bk10: 0a 16953i bk11: 0a 16953i bk12: 16a 16918i bk13: 24a 16927i bk14: 64a 16833i bk15: 64a 16776i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.660287
Bank_Level_Parallism_Col = 1.652278
Bank_Level_Parallism_Ready = 1.238095
write_to_read_ratio_blp_rw_average = 0.515588
GrpLevelPara = 1.652278 

BW Util details:
bwutil = 0.019820 
total_CMD = 16953 
util_bw = 336 
Wasted_Col = 82 
Wasted_Row = 0 
Idle = 16535 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 70 
rwq = 0 
CCDLc_limit_alone = 70 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16953 
n_nop = 16615 
Read = 168 
Write = 168 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 336 
Row_Bus_Util =  0.000236 
CoL_Bus_Util = 0.019820 
Either_Row_CoL_Bus_Util = 0.019937 
Issued_on_Two_Bus_Simul_Util = 0.000118 
issued_two_Eff = 0.005917 
queue_avg = 0.202973 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.202973
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16953 n_nop=16615 n_act=4 n_pre=0 n_ref_event=0 n_req=336 n_rd=168 n_rd_L2_A=0 n_write=168 n_wr_bk=0 bw_util=0.01982
n_activity=472 dram_eff=0.7119
bk0: 0a 16953i bk1: 0a 16953i bk2: 0a 16953i bk3: 0a 16953i bk4: 0a 16953i bk5: 0a 16953i bk6: 0a 16953i bk7: 0a 16953i bk8: 0a 16953i bk9: 0a 16953i bk10: 0a 16953i bk11: 0a 16953i bk12: 16a 16922i bk13: 24a 16921i bk14: 64a 16824i bk15: 64a 16792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.591224
Bank_Level_Parallism_Col = 1.583333
Bank_Level_Parallism_Ready = 1.205357
write_to_read_ratio_blp_rw_average = 0.502315
GrpLevelPara = 1.583333 

BW Util details:
bwutil = 0.019820 
total_CMD = 16953 
util_bw = 336 
Wasted_Col = 97 
Wasted_Row = 0 
Idle = 16520 

BW Util Bottlenecks: 
RCDc_limit = 29 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 85 
rwq = 0 
CCDLc_limit_alone = 85 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16953 
n_nop = 16615 
Read = 168 
Write = 168 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 336 
Row_Bus_Util =  0.000236 
CoL_Bus_Util = 0.019820 
Either_Row_CoL_Bus_Util = 0.019937 
Issued_on_Two_Bus_Simul_Util = 0.000118 
issued_two_Eff = 0.005917 
queue_avg = 0.258538 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.258538
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16953 n_nop=16614 n_act=4 n_pre=0 n_ref_event=0 n_req=336 n_rd=168 n_rd_L2_A=0 n_write=168 n_wr_bk=0 bw_util=0.01982
n_activity=493 dram_eff=0.6815
bk0: 0a 16953i bk1: 0a 16953i bk2: 0a 16953i bk3: 0a 16953i bk4: 0a 16953i bk5: 0a 16953i bk6: 0a 16953i bk7: 0a 16953i bk8: 0a 16953i bk9: 0a 16953i bk10: 0a 16953i bk11: 0a 16953i bk12: 16a 16923i bk13: 24a 16924i bk14: 64a 16826i bk15: 64a 16792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.531390
Bank_Level_Parallism_Col = 1.529279
Bank_Level_Parallism_Ready = 1.178571
write_to_read_ratio_blp_rw_average = 0.506757
GrpLevelPara = 1.529279 

BW Util details:
bwutil = 0.019820 
total_CMD = 16953 
util_bw = 336 
Wasted_Col = 110 
Wasted_Row = 0 
Idle = 16507 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16953 
n_nop = 16614 
Read = 168 
Write = 168 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 336 
Row_Bus_Util =  0.000236 
CoL_Bus_Util = 0.019820 
Either_Row_CoL_Bus_Util = 0.019996 
Issued_on_Two_Bus_Simul_Util = 0.000059 
issued_two_Eff = 0.002950 
queue_avg = 0.289742 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.289742
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16953 n_nop=16623 n_act=4 n_pre=0 n_ref_event=0 n_req=328 n_rd=164 n_rd_L2_A=0 n_write=164 n_wr_bk=0 bw_util=0.01935
n_activity=463 dram_eff=0.7084
bk0: 0a 16953i bk1: 0a 16953i bk2: 0a 16953i bk3: 0a 16953i bk4: 0a 16953i bk5: 0a 16953i bk6: 0a 16953i bk7: 0a 16953i bk8: 0a 16953i bk9: 0a 16953i bk10: 0a 16953i bk11: 0a 16953i bk12: 16a 16917i bk13: 24a 16915i bk14: 64a 16833i bk15: 60a 16812i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987805
Row_Buffer_Locality_read = 0.975610
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.597590
Bank_Level_Parallism_Col = 1.595642
Bank_Level_Parallism_Ready = 1.094512
write_to_read_ratio_blp_rw_average = 0.506053
GrpLevelPara = 1.595642 

BW Util details:
bwutil = 0.019348 
total_CMD = 16953 
util_bw = 328 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 16538 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 74 
rwq = 0 
CCDLc_limit_alone = 74 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16953 
n_nop = 16623 
Read = 164 
Write = 164 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 328 
total_req = 328 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 328 
Row_Bus_Util =  0.000236 
CoL_Bus_Util = 0.019348 
Either_Row_CoL_Bus_Util = 0.019466 
Issued_on_Two_Bus_Simul_Util = 0.000118 
issued_two_Eff = 0.006061 
queue_avg = 0.167758 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.167758

========= L2 cache stats =========
L2_cache_bank[0]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 225, Miss = 129, Miss_rate = 0.573, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 200, Miss = 96, Miss_rate = 0.480, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 176, Miss = 88, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 176, Miss = 88, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 176, Miss = 88, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 176, Miss = 88, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 176, Miss = 88, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 176, Miss = 88, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 176, Miss = 88, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 168, Miss = 84, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 10465
L2_total_cache_misses = 5245
L2_total_cache_miss_rate = 0.5012
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1299
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3905
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5220
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 39
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5204
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5261
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=10465
icnt_total_pkts_simt_to_mem=10465
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 10465
Req_Network_cycles = 22578
Req_Network_injected_packets_per_cycle =       0.4635 
Req_Network_conflicts_per_cycle =       1.1186
Req_Network_conflicts_per_cycle_util =      12.3315
Req_Bank_Level_Parallism =       5.1099
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.3682
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0072

Reply_Network_injected_packets_num = 10465
Reply_Network_cycles = 22578
Reply_Network_injected_packets_per_cycle =        0.4635
Reply_Network_conflicts_per_cycle =        0.1327
Reply_Network_conflicts_per_cycle_util =       1.5928
Reply_Bank_Level_Parallism =       5.5635
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0032
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0058
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 41 sec (41 sec)
gpgpu_simulation_rate = 155640 (inst/sec)
gpgpu_simulation_rate = 550 (cycle/sec)
gpgpu_silicon_slowdown = 2058181x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe5bc0118..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffe5bc0114..

GPGPU-Sim PTX: cudaLaunch for 0x0x406d84 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z18scan_inter1_kernelPjj'...
GPGPU-Sim PTX: Finding dominators for '_Z18scan_inter1_kernelPjj'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18scan_inter1_kernelPjj'...
GPGPU-Sim PTX: Finding postdominators for '_Z18scan_inter1_kernelPjj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18scan_inter1_kernelPjj'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18scan_inter1_kernelPjj'...
GPGPU-Sim PTX: reconvergence points for _Z18scan_inter1_kernelPjj...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5a28 (mri-gridding.3.sm_70.ptx:980) @%p1 bra BB6_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b20 (mri-gridding.3.sm_70.ptx:1018) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5a40 (mri-gridding.3.sm_70.ptx:985) @%p2 bra BB6_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b00 (mri-gridding.3.sm_70.ptx:1012) shl.b32 %r76, %r76, 1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5b18 (mri-gridding.3.sm_70.ptx:1015) @%p3 bra BB6_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b20 (mri-gridding.3.sm_70.ptx:1018) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z18scan_inter1_kernelPjj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18scan_inter1_kernelPjj'.
GPGPU-Sim PTX: pushing kernel '_Z18scan_inter1_kernelPjj' to stream 0, gridDim= (1,1,1) blockDim = (64,1,1) 
GPGPU-Sim uArch: Shader 42 bind to kernel 3 '_Z18scan_inter1_kernelPjj'
GPGPU-Sim uArch: CTA/core = 32, limited by: threads cta_limit
GPGPU-Sim: Reconfigure L1 cache to 128KB
Destroy streams for kernel 3: size 0
kernel_name = _Z18scan_inter1_kernelPjj 
kernel_launch_uid = 3 
gpu_sim_cycle = 6939
gpu_sim_insn = 8554
gpu_ipc =       1.2327
gpu_tot_sim_cycle = 29517
gpu_tot_sim_insn = 6389822
gpu_tot_ipc =     216.4794
gpu_tot_issued_cta = 43
gpu_occupancy = 3.1169% 
gpu_tot_occupancy = 24.4636% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0069
partiton_level_parallism_total  =       0.3562
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       5.0157
L2_BW  =       0.2506 GB/Sec
L2_BW_total  =      12.9018 GB/Sec
gpu_total_sim_rate=138909
############## bottleneck_stats #############
cycles: core 6939, icnt 6939, l2 6939, dram 5210
gpu_ipc	1.233
gpu_tot_issued_cta = 43, average cycles = 161
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 0 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 0 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.000	1
L1D data util	0.000	1	0.023	42
L1D tag util	0.000	1	0.009	42
L2 data util	0.000	2	0.003	45
L2 tag util	0.000	2	0.003	45
n_l2_access	 48
icnt s2m util	0.000	0	0.000	45	flits per packet: -nan
icnt m2s util	0.000	0	0.000	45	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.000	0	0.000	45

latency_l1_hit:	3312, num_l1_reqs:	32
L1 hit latency:	103
latency_l2_hit:	6000, num_l2_reqs:	32
L2 hit latency:	187

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.625
smem size	0.000
thread slot	1.000
TB slot    	1.000
L1I tag util	0.000	1	0.029	42

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.000	1	0.006	42
sp pipe util	0.000	0	0.000	42
sfu pipe util	0.000	0	0.000	42
ldst mem cycle	0.000	0	0.000	42

smem port	0.000	1

n_reg_bank	16
reg port	0.000	0	0.000	42
L1D tag util	0.000	1	0.009	42
L1D fill util	0.000	1	0.002	42
n_l1d_mshr	4096
L1D mshr util	0.000	1
n_l1d_missq	16
L1D missq util	0.000	1
L1D hit rate	0.500
L1D miss rate	0.500
L1D rsfail rate	0.000
L2 tag util	0.000	2	0.003	45
L2 fill util	0.000	0	0.000	45
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.000	0	0.000	45
L2 missq util	0.000	0	0.000	45
L2 hit rate	1.000
L2 miss rate	0.000
L2 rsfail rate	0.000

dram activity	0.000	0	0.000	45

load trans eff	0.500
load trans sz	32.000
load_useful_bytes 512, load_transaction_bytes 1024, icnt_m2s_bytes 0
n_gmem_load_insns 4, n_gmem_load_accesses 32
n_smem_access_insn 32, n_smem_accesses 85

tmp_counter/12	0.000

run 0.086, fetch 0.093, sync 0.323, control 0.004, data 0.494, struct 0.000
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 137, Miss = 137, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 10545
	L1D_total_cache_misses = 10481
	L1D_total_cache_miss_rate = 0.9939
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5220
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5261
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5252
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5293

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
716, 412, 364, 364, 316, 316, 316, 316, 268, 268, 268, 268, 268, 268, 268, 268, 
gpgpu_n_tot_thrd_icount = 6921248
gpgpu_n_tot_w_icount = 216289
gpgpu_n_stall_shd_mem = 58840
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5220
gpgpu_n_mem_write_global = 5293
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 41760
gpgpu_n_store_insn = 41801
gpgpu_n_shmem_insn = 420388
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 63232
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 50946
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7894
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:14525	W0_Idle:674739	W0_Scoreboard:563863	W1:2669	W2:2013	W3:0	W4:2013	W5:0	W6:0	W7:0	W8:2013	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:2013	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:205568
single_issue_nums: WS0:64741	WS1:51988	WS2:49780	WS3:49780	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 41760 {8:5220,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 211720 {40:5293,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 208800 {40:5220,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 42344 {8:5293,}
maxmflatency = 1102 
max_icnt2mem_latency = 557 
maxmrqlatency = 80 
max_icnt2sh_latency = 23 
averagemflatency = 700 
avg_icnt2mem_latency = 86 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 2 
mrq_lat_table:1701 	2169 	1414 	1458 	2324 	1302 	56 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	89 	2803 	7569 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	6783 	1325 	330 	703 	1322 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	9662 	705 	122 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	2 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0      6157      6140      6169      6160 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0      6128      6112      6133      6131 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0      6305      6261      6321      6293 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0      6448      6377      6461      6418 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0      6262      6230      6276      6254 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0      6525      6441      6538      6489 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0      6602      6506      6613      6558 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0      5530      5531      5535      5537 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0      5590      5591      5595      5597 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0      5558      5559      5565      5566 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0      5723      5724      5728      5730 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0      5852      5855      5859      5860 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0      5691      5692      5696      5698 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0      5923      5924      5928      5930 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0      5992      5993      5999      6000 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0      6084      6085      6120      6121 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0      6144      6145      6180      6181 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0      6112      6113      6148      6149 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0      6277      6280      6313      6314 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0      6406      6409      6442      6444 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0      6245      6246      6281      6282 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0      6477      6478      6513      6514 
dram[22]:         0         0         0         0         0      5503         0         0         0         0         0         0      6546      6547      6582      6583 
dram[23]:         0         0         0         0         0      5495         0         0         0         0         0         0      5530      5531      5535      5539 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0      5590      5595      5593      5603 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0      5558      5562      5563      5570 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0      5723      5742      5726      5751 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0      5852      5886      5856      5895 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0      5691      5707      5694      5716 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0      5923      5963      5926      5973 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0      5992      6040      5996      6049 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0      6084      6116      6101      6147 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[22]:      -nan      -nan      -nan      -nan      -nan 24.000000      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[23]:      -nan      -nan      -nan      -nan      -nan 24.000000      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 48.000000 128.000000 128.000000 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 48.000000 128.000000 128.000000 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 48.000000 128.000000 128.000000 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 48.000000 128.000000 128.000000 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 48.000000 128.000000 128.000000 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 48.000000 128.000000 128.000000 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 48.000000 128.000000 128.000000 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 48.000000 128.000000 128.000000 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 48.000000 128.000000 120.000000 
average row locality = 10424/130 = 80.184616
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[22]:         0         0         0         0         0         8         0         0         0         0         0         0        16        16        64        64 
dram[23]:         0         0         0         0         0         8         0         0         0         0         0         0        16        24        64        64 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        60 
total dram reads = 5204
min_bank_accesses = 0!
chip skew: 176/160 = 1.10
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[22]:         0         0         0         0         0        16         0         0         0         0         0         0        16        16        64        64 
dram[23]:         0         0         0         0         0        16         0         0         0         0         0         0        16        24        64        64 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        60 
total dram writes = 5220
min_bank_accesses = 0!
chip skew: 184/160 = 1.15
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none         613       611       620       640
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none         613       611       625       632
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none         613       614       621       642
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none         615       611       622       640
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none         614       610       617       640
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none         616       611       622       638
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none         621       610       621       638
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none         660       662       686       686
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none         682       685       711       714
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none         698       701       726       727
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none         737       739       767       775
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none         797       799       828       833
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none         721       725       751       756
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none         828       834       852       860
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none         855       858       885       891
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none         613       616       635       637
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none         610       613       638       635
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none         612       612       633       631
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none         611       615       636       641
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none         610       612       637       636
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none         612       614       637       636
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none         613       617       641       636
dram[22]:     none      none      none      none      none        1184    none      none      none      none      none      none         610       612       638       634
dram[23]:     none      none      none      none      none         864    none      none      none      none      none      none         652       667       680       700
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none         678       693       701       734
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none         692       711       720       747
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none         731       753       762       796
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none         782       821       816       863
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none         717       745       739       776
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none         811       861       850       890
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none         839       882       871       921
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none         610       621       626       643
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0       810       807       821       830
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0       809       803       821       827
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0       805       812       815       824
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0       809       802       814       820
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0       814       802       810       821
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0       818       803       819       819
dram[6]:          0         0         0         0         0         0         0         0         0         0         0         0       813       803       819       826
dram[7]:          0         0         0         0         0         0         0         0         0         0         0         0       827       829       890       884
dram[8]:          0         0         0         0         0         0         0         0         0         0         0         0       817       820       886       883
dram[9]:          0         0         0         0         0         0         0         0         0         0         0         0       814       816       898       886
dram[10]:          0         0         0         0         0         0         0         0         0         0         0         0       805       810       884       890
dram[11]:          0         0         0         0         0         0         0         0         0         0         0         0       880       881       909       924
dram[12]:          0         0         0         0         0         0         0         0         0         0         0         0       809       820       887       876
dram[13]:          0         0         0         0         0         0         0         0         0         0         0         0       943       944       972       987
dram[14]:          0         0         0         0         0         0         0         0         0         0         0         0      1004      1005      1033      1048
dram[15]:          0         0         0         0         0         0         0         0         0         0         0         0       806       816       821       815
dram[16]:          0         0         0         0         0         0         0         0         0         0         0         0       803       805       815       818
dram[17]:          0         0         0         0         0         0         0         0         0         0         0         0       810       805       819       815
dram[18]:          0         0         0         0         0         0         0         0         0         0         0         0       806       811       813       829
dram[19]:          0         0         0         0         0         0         0         0         0         0         0         0       803       812       814       823
dram[20]:          0         0         0         0         0         0         0         0         0         0         0         0       810       806       821       815
dram[21]:          0         0         0         0         0         0         0         0         0         0         0         0       819       822       828       826
dram[22]:          0         0         0         0         0       808         0         0         0         0         0         0       801       809       815       810
dram[23]:          0         0         0         0         0       807         0         0         0         0         0         0       808       827       873       915
dram[24]:          0         0         0         0         0         0         0         0         0         0         0         0       815       827       872       912
dram[25]:          0         0         0         0         0         0         0         0         0         0         0         0       807       834       885       905
dram[26]:          0         0         0         0         0         0         0         0         0         0         0         0       817       819       880       907
dram[27]:          0         0         0         0         0         0         0         0         0         0         0         0       845       903       900       968
dram[28]:          0         0         0         0         0         0         0         0         0         0         0         0       815       879       858       896
dram[29]:          0         0         0         0         0         0         0         0         0         0         0         0       901       964       963      1034
dram[30]:          0         0         0         0         0         0         0         0         0         0         0         0       957      1026      1020      1102
dram[31]:          0         0         0         0         0         0         0         0         0         0         0         0       801       810       815       821
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22163 n_nop=21841 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.01444
n_activity=437 dram_eff=0.7323
bk0: 0a 22163i bk1: 0a 22163i bk2: 0a 22163i bk3: 0a 22163i bk4: 0a 22163i bk5: 0a 22163i bk6: 0a 22163i bk7: 0a 22163i bk8: 0a 22163i bk9: 0a 22163i bk10: 0a 22163i bk11: 0a 22163i bk12: 16a 22132i bk13: 16a 22132i bk14: 64a 22064i bk15: 64a 22042i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.508772
Bank_Level_Parallism_Col = 1.503778
Bank_Level_Parallism_Ready = 1.112500
write_to_read_ratio_blp_rw_average = 0.546599
GrpLevelPara = 1.503778 

BW Util details:
bwutil = 0.014438 
total_CMD = 22163 
util_bw = 320 
Wasted_Col = 79 
Wasted_Row = 0 
Idle = 21764 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 65 
rwq = 0 
CCDLc_limit_alone = 65 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22163 
n_nop = 21841 
Read = 160 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 320 
Row_Bus_Util =  0.000180 
CoL_Bus_Util = 0.014438 
Either_Row_CoL_Bus_Util = 0.014529 
Issued_on_Two_Bus_Simul_Util = 0.000090 
issued_two_Eff = 0.006211 
queue_avg = 0.129901 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.129901
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22163 n_nop=21841 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.01444
n_activity=467 dram_eff=0.6852
bk0: 0a 22163i bk1: 0a 22163i bk2: 0a 22163i bk3: 0a 22163i bk4: 0a 22163i bk5: 0a 22163i bk6: 0a 22163i bk7: 0a 22163i bk8: 0a 22163i bk9: 0a 22163i bk10: 0a 22163i bk11: 0a 22163i bk12: 16a 22136i bk13: 16a 22122i bk14: 64a 22031i bk15: 64a 22029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.568345
Bank_Level_Parallism_Col = 1.555288
Bank_Level_Parallism_Ready = 1.087500
write_to_read_ratio_blp_rw_average = 0.495192
GrpLevelPara = 1.555288 

BW Util details:
bwutil = 0.014438 
total_CMD = 22163 
util_bw = 320 
Wasted_Col = 97 
Wasted_Row = 0 
Idle = 21746 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 85 
rwq = 0 
CCDLc_limit_alone = 85 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22163 
n_nop = 21841 
Read = 160 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 320 
Row_Bus_Util =  0.000180 
CoL_Bus_Util = 0.014438 
Either_Row_CoL_Bus_Util = 0.014529 
Issued_on_Two_Bus_Simul_Util = 0.000090 
issued_two_Eff = 0.006211 
queue_avg = 0.103506 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.103506
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22163 n_nop=21841 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.01444
n_activity=435 dram_eff=0.7356
bk0: 0a 22163i bk1: 0a 22163i bk2: 0a 22163i bk3: 0a 22163i bk4: 0a 22163i bk5: 0a 22163i bk6: 0a 22163i bk7: 0a 22163i bk8: 0a 22163i bk9: 0a 22163i bk10: 0a 22163i bk11: 0a 22163i bk12: 16a 22134i bk13: 16a 22123i bk14: 64a 22043i bk15: 64a 22028i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.598015
Bank_Level_Parallism_Col = 1.592040
Bank_Level_Parallism_Ready = 1.109375
write_to_read_ratio_blp_rw_average = 0.504975
GrpLevelPara = 1.592040 

BW Util details:
bwutil = 0.014438 
total_CMD = 22163 
util_bw = 320 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 21760 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 62 
rwq = 0 
CCDLc_limit_alone = 62 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22163 
n_nop = 21841 
Read = 160 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 320 
Row_Bus_Util =  0.000180 
CoL_Bus_Util = 0.014438 
Either_Row_CoL_Bus_Util = 0.014529 
Issued_on_Two_Bus_Simul_Util = 0.000090 
issued_two_Eff = 0.006211 
queue_avg = 0.141317 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.141317
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22163 n_nop=21841 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.01444
n_activity=466 dram_eff=0.6867
bk0: 0a 22163i bk1: 0a 22163i bk2: 0a 22163i bk3: 0a 22163i bk4: 0a 22163i bk5: 0a 22163i bk6: 0a 22163i bk7: 0a 22163i bk8: 0a 22163i bk9: 0a 22163i bk10: 0a 22163i bk11: 0a 22163i bk12: 16a 22128i bk13: 16a 22122i bk14: 64a 22025i bk15: 64a 22012i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.615566
Bank_Level_Parallism_Col = 1.613744
Bank_Level_Parallism_Ready = 1.137500
write_to_read_ratio_blp_rw_average = 0.504739
GrpLevelPara = 1.613744 

BW Util details:
bwutil = 0.014438 
total_CMD = 22163 
util_bw = 320 
Wasted_Col = 104 
Wasted_Row = 0 
Idle = 21739 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 80 
rwq = 0 
CCDLc_limit_alone = 80 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22163 
n_nop = 21841 
Read = 160 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 320 
Row_Bus_Util =  0.000180 
CoL_Bus_Util = 0.014438 
Either_Row_CoL_Bus_Util = 0.014529 
Issued_on_Two_Bus_Simul_Util = 0.000090 
issued_two_Eff = 0.006211 
queue_avg = 0.163065 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.163065
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22163 n_nop=21842 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.01444
n_activity=443 dram_eff=0.7223
bk0: 0a 22163i bk1: 0a 22163i bk2: 0a 22163i bk3: 0a 22163i bk4: 0a 22163i bk5: 0a 22163i bk6: 0a 22163i bk7: 0a 22163i bk8: 0a 22163i bk9: 0a 22163i bk10: 0a 22163i bk11: 0a 22163i bk12: 16a 22125i bk13: 16a 22130i bk14: 64a 22070i bk15: 64a 22043i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.532995
Bank_Level_Parallism_Col = 1.526718
Bank_Level_Parallism_Ready = 1.121875
write_to_read_ratio_blp_rw_average = 0.508906
GrpLevelPara = 1.526718 

BW Util details:
bwutil = 0.014438 
total_CMD = 22163 
util_bw = 320 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 21769 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22163 
n_nop = 21842 
Read = 160 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 320 
Row_Bus_Util =  0.000180 
CoL_Bus_Util = 0.014438 
Either_Row_CoL_Bus_Util = 0.014484 
Issued_on_Two_Bus_Simul_Util = 0.000135 
issued_two_Eff = 0.009346 
queue_avg = 0.133330 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.13333
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22163 n_nop=21839 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.01444
n_activity=477 dram_eff=0.6709
bk0: 0a 22163i bk1: 0a 22163i bk2: 0a 22163i bk3: 0a 22163i bk4: 0a 22163i bk5: 0a 22163i bk6: 0a 22163i bk7: 0a 22163i bk8: 0a 22163i bk9: 0a 22163i bk10: 0a 22163i bk11: 0a 22163i bk12: 16a 22137i bk13: 16a 22126i bk14: 64a 22041i bk15: 64a 22022i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.538095
Bank_Level_Parallism_Col = 1.539568
Bank_Level_Parallism_Ready = 1.143750
write_to_read_ratio_blp_rw_average = 0.491607
GrpLevelPara = 1.539568 

BW Util details:
bwutil = 0.014438 
total_CMD = 22163 
util_bw = 320 
Wasted_Col = 100 
Wasted_Row = 0 
Idle = 21743 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 74 
rwq = 0 
CCDLc_limit_alone = 74 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22163 
n_nop = 21839 
Read = 160 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 320 
Row_Bus_Util =  0.000180 
CoL_Bus_Util = 0.014438 
Either_Row_CoL_Bus_Util = 0.014619 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.155394 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.155394
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22163 n_nop=21839 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.01444
n_activity=490 dram_eff=0.6531
bk0: 0a 22163i bk1: 0a 22163i bk2: 0a 22163i bk3: 0a 22163i bk4: 0a 22163i bk5: 0a 22163i bk6: 0a 22163i bk7: 0a 22163i bk8: 0a 22163i bk9: 0a 22163i bk10: 0a 22163i bk11: 0a 22163i bk12: 16a 22131i bk13: 16a 22127i bk14: 64a 22030i bk15: 64a 22016i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.528604
Bank_Level_Parallism_Col = 1.529954
Bank_Level_Parallism_Ready = 1.140625
write_to_read_ratio_blp_rw_average = 0.502304
GrpLevelPara = 1.529954 

BW Util details:
bwutil = 0.014438 
total_CMD = 22163 
util_bw = 320 
Wasted_Col = 117 
Wasted_Row = 0 
Idle = 21726 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 91 
rwq = 0 
CCDLc_limit_alone = 91 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22163 
n_nop = 21839 
Read = 160 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 320 
Row_Bus_Util =  0.000180 
CoL_Bus_Util = 0.014438 
Either_Row_CoL_Bus_Util = 0.014619 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.144204 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.144204
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22163 n_nop=21839 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.01444
n_activity=371 dram_eff=0.8625
bk0: 0a 22163i bk1: 0a 22163i bk2: 0a 22163i bk3: 0a 22163i bk4: 0a 22163i bk5: 0a 22163i bk6: 0a 22163i bk7: 0a 22163i bk8: 0a 22163i bk9: 0a 22163i bk10: 0a 22163i bk11: 0a 22163i bk12: 16a 22134i bk13: 16a 22131i bk14: 64a 22046i bk15: 64a 22049i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.763689
Bank_Level_Parallism_Col = 1.734104
Bank_Level_Parallism_Ready = 1.065625
write_to_read_ratio_blp_rw_average = 0.491329
GrpLevelPara = 1.734104 

BW Util details:
bwutil = 0.014438 
total_CMD = 22163 
util_bw = 320 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 21816 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22163 
n_nop = 21839 
Read = 160 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 320 
Row_Bus_Util =  0.000180 
CoL_Bus_Util = 0.014438 
Either_Row_CoL_Bus_Util = 0.014619 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.060822 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0608221
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22163 n_nop=21839 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.01444
n_activity=365 dram_eff=0.8767
bk0: 0a 22163i bk1: 0a 22163i bk2: 0a 22163i bk3: 0a 22163i bk4: 0a 22163i bk5: 0a 22163i bk6: 0a 22163i bk7: 0a 22163i bk8: 0a 22163i bk9: 0a 22163i bk10: 0a 22163i bk11: 0a 22163i bk12: 16a 22135i bk13: 16a 22132i bk14: 64a 22009i bk15: 64a 22004i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.994236
Bank_Level_Parallism_Col = 1.965318
Bank_Level_Parallism_Ready = 1.134375
write_to_read_ratio_blp_rw_average = 0.482659
GrpLevelPara = 1.965318 

BW Util details:
bwutil = 0.014438 
total_CMD = 22163 
util_bw = 320 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 21816 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22163 
n_nop = 21839 
Read = 160 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 320 
Row_Bus_Util =  0.000180 
CoL_Bus_Util = 0.014438 
Either_Row_CoL_Bus_Util = 0.014619 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.101205 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.101205
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22163 n_nop=21839 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.01444
n_activity=381 dram_eff=0.8399
bk0: 0a 22163i bk1: 0a 22163i bk2: 0a 22163i bk3: 0a 22163i bk4: 0a 22163i bk5: 0a 22163i bk6: 0a 22163i bk7: 0a 22163i bk8: 0a 22163i bk9: 0a 22163i bk10: 0a 22163i bk11: 0a 22163i bk12: 16a 22136i bk13: 16a 22131i bk14: 64a 22052i bk15: 64a 22045i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.752161
Bank_Level_Parallism_Col = 1.728324
Bank_Level_Parallism_Ready = 1.059375
write_to_read_ratio_blp_rw_average = 0.488439
GrpLevelPara = 1.728324 

BW Util details:
bwutil = 0.014438 
total_CMD = 22163 
util_bw = 320 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 21816 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22163 
n_nop = 21839 
Read = 160 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 320 
Row_Bus_Util =  0.000180 
CoL_Bus_Util = 0.014438 
Either_Row_CoL_Bus_Util = 0.014619 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.052024 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0520236
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22163 n_nop=21839 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.01444
n_activity=378 dram_eff=0.8466
bk0: 0a 22163i bk1: 0a 22163i bk2: 0a 22163i bk3: 0a 22163i bk4: 0a 22163i bk5: 0a 22163i bk6: 0a 22163i bk7: 0a 22163i bk8: 0a 22163i bk9: 0a 22163i bk10: 0a 22163i bk11: 0a 22163i bk12: 16a 22134i bk13: 16a 22127i bk14: 64a 22004i bk15: 64a 22015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.949296
Bank_Level_Parallism_Col = 1.920904
Bank_Level_Parallism_Ready = 1.134375
write_to_read_ratio_blp_rw_average = 0.497175
GrpLevelPara = 1.920904 

BW Util details:
bwutil = 0.014438 
total_CMD = 22163 
util_bw = 320 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 21808 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22163 
n_nop = 21839 
Read = 160 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 320 
Row_Bus_Util =  0.000180 
CoL_Bus_Util = 0.014438 
Either_Row_CoL_Bus_Util = 0.014619 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.101114 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.101114
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22163 n_nop=21839 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.01444
n_activity=370 dram_eff=0.8649
bk0: 0a 22163i bk1: 0a 22163i bk2: 0a 22163i bk3: 0a 22163i bk4: 0a 22163i bk5: 0a 22163i bk6: 0a 22163i bk7: 0a 22163i bk8: 0a 22163i bk9: 0a 22163i bk10: 0a 22163i bk11: 0a 22163i bk12: 16a 22135i bk13: 16a 22133i bk14: 64a 22012i bk15: 64a 22005i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.974138
Bank_Level_Parallism_Col = 1.953890
Bank_Level_Parallism_Ready = 1.121875
write_to_read_ratio_blp_rw_average = 0.484150
GrpLevelPara = 1.953890 

BW Util details:
bwutil = 0.014438 
total_CMD = 22163 
util_bw = 320 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 21815 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22163 
n_nop = 21839 
Read = 160 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 320 
Row_Bus_Util =  0.000180 
CoL_Bus_Util = 0.014438 
Either_Row_CoL_Bus_Util = 0.014619 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.099265 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0992645
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22163 n_nop=21839 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.01444
n_activity=370 dram_eff=0.8649
bk0: 0a 22163i bk1: 0a 22163i bk2: 0a 22163i bk3: 0a 22163i bk4: 0a 22163i bk5: 0a 22163i bk6: 0a 22163i bk7: 0a 22163i bk8: 0a 22163i bk9: 0a 22163i bk10: 0a 22163i bk11: 0a 22163i bk12: 16a 22137i bk13: 16a 22132i bk14: 64a 22062i bk15: 64a 22075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.626437
Bank_Level_Parallism_Col = 1.596542
Bank_Level_Parallism_Ready = 1.146875
write_to_read_ratio_blp_rw_average = 0.487032
GrpLevelPara = 1.596542 

BW Util details:
bwutil = 0.014438 
total_CMD = 22163 
util_bw = 320 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 21815 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22163 
n_nop = 21839 
Read = 160 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 320 
Row_Bus_Util =  0.000180 
CoL_Bus_Util = 0.014438 
Either_Row_CoL_Bus_Util = 0.014619 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.100167 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.100167
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22163 n_nop=21839 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.01444
n_activity=362 dram_eff=0.884
bk0: 0a 22163i bk1: 0a 22163i bk2: 0a 22163i bk3: 0a 22163i bk4: 0a 22163i bk5: 0a 22163i bk6: 0a 22163i bk7: 0a 22163i bk8: 0a 22163i bk9: 0a 22163i bk10: 0a 22163i bk11: 0a 22163i bk12: 16a 22137i bk13: 16a 22128i bk14: 64a 22011i bk15: 64a 22005i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.002898
Bank_Level_Parallism_Col = 1.973837
Bank_Level_Parallism_Ready = 1.156250
write_to_read_ratio_blp_rw_average = 0.479651
GrpLevelPara = 1.973837 

BW Util details:
bwutil = 0.014438 
total_CMD = 22163 
util_bw = 320 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 21818 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22163 
n_nop = 21839 
Read = 160 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 320 
Row_Bus_Util =  0.000180 
CoL_Bus_Util = 0.014438 
Either_Row_CoL_Bus_Util = 0.014619 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.099941 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0999413
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22163 n_nop=21839 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.01444
n_activity=393 dram_eff=0.8142
bk0: 0a 22163i bk1: 0a 22163i bk2: 0a 22163i bk3: 0a 22163i bk4: 0a 22163i bk5: 0a 22163i bk6: 0a 22163i bk7: 0a 22163i bk8: 0a 22163i bk9: 0a 22163i bk10: 0a 22163i bk11: 0a 22163i bk12: 16a 22138i bk13: 16a 22131i bk14: 64a 22071i bk15: 64a 22063i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.576177
Bank_Level_Parallism_Col = 1.552778
Bank_Level_Parallism_Ready = 1.134375
write_to_read_ratio_blp_rw_average = 0.502778
GrpLevelPara = 1.552778 

BW Util details:
bwutil = 0.014438 
total_CMD = 22163 
util_bw = 320 
Wasted_Col = 41 
Wasted_Row = 0 
Idle = 21802 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 29 
rwq = 0 
CCDLc_limit_alone = 29 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22163 
n_nop = 21839 
Read = 160 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 320 
Row_Bus_Util =  0.000180 
CoL_Bus_Util = 0.014438 
Either_Row_CoL_Bus_Util = 0.014619 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.099490 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0994901
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22163 n_nop=21840 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.01444
n_activity=387 dram_eff=0.8269
bk0: 0a 22163i bk1: 0a 22163i bk2: 0a 22163i bk3: 0a 22163i bk4: 0a 22163i bk5: 0a 22163i bk6: 0a 22163i bk7: 0a 22163i bk8: 0a 22163i bk9: 0a 22163i bk10: 0a 22163i bk11: 0a 22163i bk12: 16a 22127i bk13: 16a 22122i bk14: 64a 22025i bk15: 64a 22013i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.851351
Bank_Level_Parallism_Col = 1.834688
Bank_Level_Parallism_Ready = 1.068750
write_to_read_ratio_blp_rw_average = 0.493225
GrpLevelPara = 1.834688 

BW Util details:
bwutil = 0.014438 
total_CMD = 22163 
util_bw = 320 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 21793 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22163 
n_nop = 21840 
Read = 160 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 320 
Row_Bus_Util =  0.000180 
CoL_Bus_Util = 0.014438 
Either_Row_CoL_Bus_Util = 0.014574 
Issued_on_Two_Bus_Simul_Util = 0.000045 
issued_two_Eff = 0.003096 
queue_avg = 0.111582 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.111582
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22163 n_nop=21840 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.01444
n_activity=384 dram_eff=0.8333
bk0: 0a 22163i bk1: 0a 22163i bk2: 0a 22163i bk3: 0a 22163i bk4: 0a 22163i bk5: 0a 22163i bk6: 0a 22163i bk7: 0a 22163i bk8: 0a 22163i bk9: 0a 22163i bk10: 0a 22163i bk11: 0a 22163i bk12: 16a 22127i bk13: 16a 22120i bk14: 64a 22035i bk15: 64a 22025i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.816940
Bank_Level_Parallism_Col = 1.800000
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.493151
GrpLevelPara = 1.800000 

BW Util details:
bwutil = 0.014438 
total_CMD = 22163 
util_bw = 320 
Wasted_Col = 46 
Wasted_Row = 0 
Idle = 21797 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22163 
n_nop = 21840 
Read = 160 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 320 
Row_Bus_Util =  0.000180 
CoL_Bus_Util = 0.014438 
Either_Row_CoL_Bus_Util = 0.014574 
Issued_on_Two_Bus_Simul_Util = 0.000045 
issued_two_Eff = 0.003096 
queue_avg = 0.161756 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.161756
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22163 n_nop=21840 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.01444
n_activity=409 dram_eff=0.7824
bk0: 0a 22163i bk1: 0a 22163i bk2: 0a 22163i bk3: 0a 22163i bk4: 0a 22163i bk5: 0a 22163i bk6: 0a 22163i bk7: 0a 22163i bk8: 0a 22163i bk9: 0a 22163i bk10: 0a 22163i bk11: 0a 22163i bk12: 16a 22135i bk13: 16a 22132i bk14: 64a 22085i bk15: 64a 22080i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.451613
Bank_Level_Parallism_Col = 1.433962
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.504043
GrpLevelPara = 1.433962 

BW Util details:
bwutil = 0.014438 
total_CMD = 22163 
util_bw = 320 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 21791 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22163 
n_nop = 21840 
Read = 160 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 320 
Row_Bus_Util =  0.000180 
CoL_Bus_Util = 0.014438 
Either_Row_CoL_Bus_Util = 0.014574 
Issued_on_Two_Bus_Simul_Util = 0.000045 
issued_two_Eff = 0.003096 
queue_avg = 0.079367 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.0793665
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22163 n_nop=21840 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.01444
n_activity=406 dram_eff=0.7882
bk0: 0a 22163i bk1: 0a 22163i bk2: 0a 22163i bk3: 0a 22163i bk4: 0a 22163i bk5: 0a 22163i bk6: 0a 22163i bk7: 0a 22163i bk8: 0a 22163i bk9: 0a 22163i bk10: 0a 22163i bk11: 0a 22163i bk12: 16a 22133i bk13: 16a 22128i bk14: 64a 22038i bk15: 64a 22028i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.692913
Bank_Level_Parallism_Col = 1.678947
Bank_Level_Parallism_Ready = 1.087500
write_to_read_ratio_blp_rw_average = 0.507895
GrpLevelPara = 1.678947 

BW Util details:
bwutil = 0.014438 
total_CMD = 22163 
util_bw = 320 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 21782 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22163 
n_nop = 21840 
Read = 160 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 320 
Row_Bus_Util =  0.000180 
CoL_Bus_Util = 0.014438 
Either_Row_CoL_Bus_Util = 0.014574 
Issued_on_Two_Bus_Simul_Util = 0.000045 
issued_two_Eff = 0.003096 
queue_avg = 0.172991 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.172991
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22163 n_nop=21840 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.01444
n_activity=397 dram_eff=0.806
bk0: 0a 22163i bk1: 0a 22163i bk2: 0a 22163i bk3: 0a 22163i bk4: 0a 22163i bk5: 0a 22163i bk6: 0a 22163i bk7: 0a 22163i bk8: 0a 22163i bk9: 0a 22163i bk10: 0a 22163i bk11: 0a 22163i bk12: 16a 22133i bk13: 16a 22129i bk14: 64a 22033i bk15: 64a 22021i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.744681
Bank_Level_Parallism_Col = 1.730667
Bank_Level_Parallism_Ready = 1.078125
write_to_read_ratio_blp_rw_average = 0.504000
GrpLevelPara = 1.730667 

BW Util details:
bwutil = 0.014438 
total_CMD = 22163 
util_bw = 320 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 21787 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 34 
rwq = 0 
CCDLc_limit_alone = 34 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22163 
n_nop = 21840 
Read = 160 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 320 
Row_Bus_Util =  0.000180 
CoL_Bus_Util = 0.014438 
Either_Row_CoL_Bus_Util = 0.014574 
Issued_on_Two_Bus_Simul_Util = 0.000045 
issued_two_Eff = 0.003096 
queue_avg = 0.165185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.165185
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22163 n_nop=21840 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.01444
n_activity=398 dram_eff=0.804
bk0: 0a 22163i bk1: 0a 22163i bk2: 0a 22163i bk3: 0a 22163i bk4: 0a 22163i bk5: 0a 22163i bk6: 0a 22163i bk7: 0a 22163i bk8: 0a 22163i bk9: 0a 22163i bk10: 0a 22163i bk11: 0a 22163i bk12: 16a 22132i bk13: 16a 22122i bk14: 64a 22029i bk15: 64a 22019i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.786667
Bank_Level_Parallism_Col = 1.770054
Bank_Level_Parallism_Ready = 1.100000
write_to_read_ratio_blp_rw_average = 0.500000
GrpLevelPara = 1.770054 

BW Util details:
bwutil = 0.014438 
total_CMD = 22163 
util_bw = 320 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 21788 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22163 
n_nop = 21840 
Read = 160 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 320 
Row_Bus_Util =  0.000180 
CoL_Bus_Util = 0.014438 
Either_Row_CoL_Bus_Util = 0.014574 
Issued_on_Two_Bus_Simul_Util = 0.000045 
issued_two_Eff = 0.003096 
queue_avg = 0.165952 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.165952
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22163 n_nop=21840 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=160 n_wr_bk=0 bw_util=0.01444
n_activity=383 dram_eff=0.8355
bk0: 0a 22163i bk1: 0a 22163i bk2: 0a 22163i bk3: 0a 22163i bk4: 0a 22163i bk5: 0a 22163i bk6: 0a 22163i bk7: 0a 22163i bk8: 0a 22163i bk9: 0a 22163i bk10: 0a 22163i bk11: 0a 22163i bk12: 16a 22124i bk13: 16a 22118i bk14: 64a 22034i bk15: 64a 22028i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.855556
Bank_Level_Parallism_Col = 1.838440
Bank_Level_Parallism_Ready = 1.056250
write_to_read_ratio_blp_rw_average = 0.484680
GrpLevelPara = 1.838440 

BW Util details:
bwutil = 0.014438 
total_CMD = 22163 
util_bw = 320 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 21803 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22163 
n_nop = 21840 
Read = 160 
Write = 160 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 320 
Row_Bus_Util =  0.000180 
CoL_Bus_Util = 0.014438 
Either_Row_CoL_Bus_Util = 0.014574 
Issued_on_Two_Bus_Simul_Util = 0.000045 
issued_two_Eff = 0.003096 
queue_avg = 0.151514 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.151514
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22163 n_nop=21815 n_act=5 n_pre=0 n_ref_event=0 n_req=344 n_rd=168 n_rd_L2_A=0 n_write=176 n_wr_bk=0 bw_util=0.01552
n_activity=501 dram_eff=0.6866
bk0: 0a 22163i bk1: 0a 22163i bk2: 0a 22163i bk3: 0a 22163i bk4: 0a 22163i bk5: 8a 22131i bk6: 0a 22163i bk7: 0a 22163i bk8: 0a 22163i bk9: 0a 22163i bk10: 0a 22163i bk11: 0a 22163i bk12: 16a 22129i bk13: 16a 22125i bk14: 64a 22031i bk15: 64a 22030i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985465
Row_Buffer_Locality_read = 0.970238
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.602247
Bank_Level_Parallism_Col = 1.589165
Bank_Level_Parallism_Ready = 1.078488
write_to_read_ratio_blp_rw_average = 0.521445
GrpLevelPara = 1.589165 

BW Util details:
bwutil = 0.015521 
total_CMD = 22163 
util_bw = 344 
Wasted_Col = 101 
Wasted_Row = 0 
Idle = 21718 

BW Util Bottlenecks: 
RCDc_limit = 54 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 67 
rwq = 0 
CCDLc_limit_alone = 67 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22163 
n_nop = 21815 
Read = 168 
Write = 176 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 344 
total_req = 344 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 344 
Row_Bus_Util =  0.000226 
CoL_Bus_Util = 0.015521 
Either_Row_CoL_Bus_Util = 0.015702 
Issued_on_Two_Bus_Simul_Util = 0.000045 
issued_two_Eff = 0.002874 
queue_avg = 0.170780 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.17078
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22163 n_nop=21798 n_act=5 n_pre=0 n_ref_event=0 n_req=360 n_rd=176 n_rd_L2_A=0 n_write=184 n_wr_bk=0 bw_util=0.01624
n_activity=529 dram_eff=0.6805
bk0: 0a 22163i bk1: 0a 22163i bk2: 0a 22163i bk3: 0a 22163i bk4: 0a 22163i bk5: 8a 22131i bk6: 0a 22163i bk7: 0a 22163i bk8: 0a 22163i bk9: 0a 22163i bk10: 0a 22163i bk11: 0a 22163i bk12: 16a 22136i bk13: 24a 22119i bk14: 64a 22024i bk15: 64a 22004i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986111
Row_Buffer_Locality_read = 0.971591
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.612288
Bank_Level_Parallism_Col = 1.595745
Bank_Level_Parallism_Ready = 1.130556
write_to_read_ratio_blp_rw_average = 0.527660
GrpLevelPara = 1.595745 

BW Util details:
bwutil = 0.016243 
total_CMD = 22163 
util_bw = 360 
Wasted_Col = 112 
Wasted_Row = 0 
Idle = 21691 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 88 
rwq = 0 
CCDLc_limit_alone = 88 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22163 
n_nop = 21798 
Read = 176 
Write = 184 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 360 
total_req = 360 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 360 
Row_Bus_Util =  0.000226 
CoL_Bus_Util = 0.016243 
Either_Row_CoL_Bus_Util = 0.016469 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.116275 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.116275
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22163 n_nop=21823 n_act=4 n_pre=0 n_ref_event=0 n_req=336 n_rd=168 n_rd_L2_A=0 n_write=168 n_wr_bk=0 bw_util=0.01516
n_activity=461 dram_eff=0.7289
bk0: 0a 22163i bk1: 0a 22163i bk2: 0a 22163i bk3: 0a 22163i bk4: 0a 22163i bk5: 0a 22163i bk6: 0a 22163i bk7: 0a 22163i bk8: 0a 22163i bk9: 0a 22163i bk10: 0a 22163i bk11: 0a 22163i bk12: 16a 22136i bk13: 24a 22120i bk14: 64a 22023i bk15: 64a 21995i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.691943
Bank_Level_Parallism_Col = 1.679335
Bank_Level_Parallism_Ready = 1.178571
write_to_read_ratio_blp_rw_average = 0.536817
GrpLevelPara = 1.679335 

BW Util details:
bwutil = 0.015160 
total_CMD = 22163 
util_bw = 336 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 21741 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 74 
rwq = 0 
CCDLc_limit_alone = 74 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22163 
n_nop = 21823 
Read = 168 
Write = 168 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 336 
Row_Bus_Util =  0.000180 
CoL_Bus_Util = 0.015160 
Either_Row_CoL_Bus_Util = 0.015341 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.133962 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.133962
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22163 n_nop=21823 n_act=4 n_pre=0 n_ref_event=0 n_req=336 n_rd=168 n_rd_L2_A=0 n_write=168 n_wr_bk=0 bw_util=0.01516
n_activity=478 dram_eff=0.7029
bk0: 0a 22163i bk1: 0a 22163i bk2: 0a 22163i bk3: 0a 22163i bk4: 0a 22163i bk5: 0a 22163i bk6: 0a 22163i bk7: 0a 22163i bk8: 0a 22163i bk9: 0a 22163i bk10: 0a 22163i bk11: 0a 22163i bk12: 16a 22132i bk13: 24a 22123i bk14: 64a 22030i bk15: 64a 21992i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.623288
Bank_Level_Parallism_Col = 1.613272
Bank_Level_Parallism_Ready = 1.169643
write_to_read_ratio_blp_rw_average = 0.510297
GrpLevelPara = 1.613272 

BW Util details:
bwutil = 0.015160 
total_CMD = 22163 
util_bw = 336 
Wasted_Col = 102 
Wasted_Row = 0 
Idle = 21725 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 90 
rwq = 0 
CCDLc_limit_alone = 90 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22163 
n_nop = 21823 
Read = 168 
Write = 168 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 336 
Row_Bus_Util =  0.000180 
CoL_Bus_Util = 0.015160 
Either_Row_CoL_Bus_Util = 0.015341 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.132338 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.132338
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22163 n_nop=21825 n_act=4 n_pre=0 n_ref_event=0 n_req=336 n_rd=168 n_rd_L2_A=0 n_write=168 n_wr_bk=0 bw_util=0.01516
n_activity=461 dram_eff=0.7289
bk0: 0a 22163i bk1: 0a 22163i bk2: 0a 22163i bk3: 0a 22163i bk4: 0a 22163i bk5: 0a 22163i bk6: 0a 22163i bk7: 0a 22163i bk8: 0a 22163i bk9: 0a 22163i bk10: 0a 22163i bk11: 0a 22163i bk12: 16a 22134i bk13: 24a 22131i bk14: 64a 22027i bk15: 64a 21996i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.658768
Bank_Level_Parallism_Col = 1.650831
Bank_Level_Parallism_Ready = 1.169643
write_to_read_ratio_blp_rw_average = 0.510689
GrpLevelPara = 1.650831 

BW Util details:
bwutil = 0.015160 
total_CMD = 22163 
util_bw = 336 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 21741 

BW Util Bottlenecks: 
RCDc_limit = 28 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 74 
rwq = 0 
CCDLc_limit_alone = 74 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22163 
n_nop = 21825 
Read = 168 
Write = 168 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 336 
Row_Bus_Util =  0.000180 
CoL_Bus_Util = 0.015160 
Either_Row_CoL_Bus_Util = 0.015251 
Issued_on_Two_Bus_Simul_Util = 0.000090 
issued_two_Eff = 0.005917 
queue_avg = 0.176510 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.17651
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22163 n_nop=21824 n_act=4 n_pre=0 n_ref_event=0 n_req=336 n_rd=168 n_rd_L2_A=0 n_write=168 n_wr_bk=0 bw_util=0.01516
n_activity=473 dram_eff=0.7104
bk0: 0a 22163i bk1: 0a 22163i bk2: 0a 22163i bk3: 0a 22163i bk4: 0a 22163i bk5: 0a 22163i bk6: 0a 22163i bk7: 0a 22163i bk8: 0a 22163i bk9: 0a 22163i bk10: 0a 22163i bk11: 0a 22163i bk12: 16a 22132i bk13: 24a 22122i bk14: 64a 22026i bk15: 64a 21997i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.608597
Bank_Level_Parallism_Col = 1.606818
Bank_Level_Parallism_Ready = 1.160714
write_to_read_ratio_blp_rw_average = 0.520455
GrpLevelPara = 1.606818 

BW Util details:
bwutil = 0.015160 
total_CMD = 22163 
util_bw = 336 
Wasted_Col = 106 
Wasted_Row = 0 
Idle = 21721 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 93 
rwq = 0 
CCDLc_limit_alone = 93 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22163 
n_nop = 21824 
Read = 168 
Write = 168 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 336 
Row_Bus_Util =  0.000180 
CoL_Bus_Util = 0.015160 
Either_Row_CoL_Bus_Util = 0.015296 
Issued_on_Two_Bus_Simul_Util = 0.000045 
issued_two_Eff = 0.002950 
queue_avg = 0.189911 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.189911
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22163 n_nop=21825 n_act=4 n_pre=0 n_ref_event=0 n_req=336 n_rd=168 n_rd_L2_A=0 n_write=168 n_wr_bk=0 bw_util=0.01516
n_activity=453 dram_eff=0.7417
bk0: 0a 22163i bk1: 0a 22163i bk2: 0a 22163i bk3: 0a 22163i bk4: 0a 22163i bk5: 0a 22163i bk6: 0a 22163i bk7: 0a 22163i bk8: 0a 22163i bk9: 0a 22163i bk10: 0a 22163i bk11: 0a 22163i bk12: 16a 22128i bk13: 24a 22137i bk14: 64a 22043i bk15: 64a 21986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.660287
Bank_Level_Parallism_Col = 1.652278
Bank_Level_Parallism_Ready = 1.238095
write_to_read_ratio_blp_rw_average = 0.515588
GrpLevelPara = 1.652278 

BW Util details:
bwutil = 0.015160 
total_CMD = 22163 
util_bw = 336 
Wasted_Col = 82 
Wasted_Row = 0 
Idle = 21745 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 70 
rwq = 0 
CCDLc_limit_alone = 70 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22163 
n_nop = 21825 
Read = 168 
Write = 168 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 336 
Row_Bus_Util =  0.000180 
CoL_Bus_Util = 0.015160 
Either_Row_CoL_Bus_Util = 0.015251 
Issued_on_Two_Bus_Simul_Util = 0.000090 
issued_two_Eff = 0.005917 
queue_avg = 0.155259 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.155259
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22163 n_nop=21825 n_act=4 n_pre=0 n_ref_event=0 n_req=336 n_rd=168 n_rd_L2_A=0 n_write=168 n_wr_bk=0 bw_util=0.01516
n_activity=472 dram_eff=0.7119
bk0: 0a 22163i bk1: 0a 22163i bk2: 0a 22163i bk3: 0a 22163i bk4: 0a 22163i bk5: 0a 22163i bk6: 0a 22163i bk7: 0a 22163i bk8: 0a 22163i bk9: 0a 22163i bk10: 0a 22163i bk11: 0a 22163i bk12: 16a 22132i bk13: 24a 22131i bk14: 64a 22034i bk15: 64a 22002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.591224
Bank_Level_Parallism_Col = 1.583333
Bank_Level_Parallism_Ready = 1.205357
write_to_read_ratio_blp_rw_average = 0.502315
GrpLevelPara = 1.583333 

BW Util details:
bwutil = 0.015160 
total_CMD = 22163 
util_bw = 336 
Wasted_Col = 97 
Wasted_Row = 0 
Idle = 21730 

BW Util Bottlenecks: 
RCDc_limit = 29 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 85 
rwq = 0 
CCDLc_limit_alone = 85 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22163 
n_nop = 21825 
Read = 168 
Write = 168 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 336 
Row_Bus_Util =  0.000180 
CoL_Bus_Util = 0.015160 
Either_Row_CoL_Bus_Util = 0.015251 
Issued_on_Two_Bus_Simul_Util = 0.000090 
issued_two_Eff = 0.005917 
queue_avg = 0.197762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.197762
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22163 n_nop=21824 n_act=4 n_pre=0 n_ref_event=0 n_req=336 n_rd=168 n_rd_L2_A=0 n_write=168 n_wr_bk=0 bw_util=0.01516
n_activity=493 dram_eff=0.6815
bk0: 0a 22163i bk1: 0a 22163i bk2: 0a 22163i bk3: 0a 22163i bk4: 0a 22163i bk5: 0a 22163i bk6: 0a 22163i bk7: 0a 22163i bk8: 0a 22163i bk9: 0a 22163i bk10: 0a 22163i bk11: 0a 22163i bk12: 16a 22133i bk13: 24a 22134i bk14: 64a 22036i bk15: 64a 22002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.531390
Bank_Level_Parallism_Col = 1.529279
Bank_Level_Parallism_Ready = 1.178571
write_to_read_ratio_blp_rw_average = 0.506757
GrpLevelPara = 1.529279 

BW Util details:
bwutil = 0.015160 
total_CMD = 22163 
util_bw = 336 
Wasted_Col = 110 
Wasted_Row = 0 
Idle = 21717 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22163 
n_nop = 21824 
Read = 168 
Write = 168 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 336 
Row_Bus_Util =  0.000180 
CoL_Bus_Util = 0.015160 
Either_Row_CoL_Bus_Util = 0.015296 
Issued_on_Two_Bus_Simul_Util = 0.000045 
issued_two_Eff = 0.002950 
queue_avg = 0.221631 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.221631
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22163 n_nop=21833 n_act=4 n_pre=0 n_ref_event=0 n_req=328 n_rd=164 n_rd_L2_A=0 n_write=164 n_wr_bk=0 bw_util=0.0148
n_activity=463 dram_eff=0.7084
bk0: 0a 22163i bk1: 0a 22163i bk2: 0a 22163i bk3: 0a 22163i bk4: 0a 22163i bk5: 0a 22163i bk6: 0a 22163i bk7: 0a 22163i bk8: 0a 22163i bk9: 0a 22163i bk10: 0a 22163i bk11: 0a 22163i bk12: 16a 22127i bk13: 24a 22125i bk14: 64a 22043i bk15: 60a 22022i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987805
Row_Buffer_Locality_read = 0.975610
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.597590
Bank_Level_Parallism_Col = 1.595642
Bank_Level_Parallism_Ready = 1.094512
write_to_read_ratio_blp_rw_average = 0.506053
GrpLevelPara = 1.595642 

BW Util details:
bwutil = 0.014799 
total_CMD = 22163 
util_bw = 328 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 21748 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 74 
rwq = 0 
CCDLc_limit_alone = 74 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 22163 
n_nop = 21833 
Read = 164 
Write = 164 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 328 
total_req = 328 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 328 
Row_Bus_Util =  0.000180 
CoL_Bus_Util = 0.014799 
Either_Row_CoL_Bus_Util = 0.014890 
Issued_on_Two_Bus_Simul_Util = 0.000090 
issued_two_Eff = 0.006061 
queue_avg = 0.128322 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.128322

========= L2 cache stats =========
L2_cache_bank[0]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 249, Miss = 129, Miss_rate = 0.518, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 224, Miss = 96, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 176, Miss = 88, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 176, Miss = 88, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 176, Miss = 88, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 176, Miss = 88, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 176, Miss = 88, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 176, Miss = 88, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 176, Miss = 88, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 160, Miss = 80, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 168, Miss = 84, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 10513
L2_total_cache_misses = 5245
L2_total_cache_miss_rate = 0.4989
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1299
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3905
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5252
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 39
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5220
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5293
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=10513
icnt_total_pkts_simt_to_mem=10513
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 10513
Req_Network_cycles = 29517
Req_Network_injected_packets_per_cycle =       0.3562 
Req_Network_conflicts_per_cycle =       0.8556
Req_Network_conflicts_per_cycle_util =      12.0491
Req_Bank_Level_Parallism =       5.0157
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2816
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0056

Reply_Network_injected_packets_num = 10513
Reply_Network_cycles = 29517
Reply_Network_injected_packets_per_cycle =        0.3562
Reply_Network_conflicts_per_cycle =        0.1015
Reply_Network_conflicts_per_cycle_util =       1.5531
Reply_Bank_Level_Parallism =       5.4500
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0024
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0045
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 46 sec (46 sec)
gpgpu_simulation_rate = 138909 (inst/sec)
gpgpu_simulation_rate = 641 (cycle/sec)
gpgpu_silicon_slowdown = 1765990x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
