verilog
=======

share the code


1.You must give the dividend and divisor fist

2. And give one cycle reset 

3. finally you give the en signal

4. the result will come up after a_with cycle


it is a non-restoring divider .
