{"vcs1":{"timestamp_begin":1682458700.928488731, "rt":0.41, "ut":0.22, "st":0.13}}
{"vcselab":{"timestamp_begin":1682458701.374951064, "rt":0.35, "ut":0.22, "st":0.08}}
{"link":{"timestamp_begin":1682458701.741873947, "rt":0.19, "ut":0.06, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682458700.586566552}
{"VCS_COMP_START_TIME": 1682458700.586566552}
{"VCS_COMP_END_TIME": 1682458701.974736673}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -nc ./alu.sv ./constants.sv ./controlpath.sv ./datapath.sv ./library.sv ./memory.sv ./regfile.sv ./RISC240.sv"}
{"vcs1": {"peak_mem": 339800}}
{"stitch_vcselab": {"peak_mem": 238976}}
