// Seed: 1624931302
module module_0 ();
  id_1 :
  assert property (@(id_1) id_1) @(posedge id_1 or posedge id_1) $signed(92);
  ;
  parameter id_2 = 1;
  assign module_1.id_12 = 0;
  id_3 :
  assert property (@(posedge id_2) id_1 || 1) $unsigned(28);
  ;
  assign id_3 = id_2, id_1 = -1;
endmodule
module module_1 #(
    parameter id_5 = 32'd24
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout reg id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire _id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  module_0 modCall_1 ();
  input logic [7:0] id_1;
  assign id_7 = id_6 ? id_5 : id_9 == id_5;
  bit [-1 : id_5] id_12, id_13;
  assign id_13 = id_11;
  localparam id_14 = -1;
  wire  id_15;
  logic id_16;
  ;
  genvar id_17;
  localparam id_18 = id_14;
  always
    if (1) id_12 = -1;
    else id_11 <= id_1[-1];
  logic id_19;
  parameter id_20 = id_18;
endmodule
