// Seed: 3959865311
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wor id_7 = 1'b0;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    output supply1 id_2,
    input tri0 id_3,
    input uwire id_4
    , id_17,
    output logic id_5,
    input wor id_6,
    input supply0 id_7,
    output supply0 id_8,
    output supply0 id_9,
    input tri0 id_10,
    input tri0 id_11,
    output uwire id_12,
    output wire id_13,
    input uwire id_14,
    input uwire id_15
);
  wor id_18 = 1;
  always @(1 == 1 or posedge 1'b0 - 1) begin
    id_5 <= 1;
  end
  module_0(
      id_18, id_17, id_18, id_18, id_18, id_17
  );
endmodule
