(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param15 = ((&{((8'ha9) ? (8'ha8) : (8'ha1))}) ? (((-(8'hae)) == (&(8'h9e))) ? (^~(8'ha7)) : (~^(~|(8'hb0)))) : {(((8'ha1) ? (8'ha2) : (8'ha3)) ? ((8'hb0) == (8'had)) : ((8'hae) ? (8'ha2) : (8'h9d)))}))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h48):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(3'h4):(1'h0)] wire3;
  input wire signed [(3'h5):(1'h0)] wire2;
  input wire [(2'h3):(1'h0)] wire1;
  input wire signed [(4'ha):(1'h0)] wire0;
  wire signed [(4'h8):(1'h0)] wire14;
  wire [(2'h3):(1'h0)] wire13;
  wire signed [(2'h2):(1'h0)] wire12;
  wire signed [(3'h4):(1'h0)] wire11;
  wire signed [(4'ha):(1'h0)] wire10;
  wire [(2'h2):(1'h0)] wire9;
  wire signed [(4'ha):(1'h0)] wire8;
  wire [(4'h8):(1'h0)] wire7;
  wire [(4'h8):(1'h0)] wire6;
  wire [(3'h5):(1'h0)] wire5;
  wire [(4'hb):(1'h0)] wire4;
  assign y = {wire14,
                 wire13,
                 wire12,
                 wire11,
                 wire10,
                 wire9,
                 wire8,
                 wire7,
                 wire6,
                 wire5,
                 wire4,
                 (1'h0)};
  assign wire4 = (+({$unsigned(wire0)} ?
                     ((wire1 ? wire0 : (8'haa)) ?
                         wire2[(3'h5):(3'h4)] : $unsigned(wire0)) : {wire1}));
  assign wire5 = $unsigned($signed($unsigned($unsigned(wire0))));
  assign wire6 = wire3[(2'h3):(2'h2)];
  assign wire7 = (~wire6);
  assign wire8 = (wire3 ? $signed({(!wire7)}) : wire2);
  assign wire9 = wire7;
  assign wire10 = (~|wire8);
  assign wire11 = (wire5 ?
                      wire7 : ((^~(~&wire5)) ?
                          (|(wire6 ? wire2 : wire10)) : ((&(8'haf)) >= wire0)));
  assign wire12 = (~(wire7[(3'h7):(3'h4)] >= wire8[(4'h9):(3'h7)]));
  assign wire13 = {(~(^wire11))};
  assign wire14 = wire4[(4'h9):(1'h0)];
endmodule