$date
	Thu Mar 10 09:29:23 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module stHS_tb $end
$var wire 1 ! d $end
$var wire 1 " bo $end
$var reg 1 # a $end
$var reg 1 $ b $end
$scope module n1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var reg 1 " bo $end
$var reg 1 ! d $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
1"
0!
$end
#5
1!
1#
#10
0!
1$
#15
0"
1!
0#
#35
