
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.57

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.06 source latency lfsr_reg[9]$_SDFFE_PN0P_/CK ^
  -0.06 target latency lfsr_reg[10]$_SDFFE_PN1P_/CK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: valid_reg$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: valid_reg$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.97    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.46    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
     9   12.56    0.01    0.04    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.01    0.00    0.06 ^ valid_reg$_SDFFE_PP0P_/CK (DFF_X1)
     2    2.96    0.01    0.09    0.15 v valid_reg$_SDFFE_PP0P_/Q (DFF_X1)
                                         net33 (net)
                  0.01    0.00    0.15 v _097_/A (INV_X1)
     1    1.76    0.01    0.01    0.16 ^ _097_/ZN (INV_X1)
                                         _042_ (net)
                  0.01    0.00    0.16 ^ _101_/B1 (AOI21_X1)
     1    1.29    0.01    0.01    0.17 v _101_/ZN (AOI21_X1)
                                         _016_ (net)
                  0.01    0.00    0.17 v valid_reg$_SDFFE_PP0P_/D (DFF_X1)
                                  0.17   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.97    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.46    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
     9   12.56    0.01    0.04    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.01    0.00    0.06 ^ valid_reg$_SDFFE_PP0P_/CK (DFF_X1)
                          0.00    0.06   clock reconvergence pessimism
                          0.00    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.17   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: seed_in[7] (input port clocked by core_clock)
Endpoint: lfsr_reg[0]$_SDFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    1.05    0.00    0.00    0.20 v seed_in[7] (in)
                                         seed_in[7] (net)
                  0.00    0.00    0.20 v input14/A (BUF_X1)
     2    4.35    0.01    0.03    0.23 v input14/Z (BUF_X1)
                                         net14 (net)
                  0.01    0.00    0.23 v _109_/A4 (NOR4_X1)
     1    2.21    0.05    0.08    0.31 ^ _109_/ZN (NOR4_X1)
                                         _053_ (net)
                  0.05    0.00    0.31 ^ _110_/A4 (AND4_X1)
     1    3.45    0.02    0.07    0.38 ^ _110_/ZN (AND4_X1)
                                         _054_ (net)
                  0.02    0.00    0.38 ^ _111_/A (BUF_X4)
     8   15.59    0.01    0.03    0.41 ^ _111_/Z (BUF_X4)
                                         _055_ (net)
                  0.01    0.00    0.41 ^ _113_/B1 (OAI33_X1)
     1    1.74    0.01    0.02    0.43 v _113_/ZN (OAI33_X1)
                                         _057_ (net)
                  0.01    0.00    0.43 v _114_/A2 (NOR2_X1)
     1    1.35    0.01    0.03    0.46 ^ _114_/ZN (NOR2_X1)
                                         _000_ (net)
                  0.01    0.00    0.46 ^ lfsr_reg[0]$_SDFFE_PN1P_/D (DFF_X1)
                                  0.46   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    4.97    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.46    0.01    0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    1.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
     9   12.56    0.01    0.04    1.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.01    0.00    1.06 ^ lfsr_reg[0]$_SDFFE_PN1P_/CK (DFF_X1)
                          0.00    1.06   clock reconvergence pessimism
                         -0.03    1.03   library setup time
                                  1.03   data required time
-----------------------------------------------------------------------------
                                  1.03   data required time
                                 -0.46   data arrival time
-----------------------------------------------------------------------------
                                  0.57   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: seed_in[7] (input port clocked by core_clock)
Endpoint: lfsr_reg[0]$_SDFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    1.05    0.00    0.00    0.20 v seed_in[7] (in)
                                         seed_in[7] (net)
                  0.00    0.00    0.20 v input14/A (BUF_X1)
     2    4.35    0.01    0.03    0.23 v input14/Z (BUF_X1)
                                         net14 (net)
                  0.01    0.00    0.23 v _109_/A4 (NOR4_X1)
     1    2.21    0.05    0.08    0.31 ^ _109_/ZN (NOR4_X1)
                                         _053_ (net)
                  0.05    0.00    0.31 ^ _110_/A4 (AND4_X1)
     1    3.45    0.02    0.07    0.38 ^ _110_/ZN (AND4_X1)
                                         _054_ (net)
                  0.02    0.00    0.38 ^ _111_/A (BUF_X4)
     8   15.59    0.01    0.03    0.41 ^ _111_/Z (BUF_X4)
                                         _055_ (net)
                  0.01    0.00    0.41 ^ _113_/B1 (OAI33_X1)
     1    1.74    0.01    0.02    0.43 v _113_/ZN (OAI33_X1)
                                         _057_ (net)
                  0.01    0.00    0.43 v _114_/A2 (NOR2_X1)
     1    1.35    0.01    0.03    0.46 ^ _114_/ZN (NOR2_X1)
                                         _000_ (net)
                  0.01    0.00    0.46 ^ lfsr_reg[0]$_SDFFE_PN1P_/D (DFF_X1)
                                  0.46   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    4.97    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.46    0.01    0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    1.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
     9   12.56    0.01    0.04    1.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.01    0.00    1.06 ^ lfsr_reg[0]$_SDFFE_PN1P_/CK (DFF_X1)
                          0.00    1.06   clock reconvergence pessimism
                         -0.03    1.03   library setup time
                                  1.03   data required time
-----------------------------------------------------------------------------
                                  1.03   data required time
                                 -0.46   data arrival time
-----------------------------------------------------------------------------
                                  0.57   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.14070993661880493

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7087

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
8.25782299041748

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7886

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: lfsr_reg[10]$_SDFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: lfsr_reg[0]$_SDFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
   0.00    0.06 ^ lfsr_reg[10]$_SDFFE_PN1P_/CK (DFF_X1)
   0.09    0.16 v lfsr_reg[10]$_SDFFE_PN1P_/Q (DFF_X1)
   0.06    0.21 v _102_/Z (XOR2_X1)
   0.04    0.25 v _104_/ZN (XNOR2_X1)
   0.05    0.31 ^ _105_/ZN (NOR3_X1)
   0.01    0.32 v _114_/ZN (NOR2_X1)
   0.00    0.32 v lfsr_reg[0]$_SDFFE_PN1P_/D (DFF_X1)
           0.32   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    1.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
   0.00    1.06 ^ lfsr_reg[0]$_SDFFE_PN1P_/CK (DFF_X1)
   0.00    1.06   clock reconvergence pessimism
  -0.04    1.03   library setup time
           1.03   data required time
---------------------------------------------------------
           1.03   data required time
          -0.32   data arrival time
---------------------------------------------------------
           0.71   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: valid_reg$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: valid_reg$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
   0.00    0.06 ^ valid_reg$_SDFFE_PP0P_/CK (DFF_X1)
   0.09    0.15 v valid_reg$_SDFFE_PP0P_/Q (DFF_X1)
   0.01    0.16 ^ _097_/ZN (INV_X1)
   0.01    0.17 v _101_/ZN (AOI21_X1)
   0.00    0.17 v valid_reg$_SDFFE_PP0P_/D (DFF_X1)
           0.17   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
   0.00    0.06 ^ valid_reg$_SDFFE_PP0P_/CK (DFF_X1)
   0.00    0.06   clock reconvergence pessimism
   0.00    0.07   library hold time
           0.07   data required time
---------------------------------------------------------
           0.07   data required time
          -0.17   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.0636

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.0631

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.4597

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.5727

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
124.581249

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.03e-04   6.83e-06   1.34e-06   1.12e-04  45.8%
Combinational          3.76e-05   2.25e-05   2.97e-06   6.31e-05  25.9%
Clock                  3.40e-05   3.49e-05   1.03e-07   6.90e-05  28.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.75e-04   6.42e-05   4.41e-06   2.44e-04 100.0%
                          71.8%      26.4%       1.8%
