{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1624112181846 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1624112181847 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 19 17:16:21 2021 " "Processing started: Sat Jun 19 17:16:21 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1624112181847 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1624112181847 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGAPOSMachine -c FPGAPOSMachine " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGAPOSMachine -c FPGAPOSMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1624112181847 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1624112182386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgaposmachine.v 1 1 " "Found 1 design units, including 1 entities, in source file fpgaposmachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGAPOSMachine " "Found entity 1: FPGAPOSMachine" {  } { { "FPGAPOSMachine.v" "" { Text "C:/Users/menes/Desktop/FPGA-POS-Machine-main/FPGA-POS-Machine-main/Quartus/FPGAPOSMachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624112182437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624112182437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgasync.v 1 1 " "Found 1 design units, including 1 entities, in source file vgasync.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgasync " "Found entity 1: vgasync" {  } { { "vgasync.v" "" { Text "C:/Users/menes/Desktop/FPGA-POS-Machine-main/FPGA-POS-Machine-main/Quartus/vgasync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624112182441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624112182441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgatest.v 1 1 " "Found 1 design units, including 1 entities, in source file vgatest.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgatestbench " "Found entity 1: vgatestbench" {  } { { "vgatest.v" "" { Text "C:/Users/menes/Desktop/FPGA-POS-Machine-main/FPGA-POS-Machine-main/Quartus/vgatest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624112182443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624112182443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkgenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file clkgenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkgenerator " "Found entity 1: clkgenerator" {  } { { "clkgenerator.v" "" { Text "C:/Users/menes/Desktop/FPGA-POS-Machine-main/FPGA-POS-Machine-main/Quartus/clkgenerator.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624112182446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624112182446 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGAPOSMachine " "Elaborating entity \"FPGAPOSMachine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1624112182476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgasync vgasync:vgasync " "Elaborating entity \"vgasync\" for hierarchy \"vgasync:vgasync\"" {  } { { "FPGAPOSMachine.v" "vgasync" { Text "C:/Users/menes/Desktop/FPGA-POS-Machine-main/FPGA-POS-Machine-main/Quartus/FPGAPOSMachine.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624112182491 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vgasync.v(51) " "Verilog HDL assignment warning at vgasync.v(51): truncated value with size 32 to match size of target (10)" {  } { { "vgasync.v" "" { Text "C:/Users/menes/Desktop/FPGA-POS-Machine-main/FPGA-POS-Machine-main/Quartus/vgasync.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1624112182492 "|FPGAPOSMachine|vgasync:vgasync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vgasync.v(52) " "Verilog HDL assignment warning at vgasync.v(52): truncated value with size 32 to match size of target (10)" {  } { { "vgasync.v" "" { Text "C:/Users/menes/Desktop/FPGA-POS-Machine-main/FPGA-POS-Machine-main/Quartus/vgasync.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1624112182492 "|FPGAPOSMachine|vgasync:vgasync"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "red\[0\] GND " "Pin \"red\[0\]\" is stuck at GND" {  } { { "FPGAPOSMachine.v" "" { Text "C:/Users/menes/Desktop/FPGA-POS-Machine-main/FPGA-POS-Machine-main/Quartus/FPGAPOSMachine.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1624112182900 "|FPGAPOSMachine|red[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[1\] GND " "Pin \"red\[1\]\" is stuck at GND" {  } { { "FPGAPOSMachine.v" "" { Text "C:/Users/menes/Desktop/FPGA-POS-Machine-main/FPGA-POS-Machine-main/Quartus/FPGAPOSMachine.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1624112182900 "|FPGAPOSMachine|red[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[2\] GND " "Pin \"red\[2\]\" is stuck at GND" {  } { { "FPGAPOSMachine.v" "" { Text "C:/Users/menes/Desktop/FPGA-POS-Machine-main/FPGA-POS-Machine-main/Quartus/FPGAPOSMachine.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1624112182900 "|FPGAPOSMachine|red[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[3\] GND " "Pin \"red\[3\]\" is stuck at GND" {  } { { "FPGAPOSMachine.v" "" { Text "C:/Users/menes/Desktop/FPGA-POS-Machine-main/FPGA-POS-Machine-main/Quartus/FPGAPOSMachine.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1624112182900 "|FPGAPOSMachine|red[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[4\] GND " "Pin \"red\[4\]\" is stuck at GND" {  } { { "FPGAPOSMachine.v" "" { Text "C:/Users/menes/Desktop/FPGA-POS-Machine-main/FPGA-POS-Machine-main/Quartus/FPGAPOSMachine.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1624112182900 "|FPGAPOSMachine|red[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[5\] GND " "Pin \"red\[5\]\" is stuck at GND" {  } { { "FPGAPOSMachine.v" "" { Text "C:/Users/menes/Desktop/FPGA-POS-Machine-main/FPGA-POS-Machine-main/Quartus/FPGAPOSMachine.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1624112182900 "|FPGAPOSMachine|red[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[0\] GND " "Pin \"green\[0\]\" is stuck at GND" {  } { { "FPGAPOSMachine.v" "" { Text "C:/Users/menes/Desktop/FPGA-POS-Machine-main/FPGA-POS-Machine-main/Quartus/FPGAPOSMachine.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1624112182900 "|FPGAPOSMachine|green[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[1\] GND " "Pin \"green\[1\]\" is stuck at GND" {  } { { "FPGAPOSMachine.v" "" { Text "C:/Users/menes/Desktop/FPGA-POS-Machine-main/FPGA-POS-Machine-main/Quartus/FPGAPOSMachine.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1624112182900 "|FPGAPOSMachine|green[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[2\] GND " "Pin \"green\[2\]\" is stuck at GND" {  } { { "FPGAPOSMachine.v" "" { Text "C:/Users/menes/Desktop/FPGA-POS-Machine-main/FPGA-POS-Machine-main/Quartus/FPGAPOSMachine.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1624112182900 "|FPGAPOSMachine|green[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[3\] GND " "Pin \"green\[3\]\" is stuck at GND" {  } { { "FPGAPOSMachine.v" "" { Text "C:/Users/menes/Desktop/FPGA-POS-Machine-main/FPGA-POS-Machine-main/Quartus/FPGAPOSMachine.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1624112182900 "|FPGAPOSMachine|green[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[4\] GND " "Pin \"green\[4\]\" is stuck at GND" {  } { { "FPGAPOSMachine.v" "" { Text "C:/Users/menes/Desktop/FPGA-POS-Machine-main/FPGA-POS-Machine-main/Quartus/FPGAPOSMachine.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1624112182900 "|FPGAPOSMachine|green[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[5\] GND " "Pin \"green\[5\]\" is stuck at GND" {  } { { "FPGAPOSMachine.v" "" { Text "C:/Users/menes/Desktop/FPGA-POS-Machine-main/FPGA-POS-Machine-main/Quartus/FPGAPOSMachine.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1624112182900 "|FPGAPOSMachine|green[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[0\] GND " "Pin \"blue\[0\]\" is stuck at GND" {  } { { "FPGAPOSMachine.v" "" { Text "C:/Users/menes/Desktop/FPGA-POS-Machine-main/FPGA-POS-Machine-main/Quartus/FPGAPOSMachine.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1624112182900 "|FPGAPOSMachine|blue[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[1\] GND " "Pin \"blue\[1\]\" is stuck at GND" {  } { { "FPGAPOSMachine.v" "" { Text "C:/Users/menes/Desktop/FPGA-POS-Machine-main/FPGA-POS-Machine-main/Quartus/FPGAPOSMachine.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1624112182900 "|FPGAPOSMachine|blue[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[2\] GND " "Pin \"blue\[2\]\" is stuck at GND" {  } { { "FPGAPOSMachine.v" "" { Text "C:/Users/menes/Desktop/FPGA-POS-Machine-main/FPGA-POS-Machine-main/Quartus/FPGAPOSMachine.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1624112182900 "|FPGAPOSMachine|blue[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[3\] GND " "Pin \"blue\[3\]\" is stuck at GND" {  } { { "FPGAPOSMachine.v" "" { Text "C:/Users/menes/Desktop/FPGA-POS-Machine-main/FPGA-POS-Machine-main/Quartus/FPGAPOSMachine.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1624112182900 "|FPGAPOSMachine|blue[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[4\] GND " "Pin \"blue\[4\]\" is stuck at GND" {  } { { "FPGAPOSMachine.v" "" { Text "C:/Users/menes/Desktop/FPGA-POS-Machine-main/FPGA-POS-Machine-main/Quartus/FPGAPOSMachine.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1624112182900 "|FPGAPOSMachine|blue[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[5\] GND " "Pin \"blue\[5\]\" is stuck at GND" {  } { { "FPGAPOSMachine.v" "" { Text "C:/Users/menes/Desktop/FPGA-POS-Machine-main/FPGA-POS-Machine-main/Quartus/FPGAPOSMachine.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1624112182900 "|FPGAPOSMachine|blue[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blank VCC " "Pin \"blank\" is stuck at VCC" {  } { { "FPGAPOSMachine.v" "" { Text "C:/Users/menes/Desktop/FPGA-POS-Machine-main/FPGA-POS-Machine-main/Quartus/FPGAPOSMachine.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1624112182900 "|FPGAPOSMachine|blank"} { "Warning" "WMLS_MLS_STUCK_PIN" "sync VCC " "Pin \"sync\" is stuck at VCC" {  } { { "FPGAPOSMachine.v" "" { Text "C:/Users/menes/Desktop/FPGA-POS-Machine-main/FPGA-POS-Machine-main/Quartus/FPGAPOSMachine.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1624112182900 "|FPGAPOSMachine|sync"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1624112182900 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1624112183002 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1624112183260 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624112183260 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "FPGAPOSMachine.v" "" { Text "C:/Users/menes/Desktop/FPGA-POS-Machine-main/FPGA-POS-Machine-main/Quartus/FPGAPOSMachine.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624112183307 "|FPGAPOSMachine|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[6\] " "No output dependent on input pin \"sw\[6\]\"" {  } { { "FPGAPOSMachine.v" "" { Text "C:/Users/menes/Desktop/FPGA-POS-Machine-main/FPGA-POS-Machine-main/Quartus/FPGAPOSMachine.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624112183307 "|FPGAPOSMachine|sw[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[7\] " "No output dependent on input pin \"sw\[7\]\"" {  } { { "FPGAPOSMachine.v" "" { Text "C:/Users/menes/Desktop/FPGA-POS-Machine-main/FPGA-POS-Machine-main/Quartus/FPGAPOSMachine.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624112183307 "|FPGAPOSMachine|sw[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1624112183307 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "81 " "Implemented 81 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1624112183308 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1624112183308 ""} { "Info" "ICUT_CUT_TM_LCELLS" "42 " "Implemented 42 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1624112183308 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1624112183308 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1624112183361 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 19 17:16:23 2021 " "Processing ended: Sat Jun 19 17:16:23 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1624112183361 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1624112183361 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1624112183361 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1624112183361 ""}
