#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Jul 24 14:41:12 2022
# Process ID: 13136
# Current directory: C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/2. RCA_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15344 C:\Users\DELL\Desktop\Nanoprocessor Design Project Files\2. RCA_3\RCA_3.xpr
# Log file: C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/2. RCA_3/vivado.log
# Journal file: C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/2. RCA_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/2. RCA_3/RCA_3.xpr}
INFO: [Project 1-313] Project file moved from 'E:/01. Engineering UOM/2. Second Semester/3. CS1050 - Computer Organization and Digital Design/2. Labs/RCA_3' since last save.
WARNING: [Project 1-312] File not found as 'C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/IPs/RCA_3/component.xml'; using path 'E:/01. Engineering UOM/2. Second Semester/3. CS1050 - Computer Organization and Digital Design/2. Labs/IPs/RCA_3/component.xml' instead.
Scanning sources...
Finished scanning sources
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/IPs/RCA_3'; using path 'E:/01. Engineering UOM/2. Second Semester/3. CS1050 - Computer Organization and Digital Design/2. Labs/IPs/RCA_3' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/01. Engineering UOM/2. Second Semester/3. CS1050 - Computer Organization and Digital Design/2. Labs/IPs/RCA_3'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 883.629 ; gain = 140.848
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/2. RCA_3/RCA_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RCA_3Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/2. RCA_3/RCA_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RCA_3Sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/2. RCA_3/RCA_3.srcs/sources_1/imports/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/2. RCA_3/RCA_3.srcs/sources_1/imports/new/HA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/2. RCA_3/RCA_3.srcs/sources_1/new/RCA_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA_3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/2. RCA_3/RCA_3.srcs/sim_1/new/RCA_3Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA_3Sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/2. RCA_3/RCA_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f1a834df40f345e0a3a4bfa07f05db75 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RCA_3Sim_behav xil_defaultlib.RCA_3Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_3 [rca_3_default]
Compiling architecture behavioral of entity xil_defaultlib.rca_3sim
Built simulation snapshot RCA_3Sim_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/DELL/Desktop/Nanoprocessor -notrace
couldn't read file "C:/Users/DELL/Desktop/Nanoprocessor": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Jul 24 14:41:37 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/2. RCA_3/RCA_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RCA_3Sim_behav -key {Behavioral:sim_1:Functional:RCA_3Sim} -tclbatch {RCA_3Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source RCA_3Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RCA_3Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 906.098 ; gain = 5.477
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jul 24 14:42:18 2022...
