{
 "system_diagram_metadata": {
  "schema_version": {
   "major": "2",
   "minor": "0",
   "patch": "0"
  },
  "xsa": {
   "vendor": "xilinx",
   "board_id": "u200",
   "name": "xdma",
   "version_major": "201830",
   "version_minor": "2",
   "description": "This platform targets the U200 Acceleration Development Board. This high-performance acceleration platform features up to four channels of DDR4-2400 SDRAM which are instantiated as required by the user kernels for high fabric resource availability, and Xilinx DMA Subsystem for PCI Express with PCIe Gen3 x16 connectivity.",
   "generated_by": {
    "name": "Vivado",
    "version": "2018.3",
    "cl": "2568420",
    "time_stamp": "Tue Jun 25 06:55:20 2019"
   },
   "board": {
    "name": "xilinx.com:au200:1.0",
    "vendor": "xilinx.com",
    "part": "xcu200-fsgd2104-2-e",
    "board_part": "xilinx.com:au200:part0:1.0"
   },
   "available_resources": {
    "LUT": "1182240",
    "REG": "2186301",
    "BRAM": "2160",
    "DSP": "6840",
    "URAM": ""
   },
   "device_topology": [
    {
     "id": "0",
     "type": "Ddr4",
     "used": "yes",
     "sizeKB": "0x1000000",
     "base_address": "0x4000000000",
     "tag": "bank0",
     "slr": "SLR0",
     "spTag": "DDR[0]"
    },
    {
     "id": "1",
     "type": "Ddr4",
     "used": "yes",
     "sizeKB": "0x1000000",
     "base_address": "0x5000000000",
     "tag": "bank1",
     "slr": "SLR1",
     "spTag": "DDR[1]"
    },
    {
     "id": "2",
     "type": "Ddr4",
     "used": "yes",
     "sizeKB": "0x1000000",
     "base_address": "0x6000000000",
     "tag": "bank2",
     "slr": "SLR1",
     "spTag": "DDR[2]"
    },
    {
     "id": "3",
     "type": "Ddr4",
     "used": "no",
     "sizeKB": "0x1000000",
     "base_address": "0x7000000000",
     "tag": "bank3",
     "slr": "SLR2",
     "spTag": "DDR[3]"
    },
    {
     "id": "4",
     "type": "Dram",
     "used": "yes",
     "sizeKB": "0x80",
     "base_address": "0x3000000000",
     "tag": "PLRAM[0]",
     "slr": "",
     "spTag": "PLRAM[0]"
    },
    {
     "id": "5",
     "type": "Dram",
     "used": "yes",
     "sizeKB": "0x80",
     "base_address": "0x3000200000",
     "tag": "PLRAM[1]",
     "slr": "",
     "spTag": "PLRAM[1]"
    },
    {
     "id": "6",
     "type": "Dram",
     "used": "no",
     "sizeKB": "0x80",
     "base_address": "0x3000400000",
     "tag": "PLRAM[2]",
     "slr": "",
     "spTag": "PLRAM[2]"
    }
   ],
   "design_intent": [
    "dataCenter",
    "externalHost",
    "serverManaged"
   ]
  },
  "xclbin": {
   "generated_by": {
    "name": "v++",
    "version": "2020.2",
    "cl": "0",
    "time_stamp": "2020-11-18-05:13:29",
    "options": "/opt/Vitis/2020.2/bin/unwrapped/lnx64.o/v++ -l -t hw --config ../../src/u200.cfg ./table_serch.xo -o table_serch.xclbin ",
    "xclbin_name": "table_serch",
    "uuid": "3be4ee30-2eff-4396-a44d-a281c1e6a7b0",
    "link_uuid": "3be4ee30-2eff-4396-a44d-a281c1e6a7b0",
    "package_uuid": ""
   },
   "user_regions": [
    {
     "name": "OCL_REGION_0",
     "type": "clc_region",
     "instance_path": "pfm_top_i/dynamic_region",
     "available_resources": {
      "LUT": "1048280",
      "REG": "2186301",
      "BRAM": "1896",
      "DSP": "6833",
      "by_SLR": [
       {
        "name": "SLR0",
        "LUT": "354831",
        "REG": "723372",
        "BRAM": "638",
        "DSP": "2265",
        "URAM": "320"
       },
       {
        "name": "SLR1",
        "LUT": "160402",
        "REG": "332535",
        "BRAM": "326",
        "DSP": "1317",
        "URAM": "160"
       },
       {
        "name": "SLR2",
        "LUT": "354962",
        "REG": "723353",
        "BRAM": "638",
        "DSP": "2265",
        "URAM": "320"
       }
      ],
      "URAM": ""
     },
     "kernels": [
      {
       "name": "table_serch",
       "estimated_resources": {
        "LUT": "22592",
        "REG": "28644",
        "BRAM": "66",
        "DSP": "",
        "URAM": "0"
       },
       "ports": [
        {
         "name": "M_AXI_PLRAM0",
         "mode": "master",
         "range": "0xFFFFFFFF",
         "data_width": "512",
         "port_type": "addressable",
         "base": "0x0",
         "direction": "DirUnknown"
        },
        {
         "name": "M_AXI_AXIMM0",
         "mode": "master",
         "range": "0xFFFFFFFF",
         "data_width": "512",
         "port_type": "addressable",
         "base": "0x0",
         "direction": "DirUnknown"
        },
        {
         "name": "M_AXI_AXIMM1",
         "mode": "master",
         "range": "0xFFFFFFFF",
         "data_width": "32",
         "port_type": "addressable",
         "base": "0x0",
         "direction": "DirUnknown"
        },
        {
         "name": "M_AXI_AXIMM2",
         "mode": "master",
         "range": "0xFFFFFFFF",
         "data_width": "32",
         "port_type": "addressable",
         "base": "0x0",
         "direction": "DirUnknown"
        },
        {
         "name": "M_AXI_GMEM",
         "mode": "master",
         "range": "0xFFFFFFFF",
         "data_width": "32",
         "port_type": "addressable",
         "base": "0x0",
         "direction": "DirUnknown"
        },
        {
         "name": "S_AXI_CONTROL",
         "mode": "slave",
         "range": "0x1000",
         "data_width": "32",
         "port_type": "addressable",
         "base": "0x0",
         "direction": "DirUnknown"
        }
       ],
       "arguments": [
        {
         "id": "0",
         "name": "query",
         "address_qualifier": "1",
         "port": "M_AXI_PLRAM0",
         "size": "0x8",
         "offset": "0x10",
         "host_offset": "0x0",
         "host_size": "0x8",
         "type": "void*",
         "direction": "DirUnknown"
        },
        {
         "id": "1",
         "name": "FP_DB",
         "address_qualifier": "1",
         "port": "M_AXI_AXIMM0",
         "size": "0x8",
         "offset": "0x1C",
         "host_offset": "0x0",
         "host_size": "0x8",
         "type": "void*",
         "direction": "DirUnknown"
        },
        {
         "id": "2",
         "name": "hash_table",
         "address_qualifier": "1",
         "port": "M_AXI_AXIMM1",
         "size": "0x8",
         "offset": "0x28",
         "host_offset": "0x0",
         "host_size": "0x8",
         "type": "void*",
         "direction": "DirUnknown"
        },
        {
         "id": "3",
         "name": "hash_table_pointer",
         "address_qualifier": "1",
         "port": "M_AXI_AXIMM2",
         "size": "0x8",
         "offset": "0x34",
         "host_offset": "0x0",
         "host_size": "0x8",
         "type": "void*",
         "direction": "DirUnknown"
        },
        {
         "id": "4",
         "name": "judge_temp",
         "address_qualifier": "1",
         "port": "M_AXI_GMEM",
         "size": "0x8",
         "offset": "0x40",
         "host_offset": "0x0",
         "host_size": "0x8",
         "type": "void*",
         "direction": "DirUnknown"
        }
       ]
      }
     ],
     "compute_units": [
      {
       "id": "0",
       "kernel_name": "table_serch",
       "cu_name": "table_serch_1",
       "base_address": "0x1c00000",
       "actual_resources": [
        {
         "design_state": "routed",
         "LUT": "7778",
         "REG": "15372",
         "BRAM": "16",
         "DSP": "0",
         "URAM": "0"
        },
        {
         "design_state": "synthesized",
         "LUT": "7866",
         "REG": "15339",
         "BRAM": "16",
         "DSP": "0",
         "URAM": "0"
        },
        {
         "design_state": "fully_placed",
         "LUT": "7778",
         "REG": "15372",
         "BRAM": "16",
         "DSP": "0",
         "URAM": "0"
        }
       ]
      }
     ],
     "connectivity": [
      {
       "id": "0",
       "node1": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "0",
        "arg_name": "query",
        "mode": "Master"
       },
       "node2": {
        "type": "memory",
        "id": "4",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": ""
       }
      },
      {
       "id": "1",
       "node1": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "1",
        "arg_name": "FP_DB",
        "mode": "Master"
       },
       "node2": {
        "type": "memory",
        "id": "0",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": ""
       }
      },
      {
       "id": "2",
       "node1": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "2",
        "arg_name": "hash_table",
        "mode": "Master"
       },
       "node2": {
        "type": "memory",
        "id": "1",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": ""
       }
      },
      {
       "id": "3",
       "node1": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "3",
        "arg_name": "hash_table_pointer",
        "mode": "Master"
       },
       "node2": {
        "type": "memory",
        "id": "2",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": ""
       }
      },
      {
       "id": "4",
       "node1": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "4",
        "arg_name": "judge_temp",
        "mode": "Master"
       },
       "node2": {
        "type": "memory",
        "id": "5",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": ""
       }
      }
     ]
    }
   ]
  }
 }
}

