

================================================================
== Vivado HLS Report for 'matmul_hw'
================================================================
* Date:           Thu Apr 20 16:55:31 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_matmul_int
* Solution:       matmul_3b
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.05|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   17|   17|   18|   18|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- L_col   |   15|   15|        10|          2|          1|     4|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    445|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      8|       0|      0|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     84|
|Register         |        -|      -|     419|      5|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      8|     419|    534|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      3|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------+----------------------+---------+-------+---+----+
    |matmul_hw_mul_32sbkb_U1  |matmul_hw_mul_32sbkb  |        0|      4|  0|   0|
    |matmul_hw_mul_32sbkb_U2  |matmul_hw_mul_32sbkb  |        0|      4|  0|   0|
    +-------------------------+----------------------+---------+-------+---+----+
    |Total                    |                      |        0|      8|  0|   0|
    +-------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |c_Din_A                        |     +    |      0|  0|  32|          32|          32|
    |i_1_fu_191_p2                  |     +    |      0|  0|   2|           1|           2|
    |indvar_flatten_next_fu_185_p2  |     +    |      0|  0|   3|           3|           1|
    |j_1_fu_347_p2                  |     +    |      0|  0|   2|           1|           2|
    |tmp_8_fu_295_p2                |     +    |      0|  0|   3|           2|           3|
    |tmp_9_fu_306_p2                |     +    |      0|  0|   4|           4|           4|
    |exitcond_flatten_fu_179_p2     |   icmp   |      0|  0|   2|           3|           4|
    |exitcond_fu_197_p2             |   icmp   |      0|  0|   2|           2|           3|
    |tmp1_fu_217_p2                 |   icmp   |      0|  0|   1|           2|           1|
    |tmp_3_fu_284_p2                |   icmp   |      0|  0|   1|           2|           1|
    |tmp_mid1_fu_211_p2             |   icmp   |      0|  0|   1|           2|           1|
    |tmp_5_fu_270_p2                |    or    |      0|  0|   3|           3|           1|
    |a_row_0_1_fu_381_p3            |  select  |      0|  0|  32|           1|          32|
    |a_row_1_1_fu_374_p3            |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_1_1_fu_312_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_1_2_fu_319_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_1_3_fu_326_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_1_4_fu_333_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_1_1_fu_387_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_1_2_fu_394_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_1_3_fu_401_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_1_4_fu_408_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_load_0_phi_fu_340_p3    |  select  |      0|  0|  32|           1|          32|
    |b_copy_load_1_phi_fu_420_p3    |  select  |      0|  0|  32|           1|          32|
    |j_mid2_fu_203_p3               |  select  |      0|  0|   2|           1|           1|
    |tmp_1_mid2_v_fu_231_p3         |  select  |      0|  0|   2|           1|           2|
    |tmp_mid2_fu_223_p3             |  select  |      0|  0|   1|           1|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 445|          72|         443|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |a_Addr_A_orig                 |  32|          3|   32|         96|
    |ap_NS_fsm                     |   1|          5|    1|          5|
    |ap_enable_reg_pp0_iter4       |   1|          2|    1|          2|
    |b_Addr_A_orig                 |  32|          3|   32|         96|
    |c_WEN_A                       |   4|          2|    4|          8|
    |i_phi_fu_161_p4               |   2|          2|    2|          4|
    |i_reg_157                     |   2|          2|    2|          4|
    |indvar_flatten_phi_fu_150_p4  |   3|          2|    3|          6|
    |indvar_flatten_reg_146        |   3|          2|    3|          6|
    |j_phi_fu_172_p4               |   2|          2|    2|          4|
    |j_reg_168                     |   2|          2|    2|          4|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  84|         27|   84|        235|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |a_row_0_2_fu_70              |  32|   0|   32|          0|
    |a_row_0_reg_563              |  32|   0|   32|          0|
    |a_row_1_1_reg_588            |  32|   0|   32|          0|
    |a_row_1_2_fu_74              |  32|   0|   32|          0|
    |ap_CS_fsm                    |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4      |   1|   0|    1|          0|
    |b_copy_0_1_5_fu_82           |  32|   0|   32|          0|
    |b_copy_0_1_fu_78             |  32|   0|   32|          0|
    |b_copy_1_1_5_fu_90           |  32|   0|   32|          0|
    |b_copy_1_1_fu_86             |  32|   0|   32|          0|
    |b_copy_load_0_phi_reg_578    |  32|   0|   32|          0|
    |b_copy_load_1_phi_reg_598    |  32|   0|   32|          0|
    |exitcond_flatten_reg_496     |   1|   0|    1|          0|
    |i_reg_157                    |   2|   0|    2|          0|
    |indvar_flatten_next_reg_500  |   3|   0|    3|          0|
    |indvar_flatten_reg_146       |   3|   0|    3|          0|
    |j_1_reg_583                  |   2|   0|    2|          0|
    |j_mid2_reg_505               |   2|   0|    2|          0|
    |j_reg_168                    |   2|   0|    2|          0|
    |tmp_1_mid2_v_reg_521         |   2|   0|    2|          0|
    |tmp_1_reg_526                |   2|   0|    3|          1|
    |tmp_2_1_reg_608              |  32|   0|   32|          0|
    |tmp_3_reg_557                |   1|   0|    1|          0|
    |tmp_9_reg_573                |   4|   0|    4|          0|
    |tmp_mid2_reg_513             |   1|   0|    1|          0|
    |tmp_reg_542                  |   1|   0|    1|          0|
    |tmp_s_reg_603                |  32|   0|   32|          0|
    |exitcond_flatten_reg_496     |   0|   1|    1|          0|
    |tmp_9_reg_573                |   0|   4|    4|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 419|   5|  425|          1|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_start  |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_done   | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_idle   | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_ready  | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|a_Addr_A  | out |   32|    bram    |       a      |     array    |
|a_EN_A    | out |    1|    bram    |       a      |     array    |
|a_WEN_A   | out |    4|    bram    |       a      |     array    |
|a_Din_A   | out |   32|    bram    |       a      |     array    |
|a_Dout_A  |  in |   32|    bram    |       a      |     array    |
|a_Clk_A   | out |    1|    bram    |       a      |     array    |
|a_Rst_A   | out |    1|    bram    |       a      |     array    |
|b_Addr_A  | out |   32|    bram    |       b      |     array    |
|b_EN_A    | out |    1|    bram    |       b      |     array    |
|b_WEN_A   | out |    4|    bram    |       b      |     array    |
|b_Din_A   | out |   32|    bram    |       b      |     array    |
|b_Dout_A  |  in |   32|    bram    |       b      |     array    |
|b_Clk_A   | out |    1|    bram    |       b      |     array    |
|b_Rst_A   | out |    1|    bram    |       b      |     array    |
|c_Addr_A  | out |   32|    bram    |       c      |     array    |
|c_EN_A    | out |    1|    bram    |       c      |     array    |
|c_WEN_A   | out |    4|    bram    |       c      |     array    |
|c_Din_A   | out |   32|    bram    |       c      |     array    |
|c_Dout_A  |  in |   32|    bram    |       c      |     array    |
|c_Clk_A   | out |    1|    bram    |       c      |     array    |
|c_Rst_A   | out |    1|    bram    |       c      |     array    |
+----------+-----+-----+------------+--------------+--------------+

