
obj/STM32F4_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00008000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000088f4  08000188  08000188  00008188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .init_array   00000008  08008a7c  08008a7c  00010a7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .fini_array   00000004  08008a84  08008a84  00010a84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .data         00000460  20000000  08008a88  00018000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          00013f7c  20000460  08008ee8  00018460  2**2
                  ALLOC
  6 ._user_heap_stack 00000400  200143dc  0801ce64  00018460  2**0
                  ALLOC
  7 .ARM.attributes 0000002e  00000000  00000000  00018460  2**0
                  CONTENTS, READONLY
  8 .debug_info   0000b38c  00000000  00000000  0001848e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00002457  00000000  00000000  0002381a  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00004727  00000000  00000000  00025c71  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000c90  00000000  00000000  0002a398  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000b30  00000000  00000000  0002b028  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00005f6a  00000000  00000000  0002bb58  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000042fd  00000000  00000000  00031ac2  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      00000070  00000000  00000000  00035dbf  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00002cf0  00000000  00000000  00035e30  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000460 	.word	0x20000460
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08008a64 	.word	0x08008a64

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b06      	ldr	r3, [pc, #24]	; (80001c8 <frame_dummy+0x1c>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4806      	ldr	r0, [pc, #24]	; (80001cc <frame_dummy+0x20>)
 80001b4:	4906      	ldr	r1, [pc, #24]	; (80001d0 <frame_dummy+0x24>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	4806      	ldr	r0, [pc, #24]	; (80001d4 <frame_dummy+0x28>)
 80001bc:	6803      	ldr	r3, [r0, #0]
 80001be:	b113      	cbz	r3, 80001c6 <frame_dummy+0x1a>
 80001c0:	4b05      	ldr	r3, [pc, #20]	; (80001d8 <frame_dummy+0x2c>)
 80001c2:	b103      	cbz	r3, 80001c6 <frame_dummy+0x1a>
 80001c4:	4798      	blx	r3
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	08008a64 	.word	0x08008a64
 80001d0:	20000464 	.word	0x20000464
 80001d4:	20000460 	.word	0x20000460
 80001d8:	00000000 	.word	0x00000000

080001dc <memcpy>:
 80001dc:	4684      	mov	ip, r0
 80001de:	ea41 0300 	orr.w	r3, r1, r0
 80001e2:	f013 0303 	ands.w	r3, r3, #3
 80001e6:	d16d      	bne.n	80002c4 <memcpy+0xe8>
 80001e8:	3a40      	subs	r2, #64	; 0x40
 80001ea:	d341      	bcc.n	8000270 <memcpy+0x94>
 80001ec:	f851 3b04 	ldr.w	r3, [r1], #4
 80001f0:	f840 3b04 	str.w	r3, [r0], #4
 80001f4:	f851 3b04 	ldr.w	r3, [r1], #4
 80001f8:	f840 3b04 	str.w	r3, [r0], #4
 80001fc:	f851 3b04 	ldr.w	r3, [r1], #4
 8000200:	f840 3b04 	str.w	r3, [r0], #4
 8000204:	f851 3b04 	ldr.w	r3, [r1], #4
 8000208:	f840 3b04 	str.w	r3, [r0], #4
 800020c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000210:	f840 3b04 	str.w	r3, [r0], #4
 8000214:	f851 3b04 	ldr.w	r3, [r1], #4
 8000218:	f840 3b04 	str.w	r3, [r0], #4
 800021c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000220:	f840 3b04 	str.w	r3, [r0], #4
 8000224:	f851 3b04 	ldr.w	r3, [r1], #4
 8000228:	f840 3b04 	str.w	r3, [r0], #4
 800022c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000230:	f840 3b04 	str.w	r3, [r0], #4
 8000234:	f851 3b04 	ldr.w	r3, [r1], #4
 8000238:	f840 3b04 	str.w	r3, [r0], #4
 800023c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000240:	f840 3b04 	str.w	r3, [r0], #4
 8000244:	f851 3b04 	ldr.w	r3, [r1], #4
 8000248:	f840 3b04 	str.w	r3, [r0], #4
 800024c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000250:	f840 3b04 	str.w	r3, [r0], #4
 8000254:	f851 3b04 	ldr.w	r3, [r1], #4
 8000258:	f840 3b04 	str.w	r3, [r0], #4
 800025c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000260:	f840 3b04 	str.w	r3, [r0], #4
 8000264:	f851 3b04 	ldr.w	r3, [r1], #4
 8000268:	f840 3b04 	str.w	r3, [r0], #4
 800026c:	3a40      	subs	r2, #64	; 0x40
 800026e:	d2bd      	bcs.n	80001ec <memcpy+0x10>
 8000270:	3230      	adds	r2, #48	; 0x30
 8000272:	d311      	bcc.n	8000298 <memcpy+0xbc>
 8000274:	f851 3b04 	ldr.w	r3, [r1], #4
 8000278:	f840 3b04 	str.w	r3, [r0], #4
 800027c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000280:	f840 3b04 	str.w	r3, [r0], #4
 8000284:	f851 3b04 	ldr.w	r3, [r1], #4
 8000288:	f840 3b04 	str.w	r3, [r0], #4
 800028c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000290:	f840 3b04 	str.w	r3, [r0], #4
 8000294:	3a10      	subs	r2, #16
 8000296:	d2ed      	bcs.n	8000274 <memcpy+0x98>
 8000298:	320c      	adds	r2, #12
 800029a:	d305      	bcc.n	80002a8 <memcpy+0xcc>
 800029c:	f851 3b04 	ldr.w	r3, [r1], #4
 80002a0:	f840 3b04 	str.w	r3, [r0], #4
 80002a4:	3a04      	subs	r2, #4
 80002a6:	d2f9      	bcs.n	800029c <memcpy+0xc0>
 80002a8:	3204      	adds	r2, #4
 80002aa:	d008      	beq.n	80002be <memcpy+0xe2>
 80002ac:	07d2      	lsls	r2, r2, #31
 80002ae:	bf1c      	itt	ne
 80002b0:	f811 3b01 	ldrbne.w	r3, [r1], #1
 80002b4:	f800 3b01 	strbne.w	r3, [r0], #1
 80002b8:	d301      	bcc.n	80002be <memcpy+0xe2>
 80002ba:	880b      	ldrh	r3, [r1, #0]
 80002bc:	8003      	strh	r3, [r0, #0]
 80002be:	4660      	mov	r0, ip
 80002c0:	4770      	bx	lr
 80002c2:	bf00      	nop
 80002c4:	2a08      	cmp	r2, #8
 80002c6:	d313      	bcc.n	80002f0 <memcpy+0x114>
 80002c8:	078b      	lsls	r3, r1, #30
 80002ca:	d08d      	beq.n	80001e8 <memcpy+0xc>
 80002cc:	f010 0303 	ands.w	r3, r0, #3
 80002d0:	d08a      	beq.n	80001e8 <memcpy+0xc>
 80002d2:	f1c3 0304 	rsb	r3, r3, #4
 80002d6:	1ad2      	subs	r2, r2, r3
 80002d8:	07db      	lsls	r3, r3, #31
 80002da:	bf1c      	itt	ne
 80002dc:	f811 3b01 	ldrbne.w	r3, [r1], #1
 80002e0:	f800 3b01 	strbne.w	r3, [r0], #1
 80002e4:	d380      	bcc.n	80001e8 <memcpy+0xc>
 80002e6:	f831 3b02 	ldrh.w	r3, [r1], #2
 80002ea:	f820 3b02 	strh.w	r3, [r0], #2
 80002ee:	e77b      	b.n	80001e8 <memcpy+0xc>
 80002f0:	3a04      	subs	r2, #4
 80002f2:	d3d9      	bcc.n	80002a8 <memcpy+0xcc>
 80002f4:	3a01      	subs	r2, #1
 80002f6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80002fa:	f800 3b01 	strb.w	r3, [r0], #1
 80002fe:	d2f9      	bcs.n	80002f4 <memcpy+0x118>
 8000300:	780b      	ldrb	r3, [r1, #0]
 8000302:	7003      	strb	r3, [r0, #0]
 8000304:	784b      	ldrb	r3, [r1, #1]
 8000306:	7043      	strb	r3, [r0, #1]
 8000308:	788b      	ldrb	r3, [r1, #2]
 800030a:	7083      	strb	r3, [r0, #2]
 800030c:	4660      	mov	r0, ip
 800030e:	4770      	bx	lr

08000310 <init_SPIx>:
#define pdTrue 	1

/*============================================================================
 * 	func void init_SPIx(void)
 *===========================================================================*/ 
void init_SPIx(void){
 8000310:	b580      	push	{r7, lr}
 8000312:	b09a      	sub	sp, #104	; 0x68
 8000314:	af00      	add	r7, sp, #0
	NVIC_InitTypeDef NVIC_InitStruct;

	
	
	// enable clock for used IO pins
	RCC_AHB1PeriphClockCmd(SPIx_MOSI_GPIO_CLK, ENABLE);
 8000316:	2001      	movs	r0, #1
 8000318:	2101      	movs	r1, #1
 800031a:	f006 fde9 	bl	8006ef0 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(SPIx_MISO_GPIO_CLK, ENABLE);
 800031e:	2001      	movs	r0, #1
 8000320:	2101      	movs	r1, #1
 8000322:	f006 fde5 	bl	8006ef0 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(SPIx_SCK_GPIO_CLK, ENABLE);
 8000326:	2001      	movs	r0, #1
 8000328:	2101      	movs	r1, #1
 800032a:	f006 fde1 	bl	8006ef0 <RCC_AHB1PeriphClockCmd>
	 * PA5 = SCK
	 * PA6 = MISO
	 * PA7 = MOSI
	 */
	// MOSI PA7
	GPIO_InitStruct.GPIO_Pin = SPIx_MOSI_PIN ;
 800032e:	2380      	movs	r3, #128	; 0x80
 8000330:	663b      	str	r3, [r7, #96]	; 0x60
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 8000332:	2302      	movs	r3, #2
 8000334:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 8000338:	2300      	movs	r3, #0
 800033a:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_100MHz;
 800033e:	2303      	movs	r3, #3
 8000340:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_DOWN;
 8000344:	2302      	movs	r3, #2
 8000346:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	GPIO_Init(SPIx_MOSI_GPIO_PORT, &GPIO_InitStruct);
 800034a:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800034e:	48b1      	ldr	r0, [pc, #708]	; (8000614 <init_SPIx+0x304>)
 8000350:	4619      	mov	r1, r3
 8000352:	f006 fae5 	bl	8006920 <GPIO_Init>
	// SCK PA5
	GPIO_InitStruct.GPIO_Pin = SPIx_SCK_PIN;
 8000356:	2320      	movs	r3, #32
 8000358:	663b      	str	r3, [r7, #96]	; 0x60
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 800035a:	2302      	movs	r3, #2
 800035c:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 8000360:	2300      	movs	r3, #0
 8000362:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_100MHz;
 8000366:	2303      	movs	r3, #3
 8000368:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_DOWN;
 800036c:	2302      	movs	r3, #2
 800036e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	GPIO_Init(SPIx_SCK_GPIO_PORT, &GPIO_InitStruct);
 8000372:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8000376:	48a7      	ldr	r0, [pc, #668]	; (8000614 <init_SPIx+0x304>)
 8000378:	4619      	mov	r1, r3
 800037a:	f006 fad1 	bl	8006920 <GPIO_Init>
	// MISO PA6
	GPIO_InitStruct.GPIO_Pin = SPIx_MISO_PIN;
 800037e:	2340      	movs	r3, #64	; 0x40
 8000380:	663b      	str	r3, [r7, #96]	; 0x60
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 8000382:	2302      	movs	r3, #2
 8000384:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
	GPIO_InitStruct.GPIO_OType = GPIO_OType_OD;
 8000388:	2301      	movs	r3, #1
 800038a:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_100MHz;
 800038e:	2303      	movs	r3, #3
 8000390:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000394:	2300      	movs	r3, #0
 8000396:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	GPIO_Init(SPIx_MISO_GPIO_PORT, &GPIO_InitStruct);
 800039a:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800039e:	489d      	ldr	r0, [pc, #628]	; (8000614 <init_SPIx+0x304>)
 80003a0:	4619      	mov	r1, r3
 80003a2:	f006 fabd 	bl	8006920 <GPIO_Init>
	
	// connect SPI1 pins to SPI alternate function
	GPIO_PinAFConfig(SPIx_MISO_GPIO_PORT, SPIx_MISO_SOURCE, SPIx_MISO_AF);
 80003a6:	489b      	ldr	r0, [pc, #620]	; (8000614 <init_SPIx+0x304>)
 80003a8:	2106      	movs	r1, #6
 80003aa:	2205      	movs	r2, #5
 80003ac:	f006 fbce 	bl	8006b4c <GPIO_PinAFConfig>
	GPIO_PinAFConfig(SPIx_MOSI_GPIO_PORT, SPIx_MOSI_SOURCE, SPIx_MOSI_AF);
 80003b0:	4898      	ldr	r0, [pc, #608]	; (8000614 <init_SPIx+0x304>)
 80003b2:	2107      	movs	r1, #7
 80003b4:	2205      	movs	r2, #5
 80003b6:	f006 fbc9 	bl	8006b4c <GPIO_PinAFConfig>
	GPIO_PinAFConfig(SPIx_SCK_GPIO_PORT,  SPIx_SCK_SOURCE,  SPIx_SCK_AF);
 80003ba:	4896      	ldr	r0, [pc, #600]	; (8000614 <init_SPIx+0x304>)
 80003bc:	2105      	movs	r1, #5
 80003be:	2205      	movs	r2, #5
 80003c0:	f006 fbc4 	bl	8006b4c <GPIO_PinAFConfig>


	RCC_AHB1PeriphClockCmd(WIZ_HR_GPIO_CLK, ENABLE);
 80003c4:	2004      	movs	r0, #4
 80003c6:	2101      	movs	r1, #1
 80003c8:	f006 fd92 	bl	8006ef0 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(WIZ_IT_GPIO_CLK, ENABLE);
 80003cc:	2004      	movs	r0, #4
 80003ce:	2101      	movs	r1, #1
 80003d0:	f006 fd8e 	bl	8006ef0 <RCC_AHB1PeriphClockCmd>
	
		
	/* Configure the chip select pin
	   in this case we will use PA4 */
	GPIO_InitStruct.GPIO_Pin = SPIx_CS_PIN;
 80003d4:	2310      	movs	r3, #16
 80003d6:	663b      	str	r3, [r7, #96]	; 0x60
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_OUT;
 80003d8:	2301      	movs	r3, #1
 80003da:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 80003de:	2300      	movs	r3, #0
 80003e0:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_100MHz;
 80003e4:	2303      	movs	r3, #3
 80003e6:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_UP;
 80003ea:	2301      	movs	r3, #1
 80003ec:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	GPIO_Init(SPIx_CS_GPIO_PORT, &GPIO_InitStruct);
 80003f0:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80003f4:	4887      	ldr	r0, [pc, #540]	; (8000614 <init_SPIx+0x304>)
 80003f6:	4619      	mov	r1, r3
 80003f8:	f006 fa92 	bl	8006920 <GPIO_Init>
	
	CSOFF(); // set PA4 high
 80003fc:	4b85      	ldr	r3, [pc, #532]	; (8000614 <init_SPIx+0x304>)
 80003fe:	4a85      	ldr	r2, [pc, #532]	; (8000614 <init_SPIx+0x304>)
 8000400:	8b12      	ldrh	r2, [r2, #24]
 8000402:	b292      	uxth	r2, r2
 8000404:	f042 0210 	orr.w	r2, r2, #16
 8000408:	b292      	uxth	r2, r2
 800040a:	831a      	strh	r2, [r3, #24]

	/* Configure the hard reset pin
	   in this case we will use PA3 */
	GPIO_InitStruct.GPIO_Pin = WIZ_HR_PIN;
 800040c:	2320      	movs	r3, #32
 800040e:	663b      	str	r3, [r7, #96]	; 0x60
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_OUT;
 8000410:	2301      	movs	r3, #1
 8000412:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 8000416:	2300      	movs	r3, #0
 8000418:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_100MHz;
 800041c:	2303      	movs	r3, #3
 800041e:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_UP;
 8000422:	2301      	movs	r3, #1
 8000424:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	GPIO_Init(WIZ_HR_GPIO_PORT, &GPIO_InitStruct);
 8000428:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800042c:	487a      	ldr	r0, [pc, #488]	; (8000618 <init_SPIx+0x308>)
 800042e:	4619      	mov	r1, r3
 8000430:	f006 fa76 	bl	8006920 <GPIO_Init>
	
	RESET_LOW(); // set PA3 high
 8000434:	4b78      	ldr	r3, [pc, #480]	; (8000618 <init_SPIx+0x308>)
 8000436:	4a78      	ldr	r2, [pc, #480]	; (8000618 <init_SPIx+0x308>)
 8000438:	8b12      	ldrh	r2, [r2, #24]
 800043a:	b292      	uxth	r2, r2
 800043c:	f042 0220 	orr.w	r2, r2, #32
 8000440:	b292      	uxth	r2, r2
 8000442:	831a      	strh	r2, [r3, #24]

	// enable peripheral clock
	RCC_APB2PeriphClockCmd(SPIx_CLK, ENABLE);
 8000444:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8000448:	2101      	movs	r1, #1
 800044a:	f006 fd89 	bl	8006f60 <RCC_APB2PeriphClockCmd>
	
	/* configure SPI1 in Mode 0 
	 * CPOL = 0 --> clock is low when idle
	 * CPHA = 0 --> data is sampled at the first edge
	 */
	SPI_InitStruct.SPI_Direction = SPI_Direction_2Lines_FullDuplex; // set to full duplex mode, seperate MOSI and MISO lines
 800044e:	2300      	movs	r3, #0
 8000450:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
	SPI_InitStruct.SPI_Mode = SPI_Mode_Master;     // transmit in master mode, NSS pin has to be always high
 8000454:	f44f 7382 	mov.w	r3, #260	; 0x104
 8000458:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
	SPI_InitStruct.SPI_DataSize = SPI_DataSize_8b; // one packet of data is 8 bits wide
 800045c:	2300      	movs	r3, #0
 800045e:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
	SPI_InitStruct.SPI_CPOL = SPI_CPOL_Low;        // clock is low when idle
 8000462:	2300      	movs	r3, #0
 8000464:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
	SPI_InitStruct.SPI_CPHA = SPI_CPHA_1Edge;      // data sampled at second edge
 8000468:	2300      	movs	r3, #0
 800046a:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
	SPI_InitStruct.SPI_NSS = SPI_NSS_Soft | SPI_NSSInternalSoft_Set; // set the NSS management to internal and pull internal NSS high
 800046e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000472:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
	SPI_InitStruct.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_4; // SPI frequency is APB2 frequency / 4
 8000476:	2308      	movs	r3, #8
 8000478:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
	SPI_InitStruct.SPI_FirstBit = SPI_FirstBit_MSB;// data is transmitted MSB first
 800047c:	2300      	movs	r3, #0
 800047e:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
	SPI_Init(SPIx, &SPI_InitStruct); 
 8000482:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000486:	4865      	ldr	r0, [pc, #404]	; (800061c <init_SPIx+0x30c>)
 8000488:	4619      	mov	r1, r3
 800048a:	f006 fda1 	bl	8006fd0 <SPI_Init>
	
	SPI_Cmd(SPIx, ENABLE);			
 800048e:	4863      	ldr	r0, [pc, #396]	; (800061c <init_SPIx+0x30c>)
 8000490:	2101      	movs	r1, #1
 8000492:	f006 fe8f 	bl	80071b4 <SPI_Cmd>
	

	/* setup DMA */

	// enable clock 
	RCC_AHB1PeriphClockCmd (SPIx_DMA_CLK, ENABLE); 
 8000496:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 800049a:	2101      	movs	r1, #1
 800049c:	f006 fd28 	bl	8006ef0 <RCC_AHB1PeriphClockCmd>
	
	// start with blank DMA configuration
	DMA_DeInit (SPIx_TX_DMA_STREAM);
 80004a0:	485f      	ldr	r0, [pc, #380]	; (8000620 <init_SPIx+0x310>)
 80004a2:	f005 f955 	bl	8005750 <DMA_DeInit>
	DMA_DeInit (SPIx_RX_DMA_STREAM);
 80004a6:	485f      	ldr	r0, [pc, #380]	; (8000624 <init_SPIx+0x314>)
 80004a8:	f005 f952 	bl	8005750 <DMA_DeInit>

	// check if DMA stream is disabled before enabling 
	// this is useful when stream is enabled and disabled multiple times. 
	while (DMA_GetCmdStatus (SPIx_TX_DMA_STREAM) != DISABLE);
 80004ac:	bf00      	nop
 80004ae:	485c      	ldr	r0, [pc, #368]	; (8000620 <init_SPIx+0x310>)
 80004b0:	f005 fd5e 	bl	8005f70 <DMA_GetCmdStatus>
 80004b4:	4603      	mov	r3, r0
 80004b6:	2b00      	cmp	r3, #0
 80004b8:	d1f9      	bne.n	80004ae <init_SPIx+0x19e>
	while (DMA_GetCmdStatus (SPIx_RX_DMA_STREAM) != DISABLE);
 80004ba:	bf00      	nop
 80004bc:	4859      	ldr	r0, [pc, #356]	; (8000624 <init_SPIx+0x314>)
 80004be:	f005 fd57 	bl	8005f70 <DMA_GetCmdStatus>
 80004c2:	4603      	mov	r3, r0
 80004c4:	2b00      	cmp	r3, #0
 80004c6:	d1f9      	bne.n	80004bc <init_SPIx+0x1ac>
	
	
	DMA_StructInit(&DMA_InitStruct);
 80004c8:	f107 0310 	add.w	r3, r7, #16
 80004cc:	4618      	mov	r0, r3
 80004ce:	f005 fc19 	bl	8005d04 <DMA_StructInit>
  	//Configure DMA Initialization Structure
	//DMA_InitStruct.DMA_FIFOMode = DMA_FIFOMode_Disable ;
 	//DMA_InitStruct.DMA_FIFOThreshold = DMA_FIFOThreshold_HalfFull ;
  	//DMA_InitStruct.DMA_MemoryBurst = DMA_MemoryBurst_Single ;
  	DMA_InitStruct.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 80004d2:	2300      	movs	r3, #0
 80004d4:	633b      	str	r3, [r7, #48]	; 0x30
  	DMA_InitStruct.DMA_MemoryInc = DMA_MemoryInc_Enable;
 80004d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80004da:	62bb      	str	r3, [r7, #40]	; 0x28
  	DMA_InitStruct.DMA_Mode = DMA_Mode_Normal;
 80004dc:	2300      	movs	r3, #0
 80004de:	637b      	str	r3, [r7, #52]	; 0x34
  	DMA_InitStruct.DMA_PeripheralBaseAddr =(uint32_t) (&(SPIx->DR)) ;
 80004e0:	4b51      	ldr	r3, [pc, #324]	; (8000628 <init_SPIx+0x318>)
 80004e2:	617b      	str	r3, [r7, #20]
  	DMA_InitStruct.DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 80004e4:	2300      	movs	r3, #0
 80004e6:	64bb      	str	r3, [r7, #72]	; 0x48
  	DMA_InitStruct.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 80004e8:	2300      	movs	r3, #0
 80004ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  	DMA_InitStruct.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 80004ec:	2300      	movs	r3, #0
 80004ee:	627b      	str	r3, [r7, #36]	; 0x24
  	DMA_InitStruct.DMA_Priority = DMA_Priority_High;
 80004f0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80004f4:	63bb      	str	r3, [r7, #56]	; 0x38
  	// Configure TX DMA 
  	DMA_InitStruct.DMA_Channel = SPIx_TX_DMA_CHANNEL ;
 80004f6:	f04f 63c0 	mov.w	r3, #100663296	; 0x6000000
 80004fa:	613b      	str	r3, [r7, #16]
  	DMA_InitStruct.DMA_DIR = DMA_DIR_MemoryToPeripheral ;
 80004fc:	2340      	movs	r3, #64	; 0x40
 80004fe:	61fb      	str	r3, [r7, #28]
  	DMA_InitStruct.DMA_Memory0BaseAddr = (uint32_t) &bufferTX ;
 8000500:	4b4a      	ldr	r3, [pc, #296]	; (800062c <init_SPIx+0x31c>)
 8000502:	61bb      	str	r3, [r7, #24]
	DMA_InitStruct.DMA_BufferSize = MAX_BUFFER_LENGTH;
 8000504:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000508:	623b      	str	r3, [r7, #32]
  	DMA_Init(SPIx_TX_DMA_STREAM, &DMA_InitStruct);
 800050a:	f107 0310 	add.w	r3, r7, #16
 800050e:	4844      	ldr	r0, [pc, #272]	; (8000620 <init_SPIx+0x310>)
 8000510:	4619      	mov	r1, r3
 8000512:	f005 fa33 	bl	800597c <DMA_Init>
	// Configure RX DMA 
  	DMA_InitStruct.DMA_Channel = SPIx_RX_DMA_CHANNEL ;
 8000516:	f04f 63c0 	mov.w	r3, #100663296	; 0x6000000
 800051a:	613b      	str	r3, [r7, #16]
	DMA_InitStruct.DMA_DIR = DMA_DIR_PeripheralToMemory ;
 800051c:	2300      	movs	r3, #0
 800051e:	61fb      	str	r3, [r7, #28]
	DMA_InitStruct.DMA_Memory0BaseAddr = (uint32_t)&bufferRX; 
 8000520:	4b43      	ldr	r3, [pc, #268]	; (8000630 <init_SPIx+0x320>)
 8000522:	61bb      	str	r3, [r7, #24]
	DMA_InitStruct.DMA_BufferSize = MAX_BUFFER_LENGTH;
 8000524:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000528:	623b      	str	r3, [r7, #32]
	DMA_Init(SPIx_RX_DMA_STREAM, &DMA_InitStruct);	
 800052a:	f107 0310 	add.w	r3, r7, #16
 800052e:	483d      	ldr	r0, [pc, #244]	; (8000624 <init_SPIx+0x314>)
 8000530:	4619      	mov	r1, r3
 8000532:	f005 fa23 	bl	800597c <DMA_Init>
	
	DMA_ITConfig(SPIx_TX_DMA_STREAM, DMA_IT_TC, ENABLE); 
 8000536:	483a      	ldr	r0, [pc, #232]	; (8000620 <init_SPIx+0x310>)
 8000538:	2110      	movs	r1, #16
 800053a:	2201      	movs	r2, #1
 800053c:	f005 fd96 	bl	800606c <DMA_ITConfig>
	DMA_ITConfig(SPIx_RX_DMA_STREAM, DMA_IT_TC, ENABLE); 
 8000540:	4838      	ldr	r0, [pc, #224]	; (8000624 <init_SPIx+0x314>)
 8000542:	2110      	movs	r1, #16
 8000544:	2201      	movs	r2, #1
 8000546:	f005 fd91 	bl	800606c <DMA_ITConfig>
  
	SPI_I2S_ClearFlag(SPIx, SPI_I2S_FLAG_TXE);
 800054a:	4834      	ldr	r0, [pc, #208]	; (800061c <init_SPIx+0x30c>)
 800054c:	2102      	movs	r1, #2
 800054e:	f006 ff2f 	bl	80073b0 <SPI_I2S_ClearFlag>
	SPI_I2S_ClearFlag(SPIx, SPI_I2S_FLAG_RXNE);
 8000552:	4832      	ldr	r0, [pc, #200]	; (800061c <init_SPIx+0x30c>)
 8000554:	2101      	movs	r1, #1
 8000556:	f006 ff2b 	bl	80073b0 <SPI_I2S_ClearFlag>
  	
	// enable the interrupt in the NVIC
 	NVIC_InitStruct.NVIC_IRQChannel = SPIx_TX_DMA_IRQn;
 800055a:	233b      	movs	r3, #59	; 0x3b
 800055c:	733b      	strb	r3, [r7, #12]
  	NVIC_InitStruct.NVIC_IRQChannelPreemptionPriority = configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY + 1;;
 800055e:	2306      	movs	r3, #6
 8000560:	737b      	strb	r3, [r7, #13]
 	NVIC_InitStruct.NVIC_IRQChannelSubPriority = 0x1;
 8000562:	2301      	movs	r3, #1
 8000564:	73bb      	strb	r3, [r7, #14]
  	NVIC_InitStruct.NVIC_IRQChannelCmd = ENABLE;
 8000566:	2301      	movs	r3, #1
 8000568:	73fb      	strb	r3, [r7, #15]
  	NVIC_Init (&NVIC_InitStruct);
 800056a:	f107 030c 	add.w	r3, r7, #12
 800056e:	4618      	mov	r0, r3
 8000570:	f005 f874 	bl	800565c <NVIC_Init>
	// enable the interrupt in the NVIC
 	NVIC_InitStruct.NVIC_IRQChannel = SPIx_RX_DMA_IRQn;
 8000574:	233a      	movs	r3, #58	; 0x3a
 8000576:	733b      	strb	r3, [r7, #12]
   	NVIC_InitStruct.NVIC_IRQChannelPreemptionPriority = configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY + 1;
 8000578:	2306      	movs	r3, #6
 800057a:	737b      	strb	r3, [r7, #13]
 	NVIC_InitStruct.NVIC_IRQChannelSubPriority = 0x1;
 800057c:	2301      	movs	r3, #1
 800057e:	73bb      	strb	r3, [r7, #14]
  	NVIC_InitStruct.NVIC_IRQChannelCmd = ENABLE;
 8000580:	2301      	movs	r3, #1
 8000582:	73fb      	strb	r3, [r7, #15]
  	NVIC_Init (&NVIC_InitStruct);
 8000584:	f107 030c 	add.w	r3, r7, #12
 8000588:	4618      	mov	r0, r3
 800058a:	f005 f867 	bl	800565c <NVIC_Init>
  	// Enable dma tx and rx request
	SPI_I2S_DMACmd (SPIx, SPI_I2S_DMAReq_Tx, ENABLE);	
 800058e:	4823      	ldr	r0, [pc, #140]	; (800061c <init_SPIx+0x30c>)
 8000590:	2102      	movs	r1, #2
 8000592:	2201      	movs	r2, #1
 8000594:	f006 fe50 	bl	8007238 <SPI_I2S_DMACmd>
	SPI_I2S_DMACmd (SPIx, SPI_I2S_DMAReq_Rx, ENABLE);	
 8000598:	4820      	ldr	r0, [pc, #128]	; (800061c <init_SPIx+0x30c>)
 800059a:	2101      	movs	r1, #1
 800059c:	2201      	movs	r2, #1
 800059e:	f006 fe4b 	bl	8007238 <SPI_I2S_DMACmd>
	

	/* Configure interrupt pin */
	GPIO_InitStruct.GPIO_Pin = WIZ_IT_PIN;
 80005a2:	2310      	movs	r3, #16
 80005a4:	663b      	str	r3, [r7, #96]	; 0x60
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_IN;
 80005a6:	2300      	movs	r3, #0
 80005a8:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 80005ac:	2300      	movs	r3, #0
 80005ae:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80005b2:	2300      	movs	r3, #0
 80005b4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_100MHz;
 80005b8:	2303      	movs	r3, #3
 80005ba:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
	GPIO_Init(WIZ_IT_GPIO_PORT, &GPIO_InitStruct);	
 80005be:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80005c2:	4815      	ldr	r0, [pc, #84]	; (8000618 <init_SPIx+0x308>)
 80005c4:	4619      	mov	r1, r3
 80005c6:	f006 f9ab 	bl	8006920 <GPIO_Init>
	
	EXTI_InitTypeDef EXTI_InitStruct;
	NVIC_InitTypeDef NVIC_InitStruct1;
	/* Connect EXTI Line to appropriate GPIO Pin */ 
	
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
 80005ca:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80005ce:	2101      	movs	r1, #1
 80005d0:	f006 fcc6 	bl	8006f60 <RCC_APB2PeriphClockCmd>

	SYSCFG_EXTILineConfig(WIZ_IT_EXTI_PORT_SOURCE, WIZ_IT_EXTI_PIN_SOURCE);
 80005d4:	2002      	movs	r0, #2
 80005d6:	2104      	movs	r1, #4
 80005d8:	f006 ff24 	bl	8007424 <SYSCFG_EXTILineConfig>
	
	/* Configure EXTI Line */
	EXTI_InitStruct.EXTI_Line = WIZ_IT_EXTI_LINE;
 80005dc:	2310      	movs	r3, #16
 80005de:	607b      	str	r3, [r7, #4]
 	EXTI_InitStruct.EXTI_Mode = EXTI_Mode_Interrupt;
 80005e0:	2300      	movs	r3, #0
 80005e2:	723b      	strb	r3, [r7, #8]
	EXTI_InitStruct.EXTI_Trigger = EXTI_Trigger_Falling;
 80005e4:	230c      	movs	r3, #12
 80005e6:	727b      	strb	r3, [r7, #9]
	EXTI_InitStruct.EXTI_LineCmd = ENABLE;
 80005e8:	2301      	movs	r3, #1
 80005ea:	72bb      	strb	r3, [r7, #10]
	EXTI_Init(&EXTI_InitStruct);
 80005ec:	1d3b      	adds	r3, r7, #4
 80005ee:	4618      	mov	r0, r3
 80005f0:	f006 f85a 	bl	80066a8 <EXTI_Init>
 	
 	/* Enable and set EXTI Line Interrupt */
	NVIC_InitStruct1.NVIC_IRQChannel = WIZ_IT_EXTI_IRQn;
 80005f4:	230a      	movs	r3, #10
 80005f6:	703b      	strb	r3, [r7, #0]
 	NVIC_InitStruct1.NVIC_IRQChannelPreemptionPriority = configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY + 5;
 80005f8:	230a      	movs	r3, #10
 80005fa:	707b      	strb	r3, [r7, #1]
	NVIC_InitStruct1.NVIC_IRQChannelSubPriority = 0x3;
 80005fc:	2303      	movs	r3, #3
 80005fe:	70bb      	strb	r3, [r7, #2]
 	NVIC_InitStruct1.NVIC_IRQChannelCmd = ENABLE;
 8000600:	2301      	movs	r3, #1
 8000602:	70fb      	strb	r3, [r7, #3]
	NVIC_Init(&NVIC_InitStruct1);
 8000604:	463b      	mov	r3, r7
 8000606:	4618      	mov	r0, r3
 8000608:	f005 f828 	bl	800565c <NVIC_Init>


	
}
 800060c:	3768      	adds	r7, #104	; 0x68
 800060e:	46bd      	mov	sp, r7
 8000610:	bd80      	pop	{r7, pc}
 8000612:	bf00      	nop
 8000614:	40020000 	.word	0x40020000
 8000618:	40020800 	.word	0x40020800
 800061c:	40013000 	.word	0x40013000
 8000620:	40026458 	.word	0x40026458
 8000624:	40026440 	.word	0x40026440
 8000628:	4001300c 	.word	0x4001300c
 800062c:	200139d8 	.word	0x200139d8
 8000630:	20013200 	.word	0x20013200

08000634 <DMA2_Stream2_IRQHandler>:

void DMA2_Stream2_IRQHandler()
{
 8000634:	b580      	push	{r7, lr}
 8000636:	af00      	add	r7, sp, #0
  // Test if DMA Stream Transfer Complete interrupt
  if (DMA_GetITStatus (SPIx_RX_DMA_STREAM, DMA_IT_TCIF2)) {
 8000638:	481d      	ldr	r0, [pc, #116]	; (80006b0 <DMA2_Stream2_IRQHandler+0x7c>)
 800063a:	491e      	ldr	r1, [pc, #120]	; (80006b4 <DMA2_Stream2_IRQHandler+0x80>)
 800063c:	f005 fdcc 	bl	80061d8 <DMA_GetITStatus>
 8000640:	4603      	mov	r3, r0
 8000642:	2b00      	cmp	r3, #0
 8000644:	d02a      	beq.n	800069c <DMA2_Stream2_IRQHandler+0x68>
    
	DMA_ClearITPendingBit (SPIx_RX_DMA_STREAM, DMA_IT_TCIF2);
 8000646:	481a      	ldr	r0, [pc, #104]	; (80006b0 <DMA2_Stream2_IRQHandler+0x7c>)
 8000648:	491a      	ldr	r1, [pc, #104]	; (80006b4 <DMA2_Stream2_IRQHandler+0x80>)
 800064a:	f005 ff81 	bl	8006550 <DMA_ClearITPendingBit>
	
	while (SPI_I2S_GetFlagStatus (SPIx, SPI_I2S_FLAG_BSY) == SET);
 800064e:	bf00      	nop
 8000650:	4819      	ldr	r0, [pc, #100]	; (80006b8 <DMA2_Stream2_IRQHandler+0x84>)
 8000652:	2180      	movs	r1, #128	; 0x80
 8000654:	f006 fe4e 	bl	80072f4 <SPI_I2S_GetFlagStatus>
 8000658:	4603      	mov	r3, r0
 800065a:	2b01      	cmp	r3, #1
 800065c:	d0f8      	beq.n	8000650 <DMA2_Stream2_IRQHandler+0x1c>
     * Now we can deselect the display. If more than one peripheral was being run
     * on this SPI peripheral, we would have to do both/all of them, or work out
     * which one was active and deselect that one.i
	
     */
	CSOFF();
 800065e:	4b17      	ldr	r3, [pc, #92]	; (80006bc <DMA2_Stream2_IRQHandler+0x88>)
 8000660:	4a16      	ldr	r2, [pc, #88]	; (80006bc <DMA2_Stream2_IRQHandler+0x88>)
 8000662:	8b12      	ldrh	r2, [r2, #24]
 8000664:	b292      	uxth	r2, r2
 8000666:	f042 0210 	orr.w	r2, r2, #16
 800066a:	b292      	uxth	r2, r2
 800066c:	831a      	strh	r2, [r3, #24]
	DMA_Cmd(SPIx_TX_DMA_STREAM, DISABLE);		
 800066e:	4814      	ldr	r0, [pc, #80]	; (80006c0 <DMA2_Stream2_IRQHandler+0x8c>)
 8000670:	2100      	movs	r1, #0
 8000672:	f005 fb7d 	bl	8005d70 <DMA_Cmd>
	DMA_Cmd(SPIx_RX_DMA_STREAM, DISABLE);		
 8000676:	480e      	ldr	r0, [pc, #56]	; (80006b0 <DMA2_Stream2_IRQHandler+0x7c>)
 8000678:	2100      	movs	r1, #0
 800067a:	f005 fb79 	bl	8005d70 <DMA_Cmd>
 
	taskENTER_CRITICAL(); 
 800067e:	f004 f9a3 	bl	80049c8 <vPortEnterCritical>
//       xSemaphoreGive( xSemaphoreDMASPI);
	xHigherPriorityTaskWoken = pdFalse;
 8000682:	4b10      	ldr	r3, [pc, #64]	; (80006c4 <DMA2_Stream2_IRQHandler+0x90>)
 8000684:	2200      	movs	r2, #0
 8000686:	601a      	str	r2, [r3, #0]
	xSemaphoreGiveFromISR( xSemaphoreDMASPI, &xHigherPriorityTaskWoken );
 8000688:	4b0f      	ldr	r3, [pc, #60]	; (80006c8 <DMA2_Stream2_IRQHandler+0x94>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	4618      	mov	r0, r3
 800068e:	2100      	movs	r1, #0
 8000690:	4a0c      	ldr	r2, [pc, #48]	; (80006c4 <DMA2_Stream2_IRQHandler+0x90>)
 8000692:	2300      	movs	r3, #0
 8000694:	f003 fdaa 	bl	80041ec <xQueueGenericSendFromISR>
	taskEXIT_CRITICAL(); //
 8000698:	f004 f9a6 	bl	80049e8 <vPortExitCritical>
  }	

  portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 800069c:	4b09      	ldr	r3, [pc, #36]	; (80006c4 <DMA2_Stream2_IRQHandler+0x90>)
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	d003      	beq.n	80006ac <DMA2_Stream2_IRQHandler+0x78>
 80006a4:	4b09      	ldr	r3, [pc, #36]	; (80006cc <DMA2_Stream2_IRQHandler+0x98>)
 80006a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80006aa:	601a      	str	r2, [r3, #0]
}
 80006ac:	bd80      	pop	{r7, pc}
 80006ae:	bf00      	nop
 80006b0:	40026440 	.word	0x40026440
 80006b4:	10208000 	.word	0x10208000
 80006b8:	40013000 	.word	0x40013000
 80006bc:	40020000 	.word	0x40020000
 80006c0:	40026458 	.word	0x40026458
 80006c4:	2000047c 	.word	0x2000047c
 80006c8:	200131ec 	.word	0x200131ec
 80006cc:	e000ed04 	.word	0xe000ed04

080006d0 <DMA2_Stream3_IRQHandler>:
void DMA2_Stream3_IRQHandler()
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	af00      	add	r7, sp, #0
  // Test if DMA Stream Transfer Complete interrupt
  if (DMA_GetITStatus (SPIx_TX_DMA_STREAM, DMA_IT_TCIF3)) {
 80006d4:	481d      	ldr	r0, [pc, #116]	; (800074c <DMA2_Stream3_IRQHandler+0x7c>)
 80006d6:	491e      	ldr	r1, [pc, #120]	; (8000750 <DMA2_Stream3_IRQHandler+0x80>)
 80006d8:	f005 fd7e 	bl	80061d8 <DMA_GetITStatus>
 80006dc:	4603      	mov	r3, r0
 80006de:	2b00      	cmp	r3, #0
 80006e0:	d02a      	beq.n	8000738 <DMA2_Stream3_IRQHandler+0x68>
    
	DMA_ClearITPendingBit (SPIx_TX_DMA_STREAM, DMA_IT_TCIF3);
 80006e2:	481a      	ldr	r0, [pc, #104]	; (800074c <DMA2_Stream3_IRQHandler+0x7c>)
 80006e4:	491a      	ldr	r1, [pc, #104]	; (8000750 <DMA2_Stream3_IRQHandler+0x80>)
 80006e6:	f005 ff33 	bl	8006550 <DMA_ClearITPendingBit>
	
	while (SPI_I2S_GetFlagStatus (SPIx, SPI_I2S_FLAG_BSY) == SET);
 80006ea:	bf00      	nop
 80006ec:	4819      	ldr	r0, [pc, #100]	; (8000754 <DMA2_Stream3_IRQHandler+0x84>)
 80006ee:	2180      	movs	r1, #128	; 0x80
 80006f0:	f006 fe00 	bl	80072f4 <SPI_I2S_GetFlagStatus>
 80006f4:	4603      	mov	r3, r0
 80006f6:	2b01      	cmp	r3, #1
 80006f8:	d0f8      	beq.n	80006ec <DMA2_Stream3_IRQHandler+0x1c>
     * Now we can deselect the display. If more than one peripheral was being run
     * on this SPI peripheral, we would have to do both/all of them, or work out
     * which one was active and deselect that one.i
	
     */
	CSOFF();
 80006fa:	4b17      	ldr	r3, [pc, #92]	; (8000758 <DMA2_Stream3_IRQHandler+0x88>)
 80006fc:	4a16      	ldr	r2, [pc, #88]	; (8000758 <DMA2_Stream3_IRQHandler+0x88>)
 80006fe:	8b12      	ldrh	r2, [r2, #24]
 8000700:	b292      	uxth	r2, r2
 8000702:	f042 0210 	orr.w	r2, r2, #16
 8000706:	b292      	uxth	r2, r2
 8000708:	831a      	strh	r2, [r3, #24]
	DMA_Cmd(SPIx_TX_DMA_STREAM, DISABLE);		
 800070a:	4810      	ldr	r0, [pc, #64]	; (800074c <DMA2_Stream3_IRQHandler+0x7c>)
 800070c:	2100      	movs	r1, #0
 800070e:	f005 fb2f 	bl	8005d70 <DMA_Cmd>
	DMA_Cmd(SPIx_RX_DMA_STREAM, DISABLE);		
 8000712:	4812      	ldr	r0, [pc, #72]	; (800075c <DMA2_Stream3_IRQHandler+0x8c>)
 8000714:	2100      	movs	r1, #0
 8000716:	f005 fb2b 	bl	8005d70 <DMA_Cmd>
       
	taskENTER_CRITICAL(); 
 800071a:	f004 f955 	bl	80049c8 <vPortEnterCritical>
//	 xSemaphoreGive( xSemaphoreDMASPI );
	xHigherPriorityTaskWoken = pdFalse;
 800071e:	4b10      	ldr	r3, [pc, #64]	; (8000760 <DMA2_Stream3_IRQHandler+0x90>)
 8000720:	2200      	movs	r2, #0
 8000722:	601a      	str	r2, [r3, #0]
	xSemaphoreGiveFromISR( xSemaphoreDMASPI, &xHigherPriorityTaskWoken );
 8000724:	4b0f      	ldr	r3, [pc, #60]	; (8000764 <DMA2_Stream3_IRQHandler+0x94>)
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	4618      	mov	r0, r3
 800072a:	2100      	movs	r1, #0
 800072c:	4a0c      	ldr	r2, [pc, #48]	; (8000760 <DMA2_Stream3_IRQHandler+0x90>)
 800072e:	2300      	movs	r3, #0
 8000730:	f003 fd5c 	bl	80041ec <xQueueGenericSendFromISR>
 	taskEXIT_CRITICAL();  
 8000734:	f004 f958 	bl	80049e8 <vPortExitCritical>
 }
  portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 8000738:	4b09      	ldr	r3, [pc, #36]	; (8000760 <DMA2_Stream3_IRQHandler+0x90>)
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	2b00      	cmp	r3, #0
 800073e:	d003      	beq.n	8000748 <DMA2_Stream3_IRQHandler+0x78>
 8000740:	4b09      	ldr	r3, [pc, #36]	; (8000768 <DMA2_Stream3_IRQHandler+0x98>)
 8000742:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000746:	601a      	str	r2, [r3, #0]
}
 8000748:	bd80      	pop	{r7, pc}
 800074a:	bf00      	nop
 800074c:	40026458 	.word	0x40026458
 8000750:	18008000 	.word	0x18008000
 8000754:	40013000 	.word	0x40013000
 8000758:	40020000 	.word	0x40020000
 800075c:	40026440 	.word	0x40026440
 8000760:	2000047c 	.word	0x2000047c
 8000764:	200131ec 	.word	0x200131ec
 8000768:	e000ed04 	.word	0xe000ed04

0800076c <spi_dma_send>:


/*---------------------------- Matic Knap 25 Jun 2014 ---------------------*/

void spi_dma_send(uint16_t address, uint16_t data_len, uint8_t *data_buf)
{
 800076c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000770:	b087      	sub	sp, #28
 8000772:	af00      	add	r7, sp, #0
 8000774:	460b      	mov	r3, r1
 8000776:	603a      	str	r2, [r7, #0]
 8000778:	4602      	mov	r2, r0
 800077a:	80fa      	strh	r2, [r7, #6]
 800077c:	80bb      	strh	r3, [r7, #4]
 800077e:	466b      	mov	r3, sp
 8000780:	461e      	mov	r6, r3
		uint8_t buffer[data_len+4];
 8000782:	88bb      	ldrh	r3, [r7, #4]
 8000784:	1d19      	adds	r1, r3, #4
 8000786:	1e4b      	subs	r3, r1, #1
 8000788:	613b      	str	r3, [r7, #16]
 800078a:	460b      	mov	r3, r1
 800078c:	461a      	mov	r2, r3
 800078e:	f04f 0300 	mov.w	r3, #0
 8000792:	ea4f 09c3 	mov.w	r9, r3, lsl #3
 8000796:	ea49 7952 	orr.w	r9, r9, r2, lsr #29
 800079a:	ea4f 08c2 	mov.w	r8, r2, lsl #3
 800079e:	460b      	mov	r3, r1
 80007a0:	461a      	mov	r2, r3
 80007a2:	f04f 0300 	mov.w	r3, #0
 80007a6:	00dd      	lsls	r5, r3, #3
 80007a8:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80007ac:	00d4      	lsls	r4, r2, #3
 80007ae:	460b      	mov	r3, r1
 80007b0:	3307      	adds	r3, #7
 80007b2:	08db      	lsrs	r3, r3, #3
 80007b4:	00db      	lsls	r3, r3, #3
 80007b6:	ebad 0d03 	sub.w	sp, sp, r3
 80007ba:	466b      	mov	r3, sp
 80007bc:	3300      	adds	r3, #0
 80007be:	60fb      	str	r3, [r7, #12]
		buffer[0] = ((address & 0xff00) >> 8); // addres byte 1 
 80007c0:	88fb      	ldrh	r3, [r7, #6]
 80007c2:	0a1b      	lsrs	r3, r3, #8
 80007c4:	b29b      	uxth	r3, r3
 80007c6:	b2da      	uxtb	r2, r3
 80007c8:	68fb      	ldr	r3, [r7, #12]
 80007ca:	701a      	strb	r2, [r3, #0]
		buffer[1] = ((address & 0x00ff)); //address byte 2 
 80007cc:	88fb      	ldrh	r3, [r7, #6]
 80007ce:	b2da      	uxtb	r2, r3
 80007d0:	68fb      	ldr	r3, [r7, #12]
 80007d2:	705a      	strb	r2, [r3, #1]
		buffer[2] = ((0x80 | (data_len & 0x7f00) >> 8 ));
 80007d4:	88bb      	ldrh	r3, [r7, #4]
 80007d6:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 80007da:	121b      	asrs	r3, r3, #8
 80007dc:	b2db      	uxtb	r3, r3
 80007de:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80007e2:	b2db      	uxtb	r3, r3
 80007e4:	b2da      	uxtb	r2, r3
 80007e6:	68fb      	ldr	r3, [r7, #12]
 80007e8:	709a      	strb	r2, [r3, #2]
		buffer[3] = (data_len & 0x00ff);
 80007ea:	88bb      	ldrh	r3, [r7, #4]
 80007ec:	b2da      	uxtb	r2, r3
 80007ee:	68fb      	ldr	r3, [r7, #12]
 80007f0:	70da      	strb	r2, [r3, #3]

		int i;
		for (i = 4 ; i < data_len+4; i++) 
 80007f2:	2304      	movs	r3, #4
 80007f4:	617b      	str	r3, [r7, #20]
 80007f6:	e00b      	b.n	8000810 <spi_dma_send+0xa4>
			buffer[i] = (data_buf[i-4]);
 80007f8:	697b      	ldr	r3, [r7, #20]
 80007fa:	3b04      	subs	r3, #4
 80007fc:	683a      	ldr	r2, [r7, #0]
 80007fe:	4413      	add	r3, r2
 8000800:	781a      	ldrb	r2, [r3, #0]
 8000802:	68f9      	ldr	r1, [r7, #12]
 8000804:	697b      	ldr	r3, [r7, #20]
 8000806:	440b      	add	r3, r1
 8000808:	701a      	strb	r2, [r3, #0]
		buffer[1] = ((address & 0x00ff)); //address byte 2 
		buffer[2] = ((0x80 | (data_len & 0x7f00) >> 8 ));
		buffer[3] = (data_len & 0x00ff);

		int i;
		for (i = 4 ; i < data_len+4; i++) 
 800080a:	697b      	ldr	r3, [r7, #20]
 800080c:	3301      	adds	r3, #1
 800080e:	617b      	str	r3, [r7, #20]
 8000810:	88bb      	ldrh	r3, [r7, #4]
 8000812:	1d1a      	adds	r2, r3, #4
 8000814:	697b      	ldr	r3, [r7, #20]
 8000816:	429a      	cmp	r2, r3
 8000818:	dcee      	bgt.n	80007f8 <spi_dma_send+0x8c>
			buffer[i] = (data_buf[i-4]);
		DMA_SetCurrDataCounter(SPIx_TX_DMA_STREAM, data_len + 4);
 800081a:	88bb      	ldrh	r3, [r7, #4]
 800081c:	3304      	adds	r3, #4
 800081e:	b29b      	uxth	r3, r3
 8000820:	4812      	ldr	r0, [pc, #72]	; (800086c <spi_dma_send+0x100>)
 8000822:	4619      	mov	r1, r3
 8000824:	f005 fb30 	bl	8005e88 <DMA_SetCurrDataCounter>
		SPIx_TX_DMA_STREAM->M0AR =(uint32_t) &buffer;	
 8000828:	4b10      	ldr	r3, [pc, #64]	; (800086c <spi_dma_send+0x100>)
 800082a:	68fa      	ldr	r2, [r7, #12]
 800082c:	60da      	str	r2, [r3, #12]
		CSON(); // chip select 
 800082e:	4b10      	ldr	r3, [pc, #64]	; (8000870 <spi_dma_send+0x104>)
 8000830:	4a0f      	ldr	r2, [pc, #60]	; (8000870 <spi_dma_send+0x104>)
 8000832:	8b52      	ldrh	r2, [r2, #26]
 8000834:	b292      	uxth	r2, r2
 8000836:	f042 0210 	orr.w	r2, r2, #16
 800083a:	b292      	uxth	r2, r2
 800083c:	835a      	strh	r2, [r3, #26]
		DMA_Cmd(SPIx_TX_DMA_STREAM, ENABLE);		
 800083e:	480b      	ldr	r0, [pc, #44]	; (800086c <spi_dma_send+0x100>)
 8000840:	2101      	movs	r1, #1
 8000842:	f005 fa95 	bl	8005d70 <DMA_Cmd>
		DMA_Cmd(SPIx_RX_DMA_STREAM, ENABLE);	
 8000846:	480b      	ldr	r0, [pc, #44]	; (8000874 <spi_dma_send+0x108>)
 8000848:	2101      	movs	r1, #1
 800084a:	f005 fa91 	bl	8005d70 <DMA_Cmd>
		/* Block until the semaphore is given */
        	 xSemaphoreTake(xSemaphoreDMASPI, portMAX_DELAY);
 800084e:	4b0a      	ldr	r3, [pc, #40]	; (8000878 <spi_dma_send+0x10c>)
 8000850:	681b      	ldr	r3, [r3, #0]
 8000852:	4618      	mov	r0, r3
 8000854:	2100      	movs	r1, #0
 8000856:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800085a:	2300      	movs	r3, #0
 800085c:	f003 fd30 	bl	80042c0 <xQueueGenericReceive>
 8000860:	46b5      	mov	sp, r6

	//	CSOFF(); // chip deselect 
			
	
}
 8000862:	371c      	adds	r7, #28
 8000864:	46bd      	mov	sp, r7
 8000866:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800086a:	bf00      	nop
 800086c:	40026458 	.word	0x40026458
 8000870:	40020000 	.word	0x40020000
 8000874:	40026440 	.word	0x40026440
 8000878:	200131ec 	.word	0x200131ec

0800087c <spi_dma_send2B>:

void spi_dma_send2B(uint16_t address,  uint16_t data_buf)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	b084      	sub	sp, #16
 8000880:	af00      	add	r7, sp, #0
 8000882:	4602      	mov	r2, r0
 8000884:	460b      	mov	r3, r1
 8000886:	80fa      	strh	r2, [r7, #6]
 8000888:	80bb      	strh	r3, [r7, #4]
	uint8_t buffer[6];
	uint16_t data_len = 2;
 800088a:	2302      	movs	r3, #2
 800088c:	81fb      	strh	r3, [r7, #14]
	buffer[0] = ((address & 0xff00) >> 8); // addres byte 1 
 800088e:	88fb      	ldrh	r3, [r7, #6]
 8000890:	0a1b      	lsrs	r3, r3, #8
 8000892:	b29b      	uxth	r3, r3
 8000894:	b2db      	uxtb	r3, r3
 8000896:	723b      	strb	r3, [r7, #8]
	buffer[1] = ((address & 0x00ff)); //address byte 2 
 8000898:	88fb      	ldrh	r3, [r7, #6]
 800089a:	b2db      	uxtb	r3, r3
 800089c:	727b      	strb	r3, [r7, #9]
	buffer[2] = ((0x80 | (data_len & 0x7f00) >> 8 ));
 800089e:	89fb      	ldrh	r3, [r7, #14]
 80008a0:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 80008a4:	121b      	asrs	r3, r3, #8
 80008a6:	b2db      	uxtb	r3, r3
 80008a8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80008ac:	b2db      	uxtb	r3, r3
 80008ae:	b2db      	uxtb	r3, r3
 80008b0:	72bb      	strb	r3, [r7, #10]
	 buffer[3] = (data_len & 0x00ff);
 80008b2:	89fb      	ldrh	r3, [r7, #14]
 80008b4:	b2db      	uxtb	r3, r3
 80008b6:	72fb      	strb	r3, [r7, #11]
	 buffer[4] = ((data_buf & 0xff00) >> 8);
 80008b8:	88bb      	ldrh	r3, [r7, #4]
 80008ba:	0a1b      	lsrs	r3, r3, #8
 80008bc:	b29b      	uxth	r3, r3
 80008be:	b2db      	uxtb	r3, r3
 80008c0:	733b      	strb	r3, [r7, #12]
	 buffer[5] = (data_buf & 0x00ff);
 80008c2:	88bb      	ldrh	r3, [r7, #4]
 80008c4:	b2db      	uxtb	r3, r3
 80008c6:	737b      	strb	r3, [r7, #13]
	DMA_SetCurrDataCounter(SPIx_TX_DMA_STREAM, 6);
 80008c8:	4811      	ldr	r0, [pc, #68]	; (8000910 <spi_dma_send2B+0x94>)
 80008ca:	2106      	movs	r1, #6
 80008cc:	f005 fadc 	bl	8005e88 <DMA_SetCurrDataCounter>
	SPIx_TX_DMA_STREAM->M0AR =(uint32_t) &buffer;	
 80008d0:	4b0f      	ldr	r3, [pc, #60]	; (8000910 <spi_dma_send2B+0x94>)
 80008d2:	f107 0208 	add.w	r2, r7, #8
 80008d6:	60da      	str	r2, [r3, #12]
	CSON(); // chip select 
 80008d8:	4b0e      	ldr	r3, [pc, #56]	; (8000914 <spi_dma_send2B+0x98>)
 80008da:	4a0e      	ldr	r2, [pc, #56]	; (8000914 <spi_dma_send2B+0x98>)
 80008dc:	8b52      	ldrh	r2, [r2, #26]
 80008de:	b292      	uxth	r2, r2
 80008e0:	f042 0210 	orr.w	r2, r2, #16
 80008e4:	b292      	uxth	r2, r2
 80008e6:	835a      	strh	r2, [r3, #26]
	DMA_Cmd(SPIx_TX_DMA_STREAM, ENABLE);		
 80008e8:	4809      	ldr	r0, [pc, #36]	; (8000910 <spi_dma_send2B+0x94>)
 80008ea:	2101      	movs	r1, #1
 80008ec:	f005 fa40 	bl	8005d70 <DMA_Cmd>
	DMA_Cmd(SPIx_RX_DMA_STREAM, ENABLE);	
 80008f0:	4809      	ldr	r0, [pc, #36]	; (8000918 <spi_dma_send2B+0x9c>)
 80008f2:	2101      	movs	r1, #1
 80008f4:	f005 fa3c 	bl	8005d70 <DMA_Cmd>
	/* Block until the semaphore is given */
        xSemaphoreTake(xSemaphoreDMASPI, portMAX_DELAY);	
 80008f8:	4b08      	ldr	r3, [pc, #32]	; (800091c <spi_dma_send2B+0xa0>)
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	4618      	mov	r0, r3
 80008fe:	2100      	movs	r1, #0
 8000900:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000904:	2300      	movs	r3, #0
 8000906:	f003 fcdb 	bl	80042c0 <xQueueGenericReceive>
	
//	CSOFF(); // chip deselect 
			
}
 800090a:	3710      	adds	r7, #16
 800090c:	46bd      	mov	sp, r7
 800090e:	bd80      	pop	{r7, pc}
 8000910:	40026458 	.word	0x40026458
 8000914:	40020000 	.word	0x40020000
 8000918:	40026440 	.word	0x40026440
 800091c:	200131ec 	.word	0x200131ec

08000920 <spi_dma_sendByte>:

void spi_dma_sendByte(uint16_t address,  uint8_t data_buf)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	b084      	sub	sp, #16
 8000924:	af00      	add	r7, sp, #0
 8000926:	4602      	mov	r2, r0
 8000928:	460b      	mov	r3, r1
 800092a:	80fa      	strh	r2, [r7, #6]
 800092c:	717b      	strb	r3, [r7, #5]
		uint8_t buffer[5];
		uint16_t data_len=0x1;
 800092e:	2301      	movs	r3, #1
 8000930:	81fb      	strh	r3, [r7, #14]
		buffer[0] = ((address & 0xff00) >> 8); // addres byte 1 
 8000932:	88fb      	ldrh	r3, [r7, #6]
 8000934:	0a1b      	lsrs	r3, r3, #8
 8000936:	b29b      	uxth	r3, r3
 8000938:	b2db      	uxtb	r3, r3
 800093a:	723b      	strb	r3, [r7, #8]
		buffer[1] = ((address & 0x00ff)); //address byte 2 
 800093c:	88fb      	ldrh	r3, [r7, #6]
 800093e:	b2db      	uxtb	r3, r3
 8000940:	727b      	strb	r3, [r7, #9]
		buffer[2] = ((0x80 | (data_len & 0x7f00) >> 8 ));
 8000942:	89fb      	ldrh	r3, [r7, #14]
 8000944:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8000948:	121b      	asrs	r3, r3, #8
 800094a:	b2db      	uxtb	r3, r3
 800094c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000950:	b2db      	uxtb	r3, r3
 8000952:	b2db      	uxtb	r3, r3
 8000954:	72bb      	strb	r3, [r7, #10]
		buffer[3] = (data_len & 0x00ff);
 8000956:	89fb      	ldrh	r3, [r7, #14]
 8000958:	b2db      	uxtb	r3, r3
 800095a:	72fb      	strb	r3, [r7, #11]
		buffer[4] = data_buf ; 
 800095c:	797b      	ldrb	r3, [r7, #5]
 800095e:	733b      	strb	r3, [r7, #12]
		DMA_SetCurrDataCounter(SPIx_TX_DMA_STREAM, 5);
 8000960:	4811      	ldr	r0, [pc, #68]	; (80009a8 <spi_dma_sendByte+0x88>)
 8000962:	2105      	movs	r1, #5
 8000964:	f005 fa90 	bl	8005e88 <DMA_SetCurrDataCounter>
		SPIx_TX_DMA_STREAM->M0AR =(uint32_t) &buffer;	
 8000968:	4b0f      	ldr	r3, [pc, #60]	; (80009a8 <spi_dma_sendByte+0x88>)
 800096a:	f107 0208 	add.w	r2, r7, #8
 800096e:	60da      	str	r2, [r3, #12]
		CSON(); // chip select 
 8000970:	4b0e      	ldr	r3, [pc, #56]	; (80009ac <spi_dma_sendByte+0x8c>)
 8000972:	4a0e      	ldr	r2, [pc, #56]	; (80009ac <spi_dma_sendByte+0x8c>)
 8000974:	8b52      	ldrh	r2, [r2, #26]
 8000976:	b292      	uxth	r2, r2
 8000978:	f042 0210 	orr.w	r2, r2, #16
 800097c:	b292      	uxth	r2, r2
 800097e:	835a      	strh	r2, [r3, #26]
		DMA_Cmd(SPIx_TX_DMA_STREAM, ENABLE);		
 8000980:	4809      	ldr	r0, [pc, #36]	; (80009a8 <spi_dma_sendByte+0x88>)
 8000982:	2101      	movs	r1, #1
 8000984:	f005 f9f4 	bl	8005d70 <DMA_Cmd>
		DMA_Cmd(SPIx_RX_DMA_STREAM, ENABLE);
 8000988:	4809      	ldr	r0, [pc, #36]	; (80009b0 <spi_dma_sendByte+0x90>)
 800098a:	2101      	movs	r1, #1
 800098c:	f005 f9f0 	bl	8005d70 <DMA_Cmd>
		/* Block until the semaphore is given */
	        xSemaphoreTake(xSemaphoreDMASPI, portMAX_DELAY);	
 8000990:	4b08      	ldr	r3, [pc, #32]	; (80009b4 <spi_dma_sendByte+0x94>)
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	4618      	mov	r0, r3
 8000996:	2100      	movs	r1, #0
 8000998:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800099c:	2300      	movs	r3, #0
 800099e:	f003 fc8f 	bl	80042c0 <xQueueGenericReceive>
				
//		CSOFF(); // chip deselect 
			
}
 80009a2:	3710      	adds	r7, #16
 80009a4:	46bd      	mov	sp, r7
 80009a6:	bd80      	pop	{r7, pc}
 80009a8:	40026458 	.word	0x40026458
 80009ac:	40020000 	.word	0x40020000
 80009b0:	40026440 	.word	0x40026440
 80009b4:	200131ec 	.word	0x200131ec

080009b8 <spi_dma_read>:

		return (data_buf[0] << 8) | data_buf[1];

}
void spi_dma_read(uint16_t address, uint16_t data_len)
{
 80009b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80009bc:	b086      	sub	sp, #24
 80009be:	af00      	add	r7, sp, #0
 80009c0:	80f8      	strh	r0, [r7, #6]
 80009c2:	80b9      	strh	r1, [r7, #4]
 80009c4:	4669      	mov	r1, sp
 80009c6:	4688      	mov	r8, r1
		
		/*! spi_dma_read it has to be used with \n
		 * memcpy from bufferRX right after it has recieve \n
		 * data on SPI. */
		
		uint8_t buffer[data_len+4];
 80009c8:	88b9      	ldrh	r1, [r7, #4]
 80009ca:	1d0e      	adds	r6, r1, #4
 80009cc:	1e71      	subs	r1, r6, #1
 80009ce:	6139      	str	r1, [r7, #16]
 80009d0:	4631      	mov	r1, r6
 80009d2:	4608      	mov	r0, r1
 80009d4:	f04f 0100 	mov.w	r1, #0
 80009d8:	00cd      	lsls	r5, r1, #3
 80009da:	ea45 7550 	orr.w	r5, r5, r0, lsr #29
 80009de:	00c4      	lsls	r4, r0, #3
 80009e0:	4631      	mov	r1, r6
 80009e2:	4608      	mov	r0, r1
 80009e4:	f04f 0100 	mov.w	r1, #0
 80009e8:	00cb      	lsls	r3, r1, #3
 80009ea:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 80009ee:	00c2      	lsls	r2, r0, #3
 80009f0:	4633      	mov	r3, r6
 80009f2:	3307      	adds	r3, #7
 80009f4:	08db      	lsrs	r3, r3, #3
 80009f6:	00db      	lsls	r3, r3, #3
 80009f8:	ebad 0d03 	sub.w	sp, sp, r3
 80009fc:	466b      	mov	r3, sp
 80009fe:	3300      	adds	r3, #0
 8000a00:	60fb      	str	r3, [r7, #12]
		buffer[0] = ((address & 0xff00) >> 8); // addres byte 1 
 8000a02:	88fb      	ldrh	r3, [r7, #6]
 8000a04:	0a1b      	lsrs	r3, r3, #8
 8000a06:	b29b      	uxth	r3, r3
 8000a08:	b2da      	uxtb	r2, r3
 8000a0a:	68fb      	ldr	r3, [r7, #12]
 8000a0c:	701a      	strb	r2, [r3, #0]
		buffer[1] = ((address & 0x00ff)); //address byte 2 
 8000a0e:	88fb      	ldrh	r3, [r7, #6]
 8000a10:	b2da      	uxtb	r2, r3
 8000a12:	68fb      	ldr	r3, [r7, #12]
 8000a14:	705a      	strb	r2, [r3, #1]
		buffer[2] = ((0x00 | (data_len & 0x7f00) >> 8 ));
 8000a16:	88bb      	ldrh	r3, [r7, #4]
 8000a18:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8000a1c:	121b      	asrs	r3, r3, #8
 8000a1e:	b2da      	uxtb	r2, r3
 8000a20:	68fb      	ldr	r3, [r7, #12]
 8000a22:	709a      	strb	r2, [r3, #2]
		buffer[3] = (data_len & 0x00ff);
 8000a24:	88bb      	ldrh	r3, [r7, #4]
 8000a26:	b2da      	uxtb	r2, r3
 8000a28:	68fb      	ldr	r3, [r7, #12]
 8000a2a:	70da      	strb	r2, [r3, #3]

		int i;
		for (i = 4 ; i < data_len+4; i++) buffer[i] = 0x0;
 8000a2c:	2304      	movs	r3, #4
 8000a2e:	617b      	str	r3, [r7, #20]
 8000a30:	e007      	b.n	8000a42 <spi_dma_read+0x8a>
 8000a32:	68fa      	ldr	r2, [r7, #12]
 8000a34:	697b      	ldr	r3, [r7, #20]
 8000a36:	4413      	add	r3, r2
 8000a38:	2200      	movs	r2, #0
 8000a3a:	701a      	strb	r2, [r3, #0]
 8000a3c:	697b      	ldr	r3, [r7, #20]
 8000a3e:	3301      	adds	r3, #1
 8000a40:	617b      	str	r3, [r7, #20]
 8000a42:	88bb      	ldrh	r3, [r7, #4]
 8000a44:	1d1a      	adds	r2, r3, #4
 8000a46:	697b      	ldr	r3, [r7, #20]
 8000a48:	429a      	cmp	r2, r3
 8000a4a:	dcf2      	bgt.n	8000a32 <spi_dma_read+0x7a>

		DMA_SetCurrDataCounter(SPIx_RX_DMA_STREAM, data_len+4);
 8000a4c:	88bb      	ldrh	r3, [r7, #4]
 8000a4e:	3304      	adds	r3, #4
 8000a50:	b29b      	uxth	r3, r3
 8000a52:	4817      	ldr	r0, [pc, #92]	; (8000ab0 <spi_dma_read+0xf8>)
 8000a54:	4619      	mov	r1, r3
 8000a56:	f005 fa17 	bl	8005e88 <DMA_SetCurrDataCounter>
		DMA_SetCurrDataCounter(SPIx_TX_DMA_STREAM, 4+data_len);
 8000a5a:	88bb      	ldrh	r3, [r7, #4]
 8000a5c:	3304      	adds	r3, #4
 8000a5e:	b29b      	uxth	r3, r3
 8000a60:	4814      	ldr	r0, [pc, #80]	; (8000ab4 <spi_dma_read+0xfc>)
 8000a62:	4619      	mov	r1, r3
 8000a64:	f005 fa10 	bl	8005e88 <DMA_SetCurrDataCounter>
		SPIx_TX_DMA_STREAM->M0AR =(uint32_t) &buffer;	
 8000a68:	4b12      	ldr	r3, [pc, #72]	; (8000ab4 <spi_dma_read+0xfc>)
 8000a6a:	68fa      	ldr	r2, [r7, #12]
 8000a6c:	60da      	str	r2, [r3, #12]
		SPIx_RX_DMA_STREAM->M0AR =(uint32_t)&bufferRX;	
 8000a6e:	4b10      	ldr	r3, [pc, #64]	; (8000ab0 <spi_dma_read+0xf8>)
 8000a70:	4a11      	ldr	r2, [pc, #68]	; (8000ab8 <spi_dma_read+0x100>)
 8000a72:	60da      	str	r2, [r3, #12]

		CSON(); // chip select 
 8000a74:	4b11      	ldr	r3, [pc, #68]	; (8000abc <spi_dma_read+0x104>)
 8000a76:	4a11      	ldr	r2, [pc, #68]	; (8000abc <spi_dma_read+0x104>)
 8000a78:	8b52      	ldrh	r2, [r2, #26]
 8000a7a:	b292      	uxth	r2, r2
 8000a7c:	f042 0210 	orr.w	r2, r2, #16
 8000a80:	b292      	uxth	r2, r2
 8000a82:	835a      	strh	r2, [r3, #26]
		DMA_Cmd(SPIx_TX_DMA_STREAM, ENABLE);		
 8000a84:	480b      	ldr	r0, [pc, #44]	; (8000ab4 <spi_dma_read+0xfc>)
 8000a86:	2101      	movs	r1, #1
 8000a88:	f005 f972 	bl	8005d70 <DMA_Cmd>
		DMA_Cmd(SPIx_RX_DMA_STREAM, ENABLE);
 8000a8c:	4808      	ldr	r0, [pc, #32]	; (8000ab0 <spi_dma_read+0xf8>)
 8000a8e:	2101      	movs	r1, #1
 8000a90:	f005 f96e 	bl	8005d70 <DMA_Cmd>
		/* Block until the semaphore is given */
        	xSemaphoreTake(xSemaphoreDMASPI, portMAX_DELAY);	
 8000a94:	4b0a      	ldr	r3, [pc, #40]	; (8000ac0 <spi_dma_read+0x108>)
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	4618      	mov	r0, r3
 8000a9a:	2100      	movs	r1, #0
 8000a9c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	f003 fc0d 	bl	80042c0 <xQueueGenericReceive>
 8000aa6:	46c5      	mov	sp, r8
		//CSOFF(); // chip deselect		

}	
 8000aa8:	3718      	adds	r7, #24
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000ab0:	40026440 	.word	0x40026440
 8000ab4:	40026458 	.word	0x40026458
 8000ab8:	20013200 	.word	0x20013200
 8000abc:	40020000 	.word	0x40020000
 8000ac0:	200131ec 	.word	0x200131ec

08000ac4 <init_W5200>:
//==================================================================================//
//===	func 	init_W5200							 ===//
//==================================================================================//

void init_W5200(void)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b08a      	sub	sp, #40	; 0x28
 8000ac8:	af00      	add	r7, sp, #0
	 *
	 * */


	// mac address
	uint8_t address[6] =	{0xdd, 0xaa, 0xbb, 0xcc, 0x11, 0x22}; 
 8000aca:	4a58      	ldr	r2, [pc, #352]	; (8000c2c <init_W5200+0x168>)
 8000acc:	f107 0318 	add.w	r3, r7, #24
 8000ad0:	6810      	ldr	r0, [r2, #0]
 8000ad2:	6018      	str	r0, [r3, #0]
 8000ad4:	8892      	ldrh	r2, [r2, #4]
 8000ad6:	809a      	strh	r2, [r3, #4]
	
	// ip 
	const  uint8_t ip[4] = {0xc0, 0xa8, 0x0, 0x08};
 8000ad8:	4a55      	ldr	r2, [pc, #340]	; (8000c30 <init_W5200+0x16c>)
 8000ada:	f107 0314 	add.w	r3, r7, #20
 8000ade:	6810      	ldr	r0, [r2, #0]
 8000ae0:	6018      	str	r0, [r3, #0]
	// subnet 
	const uint8_t subnet[4] = {0xff,0xff,0xff,0x0};
 8000ae2:	4a54      	ldr	r2, [pc, #336]	; (8000c34 <init_W5200+0x170>)
 8000ae4:	f107 0310 	add.w	r3, r7, #16
 8000ae8:	6810      	ldr	r0, [r2, #0]
 8000aea:	6018      	str	r0, [r3, #0]
	// gateway
	const uint8_t gw[4] = {0xc0, 0xa8, 0x0, 0x01};
 8000aec:	4a52      	ldr	r2, [pc, #328]	; (8000c38 <init_W5200+0x174>)
 8000aee:	f107 030c 	add.w	r3, r7, #12
 8000af2:	6810      	ldr	r0, [r2, #0]
 8000af4:	6018      	str	r0, [r3, #0]
	
	portTickType xLastWakeTime;	
	
	xSemaphoreDMASPI = xSemaphoreCreateBinary();
 8000af6:	2001      	movs	r0, #1
 8000af8:	2100      	movs	r1, #0
 8000afa:	2203      	movs	r2, #3
 8000afc:	f003 fa84 	bl	8004008 <xQueueGenericCreate>
 8000b00:	4602      	mov	r2, r0
 8000b02:	4b4e      	ldr	r3, [pc, #312]	; (8000c3c <init_W5200+0x178>)
 8000b04:	601a      	str	r2, [r3, #0]

//	vTaskSuspend(set_macTaskHandle);
	
	xLastWakeTime = xTaskGetTickCount();
 8000b06:	f002 fd85 	bl	8003614 <xTaskGetTickCount>
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	60bb      	str	r3, [r7, #8]

	RESET_HIGH();
 8000b0e:	4b4c      	ldr	r3, [pc, #304]	; (8000c40 <init_W5200+0x17c>)
 8000b10:	4a4b      	ldr	r2, [pc, #300]	; (8000c40 <init_W5200+0x17c>)
 8000b12:	8b52      	ldrh	r2, [r2, #26]
 8000b14:	b292      	uxth	r2, r2
 8000b16:	f042 0220 	orr.w	r2, r2, #32
 8000b1a:	b292      	uxth	r2, r2
 8000b1c:	835a      	strh	r2, [r3, #26]
	RESET_LOW();	
 8000b1e:	4b48      	ldr	r3, [pc, #288]	; (8000c40 <init_W5200+0x17c>)
 8000b20:	4a47      	ldr	r2, [pc, #284]	; (8000c40 <init_W5200+0x17c>)
 8000b22:	8b12      	ldrh	r2, [r2, #24]
 8000b24:	b292      	uxth	r2, r2
 8000b26:	f042 0220 	orr.w	r2, r2, #32
 8000b2a:	b292      	uxth	r2, r2
 8000b2c:	831a      	strh	r2, [r3, #24]

	vTaskDelay( 500/portTICK_RATE_MS );		
 8000b2e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000b32:	f002 fbb3 	bl	800329c <vTaskDelay>
	const portTickType xFrequency = 1;
 8000b36:	2301      	movs	r3, #1
 8000b38:	623b      	str	r3, [r7, #32]
	
	// ===================================================//
	//SW reset 
	spi_dma_sendByte(W5200_MR, W5200_MR_RST);
 8000b3a:	2000      	movs	r0, #0
 8000b3c:	2180      	movs	r1, #128	; 0x80
 8000b3e:	f7ff feef 	bl	8000920 <spi_dma_sendByte>
	// wait until reset complete
	uint8_t data = W5200_MR_RST; 
 8000b42:	2380      	movs	r3, #128	; 0x80
 8000b44:	71fb      	strb	r3, [r7, #7]
	while((data  && W5200_MR_RST) == W5200_MR_RST)
 8000b46:	bf00      	nop
		spi_dma_read(W5200_MR, 1);
		memcpy(&data, bufferRX+4, 1);
	}
		
	// PING enable, PPPoE disable 
	spi_dma_sendByte(W5200_MR, 0);
 8000b48:	2000      	movs	r0, #0
 8000b4a:	2100      	movs	r1, #0
 8000b4c:	f7ff fee8 	bl	8000920 <spi_dma_sendByte>
	// all socket interrupts sets to nonmask. set '1' is interrupt enable. 
	spi_dma_sendByte(W5200_IMR, 0xff);
 8000b50:	2016      	movs	r0, #22
 8000b52:	21ff      	movs	r1, #255	; 0xff
 8000b54:	f7ff fee4 	bl	8000920 <spi_dma_sendByte>
	// IP-confilict, PPPoE Close are mask. set '0' interupt disable. 
	spi_dma_sendByte(W5200_IMR2, 0);
 8000b58:	2036      	movs	r0, #54	; 0x36
 8000b5a:	2100      	movs	r1, #0
 8000b5c:	f7ff fee0 	bl	8000920 <spi_dma_sendByte>
	// set timeoput to 200msec
	spi_dma_sendByte(W5200_RTR, 200);
 8000b60:	2017      	movs	r0, #23
 8000b62:	21c8      	movs	r1, #200	; 0xc8
 8000b64:	f7ff fedc 	bl	8000920 <spi_dma_sendByte>
	// set retry count register to 3rd
	spi_dma_sendByte(W5200_RCR, 3);
 8000b68:	2019      	movs	r0, #25
 8000b6a:	2103      	movs	r1, #3
 8000b6c:	f7ff fed8 	bl	8000920 <spi_dma_sendByte>

	int n = 0; 
 8000b70:	2300      	movs	r3, #0
 8000b72:	627b      	str	r3, [r7, #36]	; 0x24

	for (n = 0; n < 8; n++)
 8000b74:	2300      	movs	r3, #0
 8000b76:	627b      	str	r3, [r7, #36]	; 0x24
 8000b78:	e02b      	b.n	8000bd2 <init_W5200+0x10e>
	{
		spi_dma_sendByte(W5200_Sn_RXMEM_SIZE(n), 0x2);
 8000b7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b7c:	b29b      	uxth	r3, r3
 8000b7e:	021b      	lsls	r3, r3, #8
 8000b80:	b29b      	uxth	r3, r3
 8000b82:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8000b86:	331e      	adds	r3, #30
 8000b88:	b29b      	uxth	r3, r3
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	2102      	movs	r1, #2
 8000b8e:	f7ff fec7 	bl	8000920 <spi_dma_sendByte>
		spi_dma_sendByte(W5200_Sn_TXMEM_SIZE(n),0x2);
 8000b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b94:	b29b      	uxth	r3, r3
 8000b96:	021b      	lsls	r3, r3, #8
 8000b98:	b29b      	uxth	r3, r3
 8000b9a:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8000b9e:	331f      	adds	r3, #31
 8000ba0:	b29b      	uxth	r3, r3
 8000ba2:	4618      	mov	r0, r3
 8000ba4:	2102      	movs	r1, #2
 8000ba6:	f7ff febb 	bl	8000920 <spi_dma_sendByte>
		spi_dma_sendByte(W5200_Sn_IMR(n), 0xff);	
 8000baa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bac:	b29b      	uxth	r3, r3
 8000bae:	021b      	lsls	r3, r3, #8
 8000bb0:	b29b      	uxth	r3, r3
 8000bb2:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8000bb6:	332c      	adds	r3, #44	; 0x2c
 8000bb8:	b29b      	uxth	r3, r3
 8000bba:	4618      	mov	r0, r3
 8000bbc:	21ff      	movs	r1, #255	; 0xff
 8000bbe:	f7ff feaf 	bl	8000920 <spi_dma_sendByte>
		socket_flg[n] = 0;
 8000bc2:	4a20      	ldr	r2, [pc, #128]	; (8000c44 <init_W5200+0x180>)
 8000bc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bc6:	4413      	add	r3, r2
 8000bc8:	2200      	movs	r2, #0
 8000bca:	701a      	strb	r2, [r3, #0]
	// set retry count register to 3rd
	spi_dma_sendByte(W5200_RCR, 3);

	int n = 0; 

	for (n = 0; n < 8; n++)
 8000bcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bce:	3301      	adds	r3, #1
 8000bd0:	627b      	str	r3, [r7, #36]	; 0x24
 8000bd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bd4:	2b07      	cmp	r3, #7
 8000bd6:	ddd0      	ble.n	8000b7a <init_W5200+0xb6>
		socket_flg[n] = 0;
			
	}	
	// =========================================================//
		
	vTaskDelayUntil(&xLastWakeTime, 500/portTICK_RATE_MS );		
 8000bd8:	f107 0308 	add.w	r3, r7, #8
 8000bdc:	4618      	mov	r0, r3
 8000bde:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000be2:	f002 fb03 	bl	80031ec <vTaskDelayUntil>

	W5200_configure_network(ip, subnet, gw);
 8000be6:	f107 0114 	add.w	r1, r7, #20
 8000bea:	f107 0210 	add.w	r2, r7, #16
 8000bee:	f107 030c 	add.w	r3, r7, #12
 8000bf2:	4608      	mov	r0, r1
 8000bf4:	4611      	mov	r1, r2
 8000bf6:	461a      	mov	r2, r3
 8000bf8:	f000 f834 	bl	8000c64 <W5200_configure_network>
	W5200_set_hardware_address(address);
 8000bfc:	f107 0318 	add.w	r3, r7, #24
 8000c00:	4618      	mov	r0, r3
 8000c02:	f000 f823 	bl	8000c4c <W5200_set_hardware_address>
	
	vTaskDelayUntil(&xLastWakeTime, 500/portTICK_RATE_MS );		
 8000c06:	f107 0308 	add.w	r3, r7, #8
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000c10:	f002 faec 	bl	80031ec <vTaskDelayUntil>
	// end of initialization W5200 
	// delete task

	// unblock set_macTask
	
	vTaskResume( set_macTaskHandle); 
 8000c14:	4b0c      	ldr	r3, [pc, #48]	; (8000c48 <init_W5200+0x184>)
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	4618      	mov	r0, r3
 8000c1a:	f002 fbe1 	bl	80033e0 <vTaskResume>

	vTaskDelete ( NULL );
 8000c1e:	2000      	movs	r0, #0
 8000c20:	f002 fa9e 	bl	8003160 <vTaskDelete>
	
	
	
	
}
 8000c24:	3728      	adds	r7, #40	; 0x28
 8000c26:	46bd      	mov	sp, r7
 8000c28:	bd80      	pop	{r7, pc}
 8000c2a:	bf00      	nop
 8000c2c:	08008190 	.word	0x08008190
 8000c30:	08008198 	.word	0x08008198
 8000c34:	0800819c 	.word	0x0800819c
 8000c38:	080081a0 	.word	0x080081a0
 8000c3c:	200131ec 	.word	0x200131ec
 8000c40:	40020800 	.word	0x40020800
 8000c44:	20000480 	.word	0x20000480
 8000c48:	200141b8 	.word	0x200141b8

08000c4c <W5200_set_hardware_address>:

//==================================================================================//
//===	func W5200_set_hardware_address
//==================================================================================//
void  W5200_set_hardware_address(const macaddress_t address)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b082      	sub	sp, #8
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	6078      	str	r0, [r7, #4]

	/*! Function set wiznet register to address via SPI DMA
	 */

	spi_dma_send(W5200_SHAR, 6, address);
 8000c54:	2009      	movs	r0, #9
 8000c56:	2106      	movs	r1, #6
 8000c58:	687a      	ldr	r2, [r7, #4]
 8000c5a:	f7ff fd87 	bl	800076c <spi_dma_send>
}
 8000c5e:	3708      	adds	r7, #8
 8000c60:	46bd      	mov	sp, r7
 8000c62:	bd80      	pop	{r7, pc}

08000c64 <W5200_configure_network>:


void  W5200_configure_network(const ipv4address_t address,
                             const ipv4address_t subnet,
                             const ipv4address_t gateway)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b084      	sub	sp, #16
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	60f8      	str	r0, [r7, #12]
 8000c6c:	60b9      	str	r1, [r7, #8]
 8000c6e:	607a      	str	r2, [r7, #4]
	/*! It configures ip, subnet and gateway */
	spi_dma_send(W5200_SIPR, 4, address);
 8000c70:	200f      	movs	r0, #15
 8000c72:	2104      	movs	r1, #4
 8000c74:	68fa      	ldr	r2, [r7, #12]
 8000c76:	f7ff fd79 	bl	800076c <spi_dma_send>
	spi_dma_send(W5200_SUBR, 4, subnet);
 8000c7a:	2005      	movs	r0, #5
 8000c7c:	2104      	movs	r1, #4
 8000c7e:	68ba      	ldr	r2, [r7, #8]
 8000c80:	f7ff fd74 	bl	800076c <spi_dma_send>
	spi_dma_send(W5200_GAR, 4 , gateway);
 8000c84:	2001      	movs	r0, #1
 8000c86:	2104      	movs	r1, #4
 8000c88:	687a      	ldr	r2, [r7, #4]
 8000c8a:	f7ff fd6f 	bl	800076c <spi_dma_send>
}
 8000c8e:	3710      	adds	r7, #16
 8000c90:	46bd      	mov	sp, r7
 8000c92:	bd80      	pop	{r7, pc}

08000c94 <get_CRStatus>:
//==================================================================================//



static uint8_t get_CRStatus(uint8_t sck_fd)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b084      	sub	sp, #16
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	4603      	mov	r3, r0
 8000c9c:	71fb      	strb	r3, [r7, #7]
	uint8_t var; 
	spi_dma_read(W5200_Sn_CR(sck_fd),1);
 8000c9e:	79fb      	ldrb	r3, [r7, #7]
 8000ca0:	b29b      	uxth	r3, r3
 8000ca2:	021b      	lsls	r3, r3, #8
 8000ca4:	b29b      	uxth	r3, r3
 8000ca6:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8000caa:	3301      	adds	r3, #1
 8000cac:	b29b      	uxth	r3, r3
 8000cae:	4618      	mov	r0, r3
 8000cb0:	2101      	movs	r1, #1
 8000cb2:	f7ff fe81 	bl	80009b8 <spi_dma_read>
	memcpy(&var, bufferRX+4, 1);
 8000cb6:	4b04      	ldr	r3, [pc, #16]	; (8000cc8 <get_CRStatus+0x34>)
 8000cb8:	781b      	ldrb	r3, [r3, #0]
 8000cba:	73fb      	strb	r3, [r7, #15]
	return var;
 8000cbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	3710      	adds	r7, #16
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	bd80      	pop	{r7, pc}
 8000cc6:	bf00      	nop
 8000cc8:	20013204 	.word	0x20013204

08000ccc <get_SRStatus>:


static uint8_t get_SRStatus(uint8_t sck_fd)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b084      	sub	sp, #16
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	71fb      	strb	r3, [r7, #7]
	uint8_t var; 
	spi_dma_read(W5200_Sn_SR(sck_fd), 1);
 8000cd6:	79fb      	ldrb	r3, [r7, #7]
 8000cd8:	b29b      	uxth	r3, r3
 8000cda:	021b      	lsls	r3, r3, #8
 8000cdc:	b29b      	uxth	r3, r3
 8000cde:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8000ce2:	3303      	adds	r3, #3
 8000ce4:	b29b      	uxth	r3, r3
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	2101      	movs	r1, #1
 8000cea:	f7ff fe65 	bl	80009b8 <spi_dma_read>
	memcpy(&var, bufferRX+4, 1);
 8000cee:	4b04      	ldr	r3, [pc, #16]	; (8000d00 <get_SRStatus+0x34>)
 8000cf0:	781b      	ldrb	r3, [r3, #0]
 8000cf2:	73fb      	strb	r3, [r7, #15]
	return var;
 8000cf4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	3710      	adds	r7, #16
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	bf00      	nop
 8000d00:	20013204 	.word	0x20013204

08000d04 <get_TXFSRStatus>:

static uint16_t get_TXFSRStatus(uint8_t sck_fd)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b084      	sub	sp, #16
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	71fb      	strb	r3, [r7, #7]
	uint8_t var[2]; 
	spi_dma_read(W5200_Sn_TX_FSR(sck_fd), 2);
 8000d0e:	79fb      	ldrb	r3, [r7, #7]
 8000d10:	b29b      	uxth	r3, r3
 8000d12:	021b      	lsls	r3, r3, #8
 8000d14:	b29b      	uxth	r3, r3
 8000d16:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8000d1a:	3320      	adds	r3, #32
 8000d1c:	b29b      	uxth	r3, r3
 8000d1e:	4618      	mov	r0, r3
 8000d20:	2102      	movs	r1, #2
 8000d22:	f7ff fe49 	bl	80009b8 <spi_dma_read>
	memcpy(&var, bufferRX+4, 2);
 8000d26:	4a08      	ldr	r2, [pc, #32]	; (8000d48 <get_TXFSRStatus+0x44>)
 8000d28:	f107 030c 	add.w	r3, r7, #12
 8000d2c:	8812      	ldrh	r2, [r2, #0]
 8000d2e:	801a      	strh	r2, [r3, #0]
	
	return ((var[0] << 8) | var[1] );
 8000d30:	7b3b      	ldrb	r3, [r7, #12]
 8000d32:	021b      	lsls	r3, r3, #8
 8000d34:	b29a      	uxth	r2, r3
 8000d36:	7b7b      	ldrb	r3, [r7, #13]
 8000d38:	4313      	orrs	r3, r2
 8000d3a:	b29b      	uxth	r3, r3
 8000d3c:	b29b      	uxth	r3, r3
	
}
 8000d3e:	4618      	mov	r0, r3
 8000d40:	3710      	adds	r7, #16
 8000d42:	46bd      	mov	sp, r7
 8000d44:	bd80      	pop	{r7, pc}
 8000d46:	bf00      	nop
 8000d48:	20013204 	.word	0x20013204

08000d4c <get_TXWRStatus>:

static uint16_t get_TXWRStatus(uint8_t sck_fd)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b084      	sub	sp, #16
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	4603      	mov	r3, r0
 8000d54:	71fb      	strb	r3, [r7, #7]
	uint8_t var[2]; 
	spi_dma_read(W5200_Sn_TX_WR(sck_fd), 2 );
 8000d56:	79fb      	ldrb	r3, [r7, #7]
 8000d58:	b29b      	uxth	r3, r3
 8000d5a:	021b      	lsls	r3, r3, #8
 8000d5c:	b29b      	uxth	r3, r3
 8000d5e:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8000d62:	3324      	adds	r3, #36	; 0x24
 8000d64:	b29b      	uxth	r3, r3
 8000d66:	4618      	mov	r0, r3
 8000d68:	2102      	movs	r1, #2
 8000d6a:	f7ff fe25 	bl	80009b8 <spi_dma_read>
	memcpy(&var, bufferRX+4, 2);
 8000d6e:	4a08      	ldr	r2, [pc, #32]	; (8000d90 <get_TXWRStatus+0x44>)
 8000d70:	f107 030c 	add.w	r3, r7, #12
 8000d74:	8812      	ldrh	r2, [r2, #0]
 8000d76:	801a      	strh	r2, [r3, #0]
	
	return ((var[0] << 8) | var[1] );
 8000d78:	7b3b      	ldrb	r3, [r7, #12]
 8000d7a:	021b      	lsls	r3, r3, #8
 8000d7c:	b29a      	uxth	r2, r3
 8000d7e:	7b7b      	ldrb	r3, [r7, #13]
 8000d80:	4313      	orrs	r3, r2
 8000d82:	b29b      	uxth	r3, r3
 8000d84:	b29b      	uxth	r3, r3

	
}
 8000d86:	4618      	mov	r0, r3
 8000d88:	3710      	adds	r7, #16
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bd80      	pop	{r7, pc}
 8000d8e:	bf00      	nop
 8000d90:	20013204 	.word	0x20013204

08000d94 <get_TXRD>:
static uint16_t get_TXRD(uint8_t sck_fd)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b084      	sub	sp, #16
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	71fb      	strb	r3, [r7, #7]
	uint8_t var[2]; 
	spi_dma_read(W5200_Sn_TX_RD(sck_fd), 2);
 8000d9e:	79fb      	ldrb	r3, [r7, #7]
 8000da0:	b29b      	uxth	r3, r3
 8000da2:	021b      	lsls	r3, r3, #8
 8000da4:	b29b      	uxth	r3, r3
 8000da6:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8000daa:	3322      	adds	r3, #34	; 0x22
 8000dac:	b29b      	uxth	r3, r3
 8000dae:	4618      	mov	r0, r3
 8000db0:	2102      	movs	r1, #2
 8000db2:	f7ff fe01 	bl	80009b8 <spi_dma_read>
	memcpy(&var, bufferRX+4, 2);
 8000db6:	4a08      	ldr	r2, [pc, #32]	; (8000dd8 <get_TXRD+0x44>)
 8000db8:	f107 030c 	add.w	r3, r7, #12
 8000dbc:	8812      	ldrh	r2, [r2, #0]
 8000dbe:	801a      	strh	r2, [r3, #0]
	
	return ((var[0] << 8) | var[1] );
 8000dc0:	7b3b      	ldrb	r3, [r7, #12]
 8000dc2:	021b      	lsls	r3, r3, #8
 8000dc4:	b29a      	uxth	r2, r3
 8000dc6:	7b7b      	ldrb	r3, [r7, #13]
 8000dc8:	4313      	orrs	r3, r2
 8000dca:	b29b      	uxth	r3, r3
 8000dcc:	b29b      	uxth	r3, r3
	
}
 8000dce:	4618      	mov	r0, r3
 8000dd0:	3710      	adds	r7, #16
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	bd80      	pop	{r7, pc}
 8000dd6:	bf00      	nop
 8000dd8:	20013204 	.word	0x20013204

08000ddc <set_TXWR>:

static void  set_TXWR(uint8_t sck_fd, uint16_t val)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b082      	sub	sp, #8
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	4602      	mov	r2, r0
 8000de4:	460b      	mov	r3, r1
 8000de6:	71fa      	strb	r2, [r7, #7]
 8000de8:	80bb      	strh	r3, [r7, #4]
 	spi_dma_send2B(W5200_Sn_TX_WR(sck_fd), val);
 8000dea:	79fb      	ldrb	r3, [r7, #7]
 8000dec:	b29b      	uxth	r3, r3
 8000dee:	021b      	lsls	r3, r3, #8
 8000df0:	b29b      	uxth	r3, r3
 8000df2:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8000df6:	3324      	adds	r3, #36	; 0x24
 8000df8:	b29a      	uxth	r2, r3
 8000dfa:	88bb      	ldrh	r3, [r7, #4]
 8000dfc:	4610      	mov	r0, r2
 8000dfe:	4619      	mov	r1, r3
 8000e00:	f7ff fd3c 	bl	800087c <spi_dma_send2B>
}
 8000e04:	3708      	adds	r7, #8
 8000e06:	46bd      	mov	sp, r7
 8000e08:	bd80      	pop	{r7, pc}
 8000e0a:	bf00      	nop

08000e0c <get_RXRSR>:

static uint16_t get_RXRSR(uint8_t sck_fd)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b084      	sub	sp, #16
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	4603      	mov	r3, r0
 8000e14:	71fb      	strb	r3, [r7, #7]
	uint8_t var[2]; 
	spi_dma_read(W5200_Sn_RX_RSR(sck_fd), 2);
 8000e16:	79fb      	ldrb	r3, [r7, #7]
 8000e18:	b29b      	uxth	r3, r3
 8000e1a:	021b      	lsls	r3, r3, #8
 8000e1c:	b29b      	uxth	r3, r3
 8000e1e:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8000e22:	3326      	adds	r3, #38	; 0x26
 8000e24:	b29b      	uxth	r3, r3
 8000e26:	4618      	mov	r0, r3
 8000e28:	2102      	movs	r1, #2
 8000e2a:	f7ff fdc5 	bl	80009b8 <spi_dma_read>
	memcpy(&var, bufferRX+4, 2);
 8000e2e:	4a08      	ldr	r2, [pc, #32]	; (8000e50 <get_RXRSR+0x44>)
 8000e30:	f107 030c 	add.w	r3, r7, #12
 8000e34:	8812      	ldrh	r2, [r2, #0]
 8000e36:	801a      	strh	r2, [r3, #0]
	
	return ((var[0] << 8) | var[1] );
 8000e38:	7b3b      	ldrb	r3, [r7, #12]
 8000e3a:	021b      	lsls	r3, r3, #8
 8000e3c:	b29a      	uxth	r2, r3
 8000e3e:	7b7b      	ldrb	r3, [r7, #13]
 8000e40:	4313      	orrs	r3, r2
 8000e42:	b29b      	uxth	r3, r3
 8000e44:	b29b      	uxth	r3, r3

}
 8000e46:	4618      	mov	r0, r3
 8000e48:	3710      	adds	r7, #16
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	bd80      	pop	{r7, pc}
 8000e4e:	bf00      	nop
 8000e50:	20013204 	.word	0x20013204

08000e54 <get_RXRD>:

static uint16_t get_RXRD(uint8_t sck_fd)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b084      	sub	sp, #16
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	71fb      	strb	r3, [r7, #7]
	uint8_t var[2]; 
	spi_dma_read(W5200_Sn_RX_RD(sck_fd), 2 );
 8000e5e:	79fb      	ldrb	r3, [r7, #7]
 8000e60:	b29b      	uxth	r3, r3
 8000e62:	021b      	lsls	r3, r3, #8
 8000e64:	b29b      	uxth	r3, r3
 8000e66:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8000e6a:	3328      	adds	r3, #40	; 0x28
 8000e6c:	b29b      	uxth	r3, r3
 8000e6e:	4618      	mov	r0, r3
 8000e70:	2102      	movs	r1, #2
 8000e72:	f7ff fda1 	bl	80009b8 <spi_dma_read>
	memcpy(&var, bufferRX+4, 2);
 8000e76:	4a08      	ldr	r2, [pc, #32]	; (8000e98 <get_RXRD+0x44>)
 8000e78:	f107 030c 	add.w	r3, r7, #12
 8000e7c:	8812      	ldrh	r2, [r2, #0]
 8000e7e:	801a      	strh	r2, [r3, #0]
	
	return ((var[0] << 8) | var[1] );
 8000e80:	7b3b      	ldrb	r3, [r7, #12]
 8000e82:	021b      	lsls	r3, r3, #8
 8000e84:	b29a      	uxth	r2, r3
 8000e86:	7b7b      	ldrb	r3, [r7, #13]
 8000e88:	4313      	orrs	r3, r2
 8000e8a:	b29b      	uxth	r3, r3
 8000e8c:	b29b      	uxth	r3, r3
}
 8000e8e:	4618      	mov	r0, r3
 8000e90:	3710      	adds	r7, #16
 8000e92:	46bd      	mov	sp, r7
 8000e94:	bd80      	pop	{r7, pc}
 8000e96:	bf00      	nop
 8000e98:	20013204 	.word	0x20013204

08000e9c <set_RXRD>:

static void set_RXRD(uint8_t sck_fd, uint16_t val)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b082      	sub	sp, #8
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	4602      	mov	r2, r0
 8000ea4:	460b      	mov	r3, r1
 8000ea6:	71fa      	strb	r2, [r7, #7]
 8000ea8:	80bb      	strh	r3, [r7, #4]
	spi_dma_send2B(W5200_Sn_RX_RD(sck_fd), val);
 8000eaa:	79fb      	ldrb	r3, [r7, #7]
 8000eac:	b29b      	uxth	r3, r3
 8000eae:	021b      	lsls	r3, r3, #8
 8000eb0:	b29b      	uxth	r3, r3
 8000eb2:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8000eb6:	3328      	adds	r3, #40	; 0x28
 8000eb8:	b29a      	uxth	r2, r3
 8000eba:	88bb      	ldrh	r3, [r7, #4]
 8000ebc:	4610      	mov	r0, r2
 8000ebe:	4619      	mov	r1, r3
 8000ec0:	f7ff fcdc 	bl	800087c <spi_dma_send2B>
}
 8000ec4:	3708      	adds	r7, #8
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	bd80      	pop	{r7, pc}
 8000eca:	bf00      	nop

08000ecc <write_memory>:
//		func write_memory 
//===============================================================================================//


void write_memory(uint8_t sck_fd, uint16_t write_ptr, uint8_t *buf, uint16_t len)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b086      	sub	sp, #24
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	60ba      	str	r2, [r7, #8]
 8000ed4:	4602      	mov	r2, r0
 8000ed6:	73fa      	strb	r2, [r7, #15]
 8000ed8:	460a      	mov	r2, r1
 8000eda:	81ba      	strh	r2, [r7, #12]
 8000edc:	80fb      	strh	r3, [r7, #6]
	*/
	uint16_t	memory_addr, offset;
	uint16_t	upper_size, left_size;

	// calculate offset address 
	offset = write_ptr & 0x07ff;
 8000ede:	89bb      	ldrh	r3, [r7, #12]
 8000ee0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8000ee4:	82fb      	strh	r3, [r7, #22]

	// calculate physical memory start address
	memory_addr = W5200_SOCKET_TX_BASE(sck_fd)  + offset;
 8000ee6:	7bfb      	ldrb	r3, [r7, #15]
 8000ee8:	b29b      	uxth	r3, r3
 8000eea:	00db      	lsls	r3, r3, #3
 8000eec:	b29b      	uxth	r3, r3
 8000eee:	021b      	lsls	r3, r3, #8
 8000ef0:	b29a      	uxth	r2, r3
 8000ef2:	8afb      	ldrh	r3, [r7, #22]
 8000ef4:	4413      	add	r3, r2
 8000ef6:	b29b      	uxth	r3, r3
 8000ef8:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
 8000efc:	82bb      	strh	r3, [r7, #20]

	// if overflow socket TX memory ?
	if(offset + len > W5200_Sn_TXMEM_SIZE(sck_fd) +1 ){
 8000efe:	8afa      	ldrh	r2, [r7, #22]
 8000f00:	88fb      	ldrh	r3, [r7, #6]
 8000f02:	441a      	add	r2, r3
 8000f04:	7bfb      	ldrb	r3, [r7, #15]
 8000f06:	021b      	lsls	r3, r3, #8
 8000f08:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8000f0c:	3320      	adds	r3, #32
 8000f0e:	429a      	cmp	r2, r3
 8000f10:	dd2a      	ble.n	8000f68 <write_memory+0x9c>

		// copy upper_size bytes
		upper_size = W5200_SOCKET_TX_BASE(sck_fd) - offset;
 8000f12:	7bfb      	ldrb	r3, [r7, #15]
 8000f14:	b29b      	uxth	r3, r3
 8000f16:	00db      	lsls	r3, r3, #3
 8000f18:	b29b      	uxth	r3, r3
 8000f1a:	021b      	lsls	r3, r3, #8
 8000f1c:	b29a      	uxth	r2, r3
 8000f1e:	8afb      	ldrh	r3, [r7, #22]
 8000f20:	1ad3      	subs	r3, r2, r3
 8000f22:	b29b      	uxth	r3, r3
 8000f24:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
 8000f28:	827b      	strh	r3, [r7, #18]
		spi_dma_send( memory_addr,upper_size, buf);
 8000f2a:	8aba      	ldrh	r2, [r7, #20]
 8000f2c:	8a7b      	ldrh	r3, [r7, #18]
 8000f2e:	4610      	mov	r0, r2
 8000f30:	4619      	mov	r1, r3
 8000f32:	68ba      	ldr	r2, [r7, #8]
 8000f34:	f7ff fc1a 	bl	800076c <spi_dma_send>
		buf += upper_size;
 8000f38:	8a7b      	ldrh	r3, [r7, #18]
 8000f3a:	68ba      	ldr	r2, [r7, #8]
 8000f3c:	4413      	add	r3, r2
 8000f3e:	60bb      	str	r3, [r7, #8]

		// copy left size bytes
		left_size = len - upper_size;
 8000f40:	88fa      	ldrh	r2, [r7, #6]
 8000f42:	8a7b      	ldrh	r3, [r7, #18]
 8000f44:	1ad3      	subs	r3, r2, r3
 8000f46:	823b      	strh	r3, [r7, #16]
		spi_dma_send( W5200_SOCKET_TX_BASE(sck_fd),
 8000f48:	7bfb      	ldrb	r3, [r7, #15]
 8000f4a:	b29b      	uxth	r3, r3
 8000f4c:	00db      	lsls	r3, r3, #3
 8000f4e:	b29b      	uxth	r3, r3
 8000f50:	021b      	lsls	r3, r3, #8
 8000f52:	b29b      	uxth	r3, r3
 8000f54:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
 8000f58:	b29a      	uxth	r2, r3
 8000f5a:	8a3b      	ldrh	r3, [r7, #16]
 8000f5c:	4610      	mov	r0, r2
 8000f5e:	4619      	mov	r1, r3
 8000f60:	68ba      	ldr	r2, [r7, #8]
 8000f62:	f7ff fc03 	bl	800076c <spi_dma_send>
 8000f66:	e006      	b.n	8000f76 <write_memory+0xaa>
		left_size,  buf);

	}else{

		// copy len size bytes
		spi_dma_send( memory_addr,len,  buf);
 8000f68:	8aba      	ldrh	r2, [r7, #20]
 8000f6a:	88fb      	ldrh	r3, [r7, #6]
 8000f6c:	4610      	mov	r0, r2
 8000f6e:	4619      	mov	r1, r3
 8000f70:	68ba      	ldr	r2, [r7, #8]
 8000f72:	f7ff fbfb 	bl	800076c <spi_dma_send>
	}
}
 8000f76:	3718      	adds	r7, #24
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bd80      	pop	{r7, pc}

08000f7c <read_memory>:
// 			func read_memory
//==================================================================================//


void	read_memory(uint8_t sck_fd, uint16_t read_ptr, uint8_t *buf, uint16_t len)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b086      	sub	sp, #24
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	60ba      	str	r2, [r7, #8]
 8000f84:	4602      	mov	r2, r0
 8000f86:	73fa      	strb	r2, [r7, #15]
 8000f88:	460a      	mov	r2, r1
 8000f8a:	81ba      	strh	r2, [r7, #12]
 8000f8c:	80fb      	strh	r3, [r7, #6]

	uint16_t	memory_addr, offset;
	uint16_t	upper_size, left_size;

	// calculate offset address 
	offset = read_ptr & 0x07ff;
 8000f8e:	89bb      	ldrh	r3, [r7, #12]
 8000f90:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8000f94:	82fb      	strh	r3, [r7, #22]

	// calculate physical memory start address
	memory_addr = W5200_SOCKET_RX_BASE(sck_fd)  + offset;
 8000f96:	7bfb      	ldrb	r3, [r7, #15]
 8000f98:	b29b      	uxth	r3, r3
 8000f9a:	00db      	lsls	r3, r3, #3
 8000f9c:	b29b      	uxth	r3, r3
 8000f9e:	021b      	lsls	r3, r3, #8
 8000fa0:	b29a      	uxth	r2, r3
 8000fa2:	8afb      	ldrh	r3, [r7, #22]
 8000fa4:	4413      	add	r3, r2
 8000fa6:	b29b      	uxth	r3, r3
 8000fa8:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 8000fac:	82bb      	strh	r3, [r7, #20]

	// if overflow socket RX memory ?
	if(offset + len > 0x0800){
 8000fae:	8afa      	ldrh	r2, [r7, #22]
 8000fb0:	88fb      	ldrh	r3, [r7, #6]
 8000fb2:	4413      	add	r3, r2
 8000fb4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8000fb8:	dd2f      	ble.n	800101a <read_memory+0x9e>

		// copy upper_size bytes
		upper_size = 0x0800 - offset;
 8000fba:	8afb      	ldrh	r3, [r7, #22]
 8000fbc:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
 8000fc0:	827b      	strh	r3, [r7, #18]
		spi_dma_read( memory_addr,upper_size);
 8000fc2:	8aba      	ldrh	r2, [r7, #20]
 8000fc4:	8a7b      	ldrh	r3, [r7, #18]
 8000fc6:	4610      	mov	r0, r2
 8000fc8:	4619      	mov	r1, r3
 8000fca:	f7ff fcf5 	bl	80009b8 <spi_dma_read>
		memcpy(buf, bufferRX+4, upper_size);
 8000fce:	8a7b      	ldrh	r3, [r7, #18]
 8000fd0:	68b8      	ldr	r0, [r7, #8]
 8000fd2:	4919      	ldr	r1, [pc, #100]	; (8001038 <read_memory+0xbc>)
 8000fd4:	461a      	mov	r2, r3
 8000fd6:	f7ff f901 	bl	80001dc <memcpy>

		buf += upper_size;
 8000fda:	8a7b      	ldrh	r3, [r7, #18]
 8000fdc:	68ba      	ldr	r2, [r7, #8]
 8000fde:	4413      	add	r3, r2
 8000fe0:	60bb      	str	r3, [r7, #8]

		// copy left size bytes
		left_size = len - upper_size;
 8000fe2:	88fa      	ldrh	r2, [r7, #6]
 8000fe4:	8a7b      	ldrh	r3, [r7, #18]
 8000fe6:	1ad3      	subs	r3, r2, r3
 8000fe8:	823b      	strh	r3, [r7, #16]
		spi_dma_read(W5200_SOCKET_RX_BASE(sck_fd), left_size);
 8000fea:	7bfb      	ldrb	r3, [r7, #15]
 8000fec:	b29b      	uxth	r3, r3
 8000fee:	00db      	lsls	r3, r3, #3
 8000ff0:	b29b      	uxth	r3, r3
 8000ff2:	021b      	lsls	r3, r3, #8
 8000ff4:	b29b      	uxth	r3, r3
 8000ff6:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 8000ffa:	b29a      	uxth	r2, r3
 8000ffc:	8a3b      	ldrh	r3, [r7, #16]
 8000ffe:	4610      	mov	r0, r2
 8001000:	4619      	mov	r1, r3
 8001002:	f7ff fcd9 	bl	80009b8 <spi_dma_read>
		memcpy(buf+upper_size, bufferRX+4, left_size);
 8001006:	8a7b      	ldrh	r3, [r7, #18]
 8001008:	68ba      	ldr	r2, [r7, #8]
 800100a:	441a      	add	r2, r3
 800100c:	8a3b      	ldrh	r3, [r7, #16]
 800100e:	4610      	mov	r0, r2
 8001010:	4909      	ldr	r1, [pc, #36]	; (8001038 <read_memory+0xbc>)
 8001012:	461a      	mov	r2, r3
 8001014:	f7ff f8e2 	bl	80001dc <memcpy>
 8001018:	e00b      	b.n	8001032 <read_memory+0xb6>
	}else{

		// copy len size bytes
		spi_dma_read( memory_addr,len);
 800101a:	8aba      	ldrh	r2, [r7, #20]
 800101c:	88fb      	ldrh	r3, [r7, #6]
 800101e:	4610      	mov	r0, r2
 8001020:	4619      	mov	r1, r3
 8001022:	f7ff fcc9 	bl	80009b8 <spi_dma_read>
		memcpy(buf, bufferRX+4, len);
 8001026:	88fb      	ldrh	r3, [r7, #6]
 8001028:	68b8      	ldr	r0, [r7, #8]
 800102a:	4903      	ldr	r1, [pc, #12]	; (8001038 <read_memory+0xbc>)
 800102c:	461a      	mov	r2, r3
 800102e:	f7ff f8d5 	bl	80001dc <memcpy>
	}
}
 8001032:	3718      	adds	r7, #24
 8001034:	46bd      	mov	sp, r7
 8001036:	bd80      	pop	{r7, pc}
 8001038:	20013204 	.word	0x20013204

0800103c <socket>:
	socket()	create socket, handle open
		ip_proto, RAW mode only.
===========================================================================*/

uint8_t	socket(uint8_t  mode, uint16_t  port, uint8_t ip_proto)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b084      	sub	sp, #16
 8001040:	af00      	add	r7, sp, #0
 8001042:	4613      	mov	r3, r2
 8001044:	4602      	mov	r2, r0
 8001046:	71fa      	strb	r2, [r7, #7]
 8001048:	460a      	mov	r2, r1
 800104a:	80ba      	strh	r2, [r7, #4]
 800104c:	71bb      	strb	r3, [r7, #6]
	uint8_t	stat;

	

	// check free socket exists? 
	for(sck_fd = 0; sck_fd < W5200_MAX_SOCKETS; sck_fd++){
 800104e:	2300      	movs	r3, #0
 8001050:	73fb      	strb	r3, [r7, #15]
 8001052:	e00c      	b.n	800106e <socket+0x32>
		if(socket_flg[sck_fd] == 0){
 8001054:	7bfb      	ldrb	r3, [r7, #15]
 8001056:	4a4c      	ldr	r2, [pc, #304]	; (8001188 <socket+0x14c>)
 8001058:	5cd3      	ldrb	r3, [r2, r3]
 800105a:	2b00      	cmp	r3, #0
 800105c:	d104      	bne.n	8001068 <socket+0x2c>
			socket_flg[sck_fd] = 1;
 800105e:	7bfb      	ldrb	r3, [r7, #15]
 8001060:	4a49      	ldr	r2, [pc, #292]	; (8001188 <socket+0x14c>)
 8001062:	2101      	movs	r1, #1
 8001064:	54d1      	strb	r1, [r2, r3]
			break;
 8001066:	e005      	b.n	8001074 <socket+0x38>
	uint8_t	stat;

	

	// check free socket exists? 
	for(sck_fd = 0; sck_fd < W5200_MAX_SOCKETS; sck_fd++){
 8001068:	7bfb      	ldrb	r3, [r7, #15]
 800106a:	3301      	adds	r3, #1
 800106c:	73fb      	strb	r3, [r7, #15]
 800106e:	7bfb      	ldrb	r3, [r7, #15]
 8001070:	2b07      	cmp	r3, #7
 8001072:	d9ef      	bls.n	8001054 <socket+0x18>
		if(socket_flg[sck_fd] == 0){
			socket_flg[sck_fd] = 1;
			break;
		}
	}
	if(sck_fd >= W5200_MAX_SOCKETS) return -1;	// no more sockets.
 8001074:	7bfb      	ldrb	r3, [r7, #15]
 8001076:	2b07      	cmp	r3, #7
 8001078:	d901      	bls.n	800107e <socket+0x42>
 800107a:	23ff      	movs	r3, #255	; 0xff
 800107c:	e07f      	b.n	800117e <socket+0x142>
	// check mode parameter
	if((mode & 0x0f) > W5200_MR_PPPOE_ENABLE) return -1;	// mode error.
 800107e:	79fb      	ldrb	r3, [r7, #7]
 8001080:	f003 030f 	and.w	r3, r3, #15
 8001084:	2b08      	cmp	r3, #8
 8001086:	dd01      	ble.n	800108c <socket+0x50>
 8001088:	23ff      	movs	r3, #255	; 0xff
 800108a:	e078      	b.n	800117e <socket+0x142>
	if(((mode & 0x0f) != W5200_Sn_MR_UDP) && (mode & W5200_Sn_MR_MULTI)) return -1; // MULTI is UDP only.
 800108c:	79fb      	ldrb	r3, [r7, #7]
 800108e:	f003 030f 	and.w	r3, r3, #15
 8001092:	2b02      	cmp	r3, #2
 8001094:	d005      	beq.n	80010a2 <socket+0x66>
 8001096:	79fb      	ldrb	r3, [r7, #7]
 8001098:	b25b      	sxtb	r3, r3
 800109a:	2b00      	cmp	r3, #0
 800109c:	da01      	bge.n	80010a2 <socket+0x66>
 800109e:	23ff      	movs	r3, #255	; 0xff
 80010a0:	e06d      	b.n	800117e <socket+0x142>
	if(((mode & 0x0f) != W5200_Sn_MR_TCP) && (mode & W5200_Sn_MR_ND)) return -1; // ND is TCP only.
 80010a2:	79fb      	ldrb	r3, [r7, #7]
 80010a4:	f003 030f 	and.w	r3, r3, #15
 80010a8:	2b01      	cmp	r3, #1
 80010aa:	d006      	beq.n	80010ba <socket+0x7e>
 80010ac:	79fb      	ldrb	r3, [r7, #7]
 80010ae:	f003 0320 	and.w	r3, r3, #32
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d001      	beq.n	80010ba <socket+0x7e>
 80010b6:	23ff      	movs	r3, #255	; 0xff
 80010b8:	e061      	b.n	800117e <socket+0x142>

	// set MODE register
	spi_dma_sendByte(W5200_Sn_MR(sck_fd) , mode);
 80010ba:	7bfb      	ldrb	r3, [r7, #15]
 80010bc:	b29b      	uxth	r3, r3
 80010be:	021b      	lsls	r3, r3, #8
 80010c0:	b29b      	uxth	r3, r3
 80010c2:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 80010c6:	b29a      	uxth	r2, r3
 80010c8:	79fb      	ldrb	r3, [r7, #7]
 80010ca:	4610      	mov	r0, r2
 80010cc:	4619      	mov	r1, r3
 80010ce:	f7ff fc27 	bl	8000920 <spi_dma_sendByte>
	//socket_mode[sck_fd] = mode & 0x0f;	// omitting ND/MULTICAST
	mode &= 0x0f;
 80010d2:	79fb      	ldrb	r3, [r7, #7]
 80010d4:	f003 030f 	and.w	r3, r3, #15
 80010d8:	71fb      	strb	r3, [r7, #7]

	uint8_t prt[2];

	// set PORT, PROTOCOL 
	switch(mode){
 80010da:	79fb      	ldrb	r3, [r7, #7]
 80010dc:	2b01      	cmp	r3, #1
 80010de:	db29      	blt.n	8001134 <socket+0xf8>
 80010e0:	2b02      	cmp	r3, #2
 80010e2:	dd02      	ble.n	80010ea <socket+0xae>
 80010e4:	2b03      	cmp	r3, #3
 80010e6:	d018      	beq.n	800111a <socket+0xde>
 80010e8:	e024      	b.n	8001134 <socket+0xf8>
	case W5200_Sn_MR_TCP:
	case W5200_Sn_MR_UDP:

		// split port for sending on two 8bits
		prt[0] = (port & 0xff00) >> 8;
 80010ea:	88bb      	ldrh	r3, [r7, #4]
 80010ec:	0a1b      	lsrs	r3, r3, #8
 80010ee:	b29b      	uxth	r3, r3
 80010f0:	b2db      	uxtb	r3, r3
 80010f2:	733b      	strb	r3, [r7, #12]
		prt[1] =  (port & 0x00ff);
 80010f4:	88bb      	ldrh	r3, [r7, #4]
 80010f6:	b2db      	uxtb	r3, r3
 80010f8:	737b      	strb	r3, [r7, #13]
		spi_dma_send(W5200_Sn_PORT(sck_fd), 2 , prt);
 80010fa:	7bfb      	ldrb	r3, [r7, #15]
 80010fc:	b29b      	uxth	r3, r3
 80010fe:	021b      	lsls	r3, r3, #8
 8001100:	b29b      	uxth	r3, r3
 8001102:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8001106:	3304      	adds	r3, #4
 8001108:	b29a      	uxth	r2, r3
 800110a:	f107 030c 	add.w	r3, r7, #12
 800110e:	4610      	mov	r0, r2
 8001110:	2102      	movs	r1, #2
 8001112:	461a      	mov	r2, r3
 8001114:	f7ff fb2a 	bl	800076c <spi_dma_send>
		
		break;
 8001118:	e00c      	b.n	8001134 <socket+0xf8>
	case W5200_Sn_MR_IPRAW:
		spi_dma_sendByte(W5200_Sn_PROTO(sck_fd), ip_proto);
 800111a:	7bfb      	ldrb	r3, [r7, #15]
 800111c:	b29b      	uxth	r3, r3
 800111e:	021b      	lsls	r3, r3, #8
 8001120:	b29b      	uxth	r3, r3
 8001122:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8001126:	3314      	adds	r3, #20
 8001128:	b29a      	uxth	r2, r3
 800112a:	79bb      	ldrb	r3, [r7, #6]
 800112c:	4610      	mov	r0, r2
 800112e:	4619      	mov	r1, r3
 8001130:	f7ff fbf6 	bl	8000920 <spi_dma_sendByte>
	}

	// execute socket open
	spi_dma_sendByte(W5200_Sn_CR(sck_fd), W5200_Sn_CR_OPEN);
 8001134:	7bfb      	ldrb	r3, [r7, #15]
 8001136:	b29b      	uxth	r3, r3
 8001138:	021b      	lsls	r3, r3, #8
 800113a:	b29b      	uxth	r3, r3
 800113c:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8001140:	3301      	adds	r3, #1
 8001142:	b29b      	uxth	r3, r3
 8001144:	4618      	mov	r0, r3
 8001146:	2101      	movs	r1, #1
 8001148:	f7ff fbea 	bl	8000920 <spi_dma_sendByte>
	// wait command complete.
	while(get_CRStatus(sck_fd)  != 0);	// 0 value is command complete. 
 800114c:	bf00      	nop
 800114e:	7bfb      	ldrb	r3, [r7, #15]
 8001150:	4618      	mov	r0, r3
 8001152:	f7ff fd9f 	bl	8000c94 <get_CRStatus>
 8001156:	4603      	mov	r3, r0
 8001158:	2b00      	cmp	r3, #0
 800115a:	d1f8      	bne.n	800114e <socket+0x112>

	// check status
	if(stat = get_SRStatus(sck_fd) != W5200_Sn_SR_SOCK_INIT) return -1;
 800115c:	7bfb      	ldrb	r3, [r7, #15]
 800115e:	4618      	mov	r0, r3
 8001160:	f7ff fdb4 	bl	8000ccc <get_SRStatus>
 8001164:	4603      	mov	r3, r0
 8001166:	2b13      	cmp	r3, #19
 8001168:	bf0c      	ite	eq
 800116a:	2300      	moveq	r3, #0
 800116c:	2301      	movne	r3, #1
 800116e:	b2db      	uxtb	r3, r3
 8001170:	73bb      	strb	r3, [r7, #14]
 8001172:	7bbb      	ldrb	r3, [r7, #14]
 8001174:	2b00      	cmp	r3, #0
 8001176:	d001      	beq.n	800117c <socket+0x140>
 8001178:	23ff      	movs	r3, #255	; 0xff
 800117a:	e000      	b.n	800117e <socket+0x142>

	// success return
	return sck_fd;
 800117c:	7bfb      	ldrb	r3, [r7, #15]
}
 800117e:	4618      	mov	r0, r3
 8001180:	3710      	adds	r7, #16
 8001182:	46bd      	mov	sp, r7
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	20000480 	.word	0x20000480

0800118c <send>:
/*==========================================================================
	send()	send *buf to  (TCP only)
===========================================================================*/

int	send(uint8_t sck_fd, uint8_t *buf, uint16_t len, uint16_t flag)
{
 800118c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001190:	b08b      	sub	sp, #44	; 0x2c
 8001192:	af00      	add	r7, sp, #0
 8001194:	60b9      	str	r1, [r7, #8]
 8001196:	4601      	mov	r1, r0
 8001198:	73f9      	strb	r1, [r7, #15]
 800119a:	81ba      	strh	r2, [r7, #12]
 800119c:	80fb      	strh	r3, [r7, #6]
	uint16_t	send_size;
	uint16_t	write_ptr;
	
	/// get real len 
	int i = 0; 
 800119e:	2300      	movs	r3, #0
 80011a0:	623b      	str	r3, [r7, #32]

	while ( buf[i] != '\0' && i < len) i++; 
 80011a2:	e002      	b.n	80011aa <send+0x1e>
 80011a4:	6a3b      	ldr	r3, [r7, #32]
 80011a6:	3301      	adds	r3, #1
 80011a8:	623b      	str	r3, [r7, #32]
 80011aa:	6a3b      	ldr	r3, [r7, #32]
 80011ac:	68ba      	ldr	r2, [r7, #8]
 80011ae:	4413      	add	r3, r2
 80011b0:	781b      	ldrb	r3, [r3, #0]
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d003      	beq.n	80011be <send+0x32>
 80011b6:	89ba      	ldrh	r2, [r7, #12]
 80011b8:	6a3b      	ldr	r3, [r7, #32]
 80011ba:	429a      	cmp	r2, r3
 80011bc:	dcf2      	bgt.n	80011a4 <send+0x18>

	len = i;
 80011be:	6a3b      	ldr	r3, [r7, #32]
 80011c0:	81bb      	strh	r3, [r7, #12]
	
	uint16_t status = get_SRStatus(sck_fd);
 80011c2:	7bfb      	ldrb	r3, [r7, #15]
 80011c4:	4618      	mov	r0, r3
 80011c6:	f7ff fd81 	bl	8000ccc <get_SRStatus>
 80011ca:	4603      	mov	r3, r0
 80011cc:	83fb      	strh	r3, [r7, #30]

	
	// check socket asign flag
	if(sck_fd < 0 || sck_fd >= W5200_MAX_SOCKETS ||  socket_flg[sck_fd] != 1) return -1;
 80011ce:	7bfb      	ldrb	r3, [r7, #15]
 80011d0:	2b07      	cmp	r3, #7
 80011d2:	d804      	bhi.n	80011de <send+0x52>
 80011d4:	7bfb      	ldrb	r3, [r7, #15]
 80011d6:	4a56      	ldr	r2, [pc, #344]	; (8001330 <send+0x1a4>)
 80011d8:	5cd3      	ldrb	r3, [r2, r3]
 80011da:	2b01      	cmp	r3, #1
 80011dc:	d002      	beq.n	80011e4 <send+0x58>
 80011de:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80011e2:	e0a0      	b.n	8001326 <send+0x19a>

	// check parameter
	if(buf == NULL || len == 0) return -1;
 80011e4:	68bb      	ldr	r3, [r7, #8]
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d002      	beq.n	80011f0 <send+0x64>
 80011ea:	89bb      	ldrh	r3, [r7, #12]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d102      	bne.n	80011f6 <send+0x6a>
 80011f0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80011f4:	e097      	b.n	8001326 <send+0x19a>
	
	// check status
	if(get_SRStatus(sck_fd) != W5200_Sn_SR_SOCK_ESTABLISHED) return 0; // closing or fin close wait.
 80011f6:	7bfb      	ldrb	r3, [r7, #15]
 80011f8:	4618      	mov	r0, r3
 80011fa:	f7ff fd67 	bl	8000ccc <get_SRStatus>
 80011fe:	4603      	mov	r3, r0
 8001200:	2b17      	cmp	r3, #23
 8001202:	d001      	beq.n	8001208 <send+0x7c>
 8001204:	2300      	movs	r3, #0
 8001206:	e08e      	b.n	8001326 <send+0x19a>

	// check TX memory free size?
	while((send_size = get_TXFSRStatus(sck_fd)) == 0){
 8001208:	e004      	b.n	8001214 <send+0x88>
		if(flag == 1) return 0;	// NONE BLOCKING
 800120a:	88fb      	ldrh	r3, [r7, #6]
 800120c:	2b01      	cmp	r3, #1
 800120e:	d101      	bne.n	8001214 <send+0x88>
 8001210:	2300      	movs	r3, #0
 8001212:	e088      	b.n	8001326 <send+0x19a>
	
	// check status
	if(get_SRStatus(sck_fd) != W5200_Sn_SR_SOCK_ESTABLISHED) return 0; // closing or fin close wait.

	// check TX memory free size?
	while((send_size = get_TXFSRStatus(sck_fd)) == 0){
 8001214:	7bfb      	ldrb	r3, [r7, #15]
 8001216:	4618      	mov	r0, r3
 8001218:	f7ff fd74 	bl	8000d04 <get_TXFSRStatus>
 800121c:	4603      	mov	r3, r0
 800121e:	84fb      	strh	r3, [r7, #38]	; 0x26
 8001220:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001222:	2b00      	cmp	r3, #0
 8001224:	d0f1      	beq.n	800120a <send+0x7e>
		if(flag == 1) return 0;	// NONE BLOCKING
	}

	// get write pointer
	write_ptr = get_TXWRStatus(sck_fd);
 8001226:	7bfb      	ldrb	r3, [r7, #15]
 8001228:	4618      	mov	r0, r3
 800122a:	f7ff fd8f 	bl	8000d4c <get_TXWRStatus>
 800122e:	4603      	mov	r3, r0
 8001230:	83bb      	strh	r3, [r7, #28]

	// check write length
	if(send_size > len) send_size = len;
 8001232:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8001234:	89bb      	ldrh	r3, [r7, #12]
 8001236:	429a      	cmp	r2, r3
 8001238:	d901      	bls.n	800123e <send+0xb2>
 800123a:	89bb      	ldrh	r3, [r7, #12]
 800123c:	84fb      	strh	r3, [r7, #38]	; 0x26

	// data write to memory
	write_memory(sck_fd, write_ptr, buf, send_size);
 800123e:	7bf9      	ldrb	r1, [r7, #15]
 8001240:	8bba      	ldrh	r2, [r7, #28]
 8001242:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001244:	4608      	mov	r0, r1
 8001246:	4611      	mov	r1, r2
 8001248:	68ba      	ldr	r2, [r7, #8]
 800124a:	f7ff fe3f 	bl	8000ecc <write_memory>

	// pointer update
	write_ptr += send_size;
 800124e:	8bba      	ldrh	r2, [r7, #28]
 8001250:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001252:	4413      	add	r3, r2
 8001254:	83bb      	strh	r3, [r7, #28]
	set_TXWR(sck_fd, write_ptr);
 8001256:	7bfa      	ldrb	r2, [r7, #15]
 8001258:	8bbb      	ldrh	r3, [r7, #28]
 800125a:	4610      	mov	r0, r2
 800125c:	4619      	mov	r1, r3
 800125e:	f7ff fdbd 	bl	8000ddc <set_TXWR>
		
	// test function 
	

	uint16_t start = get_TXRD(sck_fd);
 8001262:	7bfb      	ldrb	r3, [r7, #15]
 8001264:	4618      	mov	r0, r3
 8001266:	f7ff fd95 	bl	8000d94 <get_TXRD>
 800126a:	4603      	mov	r3, r0
 800126c:	837b      	strh	r3, [r7, #26]
	uint16_t end   = get_TXWRStatus(sck_fd); 
 800126e:	7bfb      	ldrb	r3, [r7, #15]
 8001270:	4618      	mov	r0, r3
 8001272:	f7ff fd6b 	bl	8000d4c <get_TXWRStatus>
 8001276:	4603      	mov	r3, r0
 8001278:	833b      	strh	r3, [r7, #24]
	uint8_t data [write_ptr-start]; 	
 800127a:	8bba      	ldrh	r2, [r7, #28]
 800127c:	8b7b      	ldrh	r3, [r7, #26]
 800127e:	1ad1      	subs	r1, r2, r3
 8001280:	466b      	mov	r3, sp
 8001282:	461e      	mov	r6, r3
 8001284:	1e4b      	subs	r3, r1, #1
 8001286:	617b      	str	r3, [r7, #20]
 8001288:	460b      	mov	r3, r1
 800128a:	461a      	mov	r2, r3
 800128c:	f04f 0300 	mov.w	r3, #0
 8001290:	ea4f 09c3 	mov.w	r9, r3, lsl #3
 8001294:	ea49 7952 	orr.w	r9, r9, r2, lsr #29
 8001298:	ea4f 08c2 	mov.w	r8, r2, lsl #3
 800129c:	460b      	mov	r3, r1
 800129e:	461a      	mov	r2, r3
 80012a0:	f04f 0300 	mov.w	r3, #0
 80012a4:	00dd      	lsls	r5, r3, #3
 80012a6:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80012aa:	00d4      	lsls	r4, r2, #3
 80012ac:	460b      	mov	r3, r1
 80012ae:	3307      	adds	r3, #7
 80012b0:	08db      	lsrs	r3, r3, #3
 80012b2:	00db      	lsls	r3, r3, #3
 80012b4:	ebad 0d03 	sub.w	sp, sp, r3
 80012b8:	466b      	mov	r3, sp
 80012ba:	3300      	adds	r3, #0
 80012bc:	613b      	str	r3, [r7, #16]
	spi_dma_read(start+0x8000, write_ptr-start );
 80012be:	8b7b      	ldrh	r3, [r7, #26]
 80012c0:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
 80012c4:	b29a      	uxth	r2, r3
 80012c6:	8bb9      	ldrh	r1, [r7, #28]
 80012c8:	8b7b      	ldrh	r3, [r7, #26]
 80012ca:	1acb      	subs	r3, r1, r3
 80012cc:	b29b      	uxth	r3, r3
 80012ce:	4610      	mov	r0, r2
 80012d0:	4619      	mov	r1, r3
 80012d2:	f7ff fb71 	bl	80009b8 <spi_dma_read>
	memcpy(data, bufferRX +4, write_ptr-start);
 80012d6:	693a      	ldr	r2, [r7, #16]
 80012d8:	8bb9      	ldrh	r1, [r7, #28]
 80012da:	8b7b      	ldrh	r3, [r7, #26]
 80012dc:	1acb      	subs	r3, r1, r3
 80012de:	4610      	mov	r0, r2
 80012e0:	4914      	ldr	r1, [pc, #80]	; (8001334 <send+0x1a8>)
 80012e2:	461a      	mov	r2, r3
 80012e4:	f7fe ff7a 	bl	80001dc <memcpy>

	
	// test function 
	
	// send command
	spi_dma_sendByte(W5200_Sn_CR(sck_fd), W5200_Sn_CR_SEND);
 80012e8:	7bfb      	ldrb	r3, [r7, #15]
 80012ea:	b29b      	uxth	r3, r3
 80012ec:	021b      	lsls	r3, r3, #8
 80012ee:	b29b      	uxth	r3, r3
 80012f0:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 80012f4:	3301      	adds	r3, #1
 80012f6:	b29b      	uxth	r3, r3
 80012f8:	4618      	mov	r0, r3
 80012fa:	2120      	movs	r1, #32
 80012fc:	f7ff fb10 	bl	8000920 <spi_dma_sendByte>
	// wait command complete.
	while(get_CRStatus(sck_fd) != 0);	// 0 value is command complete. 
 8001300:	bf00      	nop
 8001302:	7bfb      	ldrb	r3, [r7, #15]
 8001304:	4618      	mov	r0, r3
 8001306:	f7ff fcc5 	bl	8000c94 <get_CRStatus>
 800130a:	4603      	mov	r3, r0
 800130c:	2b00      	cmp	r3, #0
 800130e:	d1f8      	bne.n	8001302 <send+0x176>

	// wait sending complete
	while(get_TXRD(sck_fd) != write_ptr);
 8001310:	bf00      	nop
 8001312:	7bfb      	ldrb	r3, [r7, #15]
 8001314:	4618      	mov	r0, r3
 8001316:	f7ff fd3d 	bl	8000d94 <get_TXRD>
 800131a:	4603      	mov	r3, r0
 800131c:	8bba      	ldrh	r2, [r7, #28]
 800131e:	429a      	cmp	r2, r3
 8001320:	d1f7      	bne.n	8001312 <send+0x186>

	return send_size;
 8001322:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001324:	46b5      	mov	sp, r6
}
 8001326:	4618      	mov	r0, r3
 8001328:	372c      	adds	r7, #44	; 0x2c
 800132a:	46bd      	mov	sp, r7
 800132c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001330:	20000480 	.word	0x20000480
 8001334:	20013204 	.word	0x20013204

08001338 <recv>:
	return code is received data size.
	if received disconnect@from peer, size was set to Zero, 
===========================================================================*/

int	recv(uint8_t sck_fd, uint8_t *buf, uint16_t len, uint16_t flag)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b086      	sub	sp, #24
 800133c:	af00      	add	r7, sp, #0
 800133e:	60b9      	str	r1, [r7, #8]
 8001340:	4601      	mov	r1, r0
 8001342:	73f9      	strb	r1, [r7, #15]
 8001344:	81ba      	strh	r2, [r7, #12]
 8001346:	80fb      	strh	r3, [r7, #6]
	uint16_t	read_len;
	uint16_t	read_ptr;

	// check asign flag
	if(sck_fd < 0 || sck_fd >= W5200_MAX_SOCKETS ||  socket_flg[sck_fd] != 1) return -1;
 8001348:	7bfb      	ldrb	r3, [r7, #15]
 800134a:	2b07      	cmp	r3, #7
 800134c:	d804      	bhi.n	8001358 <recv+0x20>
 800134e:	7bfb      	ldrb	r3, [r7, #15]
 8001350:	4a31      	ldr	r2, [pc, #196]	; (8001418 <recv+0xe0>)
 8001352:	5cd3      	ldrb	r3, [r2, r3]
 8001354:	2b01      	cmp	r3, #1
 8001356:	d002      	beq.n	800135e <recv+0x26>
 8001358:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800135c:	e057      	b.n	800140e <recv+0xd6>

	// check parameter
	if(buf == NULL || len == 0) return -1;
 800135e:	68bb      	ldr	r3, [r7, #8]
 8001360:	2b00      	cmp	r3, #0
 8001362:	d002      	beq.n	800136a <recv+0x32>
 8001364:	89bb      	ldrh	r3, [r7, #12]
 8001366:	2b00      	cmp	r3, #0
 8001368:	d102      	bne.n	8001370 <recv+0x38>
 800136a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800136e:	e04e      	b.n	800140e <recv+0xd6>

	// check status
	if(get_SRStatus(sck_fd) != W5200_Sn_SR_SOCK_ESTABLISHED) return 0;	// closing or fin close wait.
 8001370:	7bfb      	ldrb	r3, [r7, #15]
 8001372:	4618      	mov	r0, r3
 8001374:	f7ff fcaa 	bl	8000ccc <get_SRStatus>
 8001378:	4603      	mov	r3, r0
 800137a:	2b17      	cmp	r3, #23
 800137c:	d001      	beq.n	8001382 <recv+0x4a>
 800137e:	2300      	movs	r3, #0
 8001380:	e045      	b.n	800140e <recv+0xd6>

	// received data exists?
	while((read_len = get_RXRSR(sck_fd)) == 0){
 8001382:	e004      	b.n	800138e <recv+0x56>
		if(flag == 1) return 0;	// NONE BLOCKING
 8001384:	88fb      	ldrh	r3, [r7, #6]
 8001386:	2b01      	cmp	r3, #1
 8001388:	d101      	bne.n	800138e <recv+0x56>
 800138a:	2300      	movs	r3, #0
 800138c:	e03f      	b.n	800140e <recv+0xd6>

	// check status
	if(get_SRStatus(sck_fd) != W5200_Sn_SR_SOCK_ESTABLISHED) return 0;	// closing or fin close wait.

	// received data exists?
	while((read_len = get_RXRSR(sck_fd)) == 0){
 800138e:	7bfb      	ldrb	r3, [r7, #15]
 8001390:	4618      	mov	r0, r3
 8001392:	f7ff fd3b 	bl	8000e0c <get_RXRSR>
 8001396:	4603      	mov	r3, r0
 8001398:	82fb      	strh	r3, [r7, #22]
 800139a:	8afb      	ldrh	r3, [r7, #22]
 800139c:	2b00      	cmp	r3, #0
 800139e:	d0f1      	beq.n	8001384 <recv+0x4c>

	// set read length
	//if(read_len > len) read_len = len;

	// get read pointer
	read_ptr = get_RXRD(sck_fd);
 80013a0:	7bfb      	ldrb	r3, [r7, #15]
 80013a2:	4618      	mov	r0, r3
 80013a4:	f7ff fd56 	bl	8000e54 <get_RXRD>
 80013a8:	4603      	mov	r3, r0
 80013aa:	82bb      	strh	r3, [r7, #20]

	// read from RX memory
	read_memory(sck_fd, read_ptr, buf, read_len < len ? read_len: len);
 80013ac:	89ba      	ldrh	r2, [r7, #12]
 80013ae:	8afb      	ldrh	r3, [r7, #22]
 80013b0:	429a      	cmp	r2, r3
 80013b2:	bf38      	it	cc
 80013b4:	4613      	movcc	r3, r2
 80013b6:	b29b      	uxth	r3, r3
 80013b8:	7bf9      	ldrb	r1, [r7, #15]
 80013ba:	8aba      	ldrh	r2, [r7, #20]
 80013bc:	4608      	mov	r0, r1
 80013be:	4611      	mov	r1, r2
 80013c0:	68ba      	ldr	r2, [r7, #8]
 80013c2:	f7ff fddb 	bl	8000f7c <read_memory>

	// update pointer
	read_ptr += read_len;
 80013c6:	8aba      	ldrh	r2, [r7, #20]
 80013c8:	8afb      	ldrh	r3, [r7, #22]
 80013ca:	4413      	add	r3, r2
 80013cc:	82bb      	strh	r3, [r7, #20]
	set_RXRD(sck_fd, read_ptr);
 80013ce:	7bfa      	ldrb	r2, [r7, #15]
 80013d0:	8abb      	ldrh	r3, [r7, #20]
 80013d2:	4610      	mov	r0, r2
 80013d4:	4619      	mov	r1, r3
 80013d6:	f7ff fd61 	bl	8000e9c <set_RXRD>

	// recive command
	spi_dma_sendByte(W5200_Sn_CR(sck_fd), W5200_Sn_CR_RECV);
 80013da:	7bfb      	ldrb	r3, [r7, #15]
 80013dc:	b29b      	uxth	r3, r3
 80013de:	021b      	lsls	r3, r3, #8
 80013e0:	b29b      	uxth	r3, r3
 80013e2:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 80013e6:	3301      	adds	r3, #1
 80013e8:	b29b      	uxth	r3, r3
 80013ea:	4618      	mov	r0, r3
 80013ec:	2140      	movs	r1, #64	; 0x40
 80013ee:	f7ff fa97 	bl	8000920 <spi_dma_sendByte>
	// wait command complete.
	while(get_CRStatus(sck_fd) != 0);	// 0 value is command complete. 
 80013f2:	bf00      	nop
 80013f4:	7bfb      	ldrb	r3, [r7, #15]
 80013f6:	4618      	mov	r0, r3
 80013f8:	f7ff fc4c 	bl	8000c94 <get_CRStatus>
 80013fc:	4603      	mov	r3, r0
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d1f8      	bne.n	80013f4 <recv+0xbc>
	

 	return	(read_len < len ? read_len: len);
 8001402:	89ba      	ldrh	r2, [r7, #12]
 8001404:	8afb      	ldrh	r3, [r7, #22]
 8001406:	429a      	cmp	r2, r3
 8001408:	bf38      	it	cc
 800140a:	4613      	movcc	r3, r2
 800140c:	b29b      	uxth	r3, r3
}
 800140e:	4618      	mov	r0, r3
 8001410:	3718      	adds	r7, #24
 8001412:	46bd      	mov	sp, r7
 8001414:	bd80      	pop	{r7, pc}
 8001416:	bf00      	nop
 8001418:	20000480 	.word	0x20000480

0800141c <listen>:
//	func listen 
//==================================================================================//


int	listen(int sck_fd)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b084      	sub	sp, #16
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
	// check socket asign flag
	if(sck_fd < 0 || sck_fd >=W5200_MAX_SOCKETS||  socket_flg[sck_fd] != 1) return -1;
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	2b00      	cmp	r3, #0
 8001428:	db08      	blt.n	800143c <listen+0x20>
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	2b07      	cmp	r3, #7
 800142e:	dc05      	bgt.n	800143c <listen+0x20>
 8001430:	4a22      	ldr	r2, [pc, #136]	; (80014bc <listen+0xa0>)
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	4413      	add	r3, r2
 8001436:	781b      	ldrb	r3, [r3, #0]
 8001438:	2b01      	cmp	r3, #1
 800143a:	d002      	beq.n	8001442 <listen+0x26>
 800143c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001440:	e038      	b.n	80014b4 <listen+0x98>

	// LISTEN start from INIT only.
	if(get_SRStatus(sck_fd)  != W5200_Sn_SR_SOCK_INIT) return -1;
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	b2db      	uxtb	r3, r3
 8001446:	4618      	mov	r0, r3
 8001448:	f7ff fc40 	bl	8000ccc <get_SRStatus>
 800144c:	4603      	mov	r3, r0
 800144e:	2b13      	cmp	r3, #19
 8001450:	d002      	beq.n	8001458 <listen+0x3c>
 8001452:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001456:	e02d      	b.n	80014b4 <listen+0x98>


	uint8_t b;
	spi_dma_read(W5200_Sn_IR(sck_fd), 1);
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	b29b      	uxth	r3, r3
 800145c:	021b      	lsls	r3, r3, #8
 800145e:	b29b      	uxth	r3, r3
 8001460:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8001464:	3302      	adds	r3, #2
 8001466:	b29b      	uxth	r3, r3
 8001468:	4618      	mov	r0, r3
 800146a:	2101      	movs	r1, #1
 800146c:	f7ff faa4 	bl	80009b8 <spi_dma_read>
	memcpy(&b, bufferRX + 4, 1);
 8001470:	4b13      	ldr	r3, [pc, #76]	; (80014c0 <listen+0xa4>)
 8001472:	781b      	ldrb	r3, [r3, #0]
 8001474:	73fb      	strb	r3, [r7, #15]

	// CONNECT command
	spi_dma_sendByte(W5200_Sn_CR(sck_fd), W5200_Sn_CR_LISTEN);
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	b29b      	uxth	r3, r3
 800147a:	021b      	lsls	r3, r3, #8
 800147c:	b29b      	uxth	r3, r3
 800147e:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8001482:	3301      	adds	r3, #1
 8001484:	b29b      	uxth	r3, r3
 8001486:	4618      	mov	r0, r3
 8001488:	2102      	movs	r1, #2
 800148a:	f7ff fa49 	bl	8000920 <spi_dma_sendByte>
	while(get_CRStatus(sck_fd) != 0);	// 0 value is command complete. 
 800148e:	bf00      	nop
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	b2db      	uxtb	r3, r3
 8001494:	4618      	mov	r0, r3
 8001496:	f7ff fbfd 	bl	8000c94 <get_CRStatus>
 800149a:	4603      	mov	r3, r0
 800149c:	2b00      	cmp	r3, #0
 800149e:	d1f7      	bne.n	8001490 <listen+0x74>

	// wait for status change to LISTEN
	while(get_SRStatus(sck_fd) != W5200_Sn_SR_SOCK_LISTEN);
 80014a0:	bf00      	nop
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	b2db      	uxtb	r3, r3
 80014a6:	4618      	mov	r0, r3
 80014a8:	f7ff fc10 	bl	8000ccc <get_SRStatus>
 80014ac:	4603      	mov	r3, r0
 80014ae:	2b14      	cmp	r3, #20
 80014b0:	d1f7      	bne.n	80014a2 <listen+0x86>
	 
	return 0;	// listen success complete
 80014b2:	2300      	movs	r3, #0
}
 80014b4:	4618      	mov	r0, r3
 80014b6:	3710      	adds	r7, #16
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bd80      	pop	{r7, pc}
 80014bc:	20000480 	.word	0x20000480
 80014c0:	20013204 	.word	0x20013204

080014c4 <locate_interrupt>:

//==================================================================================
////	func locate_interrupt
//==================================================================================
void locate_interrupt()
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b082      	sub	sp, #8
 80014c8:	af00      	add	r7, sp, #0
	*  Function used by interrupt service routine. \n
	* Reads wiznet interrupt registers and identify 
	* interupt plus on which socket interrupt occured. \n
	* It depends on interrupt what follows
	* ****************************************************** */
	uint8_t code = 0x4; 
 80014ca:	2304      	movs	r3, #4
 80014cc:	71fb      	strb	r3, [r7, #7]
	spi_dma_read(W5200_IMR2, 1);
 80014ce:	2036      	movs	r0, #54	; 0x36
 80014d0:	2101      	movs	r1, #1
 80014d2:	f7ff fa71 	bl	80009b8 <spi_dma_read>
	memcpy(&code, bufferRX + 4, 1);
 80014d6:	4b2c      	ldr	r3, [pc, #176]	; (8001588 <locate_interrupt+0xc4>)
 80014d8:	781b      	ldrb	r3, [r3, #0]
 80014da:	71fb      	strb	r3, [r7, #7]
	spi_dma_read(W5200_Sn_IR(code), 1);
 80014dc:	79fb      	ldrb	r3, [r7, #7]
 80014de:	021b      	lsls	r3, r3, #8
 80014e0:	b29b      	uxth	r3, r3
 80014e2:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 80014e6:	3302      	adds	r3, #2
 80014e8:	b29b      	uxth	r3, r3
 80014ea:	4618      	mov	r0, r3
 80014ec:	2101      	movs	r1, #1
 80014ee:	f7ff fa63 	bl	80009b8 <spi_dma_read>
	memcpy(&code, bufferRX +4 , 1);
 80014f2:	4b25      	ldr	r3, [pc, #148]	; (8001588 <locate_interrupt+0xc4>)
 80014f4:	781b      	ldrb	r3, [r3, #0]
 80014f6:	71fb      	strb	r3, [r7, #7]
       
	
	spi_dma_sendByte(W5200_Sn_IR(0x0), 0xff);
 80014f8:	f244 0002 	movw	r0, #16386	; 0x4002
 80014fc:	21ff      	movs	r1, #255	; 0xff
 80014fe:	f7ff fa0f 	bl	8000920 <spi_dma_sendByte>
	switch (code )
 8001502:	79fb      	ldrb	r3, [r7, #7]
 8001504:	3b01      	subs	r3, #1
 8001506:	2b0f      	cmp	r3, #15
 8001508:	d839      	bhi.n	800157e <locate_interrupt+0xba>
 800150a:	a201      	add	r2, pc, #4	; (adr r2, 8001510 <locate_interrupt+0x4c>)
 800150c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001510:	08001551 	.word	0x08001551
 8001514:	0800155d 	.word	0x0800155d
 8001518:	0800157f 	.word	0x0800157f
 800151c:	08001569 	.word	0x08001569
 8001520:	0800157f 	.word	0x0800157f
 8001524:	0800157f 	.word	0x0800157f
 8001528:	0800157f 	.word	0x0800157f
 800152c:	0800157f 	.word	0x0800157f
 8001530:	0800157f 	.word	0x0800157f
 8001534:	0800157f 	.word	0x0800157f
 8001538:	0800157f 	.word	0x0800157f
 800153c:	0800157f 	.word	0x0800157f
 8001540:	0800157f 	.word	0x0800157f
 8001544:	0800157f 	.word	0x0800157f
 8001548:	0800157f 	.word	0x0800157f
 800154c:	0800157f 	.word	0x0800157f
	{
		case 0x1: 
			vTaskSuspend(motorHBHandle);
 8001550:	4b0e      	ldr	r3, [pc, #56]	; (800158c <locate_interrupt+0xc8>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	4618      	mov	r0, r3
 8001556:	f001 fec9 	bl	80032ec <vTaskSuspend>
			// connection established 
			// do nothing wait for input. 
			break;
 800155a:	e011      	b.n	8001580 <locate_interrupt+0xbc>
		case 0x2:

			
			vTaskSuspend(motorHBHandle);
 800155c:	4b0b      	ldr	r3, [pc, #44]	; (800158c <locate_interrupt+0xc8>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	4618      	mov	r0, r3
 8001562:	f001 fec3 	bl	80032ec <vTaskSuspend>

			break;
 8001566:	e00b      	b.n	8001580 <locate_interrupt+0xbc>
		case 0x4:
			vTaskResume(motorHBHandle);
 8001568:	4b08      	ldr	r3, [pc, #32]	; (800158c <locate_interrupt+0xc8>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	4618      	mov	r0, r3
 800156e:	f001 ff37 	bl	80033e0 <vTaskResume>
			vTaskResume(set_macTaskHandle); 
 8001572:	4b07      	ldr	r3, [pc, #28]	; (8001590 <locate_interrupt+0xcc>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	4618      	mov	r0, r3
 8001578:	f001 ff32 	bl	80033e0 <vTaskResume>
			break;
 800157c:	e000      	b.n	8001580 <locate_interrupt+0xbc>
		case 0x10:
			break;
		default:
			break;		
 800157e:	bf00      	nop
	}
}
 8001580:	3708      	adds	r7, #8
 8001582:	46bd      	mov	sp, r7
 8001584:	bd80      	pop	{r7, pc}
 8001586:	bf00      	nop
 8001588:	20013204 	.word	0x20013204
 800158c:	200131f0 	.word	0x200131f0
 8001590:	200141b8 	.word	0x200141b8

08001594 <EXTI4_IRQHandler>:

//==================================================================================
//// EXTI4_IRQHandler
//==================================================================================
void EXTI4_IRQHandler(void) //EXTI0 ISR
{
 8001594:	b580      	push	{r7, lr}
 8001596:	af00      	add	r7, sp, #0
	 * Interuppt service routine for wiznet it locates interrupt and resets 
	 * interrupt line. 
	 * *******************************************************************/
	
	
	if(EXTI_GetITStatus(WIZ_IT_EXTI_LINE) != RESET) //check if EXTI line is asserted
 8001598:	2010      	movs	r0, #16
 800159a:	f005 f943 	bl	8006824 <EXTI_GetITStatus>
 800159e:	4603      	mov	r3, r0
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d004      	beq.n	80015ae <EXTI4_IRQHandler+0x1a>
	{
		locate_interrupt();	
 80015a4:	f7ff ff8e 	bl	80014c4 <locate_interrupt>
		EXTI_ClearFlag(WIZ_IT_EXTI_LINE); //clear interrupt
 80015a8:	2010      	movs	r0, #16
 80015aa:	f005 f921 	bl	80067f0 <EXTI_ClearFlag>
 	
	}
}
 80015ae:	bd80      	pop	{r7, pc}

080015b0 <set_macTask>:
//============================================================================/
// func set_macTask 
//==================================================================================

void set_macTask(void *pvParameters)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b0b6      	sub	sp, #216	; 0xd8
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
	 * **********************************************************************/


	/* suspend task until init_W5200 is finished */
	//vTaskSuspend(set_macTaskHandle);
	vTaskSuspend(NULL);
 80015b8:	2000      	movs	r0, #0
 80015ba:	f001 fe97 	bl	80032ec <vTaskSuspend>
	uint8_t	buf[100], buf1[100]; 
	int len; 
	int gl;
		/*create socket and send byte */
	socket_0 = socket(W5200_Sn_MR_TCP, 80, 0);
 80015be:	2001      	movs	r0, #1
 80015c0:	2150      	movs	r1, #80	; 0x50
 80015c2:	2200      	movs	r2, #0
 80015c4:	f7ff fd3a 	bl	800103c <socket>
 80015c8:	4603      	mov	r3, r0
 80015ca:	461a      	mov	r2, r3
 80015cc:	4b17      	ldr	r3, [pc, #92]	; (800162c <set_macTask+0x7c>)
 80015ce:	601a      	str	r2, [r3, #0]
	listen(socket_0);
 80015d0:	4b16      	ldr	r3, [pc, #88]	; (800162c <set_macTask+0x7c>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	4618      	mov	r0, r3
 80015d6:	f7ff ff21 	bl	800141c <listen>
        {

	
		/*we are now listening
		suspend task set_macTask()*/
		vTaskSuspend(NULL);
 80015da:	2000      	movs	r0, #0
 80015dc:	f001 fe86 	bl	80032ec <vTaskSuspend>
		
		// interrupt on W5200 occured 
		// receive data 
		len = recv(socket_0, buf, 100, 0);
 80015e0:	4b12      	ldr	r3, [pc, #72]	; (800162c <set_macTask+0x7c>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	b2da      	uxtb	r2, r3
 80015e6:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80015ea:	4610      	mov	r0, r2
 80015ec:	4619      	mov	r1, r3
 80015ee:	2264      	movs	r2, #100	; 0x64
 80015f0:	2300      	movs	r3, #0
 80015f2:	f7ff fea1 	bl	8001338 <recv>
 80015f6:	f8c7 00d4 	str.w	r0, [r7, #212]	; 0xd4
		
		// proces data with CLI 
		
		FreeRTOS_CLIProcessCommand ( buf, buf1, gl);
 80015fa:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 80015fe:	f107 0308 	add.w	r3, r7, #8
 8001602:	4610      	mov	r0, r2
 8001604:	4619      	mov	r1, r3
 8001606:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800160a:	f003 fd43 	bl	8005094 <FreeRTOS_CLIProcessCommand>

		send(socket_0, buf1, 100, gl);
 800160e:	4b07      	ldr	r3, [pc, #28]	; (800162c <set_macTask+0x7c>)
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	b2d9      	uxtb	r1, r3
 8001614:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8001618:	b29b      	uxth	r3, r3
 800161a:	f107 0208 	add.w	r2, r7, #8
 800161e:	4608      	mov	r0, r1
 8001620:	4611      	mov	r1, r2
 8001622:	2264      	movs	r2, #100	; 0x64
 8001624:	f7ff fdb2 	bl	800118c <send>

		

		
	}	
 8001628:	e7d7      	b.n	80015da <set_macTask+0x2a>
 800162a:	bf00      	nop
 800162c:	200131f4 	.word	0x200131f4

08001630 <init_USARTx>:
#define pdFalse 0
#define pdTrue 	1


void init_USARTx(void)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b088      	sub	sp, #32
 8001634:	af00      	add	r7, sp, #0
	
	/* enable APB2 peripheral clock for USART1 
	 * note that only USART1 and USART6 are connected to APB2
	 * the other USARTs are connected to APB1
	 */
	RCC_APB2PeriphClockCmd(USARTx_CLK, ENABLE);
 8001636:	2020      	movs	r0, #32
 8001638:	2101      	movs	r1, #1
 800163a:	f005 fc91 	bl	8006f60 <RCC_APB2PeriphClockCmd>
	
	/* enable the peripheral clock for the pins used by 
	 * USART1, PB6 for TX and PB7 for RX 
	 */
	RCC_AHB1PeriphClockCmd(USARTx_TX_GPIO_CLK, ENABLE);
 800163e:	2004      	movs	r0, #4
 8001640:	2101      	movs	r1, #1
 8001642:	f005 fc55 	bl	8006ef0 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(USARTx_RX_GPIO_CLK, ENABLE);
 8001646:	2004      	movs	r0, #4
 8001648:	2101      	movs	r1, #1
 800164a:	f005 fc51 	bl	8006ef0 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(USARTx_CS_GPIO_CLK, ENABLE);
 800164e:	2040      	movs	r0, #64	; 0x40
 8001650:	2101      	movs	r1, #1
 8001652:	f005 fc4d 	bl	8006ef0 <RCC_AHB1PeriphClockCmd>

	
	/* This sequence sets up the TX and RX pins 
	 * so they work correctly with the USART1 peripheral
	 */
	GPIO_InitStruct.GPIO_Pin = USARTx_RX_GPIO_PIN | USARTx_TX_GPIO_PIN; // Pins 6 (TX) and 7 (RX) are used
 8001656:	23c0      	movs	r3, #192	; 0xc0
 8001658:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF; 			// the pins are configured as alternate function so the USART peripheral has access to them
 800165a:	2302      	movs	r3, #2
 800165c:	773b      	strb	r3, [r7, #28]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_100MHz;		// this defines the IO speed and has nothing to do with the baudrate!
 800165e:	2303      	movs	r3, #3
 8001660:	777b      	strb	r3, [r7, #29]
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;			// this defines the output type as push pull mode (as opposed to open drain)
 8001662:	2300      	movs	r3, #0
 8001664:	77bb      	strb	r3, [r7, #30]
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_UP;			// this activates the pullup resistors on the IO pins
 8001666:	2301      	movs	r3, #1
 8001668:	77fb      	strb	r3, [r7, #31]
	GPIO_Init(USARTx_TX_GPIO_PORT, &GPIO_InitStruct);					// now all the values are passed to the GPIO_Init() function which sets the GPIO registers
 800166a:	f107 0318 	add.w	r3, r7, #24
 800166e:	4829      	ldr	r0, [pc, #164]	; (8001714 <init_USARTx+0xe4>)
 8001670:	4619      	mov	r1, r3
 8001672:	f005 f955 	bl	8006920 <GPIO_Init>
	
	
	
	/* Configure the chip select pin in this case we will use PG8 */
	GPIO_InitStruct.GPIO_Pin = USARTx_CS_GPIO_PIN;
 8001676:	f44f 7380 	mov.w	r3, #256	; 0x100
 800167a:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_OUT;
 800167c:	2301      	movs	r3, #1
 800167e:	773b      	strb	r3, [r7, #28]
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 8001680:	2300      	movs	r3, #0
 8001682:	77bb      	strb	r3, [r7, #30]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_100MHz;
 8001684:	2303      	movs	r3, #3
 8001686:	777b      	strb	r3, [r7, #29]
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_UP;
 8001688:	2301      	movs	r3, #1
 800168a:	77fb      	strb	r3, [r7, #31]
	GPIO_Init(USARTx_CS_GPIO_PORT, &GPIO_InitStruct);
 800168c:	f107 0318 	add.w	r3, r7, #24
 8001690:	4821      	ldr	r0, [pc, #132]	; (8001718 <init_USARTx+0xe8>)
 8001692:	4619      	mov	r1, r3
 8001694:	f005 f944 	bl	8006920 <GPIO_Init>

	DD() // set PG8 high
 8001698:	4b1f      	ldr	r3, [pc, #124]	; (8001718 <init_USARTx+0xe8>)
 800169a:	4a1f      	ldr	r2, [pc, #124]	; (8001718 <init_USARTx+0xe8>)
 800169c:	8b12      	ldrh	r2, [r2, #24]
 800169e:	b292      	uxth	r2, r2
 80016a0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80016a4:	b292      	uxth	r2, r2
 80016a6:	831a      	strh	r2, [r3, #24]
	
	/* The RX and TX pins are now connected to their AF
	 * so that the USART1 can take over control of the 
	 * pins
	 */
	GPIO_PinAFConfig(GPIOC, GPIO_PinSource6, GPIO_AF_USART6); //
 80016a8:	481a      	ldr	r0, [pc, #104]	; (8001714 <init_USARTx+0xe4>)
 80016aa:	2106      	movs	r1, #6
 80016ac:	2208      	movs	r2, #8
 80016ae:	f005 fa4d 	bl	8006b4c <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOC, GPIO_PinSource7, GPIO_AF_USART6);
 80016b2:	4818      	ldr	r0, [pc, #96]	; (8001714 <init_USARTx+0xe4>)
 80016b4:	2107      	movs	r1, #7
 80016b6:	2208      	movs	r2, #8
 80016b8:	f005 fa48 	bl	8006b4c <GPIO_PinAFConfig>
	
	/* Now the USART_InitStruct is used to define the 
	 * properties of USART1 
	 */
	USART_InitStruct.USART_BaudRate = 38400;				// the baudrate is set to the value we passed into this init function
 80016bc:	f44f 4316 	mov.w	r3, #38400	; 0x9600
 80016c0:	60bb      	str	r3, [r7, #8]
	USART_InitStruct.USART_WordLength = USART_WordLength_8b;// we want the data frame size to be 8 bits (standard)
 80016c2:	2300      	movs	r3, #0
 80016c4:	81bb      	strh	r3, [r7, #12]
	USART_InitStruct.USART_StopBits = USART_StopBits_1;		// we want 1 stop bit (standard)
 80016c6:	2300      	movs	r3, #0
 80016c8:	81fb      	strh	r3, [r7, #14]
	USART_InitStruct.USART_Parity = USART_Parity_No;		// we don't want a parity bit (standard)
 80016ca:	2300      	movs	r3, #0
 80016cc:	823b      	strh	r3, [r7, #16]
	USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None; // we don't want flow control (standard)
 80016ce:	2300      	movs	r3, #0
 80016d0:	82bb      	strh	r3, [r7, #20]
	USART_InitStruct.USART_Mode = USART_Mode_Tx | USART_Mode_Rx; // we want to enable the transmitter and the receiver
 80016d2:	230c      	movs	r3, #12
 80016d4:	827b      	strh	r3, [r7, #18]
	USART_Init(USART6, &USART_InitStruct);					// again all the properties are passed to the USART_Init function which takes care of all the bit setting
 80016d6:	f107 0308 	add.w	r3, r7, #8
 80016da:	4810      	ldr	r0, [pc, #64]	; (800171c <init_USARTx+0xec>)
 80016dc:	4619      	mov	r1, r3
 80016de:	f005 ff33 	bl	8007548 <USART_Init>
	/* Here the USART1 receive interrupt is enabled
	 * and the interrupt controller is configured 
	 * to jump to the USART1_IRQHandler() function
	 * if the USART1 receive interrupt occurs
	 */
	USART_ITConfig(USART6, USART_IT_RXNE, ENABLE); // enable the USART1 receive interrupt 
 80016e2:	480e      	ldr	r0, [pc, #56]	; (800171c <init_USARTx+0xec>)
 80016e4:	f240 5125 	movw	r1, #1317	; 0x525
 80016e8:	2201      	movs	r2, #1
 80016ea:	f006 f8e7 	bl	80078bc <USART_ITConfig>
	
	NVIC_InitStructure.NVIC_IRQChannel = USART6_IRQn;		 // we want to configure the USART interrupts
 80016ee:	2347      	movs	r3, #71	; 0x47
 80016f0:	713b      	strb	r3, [r7, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY + 4;;// this sets the priority group of the USART1 interrupts
 80016f2:	2309      	movs	r3, #9
 80016f4:	717b      	strb	r3, [r7, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0x6;		 // this sets the subpriority inside the group
 80016f6:	2306      	movs	r3, #6
 80016f8:	71bb      	strb	r3, [r7, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;			 // the USART1 interrupts are globally enabled
 80016fa:	2301      	movs	r3, #1
 80016fc:	71fb      	strb	r3, [r7, #7]
	NVIC_Init(&NVIC_InitStructure);	 // the properties are passed to the NVIC_Init function which takes care of the low level stuff	
 80016fe:	1d3b      	adds	r3, r7, #4
 8001700:	4618      	mov	r0, r3
 8001702:	f003 ffab 	bl	800565c <NVIC_Init>

	// finally this enables the complete USART1 peripheral
	USART_Cmd(USART6, ENABLE);
 8001706:	4805      	ldr	r0, [pc, #20]	; (800171c <init_USARTx+0xec>)
 8001708:	2101      	movs	r1, #1
 800170a:	f006 f883 	bl	8007814 <USART_Cmd>
}
 800170e:	3720      	adds	r7, #32
 8001710:	46bd      	mov	sp, r7
 8001712:	bd80      	pop	{r7, pc}
 8001714:	40020800 	.word	0x40020800
 8001718:	40021800 	.word	0x40021800
 800171c:	40011400 	.word	0x40011400

08001720 <USART_puts>:


void USART_puts(uint8_t *s, int nb)
{
 8001720:	b480      	push	{r7}
 8001722:	b085      	sub	sp, #20
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
 8001728:	6039      	str	r1, [r7, #0]
	 * 
	 * Note 2: At the moment it takes a volatile char because the received_string variable
	 * 		   declared as volatile char --> otherwise the compiler will spit out warnings
	 * */

	int i = 0;
 800172a:	2300      	movs	r3, #0
 800172c:	60fb      	str	r3, [r7, #12]
	while(i < nb && *s){
 800172e:	e010      	b.n	8001752 <USART_puts+0x32>
		// wait until data register is empty
		while( !(USARTx->SR & 0x00000040) ); 
 8001730:	bf00      	nop
 8001732:	4b0e      	ldr	r3, [pc, #56]	; (800176c <USART_puts+0x4c>)
 8001734:	881b      	ldrh	r3, [r3, #0]
 8001736:	b29b      	uxth	r3, r3
 8001738:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800173c:	2b00      	cmp	r3, #0
 800173e:	d0f8      	beq.n	8001732 <USART_puts+0x12>
		//USART_SendData(USART6, s[i]);
		USARTx->DR = s[i];
 8001740:	4b0a      	ldr	r3, [pc, #40]	; (800176c <USART_puts+0x4c>)
 8001742:	68fa      	ldr	r2, [r7, #12]
 8001744:	6879      	ldr	r1, [r7, #4]
 8001746:	440a      	add	r2, r1
 8001748:	7812      	ldrb	r2, [r2, #0]
 800174a:	809a      	strh	r2, [r3, #4]
		i++;
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	3301      	adds	r3, #1
 8001750:	60fb      	str	r3, [r7, #12]
	 * Note 2: At the moment it takes a volatile char because the received_string variable
	 * 		   declared as volatile char --> otherwise the compiler will spit out warnings
	 * */

	int i = 0;
	while(i < nb && *s){
 8001752:	68fa      	ldr	r2, [r7, #12]
 8001754:	683b      	ldr	r3, [r7, #0]
 8001756:	429a      	cmp	r2, r3
 8001758:	da03      	bge.n	8001762 <USART_puts+0x42>
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	781b      	ldrb	r3, [r3, #0]
 800175e:	2b00      	cmp	r3, #0
 8001760:	d1e6      	bne.n	8001730 <USART_puts+0x10>
		i++;
	
	}
	
	
}
 8001762:	3714      	adds	r7, #20
 8001764:	46bd      	mov	sp, r7
 8001766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176a:	4770      	bx	lr
 800176c:	40011400 	.word	0x40011400

08001770 <USART6_IRQHandler>:

// this is the interrupt request handler (IRQ) for ALL USART6 interrupts
void USART6_IRQHandler(void){
 8001770:	b580      	push	{r7, lr}
 8001772:	b082      	sub	sp, #8
 8001774:	af00      	add	r7, sp, #0
	
	

	// check if the USART1 receive interrupt flag was set
	if( USART_GetITStatus(USARTx, USART_IT_RXNE) ){
 8001776:	4820      	ldr	r0, [pc, #128]	; (80017f8 <USART6_IRQHandler+0x88>)
 8001778:	f240 5125 	movw	r1, #1317	; 0x525
 800177c:	f006 f95c 	bl	8007a38 <USART_GetITStatus>
 8001780:	4603      	mov	r3, r0
 8001782:	2b00      	cmp	r3, #0
 8001784:	d02d      	beq.n	80017e2 <USART6_IRQHandler+0x72>
		
		
		static uint8_t cnt = 0; // this counter is used to determine the string length
		char t = USARTx->DR; // the character from the USART1 data register is saved in t
 8001786:	4b1c      	ldr	r3, [pc, #112]	; (80017f8 <USART6_IRQHandler+0x88>)
 8001788:	889b      	ldrh	r3, [r3, #4]
 800178a:	b29b      	uxth	r3, r3
 800178c:	71fb      	strb	r3, [r7, #7]
		
		/* check if the received character is not the LF character (used to determine end of string) 
		 * or the if the maximum string length has been been reached 
		 */
		xHigherPriorityTaskWoken_usart = pdFalse;
 800178e:	4b1b      	ldr	r3, [pc, #108]	; (80017fc <USART6_IRQHandler+0x8c>)
 8001790:	2200      	movs	r2, #0
 8001792:	601a      	str	r2, [r3, #0]

		
		if( (cnt < rx_length  ) && (cnt < MAX_STRLEN) ){ 
 8001794:	4b1a      	ldr	r3, [pc, #104]	; (8001800 <USART6_IRQHandler+0x90>)
 8001796:	781b      	ldrb	r3, [r3, #0]
 8001798:	461a      	mov	r2, r3
 800179a:	4b1a      	ldr	r3, [pc, #104]	; (8001804 <USART6_IRQHandler+0x94>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	429a      	cmp	r2, r3
 80017a0:	da0b      	bge.n	80017ba <USART6_IRQHandler+0x4a>
			received_string[cnt] = t;
 80017a2:	4b17      	ldr	r3, [pc, #92]	; (8001800 <USART6_IRQHandler+0x90>)
 80017a4:	781b      	ldrb	r3, [r3, #0]
 80017a6:	4a18      	ldr	r2, [pc, #96]	; (8001808 <USART6_IRQHandler+0x98>)
 80017a8:	79f9      	ldrb	r1, [r7, #7]
 80017aa:	54d1      	strb	r1, [r2, r3]
			cnt++;
 80017ac:	4b14      	ldr	r3, [pc, #80]	; (8001800 <USART6_IRQHandler+0x90>)
 80017ae:	781b      	ldrb	r3, [r3, #0]
 80017b0:	3301      	adds	r3, #1
 80017b2:	b2da      	uxtb	r2, r3
 80017b4:	4b12      	ldr	r3, [pc, #72]	; (8001800 <USART6_IRQHandler+0x90>)
 80017b6:	701a      	strb	r2, [r3, #0]
 80017b8:	e013      	b.n	80017e2 <USART6_IRQHandler+0x72>
		}
		else{ // otherwise reset the character counter and print the received string
			received_string[cnt] = t; 
 80017ba:	4b11      	ldr	r3, [pc, #68]	; (8001800 <USART6_IRQHandler+0x90>)
 80017bc:	781b      	ldrb	r3, [r3, #0]
 80017be:	4a12      	ldr	r2, [pc, #72]	; (8001808 <USART6_IRQHandler+0x98>)
 80017c0:	79f9      	ldrb	r1, [r7, #7]
 80017c2:	54d1      	strb	r1, [r2, r3]
			cnt = 0;
 80017c4:	4b0e      	ldr	r3, [pc, #56]	; (8001800 <USART6_IRQHandler+0x90>)
 80017c6:	2200      	movs	r2, #0
 80017c8:	701a      	strb	r2, [r3, #0]
		//	USART_ITConfig(USART6, USART_IT_RXNE, DISABLE); 
		taskENTER_CRITICAL();
 80017ca:	f003 f8fd 	bl	80049c8 <vPortEnterCritical>
			xSemaphoreGiveFromISR(xSmphrUSART,&xHigherPriorityTaskWoken_usart );
 80017ce:	4b0f      	ldr	r3, [pc, #60]	; (800180c <USART6_IRQHandler+0x9c>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	4618      	mov	r0, r3
 80017d4:	2100      	movs	r1, #0
 80017d6:	4a09      	ldr	r2, [pc, #36]	; (80017fc <USART6_IRQHandler+0x8c>)
 80017d8:	2300      	movs	r3, #0
 80017da:	f002 fd07 	bl	80041ec <xQueueGenericSendFromISR>
		taskEXIT_CRITICAL();
 80017de:	f003 f903 	bl	80049e8 <vPortExitCritical>
			//USART_puts(USART1, received_string);
		}


	}
 portYIELD_FROM_ISR( xHigherPriorityTaskWoken_usart );
 80017e2:	4b06      	ldr	r3, [pc, #24]	; (80017fc <USART6_IRQHandler+0x8c>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d003      	beq.n	80017f2 <USART6_IRQHandler+0x82>
 80017ea:	4b09      	ldr	r3, [pc, #36]	; (8001810 <USART6_IRQHandler+0xa0>)
 80017ec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80017f0:	601a      	str	r2, [r3, #0]
	
}
 80017f2:	3708      	adds	r7, #8
 80017f4:	46bd      	mov	sp, r7
 80017f6:	bd80      	pop	{r7, pc}
 80017f8:	40011400 	.word	0x40011400
 80017fc:	20000488 	.word	0x20000488
 8001800:	2000048c 	.word	0x2000048c
 8001804:	200141d4 	.word	0x200141d4
 8001808:	200141d8 	.word	0x200141d8
 800180c:	200141a8 	.word	0x200141a8
 8001810:	e000ed04 	.word	0xe000ed04

08001814 <crc16>:



/* function for  */
uint16_t crc16(uint8_t *buffer, uint16_t buffer_length)
{
 8001814:	b480      	push	{r7}
 8001816:	b085      	sub	sp, #20
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
 800181c:	460b      	mov	r3, r1
 800181e:	807b      	strh	r3, [r7, #2]
     uint8_t crc_hi = 0xFF; /* high CRC byte initialized */
 8001820:	23ff      	movs	r3, #255	; 0xff
 8001822:	73fb      	strb	r3, [r7, #15]
     uint8_t crc_lo = 0xFF; /* low CRC byte initialized */
 8001824:	23ff      	movs	r3, #255	; 0xff
 8001826:	73bb      	strb	r3, [r7, #14]
     unsigned int i; /* will index into CRC lookup */
 
     /* pass through message buffer */
     while (buffer_length--) {
 8001828:	e013      	b.n	8001852 <crc16+0x3e>
         i = crc_hi ^ *buffer++; /* calculate the CRC  */
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	1c5a      	adds	r2, r3, #1
 800182e:	607a      	str	r2, [r7, #4]
 8001830:	781a      	ldrb	r2, [r3, #0]
 8001832:	7bfb      	ldrb	r3, [r7, #15]
 8001834:	4053      	eors	r3, r2
 8001836:	b2db      	uxtb	r3, r3
 8001838:	60bb      	str	r3, [r7, #8]
         crc_hi = crc_lo ^ table_crc_hi[i];
 800183a:	4a0f      	ldr	r2, [pc, #60]	; (8001878 <crc16+0x64>)
 800183c:	68bb      	ldr	r3, [r7, #8]
 800183e:	4413      	add	r3, r2
 8001840:	781a      	ldrb	r2, [r3, #0]
 8001842:	7bbb      	ldrb	r3, [r7, #14]
 8001844:	4053      	eors	r3, r2
 8001846:	73fb      	strb	r3, [r7, #15]
         crc_lo = table_crc_lo[i];
 8001848:	4a0c      	ldr	r2, [pc, #48]	; (800187c <crc16+0x68>)
 800184a:	68bb      	ldr	r3, [r7, #8]
 800184c:	4413      	add	r3, r2
 800184e:	781b      	ldrb	r3, [r3, #0]
 8001850:	73bb      	strb	r3, [r7, #14]
     uint8_t crc_hi = 0xFF; /* high CRC byte initialized */
     uint8_t crc_lo = 0xFF; /* low CRC byte initialized */
     unsigned int i; /* will index into CRC lookup */
 
     /* pass through message buffer */
     while (buffer_length--) {
 8001852:	887b      	ldrh	r3, [r7, #2]
 8001854:	1e5a      	subs	r2, r3, #1
 8001856:	807a      	strh	r2, [r7, #2]
 8001858:	2b00      	cmp	r3, #0
 800185a:	d1e6      	bne.n	800182a <crc16+0x16>
         i = crc_hi ^ *buffer++; /* calculate the CRC  */
         crc_hi = crc_lo ^ table_crc_hi[i];
         crc_lo = table_crc_lo[i];
     }
 
     return (crc_hi << 8 | crc_lo);
 800185c:	7bfb      	ldrb	r3, [r7, #15]
 800185e:	021b      	lsls	r3, r3, #8
 8001860:	b29a      	uxth	r2, r3
 8001862:	7bbb      	ldrb	r3, [r7, #14]
 8001864:	b29b      	uxth	r3, r3
 8001866:	4313      	orrs	r3, r2
 8001868:	b29b      	uxth	r3, r3
 800186a:	b29b      	uxth	r3, r3
}
 800186c:	4618      	mov	r0, r3
 800186e:	3714      	adds	r7, #20
 8001870:	46bd      	mov	sp, r7
 8001872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001876:	4770      	bx	lr
 8001878:	08008724 	.word	0x08008724
 800187c:	08008824 	.word	0x08008824

08001880 <write_read_modbus>:


/* write to modbus */
void write_read_modbus( uint8_t * req, uint8_t * rsp, int write_len, int read_len )
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b086      	sub	sp, #24
 8001884:	af00      	add	r7, sp, #0
 8001886:	60f8      	str	r0, [r7, #12]
 8001888:	60b9      	str	r1, [r7, #8]
 800188a:	607a      	str	r2, [r7, #4]
 800188c:	603b      	str	r3, [r7, #0]
	int i; 

	// tell ISR we expect only specific amount of data
	rx_length = read_len + write_len - 1 ; 
 800188e:	683a      	ldr	r2, [r7, #0]
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	4413      	add	r3, r2
 8001894:	1e5a      	subs	r2, r3, #1
 8001896:	4b25      	ldr	r3, [pc, #148]	; (800192c <write_read_modbus+0xac>)
 8001898:	601a      	str	r2, [r3, #0]

	// driver disable 
	DD();
 800189a:	4b25      	ldr	r3, [pc, #148]	; (8001930 <write_read_modbus+0xb0>)
 800189c:	4a24      	ldr	r2, [pc, #144]	; (8001930 <write_read_modbus+0xb0>)
 800189e:	8b12      	ldrh	r2, [r2, #24]
 80018a0:	b292      	uxth	r2, r2
 80018a2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80018a6:	b292      	uxth	r2, r2
 80018a8:	831a      	strh	r2, [r3, #24]
	for (i=0; i < 4000; i++) ;
 80018aa:	2300      	movs	r3, #0
 80018ac:	617b      	str	r3, [r7, #20]
 80018ae:	e002      	b.n	80018b6 <write_read_modbus+0x36>
 80018b0:	697b      	ldr	r3, [r7, #20]
 80018b2:	3301      	adds	r3, #1
 80018b4:	617b      	str	r3, [r7, #20]
 80018b6:	697b      	ldr	r3, [r7, #20]
 80018b8:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 80018bc:	dbf8      	blt.n	80018b0 <write_read_modbus+0x30>
	USART_puts(req,write_len);
 80018be:	68f8      	ldr	r0, [r7, #12]
 80018c0:	6879      	ldr	r1, [r7, #4]
 80018c2:	f7ff ff2d 	bl	8001720 <USART_puts>
	for (i = 0; i < 4000; i++);
 80018c6:	2300      	movs	r3, #0
 80018c8:	617b      	str	r3, [r7, #20]
 80018ca:	e002      	b.n	80018d2 <write_read_modbus+0x52>
 80018cc:	697b      	ldr	r3, [r7, #20]
 80018ce:	3301      	adds	r3, #1
 80018d0:	617b      	str	r3, [r7, #20]
 80018d2:	697b      	ldr	r3, [r7, #20]
 80018d4:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 80018d8:	dbf8      	blt.n	80018cc <write_read_modbus+0x4c>
	// driver enable 
	DE();
 80018da:	4b15      	ldr	r3, [pc, #84]	; (8001930 <write_read_modbus+0xb0>)
 80018dc:	4a14      	ldr	r2, [pc, #80]	; (8001930 <write_read_modbus+0xb0>)
 80018de:	8b52      	ldrh	r2, [r2, #26]
 80018e0:	b292      	uxth	r2, r2
 80018e2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80018e6:	b292      	uxth	r2, r2
 80018e8:	835a      	strh	r2, [r3, #26]

	xSemaphoreTake(xSmphrUSART, portMAX_DELAY);
 80018ea:	4b12      	ldr	r3, [pc, #72]	; (8001934 <write_read_modbus+0xb4>)
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	4618      	mov	r0, r3
 80018f0:	2100      	movs	r1, #0
 80018f2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80018f6:	2300      	movs	r3, #0
 80018f8:	f002 fce2 	bl	80042c0 <xQueueGenericReceive>
	
	for (i = 0; i < read_len; i++) 
 80018fc:	2300      	movs	r3, #0
 80018fe:	617b      	str	r3, [r7, #20]
 8001900:	e00c      	b.n	800191c <write_read_modbus+0x9c>
		rsp[i] = received_string[i+write_len]; 
 8001902:	697b      	ldr	r3, [r7, #20]
 8001904:	68ba      	ldr	r2, [r7, #8]
 8001906:	4413      	add	r3, r2
 8001908:	6979      	ldr	r1, [r7, #20]
 800190a:	687a      	ldr	r2, [r7, #4]
 800190c:	440a      	add	r2, r1
 800190e:	490a      	ldr	r1, [pc, #40]	; (8001938 <write_read_modbus+0xb8>)
 8001910:	5c8a      	ldrb	r2, [r1, r2]
 8001912:	b2d2      	uxtb	r2, r2
 8001914:	701a      	strb	r2, [r3, #0]
	// driver enable 
	DE();

	xSemaphoreTake(xSmphrUSART, portMAX_DELAY);
	
	for (i = 0; i < read_len; i++) 
 8001916:	697b      	ldr	r3, [r7, #20]
 8001918:	3301      	adds	r3, #1
 800191a:	617b      	str	r3, [r7, #20]
 800191c:	697a      	ldr	r2, [r7, #20]
 800191e:	683b      	ldr	r3, [r7, #0]
 8001920:	429a      	cmp	r2, r3
 8001922:	dbee      	blt.n	8001902 <write_read_modbus+0x82>
		rsp[i] = received_string[i+write_len]; 

}
 8001924:	3718      	adds	r7, #24
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}
 800192a:	bf00      	nop
 800192c:	200141d4 	.word	0x200141d4
 8001930:	40021800 	.word	0x40021800
 8001934:	200141a8 	.word	0x200141a8
 8001938:	200141d8 	.word	0x200141d8

0800193c <modbus_WIB>:
}


/* modbus write input bits */
void modbus_WIB( uint16_t address, int nb, uint8_t *src )
{
 800193c:	b580      	push	{r7, lr}
 800193e:	f5ad 7d0c 	sub.w	sp, sp, #560	; 0x230
 8001942:	af00      	add	r7, sp, #0
 8001944:	f107 0308 	add.w	r3, r7, #8
 8001948:	6019      	str	r1, [r3, #0]
 800194a:	1d3b      	adds	r3, r7, #4
 800194c:	601a      	str	r2, [r3, #0]
 800194e:	f107 030e 	add.w	r3, r7, #14
 8001952:	4602      	mov	r2, r0
 8001954:	801a      	strh	r2, [r3, #0]
	/* first send request */

	uint8_t req[REQ_MAX_LEN];
	int byte_count; 
	int req_length; 
	int bit_check = 0; 
 8001956:	2300      	movs	r3, #0
 8001958:	f8c7 3228 	str.w	r3, [r7, #552]	; 0x228
	int pos = 0; 
 800195c:	2300      	movs	r3, #0
 800195e:	f8c7 3224 	str.w	r3, [r7, #548]	; 0x224
	
	req[0] = 0x36; 
 8001962:	f107 0314 	add.w	r3, r7, #20
 8001966:	2236      	movs	r2, #54	; 0x36
 8001968:	701a      	strb	r2, [r3, #0]
	req[1] = 0xF;
 800196a:	f107 0314 	add.w	r3, r7, #20
 800196e:	220f      	movs	r2, #15
 8001970:	705a      	strb	r2, [r3, #1]
	req[2] = address >> 8;
 8001972:	f107 030e 	add.w	r3, r7, #14
 8001976:	881b      	ldrh	r3, [r3, #0]
 8001978:	0a1b      	lsrs	r3, r3, #8
 800197a:	b29b      	uxth	r3, r3
 800197c:	b2da      	uxtb	r2, r3
 800197e:	f107 0314 	add.w	r3, r7, #20
 8001982:	709a      	strb	r2, [r3, #2]
	req[3] = address & 0x00ff;
 8001984:	f107 030e 	add.w	r3, r7, #14
 8001988:	881b      	ldrh	r3, [r3, #0]
 800198a:	b2da      	uxtb	r2, r3
 800198c:	f107 0314 	add.w	r3, r7, #20
 8001990:	70da      	strb	r2, [r3, #3]
	req[4] = nb >> 8;
 8001992:	f107 0308 	add.w	r3, r7, #8
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	121b      	asrs	r3, r3, #8
 800199a:	b2da      	uxtb	r2, r3
 800199c:	f107 0314 	add.w	r3, r7, #20
 80019a0:	711a      	strb	r2, [r3, #4]
	req[5] = nb & 0x00ff; 
 80019a2:	f107 0308 	add.w	r3, r7, #8
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	b2da      	uxtb	r2, r3
 80019aa:	f107 0314 	add.w	r3, r7, #20
 80019ae:	715a      	strb	r2, [r3, #5]
	req_length = 6; 
 80019b0:	2306      	movs	r3, #6
 80019b2:	f8c7 322c 	str.w	r3, [r7, #556]	; 0x22c
	
    	byte_count = (nb / 8) + ((nb % 8) ? 1 : 0);
 80019b6:	f107 0308 	add.w	r3, r7, #8
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	2b00      	cmp	r3, #0
 80019be:	da00      	bge.n	80019c2 <modbus_WIB+0x86>
 80019c0:	3307      	adds	r3, #7
 80019c2:	10db      	asrs	r3, r3, #3
 80019c4:	461a      	mov	r2, r3
 80019c6:	f107 0308 	add.w	r3, r7, #8
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	f003 0307 	and.w	r3, r3, #7
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	bf0c      	ite	eq
 80019d4:	2300      	moveq	r3, #0
 80019d6:	2301      	movne	r3, #1
 80019d8:	b2db      	uxtb	r3, r3
 80019da:	4413      	add	r3, r2
 80019dc:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
  	req[req_length++] = byte_count;
 80019e0:	f8d7 322c 	ldr.w	r3, [r7, #556]	; 0x22c
 80019e4:	1c5a      	adds	r2, r3, #1
 80019e6:	f8c7 222c 	str.w	r2, [r7, #556]	; 0x22c
 80019ea:	f8d7 2218 	ldr.w	r2, [r7, #536]	; 0x218
 80019ee:	b2d1      	uxtb	r1, r2
 80019f0:	f107 0214 	add.w	r2, r7, #20
 80019f4:	54d1      	strb	r1, [r2, r3]

	int i; 
    	for (i = 0; i < byte_count; i++) {
 80019f6:	2300      	movs	r3, #0
 80019f8:	f8c7 3220 	str.w	r3, [r7, #544]	; 0x220
 80019fc:	e05c      	b.n	8001ab8 <modbus_WIB+0x17c>
        
		int bit;
		bit = 0x01;
 80019fe:	2301      	movs	r3, #1
 8001a00:	f8c7 321c 	str.w	r3, [r7, #540]	; 0x21c
        	req[req_length] = 0;
 8001a04:	f107 0214 	add.w	r2, r7, #20
 8001a08:	f8d7 322c 	ldr.w	r3, [r7, #556]	; 0x22c
 8001a0c:	4413      	add	r3, r2
 8001a0e:	2200      	movs	r2, #0
 8001a10:	701a      	strb	r2, [r3, #0]

        	while ((bit & 0xFF) && (bit_check++ < nb)) {
 8001a12:	e038      	b.n	8001a86 <modbus_WIB+0x14a>
            		if (src[pos++])
 8001a14:	f8d7 3224 	ldr.w	r3, [r7, #548]	; 0x224
 8001a18:	1c5a      	adds	r2, r3, #1
 8001a1a:	f8c7 2224 	str.w	r2, [r7, #548]	; 0x224
 8001a1e:	1d3a      	adds	r2, r7, #4
 8001a20:	6812      	ldr	r2, [r2, #0]
 8001a22:	4413      	add	r3, r2
 8001a24:	781b      	ldrb	r3, [r3, #0]
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d013      	beq.n	8001a52 <modbus_WIB+0x116>
                		req[req_length] |= bit;
 8001a2a:	f107 0214 	add.w	r2, r7, #20
 8001a2e:	f8d7 322c 	ldr.w	r3, [r7, #556]	; 0x22c
 8001a32:	4413      	add	r3, r2
 8001a34:	781b      	ldrb	r3, [r3, #0]
 8001a36:	b2da      	uxtb	r2, r3
 8001a38:	f8d7 321c 	ldr.w	r3, [r7, #540]	; 0x21c
 8001a3c:	b2db      	uxtb	r3, r3
 8001a3e:	4313      	orrs	r3, r2
 8001a40:	b2db      	uxtb	r3, r3
 8001a42:	b2da      	uxtb	r2, r3
 8001a44:	f107 0114 	add.w	r1, r7, #20
 8001a48:	f8d7 322c 	ldr.w	r3, [r7, #556]	; 0x22c
 8001a4c:	440b      	add	r3, r1
 8001a4e:	701a      	strb	r2, [r3, #0]
 8001a50:	e014      	b.n	8001a7c <modbus_WIB+0x140>
            		else
                		req[req_length] &=~ bit;
 8001a52:	f107 0214 	add.w	r2, r7, #20
 8001a56:	f8d7 322c 	ldr.w	r3, [r7, #556]	; 0x22c
 8001a5a:	4413      	add	r3, r2
 8001a5c:	781b      	ldrb	r3, [r3, #0]
 8001a5e:	b2da      	uxtb	r2, r3
 8001a60:	f8d7 321c 	ldr.w	r3, [r7, #540]	; 0x21c
 8001a64:	b2db      	uxtb	r3, r3
 8001a66:	43db      	mvns	r3, r3
 8001a68:	b2db      	uxtb	r3, r3
 8001a6a:	4013      	ands	r3, r2
 8001a6c:	b2db      	uxtb	r3, r3
 8001a6e:	b2da      	uxtb	r2, r3
 8001a70:	f107 0114 	add.w	r1, r7, #20
 8001a74:	f8d7 322c 	ldr.w	r3, [r7, #556]	; 0x22c
 8001a78:	440b      	add	r3, r1
 8001a7a:	701a      	strb	r2, [r3, #0]

            		bit = bit << 1;
 8001a7c:	f8d7 321c 	ldr.w	r3, [r7, #540]	; 0x21c
 8001a80:	005b      	lsls	r3, r3, #1
 8001a82:	f8c7 321c 	str.w	r3, [r7, #540]	; 0x21c
        
		int bit;
		bit = 0x01;
        	req[req_length] = 0;

        	while ((bit & 0xFF) && (bit_check++ < nb)) {
 8001a86:	f8d7 321c 	ldr.w	r3, [r7, #540]	; 0x21c
 8001a8a:	b2db      	uxtb	r3, r3
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d009      	beq.n	8001aa4 <modbus_WIB+0x168>
 8001a90:	f8d7 3228 	ldr.w	r3, [r7, #552]	; 0x228
 8001a94:	1c5a      	adds	r2, r3, #1
 8001a96:	f8c7 2228 	str.w	r2, [r7, #552]	; 0x228
 8001a9a:	f107 0208 	add.w	r2, r7, #8
 8001a9e:	6812      	ldr	r2, [r2, #0]
 8001aa0:	4293      	cmp	r3, r2
 8001aa2:	dbb7      	blt.n	8001a14 <modbus_WIB+0xd8>
                		req[req_length] &=~ bit;

            		bit = bit << 1;
        	}	
        	
		req_length++;
 8001aa4:	f8d7 322c 	ldr.w	r3, [r7, #556]	; 0x22c
 8001aa8:	3301      	adds	r3, #1
 8001aaa:	f8c7 322c 	str.w	r3, [r7, #556]	; 0x22c
	
    	byte_count = (nb / 8) + ((nb % 8) ? 1 : 0);
  	req[req_length++] = byte_count;

	int i; 
    	for (i = 0; i < byte_count; i++) {
 8001aae:	f8d7 3220 	ldr.w	r3, [r7, #544]	; 0x220
 8001ab2:	3301      	adds	r3, #1
 8001ab4:	f8c7 3220 	str.w	r3, [r7, #544]	; 0x220
 8001ab8:	f8d7 2220 	ldr.w	r2, [r7, #544]	; 0x220
 8001abc:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 8001ac0:	429a      	cmp	r2, r3
 8001ac2:	db9c      	blt.n	80019fe <modbus_WIB+0xc2>
        	}	
        	
		req_length++;
	 }

	uint16_t crc = crc16(req, req_length);
 8001ac4:	f8d7 322c 	ldr.w	r3, [r7, #556]	; 0x22c
 8001ac8:	b29b      	uxth	r3, r3
 8001aca:	f107 0214 	add.w	r2, r7, #20
 8001ace:	4610      	mov	r0, r2
 8001ad0:	4619      	mov	r1, r3
 8001ad2:	f7ff fe9f 	bl	8001814 <crc16>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	f8a7 3216 	strh.w	r3, [r7, #534]	; 0x216

	req[req_length++] = crc >> 8; 
 8001adc:	f8d7 322c 	ldr.w	r3, [r7, #556]	; 0x22c
 8001ae0:	1c5a      	adds	r2, r3, #1
 8001ae2:	f8c7 222c 	str.w	r2, [r7, #556]	; 0x22c
 8001ae6:	f8b7 2216 	ldrh.w	r2, [r7, #534]	; 0x216
 8001aea:	0a12      	lsrs	r2, r2, #8
 8001aec:	b292      	uxth	r2, r2
 8001aee:	b2d1      	uxtb	r1, r2
 8001af0:	f107 0214 	add.w	r2, r7, #20
 8001af4:	54d1      	strb	r1, [r2, r3]
	req[req_length++] = crc & 0x00ff; 
 8001af6:	f8d7 322c 	ldr.w	r3, [r7, #556]	; 0x22c
 8001afa:	1c5a      	adds	r2, r3, #1
 8001afc:	f8c7 222c 	str.w	r2, [r7, #556]	; 0x22c
 8001b00:	f8b7 2216 	ldrh.w	r2, [r7, #534]	; 0x216
 8001b04:	b2d1      	uxtb	r1, r2
 8001b06:	f107 0214 	add.w	r2, r7, #20
 8001b0a:	54d1      	strb	r1, [r2, r3]
	
	/* write request  to modbus line */
	write_read_modbus( req,req, req_length ,8); 
 8001b0c:	f107 0214 	add.w	r2, r7, #20
 8001b10:	f107 0314 	add.w	r3, r7, #20
 8001b14:	4610      	mov	r0, r2
 8001b16:	4619      	mov	r1, r3
 8001b18:	f8d7 222c 	ldr.w	r2, [r7, #556]	; 0x22c
 8001b1c:	2308      	movs	r3, #8
 8001b1e:	f7ff feaf 	bl	8001880 <write_read_modbus>
	
}
 8001b22:	f507 770c 	add.w	r7, r7, #560	; 0x230
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bd80      	pop	{r7, pc}
 8001b2a:	bf00      	nop

08001b2c <modbus_WR>:

/* Write the values from the array to the registers of the remote device */
void modbus_WR( int address, int nb, const uint16_t *src)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	f5ad 7d08 	sub.w	sp, sp, #544	; 0x220
 8001b32:	af00      	add	r7, sp, #0
 8001b34:	f107 030c 	add.w	r3, r7, #12
 8001b38:	6018      	str	r0, [r3, #0]
 8001b3a:	f107 0308 	add.w	r3, r7, #8
 8001b3e:	6019      	str	r1, [r3, #0]
 8001b40:	1d3b      	adds	r3, r7, #4
 8001b42:	601a      	str	r2, [r3, #0]
    	int req_length;
    	int byte_count;

    	uint8_t req[REQ_MAX_LEN];

	req[0] = 0x36; 
 8001b44:	f107 0310 	add.w	r3, r7, #16
 8001b48:	2236      	movs	r2, #54	; 0x36
 8001b4a:	701a      	strb	r2, [r3, #0]
	req[1] = 0x10;
 8001b4c:	f107 0310 	add.w	r3, r7, #16
 8001b50:	2210      	movs	r2, #16
 8001b52:	705a      	strb	r2, [r3, #1]
	req[2] = address >> 8;
 8001b54:	f107 030c 	add.w	r3, r7, #12
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	121b      	asrs	r3, r3, #8
 8001b5c:	b2da      	uxtb	r2, r3
 8001b5e:	f107 0310 	add.w	r3, r7, #16
 8001b62:	709a      	strb	r2, [r3, #2]
	req[3] = address & 0x00ff;
 8001b64:	f107 030c 	add.w	r3, r7, #12
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	b2da      	uxtb	r2, r3
 8001b6c:	f107 0310 	add.w	r3, r7, #16
 8001b70:	70da      	strb	r2, [r3, #3]
	req[4] = nb >> 8;
 8001b72:	f107 0308 	add.w	r3, r7, #8
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	121b      	asrs	r3, r3, #8
 8001b7a:	b2da      	uxtb	r2, r3
 8001b7c:	f107 0310 	add.w	r3, r7, #16
 8001b80:	711a      	strb	r2, [r3, #4]
	req[5] = nb & 0x00ff; 
 8001b82:	f107 0308 	add.w	r3, r7, #8
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	b2da      	uxtb	r2, r3
 8001b8a:	f107 0310 	add.w	r3, r7, #16
 8001b8e:	715a      	strb	r2, [r3, #5]
	req_length = 6; 
 8001b90:	2306      	movs	r3, #6
 8001b92:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
	
   	byte_count = nb * 2;
 8001b96:	f107 0308 	add.w	r3, r7, #8
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	005b      	lsls	r3, r3, #1
 8001b9e:	f8c7 3214 	str.w	r3, [r7, #532]	; 0x214
    	req[req_length++] = byte_count;
 8001ba2:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 8001ba6:	1c5a      	adds	r2, r3, #1
 8001ba8:	f8c7 2218 	str.w	r2, [r7, #536]	; 0x218
 8001bac:	f8d7 2214 	ldr.w	r2, [r7, #532]	; 0x214
 8001bb0:	b2d1      	uxtb	r1, r2
 8001bb2:	f107 0210 	add.w	r2, r7, #16
 8001bb6:	54d1      	strb	r1, [r2, r3]

    for (i = 0; i < nb; i++) {
 8001bb8:	2300      	movs	r3, #0
 8001bba:	f8c7 321c 	str.w	r3, [r7, #540]	; 0x21c
 8001bbe:	e026      	b.n	8001c0e <modbus_WR+0xe2>
		req[req_length++] = src[i] >> 8;
 8001bc0:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 8001bc4:	1c5a      	adds	r2, r3, #1
 8001bc6:	f8c7 2218 	str.w	r2, [r7, #536]	; 0x218
 8001bca:	f8d7 221c 	ldr.w	r2, [r7, #540]	; 0x21c
 8001bce:	0052      	lsls	r2, r2, #1
 8001bd0:	1d39      	adds	r1, r7, #4
 8001bd2:	6809      	ldr	r1, [r1, #0]
 8001bd4:	440a      	add	r2, r1
 8001bd6:	8812      	ldrh	r2, [r2, #0]
 8001bd8:	0a12      	lsrs	r2, r2, #8
 8001bda:	b292      	uxth	r2, r2
 8001bdc:	b2d1      	uxtb	r1, r2
 8001bde:	f107 0210 	add.w	r2, r7, #16
 8001be2:	54d1      	strb	r1, [r2, r3]
        	req[req_length++] = src[i] & 0x00ff;
 8001be4:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 8001be8:	1c5a      	adds	r2, r3, #1
 8001bea:	f8c7 2218 	str.w	r2, [r7, #536]	; 0x218
 8001bee:	f8d7 221c 	ldr.w	r2, [r7, #540]	; 0x21c
 8001bf2:	0052      	lsls	r2, r2, #1
 8001bf4:	1d39      	adds	r1, r7, #4
 8001bf6:	6809      	ldr	r1, [r1, #0]
 8001bf8:	440a      	add	r2, r1
 8001bfa:	8812      	ldrh	r2, [r2, #0]
 8001bfc:	b2d1      	uxtb	r1, r2
 8001bfe:	f107 0210 	add.w	r2, r7, #16
 8001c02:	54d1      	strb	r1, [r2, r3]
	req_length = 6; 
	
   	byte_count = nb * 2;
    	req[req_length++] = byte_count;

    for (i = 0; i < nb; i++) {
 8001c04:	f8d7 321c 	ldr.w	r3, [r7, #540]	; 0x21c
 8001c08:	3301      	adds	r3, #1
 8001c0a:	f8c7 321c 	str.w	r3, [r7, #540]	; 0x21c
 8001c0e:	f107 0308 	add.w	r3, r7, #8
 8001c12:	f8d7 221c 	ldr.w	r2, [r7, #540]	; 0x21c
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	429a      	cmp	r2, r3
 8001c1a:	dbd1      	blt.n	8001bc0 <modbus_WR+0x94>
		req[req_length++] = src[i] >> 8;
        	req[req_length++] = src[i] & 0x00ff;
    	}

	uint16_t crc = crc16(req, req_length);
 8001c1c:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 8001c20:	b29b      	uxth	r3, r3
 8001c22:	f107 0210 	add.w	r2, r7, #16
 8001c26:	4610      	mov	r0, r2
 8001c28:	4619      	mov	r1, r3
 8001c2a:	f7ff fdf3 	bl	8001814 <crc16>
 8001c2e:	4603      	mov	r3, r0
 8001c30:	f8a7 3212 	strh.w	r3, [r7, #530]	; 0x212

	req[req_length++] = crc >> 8; 
 8001c34:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 8001c38:	1c5a      	adds	r2, r3, #1
 8001c3a:	f8c7 2218 	str.w	r2, [r7, #536]	; 0x218
 8001c3e:	f8b7 2212 	ldrh.w	r2, [r7, #530]	; 0x212
 8001c42:	0a12      	lsrs	r2, r2, #8
 8001c44:	b292      	uxth	r2, r2
 8001c46:	b2d1      	uxtb	r1, r2
 8001c48:	f107 0210 	add.w	r2, r7, #16
 8001c4c:	54d1      	strb	r1, [r2, r3]
	req[req_length++] = crc & 0x00ff;
 8001c4e:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 8001c52:	1c5a      	adds	r2, r3, #1
 8001c54:	f8c7 2218 	str.w	r2, [r7, #536]	; 0x218
 8001c58:	f8b7 2212 	ldrh.w	r2, [r7, #530]	; 0x212
 8001c5c:	b2d1      	uxtb	r1, r2
 8001c5e:	f107 0210 	add.w	r2, r7, #16
 8001c62:	54d1      	strb	r1, [r2, r3]

	/* write request  to modbus line */
	write_read_modbus( req, req, req_length, 8); 
 8001c64:	f107 0210 	add.w	r2, r7, #16
 8001c68:	f107 0310 	add.w	r3, r7, #16
 8001c6c:	4610      	mov	r0, r2
 8001c6e:	4619      	mov	r1, r3
 8001c70:	f8d7 2218 	ldr.w	r2, [r7, #536]	; 0x218
 8001c74:	2308      	movs	r3, #8
 8001c76:	f7ff fe03 	bl	8001880 <write_read_modbus>

}
 8001c7a:	f507 7708 	add.w	r7, r7, #544	; 0x220
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd80      	pop	{r7, pc}
 8001c82:	bf00      	nop

08001c84 <modbus_RR>:
}


/* Read the values from the array to the registers of the remote device */
void modbus_RR( int address, int nb, uint16_t *src)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	f5ad 6d85 	sub.w	sp, sp, #1064	; 0x428
 8001c8a:	af00      	add	r7, sp, #0
 8001c8c:	f107 030c 	add.w	r3, r7, #12
 8001c90:	6018      	str	r0, [r3, #0]
 8001c92:	f107 0308 	add.w	r3, r7, #8
 8001c96:	6019      	str	r1, [r3, #0]
 8001c98:	1d3b      	adds	r3, r7, #4
 8001c9a:	601a      	str	r2, [r3, #0]
    	int req_length;
	int byte_count;
    	uint8_t req[REQ_MAX_LEN];
  	uint8_t rsp[REQ_MAX_LEN];

	req[0] = 0x36; 
 8001c9c:	f507 7305 	add.w	r3, r7, #532	; 0x214
 8001ca0:	2236      	movs	r2, #54	; 0x36
 8001ca2:	701a      	strb	r2, [r3, #0]
	req[1] = 0x4;
 8001ca4:	f507 7305 	add.w	r3, r7, #532	; 0x214
 8001ca8:	2204      	movs	r2, #4
 8001caa:	705a      	strb	r2, [r3, #1]
	req[2] = address >> 8;
 8001cac:	f107 030c 	add.w	r3, r7, #12
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	121b      	asrs	r3, r3, #8
 8001cb4:	b2da      	uxtb	r2, r3
 8001cb6:	f507 7305 	add.w	r3, r7, #532	; 0x214
 8001cba:	709a      	strb	r2, [r3, #2]
	req[3] = address & 0x00ff;
 8001cbc:	f107 030c 	add.w	r3, r7, #12
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	b2da      	uxtb	r2, r3
 8001cc4:	f507 7305 	add.w	r3, r7, #532	; 0x214
 8001cc8:	70da      	strb	r2, [r3, #3]
	req[4] = nb >> 8;
 8001cca:	f107 0308 	add.w	r3, r7, #8
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	121b      	asrs	r3, r3, #8
 8001cd2:	b2da      	uxtb	r2, r3
 8001cd4:	f507 7305 	add.w	r3, r7, #532	; 0x214
 8001cd8:	711a      	strb	r2, [r3, #4]
	req[5] = nb & 0x00ff; 
 8001cda:	f107 0308 	add.w	r3, r7, #8
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	b2da      	uxtb	r2, r3
 8001ce2:	f507 7305 	add.w	r3, r7, #532	; 0x214
 8001ce6:	715a      	strb	r2, [r3, #5]
	req_length = 6; 
 8001ce8:	2306      	movs	r3, #6
 8001cea:	f8c7 3420 	str.w	r3, [r7, #1056]	; 0x420
   	
	byte_count = nb * 2;
 8001cee:	f107 0308 	add.w	r3, r7, #8
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	005b      	lsls	r3, r3, #1
 8001cf6:	f8c7 341c 	str.w	r3, [r7, #1052]	; 0x41c
    	req[req_length++] = byte_count;
 8001cfa:	f8d7 3420 	ldr.w	r3, [r7, #1056]	; 0x420
 8001cfe:	1c5a      	adds	r2, r3, #1
 8001d00:	f8c7 2420 	str.w	r2, [r7, #1056]	; 0x420
 8001d04:	f8d7 241c 	ldr.w	r2, [r7, #1052]	; 0x41c
 8001d08:	b2d1      	uxtb	r1, r2
 8001d0a:	f507 7205 	add.w	r2, r7, #532	; 0x214
 8001d0e:	54d1      	strb	r1, [r2, r3]
	
	
	uint16_t crc = crc16(req, req_length);
 8001d10:	f8d7 3420 	ldr.w	r3, [r7, #1056]	; 0x420
 8001d14:	b29b      	uxth	r3, r3
 8001d16:	f507 7205 	add.w	r2, r7, #532	; 0x214
 8001d1a:	4610      	mov	r0, r2
 8001d1c:	4619      	mov	r1, r3
 8001d1e:	f7ff fd79 	bl	8001814 <crc16>
 8001d22:	4603      	mov	r3, r0
 8001d24:	f8a7 341a 	strh.w	r3, [r7, #1050]	; 0x41a

	req[req_length++] = crc >> 8; 
 8001d28:	f8d7 3420 	ldr.w	r3, [r7, #1056]	; 0x420
 8001d2c:	1c5a      	adds	r2, r3, #1
 8001d2e:	f8c7 2420 	str.w	r2, [r7, #1056]	; 0x420
 8001d32:	f8b7 241a 	ldrh.w	r2, [r7, #1050]	; 0x41a
 8001d36:	0a12      	lsrs	r2, r2, #8
 8001d38:	b292      	uxth	r2, r2
 8001d3a:	b2d1      	uxtb	r1, r2
 8001d3c:	f507 7205 	add.w	r2, r7, #532	; 0x214
 8001d40:	54d1      	strb	r1, [r2, r3]
	req[req_length++] = crc & 0x00ff; 
 8001d42:	f8d7 3420 	ldr.w	r3, [r7, #1056]	; 0x420
 8001d46:	1c5a      	adds	r2, r3, #1
 8001d48:	f8c7 2420 	str.w	r2, [r7, #1056]	; 0x420
 8001d4c:	f8b7 241a 	ldrh.w	r2, [r7, #1050]	; 0x41a
 8001d50:	b2d1      	uxtb	r1, r2
 8001d52:	f507 7205 	add.w	r2, r7, #532	; 0x214
 8001d56:	54d1      	strb	r1, [r2, r3]
	
	/* write request  to modbus line */
	write_read_modbus( req, rsp,  req_length, nb*2 + 5); 
 8001d58:	f107 0308 	add.w	r3, r7, #8
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	005b      	lsls	r3, r3, #1
 8001d60:	3305      	adds	r3, #5
 8001d62:	f507 7105 	add.w	r1, r7, #532	; 0x214
 8001d66:	f107 0214 	add.w	r2, r7, #20
 8001d6a:	4608      	mov	r0, r1
 8001d6c:	4611      	mov	r1, r2
 8001d6e:	f8d7 2420 	ldr.w	r2, [r7, #1056]	; 0x420
 8001d72:	f7ff fd85 	bl	8001880 <write_read_modbus>
	
	int offset = 2;
 8001d76:	2302      	movs	r3, #2
 8001d78:	f8c7 3414 	str.w	r3, [r7, #1044]	; 0x414
	
	for (i = 0; i < nb; i++) {
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	f8c7 3424 	str.w	r3, [r7, #1060]	; 0x424
 8001d82:	e024      	b.n	8001dce <modbus_RR+0x14a>
            /* shift reg hi_byte to temp OR with lo_byte */
            src[i] = (rsp[offset + 1 + (i << 1)] << 8) |
 8001d84:	f8d7 3424 	ldr.w	r3, [r7, #1060]	; 0x424
 8001d88:	005b      	lsls	r3, r3, #1
 8001d8a:	1d3a      	adds	r2, r7, #4
 8001d8c:	6812      	ldr	r2, [r2, #0]
 8001d8e:	4413      	add	r3, r2
 8001d90:	f8d7 2414 	ldr.w	r2, [r7, #1044]	; 0x414
 8001d94:	1c51      	adds	r1, r2, #1
 8001d96:	f8d7 2424 	ldr.w	r2, [r7, #1060]	; 0x424
 8001d9a:	0052      	lsls	r2, r2, #1
 8001d9c:	440a      	add	r2, r1
 8001d9e:	f107 0114 	add.w	r1, r7, #20
 8001da2:	5c8a      	ldrb	r2, [r1, r2]
 8001da4:	0212      	lsls	r2, r2, #8
 8001da6:	b291      	uxth	r1, r2
                rsp[offset + 2 + (i << 1)];
 8001da8:	f8d7 2414 	ldr.w	r2, [r7, #1044]	; 0x414
 8001dac:	1c90      	adds	r0, r2, #2
 8001dae:	f8d7 2424 	ldr.w	r2, [r7, #1060]	; 0x424
 8001db2:	0052      	lsls	r2, r2, #1
 8001db4:	4402      	add	r2, r0
 8001db6:	f107 0014 	add.w	r0, r7, #20
 8001dba:	5c82      	ldrb	r2, [r0, r2]
	
	int offset = 2;
	
	for (i = 0; i < nb; i++) {
            /* shift reg hi_byte to temp OR with lo_byte */
            src[i] = (rsp[offset + 1 + (i << 1)] << 8) |
 8001dbc:	430a      	orrs	r2, r1
 8001dbe:	b292      	uxth	r2, r2
 8001dc0:	b292      	uxth	r2, r2
 8001dc2:	801a      	strh	r2, [r3, #0]
	/* write request  to modbus line */
	write_read_modbus( req, rsp,  req_length, nb*2 + 5); 
	
	int offset = 2;
	
	for (i = 0; i < nb; i++) {
 8001dc4:	f8d7 3424 	ldr.w	r3, [r7, #1060]	; 0x424
 8001dc8:	3301      	adds	r3, #1
 8001dca:	f8c7 3424 	str.w	r3, [r7, #1060]	; 0x424
 8001dce:	f107 0308 	add.w	r3, r7, #8
 8001dd2:	f8d7 2424 	ldr.w	r2, [r7, #1060]	; 0x424
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	429a      	cmp	r2, r3
 8001dda:	dbd3      	blt.n	8001d84 <modbus_RR+0x100>
            src[i] = (rsp[offset + 1 + (i << 1)] << 8) |
                rsp[offset + 2 + (i << 1)];
		
        }

	return 0;
 8001ddc:	bf00      	nop
}
 8001dde:	f507 6785 	add.w	r7, r7, #1064	; 0x428
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bd80      	pop	{r7, pc}
 8001de6:	bf00      	nop

08001de8 <motorHeartBeat_task>:
=====================================================================================
============    		TASKS SECTION			===================== 
=====================================================================================
====================================================================================*/
void motorHeartBeat_task(void * pvParameters)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b088      	sub	sp, #32
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
	/*! sets speed of motor */

	
	uint16_t tab_reg[10];
	
	vTaskSuspend(NULL); 
 8001df0:	2000      	movs	r0, #0
 8001df2:	f001 fa7b 	bl	80032ec <vTaskSuspend>
	
	while(1)
	{

		
		modbus_RR(0,10,tab_reg);
 8001df6:	f107 030c 	add.w	r3, r7, #12
 8001dfa:	2000      	movs	r0, #0
 8001dfc:	210a      	movs	r1, #10
 8001dfe:	461a      	mov	r2, r3
 8001e00:	f7ff ff40 	bl	8001c84 <modbus_RR>

		vTaskDelay(2000/portTICK_RATE_MS);
 8001e04:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001e08:	f001 fa48 	bl	800329c <vTaskDelay>

	}
 8001e0c:	e7f3      	b.n	8001df6 <motorHeartBeat_task+0xe>
 8001e0e:	bf00      	nop

08001e10 <motorControl_task>:


}

void motorControl_task(void * pvParameters)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b096      	sub	sp, #88	; 0x58
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
	uint16_t spd[5]; 
	

	

	src[0]=1; src[1]=1; src[2]=1; src[3]=1;
 8001e18:	2301      	movs	r3, #1
 8001e1a:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
 8001e1e:	2301      	movs	r3, #1
 8001e20:	f887 3051 	strb.w	r3, [r7, #81]	; 0x51
 8001e24:	2301      	movs	r3, #1
 8001e26:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
 8001e2a:	2301      	movs	r3, #1
 8001e2c:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
	
	spd[0]=1500;spd[1]=0;spd[2]=2250;spd[3]=10;spd[4]=10;
 8001e30:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8001e34:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8001e38:	2300      	movs	r3, #0
 8001e3a:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 8001e3e:	f640 03ca 	movw	r3, #2250	; 0x8ca
 8001e42:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8001e46:	230a      	movs	r3, #10
 8001e48:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8001e4c:	230a      	movs	r3, #10
 8001e4e:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
	
	// create usart semaphore 
	xSmphrUSART = xSemaphoreCreateBinary();	
 8001e52:	2001      	movs	r0, #1
 8001e54:	2100      	movs	r1, #0
 8001e56:	2203      	movs	r2, #3
 8001e58:	f002 f8d6 	bl	8004008 <xQueueGenericCreate>
 8001e5c:	4602      	mov	r2, r0
 8001e5e:	4b50      	ldr	r3, [pc, #320]	; (8001fa0 <motorControl_task+0x190>)
 8001e60:	601a      	str	r2, [r3, #0]
	
	portTickType xDelay = 500 / portTICK_RATE_MS;	
 8001e62:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001e66:	657b      	str	r3, [r7, #84]	; 0x54
	QueueTelegram telegramR, telegramS; 
	
	while (1)
	{
	
		if (xQueueReceive(QSpd_handle, (void *)&telegramR, portMAX_DELAY ) == pdPASS)
 8001e68:	4b4e      	ldr	r3, [pc, #312]	; (8001fa4 <motorControl_task+0x194>)
 8001e6a:	681a      	ldr	r2, [r3, #0]
 8001e6c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001e70:	4610      	mov	r0, r2
 8001e72:	4619      	mov	r1, r3
 8001e74:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001e78:	2300      	movs	r3, #0
 8001e7a:	f002 fa21 	bl	80042c0 <xQueueGenericReceive>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	2b01      	cmp	r3, #1
 8001e82:	f040 808b 	bne.w	8001f9c <motorControl_task+0x18c>
		{
			switch ( telegramR.Qcmd )
 8001e86:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001e8a:	2b05      	cmp	r3, #5
 8001e8c:	d879      	bhi.n	8001f82 <motorControl_task+0x172>
 8001e8e:	a201      	add	r2, pc, #4	; (adr r2, 8001e94 <motorControl_task+0x84>)
 8001e90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e94:	08001ead 	.word	0x08001ead
 8001e98:	08001eeb 	.word	0x08001eeb
 8001e9c:	08001f83 	.word	0x08001f83
 8001ea0:	08001f83 	.word	0x08001f83
 8001ea4:	08001f15 	.word	0x08001f15
 8001ea8:	08001f55 	.word	0x08001f55
			{
				case SETDATA:
					
					src[0] = 1;
 8001eac:	2301      	movs	r3, #1
 8001eae:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
					// write to modbus 
					modbus_WIB ( 0 , 3, src);
 8001eb2:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001eb6:	2000      	movs	r0, #0
 8001eb8:	2103      	movs	r1, #3
 8001eba:	461a      	mov	r2, r3
 8001ebc:	f7ff fd3e 	bl	800193c <modbus_WIB>
					modbus_WR(0, 5, telegramR.data);
 8001ec0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001ec4:	3308      	adds	r3, #8
 8001ec6:	2000      	movs	r0, #0
 8001ec8:	2105      	movs	r1, #5
 8001eca:	461a      	mov	r2, r3
 8001ecc:	f7ff fe2e 	bl	8001b2c <modbus_WR>
					
					// send response to CLI 
					telegramS.Qcmd = SUCCSESS;
 8001ed0:	2306      	movs	r3, #6
 8001ed2:	733b      	strb	r3, [r7, #12]
					xQueueSend(QSpd_handle, &telegramS, xDelay);
 8001ed4:	4b33      	ldr	r3, [pc, #204]	; (8001fa4 <motorControl_task+0x194>)
 8001ed6:	681a      	ldr	r2, [r3, #0]
 8001ed8:	f107 030c 	add.w	r3, r7, #12
 8001edc:	4610      	mov	r0, r2
 8001ede:	4619      	mov	r1, r3
 8001ee0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	f002 f8d2 	bl	800408c <xQueueGenericSend>

					break;
 8001ee8:	e058      	b.n	8001f9c <motorControl_task+0x18c>
				       	
				
				case GETDATA:
					modbus_RR(0, 10, telegramS.data);
 8001eea:	f107 030c 	add.w	r3, r7, #12
 8001eee:	3308      	adds	r3, #8
 8001ef0:	2000      	movs	r0, #0
 8001ef2:	210a      	movs	r1, #10
 8001ef4:	461a      	mov	r2, r3
 8001ef6:	f7ff fec5 	bl	8001c84 <modbus_RR>

					// send response to CLI 
					telegramS.Qcmd = SUCCSESS;
 8001efa:	2306      	movs	r3, #6
 8001efc:	733b      	strb	r3, [r7, #12]
					xQueueSend(QSpd_handle, &telegramS, xDelay);
 8001efe:	4b29      	ldr	r3, [pc, #164]	; (8001fa4 <motorControl_task+0x194>)
 8001f00:	681a      	ldr	r2, [r3, #0]
 8001f02:	f107 030c 	add.w	r3, r7, #12
 8001f06:	4610      	mov	r0, r2
 8001f08:	4619      	mov	r1, r3
 8001f0a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	f002 f8bd 	bl	800408c <xQueueGenericSend>

					break;
 8001f12:	e043      	b.n	8001f9c <motorControl_task+0x18c>

				
				case START: 
					
					// set motor speed to 10% 
					modbus_WIB( 0 , 3, src); 
 8001f14:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001f18:	2000      	movs	r0, #0
 8001f1a:	2103      	movs	r1, #3
 8001f1c:	461a      	mov	r2, r3
 8001f1e:	f7ff fd0d 	bl	800193c <modbus_WIB>
					modbus_WR( 0, 5, spd);
 8001f22:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001f26:	2000      	movs	r0, #0
 8001f28:	2105      	movs	r1, #5
 8001f2a:	461a      	mov	r2, r3
 8001f2c:	f7ff fdfe 	bl	8001b2c <modbus_WR>
					vTaskResume(motorHeartBeatHandle);
 8001f30:	4b1d      	ldr	r3, [pc, #116]	; (8001fa8 <motorControl_task+0x198>)
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	4618      	mov	r0, r3
 8001f36:	f001 fa53 	bl	80033e0 <vTaskResume>

					// send response to CLI 
					telegramS.Qcmd = SUCCSESS;
 8001f3a:	2306      	movs	r3, #6
 8001f3c:	733b      	strb	r3, [r7, #12]
					xQueueSend(QSpd_handle, &telegramS, xDelay);
 8001f3e:	4b19      	ldr	r3, [pc, #100]	; (8001fa4 <motorControl_task+0x194>)
 8001f40:	681a      	ldr	r2, [r3, #0]
 8001f42:	f107 030c 	add.w	r3, r7, #12
 8001f46:	4610      	mov	r0, r2
 8001f48:	4619      	mov	r1, r3
 8001f4a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	f002 f89d 	bl	800408c <xQueueGenericSend>

					break;
 8001f52:	e023      	b.n	8001f9c <motorControl_task+0x18c>
				
				case STOP:
					
					// send stop bits to motor 
					src[0]=0;
 8001f54:	2300      	movs	r3, #0
 8001f56:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
					modbus_WIB( 0 , 3, src); 
 8001f5a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001f5e:	2000      	movs	r0, #0
 8001f60:	2103      	movs	r1, #3
 8001f62:	461a      	mov	r2, r3
 8001f64:	f7ff fcea 	bl	800193c <modbus_WIB>


					// send response to CLI 
					telegramS.Qcmd = SUCCSESS;
 8001f68:	2306      	movs	r3, #6
 8001f6a:	733b      	strb	r3, [r7, #12]
					xQueueSend(QSpd_handle, &telegramS, xDelay);
 8001f6c:	4b0d      	ldr	r3, [pc, #52]	; (8001fa4 <motorControl_task+0x194>)
 8001f6e:	681a      	ldr	r2, [r3, #0]
 8001f70:	f107 030c 	add.w	r3, r7, #12
 8001f74:	4610      	mov	r0, r2
 8001f76:	4619      	mov	r1, r3
 8001f78:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	f002 f886 	bl	800408c <xQueueGenericSend>

					break; 
 8001f80:	e00c      	b.n	8001f9c <motorControl_task+0x18c>

				default:

					telegramS.Qcmd = ERROR_MODBUS;
 8001f82:	2307      	movs	r3, #7
 8001f84:	733b      	strb	r3, [r7, #12]
					xQueueSend(QSpd_handle, &telegramS, xDelay);
 8001f86:	4b07      	ldr	r3, [pc, #28]	; (8001fa4 <motorControl_task+0x194>)
 8001f88:	681a      	ldr	r2, [r3, #0]
 8001f8a:	f107 030c 	add.w	r3, r7, #12
 8001f8e:	4610      	mov	r0, r2
 8001f90:	4619      	mov	r1, r3
 8001f92:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001f94:	2300      	movs	r3, #0
 8001f96:	f002 f879 	bl	800408c <xQueueGenericSend>
					break;
 8001f9a:	bf00      	nop
			}
		}

		//modbus_RR(0, 10, tab_reg);		
	
	}
 8001f9c:	e764      	b.n	8001e68 <motorControl_task+0x58>
 8001f9e:	bf00      	nop
 8001fa0:	200141a8 	.word	0x200141a8
 8001fa4:	200131f8 	.word	0x200131f8
 8001fa8:	200139d0 	.word	0x200139d0

08001fac <handleVariable_set>:
				int xParamLength,
				xQueueHandle Qhandle,
				uint8_t * Value,
				int xValueLength,
				int socket )
{
 8001fac:	b084      	sub	sp, #16
 8001fae:	b5b0      	push	{r4, r5, r7, lr}
 8001fb0:	b084      	sub	sp, #16
 8001fb2:	af00      	add	r7, sp, #0
 8001fb4:	f107 0c20 	add.w	ip, r7, #32
 8001fb8:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

	//================================================================================//
	//		CASE PARAMETER speed [value]
	//================================================================================//

	if ( !strncmp ( Param, "speed", 5))
 8001fbc:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8001fbe:	499b      	ldr	r1, [pc, #620]	; (800222c <handleVariable_set+0x280>)
 8001fc0:	2205      	movs	r2, #5
 8001fc2:	f005 ff47 	bl	8007e54 <strncmp>
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	f040 8089 	bne.w	80020e0 <handleVariable_set+0x134>
	{	
	
	
		
		// now convert parameter to proper value and check if it is in range 
        	Value[xValueLength-2] = '\0'; 	
 8001fce:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001fd0:	3b02      	subs	r3, #2
 8001fd2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8001fd4:	4413      	add	r3, r2
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	701a      	strb	r2, [r3, #0]
		uint16_t s1 = atoi ( Value ); 
 8001fda:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8001fdc:	f005 fe02 	bl	8007be4 <atoi>
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	81fb      	strh	r3, [r7, #14]
		// if speed is in range
		if(s1 < 10 ||  s1 > 100 )
 8001fe4:	89fb      	ldrh	r3, [r7, #14]
 8001fe6:	2b09      	cmp	r3, #9
 8001fe8:	d902      	bls.n	8001ff0 <handleVariable_set+0x44>
 8001fea:	89fb      	ldrh	r3, [r7, #14]
 8001fec:	2b64      	cmp	r3, #100	; 0x64
 8001fee:	d907      	bls.n	8002000 <handleVariable_set+0x54>
		{
			// send error via TCP
			sprintf(pcWriteBuffer, "Error: speed is out of range [1,100]p : %d\n\n\0", s1);
 8001ff0:	89fb      	ldrh	r3, [r7, #14]
 8001ff2:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8001ff4:	498e      	ldr	r1, [pc, #568]	; (8002230 <handleVariable_set+0x284>)
 8001ff6:	461a      	mov	r2, r3
 8001ff8:	f000 fe12 	bl	8002c20 <sprintf>
		//	pcWriteBuffer[11+ 3] = "\0"; 
			
			////send( socket_0, buf, 11+3, 0);

	       		return pdFALSE; 	
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	e187      	b.n	8002310 <handleVariable_set+0x364>
		}	
	
		// convert to correct value ( * 100 ) 
		s1 *= 100; 
 8002000:	89fb      	ldrh	r3, [r7, #14]
 8002002:	461a      	mov	r2, r3
 8002004:	0092      	lsls	r2, r2, #2
 8002006:	4413      	add	r3, r2
 8002008:	461a      	mov	r2, r3
 800200a:	0091      	lsls	r1, r2, #2
 800200c:	461a      	mov	r2, r3
 800200e:	460b      	mov	r3, r1
 8002010:	4413      	add	r3, r2
 8002012:	009b      	lsls	r3, r3, #2
 8002014:	81fb      	strh	r3, [r7, #14]
		
		
		// setup telegram 
		
		telegram.data[0] = s1;
 8002016:	89fb      	ldrh	r3, [r7, #14]
 8002018:	853b      	strh	r3, [r7, #40]	; 0x28
		telegram.data[1] = 0;	
 800201a:	2300      	movs	r3, #0
 800201c:	857b      	strh	r3, [r7, #42]	; 0x2a
		telegram.data[2] = 2250;
 800201e:	f640 03ca 	movw	r3, #2250	; 0x8ca
 8002022:	85bb      	strh	r3, [r7, #44]	; 0x2c
		telegram.data[3] = 10;	
 8002024:	230a      	movs	r3, #10
 8002026:	85fb      	strh	r3, [r7, #46]	; 0x2e
		telegram.data[4] = 10;	
 8002028:	230a      	movs	r3, #10
 800202a:	863b      	strh	r3, [r7, #48]	; 0x30
		telegram.size = 5;
 800202c:	2305      	movs	r3, #5
 800202e:	627b      	str	r3, [r7, #36]	; 0x24
		telegram.Qcmd = SETDATA;
 8002030:	2300      	movs	r3, #0
 8002032:	f887 3020 	strb.w	r3, [r7, #32]
		
	
		// send value to setSpeed_task via Queue 
		if ( xQueueSend ( QSpd_handle, (void *)&telegram, xDelay ) == pdPASS )
 8002036:	4b7f      	ldr	r3, [pc, #508]	; (8002234 <handleVariable_set+0x288>)
 8002038:	681a      	ldr	r2, [r3, #0]
 800203a:	4b7f      	ldr	r3, [pc, #508]	; (8002238 <handleVariable_set+0x28c>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	4610      	mov	r0, r2
 8002040:	f107 0120 	add.w	r1, r7, #32
 8002044:	461a      	mov	r2, r3
 8002046:	2300      	movs	r3, #0
 8002048:	f002 f820 	bl	800408c <xQueueGenericSend>
 800204c:	4603      	mov	r3, r0
 800204e:	2b01      	cmp	r3, #1
 8002050:	d133      	bne.n	80020ba <handleVariable_set+0x10e>
		{	
					
			if (  xQueueReceive ( QSpd_handle, &telegram, xDelay)== pdPASS)
 8002052:	4b78      	ldr	r3, [pc, #480]	; (8002234 <handleVariable_set+0x288>)
 8002054:	681a      	ldr	r2, [r3, #0]
 8002056:	4b78      	ldr	r3, [pc, #480]	; (8002238 <handleVariable_set+0x28c>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	4610      	mov	r0, r2
 800205c:	f107 0120 	add.w	r1, r7, #32
 8002060:	461a      	mov	r2, r3
 8002062:	2300      	movs	r3, #0
 8002064:	f002 f92c 	bl	80042c0 <xQueueGenericReceive>
 8002068:	4603      	mov	r3, r0
 800206a:	2b01      	cmp	r3, #1
 800206c:	d114      	bne.n	8002098 <handleVariable_set+0xec>
			{
				if ( telegram.Qcmd = SUCCSESS) 
 800206e:	2306      	movs	r3, #6
 8002070:	f887 3020 	strb.w	r3, [r7, #32]
				{	
					sprintf(pcWriteBuffer, "Speed succsesfully set.\n\n");
 8002074:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002076:	4b71      	ldr	r3, [pc, #452]	; (800223c <handleVariable_set+0x290>)
 8002078:	4615      	mov	r5, r2
 800207a:	461c      	mov	r4, r3
 800207c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800207e:	6028      	str	r0, [r5, #0]
 8002080:	6069      	str	r1, [r5, #4]
 8002082:	60aa      	str	r2, [r5, #8]
 8002084:	60eb      	str	r3, [r5, #12]
 8002086:	cc03      	ldmia	r4!, {r0, r1}
 8002088:	6128      	str	r0, [r5, #16]
 800208a:	6169      	str	r1, [r5, #20]
 800208c:	8823      	ldrh	r3, [r4, #0]
 800208e:	832b      	strh	r3, [r5, #24]
					xWriteBufferLen = 25; 	
 8002090:	2319      	movs	r3, #25
 8002092:	60bb      	str	r3, [r7, #8]
				//	//send( socket, buf, len, 0);


					return pdPASS;
 8002094:	2301      	movs	r3, #1
 8002096:	e13b      	b.n	8002310 <handleVariable_set+0x364>
			else
			{
					// send to Queue was unsuccsessful
				// send error via TCP 
		
				sprintf(pcWriteBuffer, "Error recieving response!\n\n");
 8002098:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800209a:	4b69      	ldr	r3, [pc, #420]	; (8002240 <handleVariable_set+0x294>)
 800209c:	4615      	mov	r5, r2
 800209e:	461c      	mov	r4, r3
 80020a0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80020a2:	6028      	str	r0, [r5, #0]
 80020a4:	6069      	str	r1, [r5, #4]
 80020a6:	60aa      	str	r2, [r5, #8]
 80020a8:	60eb      	str	r3, [r5, #12]
 80020aa:	cc07      	ldmia	r4!, {r0, r1, r2}
 80020ac:	6128      	str	r0, [r5, #16]
 80020ae:	6169      	str	r1, [r5, #20]
 80020b0:	61aa      	str	r2, [r5, #24]
	 			xWriteBufferLen = 27; 	
 80020b2:	231b      	movs	r3, #27
 80020b4:	60bb      	str	r3, [r7, #8]
				//send( socket_0, buf, len, 0);

				return pdFALSE; 	
 80020b6:	2300      	movs	r3, #0
 80020b8:	e12a      	b.n	8002310 <handleVariable_set+0x364>
		else
		{
			// send to Queue was unsuccsessful
			// send error via TCP 
		
			sprintf(pcWriteBuffer, "Error sending Queue!\n\n");
 80020ba:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80020bc:	4b61      	ldr	r3, [pc, #388]	; (8002244 <handleVariable_set+0x298>)
 80020be:	4614      	mov	r4, r2
 80020c0:	461d      	mov	r5, r3
 80020c2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80020c4:	6020      	str	r0, [r4, #0]
 80020c6:	6061      	str	r1, [r4, #4]
 80020c8:	60a2      	str	r2, [r4, #8]
 80020ca:	60e3      	str	r3, [r4, #12]
 80020cc:	6828      	ldr	r0, [r5, #0]
 80020ce:	6120      	str	r0, [r4, #16]
 80020d0:	88aa      	ldrh	r2, [r5, #4]
 80020d2:	79ab      	ldrb	r3, [r5, #6]
 80020d4:	82a2      	strh	r2, [r4, #20]
 80020d6:	75a3      	strb	r3, [r4, #22]
	 		xWriteBufferLen = 22; 	
 80020d8:	2316      	movs	r3, #22
 80020da:	60bb      	str	r3, [r7, #8]
			//send( socket, buf, len, 0);

			return pdFALSE; 	
 80020dc:	2300      	movs	r3, #0
 80020de:	e117      	b.n	8002310 <handleVariable_set+0x364>
	
	//================================================================================//
	//		CASE PARAMETER upramp [value]
	//================================================================================//

	if ( !strncmp ( Param, "upramp", 6))
 80020e0:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80020e2:	4959      	ldr	r1, [pc, #356]	; (8002248 <handleVariable_set+0x29c>)
 80020e4:	2206      	movs	r2, #6
 80020e6:	f005 feb5 	bl	8007e54 <strncmp>
 80020ea:	4603      	mov	r3, r0
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d170      	bne.n	80021d2 <handleVariable_set+0x226>
	{	
	
	
		
		// now convert parameter to proper value and check if it is in range 
        	Value[xValueLength-2] = '\0'; 	
 80020f0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80020f2:	3b02      	subs	r3, #2
 80020f4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80020f6:	4413      	add	r3, r2
 80020f8:	2200      	movs	r2, #0
 80020fa:	701a      	strb	r2, [r3, #0]
		uint16_t s1 = atoi ( Value ); 
 80020fc:	6d38      	ldr	r0, [r7, #80]	; 0x50
 80020fe:	f005 fd71 	bl	8007be4 <atoi>
 8002102:	4603      	mov	r3, r0
 8002104:	80fb      	strh	r3, [r7, #6]
		// if speed is in range
		if(s1 < 10 ||  s1 > 100 )
 8002106:	88fb      	ldrh	r3, [r7, #6]
 8002108:	2b09      	cmp	r3, #9
 800210a:	d902      	bls.n	8002112 <handleVariable_set+0x166>
 800210c:	88fb      	ldrh	r3, [r7, #6]
 800210e:	2b64      	cmp	r3, #100	; 0x64
 8002110:	d909      	bls.n	8002126 <handleVariable_set+0x17a>
		{
			// send error via TCP
			//
			xWriteBufferLen = 100; 
 8002112:	2364      	movs	r3, #100	; 0x64
 8002114:	60bb      	str	r3, [r7, #8]
		//	uint8_t buf [len]; //= "Error: speed is out of range!\n\n");
			sprintf(pcWriteBuffer, "Error: speed is out of range [1,100]p : %d\n\n\0", s1);
 8002116:	88fb      	ldrh	r3, [r7, #6]
 8002118:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800211a:	4945      	ldr	r1, [pc, #276]	; (8002230 <handleVariable_set+0x284>)
 800211c:	461a      	mov	r2, r3
 800211e:	f000 fd7f 	bl	8002c20 <sprintf>
			//send( socket_0, buf, len, 0);

	       		return pdFALSE; 	
 8002122:	2300      	movs	r3, #0
 8002124:	e0f4      	b.n	8002310 <handleVariable_set+0x364>
		}	
	
		// convert to correct value ( * 100 ) 
		s1 *= 100; 
 8002126:	88fb      	ldrh	r3, [r7, #6]
 8002128:	461a      	mov	r2, r3
 800212a:	0092      	lsls	r2, r2, #2
 800212c:	4413      	add	r3, r2
 800212e:	461a      	mov	r2, r3
 8002130:	0091      	lsls	r1, r2, #2
 8002132:	461a      	mov	r2, r3
 8002134:	460b      	mov	r3, r1
 8002136:	4413      	add	r3, r2
 8002138:	009b      	lsls	r3, r3, #2
 800213a:	80fb      	strh	r3, [r7, #6]
		
		
		// setup telegram 
		
		telegram.data[0] = s1; 
 800213c:	88fb      	ldrh	r3, [r7, #6]
 800213e:	853b      	strh	r3, [r7, #40]	; 0x28
		telegram.size = 1; 
 8002140:	2301      	movs	r3, #1
 8002142:	627b      	str	r3, [r7, #36]	; 0x24
		telegram.Qcmd = SETDATA;
 8002144:	2300      	movs	r3, #0
 8002146:	f887 3020 	strb.w	r3, [r7, #32]
		
	
		// send value to setSpeed_task via Queue 
		if ( xQueueSend ( QSpd_handle, (void *)&telegram, xDelay ) == pdPASS )
 800214a:	4b3a      	ldr	r3, [pc, #232]	; (8002234 <handleVariable_set+0x288>)
 800214c:	681a      	ldr	r2, [r3, #0]
 800214e:	4b3a      	ldr	r3, [pc, #232]	; (8002238 <handleVariable_set+0x28c>)
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	4610      	mov	r0, r2
 8002154:	f107 0120 	add.w	r1, r7, #32
 8002158:	461a      	mov	r2, r3
 800215a:	2300      	movs	r3, #0
 800215c:	f001 ff96 	bl	800408c <xQueueGenericSend>
 8002160:	4603      	mov	r3, r0
 8002162:	2b01      	cmp	r3, #1
 8002164:	d122      	bne.n	80021ac <handleVariable_set+0x200>
		{	
					
			if (  xQueueReceive ( QSpd_handle, &telegram, xDelay))
 8002166:	4b33      	ldr	r3, [pc, #204]	; (8002234 <handleVariable_set+0x288>)
 8002168:	681a      	ldr	r2, [r3, #0]
 800216a:	4b33      	ldr	r3, [pc, #204]	; (8002238 <handleVariable_set+0x28c>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	4610      	mov	r0, r2
 8002170:	f107 0120 	add.w	r1, r7, #32
 8002174:	461a      	mov	r2, r3
 8002176:	2300      	movs	r3, #0
 8002178:	f002 f8a2 	bl	80042c0 <xQueueGenericReceive>
 800217c:	4603      	mov	r3, r0
 800217e:	2b00      	cmp	r3, #0
 8002180:	d027      	beq.n	80021d2 <handleVariable_set+0x226>
			{
				if ( telegram.Qcmd = SUCCSESS) 
 8002182:	2306      	movs	r3, #6
 8002184:	f887 3020 	strb.w	r3, [r7, #32]
				{	
					sprintf(pcWriteBuffer, "Speed succsesfully set.\n\n");
 8002188:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800218a:	4b2c      	ldr	r3, [pc, #176]	; (800223c <handleVariable_set+0x290>)
 800218c:	4615      	mov	r5, r2
 800218e:	461c      	mov	r4, r3
 8002190:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002192:	6028      	str	r0, [r5, #0]
 8002194:	6069      	str	r1, [r5, #4]
 8002196:	60aa      	str	r2, [r5, #8]
 8002198:	60eb      	str	r3, [r5, #12]
 800219a:	cc03      	ldmia	r4!, {r0, r1}
 800219c:	6128      	str	r0, [r5, #16]
 800219e:	6169      	str	r1, [r5, #20]
 80021a0:	8823      	ldrh	r3, [r4, #0]
 80021a2:	832b      	strh	r3, [r5, #24]
					xWriteBufferLen = 25; 	
 80021a4:	2319      	movs	r3, #25
 80021a6:	60bb      	str	r3, [r7, #8]
					//send( socket, buf, len, 0);


					return pdPASS;
 80021a8:	2301      	movs	r3, #1
 80021aa:	e0b1      	b.n	8002310 <handleVariable_set+0x364>
		else
		{
			// send to Queue was unsuccsessful
			// send error via TCP 
		
			sprintf(pcWriteBuffer, "Error sending Queue!\n\n");
 80021ac:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80021ae:	4b25      	ldr	r3, [pc, #148]	; (8002244 <handleVariable_set+0x298>)
 80021b0:	4614      	mov	r4, r2
 80021b2:	461d      	mov	r5, r3
 80021b4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80021b6:	6020      	str	r0, [r4, #0]
 80021b8:	6061      	str	r1, [r4, #4]
 80021ba:	60a2      	str	r2, [r4, #8]
 80021bc:	60e3      	str	r3, [r4, #12]
 80021be:	6828      	ldr	r0, [r5, #0]
 80021c0:	6120      	str	r0, [r4, #16]
 80021c2:	88aa      	ldrh	r2, [r5, #4]
 80021c4:	79ab      	ldrb	r3, [r5, #6]
 80021c6:	82a2      	strh	r2, [r4, #20]
 80021c8:	75a3      	strb	r3, [r4, #22]
	 		xWriteBufferLen = 22; 	
 80021ca:	2316      	movs	r3, #22
 80021cc:	60bb      	str	r3, [r7, #8]
			//send( socket, buf, len, 0);

			return pdFALSE; 	
 80021ce:	2300      	movs	r3, #0
 80021d0:	e09e      	b.n	8002310 <handleVariable_set+0x364>

	//================================================================================//
	//		CASE PARAMETER downramp [value]
	//================================================================================//

	if ( !strncmp ( Param, "downramp", 8))
 80021d2:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80021d4:	491d      	ldr	r1, [pc, #116]	; (800224c <handleVariable_set+0x2a0>)
 80021d6:	2208      	movs	r2, #8
 80021d8:	f005 fe3c 	bl	8007e54 <strncmp>
 80021dc:	4603      	mov	r3, r0
 80021de:	2b00      	cmp	r3, #0
 80021e0:	f040 8090 	bne.w	8002304 <handleVariable_set+0x358>
	{	
	
	
		
		// now convert parameter to proper value and check if it is in range 
        	Value[xValueLength-2] = '\0'; 	
 80021e4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80021e6:	3b02      	subs	r3, #2
 80021e8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80021ea:	4413      	add	r3, r2
 80021ec:	2200      	movs	r2, #0
 80021ee:	701a      	strb	r2, [r3, #0]
		uint16_t s1 = atoi ( Value ); 
 80021f0:	6d38      	ldr	r0, [r7, #80]	; 0x50
 80021f2:	f005 fcf7 	bl	8007be4 <atoi>
 80021f6:	4603      	mov	r3, r0
 80021f8:	80bb      	strh	r3, [r7, #4]
		// if speed is in range
		if(s1 < 10 ||  s1 > 100 )
 80021fa:	88bb      	ldrh	r3, [r7, #4]
 80021fc:	2b09      	cmp	r3, #9
 80021fe:	d902      	bls.n	8002206 <handleVariable_set+0x25a>
 8002200:	88bb      	ldrh	r3, [r7, #4]
 8002202:	2b64      	cmp	r3, #100	; 0x64
 8002204:	d928      	bls.n	8002258 <handleVariable_set+0x2ac>
		{
			// send error via TCP
			//
			xWriteBufferLen = strlen ( Value ) + 11 ; 
 8002206:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8002208:	f005 fdf4 	bl	8007df4 <strlen>
 800220c:	4603      	mov	r3, r0
 800220e:	330b      	adds	r3, #11
 8002210:	60bb      	str	r3, [r7, #8]
			//uint8_t buf [len]; //= "Error: speed is out of range!\n\n");
			sprintf(pcWriteBuffer, "Errror : %d\n\n", s1);
 8002212:	88bb      	ldrh	r3, [r7, #4]
 8002214:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8002216:	490e      	ldr	r1, [pc, #56]	; (8002250 <handleVariable_set+0x2a4>)
 8002218:	461a      	mov	r2, r3
 800221a:	f000 fd01 	bl	8002c20 <sprintf>
			pcWriteBuffer[11+ 3] = "\0"; 
 800221e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002220:	330e      	adds	r3, #14
 8002222:	4a0c      	ldr	r2, [pc, #48]	; (8002254 <handleVariable_set+0x2a8>)
 8002224:	b2d2      	uxtb	r2, r2
 8002226:	701a      	strb	r2, [r3, #0]
			//send( socket_0, buf, len, 0);

	       		return pdFALSE; 	
 8002228:	2300      	movs	r3, #0
 800222a:	e071      	b.n	8002310 <handleVariable_set+0x364>
 800222c:	080081f8 	.word	0x080081f8
 8002230:	08008200 	.word	0x08008200
 8002234:	200131f8 	.word	0x200131f8
 8002238:	20000000 	.word	0x20000000
 800223c:	08008230 	.word	0x08008230
 8002240:	0800824c 	.word	0x0800824c
 8002244:	08008268 	.word	0x08008268
 8002248:	08008280 	.word	0x08008280
 800224c:	08008288 	.word	0x08008288
 8002250:	08008294 	.word	0x08008294
 8002254:	080082a4 	.word	0x080082a4
		}	
	
		// convert to correct value ( * 100 ) 
		s1 *= 100; 
 8002258:	88bb      	ldrh	r3, [r7, #4]
 800225a:	461a      	mov	r2, r3
 800225c:	0092      	lsls	r2, r2, #2
 800225e:	4413      	add	r3, r2
 8002260:	461a      	mov	r2, r3
 8002262:	0091      	lsls	r1, r2, #2
 8002264:	461a      	mov	r2, r3
 8002266:	460b      	mov	r3, r1
 8002268:	4413      	add	r3, r2
 800226a:	009b      	lsls	r3, r3, #2
 800226c:	80bb      	strh	r3, [r7, #4]
		
		
		// setup telegram 
		
		telegram.data[0] = s1; 
 800226e:	88bb      	ldrh	r3, [r7, #4]
 8002270:	853b      	strh	r3, [r7, #40]	; 0x28
		telegram.size = 1; 
 8002272:	2301      	movs	r3, #1
 8002274:	627b      	str	r3, [r7, #36]	; 0x24
		telegram.Qcmd = SETDATA;
 8002276:	2300      	movs	r3, #0
 8002278:	f887 3020 	strb.w	r3, [r7, #32]
		
	
		// send value to setSpeed_task via Queue 
		if ( xQueueSend ( QSpd_handle, (void *)&telegram, xDelay ) == pdPASS )
 800227c:	4b28      	ldr	r3, [pc, #160]	; (8002320 <handleVariable_set+0x374>)
 800227e:	681a      	ldr	r2, [r3, #0]
 8002280:	4b28      	ldr	r3, [pc, #160]	; (8002324 <handleVariable_set+0x378>)
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	4610      	mov	r0, r2
 8002286:	f107 0120 	add.w	r1, r7, #32
 800228a:	461a      	mov	r2, r3
 800228c:	2300      	movs	r3, #0
 800228e:	f001 fefd 	bl	800408c <xQueueGenericSend>
 8002292:	4603      	mov	r3, r0
 8002294:	2b01      	cmp	r3, #1
 8002296:	d122      	bne.n	80022de <handleVariable_set+0x332>
		{	
					
			if (  xQueueReceive ( QSpd_handle, &telegram, xDelay))
 8002298:	4b21      	ldr	r3, [pc, #132]	; (8002320 <handleVariable_set+0x374>)
 800229a:	681a      	ldr	r2, [r3, #0]
 800229c:	4b21      	ldr	r3, [pc, #132]	; (8002324 <handleVariable_set+0x378>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	4610      	mov	r0, r2
 80022a2:	f107 0120 	add.w	r1, r7, #32
 80022a6:	461a      	mov	r2, r3
 80022a8:	2300      	movs	r3, #0
 80022aa:	f002 f809 	bl	80042c0 <xQueueGenericReceive>
 80022ae:	4603      	mov	r3, r0
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d027      	beq.n	8002304 <handleVariable_set+0x358>
			{
				if ( telegram.Qcmd = SUCCSESS) 
 80022b4:	2306      	movs	r3, #6
 80022b6:	f887 3020 	strb.w	r3, [r7, #32]
				{	
					sprintf(pcWriteBuffer, "Speed succsesfully set.\n\n");
 80022ba:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80022bc:	4b1a      	ldr	r3, [pc, #104]	; (8002328 <handleVariable_set+0x37c>)
 80022be:	4615      	mov	r5, r2
 80022c0:	461c      	mov	r4, r3
 80022c2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80022c4:	6028      	str	r0, [r5, #0]
 80022c6:	6069      	str	r1, [r5, #4]
 80022c8:	60aa      	str	r2, [r5, #8]
 80022ca:	60eb      	str	r3, [r5, #12]
 80022cc:	cc03      	ldmia	r4!, {r0, r1}
 80022ce:	6128      	str	r0, [r5, #16]
 80022d0:	6169      	str	r1, [r5, #20]
 80022d2:	8823      	ldrh	r3, [r4, #0]
 80022d4:	832b      	strh	r3, [r5, #24]
					xWriteBufferLen = 25; 	
 80022d6:	2319      	movs	r3, #25
 80022d8:	60bb      	str	r3, [r7, #8]
					//send( socket, buf, len, 0);


					return pdPASS;
 80022da:	2301      	movs	r3, #1
 80022dc:	e018      	b.n	8002310 <handleVariable_set+0x364>
		else
		{
			// send to Queue was unsuccsessful
			// send error via TCP 
		
			sprintf(pcWriteBuffer, "Error sending Queue!\n\n");
 80022de:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80022e0:	4b12      	ldr	r3, [pc, #72]	; (800232c <handleVariable_set+0x380>)
 80022e2:	4614      	mov	r4, r2
 80022e4:	461d      	mov	r5, r3
 80022e6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80022e8:	6020      	str	r0, [r4, #0]
 80022ea:	6061      	str	r1, [r4, #4]
 80022ec:	60a2      	str	r2, [r4, #8]
 80022ee:	60e3      	str	r3, [r4, #12]
 80022f0:	6828      	ldr	r0, [r5, #0]
 80022f2:	6120      	str	r0, [r4, #16]
 80022f4:	88aa      	ldrh	r2, [r5, #4]
 80022f6:	79ab      	ldrb	r3, [r5, #6]
 80022f8:	82a2      	strh	r2, [r4, #20]
 80022fa:	75a3      	strb	r3, [r4, #22]
	 		xWriteBufferLen = 22; 	
 80022fc:	2316      	movs	r3, #22
 80022fe:	60bb      	str	r3, [r7, #8]
			//send( socket, buf, len, 0);

			return pdFALSE; 	
 8002300:	2300      	movs	r3, #0
 8002302:	e005      	b.n	8002310 <handleVariable_set+0x364>
		}
	}

	strcpy(pcWriteBuffer, xMotorCommand.pcHelpString);
 8002304:	4b0a      	ldr	r3, [pc, #40]	; (8002330 <handleVariable_set+0x384>)
 8002306:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8002308:	4619      	mov	r1, r3
 800230a:	f005 fd15 	bl	8007d38 <strcpy>

			return 0; 
 800230e:	2300      	movs	r3, #0

}
 8002310:	4618      	mov	r0, r3
 8002312:	3710      	adds	r7, #16
 8002314:	46bd      	mov	sp, r7
 8002316:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 800231a:	b004      	add	sp, #16
 800231c:	4770      	bx	lr
 800231e:	bf00      	nop
 8002320:	200131f8 	.word	0x200131f8
 8002324:	20000000 	.word	0x20000000
 8002328:	08008230 	.word	0x08008230
 800232c:	08008268 	.word	0x08008268
 8002330:	080081ac 	.word	0x080081ac

08002334 <handleVariable_get>:
				size_t xWriteBufferLen,
				uint8_t * Param, 
				int xParamLength,
				xQueueHandle Qhandle,
				int socket )
{
 8002334:	b084      	sub	sp, #16
 8002336:	b5b0      	push	{r4, r5, r7, lr}
 8002338:	b082      	sub	sp, #8
 800233a:	af00      	add	r7, sp, #0
 800233c:	f107 0c18 	add.w	ip, r7, #24
 8002340:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

	//================================================================================//
	//		CASE PARAMETER speed [value]
	//================================================================================//

	if ( !strncmp ( Param, "speed", 5))
 8002344:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8002346:	4982      	ldr	r1, [pc, #520]	; (8002550 <handleVariable_get+0x21c>)
 8002348:	2205      	movs	r2, #5
 800234a:	f005 fd83 	bl	8007e54 <strncmp>
 800234e:	4603      	mov	r3, r0
 8002350:	2b00      	cmp	r3, #0
 8002352:	d15a      	bne.n	800240a <handleVariable_get+0xd6>
	{	
	
		telegram.Qcmd = GETDATA; 
 8002354:	2301      	movs	r3, #1
 8002356:	763b      	strb	r3, [r7, #24]
		
	
		// send value to setSpeed_task via Queue 
		if ( xQueueSend ( QSpd_handle, (void *)&telegram, xDelay ) == pdPASS )
 8002358:	4b7e      	ldr	r3, [pc, #504]	; (8002554 <handleVariable_get+0x220>)
 800235a:	681a      	ldr	r2, [r3, #0]
 800235c:	4b7e      	ldr	r3, [pc, #504]	; (8002558 <handleVariable_get+0x224>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	4610      	mov	r0, r2
 8002362:	f107 0118 	add.w	r1, r7, #24
 8002366:	461a      	mov	r2, r3
 8002368:	2300      	movs	r3, #0
 800236a:	f001 fe8f 	bl	800408c <xQueueGenericSend>
 800236e:	4603      	mov	r3, r0
 8002370:	2b01      	cmp	r3, #1
 8002372:	d137      	bne.n	80023e4 <handleVariable_get+0xb0>
		{	
					
			if (  xQueueReceive ( QSpd_handle, &telegram, xDelay)== pdPASS)
 8002374:	4b77      	ldr	r3, [pc, #476]	; (8002554 <handleVariable_get+0x220>)
 8002376:	681a      	ldr	r2, [r3, #0]
 8002378:	4b77      	ldr	r3, [pc, #476]	; (8002558 <handleVariable_get+0x224>)
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	4610      	mov	r0, r2
 800237e:	f107 0118 	add.w	r1, r7, #24
 8002382:	461a      	mov	r2, r3
 8002384:	2300      	movs	r3, #0
 8002386:	f001 ff9b 	bl	80042c0 <xQueueGenericReceive>
 800238a:	4603      	mov	r3, r0
 800238c:	2b01      	cmp	r3, #1
 800238e:	d118      	bne.n	80023c2 <handleVariable_get+0x8e>
			{
				if ( telegram.Qcmd = SUCCSESS) 
 8002390:	2306      	movs	r3, #6
 8002392:	763b      	strb	r3, [r7, #24]
				{	
					sprintf(pcWriteBuffer, "Speed is  %2d.%2dp \n\n\0", 
					telegram.data[3]/100,
 8002394:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
					
			if (  xQueueReceive ( QSpd_handle, &telegram, xDelay)== pdPASS)
			{
				if ( telegram.Qcmd = SUCCSESS) 
				{	
					sprintf(pcWriteBuffer, "Speed is  %2d.%2dp \n\n\0", 
 8002396:	4b71      	ldr	r3, [pc, #452]	; (800255c <handleVariable_get+0x228>)
 8002398:	fba3 0302 	umull	r0, r3, r3, r2
 800239c:	095b      	lsrs	r3, r3, #5
 800239e:	b29b      	uxth	r3, r3
 80023a0:	461a      	mov	r2, r3
					telegram.data[3]/100,
					telegram.data[3] % 100);
 80023a2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
					
			if (  xQueueReceive ( QSpd_handle, &telegram, xDelay)== pdPASS)
			{
				if ( telegram.Qcmd = SUCCSESS) 
				{	
					sprintf(pcWriteBuffer, "Speed is  %2d.%2dp \n\n\0", 
 80023a4:	496d      	ldr	r1, [pc, #436]	; (800255c <handleVariable_get+0x228>)
 80023a6:	fba1 c103 	umull	ip, r1, r1, r3
 80023aa:	0949      	lsrs	r1, r1, #5
 80023ac:	2064      	movs	r0, #100	; 0x64
 80023ae:	fb00 f101 	mul.w	r1, r0, r1
 80023b2:	1a5b      	subs	r3, r3, r1
 80023b4:	b29b      	uxth	r3, r3
 80023b6:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80023b8:	4969      	ldr	r1, [pc, #420]	; (8002560 <handleVariable_get+0x22c>)
 80023ba:	f000 fc31 	bl	8002c20 <sprintf>
					telegram.data[3] % 100);
				
					//send( socket, buf, len, 0);


					return pdPASS;
 80023be:	2301      	movs	r3, #1
 80023c0:	e0bf      	b.n	8002542 <handleVariable_get+0x20e>
			else
			{
					// send to Queue was unsuccsessful
				// send error via TCP 
		
				sprintf(pcWriteBuffer, "Error recieving response!\n\n");
 80023c2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80023c4:	4b67      	ldr	r3, [pc, #412]	; (8002564 <handleVariable_get+0x230>)
 80023c6:	4615      	mov	r5, r2
 80023c8:	461c      	mov	r4, r3
 80023ca:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80023cc:	6028      	str	r0, [r5, #0]
 80023ce:	6069      	str	r1, [r5, #4]
 80023d0:	60aa      	str	r2, [r5, #8]
 80023d2:	60eb      	str	r3, [r5, #12]
 80023d4:	cc07      	ldmia	r4!, {r0, r1, r2}
 80023d6:	6128      	str	r0, [r5, #16]
 80023d8:	6169      	str	r1, [r5, #20]
 80023da:	61aa      	str	r2, [r5, #24]
	 			xWriteBufferLen = 27; 	
 80023dc:	231b      	movs	r3, #27
 80023de:	607b      	str	r3, [r7, #4]
				//send( socket_0, buf, len, 0);

				return pdFALSE; 	
 80023e0:	2300      	movs	r3, #0
 80023e2:	e0ae      	b.n	8002542 <handleVariable_get+0x20e>
		else
		{
			// send to Queue was unsuccsessful
			// send error via TCP 
		
			sprintf(pcWriteBuffer, "Error sending Queue!\n\n");
 80023e4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80023e6:	4b60      	ldr	r3, [pc, #384]	; (8002568 <handleVariable_get+0x234>)
 80023e8:	4614      	mov	r4, r2
 80023ea:	461d      	mov	r5, r3
 80023ec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80023ee:	6020      	str	r0, [r4, #0]
 80023f0:	6061      	str	r1, [r4, #4]
 80023f2:	60a2      	str	r2, [r4, #8]
 80023f4:	60e3      	str	r3, [r4, #12]
 80023f6:	6828      	ldr	r0, [r5, #0]
 80023f8:	6120      	str	r0, [r4, #16]
 80023fa:	88aa      	ldrh	r2, [r5, #4]
 80023fc:	79ab      	ldrb	r3, [r5, #6]
 80023fe:	82a2      	strh	r2, [r4, #20]
 8002400:	75a3      	strb	r3, [r4, #22]
	 		xWriteBufferLen = 22; 	
 8002402:	2316      	movs	r3, #22
 8002404:	607b      	str	r3, [r7, #4]
			//send( socket, buf, len, 0);

			return pdFALSE; 	
 8002406:	2300      	movs	r3, #0
 8002408:	e09b      	b.n	8002542 <handleVariable_get+0x20e>
	
	//================================================================================//
	//		CASE PARAMETER upramp [value]
	//================================================================================//

	if ( !strncmp ( Param, "upramp", 6))
 800240a:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800240c:	4957      	ldr	r1, [pc, #348]	; (800256c <handleVariable_get+0x238>)
 800240e:	2206      	movs	r2, #6
 8002410:	f005 fd20 	bl	8007e54 <strncmp>
 8002414:	4603      	mov	r3, r0
 8002416:	2b00      	cmp	r3, #0
 8002418:	d142      	bne.n	80024a0 <handleVariable_get+0x16c>
	
		
			
	
		// send value to setSpeed_task via Queue 
		if ( xQueueSend ( QSpd_handle, (void *)&telegram, xDelay ) == pdPASS )
 800241a:	4b4e      	ldr	r3, [pc, #312]	; (8002554 <handleVariable_get+0x220>)
 800241c:	681a      	ldr	r2, [r3, #0]
 800241e:	4b4e      	ldr	r3, [pc, #312]	; (8002558 <handleVariable_get+0x224>)
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	4610      	mov	r0, r2
 8002424:	f107 0118 	add.w	r1, r7, #24
 8002428:	461a      	mov	r2, r3
 800242a:	2300      	movs	r3, #0
 800242c:	f001 fe2e 	bl	800408c <xQueueGenericSend>
 8002430:	4603      	mov	r3, r0
 8002432:	2b01      	cmp	r3, #1
 8002434:	d121      	bne.n	800247a <handleVariable_get+0x146>
		{	
					
			if (  xQueueReceive ( QSpd_handle, &telegram, xDelay))
 8002436:	4b47      	ldr	r3, [pc, #284]	; (8002554 <handleVariable_get+0x220>)
 8002438:	681a      	ldr	r2, [r3, #0]
 800243a:	4b47      	ldr	r3, [pc, #284]	; (8002558 <handleVariable_get+0x224>)
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	4610      	mov	r0, r2
 8002440:	f107 0118 	add.w	r1, r7, #24
 8002444:	461a      	mov	r2, r3
 8002446:	2300      	movs	r3, #0
 8002448:	f001 ff3a 	bl	80042c0 <xQueueGenericReceive>
 800244c:	4603      	mov	r3, r0
 800244e:	2b00      	cmp	r3, #0
 8002450:	d026      	beq.n	80024a0 <handleVariable_get+0x16c>
			{
				if ( telegram.Qcmd = SUCCSESS) 
 8002452:	2306      	movs	r3, #6
 8002454:	763b      	strb	r3, [r7, #24]
				{	
					sprintf(pcWriteBuffer, "Speed succsesfully set.\n\n");
 8002456:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002458:	4b45      	ldr	r3, [pc, #276]	; (8002570 <handleVariable_get+0x23c>)
 800245a:	4615      	mov	r5, r2
 800245c:	461c      	mov	r4, r3
 800245e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002460:	6028      	str	r0, [r5, #0]
 8002462:	6069      	str	r1, [r5, #4]
 8002464:	60aa      	str	r2, [r5, #8]
 8002466:	60eb      	str	r3, [r5, #12]
 8002468:	cc03      	ldmia	r4!, {r0, r1}
 800246a:	6128      	str	r0, [r5, #16]
 800246c:	6169      	str	r1, [r5, #20]
 800246e:	8823      	ldrh	r3, [r4, #0]
 8002470:	832b      	strh	r3, [r5, #24]
					xWriteBufferLen = 25; 	
 8002472:	2319      	movs	r3, #25
 8002474:	607b      	str	r3, [r7, #4]
					//send( socket, buf, len, 0);


					return pdPASS;
 8002476:	2301      	movs	r3, #1
 8002478:	e063      	b.n	8002542 <handleVariable_get+0x20e>
		else
		{
			// send to Queue was unsuccsessful
			// send error via TCP 
		
			sprintf(pcWriteBuffer, "Error sending Queue!\n\n");
 800247a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800247c:	4b3a      	ldr	r3, [pc, #232]	; (8002568 <handleVariable_get+0x234>)
 800247e:	4614      	mov	r4, r2
 8002480:	461d      	mov	r5, r3
 8002482:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002484:	6020      	str	r0, [r4, #0]
 8002486:	6061      	str	r1, [r4, #4]
 8002488:	60a2      	str	r2, [r4, #8]
 800248a:	60e3      	str	r3, [r4, #12]
 800248c:	6828      	ldr	r0, [r5, #0]
 800248e:	6120      	str	r0, [r4, #16]
 8002490:	88aa      	ldrh	r2, [r5, #4]
 8002492:	79ab      	ldrb	r3, [r5, #6]
 8002494:	82a2      	strh	r2, [r4, #20]
 8002496:	75a3      	strb	r3, [r4, #22]
	 		xWriteBufferLen = 22; 	
 8002498:	2316      	movs	r3, #22
 800249a:	607b      	str	r3, [r7, #4]
			//send( socket, buf, len, 0);

			return pdFALSE; 	
 800249c:	2300      	movs	r3, #0
 800249e:	e050      	b.n	8002542 <handleVariable_get+0x20e>

	//================================================================================//
	//		CASE PARAMETER downramp [value]
	//================================================================================//

	if ( !strncmp ( Param, "downramp", 8))
 80024a0:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80024a2:	4934      	ldr	r1, [pc, #208]	; (8002574 <handleVariable_get+0x240>)
 80024a4:	2208      	movs	r2, #8
 80024a6:	f005 fcd5 	bl	8007e54 <strncmp>
 80024aa:	4603      	mov	r3, r0
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d142      	bne.n	8002536 <handleVariable_get+0x202>
	
	
				
	
		// send value to setSpeed_task via Queue 
		if ( xQueueSend ( QSpd_handle, (void *)&telegram, xDelay ) == pdPASS )
 80024b0:	4b28      	ldr	r3, [pc, #160]	; (8002554 <handleVariable_get+0x220>)
 80024b2:	681a      	ldr	r2, [r3, #0]
 80024b4:	4b28      	ldr	r3, [pc, #160]	; (8002558 <handleVariable_get+0x224>)
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4610      	mov	r0, r2
 80024ba:	f107 0118 	add.w	r1, r7, #24
 80024be:	461a      	mov	r2, r3
 80024c0:	2300      	movs	r3, #0
 80024c2:	f001 fde3 	bl	800408c <xQueueGenericSend>
 80024c6:	4603      	mov	r3, r0
 80024c8:	2b01      	cmp	r3, #1
 80024ca:	d121      	bne.n	8002510 <handleVariable_get+0x1dc>
		{	
					
			if (  xQueueReceive ( QSpd_handle, &telegram, xDelay))
 80024cc:	4b21      	ldr	r3, [pc, #132]	; (8002554 <handleVariable_get+0x220>)
 80024ce:	681a      	ldr	r2, [r3, #0]
 80024d0:	4b21      	ldr	r3, [pc, #132]	; (8002558 <handleVariable_get+0x224>)
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	4610      	mov	r0, r2
 80024d6:	f107 0118 	add.w	r1, r7, #24
 80024da:	461a      	mov	r2, r3
 80024dc:	2300      	movs	r3, #0
 80024de:	f001 feef 	bl	80042c0 <xQueueGenericReceive>
 80024e2:	4603      	mov	r3, r0
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d026      	beq.n	8002536 <handleVariable_get+0x202>
			{
				if ( telegram.Qcmd = SUCCSESS) 
 80024e8:	2306      	movs	r3, #6
 80024ea:	763b      	strb	r3, [r7, #24]
				{	
					sprintf(pcWriteBuffer, "Speed succsesfully set.\n\n");
 80024ec:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80024ee:	4b20      	ldr	r3, [pc, #128]	; (8002570 <handleVariable_get+0x23c>)
 80024f0:	4615      	mov	r5, r2
 80024f2:	461c      	mov	r4, r3
 80024f4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80024f6:	6028      	str	r0, [r5, #0]
 80024f8:	6069      	str	r1, [r5, #4]
 80024fa:	60aa      	str	r2, [r5, #8]
 80024fc:	60eb      	str	r3, [r5, #12]
 80024fe:	cc03      	ldmia	r4!, {r0, r1}
 8002500:	6128      	str	r0, [r5, #16]
 8002502:	6169      	str	r1, [r5, #20]
 8002504:	8823      	ldrh	r3, [r4, #0]
 8002506:	832b      	strh	r3, [r5, #24]
					xWriteBufferLen = 25; 	
 8002508:	2319      	movs	r3, #25
 800250a:	607b      	str	r3, [r7, #4]
					//send( socket, buf, len, 0);


					return pdPASS;
 800250c:	2301      	movs	r3, #1
 800250e:	e018      	b.n	8002542 <handleVariable_get+0x20e>
		else
		{
			// send to Queue was unsuccsessful
			// send error via TCP 
		
			sprintf(pcWriteBuffer, "Error sending Queue!\n\n");
 8002510:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002512:	4b15      	ldr	r3, [pc, #84]	; (8002568 <handleVariable_get+0x234>)
 8002514:	4614      	mov	r4, r2
 8002516:	461d      	mov	r5, r3
 8002518:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800251a:	6020      	str	r0, [r4, #0]
 800251c:	6061      	str	r1, [r4, #4]
 800251e:	60a2      	str	r2, [r4, #8]
 8002520:	60e3      	str	r3, [r4, #12]
 8002522:	6828      	ldr	r0, [r5, #0]
 8002524:	6120      	str	r0, [r4, #16]
 8002526:	88aa      	ldrh	r2, [r5, #4]
 8002528:	79ab      	ldrb	r3, [r5, #6]
 800252a:	82a2      	strh	r2, [r4, #20]
 800252c:	75a3      	strb	r3, [r4, #22]
	 		xWriteBufferLen = 22; 	
 800252e:	2316      	movs	r3, #22
 8002530:	607b      	str	r3, [r7, #4]
			//send( socket, buf, len, 0);

			return pdFALSE; 	
 8002532:	2300      	movs	r3, #0
 8002534:	e005      	b.n	8002542 <handleVariable_get+0x20e>
		}
	}


	strcpy(pcWriteBuffer, xMotorCommand.pcHelpString);
 8002536:	4b10      	ldr	r3, [pc, #64]	; (8002578 <handleVariable_get+0x244>)
 8002538:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800253a:	4619      	mov	r1, r3
 800253c:	f005 fbfc 	bl	8007d38 <strcpy>


			return 0; 
 8002540:	2300      	movs	r3, #0

}
 8002542:	4618      	mov	r0, r3
 8002544:	3708      	adds	r7, #8
 8002546:	46bd      	mov	sp, r7
 8002548:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 800254c:	b004      	add	sp, #16
 800254e:	4770      	bx	lr
 8002550:	080081f8 	.word	0x080081f8
 8002554:	200131f8 	.word	0x200131f8
 8002558:	20000000 	.word	0x20000000
 800255c:	51eb851f 	.word	0x51eb851f
 8002560:	080082a8 	.word	0x080082a8
 8002564:	0800824c 	.word	0x0800824c
 8002568:	08008268 	.word	0x08008268
 800256c:	08008280 	.word	0x08008280
 8002570:	08008230 	.word	0x08008230
 8002574:	08008288 	.word	0x08008288
 8002578:	080081ac 	.word	0x080081ac

0800257c <prvMotorCommand>:
// prototypes of CLI functions 

portBASE_TYPE prvMotorCommand ( 	int8_t *pcWriteBuffer, 
						size_t xWriteBufferLen, 
						const int8_t *pcCommandString)
{
 800257c:	b5b0      	push	{r4, r5, r7, lr}
 800257e:	b09e      	sub	sp, #120	; 0x78
 8002580:	af0c      	add	r7, sp, #48	; 0x30
 8002582:	60f8      	str	r0, [r7, #12]
 8002584:	60b9      	str	r1, [r7, #8]
 8002586:	607a      	str	r2, [r7, #4]
	int xOptionLength, xParamLength, xValueLength; 
	QueueTelegram telegram; 
	
	// get option from command line 

	Option = FreeRTOS_CLIGetParameter( pcCommandString, // command string 
 8002588:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800258c:	6878      	ldr	r0, [r7, #4]
 800258e:	2101      	movs	r1, #1
 8002590:	461a      	mov	r2, r3
 8002592:	f002 fe05 	bl	80051a0 <FreeRTOS_CLIGetParameter>
 8002596:	6478      	str	r0, [r7, #68]	; 0x44
					  1,  		   // first parameter
				  	  &xOptionLength // parameter string length
					  
					 );

	if ( Option == NULL)
 8002598:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800259a:	2b00      	cmp	r3, #0
 800259c:	d10e      	bne.n	80025bc <prvMotorCommand+0x40>
	{
		sprintf(pcWriteBuffer, "To few arguments. \n\n\0");
 800259e:	68fa      	ldr	r2, [r7, #12]
 80025a0:	4ba7      	ldr	r3, [pc, #668]	; (8002840 <prvMotorCommand+0x2c4>)
 80025a2:	4615      	mov	r5, r2
 80025a4:	461c      	mov	r4, r3
 80025a6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80025a8:	6028      	str	r0, [r5, #0]
 80025aa:	6069      	str	r1, [r5, #4]
 80025ac:	60aa      	str	r2, [r5, #8]
 80025ae:	60eb      	str	r3, [r5, #12]
 80025b0:	6820      	ldr	r0, [r4, #0]
 80025b2:	6128      	str	r0, [r5, #16]
 80025b4:	7923      	ldrb	r3, [r4, #4]
 80025b6:	752b      	strb	r3, [r5, #20]
		return pdFALSE;
 80025b8:	2300      	movs	r3, #0
 80025ba:	e161      	b.n	8002880 <prvMotorCommand+0x304>

	//================================================================================//
	//		CASE COMMAND SET [parameter name] [value]
	//================================================================================//

	if( !strncmp( Option, "set", 3) ) 
 80025bc:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80025be:	49a1      	ldr	r1, [pc, #644]	; (8002844 <prvMotorCommand+0x2c8>)
 80025c0:	2203      	movs	r2, #3
 80025c2:	f005 fc47 	bl	8007e54 <strncmp>
 80025c6:	4603      	mov	r3, r0
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d13d      	bne.n	8002648 <prvMotorCommand+0xcc>
	{

		// get parameter from command line 
	
		Param = FreeRTOS_CLIGetParameter( pcCommandString, // command string 
 80025cc:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80025d0:	6878      	ldr	r0, [r7, #4]
 80025d2:	2102      	movs	r1, #2
 80025d4:	461a      	mov	r2, r3
 80025d6:	f002 fde3 	bl	80051a0 <FreeRTOS_CLIGetParameter>
 80025da:	6438      	str	r0, [r7, #64]	; 0x40
					  2,  		   // 2nd parameter
				  	  &xParamLength // parameter string length
					  
					 );
		Value = FreeRTOS_CLIGetParameter( pcCommandString, // command string 
 80025dc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80025e0:	6878      	ldr	r0, [r7, #4]
 80025e2:	2103      	movs	r1, #3
 80025e4:	461a      	mov	r2, r3
 80025e6:	f002 fddb 	bl	80051a0 <FreeRTOS_CLIGetParameter>
 80025ea:	63f8      	str	r0, [r7, #60]	; 0x3c
					  
					 );
		
		// return pdFALSE if there is no 3rd parameter 

		if (Value == NULL)
 80025ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d106      	bne.n	8002600 <prvMotorCommand+0x84>
		{
			strcpy(pcWriteBuffer, xMotorCommand.pcHelpString);
 80025f2:	4b95      	ldr	r3, [pc, #596]	; (8002848 <prvMotorCommand+0x2cc>)
 80025f4:	68f8      	ldr	r0, [r7, #12]
 80025f6:	4619      	mov	r1, r3
 80025f8:	f005 fb9e 	bl	8007d38 <strcpy>

			return pdFALSE; 
 80025fc:	2300      	movs	r3, #0
 80025fe:	e13f      	b.n	8002880 <prvMotorCommand+0x304>

		}
		
		if ( handleVariable_set ( telegram, 
 8002600:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8002602:	4b92      	ldr	r3, [pc, #584]	; (800284c <prvMotorCommand+0x2d0>)
 8002604:	6819      	ldr	r1, [r3, #0]
 8002606:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002608:	4b91      	ldr	r3, [pc, #580]	; (8002850 <prvMotorCommand+0x2d4>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	68fc      	ldr	r4, [r7, #12]
 800260e:	9403      	str	r4, [sp, #12]
 8002610:	68bc      	ldr	r4, [r7, #8]
 8002612:	9404      	str	r4, [sp, #16]
 8002614:	6c3c      	ldr	r4, [r7, #64]	; 0x40
 8002616:	9405      	str	r4, [sp, #20]
 8002618:	9006      	str	r0, [sp, #24]
 800261a:	9107      	str	r1, [sp, #28]
 800261c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800261e:	9108      	str	r1, [sp, #32]
 8002620:	9209      	str	r2, [sp, #36]	; 0x24
 8002622:	930a      	str	r3, [sp, #40]	; 0x28
 8002624:	466b      	mov	r3, sp
 8002626:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800262a:	ca07      	ldmia	r2, {r0, r1, r2}
 800262c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8002630:	f107 0314 	add.w	r3, r7, #20
 8002634:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002636:	f7ff fcb9 	bl	8001fac <handleVariable_set>
 800263a:	4603      	mov	r3, r0
 800263c:	2b00      	cmp	r3, #0
 800263e:	d001      	beq.n	8002644 <prvMotorCommand+0xc8>
					   Param, 
					   xParamLength, 
					   QSpd_handle, 
					   Value,
					   xValueLength,  
					   socket_0)) return pdPASS;
 8002640:	2301      	movs	r3, #1
 8002642:	e11d      	b.n	8002880 <prvMotorCommand+0x304>

		
			
		return pdFALSE;
 8002644:	2300      	movs	r3, #0
 8002646:	e11b      	b.n	8002880 <prvMotorCommand+0x304>
	//================================================================================//
	//		CASE COMMAND GET [parameter name] [value]
	//================================================================================//


	if (!strncmp ( Option, "get", 3))
 8002648:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800264a:	4982      	ldr	r1, [pc, #520]	; (8002854 <prvMotorCommand+0x2d8>)
 800264c:	2203      	movs	r2, #3
 800264e:	f005 fc01 	bl	8007e54 <strncmp>
 8002652:	4603      	mov	r3, r0
 8002654:	2b00      	cmp	r3, #0
 8002656:	d12c      	bne.n	80026b2 <prvMotorCommand+0x136>
	{
		// get parameter from command line 
	
		Param = FreeRTOS_CLIGetParameter( pcCommandString, // command string 
 8002658:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800265c:	6878      	ldr	r0, [r7, #4]
 800265e:	2102      	movs	r1, #2
 8002660:	461a      	mov	r2, r3
 8002662:	f002 fd9d 	bl	80051a0 <FreeRTOS_CLIGetParameter>
 8002666:	6438      	str	r0, [r7, #64]	; 0x40
					  
					 );
			
		// return pdFALSE if there is no 3rd parameter 

		if (Param == NULL) return pdFALSE; 
 8002668:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800266a:	2b00      	cmp	r3, #0
 800266c:	d101      	bne.n	8002672 <prvMotorCommand+0xf6>
 800266e:	2300      	movs	r3, #0
 8002670:	e106      	b.n	8002880 <prvMotorCommand+0x304>

		
		if ( handleVariable_get ( telegram,
 8002672:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002674:	4b75      	ldr	r3, [pc, #468]	; (800284c <prvMotorCommand+0x2d0>)
 8002676:	681a      	ldr	r2, [r3, #0]
 8002678:	4b75      	ldr	r3, [pc, #468]	; (8002850 <prvMotorCommand+0x2d4>)
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	68f8      	ldr	r0, [r7, #12]
 800267e:	9003      	str	r0, [sp, #12]
 8002680:	68b8      	ldr	r0, [r7, #8]
 8002682:	9004      	str	r0, [sp, #16]
 8002684:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8002686:	9005      	str	r0, [sp, #20]
 8002688:	9106      	str	r1, [sp, #24]
 800268a:	9207      	str	r2, [sp, #28]
 800268c:	9308      	str	r3, [sp, #32]
 800268e:	466b      	mov	r3, sp
 8002690:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8002694:	ca07      	ldmia	r2, {r0, r1, r2}
 8002696:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800269a:	f107 0314 	add.w	r3, r7, #20
 800269e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80026a0:	f7ff fe48 	bl	8002334 <handleVariable_get>
 80026a4:	4603      	mov	r3, r0
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d001      	beq.n	80026ae <prvMotorCommand+0x132>
					   xWriteBufferLen,
	
				           Param, 
					   xParamLength, 
					   QSpd_handle, 
					   socket_0)) return pdPASS;
 80026aa:	2301      	movs	r3, #1
 80026ac:	e0e8      	b.n	8002880 <prvMotorCommand+0x304>
		return pdFALSE;
 80026ae:	2300      	movs	r3, #0
 80026b0:	e0e6      	b.n	8002880 <prvMotorCommand+0x304>
	}
		
	//================================================================================//
	//		CASE COMMAND STOP 
	//================================================================================//
	if (!strncmp ( Option, "stop", 4))
 80026b2:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80026b4:	4968      	ldr	r1, [pc, #416]	; (8002858 <prvMotorCommand+0x2dc>)
 80026b6:	2204      	movs	r2, #4
 80026b8:	f005 fbcc 	bl	8007e54 <strncmp>
 80026bc:	4603      	mov	r3, r0
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d15a      	bne.n	8002778 <prvMotorCommand+0x1fc>
	{

		telegram.Qcmd = STOP; 
 80026c2:	2305      	movs	r3, #5
 80026c4:	753b      	strb	r3, [r7, #20]
		telegram.size = 0; 
 80026c6:	2300      	movs	r3, #0
 80026c8:	61bb      	str	r3, [r7, #24]
			// send value to setSpeed_task via Queue 
		if ( xQueueSend ( QSpd_handle, (void *)&telegram, xDelay ) )
 80026ca:	4b60      	ldr	r3, [pc, #384]	; (800284c <prvMotorCommand+0x2d0>)
 80026cc:	6819      	ldr	r1, [r3, #0]
 80026ce:	4b63      	ldr	r3, [pc, #396]	; (800285c <prvMotorCommand+0x2e0>)
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f107 0214 	add.w	r2, r7, #20
 80026d6:	4608      	mov	r0, r1
 80026d8:	4611      	mov	r1, r2
 80026da:	461a      	mov	r2, r3
 80026dc:	2300      	movs	r3, #0
 80026de:	f001 fcd5 	bl	800408c <xQueueGenericSend>
 80026e2:	4603      	mov	r3, r0
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d034      	beq.n	8002752 <prvMotorCommand+0x1d6>
		{	
					
			if (  xQueueReceive ( QSpd_handle, &telegram, xDelay))
 80026e8:	4b58      	ldr	r3, [pc, #352]	; (800284c <prvMotorCommand+0x2d0>)
 80026ea:	6819      	ldr	r1, [r3, #0]
 80026ec:	4b5b      	ldr	r3, [pc, #364]	; (800285c <prvMotorCommand+0x2e0>)
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f107 0214 	add.w	r2, r7, #20
 80026f4:	4608      	mov	r0, r1
 80026f6:	4611      	mov	r1, r2
 80026f8:	461a      	mov	r2, r3
 80026fa:	2300      	movs	r3, #0
 80026fc:	f001 fde0 	bl	80042c0 <xQueueGenericReceive>
 8002700:	4603      	mov	r3, r0
 8002702:	2b00      	cmp	r3, #0
 8002704:	d014      	beq.n	8002730 <prvMotorCommand+0x1b4>
			{
				if ( telegram.Qcmd = SUCCSESS) 
 8002706:	2306      	movs	r3, #6
 8002708:	753b      	strb	r3, [r7, #20]
				{	
					sprintf(pcWriteBuffer ,"Motor succsesfully stopped.\n\n");
 800270a:	68fa      	ldr	r2, [r7, #12]
 800270c:	4b54      	ldr	r3, [pc, #336]	; (8002860 <prvMotorCommand+0x2e4>)
 800270e:	4615      	mov	r5, r2
 8002710:	461c      	mov	r4, r3
 8002712:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002714:	6028      	str	r0, [r5, #0]
 8002716:	6069      	str	r1, [r5, #4]
 8002718:	60aa      	str	r2, [r5, #8]
 800271a:	60eb      	str	r3, [r5, #12]
 800271c:	cc07      	ldmia	r4!, {r0, r1, r2}
 800271e:	6128      	str	r0, [r5, #16]
 8002720:	6169      	str	r1, [r5, #20]
 8002722:	61aa      	str	r2, [r5, #24]
 8002724:	8823      	ldrh	r3, [r4, #0]
 8002726:	83ab      	strh	r3, [r5, #28]
					xWriteBufferLen = 29; 	
 8002728:	231d      	movs	r3, #29
 800272a:	60bb      	str	r3, [r7, #8]
					//send( socket_0, buf, len, 0);

					
					return pdPASS;
 800272c:	2301      	movs	r3, #1
 800272e:	e0a7      	b.n	8002880 <prvMotorCommand+0x304>
			else
			{
					// send to Queue was unsuccsessful
				// send error via TCP 
		
				sprintf(pcWriteBuffer, "Error recieving response!\n\n");
 8002730:	68fa      	ldr	r2, [r7, #12]
 8002732:	4b4c      	ldr	r3, [pc, #304]	; (8002864 <prvMotorCommand+0x2e8>)
 8002734:	4615      	mov	r5, r2
 8002736:	461c      	mov	r4, r3
 8002738:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800273a:	6028      	str	r0, [r5, #0]
 800273c:	6069      	str	r1, [r5, #4]
 800273e:	60aa      	str	r2, [r5, #8]
 8002740:	60eb      	str	r3, [r5, #12]
 8002742:	cc07      	ldmia	r4!, {r0, r1, r2}
 8002744:	6128      	str	r0, [r5, #16]
 8002746:	6169      	str	r1, [r5, #20]
 8002748:	61aa      	str	r2, [r5, #24]
	 			xWriteBufferLen = 27; 	
 800274a:	231b      	movs	r3, #27
 800274c:	60bb      	str	r3, [r7, #8]
				//send( socket_0, buf, len, 0);

				return pdFALSE; 	
 800274e:	2300      	movs	r3, #0
 8002750:	e096      	b.n	8002880 <prvMotorCommand+0x304>
		{
			
			// send to Queue was unsuccsessful
			// send error via TCP 
		
			sprintf(pcWriteBuffer, "Error sending Queue!\n\n");
 8002752:	68fa      	ldr	r2, [r7, #12]
 8002754:	4b44      	ldr	r3, [pc, #272]	; (8002868 <prvMotorCommand+0x2ec>)
 8002756:	4614      	mov	r4, r2
 8002758:	461d      	mov	r5, r3
 800275a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800275c:	6020      	str	r0, [r4, #0]
 800275e:	6061      	str	r1, [r4, #4]
 8002760:	60a2      	str	r2, [r4, #8]
 8002762:	60e3      	str	r3, [r4, #12]
 8002764:	6828      	ldr	r0, [r5, #0]
 8002766:	6120      	str	r0, [r4, #16]
 8002768:	88aa      	ldrh	r2, [r5, #4]
 800276a:	79ab      	ldrb	r3, [r5, #6]
 800276c:	82a2      	strh	r2, [r4, #20]
 800276e:	75a3      	strb	r3, [r4, #22]
	 		xWriteBufferLen = 22; 	
 8002770:	2316      	movs	r3, #22
 8002772:	60bb      	str	r3, [r7, #8]
			//send( socket, buf, len, 0);

			return pdFALSE; 	
 8002774:	2300      	movs	r3, #0
 8002776:	e083      	b.n	8002880 <prvMotorCommand+0x304>
	}
	//================================================================================//
	//		CASE COMMAND START
	//================================================================================//

	if (!strncmp ( Option, "start", 5))
 8002778:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800277a:	493c      	ldr	r1, [pc, #240]	; (800286c <prvMotorCommand+0x2f0>)
 800277c:	2205      	movs	r2, #5
 800277e:	f005 fb69 	bl	8007e54 <strncmp>
 8002782:	4603      	mov	r3, r0
 8002784:	2b00      	cmp	r3, #0
 8002786:	d175      	bne.n	8002874 <prvMotorCommand+0x2f8>
	{
		telegram.Qcmd = START; 
 8002788:	2304      	movs	r3, #4
 800278a:	753b      	strb	r3, [r7, #20]
		telegram.size = 0; 
 800278c:	2300      	movs	r3, #0
 800278e:	61bb      	str	r3, [r7, #24]
			// send value to setSpeed_task via Queue 
		if ( xQueueSend ( QSpd_handle, (void *)&telegram, xDelay ) == pdPASS )
 8002790:	4b2e      	ldr	r3, [pc, #184]	; (800284c <prvMotorCommand+0x2d0>)
 8002792:	6819      	ldr	r1, [r3, #0]
 8002794:	4b31      	ldr	r3, [pc, #196]	; (800285c <prvMotorCommand+0x2e0>)
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f107 0214 	add.w	r2, r7, #20
 800279c:	4608      	mov	r0, r1
 800279e:	4611      	mov	r1, r2
 80027a0:	461a      	mov	r2, r3
 80027a2:	2300      	movs	r3, #0
 80027a4:	f001 fc72 	bl	800408c <xQueueGenericSend>
 80027a8:	4603      	mov	r3, r0
 80027aa:	2b01      	cmp	r3, #1
 80027ac:	d134      	bne.n	8002818 <prvMotorCommand+0x29c>
		{	
					
			if (  xQueueReceive ( QSpd_handle, &telegram, xDelay) == pdPASS)
 80027ae:	4b27      	ldr	r3, [pc, #156]	; (800284c <prvMotorCommand+0x2d0>)
 80027b0:	6819      	ldr	r1, [r3, #0]
 80027b2:	4b2a      	ldr	r3, [pc, #168]	; (800285c <prvMotorCommand+0x2e0>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f107 0214 	add.w	r2, r7, #20
 80027ba:	4608      	mov	r0, r1
 80027bc:	4611      	mov	r1, r2
 80027be:	461a      	mov	r2, r3
 80027c0:	2300      	movs	r3, #0
 80027c2:	f001 fd7d 	bl	80042c0 <xQueueGenericReceive>
 80027c6:	4603      	mov	r3, r0
 80027c8:	2b01      	cmp	r3, #1
 80027ca:	d114      	bne.n	80027f6 <prvMotorCommand+0x27a>
			{
				if ( telegram.Qcmd = SUCCSESS) 
 80027cc:	2306      	movs	r3, #6
 80027ce:	753b      	strb	r3, [r7, #20]
				{	
					sprintf(pcWriteBuffer , "Motor succsesfully started.\n\n");
 80027d0:	68fa      	ldr	r2, [r7, #12]
 80027d2:	4b27      	ldr	r3, [pc, #156]	; (8002870 <prvMotorCommand+0x2f4>)
 80027d4:	4615      	mov	r5, r2
 80027d6:	461c      	mov	r4, r3
 80027d8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80027da:	6028      	str	r0, [r5, #0]
 80027dc:	6069      	str	r1, [r5, #4]
 80027de:	60aa      	str	r2, [r5, #8]
 80027e0:	60eb      	str	r3, [r5, #12]
 80027e2:	cc07      	ldmia	r4!, {r0, r1, r2}
 80027e4:	6128      	str	r0, [r5, #16]
 80027e6:	6169      	str	r1, [r5, #20]
 80027e8:	61aa      	str	r2, [r5, #24]
 80027ea:	8823      	ldrh	r3, [r4, #0]
 80027ec:	83ab      	strh	r3, [r5, #28]
					xWriteBufferLen = 29; 	
 80027ee:	231d      	movs	r3, #29
 80027f0:	60bb      	str	r3, [r7, #8]
					//send( socket_0, buf, len, 0);

					
					return pdPASS;
 80027f2:	2301      	movs	r3, #1
 80027f4:	e044      	b.n	8002880 <prvMotorCommand+0x304>
			else
			{
					// send to Queue was unsuccsessful
				// send error via TCP 
		
				sprintf(pcWriteBuffer, "Error recieving response!\n\n");
 80027f6:	68fa      	ldr	r2, [r7, #12]
 80027f8:	4b1a      	ldr	r3, [pc, #104]	; (8002864 <prvMotorCommand+0x2e8>)
 80027fa:	4615      	mov	r5, r2
 80027fc:	461c      	mov	r4, r3
 80027fe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002800:	6028      	str	r0, [r5, #0]
 8002802:	6069      	str	r1, [r5, #4]
 8002804:	60aa      	str	r2, [r5, #8]
 8002806:	60eb      	str	r3, [r5, #12]
 8002808:	cc07      	ldmia	r4!, {r0, r1, r2}
 800280a:	6128      	str	r0, [r5, #16]
 800280c:	6169      	str	r1, [r5, #20]
 800280e:	61aa      	str	r2, [r5, #24]
	 			xWriteBufferLen = 27; 	
 8002810:	231b      	movs	r3, #27
 8002812:	60bb      	str	r3, [r7, #8]
				//send( socket_0, buf, len, 0);

				return pdFALSE; 	
 8002814:	2300      	movs	r3, #0
 8002816:	e033      	b.n	8002880 <prvMotorCommand+0x304>
		{
			
			// send to Queue was unsuccsessful
			// send error via TCP 
		
			sprintf(pcWriteBuffer,"Error sending Queue!\n\n");
 8002818:	68fa      	ldr	r2, [r7, #12]
 800281a:	4b13      	ldr	r3, [pc, #76]	; (8002868 <prvMotorCommand+0x2ec>)
 800281c:	4614      	mov	r4, r2
 800281e:	461d      	mov	r5, r3
 8002820:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002822:	6020      	str	r0, [r4, #0]
 8002824:	6061      	str	r1, [r4, #4]
 8002826:	60a2      	str	r2, [r4, #8]
 8002828:	60e3      	str	r3, [r4, #12]
 800282a:	6828      	ldr	r0, [r5, #0]
 800282c:	6120      	str	r0, [r4, #16]
 800282e:	88aa      	ldrh	r2, [r5, #4]
 8002830:	79ab      	ldrb	r3, [r5, #6]
 8002832:	82a2      	strh	r2, [r4, #20]
 8002834:	75a3      	strb	r3, [r4, #22]
	 		xWriteBufferLen = 22; 	
 8002836:	2316      	movs	r3, #22
 8002838:	60bb      	str	r3, [r7, #8]
			//send( socket_0, buf, len, 0);

			return pdFALSE; 	
 800283a:	2300      	movs	r3, #0
 800283c:	e020      	b.n	8002880 <prvMotorCommand+0x304>
 800283e:	bf00      	nop
 8002840:	080082c0 	.word	0x080082c0
 8002844:	080082d8 	.word	0x080082d8
 8002848:	080081ac 	.word	0x080081ac
 800284c:	200131f8 	.word	0x200131f8
 8002850:	200131f4 	.word	0x200131f4
 8002854:	080082dc 	.word	0x080082dc
 8002858:	080082e0 	.word	0x080082e0
 800285c:	20000000 	.word	0x20000000
 8002860:	080082e8 	.word	0x080082e8
 8002864:	0800824c 	.word	0x0800824c
 8002868:	08008268 	.word	0x08008268
 800286c:	08008308 	.word	0x08008308
 8002870:	08008310 	.word	0x08008310


	}


	strcpy(pcWriteBuffer, xMotorCommand.pcHelpString);
 8002874:	4b04      	ldr	r3, [pc, #16]	; (8002888 <prvMotorCommand+0x30c>)
 8002876:	68f8      	ldr	r0, [r7, #12]
 8002878:	4619      	mov	r1, r3
 800287a:	f005 fa5d 	bl	8007d38 <strcpy>
		
	return pdFALSE;
 800287e:	2300      	movs	r3, #0


}
 8002880:	4618      	mov	r0, r3
 8002882:	3748      	adds	r7, #72	; 0x48
 8002884:	46bd      	mov	sp, r7
 8002886:	bdb0      	pop	{r4, r5, r7, pc}
 8002888:	080081ac 	.word	0x080081ac

0800288c <printchar>:
#define putchar(c) c

#include <stdarg.h>

static void printchar(char **str, int c)
{
 800288c:	b480      	push	{r7}
 800288e:	b083      	sub	sp, #12
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
 8002894:	6039      	str	r1, [r7, #0]
	//extern int putchar(int c);
	
	if (str) {
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	2b00      	cmp	r3, #0
 800289a:	d009      	beq.n	80028b0 <printchar+0x24>
		**str = (char)c;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	683a      	ldr	r2, [r7, #0]
 80028a2:	b2d2      	uxtb	r2, r2
 80028a4:	701a      	strb	r2, [r3, #0]
		++(*str);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	1c5a      	adds	r2, r3, #1
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	601a      	str	r2, [r3, #0]
	}
	else
	{ 
		(void)putchar(c);
	}
}
 80028b0:	370c      	adds	r7, #12
 80028b2:	46bd      	mov	sp, r7
 80028b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b8:	4770      	bx	lr
 80028ba:	bf00      	nop

080028bc <prints>:
//***********************************************************************************************************//
//***********************************************************************************************************//
//***********************************************************************************************************//
//***********************************************************************************************************//
static int prints(char **out, const char *string, int width, int pad)
{
 80028bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80028c0:	b084      	sub	sp, #16
 80028c2:	af00      	add	r7, sp, #0
 80028c4:	60f8      	str	r0, [r7, #12]
 80028c6:	60b9      	str	r1, [r7, #8]
 80028c8:	607a      	str	r2, [r7, #4]
 80028ca:	603b      	str	r3, [r7, #0]
	register int pc = 0, padchar = ' ';
 80028cc:	2400      	movs	r4, #0
 80028ce:	2620      	movs	r6, #32

	if (width > 0) {
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	dd19      	ble.n	800290a <prints+0x4e>
		register int len = 0;
 80028d6:	2500      	movs	r5, #0
		register const char *ptr;
		for (ptr = string; *ptr; ++ptr) ++len;
 80028d8:	f8d7 8008 	ldr.w	r8, [r7, #8]
 80028dc:	e002      	b.n	80028e4 <prints+0x28>
 80028de:	3501      	adds	r5, #1
 80028e0:	f108 0801 	add.w	r8, r8, #1
 80028e4:	f898 3000 	ldrb.w	r3, [r8]
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d1f8      	bne.n	80028de <prints+0x22>
		if (len >= width) width = 0;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	429d      	cmp	r5, r3
 80028f0:	db02      	blt.n	80028f8 <prints+0x3c>
 80028f2:	2300      	movs	r3, #0
 80028f4:	607b      	str	r3, [r7, #4]
 80028f6:	e002      	b.n	80028fe <prints+0x42>
		else width -= len;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	1b5b      	subs	r3, r3, r5
 80028fc:	607b      	str	r3, [r7, #4]
		if (pad & PAD_ZERO) padchar = '0';
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	f003 0302 	and.w	r3, r3, #2
 8002904:	2b00      	cmp	r3, #0
 8002906:	d000      	beq.n	800290a <prints+0x4e>
 8002908:	2630      	movs	r6, #48	; 0x30
	}
	if (!(pad & PAD_RIGHT)) {
 800290a:	683b      	ldr	r3, [r7, #0]
 800290c:	f003 0301 	and.w	r3, r3, #1
 8002910:	2b00      	cmp	r3, #0
 8002912:	d10b      	bne.n	800292c <prints+0x70>
		for ( ; width > 0; --width) {
 8002914:	e007      	b.n	8002926 <prints+0x6a>
			printchar (out, padchar);
 8002916:	68f8      	ldr	r0, [r7, #12]
 8002918:	4631      	mov	r1, r6
 800291a:	f7ff ffb7 	bl	800288c <printchar>
			++pc;
 800291e:	3401      	adds	r4, #1
		if (len >= width) width = 0;
		else width -= len;
		if (pad & PAD_ZERO) padchar = '0';
	}
	if (!(pad & PAD_RIGHT)) {
		for ( ; width > 0; --width) {
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	3b01      	subs	r3, #1
 8002924:	607b      	str	r3, [r7, #4]
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	2b00      	cmp	r3, #0
 800292a:	dcf4      	bgt.n	8002916 <prints+0x5a>
			printchar (out, padchar);
			++pc;
		}
	}
	for ( ; *string ; ++string) {
 800292c:	e009      	b.n	8002942 <prints+0x86>
		printchar (out, *string);
 800292e:	68bb      	ldr	r3, [r7, #8]
 8002930:	781b      	ldrb	r3, [r3, #0]
 8002932:	68f8      	ldr	r0, [r7, #12]
 8002934:	4619      	mov	r1, r3
 8002936:	f7ff ffa9 	bl	800288c <printchar>
		++pc;
 800293a:	3401      	adds	r4, #1
		for ( ; width > 0; --width) {
			printchar (out, padchar);
			++pc;
		}
	}
	for ( ; *string ; ++string) {
 800293c:	68bb      	ldr	r3, [r7, #8]
 800293e:	3301      	adds	r3, #1
 8002940:	60bb      	str	r3, [r7, #8]
 8002942:	68bb      	ldr	r3, [r7, #8]
 8002944:	781b      	ldrb	r3, [r3, #0]
 8002946:	2b00      	cmp	r3, #0
 8002948:	d1f1      	bne.n	800292e <prints+0x72>
		printchar (out, *string);
		++pc;
	}
	for ( ; width > 0; --width) {
 800294a:	e007      	b.n	800295c <prints+0xa0>
		printchar (out, padchar);
 800294c:	68f8      	ldr	r0, [r7, #12]
 800294e:	4631      	mov	r1, r6
 8002950:	f7ff ff9c 	bl	800288c <printchar>
		++pc;
 8002954:	3401      	adds	r4, #1
	}
	for ( ; *string ; ++string) {
		printchar (out, *string);
		++pc;
	}
	for ( ; width > 0; --width) {
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	3b01      	subs	r3, #1
 800295a:	607b      	str	r3, [r7, #4]
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	2b00      	cmp	r3, #0
 8002960:	dcf4      	bgt.n	800294c <prints+0x90>
		printchar (out, padchar);
		++pc;
	}

	return pc;
 8002962:	4623      	mov	r3, r4
}
 8002964:	4618      	mov	r0, r3
 8002966:	3710      	adds	r7, #16
 8002968:	46bd      	mov	sp, r7
 800296a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800296e:	bf00      	nop

08002970 <printi>:

/* the following should be enough for 32 bit int */
#define PRINT_BUF_LEN 12

static int printi(char **out, int i, int b, int sg, int width, int pad, int letbase)
{
 8002970:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002974:	b089      	sub	sp, #36	; 0x24
 8002976:	af00      	add	r7, sp, #0
 8002978:	60f8      	str	r0, [r7, #12]
 800297a:	60b9      	str	r1, [r7, #8]
 800297c:	607a      	str	r2, [r7, #4]
 800297e:	603b      	str	r3, [r7, #0]
	char print_buf[PRINT_BUF_LEN];
	register char *s;
	register int t, neg = 0, pc = 0;
 8002980:	f04f 0900 	mov.w	r9, #0
 8002984:	f04f 0800 	mov.w	r8, #0
	register unsigned int u = (unsigned int)i;
 8002988:	68bd      	ldr	r5, [r7, #8]

	if (i == 0) {
 800298a:	68bb      	ldr	r3, [r7, #8]
 800298c:	2b00      	cmp	r3, #0
 800298e:	d10d      	bne.n	80029ac <printi+0x3c>
		print_buf[0] = '0';
 8002990:	2330      	movs	r3, #48	; 0x30
 8002992:	753b      	strb	r3, [r7, #20]
		print_buf[1] = '\0';
 8002994:	2300      	movs	r3, #0
 8002996:	757b      	strb	r3, [r7, #21]
		return prints (out, print_buf, width, pad);
 8002998:	f107 0314 	add.w	r3, r7, #20
 800299c:	68f8      	ldr	r0, [r7, #12]
 800299e:	4619      	mov	r1, r3
 80029a0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80029a2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80029a4:	f7ff ff8a 	bl	80028bc <prints>
 80029a8:	4603      	mov	r3, r0
 80029aa:	e049      	b.n	8002a40 <printi+0xd0>
	}

	if (sg && b == 10 && i < 0) {
 80029ac:	683b      	ldr	r3, [r7, #0]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d00a      	beq.n	80029c8 <printi+0x58>
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	2b0a      	cmp	r3, #10
 80029b6:	d107      	bne.n	80029c8 <printi+0x58>
 80029b8:	68bb      	ldr	r3, [r7, #8]
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	da04      	bge.n	80029c8 <printi+0x58>
		neg = 1;
 80029be:	f04f 0901 	mov.w	r9, #1
		u = (unsigned int)-i;
 80029c2:	68bb      	ldr	r3, [r7, #8]
 80029c4:	425b      	negs	r3, r3
 80029c6:	461d      	mov	r5, r3
	}

	s = print_buf + PRINT_BUF_LEN-1;
 80029c8:	f107 0414 	add.w	r4, r7, #20
 80029cc:	340b      	adds	r4, #11
	*s = '\0';
 80029ce:	2300      	movs	r3, #0
 80029d0:	7023      	strb	r3, [r4, #0]

	while (u) {
 80029d2:	e013      	b.n	80029fc <printi+0x8c>
		t = (unsigned int)u % b;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	fbb5 f2f3 	udiv	r2, r5, r3
 80029da:	fb03 f302 	mul.w	r3, r3, r2
 80029de:	1aeb      	subs	r3, r5, r3
 80029e0:	461e      	mov	r6, r3
		if( t >= 10 )
 80029e2:	2e09      	cmp	r6, #9
 80029e4:	dd02      	ble.n	80029ec <printi+0x7c>
			t += letbase - '0' - 10;
 80029e6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80029e8:	3b3a      	subs	r3, #58	; 0x3a
 80029ea:	441e      	add	r6, r3
		*--s = (char)(t + '0');
 80029ec:	3c01      	subs	r4, #1
 80029ee:	b2f3      	uxtb	r3, r6
 80029f0:	3330      	adds	r3, #48	; 0x30
 80029f2:	b2db      	uxtb	r3, r3
 80029f4:	7023      	strb	r3, [r4, #0]
		u /= b;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	fbb5 f5f3 	udiv	r5, r5, r3
	}

	s = print_buf + PRINT_BUF_LEN-1;
	*s = '\0';

	while (u) {
 80029fc:	2d00      	cmp	r5, #0
 80029fe:	d1e9      	bne.n	80029d4 <printi+0x64>
			t += letbase - '0' - 10;
		*--s = (char)(t + '0');
		u /= b;
	}

	if (neg) {
 8002a00:	f1b9 0f00 	cmp.w	r9, #0
 8002a04:	d014      	beq.n	8002a30 <printi+0xc0>
		if( width && (pad & PAD_ZERO) ) {
 8002a06:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d00e      	beq.n	8002a2a <printi+0xba>
 8002a0c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002a0e:	f003 0302 	and.w	r3, r3, #2
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d009      	beq.n	8002a2a <printi+0xba>
			printchar (out, '-');
 8002a16:	68f8      	ldr	r0, [r7, #12]
 8002a18:	212d      	movs	r1, #45	; 0x2d
 8002a1a:	f7ff ff37 	bl	800288c <printchar>
			++pc;
 8002a1e:	f108 0801 	add.w	r8, r8, #1
			--width;
 8002a22:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002a24:	3b01      	subs	r3, #1
 8002a26:	643b      	str	r3, [r7, #64]	; 0x40
 8002a28:	e002      	b.n	8002a30 <printi+0xc0>
		}
		else {
			*--s = '-';
 8002a2a:	3c01      	subs	r4, #1
 8002a2c:	232d      	movs	r3, #45	; 0x2d
 8002a2e:	7023      	strb	r3, [r4, #0]
		}
	}

	return pc + prints (out, s, width, pad);
 8002a30:	68f8      	ldr	r0, [r7, #12]
 8002a32:	4621      	mov	r1, r4
 8002a34:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002a36:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002a38:	f7ff ff40 	bl	80028bc <prints>
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	4443      	add	r3, r8
}
 8002a40:	4618      	mov	r0, r3
 8002a42:	3724      	adds	r7, #36	; 0x24
 8002a44:	46bd      	mov	sp, r7
 8002a46:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002a4a:	bf00      	nop

08002a4c <print>:

static int print( char **out, const char *format, va_list args )
{
 8002a4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002a50:	b08a      	sub	sp, #40	; 0x28
 8002a52:	af04      	add	r7, sp, #16
 8002a54:	60f8      	str	r0, [r7, #12]
 8002a56:	60b9      	str	r1, [r7, #8]
 8002a58:	607a      	str	r2, [r7, #4]
	register int width, pad;
	register int pc = 0;
 8002a5a:	2400      	movs	r4, #0
	char scr[2];

	for (; *format != 0; ++format) {
 8002a5c:	e0cc      	b.n	8002bf8 <print+0x1ac>
		if (*format == '%') {
 8002a5e:	68bb      	ldr	r3, [r7, #8]
 8002a60:	781b      	ldrb	r3, [r3, #0]
 8002a62:	2b25      	cmp	r3, #37	; 0x25
 8002a64:	f040 80be 	bne.w	8002be4 <print+0x198>
			++format;
 8002a68:	68bb      	ldr	r3, [r7, #8]
 8002a6a:	3301      	adds	r3, #1
 8002a6c:	60bb      	str	r3, [r7, #8]
			width = pad = 0;
 8002a6e:	2600      	movs	r6, #0
 8002a70:	4635      	mov	r5, r6
			if (*format == '\0') break;
 8002a72:	68bb      	ldr	r3, [r7, #8]
 8002a74:	781b      	ldrb	r3, [r3, #0]
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d100      	bne.n	8002a7c <print+0x30>
 8002a7a:	e0c2      	b.n	8002c02 <print+0x1b6>
			if (*format == '%') goto out;
 8002a7c:	68bb      	ldr	r3, [r7, #8]
 8002a7e:	781b      	ldrb	r3, [r3, #0]
 8002a80:	2b25      	cmp	r3, #37	; 0x25
 8002a82:	d100      	bne.n	8002a86 <print+0x3a>
 8002a84:	e0ae      	b.n	8002be4 <print+0x198>
			if (*format == '-') {
 8002a86:	68bb      	ldr	r3, [r7, #8]
 8002a88:	781b      	ldrb	r3, [r3, #0]
 8002a8a:	2b2d      	cmp	r3, #45	; 0x2d
 8002a8c:	d104      	bne.n	8002a98 <print+0x4c>
				++format;
 8002a8e:	68bb      	ldr	r3, [r7, #8]
 8002a90:	3301      	adds	r3, #1
 8002a92:	60bb      	str	r3, [r7, #8]
				pad = PAD_RIGHT;
 8002a94:	2601      	movs	r6, #1
			}
			while (*format == '0') {
 8002a96:	e005      	b.n	8002aa4 <print+0x58>
 8002a98:	e004      	b.n	8002aa4 <print+0x58>
				++format;
 8002a9a:	68bb      	ldr	r3, [r7, #8]
 8002a9c:	3301      	adds	r3, #1
 8002a9e:	60bb      	str	r3, [r7, #8]
				pad |= PAD_ZERO;
 8002aa0:	f046 0602 	orr.w	r6, r6, #2
			if (*format == '%') goto out;
			if (*format == '-') {
				++format;
				pad = PAD_RIGHT;
			}
			while (*format == '0') {
 8002aa4:	68bb      	ldr	r3, [r7, #8]
 8002aa6:	781b      	ldrb	r3, [r3, #0]
 8002aa8:	2b30      	cmp	r3, #48	; 0x30
 8002aaa:	d0f6      	beq.n	8002a9a <print+0x4e>
				++format;
				pad |= PAD_ZERO;
			}
			for ( ; *format >= '0' && *format <= '9'; ++format) {
 8002aac:	e00b      	b.n	8002ac6 <print+0x7a>
				width *= 10;
 8002aae:	462b      	mov	r3, r5
 8002ab0:	009b      	lsls	r3, r3, #2
 8002ab2:	442b      	add	r3, r5
 8002ab4:	005b      	lsls	r3, r3, #1
 8002ab6:	461d      	mov	r5, r3
				width += *format - '0';
 8002ab8:	68bb      	ldr	r3, [r7, #8]
 8002aba:	781b      	ldrb	r3, [r3, #0]
 8002abc:	3b30      	subs	r3, #48	; 0x30
 8002abe:	441d      	add	r5, r3
			}
			while (*format == '0') {
				++format;
				pad |= PAD_ZERO;
			}
			for ( ; *format >= '0' && *format <= '9'; ++format) {
 8002ac0:	68bb      	ldr	r3, [r7, #8]
 8002ac2:	3301      	adds	r3, #1
 8002ac4:	60bb      	str	r3, [r7, #8]
 8002ac6:	68bb      	ldr	r3, [r7, #8]
 8002ac8:	781b      	ldrb	r3, [r3, #0]
 8002aca:	2b2f      	cmp	r3, #47	; 0x2f
 8002acc:	d903      	bls.n	8002ad6 <print+0x8a>
 8002ace:	68bb      	ldr	r3, [r7, #8]
 8002ad0:	781b      	ldrb	r3, [r3, #0]
 8002ad2:	2b39      	cmp	r3, #57	; 0x39
 8002ad4:	d9eb      	bls.n	8002aae <print+0x62>
				width *= 10;
				width += *format - '0';
			}
			if( *format == 's' ) {
 8002ad6:	68bb      	ldr	r3, [r7, #8]
 8002ad8:	781b      	ldrb	r3, [r3, #0]
 8002ada:	2b73      	cmp	r3, #115	; 0x73
 8002adc:	d113      	bne.n	8002b06 <print+0xba>
				register char *s = (char *)va_arg( args, int );
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	1d1a      	adds	r2, r3, #4
 8002ae2:	607a      	str	r2, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	4698      	mov	r8, r3
				pc += prints (out, s?s:"(null)", width, pad);
 8002ae8:	f1b8 0f00 	cmp.w	r8, #0
 8002aec:	d001      	beq.n	8002af2 <print+0xa6>
 8002aee:	4643      	mov	r3, r8
 8002af0:	e000      	b.n	8002af4 <print+0xa8>
 8002af2:	4b4a      	ldr	r3, [pc, #296]	; (8002c1c <print+0x1d0>)
 8002af4:	68f8      	ldr	r0, [r7, #12]
 8002af6:	4619      	mov	r1, r3
 8002af8:	462a      	mov	r2, r5
 8002afa:	4633      	mov	r3, r6
 8002afc:	f7ff fede 	bl	80028bc <prints>
 8002b00:	4603      	mov	r3, r0
 8002b02:	441c      	add	r4, r3
				continue;
 8002b04:	e075      	b.n	8002bf2 <print+0x1a6>
			}
			if( *format == 'd' || *format == 'i' ) {
 8002b06:	68bb      	ldr	r3, [r7, #8]
 8002b08:	781b      	ldrb	r3, [r3, #0]
 8002b0a:	2b64      	cmp	r3, #100	; 0x64
 8002b0c:	d003      	beq.n	8002b16 <print+0xca>
 8002b0e:	68bb      	ldr	r3, [r7, #8]
 8002b10:	781b      	ldrb	r3, [r3, #0]
 8002b12:	2b69      	cmp	r3, #105	; 0x69
 8002b14:	d110      	bne.n	8002b38 <print+0xec>
				pc += printi (out, va_arg( args, int ), 10, 1, width, pad, 'a');
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	1d1a      	adds	r2, r3, #4
 8002b1a:	607a      	str	r2, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	9500      	str	r5, [sp, #0]
 8002b20:	9601      	str	r6, [sp, #4]
 8002b22:	2261      	movs	r2, #97	; 0x61
 8002b24:	9202      	str	r2, [sp, #8]
 8002b26:	68f8      	ldr	r0, [r7, #12]
 8002b28:	4619      	mov	r1, r3
 8002b2a:	220a      	movs	r2, #10
 8002b2c:	2301      	movs	r3, #1
 8002b2e:	f7ff ff1f 	bl	8002970 <printi>
 8002b32:	4603      	mov	r3, r0
 8002b34:	441c      	add	r4, r3
				continue;
 8002b36:	e05c      	b.n	8002bf2 <print+0x1a6>
			}
			if( *format == 'x' ) {
 8002b38:	68bb      	ldr	r3, [r7, #8]
 8002b3a:	781b      	ldrb	r3, [r3, #0]
 8002b3c:	2b78      	cmp	r3, #120	; 0x78
 8002b3e:	d110      	bne.n	8002b62 <print+0x116>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'a');
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	1d1a      	adds	r2, r3, #4
 8002b44:	607a      	str	r2, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	9500      	str	r5, [sp, #0]
 8002b4a:	9601      	str	r6, [sp, #4]
 8002b4c:	2261      	movs	r2, #97	; 0x61
 8002b4e:	9202      	str	r2, [sp, #8]
 8002b50:	68f8      	ldr	r0, [r7, #12]
 8002b52:	4619      	mov	r1, r3
 8002b54:	2210      	movs	r2, #16
 8002b56:	2300      	movs	r3, #0
 8002b58:	f7ff ff0a 	bl	8002970 <printi>
 8002b5c:	4603      	mov	r3, r0
 8002b5e:	441c      	add	r4, r3
				continue;
 8002b60:	e047      	b.n	8002bf2 <print+0x1a6>
			}
			if( *format == 'X' ) {
 8002b62:	68bb      	ldr	r3, [r7, #8]
 8002b64:	781b      	ldrb	r3, [r3, #0]
 8002b66:	2b58      	cmp	r3, #88	; 0x58
 8002b68:	d110      	bne.n	8002b8c <print+0x140>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'A');
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	1d1a      	adds	r2, r3, #4
 8002b6e:	607a      	str	r2, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	9500      	str	r5, [sp, #0]
 8002b74:	9601      	str	r6, [sp, #4]
 8002b76:	2241      	movs	r2, #65	; 0x41
 8002b78:	9202      	str	r2, [sp, #8]
 8002b7a:	68f8      	ldr	r0, [r7, #12]
 8002b7c:	4619      	mov	r1, r3
 8002b7e:	2210      	movs	r2, #16
 8002b80:	2300      	movs	r3, #0
 8002b82:	f7ff fef5 	bl	8002970 <printi>
 8002b86:	4603      	mov	r3, r0
 8002b88:	441c      	add	r4, r3
				continue;
 8002b8a:	e032      	b.n	8002bf2 <print+0x1a6>
			}
			if( *format == 'u' ) {
 8002b8c:	68bb      	ldr	r3, [r7, #8]
 8002b8e:	781b      	ldrb	r3, [r3, #0]
 8002b90:	2b75      	cmp	r3, #117	; 0x75
 8002b92:	d110      	bne.n	8002bb6 <print+0x16a>
				pc += printi (out, va_arg( args, int ), 10, 0, width, pad, 'a');
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	1d1a      	adds	r2, r3, #4
 8002b98:	607a      	str	r2, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	9500      	str	r5, [sp, #0]
 8002b9e:	9601      	str	r6, [sp, #4]
 8002ba0:	2261      	movs	r2, #97	; 0x61
 8002ba2:	9202      	str	r2, [sp, #8]
 8002ba4:	68f8      	ldr	r0, [r7, #12]
 8002ba6:	4619      	mov	r1, r3
 8002ba8:	220a      	movs	r2, #10
 8002baa:	2300      	movs	r3, #0
 8002bac:	f7ff fee0 	bl	8002970 <printi>
 8002bb0:	4603      	mov	r3, r0
 8002bb2:	441c      	add	r4, r3
				continue;
 8002bb4:	e01d      	b.n	8002bf2 <print+0x1a6>
			}
			if( *format == 'c' ) {
 8002bb6:	68bb      	ldr	r3, [r7, #8]
 8002bb8:	781b      	ldrb	r3, [r3, #0]
 8002bba:	2b63      	cmp	r3, #99	; 0x63
 8002bbc:	d119      	bne.n	8002bf2 <print+0x1a6>
				/* char are converted to int then pushed on the stack */
				scr[0] = (char)va_arg( args, int );
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	1d1a      	adds	r2, r3, #4
 8002bc2:	607a      	str	r2, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	b2db      	uxtb	r3, r3
 8002bc8:	753b      	strb	r3, [r7, #20]
				scr[1] = '\0';
 8002bca:	2300      	movs	r3, #0
 8002bcc:	757b      	strb	r3, [r7, #21]
				pc += prints (out, scr, width, pad);
 8002bce:	f107 0314 	add.w	r3, r7, #20
 8002bd2:	68f8      	ldr	r0, [r7, #12]
 8002bd4:	4619      	mov	r1, r3
 8002bd6:	462a      	mov	r2, r5
 8002bd8:	4633      	mov	r3, r6
 8002bda:	f7ff fe6f 	bl	80028bc <prints>
 8002bde:	4603      	mov	r3, r0
 8002be0:	441c      	add	r4, r3
				continue;
 8002be2:	e006      	b.n	8002bf2 <print+0x1a6>
			}
		}
		else {
		out:
			printchar (out, *format);
 8002be4:	68bb      	ldr	r3, [r7, #8]
 8002be6:	781b      	ldrb	r3, [r3, #0]
 8002be8:	68f8      	ldr	r0, [r7, #12]
 8002bea:	4619      	mov	r1, r3
 8002bec:	f7ff fe4e 	bl	800288c <printchar>
			++pc;
 8002bf0:	3401      	adds	r4, #1
{
	register int width, pad;
	register int pc = 0;
	char scr[2];

	for (; *format != 0; ++format) {
 8002bf2:	68bb      	ldr	r3, [r7, #8]
 8002bf4:	3301      	adds	r3, #1
 8002bf6:	60bb      	str	r3, [r7, #8]
 8002bf8:	68bb      	ldr	r3, [r7, #8]
 8002bfa:	781b      	ldrb	r3, [r3, #0]
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	f47f af2e 	bne.w	8002a5e <print+0x12>
		out:
			printchar (out, *format);
			++pc;
		}
	}
	if (out) **out = '\0';
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d003      	beq.n	8002c10 <print+0x1c4>
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	701a      	strb	r2, [r3, #0]
	va_end( args );
	return pc;
 8002c10:	4623      	mov	r3, r4
}
 8002c12:	4618      	mov	r0, r3
 8002c14:	3718      	adds	r7, #24
 8002c16:	46bd      	mov	sp, r7
 8002c18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002c1c:	08008330 	.word	0x08008330

08002c20 <sprintf>:
	va_start( args, format );
	return print( 0, format, args );
}

int sprintf(char *out, const char *format, ...)
{
 8002c20:	b40e      	push	{r1, r2, r3}
 8002c22:	b580      	push	{r7, lr}
 8002c24:	b085      	sub	sp, #20
 8002c26:	af00      	add	r7, sp, #0
 8002c28:	6078      	str	r0, [r7, #4]
	va_list args;

	va_start( args, format );
 8002c2a:	f107 0320 	add.w	r3, r7, #32
 8002c2e:	60fb      	str	r3, [r7, #12]
	return print( &out, format, args );
 8002c30:	1d3b      	adds	r3, r7, #4
 8002c32:	4618      	mov	r0, r3
 8002c34:	69f9      	ldr	r1, [r7, #28]
 8002c36:	68fa      	ldr	r2, [r7, #12]
 8002c38:	f7ff ff08 	bl	8002a4c <print>
 8002c3c:	4603      	mov	r3, r0
}
 8002c3e:	4618      	mov	r0, r3
 8002c40:	3714      	adds	r7, #20
 8002c42:	46bd      	mov	sp, r7
 8002c44:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002c48:	b003      	add	sp, #12
 8002c4a:	4770      	bx	lr

08002c4c <NVIC_SetPendingIRQ>:
    The interrupt number cannot be a negative value.

    \param [in]      IRQn  Number of the interrupt for set pending
 */
static __INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	b083      	sub	sp, #12
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	4603      	mov	r3, r0
 8002c54:	71fb      	strb	r3, [r7, #7]
  NVIC->ISPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* set interrupt pending */
 8002c56:	4b09      	ldr	r3, [pc, #36]	; (8002c7c <NVIC_SetPendingIRQ+0x30>)
 8002c58:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8002c5c:	0952      	lsrs	r2, r2, #5
 8002c5e:	79f9      	ldrb	r1, [r7, #7]
 8002c60:	f001 011f 	and.w	r1, r1, #31
 8002c64:	2001      	movs	r0, #1
 8002c66:	fa00 f101 	lsl.w	r1, r0, r1
 8002c6a:	3240      	adds	r2, #64	; 0x40
 8002c6c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8002c70:	370c      	adds	r7, #12
 8002c72:	46bd      	mov	sp, r7
 8002c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c78:	4770      	bx	lr
 8002c7a:	bf00      	nop
 8002c7c:	e000e100 	.word	0xe000e100

08002c80 <main>:


/*-----------------------------------------------------------*/

int main(void)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b086      	sub	sp, #24
 8002c84:	af04      	add	r7, sp, #16
	/*<! Configure the hardware ready to run the test. */
	prvSetupHardware();;
 8002c86:	f000 f855 	bl	8002d34 <prvSetupHardware>
	
	// ============now register CLI commands ===================
	
	FreeRTOS_CLIRegisterCommand( &xMotorCommand );
 8002c8a:	481f      	ldr	r0, [pc, #124]	; (8002d08 <main+0x88>)
 8002c8c:	f002 f9ce 	bl	800502c <FreeRTOS_CLIRegisterCommand>
       		

	// =============== register CLI commands ===================
	int sr = sizeof(QueueTelegram);
 8002c90:	231c      	movs	r3, #28
 8002c92:	607b      	str	r3, [r7, #4]
	sr = sizeof (QueueTelegram *);
 8002c94:	2304      	movs	r3, #4
 8002c96:	607b      	str	r3, [r7, #4]
	// create queues 
	QSpd_handle = xQueueCreate(1, sizeof(QueueTelegram));
 8002c98:	2001      	movs	r0, #1
 8002c9a:	211c      	movs	r1, #28
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	f001 f9b3 	bl	8004008 <xQueueGenericCreate>
 8002ca2:	4602      	mov	r2, r0
 8002ca4:	4b19      	ldr	r3, [pc, #100]	; (8002d0c <main+0x8c>)
 8002ca6:	601a      	str	r2, [r3, #0]


/*------------------added by Matic Knap 24 Jun 2014 ---------------------------------*/

	// echo server task 
	xTaskCreate(set_macTask, "SETMAC", configMINIMAL_STACK_SIZE*10, 
 8002ca8:	2301      	movs	r3, #1
 8002caa:	9300      	str	r3, [sp, #0]
 8002cac:	4b18      	ldr	r3, [pc, #96]	; (8002d10 <main+0x90>)
 8002cae:	9301      	str	r3, [sp, #4]
 8002cb0:	2300      	movs	r3, #0
 8002cb2:	9302      	str	r3, [sp, #8]
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	9303      	str	r3, [sp, #12]
 8002cb8:	4816      	ldr	r0, [pc, #88]	; (8002d14 <main+0x94>)
 8002cba:	4917      	ldr	r1, [pc, #92]	; (8002d18 <main+0x98>)
 8002cbc:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	f000 f999 	bl	8002ff8 <xTaskGenericCreate>
			NULL, mainFLASH_TASK_PRIORITY, &set_macTaskHandle);
	
	// run motor task 
	xTaskCreate(motorControl_task, "motorH", configMINIMAL_STACK_SIZE*10,
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	9300      	str	r3, [sp, #0]
 8002cca:	4b14      	ldr	r3, [pc, #80]	; (8002d1c <main+0x9c>)
 8002ccc:	9301      	str	r3, [sp, #4]
 8002cce:	2300      	movs	r3, #0
 8002cd0:	9302      	str	r3, [sp, #8]
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	9303      	str	r3, [sp, #12]
 8002cd6:	4812      	ldr	r0, [pc, #72]	; (8002d20 <main+0xa0>)
 8002cd8:	4912      	ldr	r1, [pc, #72]	; (8002d24 <main+0xa4>)
 8002cda:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 8002cde:	2300      	movs	r3, #0
 8002ce0:	f000 f98a 	bl	8002ff8 <xTaskGenericCreate>
		       	NULL, mainFLASH_TASK_PRIORITY, &motorHBHandle);

	// set motor task 
	xTaskCreate(motorHeartBeat_task, "mHeratBeat", configMINIMAL_STACK_SIZE*10,		       				
 8002ce4:	2301      	movs	r3, #1
 8002ce6:	9300      	str	r3, [sp, #0]
 8002ce8:	4b0f      	ldr	r3, [pc, #60]	; (8002d28 <main+0xa8>)
 8002cea:	9301      	str	r3, [sp, #4]
 8002cec:	2300      	movs	r3, #0
 8002cee:	9302      	str	r3, [sp, #8]
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	9303      	str	r3, [sp, #12]
 8002cf4:	480d      	ldr	r0, [pc, #52]	; (8002d2c <main+0xac>)
 8002cf6:	490e      	ldr	r1, [pc, #56]	; (8002d30 <main+0xb0>)
 8002cf8:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	f000 f97b 	bl	8002ff8 <xTaskGenericCreate>
	mainCREATE_SIMPLE_LED_FLASHER_DEMO_ONLY is set to 0 (at the top of this
	file).  See the comments at the top of this file for more information. */
	//prvOptionallyCreateComprehensveTestApplication();

	/* Start the scheduler. */
	vTaskStartScheduler();
 8002d02:	f000 fbbb 	bl	800347c <vTaskStartScheduler>
	/* If all is well, the scheduler will now be running, and the following line
	will never be reached.  If the following line does execute, then there was
	insufficient FreeRTOS heap memory available for the idle and/or timer tasks
	to be created.  See the memory management section on the FreeRTOS web site
	for more details. */
	for( ;; );
 8002d06:	e7fe      	b.n	8002d06 <main+0x86>
 8002d08:	08008924 	.word	0x08008924
 8002d0c:	200131f8 	.word	0x200131f8
 8002d10:	200141b8 	.word	0x200141b8
 8002d14:	080015b1 	.word	0x080015b1
 8002d18:	0800838c 	.word	0x0800838c
 8002d1c:	200131f0 	.word	0x200131f0
 8002d20:	08001e11 	.word	0x08001e11
 8002d24:	08008394 	.word	0x08008394
 8002d28:	200139d0 	.word	0x200139d0
 8002d2c:	08001de9 	.word	0x08001de9
 8002d30:	0800839c 	.word	0x0800839c

08002d34 <prvSetupHardware>:
/*! 	\fn static void prvSetupHardware(void) 
 *	\brief Sets up hardware
 * 	
 */
void prvSetupHardware( void )
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b084      	sub	sp, #16
 8002d38:	af04      	add	r7, sp, #16
	/* Setup STM32 system (clock, PLL and Flash configuration) */
	SystemInit();
 8002d3a:	f000 f8af 	bl	8002e9c <SystemInit>

	/* Ensure all priority bits are assigned as preemption priority bits. */
	NVIC_PriorityGroupConfig( NVIC_PriorityGroup_4 );
 8002d3e:	f44f 7040 	mov.w	r0, #768	; 0x300
 8002d42:	f002 fc61 	bl	8005608 <NVIC_PriorityGroupConfig>
	
	//init_SPIx();
	init_SPIx();	
 8002d46:	f7fd fae3 	bl	8000310 <init_SPIx>
	
	// init USARTx 
	init_USARTx();
 8002d4a:	f7fe fc71 	bl	8001630 <init_USARTx>
	 * Function : 		init_W5200 from W5200.c file 
	 * Stack size :		5 times minimial stack size 
	 * Task priority :	main flash task priority + 1 
	 * Parameters 	 :	no parameters (NULL)
	 */  
	xTaskCreate(init_W5200, "init_W5200", configMINIMAL_STACK_SIZE*5, 
 8002d4e:	2302      	movs	r3, #2
 8002d50:	9300      	str	r3, [sp, #0]
 8002d52:	2300      	movs	r3, #0
 8002d54:	9301      	str	r3, [sp, #4]
 8002d56:	2300      	movs	r3, #0
 8002d58:	9302      	str	r3, [sp, #8]
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	9303      	str	r3, [sp, #12]
 8002d5e:	4804      	ldr	r0, [pc, #16]	; (8002d70 <prvSetupHardware+0x3c>)
 8002d60:	4904      	ldr	r1, [pc, #16]	; (8002d74 <prvSetupHardware+0x40>)
 8002d62:	f44f 62a0 	mov.w	r2, #1280	; 0x500
 8002d66:	2300      	movs	r3, #0
 8002d68:	f000 f946 	bl	8002ff8 <xTaskGenericCreate>
			NULL, mainFLASH_TASK_PRIORITY + 1 , NULL);
	
	
}
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	bd80      	pop	{r7, pc}
 8002d70:	08000ac5 	.word	0x08000ac5
 8002d74:	080083a8 	.word	0x080083a8

08002d78 <vApplicationTickHook>:
/*-----------------------------------------------------------*/

void vApplicationTickHook( void )
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	af00      	add	r7, sp, #0
	#if ( mainCREATE_SIMPLE_LED_FLASHER_DEMO_ONLY == 0 )
	{
		/* Just to verify that the interrupt nesting behaves as expected,
		increment ulFPUInterruptNesting on entry, and decrement it on exit. */
		ulFPUInterruptNesting++;
 8002d7c:	4b06      	ldr	r3, [pc, #24]	; (8002d98 <vApplicationTickHook+0x20>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	1c5a      	adds	r2, r3, #1
 8002d82:	4b05      	ldr	r3, [pc, #20]	; (8002d98 <vApplicationTickHook+0x20>)
 8002d84:	601a      	str	r2, [r3, #0]

		/* Trigger a timer 2 interrupt, which will fill the registers with a
		different value and itself trigger a timer 3 interrupt.  Note that the
		timers are not actually used.  The timer 2 and 3 interrupt vectors are
		just used for convenience. */
		NVIC_SetPendingIRQ( TIM2_IRQn );
 8002d86:	201c      	movs	r0, #28
 8002d88:	f7ff ff60 	bl	8002c4c <NVIC_SetPendingIRQ>
		/* Ensure that, after returning from the nested interrupts, all the FPU
		registers contain the value to which they were set by the tick hook
		function. */
		//configASSERT( ulRegTestCheckFlopRegistersContainParameterValue( 0UL ) );

		ulFPUInterruptNesting--;
 8002d8c:	4b02      	ldr	r3, [pc, #8]	; (8002d98 <vApplicationTickHook+0x20>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	1e5a      	subs	r2, r3, #1
 8002d92:	4b01      	ldr	r3, [pc, #4]	; (8002d98 <vApplicationTickHook+0x20>)
 8002d94:	601a      	str	r2, [r3, #0]
	}
	#endif
}
 8002d96:	bd80      	pop	{r7, pc}
 8002d98:	20000490 	.word	0x20000490

08002d9c <TIM3_IRQHandler>:
	NVIC_Init( &NVIC_InitStructure );
}
/*-----------------------------------------------------------*/

void TIM3_IRQHandler( void )
{
 8002d9c:	b480      	push	{r7}
 8002d9e:	af00      	add	r7, sp, #0
	/* Just to verify that the interrupt nesting behaves as expected, increment
	ulFPUInterruptNesting on entry, and decrement it on exit. */
	ulFPUInterruptNesting++;
 8002da0:	4b0b      	ldr	r3, [pc, #44]	; (8002dd0 <TIM3_IRQHandler+0x34>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	1c5a      	adds	r2, r3, #1
 8002da6:	4b0a      	ldr	r3, [pc, #40]	; (8002dd0 <TIM3_IRQHandler+0x34>)
 8002da8:	601a      	str	r2, [r3, #0]

	/* This is the highest priority interrupt in the chain of forced nesting
	interrupts, so latch the maximum value reached by ulFPUInterruptNesting.
	This is done purely to allow verification that the nesting depth reaches
	that intended. */
	if( ulFPUInterruptNesting > ulMaxFPUInterruptNesting )
 8002daa:	4b09      	ldr	r3, [pc, #36]	; (8002dd0 <TIM3_IRQHandler+0x34>)
 8002dac:	681a      	ldr	r2, [r3, #0]
 8002dae:	4b09      	ldr	r3, [pc, #36]	; (8002dd4 <TIM3_IRQHandler+0x38>)
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	429a      	cmp	r2, r3
 8002db4:	d903      	bls.n	8002dbe <TIM3_IRQHandler+0x22>
	{
		ulMaxFPUInterruptNesting = ulFPUInterruptNesting;
 8002db6:	4b06      	ldr	r3, [pc, #24]	; (8002dd0 <TIM3_IRQHandler+0x34>)
 8002db8:	681a      	ldr	r2, [r3, #0]
 8002dba:	4b06      	ldr	r3, [pc, #24]	; (8002dd4 <TIM3_IRQHandler+0x38>)
 8002dbc:	601a      	str	r2, [r3, #0]

	/* Fill the FPU registers with 99 to overwrite the values written by
	TIM2_IRQHandler(). */
	//vRegTestClearFlopRegistersToParameterValue( 99UL );

	ulFPUInterruptNesting--;
 8002dbe:	4b04      	ldr	r3, [pc, #16]	; (8002dd0 <TIM3_IRQHandler+0x34>)
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	1e5a      	subs	r2, r3, #1
 8002dc4:	4b02      	ldr	r3, [pc, #8]	; (8002dd0 <TIM3_IRQHandler+0x34>)
 8002dc6:	601a      	str	r2, [r3, #0]
}
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dce:	4770      	bx	lr
 8002dd0:	20000490 	.word	0x20000490
 8002dd4:	20000494 	.word	0x20000494

08002dd8 <TIM2_IRQHandler>:
/*-----------------------------------------------------------*/

void TIM2_IRQHandler( void )
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	af00      	add	r7, sp, #0
	/* Just to verify that the interrupt nesting behaves as expected, increment
	ulFPUInterruptNesting on entry, and decrement it on exit. */
	ulFPUInterruptNesting++;
 8002ddc:	4b06      	ldr	r3, [pc, #24]	; (8002df8 <TIM2_IRQHandler+0x20>)
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	1c5a      	adds	r2, r3, #1
 8002de2:	4b05      	ldr	r3, [pc, #20]	; (8002df8 <TIM2_IRQHandler+0x20>)
 8002de4:	601a      	str	r2, [r3, #0]
	/* Fill the FPU registers with 1. */
	//vRegTestClearFlopRegistersToParameterValue( 1UL );

	/* Trigger a timer 3 interrupt, which will fill the registers with a
	different value. */
	NVIC_SetPendingIRQ( TIM3_IRQn );
 8002de6:	201d      	movs	r0, #29
 8002de8:	f7ff ff30 	bl	8002c4c <NVIC_SetPendingIRQ>
	/* Ensure that, after returning from the nesting interrupt, all the FPU
	registers contain the value to which they were set by this interrupt
	function. */
	//configASSERT( ulRegTestCheckFlopRegistersContainParameterValue( 1UL ) );

	ulFPUInterruptNesting--;
 8002dec:	4b02      	ldr	r3, [pc, #8]	; (8002df8 <TIM2_IRQHandler+0x20>)
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	1e5a      	subs	r2, r3, #1
 8002df2:	4b01      	ldr	r3, [pc, #4]	; (8002df8 <TIM2_IRQHandler+0x20>)
 8002df4:	601a      	str	r2, [r3, #0]
}
 8002df6:	bd80      	pop	{r7, pc}
 8002df8:	20000490 	.word	0x20000490

08002dfc <vApplicationMallocFailedHook>:


/*-----------------------------------------------------------*/

void vApplicationMallocFailedHook( void )
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	af00      	add	r7, sp, #0
	demo application.  If heap_1.c or heap_2.c are used, then the size of the
	heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
	FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
	to query the size of free heap space that remains (although it does not
	provide information on how the remaining heap might be fragmented). */
	taskDISABLE_INTERRUPTS();
 8002e00:	f001 fe04 	bl	8004a0c <ulPortSetInterruptMask>
	for( ;; );
 8002e04:	e7fe      	b.n	8002e04 <vApplicationMallocFailedHook+0x8>
 8002e06:	bf00      	nop

08002e08 <vApplicationIdleHook>:
}
/*-----------------------------------------------------------*/

void vApplicationIdleHook( void )
{
 8002e08:	b480      	push	{r7}
 8002e0a:	af00      	add	r7, sp, #0
	specified, or call vTaskDelay()).  If the application makes use of the
	vTaskDelete() API function (as this demo application does) then it is also
	important that vApplicationIdleHook() is permitted to return to its calling
	unction, because it is the responsibility of the idle task to clean up
	memory allocated by the kernel to any task that has since been deleted. */
}
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e12:	4770      	bx	lr

08002e14 <vApplicationStackOverflowHook>:
/*-----------------------------------------------------------*/

void vApplicationStackOverflowHook( xTaskHandle pxTask, signed char *pcTaskName )
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	b082      	sub	sp, #8
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	6078      	str	r0, [r7, #4]
 8002e1c:	6039      	str	r1, [r7, #0]
	( void ) pxTask;

	/* Run time stack overflow checking is performed if
	configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2.  This hook
	function is called if a stack overflow is detected. */
	taskDISABLE_INTERRUPTS();
 8002e1e:	f001 fdf5 	bl	8004a0c <ulPortSetInterruptMask>
	for( ;; );
 8002e22:	e7fe      	b.n	8002e22 <vApplicationStackOverflowHook+0xe>

08002e24 <assert_failed>:
}
///*-----------------------------------------------------------*/
void assert_failed(uint8_t* file, uint32_t line){
 8002e24:	b480      	push	{r7}
 8002e26:	b083      	sub	sp, #12
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
 8002e2c:	6039      	str	r1, [r7, #0]

}
 8002e2e:	370c      	adds	r7, #12
 8002e30:	46bd      	mov	sp, r7
 8002e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e36:	4770      	bx	lr

08002e38 <Reset_Handler>:
 8002e38:	2100      	movs	r1, #0
 8002e3a:	f000 b804 	b.w	8002e46 <LoopCopyDataInit>

08002e3e <CopyDataInit>:
 8002e3e:	4b10      	ldr	r3, [pc, #64]	; (8002e80 <LoopFillZerobss+0x22>)
 8002e40:	585b      	ldr	r3, [r3, r1]
 8002e42:	5043      	str	r3, [r0, r1]
 8002e44:	3104      	adds	r1, #4

08002e46 <LoopCopyDataInit>:
 8002e46:	480f      	ldr	r0, [pc, #60]	; (8002e84 <LoopFillZerobss+0x26>)
 8002e48:	4b0f      	ldr	r3, [pc, #60]	; (8002e88 <LoopFillZerobss+0x2a>)
 8002e4a:	1842      	adds	r2, r0, r1
 8002e4c:	429a      	cmp	r2, r3
 8002e4e:	f4ff aff6 	bcc.w	8002e3e <CopyDataInit>
 8002e52:	4a0e      	ldr	r2, [pc, #56]	; (8002e8c <LoopFillZerobss+0x2e>)
 8002e54:	f000 b803 	b.w	8002e5e <LoopFillZerobss>

08002e58 <FillZerobss>:
 8002e58:	2300      	movs	r3, #0
 8002e5a:	f842 3b04 	str.w	r3, [r2], #4

08002e5e <LoopFillZerobss>:
 8002e5e:	4b0c      	ldr	r3, [pc, #48]	; (8002e90 <LoopFillZerobss+0x32>)
 8002e60:	429a      	cmp	r2, r3
 8002e62:	f4ff aff9 	bcc.w	8002e58 <FillZerobss>
 8002e66:	480b      	ldr	r0, [pc, #44]	; (8002e94 <LoopFillZerobss+0x36>)
 8002e68:	6801      	ldr	r1, [r0, #0]
 8002e6a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8002e6e:	6001      	str	r1, [r0, #0]
 8002e70:	f000 f814 	bl	8002e9c <SystemInit>
 8002e74:	f004 feba 	bl	8007bec <__libc_init_array>
 8002e78:	f7ff ff02 	bl	8002c80 <main>
 8002e7c:	4770      	bx	lr
 8002e7e:	0000      	.short	0x0000
 8002e80:	08008a88 	.word	0x08008a88
 8002e84:	20000000 	.word	0x20000000
 8002e88:	20000460 	.word	0x20000460
 8002e8c:	20000460 	.word	0x20000460
 8002e90:	200143dc 	.word	0x200143dc
 8002e94:	e000ed88 	.word	0xe000ed88

08002e98 <ADC_IRQHandler>:
 8002e98:	f7ff bffe 	b.w	8002e98 <ADC_IRQHandler>

08002e9c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002ea0:	4b15      	ldr	r3, [pc, #84]	; (8002ef8 <SystemInit+0x5c>)
 8002ea2:	4a15      	ldr	r2, [pc, #84]	; (8002ef8 <SystemInit+0x5c>)
 8002ea4:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8002ea8:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8002eac:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002eb0:	4b12      	ldr	r3, [pc, #72]	; (8002efc <SystemInit+0x60>)
 8002eb2:	4a12      	ldr	r2, [pc, #72]	; (8002efc <SystemInit+0x60>)
 8002eb4:	6812      	ldr	r2, [r2, #0]
 8002eb6:	f042 0201 	orr.w	r2, r2, #1
 8002eba:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002ebc:	4b0f      	ldr	r3, [pc, #60]	; (8002efc <SystemInit+0x60>)
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002ec2:	4a0e      	ldr	r2, [pc, #56]	; (8002efc <SystemInit+0x60>)
 8002ec4:	4b0d      	ldr	r3, [pc, #52]	; (8002efc <SystemInit+0x60>)
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8002ecc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ed0:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8002ed2:	4b0a      	ldr	r3, [pc, #40]	; (8002efc <SystemInit+0x60>)
 8002ed4:	4a0a      	ldr	r2, [pc, #40]	; (8002f00 <SystemInit+0x64>)
 8002ed6:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002ed8:	4b08      	ldr	r3, [pc, #32]	; (8002efc <SystemInit+0x60>)
 8002eda:	4a08      	ldr	r2, [pc, #32]	; (8002efc <SystemInit+0x60>)
 8002edc:	6812      	ldr	r2, [r2, #0]
 8002ede:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002ee2:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8002ee4:	4b05      	ldr	r3, [pc, #20]	; (8002efc <SystemInit+0x60>)
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8002eea:	f000 f80b 	bl	8002f04 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002eee:	4b02      	ldr	r3, [pc, #8]	; (8002ef8 <SystemInit+0x5c>)
 8002ef0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002ef4:	609a      	str	r2, [r3, #8]
#endif
}
 8002ef6:	bd80      	pop	{r7, pc}
 8002ef8:	e000ed00 	.word	0xe000ed00
 8002efc:	40023800 	.word	0x40023800
 8002f00:	24003010 	.word	0x24003010

08002f04 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8002f04:	b480      	push	{r7}
 8002f06:	b083      	sub	sp, #12
 8002f08:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	607b      	str	r3, [r7, #4]
 8002f0e:	2300      	movs	r3, #0
 8002f10:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8002f12:	4b35      	ldr	r3, [pc, #212]	; (8002fe8 <SetSysClock+0xe4>)
 8002f14:	4a34      	ldr	r2, [pc, #208]	; (8002fe8 <SetSysClock+0xe4>)
 8002f16:	6812      	ldr	r2, [r2, #0]
 8002f18:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002f1c:	601a      	str	r2, [r3, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8002f1e:	4b32      	ldr	r3, [pc, #200]	; (8002fe8 <SetSysClock+0xe4>)
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f26:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	3301      	adds	r3, #1
 8002f2c:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d103      	bne.n	8002f3c <SetSysClock+0x38>
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8002f3a:	d1f0      	bne.n	8002f1e <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8002f3c:	4b2a      	ldr	r3, [pc, #168]	; (8002fe8 <SetSysClock+0xe4>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d002      	beq.n	8002f4e <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8002f48:	2301      	movs	r3, #1
 8002f4a:	603b      	str	r3, [r7, #0]
 8002f4c:	e001      	b.n	8002f52 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8002f4e:	2300      	movs	r3, #0
 8002f50:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8002f52:	683b      	ldr	r3, [r7, #0]
 8002f54:	2b01      	cmp	r3, #1
 8002f56:	d142      	bne.n	8002fde <SetSysClock+0xda>
  {
    /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8002f58:	4b23      	ldr	r3, [pc, #140]	; (8002fe8 <SetSysClock+0xe4>)
 8002f5a:	4a23      	ldr	r2, [pc, #140]	; (8002fe8 <SetSysClock+0xe4>)
 8002f5c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002f5e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002f62:	641a      	str	r2, [r3, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 8002f64:	4b21      	ldr	r3, [pc, #132]	; (8002fec <SetSysClock+0xe8>)
 8002f66:	4a21      	ldr	r2, [pc, #132]	; (8002fec <SetSysClock+0xe8>)
 8002f68:	6812      	ldr	r2, [r2, #0]
 8002f6a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002f6e:	601a      	str	r2, [r3, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8002f70:	4b1d      	ldr	r3, [pc, #116]	; (8002fe8 <SetSysClock+0xe4>)
 8002f72:	4a1d      	ldr	r2, [pc, #116]	; (8002fe8 <SetSysClock+0xe4>)
 8002f74:	6892      	ldr	r2, [r2, #8]
 8002f76:	609a      	str	r2, [r3, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8002f78:	4b1b      	ldr	r3, [pc, #108]	; (8002fe8 <SetSysClock+0xe4>)
 8002f7a:	4a1b      	ldr	r2, [pc, #108]	; (8002fe8 <SetSysClock+0xe4>)
 8002f7c:	6892      	ldr	r2, [r2, #8]
 8002f7e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002f82:	609a      	str	r2, [r3, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8002f84:	4b18      	ldr	r3, [pc, #96]	; (8002fe8 <SetSysClock+0xe4>)
 8002f86:	4a18      	ldr	r2, [pc, #96]	; (8002fe8 <SetSysClock+0xe4>)
 8002f88:	6892      	ldr	r2, [r2, #8]
 8002f8a:	f442 52a0 	orr.w	r2, r2, #5120	; 0x1400
 8002f8e:	609a      	str	r2, [r3, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8002f90:	4b15      	ldr	r3, [pc, #84]	; (8002fe8 <SetSysClock+0xe4>)
 8002f92:	4a17      	ldr	r2, [pc, #92]	; (8002ff0 <SetSysClock+0xec>)
 8002f94:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8002f96:	4b14      	ldr	r3, [pc, #80]	; (8002fe8 <SetSysClock+0xe4>)
 8002f98:	4a13      	ldr	r2, [pc, #76]	; (8002fe8 <SetSysClock+0xe4>)
 8002f9a:	6812      	ldr	r2, [r2, #0]
 8002f9c:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8002fa0:	601a      	str	r2, [r3, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8002fa2:	bf00      	nop
 8002fa4:	4b10      	ldr	r3, [pc, #64]	; (8002fe8 <SetSysClock+0xe4>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d0f9      	beq.n	8002fa4 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_4WS;
 8002fb0:	4b10      	ldr	r3, [pc, #64]	; (8002ff4 <SetSysClock+0xf0>)
 8002fb2:	f240 6204 	movw	r2, #1540	; 0x604
 8002fb6:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8002fb8:	4b0b      	ldr	r3, [pc, #44]	; (8002fe8 <SetSysClock+0xe4>)
 8002fba:	4a0b      	ldr	r2, [pc, #44]	; (8002fe8 <SetSysClock+0xe4>)
 8002fbc:	6892      	ldr	r2, [r2, #8]
 8002fbe:	f022 0203 	bic.w	r2, r2, #3
 8002fc2:	609a      	str	r2, [r3, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8002fc4:	4b08      	ldr	r3, [pc, #32]	; (8002fe8 <SetSysClock+0xe4>)
 8002fc6:	4a08      	ldr	r2, [pc, #32]	; (8002fe8 <SetSysClock+0xe4>)
 8002fc8:	6892      	ldr	r2, [r2, #8]
 8002fca:	f042 0202 	orr.w	r2, r2, #2
 8002fce:	609a      	str	r2, [r3, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8002fd0:	bf00      	nop
 8002fd2:	4b05      	ldr	r3, [pc, #20]	; (8002fe8 <SetSysClock+0xe4>)
 8002fd4:	689b      	ldr	r3, [r3, #8]
 8002fd6:	f003 030c 	and.w	r3, r3, #12
 8002fda:	2b08      	cmp	r3, #8
 8002fdc:	d1f9      	bne.n	8002fd2 <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 8002fde:	370c      	adds	r7, #12
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe6:	4770      	bx	lr
 8002fe8:	40023800 	.word	0x40023800
 8002fec:	40007000 	.word	0x40007000
 8002ff0:	07404b19 	.word	0x07404b19
 8002ff4:	40023c00 	.word	0x40023c00

08002ff8 <xTaskGenericCreate>:
	static portTickType prvGetExpectedIdleTime( void ) PRIVILEGED_FUNCTION;

#endif

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b08a      	sub	sp, #40	; 0x28
 8002ffc:	af02      	add	r7, sp, #8
 8002ffe:	60f8      	str	r0, [r7, #12]
 8003000:	60b9      	str	r1, [r7, #8]
 8003002:	603b      	str	r3, [r7, #0]
 8003004:	4613      	mov	r3, r2
 8003006:	80fb      	strh	r3, [r7, #6]
signed portBASE_TYPE xReturn;
tskTCB * pxNewTCB;

	configASSERT( pxTaskCode );
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	2b00      	cmp	r3, #0
 800300c:	d102      	bne.n	8003014 <xTaskGenericCreate+0x1c>
 800300e:	f001 fcfd 	bl	8004a0c <ulPortSetInterruptMask>
 8003012:	e7fe      	b.n	8003012 <xTaskGenericCreate+0x1a>
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );
 8003014:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003016:	2b04      	cmp	r3, #4
 8003018:	d902      	bls.n	8003020 <xTaskGenericCreate+0x28>
 800301a:	f001 fcf7 	bl	8004a0c <ulPortSetInterruptMask>
 800301e:	e7fe      	b.n	800301e <xTaskGenericCreate+0x26>

	/* Allocate the memory required by the TCB and stack for the new task,
	checking that the allocation was successful. */
	pxNewTCB = prvAllocateTCBAndStack( usStackDepth, puxStackBuffer );
 8003020:	88fb      	ldrh	r3, [r7, #6]
 8003022:	4618      	mov	r0, r3
 8003024:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003026:	f000 fe8f 	bl	8003d48 <prvAllocateTCBAndStack>
 800302a:	61b8      	str	r0, [r7, #24]

	if( pxNewTCB != NULL )
 800302c:	69bb      	ldr	r3, [r7, #24]
 800302e:	2b00      	cmp	r3, #0
 8003030:	d072      	beq.n	8003118 <xTaskGenericCreate+0x120>
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
 8003032:	69bb      	ldr	r3, [r7, #24]
 8003034:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003036:	88fb      	ldrh	r3, [r7, #6]
 8003038:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800303c:	3b01      	subs	r3, #1
 800303e:	009b      	lsls	r3, r3, #2
 8003040:	4413      	add	r3, r2
 8003042:	617b      	str	r3, [r7, #20]
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8003044:	697b      	ldr	r3, [r7, #20]
 8003046:	f023 0307 	bic.w	r3, r3, #7
 800304a:	617b      	str	r3, [r7, #20]

			/* Check the alignment of the calculated top of stack is correct. */
			configASSERT( ( ( ( unsigned long ) pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800304c:	697b      	ldr	r3, [r7, #20]
 800304e:	f003 0307 	and.w	r3, r3, #7
 8003052:	2b00      	cmp	r3, #0
 8003054:	d002      	beq.n	800305c <xTaskGenericCreate+0x64>
 8003056:	f001 fcd9 	bl	8004a0c <ulPortSetInterruptMask>
 800305a:	e7fe      	b.n	800305a <xTaskGenericCreate+0x62>
			pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
		}
		#endif /* portSTACK_GROWTH */

		/* Setup the newly allocated TCB with the initial state of the task. */
		prvInitialiseTCBVariables( pxNewTCB, pcName, uxPriority, xRegions, usStackDepth );
 800305c:	88fb      	ldrh	r3, [r7, #6]
 800305e:	9300      	str	r3, [sp, #0]
 8003060:	69b8      	ldr	r0, [r7, #24]
 8003062:	68b9      	ldr	r1, [r7, #8]
 8003064:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003066:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003068:	f000 fd78 	bl	8003b5c <prvInitialiseTCBVariables>
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else /* portUSING_MPU_WRAPPERS */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800306c:	6978      	ldr	r0, [r7, #20]
 800306e:	68f9      	ldr	r1, [r7, #12]
 8003070:	683a      	ldr	r2, [r7, #0]
 8003072:	f001 fbd9 	bl	8004828 <pxPortInitialiseStack>
 8003076:	4602      	mov	r2, r0
 8003078:	69bb      	ldr	r3, [r7, #24]
 800307a:	601a      	str	r2, [r3, #0]
		}
		#endif /* portUSING_MPU_WRAPPERS */

		if( ( void * ) pxCreatedTask != NULL )
 800307c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800307e:	2b00      	cmp	r3, #0
 8003080:	d002      	beq.n	8003088 <xTaskGenericCreate+0x90>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
 8003082:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003084:	69ba      	ldr	r2, [r7, #24]
 8003086:	601a      	str	r2, [r3, #0]
		}

		/* Ensure interrupts don't access the task lists while they are being
		updated. */
		taskENTER_CRITICAL();
 8003088:	f001 fc9e 	bl	80049c8 <vPortEnterCritical>
		{
			uxCurrentNumberOfTasks++;
 800308c:	4b2e      	ldr	r3, [pc, #184]	; (8003148 <xTaskGenericCreate+0x150>)
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	1c5a      	adds	r2, r3, #1
 8003092:	4b2d      	ldr	r3, [pc, #180]	; (8003148 <xTaskGenericCreate+0x150>)
 8003094:	601a      	str	r2, [r3, #0]
			if( pxCurrentTCB == NULL )
 8003096:	4b2d      	ldr	r3, [pc, #180]	; (800314c <xTaskGenericCreate+0x154>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	2b00      	cmp	r3, #0
 800309c:	d109      	bne.n	80030b2 <xTaskGenericCreate+0xba>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
 800309e:	4b2b      	ldr	r3, [pc, #172]	; (800314c <xTaskGenericCreate+0x154>)
 80030a0:	69ba      	ldr	r2, [r7, #24]
 80030a2:	601a      	str	r2, [r3, #0]

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
 80030a4:	4b28      	ldr	r3, [pc, #160]	; (8003148 <xTaskGenericCreate+0x150>)
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	2b01      	cmp	r3, #1
 80030aa:	d10f      	bne.n	80030cc <xTaskGenericCreate+0xd4>
				{
					/* This is the first task to be created so do the preliminary
					initialisation required.  We will not recover if this call
					fails, but we will report the failure. */
					prvInitialiseTaskLists();
 80030ac:	f000 fd9e 	bl	8003bec <prvInitialiseTaskLists>
 80030b0:	e00c      	b.n	80030cc <xTaskGenericCreate+0xd4>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
 80030b2:	4b27      	ldr	r3, [pc, #156]	; (8003150 <xTaskGenericCreate+0x158>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d108      	bne.n	80030cc <xTaskGenericCreate+0xd4>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
 80030ba:	4b24      	ldr	r3, [pc, #144]	; (800314c <xTaskGenericCreate+0x154>)
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030c2:	429a      	cmp	r2, r3
 80030c4:	d802      	bhi.n	80030cc <xTaskGenericCreate+0xd4>
					{
						pxCurrentTCB = pxNewTCB;
 80030c6:	4b21      	ldr	r3, [pc, #132]	; (800314c <xTaskGenericCreate+0x154>)
 80030c8:	69ba      	ldr	r2, [r7, #24]
 80030ca:	601a      	str	r2, [r3, #0]
					}
				}
			}

			uxTaskNumber++;
 80030cc:	4b21      	ldr	r3, [pc, #132]	; (8003154 <xTaskGenericCreate+0x15c>)
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	1c5a      	adds	r2, r3, #1
 80030d2:	4b20      	ldr	r3, [pc, #128]	; (8003154 <xTaskGenericCreate+0x15c>)
 80030d4:	601a      	str	r2, [r3, #0]

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
 80030d6:	4b1f      	ldr	r3, [pc, #124]	; (8003154 <xTaskGenericCreate+0x15c>)
 80030d8:	681a      	ldr	r2, [r3, #0]
 80030da:	69bb      	ldr	r3, [r7, #24]
 80030dc:	641a      	str	r2, [r3, #64]	; 0x40
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );
 80030de:	69bb      	ldr	r3, [r7, #24]
 80030e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030e2:	4b1d      	ldr	r3, [pc, #116]	; (8003158 <xTaskGenericCreate+0x160>)
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	429a      	cmp	r2, r3
 80030e8:	d903      	bls.n	80030f2 <xTaskGenericCreate+0xfa>
 80030ea:	69bb      	ldr	r3, [r7, #24]
 80030ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030ee:	4b1a      	ldr	r3, [pc, #104]	; (8003158 <xTaskGenericCreate+0x160>)
 80030f0:	601a      	str	r2, [r3, #0]
 80030f2:	69bb      	ldr	r3, [r7, #24]
 80030f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030f6:	4613      	mov	r3, r2
 80030f8:	009b      	lsls	r3, r3, #2
 80030fa:	4413      	add	r3, r2
 80030fc:	009b      	lsls	r3, r3, #2
 80030fe:	4a17      	ldr	r2, [pc, #92]	; (800315c <xTaskGenericCreate+0x164>)
 8003100:	441a      	add	r2, r3
 8003102:	69bb      	ldr	r3, [r7, #24]
 8003104:	3304      	adds	r3, #4
 8003106:	4610      	mov	r0, r2
 8003108:	4619      	mov	r1, r3
 800310a:	f001 fb07 	bl	800471c <vListInsertEnd>

			xReturn = pdPASS;
 800310e:	2301      	movs	r3, #1
 8003110:	61fb      	str	r3, [r7, #28]
			portSETUP_TCB( pxNewTCB );
		}
		taskEXIT_CRITICAL();
 8003112:	f001 fc69 	bl	80049e8 <vPortExitCritical>
 8003116:	e002      	b.n	800311e <xTaskGenericCreate+0x126>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003118:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800311c:	61fb      	str	r3, [r7, #28]
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
 800311e:	69fb      	ldr	r3, [r7, #28]
 8003120:	2b01      	cmp	r3, #1
 8003122:	d10b      	bne.n	800313c <xTaskGenericCreate+0x144>
	{
		if( xSchedulerRunning != pdFALSE )
 8003124:	4b0a      	ldr	r3, [pc, #40]	; (8003150 <xTaskGenericCreate+0x158>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	2b00      	cmp	r3, #0
 800312a:	d007      	beq.n	800313c <xTaskGenericCreate+0x144>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
 800312c:	4b07      	ldr	r3, [pc, #28]	; (800314c <xTaskGenericCreate+0x154>)
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003132:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003134:	429a      	cmp	r2, r3
 8003136:	d201      	bcs.n	800313c <xTaskGenericCreate+0x144>
			{
				portYIELD_WITHIN_API();
 8003138:	f001 fc36 	bl	80049a8 <vPortYield>
			}
		}
	}

	return xReturn;
 800313c:	69fb      	ldr	r3, [r7, #28]
}
 800313e:	4618      	mov	r0, r3
 8003140:	3720      	adds	r7, #32
 8003142:	46bd      	mov	sp, r7
 8003144:	bd80      	pop	{r7, pc}
 8003146:	bf00      	nop
 8003148:	20000570 	.word	0x20000570
 800314c:	20000498 	.word	0x20000498
 8003150:	2000057c 	.word	0x2000057c
 8003154:	20000590 	.word	0x20000590
 8003158:	20000578 	.word	0x20000578
 800315c:	2000049c 	.word	0x2000049c

08003160 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( xTaskHandle xTaskToDelete )
	{
 8003160:	b580      	push	{r7, lr}
 8003162:	b084      	sub	sp, #16
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
	tskTCB *pxTCB;

		taskENTER_CRITICAL();
 8003168:	f001 fc2e 	bl	80049c8 <vPortEnterCritical>
		{
			/* If null is passed in here then we are deleting ourselves. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	2b00      	cmp	r3, #0
 8003170:	d102      	bne.n	8003178 <vTaskDelete+0x18>
 8003172:	4b19      	ldr	r3, [pc, #100]	; (80031d8 <vTaskDelete+0x78>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	e000      	b.n	800317a <vTaskDelete+0x1a>
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list and place in the	termination list.
			This will stop the task from be scheduled.  The idle task will check
			the termination list and free up any memory allocated by the
			scheduler for the TCB and stack. */
			if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( unsigned portBASE_TYPE ) 0 )
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	3304      	adds	r3, #4
 8003180:	4618      	mov	r0, r3
 8003182:	f001 fb27 	bl	80047d4 <uxListRemove>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800318a:	2b00      	cmp	r3, #0
 800318c:	d004      	beq.n	8003198 <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	3318      	adds	r3, #24
 8003192:	4618      	mov	r0, r3
 8003194:	f001 fb1e 	bl	80047d4 <uxListRemove>
			}

			vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xGenericListItem ) );
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	3304      	adds	r3, #4
 800319c:	480f      	ldr	r0, [pc, #60]	; (80031dc <vTaskDelete+0x7c>)
 800319e:	4619      	mov	r1, r3
 80031a0:	f001 fabc 	bl	800471c <vListInsertEnd>

			/* Increment the ucTasksDeleted variable so the idle task knows
			there is a task that has been deleted and that it should therefore
			check the xTasksWaitingTermination list. */
			++uxTasksDeleted;
 80031a4:	4b0e      	ldr	r3, [pc, #56]	; (80031e0 <vTaskDelete+0x80>)
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	1c5a      	adds	r2, r3, #1
 80031aa:	4b0d      	ldr	r3, [pc, #52]	; (80031e0 <vTaskDelete+0x80>)
 80031ac:	601a      	str	r2, [r3, #0]

			/* Increment the uxTaskNumberVariable also so kernel aware debuggers
			can detect that the task lists need re-generating. */
			uxTaskNumber++;
 80031ae:	4b0d      	ldr	r3, [pc, #52]	; (80031e4 <vTaskDelete+0x84>)
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	1c5a      	adds	r2, r3, #1
 80031b4:	4b0b      	ldr	r3, [pc, #44]	; (80031e4 <vTaskDelete+0x84>)
 80031b6:	601a      	str	r2, [r3, #0]

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
 80031b8:	f001 fc16 	bl	80049e8 <vPortExitCritical>

		/* Force a reschedule if we have just deleted the current task. */
		if( xSchedulerRunning != pdFALSE )
 80031bc:	4b0a      	ldr	r3, [pc, #40]	; (80031e8 <vTaskDelete+0x88>)
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d006      	beq.n	80031d2 <vTaskDelete+0x72>
		{
			if( pxTCB == pxCurrentTCB )
 80031c4:	4b04      	ldr	r3, [pc, #16]	; (80031d8 <vTaskDelete+0x78>)
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	68fa      	ldr	r2, [r7, #12]
 80031ca:	429a      	cmp	r2, r3
 80031cc:	d101      	bne.n	80031d2 <vTaskDelete+0x72>
			{
				portYIELD_WITHIN_API();
 80031ce:	f001 fbeb 	bl	80049a8 <vPortYield>
			}
		}
	}
 80031d2:	3710      	adds	r7, #16
 80031d4:	46bd      	mov	sp, r7
 80031d6:	bd80      	pop	{r7, pc}
 80031d8:	20000498 	.word	0x20000498
 80031dc:	20000544 	.word	0x20000544
 80031e0:	20000558 	.word	0x20000558
 80031e4:	20000590 	.word	0x20000590
 80031e8:	2000057c 	.word	0x2000057c

080031ec <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( portTickType * const pxPreviousWakeTime, portTickType xTimeIncrement )
	{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b086      	sub	sp, #24
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
 80031f4:	6039      	str	r1, [r7, #0]
	portTickType xTimeToWake;
	portBASE_TYPE xAlreadyYielded, xShouldDelay = pdFALSE;
 80031f6:	2300      	movs	r3, #0
 80031f8:	617b      	str	r3, [r7, #20]

		configASSERT( pxPreviousWakeTime );
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d102      	bne.n	8003206 <vTaskDelayUntil+0x1a>
 8003200:	f001 fc04 	bl	8004a0c <ulPortSetInterruptMask>
 8003204:	e7fe      	b.n	8003204 <vTaskDelayUntil+0x18>
		configASSERT( ( xTimeIncrement > 0U ) );
 8003206:	683b      	ldr	r3, [r7, #0]
 8003208:	2b00      	cmp	r3, #0
 800320a:	d102      	bne.n	8003212 <vTaskDelayUntil+0x26>
 800320c:	f001 fbfe 	bl	8004a0c <ulPortSetInterruptMask>
 8003210:	e7fe      	b.n	8003210 <vTaskDelayUntil+0x24>

		vTaskSuspendAll();
 8003212:	f000 f96b 	bl	80034ec <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const portTickType xConstTickCount = xTickCount;
 8003216:	4b1f      	ldr	r3, [pc, #124]	; (8003294 <vTaskDelayUntil+0xa8>)
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	613b      	str	r3, [r7, #16]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681a      	ldr	r2, [r3, #0]
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	4413      	add	r3, r2
 8003224:	60fb      	str	r3, [r7, #12]

			if( xConstTickCount < *pxPreviousWakeTime )
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681a      	ldr	r2, [r3, #0]
 800322a:	693b      	ldr	r3, [r7, #16]
 800322c:	429a      	cmp	r2, r3
 800322e:	d90b      	bls.n	8003248 <vTaskDelayUntil+0x5c>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681a      	ldr	r2, [r3, #0]
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	429a      	cmp	r2, r3
 8003238:	d911      	bls.n	800325e <vTaskDelayUntil+0x72>
 800323a:	68fa      	ldr	r2, [r7, #12]
 800323c:	693b      	ldr	r3, [r7, #16]
 800323e:	429a      	cmp	r2, r3
 8003240:	d90d      	bls.n	800325e <vTaskDelayUntil+0x72>
				{
					xShouldDelay = pdTRUE;
 8003242:	2301      	movs	r3, #1
 8003244:	617b      	str	r3, [r7, #20]
 8003246:	e00a      	b.n	800325e <vTaskDelayUntil+0x72>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681a      	ldr	r2, [r3, #0]
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	429a      	cmp	r2, r3
 8003250:	d803      	bhi.n	800325a <vTaskDelayUntil+0x6e>
 8003252:	68fa      	ldr	r2, [r7, #12]
 8003254:	693b      	ldr	r3, [r7, #16]
 8003256:	429a      	cmp	r2, r3
 8003258:	d901      	bls.n	800325e <vTaskDelayUntil+0x72>
				{
					xShouldDelay = pdTRUE;
 800325a:	2301      	movs	r3, #1
 800325c:	617b      	str	r3, [r7, #20]
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	68fa      	ldr	r2, [r7, #12]
 8003262:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8003264:	697b      	ldr	r3, [r7, #20]
 8003266:	2b00      	cmp	r3, #0
 8003268:	d008      	beq.n	800327c <vTaskDelayUntil+0x90>
				traceTASK_DELAY_UNTIL();

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( unsigned portBASE_TYPE ) 0 )
 800326a:	4b0b      	ldr	r3, [pc, #44]	; (8003298 <vTaskDelayUntil+0xac>)
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	3304      	adds	r3, #4
 8003270:	4618      	mov	r0, r3
 8003272:	f001 faaf 	bl	80047d4 <uxListRemove>
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
				}

				prvAddCurrentTaskToDelayedList( xTimeToWake );
 8003276:	68f8      	ldr	r0, [r7, #12]
 8003278:	f000 fd30 	bl	8003cdc <prvAddCurrentTaskToDelayedList>
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800327c:	f000 f944 	bl	8003508 <xTaskResumeAll>
 8003280:	60b8      	str	r0, [r7, #8]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003282:	68bb      	ldr	r3, [r7, #8]
 8003284:	2b00      	cmp	r3, #0
 8003286:	d101      	bne.n	800328c <vTaskDelayUntil+0xa0>
		{
			portYIELD_WITHIN_API();
 8003288:	f001 fb8e 	bl	80049a8 <vPortYield>
		}
	}
 800328c:	3718      	adds	r7, #24
 800328e:	46bd      	mov	sp, r7
 8003290:	bd80      	pop	{r7, pc}
 8003292:	bf00      	nop
 8003294:	20000574 	.word	0x20000574
 8003298:	20000498 	.word	0x20000498

0800329c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( portTickType xTicksToDelay )
	{
 800329c:	b580      	push	{r7, lr}
 800329e:	b084      	sub	sp, #16
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
	portTickType xTimeToWake;
	signed portBASE_TYPE xAlreadyYielded = pdFALSE;
 80032a4:	2300      	movs	r3, #0
 80032a6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( portTickType ) 0U )
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d012      	beq.n	80032d4 <vTaskDelay+0x38>
		{
			vTaskSuspendAll();
 80032ae:	f000 f91d 	bl	80034ec <vTaskSuspendAll>
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
 80032b2:	4b0c      	ldr	r3, [pc, #48]	; (80032e4 <vTaskDelay+0x48>)
 80032b4:	681a      	ldr	r2, [r3, #0]
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	4413      	add	r3, r2
 80032ba:	60bb      	str	r3, [r7, #8]

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( unsigned portBASE_TYPE ) 0 )
 80032bc:	4b0a      	ldr	r3, [pc, #40]	; (80032e8 <vTaskDelay+0x4c>)
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	3304      	adds	r3, #4
 80032c2:	4618      	mov	r0, r3
 80032c4:	f001 fa86 	bl	80047d4 <uxListRemove>
					/* The current task must be in a ready list, so there is
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
 80032c8:	68b8      	ldr	r0, [r7, #8]
 80032ca:	f000 fd07 	bl	8003cdc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80032ce:	f000 f91b 	bl	8003508 <xTaskResumeAll>
 80032d2:	60f8      	str	r0, [r7, #12]
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d101      	bne.n	80032de <vTaskDelay+0x42>
		{
			portYIELD_WITHIN_API();
 80032da:	f001 fb65 	bl	80049a8 <vPortYield>
		}
	}
 80032de:	3710      	adds	r7, #16
 80032e0:	46bd      	mov	sp, r7
 80032e2:	bd80      	pop	{r7, pc}
 80032e4:	20000574 	.word	0x20000574
 80032e8:	20000498 	.word	0x20000498

080032ec <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( xTaskHandle xTaskToSuspend )
	{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	b084      	sub	sp, #16
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
	tskTCB *pxTCB;

		taskENTER_CRITICAL();
 80032f4:	f001 fb68 	bl	80049c8 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d102      	bne.n	8003304 <vTaskSuspend+0x18>
 80032fe:	4b1b      	ldr	r3, [pc, #108]	; (800336c <vTaskSuspend+0x80>)
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	e000      	b.n	8003306 <vTaskSuspend+0x1a>
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the	suspended list. */
			if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( unsigned portBASE_TYPE ) 0 )
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	3304      	adds	r3, #4
 800330c:	4618      	mov	r0, r3
 800330e:	f001 fa61 	bl	80047d4 <uxListRemove>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003316:	2b00      	cmp	r3, #0
 8003318:	d004      	beq.n	8003324 <vTaskSuspend+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	3318      	adds	r3, #24
 800331e:	4618      	mov	r0, r3
 8003320:	f001 fa58 	bl	80047d4 <uxListRemove>
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xGenericListItem ) );
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	3304      	adds	r3, #4
 8003328:	4811      	ldr	r0, [pc, #68]	; (8003370 <vTaskSuspend+0x84>)
 800332a:	4619      	mov	r1, r3
 800332c:	f001 f9f6 	bl	800471c <vListInsertEnd>
		}
		taskEXIT_CRITICAL();
 8003330:	f001 fb5a 	bl	80049e8 <vPortExitCritical>

		if( pxTCB == pxCurrentTCB )
 8003334:	4b0d      	ldr	r3, [pc, #52]	; (800336c <vTaskSuspend+0x80>)
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	68fa      	ldr	r2, [r7, #12]
 800333a:	429a      	cmp	r2, r3
 800333c:	d112      	bne.n	8003364 <vTaskSuspend+0x78>
		{
			if( xSchedulerRunning != pdFALSE )
 800333e:	4b0d      	ldr	r3, [pc, #52]	; (8003374 <vTaskSuspend+0x88>)
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	2b00      	cmp	r3, #0
 8003344:	d002      	beq.n	800334c <vTaskSuspend+0x60>
			{
				/* The current task has just been suspended. */
				portYIELD_WITHIN_API();
 8003346:	f001 fb2f 	bl	80049a8 <vPortYield>
 800334a:	e00b      	b.n	8003364 <vTaskSuspend+0x78>
			else
			{
				/* The scheduler is not running, but the task that was pointed
				to by pxCurrentTCB has just been suspended and pxCurrentTCB
				must be adjusted to point to a different task. */
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks )
 800334c:	4b08      	ldr	r3, [pc, #32]	; (8003370 <vTaskSuspend+0x84>)
 800334e:	681a      	ldr	r2, [r3, #0]
 8003350:	4b09      	ldr	r3, [pc, #36]	; (8003378 <vTaskSuspend+0x8c>)
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	429a      	cmp	r2, r3
 8003356:	d103      	bne.n	8003360 <vTaskSuspend+0x74>
				{
					/* No other tasks are ready, so set pxCurrentTCB back to
					NULL so when the next task is created pxCurrentTCB will
					be set to point to it no matter what its relative priority
					is. */
					pxCurrentTCB = NULL;
 8003358:	4b04      	ldr	r3, [pc, #16]	; (800336c <vTaskSuspend+0x80>)
 800335a:	2200      	movs	r2, #0
 800335c:	601a      	str	r2, [r3, #0]
 800335e:	e001      	b.n	8003364 <vTaskSuspend+0x78>
				}
				else
				{
					vTaskSwitchContext();
 8003360:	f000 fa40 	bl	80037e4 <vTaskSwitchContext>
				}
			}
		}
	}
 8003364:	3710      	adds	r7, #16
 8003366:	46bd      	mov	sp, r7
 8003368:	bd80      	pop	{r7, pc}
 800336a:	bf00      	nop
 800336c:	20000498 	.word	0x20000498
 8003370:	2000055c 	.word	0x2000055c
 8003374:	2000057c 	.word	0x2000057c
 8003378:	20000570 	.word	0x20000570

0800337c <xTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	signed portBASE_TYPE xTaskIsTaskSuspended( xTaskHandle xTask )
	{
 800337c:	b580      	push	{r7, lr}
 800337e:	b084      	sub	sp, #16
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]
	portBASE_TYPE xReturn = pdFALSE;
 8003384:	2300      	movs	r3, #0
 8003386:	60fb      	str	r3, [r7, #12]
	const tskTCB * const pxTCB = ( tskTCB * ) xTask;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	60bb      	str	r3, [r7, #8]

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2b00      	cmp	r3, #0
 8003390:	d102      	bne.n	8003398 <xTaskIsTaskSuspended+0x1c>
 8003392:	f001 fb3b 	bl	8004a0c <ulPortSetInterruptMask>
 8003396:	e7fe      	b.n	8003396 <xTaskIsTaskSuspended+0x1a>

		/* Is the task we are attempting to resume actually in the
		suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xGenericListItem ) ) != pdFALSE )
 8003398:	68bb      	ldr	r3, [r7, #8]
 800339a:	695a      	ldr	r2, [r3, #20]
 800339c:	4b0e      	ldr	r3, [pc, #56]	; (80033d8 <xTaskIsTaskSuspended+0x5c>)
 800339e:	429a      	cmp	r2, r3
 80033a0:	d101      	bne.n	80033a6 <xTaskIsTaskSuspended+0x2a>
 80033a2:	2301      	movs	r3, #1
 80033a4:	e000      	b.n	80033a8 <xTaskIsTaskSuspended+0x2c>
 80033a6:	2300      	movs	r3, #0
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d00f      	beq.n	80033cc <xTaskIsTaskSuspended+0x50>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 80033ac:	68bb      	ldr	r3, [r7, #8]
 80033ae:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80033b0:	4b0a      	ldr	r3, [pc, #40]	; (80033dc <xTaskIsTaskSuspended+0x60>)
 80033b2:	429a      	cmp	r2, r3
 80033b4:	d00a      	beq.n	80033cc <xTaskIsTaskSuspended+0x50>
			{
				/* Is it in the suspended list because it is in the
				Suspended state?  It is possible to be in the suspended
				list because it is blocked on a task with no timeout
				specified. */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE )
 80033b6:	68bb      	ldr	r3, [r7, #8]
 80033b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d101      	bne.n	80033c2 <xTaskIsTaskSuspended+0x46>
 80033be:	2301      	movs	r3, #1
 80033c0:	e000      	b.n	80033c4 <xTaskIsTaskSuspended+0x48>
 80033c2:	2300      	movs	r3, #0
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d001      	beq.n	80033cc <xTaskIsTaskSuspended+0x50>
				{
					xReturn = pdTRUE;
 80033c8:	2301      	movs	r3, #1
 80033ca:	60fb      	str	r3, [r7, #12]
				}
			}
		}

		return xReturn;
 80033cc:	68fb      	ldr	r3, [r7, #12]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 80033ce:	4618      	mov	r0, r3
 80033d0:	3710      	adds	r7, #16
 80033d2:	46bd      	mov	sp, r7
 80033d4:	bd80      	pop	{r7, pc}
 80033d6:	bf00      	nop
 80033d8:	2000055c 	.word	0x2000055c
 80033dc:	20000530 	.word	0x20000530

080033e0 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( xTaskHandle xTaskToResume )
	{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b084      	sub	sp, #16
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
	tskTCB * const pxTCB = ( tskTCB * ) xTaskToResume;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d102      	bne.n	80033f8 <vTaskResume+0x18>
 80033f2:	f001 fb0b 	bl	8004a0c <ulPortSetInterruptMask>
 80033f6:	e7fe      	b.n	80033f6 <vTaskResume+0x16>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != NULL ) && ( pxTCB != pxCurrentTCB ) )
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d034      	beq.n	8003468 <vTaskResume+0x88>
 80033fe:	4b1c      	ldr	r3, [pc, #112]	; (8003470 <vTaskResume+0x90>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	68fa      	ldr	r2, [r7, #12]
 8003404:	429a      	cmp	r2, r3
 8003406:	d02f      	beq.n	8003468 <vTaskResume+0x88>
		{
			taskENTER_CRITICAL();
 8003408:	f001 fade 	bl	80049c8 <vPortEnterCritical>
			{
				if( xTaskIsTaskSuspended( pxTCB ) == pdTRUE )
 800340c:	68f8      	ldr	r0, [r7, #12]
 800340e:	f7ff ffb5 	bl	800337c <xTaskIsTaskSuspended>
 8003412:	4603      	mov	r3, r0
 8003414:	2b01      	cmp	r3, #1
 8003416:	d125      	bne.n	8003464 <vTaskResume+0x84>
				{
					traceTASK_RESUME( pxTCB );

					/* As we are in a critical section we can access the ready
					lists even if the scheduler is suspended. */
					( void ) uxListRemove(  &( pxTCB->xGenericListItem ) );
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	3304      	adds	r3, #4
 800341c:	4618      	mov	r0, r3
 800341e:	f001 f9d9 	bl	80047d4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003426:	4b13      	ldr	r3, [pc, #76]	; (8003474 <vTaskResume+0x94>)
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	429a      	cmp	r2, r3
 800342c:	d903      	bls.n	8003436 <vTaskResume+0x56>
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003432:	4b10      	ldr	r3, [pc, #64]	; (8003474 <vTaskResume+0x94>)
 8003434:	601a      	str	r2, [r3, #0]
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800343a:	4613      	mov	r3, r2
 800343c:	009b      	lsls	r3, r3, #2
 800343e:	4413      	add	r3, r2
 8003440:	009b      	lsls	r3, r3, #2
 8003442:	4a0d      	ldr	r2, [pc, #52]	; (8003478 <vTaskResume+0x98>)
 8003444:	441a      	add	r2, r3
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	3304      	adds	r3, #4
 800344a:	4610      	mov	r0, r2
 800344c:	4619      	mov	r1, r3
 800344e:	f001 f965 	bl	800471c <vListInsertEnd>

					/* We may have just resumed a higher priority task. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003456:	4b06      	ldr	r3, [pc, #24]	; (8003470 <vTaskResume+0x90>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800345c:	429a      	cmp	r2, r3
 800345e:	d301      	bcc.n	8003464 <vTaskResume+0x84>
					{
						/* This yield may not cause the task just resumed to run, but
						will leave the lists in the correct state for the next yield. */
						portYIELD_WITHIN_API();
 8003460:	f001 faa2 	bl	80049a8 <vPortYield>
					}
				}
			}
			taskEXIT_CRITICAL();
 8003464:	f001 fac0 	bl	80049e8 <vPortExitCritical>
		}
	}
 8003468:	3710      	adds	r7, #16
 800346a:	46bd      	mov	sp, r7
 800346c:	bd80      	pop	{r7, pc}
 800346e:	bf00      	nop
 8003470:	20000498 	.word	0x20000498
 8003474:	20000578 	.word	0x20000578
 8003478:	2000049c 	.word	0x2000049c

0800347c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800347c:	b580      	push	{r7, lr}
 800347e:	b086      	sub	sp, #24
 8003480:	af04      	add	r7, sp, #16
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
 8003482:	2300      	movs	r3, #0
 8003484:	9300      	str	r3, [sp, #0]
 8003486:	2300      	movs	r3, #0
 8003488:	9301      	str	r3, [sp, #4]
 800348a:	2300      	movs	r3, #0
 800348c:	9302      	str	r3, [sp, #8]
 800348e:	2300      	movs	r3, #0
 8003490:	9303      	str	r3, [sp, #12]
 8003492:	4812      	ldr	r0, [pc, #72]	; (80034dc <vTaskStartScheduler+0x60>)
 8003494:	4912      	ldr	r1, [pc, #72]	; (80034e0 <vTaskStartScheduler+0x64>)
 8003496:	f44f 7280 	mov.w	r2, #256	; 0x100
 800349a:	2300      	movs	r3, #0
 800349c:	f7ff fdac 	bl	8002ff8 <xTaskGenericCreate>
 80034a0:	6078      	str	r0, [r7, #4]
	}
	#endif /* INCLUDE_xTaskGetIdleTaskHandle */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	2b01      	cmp	r3, #1
 80034a6:	d102      	bne.n	80034ae <vTaskStartScheduler+0x32>
		{
			xReturn = xTimerCreateTimerTask();
 80034a8:	f001 fb4a 	bl	8004b40 <xTimerCreateTimerTask>
 80034ac:	6078      	str	r0, [r7, #4]
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2b01      	cmp	r3, #1
 80034b2:	d10a      	bne.n	80034ca <vTaskStartScheduler+0x4e>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 80034b4:	f001 faaa 	bl	8004a0c <ulPortSetInterruptMask>
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xSchedulerRunning = pdTRUE;
 80034b8:	4b0a      	ldr	r3, [pc, #40]	; (80034e4 <vTaskStartScheduler+0x68>)
 80034ba:	2201      	movs	r2, #1
 80034bc:	601a      	str	r2, [r3, #0]
		xTickCount = ( portTickType ) 0U;
 80034be:	4b0a      	ldr	r3, [pc, #40]	; (80034e8 <vTaskStartScheduler+0x6c>)
 80034c0:	2200      	movs	r2, #0
 80034c2:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80034c4:	f001 fa0a 	bl	80048dc <xPortStartScheduler>
 80034c8:	e005      	b.n	80034d6 <vTaskStartScheduler+0x5a>
	else
	{
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn );
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d102      	bne.n	80034d6 <vTaskStartScheduler+0x5a>
 80034d0:	f001 fa9c 	bl	8004a0c <ulPortSetInterruptMask>
 80034d4:	e7fe      	b.n	80034d4 <vTaskStartScheduler+0x58>
	}
}
 80034d6:	3708      	adds	r7, #8
 80034d8:	46bd      	mov	sp, r7
 80034da:	bd80      	pop	{r7, pc}
 80034dc:	08003b39 	.word	0x08003b39
 80034e0:	080083b4 	.word	0x080083b4
 80034e4:	2000057c 	.word	0x2000057c
 80034e8:	20000574 	.word	0x20000574

080034ec <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80034ec:	b480      	push	{r7}
 80034ee:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
 80034f0:	4b04      	ldr	r3, [pc, #16]	; (8003504 <vTaskSuspendAll+0x18>)
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	1c5a      	adds	r2, r3, #1
 80034f6:	4b03      	ldr	r3, [pc, #12]	; (8003504 <vTaskSuspendAll+0x18>)
 80034f8:	601a      	str	r2, [r3, #0]
}
 80034fa:	46bd      	mov	sp, r7
 80034fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003500:	4770      	bx	lr
 8003502:	bf00      	nop
 8003504:	20000580 	.word	0x20000580

08003508 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b082      	sub	sp, #8
 800350c:	af00      	add	r7, sp, #0
tskTCB *pxTCB;
portBASE_TYPE xAlreadyYielded = pdFALSE;
 800350e:	2300      	movs	r3, #0
 8003510:	607b      	str	r3, [r7, #4]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003512:	4b38      	ldr	r3, [pc, #224]	; (80035f4 <xTaskResumeAll+0xec>)
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	2b00      	cmp	r3, #0
 8003518:	d102      	bne.n	8003520 <xTaskResumeAll+0x18>
 800351a:	f001 fa77 	bl	8004a0c <ulPortSetInterruptMask>
 800351e:	e7fe      	b.n	800351e <xTaskResumeAll+0x16>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003520:	f001 fa52 	bl	80049c8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003524:	4b33      	ldr	r3, [pc, #204]	; (80035f4 <xTaskResumeAll+0xec>)
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	1e5a      	subs	r2, r3, #1
 800352a:	4b32      	ldr	r3, [pc, #200]	; (80035f4 <xTaskResumeAll+0xec>)
 800352c:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
 800352e:	4b31      	ldr	r3, [pc, #196]	; (80035f4 <xTaskResumeAll+0xec>)
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	2b00      	cmp	r3, #0
 8003534:	d156      	bne.n	80035e4 <xTaskResumeAll+0xdc>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
 8003536:	4b30      	ldr	r3, [pc, #192]	; (80035f8 <xTaskResumeAll+0xf0>)
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	2b00      	cmp	r3, #0
 800353c:	d052      	beq.n	80035e4 <xTaskResumeAll+0xdc>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800353e:	e02f      	b.n	80035a0 <xTaskResumeAll+0x98>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8003540:	4b2e      	ldr	r3, [pc, #184]	; (80035fc <xTaskResumeAll+0xf4>)
 8003542:	68db      	ldr	r3, [r3, #12]
 8003544:	68db      	ldr	r3, [r3, #12]
 8003546:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	3318      	adds	r3, #24
 800354c:	4618      	mov	r0, r3
 800354e:	f001 f941 	bl	80047d4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	3304      	adds	r3, #4
 8003556:	4618      	mov	r0, r3
 8003558:	f001 f93c 	bl	80047d4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800355c:	683b      	ldr	r3, [r7, #0]
 800355e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003560:	4b27      	ldr	r3, [pc, #156]	; (8003600 <xTaskResumeAll+0xf8>)
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	429a      	cmp	r2, r3
 8003566:	d903      	bls.n	8003570 <xTaskResumeAll+0x68>
 8003568:	683b      	ldr	r3, [r7, #0]
 800356a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800356c:	4b24      	ldr	r3, [pc, #144]	; (8003600 <xTaskResumeAll+0xf8>)
 800356e:	601a      	str	r2, [r3, #0]
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003574:	4613      	mov	r3, r2
 8003576:	009b      	lsls	r3, r3, #2
 8003578:	4413      	add	r3, r2
 800357a:	009b      	lsls	r3, r3, #2
 800357c:	4a21      	ldr	r2, [pc, #132]	; (8003604 <xTaskResumeAll+0xfc>)
 800357e:	441a      	add	r2, r3
 8003580:	683b      	ldr	r3, [r7, #0]
 8003582:	3304      	adds	r3, #4
 8003584:	4610      	mov	r0, r2
 8003586:	4619      	mov	r1, r3
 8003588:	f001 f8c8 	bl	800471c <vListInsertEnd>

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003590:	4b1d      	ldr	r3, [pc, #116]	; (8003608 <xTaskResumeAll+0x100>)
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003596:	429a      	cmp	r2, r3
 8003598:	d302      	bcc.n	80035a0 <xTaskResumeAll+0x98>
					{
						xYieldPending = pdTRUE;
 800359a:	4b1c      	ldr	r3, [pc, #112]	; (800360c <xTaskResumeAll+0x104>)
 800359c:	2201      	movs	r2, #1
 800359e:	601a      	str	r2, [r3, #0]
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80035a0:	4b16      	ldr	r3, [pc, #88]	; (80035fc <xTaskResumeAll+0xf4>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d1cb      	bne.n	8003540 <xTaskResumeAll+0x38>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxPendedTicks > ( unsigned portBASE_TYPE ) 0U )
 80035a8:	4b19      	ldr	r3, [pc, #100]	; (8003610 <xTaskResumeAll+0x108>)
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d011      	beq.n	80035d4 <xTaskResumeAll+0xcc>
				{
					while( uxPendedTicks > ( unsigned portBASE_TYPE ) 0U )
 80035b0:	e00c      	b.n	80035cc <xTaskResumeAll+0xc4>
					{
						if( xTaskIncrementTick() != pdFALSE )
 80035b2:	f000 f841 	bl	8003638 <xTaskIncrementTick>
 80035b6:	4603      	mov	r3, r0
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d002      	beq.n	80035c2 <xTaskResumeAll+0xba>
						{
							xYieldPending = pdTRUE;
 80035bc:	4b13      	ldr	r3, [pc, #76]	; (800360c <xTaskResumeAll+0x104>)
 80035be:	2201      	movs	r2, #1
 80035c0:	601a      	str	r2, [r3, #0]
						}
						--uxPendedTicks;
 80035c2:	4b13      	ldr	r3, [pc, #76]	; (8003610 <xTaskResumeAll+0x108>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	1e5a      	subs	r2, r3, #1
 80035c8:	4b11      	ldr	r3, [pc, #68]	; (8003610 <xTaskResumeAll+0x108>)
 80035ca:	601a      	str	r2, [r3, #0]
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxPendedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxPendedTicks > ( unsigned portBASE_TYPE ) 0U )
 80035cc:	4b10      	ldr	r3, [pc, #64]	; (8003610 <xTaskResumeAll+0x108>)
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d1ee      	bne.n	80035b2 <xTaskResumeAll+0xaa>
						}
						--uxPendedTicks;
					}
				}

				if( xYieldPending == pdTRUE )
 80035d4:	4b0d      	ldr	r3, [pc, #52]	; (800360c <xTaskResumeAll+0x104>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	2b01      	cmp	r3, #1
 80035da:	d103      	bne.n	80035e4 <xTaskResumeAll+0xdc>
				{
					xAlreadyYielded = pdTRUE;
 80035dc:	2301      	movs	r3, #1
 80035de:	607b      	str	r3, [r7, #4]
					portYIELD_WITHIN_API();
 80035e0:	f001 f9e2 	bl	80049a8 <vPortYield>
				}
			}
		}
	}
	taskEXIT_CRITICAL();
 80035e4:	f001 fa00 	bl	80049e8 <vPortExitCritical>

	return xAlreadyYielded;
 80035e8:	687b      	ldr	r3, [r7, #4]
}
 80035ea:	4618      	mov	r0, r3
 80035ec:	3708      	adds	r7, #8
 80035ee:	46bd      	mov	sp, r7
 80035f0:	bd80      	pop	{r7, pc}
 80035f2:	bf00      	nop
 80035f4:	20000580 	.word	0x20000580
 80035f8:	20000570 	.word	0x20000570
 80035fc:	20000530 	.word	0x20000530
 8003600:	20000578 	.word	0x20000578
 8003604:	2000049c 	.word	0x2000049c
 8003608:	20000498 	.word	0x20000498
 800360c:	20000588 	.word	0x20000588
 8003610:	20000584 	.word	0x20000584

08003614 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

portTickType xTaskGetTickCount( void )
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b082      	sub	sp, #8
 8003618:	af00      	add	r7, sp, #0
portTickType xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
 800361a:	f001 f9d5 	bl	80049c8 <vPortEnterCritical>
	{
		xTicks = xTickCount;
 800361e:	4b05      	ldr	r3, [pc, #20]	; (8003634 <xTaskGetTickCount+0x20>)
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	607b      	str	r3, [r7, #4]
	}
	taskEXIT_CRITICAL();
 8003624:	f001 f9e0 	bl	80049e8 <vPortExitCritical>

	return xTicks;
 8003628:	687b      	ldr	r3, [r7, #4]
}
 800362a:	4618      	mov	r0, r3
 800362c:	3708      	adds	r7, #8
 800362e:	46bd      	mov	sp, r7
 8003630:	bd80      	pop	{r7, pc}
 8003632:	bf00      	nop
 8003634:	20000574 	.word	0x20000574

08003638 <xTaskIncrementTick>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

portBASE_TYPE xTaskIncrementTick( void )
{
 8003638:	b580      	push	{r7, lr}
 800363a:	b086      	sub	sp, #24
 800363c:	af00      	add	r7, sp, #0
tskTCB * pxTCB;
portTickType xItemValue;
portBASE_TYPE xSwitchRequired = pdFALSE;
 800363e:	2300      	movs	r3, #0
 8003640:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
 8003642:	4b5d      	ldr	r3, [pc, #372]	; (80037b8 <xTaskIncrementTick+0x180>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	2b00      	cmp	r3, #0
 8003648:	f040 80a4 	bne.w	8003794 <xTaskIncrementTick+0x15c>
	{
		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		++xTickCount;
 800364c:	4b5b      	ldr	r3, [pc, #364]	; (80037bc <xTaskIncrementTick+0x184>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	1c5a      	adds	r2, r3, #1
 8003652:	4b5a      	ldr	r3, [pc, #360]	; (80037bc <xTaskIncrementTick+0x184>)
 8003654:	601a      	str	r2, [r3, #0]

		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const portTickType xConstTickCount = xTickCount;
 8003656:	4b59      	ldr	r3, [pc, #356]	; (80037bc <xTaskIncrementTick+0x184>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	613b      	str	r3, [r7, #16]

			if( xConstTickCount == ( portTickType ) 0U )
 800365c:	693b      	ldr	r3, [r7, #16]
 800365e:	2b00      	cmp	r3, #0
 8003660:	d12e      	bne.n	80036c0 <xTaskIncrementTick+0x88>
			{
				taskSWITCH_DELAYED_LISTS();
 8003662:	4b57      	ldr	r3, [pc, #348]	; (80037c0 <xTaskIncrementTick+0x188>)
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	2b00      	cmp	r3, #0
 800366a:	d002      	beq.n	8003672 <xTaskIncrementTick+0x3a>
 800366c:	f001 f9ce 	bl	8004a0c <ulPortSetInterruptMask>
 8003670:	e7fe      	b.n	8003670 <xTaskIncrementTick+0x38>
 8003672:	4b53      	ldr	r3, [pc, #332]	; (80037c0 <xTaskIncrementTick+0x188>)
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	60fb      	str	r3, [r7, #12]
 8003678:	4b52      	ldr	r3, [pc, #328]	; (80037c4 <xTaskIncrementTick+0x18c>)
 800367a:	681a      	ldr	r2, [r3, #0]
 800367c:	4b50      	ldr	r3, [pc, #320]	; (80037c0 <xTaskIncrementTick+0x188>)
 800367e:	601a      	str	r2, [r3, #0]
 8003680:	4b50      	ldr	r3, [pc, #320]	; (80037c4 <xTaskIncrementTick+0x18c>)
 8003682:	68fa      	ldr	r2, [r7, #12]
 8003684:	601a      	str	r2, [r3, #0]
 8003686:	4b50      	ldr	r3, [pc, #320]	; (80037c8 <xTaskIncrementTick+0x190>)
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	1c5a      	adds	r2, r3, #1
 800368c:	4b4e      	ldr	r3, [pc, #312]	; (80037c8 <xTaskIncrementTick+0x190>)
 800368e:	601a      	str	r2, [r3, #0]
 8003690:	4b4b      	ldr	r3, [pc, #300]	; (80037c0 <xTaskIncrementTick+0x188>)
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	2b00      	cmp	r3, #0
 8003698:	d101      	bne.n	800369e <xTaskIncrementTick+0x66>
 800369a:	2301      	movs	r3, #1
 800369c:	e000      	b.n	80036a0 <xTaskIncrementTick+0x68>
 800369e:	2300      	movs	r3, #0
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d004      	beq.n	80036ae <xTaskIncrementTick+0x76>
 80036a4:	4b49      	ldr	r3, [pc, #292]	; (80037cc <xTaskIncrementTick+0x194>)
 80036a6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80036aa:	601a      	str	r2, [r3, #0]
 80036ac:	e008      	b.n	80036c0 <xTaskIncrementTick+0x88>
 80036ae:	4b44      	ldr	r3, [pc, #272]	; (80037c0 <xTaskIncrementTick+0x188>)
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	68db      	ldr	r3, [r3, #12]
 80036b4:	68db      	ldr	r3, [r3, #12]
 80036b6:	60bb      	str	r3, [r7, #8]
 80036b8:	68bb      	ldr	r3, [r7, #8]
 80036ba:	685a      	ldr	r2, [r3, #4]
 80036bc:	4b43      	ldr	r3, [pc, #268]	; (80037cc <xTaskIncrementTick+0x194>)
 80036be:	601a      	str	r2, [r3, #0]

			/* See if this tick has made a timeout expire.  Tasks are stored in the
			queue in the order of their wake time - meaning once one tasks has been
			found whose block time has not expired there is no need not look any
			further	down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
 80036c0:	4b42      	ldr	r3, [pc, #264]	; (80037cc <xTaskIncrementTick+0x194>)
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	693a      	ldr	r2, [r7, #16]
 80036c6:	429a      	cmp	r2, r3
 80036c8:	d34f      	bcc.n	800376a <xTaskIncrementTick+0x132>
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80036ca:	4b3d      	ldr	r3, [pc, #244]	; (80037c0 <xTaskIncrementTick+0x188>)
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d101      	bne.n	80036d8 <xTaskIncrementTick+0xa0>
 80036d4:	2301      	movs	r3, #1
 80036d6:	e000      	b.n	80036da <xTaskIncrementTick+0xa2>
 80036d8:	2300      	movs	r3, #0
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d004      	beq.n	80036e8 <xTaskIncrementTick+0xb0>
					{
						/* The delayed list is empty.  Set xNextTaskUnblockTime to
						the	maximum possible value so it is extremely unlikely that
						the if( xTickCount >= xNextTaskUnblockTime ) test will pass
						next time through. */
						xNextTaskUnblockTime = portMAX_DELAY;
 80036de:	4b3b      	ldr	r3, [pc, #236]	; (80037cc <xTaskIncrementTick+0x194>)
 80036e0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80036e4:	601a      	str	r2, [r3, #0]
						break;
 80036e6:	e040      	b.n	800376a <xTaskIncrementTick+0x132>
					{
						/* The delayed list is not empty, get the value of the item
						at the head of the delayed list.  This is the time at which
						the task at the head of the delayed list must be removed
						from the Blocked state. */
						pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80036e8:	4b35      	ldr	r3, [pc, #212]	; (80037c0 <xTaskIncrementTick+0x188>)
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	68db      	ldr	r3, [r3, #12]
 80036ee:	68db      	ldr	r3, [r3, #12]
 80036f0:	60bb      	str	r3, [r7, #8]
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
 80036f2:	68bb      	ldr	r3, [r7, #8]
 80036f4:	685b      	ldr	r3, [r3, #4]
 80036f6:	607b      	str	r3, [r7, #4]

						if( xConstTickCount < xItemValue )
 80036f8:	693a      	ldr	r2, [r7, #16]
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	429a      	cmp	r2, r3
 80036fe:	d203      	bcs.n	8003708 <xTaskIncrementTick+0xd0>
						{
							/* It is not time to unblock this item yet, but the item
							value is the time at which the task at the head of the
							blocked list must be removed from the Blocked state -
							so record the item value in xNextTaskUnblockTime. */
							xNextTaskUnblockTime = xItemValue;
 8003700:	4b32      	ldr	r3, [pc, #200]	; (80037cc <xTaskIncrementTick+0x194>)
 8003702:	687a      	ldr	r2, [r7, #4]
 8003704:	601a      	str	r2, [r3, #0]
							break;
 8003706:	e030      	b.n	800376a <xTaskIncrementTick+0x132>
						}

						/* It is time to remove the item from the Blocked state. */
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 8003708:	68bb      	ldr	r3, [r7, #8]
 800370a:	3304      	adds	r3, #4
 800370c:	4618      	mov	r0, r3
 800370e:	f001 f861 	bl	80047d4 <uxListRemove>

						/* Is the task waiting on an event also?  If so remove it
						from the event list. */
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003712:	68bb      	ldr	r3, [r7, #8]
 8003714:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003716:	2b00      	cmp	r3, #0
 8003718:	d004      	beq.n	8003724 <xTaskIncrementTick+0xec>
						{
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800371a:	68bb      	ldr	r3, [r7, #8]
 800371c:	3318      	adds	r3, #24
 800371e:	4618      	mov	r0, r3
 8003720:	f001 f858 	bl	80047d4 <uxListRemove>
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
 8003724:	68bb      	ldr	r3, [r7, #8]
 8003726:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003728:	4b29      	ldr	r3, [pc, #164]	; (80037d0 <xTaskIncrementTick+0x198>)
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	429a      	cmp	r2, r3
 800372e:	d903      	bls.n	8003738 <xTaskIncrementTick+0x100>
 8003730:	68bb      	ldr	r3, [r7, #8]
 8003732:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003734:	4b26      	ldr	r3, [pc, #152]	; (80037d0 <xTaskIncrementTick+0x198>)
 8003736:	601a      	str	r2, [r3, #0]
 8003738:	68bb      	ldr	r3, [r7, #8]
 800373a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800373c:	4613      	mov	r3, r2
 800373e:	009b      	lsls	r3, r3, #2
 8003740:	4413      	add	r3, r2
 8003742:	009b      	lsls	r3, r3, #2
 8003744:	4a23      	ldr	r2, [pc, #140]	; (80037d4 <xTaskIncrementTick+0x19c>)
 8003746:	441a      	add	r2, r3
 8003748:	68bb      	ldr	r3, [r7, #8]
 800374a:	3304      	adds	r3, #4
 800374c:	4610      	mov	r0, r2
 800374e:	4619      	mov	r1, r3
 8003750:	f000 ffe4 	bl	800471c <vListInsertEnd>
						{
							/* Preemption is on, but a context switch should only
							be performed if the unblocked task has a priority that
							is equal to or higher than the currently executing
							task. */
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003754:	68bb      	ldr	r3, [r7, #8]
 8003756:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003758:	4b1f      	ldr	r3, [pc, #124]	; (80037d8 <xTaskIncrementTick+0x1a0>)
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800375e:	429a      	cmp	r2, r3
 8003760:	d302      	bcc.n	8003768 <xTaskIncrementTick+0x130>
							{
								xSwitchRequired = pdTRUE;
 8003762:	2301      	movs	r3, #1
 8003764:	617b      	str	r3, [r7, #20]
							}
						}
						#endif /* configUSE_PREEMPTION */
					}
				}
 8003766:	e7b0      	b.n	80036ca <xTaskIncrementTick+0x92>
 8003768:	e7af      	b.n	80036ca <xTaskIncrementTick+0x92>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( unsigned portBASE_TYPE ) 1 )
 800376a:	4b1b      	ldr	r3, [pc, #108]	; (80037d8 <xTaskIncrementTick+0x1a0>)
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003770:	4918      	ldr	r1, [pc, #96]	; (80037d4 <xTaskIncrementTick+0x19c>)
 8003772:	4613      	mov	r3, r2
 8003774:	009b      	lsls	r3, r3, #2
 8003776:	4413      	add	r3, r2
 8003778:	009b      	lsls	r3, r3, #2
 800377a:	440b      	add	r3, r1
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	2b01      	cmp	r3, #1
 8003780:	d901      	bls.n	8003786 <xTaskIncrementTick+0x14e>
			{
				xSwitchRequired = pdTRUE;
 8003782:	2301      	movs	r3, #1
 8003784:	617b      	str	r3, [r7, #20]
		
		#if ( configUSE_TICK_HOOK == 1 )
		{
			/* Guard against the tick hook being called when the pended tick
			count is being unwound (when the scheduler is being unlocked). */
			if( uxPendedTicks == ( unsigned portBASE_TYPE ) 0U )
 8003786:	4b15      	ldr	r3, [pc, #84]	; (80037dc <xTaskIncrementTick+0x1a4>)
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	2b00      	cmp	r3, #0
 800378c:	d109      	bne.n	80037a2 <xTaskIncrementTick+0x16a>
			{
				vApplicationTickHook();
 800378e:	f7ff faf3 	bl	8002d78 <vApplicationTickHook>
 8003792:	e006      	b.n	80037a2 <xTaskIncrementTick+0x16a>
		}
		#endif /* configUSE_TICK_HOOK */		
	}
	else
	{
		++uxPendedTicks;
 8003794:	4b11      	ldr	r3, [pc, #68]	; (80037dc <xTaskIncrementTick+0x1a4>)
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	1c5a      	adds	r2, r3, #1
 800379a:	4b10      	ldr	r3, [pc, #64]	; (80037dc <xTaskIncrementTick+0x1a4>)
 800379c:	601a      	str	r2, [r3, #0]

		/* The tick hook gets called at regular intervals, even if the
		scheduler is locked. */
		#if ( configUSE_TICK_HOOK == 1 )
		{
			vApplicationTickHook();
 800379e:	f7ff faeb 	bl	8002d78 <vApplicationTickHook>
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80037a2:	4b0f      	ldr	r3, [pc, #60]	; (80037e0 <xTaskIncrementTick+0x1a8>)
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d001      	beq.n	80037ae <xTaskIncrementTick+0x176>
		{
			xSwitchRequired = pdTRUE;
 80037aa:	2301      	movs	r3, #1
 80037ac:	617b      	str	r3, [r7, #20]
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80037ae:	697b      	ldr	r3, [r7, #20]
}
 80037b0:	4618      	mov	r0, r3
 80037b2:	3718      	adds	r7, #24
 80037b4:	46bd      	mov	sp, r7
 80037b6:	bd80      	pop	{r7, pc}
 80037b8:	20000580 	.word	0x20000580
 80037bc:	20000574 	.word	0x20000574
 80037c0:	20000528 	.word	0x20000528
 80037c4:	2000052c 	.word	0x2000052c
 80037c8:	2000058c 	.word	0x2000058c
 80037cc:	20000008 	.word	0x20000008
 80037d0:	20000578 	.word	0x20000578
 80037d4:	2000049c 	.word	0x2000049c
 80037d8:	20000498 	.word	0x20000498
 80037dc:	20000584 	.word	0x20000584
 80037e0:	20000588 	.word	0x20000588

080037e4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	b082      	sub	sp, #8
 80037e8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
 80037ea:	4b35      	ldr	r3, [pc, #212]	; (80038c0 <vTaskSwitchContext+0xdc>)
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d003      	beq.n	80037fa <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80037f2:	4b34      	ldr	r3, [pc, #208]	; (80038c4 <vTaskSwitchContext+0xe0>)
 80037f4:	2201      	movs	r2, #1
 80037f6:	601a      	str	r2, [r3, #0]
 80037f8:	e05e      	b.n	80038b8 <vTaskSwitchContext+0xd4>
	}
	else
	{
		xYieldPending = pdFALSE;
 80037fa:	4b32      	ldr	r3, [pc, #200]	; (80038c4 <vTaskSwitchContext+0xe0>)
 80037fc:	2200      	movs	r2, #0
 80037fe:	601a      	str	r2, [r3, #0]
				}
				ulTaskSwitchedInTime = ulTotalRunTime;
		}
		#endif /* configGENERATE_RUN_TIME_STATS */

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
 8003800:	4b31      	ldr	r3, [pc, #196]	; (80038c8 <vTaskSwitchContext+0xe4>)
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	681a      	ldr	r2, [r3, #0]
 8003806:	4b30      	ldr	r3, [pc, #192]	; (80038c8 <vTaskSwitchContext+0xe4>)
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800380c:	429a      	cmp	r2, r3
 800380e:	d808      	bhi.n	8003822 <vTaskSwitchContext+0x3e>
 8003810:	4b2d      	ldr	r3, [pc, #180]	; (80038c8 <vTaskSwitchContext+0xe4>)
 8003812:	681a      	ldr	r2, [r3, #0]
 8003814:	4b2c      	ldr	r3, [pc, #176]	; (80038c8 <vTaskSwitchContext+0xe4>)
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	3334      	adds	r3, #52	; 0x34
 800381a:	4610      	mov	r0, r2
 800381c:	4619      	mov	r1, r3
 800381e:	f7ff faf9 	bl	8002e14 <vApplicationStackOverflowHook>
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();
 8003822:	4b29      	ldr	r3, [pc, #164]	; (80038c8 <vTaskSwitchContext+0xe4>)
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003828:	4618      	mov	r0, r3
 800382a:	4928      	ldr	r1, [pc, #160]	; (80038cc <vTaskSwitchContext+0xe8>)
 800382c:	2214      	movs	r2, #20
 800382e:	f004 fa05 	bl	8007c3c <memcmp>
 8003832:	4603      	mov	r3, r0
 8003834:	2b00      	cmp	r3, #0
 8003836:	d009      	beq.n	800384c <vTaskSwitchContext+0x68>
 8003838:	4b23      	ldr	r3, [pc, #140]	; (80038c8 <vTaskSwitchContext+0xe4>)
 800383a:	681a      	ldr	r2, [r3, #0]
 800383c:	4b22      	ldr	r3, [pc, #136]	; (80038c8 <vTaskSwitchContext+0xe4>)
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	3334      	adds	r3, #52	; 0x34
 8003842:	4610      	mov	r0, r2
 8003844:	4619      	mov	r1, r3
 8003846:	f7ff fae5 	bl	8002e14 <vApplicationStackOverflowHook>

		taskSELECT_HIGHEST_PRIORITY_TASK();
 800384a:	e00c      	b.n	8003866 <vTaskSwitchContext+0x82>
 800384c:	e00b      	b.n	8003866 <vTaskSwitchContext+0x82>
 800384e:	4b20      	ldr	r3, [pc, #128]	; (80038d0 <vTaskSwitchContext+0xec>)
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	2b00      	cmp	r3, #0
 8003854:	d102      	bne.n	800385c <vTaskSwitchContext+0x78>
 8003856:	f001 f8d9 	bl	8004a0c <ulPortSetInterruptMask>
 800385a:	e7fe      	b.n	800385a <vTaskSwitchContext+0x76>
 800385c:	4b1c      	ldr	r3, [pc, #112]	; (80038d0 <vTaskSwitchContext+0xec>)
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	1e5a      	subs	r2, r3, #1
 8003862:	4b1b      	ldr	r3, [pc, #108]	; (80038d0 <vTaskSwitchContext+0xec>)
 8003864:	601a      	str	r2, [r3, #0]
 8003866:	4b1a      	ldr	r3, [pc, #104]	; (80038d0 <vTaskSwitchContext+0xec>)
 8003868:	681a      	ldr	r2, [r3, #0]
 800386a:	491a      	ldr	r1, [pc, #104]	; (80038d4 <vTaskSwitchContext+0xf0>)
 800386c:	4613      	mov	r3, r2
 800386e:	009b      	lsls	r3, r3, #2
 8003870:	4413      	add	r3, r2
 8003872:	009b      	lsls	r3, r3, #2
 8003874:	440b      	add	r3, r1
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	2b00      	cmp	r3, #0
 800387a:	d0e8      	beq.n	800384e <vTaskSwitchContext+0x6a>
 800387c:	4b14      	ldr	r3, [pc, #80]	; (80038d0 <vTaskSwitchContext+0xec>)
 800387e:	681a      	ldr	r2, [r3, #0]
 8003880:	4613      	mov	r3, r2
 8003882:	009b      	lsls	r3, r3, #2
 8003884:	4413      	add	r3, r2
 8003886:	009b      	lsls	r3, r3, #2
 8003888:	4a12      	ldr	r2, [pc, #72]	; (80038d4 <vTaskSwitchContext+0xf0>)
 800388a:	4413      	add	r3, r2
 800388c:	607b      	str	r3, [r7, #4]
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	685b      	ldr	r3, [r3, #4]
 8003892:	685a      	ldr	r2, [r3, #4]
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	605a      	str	r2, [r3, #4]
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	685a      	ldr	r2, [r3, #4]
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	3308      	adds	r3, #8
 80038a0:	429a      	cmp	r2, r3
 80038a2:	d104      	bne.n	80038ae <vTaskSwitchContext+0xca>
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	685b      	ldr	r3, [r3, #4]
 80038a8:	685a      	ldr	r2, [r3, #4]
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	605a      	str	r2, [r3, #4]
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	685b      	ldr	r3, [r3, #4]
 80038b2:	68da      	ldr	r2, [r3, #12]
 80038b4:	4b04      	ldr	r3, [pc, #16]	; (80038c8 <vTaskSwitchContext+0xe4>)
 80038b6:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80038b8:	3708      	adds	r7, #8
 80038ba:	46bd      	mov	sp, r7
 80038bc:	bd80      	pop	{r7, pc}
 80038be:	bf00      	nop
 80038c0:	20000580 	.word	0x20000580
 80038c4:	20000588 	.word	0x20000588
 80038c8:	20000498 	.word	0x20000498
 80038cc:	08008934 	.word	0x08008934
 80038d0:	20000578 	.word	0x20000578
 80038d4:	2000049c 	.word	0x2000049c

080038d8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( xList * const pxEventList, portTickType xTicksToWait )
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	b084      	sub	sp, #16
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
 80038e0:	6039      	str	r1, [r7, #0]
portTickType xTimeToWake;

	configASSERT( pxEventList );
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d102      	bne.n	80038ee <vTaskPlaceOnEventList+0x16>
 80038e8:	f001 f890 	bl	8004a0c <ulPortSetInterruptMask>
 80038ec:	e7fe      	b.n	80038ec <vTaskPlaceOnEventList+0x14>
	SCHEDULER SUSPENDED. */

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80038ee:	4b12      	ldr	r3, [pc, #72]	; (8003938 <vTaskPlaceOnEventList+0x60>)
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	3318      	adds	r3, #24
 80038f4:	6878      	ldr	r0, [r7, #4]
 80038f6:	4619      	mov	r1, r3
 80038f8:	f000 ff34 	bl	8004764 <vListInsert>

	/* We must remove ourselves from the ready list before adding ourselves
	to the blocked list as the same list item is used for both lists.  We have
	exclusive access to the ready lists as the scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( unsigned portBASE_TYPE ) 0 )
 80038fc:	4b0e      	ldr	r3, [pc, #56]	; (8003938 <vTaskPlaceOnEventList+0x60>)
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	3304      	adds	r3, #4
 8003902:	4618      	mov	r0, r3
 8003904:	f000 ff66 	bl	80047d4 <uxListRemove>
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
 8003908:	683b      	ldr	r3, [r7, #0]
 800390a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800390e:	d107      	bne.n	8003920 <vTaskPlaceOnEventList+0x48>
		{
			/* Add ourselves to the suspended task list instead of a delayed task
			list to ensure we are not woken by a timing event.  We will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 8003910:	4b09      	ldr	r3, [pc, #36]	; (8003938 <vTaskPlaceOnEventList+0x60>)
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	3304      	adds	r3, #4
 8003916:	4809      	ldr	r0, [pc, #36]	; (800393c <vTaskPlaceOnEventList+0x64>)
 8003918:	4619      	mov	r1, r3
 800391a:	f000 feff 	bl	800471c <vListInsertEnd>
 800391e:	e007      	b.n	8003930 <vTaskPlaceOnEventList+0x58>
		}
		else
		{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
 8003920:	4b07      	ldr	r3, [pc, #28]	; (8003940 <vTaskPlaceOnEventList+0x68>)
 8003922:	681a      	ldr	r2, [r3, #0]
 8003924:	683b      	ldr	r3, [r7, #0]
 8003926:	4413      	add	r3, r2
 8003928:	60fb      	str	r3, [r7, #12]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
 800392a:	68f8      	ldr	r0, [r7, #12]
 800392c:	f000 f9d6 	bl	8003cdc <prvAddCurrentTaskToDelayedList>
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
			prvAddCurrentTaskToDelayedList( xTimeToWake );
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8003930:	3710      	adds	r7, #16
 8003932:	46bd      	mov	sp, r7
 8003934:	bd80      	pop	{r7, pc}
 8003936:	bf00      	nop
 8003938:	20000498 	.word	0x20000498
 800393c:	2000055c 	.word	0x2000055c
 8003940:	20000574 	.word	0x20000574

08003944 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( xList * const pxEventList, portTickType xTicksToWait )
	{
 8003944:	b580      	push	{r7, lr}
 8003946:	b084      	sub	sp, #16
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
 800394c:	6039      	str	r1, [r7, #0]
	portTickType xTimeToWake;

		configASSERT( pxEventList );
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	2b00      	cmp	r3, #0
 8003952:	d102      	bne.n	800395a <vTaskPlaceOnEventListRestricted+0x16>
 8003954:	f001 f85a 	bl	8004a0c <ulPortSetInterruptMask>
 8003958:	e7fe      	b.n	8003958 <vTaskPlaceOnEventListRestricted+0x14>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800395a:	4b0c      	ldr	r3, [pc, #48]	; (800398c <vTaskPlaceOnEventListRestricted+0x48>)
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	3318      	adds	r3, #24
 8003960:	6878      	ldr	r0, [r7, #4]
 8003962:	4619      	mov	r1, r3
 8003964:	f000 feda 	bl	800471c <vListInsertEnd>

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( unsigned portBASE_TYPE ) 0 )
 8003968:	4b08      	ldr	r3, [pc, #32]	; (800398c <vTaskPlaceOnEventListRestricted+0x48>)
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	3304      	adds	r3, #4
 800396e:	4618      	mov	r0, r3
 8003970:	f000 ff30 	bl	80047d4 <uxListRemove>
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
 8003974:	4b06      	ldr	r3, [pc, #24]	; (8003990 <vTaskPlaceOnEventListRestricted+0x4c>)
 8003976:	681a      	ldr	r2, [r3, #0]
 8003978:	683b      	ldr	r3, [r7, #0]
 800397a:	4413      	add	r3, r2
 800397c:	60fb      	str	r3, [r7, #12]

		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
 800397e:	68f8      	ldr	r0, [r7, #12]
 8003980:	f000 f9ac 	bl	8003cdc <prvAddCurrentTaskToDelayedList>
	}
 8003984:	3710      	adds	r7, #16
 8003986:	46bd      	mov	sp, r7
 8003988:	bd80      	pop	{r7, pc}
 800398a:	bf00      	nop
 800398c:	20000498 	.word	0x20000498
 8003990:	20000574 	.word	0x20000574

08003994 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xTaskRemoveFromEventList( const xList * const pxEventList )
{
 8003994:	b580      	push	{r7, lr}
 8003996:	b084      	sub	sp, #16
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means we can always expect exclusive access to the event list here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	68db      	ldr	r3, [r3, #12]
 80039a0:	68db      	ldr	r3, [r3, #12]
 80039a2:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 80039a4:	68bb      	ldr	r3, [r7, #8]
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d102      	bne.n	80039b0 <xTaskRemoveFromEventList+0x1c>
 80039aa:	f001 f82f 	bl	8004a0c <ulPortSetInterruptMask>
 80039ae:	e7fe      	b.n	80039ae <xTaskRemoveFromEventList+0x1a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80039b0:	68bb      	ldr	r3, [r7, #8]
 80039b2:	3318      	adds	r3, #24
 80039b4:	4618      	mov	r0, r3
 80039b6:	f000 ff0d 	bl	80047d4 <uxListRemove>

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
 80039ba:	4b1e      	ldr	r3, [pc, #120]	; (8003a34 <xTaskRemoveFromEventList+0xa0>)
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d11d      	bne.n	80039fe <xTaskRemoveFromEventList+0x6a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
 80039c2:	68bb      	ldr	r3, [r7, #8]
 80039c4:	3304      	adds	r3, #4
 80039c6:	4618      	mov	r0, r3
 80039c8:	f000 ff04 	bl	80047d4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80039cc:	68bb      	ldr	r3, [r7, #8]
 80039ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039d0:	4b19      	ldr	r3, [pc, #100]	; (8003a38 <xTaskRemoveFromEventList+0xa4>)
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	429a      	cmp	r2, r3
 80039d6:	d903      	bls.n	80039e0 <xTaskRemoveFromEventList+0x4c>
 80039d8:	68bb      	ldr	r3, [r7, #8]
 80039da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039dc:	4b16      	ldr	r3, [pc, #88]	; (8003a38 <xTaskRemoveFromEventList+0xa4>)
 80039de:	601a      	str	r2, [r3, #0]
 80039e0:	68bb      	ldr	r3, [r7, #8]
 80039e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039e4:	4613      	mov	r3, r2
 80039e6:	009b      	lsls	r3, r3, #2
 80039e8:	4413      	add	r3, r2
 80039ea:	009b      	lsls	r3, r3, #2
 80039ec:	4a13      	ldr	r2, [pc, #76]	; (8003a3c <xTaskRemoveFromEventList+0xa8>)
 80039ee:	441a      	add	r2, r3
 80039f0:	68bb      	ldr	r3, [r7, #8]
 80039f2:	3304      	adds	r3, #4
 80039f4:	4610      	mov	r0, r2
 80039f6:	4619      	mov	r1, r3
 80039f8:	f000 fe90 	bl	800471c <vListInsertEnd>
 80039fc:	e005      	b.n	8003a0a <xTaskRemoveFromEventList+0x76>
	}
	else
	{
		/* We cannot access the delayed or ready lists, so will hold this
		task pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80039fe:	68bb      	ldr	r3, [r7, #8]
 8003a00:	3318      	adds	r3, #24
 8003a02:	480f      	ldr	r0, [pc, #60]	; (8003a40 <xTaskRemoveFromEventList+0xac>)
 8003a04:	4619      	mov	r1, r3
 8003a06:	f000 fe89 	bl	800471c <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003a0a:	68bb      	ldr	r3, [r7, #8]
 8003a0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a0e:	4b0d      	ldr	r3, [pc, #52]	; (8003a44 <xTaskRemoveFromEventList+0xb0>)
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a14:	429a      	cmp	r2, r3
 8003a16:	d305      	bcc.n	8003a24 <xTaskRemoveFromEventList+0x90>
	{
		/* Return true if the task removed from the event list has
		a higher priority than the calling task.  This allows
		the calling task to know if it should force a context
		switch now. */
		xReturn = pdTRUE;
 8003a18:	2301      	movs	r3, #1
 8003a1a:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003a1c:	4b0a      	ldr	r3, [pc, #40]	; (8003a48 <xTaskRemoveFromEventList+0xb4>)
 8003a1e:	2201      	movs	r2, #1
 8003a20:	601a      	str	r2, [r3, #0]
 8003a22:	e001      	b.n	8003a28 <xTaskRemoveFromEventList+0x94>
	}
	else
	{
		xReturn = pdFALSE;
 8003a24:	2300      	movs	r3, #0
 8003a26:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 8003a28:	68fb      	ldr	r3, [r7, #12]
}
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	3710      	adds	r7, #16
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	bd80      	pop	{r7, pc}
 8003a32:	bf00      	nop
 8003a34:	20000580 	.word	0x20000580
 8003a38:	20000578 	.word	0x20000578
 8003a3c:	2000049c 	.word	0x2000049c
 8003a40:	20000530 	.word	0x20000530
 8003a44:	20000498 	.word	0x20000498
 8003a48:	20000588 	.word	0x20000588

08003a4c <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b082      	sub	sp, #8
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d102      	bne.n	8003a60 <vTaskSetTimeOutState+0x14>
 8003a5a:	f000 ffd7 	bl	8004a0c <ulPortSetInterruptMask>
 8003a5e:	e7fe      	b.n	8003a5e <vTaskSetTimeOutState+0x12>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003a60:	4b05      	ldr	r3, [pc, #20]	; (8003a78 <vTaskSetTimeOutState+0x2c>)
 8003a62:	681a      	ldr	r2, [r3, #0]
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003a68:	4b04      	ldr	r3, [pc, #16]	; (8003a7c <vTaskSetTimeOutState+0x30>)
 8003a6a:	681a      	ldr	r2, [r3, #0]
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	605a      	str	r2, [r3, #4]
}
 8003a70:	3708      	adds	r7, #8
 8003a72:	46bd      	mov	sp, r7
 8003a74:	bd80      	pop	{r7, pc}
 8003a76:	bf00      	nop
 8003a78:	2000058c 	.word	0x2000058c
 8003a7c:	20000574 	.word	0x20000574

08003a80 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

portBASE_TYPE xTaskCheckForTimeOut( xTimeOutType * const pxTimeOut, portTickType * const pxTicksToWait )
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	b084      	sub	sp, #16
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
 8003a88:	6039      	str	r1, [r7, #0]
portBASE_TYPE xReturn;

	configASSERT( pxTimeOut );
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d102      	bne.n	8003a96 <xTaskCheckForTimeOut+0x16>
 8003a90:	f000 ffbc 	bl	8004a0c <ulPortSetInterruptMask>
 8003a94:	e7fe      	b.n	8003a94 <xTaskCheckForTimeOut+0x14>
	configASSERT( pxTicksToWait );
 8003a96:	683b      	ldr	r3, [r7, #0]
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d102      	bne.n	8003aa2 <xTaskCheckForTimeOut+0x22>
 8003a9c:	f000 ffb6 	bl	8004a0c <ulPortSetInterruptMask>
 8003aa0:	e7fe      	b.n	8003aa0 <xTaskCheckForTimeOut+0x20>

	taskENTER_CRITICAL();
 8003aa2:	f000 ff91 	bl	80049c8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const portTickType xConstTickCount = xTickCount;
 8003aa6:	4b1c      	ldr	r3, [pc, #112]	; (8003b18 <xTaskCheckForTimeOut+0x98>)
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	60bb      	str	r3, [r7, #8]

		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003ab4:	d102      	bne.n	8003abc <xTaskCheckForTimeOut+0x3c>
			{
				xReturn = pdFALSE;
 8003ab6:	2300      	movs	r3, #0
 8003ab8:	60fb      	str	r3, [r7, #12]
 8003aba:	e026      	b.n	8003b0a <xTaskCheckForTimeOut+0x8a>
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681a      	ldr	r2, [r3, #0]
 8003ac0:	4b16      	ldr	r3, [pc, #88]	; (8003b1c <xTaskCheckForTimeOut+0x9c>)
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	429a      	cmp	r2, r3
 8003ac6:	d007      	beq.n	8003ad8 <xTaskCheckForTimeOut+0x58>
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	685a      	ldr	r2, [r3, #4]
 8003acc:	68bb      	ldr	r3, [r7, #8]
 8003ace:	429a      	cmp	r2, r3
 8003ad0:	d802      	bhi.n	8003ad8 <xTaskCheckForTimeOut+0x58>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	60fb      	str	r3, [r7, #12]
 8003ad6:	e018      	b.n	8003b0a <xTaskCheckForTimeOut+0x8a>
		}
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	685b      	ldr	r3, [r3, #4]
 8003adc:	68ba      	ldr	r2, [r7, #8]
 8003ade:	1ad2      	subs	r2, r2, r3
 8003ae0:	683b      	ldr	r3, [r7, #0]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	429a      	cmp	r2, r3
 8003ae6:	d20e      	bcs.n	8003b06 <xTaskCheckForTimeOut+0x86>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
 8003ae8:	683b      	ldr	r3, [r7, #0]
 8003aea:	681a      	ldr	r2, [r3, #0]
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6859      	ldr	r1, [r3, #4]
 8003af0:	68bb      	ldr	r3, [r7, #8]
 8003af2:	1acb      	subs	r3, r1, r3
 8003af4:	441a      	add	r2, r3
 8003af6:	683b      	ldr	r3, [r7, #0]
 8003af8:	601a      	str	r2, [r3, #0]
			vTaskSetTimeOutState( pxTimeOut );
 8003afa:	6878      	ldr	r0, [r7, #4]
 8003afc:	f7ff ffa6 	bl	8003a4c <vTaskSetTimeOutState>
			xReturn = pdFALSE;
 8003b00:	2300      	movs	r3, #0
 8003b02:	60fb      	str	r3, [r7, #12]
 8003b04:	e001      	b.n	8003b0a <xTaskCheckForTimeOut+0x8a>
		}
		else
		{
			xReturn = pdTRUE;
 8003b06:	2301      	movs	r3, #1
 8003b08:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003b0a:	f000 ff6d 	bl	80049e8 <vPortExitCritical>

	return xReturn;
 8003b0e:	68fb      	ldr	r3, [r7, #12]
}
 8003b10:	4618      	mov	r0, r3
 8003b12:	3710      	adds	r7, #16
 8003b14:	46bd      	mov	sp, r7
 8003b16:	bd80      	pop	{r7, pc}
 8003b18:	20000574 	.word	0x20000574
 8003b1c:	2000058c 	.word	0x2000058c

08003b20 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003b20:	b480      	push	{r7}
 8003b22:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8003b24:	4b03      	ldr	r3, [pc, #12]	; (8003b34 <vTaskMissedYield+0x14>)
 8003b26:	2201      	movs	r2, #1
 8003b28:	601a      	str	r2, [r3, #0]
}
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b30:	4770      	bx	lr
 8003b32:	bf00      	nop
 8003b34:	20000588 	.word	0x20000588

08003b38 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b082      	sub	sp, #8
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
	( void ) pvParameters;

	for( ;; )
	{
		/* See if any tasks have been deleted. */
		prvCheckTasksWaitingTermination();
 8003b40:	f000 f892 	bl	8003c68 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
 8003b44:	4b04      	ldr	r3, [pc, #16]	; (8003b58 <prvIdleTask+0x20>)
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	2b01      	cmp	r3, #1
 8003b4a:	d901      	bls.n	8003b50 <prvIdleTask+0x18>
			{
				taskYIELD();
 8003b4c:	f000 ff2c 	bl	80049a8 <vPortYield>
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 8003b50:	f7ff f95a 	bl	8002e08 <vApplicationIdleHook>
				}
				( void ) xTaskResumeAll();
			}
		}
		#endif /* configUSE_TICKLESS_IDLE */
	}
 8003b54:	e7f4      	b.n	8003b40 <prvIdleTask+0x8>
 8003b56:	bf00      	nop
 8003b58:	2000049c 	.word	0x2000049c

08003b5c <prvInitialiseTCBVariables>:
	}
#endif /* configUSE_TICKLESS_IDLE */
/*-----------------------------------------------------------*/

static void prvInitialiseTCBVariables( tskTCB *pxTCB, const signed char * const pcName, unsigned portBASE_TYPE uxPriority, const xMemoryRegion * const xRegions, unsigned short usStackDepth )
{
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	b086      	sub	sp, #24
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	60f8      	str	r0, [r7, #12]
 8003b64:	60b9      	str	r1, [r7, #8]
 8003b66:	607a      	str	r2, [r7, #4]
 8003b68:	603b      	str	r3, [r7, #0]
unsigned portBASE_TYPE x;

	/* Store the task name in the TCB. */
	for( x = ( unsigned portBASE_TYPE ) 0; x < ( unsigned portBASE_TYPE ) configMAX_TASK_NAME_LEN; x++ )
 8003b6a:	2300      	movs	r3, #0
 8003b6c:	617b      	str	r3, [r7, #20]
 8003b6e:	e012      	b.n	8003b96 <prvInitialiseTCBVariables+0x3a>
	{
		pxTCB->pcTaskName[ x ] = pcName[ x ];
 8003b70:	68ba      	ldr	r2, [r7, #8]
 8003b72:	697b      	ldr	r3, [r7, #20]
 8003b74:	4413      	add	r3, r2
 8003b76:	781a      	ldrb	r2, [r3, #0]
 8003b78:	68f9      	ldr	r1, [r7, #12]
 8003b7a:	697b      	ldr	r3, [r7, #20]
 8003b7c:	440b      	add	r3, r1
 8003b7e:	3330      	adds	r3, #48	; 0x30
 8003b80:	711a      	strb	r2, [r3, #4]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8003b82:	68ba      	ldr	r2, [r7, #8]
 8003b84:	697b      	ldr	r3, [r7, #20]
 8003b86:	4413      	add	r3, r2
 8003b88:	781b      	ldrb	r3, [r3, #0]
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d100      	bne.n	8003b90 <prvInitialiseTCBVariables+0x34>
		{
			break;
 8003b8e:	e005      	b.n	8003b9c <prvInitialiseTCBVariables+0x40>
static void prvInitialiseTCBVariables( tskTCB *pxTCB, const signed char * const pcName, unsigned portBASE_TYPE uxPriority, const xMemoryRegion * const xRegions, unsigned short usStackDepth )
{
unsigned portBASE_TYPE x;

	/* Store the task name in the TCB. */
	for( x = ( unsigned portBASE_TYPE ) 0; x < ( unsigned portBASE_TYPE ) configMAX_TASK_NAME_LEN; x++ )
 8003b90:	697b      	ldr	r3, [r7, #20]
 8003b92:	3301      	adds	r3, #1
 8003b94:	617b      	str	r3, [r7, #20]
 8003b96:	697b      	ldr	r3, [r7, #20]
 8003b98:	2b09      	cmp	r3, #9
 8003b9a:	d9e9      	bls.n	8003b70 <prvInitialiseTCBVariables+0x14>
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = ( signed char ) '\0';
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( unsigned portBASE_TYPE ) configMAX_PRIORITIES )
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2b04      	cmp	r3, #4
 8003ba8:	d901      	bls.n	8003bae <prvInitialiseTCBVariables+0x52>
	{
		uxPriority = ( unsigned portBASE_TYPE ) configMAX_PRIORITIES - ( unsigned portBASE_TYPE ) 1U;
 8003baa:	2304      	movs	r3, #4
 8003bac:	607b      	str	r3, [r7, #4]
	}

	pxTCB->uxPriority = uxPriority;
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	687a      	ldr	r2, [r7, #4]
 8003bb2:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	687a      	ldr	r2, [r7, #4]
 8003bb8:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	3304      	adds	r3, #4
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	f000 fda0 	bl	8004704 <vListInitialiseItem>
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	3318      	adds	r3, #24
 8003bc8:	4618      	mov	r0, r3
 8003bca:	f000 fd9b 	bl	8004704 <vListInitialiseItem>

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	68fa      	ldr	r2, [r7, #12]
 8003bd2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( portTickType ) configMAX_PRIORITIES - ( portTickType ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	f1c3 0205 	rsb	r2, r3, #5
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	68fa      	ldr	r2, [r7, #12]
 8003be2:	625a      	str	r2, [r3, #36]	; 0x24
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxTCB->xNewLib_reent ) ) );
	}
	#endif /* configUSE_NEWLIB_REENTRANT */
}
 8003be4:	3718      	adds	r7, #24
 8003be6:	46bd      	mov	sp, r7
 8003be8:	bd80      	pop	{r7, pc}
 8003bea:	bf00      	nop

08003bec <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	b082      	sub	sp, #8
 8003bf0:	af00      	add	r7, sp, #0
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < ( unsigned portBASE_TYPE ) configMAX_PRIORITIES; uxPriority++ )
 8003bf2:	2300      	movs	r3, #0
 8003bf4:	607b      	str	r3, [r7, #4]
 8003bf6:	e00c      	b.n	8003c12 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003bf8:	687a      	ldr	r2, [r7, #4]
 8003bfa:	4613      	mov	r3, r2
 8003bfc:	009b      	lsls	r3, r3, #2
 8003bfe:	4413      	add	r3, r2
 8003c00:	009b      	lsls	r3, r3, #2
 8003c02:	4a11      	ldr	r2, [pc, #68]	; (8003c48 <prvInitialiseTaskLists+0x5c>)
 8003c04:	4413      	add	r3, r2
 8003c06:	4618      	mov	r0, r3
 8003c08:	f000 fd5c 	bl	80046c4 <vListInitialise>

static void prvInitialiseTaskLists( void )
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < ( unsigned portBASE_TYPE ) configMAX_PRIORITIES; uxPriority++ )
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	3301      	adds	r3, #1
 8003c10:	607b      	str	r3, [r7, #4]
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	2b04      	cmp	r3, #4
 8003c16:	d9ef      	bls.n	8003bf8 <prvInitialiseTaskLists+0xc>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
 8003c18:	480c      	ldr	r0, [pc, #48]	; (8003c4c <prvInitialiseTaskLists+0x60>)
 8003c1a:	f000 fd53 	bl	80046c4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8003c1e:	480c      	ldr	r0, [pc, #48]	; (8003c50 <prvInitialiseTaskLists+0x64>)
 8003c20:	f000 fd50 	bl	80046c4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003c24:	480b      	ldr	r0, [pc, #44]	; (8003c54 <prvInitialiseTaskLists+0x68>)
 8003c26:	f000 fd4d 	bl	80046c4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8003c2a:	480b      	ldr	r0, [pc, #44]	; (8003c58 <prvInitialiseTaskLists+0x6c>)
 8003c2c:	f000 fd4a 	bl	80046c4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8003c30:	480a      	ldr	r0, [pc, #40]	; (8003c5c <prvInitialiseTaskLists+0x70>)
 8003c32:	f000 fd47 	bl	80046c4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8003c36:	4b0a      	ldr	r3, [pc, #40]	; (8003c60 <prvInitialiseTaskLists+0x74>)
 8003c38:	4a04      	ldr	r2, [pc, #16]	; (8003c4c <prvInitialiseTaskLists+0x60>)
 8003c3a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003c3c:	4b09      	ldr	r3, [pc, #36]	; (8003c64 <prvInitialiseTaskLists+0x78>)
 8003c3e:	4a04      	ldr	r2, [pc, #16]	; (8003c50 <prvInitialiseTaskLists+0x64>)
 8003c40:	601a      	str	r2, [r3, #0]
}
 8003c42:	3708      	adds	r7, #8
 8003c44:	46bd      	mov	sp, r7
 8003c46:	bd80      	pop	{r7, pc}
 8003c48:	2000049c 	.word	0x2000049c
 8003c4c:	20000500 	.word	0x20000500
 8003c50:	20000514 	.word	0x20000514
 8003c54:	20000530 	.word	0x20000530
 8003c58:	20000544 	.word	0x20000544
 8003c5c:	2000055c 	.word	0x2000055c
 8003c60:	20000528 	.word	0x20000528
 8003c64:	2000052c 	.word	0x2000052c

08003c68 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b082      	sub	sp, #8
 8003c6c:	af00      	add	r7, sp, #0
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
 8003c6e:	e028      	b.n	8003cc2 <prvCheckTasksWaitingTermination+0x5a>
		{
			vTaskSuspendAll();
 8003c70:	f7ff fc3c 	bl	80034ec <vTaskSuspendAll>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8003c74:	4b16      	ldr	r3, [pc, #88]	; (8003cd0 <prvCheckTasksWaitingTermination+0x68>)
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	bf14      	ite	ne
 8003c7c:	2300      	movne	r3, #0
 8003c7e:	2301      	moveq	r3, #1
 8003c80:	b2db      	uxtb	r3, r3
 8003c82:	607b      	str	r3, [r7, #4]
			( void ) xTaskResumeAll();
 8003c84:	f7ff fc40 	bl	8003508 <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d119      	bne.n	8003cc2 <prvCheckTasksWaitingTermination+0x5a>
			{
				tskTCB *pxTCB;

				taskENTER_CRITICAL();
 8003c8e:	f000 fe9b 	bl	80049c8 <vPortEnterCritical>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8003c92:	4b0f      	ldr	r3, [pc, #60]	; (8003cd0 <prvCheckTasksWaitingTermination+0x68>)
 8003c94:	68db      	ldr	r3, [r3, #12]
 8003c96:	68db      	ldr	r3, [r3, #12]
 8003c98:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 8003c9a:	683b      	ldr	r3, [r7, #0]
 8003c9c:	3304      	adds	r3, #4
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	f000 fd98 	bl	80047d4 <uxListRemove>
					--uxCurrentNumberOfTasks;
 8003ca4:	4b0b      	ldr	r3, [pc, #44]	; (8003cd4 <prvCheckTasksWaitingTermination+0x6c>)
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	1e5a      	subs	r2, r3, #1
 8003caa:	4b0a      	ldr	r3, [pc, #40]	; (8003cd4 <prvCheckTasksWaitingTermination+0x6c>)
 8003cac:	601a      	str	r2, [r3, #0]
					--uxTasksDeleted;
 8003cae:	4b0a      	ldr	r3, [pc, #40]	; (8003cd8 <prvCheckTasksWaitingTermination+0x70>)
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	1e5a      	subs	r2, r3, #1
 8003cb4:	4b08      	ldr	r3, [pc, #32]	; (8003cd8 <prvCheckTasksWaitingTermination+0x70>)
 8003cb6:	601a      	str	r2, [r3, #0]
				}
				taskEXIT_CRITICAL();
 8003cb8:	f000 fe96 	bl	80049e8 <vPortExitCritical>

				prvDeleteTCB( pxTCB );
 8003cbc:	6838      	ldr	r0, [r7, #0]
 8003cbe:	f000 f875 	bl	8003dac <prvDeleteTCB>
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
 8003cc2:	4b05      	ldr	r3, [pc, #20]	; (8003cd8 <prvCheckTasksWaitingTermination+0x70>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d1d2      	bne.n	8003c70 <prvCheckTasksWaitingTermination+0x8>
				prvDeleteTCB( pxTCB );
			}
		}
	}
	#endif /* vTaskDelete */
}
 8003cca:	3708      	adds	r7, #8
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	bd80      	pop	{r7, pc}
 8003cd0:	20000544 	.word	0x20000544
 8003cd4:	20000570 	.word	0x20000570
 8003cd8:	20000558 	.word	0x20000558

08003cdc <prvAddCurrentTaskToDelayedList>:
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b082      	sub	sp, #8
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
 8003ce4:	4b13      	ldr	r3, [pc, #76]	; (8003d34 <prvAddCurrentTaskToDelayedList+0x58>)
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	687a      	ldr	r2, [r7, #4]
 8003cea:	605a      	str	r2, [r3, #4]

	if( xTimeToWake < xTickCount )
 8003cec:	4b12      	ldr	r3, [pc, #72]	; (8003d38 <prvAddCurrentTaskToDelayedList+0x5c>)
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	687a      	ldr	r2, [r7, #4]
 8003cf2:	429a      	cmp	r2, r3
 8003cf4:	d209      	bcs.n	8003d0a <prvAddCurrentTaskToDelayedList+0x2e>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 8003cf6:	4b11      	ldr	r3, [pc, #68]	; (8003d3c <prvAddCurrentTaskToDelayedList+0x60>)
 8003cf8:	681a      	ldr	r2, [r3, #0]
 8003cfa:	4b0e      	ldr	r3, [pc, #56]	; (8003d34 <prvAddCurrentTaskToDelayedList+0x58>)
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	3304      	adds	r3, #4
 8003d00:	4610      	mov	r0, r2
 8003d02:	4619      	mov	r1, r3
 8003d04:	f000 fd2e 	bl	8004764 <vListInsert>
 8003d08:	e010      	b.n	8003d2c <prvAddCurrentTaskToDelayedList+0x50>
	}
	else
	{
		/* The wake time has not overflowed, so we can use the current block list. */
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 8003d0a:	4b0d      	ldr	r3, [pc, #52]	; (8003d40 <prvAddCurrentTaskToDelayedList+0x64>)
 8003d0c:	681a      	ldr	r2, [r3, #0]
 8003d0e:	4b09      	ldr	r3, [pc, #36]	; (8003d34 <prvAddCurrentTaskToDelayedList+0x58>)
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	3304      	adds	r3, #4
 8003d14:	4610      	mov	r0, r2
 8003d16:	4619      	mov	r1, r3
 8003d18:	f000 fd24 	bl	8004764 <vListInsert>

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
 8003d1c:	4b09      	ldr	r3, [pc, #36]	; (8003d44 <prvAddCurrentTaskToDelayedList+0x68>)
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	687a      	ldr	r2, [r7, #4]
 8003d22:	429a      	cmp	r2, r3
 8003d24:	d202      	bcs.n	8003d2c <prvAddCurrentTaskToDelayedList+0x50>
		{
			xNextTaskUnblockTime = xTimeToWake;
 8003d26:	4b07      	ldr	r3, [pc, #28]	; (8003d44 <prvAddCurrentTaskToDelayedList+0x68>)
 8003d28:	687a      	ldr	r2, [r7, #4]
 8003d2a:	601a      	str	r2, [r3, #0]
		}
	}
}
 8003d2c:	3708      	adds	r7, #8
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	bd80      	pop	{r7, pc}
 8003d32:	bf00      	nop
 8003d34:	20000498 	.word	0x20000498
 8003d38:	20000574 	.word	0x20000574
 8003d3c:	2000052c 	.word	0x2000052c
 8003d40:	20000528 	.word	0x20000528
 8003d44:	20000008 	.word	0x20000008

08003d48 <prvAllocateTCBAndStack>:
/*-----------------------------------------------------------*/

static tskTCB *prvAllocateTCBAndStack( unsigned short usStackDepth, portSTACK_TYPE *puxStackBuffer )
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	b084      	sub	sp, #16
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	4603      	mov	r3, r0
 8003d50:	6039      	str	r1, [r7, #0]
 8003d52:	80fb      	strh	r3, [r7, #6]
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
 8003d54:	204c      	movs	r0, #76	; 0x4c
 8003d56:	f001 fadb 	bl	8005310 <pvPortMalloc>
 8003d5a:	60f8      	str	r0, [r7, #12]

	if( pxNewTCB != NULL )
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d01f      	beq.n	8003da2 <prvAllocateTCBAndStack+0x5a>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003d62:	683b      	ldr	r3, [r7, #0]
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d106      	bne.n	8003d76 <prvAllocateTCBAndStack+0x2e>
 8003d68:	88fb      	ldrh	r3, [r7, #6]
 8003d6a:	009b      	lsls	r3, r3, #2
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	f001 facf 	bl	8005310 <pvPortMalloc>
 8003d72:	4603      	mov	r3, r0
 8003d74:	e000      	b.n	8003d78 <prvAllocateTCBAndStack+0x30>
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	68fa      	ldr	r2, [r7, #12]
 8003d7a:	6313      	str	r3, [r2, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d105      	bne.n	8003d90 <prvAllocateTCBAndStack+0x48>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
 8003d84:	68f8      	ldr	r0, [r7, #12]
 8003d86:	f001 fb4f 	bl	8005428 <vPortFree>
			pxNewTCB = NULL;
 8003d8a:	2300      	movs	r3, #0
 8003d8c:	60fb      	str	r3, [r7, #12]
 8003d8e:	e008      	b.n	8003da2 <prvAllocateTCBAndStack+0x5a>
		}
		else
		{
			/* Just to help debugging. */
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( portSTACK_TYPE ) );
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003d94:	88fb      	ldrh	r3, [r7, #6]
 8003d96:	009b      	lsls	r3, r3, #2
 8003d98:	4610      	mov	r0, r2
 8003d9a:	21a5      	movs	r1, #165	; 0xa5
 8003d9c:	461a      	mov	r2, r3
 8003d9e:	f003 ff81 	bl	8007ca4 <memset>
		}
	}

	return pxNewTCB;
 8003da2:	68fb      	ldr	r3, [r7, #12]
}
 8003da4:	4618      	mov	r0, r3
 8003da6:	3710      	adds	r7, #16
 8003da8:	46bd      	mov	sp, r7
 8003daa:	bd80      	pop	{r7, pc}

08003dac <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( tskTCB *pxTCB )
	{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	b082      	sub	sp, #8
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
		want to allocate and clean RAM statically. */
		portCLEAN_UP_TCB( pxTCB );

		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003db8:	4618      	mov	r0, r3
 8003dba:	f001 fb35 	bl	8005428 <vPortFree>
		vPortFree( pxTCB );
 8003dbe:	6878      	ldr	r0, [r7, #4]
 8003dc0:	f001 fb32 	bl	8005428 <vPortFree>
	}
 8003dc4:	3708      	adds	r7, #8
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	bd80      	pop	{r7, pc}
 8003dca:	bf00      	nop

08003dcc <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	xTaskHandle xTaskGetCurrentTaskHandle( void )
	{
 8003dcc:	b480      	push	{r7}
 8003dce:	b083      	sub	sp, #12
 8003dd0:	af00      	add	r7, sp, #0
	xTaskHandle xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8003dd2:	4b05      	ldr	r3, [pc, #20]	; (8003de8 <xTaskGetCurrentTaskHandle+0x1c>)
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	607b      	str	r3, [r7, #4]

		return xReturn;
 8003dd8:	687b      	ldr	r3, [r7, #4]
	}
 8003dda:	4618      	mov	r0, r3
 8003ddc:	370c      	adds	r7, #12
 8003dde:	46bd      	mov	sp, r7
 8003de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de4:	4770      	bx	lr
 8003de6:	bf00      	nop
 8003de8:	20000498 	.word	0x20000498

08003dec <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	portBASE_TYPE xTaskGetSchedulerState( void )
	{
 8003dec:	b480      	push	{r7}
 8003dee:	b083      	sub	sp, #12
 8003df0:	af00      	add	r7, sp, #0
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
 8003df2:	4b0b      	ldr	r3, [pc, #44]	; (8003e20 <xTaskGetSchedulerState+0x34>)
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d102      	bne.n	8003e00 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8003dfa:	2300      	movs	r3, #0
 8003dfc:	607b      	str	r3, [r7, #4]
 8003dfe:	e008      	b.n	8003e12 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
 8003e00:	4b08      	ldr	r3, [pc, #32]	; (8003e24 <xTaskGetSchedulerState+0x38>)
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d102      	bne.n	8003e0e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8003e08:	2301      	movs	r3, #1
 8003e0a:	607b      	str	r3, [r7, #4]
 8003e0c:	e001      	b.n	8003e12 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8003e0e:	2302      	movs	r3, #2
 8003e10:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8003e12:	687b      	ldr	r3, [r7, #4]
	}
 8003e14:	4618      	mov	r0, r3
 8003e16:	370c      	adds	r7, #12
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1e:	4770      	bx	lr
 8003e20:	2000057c 	.word	0x2000057c
 8003e24:	20000580 	.word	0x20000580

08003e28 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( xTaskHandle const pxMutexHolder )
	{
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	b084      	sub	sp, #16
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d046      	beq.n	8003ec8 <vTaskPriorityInherit+0xa0>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e3e:	4b24      	ldr	r3, [pc, #144]	; (8003ed0 <vTaskPriorityInherit+0xa8>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e44:	429a      	cmp	r2, r3
 8003e46:	d23f      	bcs.n	8003ec8 <vTaskPriorityInherit+0xa0>
			{
				/* Adjust the mutex holder state to account for its new priority. */
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( portTickType ) configMAX_PRIORITIES - ( portTickType ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003e48:	4b21      	ldr	r3, [pc, #132]	; (8003ed0 <vTaskPriorityInherit+0xa8>)
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e4e:	f1c3 0205 	rsb	r2, r3, #5
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	619a      	str	r2, [r3, #24]

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	6959      	ldr	r1, [r3, #20]
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e5e:	4613      	mov	r3, r2
 8003e60:	009b      	lsls	r3, r3, #2
 8003e62:	4413      	add	r3, r2
 8003e64:	009b      	lsls	r3, r3, #2
 8003e66:	4a1b      	ldr	r2, [pc, #108]	; (8003ed4 <vTaskPriorityInherit+0xac>)
 8003e68:	4413      	add	r3, r2
 8003e6a:	4299      	cmp	r1, r3
 8003e6c:	d101      	bne.n	8003e72 <vTaskPriorityInherit+0x4a>
 8003e6e:	2301      	movs	r3, #1
 8003e70:	e000      	b.n	8003e74 <vTaskPriorityInherit+0x4c>
 8003e72:	2300      	movs	r3, #0
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d022      	beq.n	8003ebe <vTaskPriorityInherit+0x96>
				{
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( unsigned portBASE_TYPE ) 0 )
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	3304      	adds	r3, #4
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	f000 fca9 	bl	80047d4 <uxListRemove>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8003e82:	4b13      	ldr	r3, [pc, #76]	; (8003ed0 <vTaskPriorityInherit+0xa8>)
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e90:	4b11      	ldr	r3, [pc, #68]	; (8003ed8 <vTaskPriorityInherit+0xb0>)
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	429a      	cmp	r2, r3
 8003e96:	d903      	bls.n	8003ea0 <vTaskPriorityInherit+0x78>
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e9c:	4b0e      	ldr	r3, [pc, #56]	; (8003ed8 <vTaskPriorityInherit+0xb0>)
 8003e9e:	601a      	str	r2, [r3, #0]
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ea4:	4613      	mov	r3, r2
 8003ea6:	009b      	lsls	r3, r3, #2
 8003ea8:	4413      	add	r3, r2
 8003eaa:	009b      	lsls	r3, r3, #2
 8003eac:	4a09      	ldr	r2, [pc, #36]	; (8003ed4 <vTaskPriorityInherit+0xac>)
 8003eae:	441a      	add	r2, r3
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	3304      	adds	r3, #4
 8003eb4:	4610      	mov	r0, r2
 8003eb6:	4619      	mov	r1, r3
 8003eb8:	f000 fc30 	bl	800471c <vListInsertEnd>
 8003ebc:	e004      	b.n	8003ec8 <vTaskPriorityInherit+0xa0>
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8003ebe:	4b04      	ldr	r3, [pc, #16]	; (8003ed0 <vTaskPriorityInherit+0xa8>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxTCB, pxCurrentTCB->uxPriority );
			}
		}
	}
 8003ec8:	3710      	adds	r7, #16
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	bd80      	pop	{r7, pc}
 8003ece:	bf00      	nop
 8003ed0:	20000498 	.word	0x20000498
 8003ed4:	2000049c 	.word	0x2000049c
 8003ed8:	20000578 	.word	0x20000578

08003edc <vTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinherit( xTaskHandle const pxMutexHolder )
	{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b084      	sub	sp, #16
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d02c      	beq.n	8003f48 <vTaskPriorityDisinherit+0x6c>
		{
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ef6:	429a      	cmp	r2, r3
 8003ef8:	d026      	beq.n	8003f48 <vTaskPriorityDisinherit+0x6c>
			{
				/* We must be the running task to be able to give the mutex back.
				Remove ourselves from the ready list we currently appear in. */
				if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( unsigned portBASE_TYPE ) 0 )
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	3304      	adds	r3, #4
 8003efe:	4618      	mov	r0, r3
 8003f00:	f000 fc68 	bl	80047d4 <uxListRemove>
				}

				/* Disinherit the priority before adding the task into the new
				ready list. */
				traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
				pxTCB->uxPriority = pxTCB->uxBasePriority;
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	62da      	str	r2, [r3, #44]	; 0x2c
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( portTickType ) configMAX_PRIORITIES - ( portTickType ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f10:	f1c3 0205 	rsb	r2, r3, #5
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	619a      	str	r2, [r3, #24]
				prvAddTaskToReadyList( pxTCB );
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f1c:	4b0c      	ldr	r3, [pc, #48]	; (8003f50 <vTaskPriorityDisinherit+0x74>)
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	429a      	cmp	r2, r3
 8003f22:	d903      	bls.n	8003f2c <vTaskPriorityDisinherit+0x50>
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f28:	4b09      	ldr	r3, [pc, #36]	; (8003f50 <vTaskPriorityDisinherit+0x74>)
 8003f2a:	601a      	str	r2, [r3, #0]
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f30:	4613      	mov	r3, r2
 8003f32:	009b      	lsls	r3, r3, #2
 8003f34:	4413      	add	r3, r2
 8003f36:	009b      	lsls	r3, r3, #2
 8003f38:	4a06      	ldr	r2, [pc, #24]	; (8003f54 <vTaskPriorityDisinherit+0x78>)
 8003f3a:	441a      	add	r2, r3
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	3304      	adds	r3, #4
 8003f40:	4610      	mov	r0, r2
 8003f42:	4619      	mov	r1, r3
 8003f44:	f000 fbea 	bl	800471c <vListInsertEnd>
			}
		}
	}
 8003f48:	3710      	adds	r7, #16
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	bd80      	pop	{r7, pc}
 8003f4e:	bf00      	nop
 8003f50:	20000578 	.word	0x20000578
 8003f54:	2000049c 	.word	0x2000049c

08003f58 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

portBASE_TYPE xQueueGenericReset( xQueueHandle xQueue, portBASE_TYPE xNewQueue )
{
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	b084      	sub	sp, #16
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	6078      	str	r0, [r7, #4]
 8003f60:	6039      	str	r1, [r7, #0]
xQUEUE * const pxQueue = ( xQUEUE * ) xQueue;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d102      	bne.n	8003f72 <xQueueGenericReset+0x1a>
 8003f6c:	f000 fd4e 	bl	8004a0c <ulPortSetInterruptMask>
 8003f70:	e7fe      	b.n	8003f70 <xQueueGenericReset+0x18>

	taskENTER_CRITICAL();
 8003f72:	f000 fd29 	bl	80049c8 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	681a      	ldr	r2, [r3, #0]
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f7e:	68f9      	ldr	r1, [r7, #12]
 8003f80:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003f82:	fb01 f303 	mul.w	r3, r1, r3
 8003f86:	441a      	add	r2, r3
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	2200      	movs	r2, #0
 8003f90:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	681a      	ldr	r2, [r3, #0]
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( unsigned portBASE_TYPE ) 1U ) * pxQueue->uxItemSize );
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	681a      	ldr	r2, [r3, #0]
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fa2:	3b01      	subs	r3, #1
 8003fa4:	68f9      	ldr	r1, [r7, #12]
 8003fa6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003fa8:	fb01 f303 	mul.w	r3, r1, r3
 8003fac:	441a      	add	r2, r3
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	60da      	str	r2, [r3, #12]
		pxQueue->xRxLock = queueUNLOCKED;
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003fb8:	645a      	str	r2, [r3, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003fc0:	649a      	str	r2, [r3, #72]	; 0x48

		if( xNewQueue == pdFALSE )
 8003fc2:	683b      	ldr	r3, [r7, #0]
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d10e      	bne.n	8003fe6 <xQueueGenericReset+0x8e>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to	write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	691b      	ldr	r3, [r3, #16]
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d014      	beq.n	8003ffa <xQueueGenericReset+0xa2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	3310      	adds	r3, #16
 8003fd4:	4618      	mov	r0, r3
 8003fd6:	f7ff fcdd 	bl	8003994 <xTaskRemoveFromEventList>
 8003fda:	4603      	mov	r3, r0
 8003fdc:	2b01      	cmp	r3, #1
 8003fde:	d10c      	bne.n	8003ffa <xQueueGenericReset+0xa2>
				{
					portYIELD_WITHIN_API();
 8003fe0:	f000 fce2 	bl	80049a8 <vPortYield>
 8003fe4:	e009      	b.n	8003ffa <xQueueGenericReset+0xa2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	3310      	adds	r3, #16
 8003fea:	4618      	mov	r0, r3
 8003fec:	f000 fb6a 	bl	80046c4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	3324      	adds	r3, #36	; 0x24
 8003ff4:	4618      	mov	r0, r3
 8003ff6:	f000 fb65 	bl	80046c4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003ffa:	f000 fcf5 	bl	80049e8 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003ffe:	2301      	movs	r3, #1
}
 8004000:	4618      	mov	r0, r3
 8004002:	3710      	adds	r7, #16
 8004004:	46bd      	mov	sp, r7
 8004006:	bd80      	pop	{r7, pc}

08004008 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

xQueueHandle xQueueGenericCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE uxItemSize, unsigned char ucQueueType )
{
 8004008:	b580      	push	{r7, lr}
 800400a:	b088      	sub	sp, #32
 800400c:	af00      	add	r7, sp, #0
 800400e:	60f8      	str	r0, [r7, #12]
 8004010:	60b9      	str	r1, [r7, #8]
 8004012:	4613      	mov	r3, r2
 8004014:	71fb      	strb	r3, [r7, #7]
xQUEUE *pxNewQueue;
size_t xQueueSizeInBytes;
xQueueHandle xReturn = NULL;
 8004016:	2300      	movs	r3, #0
 8004018:	61fb      	str	r3, [r7, #28]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	2b00      	cmp	r3, #0
 800401e:	d02a      	beq.n	8004076 <xQueueGenericCreate+0x6e>
	{
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
 8004020:	2050      	movs	r0, #80	; 0x50
 8004022:	f001 f975 	bl	8005310 <pvPortMalloc>
 8004026:	61b8      	str	r0, [r7, #24]
		if( pxNewQueue != NULL )
 8004028:	69bb      	ldr	r3, [r7, #24]
 800402a:	2b00      	cmp	r3, #0
 800402c:	d023      	beq.n	8004076 <xQueueGenericCreate+0x6e>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	68ba      	ldr	r2, [r7, #8]
 8004032:	fb02 f303 	mul.w	r3, r2, r3
 8004036:	3301      	adds	r3, #1
 8004038:	617b      	str	r3, [r7, #20]

			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
 800403a:	6978      	ldr	r0, [r7, #20]
 800403c:	f001 f968 	bl	8005310 <pvPortMalloc>
 8004040:	4602      	mov	r2, r0
 8004042:	69bb      	ldr	r3, [r7, #24]
 8004044:	601a      	str	r2, [r3, #0]
			if( pxNewQueue->pcHead != NULL )
 8004046:	69bb      	ldr	r3, [r7, #24]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	2b00      	cmp	r3, #0
 800404c:	d010      	beq.n	8004070 <xQueueGenericCreate+0x68>
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->uxLength = uxQueueLength;
 800404e:	69bb      	ldr	r3, [r7, #24]
 8004050:	68fa      	ldr	r2, [r7, #12]
 8004052:	63da      	str	r2, [r3, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
 8004054:	69bb      	ldr	r3, [r7, #24]
 8004056:	68ba      	ldr	r2, [r7, #8]
 8004058:	641a      	str	r2, [r3, #64]	; 0x40
				( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800405a:	69b8      	ldr	r0, [r7, #24]
 800405c:	2101      	movs	r1, #1
 800405e:	f7ff ff7b 	bl	8003f58 <xQueueGenericReset>

				#if ( configUSE_TRACE_FACILITY == 1 )
				{
					pxNewQueue->ucQueueType = ucQueueType;
 8004062:	69bb      	ldr	r3, [r7, #24]
 8004064:	79fa      	ldrb	r2, [r7, #7]
 8004066:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
					pxNewQueue->pxQueueSetContainer = NULL;
				}
				#endif /* configUSE_QUEUE_SETS */

				traceQUEUE_CREATE( pxNewQueue );
				xReturn = pxNewQueue;
 800406a:	69bb      	ldr	r3, [r7, #24]
 800406c:	61fb      	str	r3, [r7, #28]
 800406e:	e002      	b.n	8004076 <xQueueGenericCreate+0x6e>
			}
			else
			{
				traceQUEUE_CREATE_FAILED( ucQueueType );
				vPortFree( pxNewQueue );
 8004070:	69b8      	ldr	r0, [r7, #24]
 8004072:	f001 f9d9 	bl	8005428 <vPortFree>
			}
		}
	}

	configASSERT( xReturn );
 8004076:	69fb      	ldr	r3, [r7, #28]
 8004078:	2b00      	cmp	r3, #0
 800407a:	d102      	bne.n	8004082 <xQueueGenericCreate+0x7a>
 800407c:	f000 fcc6 	bl	8004a0c <ulPortSetInterruptMask>
 8004080:	e7fe      	b.n	8004080 <xQueueGenericCreate+0x78>

	return xReturn;
 8004082:	69fb      	ldr	r3, [r7, #28]
}
 8004084:	4618      	mov	r0, r3
 8004086:	3720      	adds	r7, #32
 8004088:	46bd      	mov	sp, r7
 800408a:	bd80      	pop	{r7, pc}

0800408c <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle xQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
 800408c:	b580      	push	{r7, lr}
 800408e:	b088      	sub	sp, #32
 8004090:	af00      	add	r7, sp, #0
 8004092:	60f8      	str	r0, [r7, #12]
 8004094:	60b9      	str	r1, [r7, #8]
 8004096:	607a      	str	r2, [r7, #4]
 8004098:	603b      	str	r3, [r7, #0]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
 800409a:	2300      	movs	r3, #0
 800409c:	61fb      	str	r3, [r7, #28]
xTimeOutType xTimeOut;
xQUEUE * const pxQueue = ( xQUEUE * ) xQueue;
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	61bb      	str	r3, [r7, #24]

	configASSERT( pxQueue );
 80040a2:	69bb      	ldr	r3, [r7, #24]
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d102      	bne.n	80040ae <xQueueGenericSend+0x22>
 80040a8:	f000 fcb0 	bl	8004a0c <ulPortSetInterruptMask>
 80040ac:	e7fe      	b.n	80040ac <xQueueGenericSend+0x20>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
 80040ae:	68bb      	ldr	r3, [r7, #8]
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d103      	bne.n	80040bc <xQueueGenericSend+0x30>
 80040b4:	69bb      	ldr	r3, [r7, #24]
 80040b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d101      	bne.n	80040c0 <xQueueGenericSend+0x34>
 80040bc:	2301      	movs	r3, #1
 80040be:	e000      	b.n	80040c2 <xQueueGenericSend+0x36>
 80040c0:	2300      	movs	r3, #0
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d102      	bne.n	80040cc <xQueueGenericSend+0x40>
 80040c6:	f000 fca1 	bl	8004a0c <ulPortSetInterruptMask>
 80040ca:	e7fe      	b.n	80040ca <xQueueGenericSend+0x3e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80040cc:	683b      	ldr	r3, [r7, #0]
 80040ce:	2b02      	cmp	r3, #2
 80040d0:	d103      	bne.n	80040da <xQueueGenericSend+0x4e>
 80040d2:	69bb      	ldr	r3, [r7, #24]
 80040d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040d6:	2b01      	cmp	r3, #1
 80040d8:	d101      	bne.n	80040de <xQueueGenericSend+0x52>
 80040da:	2301      	movs	r3, #1
 80040dc:	e000      	b.n	80040e0 <xQueueGenericSend+0x54>
 80040de:	2300      	movs	r3, #0
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d102      	bne.n	80040ea <xQueueGenericSend+0x5e>
 80040e4:	f000 fc92 	bl	8004a0c <ulPortSetInterruptMask>
 80040e8:	e7fe      	b.n	80040e8 <xQueueGenericSend+0x5c>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80040ea:	f000 fc6d 	bl	80049c8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be
			the highest priority task wanting to access the queue.  If
			the head item in the queue is to be overwritten then it does
			not matter if the queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80040ee:	69bb      	ldr	r3, [r7, #24]
 80040f0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80040f2:	69bb      	ldr	r3, [r7, #24]
 80040f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040f6:	429a      	cmp	r2, r3
 80040f8:	d302      	bcc.n	8004100 <xQueueGenericSend+0x74>
 80040fa:	683b      	ldr	r3, [r7, #0]
 80040fc:	2b02      	cmp	r3, #2
 80040fe:	d116      	bne.n	800412e <xQueueGenericSend+0xa2>
			{
				traceQUEUE_SEND( pxQueue );
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004100:	69b8      	ldr	r0, [r7, #24]
 8004102:	68b9      	ldr	r1, [r7, #8]
 8004104:	683a      	ldr	r2, [r7, #0]
 8004106:	f000 f9a9 	bl	800445c <prvCopyDataToQueue>
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800410a:	69bb      	ldr	r3, [r7, #24]
 800410c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800410e:	2b00      	cmp	r3, #0
 8004110:	d009      	beq.n	8004126 <xQueueGenericSend+0x9a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
 8004112:	69bb      	ldr	r3, [r7, #24]
 8004114:	3324      	adds	r3, #36	; 0x24
 8004116:	4618      	mov	r0, r3
 8004118:	f7ff fc3c 	bl	8003994 <xTaskRemoveFromEventList>
 800411c:	4603      	mov	r3, r0
 800411e:	2b01      	cmp	r3, #1
 8004120:	d101      	bne.n	8004126 <xQueueGenericSend+0x9a>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							portYIELD_WITHIN_API();
 8004122:	f000 fc41 	bl	80049a8 <vPortYield>
						}
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004126:	f000 fc5f 	bl	80049e8 <vPortExitCritical>

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
 800412a:	2301      	movs	r3, #1
 800412c:	e059      	b.n	80041e2 <xQueueGenericSend+0x156>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	2b00      	cmp	r3, #0
 8004132:	d103      	bne.n	800413c <xQueueGenericSend+0xb0>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004134:	f000 fc58 	bl	80049e8 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004138:	2300      	movs	r3, #0
 800413a:	e052      	b.n	80041e2 <xQueueGenericSend+0x156>
				}
				else if( xEntryTimeSet == pdFALSE )
 800413c:	69fb      	ldr	r3, [r7, #28]
 800413e:	2b00      	cmp	r3, #0
 8004140:	d106      	bne.n	8004150 <xQueueGenericSend+0xc4>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 8004142:	f107 0310 	add.w	r3, r7, #16
 8004146:	4618      	mov	r0, r3
 8004148:	f7ff fc80 	bl	8003a4c <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800414c:	2301      	movs	r3, #1
 800414e:	61fb      	str	r3, [r7, #28]
				{
					/* Entry time was already set. */
				}
			}
		}
		taskEXIT_CRITICAL();
 8004150:	f000 fc4a 	bl	80049e8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004154:	f7ff f9ca 	bl	80034ec <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004158:	f000 fc36 	bl	80049c8 <vPortEnterCritical>
 800415c:	69bb      	ldr	r3, [r7, #24]
 800415e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004160:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004164:	d102      	bne.n	800416c <xQueueGenericSend+0xe0>
 8004166:	69bb      	ldr	r3, [r7, #24]
 8004168:	2200      	movs	r2, #0
 800416a:	645a      	str	r2, [r3, #68]	; 0x44
 800416c:	69bb      	ldr	r3, [r7, #24]
 800416e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004170:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004174:	d102      	bne.n	800417c <xQueueGenericSend+0xf0>
 8004176:	69bb      	ldr	r3, [r7, #24]
 8004178:	2200      	movs	r2, #0
 800417a:	649a      	str	r2, [r3, #72]	; 0x48
 800417c:	f000 fc34 	bl	80049e8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004180:	f107 0210 	add.w	r2, r7, #16
 8004184:	1d3b      	adds	r3, r7, #4
 8004186:	4610      	mov	r0, r2
 8004188:	4619      	mov	r1, r3
 800418a:	f7ff fc79 	bl	8003a80 <xTaskCheckForTimeOut>
 800418e:	4603      	mov	r3, r0
 8004190:	2b00      	cmp	r3, #0
 8004192:	d11e      	bne.n	80041d2 <xQueueGenericSend+0x146>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004194:	69b8      	ldr	r0, [r7, #24]
 8004196:	f000 fa51 	bl	800463c <prvIsQueueFull>
 800419a:	4603      	mov	r3, r0
 800419c:	2b00      	cmp	r3, #0
 800419e:	d012      	beq.n	80041c6 <xQueueGenericSend+0x13a>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80041a0:	69bb      	ldr	r3, [r7, #24]
 80041a2:	f103 0210 	add.w	r2, r3, #16
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	4610      	mov	r0, r2
 80041aa:	4619      	mov	r1, r3
 80041ac:	f7ff fb94 	bl	80038d8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80041b0:	69b8      	ldr	r0, [r7, #24]
 80041b2:	f000 f9e1 	bl	8004578 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80041b6:	f7ff f9a7 	bl	8003508 <xTaskResumeAll>
 80041ba:	4603      	mov	r3, r0
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d10f      	bne.n	80041e0 <xQueueGenericSend+0x154>
				{
					portYIELD_WITHIN_API();
 80041c0:	f000 fbf2 	bl	80049a8 <vPortYield>
 80041c4:	e00c      	b.n	80041e0 <xQueueGenericSend+0x154>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80041c6:	69b8      	ldr	r0, [r7, #24]
 80041c8:	f000 f9d6 	bl	8004578 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80041cc:	f7ff f99c 	bl	8003508 <xTaskResumeAll>
			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	}
 80041d0:	e78b      	b.n	80040ea <xQueueGenericSend+0x5e>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80041d2:	69b8      	ldr	r0, [r7, #24]
 80041d4:	f000 f9d0 	bl	8004578 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80041d8:	f7ff f996 	bl	8003508 <xTaskResumeAll>

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80041dc:	2300      	movs	r3, #0
 80041de:	e000      	b.n	80041e2 <xQueueGenericSend+0x156>
		}
	}
 80041e0:	e783      	b.n	80040ea <xQueueGenericSend+0x5e>
}
 80041e2:	4618      	mov	r0, r3
 80041e4:	3720      	adds	r7, #32
 80041e6:	46bd      	mov	sp, r7
 80041e8:	bd80      	pop	{r7, pc}
 80041ea:	bf00      	nop

080041ec <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSendFromISR( xQueueHandle xQueue, const void * const pvItemToQueue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portBASE_TYPE xCopyPosition )
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	b088      	sub	sp, #32
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	60f8      	str	r0, [r7, #12]
 80041f4:	60b9      	str	r1, [r7, #8]
 80041f6:	607a      	str	r2, [r7, #4]
 80041f8:	603b      	str	r3, [r7, #0]
signed portBASE_TYPE xReturn;
unsigned portBASE_TYPE uxSavedInterruptStatus;
xQUEUE * const pxQueue = ( xQUEUE * ) xQueue;
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	61bb      	str	r3, [r7, #24]

	configASSERT( pxQueue );
 80041fe:	69bb      	ldr	r3, [r7, #24]
 8004200:	2b00      	cmp	r3, #0
 8004202:	d102      	bne.n	800420a <xQueueGenericSendFromISR+0x1e>
 8004204:	f000 fc02 	bl	8004a0c <ulPortSetInterruptMask>
 8004208:	e7fe      	b.n	8004208 <xQueueGenericSendFromISR+0x1c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
 800420a:	68bb      	ldr	r3, [r7, #8]
 800420c:	2b00      	cmp	r3, #0
 800420e:	d103      	bne.n	8004218 <xQueueGenericSendFromISR+0x2c>
 8004210:	69bb      	ldr	r3, [r7, #24]
 8004212:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004214:	2b00      	cmp	r3, #0
 8004216:	d101      	bne.n	800421c <xQueueGenericSendFromISR+0x30>
 8004218:	2301      	movs	r3, #1
 800421a:	e000      	b.n	800421e <xQueueGenericSendFromISR+0x32>
 800421c:	2300      	movs	r3, #0
 800421e:	2b00      	cmp	r3, #0
 8004220:	d102      	bne.n	8004228 <xQueueGenericSendFromISR+0x3c>
 8004222:	f000 fbf3 	bl	8004a0c <ulPortSetInterruptMask>
 8004226:	e7fe      	b.n	8004226 <xQueueGenericSendFromISR+0x3a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	2b02      	cmp	r3, #2
 800422c:	d103      	bne.n	8004236 <xQueueGenericSendFromISR+0x4a>
 800422e:	69bb      	ldr	r3, [r7, #24]
 8004230:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004232:	2b01      	cmp	r3, #1
 8004234:	d101      	bne.n	800423a <xQueueGenericSendFromISR+0x4e>
 8004236:	2301      	movs	r3, #1
 8004238:	e000      	b.n	800423c <xQueueGenericSendFromISR+0x50>
 800423a:	2300      	movs	r3, #0
 800423c:	2b00      	cmp	r3, #0
 800423e:	d102      	bne.n	8004246 <xQueueGenericSendFromISR+0x5a>
 8004240:	f000 fbe4 	bl	8004a0c <ulPortSetInterruptMask>
 8004244:	e7fe      	b.n	8004244 <xQueueGenericSendFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004246:	f000 fc4f 	bl	8004ae8 <vPortValidateInterruptPriority>
	/* Similar to xQueueGenericSend, except we don't block if there is no room
	in the queue.  Also we don't directly wake a task that was blocked on a
	queue read, instead we return a flag to say whether a context switch is
	required or not (i.e. has a task with a higher priority than us been woken
	by this	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800424a:	f000 fbdf 	bl	8004a0c <ulPortSetInterruptMask>
 800424e:	6178      	str	r0, [r7, #20]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004250:	69bb      	ldr	r3, [r7, #24]
 8004252:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004254:	69bb      	ldr	r3, [r7, #24]
 8004256:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004258:	429a      	cmp	r2, r3
 800425a:	d302      	bcc.n	8004262 <xQueueGenericSendFromISR+0x76>
 800425c:	683b      	ldr	r3, [r7, #0]
 800425e:	2b02      	cmp	r3, #2
 8004260:	d124      	bne.n	80042ac <xQueueGenericSendFromISR+0xc0>
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004262:	69b8      	ldr	r0, [r7, #24]
 8004264:	68b9      	ldr	r1, [r7, #8]
 8004266:	683a      	ldr	r2, [r7, #0]
 8004268:	f000 f8f8 	bl	800445c <prvCopyDataToQueue>

			/* If the queue is locked we do not alter the event list.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
 800426c:	69bb      	ldr	r3, [r7, #24]
 800426e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004270:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004274:	d112      	bne.n	800429c <xQueueGenericSendFromISR+0xb0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004276:	69bb      	ldr	r3, [r7, #24]
 8004278:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800427a:	2b00      	cmp	r3, #0
 800427c:	d013      	beq.n	80042a6 <xQueueGenericSendFromISR+0xba>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800427e:	69bb      	ldr	r3, [r7, #24]
 8004280:	3324      	adds	r3, #36	; 0x24
 8004282:	4618      	mov	r0, r3
 8004284:	f7ff fb86 	bl	8003994 <xTaskRemoveFromEventList>
 8004288:	4603      	mov	r3, r0
 800428a:	2b00      	cmp	r3, #0
 800428c:	d00b      	beq.n	80042a6 <xQueueGenericSendFromISR+0xba>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	2b00      	cmp	r3, #0
 8004292:	d008      	beq.n	80042a6 <xQueueGenericSendFromISR+0xba>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2201      	movs	r2, #1
 8004298:	601a      	str	r2, [r3, #0]
 800429a:	e004      	b.n	80042a6 <xQueueGenericSendFromISR+0xba>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
 800429c:	69bb      	ldr	r3, [r7, #24]
 800429e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80042a0:	1c5a      	adds	r2, r3, #1
 80042a2:	69bb      	ldr	r3, [r7, #24]
 80042a4:	649a      	str	r2, [r3, #72]	; 0x48
			}

			xReturn = pdPASS;
 80042a6:	2301      	movs	r3, #1
 80042a8:	61fb      	str	r3, [r7, #28]
 80042aa:	e001      	b.n	80042b0 <xQueueGenericSendFromISR+0xc4>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80042ac:	2300      	movs	r3, #0
 80042ae:	61fb      	str	r3, [r7, #28]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 80042b0:	6978      	ldr	r0, [r7, #20]
 80042b2:	f000 fbb5 	bl	8004a20 <vPortClearInterruptMask>

	return xReturn;
 80042b6:	69fb      	ldr	r3, [r7, #28]
}
 80042b8:	4618      	mov	r0, r3
 80042ba:	3720      	adds	r7, #32
 80042bc:	46bd      	mov	sp, r7
 80042be:	bd80      	pop	{r7, pc}

080042c0 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle xQueue, const void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
 80042c0:	b580      	push	{r7, lr}
 80042c2:	b08a      	sub	sp, #40	; 0x28
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	60f8      	str	r0, [r7, #12]
 80042c8:	60b9      	str	r1, [r7, #8]
 80042ca:	607a      	str	r2, [r7, #4]
 80042cc:	603b      	str	r3, [r7, #0]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
 80042ce:	2300      	movs	r3, #0
 80042d0:	627b      	str	r3, [r7, #36]	; 0x24
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;
xQUEUE * const pxQueue = ( xQUEUE * ) xQueue;
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 80042d6:	6a3b      	ldr	r3, [r7, #32]
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d102      	bne.n	80042e2 <xQueueGenericReceive+0x22>
 80042dc:	f000 fb96 	bl	8004a0c <ulPortSetInterruptMask>
 80042e0:	e7fe      	b.n	80042e0 <xQueueGenericReceive+0x20>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
 80042e2:	68bb      	ldr	r3, [r7, #8]
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d103      	bne.n	80042f0 <xQueueGenericReceive+0x30>
 80042e8:	6a3b      	ldr	r3, [r7, #32]
 80042ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d101      	bne.n	80042f4 <xQueueGenericReceive+0x34>
 80042f0:	2301      	movs	r3, #1
 80042f2:	e000      	b.n	80042f6 <xQueueGenericReceive+0x36>
 80042f4:	2300      	movs	r3, #0
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d102      	bne.n	8004300 <xQueueGenericReceive+0x40>
 80042fa:	f000 fb87 	bl	8004a0c <ulPortSetInterruptMask>
 80042fe:	e7fe      	b.n	80042fe <xQueueGenericReceive+0x3e>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8004300:	f000 fb62 	bl	80049c8 <vPortEnterCritical>
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
 8004304:	6a3b      	ldr	r3, [r7, #32]
 8004306:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004308:	2b00      	cmp	r3, #0
 800430a:	d03b      	beq.n	8004384 <xQueueGenericReceive+0xc4>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
 800430c:	6a3b      	ldr	r3, [r7, #32]
 800430e:	68db      	ldr	r3, [r3, #12]
 8004310:	61fb      	str	r3, [r7, #28]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004312:	6a38      	ldr	r0, [r7, #32]
 8004314:	68b9      	ldr	r1, [r7, #8]
 8004316:	f000 f909 	bl	800452c <prvCopyDataFromQueue>

				if( xJustPeeking == pdFALSE )
 800431a:	683b      	ldr	r3, [r7, #0]
 800431c:	2b00      	cmp	r3, #0
 800431e:	d11c      	bne.n	800435a <xQueueGenericReceive+0x9a>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					--( pxQueue->uxMessagesWaiting );
 8004320:	6a3b      	ldr	r3, [r7, #32]
 8004322:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004324:	1e5a      	subs	r2, r3, #1
 8004326:	6a3b      	ldr	r3, [r7, #32]
 8004328:	639a      	str	r2, [r3, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800432a:	6a3b      	ldr	r3, [r7, #32]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	2b00      	cmp	r3, #0
 8004330:	d104      	bne.n	800433c <xQueueGenericReceive+0x7c>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( signed char * ) xTaskGetCurrentTaskHandle(); /*lint !e961 Cast is not redundant as xTaskHandle is a typedef. */
 8004332:	f7ff fd4b 	bl	8003dcc <xTaskGetCurrentTaskHandle>
 8004336:	4602      	mov	r2, r0
 8004338:	6a3b      	ldr	r3, [r7, #32]
 800433a:	605a      	str	r2, [r3, #4]
						}
					}
					#endif

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800433c:	6a3b      	ldr	r3, [r7, #32]
 800433e:	691b      	ldr	r3, [r3, #16]
 8004340:	2b00      	cmp	r3, #0
 8004342:	d01b      	beq.n	800437c <xQueueGenericReceive+0xbc>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
 8004344:	6a3b      	ldr	r3, [r7, #32]
 8004346:	3310      	adds	r3, #16
 8004348:	4618      	mov	r0, r3
 800434a:	f7ff fb23 	bl	8003994 <xTaskRemoveFromEventList>
 800434e:	4603      	mov	r3, r0
 8004350:	2b01      	cmp	r3, #1
 8004352:	d113      	bne.n	800437c <xQueueGenericReceive+0xbc>
						{
							portYIELD_WITHIN_API();
 8004354:	f000 fb28 	bl	80049a8 <vPortYield>
 8004358:	e010      	b.n	800437c <xQueueGenericReceive+0xbc>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
 800435a:	6a3b      	ldr	r3, [r7, #32]
 800435c:	69fa      	ldr	r2, [r7, #28]
 800435e:	60da      	str	r2, [r3, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004360:	6a3b      	ldr	r3, [r7, #32]
 8004362:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004364:	2b00      	cmp	r3, #0
 8004366:	d009      	beq.n	800437c <xQueueGenericReceive+0xbc>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004368:	6a3b      	ldr	r3, [r7, #32]
 800436a:	3324      	adds	r3, #36	; 0x24
 800436c:	4618      	mov	r0, r3
 800436e:	f7ff fb11 	bl	8003994 <xTaskRemoveFromEventList>
 8004372:	4603      	mov	r3, r0
 8004374:	2b00      	cmp	r3, #0
 8004376:	d001      	beq.n	800437c <xQueueGenericReceive+0xbc>
						{
							/* The task waiting has a higher priority than this task. */
							portYIELD_WITHIN_API();
 8004378:	f000 fb16 	bl	80049a8 <vPortYield>
						}
					}
				}

				taskEXIT_CRITICAL();
 800437c:	f000 fb34 	bl	80049e8 <vPortExitCritical>
				return pdPASS;
 8004380:	2301      	movs	r3, #1
 8004382:	e066      	b.n	8004452 <xQueueGenericReceive+0x192>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2b00      	cmp	r3, #0
 8004388:	d103      	bne.n	8004392 <xQueueGenericReceive+0xd2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800438a:	f000 fb2d 	bl	80049e8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800438e:	2300      	movs	r3, #0
 8004390:	e05f      	b.n	8004452 <xQueueGenericReceive+0x192>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004392:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004394:	2b00      	cmp	r3, #0
 8004396:	d106      	bne.n	80043a6 <xQueueGenericReceive+0xe6>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 8004398:	f107 0314 	add.w	r3, r7, #20
 800439c:	4618      	mov	r0, r3
 800439e:	f7ff fb55 	bl	8003a4c <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80043a2:	2301      	movs	r3, #1
 80043a4:	627b      	str	r3, [r7, #36]	; 0x24
				{
					/* Entry time was already set. */
				}
			}
		}
		taskEXIT_CRITICAL();
 80043a6:	f000 fb1f 	bl	80049e8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80043aa:	f7ff f89f 	bl	80034ec <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80043ae:	f000 fb0b 	bl	80049c8 <vPortEnterCritical>
 80043b2:	6a3b      	ldr	r3, [r7, #32]
 80043b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043b6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80043ba:	d102      	bne.n	80043c2 <xQueueGenericReceive+0x102>
 80043bc:	6a3b      	ldr	r3, [r7, #32]
 80043be:	2200      	movs	r2, #0
 80043c0:	645a      	str	r2, [r3, #68]	; 0x44
 80043c2:	6a3b      	ldr	r3, [r7, #32]
 80043c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80043c6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80043ca:	d102      	bne.n	80043d2 <xQueueGenericReceive+0x112>
 80043cc:	6a3b      	ldr	r3, [r7, #32]
 80043ce:	2200      	movs	r2, #0
 80043d0:	649a      	str	r2, [r3, #72]	; 0x48
 80043d2:	f000 fb09 	bl	80049e8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80043d6:	f107 0214 	add.w	r2, r7, #20
 80043da:	1d3b      	adds	r3, r7, #4
 80043dc:	4610      	mov	r0, r2
 80043de:	4619      	mov	r1, r3
 80043e0:	f7ff fb4e 	bl	8003a80 <xTaskCheckForTimeOut>
 80043e4:	4603      	mov	r3, r0
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d12b      	bne.n	8004442 <xQueueGenericReceive+0x182>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80043ea:	6a38      	ldr	r0, [r7, #32]
 80043ec:	f000 f910 	bl	8004610 <prvIsQueueEmpty>
 80043f0:	4603      	mov	r3, r0
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d01f      	beq.n	8004436 <xQueueGenericReceive+0x176>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80043f6:	6a3b      	ldr	r3, [r7, #32]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d108      	bne.n	8004410 <xQueueGenericReceive+0x150>
					{
						portENTER_CRITICAL();
 80043fe:	f000 fae3 	bl	80049c8 <vPortEnterCritical>
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8004402:	6a3b      	ldr	r3, [r7, #32]
 8004404:	685b      	ldr	r3, [r3, #4]
 8004406:	4618      	mov	r0, r3
 8004408:	f7ff fd0e 	bl	8003e28 <vTaskPriorityInherit>
						}
						portEXIT_CRITICAL();
 800440c:	f000 faec 	bl	80049e8 <vPortExitCritical>
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004410:	6a3b      	ldr	r3, [r7, #32]
 8004412:	f103 0224 	add.w	r2, r3, #36	; 0x24
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	4610      	mov	r0, r2
 800441a:	4619      	mov	r1, r3
 800441c:	f7ff fa5c 	bl	80038d8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004420:	6a38      	ldr	r0, [r7, #32]
 8004422:	f000 f8a9 	bl	8004578 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004426:	f7ff f86f 	bl	8003508 <xTaskResumeAll>
 800442a:	4603      	mov	r3, r0
 800442c:	2b00      	cmp	r3, #0
 800442e:	d10f      	bne.n	8004450 <xQueueGenericReceive+0x190>
				{
					portYIELD_WITHIN_API();
 8004430:	f000 faba 	bl	80049a8 <vPortYield>
 8004434:	e00c      	b.n	8004450 <xQueueGenericReceive+0x190>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004436:	6a38      	ldr	r0, [r7, #32]
 8004438:	f000 f89e 	bl	8004578 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800443c:	f7ff f864 	bl	8003508 <xTaskResumeAll>
			prvUnlockQueue( pxQueue );
			( void ) xTaskResumeAll();
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
		}
	}
 8004440:	e75e      	b.n	8004300 <xQueueGenericReceive+0x40>
				( void ) xTaskResumeAll();
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
 8004442:	6a38      	ldr	r0, [r7, #32]
 8004444:	f000 f898 	bl	8004578 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004448:	f7ff f85e 	bl	8003508 <xTaskResumeAll>
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
 800444c:	2300      	movs	r3, #0
 800444e:	e000      	b.n	8004452 <xQueueGenericReceive+0x192>
		}
	}
 8004450:	e756      	b.n	8004300 <xQueueGenericReceive+0x40>
}
 8004452:	4618      	mov	r0, r3
 8004454:	3728      	adds	r7, #40	; 0x28
 8004456:	46bd      	mov	sp, r7
 8004458:	bd80      	pop	{r7, pc}
 800445a:	bf00      	nop

0800445c <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
 800445c:	b580      	push	{r7, lr}
 800445e:	b084      	sub	sp, #16
 8004460:	af00      	add	r7, sp, #0
 8004462:	60f8      	str	r0, [r7, #12]
 8004464:	60b9      	str	r1, [r7, #8]
 8004466:	607a      	str	r2, [r7, #4]
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800446c:	2b00      	cmp	r3, #0
 800446e:	d10c      	bne.n	800448a <prvCopyDataToQueue+0x2e>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	2b00      	cmp	r3, #0
 8004476:	d151      	bne.n	800451c <prvCopyDataToQueue+0xc0>
			{
				/* The mutex is no longer being held. */
				vTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	685b      	ldr	r3, [r3, #4]
 800447c:	4618      	mov	r0, r3
 800447e:	f7ff fd2d 	bl	8003edc <vTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	2200      	movs	r2, #0
 8004486:	605a      	str	r2, [r3, #4]
 8004488:	e048      	b.n	800451c <prvCopyDataToQueue+0xc0>
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	2b00      	cmp	r3, #0
 800448e:	d11a      	bne.n	80044c6 <prvCopyDataToQueue+0x6a>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	689a      	ldr	r2, [r3, #8]
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004498:	4610      	mov	r0, r2
 800449a:	68b9      	ldr	r1, [r7, #8]
 800449c:	461a      	mov	r2, r3
 800449e:	f7fb fe9d 	bl	80001dc <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	689a      	ldr	r2, [r3, #8]
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044aa:	441a      	add	r2, r3
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	689a      	ldr	r2, [r3, #8]
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	685b      	ldr	r3, [r3, #4]
 80044b8:	429a      	cmp	r2, r3
 80044ba:	d32f      	bcc.n	800451c <prvCopyDataToQueue+0xc0>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	681a      	ldr	r2, [r3, #0]
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	609a      	str	r2, [r3, #8]
 80044c4:	e02a      	b.n	800451c <prvCopyDataToQueue+0xc0>
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	68da      	ldr	r2, [r3, #12]
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044ce:	4610      	mov	r0, r2
 80044d0:	68b9      	ldr	r1, [r7, #8]
 80044d2:	461a      	mov	r2, r3
 80044d4:	f7fb fe82 	bl	80001dc <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	68da      	ldr	r2, [r3, #12]
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044e0:	425b      	negs	r3, r3
 80044e2:	441a      	add	r2, r3
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	68da      	ldr	r2, [r3, #12]
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	429a      	cmp	r2, r3
 80044f2:	d207      	bcs.n	8004504 <prvCopyDataToQueue+0xa8>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	685a      	ldr	r2, [r3, #4]
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044fc:	425b      	negs	r3, r3
 80044fe:	441a      	add	r2, r3
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	60da      	str	r2, [r3, #12]
		}

		if( xPosition == queueOVERWRITE )
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2b02      	cmp	r3, #2
 8004508:	d108      	bne.n	800451c <prvCopyDataToQueue+0xc0>
		{
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800450e:	2b00      	cmp	r3, #0
 8004510:	d004      	beq.n	800451c <prvCopyDataToQueue+0xc0>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--( pxQueue->uxMessagesWaiting );
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004516:	1e5a      	subs	r2, r3, #1
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	639a      	str	r2, [r3, #56]	; 0x38
			}
		}
	}

	++( pxQueue->uxMessagesWaiting );
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004520:	1c5a      	adds	r2, r3, #1
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	639a      	str	r2, [r3, #56]	; 0x38
}
 8004526:	3710      	adds	r7, #16
 8004528:	46bd      	mov	sp, r7
 800452a:	bd80      	pop	{r7, pc}

0800452c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void * const pvBuffer )
{
 800452c:	b580      	push	{r7, lr}
 800452e:	b082      	sub	sp, #8
 8004530:	af00      	add	r7, sp, #0
 8004532:	6078      	str	r0, [r7, #4]
 8004534:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	2b00      	cmp	r3, #0
 800453c:	d019      	beq.n	8004572 <prvCopyDataFromQueue+0x46>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	68da      	ldr	r2, [r3, #12]
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004546:	441a      	add	r2, r3
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	68da      	ldr	r2, [r3, #12]
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	685b      	ldr	r3, [r3, #4]
 8004554:	429a      	cmp	r2, r3
 8004556:	d303      	bcc.n	8004560 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681a      	ldr	r2, [r3, #0]
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	60da      	str	r2, [r3, #12]
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	68da      	ldr	r2, [r3, #12]
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004568:	6838      	ldr	r0, [r7, #0]
 800456a:	4611      	mov	r1, r2
 800456c:	461a      	mov	r2, r3
 800456e:	f7fb fe35 	bl	80001dc <memcpy>
	}
}
 8004572:	3708      	adds	r7, #8
 8004574:	46bd      	mov	sp, r7
 8004576:	bd80      	pop	{r7, pc}

08004578 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQUEUE *pxQueue )
{
 8004578:	b580      	push	{r7, lr}
 800457a:	b082      	sub	sp, #8
 800457c:	af00      	add	r7, sp, #0
 800457e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004580:	f000 fa22 	bl	80049c8 <vPortEnterCritical>
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
 8004584:	e014      	b.n	80045b0 <prvUnlockQueue+0x38>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800458a:	2b00      	cmp	r3, #0
 800458c:	d00a      	beq.n	80045a4 <prvUnlockQueue+0x2c>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	3324      	adds	r3, #36	; 0x24
 8004592:	4618      	mov	r0, r3
 8004594:	f7ff f9fe 	bl	8003994 <xTaskRemoveFromEventList>
 8004598:	4603      	mov	r3, r0
 800459a:	2b00      	cmp	r3, #0
 800459c:	d003      	beq.n	80045a6 <prvUnlockQueue+0x2e>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						vTaskMissedYield();
 800459e:	f7ff fabf 	bl	8003b20 <vTaskMissedYield>
 80045a2:	e000      	b.n	80045a6 <prvUnlockQueue+0x2e>
					}
				}
				else
				{
					break;
 80045a4:	e008      	b.n	80045b8 <prvUnlockQueue+0x40>
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80045aa:	1e5a      	subs	r2, r3, #1
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	649a      	str	r2, [r3, #72]	; 0x48
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	dce6      	bgt.n	8004586 <prvUnlockQueue+0xe>
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
		}

		pxQueue->xTxLock = queueUNLOCKED;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80045be:	649a      	str	r2, [r3, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
 80045c0:	f000 fa12 	bl	80049e8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80045c4:	f000 fa00 	bl	80049c8 <vPortEnterCritical>
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
 80045c8:	e014      	b.n	80045f4 <prvUnlockQueue+0x7c>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	691b      	ldr	r3, [r3, #16]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d00f      	beq.n	80045f2 <prvUnlockQueue+0x7a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	3310      	adds	r3, #16
 80045d6:	4618      	mov	r0, r3
 80045d8:	f7ff f9dc 	bl	8003994 <xTaskRemoveFromEventList>
 80045dc:	4603      	mov	r3, r0
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d001      	beq.n	80045e6 <prvUnlockQueue+0x6e>
				{
					vTaskMissedYield();
 80045e2:	f7ff fa9d 	bl	8003b20 <vTaskMissedYield>
				}

				--( pxQueue->xRxLock );
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045ea:	1e5a      	subs	r2, r3, #1
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	645a      	str	r2, [r3, #68]	; 0x44
 80045f0:	e000      	b.n	80045f4 <prvUnlockQueue+0x7c>
			}
			else
			{
				break;
 80045f2:	e003      	b.n	80045fc <prvUnlockQueue+0x84>
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	dce6      	bgt.n	80045ca <prvUnlockQueue+0x52>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004602:	645a      	str	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8004604:	f000 f9f0 	bl	80049e8 <vPortExitCritical>
}
 8004608:	3708      	adds	r7, #8
 800460a:	46bd      	mov	sp, r7
 800460c:	bd80      	pop	{r7, pc}
 800460e:	bf00      	nop

08004610 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static signed portBASE_TYPE prvIsQueueEmpty( const xQUEUE *pxQueue )
{
 8004610:	b580      	push	{r7, lr}
 8004612:	b084      	sub	sp, #16
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
 8004618:	f000 f9d6 	bl	80049c8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE )  0 )
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004620:	2b00      	cmp	r3, #0
 8004622:	d102      	bne.n	800462a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004624:	2301      	movs	r3, #1
 8004626:	60fb      	str	r3, [r7, #12]
 8004628:	e001      	b.n	800462e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800462a:	2300      	movs	r3, #0
 800462c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800462e:	f000 f9db 	bl	80049e8 <vPortExitCritical>

	return xReturn;
 8004632:	68fb      	ldr	r3, [r7, #12]
}
 8004634:	4618      	mov	r0, r3
 8004636:	3710      	adds	r7, #16
 8004638:	46bd      	mov	sp, r7
 800463a:	bd80      	pop	{r7, pc}

0800463c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static signed portBASE_TYPE prvIsQueueFull( const xQUEUE *pxQueue )
{
 800463c:	b580      	push	{r7, lr}
 800463e:	b084      	sub	sp, #16
 8004640:	af00      	add	r7, sp, #0
 8004642:	6078      	str	r0, [r7, #4]
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
 8004644:	f000 f9c0 	bl	80049c8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004650:	429a      	cmp	r2, r3
 8004652:	d102      	bne.n	800465a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004654:	2301      	movs	r3, #1
 8004656:	60fb      	str	r3, [r7, #12]
 8004658:	e001      	b.n	800465e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800465a:	2300      	movs	r3, #0
 800465c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800465e:	f000 f9c3 	bl	80049e8 <vPortExitCritical>

	return xReturn;
 8004662:	68fb      	ldr	r3, [r7, #12]
}
 8004664:	4618      	mov	r0, r3
 8004666:	3710      	adds	r7, #16
 8004668:	46bd      	mov	sp, r7
 800466a:	bd80      	pop	{r7, pc}

0800466c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( xQueueHandle xQueue, portTickType xTicksToWait )
	{
 800466c:	b580      	push	{r7, lr}
 800466e:	b084      	sub	sp, #16
 8004670:	af00      	add	r7, sp, #0
 8004672:	6078      	str	r0, [r7, #4]
 8004674:	6039      	str	r1, [r7, #0]
	xQUEUE * const pxQueue = ( xQUEUE * ) xQueue;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	60fb      	str	r3, [r7, #12]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800467a:	f000 f9a5 	bl	80049c8 <vPortEnterCritical>
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004682:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004686:	d102      	bne.n	800468e <vQueueWaitForMessageRestricted+0x22>
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	2200      	movs	r2, #0
 800468c:	645a      	str	r2, [r3, #68]	; 0x44
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004692:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004696:	d102      	bne.n	800469e <vQueueWaitForMessageRestricted+0x32>
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	2200      	movs	r2, #0
 800469c:	649a      	str	r2, [r3, #72]	; 0x48
 800469e:	f000 f9a3 	bl	80049e8 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0U )
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d105      	bne.n	80046b6 <vQueueWaitForMessageRestricted+0x4a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	3324      	adds	r3, #36	; 0x24
 80046ae:	4618      	mov	r0, r3
 80046b0:	6839      	ldr	r1, [r7, #0]
 80046b2:	f7ff f947 	bl	8003944 <vTaskPlaceOnEventListRestricted>
		}
		prvUnlockQueue( pxQueue );
 80046b6:	68f8      	ldr	r0, [r7, #12]
 80046b8:	f7ff ff5e 	bl	8004578 <prvUnlockQueue>
	}
 80046bc:	3710      	adds	r7, #16
 80046be:	46bd      	mov	sp, r7
 80046c0:	bd80      	pop	{r7, pc}
 80046c2:	bf00      	nop

080046c4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( xList * const pxList )
{
 80046c4:	b480      	push	{r7}
 80046c6:	b083      	sub	sp, #12
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	f103 0208 	add.w	r2, r3, #8
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80046dc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	f103 0208 	add.w	r2, r3, #8
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	f103 0208 	add.w	r2, r3, #8
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	2200      	movs	r2, #0
 80046f6:	601a      	str	r2, [r3, #0]
}
 80046f8:	370c      	adds	r7, #12
 80046fa:	46bd      	mov	sp, r7
 80046fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004700:	4770      	bx	lr
 8004702:	bf00      	nop

08004704 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem * const pxItem )
{
 8004704:	b480      	push	{r7}
 8004706:	b083      	sub	sp, #12
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2200      	movs	r2, #0
 8004710:	611a      	str	r2, [r3, #16]
}
 8004712:	370c      	adds	r7, #12
 8004714:	46bd      	mov	sp, r7
 8004716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471a:	4770      	bx	lr

0800471c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( xList * const pxList, xListItem * const pxNewListItem )
{
 800471c:	b480      	push	{r7}
 800471e:	b085      	sub	sp, #20
 8004720:	af00      	add	r7, sp, #0
 8004722:	6078      	str	r0, [r7, #4]
 8004724:	6039      	str	r1, [r7, #0]
xListItem * pxIndex;

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry. */
	pxIndex = pxList->pxIndex;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	685b      	ldr	r3, [r3, #4]
 800472a:	60fb      	str	r3, [r7, #12]

	pxNewListItem->pxNext = pxIndex;
 800472c:	683b      	ldr	r3, [r7, #0]
 800472e:	68fa      	ldr	r2, [r7, #12]
 8004730:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	689a      	ldr	r2, [r3, #8]
 8004736:	683b      	ldr	r3, [r7, #0]
 8004738:	609a      	str	r2, [r3, #8]
	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	689b      	ldr	r3, [r3, #8]
 800473e:	683a      	ldr	r2, [r7, #0]
 8004740:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	683a      	ldr	r2, [r7, #0]
 8004746:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8004748:	683b      	ldr	r3, [r7, #0]
 800474a:	687a      	ldr	r2, [r7, #4]
 800474c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	1c5a      	adds	r2, r3, #1
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	601a      	str	r2, [r3, #0]
}
 8004758:	3714      	adds	r7, #20
 800475a:	46bd      	mov	sp, r7
 800475c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004760:	4770      	bx	lr
 8004762:	bf00      	nop

08004764 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( xList * const pxList, xListItem * const pxNewListItem )
{
 8004764:	b480      	push	{r7}
 8004766:	b085      	sub	sp, #20
 8004768:	af00      	add	r7, sp, #0
 800476a:	6078      	str	r0, [r7, #4]
 800476c:	6039      	str	r1, [r7, #0]
xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
 800476e:	683b      	ldr	r3, [r7, #0]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	60bb      	str	r3, [r7, #8]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004774:	68bb      	ldr	r3, [r7, #8]
 8004776:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800477a:	d103      	bne.n	8004784 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	691b      	ldr	r3, [r3, #16]
 8004780:	60fb      	str	r3, [r7, #12]
 8004782:	e00c      	b.n	800479e <vListInsert+0x3a>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/

		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	3308      	adds	r3, #8
 8004788:	60fb      	str	r3, [r7, #12]
 800478a:	e002      	b.n	8004792 <vListInsert+0x2e>
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	685b      	ldr	r3, [r3, #4]
 8004790:	60fb      	str	r3, [r7, #12]
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	685b      	ldr	r3, [r3, #4]
 8004796:	681a      	ldr	r2, [r3, #0]
 8004798:	68bb      	ldr	r3, [r7, #8]
 800479a:	429a      	cmp	r2, r3
 800479c:	d9f6      	bls.n	800478c <vListInsert+0x28>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	685a      	ldr	r2, [r3, #4]
 80047a2:	683b      	ldr	r3, [r7, #0]
 80047a4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	685b      	ldr	r3, [r3, #4]
 80047aa:	683a      	ldr	r2, [r7, #0]
 80047ac:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80047ae:	683b      	ldr	r3, [r7, #0]
 80047b0:	68fa      	ldr	r2, [r7, #12]
 80047b2:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	683a      	ldr	r2, [r7, #0]
 80047b8:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80047ba:	683b      	ldr	r3, [r7, #0]
 80047bc:	687a      	ldr	r2, [r7, #4]
 80047be:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	1c5a      	adds	r2, r3, #1
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	601a      	str	r2, [r3, #0]
}
 80047ca:	3714      	adds	r7, #20
 80047cc:	46bd      	mov	sp, r7
 80047ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d2:	4770      	bx	lr

080047d4 <uxListRemove>:
/*-----------------------------------------------------------*/

unsigned portBASE_TYPE uxListRemove( xListItem * const pxItemToRemove )
{
 80047d4:	b480      	push	{r7}
 80047d6:	b085      	sub	sp, #20
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	685b      	ldr	r3, [r3, #4]
 80047e0:	687a      	ldr	r2, [r7, #4]
 80047e2:	6892      	ldr	r2, [r2, #8]
 80047e4:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	689b      	ldr	r3, [r3, #8]
 80047ea:	687a      	ldr	r2, [r7, #4]
 80047ec:	6852      	ldr	r2, [r2, #4]
 80047ee:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	691b      	ldr	r3, [r3, #16]
 80047f4:	60fb      	str	r3, [r7, #12]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	685a      	ldr	r2, [r3, #4]
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	429a      	cmp	r2, r3
 80047fe:	d103      	bne.n	8004808 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	689a      	ldr	r2, [r3, #8]
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	605a      	str	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2200      	movs	r2, #0
 800480c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	1e5a      	subs	r2, r3, #1
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	681b      	ldr	r3, [r3, #0]
}
 800481c:	4618      	mov	r0, r3
 800481e:	3714      	adds	r7, #20
 8004820:	46bd      	mov	sp, r7
 8004822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004826:	4770      	bx	lr

08004828 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
{
 8004828:	b480      	push	{r7}
 800482a:	b085      	sub	sp, #20
 800482c:	af00      	add	r7, sp, #0
 800482e:	60f8      	str	r0, [r7, #12]
 8004830:	60b9      	str	r1, [r7, #8]
 8004832:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	3b04      	subs	r3, #4
 8004838:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004840:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	3b04      	subs	r3, #4
 8004846:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( portSTACK_TYPE ) pxCode;	/* PC */
 8004848:	68ba      	ldr	r2, [r7, #8]
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	3b04      	subs	r3, #4
 8004852:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( portSTACK_TYPE ) portTASK_RETURN_ADDRESS;	/* LR */
 8004854:	4a0c      	ldr	r2, [pc, #48]	; (8004888 <pxPortInitialiseStack+0x60>)
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	3b14      	subs	r3, #20
 800485e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( portSTACK_TYPE ) pvParameters;	/* R0 */
 8004860:	687a      	ldr	r2, [r7, #4]
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	3b04      	subs	r3, #4
 800486a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	f06f 0202 	mvn.w	r2, #2
 8004872:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	3b20      	subs	r3, #32
 8004878:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800487a:	68fb      	ldr	r3, [r7, #12]
}
 800487c:	4618      	mov	r0, r3
 800487e:	3714      	adds	r7, #20
 8004880:	46bd      	mov	sp, r7
 8004882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004886:	4770      	bx	lr
 8004888:	0800488d 	.word	0x0800488d

0800488c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800488c:	b580      	push	{r7, lr}
 800488e:	af00      	add	r7, sp, #0
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004890:	4b05      	ldr	r3, [pc, #20]	; (80048a8 <prvTaskExitError+0x1c>)
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004898:	d002      	beq.n	80048a0 <prvTaskExitError+0x14>
 800489a:	f000 f8b7 	bl	8004a0c <ulPortSetInterruptMask>
 800489e:	e7fe      	b.n	800489e <prvTaskExitError+0x12>
	portDISABLE_INTERRUPTS();
 80048a0:	f000 f8b4 	bl	8004a0c <ulPortSetInterruptMask>
	for( ;; );
 80048a4:	e7fe      	b.n	80048a4 <prvTaskExitError+0x18>
 80048a6:	bf00      	nop
 80048a8:	2000000c 	.word	0x2000000c

080048ac <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80048ac:	4b05      	ldr	r3, [pc, #20]	; (80048c4 <pxCurrentTCBConst2>)
 80048ae:	6819      	ldr	r1, [r3, #0]
 80048b0:	6808      	ldr	r0, [r1, #0]
 80048b2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80048b6:	f380 8809 	msr	PSP, r0
 80048ba:	f04f 0000 	mov.w	r0, #0
 80048be:	f380 8811 	msr	BASEPRI, r0
 80048c2:	4770      	bx	lr

080048c4 <pxCurrentTCBConst2>:
 80048c4:	20000498 	.word	0x20000498

080048c8 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 80048c8:	4803      	ldr	r0, [pc, #12]	; (80048d8 <prvPortStartFirstTask+0x10>)
 80048ca:	6800      	ldr	r0, [r0, #0]
 80048cc:	6800      	ldr	r0, [r0, #0]
 80048ce:	f380 8808 	msr	MSP, r0
 80048d2:	b662      	cpsie	i
 80048d4:	df00      	svc	0
 80048d6:	bf00      	nop
 80048d8:	e000ed08 	.word	0xe000ed08

080048dc <xPortStartScheduler>:

/*
 * See header file for description.
 */
portBASE_TYPE xPortStartScheduler( void )
{
 80048dc:	b580      	push	{r7, lr}
 80048de:	b084      	sub	sp, #16
 80048e0:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile unsigned long ulOriginalPriority;
		volatile char * const pcFirstUserPriorityRegister = ( volatile char * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80048e2:	4b2b      	ldr	r3, [pc, #172]	; (8004990 <xPortStartScheduler+0xb4>)
 80048e4:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pcFirstUserPriorityRegister;
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	781b      	ldrb	r3, [r3, #0]
 80048ea:	b2db      	uxtb	r3, r3
 80048ec:	60bb      	str	r3, [r7, #8]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pcFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	22ff      	movs	r2, #255	; 0xff
 80048f2:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pcFirstUserPriorityRegister;
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	781b      	ldrb	r3, [r3, #0]
 80048f8:	b2db      	uxtb	r3, r3
 80048fa:	71fb      	strb	r3, [r7, #7]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80048fc:	79fb      	ldrb	r3, [r7, #7]
 80048fe:	b2db      	uxtb	r3, r3
 8004900:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004904:	b2da      	uxtb	r2, r3
 8004906:	4b23      	ldr	r3, [pc, #140]	; (8004994 <xPortStartScheduler+0xb8>)
 8004908:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800490a:	4b23      	ldr	r3, [pc, #140]	; (8004998 <xPortStartScheduler+0xbc>)
 800490c:	2207      	movs	r2, #7
 800490e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004910:	e009      	b.n	8004926 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8004912:	4b21      	ldr	r3, [pc, #132]	; (8004998 <xPortStartScheduler+0xbc>)
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	1e5a      	subs	r2, r3, #1
 8004918:	4b1f      	ldr	r3, [pc, #124]	; (8004998 <xPortStartScheduler+0xbc>)
 800491a:	601a      	str	r2, [r3, #0]
			ucMaxPriorityValue <<= ( unsigned char ) 0x01;
 800491c:	79fb      	ldrb	r3, [r7, #7]
 800491e:	b2db      	uxtb	r3, r3
 8004920:	005b      	lsls	r3, r3, #1
 8004922:	b2db      	uxtb	r3, r3
 8004924:	71fb      	strb	r3, [r7, #7]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004926:	79fb      	ldrb	r3, [r7, #7]
 8004928:	b2db      	uxtb	r3, r3
 800492a:	b2db      	uxtb	r3, r3
 800492c:	b25b      	sxtb	r3, r3
 800492e:	2b00      	cmp	r3, #0
 8004930:	dbef      	blt.n	8004912 <xPortStartScheduler+0x36>
			ucMaxPriorityValue <<= ( unsigned char ) 0x01;
		}

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004932:	4b19      	ldr	r3, [pc, #100]	; (8004998 <xPortStartScheduler+0xbc>)
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	021a      	lsls	r2, r3, #8
 8004938:	4b17      	ldr	r3, [pc, #92]	; (8004998 <xPortStartScheduler+0xbc>)
 800493a:	601a      	str	r2, [r3, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800493c:	4b16      	ldr	r3, [pc, #88]	; (8004998 <xPortStartScheduler+0xbc>)
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004944:	4b14      	ldr	r3, [pc, #80]	; (8004998 <xPortStartScheduler+0xbc>)
 8004946:	601a      	str	r2, [r3, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pcFirstUserPriorityRegister = ulOriginalPriority;
 8004948:	68bb      	ldr	r3, [r7, #8]
 800494a:	b2da      	uxtb	r2, r3
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004950:	4b12      	ldr	r3, [pc, #72]	; (800499c <xPortStartScheduler+0xc0>)
 8004952:	4a12      	ldr	r2, [pc, #72]	; (800499c <xPortStartScheduler+0xc0>)
 8004954:	6812      	ldr	r2, [r2, #0]
 8004956:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 800495a:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800495c:	4b0f      	ldr	r3, [pc, #60]	; (800499c <xPortStartScheduler+0xc0>)
 800495e:	4a0f      	ldr	r2, [pc, #60]	; (800499c <xPortStartScheduler+0xc0>)
 8004960:	6812      	ldr	r2, [r2, #0]
 8004962:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 8004966:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004968:	f000 f89a 	bl	8004aa0 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800496c:	4b0c      	ldr	r3, [pc, #48]	; (80049a0 <xPortStartScheduler+0xc4>)
 800496e:	2200      	movs	r2, #0
 8004970:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004972:	f000 f8af 	bl	8004ad4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004976:	4b0b      	ldr	r3, [pc, #44]	; (80049a4 <xPortStartScheduler+0xc8>)
 8004978:	4a0a      	ldr	r2, [pc, #40]	; (80049a4 <xPortStartScheduler+0xc8>)
 800497a:	6812      	ldr	r2, [r2, #0]
 800497c:	f042 4240 	orr.w	r2, r2, #3221225472	; 0xc0000000
 8004980:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004982:	f7ff ffa1 	bl	80048c8 <prvPortStartFirstTask>

	/* Should not get here! */
	return 0;
 8004986:	2300      	movs	r3, #0
}
 8004988:	4618      	mov	r0, r3
 800498a:	3710      	adds	r7, #16
 800498c:	46bd      	mov	sp, r7
 800498e:	bd80      	pop	{r7, pc}
 8004990:	e000e400 	.word	0xe000e400
 8004994:	20000594 	.word	0x20000594
 8004998:	20000598 	.word	0x20000598
 800499c:	e000ed20 	.word	0xe000ed20
 80049a0:	2000000c 	.word	0x2000000c
 80049a4:	e000ef34 	.word	0xe000ef34

080049a8 <vPortYield>:
	is nothing to return to.  */
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 80049a8:	b480      	push	{r7}
 80049aa:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80049ac:	4b05      	ldr	r3, [pc, #20]	; (80049c4 <vPortYield+0x1c>)
 80049ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80049b2:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" );
 80049b4:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 80049b8:	f3bf 8f6f 	isb	sy
}
 80049bc:	46bd      	mov	sp, r7
 80049be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c2:	4770      	bx	lr
 80049c4:	e000ed04 	.word	0xe000ed04

080049c8 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80049c8:	b580      	push	{r7, lr}
 80049ca:	af00      	add	r7, sp, #0
	portDISABLE_INTERRUPTS();
 80049cc:	f000 f81e 	bl	8004a0c <ulPortSetInterruptMask>
	uxCriticalNesting++;
 80049d0:	4b04      	ldr	r3, [pc, #16]	; (80049e4 <vPortEnterCritical+0x1c>)
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	1c5a      	adds	r2, r3, #1
 80049d6:	4b03      	ldr	r3, [pc, #12]	; (80049e4 <vPortEnterCritical+0x1c>)
 80049d8:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" );
 80049da:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 80049de:	f3bf 8f6f 	isb	sy
}
 80049e2:	bd80      	pop	{r7, pc}
 80049e4:	2000000c 	.word	0x2000000c

080049e8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80049e8:	b580      	push	{r7, lr}
 80049ea:	af00      	add	r7, sp, #0
	uxCriticalNesting--;
 80049ec:	4b06      	ldr	r3, [pc, #24]	; (8004a08 <vPortExitCritical+0x20>)
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	1e5a      	subs	r2, r3, #1
 80049f2:	4b05      	ldr	r3, [pc, #20]	; (8004a08 <vPortExitCritical+0x20>)
 80049f4:	601a      	str	r2, [r3, #0]
	if( uxCriticalNesting == 0 )
 80049f6:	4b04      	ldr	r3, [pc, #16]	; (8004a08 <vPortExitCritical+0x20>)
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d102      	bne.n	8004a04 <vPortExitCritical+0x1c>
	{
		portENABLE_INTERRUPTS();
 80049fe:	2000      	movs	r0, #0
 8004a00:	f000 f80e 	bl	8004a20 <vPortClearInterruptMask>
	}
}
 8004a04:	bd80      	pop	{r7, pc}
 8004a06:	bf00      	nop
 8004a08:	2000000c 	.word	0x2000000c

08004a0c <ulPortSetInterruptMask>:
/*-----------------------------------------------------------*/

__attribute__(( naked )) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile														\
 8004a0c:	f3ef 8011 	mrs	r0, BASEPRI
 8004a10:	f04f 0150 	mov.w	r1, #80	; 0x50
 8004a14:	f381 8811 	msr	BASEPRI, r1
 8004a18:	4770      	bx	lr
		:: "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "r0", "r1"	\
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
 8004a1a:	2300      	movs	r3, #0
}
 8004a1c:	4618      	mov	r0, r3
 8004a1e:	bf00      	nop

08004a20 <vPortClearInterruptMask>:
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( unsigned long ulNewMaskValue )
{
	__asm volatile													\
 8004a20:	f380 8811 	msr	BASEPRI, r0
 8004a24:	4770      	bx	lr
 8004a26:	bf00      	nop

08004a28 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004a28:	f3ef 8009 	mrs	r0, PSP
 8004a2c:	4b11      	ldr	r3, [pc, #68]	; (8004a74 <pxCurrentTCBConst>)
 8004a2e:	681a      	ldr	r2, [r3, #0]
 8004a30:	f01e 0f10 	tst.w	lr, #16
 8004a34:	bf08      	it	eq
 8004a36:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004a3a:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a3e:	6010      	str	r0, [r2, #0]
 8004a40:	e92d 4008 	stmdb	sp!, {r3, lr}
 8004a44:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004a48:	f380 8811 	msr	BASEPRI, r0
 8004a4c:	f7fe feca 	bl	80037e4 <vTaskSwitchContext>
 8004a50:	f04f 0000 	mov.w	r0, #0
 8004a54:	f380 8811 	msr	BASEPRI, r0
 8004a58:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8004a5c:	6819      	ldr	r1, [r3, #0]
 8004a5e:	6808      	ldr	r0, [r1, #0]
 8004a60:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a64:	f01e 0f10 	tst.w	lr, #16
 8004a68:	bf08      	it	eq
 8004a6a:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004a6e:	f380 8809 	msr	PSP, r0
 8004a72:	4770      	bx	lr

08004a74 <pxCurrentTCBConst>:
 8004a74:	20000498 	.word	0x20000498

08004a78 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004a78:	b580      	push	{r7, lr}
 8004a7a:	af00      	add	r7, sp, #0
	/* The SysTick runs at the lowest interrupt priority, so when this interrupt
	executes all interrupts must be unmasked.  There is therefore no need to
	save and then restore the interrupt mask value as its value is already
	known. */
	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
 8004a7c:	f7ff ffc6 	bl	8004a0c <ulPortSetInterruptMask>
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004a80:	f7fe fdda 	bl	8003638 <xTaskIncrementTick>
 8004a84:	4603      	mov	r3, r0
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d003      	beq.n	8004a92 <SysTick_Handler+0x1a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004a8a:	4b04      	ldr	r3, [pc, #16]	; (8004a9c <SysTick_Handler+0x24>)
 8004a8c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004a90:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
 8004a92:	2000      	movs	r0, #0
 8004a94:	f7ff ffc4 	bl	8004a20 <vPortClearInterruptMask>
}
 8004a98:	bd80      	pop	{r7, pc}
 8004a9a:	bf00      	nop
 8004a9c:	e000ed04 	.word	0xe000ed04

08004aa0 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004aa0:	b480      	push	{r7}
 8004aa2:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;;
 8004aa4:	4b07      	ldr	r3, [pc, #28]	; (8004ac4 <vPortSetupTimerInterrupt+0x24>)
 8004aa6:	4a08      	ldr	r2, [pc, #32]	; (8004ac8 <vPortSetupTimerInterrupt+0x28>)
 8004aa8:	6811      	ldr	r1, [r2, #0]
 8004aaa:	4a08      	ldr	r2, [pc, #32]	; (8004acc <vPortSetupTimerInterrupt+0x2c>)
 8004aac:	fba2 0201 	umull	r0, r2, r2, r1
 8004ab0:	0992      	lsrs	r2, r2, #6
 8004ab2:	3a01      	subs	r2, #1
 8004ab4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
 8004ab6:	4b06      	ldr	r3, [pc, #24]	; (8004ad0 <vPortSetupTimerInterrupt+0x30>)
 8004ab8:	2207      	movs	r2, #7
 8004aba:	601a      	str	r2, [r3, #0]
}
 8004abc:	46bd      	mov	sp, r7
 8004abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac2:	4770      	bx	lr
 8004ac4:	e000e014 	.word	0xe000e014
 8004ac8:	20000004 	.word	0x20000004
 8004acc:	10624dd3 	.word	0x10624dd3
 8004ad0:	e000e010 	.word	0xe000e010

08004ad4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004ad4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004ae4 <vPortEnableVFP+0x10>
 8004ad8:	6801      	ldr	r1, [r0, #0]
 8004ada:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8004ade:	6001      	str	r1, [r0, #0]
 8004ae0:	4770      	bx	lr
 8004ae2:	0000      	.short	0x0000
 8004ae4:	e000ed88 	.word	0xe000ed88

08004ae8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004ae8:	b580      	push	{r7, lr}
 8004aea:	b082      	sub	sp, #8
 8004aec:	af00      	add	r7, sp, #0
	unsigned long ulCurrentInterrupt;
	unsigned char ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
 8004aee:	f3ef 8305 	mrs	r3, IPSR
 8004af2:	607b      	str	r3, [r7, #4]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	2b0f      	cmp	r3, #15
 8004af8:	d90c      	bls.n	8004b14 <vPortValidateInterruptPriority+0x2c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004afa:	4a0d      	ldr	r2, [pc, #52]	; (8004b30 <vPortValidateInterruptPriority+0x48>)
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	4413      	add	r3, r2
 8004b00:	781b      	ldrb	r3, [r3, #0]
 8004b02:	70fb      	strb	r3, [r7, #3]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004b04:	4b0b      	ldr	r3, [pc, #44]	; (8004b34 <vPortValidateInterruptPriority+0x4c>)
 8004b06:	781b      	ldrb	r3, [r3, #0]
 8004b08:	78fa      	ldrb	r2, [r7, #3]
 8004b0a:	429a      	cmp	r2, r3
 8004b0c:	d202      	bcs.n	8004b14 <vPortValidateInterruptPriority+0x2c>
 8004b0e:	f7ff ff7d 	bl	8004a0c <ulPortSetInterruptMask>
 8004b12:	e7fe      	b.n	8004b12 <vPortValidateInterruptPriority+0x2a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004b14:	4b08      	ldr	r3, [pc, #32]	; (8004b38 <vPortValidateInterruptPriority+0x50>)
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004b1c:	4b07      	ldr	r3, [pc, #28]	; (8004b3c <vPortValidateInterruptPriority+0x54>)
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	429a      	cmp	r2, r3
 8004b22:	d902      	bls.n	8004b2a <vPortValidateInterruptPriority+0x42>
 8004b24:	f7ff ff72 	bl	8004a0c <ulPortSetInterruptMask>
 8004b28:	e7fe      	b.n	8004b28 <vPortValidateInterruptPriority+0x40>
	}
 8004b2a:	3708      	adds	r7, #8
 8004b2c:	46bd      	mov	sp, r7
 8004b2e:	bd80      	pop	{r7, pc}
 8004b30:	e000e3f0 	.word	0xe000e3f0
 8004b34:	20000594 	.word	0x20000594
 8004b38:	e000ed0c 	.word	0xe000ed0c
 8004b3c:	20000598 	.word	0x20000598

08004b40 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

portBASE_TYPE xTimerCreateTimerTask( void )
{
 8004b40:	b580      	push	{r7, lr}
 8004b42:	b086      	sub	sp, #24
 8004b44:	af04      	add	r7, sp, #16
portBASE_TYPE xReturn = pdFAIL;
 8004b46:	2300      	movs	r3, #0
 8004b48:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8004b4a:	f000 fa45 	bl	8004fd8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8004b4e:	4b0f      	ldr	r3, [pc, #60]	; (8004b8c <xTimerCreateTimerTask+0x4c>)
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d00f      	beq.n	8004b76 <xTimerCreateTimerTask+0x36>
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
 8004b56:	2302      	movs	r3, #2
 8004b58:	9300      	str	r3, [sp, #0]
 8004b5a:	2300      	movs	r3, #0
 8004b5c:	9301      	str	r3, [sp, #4]
 8004b5e:	2300      	movs	r3, #0
 8004b60:	9302      	str	r3, [sp, #8]
 8004b62:	2300      	movs	r3, #0
 8004b64:	9303      	str	r3, [sp, #12]
 8004b66:	480a      	ldr	r0, [pc, #40]	; (8004b90 <xTimerCreateTimerTask+0x50>)
 8004b68:	490a      	ldr	r1, [pc, #40]	; (8004b94 <xTimerCreateTimerTask+0x54>)
 8004b6a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004b6e:	2300      	movs	r3, #0
 8004b70:	f7fe fa42 	bl	8002ff8 <xTaskGenericCreate>
 8004b74:	6078      	str	r0, [r7, #4]
		}
		#endif
	}

	configASSERT( xReturn );
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d102      	bne.n	8004b82 <xTimerCreateTimerTask+0x42>
 8004b7c:	f7ff ff46 	bl	8004a0c <ulPortSetInterruptMask>
 8004b80:	e7fe      	b.n	8004b80 <xTimerCreateTimerTask+0x40>
	return xReturn;
 8004b82:	687b      	ldr	r3, [r7, #4]
}
 8004b84:	4618      	mov	r0, r3
 8004b86:	3708      	adds	r7, #8
 8004b88:	46bd      	mov	sp, r7
 8004b8a:	bd80      	pop	{r7, pc}
 8004b8c:	200005cc 	.word	0x200005cc
 8004b90:	08004c95 	.word	0x08004c95
 8004b94:	080083bc 	.word	0x080083bc

08004b98 <xTimerGenericCommand>:
	return ( xTimerHandle ) pxNewTimer;
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	b088      	sub	sp, #32
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	60f8      	str	r0, [r7, #12]
 8004ba0:	60b9      	str	r1, [r7, #8]
 8004ba2:	607a      	str	r2, [r7, #4]
 8004ba4:	603b      	str	r3, [r7, #0]
portBASE_TYPE xReturn = pdFAIL;
 8004ba6:	2300      	movs	r3, #0
 8004ba8:	61fb      	str	r3, [r7, #28]
xTIMER_MESSAGE xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8004baa:	4b1d      	ldr	r3, [pc, #116]	; (8004c20 <xTimerGenericCommand+0x88>)
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d030      	beq.n	8004c14 <xTimerGenericCommand+0x7c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8004bb2:	68bb      	ldr	r3, [r7, #8]
 8004bb4:	613b      	str	r3, [r7, #16]
		xMessage.xMessageValue = xOptionalValue;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	617b      	str	r3, [r7, #20]
		xMessage.pxTimer = ( xTIMER * ) xTimer;
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	61bb      	str	r3, [r7, #24]

		if( pxHigherPriorityTaskWoken == NULL )
 8004bbe:	683b      	ldr	r3, [r7, #0]
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d11c      	bne.n	8004bfe <xTimerGenericCommand+0x66>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8004bc4:	f7ff f912 	bl	8003dec <xTaskGetSchedulerState>
 8004bc8:	4603      	mov	r3, r0
 8004bca:	2b01      	cmp	r3, #1
 8004bcc:	d10b      	bne.n	8004be6 <xTimerGenericCommand+0x4e>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xBlockTime );
 8004bce:	4b14      	ldr	r3, [pc, #80]	; (8004c20 <xTimerGenericCommand+0x88>)
 8004bd0:	681a      	ldr	r2, [r3, #0]
 8004bd2:	f107 0310 	add.w	r3, r7, #16
 8004bd6:	4610      	mov	r0, r2
 8004bd8:	4619      	mov	r1, r3
 8004bda:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004bdc:	2300      	movs	r3, #0
 8004bde:	f7ff fa55 	bl	800408c <xQueueGenericSend>
 8004be2:	61f8      	str	r0, [r7, #28]
 8004be4:	e016      	b.n	8004c14 <xTimerGenericCommand+0x7c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8004be6:	4b0e      	ldr	r3, [pc, #56]	; (8004c20 <xTimerGenericCommand+0x88>)
 8004be8:	681a      	ldr	r2, [r3, #0]
 8004bea:	f107 0310 	add.w	r3, r7, #16
 8004bee:	4610      	mov	r0, r2
 8004bf0:	4619      	mov	r1, r3
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	2300      	movs	r3, #0
 8004bf6:	f7ff fa49 	bl	800408c <xQueueGenericSend>
 8004bfa:	61f8      	str	r0, [r7, #28]
 8004bfc:	e00a      	b.n	8004c14 <xTimerGenericCommand+0x7c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8004bfe:	4b08      	ldr	r3, [pc, #32]	; (8004c20 <xTimerGenericCommand+0x88>)
 8004c00:	681a      	ldr	r2, [r3, #0]
 8004c02:	f107 0310 	add.w	r3, r7, #16
 8004c06:	4610      	mov	r0, r2
 8004c08:	4619      	mov	r1, r3
 8004c0a:	683a      	ldr	r2, [r7, #0]
 8004c0c:	2300      	movs	r3, #0
 8004c0e:	f7ff faed 	bl	80041ec <xQueueGenericSendFromISR>
 8004c12:	61f8      	str	r0, [r7, #28]
		}

		traceTIMER_COMMAND_SEND( xTimer, xCommandID, xOptionalValue, xReturn );
	}

	return xReturn;
 8004c14:	69fb      	ldr	r3, [r7, #28]
}
 8004c16:	4618      	mov	r0, r3
 8004c18:	3720      	adds	r7, #32
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	bd80      	pop	{r7, pc}
 8004c1e:	bf00      	nop
 8004c20:	200005cc 	.word	0x200005cc

08004c24 <prvProcessExpiredTimer>:

#endif
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( portTickType xNextExpireTime, portTickType xTimeNow )
{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	b086      	sub	sp, #24
 8004c28:	af02      	add	r7, sp, #8
 8004c2a:	6078      	str	r0, [r7, #4]
 8004c2c:	6039      	str	r1, [r7, #0]
xTIMER *pxTimer;
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004c2e:	4b18      	ldr	r3, [pc, #96]	; (8004c90 <prvProcessExpiredTimer+0x6c>)
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	68db      	ldr	r3, [r3, #12]
 8004c34:	68db      	ldr	r3, [r3, #12]
 8004c36:	60fb      	str	r3, [r7, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	3304      	adds	r3, #4
 8004c3c:	4618      	mov	r0, r3
 8004c3e:	f7ff fdc9 	bl	80047d4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	69db      	ldr	r3, [r3, #28]
 8004c46:	2b01      	cmp	r3, #1
 8004c48:	d11b      	bne.n	8004c82 <prvProcessExpiredTimer+0x5e>
		a time relative to anything other than the current time.  It
		will therefore be inserted into the correct list relative to
		the time this task thinks it is now, even if a command to
		switch lists due to a tick count overflow is already waiting in
		the timer queue. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	699a      	ldr	r2, [r3, #24]
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	4413      	add	r3, r2
 8004c52:	68f8      	ldr	r0, [r7, #12]
 8004c54:	4619      	mov	r1, r3
 8004c56:	683a      	ldr	r2, [r7, #0]
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	f000 f8a9 	bl	8004db0 <prvInsertTimerInActiveList>
 8004c5e:	4603      	mov	r3, r0
 8004c60:	2b01      	cmp	r3, #1
 8004c62:	d10e      	bne.n	8004c82 <prvProcessExpiredTimer+0x5e>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
 8004c64:	2300      	movs	r3, #0
 8004c66:	9300      	str	r3, [sp, #0]
 8004c68:	68f8      	ldr	r0, [r7, #12]
 8004c6a:	2100      	movs	r1, #0
 8004c6c:	687a      	ldr	r2, [r7, #4]
 8004c6e:	2300      	movs	r3, #0
 8004c70:	f7ff ff92 	bl	8004b98 <xTimerGenericCommand>
 8004c74:	60b8      	str	r0, [r7, #8]
			configASSERT( xResult );
 8004c76:	68bb      	ldr	r3, [r7, #8]
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d102      	bne.n	8004c82 <prvProcessExpiredTimer+0x5e>
 8004c7c:	f7ff fec6 	bl	8004a0c <ulPortSetInterruptMask>
 8004c80:	e7fe      	b.n	8004c80 <prvProcessExpiredTimer+0x5c>
			( void ) xResult;
		}
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c86:	68f8      	ldr	r0, [r7, #12]
 8004c88:	4798      	blx	r3
}
 8004c8a:	3710      	adds	r7, #16
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	bd80      	pop	{r7, pc}
 8004c90:	200005c4 	.word	0x200005c4

08004c94 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8004c94:	b580      	push	{r7, lr}
 8004c96:	b084      	sub	sp, #16
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004c9c:	f107 0308 	add.w	r3, r7, #8
 8004ca0:	4618      	mov	r0, r3
 8004ca2:	f000 f83f 	bl	8004d24 <prvGetNextExpireTime>
 8004ca6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8004ca8:	68bb      	ldr	r3, [r7, #8]
 8004caa:	68f8      	ldr	r0, [r7, #12]
 8004cac:	4619      	mov	r1, r3
 8004cae:	f000 f803 	bl	8004cb8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8004cb2:	f000 f8bf 	bl	8004e34 <prvProcessReceivedCommands>
	}
 8004cb6:	e7f1      	b.n	8004c9c <prvTimerTask+0x8>

08004cb8 <prvProcessTimerOrBlockTask>:
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
 8004cb8:	b580      	push	{r7, lr}
 8004cba:	b084      	sub	sp, #16
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	6078      	str	r0, [r7, #4]
 8004cc0:	6039      	str	r1, [r7, #0]
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
 8004cc2:	f7fe fc13 	bl	80034ec <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004cc6:	f107 0308 	add.w	r3, r7, #8
 8004cca:	4618      	mov	r0, r3
 8004ccc:	f000 f84e 	bl	8004d6c <prvSampleTimeNow>
 8004cd0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8004cd2:	68bb      	ldr	r3, [r7, #8]
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d11e      	bne.n	8004d16 <prvProcessTimerOrBlockTask+0x5e>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d10a      	bne.n	8004cf4 <prvProcessTimerOrBlockTask+0x3c>
 8004cde:	687a      	ldr	r2, [r7, #4]
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	429a      	cmp	r2, r3
 8004ce4:	d806      	bhi.n	8004cf4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8004ce6:	f7fe fc0f 	bl	8003508 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8004cea:	6878      	ldr	r0, [r7, #4]
 8004cec:	68f9      	ldr	r1, [r7, #12]
 8004cee:	f7ff ff99 	bl	8004c24 <prvProcessExpiredTimer>
 8004cf2:	e012      	b.n	8004d1a <prvProcessTimerOrBlockTask+0x62>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
 8004cf4:	4b0a      	ldr	r3, [pc, #40]	; (8004d20 <prvProcessTimerOrBlockTask+0x68>)
 8004cf6:	681a      	ldr	r2, [r3, #0]
 8004cf8:	6879      	ldr	r1, [r7, #4]
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	1acb      	subs	r3, r1, r3
 8004cfe:	4610      	mov	r0, r2
 8004d00:	4619      	mov	r1, r3
 8004d02:	f7ff fcb3 	bl	800466c <vQueueWaitForMessageRestricted>

				if( xTaskResumeAll() == pdFALSE )
 8004d06:	f7fe fbff 	bl	8003508 <xTaskResumeAll>
 8004d0a:	4603      	mov	r3, r0
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d104      	bne.n	8004d1a <prvProcessTimerOrBlockTask+0x62>
				{
					/* Yield to wait for either a command to arrive, or the block time
					to expire.  If a command arrived between the critical section being
					exited and this yield then the yield will not cause the task
					to block. */
					portYIELD_WITHIN_API();
 8004d10:	f7ff fe4a 	bl	80049a8 <vPortYield>
 8004d14:	e001      	b.n	8004d1a <prvProcessTimerOrBlockTask+0x62>
				}
			}
		}
		else
		{
			( void ) xTaskResumeAll();
 8004d16:	f7fe fbf7 	bl	8003508 <xTaskResumeAll>
		}
	}
}
 8004d1a:	3710      	adds	r7, #16
 8004d1c:	46bd      	mov	sp, r7
 8004d1e:	bd80      	pop	{r7, pc}
 8004d20:	200005cc 	.word	0x200005cc

08004d24 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static portTickType prvGetNextExpireTime( portBASE_TYPE *pxListWasEmpty )
{
 8004d24:	b480      	push	{r7}
 8004d26:	b085      	sub	sp, #20
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004d2c:	4b0e      	ldr	r3, [pc, #56]	; (8004d68 <prvGetNextExpireTime+0x44>)
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	bf14      	ite	ne
 8004d36:	2300      	movne	r3, #0
 8004d38:	2301      	moveq	r3, #1
 8004d3a:	b2db      	uxtb	r3, r3
 8004d3c:	461a      	mov	r2, r3
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d105      	bne.n	8004d56 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004d4a:	4b07      	ldr	r3, [pc, #28]	; (8004d68 <prvGetNextExpireTime+0x44>)
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	68db      	ldr	r3, [r3, #12]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	60fb      	str	r3, [r7, #12]
 8004d54:	e001      	b.n	8004d5a <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( portTickType ) 0U;
 8004d56:	2300      	movs	r3, #0
 8004d58:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8004d5a:	68fb      	ldr	r3, [r7, #12]
}
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	3714      	adds	r7, #20
 8004d60:	46bd      	mov	sp, r7
 8004d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d66:	4770      	bx	lr
 8004d68:	200005c4 	.word	0x200005c4

08004d6c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static portTickType prvSampleTimeNow( portBASE_TYPE *pxTimerListsWereSwitched )
{
 8004d6c:	b580      	push	{r7, lr}
 8004d6e:	b084      	sub	sp, #16
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	6078      	str	r0, [r7, #4]
portTickType xTimeNow;
PRIVILEGED_DATA static portTickType xLastTime = ( portTickType ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8004d74:	f7fe fc4e 	bl	8003614 <xTaskGetTickCount>
 8004d78:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8004d7a:	4b0c      	ldr	r3, [pc, #48]	; (8004dac <prvSampleTimeNow+0x40>)
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	68fa      	ldr	r2, [r7, #12]
 8004d80:	429a      	cmp	r2, r3
 8004d82:	d208      	bcs.n	8004d96 <prvSampleTimeNow+0x2a>
	{
		prvSwitchTimerLists( xLastTime );
 8004d84:	4b09      	ldr	r3, [pc, #36]	; (8004dac <prvSampleTimeNow+0x40>)
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	4618      	mov	r0, r3
 8004d8a:	f000 f8cb 	bl	8004f24 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	2201      	movs	r2, #1
 8004d92:	601a      	str	r2, [r3, #0]
 8004d94:	e002      	b.n	8004d9c <prvSampleTimeNow+0x30>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	2200      	movs	r2, #0
 8004d9a:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8004d9c:	4b03      	ldr	r3, [pc, #12]	; (8004dac <prvSampleTimeNow+0x40>)
 8004d9e:	68fa      	ldr	r2, [r7, #12]
 8004da0:	601a      	str	r2, [r3, #0]

	return xTimeNow;
 8004da2:	68fb      	ldr	r3, [r7, #12]
}
 8004da4:	4618      	mov	r0, r3
 8004da6:	3710      	adds	r7, #16
 8004da8:	46bd      	mov	sp, r7
 8004daa:	bd80      	pop	{r7, pc}
 8004dac:	200005d0 	.word	0x200005d0

08004db0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
 8004db0:	b580      	push	{r7, lr}
 8004db2:	b086      	sub	sp, #24
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	60f8      	str	r0, [r7, #12]
 8004db8:	60b9      	str	r1, [r7, #8]
 8004dba:	607a      	str	r2, [r7, #4]
 8004dbc:	603b      	str	r3, [r7, #0]
portBASE_TYPE xProcessTimerNow = pdFALSE;
 8004dbe:	2300      	movs	r3, #0
 8004dc0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	68ba      	ldr	r2, [r7, #8]
 8004dc6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	68fa      	ldr	r2, [r7, #12]
 8004dcc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8004dce:	68ba      	ldr	r2, [r7, #8]
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	429a      	cmp	r2, r3
 8004dd4:	d812      	bhi.n	8004dfc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
 8004dd6:	687a      	ldr	r2, [r7, #4]
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	1ad2      	subs	r2, r2, r3
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	699b      	ldr	r3, [r3, #24]
 8004de0:	429a      	cmp	r2, r3
 8004de2:	d302      	bcc.n	8004dea <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8004de4:	2301      	movs	r3, #1
 8004de6:	617b      	str	r3, [r7, #20]
 8004de8:	e01b      	b.n	8004e22 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004dea:	4b10      	ldr	r3, [pc, #64]	; (8004e2c <prvInsertTimerInActiveList+0x7c>)
 8004dec:	681a      	ldr	r2, [r3, #0]
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	3304      	adds	r3, #4
 8004df2:	4610      	mov	r0, r2
 8004df4:	4619      	mov	r1, r3
 8004df6:	f7ff fcb5 	bl	8004764 <vListInsert>
 8004dfa:	e012      	b.n	8004e22 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004dfc:	687a      	ldr	r2, [r7, #4]
 8004dfe:	683b      	ldr	r3, [r7, #0]
 8004e00:	429a      	cmp	r2, r3
 8004e02:	d206      	bcs.n	8004e12 <prvInsertTimerInActiveList+0x62>
 8004e04:	68ba      	ldr	r2, [r7, #8]
 8004e06:	683b      	ldr	r3, [r7, #0]
 8004e08:	429a      	cmp	r2, r3
 8004e0a:	d302      	bcc.n	8004e12 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8004e0c:	2301      	movs	r3, #1
 8004e0e:	617b      	str	r3, [r7, #20]
 8004e10:	e007      	b.n	8004e22 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004e12:	4b07      	ldr	r3, [pc, #28]	; (8004e30 <prvInsertTimerInActiveList+0x80>)
 8004e14:	681a      	ldr	r2, [r3, #0]
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	3304      	adds	r3, #4
 8004e1a:	4610      	mov	r0, r2
 8004e1c:	4619      	mov	r1, r3
 8004e1e:	f7ff fca1 	bl	8004764 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8004e22:	697b      	ldr	r3, [r7, #20]
}
 8004e24:	4618      	mov	r0, r3
 8004e26:	3718      	adds	r7, #24
 8004e28:	46bd      	mov	sp, r7
 8004e2a:	bd80      	pop	{r7, pc}
 8004e2c:	200005c8 	.word	0x200005c8
 8004e30:	200005c4 	.word	0x200005c4

08004e34 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8004e34:	b580      	push	{r7, lr}
 8004e36:	b08a      	sub	sp, #40	; 0x28
 8004e38:	af02      	add	r7, sp, #8
xTIMER_MESSAGE xMessage;
xTIMER *pxTimer;
portBASE_TYPE xTimerListsWereSwitched, xResult;
portTickType xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004e3a:	e060      	b.n	8004efe <prvProcessReceivedCommands+0xca>
	{
		pxTimer = xMessage.pxTimer;
 8004e3c:	693b      	ldr	r3, [r7, #16]
 8004e3e:	61fb      	str	r3, [r7, #28]

		if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 8004e40:	69fb      	ldr	r3, [r7, #28]
 8004e42:	695b      	ldr	r3, [r3, #20]
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d004      	beq.n	8004e52 <prvProcessReceivedCommands+0x1e>
		{
			/* The timer is in a list, remove it. */
			( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004e48:	69fb      	ldr	r3, [r7, #28]
 8004e4a:	3304      	adds	r3, #4
 8004e4c:	4618      	mov	r0, r3
 8004e4e:	f7ff fcc1 	bl	80047d4 <uxListRemove>
		it must be present in the function call.  prvSampleTimeNow() must be 
		called after the message is received from xTimerQueue so there is no 
		possibility of a higher priority task adding a message to the message
		queue with a time that is ahead of the timer daemon task (because it
		pre-empted the timer daemon task after the xTimeNow value was set). */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004e52:	1d3b      	adds	r3, r7, #4
 8004e54:	4618      	mov	r0, r3
 8004e56:	f7ff ff89 	bl	8004d6c <prvSampleTimeNow>
 8004e5a:	61b8      	str	r0, [r7, #24]

		switch( xMessage.xMessageID )
 8004e5c:	68bb      	ldr	r3, [r7, #8]
 8004e5e:	2b03      	cmp	r3, #3
 8004e60:	d84c      	bhi.n	8004efc <prvProcessReceivedCommands+0xc8>
 8004e62:	a201      	add	r2, pc, #4	; (adr r2, 8004e68 <prvProcessReceivedCommands+0x34>)
 8004e64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e68:	08004e79 	.word	0x08004e79
 8004e6c:	08004efd 	.word	0x08004efd
 8004e70:	08004ecb 	.word	0x08004ecb
 8004e74:	08004ef5 	.word	0x08004ef5
		{
			case tmrCOMMAND_START :
				/* Start or restart a timer. */
				if( prvInsertTimerInActiveList( pxTimer,  xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.xMessageValue ) == pdTRUE )
 8004e78:	68fa      	ldr	r2, [r7, #12]
 8004e7a:	69fb      	ldr	r3, [r7, #28]
 8004e7c:	699b      	ldr	r3, [r3, #24]
 8004e7e:	441a      	add	r2, r3
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	69f8      	ldr	r0, [r7, #28]
 8004e84:	4611      	mov	r1, r2
 8004e86:	69ba      	ldr	r2, [r7, #24]
 8004e88:	f7ff ff92 	bl	8004db0 <prvInsertTimerInActiveList>
 8004e8c:	4603      	mov	r3, r0
 8004e8e:	2b01      	cmp	r3, #1
 8004e90:	d11a      	bne.n	8004ec8 <prvProcessReceivedCommands+0x94>
				{
					/* The timer expired before it was added to the active timer
					list.  Process it now. */
					pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
 8004e92:	69fb      	ldr	r3, [r7, #28]
 8004e94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e96:	69f8      	ldr	r0, [r7, #28]
 8004e98:	4798      	blx	r3

					if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
 8004e9a:	69fb      	ldr	r3, [r7, #28]
 8004e9c:	69db      	ldr	r3, [r3, #28]
 8004e9e:	2b01      	cmp	r3, #1
 8004ea0:	d112      	bne.n	8004ec8 <prvProcessReceivedCommands+0x94>
					{
						xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004ea2:	68fa      	ldr	r2, [r7, #12]
 8004ea4:	69fb      	ldr	r3, [r7, #28]
 8004ea6:	699b      	ldr	r3, [r3, #24]
 8004ea8:	4413      	add	r3, r2
 8004eaa:	2200      	movs	r2, #0
 8004eac:	9200      	str	r2, [sp, #0]
 8004eae:	69f8      	ldr	r0, [r7, #28]
 8004eb0:	2100      	movs	r1, #0
 8004eb2:	461a      	mov	r2, r3
 8004eb4:	2300      	movs	r3, #0
 8004eb6:	f7ff fe6f 	bl	8004b98 <xTimerGenericCommand>
 8004eba:	6178      	str	r0, [r7, #20]
						configASSERT( xResult );
 8004ebc:	697b      	ldr	r3, [r7, #20]
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d102      	bne.n	8004ec8 <prvProcessReceivedCommands+0x94>
 8004ec2:	f7ff fda3 	bl	8004a0c <ulPortSetInterruptMask>
 8004ec6:	e7fe      	b.n	8004ec6 <prvProcessReceivedCommands+0x92>
						( void ) xResult;
					}
				}
				break;
 8004ec8:	e019      	b.n	8004efe <prvProcessReceivedCommands+0xca>
				/* The timer has already been removed from the active list.
				There is nothing to do here. */
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
 8004eca:	68fa      	ldr	r2, [r7, #12]
 8004ecc:	69fb      	ldr	r3, [r7, #28]
 8004ece:	619a      	str	r2, [r3, #24]
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004ed0:	69fb      	ldr	r3, [r7, #28]
 8004ed2:	699b      	ldr	r3, [r3, #24]
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d102      	bne.n	8004ede <prvProcessReceivedCommands+0xaa>
 8004ed8:	f7ff fd98 	bl	8004a0c <ulPortSetInterruptMask>
 8004edc:	e7fe      	b.n	8004edc <prvProcessReceivedCommands+0xa8>
				longer or shorter than the old one.  The command time is 
				therefore set to the current time, and as the period cannot be
				zero the next expiry time can only be in the future, meaning
				(unlike for the xTimerStart() case above) there is no fail case
				that needs to be handled here. */
				( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004ede:	69fb      	ldr	r3, [r7, #28]
 8004ee0:	699a      	ldr	r2, [r3, #24]
 8004ee2:	69bb      	ldr	r3, [r7, #24]
 8004ee4:	4413      	add	r3, r2
 8004ee6:	69f8      	ldr	r0, [r7, #28]
 8004ee8:	4619      	mov	r1, r3
 8004eea:	69ba      	ldr	r2, [r7, #24]
 8004eec:	69bb      	ldr	r3, [r7, #24]
 8004eee:	f7ff ff5f 	bl	8004db0 <prvInsertTimerInActiveList>
				break;
 8004ef2:	e004      	b.n	8004efe <prvProcessReceivedCommands+0xca>

			case tmrCOMMAND_DELETE :
				/* The timer has already been removed from the active list,
				just free up the memory. */
				vPortFree( pxTimer );
 8004ef4:	69f8      	ldr	r0, [r7, #28]
 8004ef6:	f000 fa97 	bl	8005428 <vPortFree>
				break;
 8004efa:	e000      	b.n	8004efe <prvProcessReceivedCommands+0xca>

			default	:
				/* Don't expect to get here. */
				break;
 8004efc:	bf00      	nop
xTIMER_MESSAGE xMessage;
xTIMER *pxTimer;
portBASE_TYPE xTimerListsWereSwitched, xResult;
portTickType xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004efe:	4b08      	ldr	r3, [pc, #32]	; (8004f20 <prvProcessReceivedCommands+0xec>)
 8004f00:	681a      	ldr	r2, [r3, #0]
 8004f02:	f107 0308 	add.w	r3, r7, #8
 8004f06:	4610      	mov	r0, r2
 8004f08:	4619      	mov	r1, r3
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	2300      	movs	r3, #0
 8004f0e:	f7ff f9d7 	bl	80042c0 <xQueueGenericReceive>
 8004f12:	4603      	mov	r3, r0
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d191      	bne.n	8004e3c <prvProcessReceivedCommands+0x8>
			default	:
				/* Don't expect to get here. */
				break;
		}
	}
}
 8004f18:	3720      	adds	r7, #32
 8004f1a:	46bd      	mov	sp, r7
 8004f1c:	bd80      	pop	{r7, pc}
 8004f1e:	bf00      	nop
 8004f20:	200005cc 	.word	0x200005cc

08004f24 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( portTickType xLastTime )
{
 8004f24:	b580      	push	{r7, lr}
 8004f26:	b08a      	sub	sp, #40	; 0x28
 8004f28:	af02      	add	r7, sp, #8
 8004f2a:	6078      	str	r0, [r7, #4]

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004f2c:	e03d      	b.n	8004faa <prvSwitchTimerLists+0x86>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004f2e:	4b28      	ldr	r3, [pc, #160]	; (8004fd0 <prvSwitchTimerLists+0xac>)
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	68db      	ldr	r3, [r3, #12]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	61fb      	str	r3, [r7, #28]

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004f38:	4b25      	ldr	r3, [pc, #148]	; (8004fd0 <prvSwitchTimerLists+0xac>)
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	68db      	ldr	r3, [r3, #12]
 8004f3e:	68db      	ldr	r3, [r3, #12]
 8004f40:	61bb      	str	r3, [r7, #24]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004f42:	69bb      	ldr	r3, [r7, #24]
 8004f44:	3304      	adds	r3, #4
 8004f46:	4618      	mov	r0, r3
 8004f48:	f7ff fc44 	bl	80047d4 <uxListRemove>

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
 8004f4c:	69bb      	ldr	r3, [r7, #24]
 8004f4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f50:	69b8      	ldr	r0, [r7, #24]
 8004f52:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
 8004f54:	69bb      	ldr	r3, [r7, #24]
 8004f56:	69db      	ldr	r3, [r3, #28]
 8004f58:	2b01      	cmp	r3, #1
 8004f5a:	d126      	bne.n	8004faa <prvSwitchTimerLists+0x86>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8004f5c:	69bb      	ldr	r3, [r7, #24]
 8004f5e:	699a      	ldr	r2, [r3, #24]
 8004f60:	69fb      	ldr	r3, [r7, #28]
 8004f62:	4413      	add	r3, r2
 8004f64:	617b      	str	r3, [r7, #20]
			if( xReloadTime > xNextExpireTime )
 8004f66:	697a      	ldr	r2, [r7, #20]
 8004f68:	69fb      	ldr	r3, [r7, #28]
 8004f6a:	429a      	cmp	r2, r3
 8004f6c:	d90e      	bls.n	8004f8c <prvSwitchTimerLists+0x68>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8004f6e:	69bb      	ldr	r3, [r7, #24]
 8004f70:	697a      	ldr	r2, [r7, #20]
 8004f72:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004f74:	69bb      	ldr	r3, [r7, #24]
 8004f76:	69ba      	ldr	r2, [r7, #24]
 8004f78:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004f7a:	4b15      	ldr	r3, [pc, #84]	; (8004fd0 <prvSwitchTimerLists+0xac>)
 8004f7c:	681a      	ldr	r2, [r3, #0]
 8004f7e:	69bb      	ldr	r3, [r7, #24]
 8004f80:	3304      	adds	r3, #4
 8004f82:	4610      	mov	r0, r2
 8004f84:	4619      	mov	r1, r3
 8004f86:	f7ff fbed 	bl	8004764 <vListInsert>
 8004f8a:	e00e      	b.n	8004faa <prvSwitchTimerLists+0x86>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	9300      	str	r3, [sp, #0]
 8004f90:	69b8      	ldr	r0, [r7, #24]
 8004f92:	2100      	movs	r1, #0
 8004f94:	69fa      	ldr	r2, [r7, #28]
 8004f96:	2300      	movs	r3, #0
 8004f98:	f7ff fdfe 	bl	8004b98 <xTimerGenericCommand>
 8004f9c:	6138      	str	r0, [r7, #16]
				configASSERT( xResult );
 8004f9e:	693b      	ldr	r3, [r7, #16]
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d102      	bne.n	8004faa <prvSwitchTimerLists+0x86>
 8004fa4:	f7ff fd32 	bl	8004a0c <ulPortSetInterruptMask>
 8004fa8:	e7fe      	b.n	8004fa8 <prvSwitchTimerLists+0x84>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004faa:	4b09      	ldr	r3, [pc, #36]	; (8004fd0 <prvSwitchTimerLists+0xac>)
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d1bc      	bne.n	8004f2e <prvSwitchTimerLists+0xa>
				( void ) xResult;
			}
		}
	}

	pxTemp = pxCurrentTimerList;
 8004fb4:	4b06      	ldr	r3, [pc, #24]	; (8004fd0 <prvSwitchTimerLists+0xac>)
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	60fb      	str	r3, [r7, #12]
	pxCurrentTimerList = pxOverflowTimerList;
 8004fba:	4b06      	ldr	r3, [pc, #24]	; (8004fd4 <prvSwitchTimerLists+0xb0>)
 8004fbc:	681a      	ldr	r2, [r3, #0]
 8004fbe:	4b04      	ldr	r3, [pc, #16]	; (8004fd0 <prvSwitchTimerLists+0xac>)
 8004fc0:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
 8004fc2:	4b04      	ldr	r3, [pc, #16]	; (8004fd4 <prvSwitchTimerLists+0xb0>)
 8004fc4:	68fa      	ldr	r2, [r7, #12]
 8004fc6:	601a      	str	r2, [r3, #0]
}
 8004fc8:	3720      	adds	r7, #32
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	bd80      	pop	{r7, pc}
 8004fce:	bf00      	nop
 8004fd0:	200005c4 	.word	0x200005c4
 8004fd4:	200005c8 	.word	0x200005c8

08004fd8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8004fd8:	b580      	push	{r7, lr}
 8004fda:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8004fdc:	f7ff fcf4 	bl	80049c8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8004fe0:	4b0d      	ldr	r3, [pc, #52]	; (8005018 <prvCheckForValidListAndQueue+0x40>)
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d113      	bne.n	8005010 <prvCheckForValidListAndQueue+0x38>
		{
			vListInitialise( &xActiveTimerList1 );
 8004fe8:	480c      	ldr	r0, [pc, #48]	; (800501c <prvCheckForValidListAndQueue+0x44>)
 8004fea:	f7ff fb6b 	bl	80046c4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004fee:	480c      	ldr	r0, [pc, #48]	; (8005020 <prvCheckForValidListAndQueue+0x48>)
 8004ff0:	f7ff fb68 	bl	80046c4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8004ff4:	4b0b      	ldr	r3, [pc, #44]	; (8005024 <prvCheckForValidListAndQueue+0x4c>)
 8004ff6:	4a09      	ldr	r2, [pc, #36]	; (800501c <prvCheckForValidListAndQueue+0x44>)
 8004ff8:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004ffa:	4b0b      	ldr	r3, [pc, #44]	; (8005028 <prvCheckForValidListAndQueue+0x50>)
 8004ffc:	4a08      	ldr	r2, [pc, #32]	; (8005020 <prvCheckForValidListAndQueue+0x48>)
 8004ffe:	601a      	str	r2, [r3, #0]
			xTimerQueue = xQueueCreate( ( unsigned portBASE_TYPE ) configTIMER_QUEUE_LENGTH, sizeof( xTIMER_MESSAGE ) );
 8005000:	200a      	movs	r0, #10
 8005002:	210c      	movs	r1, #12
 8005004:	2200      	movs	r2, #0
 8005006:	f7fe ffff 	bl	8004008 <xQueueGenericCreate>
 800500a:	4602      	mov	r2, r0
 800500c:	4b02      	ldr	r3, [pc, #8]	; (8005018 <prvCheckForValidListAndQueue+0x40>)
 800500e:	601a      	str	r2, [r3, #0]
		}
	}
	taskEXIT_CRITICAL();
 8005010:	f7ff fcea 	bl	80049e8 <vPortExitCritical>
}
 8005014:	bd80      	pop	{r7, pc}
 8005016:	bf00      	nop
 8005018:	200005cc 	.word	0x200005cc
 800501c:	2000059c 	.word	0x2000059c
 8005020:	200005b0 	.word	0x200005b0
 8005024:	200005c4 	.word	0x200005c4
 8005028:	200005c8 	.word	0x200005c8

0800502c <FreeRTOS_CLIRegisterCommand>:
static int8_t cOutputBuffer[ configCOMMAND_INT_MAX_OUTPUT_SIZE ];

/*-----------------------------------------------------------*/

portBASE_TYPE FreeRTOS_CLIRegisterCommand( const CLI_Command_Definition_t * const pxCommandToRegister )
{
 800502c:	b580      	push	{r7, lr}
 800502e:	b084      	sub	sp, #16
 8005030:	af00      	add	r7, sp, #0
 8005032:	6078      	str	r0, [r7, #4]
static CLI_Definition_List_Item_t *pxLastCommandInList = &xRegisteredCommands;
CLI_Definition_List_Item_t *pxNewListItem;
portBASE_TYPE xReturn = pdFAIL;
 8005034:	2300      	movs	r3, #0
 8005036:	60fb      	str	r3, [r7, #12]

	/* Check the parameter is not NULL. */
	configASSERT( pxCommandToRegister );
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2b00      	cmp	r3, #0
 800503c:	d102      	bne.n	8005044 <FreeRTOS_CLIRegisterCommand+0x18>
 800503e:	f7ff fce5 	bl	8004a0c <ulPortSetInterruptMask>
 8005042:	e7fe      	b.n	8005042 <FreeRTOS_CLIRegisterCommand+0x16>

	/* Create a new list item that will reference the command being registered. */
	pxNewListItem = ( CLI_Definition_List_Item_t * ) pvPortMalloc( sizeof( CLI_Definition_List_Item_t ) );
 8005044:	2008      	movs	r0, #8
 8005046:	f000 f963 	bl	8005310 <pvPortMalloc>
 800504a:	60b8      	str	r0, [r7, #8]
	configASSERT( pxNewListItem );
 800504c:	68bb      	ldr	r3, [r7, #8]
 800504e:	2b00      	cmp	r3, #0
 8005050:	d102      	bne.n	8005058 <FreeRTOS_CLIRegisterCommand+0x2c>
 8005052:	f7ff fcdb 	bl	8004a0c <ulPortSetInterruptMask>
 8005056:	e7fe      	b.n	8005056 <FreeRTOS_CLIRegisterCommand+0x2a>

	if( pxNewListItem != NULL )
 8005058:	68bb      	ldr	r3, [r7, #8]
 800505a:	2b00      	cmp	r3, #0
 800505c:	d012      	beq.n	8005084 <FreeRTOS_CLIRegisterCommand+0x58>
	{
		taskENTER_CRITICAL();
 800505e:	f7ff fcb3 	bl	80049c8 <vPortEnterCritical>
		{
			/* Reference the command being registered from the newly created
			list item. */
			pxNewListItem->pxCommandLineDefinition = pxCommandToRegister;
 8005062:	68bb      	ldr	r3, [r7, #8]
 8005064:	687a      	ldr	r2, [r7, #4]
 8005066:	601a      	str	r2, [r3, #0]

			/* The new list item will get added to the end of the list, so
			pxNext has nowhere to point. */
			pxNewListItem->pxNext = NULL;
 8005068:	68bb      	ldr	r3, [r7, #8]
 800506a:	2200      	movs	r2, #0
 800506c:	605a      	str	r2, [r3, #4]

			/* Add the newly created list item to the end of the already existing
			list. */
			pxLastCommandInList->pxNext = pxNewListItem;
 800506e:	4b08      	ldr	r3, [pc, #32]	; (8005090 <FreeRTOS_CLIRegisterCommand+0x64>)
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	68ba      	ldr	r2, [r7, #8]
 8005074:	605a      	str	r2, [r3, #4]

			/* Set the end of list marker to the new list item. */
			pxLastCommandInList = pxNewListItem;
 8005076:	4b06      	ldr	r3, [pc, #24]	; (8005090 <FreeRTOS_CLIRegisterCommand+0x64>)
 8005078:	68ba      	ldr	r2, [r7, #8]
 800507a:	601a      	str	r2, [r3, #0]
		}
		taskEXIT_CRITICAL();
 800507c:	f7ff fcb4 	bl	80049e8 <vPortExitCritical>

		xReturn = pdPASS;
 8005080:	2301      	movs	r3, #1
 8005082:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 8005084:	68fb      	ldr	r3, [r7, #12]
}
 8005086:	4618      	mov	r0, r3
 8005088:	3710      	adds	r7, #16
 800508a:	46bd      	mov	sp, r7
 800508c:	bd80      	pop	{r7, pc}
 800508e:	bf00      	nop
 8005090:	20000018 	.word	0x20000018

08005094 <FreeRTOS_CLIProcessCommand>:
/*-----------------------------------------------------------*/

portBASE_TYPE FreeRTOS_CLIProcessCommand( const int8_t * const pcCommandInput, int8_t * pcWriteBuffer, size_t xWriteBufferLen  )
{
 8005094:	b580      	push	{r7, lr}
 8005096:	b088      	sub	sp, #32
 8005098:	af00      	add	r7, sp, #0
 800509a:	60f8      	str	r0, [r7, #12]
 800509c:	60b9      	str	r1, [r7, #8]
 800509e:	607a      	str	r2, [r7, #4]
static const CLI_Definition_List_Item_t *pxCommand = NULL;
portBASE_TYPE xReturn = pdTRUE;
 80050a0:	2301      	movs	r3, #1
 80050a2:	61fb      	str	r3, [r7, #28]
size_t xCommandStringLength;

	/* Note:  This function is not re-entrant.  It must not be called from more
	thank one task. */

	if( pxCommand == NULL )
 80050a4:	4b3a      	ldr	r3, [pc, #232]	; (8005190 <FreeRTOS_CLIProcessCommand+0xfc>)
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d141      	bne.n	8005130 <FreeRTOS_CLIProcessCommand+0x9c>
	{
		/* Search for the command string in the list of registered commands. */
		for( pxCommand = &xRegisteredCommands; pxCommand != NULL; pxCommand = pxCommand->pxNext )
 80050ac:	4b38      	ldr	r3, [pc, #224]	; (8005190 <FreeRTOS_CLIProcessCommand+0xfc>)
 80050ae:	4a39      	ldr	r2, [pc, #228]	; (8005194 <FreeRTOS_CLIProcessCommand+0x100>)
 80050b0:	601a      	str	r2, [r3, #0]
 80050b2:	e039      	b.n	8005128 <FreeRTOS_CLIProcessCommand+0x94>
		{
			pcRegisteredCommandString = pxCommand->pxCommandLineDefinition->pcCommand;
 80050b4:	4b36      	ldr	r3, [pc, #216]	; (8005190 <FreeRTOS_CLIProcessCommand+0xfc>)
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	61bb      	str	r3, [r7, #24]
			xCommandStringLength = strlen( ( const char * ) pcRegisteredCommandString );
 80050be:	69b8      	ldr	r0, [r7, #24]
 80050c0:	f002 fe98 	bl	8007df4 <strlen>
 80050c4:	6178      	str	r0, [r7, #20]

			/* To ensure the string lengths match exactly, so as not to pick up
			a sub-string of a longer command, check the byte after the expected
			end of the string is either the end of the string or a space before
			a parameter. */
			if( ( pcCommandInput[ xCommandStringLength ] == ' ' ) || ( pcCommandInput[ xCommandStringLength ] == 0x00 ) )
 80050c6:	68fa      	ldr	r2, [r7, #12]
 80050c8:	697b      	ldr	r3, [r7, #20]
 80050ca:	4413      	add	r3, r2
 80050cc:	781b      	ldrb	r3, [r3, #0]
 80050ce:	b25b      	sxtb	r3, r3
 80050d0:	2b20      	cmp	r3, #32
 80050d2:	d005      	beq.n	80050e0 <FreeRTOS_CLIProcessCommand+0x4c>
 80050d4:	68fa      	ldr	r2, [r7, #12]
 80050d6:	697b      	ldr	r3, [r7, #20]
 80050d8:	4413      	add	r3, r2
 80050da:	781b      	ldrb	r3, [r3, #0]
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d11e      	bne.n	800511e <FreeRTOS_CLIProcessCommand+0x8a>
			{
				if( strncmp( ( const char * ) pcCommandInput, ( const char * ) pcRegisteredCommandString, xCommandStringLength ) == 0 )
 80050e0:	68f8      	ldr	r0, [r7, #12]
 80050e2:	69b9      	ldr	r1, [r7, #24]
 80050e4:	697a      	ldr	r2, [r7, #20]
 80050e6:	f002 feb5 	bl	8007e54 <strncmp>
 80050ea:	4603      	mov	r3, r0
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d116      	bne.n	800511e <FreeRTOS_CLIProcessCommand+0x8a>
				{
					/* The command has been found.  Check it has the expected
					number of parameters.  If cExpectedNumberOfParameters is -1,
					then there could be a variable number of parameters and no
					check is made. */
					if( pxCommand->pxCommandLineDefinition->cExpectedNumberOfParameters >= 0 )
 80050f0:	4b27      	ldr	r3, [pc, #156]	; (8005190 <FreeRTOS_CLIProcessCommand+0xfc>)
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	7b1b      	ldrb	r3, [r3, #12]
 80050f8:	b25b      	sxtb	r3, r3
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	db0e      	blt.n	800511c <FreeRTOS_CLIProcessCommand+0x88>
					{
						if( prvGetNumberOfParameters( pcCommandInput ) != pxCommand->pxCommandLineDefinition->cExpectedNumberOfParameters )
 80050fe:	68f8      	ldr	r0, [r7, #12]
 8005100:	f000 f8d8 	bl	80052b4 <prvGetNumberOfParameters>
 8005104:	4603      	mov	r3, r0
 8005106:	461a      	mov	r2, r3
 8005108:	4b21      	ldr	r3, [pc, #132]	; (8005190 <FreeRTOS_CLIProcessCommand+0xfc>)
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	7b1b      	ldrb	r3, [r3, #12]
 8005110:	b25b      	sxtb	r3, r3
 8005112:	429a      	cmp	r2, r3
 8005114:	d002      	beq.n	800511c <FreeRTOS_CLIProcessCommand+0x88>
						{
							xReturn = pdFALSE;
 8005116:	2300      	movs	r3, #0
 8005118:	61fb      	str	r3, [r7, #28]
						}
					}

					break;
 800511a:	e009      	b.n	8005130 <FreeRTOS_CLIProcessCommand+0x9c>
 800511c:	e008      	b.n	8005130 <FreeRTOS_CLIProcessCommand+0x9c>
	thank one task. */

	if( pxCommand == NULL )
	{
		/* Search for the command string in the list of registered commands. */
		for( pxCommand = &xRegisteredCommands; pxCommand != NULL; pxCommand = pxCommand->pxNext )
 800511e:	4b1c      	ldr	r3, [pc, #112]	; (8005190 <FreeRTOS_CLIProcessCommand+0xfc>)
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	685a      	ldr	r2, [r3, #4]
 8005124:	4b1a      	ldr	r3, [pc, #104]	; (8005190 <FreeRTOS_CLIProcessCommand+0xfc>)
 8005126:	601a      	str	r2, [r3, #0]
 8005128:	4b19      	ldr	r3, [pc, #100]	; (8005190 <FreeRTOS_CLIProcessCommand+0xfc>)
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	2b00      	cmp	r3, #0
 800512e:	d1c1      	bne.n	80050b4 <FreeRTOS_CLIProcessCommand+0x20>
				}
			}
		}
	}

	if( ( pxCommand != NULL ) && ( xReturn == pdFALSE ) )
 8005130:	4b17      	ldr	r3, [pc, #92]	; (8005190 <FreeRTOS_CLIProcessCommand+0xfc>)
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	2b00      	cmp	r3, #0
 8005136:	d00b      	beq.n	8005150 <FreeRTOS_CLIProcessCommand+0xbc>
 8005138:	69fb      	ldr	r3, [r7, #28]
 800513a:	2b00      	cmp	r3, #0
 800513c:	d108      	bne.n	8005150 <FreeRTOS_CLIProcessCommand+0xbc>
	{
		/* The command was found, but the number of parameters with the command
		was incorrect. */
		strncpy( ( char * ) pcWriteBuffer, "Incorrect command parameter(s).  Enter \"help\" to view a list of available commands.\r\n\r\n", xWriteBufferLen );
 800513e:	68b8      	ldr	r0, [r7, #8]
 8005140:	4915      	ldr	r1, [pc, #84]	; (8005198 <FreeRTOS_CLIProcessCommand+0x104>)
 8005142:	687a      	ldr	r2, [r7, #4]
 8005144:	f002 fee0 	bl	8007f08 <strncpy>
		pxCommand = NULL;
 8005148:	4b11      	ldr	r3, [pc, #68]	; (8005190 <FreeRTOS_CLIProcessCommand+0xfc>)
 800514a:	2200      	movs	r2, #0
 800514c:	601a      	str	r2, [r3, #0]
 800514e:	e01a      	b.n	8005186 <FreeRTOS_CLIProcessCommand+0xf2>
	}
	else if( pxCommand != NULL )
 8005150:	4b0f      	ldr	r3, [pc, #60]	; (8005190 <FreeRTOS_CLIProcessCommand+0xfc>)
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	2b00      	cmp	r3, #0
 8005156:	d00f      	beq.n	8005178 <FreeRTOS_CLIProcessCommand+0xe4>
	{
		/* Call the callback function that is registered to this command. */
		xReturn = pxCommand->pxCommandLineDefinition->pxCommandInterpreter( pcWriteBuffer, xWriteBufferLen, pcCommandInput );
 8005158:	4b0d      	ldr	r3, [pc, #52]	; (8005190 <FreeRTOS_CLIProcessCommand+0xfc>)
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	689b      	ldr	r3, [r3, #8]
 8005160:	68b8      	ldr	r0, [r7, #8]
 8005162:	6879      	ldr	r1, [r7, #4]
 8005164:	68fa      	ldr	r2, [r7, #12]
 8005166:	4798      	blx	r3
 8005168:	61f8      	str	r0, [r7, #28]

		/* If xReturn is pdFALSE, then no further strings will be returned
		after this one, and	pxCommand can be reset to NULL ready to search
		for the next entered command. */
		if( xReturn == pdFALSE )
 800516a:	69fb      	ldr	r3, [r7, #28]
 800516c:	2b00      	cmp	r3, #0
 800516e:	d10a      	bne.n	8005186 <FreeRTOS_CLIProcessCommand+0xf2>
		{
			pxCommand = NULL;
 8005170:	4b07      	ldr	r3, [pc, #28]	; (8005190 <FreeRTOS_CLIProcessCommand+0xfc>)
 8005172:	2200      	movs	r2, #0
 8005174:	601a      	str	r2, [r3, #0]
 8005176:	e006      	b.n	8005186 <FreeRTOS_CLIProcessCommand+0xf2>
		}
	}
	else
	{
		/* pxCommand was NULL, the command was not found. */
		strncpy( ( char * ) pcWriteBuffer, ( const char * const ) "Command not recognised.  Enter 'help' to view a list of available commands.\r\n\r\n", xWriteBufferLen );
 8005178:	68b8      	ldr	r0, [r7, #8]
 800517a:	4908      	ldr	r1, [pc, #32]	; (800519c <FreeRTOS_CLIProcessCommand+0x108>)
 800517c:	687a      	ldr	r2, [r7, #4]
 800517e:	f002 fec3 	bl	8007f08 <strncpy>
		xReturn = pdFALSE;
 8005182:	2300      	movs	r3, #0
 8005184:	61fb      	str	r3, [r7, #28]
	}

	return xReturn;
 8005186:	69fb      	ldr	r3, [r7, #28]
}
 8005188:	4618      	mov	r0, r3
 800518a:	3720      	adds	r7, #32
 800518c:	46bd      	mov	sp, r7
 800518e:	bd80      	pop	{r7, pc}
 8005190:	200005d4 	.word	0x200005d4
 8005194:	20000010 	.word	0x20000010
 8005198:	080083fc 	.word	0x080083fc
 800519c:	08008454 	.word	0x08008454

080051a0 <FreeRTOS_CLIGetParameter>:
	return cOutputBuffer;
}
/*-----------------------------------------------------------*/

const int8_t *FreeRTOS_CLIGetParameter( const int8_t *pcCommandString, unsigned portBASE_TYPE uxWantedParameter, portBASE_TYPE *pxParameterStringLength )
{
 80051a0:	b480      	push	{r7}
 80051a2:	b087      	sub	sp, #28
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	60f8      	str	r0, [r7, #12]
 80051a8:	60b9      	str	r1, [r7, #8]
 80051aa:	607a      	str	r2, [r7, #4]
unsigned portBASE_TYPE uxParametersFound = 0;
 80051ac:	2300      	movs	r3, #0
 80051ae:	617b      	str	r3, [r7, #20]
const int8_t *pcReturn = NULL;
 80051b0:	2300      	movs	r3, #0
 80051b2:	613b      	str	r3, [r7, #16]

	*pxParameterStringLength = 0;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	2200      	movs	r2, #0
 80051b8:	601a      	str	r2, [r3, #0]

	while( uxParametersFound < uxWantedParameter )
 80051ba:	e041      	b.n	8005240 <FreeRTOS_CLIGetParameter+0xa0>
	{
		/* Index the character pointer past the current word.  If this is the start
		of the command string then the first word is the command itself. */
		while( ( ( *pcCommandString ) != 0x00 ) && ( ( *pcCommandString ) != ' ' ) )
 80051bc:	e002      	b.n	80051c4 <FreeRTOS_CLIGetParameter+0x24>
		{
			pcCommandString++;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	3301      	adds	r3, #1
 80051c2:	60fb      	str	r3, [r7, #12]

	while( uxParametersFound < uxWantedParameter )
	{
		/* Index the character pointer past the current word.  If this is the start
		of the command string then the first word is the command itself. */
		while( ( ( *pcCommandString ) != 0x00 ) && ( ( *pcCommandString ) != ' ' ) )
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	781b      	ldrb	r3, [r3, #0]
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d004      	beq.n	80051d6 <FreeRTOS_CLIGetParameter+0x36>
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	781b      	ldrb	r3, [r3, #0]
 80051d0:	b25b      	sxtb	r3, r3
 80051d2:	2b20      	cmp	r3, #32
 80051d4:	d1f3      	bne.n	80051be <FreeRTOS_CLIGetParameter+0x1e>
		{
			pcCommandString++;
		}

		/* Find the start of the next string. */
		while( ( ( *pcCommandString ) != 0x00 ) && ( ( *pcCommandString ) == ' ' ) )
 80051d6:	e002      	b.n	80051de <FreeRTOS_CLIGetParameter+0x3e>
		{
			pcCommandString++;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	3301      	adds	r3, #1
 80051dc:	60fb      	str	r3, [r7, #12]
		{
			pcCommandString++;
		}

		/* Find the start of the next string. */
		while( ( ( *pcCommandString ) != 0x00 ) && ( ( *pcCommandString ) == ' ' ) )
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	781b      	ldrb	r3, [r3, #0]
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d004      	beq.n	80051f0 <FreeRTOS_CLIGetParameter+0x50>
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	781b      	ldrb	r3, [r3, #0]
 80051ea:	b25b      	sxtb	r3, r3
 80051ec:	2b20      	cmp	r3, #32
 80051ee:	d0f3      	beq.n	80051d8 <FreeRTOS_CLIGetParameter+0x38>
		{
			pcCommandString++;
		}

		/* Was a string found? */
		if( *pcCommandString != 0x00 )
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	781b      	ldrb	r3, [r3, #0]
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d022      	beq.n	800523e <FreeRTOS_CLIGetParameter+0x9e>
		{
			/* Is this the start of the required parameter? */
			uxParametersFound++;
 80051f8:	697b      	ldr	r3, [r7, #20]
 80051fa:	3301      	adds	r3, #1
 80051fc:	617b      	str	r3, [r7, #20]

			if( uxParametersFound == uxWantedParameter )
 80051fe:	697a      	ldr	r2, [r7, #20]
 8005200:	68bb      	ldr	r3, [r7, #8]
 8005202:	429a      	cmp	r2, r3
 8005204:	d11c      	bne.n	8005240 <FreeRTOS_CLIGetParameter+0xa0>
			{
				/* How long is the parameter? */
				pcReturn = pcCommandString;
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	613b      	str	r3, [r7, #16]
				while( ( ( *pcCommandString ) != 0x00 ) && ( ( *pcCommandString ) != ' ' ) )
 800520a:	e007      	b.n	800521c <FreeRTOS_CLIGetParameter+0x7c>
				{
					( *pxParameterStringLength )++;
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	1c5a      	adds	r2, r3, #1
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	601a      	str	r2, [r3, #0]
					pcCommandString++;
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	3301      	adds	r3, #1
 800521a:	60fb      	str	r3, [r7, #12]

			if( uxParametersFound == uxWantedParameter )
			{
				/* How long is the parameter? */
				pcReturn = pcCommandString;
				while( ( ( *pcCommandString ) != 0x00 ) && ( ( *pcCommandString ) != ' ' ) )
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	781b      	ldrb	r3, [r3, #0]
 8005220:	2b00      	cmp	r3, #0
 8005222:	d004      	beq.n	800522e <FreeRTOS_CLIGetParameter+0x8e>
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	781b      	ldrb	r3, [r3, #0]
 8005228:	b25b      	sxtb	r3, r3
 800522a:	2b20      	cmp	r3, #32
 800522c:	d1ee      	bne.n	800520c <FreeRTOS_CLIGetParameter+0x6c>
				{
					( *pxParameterStringLength )++;
					pcCommandString++;
				}

				if( *pxParameterStringLength == 0 )
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	2b00      	cmp	r3, #0
 8005234:	d102      	bne.n	800523c <FreeRTOS_CLIGetParameter+0x9c>
				{
					pcReturn = NULL;
 8005236:	2300      	movs	r3, #0
 8005238:	613b      	str	r3, [r7, #16]
				}

				break;
 800523a:	e005      	b.n	8005248 <FreeRTOS_CLIGetParameter+0xa8>
 800523c:	e004      	b.n	8005248 <FreeRTOS_CLIGetParameter+0xa8>
			}
		}
		else
		{
			break;
 800523e:	e003      	b.n	8005248 <FreeRTOS_CLIGetParameter+0xa8>
unsigned portBASE_TYPE uxParametersFound = 0;
const int8_t *pcReturn = NULL;

	*pxParameterStringLength = 0;

	while( uxParametersFound < uxWantedParameter )
 8005240:	697a      	ldr	r2, [r7, #20]
 8005242:	68bb      	ldr	r3, [r7, #8]
 8005244:	429a      	cmp	r2, r3
 8005246:	d3b9      	bcc.n	80051bc <FreeRTOS_CLIGetParameter+0x1c>
		{
			break;
		}
	}

	return pcReturn;
 8005248:	693b      	ldr	r3, [r7, #16]
}
 800524a:	4618      	mov	r0, r3
 800524c:	371c      	adds	r7, #28
 800524e:	46bd      	mov	sp, r7
 8005250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005254:	4770      	bx	lr
 8005256:	bf00      	nop

08005258 <prvHelpCommand>:
/*-----------------------------------------------------------*/

static portBASE_TYPE prvHelpCommand( int8_t *pcWriteBuffer, size_t xWriteBufferLen, const int8_t *pcCommandString )
{
 8005258:	b580      	push	{r7, lr}
 800525a:	b086      	sub	sp, #24
 800525c:	af00      	add	r7, sp, #0
 800525e:	60f8      	str	r0, [r7, #12]
 8005260:	60b9      	str	r1, [r7, #8]
 8005262:	607a      	str	r2, [r7, #4]
static const CLI_Definition_List_Item_t * pxCommand = NULL;
signed portBASE_TYPE xReturn;

	( void ) pcCommandString;

	if( pxCommand == NULL )
 8005264:	4b11      	ldr	r3, [pc, #68]	; (80052ac <prvHelpCommand+0x54>)
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	2b00      	cmp	r3, #0
 800526a:	d102      	bne.n	8005272 <prvHelpCommand+0x1a>
	{
		/* Reset the pxCommand pointer back to the start of the list. */
		pxCommand = &xRegisteredCommands;
 800526c:	4b0f      	ldr	r3, [pc, #60]	; (80052ac <prvHelpCommand+0x54>)
 800526e:	4a10      	ldr	r2, [pc, #64]	; (80052b0 <prvHelpCommand+0x58>)
 8005270:	601a      	str	r2, [r3, #0]
	}

	/* Return the next command help string, before moving the pointer on to
	the next command in the list. */
	strncpy( ( char * ) pcWriteBuffer, ( const char * ) pxCommand->pxCommandLineDefinition->pcHelpString, xWriteBufferLen );
 8005272:	4b0e      	ldr	r3, [pc, #56]	; (80052ac <prvHelpCommand+0x54>)
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	685b      	ldr	r3, [r3, #4]
 800527a:	68f8      	ldr	r0, [r7, #12]
 800527c:	4619      	mov	r1, r3
 800527e:	68ba      	ldr	r2, [r7, #8]
 8005280:	f002 fe42 	bl	8007f08 <strncpy>
	pxCommand = pxCommand->pxNext;
 8005284:	4b09      	ldr	r3, [pc, #36]	; (80052ac <prvHelpCommand+0x54>)
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	685a      	ldr	r2, [r3, #4]
 800528a:	4b08      	ldr	r3, [pc, #32]	; (80052ac <prvHelpCommand+0x54>)
 800528c:	601a      	str	r2, [r3, #0]

	if( pxCommand == NULL )
 800528e:	4b07      	ldr	r3, [pc, #28]	; (80052ac <prvHelpCommand+0x54>)
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	2b00      	cmp	r3, #0
 8005294:	d102      	bne.n	800529c <prvHelpCommand+0x44>
	{
		/* There are no more commands in the list, so there will be no more
		strings to return after this one and pdFALSE should be returned. */
		xReturn = pdFALSE;
 8005296:	2300      	movs	r3, #0
 8005298:	617b      	str	r3, [r7, #20]
 800529a:	e001      	b.n	80052a0 <prvHelpCommand+0x48>
	}
	else
	{
		xReturn = pdTRUE;
 800529c:	2301      	movs	r3, #1
 800529e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80052a0:	697b      	ldr	r3, [r7, #20]
}
 80052a2:	4618      	mov	r0, r3
 80052a4:	3718      	adds	r7, #24
 80052a6:	46bd      	mov	sp, r7
 80052a8:	bd80      	pop	{r7, pc}
 80052aa:	bf00      	nop
 80052ac:	200005d8 	.word	0x200005d8
 80052b0:	20000010 	.word	0x20000010

080052b4 <prvGetNumberOfParameters>:
/*-----------------------------------------------------------*/

static int8_t prvGetNumberOfParameters( const int8_t * pcCommandString )
{
 80052b4:	b480      	push	{r7}
 80052b6:	b085      	sub	sp, #20
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	6078      	str	r0, [r7, #4]
int8_t cParameters = 0;
 80052bc:	2300      	movs	r3, #0
 80052be:	73fb      	strb	r3, [r7, #15]
portBASE_TYPE xLastCharacterWasSpace = pdFALSE;
 80052c0:	2300      	movs	r3, #0
 80052c2:	60bb      	str	r3, [r7, #8]

	/* Count the number of space delimited words in pcCommandString. */
	while( *pcCommandString != 0x00 )
 80052c4:	e012      	b.n	80052ec <prvGetNumberOfParameters+0x38>
	{
		if( ( *pcCommandString ) == ' ' )
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	781b      	ldrb	r3, [r3, #0]
 80052ca:	b25b      	sxtb	r3, r3
 80052cc:	2b20      	cmp	r3, #32
 80052ce:	d108      	bne.n	80052e2 <prvGetNumberOfParameters+0x2e>
		{
			if( xLastCharacterWasSpace != pdTRUE )
 80052d0:	68bb      	ldr	r3, [r7, #8]
 80052d2:	2b01      	cmp	r3, #1
 80052d4:	d007      	beq.n	80052e6 <prvGetNumberOfParameters+0x32>
			{
				cParameters++;
 80052d6:	7bfb      	ldrb	r3, [r7, #15]
 80052d8:	3301      	adds	r3, #1
 80052da:	73fb      	strb	r3, [r7, #15]
				xLastCharacterWasSpace = pdTRUE;
 80052dc:	2301      	movs	r3, #1
 80052de:	60bb      	str	r3, [r7, #8]
 80052e0:	e001      	b.n	80052e6 <prvGetNumberOfParameters+0x32>
			}
		}
		else
		{
			xLastCharacterWasSpace = pdFALSE;
 80052e2:	2300      	movs	r3, #0
 80052e4:	60bb      	str	r3, [r7, #8]
		}

		pcCommandString++;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	3301      	adds	r3, #1
 80052ea:	607b      	str	r3, [r7, #4]
{
int8_t cParameters = 0;
portBASE_TYPE xLastCharacterWasSpace = pdFALSE;

	/* Count the number of space delimited words in pcCommandString. */
	while( *pcCommandString != 0x00 )
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	781b      	ldrb	r3, [r3, #0]
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d1e8      	bne.n	80052c6 <prvGetNumberOfParameters+0x12>
		pcCommandString++;
	}

	/* If the command string ended with spaces, then there will have been too
	many parameters counted. */
	if( xLastCharacterWasSpace == pdTRUE )
 80052f4:	68bb      	ldr	r3, [r7, #8]
 80052f6:	2b01      	cmp	r3, #1
 80052f8:	d102      	bne.n	8005300 <prvGetNumberOfParameters+0x4c>
	{
		cParameters--;
 80052fa:	7bfb      	ldrb	r3, [r7, #15]
 80052fc:	3b01      	subs	r3, #1
 80052fe:	73fb      	strb	r3, [r7, #15]
	}

	/* The value returned is one less than the number of space delimited words,
	as the first word should be the command itself. */
	return cParameters;
 8005300:	7bfb      	ldrb	r3, [r7, #15]
 8005302:	b25b      	sxtb	r3, r3
}
 8005304:	4618      	mov	r0, r3
 8005306:	3714      	adds	r7, #20
 8005308:	46bd      	mov	sp, r7
 800530a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800530e:	4770      	bx	lr

08005310 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005310:	b580      	push	{r7, lr}
 8005312:	b086      	sub	sp, #24
 8005314:	af00      	add	r7, sp, #0
 8005316:	6078      	str	r0, [r7, #4]
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005318:	2300      	movs	r3, #0
 800531a:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 800531c:	f7fe f8e6 	bl	80034ec <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005320:	4b3d      	ldr	r3, [pc, #244]	; (8005418 <pvPortMalloc+0x108>)
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	2b00      	cmp	r3, #0
 8005326:	d101      	bne.n	800532c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005328:	f000 f8c8 	bl	80054bc <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the xBlockLink structure 
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800532c:	4b3b      	ldr	r3, [pc, #236]	; (800541c <pvPortMalloc+0x10c>)
 800532e:	681a      	ldr	r2, [r3, #0]
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	4013      	ands	r3, r2
 8005334:	2b00      	cmp	r3, #0
 8005336:	d163      	bne.n	8005400 <pvPortMalloc+0xf0>
		{
			/* The wanted size is increased so it can contain a xBlockLink
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2b00      	cmp	r3, #0
 800533c:	d00d      	beq.n	800535a <pvPortMalloc+0x4a>
			{
				xWantedSize += heapSTRUCT_SIZE;
 800533e:	2308      	movs	r3, #8
 8005340:	687a      	ldr	r2, [r7, #4]
 8005342:	4413      	add	r3, r2
 8005344:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number 
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	f003 0307 	and.w	r3, r3, #7
 800534c:	2b00      	cmp	r3, #0
 800534e:	d004      	beq.n	800535a <pvPortMalloc+0x4a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	f023 0307 	bic.w	r3, r3, #7
 8005356:	3308      	adds	r3, #8
 8005358:	607b      	str	r3, [r7, #4]
				}
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	2b00      	cmp	r3, #0
 800535e:	d04f      	beq.n	8005400 <pvPortMalloc+0xf0>
 8005360:	4b2f      	ldr	r3, [pc, #188]	; (8005420 <pvPortMalloc+0x110>)
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	687a      	ldr	r2, [r7, #4]
 8005366:	429a      	cmp	r2, r3
 8005368:	d84a      	bhi.n	8005400 <pvPortMalloc+0xf0>
			{
				/* Traverse the list from the start	(lowest address) block until 
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800536a:	4b2e      	ldr	r3, [pc, #184]	; (8005424 <pvPortMalloc+0x114>)
 800536c:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 800536e:	4b2d      	ldr	r3, [pc, #180]	; (8005424 <pvPortMalloc+0x114>)
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005374:	e004      	b.n	8005380 <pvPortMalloc+0x70>
				{
					pxPreviousBlock = pxBlock;
 8005376:	697b      	ldr	r3, [r7, #20]
 8005378:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 800537a:	697b      	ldr	r3, [r7, #20]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	617b      	str	r3, [r7, #20]
			{
				/* Traverse the list from the start	(lowest address) block until 
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
				pxBlock = xStart.pxNextFreeBlock;
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005380:	697b      	ldr	r3, [r7, #20]
 8005382:	685a      	ldr	r2, [r3, #4]
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	429a      	cmp	r2, r3
 8005388:	d203      	bcs.n	8005392 <pvPortMalloc+0x82>
 800538a:	697b      	ldr	r3, [r7, #20]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	2b00      	cmp	r3, #0
 8005390:	d1f1      	bne.n	8005376 <pvPortMalloc+0x66>
					pxBlock = pxBlock->pxNextFreeBlock;
				}

				/* If the end marker was reached then a block of adequate size 
				was	not found. */
				if( pxBlock != pxEnd )
 8005392:	4b21      	ldr	r3, [pc, #132]	; (8005418 <pvPortMalloc+0x108>)
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	697a      	ldr	r2, [r7, #20]
 8005398:	429a      	cmp	r2, r3
 800539a:	d031      	beq.n	8005400 <pvPortMalloc+0xf0>
				{
					/* Return the memory space pointed to - jumping over the 
					xBlockLink structure at its start. */
					pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
 800539c:	693b      	ldr	r3, [r7, #16]
 800539e:	681a      	ldr	r2, [r3, #0]
 80053a0:	2308      	movs	r3, #8
 80053a2:	4413      	add	r3, r2
 80053a4:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out 
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80053a6:	697b      	ldr	r3, [r7, #20]
 80053a8:	681a      	ldr	r2, [r3, #0]
 80053aa:	693b      	ldr	r3, [r7, #16]
 80053ac:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into 
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80053ae:	697b      	ldr	r3, [r7, #20]
 80053b0:	685a      	ldr	r2, [r3, #4]
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	1ad2      	subs	r2, r2, r3
 80053b6:	2308      	movs	r3, #8
 80053b8:	005b      	lsls	r3, r3, #1
 80053ba:	429a      	cmp	r2, r3
 80053bc:	d90f      	bls.n	80053de <pvPortMalloc+0xce>
					{
						/* This block is to be split into two.  Create a new 
						block following the number of bytes requested. The void 
						cast is used to prevent byte alignment warnings from the 
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
 80053be:	697a      	ldr	r2, [r7, #20]
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	4413      	add	r3, r2
 80053c4:	60bb      	str	r3, [r7, #8]

						/* Calculate the sizes of two blocks split from the 
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80053c6:	697b      	ldr	r3, [r7, #20]
 80053c8:	685a      	ldr	r2, [r3, #4]
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	1ad2      	subs	r2, r2, r3
 80053ce:	68bb      	ldr	r3, [r7, #8]
 80053d0:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80053d2:	697b      	ldr	r3, [r7, #20]
 80053d4:	687a      	ldr	r2, [r7, #4]
 80053d6:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
 80053d8:	68b8      	ldr	r0, [r7, #8]
 80053da:	f000 f8bd 	bl	8005558 <prvInsertBlockIntoFreeList>
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80053de:	4b10      	ldr	r3, [pc, #64]	; (8005420 <pvPortMalloc+0x110>)
 80053e0:	681a      	ldr	r2, [r3, #0]
 80053e2:	697b      	ldr	r3, [r7, #20]
 80053e4:	685b      	ldr	r3, [r3, #4]
 80053e6:	1ad2      	subs	r2, r2, r3
 80053e8:	4b0d      	ldr	r3, [pc, #52]	; (8005420 <pvPortMalloc+0x110>)
 80053ea:	601a      	str	r2, [r3, #0]

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80053ec:	697b      	ldr	r3, [r7, #20]
 80053ee:	685a      	ldr	r2, [r3, #4]
 80053f0:	4b0a      	ldr	r3, [pc, #40]	; (800541c <pvPortMalloc+0x10c>)
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	431a      	orrs	r2, r3
 80053f6:	697b      	ldr	r3, [r7, #20]
 80053f8:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80053fa:	697b      	ldr	r3, [r7, #20]
 80053fc:	2200      	movs	r2, #0
 80053fe:	601a      	str	r2, [r3, #0]
			}
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	xTaskResumeAll();
 8005400:	f7fe f882 	bl	8003508 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	2b00      	cmp	r3, #0
 8005408:	d101      	bne.n	800540e <pvPortMalloc+0xfe>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 800540a:	f7fd fcf7 	bl	8002dfc <vApplicationMallocFailedHook>
		}
	}
	#endif

	return pvReturn;
 800540e:	68fb      	ldr	r3, [r7, #12]
}
 8005410:	4618      	mov	r0, r3
 8005412:	3718      	adds	r7, #24
 8005414:	46bd      	mov	sp, r7
 8005416:	bd80      	pop	{r7, pc}
 8005418:	200131e4 	.word	0x200131e4
 800541c:	200131e8 	.word	0x200131e8
 8005420:	2000001c 	.word	0x2000001c
 8005424:	200131dc 	.word	0x200131dc

08005428 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005428:	b580      	push	{r7, lr}
 800542a:	b084      	sub	sp, #16
 800542c:	af00      	add	r7, sp, #0
 800542e:	6078      	str	r0, [r7, #4]
unsigned char *puc = ( unsigned char * ) pv;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	60fb      	str	r3, [r7, #12]
xBlockLink *pxLink;

	if( pv != NULL )
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2b00      	cmp	r3, #0
 8005438:	d038      	beq.n	80054ac <vPortFree+0x84>
	{
		/* The memory being freed will have an xBlockLink structure immediately
		before it. */
		puc -= heapSTRUCT_SIZE;
 800543a:	2308      	movs	r3, #8
 800543c:	425b      	negs	r3, r3
 800543e:	68fa      	ldr	r2, [r7, #12]
 8005440:	4413      	add	r3, r2
 8005442:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005448:	68bb      	ldr	r3, [r7, #8]
 800544a:	685a      	ldr	r2, [r3, #4]
 800544c:	4b19      	ldr	r3, [pc, #100]	; (80054b4 <vPortFree+0x8c>)
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	4013      	ands	r3, r2
 8005452:	2b00      	cmp	r3, #0
 8005454:	d102      	bne.n	800545c <vPortFree+0x34>
 8005456:	f7ff fad9 	bl	8004a0c <ulPortSetInterruptMask>
 800545a:	e7fe      	b.n	800545a <vPortFree+0x32>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800545c:	68bb      	ldr	r3, [r7, #8]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	2b00      	cmp	r3, #0
 8005462:	d002      	beq.n	800546a <vPortFree+0x42>
 8005464:	f7ff fad2 	bl	8004a0c <ulPortSetInterruptMask>
 8005468:	e7fe      	b.n	8005468 <vPortFree+0x40>
		
		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800546a:	68bb      	ldr	r3, [r7, #8]
 800546c:	685a      	ldr	r2, [r3, #4]
 800546e:	4b11      	ldr	r3, [pc, #68]	; (80054b4 <vPortFree+0x8c>)
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	4013      	ands	r3, r2
 8005474:	2b00      	cmp	r3, #0
 8005476:	d019      	beq.n	80054ac <vPortFree+0x84>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005478:	68bb      	ldr	r3, [r7, #8]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	2b00      	cmp	r3, #0
 800547e:	d115      	bne.n	80054ac <vPortFree+0x84>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005480:	68bb      	ldr	r3, [r7, #8]
 8005482:	685a      	ldr	r2, [r3, #4]
 8005484:	4b0b      	ldr	r3, [pc, #44]	; (80054b4 <vPortFree+0x8c>)
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	43db      	mvns	r3, r3
 800548a:	401a      	ands	r2, r3
 800548c:	68bb      	ldr	r3, [r7, #8]
 800548e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005490:	f7fe f82c 	bl	80034ec <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005494:	68bb      	ldr	r3, [r7, #8]
 8005496:	685a      	ldr	r2, [r3, #4]
 8005498:	4b07      	ldr	r3, [pc, #28]	; (80054b8 <vPortFree+0x90>)
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	441a      	add	r2, r3
 800549e:	4b06      	ldr	r3, [pc, #24]	; (80054b8 <vPortFree+0x90>)
 80054a0:	601a      	str	r2, [r3, #0]
					prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );
 80054a2:	68b8      	ldr	r0, [r7, #8]
 80054a4:	f000 f858 	bl	8005558 <prvInsertBlockIntoFreeList>
					traceFREE( pv, pxLink->xBlockSize );
				}
				xTaskResumeAll();
 80054a8:	f7fe f82e 	bl	8003508 <xTaskResumeAll>
			}
		}
	}
}
 80054ac:	3710      	adds	r7, #16
 80054ae:	46bd      	mov	sp, r7
 80054b0:	bd80      	pop	{r7, pc}
 80054b2:	bf00      	nop
 80054b4:	200131e8 	.word	0x200131e8
 80054b8:	2000001c 	.word	0x2000001c

080054bc <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80054bc:	b580      	push	{r7, lr}
 80054be:	b084      	sub	sp, #16
 80054c0:	af00      	add	r7, sp, #0
xBlockLink *pxFirstFreeBlock;
unsigned char *pucHeapEnd, *pucAlignedHeap;

	/* Ensure the heap starts on a correctly aligned boundary. */
	pucAlignedHeap = ( unsigned char * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK ) );
 80054c2:	4b1f      	ldr	r3, [pc, #124]	; (8005540 <prvHeapInit+0x84>)
 80054c4:	f023 0307 	bic.w	r3, r3, #7
 80054c8:	60fb      	str	r3, [r7, #12]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80054ca:	4b1e      	ldr	r3, [pc, #120]	; (8005544 <prvHeapInit+0x88>)
 80054cc:	68fa      	ldr	r2, [r7, #12]
 80054ce:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80054d0:	4b1c      	ldr	r3, [pc, #112]	; (8005544 <prvHeapInit+0x88>)
 80054d2:	2200      	movs	r2, #0
 80054d4:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	pucHeapEnd = pucAlignedHeap + xTotalHeapSize;
 80054d6:	4b1c      	ldr	r3, [pc, #112]	; (8005548 <prvHeapInit+0x8c>)
 80054d8:	68fa      	ldr	r2, [r7, #12]
 80054da:	4413      	add	r3, r2
 80054dc:	60bb      	str	r3, [r7, #8]
	pucHeapEnd -= heapSTRUCT_SIZE;
 80054de:	2308      	movs	r3, #8
 80054e0:	425b      	negs	r3, r3
 80054e2:	68ba      	ldr	r2, [r7, #8]
 80054e4:	4413      	add	r3, r2
 80054e6:	60bb      	str	r3, [r7, #8]
	pxEnd = ( void * ) pucHeapEnd;
 80054e8:	4b18      	ldr	r3, [pc, #96]	; (800554c <prvHeapInit+0x90>)
 80054ea:	68ba      	ldr	r2, [r7, #8]
 80054ec:	601a      	str	r2, [r3, #0]
	configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
 80054ee:	4b17      	ldr	r3, [pc, #92]	; (800554c <prvHeapInit+0x90>)
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f003 0307 	and.w	r3, r3, #7
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d002      	beq.n	8005500 <prvHeapInit+0x44>
 80054fa:	f7ff fa87 	bl	8004a0c <ulPortSetInterruptMask>
 80054fe:	e7fe      	b.n	80054fe <prvHeapInit+0x42>
	pxEnd->xBlockSize = 0;
 8005500:	4b12      	ldr	r3, [pc, #72]	; (800554c <prvHeapInit+0x90>)
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	2200      	movs	r2, #0
 8005506:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005508:	4b10      	ldr	r3, [pc, #64]	; (800554c <prvHeapInit+0x90>)
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	2200      	movs	r2, #0
 800550e:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	607b      	str	r3, [r7, #4]
	pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
 8005514:	4a0c      	ldr	r2, [pc, #48]	; (8005548 <prvHeapInit+0x8c>)
 8005516:	2308      	movs	r3, #8
 8005518:	1ad2      	subs	r2, r2, r3
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800551e:	4b0b      	ldr	r3, [pc, #44]	; (800554c <prvHeapInit+0x90>)
 8005520:	681a      	ldr	r2, [r3, #0]
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	601a      	str	r2, [r3, #0]

	/* The heap now contains pxEnd. */
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
 8005526:	4b0a      	ldr	r3, [pc, #40]	; (8005550 <prvHeapInit+0x94>)
 8005528:	681a      	ldr	r2, [r3, #0]
 800552a:	2308      	movs	r3, #8
 800552c:	1ad2      	subs	r2, r2, r3
 800552e:	4b08      	ldr	r3, [pc, #32]	; (8005550 <prvHeapInit+0x94>)
 8005530:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005532:	4b08      	ldr	r3, [pc, #32]	; (8005554 <prvHeapInit+0x98>)
 8005534:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005538:	601a      	str	r2, [r3, #0]
}
 800553a:	3710      	adds	r7, #16
 800553c:	46bd      	mov	sp, r7
 800553e:	bd80      	pop	{r7, pc}
 8005540:	200005e4 	.word	0x200005e4
 8005544:	200131dc 	.word	0x200131dc
 8005548:	00012bf8 	.word	0x00012bf8
 800554c:	200131e4 	.word	0x200131e4
 8005550:	2000001c 	.word	0x2000001c
 8005554:	200131e8 	.word	0x200131e8

08005558 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
 8005558:	b480      	push	{r7}
 800555a:	b085      	sub	sp, #20
 800555c:	af00      	add	r7, sp, #0
 800555e:	6078      	str	r0, [r7, #4]
xBlockLink *pxIterator;
unsigned char *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005560:	4b27      	ldr	r3, [pc, #156]	; (8005600 <prvInsertBlockIntoFreeList+0xa8>)
 8005562:	60fb      	str	r3, [r7, #12]
 8005564:	e002      	b.n	800556c <prvInsertBlockIntoFreeList+0x14>
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	60fb      	str	r3, [r7, #12]
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	681a      	ldr	r2, [r3, #0]
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	429a      	cmp	r2, r3
 8005574:	d3f7      	bcc.n	8005566 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */	
	puc = ( unsigned char * ) pxIterator;
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	685b      	ldr	r3, [r3, #4]
 800557e:	68ba      	ldr	r2, [r7, #8]
 8005580:	441a      	add	r2, r3
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	429a      	cmp	r2, r3
 8005586:	d108      	bne.n	800559a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	685a      	ldr	r2, [r3, #4]
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	685b      	ldr	r3, [r3, #4]
 8005590:	441a      	add	r2, r3
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	607b      	str	r3, [r7, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( unsigned char * ) pxBlockToInsert;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	685b      	ldr	r3, [r3, #4]
 80055a2:	68ba      	ldr	r2, [r7, #8]
 80055a4:	441a      	add	r2, r3
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	429a      	cmp	r2, r3
 80055ac:	d118      	bne.n	80055e0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	681a      	ldr	r2, [r3, #0]
 80055b2:	4b14      	ldr	r3, [pc, #80]	; (8005604 <prvInsertBlockIntoFreeList+0xac>)
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	429a      	cmp	r2, r3
 80055b8:	d00d      	beq.n	80055d6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	685a      	ldr	r2, [r3, #4]
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	685b      	ldr	r3, [r3, #4]
 80055c4:	441a      	add	r2, r3
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	681a      	ldr	r2, [r3, #0]
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	601a      	str	r2, [r3, #0]
 80055d4:	e008      	b.n	80055e8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80055d6:	4b0b      	ldr	r3, [pc, #44]	; (8005604 <prvInsertBlockIntoFreeList+0xac>)
 80055d8:	681a      	ldr	r2, [r3, #0]
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	601a      	str	r2, [r3, #0]
 80055de:	e003      	b.n	80055e8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;		
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	681a      	ldr	r2, [r3, #0]
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80055e8:	68fa      	ldr	r2, [r7, #12]
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	429a      	cmp	r2, r3
 80055ee:	d002      	beq.n	80055f6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	687a      	ldr	r2, [r7, #4]
 80055f4:	601a      	str	r2, [r3, #0]
	}
}
 80055f6:	3714      	adds	r7, #20
 80055f8:	46bd      	mov	sp, r7
 80055fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055fe:	4770      	bx	lr
 8005600:	200131dc 	.word	0x200131dc
 8005604:	200131e4 	.word	0x200131e4

08005608 <NVIC_PriorityGroupConfig>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 8005608:	b580      	push	{r7, lr}
 800560a:	b082      	sub	sp, #8
 800560c:	af00      	add	r7, sp, #0
 800560e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005616:	d013      	beq.n	8005640 <NVIC_PriorityGroupConfig+0x38>
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800561e:	d00f      	beq.n	8005640 <NVIC_PriorityGroupConfig+0x38>
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8005626:	d00b      	beq.n	8005640 <NVIC_PriorityGroupConfig+0x38>
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800562e:	d007      	beq.n	8005640 <NVIC_PriorityGroupConfig+0x38>
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005636:	d003      	beq.n	8005640 <NVIC_PriorityGroupConfig+0x38>
 8005638:	4806      	ldr	r0, [pc, #24]	; (8005654 <NVIC_PriorityGroupConfig+0x4c>)
 800563a:	2173      	movs	r1, #115	; 0x73
 800563c:	f7fd fbf2 	bl	8002e24 <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8005640:	4a05      	ldr	r2, [pc, #20]	; (8005658 <NVIC_PriorityGroupConfig+0x50>)
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005648:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800564c:	60d3      	str	r3, [r2, #12]
}
 800564e:	3708      	adds	r7, #8
 8005650:	46bd      	mov	sp, r7
 8005652:	bd80      	pop	{r7, pc}
 8005654:	080084a4 	.word	0x080084a4
 8005658:	e000ed00 	.word	0xe000ed00

0800565c <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 800565c:	b580      	push	{r7, lr}
 800565e:	b084      	sub	sp, #16
 8005660:	af00      	add	r7, sp, #0
 8005662:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8005664:	2300      	movs	r3, #0
 8005666:	73fb      	strb	r3, [r7, #15]
 8005668:	2300      	movs	r3, #0
 800566a:	73bb      	strb	r3, [r7, #14]
 800566c:	230f      	movs	r3, #15
 800566e:	737b      	strb	r3, [r7, #13]
  
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	78db      	ldrb	r3, [r3, #3]
 8005674:	2b00      	cmp	r3, #0
 8005676:	d007      	beq.n	8005688 <NVIC_Init+0x2c>
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	78db      	ldrb	r3, [r3, #3]
 800567c:	2b01      	cmp	r3, #1
 800567e:	d003      	beq.n	8005688 <NVIC_Init+0x2c>
 8005680:	4830      	ldr	r0, [pc, #192]	; (8005744 <NVIC_Init+0xe8>)
 8005682:	2187      	movs	r1, #135	; 0x87
 8005684:	f7fd fbce 	bl	8002e24 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	785b      	ldrb	r3, [r3, #1]
 800568c:	2b0f      	cmp	r3, #15
 800568e:	d903      	bls.n	8005698 <NVIC_Init+0x3c>
 8005690:	482c      	ldr	r0, [pc, #176]	; (8005744 <NVIC_Init+0xe8>)
 8005692:	2188      	movs	r1, #136	; 0x88
 8005694:	f7fd fbc6 	bl	8002e24 <assert_failed>
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	789b      	ldrb	r3, [r3, #2]
 800569c:	2b0f      	cmp	r3, #15
 800569e:	d903      	bls.n	80056a8 <NVIC_Init+0x4c>
 80056a0:	4828      	ldr	r0, [pc, #160]	; (8005744 <NVIC_Init+0xe8>)
 80056a2:	2189      	movs	r1, #137	; 0x89
 80056a4:	f7fd fbbe 	bl	8002e24 <assert_failed>
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	78db      	ldrb	r3, [r3, #3]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d037      	beq.n	8005720 <NVIC_Init+0xc4>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 80056b0:	4b25      	ldr	r3, [pc, #148]	; (8005748 <NVIC_Init+0xec>)
 80056b2:	68db      	ldr	r3, [r3, #12]
 80056b4:	43db      	mvns	r3, r3
 80056b6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80056ba:	0a1b      	lsrs	r3, r3, #8
 80056bc:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 80056be:	7bfb      	ldrb	r3, [r7, #15]
 80056c0:	f1c3 0304 	rsb	r3, r3, #4
 80056c4:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 80056c6:	7b7a      	ldrb	r2, [r7, #13]
 80056c8:	7bfb      	ldrb	r3, [r7, #15]
 80056ca:	fa42 f303 	asr.w	r3, r2, r3
 80056ce:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	785b      	ldrb	r3, [r3, #1]
 80056d4:	461a      	mov	r2, r3
 80056d6:	7bbb      	ldrb	r3, [r7, #14]
 80056d8:	fa02 f303 	lsl.w	r3, r2, r3
 80056dc:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	789a      	ldrb	r2, [r3, #2]
 80056e2:	7b7b      	ldrb	r3, [r7, #13]
 80056e4:	4013      	ands	r3, r2
 80056e6:	b2da      	uxtb	r2, r3
 80056e8:	7bfb      	ldrb	r3, [r7, #15]
 80056ea:	4313      	orrs	r3, r2
 80056ec:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 80056ee:	7bfb      	ldrb	r3, [r7, #15]
 80056f0:	011b      	lsls	r3, r3, #4
 80056f2:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 80056f4:	4a15      	ldr	r2, [pc, #84]	; (800574c <NVIC_Init+0xf0>)
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	781b      	ldrb	r3, [r3, #0]
 80056fa:	4413      	add	r3, r2
 80056fc:	7bfa      	ldrb	r2, [r7, #15]
 80056fe:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8005702:	4b12      	ldr	r3, [pc, #72]	; (800574c <NVIC_Init+0xf0>)
 8005704:	687a      	ldr	r2, [r7, #4]
 8005706:	7812      	ldrb	r2, [r2, #0]
 8005708:	0952      	lsrs	r2, r2, #5
 800570a:	b2d2      	uxtb	r2, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800570c:	6879      	ldr	r1, [r7, #4]
 800570e:	7809      	ldrb	r1, [r1, #0]
 8005710:	f001 011f 	and.w	r1, r1, #31
 8005714:	2001      	movs	r0, #1
 8005716:	fa00 f101 	lsl.w	r1, r0, r1
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800571a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800571e:	e00e      	b.n	800573e <NVIC_Init+0xe2>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8005720:	4b0a      	ldr	r3, [pc, #40]	; (800574c <NVIC_Init+0xf0>)
 8005722:	687a      	ldr	r2, [r7, #4]
 8005724:	7812      	ldrb	r2, [r2, #0]
 8005726:	0952      	lsrs	r2, r2, #5
 8005728:	b2d2      	uxtb	r2, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800572a:	6879      	ldr	r1, [r7, #4]
 800572c:	7809      	ldrb	r1, [r1, #0]
 800572e:	f001 011f 	and.w	r1, r1, #31
 8005732:	2001      	movs	r0, #1
 8005734:	fa00 f101 	lsl.w	r1, r0, r1
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8005738:	3220      	adds	r2, #32
 800573a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 800573e:	3710      	adds	r7, #16
 8005740:	46bd      	mov	sp, r7
 8005742:	bd80      	pop	{r7, pc}
 8005744:	080084a4 	.word	0x080084a4
 8005748:	e000ed00 	.word	0xe000ed00
 800574c:	e000e100 	.word	0xe000e100

08005750 <DMA_DeInit>:
  * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
  *         to 7 to select the DMA Stream.
  * @retval None
  */
void DMA_DeInit(DMA_Stream_TypeDef* DMAy_Streamx)
{
 8005750:	b580      	push	{r7, lr}
 8005752:	b082      	sub	sp, #8
 8005754:	af00      	add	r7, sp, #0
 8005756:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
 8005758:	687a      	ldr	r2, [r7, #4]
 800575a:	4b72      	ldr	r3, [pc, #456]	; (8005924 <DMA_DeInit+0x1d4>)
 800575c:	429a      	cmp	r2, r3
 800575e:	d03f      	beq.n	80057e0 <DMA_DeInit+0x90>
 8005760:	687a      	ldr	r2, [r7, #4]
 8005762:	4b71      	ldr	r3, [pc, #452]	; (8005928 <DMA_DeInit+0x1d8>)
 8005764:	429a      	cmp	r2, r3
 8005766:	d03b      	beq.n	80057e0 <DMA_DeInit+0x90>
 8005768:	687a      	ldr	r2, [r7, #4]
 800576a:	4b70      	ldr	r3, [pc, #448]	; (800592c <DMA_DeInit+0x1dc>)
 800576c:	429a      	cmp	r2, r3
 800576e:	d037      	beq.n	80057e0 <DMA_DeInit+0x90>
 8005770:	687a      	ldr	r2, [r7, #4]
 8005772:	4b6f      	ldr	r3, [pc, #444]	; (8005930 <DMA_DeInit+0x1e0>)
 8005774:	429a      	cmp	r2, r3
 8005776:	d033      	beq.n	80057e0 <DMA_DeInit+0x90>
 8005778:	687a      	ldr	r2, [r7, #4]
 800577a:	4b6e      	ldr	r3, [pc, #440]	; (8005934 <DMA_DeInit+0x1e4>)
 800577c:	429a      	cmp	r2, r3
 800577e:	d02f      	beq.n	80057e0 <DMA_DeInit+0x90>
 8005780:	687a      	ldr	r2, [r7, #4]
 8005782:	4b6d      	ldr	r3, [pc, #436]	; (8005938 <DMA_DeInit+0x1e8>)
 8005784:	429a      	cmp	r2, r3
 8005786:	d02b      	beq.n	80057e0 <DMA_DeInit+0x90>
 8005788:	687a      	ldr	r2, [r7, #4]
 800578a:	4b6c      	ldr	r3, [pc, #432]	; (800593c <DMA_DeInit+0x1ec>)
 800578c:	429a      	cmp	r2, r3
 800578e:	d027      	beq.n	80057e0 <DMA_DeInit+0x90>
 8005790:	687a      	ldr	r2, [r7, #4]
 8005792:	4b6b      	ldr	r3, [pc, #428]	; (8005940 <DMA_DeInit+0x1f0>)
 8005794:	429a      	cmp	r2, r3
 8005796:	d023      	beq.n	80057e0 <DMA_DeInit+0x90>
 8005798:	687a      	ldr	r2, [r7, #4]
 800579a:	4b6a      	ldr	r3, [pc, #424]	; (8005944 <DMA_DeInit+0x1f4>)
 800579c:	429a      	cmp	r2, r3
 800579e:	d01f      	beq.n	80057e0 <DMA_DeInit+0x90>
 80057a0:	687a      	ldr	r2, [r7, #4]
 80057a2:	4b69      	ldr	r3, [pc, #420]	; (8005948 <DMA_DeInit+0x1f8>)
 80057a4:	429a      	cmp	r2, r3
 80057a6:	d01b      	beq.n	80057e0 <DMA_DeInit+0x90>
 80057a8:	687a      	ldr	r2, [r7, #4]
 80057aa:	4b68      	ldr	r3, [pc, #416]	; (800594c <DMA_DeInit+0x1fc>)
 80057ac:	429a      	cmp	r2, r3
 80057ae:	d017      	beq.n	80057e0 <DMA_DeInit+0x90>
 80057b0:	687a      	ldr	r2, [r7, #4]
 80057b2:	4b67      	ldr	r3, [pc, #412]	; (8005950 <DMA_DeInit+0x200>)
 80057b4:	429a      	cmp	r2, r3
 80057b6:	d013      	beq.n	80057e0 <DMA_DeInit+0x90>
 80057b8:	687a      	ldr	r2, [r7, #4]
 80057ba:	4b66      	ldr	r3, [pc, #408]	; (8005954 <DMA_DeInit+0x204>)
 80057bc:	429a      	cmp	r2, r3
 80057be:	d00f      	beq.n	80057e0 <DMA_DeInit+0x90>
 80057c0:	687a      	ldr	r2, [r7, #4]
 80057c2:	4b65      	ldr	r3, [pc, #404]	; (8005958 <DMA_DeInit+0x208>)
 80057c4:	429a      	cmp	r2, r3
 80057c6:	d00b      	beq.n	80057e0 <DMA_DeInit+0x90>
 80057c8:	687a      	ldr	r2, [r7, #4]
 80057ca:	4b64      	ldr	r3, [pc, #400]	; (800595c <DMA_DeInit+0x20c>)
 80057cc:	429a      	cmp	r2, r3
 80057ce:	d007      	beq.n	80057e0 <DMA_DeInit+0x90>
 80057d0:	687a      	ldr	r2, [r7, #4]
 80057d2:	4b63      	ldr	r3, [pc, #396]	; (8005960 <DMA_DeInit+0x210>)
 80057d4:	429a      	cmp	r2, r3
 80057d6:	d003      	beq.n	80057e0 <DMA_DeInit+0x90>
 80057d8:	4862      	ldr	r0, [pc, #392]	; (8005964 <DMA_DeInit+0x214>)
 80057da:	21bf      	movs	r1, #191	; 0xbf
 80057dc:	f7fd fb22 	bl	8002e24 <assert_failed>

  /* Disable the selected DMAy Streamx */
  DMAy_Streamx->CR &= ~((uint32_t)DMA_SxCR_EN);
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	f023 0201 	bic.w	r2, r3, #1
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	601a      	str	r2, [r3, #0]

  /* Reset DMAy Streamx control register */
  DMAy_Streamx->CR  = 0;
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	2200      	movs	r2, #0
 80057f0:	601a      	str	r2, [r3, #0]
  
  /* Reset DMAy Streamx Number of Data to Transfer register */
  DMAy_Streamx->NDTR = 0;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	2200      	movs	r2, #0
 80057f6:	605a      	str	r2, [r3, #4]
  
  /* Reset DMAy Streamx peripheral address register */
  DMAy_Streamx->PAR  = 0;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	2200      	movs	r2, #0
 80057fc:	609a      	str	r2, [r3, #8]
  
  /* Reset DMAy Streamx memory 0 address register */
  DMAy_Streamx->M0AR = 0;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	2200      	movs	r2, #0
 8005802:	60da      	str	r2, [r3, #12]

  /* Reset DMAy Streamx memory 1 address register */
  DMAy_Streamx->M1AR = 0;
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	2200      	movs	r2, #0
 8005808:	611a      	str	r2, [r3, #16]

  /* Reset DMAy Streamx FIFO control register */
  DMAy_Streamx->FCR = (uint32_t)0x00000021; 
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	2221      	movs	r2, #33	; 0x21
 800580e:	615a      	str	r2, [r3, #20]

  /* Reset interrupt pending bits for the selected stream */
  if (DMAy_Streamx == DMA1_Stream0)
 8005810:	687a      	ldr	r2, [r7, #4]
 8005812:	4b44      	ldr	r3, [pc, #272]	; (8005924 <DMA_DeInit+0x1d4>)
 8005814:	429a      	cmp	r2, r3
 8005816:	d103      	bne.n	8005820 <DMA_DeInit+0xd0>
  {
    /* Reset interrupt pending bits for DMA1 Stream0 */
    DMA1->LIFCR = DMA_Stream0_IT_MASK;
 8005818:	4b53      	ldr	r3, [pc, #332]	; (8005968 <DMA_DeInit+0x218>)
 800581a:	223d      	movs	r2, #61	; 0x3d
 800581c:	609a      	str	r2, [r3, #8]
 800581e:	e07e      	b.n	800591e <DMA_DeInit+0x1ce>
  }
  else if (DMAy_Streamx == DMA1_Stream1)
 8005820:	687a      	ldr	r2, [r7, #4]
 8005822:	4b41      	ldr	r3, [pc, #260]	; (8005928 <DMA_DeInit+0x1d8>)
 8005824:	429a      	cmp	r2, r3
 8005826:	d104      	bne.n	8005832 <DMA_DeInit+0xe2>
  {
    /* Reset interrupt pending bits for DMA1 Stream1 */
    DMA1->LIFCR = DMA_Stream1_IT_MASK;
 8005828:	4b4f      	ldr	r3, [pc, #316]	; (8005968 <DMA_DeInit+0x218>)
 800582a:	f44f 6274 	mov.w	r2, #3904	; 0xf40
 800582e:	609a      	str	r2, [r3, #8]
 8005830:	e075      	b.n	800591e <DMA_DeInit+0x1ce>
  }
  else if (DMAy_Streamx == DMA1_Stream2)
 8005832:	687a      	ldr	r2, [r7, #4]
 8005834:	4b3d      	ldr	r3, [pc, #244]	; (800592c <DMA_DeInit+0x1dc>)
 8005836:	429a      	cmp	r2, r3
 8005838:	d104      	bne.n	8005844 <DMA_DeInit+0xf4>
  {
    /* Reset interrupt pending bits for DMA1 Stream2 */
    DMA1->LIFCR = DMA_Stream2_IT_MASK;
 800583a:	4b4b      	ldr	r3, [pc, #300]	; (8005968 <DMA_DeInit+0x218>)
 800583c:	f44f 1274 	mov.w	r2, #3997696	; 0x3d0000
 8005840:	609a      	str	r2, [r3, #8]
 8005842:	e06c      	b.n	800591e <DMA_DeInit+0x1ce>
  }
  else if (DMAy_Streamx == DMA1_Stream3)
 8005844:	687a      	ldr	r2, [r7, #4]
 8005846:	4b3a      	ldr	r3, [pc, #232]	; (8005930 <DMA_DeInit+0x1e0>)
 8005848:	429a      	cmp	r2, r3
 800584a:	d104      	bne.n	8005856 <DMA_DeInit+0x106>
  {
    /* Reset interrupt pending bits for DMA1 Stream3 */
    DMA1->LIFCR = DMA_Stream3_IT_MASK;
 800584c:	4b46      	ldr	r3, [pc, #280]	; (8005968 <DMA_DeInit+0x218>)
 800584e:	f04f 6274 	mov.w	r2, #255852544	; 0xf400000
 8005852:	609a      	str	r2, [r3, #8]
 8005854:	e063      	b.n	800591e <DMA_DeInit+0x1ce>
  }
  else if (DMAy_Streamx == DMA1_Stream4)
 8005856:	687a      	ldr	r2, [r7, #4]
 8005858:	4b36      	ldr	r3, [pc, #216]	; (8005934 <DMA_DeInit+0x1e4>)
 800585a:	429a      	cmp	r2, r3
 800585c:	d103      	bne.n	8005866 <DMA_DeInit+0x116>
  {
    /* Reset interrupt pending bits for DMA1 Stream4 */
    DMA1->HIFCR = DMA_Stream4_IT_MASK;
 800585e:	4b42      	ldr	r3, [pc, #264]	; (8005968 <DMA_DeInit+0x218>)
 8005860:	4a42      	ldr	r2, [pc, #264]	; (800596c <DMA_DeInit+0x21c>)
 8005862:	60da      	str	r2, [r3, #12]
 8005864:	e05b      	b.n	800591e <DMA_DeInit+0x1ce>
  }
  else if (DMAy_Streamx == DMA1_Stream5)
 8005866:	687a      	ldr	r2, [r7, #4]
 8005868:	4b33      	ldr	r3, [pc, #204]	; (8005938 <DMA_DeInit+0x1e8>)
 800586a:	429a      	cmp	r2, r3
 800586c:	d103      	bne.n	8005876 <DMA_DeInit+0x126>
  {
    /* Reset interrupt pending bits for DMA1 Stream5 */
    DMA1->HIFCR = DMA_Stream5_IT_MASK;
 800586e:	4b3e      	ldr	r3, [pc, #248]	; (8005968 <DMA_DeInit+0x218>)
 8005870:	4a3f      	ldr	r2, [pc, #252]	; (8005970 <DMA_DeInit+0x220>)
 8005872:	60da      	str	r2, [r3, #12]
 8005874:	e053      	b.n	800591e <DMA_DeInit+0x1ce>
  }
  else if (DMAy_Streamx == DMA1_Stream6)
 8005876:	687a      	ldr	r2, [r7, #4]
 8005878:	4b30      	ldr	r3, [pc, #192]	; (800593c <DMA_DeInit+0x1ec>)
 800587a:	429a      	cmp	r2, r3
 800587c:	d103      	bne.n	8005886 <DMA_DeInit+0x136>
  {
    /* Reset interrupt pending bits for DMA1 Stream6 */
    DMA1->HIFCR = (uint32_t)DMA_Stream6_IT_MASK;
 800587e:	4b3a      	ldr	r3, [pc, #232]	; (8005968 <DMA_DeInit+0x218>)
 8005880:	4a3c      	ldr	r2, [pc, #240]	; (8005974 <DMA_DeInit+0x224>)
 8005882:	60da      	str	r2, [r3, #12]
 8005884:	e04b      	b.n	800591e <DMA_DeInit+0x1ce>
  }
  else if (DMAy_Streamx == DMA1_Stream7)
 8005886:	687a      	ldr	r2, [r7, #4]
 8005888:	4b2d      	ldr	r3, [pc, #180]	; (8005940 <DMA_DeInit+0x1f0>)
 800588a:	429a      	cmp	r2, r3
 800588c:	d104      	bne.n	8005898 <DMA_DeInit+0x148>
  {
    /* Reset interrupt pending bits for DMA1 Stream7 */
    DMA1->HIFCR = DMA_Stream7_IT_MASK;
 800588e:	4b36      	ldr	r3, [pc, #216]	; (8005968 <DMA_DeInit+0x218>)
 8005890:	f04f 523d 	mov.w	r2, #792723456	; 0x2f400000
 8005894:	60da      	str	r2, [r3, #12]
 8005896:	e042      	b.n	800591e <DMA_DeInit+0x1ce>
  }
  else if (DMAy_Streamx == DMA2_Stream0)
 8005898:	687a      	ldr	r2, [r7, #4]
 800589a:	4b2a      	ldr	r3, [pc, #168]	; (8005944 <DMA_DeInit+0x1f4>)
 800589c:	429a      	cmp	r2, r3
 800589e:	d103      	bne.n	80058a8 <DMA_DeInit+0x158>
  {
    /* Reset interrupt pending bits for DMA2 Stream0 */
    DMA2->LIFCR = DMA_Stream0_IT_MASK;
 80058a0:	4b35      	ldr	r3, [pc, #212]	; (8005978 <DMA_DeInit+0x228>)
 80058a2:	223d      	movs	r2, #61	; 0x3d
 80058a4:	609a      	str	r2, [r3, #8]
 80058a6:	e03a      	b.n	800591e <DMA_DeInit+0x1ce>
  }
  else if (DMAy_Streamx == DMA2_Stream1)
 80058a8:	687a      	ldr	r2, [r7, #4]
 80058aa:	4b27      	ldr	r3, [pc, #156]	; (8005948 <DMA_DeInit+0x1f8>)
 80058ac:	429a      	cmp	r2, r3
 80058ae:	d104      	bne.n	80058ba <DMA_DeInit+0x16a>
  {
    /* Reset interrupt pending bits for DMA2 Stream1 */
    DMA2->LIFCR = DMA_Stream1_IT_MASK;
 80058b0:	4b31      	ldr	r3, [pc, #196]	; (8005978 <DMA_DeInit+0x228>)
 80058b2:	f44f 6274 	mov.w	r2, #3904	; 0xf40
 80058b6:	609a      	str	r2, [r3, #8]
 80058b8:	e031      	b.n	800591e <DMA_DeInit+0x1ce>
  }
  else if (DMAy_Streamx == DMA2_Stream2)
 80058ba:	687a      	ldr	r2, [r7, #4]
 80058bc:	4b23      	ldr	r3, [pc, #140]	; (800594c <DMA_DeInit+0x1fc>)
 80058be:	429a      	cmp	r2, r3
 80058c0:	d104      	bne.n	80058cc <DMA_DeInit+0x17c>
  {
    /* Reset interrupt pending bits for DMA2 Stream2 */
    DMA2->LIFCR = DMA_Stream2_IT_MASK;
 80058c2:	4b2d      	ldr	r3, [pc, #180]	; (8005978 <DMA_DeInit+0x228>)
 80058c4:	f44f 1274 	mov.w	r2, #3997696	; 0x3d0000
 80058c8:	609a      	str	r2, [r3, #8]
 80058ca:	e028      	b.n	800591e <DMA_DeInit+0x1ce>
  }
  else if (DMAy_Streamx == DMA2_Stream3)
 80058cc:	687a      	ldr	r2, [r7, #4]
 80058ce:	4b20      	ldr	r3, [pc, #128]	; (8005950 <DMA_DeInit+0x200>)
 80058d0:	429a      	cmp	r2, r3
 80058d2:	d104      	bne.n	80058de <DMA_DeInit+0x18e>
  {
    /* Reset interrupt pending bits for DMA2 Stream3 */
    DMA2->LIFCR = DMA_Stream3_IT_MASK;
 80058d4:	4b28      	ldr	r3, [pc, #160]	; (8005978 <DMA_DeInit+0x228>)
 80058d6:	f04f 6274 	mov.w	r2, #255852544	; 0xf400000
 80058da:	609a      	str	r2, [r3, #8]
 80058dc:	e01f      	b.n	800591e <DMA_DeInit+0x1ce>
  }
  else if (DMAy_Streamx == DMA2_Stream4)
 80058de:	687a      	ldr	r2, [r7, #4]
 80058e0:	4b1c      	ldr	r3, [pc, #112]	; (8005954 <DMA_DeInit+0x204>)
 80058e2:	429a      	cmp	r2, r3
 80058e4:	d103      	bne.n	80058ee <DMA_DeInit+0x19e>
  {
    /* Reset interrupt pending bits for DMA2 Stream4 */
    DMA2->HIFCR = DMA_Stream4_IT_MASK;
 80058e6:	4b24      	ldr	r3, [pc, #144]	; (8005978 <DMA_DeInit+0x228>)
 80058e8:	4a20      	ldr	r2, [pc, #128]	; (800596c <DMA_DeInit+0x21c>)
 80058ea:	60da      	str	r2, [r3, #12]
 80058ec:	e017      	b.n	800591e <DMA_DeInit+0x1ce>
  }
  else if (DMAy_Streamx == DMA2_Stream5)
 80058ee:	687a      	ldr	r2, [r7, #4]
 80058f0:	4b19      	ldr	r3, [pc, #100]	; (8005958 <DMA_DeInit+0x208>)
 80058f2:	429a      	cmp	r2, r3
 80058f4:	d103      	bne.n	80058fe <DMA_DeInit+0x1ae>
  {
    /* Reset interrupt pending bits for DMA2 Stream5 */
    DMA2->HIFCR = DMA_Stream5_IT_MASK;
 80058f6:	4b20      	ldr	r3, [pc, #128]	; (8005978 <DMA_DeInit+0x228>)
 80058f8:	4a1d      	ldr	r2, [pc, #116]	; (8005970 <DMA_DeInit+0x220>)
 80058fa:	60da      	str	r2, [r3, #12]
 80058fc:	e00f      	b.n	800591e <DMA_DeInit+0x1ce>
  }
  else if (DMAy_Streamx == DMA2_Stream6)
 80058fe:	687a      	ldr	r2, [r7, #4]
 8005900:	4b16      	ldr	r3, [pc, #88]	; (800595c <DMA_DeInit+0x20c>)
 8005902:	429a      	cmp	r2, r3
 8005904:	d103      	bne.n	800590e <DMA_DeInit+0x1be>
  {
    /* Reset interrupt pending bits for DMA2 Stream6 */
    DMA2->HIFCR = DMA_Stream6_IT_MASK;
 8005906:	4b1c      	ldr	r3, [pc, #112]	; (8005978 <DMA_DeInit+0x228>)
 8005908:	4a1a      	ldr	r2, [pc, #104]	; (8005974 <DMA_DeInit+0x224>)
 800590a:	60da      	str	r2, [r3, #12]
 800590c:	e007      	b.n	800591e <DMA_DeInit+0x1ce>
  }
  else 
  {
    if (DMAy_Streamx == DMA2_Stream7)
 800590e:	687a      	ldr	r2, [r7, #4]
 8005910:	4b13      	ldr	r3, [pc, #76]	; (8005960 <DMA_DeInit+0x210>)
 8005912:	429a      	cmp	r2, r3
 8005914:	d103      	bne.n	800591e <DMA_DeInit+0x1ce>
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
 8005916:	4b18      	ldr	r3, [pc, #96]	; (8005978 <DMA_DeInit+0x228>)
 8005918:	f04f 523d 	mov.w	r2, #792723456	; 0x2f400000
 800591c:	60da      	str	r2, [r3, #12]
    }
  }
}
 800591e:	3708      	adds	r7, #8
 8005920:	46bd      	mov	sp, r7
 8005922:	bd80      	pop	{r7, pc}
 8005924:	40026010 	.word	0x40026010
 8005928:	40026028 	.word	0x40026028
 800592c:	40026040 	.word	0x40026040
 8005930:	40026058 	.word	0x40026058
 8005934:	40026070 	.word	0x40026070
 8005938:	40026088 	.word	0x40026088
 800593c:	400260a0 	.word	0x400260a0
 8005940:	400260b8 	.word	0x400260b8
 8005944:	40026410 	.word	0x40026410
 8005948:	40026428 	.word	0x40026428
 800594c:	40026440 	.word	0x40026440
 8005950:	40026458 	.word	0x40026458
 8005954:	40026470 	.word	0x40026470
 8005958:	40026488 	.word	0x40026488
 800595c:	400264a0 	.word	0x400264a0
 8005960:	400264b8 	.word	0x400264b8
 8005964:	080084ec 	.word	0x080084ec
 8005968:	40026000 	.word	0x40026000
 800596c:	2000003d 	.word	0x2000003d
 8005970:	20000f40 	.word	0x20000f40
 8005974:	203d0000 	.word	0x203d0000
 8005978:	40026400 	.word	0x40026400

0800597c <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 800597c:	b580      	push	{r7, lr}
 800597e:	b084      	sub	sp, #16
 8005980:	af00      	add	r7, sp, #0
 8005982:	6078      	str	r0, [r7, #4]
 8005984:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8005986:	2300      	movs	r3, #0
 8005988:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
 800598a:	687a      	ldr	r2, [r7, #4]
 800598c:	4b98      	ldr	r3, [pc, #608]	; (8005bf0 <DMA_Init+0x274>)
 800598e:	429a      	cmp	r2, r3
 8005990:	d040      	beq.n	8005a14 <DMA_Init+0x98>
 8005992:	687a      	ldr	r2, [r7, #4]
 8005994:	4b97      	ldr	r3, [pc, #604]	; (8005bf4 <DMA_Init+0x278>)
 8005996:	429a      	cmp	r2, r3
 8005998:	d03c      	beq.n	8005a14 <DMA_Init+0x98>
 800599a:	687a      	ldr	r2, [r7, #4]
 800599c:	4b96      	ldr	r3, [pc, #600]	; (8005bf8 <DMA_Init+0x27c>)
 800599e:	429a      	cmp	r2, r3
 80059a0:	d038      	beq.n	8005a14 <DMA_Init+0x98>
 80059a2:	687a      	ldr	r2, [r7, #4]
 80059a4:	4b95      	ldr	r3, [pc, #596]	; (8005bfc <DMA_Init+0x280>)
 80059a6:	429a      	cmp	r2, r3
 80059a8:	d034      	beq.n	8005a14 <DMA_Init+0x98>
 80059aa:	687a      	ldr	r2, [r7, #4]
 80059ac:	4b94      	ldr	r3, [pc, #592]	; (8005c00 <DMA_Init+0x284>)
 80059ae:	429a      	cmp	r2, r3
 80059b0:	d030      	beq.n	8005a14 <DMA_Init+0x98>
 80059b2:	687a      	ldr	r2, [r7, #4]
 80059b4:	4b93      	ldr	r3, [pc, #588]	; (8005c04 <DMA_Init+0x288>)
 80059b6:	429a      	cmp	r2, r3
 80059b8:	d02c      	beq.n	8005a14 <DMA_Init+0x98>
 80059ba:	687a      	ldr	r2, [r7, #4]
 80059bc:	4b92      	ldr	r3, [pc, #584]	; (8005c08 <DMA_Init+0x28c>)
 80059be:	429a      	cmp	r2, r3
 80059c0:	d028      	beq.n	8005a14 <DMA_Init+0x98>
 80059c2:	687a      	ldr	r2, [r7, #4]
 80059c4:	4b91      	ldr	r3, [pc, #580]	; (8005c0c <DMA_Init+0x290>)
 80059c6:	429a      	cmp	r2, r3
 80059c8:	d024      	beq.n	8005a14 <DMA_Init+0x98>
 80059ca:	687a      	ldr	r2, [r7, #4]
 80059cc:	4b90      	ldr	r3, [pc, #576]	; (8005c10 <DMA_Init+0x294>)
 80059ce:	429a      	cmp	r2, r3
 80059d0:	d020      	beq.n	8005a14 <DMA_Init+0x98>
 80059d2:	687a      	ldr	r2, [r7, #4]
 80059d4:	4b8f      	ldr	r3, [pc, #572]	; (8005c14 <DMA_Init+0x298>)
 80059d6:	429a      	cmp	r2, r3
 80059d8:	d01c      	beq.n	8005a14 <DMA_Init+0x98>
 80059da:	687a      	ldr	r2, [r7, #4]
 80059dc:	4b8e      	ldr	r3, [pc, #568]	; (8005c18 <DMA_Init+0x29c>)
 80059de:	429a      	cmp	r2, r3
 80059e0:	d018      	beq.n	8005a14 <DMA_Init+0x98>
 80059e2:	687a      	ldr	r2, [r7, #4]
 80059e4:	4b8d      	ldr	r3, [pc, #564]	; (8005c1c <DMA_Init+0x2a0>)
 80059e6:	429a      	cmp	r2, r3
 80059e8:	d014      	beq.n	8005a14 <DMA_Init+0x98>
 80059ea:	687a      	ldr	r2, [r7, #4]
 80059ec:	4b8c      	ldr	r3, [pc, #560]	; (8005c20 <DMA_Init+0x2a4>)
 80059ee:	429a      	cmp	r2, r3
 80059f0:	d010      	beq.n	8005a14 <DMA_Init+0x98>
 80059f2:	687a      	ldr	r2, [r7, #4]
 80059f4:	4b8b      	ldr	r3, [pc, #556]	; (8005c24 <DMA_Init+0x2a8>)
 80059f6:	429a      	cmp	r2, r3
 80059f8:	d00c      	beq.n	8005a14 <DMA_Init+0x98>
 80059fa:	687a      	ldr	r2, [r7, #4]
 80059fc:	4b8a      	ldr	r3, [pc, #552]	; (8005c28 <DMA_Init+0x2ac>)
 80059fe:	429a      	cmp	r2, r3
 8005a00:	d008      	beq.n	8005a14 <DMA_Init+0x98>
 8005a02:	687a      	ldr	r2, [r7, #4]
 8005a04:	4b89      	ldr	r3, [pc, #548]	; (8005c2c <DMA_Init+0x2b0>)
 8005a06:	429a      	cmp	r2, r3
 8005a08:	d004      	beq.n	8005a14 <DMA_Init+0x98>
 8005a0a:	4889      	ldr	r0, [pc, #548]	; (8005c30 <DMA_Init+0x2b4>)
 8005a0c:	f44f 719e 	mov.w	r1, #316	; 0x13c
 8005a10:	f7fd fa08 	bl	8002e24 <assert_failed>
  assert_param(IS_DMA_CHANNEL(DMA_InitStruct->DMA_Channel));
 8005a14:	683b      	ldr	r3, [r7, #0]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d027      	beq.n	8005a6c <DMA_Init+0xf0>
 8005a1c:	683b      	ldr	r3, [r7, #0]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005a24:	d022      	beq.n	8005a6c <DMA_Init+0xf0>
 8005a26:	683b      	ldr	r3, [r7, #0]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005a2e:	d01d      	beq.n	8005a6c <DMA_Init+0xf0>
 8005a30:	683b      	ldr	r3, [r7, #0]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 8005a38:	d018      	beq.n	8005a6c <DMA_Init+0xf0>
 8005a3a:	683b      	ldr	r3, [r7, #0]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005a42:	d013      	beq.n	8005a6c <DMA_Init+0xf0>
 8005a44:	683b      	ldr	r3, [r7, #0]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	f1b3 6f20 	cmp.w	r3, #167772160	; 0xa000000
 8005a4c:	d00e      	beq.n	8005a6c <DMA_Init+0xf0>
 8005a4e:	683b      	ldr	r3, [r7, #0]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8005a56:	d009      	beq.n	8005a6c <DMA_Init+0xf0>
 8005a58:	683b      	ldr	r3, [r7, #0]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	f1b3 6f60 	cmp.w	r3, #234881024	; 0xe000000
 8005a60:	d004      	beq.n	8005a6c <DMA_Init+0xf0>
 8005a62:	4873      	ldr	r0, [pc, #460]	; (8005c30 <DMA_Init+0x2b4>)
 8005a64:	f240 113d 	movw	r1, #317	; 0x13d
 8005a68:	f7fd f9dc 	bl	8002e24 <assert_failed>
  assert_param(IS_DMA_DIRECTION(DMA_InitStruct->DMA_DIR));
 8005a6c:	683b      	ldr	r3, [r7, #0]
 8005a6e:	68db      	ldr	r3, [r3, #12]
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d00c      	beq.n	8005a8e <DMA_Init+0x112>
 8005a74:	683b      	ldr	r3, [r7, #0]
 8005a76:	68db      	ldr	r3, [r3, #12]
 8005a78:	2b40      	cmp	r3, #64	; 0x40
 8005a7a:	d008      	beq.n	8005a8e <DMA_Init+0x112>
 8005a7c:	683b      	ldr	r3, [r7, #0]
 8005a7e:	68db      	ldr	r3, [r3, #12]
 8005a80:	2b80      	cmp	r3, #128	; 0x80
 8005a82:	d004      	beq.n	8005a8e <DMA_Init+0x112>
 8005a84:	486a      	ldr	r0, [pc, #424]	; (8005c30 <DMA_Init+0x2b4>)
 8005a86:	f44f 719f 	mov.w	r1, #318	; 0x13e
 8005a8a:	f7fd f9cb 	bl	8002e24 <assert_failed>
  assert_param(IS_DMA_BUFFER_SIZE(DMA_InitStruct->DMA_BufferSize));
 8005a8e:	683b      	ldr	r3, [r7, #0]
 8005a90:	691b      	ldr	r3, [r3, #16]
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d004      	beq.n	8005aa0 <DMA_Init+0x124>
 8005a96:	683b      	ldr	r3, [r7, #0]
 8005a98:	691b      	ldr	r3, [r3, #16]
 8005a9a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005a9e:	d304      	bcc.n	8005aaa <DMA_Init+0x12e>
 8005aa0:	4863      	ldr	r0, [pc, #396]	; (8005c30 <DMA_Init+0x2b4>)
 8005aa2:	f240 113f 	movw	r1, #319	; 0x13f
 8005aa6:	f7fd f9bd 	bl	8002e24 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(DMA_InitStruct->DMA_PeripheralInc));
 8005aaa:	683b      	ldr	r3, [r7, #0]
 8005aac:	695b      	ldr	r3, [r3, #20]
 8005aae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005ab2:	d008      	beq.n	8005ac6 <DMA_Init+0x14a>
 8005ab4:	683b      	ldr	r3, [r7, #0]
 8005ab6:	695b      	ldr	r3, [r3, #20]
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d004      	beq.n	8005ac6 <DMA_Init+0x14a>
 8005abc:	485c      	ldr	r0, [pc, #368]	; (8005c30 <DMA_Init+0x2b4>)
 8005abe:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8005ac2:	f7fd f9af 	bl	8002e24 <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(DMA_InitStruct->DMA_MemoryInc));
 8005ac6:	683b      	ldr	r3, [r7, #0]
 8005ac8:	699b      	ldr	r3, [r3, #24]
 8005aca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ace:	d008      	beq.n	8005ae2 <DMA_Init+0x166>
 8005ad0:	683b      	ldr	r3, [r7, #0]
 8005ad2:	699b      	ldr	r3, [r3, #24]
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d004      	beq.n	8005ae2 <DMA_Init+0x166>
 8005ad8:	4855      	ldr	r0, [pc, #340]	; (8005c30 <DMA_Init+0x2b4>)
 8005ada:	f240 1141 	movw	r1, #321	; 0x141
 8005ade:	f7fd f9a1 	bl	8002e24 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(DMA_InitStruct->DMA_PeripheralDataSize));
 8005ae2:	683b      	ldr	r3, [r7, #0]
 8005ae4:	69db      	ldr	r3, [r3, #28]
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d00e      	beq.n	8005b08 <DMA_Init+0x18c>
 8005aea:	683b      	ldr	r3, [r7, #0]
 8005aec:	69db      	ldr	r3, [r3, #28]
 8005aee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005af2:	d009      	beq.n	8005b08 <DMA_Init+0x18c>
 8005af4:	683b      	ldr	r3, [r7, #0]
 8005af6:	69db      	ldr	r3, [r3, #28]
 8005af8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005afc:	d004      	beq.n	8005b08 <DMA_Init+0x18c>
 8005afe:	484c      	ldr	r0, [pc, #304]	; (8005c30 <DMA_Init+0x2b4>)
 8005b00:	f44f 71a1 	mov.w	r1, #322	; 0x142
 8005b04:	f7fd f98e 	bl	8002e24 <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(DMA_InitStruct->DMA_MemoryDataSize));
 8005b08:	683b      	ldr	r3, [r7, #0]
 8005b0a:	6a1b      	ldr	r3, [r3, #32]
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d00e      	beq.n	8005b2e <DMA_Init+0x1b2>
 8005b10:	683b      	ldr	r3, [r7, #0]
 8005b12:	6a1b      	ldr	r3, [r3, #32]
 8005b14:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005b18:	d009      	beq.n	8005b2e <DMA_Init+0x1b2>
 8005b1a:	683b      	ldr	r3, [r7, #0]
 8005b1c:	6a1b      	ldr	r3, [r3, #32]
 8005b1e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005b22:	d004      	beq.n	8005b2e <DMA_Init+0x1b2>
 8005b24:	4842      	ldr	r0, [pc, #264]	; (8005c30 <DMA_Init+0x2b4>)
 8005b26:	f240 1143 	movw	r1, #323	; 0x143
 8005b2a:	f7fd f97b 	bl	8002e24 <assert_failed>
  assert_param(IS_DMA_MODE(DMA_InitStruct->DMA_Mode));
 8005b2e:	683b      	ldr	r3, [r7, #0]
 8005b30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d009      	beq.n	8005b4a <DMA_Init+0x1ce>
 8005b36:	683b      	ldr	r3, [r7, #0]
 8005b38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b3a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005b3e:	d004      	beq.n	8005b4a <DMA_Init+0x1ce>
 8005b40:	483b      	ldr	r0, [pc, #236]	; (8005c30 <DMA_Init+0x2b4>)
 8005b42:	f44f 71a2 	mov.w	r1, #324	; 0x144
 8005b46:	f7fd f96d 	bl	8002e24 <assert_failed>
  assert_param(IS_DMA_PRIORITY(DMA_InitStruct->DMA_Priority));
 8005b4a:	683b      	ldr	r3, [r7, #0]
 8005b4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d013      	beq.n	8005b7a <DMA_Init+0x1fe>
 8005b52:	683b      	ldr	r3, [r7, #0]
 8005b54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b56:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005b5a:	d00e      	beq.n	8005b7a <DMA_Init+0x1fe>
 8005b5c:	683b      	ldr	r3, [r7, #0]
 8005b5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b60:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005b64:	d009      	beq.n	8005b7a <DMA_Init+0x1fe>
 8005b66:	683b      	ldr	r3, [r7, #0]
 8005b68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b6a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8005b6e:	d004      	beq.n	8005b7a <DMA_Init+0x1fe>
 8005b70:	482f      	ldr	r0, [pc, #188]	; (8005c30 <DMA_Init+0x2b4>)
 8005b72:	f240 1145 	movw	r1, #325	; 0x145
 8005b76:	f7fd f955 	bl	8002e24 <assert_failed>
  assert_param(IS_DMA_FIFO_MODE_STATE(DMA_InitStruct->DMA_FIFOMode));
 8005b7a:	683b      	ldr	r3, [r7, #0]
 8005b7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d008      	beq.n	8005b94 <DMA_Init+0x218>
 8005b82:	683b      	ldr	r3, [r7, #0]
 8005b84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b86:	2b04      	cmp	r3, #4
 8005b88:	d004      	beq.n	8005b94 <DMA_Init+0x218>
 8005b8a:	4829      	ldr	r0, [pc, #164]	; (8005c30 <DMA_Init+0x2b4>)
 8005b8c:	f44f 71a3 	mov.w	r1, #326	; 0x146
 8005b90:	f7fd f948 	bl	8002e24 <assert_failed>
  assert_param(IS_DMA_FIFO_THRESHOLD(DMA_InitStruct->DMA_FIFOThreshold));
 8005b94:	683b      	ldr	r3, [r7, #0]
 8005b96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d010      	beq.n	8005bbe <DMA_Init+0x242>
 8005b9c:	683b      	ldr	r3, [r7, #0]
 8005b9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ba0:	2b01      	cmp	r3, #1
 8005ba2:	d00c      	beq.n	8005bbe <DMA_Init+0x242>
 8005ba4:	683b      	ldr	r3, [r7, #0]
 8005ba6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ba8:	2b02      	cmp	r3, #2
 8005baa:	d008      	beq.n	8005bbe <DMA_Init+0x242>
 8005bac:	683b      	ldr	r3, [r7, #0]
 8005bae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bb0:	2b03      	cmp	r3, #3
 8005bb2:	d004      	beq.n	8005bbe <DMA_Init+0x242>
 8005bb4:	481e      	ldr	r0, [pc, #120]	; (8005c30 <DMA_Init+0x2b4>)
 8005bb6:	f240 1147 	movw	r1, #327	; 0x147
 8005bba:	f7fd f933 	bl	8002e24 <assert_failed>
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
 8005bbe:	683b      	ldr	r3, [r7, #0]
 8005bc0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d036      	beq.n	8005c34 <DMA_Init+0x2b8>
 8005bc6:	683b      	ldr	r3, [r7, #0]
 8005bc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005bca:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005bce:	d031      	beq.n	8005c34 <DMA_Init+0x2b8>
 8005bd0:	683b      	ldr	r3, [r7, #0]
 8005bd2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005bd4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005bd8:	d02c      	beq.n	8005c34 <DMA_Init+0x2b8>
 8005bda:	683b      	ldr	r3, [r7, #0]
 8005bdc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005bde:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005be2:	d027      	beq.n	8005c34 <DMA_Init+0x2b8>
 8005be4:	4812      	ldr	r0, [pc, #72]	; (8005c30 <DMA_Init+0x2b4>)
 8005be6:	f44f 71a4 	mov.w	r1, #328	; 0x148
 8005bea:	f7fd f91b 	bl	8002e24 <assert_failed>
 8005bee:	e021      	b.n	8005c34 <DMA_Init+0x2b8>
 8005bf0:	40026010 	.word	0x40026010
 8005bf4:	40026028 	.word	0x40026028
 8005bf8:	40026040 	.word	0x40026040
 8005bfc:	40026058 	.word	0x40026058
 8005c00:	40026070 	.word	0x40026070
 8005c04:	40026088 	.word	0x40026088
 8005c08:	400260a0 	.word	0x400260a0
 8005c0c:	400260b8 	.word	0x400260b8
 8005c10:	40026410 	.word	0x40026410
 8005c14:	40026428 	.word	0x40026428
 8005c18:	40026440 	.word	0x40026440
 8005c1c:	40026458 	.word	0x40026458
 8005c20:	40026470 	.word	0x40026470
 8005c24:	40026488 	.word	0x40026488
 8005c28:	400264a0 	.word	0x400264a0
 8005c2c:	400264b8 	.word	0x400264b8
 8005c30:	080084ec 	.word	0x080084ec
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));
 8005c34:	683b      	ldr	r3, [r7, #0]
 8005c36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d013      	beq.n	8005c64 <DMA_Init+0x2e8>
 8005c3c:	683b      	ldr	r3, [r7, #0]
 8005c3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c40:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005c44:	d00e      	beq.n	8005c64 <DMA_Init+0x2e8>
 8005c46:	683b      	ldr	r3, [r7, #0]
 8005c48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c4a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005c4e:	d009      	beq.n	8005c64 <DMA_Init+0x2e8>
 8005c50:	683b      	ldr	r3, [r7, #0]
 8005c52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c54:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8005c58:	d004      	beq.n	8005c64 <DMA_Init+0x2e8>
 8005c5a:	4828      	ldr	r0, [pc, #160]	; (8005cfc <DMA_Init+0x380>)
 8005c5c:	f240 1149 	movw	r1, #329	; 0x149
 8005c60:	f7fd f8e0 	bl	8002e24 <assert_failed>

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005c6a:	68fa      	ldr	r2, [r7, #12]
 8005c6c:	4b24      	ldr	r3, [pc, #144]	; (8005d00 <DMA_Init+0x384>)
 8005c6e:	4013      	ands	r3, r2
 8005c70:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8005c72:	683b      	ldr	r3, [r7, #0]
 8005c74:	681a      	ldr	r2, [r3, #0]
 8005c76:	683b      	ldr	r3, [r7, #0]
 8005c78:	68db      	ldr	r3, [r3, #12]
 8005c7a:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8005c7c:	683b      	ldr	r3, [r7, #0]
 8005c7e:	695b      	ldr	r3, [r3, #20]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8005c80:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8005c82:	683b      	ldr	r3, [r7, #0]
 8005c84:	699b      	ldr	r3, [r3, #24]
 8005c86:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8005c88:	683b      	ldr	r3, [r7, #0]
 8005c8a:	69db      	ldr	r3, [r3, #28]
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8005c8c:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8005c8e:	683b      	ldr	r3, [r7, #0]
 8005c90:	6a1b      	ldr	r3, [r3, #32]
 8005c92:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8005c94:	683b      	ldr	r3, [r7, #0]
 8005c96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8005c98:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8005c9a:	683b      	ldr	r3, [r7, #0]
 8005c9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c9e:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8005ca0:	683b      	ldr	r3, [r7, #0]
 8005ca2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8005ca4:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8005ca6:	683b      	ldr	r3, [r7, #0]
 8005ca8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005caa:	4313      	orrs	r3, r2
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8005cac:	68fa      	ldr	r2, [r7, #12]
 8005cae:	4313      	orrs	r3, r2
 8005cb0:	60fb      	str	r3, [r7, #12]
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	68fa      	ldr	r2, [r7, #12]
 8005cb6:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	695b      	ldr	r3, [r3, #20]
 8005cbc:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	f023 0307 	bic.w	r3, r3, #7
 8005cc4:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 8005cc6:	683b      	ldr	r3, [r7, #0]
 8005cc8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005cca:	683b      	ldr	r3, [r7, #0]
 8005ccc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cce:	4313      	orrs	r3, r2
 8005cd0:	68fa      	ldr	r2, [r7, #12]
 8005cd2:	4313      	orrs	r3, r2
 8005cd4:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	68fa      	ldr	r2, [r7, #12]
 8005cda:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 8005cdc:	683b      	ldr	r3, [r7, #0]
 8005cde:	691a      	ldr	r2, [r3, #16]
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 8005ce4:	683b      	ldr	r3, [r7, #0]
 8005ce6:	685a      	ldr	r2, [r3, #4]
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 8005cec:	683b      	ldr	r3, [r7, #0]
 8005cee:	689a      	ldr	r2, [r3, #8]
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	60da      	str	r2, [r3, #12]
}
 8005cf4:	3710      	adds	r7, #16
 8005cf6:	46bd      	mov	sp, r7
 8005cf8:	bd80      	pop	{r7, pc}
 8005cfa:	bf00      	nop
 8005cfc:	080084ec 	.word	0x080084ec
 8005d00:	f01c803f 	.word	0xf01c803f

08005d04 <DMA_StructInit>:
  * @param  DMA_InitStruct : pointer to a DMA_InitTypeDef structure which will 
  *         be initialized.
  * @retval None
  */
void DMA_StructInit(DMA_InitTypeDef* DMA_InitStruct)
{
 8005d04:	b480      	push	{r7}
 8005d06:	b083      	sub	sp, #12
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	6078      	str	r0, [r7, #4]
  /*-------------- Reset DMA init structure parameters values ----------------*/
  /* Initialize the DMA_Channel member */
  DMA_InitStruct->DMA_Channel = 0;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	2200      	movs	r2, #0
 8005d10:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA_PeripheralBaseAddr member */
  DMA_InitStruct->DMA_PeripheralBaseAddr = 0;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	2200      	movs	r2, #0
 8005d16:	605a      	str	r2, [r3, #4]

  /* Initialize the DMA_Memory0BaseAddr member */
  DMA_InitStruct->DMA_Memory0BaseAddr = 0;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2200      	movs	r2, #0
 8005d1c:	609a      	str	r2, [r3, #8]

  /* Initialize the DMA_DIR member */
  DMA_InitStruct->DMA_DIR = DMA_DIR_PeripheralToMemory;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	2200      	movs	r2, #0
 8005d22:	60da      	str	r2, [r3, #12]

  /* Initialize the DMA_BufferSize member */
  DMA_InitStruct->DMA_BufferSize = 0;
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	2200      	movs	r2, #0
 8005d28:	611a      	str	r2, [r3, #16]

  /* Initialize the DMA_PeripheralInc member */
  DMA_InitStruct->DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	2200      	movs	r2, #0
 8005d2e:	615a      	str	r2, [r3, #20]

  /* Initialize the DMA_MemoryInc member */
  DMA_InitStruct->DMA_MemoryInc = DMA_MemoryInc_Disable;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2200      	movs	r2, #0
 8005d34:	619a      	str	r2, [r3, #24]

  /* Initialize the DMA_PeripheralDataSize member */
  DMA_InitStruct->DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	2200      	movs	r2, #0
 8005d3a:	61da      	str	r2, [r3, #28]

  /* Initialize the DMA_MemoryDataSize member */
  DMA_InitStruct->DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	2200      	movs	r2, #0
 8005d40:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA_Mode member */
  DMA_InitStruct->DMA_Mode = DMA_Mode_Normal;
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	2200      	movs	r2, #0
 8005d46:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the DMA_Priority member */
  DMA_InitStruct->DMA_Priority = DMA_Priority_Low;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	2200      	movs	r2, #0
 8005d4c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Initialize the DMA_FIFOMode member */
  DMA_InitStruct->DMA_FIFOMode = DMA_FIFOMode_Disable;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	2200      	movs	r2, #0
 8005d52:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Initialize the DMA_FIFOThreshold member */
  DMA_InitStruct->DMA_FIFOThreshold = DMA_FIFOThreshold_1QuarterFull;
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	2200      	movs	r2, #0
 8005d58:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the DMA_MemoryBurst member */
  DMA_InitStruct->DMA_MemoryBurst = DMA_MemoryBurst_Single;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Initialize the DMA_PeripheralBurst member */
  DMA_InitStruct->DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	2200      	movs	r2, #0
 8005d64:	639a      	str	r2, [r3, #56]	; 0x38
}
 8005d66:	370c      	adds	r7, #12
 8005d68:	46bd      	mov	sp, r7
 8005d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6e:	4770      	bx	lr

08005d70 <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 8005d70:	b580      	push	{r7, lr}
 8005d72:	b082      	sub	sp, #8
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	6078      	str	r0, [r7, #4]
 8005d78:	460b      	mov	r3, r1
 8005d7a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
 8005d7c:	687a      	ldr	r2, [r7, #4]
 8005d7e:	4b31      	ldr	r3, [pc, #196]	; (8005e44 <DMA_Cmd+0xd4>)
 8005d80:	429a      	cmp	r2, r3
 8005d82:	d040      	beq.n	8005e06 <DMA_Cmd+0x96>
 8005d84:	687a      	ldr	r2, [r7, #4]
 8005d86:	4b30      	ldr	r3, [pc, #192]	; (8005e48 <DMA_Cmd+0xd8>)
 8005d88:	429a      	cmp	r2, r3
 8005d8a:	d03c      	beq.n	8005e06 <DMA_Cmd+0x96>
 8005d8c:	687a      	ldr	r2, [r7, #4]
 8005d8e:	4b2f      	ldr	r3, [pc, #188]	; (8005e4c <DMA_Cmd+0xdc>)
 8005d90:	429a      	cmp	r2, r3
 8005d92:	d038      	beq.n	8005e06 <DMA_Cmd+0x96>
 8005d94:	687a      	ldr	r2, [r7, #4]
 8005d96:	4b2e      	ldr	r3, [pc, #184]	; (8005e50 <DMA_Cmd+0xe0>)
 8005d98:	429a      	cmp	r2, r3
 8005d9a:	d034      	beq.n	8005e06 <DMA_Cmd+0x96>
 8005d9c:	687a      	ldr	r2, [r7, #4]
 8005d9e:	4b2d      	ldr	r3, [pc, #180]	; (8005e54 <DMA_Cmd+0xe4>)
 8005da0:	429a      	cmp	r2, r3
 8005da2:	d030      	beq.n	8005e06 <DMA_Cmd+0x96>
 8005da4:	687a      	ldr	r2, [r7, #4]
 8005da6:	4b2c      	ldr	r3, [pc, #176]	; (8005e58 <DMA_Cmd+0xe8>)
 8005da8:	429a      	cmp	r2, r3
 8005daa:	d02c      	beq.n	8005e06 <DMA_Cmd+0x96>
 8005dac:	687a      	ldr	r2, [r7, #4]
 8005dae:	4b2b      	ldr	r3, [pc, #172]	; (8005e5c <DMA_Cmd+0xec>)
 8005db0:	429a      	cmp	r2, r3
 8005db2:	d028      	beq.n	8005e06 <DMA_Cmd+0x96>
 8005db4:	687a      	ldr	r2, [r7, #4]
 8005db6:	4b2a      	ldr	r3, [pc, #168]	; (8005e60 <DMA_Cmd+0xf0>)
 8005db8:	429a      	cmp	r2, r3
 8005dba:	d024      	beq.n	8005e06 <DMA_Cmd+0x96>
 8005dbc:	687a      	ldr	r2, [r7, #4]
 8005dbe:	4b29      	ldr	r3, [pc, #164]	; (8005e64 <DMA_Cmd+0xf4>)
 8005dc0:	429a      	cmp	r2, r3
 8005dc2:	d020      	beq.n	8005e06 <DMA_Cmd+0x96>
 8005dc4:	687a      	ldr	r2, [r7, #4]
 8005dc6:	4b28      	ldr	r3, [pc, #160]	; (8005e68 <DMA_Cmd+0xf8>)
 8005dc8:	429a      	cmp	r2, r3
 8005dca:	d01c      	beq.n	8005e06 <DMA_Cmd+0x96>
 8005dcc:	687a      	ldr	r2, [r7, #4]
 8005dce:	4b27      	ldr	r3, [pc, #156]	; (8005e6c <DMA_Cmd+0xfc>)
 8005dd0:	429a      	cmp	r2, r3
 8005dd2:	d018      	beq.n	8005e06 <DMA_Cmd+0x96>
 8005dd4:	687a      	ldr	r2, [r7, #4]
 8005dd6:	4b26      	ldr	r3, [pc, #152]	; (8005e70 <DMA_Cmd+0x100>)
 8005dd8:	429a      	cmp	r2, r3
 8005dda:	d014      	beq.n	8005e06 <DMA_Cmd+0x96>
 8005ddc:	687a      	ldr	r2, [r7, #4]
 8005dde:	4b25      	ldr	r3, [pc, #148]	; (8005e74 <DMA_Cmd+0x104>)
 8005de0:	429a      	cmp	r2, r3
 8005de2:	d010      	beq.n	8005e06 <DMA_Cmd+0x96>
 8005de4:	687a      	ldr	r2, [r7, #4]
 8005de6:	4b24      	ldr	r3, [pc, #144]	; (8005e78 <DMA_Cmd+0x108>)
 8005de8:	429a      	cmp	r2, r3
 8005dea:	d00c      	beq.n	8005e06 <DMA_Cmd+0x96>
 8005dec:	687a      	ldr	r2, [r7, #4]
 8005dee:	4b23      	ldr	r3, [pc, #140]	; (8005e7c <DMA_Cmd+0x10c>)
 8005df0:	429a      	cmp	r2, r3
 8005df2:	d008      	beq.n	8005e06 <DMA_Cmd+0x96>
 8005df4:	687a      	ldr	r2, [r7, #4]
 8005df6:	4b22      	ldr	r3, [pc, #136]	; (8005e80 <DMA_Cmd+0x110>)
 8005df8:	429a      	cmp	r2, r3
 8005dfa:	d004      	beq.n	8005e06 <DMA_Cmd+0x96>
 8005dfc:	4821      	ldr	r0, [pc, #132]	; (8005e84 <DMA_Cmd+0x114>)
 8005dfe:	f240 11d9 	movw	r1, #473	; 0x1d9
 8005e02:	f7fd f80f 	bl	8002e24 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(NewState));
 8005e06:	78fb      	ldrb	r3, [r7, #3]
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d007      	beq.n	8005e1c <DMA_Cmd+0xac>
 8005e0c:	78fb      	ldrb	r3, [r7, #3]
 8005e0e:	2b01      	cmp	r3, #1
 8005e10:	d004      	beq.n	8005e1c <DMA_Cmd+0xac>
 8005e12:	481c      	ldr	r0, [pc, #112]	; (8005e84 <DMA_Cmd+0x114>)
 8005e14:	f44f 71ed 	mov.w	r1, #474	; 0x1da
 8005e18:	f7fd f804 	bl	8002e24 <assert_failed>

  if (NewState != DISABLE)
 8005e1c:	78fb      	ldrb	r3, [r7, #3]
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d006      	beq.n	8005e30 <DMA_Cmd+0xc0>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	f043 0201 	orr.w	r2, r3, #1
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	601a      	str	r2, [r3, #0]
 8005e2e:	e005      	b.n	8005e3c <DMA_Cmd+0xcc>
  }
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	f023 0201 	bic.w	r2, r3, #1
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	601a      	str	r2, [r3, #0]
  }
}
 8005e3c:	3708      	adds	r7, #8
 8005e3e:	46bd      	mov	sp, r7
 8005e40:	bd80      	pop	{r7, pc}
 8005e42:	bf00      	nop
 8005e44:	40026010 	.word	0x40026010
 8005e48:	40026028 	.word	0x40026028
 8005e4c:	40026040 	.word	0x40026040
 8005e50:	40026058 	.word	0x40026058
 8005e54:	40026070 	.word	0x40026070
 8005e58:	40026088 	.word	0x40026088
 8005e5c:	400260a0 	.word	0x400260a0
 8005e60:	400260b8 	.word	0x400260b8
 8005e64:	40026410 	.word	0x40026410
 8005e68:	40026428 	.word	0x40026428
 8005e6c:	40026440 	.word	0x40026440
 8005e70:	40026458 	.word	0x40026458
 8005e74:	40026470 	.word	0x40026470
 8005e78:	40026488 	.word	0x40026488
 8005e7c:	400264a0 	.word	0x400264a0
 8005e80:	400264b8 	.word	0x400264b8
 8005e84:	080084ec 	.word	0x080084ec

08005e88 <DMA_SetCurrDataCounter>:
  *         DMAy_SxPAR register is considered as Peripheral.
  *      
  * @retval The number of remaining data units in the current DMAy Streamx transfer.
  */
void DMA_SetCurrDataCounter(DMA_Stream_TypeDef* DMAy_Streamx, uint16_t Counter)
{
 8005e88:	b580      	push	{r7, lr}
 8005e8a:	b082      	sub	sp, #8
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	6078      	str	r0, [r7, #4]
 8005e90:	460b      	mov	r3, r1
 8005e92:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
 8005e94:	687a      	ldr	r2, [r7, #4]
 8005e96:	4b25      	ldr	r3, [pc, #148]	; (8005f2c <DMA_SetCurrDataCounter+0xa4>)
 8005e98:	429a      	cmp	r2, r3
 8005e9a:	d040      	beq.n	8005f1e <DMA_SetCurrDataCounter+0x96>
 8005e9c:	687a      	ldr	r2, [r7, #4]
 8005e9e:	4b24      	ldr	r3, [pc, #144]	; (8005f30 <DMA_SetCurrDataCounter+0xa8>)
 8005ea0:	429a      	cmp	r2, r3
 8005ea2:	d03c      	beq.n	8005f1e <DMA_SetCurrDataCounter+0x96>
 8005ea4:	687a      	ldr	r2, [r7, #4]
 8005ea6:	4b23      	ldr	r3, [pc, #140]	; (8005f34 <DMA_SetCurrDataCounter+0xac>)
 8005ea8:	429a      	cmp	r2, r3
 8005eaa:	d038      	beq.n	8005f1e <DMA_SetCurrDataCounter+0x96>
 8005eac:	687a      	ldr	r2, [r7, #4]
 8005eae:	4b22      	ldr	r3, [pc, #136]	; (8005f38 <DMA_SetCurrDataCounter+0xb0>)
 8005eb0:	429a      	cmp	r2, r3
 8005eb2:	d034      	beq.n	8005f1e <DMA_SetCurrDataCounter+0x96>
 8005eb4:	687a      	ldr	r2, [r7, #4]
 8005eb6:	4b21      	ldr	r3, [pc, #132]	; (8005f3c <DMA_SetCurrDataCounter+0xb4>)
 8005eb8:	429a      	cmp	r2, r3
 8005eba:	d030      	beq.n	8005f1e <DMA_SetCurrDataCounter+0x96>
 8005ebc:	687a      	ldr	r2, [r7, #4]
 8005ebe:	4b20      	ldr	r3, [pc, #128]	; (8005f40 <DMA_SetCurrDataCounter+0xb8>)
 8005ec0:	429a      	cmp	r2, r3
 8005ec2:	d02c      	beq.n	8005f1e <DMA_SetCurrDataCounter+0x96>
 8005ec4:	687a      	ldr	r2, [r7, #4]
 8005ec6:	4b1f      	ldr	r3, [pc, #124]	; (8005f44 <DMA_SetCurrDataCounter+0xbc>)
 8005ec8:	429a      	cmp	r2, r3
 8005eca:	d028      	beq.n	8005f1e <DMA_SetCurrDataCounter+0x96>
 8005ecc:	687a      	ldr	r2, [r7, #4]
 8005ece:	4b1e      	ldr	r3, [pc, #120]	; (8005f48 <DMA_SetCurrDataCounter+0xc0>)
 8005ed0:	429a      	cmp	r2, r3
 8005ed2:	d024      	beq.n	8005f1e <DMA_SetCurrDataCounter+0x96>
 8005ed4:	687a      	ldr	r2, [r7, #4]
 8005ed6:	4b1d      	ldr	r3, [pc, #116]	; (8005f4c <DMA_SetCurrDataCounter+0xc4>)
 8005ed8:	429a      	cmp	r2, r3
 8005eda:	d020      	beq.n	8005f1e <DMA_SetCurrDataCounter+0x96>
 8005edc:	687a      	ldr	r2, [r7, #4]
 8005ede:	4b1c      	ldr	r3, [pc, #112]	; (8005f50 <DMA_SetCurrDataCounter+0xc8>)
 8005ee0:	429a      	cmp	r2, r3
 8005ee2:	d01c      	beq.n	8005f1e <DMA_SetCurrDataCounter+0x96>
 8005ee4:	687a      	ldr	r2, [r7, #4]
 8005ee6:	4b1b      	ldr	r3, [pc, #108]	; (8005f54 <DMA_SetCurrDataCounter+0xcc>)
 8005ee8:	429a      	cmp	r2, r3
 8005eea:	d018      	beq.n	8005f1e <DMA_SetCurrDataCounter+0x96>
 8005eec:	687a      	ldr	r2, [r7, #4]
 8005eee:	4b1a      	ldr	r3, [pc, #104]	; (8005f58 <DMA_SetCurrDataCounter+0xd0>)
 8005ef0:	429a      	cmp	r2, r3
 8005ef2:	d014      	beq.n	8005f1e <DMA_SetCurrDataCounter+0x96>
 8005ef4:	687a      	ldr	r2, [r7, #4]
 8005ef6:	4b19      	ldr	r3, [pc, #100]	; (8005f5c <DMA_SetCurrDataCounter+0xd4>)
 8005ef8:	429a      	cmp	r2, r3
 8005efa:	d010      	beq.n	8005f1e <DMA_SetCurrDataCounter+0x96>
 8005efc:	687a      	ldr	r2, [r7, #4]
 8005efe:	4b18      	ldr	r3, [pc, #96]	; (8005f60 <DMA_SetCurrDataCounter+0xd8>)
 8005f00:	429a      	cmp	r2, r3
 8005f02:	d00c      	beq.n	8005f1e <DMA_SetCurrDataCounter+0x96>
 8005f04:	687a      	ldr	r2, [r7, #4]
 8005f06:	4b17      	ldr	r3, [pc, #92]	; (8005f64 <DMA_SetCurrDataCounter+0xdc>)
 8005f08:	429a      	cmp	r2, r3
 8005f0a:	d008      	beq.n	8005f1e <DMA_SetCurrDataCounter+0x96>
 8005f0c:	687a      	ldr	r2, [r7, #4]
 8005f0e:	4b16      	ldr	r3, [pc, #88]	; (8005f68 <DMA_SetCurrDataCounter+0xe0>)
 8005f10:	429a      	cmp	r2, r3
 8005f12:	d004      	beq.n	8005f1e <DMA_SetCurrDataCounter+0x96>
 8005f14:	4815      	ldr	r0, [pc, #84]	; (8005f6c <DMA_SetCurrDataCounter+0xe4>)
 8005f16:	f240 2175 	movw	r1, #629	; 0x275
 8005f1a:	f7fc ff83 	bl	8002e24 <assert_failed>

  /* Write the number of data units to be transferred */
  DMAy_Streamx->NDTR = (uint16_t)Counter;
 8005f1e:	887a      	ldrh	r2, [r7, #2]
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	605a      	str	r2, [r3, #4]
}
 8005f24:	3708      	adds	r7, #8
 8005f26:	46bd      	mov	sp, r7
 8005f28:	bd80      	pop	{r7, pc}
 8005f2a:	bf00      	nop
 8005f2c:	40026010 	.word	0x40026010
 8005f30:	40026028 	.word	0x40026028
 8005f34:	40026040 	.word	0x40026040
 8005f38:	40026058 	.word	0x40026058
 8005f3c:	40026070 	.word	0x40026070
 8005f40:	40026088 	.word	0x40026088
 8005f44:	400260a0 	.word	0x400260a0
 8005f48:	400260b8 	.word	0x400260b8
 8005f4c:	40026410 	.word	0x40026410
 8005f50:	40026428 	.word	0x40026428
 8005f54:	40026440 	.word	0x40026440
 8005f58:	40026458 	.word	0x40026458
 8005f5c:	40026470 	.word	0x40026470
 8005f60:	40026488 	.word	0x40026488
 8005f64:	400264a0 	.word	0x400264a0
 8005f68:	400264b8 	.word	0x400264b8
 8005f6c:	080084ec 	.word	0x080084ec

08005f70 <DMA_GetCmdStatus>:
  *          of this single data is finished.  
  *      
  * @retval Current state of the DMAy Streamx (ENABLE or DISABLE).
  */
FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx)
{
 8005f70:	b580      	push	{r7, lr}
 8005f72:	b084      	sub	sp, #16
 8005f74:	af00      	add	r7, sp, #0
 8005f76:	6078      	str	r0, [r7, #4]
  FunctionalState state = DISABLE;
 8005f78:	2300      	movs	r3, #0
 8005f7a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
 8005f7c:	687a      	ldr	r2, [r7, #4]
 8005f7e:	4b2a      	ldr	r3, [pc, #168]	; (8006028 <DMA_GetCmdStatus+0xb8>)
 8005f80:	429a      	cmp	r2, r3
 8005f82:	d040      	beq.n	8006006 <DMA_GetCmdStatus+0x96>
 8005f84:	687a      	ldr	r2, [r7, #4]
 8005f86:	4b29      	ldr	r3, [pc, #164]	; (800602c <DMA_GetCmdStatus+0xbc>)
 8005f88:	429a      	cmp	r2, r3
 8005f8a:	d03c      	beq.n	8006006 <DMA_GetCmdStatus+0x96>
 8005f8c:	687a      	ldr	r2, [r7, #4]
 8005f8e:	4b28      	ldr	r3, [pc, #160]	; (8006030 <DMA_GetCmdStatus+0xc0>)
 8005f90:	429a      	cmp	r2, r3
 8005f92:	d038      	beq.n	8006006 <DMA_GetCmdStatus+0x96>
 8005f94:	687a      	ldr	r2, [r7, #4]
 8005f96:	4b27      	ldr	r3, [pc, #156]	; (8006034 <DMA_GetCmdStatus+0xc4>)
 8005f98:	429a      	cmp	r2, r3
 8005f9a:	d034      	beq.n	8006006 <DMA_GetCmdStatus+0x96>
 8005f9c:	687a      	ldr	r2, [r7, #4]
 8005f9e:	4b26      	ldr	r3, [pc, #152]	; (8006038 <DMA_GetCmdStatus+0xc8>)
 8005fa0:	429a      	cmp	r2, r3
 8005fa2:	d030      	beq.n	8006006 <DMA_GetCmdStatus+0x96>
 8005fa4:	687a      	ldr	r2, [r7, #4]
 8005fa6:	4b25      	ldr	r3, [pc, #148]	; (800603c <DMA_GetCmdStatus+0xcc>)
 8005fa8:	429a      	cmp	r2, r3
 8005faa:	d02c      	beq.n	8006006 <DMA_GetCmdStatus+0x96>
 8005fac:	687a      	ldr	r2, [r7, #4]
 8005fae:	4b24      	ldr	r3, [pc, #144]	; (8006040 <DMA_GetCmdStatus+0xd0>)
 8005fb0:	429a      	cmp	r2, r3
 8005fb2:	d028      	beq.n	8006006 <DMA_GetCmdStatus+0x96>
 8005fb4:	687a      	ldr	r2, [r7, #4]
 8005fb6:	4b23      	ldr	r3, [pc, #140]	; (8006044 <DMA_GetCmdStatus+0xd4>)
 8005fb8:	429a      	cmp	r2, r3
 8005fba:	d024      	beq.n	8006006 <DMA_GetCmdStatus+0x96>
 8005fbc:	687a      	ldr	r2, [r7, #4]
 8005fbe:	4b22      	ldr	r3, [pc, #136]	; (8006048 <DMA_GetCmdStatus+0xd8>)
 8005fc0:	429a      	cmp	r2, r3
 8005fc2:	d020      	beq.n	8006006 <DMA_GetCmdStatus+0x96>
 8005fc4:	687a      	ldr	r2, [r7, #4]
 8005fc6:	4b21      	ldr	r3, [pc, #132]	; (800604c <DMA_GetCmdStatus+0xdc>)
 8005fc8:	429a      	cmp	r2, r3
 8005fca:	d01c      	beq.n	8006006 <DMA_GetCmdStatus+0x96>
 8005fcc:	687a      	ldr	r2, [r7, #4]
 8005fce:	4b20      	ldr	r3, [pc, #128]	; (8006050 <DMA_GetCmdStatus+0xe0>)
 8005fd0:	429a      	cmp	r2, r3
 8005fd2:	d018      	beq.n	8006006 <DMA_GetCmdStatus+0x96>
 8005fd4:	687a      	ldr	r2, [r7, #4]
 8005fd6:	4b1f      	ldr	r3, [pc, #124]	; (8006054 <DMA_GetCmdStatus+0xe4>)
 8005fd8:	429a      	cmp	r2, r3
 8005fda:	d014      	beq.n	8006006 <DMA_GetCmdStatus+0x96>
 8005fdc:	687a      	ldr	r2, [r7, #4]
 8005fde:	4b1e      	ldr	r3, [pc, #120]	; (8006058 <DMA_GetCmdStatus+0xe8>)
 8005fe0:	429a      	cmp	r2, r3
 8005fe2:	d010      	beq.n	8006006 <DMA_GetCmdStatus+0x96>
 8005fe4:	687a      	ldr	r2, [r7, #4]
 8005fe6:	4b1d      	ldr	r3, [pc, #116]	; (800605c <DMA_GetCmdStatus+0xec>)
 8005fe8:	429a      	cmp	r2, r3
 8005fea:	d00c      	beq.n	8006006 <DMA_GetCmdStatus+0x96>
 8005fec:	687a      	ldr	r2, [r7, #4]
 8005fee:	4b1c      	ldr	r3, [pc, #112]	; (8006060 <DMA_GetCmdStatus+0xf0>)
 8005ff0:	429a      	cmp	r2, r3
 8005ff2:	d008      	beq.n	8006006 <DMA_GetCmdStatus+0x96>
 8005ff4:	687a      	ldr	r2, [r7, #4]
 8005ff6:	4b1b      	ldr	r3, [pc, #108]	; (8006064 <DMA_GetCmdStatus+0xf4>)
 8005ff8:	429a      	cmp	r2, r3
 8005ffa:	d004      	beq.n	8006006 <DMA_GetCmdStatus+0x96>
 8005ffc:	481a      	ldr	r0, [pc, #104]	; (8006068 <DMA_GetCmdStatus+0xf8>)
 8005ffe:	f240 31a2 	movw	r1, #930	; 0x3a2
 8006002:	f7fc ff0f 	bl	8002e24 <assert_failed>

  if ((DMAy_Streamx->CR & (uint32_t)DMA_SxCR_EN) != 0)
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	f003 0301 	and.w	r3, r3, #1
 800600e:	2b00      	cmp	r3, #0
 8006010:	d002      	beq.n	8006018 <DMA_GetCmdStatus+0xa8>
  {
    /* The selected DMAy Streamx EN bit is set (DMA is still transferring) */
    state = ENABLE;
 8006012:	2301      	movs	r3, #1
 8006014:	73fb      	strb	r3, [r7, #15]
 8006016:	e001      	b.n	800601c <DMA_GetCmdStatus+0xac>
  }
  else
  {
    /* The selected DMAy Streamx EN bit is cleared (DMA is disabled and 
        all transfers are complete) */
    state = DISABLE;
 8006018:	2300      	movs	r3, #0
 800601a:	73fb      	strb	r3, [r7, #15]
  }
  return state;
 800601c:	7bfb      	ldrb	r3, [r7, #15]
}
 800601e:	4618      	mov	r0, r3
 8006020:	3710      	adds	r7, #16
 8006022:	46bd      	mov	sp, r7
 8006024:	bd80      	pop	{r7, pc}
 8006026:	bf00      	nop
 8006028:	40026010 	.word	0x40026010
 800602c:	40026028 	.word	0x40026028
 8006030:	40026040 	.word	0x40026040
 8006034:	40026058 	.word	0x40026058
 8006038:	40026070 	.word	0x40026070
 800603c:	40026088 	.word	0x40026088
 8006040:	400260a0 	.word	0x400260a0
 8006044:	400260b8 	.word	0x400260b8
 8006048:	40026410 	.word	0x40026410
 800604c:	40026428 	.word	0x40026428
 8006050:	40026440 	.word	0x40026440
 8006054:	40026458 	.word	0x40026458
 8006058:	40026470 	.word	0x40026470
 800605c:	40026488 	.word	0x40026488
 8006060:	400264a0 	.word	0x400264a0
 8006064:	400264b8 	.word	0x400264b8
 8006068:	080084ec 	.word	0x080084ec

0800606c <DMA_ITConfig>:
  * @param  NewState: new state of the specified DMA interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DMA_ITConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT, FunctionalState NewState)
{
 800606c:	b580      	push	{r7, lr}
 800606e:	b084      	sub	sp, #16
 8006070:	af00      	add	r7, sp, #0
 8006072:	60f8      	str	r0, [r7, #12]
 8006074:	60b9      	str	r1, [r7, #8]
 8006076:	4613      	mov	r3, r2
 8006078:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
 800607a:	68fa      	ldr	r2, [r7, #12]
 800607c:	4b45      	ldr	r3, [pc, #276]	; (8006194 <DMA_ITConfig+0x128>)
 800607e:	429a      	cmp	r2, r3
 8006080:	d040      	beq.n	8006104 <DMA_ITConfig+0x98>
 8006082:	68fa      	ldr	r2, [r7, #12]
 8006084:	4b44      	ldr	r3, [pc, #272]	; (8006198 <DMA_ITConfig+0x12c>)
 8006086:	429a      	cmp	r2, r3
 8006088:	d03c      	beq.n	8006104 <DMA_ITConfig+0x98>
 800608a:	68fa      	ldr	r2, [r7, #12]
 800608c:	4b43      	ldr	r3, [pc, #268]	; (800619c <DMA_ITConfig+0x130>)
 800608e:	429a      	cmp	r2, r3
 8006090:	d038      	beq.n	8006104 <DMA_ITConfig+0x98>
 8006092:	68fa      	ldr	r2, [r7, #12]
 8006094:	4b42      	ldr	r3, [pc, #264]	; (80061a0 <DMA_ITConfig+0x134>)
 8006096:	429a      	cmp	r2, r3
 8006098:	d034      	beq.n	8006104 <DMA_ITConfig+0x98>
 800609a:	68fa      	ldr	r2, [r7, #12]
 800609c:	4b41      	ldr	r3, [pc, #260]	; (80061a4 <DMA_ITConfig+0x138>)
 800609e:	429a      	cmp	r2, r3
 80060a0:	d030      	beq.n	8006104 <DMA_ITConfig+0x98>
 80060a2:	68fa      	ldr	r2, [r7, #12]
 80060a4:	4b40      	ldr	r3, [pc, #256]	; (80061a8 <DMA_ITConfig+0x13c>)
 80060a6:	429a      	cmp	r2, r3
 80060a8:	d02c      	beq.n	8006104 <DMA_ITConfig+0x98>
 80060aa:	68fa      	ldr	r2, [r7, #12]
 80060ac:	4b3f      	ldr	r3, [pc, #252]	; (80061ac <DMA_ITConfig+0x140>)
 80060ae:	429a      	cmp	r2, r3
 80060b0:	d028      	beq.n	8006104 <DMA_ITConfig+0x98>
 80060b2:	68fa      	ldr	r2, [r7, #12]
 80060b4:	4b3e      	ldr	r3, [pc, #248]	; (80061b0 <DMA_ITConfig+0x144>)
 80060b6:	429a      	cmp	r2, r3
 80060b8:	d024      	beq.n	8006104 <DMA_ITConfig+0x98>
 80060ba:	68fa      	ldr	r2, [r7, #12]
 80060bc:	4b3d      	ldr	r3, [pc, #244]	; (80061b4 <DMA_ITConfig+0x148>)
 80060be:	429a      	cmp	r2, r3
 80060c0:	d020      	beq.n	8006104 <DMA_ITConfig+0x98>
 80060c2:	68fa      	ldr	r2, [r7, #12]
 80060c4:	4b3c      	ldr	r3, [pc, #240]	; (80061b8 <DMA_ITConfig+0x14c>)
 80060c6:	429a      	cmp	r2, r3
 80060c8:	d01c      	beq.n	8006104 <DMA_ITConfig+0x98>
 80060ca:	68fa      	ldr	r2, [r7, #12]
 80060cc:	4b3b      	ldr	r3, [pc, #236]	; (80061bc <DMA_ITConfig+0x150>)
 80060ce:	429a      	cmp	r2, r3
 80060d0:	d018      	beq.n	8006104 <DMA_ITConfig+0x98>
 80060d2:	68fa      	ldr	r2, [r7, #12]
 80060d4:	4b3a      	ldr	r3, [pc, #232]	; (80061c0 <DMA_ITConfig+0x154>)
 80060d6:	429a      	cmp	r2, r3
 80060d8:	d014      	beq.n	8006104 <DMA_ITConfig+0x98>
 80060da:	68fa      	ldr	r2, [r7, #12]
 80060dc:	4b39      	ldr	r3, [pc, #228]	; (80061c4 <DMA_ITConfig+0x158>)
 80060de:	429a      	cmp	r2, r3
 80060e0:	d010      	beq.n	8006104 <DMA_ITConfig+0x98>
 80060e2:	68fa      	ldr	r2, [r7, #12]
 80060e4:	4b38      	ldr	r3, [pc, #224]	; (80061c8 <DMA_ITConfig+0x15c>)
 80060e6:	429a      	cmp	r2, r3
 80060e8:	d00c      	beq.n	8006104 <DMA_ITConfig+0x98>
 80060ea:	68fa      	ldr	r2, [r7, #12]
 80060ec:	4b37      	ldr	r3, [pc, #220]	; (80061cc <DMA_ITConfig+0x160>)
 80060ee:	429a      	cmp	r2, r3
 80060f0:	d008      	beq.n	8006104 <DMA_ITConfig+0x98>
 80060f2:	68fa      	ldr	r2, [r7, #12]
 80060f4:	4b36      	ldr	r3, [pc, #216]	; (80061d0 <DMA_ITConfig+0x164>)
 80060f6:	429a      	cmp	r2, r3
 80060f8:	d004      	beq.n	8006104 <DMA_ITConfig+0x98>
 80060fa:	4836      	ldr	r0, [pc, #216]	; (80061d4 <DMA_ITConfig+0x168>)
 80060fc:	f240 414f 	movw	r1, #1103	; 0x44f
 8006100:	f7fc fe90 	bl	8002e24 <assert_failed>
  assert_param(IS_DMA_CONFIG_IT(DMA_IT));
 8006104:	68bb      	ldr	r3, [r7, #8]
 8006106:	f023 039e 	bic.w	r3, r3, #158	; 0x9e
 800610a:	2b00      	cmp	r3, #0
 800610c:	d102      	bne.n	8006114 <DMA_ITConfig+0xa8>
 800610e:	68bb      	ldr	r3, [r7, #8]
 8006110:	2b00      	cmp	r3, #0
 8006112:	d104      	bne.n	800611e <DMA_ITConfig+0xb2>
 8006114:	482f      	ldr	r0, [pc, #188]	; (80061d4 <DMA_ITConfig+0x168>)
 8006116:	f44f 618a 	mov.w	r1, #1104	; 0x450
 800611a:	f7fc fe83 	bl	8002e24 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(NewState));
 800611e:	79fb      	ldrb	r3, [r7, #7]
 8006120:	2b00      	cmp	r3, #0
 8006122:	d007      	beq.n	8006134 <DMA_ITConfig+0xc8>
 8006124:	79fb      	ldrb	r3, [r7, #7]
 8006126:	2b01      	cmp	r3, #1
 8006128:	d004      	beq.n	8006134 <DMA_ITConfig+0xc8>
 800612a:	482a      	ldr	r0, [pc, #168]	; (80061d4 <DMA_ITConfig+0x168>)
 800612c:	f240 4151 	movw	r1, #1105	; 0x451
 8006130:	f7fc fe78 	bl	8002e24 <assert_failed>

  /* Check if the DMA_IT parameter contains a FIFO interrupt */
  if ((DMA_IT & DMA_IT_FE) != 0)
 8006134:	68bb      	ldr	r3, [r7, #8]
 8006136:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800613a:	2b00      	cmp	r3, #0
 800613c:	d00f      	beq.n	800615e <DMA_ITConfig+0xf2>
  {
    if (NewState != DISABLE)
 800613e:	79fb      	ldrb	r3, [r7, #7]
 8006140:	2b00      	cmp	r3, #0
 8006142:	d006      	beq.n	8006152 <DMA_ITConfig+0xe6>
    {
      /* Enable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR |= (uint32_t)DMA_IT_FE;
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	695b      	ldr	r3, [r3, #20]
 8006148:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	615a      	str	r2, [r3, #20]
 8006150:	e005      	b.n	800615e <DMA_ITConfig+0xf2>
    }    
    else 
    {
      /* Disable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR &= ~(uint32_t)DMA_IT_FE;  
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	695b      	ldr	r3, [r3, #20]
 8006156:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	615a      	str	r2, [r3, #20]
    }
  }

  /* Check if the DMA_IT parameter contains a Transfer interrupt */
  if (DMA_IT != DMA_IT_FE)
 800615e:	68bb      	ldr	r3, [r7, #8]
 8006160:	2b80      	cmp	r3, #128	; 0x80
 8006162:	d014      	beq.n	800618e <DMA_ITConfig+0x122>
  {
    if (NewState != DISABLE)
 8006164:	79fb      	ldrb	r3, [r7, #7]
 8006166:	2b00      	cmp	r3, #0
 8006168:	d008      	beq.n	800617c <DMA_ITConfig+0x110>
    {
      /* Enable the selected DMA transfer interrupts */
      DMAy_Streamx->CR |= (uint32_t)(DMA_IT  & TRANSFER_IT_ENABLE_MASK);
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	681a      	ldr	r2, [r3, #0]
 800616e:	68bb      	ldr	r3, [r7, #8]
 8006170:	f003 031e 	and.w	r3, r3, #30
 8006174:	431a      	orrs	r2, r3
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	601a      	str	r2, [r3, #0]
 800617a:	e008      	b.n	800618e <DMA_ITConfig+0x122>
    }
    else
    {
      /* Disable the selected DMA transfer interrupts */
      DMAy_Streamx->CR &= ~(uint32_t)(DMA_IT & TRANSFER_IT_ENABLE_MASK);
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	681a      	ldr	r2, [r3, #0]
 8006180:	68bb      	ldr	r3, [r7, #8]
 8006182:	f003 031e 	and.w	r3, r3, #30
 8006186:	43db      	mvns	r3, r3
 8006188:	401a      	ands	r2, r3
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	601a      	str	r2, [r3, #0]
    }    
  }
}
 800618e:	3710      	adds	r7, #16
 8006190:	46bd      	mov	sp, r7
 8006192:	bd80      	pop	{r7, pc}
 8006194:	40026010 	.word	0x40026010
 8006198:	40026028 	.word	0x40026028
 800619c:	40026040 	.word	0x40026040
 80061a0:	40026058 	.word	0x40026058
 80061a4:	40026070 	.word	0x40026070
 80061a8:	40026088 	.word	0x40026088
 80061ac:	400260a0 	.word	0x400260a0
 80061b0:	400260b8 	.word	0x400260b8
 80061b4:	40026410 	.word	0x40026410
 80061b8:	40026428 	.word	0x40026428
 80061bc:	40026440 	.word	0x40026440
 80061c0:	40026458 	.word	0x40026458
 80061c4:	40026470 	.word	0x40026470
 80061c8:	40026488 	.word	0x40026488
 80061cc:	400264a0 	.word	0x400264a0
 80061d0:	400264b8 	.word	0x400264b8
 80061d4:	080084ec 	.word	0x080084ec

080061d8 <DMA_GetITStatus>:
  *            @arg DMA_IT_FEIFx:  Streamx FIFO error interrupt
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_IT (SET or RESET).
  */
ITStatus DMA_GetITStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT)
{
 80061d8:	b580      	push	{r7, lr}
 80061da:	b086      	sub	sp, #24
 80061dc:	af00      	add	r7, sp, #0
 80061de:	6078      	str	r0, [r7, #4]
 80061e0:	6039      	str	r1, [r7, #0]
  ITStatus bitstatus = RESET;
 80061e2:	2300      	movs	r3, #0
 80061e4:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0, enablestatus = 0;
 80061e6:	2300      	movs	r3, #0
 80061e8:	60fb      	str	r3, [r7, #12]
 80061ea:	2300      	movs	r3, #0
 80061ec:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
 80061ee:	687a      	ldr	r2, [r7, #4]
 80061f0:	4b97      	ldr	r3, [pc, #604]	; (8006450 <DMA_GetITStatus+0x278>)
 80061f2:	429a      	cmp	r2, r3
 80061f4:	d040      	beq.n	8006278 <DMA_GetITStatus+0xa0>
 80061f6:	687a      	ldr	r2, [r7, #4]
 80061f8:	4b96      	ldr	r3, [pc, #600]	; (8006454 <DMA_GetITStatus+0x27c>)
 80061fa:	429a      	cmp	r2, r3
 80061fc:	d03c      	beq.n	8006278 <DMA_GetITStatus+0xa0>
 80061fe:	687a      	ldr	r2, [r7, #4]
 8006200:	4b95      	ldr	r3, [pc, #596]	; (8006458 <DMA_GetITStatus+0x280>)
 8006202:	429a      	cmp	r2, r3
 8006204:	d038      	beq.n	8006278 <DMA_GetITStatus+0xa0>
 8006206:	687a      	ldr	r2, [r7, #4]
 8006208:	4b94      	ldr	r3, [pc, #592]	; (800645c <DMA_GetITStatus+0x284>)
 800620a:	429a      	cmp	r2, r3
 800620c:	d034      	beq.n	8006278 <DMA_GetITStatus+0xa0>
 800620e:	687a      	ldr	r2, [r7, #4]
 8006210:	4b93      	ldr	r3, [pc, #588]	; (8006460 <DMA_GetITStatus+0x288>)
 8006212:	429a      	cmp	r2, r3
 8006214:	d030      	beq.n	8006278 <DMA_GetITStatus+0xa0>
 8006216:	687a      	ldr	r2, [r7, #4]
 8006218:	4b92      	ldr	r3, [pc, #584]	; (8006464 <DMA_GetITStatus+0x28c>)
 800621a:	429a      	cmp	r2, r3
 800621c:	d02c      	beq.n	8006278 <DMA_GetITStatus+0xa0>
 800621e:	687a      	ldr	r2, [r7, #4]
 8006220:	4b91      	ldr	r3, [pc, #580]	; (8006468 <DMA_GetITStatus+0x290>)
 8006222:	429a      	cmp	r2, r3
 8006224:	d028      	beq.n	8006278 <DMA_GetITStatus+0xa0>
 8006226:	687a      	ldr	r2, [r7, #4]
 8006228:	4b90      	ldr	r3, [pc, #576]	; (800646c <DMA_GetITStatus+0x294>)
 800622a:	429a      	cmp	r2, r3
 800622c:	d024      	beq.n	8006278 <DMA_GetITStatus+0xa0>
 800622e:	687a      	ldr	r2, [r7, #4]
 8006230:	4b8f      	ldr	r3, [pc, #572]	; (8006470 <DMA_GetITStatus+0x298>)
 8006232:	429a      	cmp	r2, r3
 8006234:	d020      	beq.n	8006278 <DMA_GetITStatus+0xa0>
 8006236:	687a      	ldr	r2, [r7, #4]
 8006238:	4b8e      	ldr	r3, [pc, #568]	; (8006474 <DMA_GetITStatus+0x29c>)
 800623a:	429a      	cmp	r2, r3
 800623c:	d01c      	beq.n	8006278 <DMA_GetITStatus+0xa0>
 800623e:	687a      	ldr	r2, [r7, #4]
 8006240:	4b8d      	ldr	r3, [pc, #564]	; (8006478 <DMA_GetITStatus+0x2a0>)
 8006242:	429a      	cmp	r2, r3
 8006244:	d018      	beq.n	8006278 <DMA_GetITStatus+0xa0>
 8006246:	687a      	ldr	r2, [r7, #4]
 8006248:	4b8c      	ldr	r3, [pc, #560]	; (800647c <DMA_GetITStatus+0x2a4>)
 800624a:	429a      	cmp	r2, r3
 800624c:	d014      	beq.n	8006278 <DMA_GetITStatus+0xa0>
 800624e:	687a      	ldr	r2, [r7, #4]
 8006250:	4b8b      	ldr	r3, [pc, #556]	; (8006480 <DMA_GetITStatus+0x2a8>)
 8006252:	429a      	cmp	r2, r3
 8006254:	d010      	beq.n	8006278 <DMA_GetITStatus+0xa0>
 8006256:	687a      	ldr	r2, [r7, #4]
 8006258:	4b8a      	ldr	r3, [pc, #552]	; (8006484 <DMA_GetITStatus+0x2ac>)
 800625a:	429a      	cmp	r2, r3
 800625c:	d00c      	beq.n	8006278 <DMA_GetITStatus+0xa0>
 800625e:	687a      	ldr	r2, [r7, #4]
 8006260:	4b89      	ldr	r3, [pc, #548]	; (8006488 <DMA_GetITStatus+0x2b0>)
 8006262:	429a      	cmp	r2, r3
 8006264:	d008      	beq.n	8006278 <DMA_GetITStatus+0xa0>
 8006266:	687a      	ldr	r2, [r7, #4]
 8006268:	4b88      	ldr	r3, [pc, #544]	; (800648c <DMA_GetITStatus+0x2b4>)
 800626a:	429a      	cmp	r2, r3
 800626c:	d004      	beq.n	8006278 <DMA_GetITStatus+0xa0>
 800626e:	4888      	ldr	r0, [pc, #544]	; (8006490 <DMA_GetITStatus+0x2b8>)
 8006270:	f240 4187 	movw	r1, #1159	; 0x487
 8006274:	f7fc fdd6 	bl	8002e24 <assert_failed>
  assert_param(IS_DMA_GET_IT(DMA_IT));
 8006278:	683a      	ldr	r2, [r7, #0]
 800627a:	4b86      	ldr	r3, [pc, #536]	; (8006494 <DMA_GetITStatus+0x2bc>)
 800627c:	429a      	cmp	r2, r3
 800627e:	f000 80a9 	beq.w	80063d4 <DMA_GetITStatus+0x1fc>
 8006282:	683a      	ldr	r2, [r7, #0]
 8006284:	4b84      	ldr	r3, [pc, #528]	; (8006498 <DMA_GetITStatus+0x2c0>)
 8006286:	429a      	cmp	r2, r3
 8006288:	f000 80a4 	beq.w	80063d4 <DMA_GetITStatus+0x1fc>
 800628c:	683a      	ldr	r2, [r7, #0]
 800628e:	4b83      	ldr	r3, [pc, #524]	; (800649c <DMA_GetITStatus+0x2c4>)
 8006290:	429a      	cmp	r2, r3
 8006292:	f000 809f 	beq.w	80063d4 <DMA_GetITStatus+0x1fc>
 8006296:	683a      	ldr	r2, [r7, #0]
 8006298:	4b81      	ldr	r3, [pc, #516]	; (80064a0 <DMA_GetITStatus+0x2c8>)
 800629a:	429a      	cmp	r2, r3
 800629c:	f000 809a 	beq.w	80063d4 <DMA_GetITStatus+0x1fc>
 80062a0:	683a      	ldr	r2, [r7, #0]
 80062a2:	4b80      	ldr	r3, [pc, #512]	; (80064a4 <DMA_GetITStatus+0x2cc>)
 80062a4:	429a      	cmp	r2, r3
 80062a6:	f000 8095 	beq.w	80063d4 <DMA_GetITStatus+0x1fc>
 80062aa:	683a      	ldr	r2, [r7, #0]
 80062ac:	4b7e      	ldr	r3, [pc, #504]	; (80064a8 <DMA_GetITStatus+0x2d0>)
 80062ae:	429a      	cmp	r2, r3
 80062b0:	f000 8090 	beq.w	80063d4 <DMA_GetITStatus+0x1fc>
 80062b4:	683a      	ldr	r2, [r7, #0]
 80062b6:	4b7d      	ldr	r3, [pc, #500]	; (80064ac <DMA_GetITStatus+0x2d4>)
 80062b8:	429a      	cmp	r2, r3
 80062ba:	f000 808b 	beq.w	80063d4 <DMA_GetITStatus+0x1fc>
 80062be:	683a      	ldr	r2, [r7, #0]
 80062c0:	4b7b      	ldr	r3, [pc, #492]	; (80064b0 <DMA_GetITStatus+0x2d8>)
 80062c2:	429a      	cmp	r2, r3
 80062c4:	f000 8086 	beq.w	80063d4 <DMA_GetITStatus+0x1fc>
 80062c8:	683a      	ldr	r2, [r7, #0]
 80062ca:	4b7a      	ldr	r3, [pc, #488]	; (80064b4 <DMA_GetITStatus+0x2dc>)
 80062cc:	429a      	cmp	r2, r3
 80062ce:	f000 8081 	beq.w	80063d4 <DMA_GetITStatus+0x1fc>
 80062d2:	683a      	ldr	r2, [r7, #0]
 80062d4:	4b78      	ldr	r3, [pc, #480]	; (80064b8 <DMA_GetITStatus+0x2e0>)
 80062d6:	429a      	cmp	r2, r3
 80062d8:	d07c      	beq.n	80063d4 <DMA_GetITStatus+0x1fc>
 80062da:	683a      	ldr	r2, [r7, #0]
 80062dc:	4b77      	ldr	r3, [pc, #476]	; (80064bc <DMA_GetITStatus+0x2e4>)
 80062de:	429a      	cmp	r2, r3
 80062e0:	d078      	beq.n	80063d4 <DMA_GetITStatus+0x1fc>
 80062e2:	683a      	ldr	r2, [r7, #0]
 80062e4:	4b76      	ldr	r3, [pc, #472]	; (80064c0 <DMA_GetITStatus+0x2e8>)
 80062e6:	429a      	cmp	r2, r3
 80062e8:	d074      	beq.n	80063d4 <DMA_GetITStatus+0x1fc>
 80062ea:	683a      	ldr	r2, [r7, #0]
 80062ec:	4b75      	ldr	r3, [pc, #468]	; (80064c4 <DMA_GetITStatus+0x2ec>)
 80062ee:	429a      	cmp	r2, r3
 80062f0:	d070      	beq.n	80063d4 <DMA_GetITStatus+0x1fc>
 80062f2:	683a      	ldr	r2, [r7, #0]
 80062f4:	4b74      	ldr	r3, [pc, #464]	; (80064c8 <DMA_GetITStatus+0x2f0>)
 80062f6:	429a      	cmp	r2, r3
 80062f8:	d06c      	beq.n	80063d4 <DMA_GetITStatus+0x1fc>
 80062fa:	683a      	ldr	r2, [r7, #0]
 80062fc:	4b73      	ldr	r3, [pc, #460]	; (80064cc <DMA_GetITStatus+0x2f4>)
 80062fe:	429a      	cmp	r2, r3
 8006300:	d068      	beq.n	80063d4 <DMA_GetITStatus+0x1fc>
 8006302:	683a      	ldr	r2, [r7, #0]
 8006304:	4b72      	ldr	r3, [pc, #456]	; (80064d0 <DMA_GetITStatus+0x2f8>)
 8006306:	429a      	cmp	r2, r3
 8006308:	d064      	beq.n	80063d4 <DMA_GetITStatus+0x1fc>
 800630a:	683a      	ldr	r2, [r7, #0]
 800630c:	4b71      	ldr	r3, [pc, #452]	; (80064d4 <DMA_GetITStatus+0x2fc>)
 800630e:	429a      	cmp	r2, r3
 8006310:	d060      	beq.n	80063d4 <DMA_GetITStatus+0x1fc>
 8006312:	683a      	ldr	r2, [r7, #0]
 8006314:	4b70      	ldr	r3, [pc, #448]	; (80064d8 <DMA_GetITStatus+0x300>)
 8006316:	429a      	cmp	r2, r3
 8006318:	d05c      	beq.n	80063d4 <DMA_GetITStatus+0x1fc>
 800631a:	683a      	ldr	r2, [r7, #0]
 800631c:	4b6f      	ldr	r3, [pc, #444]	; (80064dc <DMA_GetITStatus+0x304>)
 800631e:	429a      	cmp	r2, r3
 8006320:	d058      	beq.n	80063d4 <DMA_GetITStatus+0x1fc>
 8006322:	683a      	ldr	r2, [r7, #0]
 8006324:	4b6e      	ldr	r3, [pc, #440]	; (80064e0 <DMA_GetITStatus+0x308>)
 8006326:	429a      	cmp	r2, r3
 8006328:	d054      	beq.n	80063d4 <DMA_GetITStatus+0x1fc>
 800632a:	683a      	ldr	r2, [r7, #0]
 800632c:	4b6d      	ldr	r3, [pc, #436]	; (80064e4 <DMA_GetITStatus+0x30c>)
 800632e:	429a      	cmp	r2, r3
 8006330:	d050      	beq.n	80063d4 <DMA_GetITStatus+0x1fc>
 8006332:	683a      	ldr	r2, [r7, #0]
 8006334:	4b6c      	ldr	r3, [pc, #432]	; (80064e8 <DMA_GetITStatus+0x310>)
 8006336:	429a      	cmp	r2, r3
 8006338:	d04c      	beq.n	80063d4 <DMA_GetITStatus+0x1fc>
 800633a:	683a      	ldr	r2, [r7, #0]
 800633c:	4b6b      	ldr	r3, [pc, #428]	; (80064ec <DMA_GetITStatus+0x314>)
 800633e:	429a      	cmp	r2, r3
 8006340:	d048      	beq.n	80063d4 <DMA_GetITStatus+0x1fc>
 8006342:	683a      	ldr	r2, [r7, #0]
 8006344:	4b6a      	ldr	r3, [pc, #424]	; (80064f0 <DMA_GetITStatus+0x318>)
 8006346:	429a      	cmp	r2, r3
 8006348:	d044      	beq.n	80063d4 <DMA_GetITStatus+0x1fc>
 800634a:	683a      	ldr	r2, [r7, #0]
 800634c:	4b69      	ldr	r3, [pc, #420]	; (80064f4 <DMA_GetITStatus+0x31c>)
 800634e:	429a      	cmp	r2, r3
 8006350:	d040      	beq.n	80063d4 <DMA_GetITStatus+0x1fc>
 8006352:	683a      	ldr	r2, [r7, #0]
 8006354:	4b68      	ldr	r3, [pc, #416]	; (80064f8 <DMA_GetITStatus+0x320>)
 8006356:	429a      	cmp	r2, r3
 8006358:	d03c      	beq.n	80063d4 <DMA_GetITStatus+0x1fc>
 800635a:	683a      	ldr	r2, [r7, #0]
 800635c:	4b67      	ldr	r3, [pc, #412]	; (80064fc <DMA_GetITStatus+0x324>)
 800635e:	429a      	cmp	r2, r3
 8006360:	d038      	beq.n	80063d4 <DMA_GetITStatus+0x1fc>
 8006362:	683a      	ldr	r2, [r7, #0]
 8006364:	4b66      	ldr	r3, [pc, #408]	; (8006500 <DMA_GetITStatus+0x328>)
 8006366:	429a      	cmp	r2, r3
 8006368:	d034      	beq.n	80063d4 <DMA_GetITStatus+0x1fc>
 800636a:	683a      	ldr	r2, [r7, #0]
 800636c:	4b65      	ldr	r3, [pc, #404]	; (8006504 <DMA_GetITStatus+0x32c>)
 800636e:	429a      	cmp	r2, r3
 8006370:	d030      	beq.n	80063d4 <DMA_GetITStatus+0x1fc>
 8006372:	683a      	ldr	r2, [r7, #0]
 8006374:	4b64      	ldr	r3, [pc, #400]	; (8006508 <DMA_GetITStatus+0x330>)
 8006376:	429a      	cmp	r2, r3
 8006378:	d02c      	beq.n	80063d4 <DMA_GetITStatus+0x1fc>
 800637a:	683a      	ldr	r2, [r7, #0]
 800637c:	4b63      	ldr	r3, [pc, #396]	; (800650c <DMA_GetITStatus+0x334>)
 800637e:	429a      	cmp	r2, r3
 8006380:	d028      	beq.n	80063d4 <DMA_GetITStatus+0x1fc>
 8006382:	683a      	ldr	r2, [r7, #0]
 8006384:	4b62      	ldr	r3, [pc, #392]	; (8006510 <DMA_GetITStatus+0x338>)
 8006386:	429a      	cmp	r2, r3
 8006388:	d024      	beq.n	80063d4 <DMA_GetITStatus+0x1fc>
 800638a:	683a      	ldr	r2, [r7, #0]
 800638c:	4b61      	ldr	r3, [pc, #388]	; (8006514 <DMA_GetITStatus+0x33c>)
 800638e:	429a      	cmp	r2, r3
 8006390:	d020      	beq.n	80063d4 <DMA_GetITStatus+0x1fc>
 8006392:	683a      	ldr	r2, [r7, #0]
 8006394:	4b60      	ldr	r3, [pc, #384]	; (8006518 <DMA_GetITStatus+0x340>)
 8006396:	429a      	cmp	r2, r3
 8006398:	d01c      	beq.n	80063d4 <DMA_GetITStatus+0x1fc>
 800639a:	683a      	ldr	r2, [r7, #0]
 800639c:	4b5f      	ldr	r3, [pc, #380]	; (800651c <DMA_GetITStatus+0x344>)
 800639e:	429a      	cmp	r2, r3
 80063a0:	d018      	beq.n	80063d4 <DMA_GetITStatus+0x1fc>
 80063a2:	683a      	ldr	r2, [r7, #0]
 80063a4:	4b5e      	ldr	r3, [pc, #376]	; (8006520 <DMA_GetITStatus+0x348>)
 80063a6:	429a      	cmp	r2, r3
 80063a8:	d014      	beq.n	80063d4 <DMA_GetITStatus+0x1fc>
 80063aa:	683a      	ldr	r2, [r7, #0]
 80063ac:	4b5d      	ldr	r3, [pc, #372]	; (8006524 <DMA_GetITStatus+0x34c>)
 80063ae:	429a      	cmp	r2, r3
 80063b0:	d010      	beq.n	80063d4 <DMA_GetITStatus+0x1fc>
 80063b2:	683a      	ldr	r2, [r7, #0]
 80063b4:	4b5c      	ldr	r3, [pc, #368]	; (8006528 <DMA_GetITStatus+0x350>)
 80063b6:	429a      	cmp	r2, r3
 80063b8:	d00c      	beq.n	80063d4 <DMA_GetITStatus+0x1fc>
 80063ba:	683a      	ldr	r2, [r7, #0]
 80063bc:	4b5b      	ldr	r3, [pc, #364]	; (800652c <DMA_GetITStatus+0x354>)
 80063be:	429a      	cmp	r2, r3
 80063c0:	d008      	beq.n	80063d4 <DMA_GetITStatus+0x1fc>
 80063c2:	683a      	ldr	r2, [r7, #0]
 80063c4:	4b5a      	ldr	r3, [pc, #360]	; (8006530 <DMA_GetITStatus+0x358>)
 80063c6:	429a      	cmp	r2, r3
 80063c8:	d004      	beq.n	80063d4 <DMA_GetITStatus+0x1fc>
 80063ca:	4831      	ldr	r0, [pc, #196]	; (8006490 <DMA_GetITStatus+0x2b8>)
 80063cc:	f44f 6191 	mov.w	r1, #1160	; 0x488
 80063d0:	f7fc fd28 	bl	8002e24 <assert_failed>
 
  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 80063d4:	687a      	ldr	r2, [r7, #4]
 80063d6:	4b57      	ldr	r3, [pc, #348]	; (8006534 <DMA_GetITStatus+0x35c>)
 80063d8:	429a      	cmp	r2, r3
 80063da:	d802      	bhi.n	80063e2 <DMA_GetITStatus+0x20a>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 80063dc:	4b56      	ldr	r3, [pc, #344]	; (8006538 <DMA_GetITStatus+0x360>)
 80063de:	613b      	str	r3, [r7, #16]
 80063e0:	e001      	b.n	80063e6 <DMA_GetITStatus+0x20e>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 80063e2:	4b56      	ldr	r3, [pc, #344]	; (800653c <DMA_GetITStatus+0x364>)
 80063e4:	613b      	str	r3, [r7, #16]
  }

  /* Check if the interrupt enable bit is in the CR or FCR register */
  if ((DMA_IT & TRANSFER_IT_MASK) != (uint32_t)RESET)
 80063e6:	683b      	ldr	r3, [r7, #0]
 80063e8:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 80063ec:	f023 13c3 	bic.w	r3, r3, #12779715	; 0xc300c3
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d00a      	beq.n	800640a <DMA_GetITStatus+0x232>
  {
    /* Get the interrupt enable position mask in CR register */
    tmpreg = (uint32_t)((DMA_IT >> 11) & TRANSFER_IT_ENABLE_MASK);   
 80063f4:	683b      	ldr	r3, [r7, #0]
 80063f6:	0adb      	lsrs	r3, r3, #11
 80063f8:	f003 031e 	and.w	r3, r3, #30
 80063fc:	60fb      	str	r3, [r7, #12]
    
    /* Check the enable bit in CR register */
    enablestatus = (uint32_t)(DMAy_Streamx->CR & tmpreg);
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681a      	ldr	r2, [r3, #0]
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	4013      	ands	r3, r2
 8006406:	60bb      	str	r3, [r7, #8]
 8006408:	e004      	b.n	8006414 <DMA_GetITStatus+0x23c>
  }
  else 
  {
    /* Check the enable bit in FCR register */
    enablestatus = (uint32_t)(DMAy_Streamx->FCR & DMA_IT_FE); 
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	695b      	ldr	r3, [r3, #20]
 800640e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006412:	60bb      	str	r3, [r7, #8]
  }
 
  /* Check if the interrupt pending flag is in LISR or HISR */
  if ((DMA_IT & HIGH_ISR_MASK) != (uint32_t)RESET)
 8006414:	683b      	ldr	r3, [r7, #0]
 8006416:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800641a:	2b00      	cmp	r3, #0
 800641c:	d003      	beq.n	8006426 <DMA_GetITStatus+0x24e>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR ;
 800641e:	693b      	ldr	r3, [r7, #16]
 8006420:	685b      	ldr	r3, [r3, #4]
 8006422:	60fb      	str	r3, [r7, #12]
 8006424:	e002      	b.n	800642c <DMA_GetITStatus+0x254>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR ;
 8006426:	693b      	ldr	r3, [r7, #16]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	60fb      	str	r3, [r7, #12]
  } 

  /* mask all reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8006432:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8006436:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA interrupt */
  if (((tmpreg & DMA_IT) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 8006438:	68fa      	ldr	r2, [r7, #12]
 800643a:	683b      	ldr	r3, [r7, #0]
 800643c:	4013      	ands	r3, r2
 800643e:	2b00      	cmp	r3, #0
 8006440:	d07e      	beq.n	8006540 <DMA_GetITStatus+0x368>
 8006442:	68bb      	ldr	r3, [r7, #8]
 8006444:	2b00      	cmp	r3, #0
 8006446:	d07b      	beq.n	8006540 <DMA_GetITStatus+0x368>
  {
    /* DMA_IT is set */
    bitstatus = SET;
 8006448:	2301      	movs	r3, #1
 800644a:	75fb      	strb	r3, [r7, #23]
 800644c:	e07a      	b.n	8006544 <DMA_GetITStatus+0x36c>
 800644e:	bf00      	nop
 8006450:	40026010 	.word	0x40026010
 8006454:	40026028 	.word	0x40026028
 8006458:	40026040 	.word	0x40026040
 800645c:	40026058 	.word	0x40026058
 8006460:	40026070 	.word	0x40026070
 8006464:	40026088 	.word	0x40026088
 8006468:	400260a0 	.word	0x400260a0
 800646c:	400260b8 	.word	0x400260b8
 8006470:	40026410 	.word	0x40026410
 8006474:	40026428 	.word	0x40026428
 8006478:	40026440 	.word	0x40026440
 800647c:	40026458 	.word	0x40026458
 8006480:	40026470 	.word	0x40026470
 8006484:	40026488 	.word	0x40026488
 8006488:	400264a0 	.word	0x400264a0
 800648c:	400264b8 	.word	0x400264b8
 8006490:	080084ec 	.word	0x080084ec
 8006494:	10008020 	.word	0x10008020
 8006498:	10004010 	.word	0x10004010
 800649c:	10002008 	.word	0x10002008
 80064a0:	10001004 	.word	0x10001004
 80064a4:	90000001 	.word	0x90000001
 80064a8:	10008800 	.word	0x10008800
 80064ac:	10004400 	.word	0x10004400
 80064b0:	10002200 	.word	0x10002200
 80064b4:	10001100 	.word	0x10001100
 80064b8:	90000040 	.word	0x90000040
 80064bc:	10208000 	.word	0x10208000
 80064c0:	10104000 	.word	0x10104000
 80064c4:	10082000 	.word	0x10082000
 80064c8:	10041000 	.word	0x10041000
 80064cc:	90010000 	.word	0x90010000
 80064d0:	18008000 	.word	0x18008000
 80064d4:	14004000 	.word	0x14004000
 80064d8:	12002000 	.word	0x12002000
 80064dc:	11001000 	.word	0x11001000
 80064e0:	90400000 	.word	0x90400000
 80064e4:	20008020 	.word	0x20008020
 80064e8:	20004010 	.word	0x20004010
 80064ec:	20002008 	.word	0x20002008
 80064f0:	20001004 	.word	0x20001004
 80064f4:	a0000001 	.word	0xa0000001
 80064f8:	20008800 	.word	0x20008800
 80064fc:	20004400 	.word	0x20004400
 8006500:	20002200 	.word	0x20002200
 8006504:	20001100 	.word	0x20001100
 8006508:	a0000040 	.word	0xa0000040
 800650c:	20208000 	.word	0x20208000
 8006510:	20104000 	.word	0x20104000
 8006514:	20082000 	.word	0x20082000
 8006518:	20041000 	.word	0x20041000
 800651c:	a0010000 	.word	0xa0010000
 8006520:	28008000 	.word	0x28008000
 8006524:	24004000 	.word	0x24004000
 8006528:	22002000 	.word	0x22002000
 800652c:	21001000 	.word	0x21001000
 8006530:	a0400000 	.word	0xa0400000
 8006534:	4002640f 	.word	0x4002640f
 8006538:	40026000 	.word	0x40026000
 800653c:	40026400 	.word	0x40026400
  }
  else
  {
    /* DMA_IT is reset */
    bitstatus = RESET;
 8006540:	2300      	movs	r3, #0
 8006542:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_IT status */
  return  bitstatus;
 8006544:	7dfb      	ldrb	r3, [r7, #23]
}
 8006546:	4618      	mov	r0, r3
 8006548:	3718      	adds	r7, #24
 800654a:	46bd      	mov	sp, r7
 800654c:	bd80      	pop	{r7, pc}
 800654e:	bf00      	nop

08006550 <DMA_ClearITPendingBit>:
  *            @arg DMA_IT_FEIFx:  Streamx FIFO error interrupt
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval None
  */
void DMA_ClearITPendingBit(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT)
{
 8006550:	b580      	push	{r7, lr}
 8006552:	b084      	sub	sp, #16
 8006554:	af00      	add	r7, sp, #0
 8006556:	6078      	str	r0, [r7, #4]
 8006558:	6039      	str	r1, [r7, #0]
  DMA_TypeDef* DMAy;

  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
 800655a:	687a      	ldr	r2, [r7, #4]
 800655c:	4b3d      	ldr	r3, [pc, #244]	; (8006654 <DMA_ClearITPendingBit+0x104>)
 800655e:	429a      	cmp	r2, r3
 8006560:	d040      	beq.n	80065e4 <DMA_ClearITPendingBit+0x94>
 8006562:	687a      	ldr	r2, [r7, #4]
 8006564:	4b3c      	ldr	r3, [pc, #240]	; (8006658 <DMA_ClearITPendingBit+0x108>)
 8006566:	429a      	cmp	r2, r3
 8006568:	d03c      	beq.n	80065e4 <DMA_ClearITPendingBit+0x94>
 800656a:	687a      	ldr	r2, [r7, #4]
 800656c:	4b3b      	ldr	r3, [pc, #236]	; (800665c <DMA_ClearITPendingBit+0x10c>)
 800656e:	429a      	cmp	r2, r3
 8006570:	d038      	beq.n	80065e4 <DMA_ClearITPendingBit+0x94>
 8006572:	687a      	ldr	r2, [r7, #4]
 8006574:	4b3a      	ldr	r3, [pc, #232]	; (8006660 <DMA_ClearITPendingBit+0x110>)
 8006576:	429a      	cmp	r2, r3
 8006578:	d034      	beq.n	80065e4 <DMA_ClearITPendingBit+0x94>
 800657a:	687a      	ldr	r2, [r7, #4]
 800657c:	4b39      	ldr	r3, [pc, #228]	; (8006664 <DMA_ClearITPendingBit+0x114>)
 800657e:	429a      	cmp	r2, r3
 8006580:	d030      	beq.n	80065e4 <DMA_ClearITPendingBit+0x94>
 8006582:	687a      	ldr	r2, [r7, #4]
 8006584:	4b38      	ldr	r3, [pc, #224]	; (8006668 <DMA_ClearITPendingBit+0x118>)
 8006586:	429a      	cmp	r2, r3
 8006588:	d02c      	beq.n	80065e4 <DMA_ClearITPendingBit+0x94>
 800658a:	687a      	ldr	r2, [r7, #4]
 800658c:	4b37      	ldr	r3, [pc, #220]	; (800666c <DMA_ClearITPendingBit+0x11c>)
 800658e:	429a      	cmp	r2, r3
 8006590:	d028      	beq.n	80065e4 <DMA_ClearITPendingBit+0x94>
 8006592:	687a      	ldr	r2, [r7, #4]
 8006594:	4b36      	ldr	r3, [pc, #216]	; (8006670 <DMA_ClearITPendingBit+0x120>)
 8006596:	429a      	cmp	r2, r3
 8006598:	d024      	beq.n	80065e4 <DMA_ClearITPendingBit+0x94>
 800659a:	687a      	ldr	r2, [r7, #4]
 800659c:	4b35      	ldr	r3, [pc, #212]	; (8006674 <DMA_ClearITPendingBit+0x124>)
 800659e:	429a      	cmp	r2, r3
 80065a0:	d020      	beq.n	80065e4 <DMA_ClearITPendingBit+0x94>
 80065a2:	687a      	ldr	r2, [r7, #4]
 80065a4:	4b34      	ldr	r3, [pc, #208]	; (8006678 <DMA_ClearITPendingBit+0x128>)
 80065a6:	429a      	cmp	r2, r3
 80065a8:	d01c      	beq.n	80065e4 <DMA_ClearITPendingBit+0x94>
 80065aa:	687a      	ldr	r2, [r7, #4]
 80065ac:	4b33      	ldr	r3, [pc, #204]	; (800667c <DMA_ClearITPendingBit+0x12c>)
 80065ae:	429a      	cmp	r2, r3
 80065b0:	d018      	beq.n	80065e4 <DMA_ClearITPendingBit+0x94>
 80065b2:	687a      	ldr	r2, [r7, #4]
 80065b4:	4b32      	ldr	r3, [pc, #200]	; (8006680 <DMA_ClearITPendingBit+0x130>)
 80065b6:	429a      	cmp	r2, r3
 80065b8:	d014      	beq.n	80065e4 <DMA_ClearITPendingBit+0x94>
 80065ba:	687a      	ldr	r2, [r7, #4]
 80065bc:	4b31      	ldr	r3, [pc, #196]	; (8006684 <DMA_ClearITPendingBit+0x134>)
 80065be:	429a      	cmp	r2, r3
 80065c0:	d010      	beq.n	80065e4 <DMA_ClearITPendingBit+0x94>
 80065c2:	687a      	ldr	r2, [r7, #4]
 80065c4:	4b30      	ldr	r3, [pc, #192]	; (8006688 <DMA_ClearITPendingBit+0x138>)
 80065c6:	429a      	cmp	r2, r3
 80065c8:	d00c      	beq.n	80065e4 <DMA_ClearITPendingBit+0x94>
 80065ca:	687a      	ldr	r2, [r7, #4]
 80065cc:	4b2f      	ldr	r3, [pc, #188]	; (800668c <DMA_ClearITPendingBit+0x13c>)
 80065ce:	429a      	cmp	r2, r3
 80065d0:	d008      	beq.n	80065e4 <DMA_ClearITPendingBit+0x94>
 80065d2:	687a      	ldr	r2, [r7, #4]
 80065d4:	4b2e      	ldr	r3, [pc, #184]	; (8006690 <DMA_ClearITPendingBit+0x140>)
 80065d6:	429a      	cmp	r2, r3
 80065d8:	d004      	beq.n	80065e4 <DMA_ClearITPendingBit+0x94>
 80065da:	482e      	ldr	r0, [pc, #184]	; (8006694 <DMA_ClearITPendingBit+0x144>)
 80065dc:	f240 41d7 	movw	r1, #1239	; 0x4d7
 80065e0:	f7fc fc20 	bl	8002e24 <assert_failed>
  assert_param(IS_DMA_CLEAR_IT(DMA_IT));
 80065e4:	683b      	ldr	r3, [r7, #0]
 80065e6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80065ea:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80065ee:	d00c      	beq.n	800660a <DMA_ClearITPendingBit+0xba>
 80065f0:	683b      	ldr	r3, [r7, #0]
 80065f2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d007      	beq.n	800660a <DMA_ClearITPendingBit+0xba>
 80065fa:	683b      	ldr	r3, [r7, #0]
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d004      	beq.n	800660a <DMA_ClearITPendingBit+0xba>
 8006600:	683a      	ldr	r2, [r7, #0]
 8006602:	4b25      	ldr	r3, [pc, #148]	; (8006698 <DMA_ClearITPendingBit+0x148>)
 8006604:	4013      	ands	r3, r2
 8006606:	2b00      	cmp	r3, #0
 8006608:	d004      	beq.n	8006614 <DMA_ClearITPendingBit+0xc4>
 800660a:	4822      	ldr	r0, [pc, #136]	; (8006694 <DMA_ClearITPendingBit+0x144>)
 800660c:	f44f 619b 	mov.w	r1, #1240	; 0x4d8
 8006610:	f7fc fc08 	bl	8002e24 <assert_failed>

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8006614:	687a      	ldr	r2, [r7, #4]
 8006616:	4b21      	ldr	r3, [pc, #132]	; (800669c <DMA_ClearITPendingBit+0x14c>)
 8006618:	429a      	cmp	r2, r3
 800661a:	d802      	bhi.n	8006622 <DMA_ClearITPendingBit+0xd2>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 800661c:	4b20      	ldr	r3, [pc, #128]	; (80066a0 <DMA_ClearITPendingBit+0x150>)
 800661e:	60fb      	str	r3, [r7, #12]
 8006620:	e001      	b.n	8006626 <DMA_ClearITPendingBit+0xd6>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8006622:	4b20      	ldr	r3, [pc, #128]	; (80066a4 <DMA_ClearITPendingBit+0x154>)
 8006624:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_IT & HIGH_ISR_MASK) != (uint32_t)RESET)
 8006626:	683b      	ldr	r3, [r7, #0]
 8006628:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800662c:	2b00      	cmp	r3, #0
 800662e:	d007      	beq.n	8006640 <DMA_ClearITPendingBit+0xf0>
  {
    /* Set DMAy HIFCR register clear interrupt bits */
    DMAy->HIFCR = (uint32_t)(DMA_IT & RESERVED_MASK);
 8006630:	683b      	ldr	r3, [r7, #0]
 8006632:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8006636:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 800663a:	68fa      	ldr	r2, [r7, #12]
 800663c:	60d3      	str	r3, [r2, #12]
 800663e:	e006      	b.n	800664e <DMA_ClearITPendingBit+0xfe>
  }
  else 
  {
    /* Set DMAy LIFCR register clear interrupt bits */
    DMAy->LIFCR = (uint32_t)(DMA_IT & RESERVED_MASK);
 8006640:	683b      	ldr	r3, [r7, #0]
 8006642:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8006646:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 800664a:	68fa      	ldr	r2, [r7, #12]
 800664c:	6093      	str	r3, [r2, #8]
  }   
}
 800664e:	3710      	adds	r7, #16
 8006650:	46bd      	mov	sp, r7
 8006652:	bd80      	pop	{r7, pc}
 8006654:	40026010 	.word	0x40026010
 8006658:	40026028 	.word	0x40026028
 800665c:	40026040 	.word	0x40026040
 8006660:	40026058 	.word	0x40026058
 8006664:	40026070 	.word	0x40026070
 8006668:	40026088 	.word	0x40026088
 800666c:	400260a0 	.word	0x400260a0
 8006670:	400260b8 	.word	0x400260b8
 8006674:	40026410 	.word	0x40026410
 8006678:	40026428 	.word	0x40026428
 800667c:	40026440 	.word	0x40026440
 8006680:	40026458 	.word	0x40026458
 8006684:	40026470 	.word	0x40026470
 8006688:	40026488 	.word	0x40026488
 800668c:	400264a0 	.word	0x400264a0
 8006690:	400264b8 	.word	0x400264b8
 8006694:	080084ec 	.word	0x080084ec
 8006698:	40820082 	.word	0x40820082
 800669c:	4002640f 	.word	0x4002640f
 80066a0:	40026000 	.word	0x40026000
 80066a4:	40026400 	.word	0x40026400

080066a8 <EXTI_Init>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure
  *         that contains the configuration information for the EXTI peripheral.
  * @retval None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 80066a8:	b580      	push	{r7, lr}
 80066aa:	b084      	sub	sp, #16
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 80066b0:	2300      	movs	r3, #0
 80066b2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	791b      	ldrb	r3, [r3, #4]
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d007      	beq.n	80066cc <EXTI_Init+0x24>
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	791b      	ldrb	r3, [r3, #4]
 80066c0:	2b04      	cmp	r3, #4
 80066c2:	d003      	beq.n	80066cc <EXTI_Init+0x24>
 80066c4:	4848      	ldr	r0, [pc, #288]	; (80067e8 <EXTI_Init+0x140>)
 80066c6:	217c      	movs	r1, #124	; 0x7c
 80066c8:	f7fc fbac 	bl	8002e24 <assert_failed>
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	795b      	ldrb	r3, [r3, #5]
 80066d0:	2b08      	cmp	r3, #8
 80066d2:	d00b      	beq.n	80066ec <EXTI_Init+0x44>
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	795b      	ldrb	r3, [r3, #5]
 80066d8:	2b0c      	cmp	r3, #12
 80066da:	d007      	beq.n	80066ec <EXTI_Init+0x44>
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	795b      	ldrb	r3, [r3, #5]
 80066e0:	2b10      	cmp	r3, #16
 80066e2:	d003      	beq.n	80066ec <EXTI_Init+0x44>
 80066e4:	4840      	ldr	r0, [pc, #256]	; (80067e8 <EXTI_Init+0x140>)
 80066e6:	217d      	movs	r1, #125	; 0x7d
 80066e8:	f7fc fb9c 	bl	8002e24 <assert_failed>
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	0ddb      	lsrs	r3, r3, #23
 80066f2:	05db      	lsls	r3, r3, #23
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d103      	bne.n	8006700 <EXTI_Init+0x58>
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d103      	bne.n	8006708 <EXTI_Init+0x60>
 8006700:	4839      	ldr	r0, [pc, #228]	; (80067e8 <EXTI_Init+0x140>)
 8006702:	217e      	movs	r1, #126	; 0x7e
 8006704:	f7fc fb8e 	bl	8002e24 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	799b      	ldrb	r3, [r3, #6]
 800670c:	2b00      	cmp	r3, #0
 800670e:	d007      	beq.n	8006720 <EXTI_Init+0x78>
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	799b      	ldrb	r3, [r3, #6]
 8006714:	2b01      	cmp	r3, #1
 8006716:	d003      	beq.n	8006720 <EXTI_Init+0x78>
 8006718:	4833      	ldr	r0, [pc, #204]	; (80067e8 <EXTI_Init+0x140>)
 800671a:	217f      	movs	r1, #127	; 0x7f
 800671c:	f7fc fb82 	bl	8002e24 <assert_failed>

  tmp = (uint32_t)EXTI_BASE;
 8006720:	4b32      	ldr	r3, [pc, #200]	; (80067ec <EXTI_Init+0x144>)
 8006722:	60fb      	str	r3, [r7, #12]
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	799b      	ldrb	r3, [r3, #6]
 8006728:	2b00      	cmp	r3, #0
 800672a:	d04d      	beq.n	80067c8 <EXTI_Init+0x120>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 800672c:	4b2f      	ldr	r3, [pc, #188]	; (80067ec <EXTI_Init+0x144>)
 800672e:	4a2f      	ldr	r2, [pc, #188]	; (80067ec <EXTI_Init+0x144>)
 8006730:	6811      	ldr	r1, [r2, #0]
 8006732:	687a      	ldr	r2, [r7, #4]
 8006734:	6812      	ldr	r2, [r2, #0]
 8006736:	43d2      	mvns	r2, r2
 8006738:	400a      	ands	r2, r1
 800673a:	601a      	str	r2, [r3, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 800673c:	4b2b      	ldr	r3, [pc, #172]	; (80067ec <EXTI_Init+0x144>)
 800673e:	4a2b      	ldr	r2, [pc, #172]	; (80067ec <EXTI_Init+0x144>)
 8006740:	6851      	ldr	r1, [r2, #4]
 8006742:	687a      	ldr	r2, [r7, #4]
 8006744:	6812      	ldr	r2, [r2, #0]
 8006746:	43d2      	mvns	r2, r2
 8006748:	400a      	ands	r2, r1
 800674a:	605a      	str	r2, [r3, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	791b      	ldrb	r3, [r3, #4]
 8006750:	68fa      	ldr	r2, [r7, #12]
 8006752:	4413      	add	r3, r2
 8006754:	60fb      	str	r3, [r7, #12]

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	68fa      	ldr	r2, [r7, #12]
 800675a:	6811      	ldr	r1, [r2, #0]
 800675c:	687a      	ldr	r2, [r7, #4]
 800675e:	6812      	ldr	r2, [r2, #0]
 8006760:	430a      	orrs	r2, r1
 8006762:	601a      	str	r2, [r3, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 8006764:	4b21      	ldr	r3, [pc, #132]	; (80067ec <EXTI_Init+0x144>)
 8006766:	4a21      	ldr	r2, [pc, #132]	; (80067ec <EXTI_Init+0x144>)
 8006768:	6891      	ldr	r1, [r2, #8]
 800676a:	687a      	ldr	r2, [r7, #4]
 800676c:	6812      	ldr	r2, [r2, #0]
 800676e:	43d2      	mvns	r2, r2
 8006770:	400a      	ands	r2, r1
 8006772:	609a      	str	r2, [r3, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 8006774:	4b1d      	ldr	r3, [pc, #116]	; (80067ec <EXTI_Init+0x144>)
 8006776:	4a1d      	ldr	r2, [pc, #116]	; (80067ec <EXTI_Init+0x144>)
 8006778:	68d1      	ldr	r1, [r2, #12]
 800677a:	687a      	ldr	r2, [r7, #4]
 800677c:	6812      	ldr	r2, [r2, #0]
 800677e:	43d2      	mvns	r2, r2
 8006780:	400a      	ands	r2, r1
 8006782:	60da      	str	r2, [r3, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	795b      	ldrb	r3, [r3, #5]
 8006788:	2b10      	cmp	r3, #16
 800678a:	d10e      	bne.n	80067aa <EXTI_Init+0x102>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 800678c:	4b17      	ldr	r3, [pc, #92]	; (80067ec <EXTI_Init+0x144>)
 800678e:	4a17      	ldr	r2, [pc, #92]	; (80067ec <EXTI_Init+0x144>)
 8006790:	6891      	ldr	r1, [r2, #8]
 8006792:	687a      	ldr	r2, [r7, #4]
 8006794:	6812      	ldr	r2, [r2, #0]
 8006796:	430a      	orrs	r2, r1
 8006798:	609a      	str	r2, [r3, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 800679a:	4b14      	ldr	r3, [pc, #80]	; (80067ec <EXTI_Init+0x144>)
 800679c:	4a13      	ldr	r2, [pc, #76]	; (80067ec <EXTI_Init+0x144>)
 800679e:	68d1      	ldr	r1, [r2, #12]
 80067a0:	687a      	ldr	r2, [r7, #4]
 80067a2:	6812      	ldr	r2, [r2, #0]
 80067a4:	430a      	orrs	r2, r1
 80067a6:	60da      	str	r2, [r3, #12]
 80067a8:	e01b      	b.n	80067e2 <EXTI_Init+0x13a>
    }
    else
    {
      tmp = (uint32_t)EXTI_BASE;
 80067aa:	4b10      	ldr	r3, [pc, #64]	; (80067ec <EXTI_Init+0x144>)
 80067ac:	60fb      	str	r3, [r7, #12]
      tmp += EXTI_InitStruct->EXTI_Trigger;
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	795b      	ldrb	r3, [r3, #5]
 80067b2:	68fa      	ldr	r2, [r7, #12]
 80067b4:	4413      	add	r3, r2
 80067b6:	60fb      	str	r3, [r7, #12]

      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	68fa      	ldr	r2, [r7, #12]
 80067bc:	6811      	ldr	r1, [r2, #0]
 80067be:	687a      	ldr	r2, [r7, #4]
 80067c0:	6812      	ldr	r2, [r2, #0]
 80067c2:	430a      	orrs	r2, r1
 80067c4:	601a      	str	r2, [r3, #0]
 80067c6:	e00c      	b.n	80067e2 <EXTI_Init+0x13a>
    }
  }
  else
  {
    tmp += EXTI_InitStruct->EXTI_Mode;
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	791b      	ldrb	r3, [r3, #4]
 80067cc:	68fa      	ldr	r2, [r7, #12]
 80067ce:	4413      	add	r3, r2
 80067d0:	60fb      	str	r3, [r7, #12]

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	68fa      	ldr	r2, [r7, #12]
 80067d6:	6811      	ldr	r1, [r2, #0]
 80067d8:	687a      	ldr	r2, [r7, #4]
 80067da:	6812      	ldr	r2, [r2, #0]
 80067dc:	43d2      	mvns	r2, r2
 80067de:	400a      	ands	r2, r1
 80067e0:	601a      	str	r2, [r3, #0]
  }
}
 80067e2:	3710      	adds	r7, #16
 80067e4:	46bd      	mov	sp, r7
 80067e6:	bd80      	pop	{r7, pc}
 80067e8:	0800853c 	.word	0x0800853c
 80067ec:	40013c00 	.word	0x40013c00

080067f0 <EXTI_ClearFlag>:
  * @param  EXTI_Line: specifies the EXTI lines flags to clear.
  *          This parameter can be any combination of EXTI_Linex where x can be (0..22)
  * @retval None
  */
void EXTI_ClearFlag(uint32_t EXTI_Line)
{
 80067f0:	b580      	push	{r7, lr}
 80067f2:	b082      	sub	sp, #8
 80067f4:	af00      	add	r7, sp, #0
 80067f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	0ddb      	lsrs	r3, r3, #23
 80067fc:	05db      	lsls	r3, r3, #23
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d102      	bne.n	8006808 <EXTI_ClearFlag+0x18>
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	2b00      	cmp	r3, #0
 8006806:	d103      	bne.n	8006810 <EXTI_ClearFlag+0x20>
 8006808:	4804      	ldr	r0, [pc, #16]	; (800681c <EXTI_ClearFlag+0x2c>)
 800680a:	21f6      	movs	r1, #246	; 0xf6
 800680c:	f7fc fb0a 	bl	8002e24 <assert_failed>
  
  EXTI->PR = EXTI_Line;
 8006810:	4b03      	ldr	r3, [pc, #12]	; (8006820 <EXTI_ClearFlag+0x30>)
 8006812:	687a      	ldr	r2, [r7, #4]
 8006814:	615a      	str	r2, [r3, #20]
}
 8006816:	3708      	adds	r7, #8
 8006818:	46bd      	mov	sp, r7
 800681a:	bd80      	pop	{r7, pc}
 800681c:	0800853c 	.word	0x0800853c
 8006820:	40013c00 	.word	0x40013c00

08006824 <EXTI_GetITStatus>:
  * @param  EXTI_Line: specifies the EXTI line to check.
  *          This parameter can be EXTI_Linex where x can be(0..22)
  * @retval The new state of EXTI_Line (SET or RESET).
  */
ITStatus EXTI_GetITStatus(uint32_t EXTI_Line)
{
 8006824:	b580      	push	{r7, lr}
 8006826:	b084      	sub	sp, #16
 8006828:	af00      	add	r7, sp, #0
 800682a:	6078      	str	r0, [r7, #4]
  ITStatus bitstatus = RESET;
 800682c:	2300      	movs	r3, #0
 800682e:	73fb      	strb	r3, [r7, #15]
  uint32_t enablestatus = 0;
 8006830:	2300      	movs	r3, #0
 8006832:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	2b01      	cmp	r3, #1
 8006838:	d055      	beq.n	80068e6 <EXTI_GetITStatus+0xc2>
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	2b02      	cmp	r3, #2
 800683e:	d052      	beq.n	80068e6 <EXTI_GetITStatus+0xc2>
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	2b04      	cmp	r3, #4
 8006844:	d04f      	beq.n	80068e6 <EXTI_GetITStatus+0xc2>
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	2b08      	cmp	r3, #8
 800684a:	d04c      	beq.n	80068e6 <EXTI_GetITStatus+0xc2>
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	2b10      	cmp	r3, #16
 8006850:	d049      	beq.n	80068e6 <EXTI_GetITStatus+0xc2>
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	2b20      	cmp	r3, #32
 8006856:	d046      	beq.n	80068e6 <EXTI_GetITStatus+0xc2>
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	2b40      	cmp	r3, #64	; 0x40
 800685c:	d043      	beq.n	80068e6 <EXTI_GetITStatus+0xc2>
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	2b80      	cmp	r3, #128	; 0x80
 8006862:	d040      	beq.n	80068e6 <EXTI_GetITStatus+0xc2>
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800686a:	d03c      	beq.n	80068e6 <EXTI_GetITStatus+0xc2>
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006872:	d038      	beq.n	80068e6 <EXTI_GetITStatus+0xc2>
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800687a:	d034      	beq.n	80068e6 <EXTI_GetITStatus+0xc2>
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006882:	d030      	beq.n	80068e6 <EXTI_GetITStatus+0xc2>
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800688a:	d02c      	beq.n	80068e6 <EXTI_GetITStatus+0xc2>
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006892:	d028      	beq.n	80068e6 <EXTI_GetITStatus+0xc2>
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800689a:	d024      	beq.n	80068e6 <EXTI_GetITStatus+0xc2>
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80068a2:	d020      	beq.n	80068e6 <EXTI_GetITStatus+0xc2>
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80068aa:	d01c      	beq.n	80068e6 <EXTI_GetITStatus+0xc2>
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80068b2:	d018      	beq.n	80068e6 <EXTI_GetITStatus+0xc2>
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80068ba:	d014      	beq.n	80068e6 <EXTI_GetITStatus+0xc2>
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80068c2:	d010      	beq.n	80068e6 <EXTI_GetITStatus+0xc2>
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80068ca:	d00c      	beq.n	80068e6 <EXTI_GetITStatus+0xc2>
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80068d2:	d008      	beq.n	80068e6 <EXTI_GetITStatus+0xc2>
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80068da:	d004      	beq.n	80068e6 <EXTI_GetITStatus+0xc2>
 80068dc:	480e      	ldr	r0, [pc, #56]	; (8006918 <EXTI_GetITStatus+0xf4>)
 80068de:	f44f 7183 	mov.w	r1, #262	; 0x106
 80068e2:	f7fc fa9f 	bl	8002e24 <assert_failed>
  
  enablestatus =  EXTI->IMR & EXTI_Line;
 80068e6:	4b0d      	ldr	r3, [pc, #52]	; (800691c <EXTI_GetITStatus+0xf8>)
 80068e8:	681a      	ldr	r2, [r3, #0]
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	4013      	ands	r3, r2
 80068ee:	60bb      	str	r3, [r7, #8]
  if (((EXTI->PR & EXTI_Line) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 80068f0:	4b0a      	ldr	r3, [pc, #40]	; (800691c <EXTI_GetITStatus+0xf8>)
 80068f2:	695a      	ldr	r2, [r3, #20]
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	4013      	ands	r3, r2
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d005      	beq.n	8006908 <EXTI_GetITStatus+0xe4>
 80068fc:	68bb      	ldr	r3, [r7, #8]
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d002      	beq.n	8006908 <EXTI_GetITStatus+0xe4>
  {
    bitstatus = SET;
 8006902:	2301      	movs	r3, #1
 8006904:	73fb      	strb	r3, [r7, #15]
 8006906:	e001      	b.n	800690c <EXTI_GetITStatus+0xe8>
  }
  else
  {
    bitstatus = RESET;
 8006908:	2300      	movs	r3, #0
 800690a:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800690c:	7bfb      	ldrb	r3, [r7, #15]
}
 800690e:	4618      	mov	r0, r3
 8006910:	3710      	adds	r7, #16
 8006912:	46bd      	mov	sp, r7
 8006914:	bd80      	pop	{r7, pc}
 8006916:	bf00      	nop
 8006918:	0800853c 	.word	0x0800853c
 800691c:	40013c00 	.word	0x40013c00

08006920 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8006920:	b580      	push	{r7, lr}
 8006922:	b086      	sub	sp, #24
 8006924:	af00      	add	r7, sp, #0
 8006926:	6078      	str	r0, [r7, #4]
 8006928:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 800692a:	2300      	movs	r3, #0
 800692c:	617b      	str	r3, [r7, #20]
 800692e:	2300      	movs	r3, #0
 8006930:	613b      	str	r3, [r7, #16]
 8006932:	2300      	movs	r3, #0
 8006934:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
 8006936:	687a      	ldr	r2, [r7, #4]
 8006938:	4b7a      	ldr	r3, [pc, #488]	; (8006b24 <GPIO_Init+0x204>)
 800693a:	429a      	cmp	r2, r3
 800693c:	d023      	beq.n	8006986 <GPIO_Init+0x66>
 800693e:	687a      	ldr	r2, [r7, #4]
 8006940:	4b79      	ldr	r3, [pc, #484]	; (8006b28 <GPIO_Init+0x208>)
 8006942:	429a      	cmp	r2, r3
 8006944:	d01f      	beq.n	8006986 <GPIO_Init+0x66>
 8006946:	687a      	ldr	r2, [r7, #4]
 8006948:	4b78      	ldr	r3, [pc, #480]	; (8006b2c <GPIO_Init+0x20c>)
 800694a:	429a      	cmp	r2, r3
 800694c:	d01b      	beq.n	8006986 <GPIO_Init+0x66>
 800694e:	687a      	ldr	r2, [r7, #4]
 8006950:	4b77      	ldr	r3, [pc, #476]	; (8006b30 <GPIO_Init+0x210>)
 8006952:	429a      	cmp	r2, r3
 8006954:	d017      	beq.n	8006986 <GPIO_Init+0x66>
 8006956:	687a      	ldr	r2, [r7, #4]
 8006958:	4b76      	ldr	r3, [pc, #472]	; (8006b34 <GPIO_Init+0x214>)
 800695a:	429a      	cmp	r2, r3
 800695c:	d013      	beq.n	8006986 <GPIO_Init+0x66>
 800695e:	687a      	ldr	r2, [r7, #4]
 8006960:	4b75      	ldr	r3, [pc, #468]	; (8006b38 <GPIO_Init+0x218>)
 8006962:	429a      	cmp	r2, r3
 8006964:	d00f      	beq.n	8006986 <GPIO_Init+0x66>
 8006966:	687a      	ldr	r2, [r7, #4]
 8006968:	4b74      	ldr	r3, [pc, #464]	; (8006b3c <GPIO_Init+0x21c>)
 800696a:	429a      	cmp	r2, r3
 800696c:	d00b      	beq.n	8006986 <GPIO_Init+0x66>
 800696e:	687a      	ldr	r2, [r7, #4]
 8006970:	4b73      	ldr	r3, [pc, #460]	; (8006b40 <GPIO_Init+0x220>)
 8006972:	429a      	cmp	r2, r3
 8006974:	d007      	beq.n	8006986 <GPIO_Init+0x66>
 8006976:	687a      	ldr	r2, [r7, #4]
 8006978:	4b72      	ldr	r3, [pc, #456]	; (8006b44 <GPIO_Init+0x224>)
 800697a:	429a      	cmp	r2, r3
 800697c:	d003      	beq.n	8006986 <GPIO_Init+0x66>
 800697e:	4872      	ldr	r0, [pc, #456]	; (8006b48 <GPIO_Init+0x228>)
 8006980:	21bb      	movs	r1, #187	; 0xbb
 8006982:	f7fc fa4f 	bl	8002e24 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));
 8006986:	683b      	ldr	r3, [r7, #0]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	2b00      	cmp	r3, #0
 800698c:	d103      	bne.n	8006996 <GPIO_Init+0x76>
 800698e:	486e      	ldr	r0, [pc, #440]	; (8006b48 <GPIO_Init+0x228>)
 8006990:	21bc      	movs	r1, #188	; 0xbc
 8006992:	f7fc fa47 	bl	8002e24 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
 8006996:	683b      	ldr	r3, [r7, #0]
 8006998:	791b      	ldrb	r3, [r3, #4]
 800699a:	2b00      	cmp	r3, #0
 800699c:	d00f      	beq.n	80069be <GPIO_Init+0x9e>
 800699e:	683b      	ldr	r3, [r7, #0]
 80069a0:	791b      	ldrb	r3, [r3, #4]
 80069a2:	2b01      	cmp	r3, #1
 80069a4:	d00b      	beq.n	80069be <GPIO_Init+0x9e>
 80069a6:	683b      	ldr	r3, [r7, #0]
 80069a8:	791b      	ldrb	r3, [r3, #4]
 80069aa:	2b02      	cmp	r3, #2
 80069ac:	d007      	beq.n	80069be <GPIO_Init+0x9e>
 80069ae:	683b      	ldr	r3, [r7, #0]
 80069b0:	791b      	ldrb	r3, [r3, #4]
 80069b2:	2b03      	cmp	r3, #3
 80069b4:	d003      	beq.n	80069be <GPIO_Init+0x9e>
 80069b6:	4864      	ldr	r0, [pc, #400]	; (8006b48 <GPIO_Init+0x228>)
 80069b8:	21bd      	movs	r1, #189	; 0xbd
 80069ba:	f7fc fa33 	bl	8002e24 <assert_failed>
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));
 80069be:	683b      	ldr	r3, [r7, #0]
 80069c0:	79db      	ldrb	r3, [r3, #7]
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d00b      	beq.n	80069de <GPIO_Init+0xbe>
 80069c6:	683b      	ldr	r3, [r7, #0]
 80069c8:	79db      	ldrb	r3, [r3, #7]
 80069ca:	2b01      	cmp	r3, #1
 80069cc:	d007      	beq.n	80069de <GPIO_Init+0xbe>
 80069ce:	683b      	ldr	r3, [r7, #0]
 80069d0:	79db      	ldrb	r3, [r3, #7]
 80069d2:	2b02      	cmp	r3, #2
 80069d4:	d003      	beq.n	80069de <GPIO_Init+0xbe>
 80069d6:	485c      	ldr	r0, [pc, #368]	; (8006b48 <GPIO_Init+0x228>)
 80069d8:	21be      	movs	r1, #190	; 0xbe
 80069da:	f7fc fa23 	bl	8002e24 <assert_failed>

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80069de:	2300      	movs	r3, #0
 80069e0:	617b      	str	r3, [r7, #20]
 80069e2:	e097      	b.n	8006b14 <GPIO_Init+0x1f4>
  {
    pos = ((uint32_t)0x01) << pinpos;
 80069e4:	697b      	ldr	r3, [r7, #20]
 80069e6:	2201      	movs	r2, #1
 80069e8:	fa02 f303 	lsl.w	r3, r2, r3
 80069ec:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80069ee:	683b      	ldr	r3, [r7, #0]
 80069f0:	681a      	ldr	r2, [r3, #0]
 80069f2:	693b      	ldr	r3, [r7, #16]
 80069f4:	4013      	ands	r3, r2
 80069f6:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 80069f8:	68fa      	ldr	r2, [r7, #12]
 80069fa:	693b      	ldr	r3, [r7, #16]
 80069fc:	429a      	cmp	r2, r3
 80069fe:	f040 8086 	bne.w	8006b0e <GPIO_Init+0x1ee>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681a      	ldr	r2, [r3, #0]
 8006a06:	697b      	ldr	r3, [r7, #20]
 8006a08:	005b      	lsls	r3, r3, #1
 8006a0a:	2103      	movs	r1, #3
 8006a0c:	fa01 f303 	lsl.w	r3, r1, r3
 8006a10:	43db      	mvns	r3, r3
 8006a12:	401a      	ands	r2, r3
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681a      	ldr	r2, [r3, #0]
 8006a1c:	683b      	ldr	r3, [r7, #0]
 8006a1e:	791b      	ldrb	r3, [r3, #4]
 8006a20:	4619      	mov	r1, r3
 8006a22:	697b      	ldr	r3, [r7, #20]
 8006a24:	005b      	lsls	r3, r3, #1
 8006a26:	fa01 f303 	lsl.w	r3, r1, r3
 8006a2a:	431a      	orrs	r2, r3
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8006a30:	683b      	ldr	r3, [r7, #0]
 8006a32:	791b      	ldrb	r3, [r3, #4]
 8006a34:	2b01      	cmp	r3, #1
 8006a36:	d003      	beq.n	8006a40 <GPIO_Init+0x120>
 8006a38:	683b      	ldr	r3, [r7, #0]
 8006a3a:	791b      	ldrb	r3, [r3, #4]
 8006a3c:	2b02      	cmp	r3, #2
 8006a3e:	d14e      	bne.n	8006ade <GPIO_Init+0x1be>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
 8006a40:	683b      	ldr	r3, [r7, #0]
 8006a42:	795b      	ldrb	r3, [r3, #5]
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d00f      	beq.n	8006a68 <GPIO_Init+0x148>
 8006a48:	683b      	ldr	r3, [r7, #0]
 8006a4a:	795b      	ldrb	r3, [r3, #5]
 8006a4c:	2b01      	cmp	r3, #1
 8006a4e:	d00b      	beq.n	8006a68 <GPIO_Init+0x148>
 8006a50:	683b      	ldr	r3, [r7, #0]
 8006a52:	795b      	ldrb	r3, [r3, #5]
 8006a54:	2b02      	cmp	r3, #2
 8006a56:	d007      	beq.n	8006a68 <GPIO_Init+0x148>
 8006a58:	683b      	ldr	r3, [r7, #0]
 8006a5a:	795b      	ldrb	r3, [r3, #5]
 8006a5c:	2b03      	cmp	r3, #3
 8006a5e:	d003      	beq.n	8006a68 <GPIO_Init+0x148>
 8006a60:	4839      	ldr	r0, [pc, #228]	; (8006b48 <GPIO_Init+0x228>)
 8006a62:	21d0      	movs	r1, #208	; 0xd0
 8006a64:	f7fc f9de 	bl	8002e24 <assert_failed>

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	689a      	ldr	r2, [r3, #8]
 8006a6c:	697b      	ldr	r3, [r7, #20]
 8006a6e:	005b      	lsls	r3, r3, #1
 8006a70:	2103      	movs	r1, #3
 8006a72:	fa01 f303 	lsl.w	r3, r1, r3
 8006a76:	43db      	mvns	r3, r3
 8006a78:	401a      	ands	r2, r3
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	689a      	ldr	r2, [r3, #8]
 8006a82:	683b      	ldr	r3, [r7, #0]
 8006a84:	795b      	ldrb	r3, [r3, #5]
 8006a86:	4619      	mov	r1, r3
 8006a88:	697b      	ldr	r3, [r7, #20]
 8006a8a:	005b      	lsls	r3, r3, #1
 8006a8c:	fa01 f303 	lsl.w	r3, r1, r3
 8006a90:	431a      	orrs	r2, r3
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));
 8006a96:	683b      	ldr	r3, [r7, #0]
 8006a98:	799b      	ldrb	r3, [r3, #6]
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d007      	beq.n	8006aae <GPIO_Init+0x18e>
 8006a9e:	683b      	ldr	r3, [r7, #0]
 8006aa0:	799b      	ldrb	r3, [r3, #6]
 8006aa2:	2b01      	cmp	r3, #1
 8006aa4:	d003      	beq.n	8006aae <GPIO_Init+0x18e>
 8006aa6:	4828      	ldr	r0, [pc, #160]	; (8006b48 <GPIO_Init+0x228>)
 8006aa8:	21d7      	movs	r1, #215	; 0xd7
 8006aaa:	f7fc f9bb 	bl	8002e24 <assert_failed>

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	685a      	ldr	r2, [r3, #4]
 8006ab2:	697b      	ldr	r3, [r7, #20]
 8006ab4:	b29b      	uxth	r3, r3
 8006ab6:	2101      	movs	r1, #1
 8006ab8:	fa01 f303 	lsl.w	r3, r1, r3
 8006abc:	43db      	mvns	r3, r3
 8006abe:	401a      	ands	r2, r3
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	685a      	ldr	r2, [r3, #4]
 8006ac8:	683b      	ldr	r3, [r7, #0]
 8006aca:	799b      	ldrb	r3, [r3, #6]
 8006acc:	4619      	mov	r1, r3
 8006ace:	697b      	ldr	r3, [r7, #20]
 8006ad0:	b29b      	uxth	r3, r3
 8006ad2:	fa01 f303 	lsl.w	r3, r1, r3
 8006ad6:	b29b      	uxth	r3, r3
 8006ad8:	431a      	orrs	r2, r3
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	68da      	ldr	r2, [r3, #12]
 8006ae2:	697b      	ldr	r3, [r7, #20]
 8006ae4:	b29b      	uxth	r3, r3
 8006ae6:	005b      	lsls	r3, r3, #1
 8006ae8:	2103      	movs	r1, #3
 8006aea:	fa01 f303 	lsl.w	r3, r1, r3
 8006aee:	43db      	mvns	r3, r3
 8006af0:	401a      	ands	r2, r3
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	68da      	ldr	r2, [r3, #12]
 8006afa:	683b      	ldr	r3, [r7, #0]
 8006afc:	79db      	ldrb	r3, [r3, #7]
 8006afe:	4619      	mov	r1, r3
 8006b00:	697b      	ldr	r3, [r7, #20]
 8006b02:	005b      	lsls	r3, r3, #1
 8006b04:	fa01 f303 	lsl.w	r3, r1, r3
 8006b08:	431a      	orrs	r2, r3
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8006b0e:	697b      	ldr	r3, [r7, #20]
 8006b10:	3301      	adds	r3, #1
 8006b12:	617b      	str	r3, [r7, #20]
 8006b14:	697b      	ldr	r3, [r7, #20]
 8006b16:	2b0f      	cmp	r3, #15
 8006b18:	f67f af64 	bls.w	80069e4 <GPIO_Init+0xc4>
      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 8006b1c:	3718      	adds	r7, #24
 8006b1e:	46bd      	mov	sp, r7
 8006b20:	bd80      	pop	{r7, pc}
 8006b22:	bf00      	nop
 8006b24:	40020000 	.word	0x40020000
 8006b28:	40020400 	.word	0x40020400
 8006b2c:	40020800 	.word	0x40020800
 8006b30:	40020c00 	.word	0x40020c00
 8006b34:	40021000 	.word	0x40021000
 8006b38:	40021400 	.word	0x40021400
 8006b3c:	40021800 	.word	0x40021800
 8006b40:	40021c00 	.word	0x40021c00
 8006b44:	40022000 	.word	0x40022000
 8006b48:	0800858c 	.word	0x0800858c

08006b4c <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8006b4c:	b580      	push	{r7, lr}
 8006b4e:	b084      	sub	sp, #16
 8006b50:	af00      	add	r7, sp, #0
 8006b52:	6078      	str	r0, [r7, #4]
 8006b54:	4613      	mov	r3, r2
 8006b56:	460a      	mov	r2, r1
 8006b58:	807a      	strh	r2, [r7, #2]
 8006b5a:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8006b5c:	2300      	movs	r3, #0
 8006b5e:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 8006b60:	2300      	movs	r3, #0
 8006b62:	60bb      	str	r3, [r7, #8]
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
 8006b64:	687a      	ldr	r2, [r7, #4]
 8006b66:	4b83      	ldr	r3, [pc, #524]	; (8006d74 <GPIO_PinAFConfig+0x228>)
 8006b68:	429a      	cmp	r2, r3
 8006b6a:	d024      	beq.n	8006bb6 <GPIO_PinAFConfig+0x6a>
 8006b6c:	687a      	ldr	r2, [r7, #4]
 8006b6e:	4b82      	ldr	r3, [pc, #520]	; (8006d78 <GPIO_PinAFConfig+0x22c>)
 8006b70:	429a      	cmp	r2, r3
 8006b72:	d020      	beq.n	8006bb6 <GPIO_PinAFConfig+0x6a>
 8006b74:	687a      	ldr	r2, [r7, #4]
 8006b76:	4b81      	ldr	r3, [pc, #516]	; (8006d7c <GPIO_PinAFConfig+0x230>)
 8006b78:	429a      	cmp	r2, r3
 8006b7a:	d01c      	beq.n	8006bb6 <GPIO_PinAFConfig+0x6a>
 8006b7c:	687a      	ldr	r2, [r7, #4]
 8006b7e:	4b80      	ldr	r3, [pc, #512]	; (8006d80 <GPIO_PinAFConfig+0x234>)
 8006b80:	429a      	cmp	r2, r3
 8006b82:	d018      	beq.n	8006bb6 <GPIO_PinAFConfig+0x6a>
 8006b84:	687a      	ldr	r2, [r7, #4]
 8006b86:	4b7f      	ldr	r3, [pc, #508]	; (8006d84 <GPIO_PinAFConfig+0x238>)
 8006b88:	429a      	cmp	r2, r3
 8006b8a:	d014      	beq.n	8006bb6 <GPIO_PinAFConfig+0x6a>
 8006b8c:	687a      	ldr	r2, [r7, #4]
 8006b8e:	4b7e      	ldr	r3, [pc, #504]	; (8006d88 <GPIO_PinAFConfig+0x23c>)
 8006b90:	429a      	cmp	r2, r3
 8006b92:	d010      	beq.n	8006bb6 <GPIO_PinAFConfig+0x6a>
 8006b94:	687a      	ldr	r2, [r7, #4]
 8006b96:	4b7d      	ldr	r3, [pc, #500]	; (8006d8c <GPIO_PinAFConfig+0x240>)
 8006b98:	429a      	cmp	r2, r3
 8006b9a:	d00c      	beq.n	8006bb6 <GPIO_PinAFConfig+0x6a>
 8006b9c:	687a      	ldr	r2, [r7, #4]
 8006b9e:	4b7c      	ldr	r3, [pc, #496]	; (8006d90 <GPIO_PinAFConfig+0x244>)
 8006ba0:	429a      	cmp	r2, r3
 8006ba2:	d008      	beq.n	8006bb6 <GPIO_PinAFConfig+0x6a>
 8006ba4:	687a      	ldr	r2, [r7, #4]
 8006ba6:	4b7b      	ldr	r3, [pc, #492]	; (8006d94 <GPIO_PinAFConfig+0x248>)
 8006ba8:	429a      	cmp	r2, r3
 8006baa:	d004      	beq.n	8006bb6 <GPIO_PinAFConfig+0x6a>
 8006bac:	487a      	ldr	r0, [pc, #488]	; (8006d98 <GPIO_PinAFConfig+0x24c>)
 8006bae:	f240 2117 	movw	r1, #535	; 0x217
 8006bb2:	f7fc f937 	bl	8002e24 <assert_failed>
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
 8006bb6:	887b      	ldrh	r3, [r7, #2]
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d031      	beq.n	8006c20 <GPIO_PinAFConfig+0xd4>
 8006bbc:	887b      	ldrh	r3, [r7, #2]
 8006bbe:	2b01      	cmp	r3, #1
 8006bc0:	d02e      	beq.n	8006c20 <GPIO_PinAFConfig+0xd4>
 8006bc2:	887b      	ldrh	r3, [r7, #2]
 8006bc4:	2b02      	cmp	r3, #2
 8006bc6:	d02b      	beq.n	8006c20 <GPIO_PinAFConfig+0xd4>
 8006bc8:	887b      	ldrh	r3, [r7, #2]
 8006bca:	2b03      	cmp	r3, #3
 8006bcc:	d028      	beq.n	8006c20 <GPIO_PinAFConfig+0xd4>
 8006bce:	887b      	ldrh	r3, [r7, #2]
 8006bd0:	2b04      	cmp	r3, #4
 8006bd2:	d025      	beq.n	8006c20 <GPIO_PinAFConfig+0xd4>
 8006bd4:	887b      	ldrh	r3, [r7, #2]
 8006bd6:	2b05      	cmp	r3, #5
 8006bd8:	d022      	beq.n	8006c20 <GPIO_PinAFConfig+0xd4>
 8006bda:	887b      	ldrh	r3, [r7, #2]
 8006bdc:	2b06      	cmp	r3, #6
 8006bde:	d01f      	beq.n	8006c20 <GPIO_PinAFConfig+0xd4>
 8006be0:	887b      	ldrh	r3, [r7, #2]
 8006be2:	2b07      	cmp	r3, #7
 8006be4:	d01c      	beq.n	8006c20 <GPIO_PinAFConfig+0xd4>
 8006be6:	887b      	ldrh	r3, [r7, #2]
 8006be8:	2b08      	cmp	r3, #8
 8006bea:	d019      	beq.n	8006c20 <GPIO_PinAFConfig+0xd4>
 8006bec:	887b      	ldrh	r3, [r7, #2]
 8006bee:	2b09      	cmp	r3, #9
 8006bf0:	d016      	beq.n	8006c20 <GPIO_PinAFConfig+0xd4>
 8006bf2:	887b      	ldrh	r3, [r7, #2]
 8006bf4:	2b0a      	cmp	r3, #10
 8006bf6:	d013      	beq.n	8006c20 <GPIO_PinAFConfig+0xd4>
 8006bf8:	887b      	ldrh	r3, [r7, #2]
 8006bfa:	2b0b      	cmp	r3, #11
 8006bfc:	d010      	beq.n	8006c20 <GPIO_PinAFConfig+0xd4>
 8006bfe:	887b      	ldrh	r3, [r7, #2]
 8006c00:	2b0c      	cmp	r3, #12
 8006c02:	d00d      	beq.n	8006c20 <GPIO_PinAFConfig+0xd4>
 8006c04:	887b      	ldrh	r3, [r7, #2]
 8006c06:	2b0d      	cmp	r3, #13
 8006c08:	d00a      	beq.n	8006c20 <GPIO_PinAFConfig+0xd4>
 8006c0a:	887b      	ldrh	r3, [r7, #2]
 8006c0c:	2b0e      	cmp	r3, #14
 8006c0e:	d007      	beq.n	8006c20 <GPIO_PinAFConfig+0xd4>
 8006c10:	887b      	ldrh	r3, [r7, #2]
 8006c12:	2b0f      	cmp	r3, #15
 8006c14:	d004      	beq.n	8006c20 <GPIO_PinAFConfig+0xd4>
 8006c16:	4860      	ldr	r0, [pc, #384]	; (8006d98 <GPIO_PinAFConfig+0x24c>)
 8006c18:	f44f 7106 	mov.w	r1, #536	; 0x218
 8006c1c:	f7fc f902 	bl	8002e24 <assert_failed>
  assert_param(IS_GPIO_AF(GPIO_AF));
 8006c20:	787b      	ldrb	r3, [r7, #1]
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d06d      	beq.n	8006d02 <GPIO_PinAFConfig+0x1b6>
 8006c26:	787b      	ldrb	r3, [r7, #1]
 8006c28:	2b09      	cmp	r3, #9
 8006c2a:	d06a      	beq.n	8006d02 <GPIO_PinAFConfig+0x1b6>
 8006c2c:	787b      	ldrb	r3, [r7, #1]
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d067      	beq.n	8006d02 <GPIO_PinAFConfig+0x1b6>
 8006c32:	787b      	ldrb	r3, [r7, #1]
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d064      	beq.n	8006d02 <GPIO_PinAFConfig+0x1b6>
 8006c38:	787b      	ldrb	r3, [r7, #1]
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d061      	beq.n	8006d02 <GPIO_PinAFConfig+0x1b6>
 8006c3e:	787b      	ldrb	r3, [r7, #1]
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d05e      	beq.n	8006d02 <GPIO_PinAFConfig+0x1b6>
 8006c44:	787b      	ldrb	r3, [r7, #1]
 8006c46:	2b01      	cmp	r3, #1
 8006c48:	d05b      	beq.n	8006d02 <GPIO_PinAFConfig+0x1b6>
 8006c4a:	787b      	ldrb	r3, [r7, #1]
 8006c4c:	2b01      	cmp	r3, #1
 8006c4e:	d058      	beq.n	8006d02 <GPIO_PinAFConfig+0x1b6>
 8006c50:	787b      	ldrb	r3, [r7, #1]
 8006c52:	2b02      	cmp	r3, #2
 8006c54:	d055      	beq.n	8006d02 <GPIO_PinAFConfig+0x1b6>
 8006c56:	787b      	ldrb	r3, [r7, #1]
 8006c58:	2b02      	cmp	r3, #2
 8006c5a:	d052      	beq.n	8006d02 <GPIO_PinAFConfig+0x1b6>
 8006c5c:	787b      	ldrb	r3, [r7, #1]
 8006c5e:	2b02      	cmp	r3, #2
 8006c60:	d04f      	beq.n	8006d02 <GPIO_PinAFConfig+0x1b6>
 8006c62:	787b      	ldrb	r3, [r7, #1]
 8006c64:	2b03      	cmp	r3, #3
 8006c66:	d04c      	beq.n	8006d02 <GPIO_PinAFConfig+0x1b6>
 8006c68:	787b      	ldrb	r3, [r7, #1]
 8006c6a:	2b04      	cmp	r3, #4
 8006c6c:	d049      	beq.n	8006d02 <GPIO_PinAFConfig+0x1b6>
 8006c6e:	787b      	ldrb	r3, [r7, #1]
 8006c70:	2b04      	cmp	r3, #4
 8006c72:	d046      	beq.n	8006d02 <GPIO_PinAFConfig+0x1b6>
 8006c74:	787b      	ldrb	r3, [r7, #1]
 8006c76:	2b04      	cmp	r3, #4
 8006c78:	d043      	beq.n	8006d02 <GPIO_PinAFConfig+0x1b6>
 8006c7a:	787b      	ldrb	r3, [r7, #1]
 8006c7c:	2b05      	cmp	r3, #5
 8006c7e:	d040      	beq.n	8006d02 <GPIO_PinAFConfig+0x1b6>
 8006c80:	787b      	ldrb	r3, [r7, #1]
 8006c82:	2b05      	cmp	r3, #5
 8006c84:	d03d      	beq.n	8006d02 <GPIO_PinAFConfig+0x1b6>
 8006c86:	787b      	ldrb	r3, [r7, #1]
 8006c88:	2b09      	cmp	r3, #9
 8006c8a:	d03a      	beq.n	8006d02 <GPIO_PinAFConfig+0x1b6>
 8006c8c:	787b      	ldrb	r3, [r7, #1]
 8006c8e:	2b06      	cmp	r3, #6
 8006c90:	d037      	beq.n	8006d02 <GPIO_PinAFConfig+0x1b6>
 8006c92:	787b      	ldrb	r3, [r7, #1]
 8006c94:	2b09      	cmp	r3, #9
 8006c96:	d034      	beq.n	8006d02 <GPIO_PinAFConfig+0x1b6>
 8006c98:	787b      	ldrb	r3, [r7, #1]
 8006c9a:	2b07      	cmp	r3, #7
 8006c9c:	d031      	beq.n	8006d02 <GPIO_PinAFConfig+0x1b6>
 8006c9e:	787b      	ldrb	r3, [r7, #1]
 8006ca0:	2b07      	cmp	r3, #7
 8006ca2:	d02e      	beq.n	8006d02 <GPIO_PinAFConfig+0x1b6>
 8006ca4:	787b      	ldrb	r3, [r7, #1]
 8006ca6:	2b07      	cmp	r3, #7
 8006ca8:	d02b      	beq.n	8006d02 <GPIO_PinAFConfig+0x1b6>
 8006caa:	787b      	ldrb	r3, [r7, #1]
 8006cac:	2b08      	cmp	r3, #8
 8006cae:	d028      	beq.n	8006d02 <GPIO_PinAFConfig+0x1b6>
 8006cb0:	787b      	ldrb	r3, [r7, #1]
 8006cb2:	2b08      	cmp	r3, #8
 8006cb4:	d025      	beq.n	8006d02 <GPIO_PinAFConfig+0x1b6>
 8006cb6:	787b      	ldrb	r3, [r7, #1]
 8006cb8:	2b08      	cmp	r3, #8
 8006cba:	d022      	beq.n	8006d02 <GPIO_PinAFConfig+0x1b6>
 8006cbc:	787b      	ldrb	r3, [r7, #1]
 8006cbe:	2b09      	cmp	r3, #9
 8006cc0:	d01f      	beq.n	8006d02 <GPIO_PinAFConfig+0x1b6>
 8006cc2:	787b      	ldrb	r3, [r7, #1]
 8006cc4:	2b09      	cmp	r3, #9
 8006cc6:	d01c      	beq.n	8006d02 <GPIO_PinAFConfig+0x1b6>
 8006cc8:	787b      	ldrb	r3, [r7, #1]
 8006cca:	2b0a      	cmp	r3, #10
 8006ccc:	d019      	beq.n	8006d02 <GPIO_PinAFConfig+0x1b6>
 8006cce:	787b      	ldrb	r3, [r7, #1]
 8006cd0:	2b0a      	cmp	r3, #10
 8006cd2:	d016      	beq.n	8006d02 <GPIO_PinAFConfig+0x1b6>
 8006cd4:	787b      	ldrb	r3, [r7, #1]
 8006cd6:	2b0b      	cmp	r3, #11
 8006cd8:	d013      	beq.n	8006d02 <GPIO_PinAFConfig+0x1b6>
 8006cda:	787b      	ldrb	r3, [r7, #1]
 8006cdc:	2b0c      	cmp	r3, #12
 8006cde:	d010      	beq.n	8006d02 <GPIO_PinAFConfig+0x1b6>
 8006ce0:	787b      	ldrb	r3, [r7, #1]
 8006ce2:	2b0c      	cmp	r3, #12
 8006ce4:	d00d      	beq.n	8006d02 <GPIO_PinAFConfig+0x1b6>
 8006ce6:	787b      	ldrb	r3, [r7, #1]
 8006ce8:	2b0c      	cmp	r3, #12
 8006cea:	d00a      	beq.n	8006d02 <GPIO_PinAFConfig+0x1b6>
 8006cec:	787b      	ldrb	r3, [r7, #1]
 8006cee:	2b0d      	cmp	r3, #13
 8006cf0:	d007      	beq.n	8006d02 <GPIO_PinAFConfig+0x1b6>
 8006cf2:	787b      	ldrb	r3, [r7, #1]
 8006cf4:	2b0f      	cmp	r3, #15
 8006cf6:	d004      	beq.n	8006d02 <GPIO_PinAFConfig+0x1b6>
 8006cf8:	4827      	ldr	r0, [pc, #156]	; (8006d98 <GPIO_PinAFConfig+0x24c>)
 8006cfa:	f240 2119 	movw	r1, #537	; 0x219
 8006cfe:	f7fc f891 	bl	8002e24 <assert_failed>
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8006d02:	787a      	ldrb	r2, [r7, #1]
 8006d04:	887b      	ldrh	r3, [r7, #2]
 8006d06:	f003 0307 	and.w	r3, r3, #7
 8006d0a:	009b      	lsls	r3, r3, #2
 8006d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8006d10:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8006d12:	887b      	ldrh	r3, [r7, #2]
 8006d14:	08db      	lsrs	r3, r3, #3
 8006d16:	b29b      	uxth	r3, r3
 8006d18:	461a      	mov	r2, r3
 8006d1a:	887b      	ldrh	r3, [r7, #2]
 8006d1c:	08db      	lsrs	r3, r3, #3
 8006d1e:	b29b      	uxth	r3, r3
 8006d20:	4619      	mov	r1, r3
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	3108      	adds	r1, #8
 8006d26:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8006d2a:	887b      	ldrh	r3, [r7, #2]
 8006d2c:	f003 0307 	and.w	r3, r3, #7
 8006d30:	009b      	lsls	r3, r3, #2
 8006d32:	200f      	movs	r0, #15
 8006d34:	fa00 f303 	lsl.w	r3, r0, r3
 8006d38:	43db      	mvns	r3, r3
 8006d3a:	4019      	ands	r1, r3
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	3208      	adds	r2, #8
 8006d40:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8006d44:	887b      	ldrh	r3, [r7, #2]
 8006d46:	08db      	lsrs	r3, r3, #3
 8006d48:	b29b      	uxth	r3, r3
 8006d4a:	461a      	mov	r2, r3
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	3208      	adds	r2, #8
 8006d50:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	4313      	orrs	r3, r2
 8006d58:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8006d5a:	887b      	ldrh	r3, [r7, #2]
 8006d5c:	08db      	lsrs	r3, r3, #3
 8006d5e:	b29b      	uxth	r3, r3
 8006d60:	461a      	mov	r2, r3
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	3208      	adds	r2, #8
 8006d66:	68b9      	ldr	r1, [r7, #8]
 8006d68:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8006d6c:	3710      	adds	r7, #16
 8006d6e:	46bd      	mov	sp, r7
 8006d70:	bd80      	pop	{r7, pc}
 8006d72:	bf00      	nop
 8006d74:	40020000 	.word	0x40020000
 8006d78:	40020400 	.word	0x40020400
 8006d7c:	40020800 	.word	0x40020800
 8006d80:	40020c00 	.word	0x40020c00
 8006d84:	40021000 	.word	0x40021000
 8006d88:	40021400 	.word	0x40021400
 8006d8c:	40021800 	.word	0x40021800
 8006d90:	40021c00 	.word	0x40021c00
 8006d94:	40022000 	.word	0x40022000
 8006d98:	0800858c 	.word	0x0800858c

08006d9c <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8006d9c:	b480      	push	{r7}
 8006d9e:	b089      	sub	sp, #36	; 0x24
 8006da0:	af00      	add	r7, sp, #0
 8006da2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8006da4:	2300      	movs	r3, #0
 8006da6:	61bb      	str	r3, [r7, #24]
 8006da8:	2300      	movs	r3, #0
 8006daa:	617b      	str	r3, [r7, #20]
 8006dac:	2300      	movs	r3, #0
 8006dae:	61fb      	str	r3, [r7, #28]
 8006db0:	2302      	movs	r3, #2
 8006db2:	613b      	str	r3, [r7, #16]
 8006db4:	2300      	movs	r3, #0
 8006db6:	60fb      	str	r3, [r7, #12]
 8006db8:	2302      	movs	r3, #2
 8006dba:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8006dbc:	4b48      	ldr	r3, [pc, #288]	; (8006ee0 <RCC_GetClocksFreq+0x144>)
 8006dbe:	689b      	ldr	r3, [r3, #8]
 8006dc0:	f003 030c 	and.w	r3, r3, #12
 8006dc4:	61bb      	str	r3, [r7, #24]

  switch (tmp)
 8006dc6:	69bb      	ldr	r3, [r7, #24]
 8006dc8:	2b04      	cmp	r3, #4
 8006dca:	d007      	beq.n	8006ddc <RCC_GetClocksFreq+0x40>
 8006dcc:	2b08      	cmp	r3, #8
 8006dce:	d009      	beq.n	8006de4 <RCC_GetClocksFreq+0x48>
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d13f      	bne.n	8006e54 <RCC_GetClocksFreq+0xb8>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	4a43      	ldr	r2, [pc, #268]	; (8006ee4 <RCC_GetClocksFreq+0x148>)
 8006dd8:	601a      	str	r2, [r3, #0]
      break;
 8006dda:	e03f      	b.n	8006e5c <RCC_GetClocksFreq+0xc0>
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	4a42      	ldr	r2, [pc, #264]	; (8006ee8 <RCC_GetClocksFreq+0x14c>)
 8006de0:	601a      	str	r2, [r3, #0]
      break;
 8006de2:	e03b      	b.n	8006e5c <RCC_GetClocksFreq+0xc0>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8006de4:	4b3e      	ldr	r3, [pc, #248]	; (8006ee0 <RCC_GetClocksFreq+0x144>)
 8006de6:	685b      	ldr	r3, [r3, #4]
 8006de8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006dec:	0d9b      	lsrs	r3, r3, #22
 8006dee:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006df0:	4b3b      	ldr	r3, [pc, #236]	; (8006ee0 <RCC_GetClocksFreq+0x144>)
 8006df2:	685b      	ldr	r3, [r3, #4]
 8006df4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006df8:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d00d      	beq.n	8006e1c <RCC_GetClocksFreq+0x80>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8006e00:	4a39      	ldr	r2, [pc, #228]	; (8006ee8 <RCC_GetClocksFreq+0x14c>)
 8006e02:	68bb      	ldr	r3, [r7, #8]
 8006e04:	fbb2 f2f3 	udiv	r2, r2, r3
 8006e08:	4b35      	ldr	r3, [pc, #212]	; (8006ee0 <RCC_GetClocksFreq+0x144>)
 8006e0a:	6859      	ldr	r1, [r3, #4]
 8006e0c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006e10:	400b      	ands	r3, r1
 8006e12:	099b      	lsrs	r3, r3, #6
 8006e14:	fb03 f302 	mul.w	r3, r3, r2
 8006e18:	61fb      	str	r3, [r7, #28]
 8006e1a:	e00c      	b.n	8006e36 <RCC_GetClocksFreq+0x9a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8006e1c:	4a31      	ldr	r2, [pc, #196]	; (8006ee4 <RCC_GetClocksFreq+0x148>)
 8006e1e:	68bb      	ldr	r3, [r7, #8]
 8006e20:	fbb2 f2f3 	udiv	r2, r2, r3
 8006e24:	4b2e      	ldr	r3, [pc, #184]	; (8006ee0 <RCC_GetClocksFreq+0x144>)
 8006e26:	6859      	ldr	r1, [r3, #4]
 8006e28:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006e2c:	400b      	ands	r3, r1
 8006e2e:	099b      	lsrs	r3, r3, #6
 8006e30:	fb03 f302 	mul.w	r3, r3, r2
 8006e34:	61fb      	str	r3, [r7, #28]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8006e36:	4b2a      	ldr	r3, [pc, #168]	; (8006ee0 <RCC_GetClocksFreq+0x144>)
 8006e38:	685b      	ldr	r3, [r3, #4]
 8006e3a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006e3e:	0c1b      	lsrs	r3, r3, #16
 8006e40:	3301      	adds	r3, #1
 8006e42:	005b      	lsls	r3, r3, #1
 8006e44:	613b      	str	r3, [r7, #16]
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 8006e46:	69fa      	ldr	r2, [r7, #28]
 8006e48:	693b      	ldr	r3, [r7, #16]
 8006e4a:	fbb2 f2f3 	udiv	r2, r2, r3
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	601a      	str	r2, [r3, #0]
      break;
 8006e52:	e003      	b.n	8006e5c <RCC_GetClocksFreq+0xc0>
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	4a23      	ldr	r2, [pc, #140]	; (8006ee4 <RCC_GetClocksFreq+0x148>)
 8006e58:	601a      	str	r2, [r3, #0]
      break;
 8006e5a:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8006e5c:	4b20      	ldr	r3, [pc, #128]	; (8006ee0 <RCC_GetClocksFreq+0x144>)
 8006e5e:	689b      	ldr	r3, [r3, #8]
 8006e60:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006e64:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 8006e66:	69bb      	ldr	r3, [r7, #24]
 8006e68:	091b      	lsrs	r3, r3, #4
 8006e6a:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8006e6c:	4a1f      	ldr	r2, [pc, #124]	; (8006eec <RCC_GetClocksFreq+0x150>)
 8006e6e:	69bb      	ldr	r3, [r7, #24]
 8006e70:	4413      	add	r3, r2
 8006e72:	781b      	ldrb	r3, [r3, #0]
 8006e74:	b2db      	uxtb	r3, r3
 8006e76:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681a      	ldr	r2, [r3, #0]
 8006e7c:	697b      	ldr	r3, [r7, #20]
 8006e7e:	40da      	lsrs	r2, r3
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8006e84:	4b16      	ldr	r3, [pc, #88]	; (8006ee0 <RCC_GetClocksFreq+0x144>)
 8006e86:	689b      	ldr	r3, [r3, #8]
 8006e88:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8006e8c:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 8006e8e:	69bb      	ldr	r3, [r7, #24]
 8006e90:	0a9b      	lsrs	r3, r3, #10
 8006e92:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8006e94:	4a15      	ldr	r2, [pc, #84]	; (8006eec <RCC_GetClocksFreq+0x150>)
 8006e96:	69bb      	ldr	r3, [r7, #24]
 8006e98:	4413      	add	r3, r2
 8006e9a:	781b      	ldrb	r3, [r3, #0]
 8006e9c:	b2db      	uxtb	r3, r3
 8006e9e:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	685a      	ldr	r2, [r3, #4]
 8006ea4:	697b      	ldr	r3, [r7, #20]
 8006ea6:	40da      	lsrs	r2, r3
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8006eac:	4b0c      	ldr	r3, [pc, #48]	; (8006ee0 <RCC_GetClocksFreq+0x144>)
 8006eae:	689b      	ldr	r3, [r3, #8]
 8006eb0:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8006eb4:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 8006eb6:	69bb      	ldr	r3, [r7, #24]
 8006eb8:	0b5b      	lsrs	r3, r3, #13
 8006eba:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8006ebc:	4a0b      	ldr	r2, [pc, #44]	; (8006eec <RCC_GetClocksFreq+0x150>)
 8006ebe:	69bb      	ldr	r3, [r7, #24]
 8006ec0:	4413      	add	r3, r2
 8006ec2:	781b      	ldrb	r3, [r3, #0]
 8006ec4:	b2db      	uxtb	r3, r3
 8006ec6:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	685a      	ldr	r2, [r3, #4]
 8006ecc:	697b      	ldr	r3, [r7, #20]
 8006ece:	40da      	lsrs	r2, r3
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	60da      	str	r2, [r3, #12]
}
 8006ed4:	3724      	adds	r7, #36	; 0x24
 8006ed6:	46bd      	mov	sp, r7
 8006ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006edc:	4770      	bx	lr
 8006ede:	bf00      	nop
 8006ee0:	40023800 	.word	0x40023800
 8006ee4:	00f42400 	.word	0x00f42400
 8006ee8:	017d7840 	.word	0x017d7840
 8006eec:	20000020 	.word	0x20000020

08006ef0 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8006ef0:	b580      	push	{r7, lr}
 8006ef2:	b082      	sub	sp, #8
 8006ef4:	af00      	add	r7, sp, #0
 8006ef6:	6078      	str	r0, [r7, #4]
 8006ef8:	460b      	mov	r3, r1
 8006efa:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));
 8006efc:	687a      	ldr	r2, [r7, #4]
 8006efe:	4b15      	ldr	r3, [pc, #84]	; (8006f54 <RCC_AHB1PeriphClockCmd+0x64>)
 8006f00:	4013      	ands	r3, r2
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d102      	bne.n	8006f0c <RCC_AHB1PeriphClockCmd+0x1c>
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d104      	bne.n	8006f16 <RCC_AHB1PeriphClockCmd+0x26>
 8006f0c:	4812      	ldr	r0, [pc, #72]	; (8006f58 <RCC_AHB1PeriphClockCmd+0x68>)
 8006f0e:	f44f 6188 	mov.w	r1, #1088	; 0x440
 8006f12:	f7fb ff87 	bl	8002e24 <assert_failed>

  assert_param(IS_FUNCTIONAL_STATE(NewState));
 8006f16:	78fb      	ldrb	r3, [r7, #3]
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d007      	beq.n	8006f2c <RCC_AHB1PeriphClockCmd+0x3c>
 8006f1c:	78fb      	ldrb	r3, [r7, #3]
 8006f1e:	2b01      	cmp	r3, #1
 8006f20:	d004      	beq.n	8006f2c <RCC_AHB1PeriphClockCmd+0x3c>
 8006f22:	480d      	ldr	r0, [pc, #52]	; (8006f58 <RCC_AHB1PeriphClockCmd+0x68>)
 8006f24:	f240 4142 	movw	r1, #1090	; 0x442
 8006f28:	f7fb ff7c 	bl	8002e24 <assert_failed>
  if (NewState != DISABLE)
 8006f2c:	78fb      	ldrb	r3, [r7, #3]
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d006      	beq.n	8006f40 <RCC_AHB1PeriphClockCmd+0x50>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8006f32:	4b0a      	ldr	r3, [pc, #40]	; (8006f5c <RCC_AHB1PeriphClockCmd+0x6c>)
 8006f34:	4a09      	ldr	r2, [pc, #36]	; (8006f5c <RCC_AHB1PeriphClockCmd+0x6c>)
 8006f36:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8006f38:	687a      	ldr	r2, [r7, #4]
 8006f3a:	430a      	orrs	r2, r1
 8006f3c:	631a      	str	r2, [r3, #48]	; 0x30
 8006f3e:	e006      	b.n	8006f4e <RCC_AHB1PeriphClockCmd+0x5e>
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8006f40:	4b06      	ldr	r3, [pc, #24]	; (8006f5c <RCC_AHB1PeriphClockCmd+0x6c>)
 8006f42:	4a06      	ldr	r2, [pc, #24]	; (8006f5c <RCC_AHB1PeriphClockCmd+0x6c>)
 8006f44:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8006f46:	687a      	ldr	r2, [r7, #4]
 8006f48:	43d2      	mvns	r2, r2
 8006f4a:	400a      	ands	r2, r1
 8006f4c:	631a      	str	r2, [r3, #48]	; 0x30
  }
}
 8006f4e:	3708      	adds	r7, #8
 8006f50:	46bd      	mov	sp, r7
 8006f52:	bd80      	pop	{r7, pc}
 8006f54:	818bee00 	.word	0x818bee00
 8006f58:	080085dc 	.word	0x080085dc
 8006f5c:	40023800 	.word	0x40023800

08006f60 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8006f60:	b580      	push	{r7, lr}
 8006f62:	b082      	sub	sp, #8
 8006f64:	af00      	add	r7, sp, #0
 8006f66:	6078      	str	r0, [r7, #4]
 8006f68:	460b      	mov	r3, r1
 8006f6a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
 8006f6c:	687a      	ldr	r2, [r7, #4]
 8006f6e:	4b15      	ldr	r3, [pc, #84]	; (8006fc4 <RCC_APB2PeriphClockCmd+0x64>)
 8006f70:	4013      	ands	r3, r2
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d102      	bne.n	8006f7c <RCC_APB2PeriphClockCmd+0x1c>
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d104      	bne.n	8006f86 <RCC_APB2PeriphClockCmd+0x26>
 8006f7c:	4812      	ldr	r0, [pc, #72]	; (8006fc8 <RCC_APB2PeriphClockCmd+0x68>)
 8006f7e:	f240 41d5 	movw	r1, #1237	; 0x4d5
 8006f82:	f7fb ff4f 	bl	8002e24 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(NewState));
 8006f86:	78fb      	ldrb	r3, [r7, #3]
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d007      	beq.n	8006f9c <RCC_APB2PeriphClockCmd+0x3c>
 8006f8c:	78fb      	ldrb	r3, [r7, #3]
 8006f8e:	2b01      	cmp	r3, #1
 8006f90:	d004      	beq.n	8006f9c <RCC_APB2PeriphClockCmd+0x3c>
 8006f92:	480d      	ldr	r0, [pc, #52]	; (8006fc8 <RCC_APB2PeriphClockCmd+0x68>)
 8006f94:	f240 41d6 	movw	r1, #1238	; 0x4d6
 8006f98:	f7fb ff44 	bl	8002e24 <assert_failed>

  if (NewState != DISABLE)
 8006f9c:	78fb      	ldrb	r3, [r7, #3]
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d006      	beq.n	8006fb0 <RCC_APB2PeriphClockCmd+0x50>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8006fa2:	4b0a      	ldr	r3, [pc, #40]	; (8006fcc <RCC_APB2PeriphClockCmd+0x6c>)
 8006fa4:	4a09      	ldr	r2, [pc, #36]	; (8006fcc <RCC_APB2PeriphClockCmd+0x6c>)
 8006fa6:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8006fa8:	687a      	ldr	r2, [r7, #4]
 8006faa:	430a      	orrs	r2, r1
 8006fac:	645a      	str	r2, [r3, #68]	; 0x44
 8006fae:	e006      	b.n	8006fbe <RCC_APB2PeriphClockCmd+0x5e>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8006fb0:	4b06      	ldr	r3, [pc, #24]	; (8006fcc <RCC_APB2PeriphClockCmd+0x6c>)
 8006fb2:	4a06      	ldr	r2, [pc, #24]	; (8006fcc <RCC_APB2PeriphClockCmd+0x6c>)
 8006fb4:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8006fb6:	687a      	ldr	r2, [r7, #4]
 8006fb8:	43d2      	mvns	r2, r2
 8006fba:	400a      	ands	r2, r1
 8006fbc:	645a      	str	r2, [r3, #68]	; 0x44
  }
}
 8006fbe:	3708      	adds	r7, #8
 8006fc0:	46bd      	mov	sp, r7
 8006fc2:	bd80      	pop	{r7, pc}
 8006fc4:	fff8a0cc 	.word	0xfff8a0cc
 8006fc8:	080085dc 	.word	0x080085dc
 8006fcc:	40023800 	.word	0x40023800

08006fd0 <SPI_Init>:
  * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure that
  *         contains the configuration information for the specified SPI peripheral.
  * @retval None
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
 8006fd0:	b580      	push	{r7, lr}
 8006fd2:	b084      	sub	sp, #16
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	6078      	str	r0, [r7, #4]
 8006fd8:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8006fda:	2300      	movs	r3, #0
 8006fdc:	81fb      	strh	r3, [r7, #14]
  
  /* check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
 8006fde:	687a      	ldr	r2, [r7, #4]
 8006fe0:	4b70      	ldr	r3, [pc, #448]	; (80071a4 <SPI_Init+0x1d4>)
 8006fe2:	429a      	cmp	r2, r3
 8006fe4:	d00c      	beq.n	8007000 <SPI_Init+0x30>
 8006fe6:	687a      	ldr	r2, [r7, #4]
 8006fe8:	4b6f      	ldr	r3, [pc, #444]	; (80071a8 <SPI_Init+0x1d8>)
 8006fea:	429a      	cmp	r2, r3
 8006fec:	d008      	beq.n	8007000 <SPI_Init+0x30>
 8006fee:	687a      	ldr	r2, [r7, #4]
 8006ff0:	4b6e      	ldr	r3, [pc, #440]	; (80071ac <SPI_Init+0x1dc>)
 8006ff2:	429a      	cmp	r2, r3
 8006ff4:	d004      	beq.n	8007000 <SPI_Init+0x30>
 8006ff6:	486e      	ldr	r0, [pc, #440]	; (80071b0 <SPI_Init+0x1e0>)
 8006ff8:	f44f 7183 	mov.w	r1, #262	; 0x106
 8006ffc:	f7fb ff12 	bl	8002e24 <assert_failed>
  
  /* Check the SPI parameters */
  assert_param(IS_SPI_DIRECTION_MODE(SPI_InitStruct->SPI_Direction));
 8007000:	683b      	ldr	r3, [r7, #0]
 8007002:	881b      	ldrh	r3, [r3, #0]
 8007004:	2b00      	cmp	r3, #0
 8007006:	d013      	beq.n	8007030 <SPI_Init+0x60>
 8007008:	683b      	ldr	r3, [r7, #0]
 800700a:	881b      	ldrh	r3, [r3, #0]
 800700c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007010:	d00e      	beq.n	8007030 <SPI_Init+0x60>
 8007012:	683b      	ldr	r3, [r7, #0]
 8007014:	881b      	ldrh	r3, [r3, #0]
 8007016:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800701a:	d009      	beq.n	8007030 <SPI_Init+0x60>
 800701c:	683b      	ldr	r3, [r7, #0]
 800701e:	881b      	ldrh	r3, [r3, #0]
 8007020:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8007024:	d004      	beq.n	8007030 <SPI_Init+0x60>
 8007026:	4862      	ldr	r0, [pc, #392]	; (80071b0 <SPI_Init+0x1e0>)
 8007028:	f240 1109 	movw	r1, #265	; 0x109
 800702c:	f7fb fefa 	bl	8002e24 <assert_failed>
  assert_param(IS_SPI_MODE(SPI_InitStruct->SPI_Mode));
 8007030:	683b      	ldr	r3, [r7, #0]
 8007032:	885b      	ldrh	r3, [r3, #2]
 8007034:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007038:	d008      	beq.n	800704c <SPI_Init+0x7c>
 800703a:	683b      	ldr	r3, [r7, #0]
 800703c:	885b      	ldrh	r3, [r3, #2]
 800703e:	2b00      	cmp	r3, #0
 8007040:	d004      	beq.n	800704c <SPI_Init+0x7c>
 8007042:	485b      	ldr	r0, [pc, #364]	; (80071b0 <SPI_Init+0x1e0>)
 8007044:	f44f 7185 	mov.w	r1, #266	; 0x10a
 8007048:	f7fb feec 	bl	8002e24 <assert_failed>
  assert_param(IS_SPI_DATASIZE(SPI_InitStruct->SPI_DataSize));
 800704c:	683b      	ldr	r3, [r7, #0]
 800704e:	889b      	ldrh	r3, [r3, #4]
 8007050:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007054:	d008      	beq.n	8007068 <SPI_Init+0x98>
 8007056:	683b      	ldr	r3, [r7, #0]
 8007058:	889b      	ldrh	r3, [r3, #4]
 800705a:	2b00      	cmp	r3, #0
 800705c:	d004      	beq.n	8007068 <SPI_Init+0x98>
 800705e:	4854      	ldr	r0, [pc, #336]	; (80071b0 <SPI_Init+0x1e0>)
 8007060:	f240 110b 	movw	r1, #267	; 0x10b
 8007064:	f7fb fede 	bl	8002e24 <assert_failed>
  assert_param(IS_SPI_CPOL(SPI_InitStruct->SPI_CPOL));
 8007068:	683b      	ldr	r3, [r7, #0]
 800706a:	88db      	ldrh	r3, [r3, #6]
 800706c:	2b00      	cmp	r3, #0
 800706e:	d008      	beq.n	8007082 <SPI_Init+0xb2>
 8007070:	683b      	ldr	r3, [r7, #0]
 8007072:	88db      	ldrh	r3, [r3, #6]
 8007074:	2b02      	cmp	r3, #2
 8007076:	d004      	beq.n	8007082 <SPI_Init+0xb2>
 8007078:	484d      	ldr	r0, [pc, #308]	; (80071b0 <SPI_Init+0x1e0>)
 800707a:	f44f 7186 	mov.w	r1, #268	; 0x10c
 800707e:	f7fb fed1 	bl	8002e24 <assert_failed>
  assert_param(IS_SPI_CPHA(SPI_InitStruct->SPI_CPHA));
 8007082:	683b      	ldr	r3, [r7, #0]
 8007084:	891b      	ldrh	r3, [r3, #8]
 8007086:	2b00      	cmp	r3, #0
 8007088:	d008      	beq.n	800709c <SPI_Init+0xcc>
 800708a:	683b      	ldr	r3, [r7, #0]
 800708c:	891b      	ldrh	r3, [r3, #8]
 800708e:	2b01      	cmp	r3, #1
 8007090:	d004      	beq.n	800709c <SPI_Init+0xcc>
 8007092:	4847      	ldr	r0, [pc, #284]	; (80071b0 <SPI_Init+0x1e0>)
 8007094:	f240 110d 	movw	r1, #269	; 0x10d
 8007098:	f7fb fec4 	bl	8002e24 <assert_failed>
  assert_param(IS_SPI_NSS(SPI_InitStruct->SPI_NSS));
 800709c:	683b      	ldr	r3, [r7, #0]
 800709e:	895b      	ldrh	r3, [r3, #10]
 80070a0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80070a4:	d008      	beq.n	80070b8 <SPI_Init+0xe8>
 80070a6:	683b      	ldr	r3, [r7, #0]
 80070a8:	895b      	ldrh	r3, [r3, #10]
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d004      	beq.n	80070b8 <SPI_Init+0xe8>
 80070ae:	4840      	ldr	r0, [pc, #256]	; (80071b0 <SPI_Init+0x1e0>)
 80070b0:	f44f 7187 	mov.w	r1, #270	; 0x10e
 80070b4:	f7fb feb6 	bl	8002e24 <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(SPI_InitStruct->SPI_BaudRatePrescaler));
 80070b8:	683b      	ldr	r3, [r7, #0]
 80070ba:	899b      	ldrh	r3, [r3, #12]
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d020      	beq.n	8007102 <SPI_Init+0x132>
 80070c0:	683b      	ldr	r3, [r7, #0]
 80070c2:	899b      	ldrh	r3, [r3, #12]
 80070c4:	2b08      	cmp	r3, #8
 80070c6:	d01c      	beq.n	8007102 <SPI_Init+0x132>
 80070c8:	683b      	ldr	r3, [r7, #0]
 80070ca:	899b      	ldrh	r3, [r3, #12]
 80070cc:	2b10      	cmp	r3, #16
 80070ce:	d018      	beq.n	8007102 <SPI_Init+0x132>
 80070d0:	683b      	ldr	r3, [r7, #0]
 80070d2:	899b      	ldrh	r3, [r3, #12]
 80070d4:	2b18      	cmp	r3, #24
 80070d6:	d014      	beq.n	8007102 <SPI_Init+0x132>
 80070d8:	683b      	ldr	r3, [r7, #0]
 80070da:	899b      	ldrh	r3, [r3, #12]
 80070dc:	2b20      	cmp	r3, #32
 80070de:	d010      	beq.n	8007102 <SPI_Init+0x132>
 80070e0:	683b      	ldr	r3, [r7, #0]
 80070e2:	899b      	ldrh	r3, [r3, #12]
 80070e4:	2b28      	cmp	r3, #40	; 0x28
 80070e6:	d00c      	beq.n	8007102 <SPI_Init+0x132>
 80070e8:	683b      	ldr	r3, [r7, #0]
 80070ea:	899b      	ldrh	r3, [r3, #12]
 80070ec:	2b30      	cmp	r3, #48	; 0x30
 80070ee:	d008      	beq.n	8007102 <SPI_Init+0x132>
 80070f0:	683b      	ldr	r3, [r7, #0]
 80070f2:	899b      	ldrh	r3, [r3, #12]
 80070f4:	2b38      	cmp	r3, #56	; 0x38
 80070f6:	d004      	beq.n	8007102 <SPI_Init+0x132>
 80070f8:	482d      	ldr	r0, [pc, #180]	; (80071b0 <SPI_Init+0x1e0>)
 80070fa:	f240 110f 	movw	r1, #271	; 0x10f
 80070fe:	f7fb fe91 	bl	8002e24 <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
 8007102:	683b      	ldr	r3, [r7, #0]
 8007104:	89db      	ldrh	r3, [r3, #14]
 8007106:	2b00      	cmp	r3, #0
 8007108:	d008      	beq.n	800711c <SPI_Init+0x14c>
 800710a:	683b      	ldr	r3, [r7, #0]
 800710c:	89db      	ldrh	r3, [r3, #14]
 800710e:	2b80      	cmp	r3, #128	; 0x80
 8007110:	d004      	beq.n	800711c <SPI_Init+0x14c>
 8007112:	4827      	ldr	r0, [pc, #156]	; (80071b0 <SPI_Init+0x1e0>)
 8007114:	f44f 7188 	mov.w	r1, #272	; 0x110
 8007118:	f7fb fe84 	bl	8002e24 <assert_failed>
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));
 800711c:	683b      	ldr	r3, [r7, #0]
 800711e:	8a1b      	ldrh	r3, [r3, #16]
 8007120:	2b00      	cmp	r3, #0
 8007122:	d104      	bne.n	800712e <SPI_Init+0x15e>
 8007124:	4822      	ldr	r0, [pc, #136]	; (80071b0 <SPI_Init+0x1e0>)
 8007126:	f240 1111 	movw	r1, #273	; 0x111
 800712a:	f7fb fe7b 	bl	8002e24 <assert_failed>

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	881b      	ldrh	r3, [r3, #0]
 8007132:	81fb      	strh	r3, [r7, #14]
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_MASK;
 8007134:	89fb      	ldrh	r3, [r7, #14]
 8007136:	f403 5341 	and.w	r3, r3, #12352	; 0x3040
 800713a:	81fb      	strh	r3, [r7, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 800713c:	683b      	ldr	r3, [r7, #0]
 800713e:	881a      	ldrh	r2, [r3, #0]
 8007140:	683b      	ldr	r3, [r7, #0]
 8007142:	885b      	ldrh	r3, [r3, #2]
 8007144:	4313      	orrs	r3, r2
 8007146:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8007148:	683b      	ldr	r3, [r7, #0]
 800714a:	889b      	ldrh	r3, [r3, #4]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 800714c:	4313      	orrs	r3, r2
 800714e:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8007150:	683b      	ldr	r3, [r7, #0]
 8007152:	88db      	ldrh	r3, [r3, #6]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8007154:	4313      	orrs	r3, r2
 8007156:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8007158:	683b      	ldr	r3, [r7, #0]
 800715a:	891b      	ldrh	r3, [r3, #8]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 800715c:	4313      	orrs	r3, r2
 800715e:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8007160:	683b      	ldr	r3, [r7, #0]
 8007162:	895b      	ldrh	r3, [r3, #10]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8007164:	4313      	orrs	r3, r2
 8007166:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8007168:	683b      	ldr	r3, [r7, #0]
 800716a:	899b      	ldrh	r3, [r3, #12]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 800716c:	4313      	orrs	r3, r2
 800716e:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8007170:	683b      	ldr	r3, [r7, #0]
 8007172:	89db      	ldrh	r3, [r3, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8007174:	4313      	orrs	r3, r2
 8007176:	b29a      	uxth	r2, r3
 8007178:	89fb      	ldrh	r3, [r7, #14]
 800717a:	4313      	orrs	r3, r2
 800717c:	81fb      	strh	r3, [r7, #14]
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	89fa      	ldrh	r2, [r7, #14]
 8007182:	801a      	strh	r2, [r3, #0]

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SMOD);
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	8b9b      	ldrh	r3, [r3, #28]
 8007188:	b29b      	uxth	r3, r3
 800718a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800718e:	b29a      	uxth	r2, r3
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	839a      	strh	r2, [r3, #28]
/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 8007194:	683b      	ldr	r3, [r7, #0]
 8007196:	8a1a      	ldrh	r2, [r3, #16]
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	821a      	strh	r2, [r3, #16]
}
 800719c:	3710      	adds	r7, #16
 800719e:	46bd      	mov	sp, r7
 80071a0:	bd80      	pop	{r7, pc}
 80071a2:	bf00      	nop
 80071a4:	40013000 	.word	0x40013000
 80071a8:	40003800 	.word	0x40003800
 80071ac:	40003c00 	.word	0x40003c00
 80071b0:	0800862c 	.word	0x0800862c

080071b4 <SPI_Cmd>:
  * @param  NewState: new state of the SPIx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
 80071b4:	b580      	push	{r7, lr}
 80071b6:	b082      	sub	sp, #8
 80071b8:	af00      	add	r7, sp, #0
 80071ba:	6078      	str	r0, [r7, #4]
 80071bc:	460b      	mov	r3, r1
 80071be:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
 80071c0:	687a      	ldr	r2, [r7, #4]
 80071c2:	4b19      	ldr	r3, [pc, #100]	; (8007228 <SPI_Cmd+0x74>)
 80071c4:	429a      	cmp	r2, r3
 80071c6:	d00c      	beq.n	80071e2 <SPI_Cmd+0x2e>
 80071c8:	687a      	ldr	r2, [r7, #4]
 80071ca:	4b18      	ldr	r3, [pc, #96]	; (800722c <SPI_Cmd+0x78>)
 80071cc:	429a      	cmp	r2, r3
 80071ce:	d008      	beq.n	80071e2 <SPI_Cmd+0x2e>
 80071d0:	687a      	ldr	r2, [r7, #4]
 80071d2:	4b17      	ldr	r3, [pc, #92]	; (8007230 <SPI_Cmd+0x7c>)
 80071d4:	429a      	cmp	r2, r3
 80071d6:	d004      	beq.n	80071e2 <SPI_Cmd+0x2e>
 80071d8:	4816      	ldr	r0, [pc, #88]	; (8007234 <SPI_Cmd+0x80>)
 80071da:	f240 2101 	movw	r1, #513	; 0x201
 80071de:	f7fb fe21 	bl	8002e24 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(NewState));
 80071e2:	78fb      	ldrb	r3, [r7, #3]
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d007      	beq.n	80071f8 <SPI_Cmd+0x44>
 80071e8:	78fb      	ldrb	r3, [r7, #3]
 80071ea:	2b01      	cmp	r3, #1
 80071ec:	d004      	beq.n	80071f8 <SPI_Cmd+0x44>
 80071ee:	4811      	ldr	r0, [pc, #68]	; (8007234 <SPI_Cmd+0x80>)
 80071f0:	f240 2102 	movw	r1, #514	; 0x202
 80071f4:	f7fb fe16 	bl	8002e24 <assert_failed>
  if (NewState != DISABLE)
 80071f8:	78fb      	ldrb	r3, [r7, #3]
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d008      	beq.n	8007210 <SPI_Cmd+0x5c>
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= SPI_CR1_SPE;
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	881b      	ldrh	r3, [r3, #0]
 8007202:	b29b      	uxth	r3, r3
 8007204:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007208:	b29a      	uxth	r2, r3
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	801a      	strh	r2, [r3, #0]
 800720e:	e007      	b.n	8007220 <SPI_Cmd+0x6c>
  }
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	881b      	ldrh	r3, [r3, #0]
 8007214:	b29b      	uxth	r3, r3
 8007216:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800721a:	b29a      	uxth	r2, r3
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	801a      	strh	r2, [r3, #0]
  }
}
 8007220:	3708      	adds	r7, #8
 8007222:	46bd      	mov	sp, r7
 8007224:	bd80      	pop	{r7, pc}
 8007226:	bf00      	nop
 8007228:	40013000 	.word	0x40013000
 800722c:	40003800 	.word	0x40003800
 8007230:	40003c00 	.word	0x40003c00
 8007234:	0800862c 	.word	0x0800862c

08007238 <SPI_I2S_DMACmd>:
  * @param  NewState: new state of the selected SPI DMA transfer request.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_I2S_DMACmd(SPI_TypeDef* SPIx, uint16_t SPI_I2S_DMAReq, FunctionalState NewState)
{
 8007238:	b580      	push	{r7, lr}
 800723a:	b082      	sub	sp, #8
 800723c:	af00      	add	r7, sp, #0
 800723e:	6078      	str	r0, [r7, #4]
 8007240:	4613      	mov	r3, r2
 8007242:	460a      	mov	r2, r1
 8007244:	807a      	strh	r2, [r7, #2]
 8007246:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
 8007248:	687a      	ldr	r2, [r7, #4]
 800724a:	4b25      	ldr	r3, [pc, #148]	; (80072e0 <SPI_I2S_DMACmd+0xa8>)
 800724c:	429a      	cmp	r2, r3
 800724e:	d014      	beq.n	800727a <SPI_I2S_DMACmd+0x42>
 8007250:	687a      	ldr	r2, [r7, #4]
 8007252:	4b24      	ldr	r3, [pc, #144]	; (80072e4 <SPI_I2S_DMACmd+0xac>)
 8007254:	429a      	cmp	r2, r3
 8007256:	d010      	beq.n	800727a <SPI_I2S_DMACmd+0x42>
 8007258:	687a      	ldr	r2, [r7, #4]
 800725a:	4b23      	ldr	r3, [pc, #140]	; (80072e8 <SPI_I2S_DMACmd+0xb0>)
 800725c:	429a      	cmp	r2, r3
 800725e:	d00c      	beq.n	800727a <SPI_I2S_DMACmd+0x42>
 8007260:	687a      	ldr	r2, [r7, #4]
 8007262:	4b22      	ldr	r3, [pc, #136]	; (80072ec <SPI_I2S_DMACmd+0xb4>)
 8007264:	429a      	cmp	r2, r3
 8007266:	d008      	beq.n	800727a <SPI_I2S_DMACmd+0x42>
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	f1b3 2f40 	cmp.w	r3, #1073758208	; 0x40004000
 800726e:	d004      	beq.n	800727a <SPI_I2S_DMACmd+0x42>
 8007270:	481f      	ldr	r0, [pc, #124]	; (80072f0 <SPI_I2S_DMACmd+0xb8>)
 8007272:	f240 31d9 	movw	r1, #985	; 0x3d9
 8007276:	f7fb fdd5 	bl	8002e24 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(NewState));
 800727a:	787b      	ldrb	r3, [r7, #1]
 800727c:	2b00      	cmp	r3, #0
 800727e:	d007      	beq.n	8007290 <SPI_I2S_DMACmd+0x58>
 8007280:	787b      	ldrb	r3, [r7, #1]
 8007282:	2b01      	cmp	r3, #1
 8007284:	d004      	beq.n	8007290 <SPI_I2S_DMACmd+0x58>
 8007286:	481a      	ldr	r0, [pc, #104]	; (80072f0 <SPI_I2S_DMACmd+0xb8>)
 8007288:	f240 31da 	movw	r1, #986	; 0x3da
 800728c:	f7fb fdca 	bl	8002e24 <assert_failed>
  assert_param(IS_SPI_I2S_DMAREQ(SPI_I2S_DMAReq));
 8007290:	887a      	ldrh	r2, [r7, #2]
 8007292:	f64f 73fc 	movw	r3, #65532	; 0xfffc
 8007296:	4013      	ands	r3, r2
 8007298:	2b00      	cmp	r3, #0
 800729a:	d102      	bne.n	80072a2 <SPI_I2S_DMACmd+0x6a>
 800729c:	887b      	ldrh	r3, [r7, #2]
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d104      	bne.n	80072ac <SPI_I2S_DMACmd+0x74>
 80072a2:	4813      	ldr	r0, [pc, #76]	; (80072f0 <SPI_I2S_DMACmd+0xb8>)
 80072a4:	f240 31db 	movw	r1, #987	; 0x3db
 80072a8:	f7fb fdbc 	bl	8002e24 <assert_failed>

  if (NewState != DISABLE)
 80072ac:	787b      	ldrb	r3, [r7, #1]
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d008      	beq.n	80072c4 <SPI_I2S_DMACmd+0x8c>
  {
    /* Enable the selected SPI DMA requests */
    SPIx->CR2 |= SPI_I2S_DMAReq;
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	889b      	ldrh	r3, [r3, #4]
 80072b6:	b29a      	uxth	r2, r3
 80072b8:	887b      	ldrh	r3, [r7, #2]
 80072ba:	4313      	orrs	r3, r2
 80072bc:	b29a      	uxth	r2, r3
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	809a      	strh	r2, [r3, #4]
 80072c2:	e009      	b.n	80072d8 <SPI_I2S_DMACmd+0xa0>
  }
  else
  {
    /* Disable the selected SPI DMA requests */
    SPIx->CR2 &= (uint16_t)~SPI_I2S_DMAReq;
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	889b      	ldrh	r3, [r3, #4]
 80072c8:	b29a      	uxth	r2, r3
 80072ca:	887b      	ldrh	r3, [r7, #2]
 80072cc:	43db      	mvns	r3, r3
 80072ce:	b29b      	uxth	r3, r3
 80072d0:	4013      	ands	r3, r2
 80072d2:	b29a      	uxth	r2, r3
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	809a      	strh	r2, [r3, #4]
  }
}
 80072d8:	3708      	adds	r7, #8
 80072da:	46bd      	mov	sp, r7
 80072dc:	bd80      	pop	{r7, pc}
 80072de:	bf00      	nop
 80072e0:	40013000 	.word	0x40013000
 80072e4:	40003800 	.word	0x40003800
 80072e8:	40003c00 	.word	0x40003c00
 80072ec:	40003400 	.word	0x40003400
 80072f0:	0800862c 	.word	0x0800862c

080072f4 <SPI_I2S_GetFlagStatus>:
  *            @arg I2S_FLAG_UDR: Underrun Error flag.
  *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 80072f4:	b580      	push	{r7, lr}
 80072f6:	b084      	sub	sp, #16
 80072f8:	af00      	add	r7, sp, #0
 80072fa:	6078      	str	r0, [r7, #4]
 80072fc:	460b      	mov	r3, r1
 80072fe:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8007300:	2300      	movs	r3, #0
 8007302:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
 8007304:	687a      	ldr	r2, [r7, #4]
 8007306:	4b25      	ldr	r3, [pc, #148]	; (800739c <SPI_I2S_GetFlagStatus+0xa8>)
 8007308:	429a      	cmp	r2, r3
 800730a:	d014      	beq.n	8007336 <SPI_I2S_GetFlagStatus+0x42>
 800730c:	687a      	ldr	r2, [r7, #4]
 800730e:	4b24      	ldr	r3, [pc, #144]	; (80073a0 <SPI_I2S_GetFlagStatus+0xac>)
 8007310:	429a      	cmp	r2, r3
 8007312:	d010      	beq.n	8007336 <SPI_I2S_GetFlagStatus+0x42>
 8007314:	687a      	ldr	r2, [r7, #4]
 8007316:	4b23      	ldr	r3, [pc, #140]	; (80073a4 <SPI_I2S_GetFlagStatus+0xb0>)
 8007318:	429a      	cmp	r2, r3
 800731a:	d00c      	beq.n	8007336 <SPI_I2S_GetFlagStatus+0x42>
 800731c:	687a      	ldr	r2, [r7, #4]
 800731e:	4b22      	ldr	r3, [pc, #136]	; (80073a8 <SPI_I2S_GetFlagStatus+0xb4>)
 8007320:	429a      	cmp	r2, r3
 8007322:	d008      	beq.n	8007336 <SPI_I2S_GetFlagStatus+0x42>
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	f1b3 2f40 	cmp.w	r3, #1073758208	; 0x40004000
 800732a:	d004      	beq.n	8007336 <SPI_I2S_GetFlagStatus+0x42>
 800732c:	481f      	ldr	r0, [pc, #124]	; (80073ac <SPI_I2S_GetFlagStatus+0xb8>)
 800732e:	f240 4173 	movw	r1, #1139	; 0x473
 8007332:	f7fb fd77 	bl	8002e24 <assert_failed>
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
 8007336:	887b      	ldrh	r3, [r7, #2]
 8007338:	2b80      	cmp	r3, #128	; 0x80
 800733a:	d01d      	beq.n	8007378 <SPI_I2S_GetFlagStatus+0x84>
 800733c:	887b      	ldrh	r3, [r7, #2]
 800733e:	2b40      	cmp	r3, #64	; 0x40
 8007340:	d01a      	beq.n	8007378 <SPI_I2S_GetFlagStatus+0x84>
 8007342:	887b      	ldrh	r3, [r7, #2]
 8007344:	2b20      	cmp	r3, #32
 8007346:	d017      	beq.n	8007378 <SPI_I2S_GetFlagStatus+0x84>
 8007348:	887b      	ldrh	r3, [r7, #2]
 800734a:	2b10      	cmp	r3, #16
 800734c:	d014      	beq.n	8007378 <SPI_I2S_GetFlagStatus+0x84>
 800734e:	887b      	ldrh	r3, [r7, #2]
 8007350:	2b08      	cmp	r3, #8
 8007352:	d011      	beq.n	8007378 <SPI_I2S_GetFlagStatus+0x84>
 8007354:	887b      	ldrh	r3, [r7, #2]
 8007356:	2b04      	cmp	r3, #4
 8007358:	d00e      	beq.n	8007378 <SPI_I2S_GetFlagStatus+0x84>
 800735a:	887b      	ldrh	r3, [r7, #2]
 800735c:	2b02      	cmp	r3, #2
 800735e:	d00b      	beq.n	8007378 <SPI_I2S_GetFlagStatus+0x84>
 8007360:	887b      	ldrh	r3, [r7, #2]
 8007362:	2b01      	cmp	r3, #1
 8007364:	d008      	beq.n	8007378 <SPI_I2S_GetFlagStatus+0x84>
 8007366:	887b      	ldrh	r3, [r7, #2]
 8007368:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800736c:	d004      	beq.n	8007378 <SPI_I2S_GetFlagStatus+0x84>
 800736e:	480f      	ldr	r0, [pc, #60]	; (80073ac <SPI_I2S_GetFlagStatus+0xb8>)
 8007370:	f240 4174 	movw	r1, #1140	; 0x474
 8007374:	f7fb fd56 	bl	8002e24 <assert_failed>
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	891b      	ldrh	r3, [r3, #8]
 800737c:	b29a      	uxth	r2, r3
 800737e:	887b      	ldrh	r3, [r7, #2]
 8007380:	4013      	ands	r3, r2
 8007382:	b29b      	uxth	r3, r3
 8007384:	2b00      	cmp	r3, #0
 8007386:	d002      	beq.n	800738e <SPI_I2S_GetFlagStatus+0x9a>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 8007388:	2301      	movs	r3, #1
 800738a:	73fb      	strb	r3, [r7, #15]
 800738c:	e001      	b.n	8007392 <SPI_I2S_GetFlagStatus+0x9e>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 800738e:	2300      	movs	r3, #0
 8007390:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 8007392:	7bfb      	ldrb	r3, [r7, #15]
}
 8007394:	4618      	mov	r0, r3
 8007396:	3710      	adds	r7, #16
 8007398:	46bd      	mov	sp, r7
 800739a:	bd80      	pop	{r7, pc}
 800739c:	40013000 	.word	0x40013000
 80073a0:	40003800 	.word	0x40003800
 80073a4:	40003c00 	.word	0x40003c00
 80073a8:	40003400 	.word	0x40003400
 80073ac:	0800862c 	.word	0x0800862c

080073b0 <SPI_I2S_ClearFlag>:
  *          write operation to SPI_CR1 register (SPI_Cmd() to enable the SPI).
  *  
  * @retval None
  */
void SPI_I2S_ClearFlag(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 80073b0:	b580      	push	{r7, lr}
 80073b2:	b082      	sub	sp, #8
 80073b4:	af00      	add	r7, sp, #0
 80073b6:	6078      	str	r0, [r7, #4]
 80073b8:	460b      	mov	r3, r1
 80073ba:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
 80073bc:	687a      	ldr	r2, [r7, #4]
 80073be:	4b14      	ldr	r3, [pc, #80]	; (8007410 <SPI_I2S_ClearFlag+0x60>)
 80073c0:	429a      	cmp	r2, r3
 80073c2:	d014      	beq.n	80073ee <SPI_I2S_ClearFlag+0x3e>
 80073c4:	687a      	ldr	r2, [r7, #4]
 80073c6:	4b13      	ldr	r3, [pc, #76]	; (8007414 <SPI_I2S_ClearFlag+0x64>)
 80073c8:	429a      	cmp	r2, r3
 80073ca:	d010      	beq.n	80073ee <SPI_I2S_ClearFlag+0x3e>
 80073cc:	687a      	ldr	r2, [r7, #4]
 80073ce:	4b12      	ldr	r3, [pc, #72]	; (8007418 <SPI_I2S_ClearFlag+0x68>)
 80073d0:	429a      	cmp	r2, r3
 80073d2:	d00c      	beq.n	80073ee <SPI_I2S_ClearFlag+0x3e>
 80073d4:	687a      	ldr	r2, [r7, #4]
 80073d6:	4b11      	ldr	r3, [pc, #68]	; (800741c <SPI_I2S_ClearFlag+0x6c>)
 80073d8:	429a      	cmp	r2, r3
 80073da:	d008      	beq.n	80073ee <SPI_I2S_ClearFlag+0x3e>
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	f1b3 2f40 	cmp.w	r3, #1073758208	; 0x40004000
 80073e2:	d004      	beq.n	80073ee <SPI_I2S_ClearFlag+0x3e>
 80073e4:	480e      	ldr	r0, [pc, #56]	; (8007420 <SPI_I2S_ClearFlag+0x70>)
 80073e6:	f240 419b 	movw	r1, #1179	; 0x49b
 80073ea:	f7fb fd1b 	bl	8002e24 <assert_failed>
  assert_param(IS_SPI_I2S_CLEAR_FLAG(SPI_I2S_FLAG));
 80073ee:	887b      	ldrh	r3, [r7, #2]
 80073f0:	2b10      	cmp	r3, #16
 80073f2:	d004      	beq.n	80073fe <SPI_I2S_ClearFlag+0x4e>
 80073f4:	480a      	ldr	r0, [pc, #40]	; (8007420 <SPI_I2S_ClearFlag+0x70>)
 80073f6:	f240 419c 	movw	r1, #1180	; 0x49c
 80073fa:	f7fb fd13 	bl	8002e24 <assert_failed>
    
  /* Clear the selected SPI CRC Error (CRCERR) flag */
  SPIx->SR = (uint16_t)~SPI_I2S_FLAG;
 80073fe:	887b      	ldrh	r3, [r7, #2]
 8007400:	43db      	mvns	r3, r3
 8007402:	b29a      	uxth	r2, r3
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	811a      	strh	r2, [r3, #8]
}
 8007408:	3708      	adds	r7, #8
 800740a:	46bd      	mov	sp, r7
 800740c:	bd80      	pop	{r7, pc}
 800740e:	bf00      	nop
 8007410:	40013000 	.word	0x40013000
 8007414:	40003800 	.word	0x40003800
 8007418:	40003c00 	.word	0x40003c00
 800741c:	40003400 	.word	0x40003400
 8007420:	0800862c 	.word	0x0800862c

08007424 <SYSCFG_EXTILineConfig>:
  *           This parameter can be EXTI_PinSourcex where x can be (0..15, except
  *           for EXTI_PortSourceGPIOI x can be (0..11).
  * @retval None
  */
void SYSCFG_EXTILineConfig(uint8_t EXTI_PortSourceGPIOx, uint8_t EXTI_PinSourcex)
{
 8007424:	b590      	push	{r4, r7, lr}
 8007426:	b085      	sub	sp, #20
 8007428:	af00      	add	r7, sp, #0
 800742a:	4602      	mov	r2, r0
 800742c:	460b      	mov	r3, r1
 800742e:	71fa      	strb	r2, [r7, #7]
 8007430:	71bb      	strb	r3, [r7, #6]
  uint32_t tmp = 0x00;
 8007432:	2300      	movs	r3, #0
 8007434:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_EXTI_PORT_SOURCE(EXTI_PortSourceGPIOx));
 8007436:	79fb      	ldrb	r3, [r7, #7]
 8007438:	2b00      	cmp	r3, #0
 800743a:	d01b      	beq.n	8007474 <SYSCFG_EXTILineConfig+0x50>
 800743c:	79fb      	ldrb	r3, [r7, #7]
 800743e:	2b01      	cmp	r3, #1
 8007440:	d018      	beq.n	8007474 <SYSCFG_EXTILineConfig+0x50>
 8007442:	79fb      	ldrb	r3, [r7, #7]
 8007444:	2b02      	cmp	r3, #2
 8007446:	d015      	beq.n	8007474 <SYSCFG_EXTILineConfig+0x50>
 8007448:	79fb      	ldrb	r3, [r7, #7]
 800744a:	2b03      	cmp	r3, #3
 800744c:	d012      	beq.n	8007474 <SYSCFG_EXTILineConfig+0x50>
 800744e:	79fb      	ldrb	r3, [r7, #7]
 8007450:	2b04      	cmp	r3, #4
 8007452:	d00f      	beq.n	8007474 <SYSCFG_EXTILineConfig+0x50>
 8007454:	79fb      	ldrb	r3, [r7, #7]
 8007456:	2b05      	cmp	r3, #5
 8007458:	d00c      	beq.n	8007474 <SYSCFG_EXTILineConfig+0x50>
 800745a:	79fb      	ldrb	r3, [r7, #7]
 800745c:	2b06      	cmp	r3, #6
 800745e:	d009      	beq.n	8007474 <SYSCFG_EXTILineConfig+0x50>
 8007460:	79fb      	ldrb	r3, [r7, #7]
 8007462:	2b07      	cmp	r3, #7
 8007464:	d006      	beq.n	8007474 <SYSCFG_EXTILineConfig+0x50>
 8007466:	79fb      	ldrb	r3, [r7, #7]
 8007468:	2b08      	cmp	r3, #8
 800746a:	d003      	beq.n	8007474 <SYSCFG_EXTILineConfig+0x50>
 800746c:	4834      	ldr	r0, [pc, #208]	; (8007540 <SYSCFG_EXTILineConfig+0x11c>)
 800746e:	217c      	movs	r1, #124	; 0x7c
 8007470:	f7fb fcd8 	bl	8002e24 <assert_failed>
  assert_param(IS_EXTI_PIN_SOURCE(EXTI_PinSourcex));
 8007474:	79bb      	ldrb	r3, [r7, #6]
 8007476:	2b00      	cmp	r3, #0
 8007478:	d030      	beq.n	80074dc <SYSCFG_EXTILineConfig+0xb8>
 800747a:	79bb      	ldrb	r3, [r7, #6]
 800747c:	2b01      	cmp	r3, #1
 800747e:	d02d      	beq.n	80074dc <SYSCFG_EXTILineConfig+0xb8>
 8007480:	79bb      	ldrb	r3, [r7, #6]
 8007482:	2b02      	cmp	r3, #2
 8007484:	d02a      	beq.n	80074dc <SYSCFG_EXTILineConfig+0xb8>
 8007486:	79bb      	ldrb	r3, [r7, #6]
 8007488:	2b03      	cmp	r3, #3
 800748a:	d027      	beq.n	80074dc <SYSCFG_EXTILineConfig+0xb8>
 800748c:	79bb      	ldrb	r3, [r7, #6]
 800748e:	2b04      	cmp	r3, #4
 8007490:	d024      	beq.n	80074dc <SYSCFG_EXTILineConfig+0xb8>
 8007492:	79bb      	ldrb	r3, [r7, #6]
 8007494:	2b05      	cmp	r3, #5
 8007496:	d021      	beq.n	80074dc <SYSCFG_EXTILineConfig+0xb8>
 8007498:	79bb      	ldrb	r3, [r7, #6]
 800749a:	2b06      	cmp	r3, #6
 800749c:	d01e      	beq.n	80074dc <SYSCFG_EXTILineConfig+0xb8>
 800749e:	79bb      	ldrb	r3, [r7, #6]
 80074a0:	2b07      	cmp	r3, #7
 80074a2:	d01b      	beq.n	80074dc <SYSCFG_EXTILineConfig+0xb8>
 80074a4:	79bb      	ldrb	r3, [r7, #6]
 80074a6:	2b08      	cmp	r3, #8
 80074a8:	d018      	beq.n	80074dc <SYSCFG_EXTILineConfig+0xb8>
 80074aa:	79bb      	ldrb	r3, [r7, #6]
 80074ac:	2b09      	cmp	r3, #9
 80074ae:	d015      	beq.n	80074dc <SYSCFG_EXTILineConfig+0xb8>
 80074b0:	79bb      	ldrb	r3, [r7, #6]
 80074b2:	2b0a      	cmp	r3, #10
 80074b4:	d012      	beq.n	80074dc <SYSCFG_EXTILineConfig+0xb8>
 80074b6:	79bb      	ldrb	r3, [r7, #6]
 80074b8:	2b0b      	cmp	r3, #11
 80074ba:	d00f      	beq.n	80074dc <SYSCFG_EXTILineConfig+0xb8>
 80074bc:	79bb      	ldrb	r3, [r7, #6]
 80074be:	2b0c      	cmp	r3, #12
 80074c0:	d00c      	beq.n	80074dc <SYSCFG_EXTILineConfig+0xb8>
 80074c2:	79bb      	ldrb	r3, [r7, #6]
 80074c4:	2b0d      	cmp	r3, #13
 80074c6:	d009      	beq.n	80074dc <SYSCFG_EXTILineConfig+0xb8>
 80074c8:	79bb      	ldrb	r3, [r7, #6]
 80074ca:	2b0e      	cmp	r3, #14
 80074cc:	d006      	beq.n	80074dc <SYSCFG_EXTILineConfig+0xb8>
 80074ce:	79bb      	ldrb	r3, [r7, #6]
 80074d0:	2b0f      	cmp	r3, #15
 80074d2:	d003      	beq.n	80074dc <SYSCFG_EXTILineConfig+0xb8>
 80074d4:	481a      	ldr	r0, [pc, #104]	; (8007540 <SYSCFG_EXTILineConfig+0x11c>)
 80074d6:	217d      	movs	r1, #125	; 0x7d
 80074d8:	f7fb fca4 	bl	8002e24 <assert_failed>

  tmp = ((uint32_t)0x0F) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03));
 80074dc:	79bb      	ldrb	r3, [r7, #6]
 80074de:	f003 0303 	and.w	r3, r3, #3
 80074e2:	009b      	lsls	r3, r3, #2
 80074e4:	220f      	movs	r2, #15
 80074e6:	fa02 f303 	lsl.w	r3, r2, r3
 80074ea:	60fb      	str	r3, [r7, #12]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] &= ~tmp;
 80074ec:	4b15      	ldr	r3, [pc, #84]	; (8007544 <SYSCFG_EXTILineConfig+0x120>)
 80074ee:	79ba      	ldrb	r2, [r7, #6]
 80074f0:	0892      	lsrs	r2, r2, #2
 80074f2:	b2d2      	uxtb	r2, r2
 80074f4:	4913      	ldr	r1, [pc, #76]	; (8007544 <SYSCFG_EXTILineConfig+0x120>)
 80074f6:	79b8      	ldrb	r0, [r7, #6]
 80074f8:	0880      	lsrs	r0, r0, #2
 80074fa:	b2c0      	uxtb	r0, r0
 80074fc:	3002      	adds	r0, #2
 80074fe:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
 8007502:	68f9      	ldr	r1, [r7, #12]
 8007504:	43c9      	mvns	r1, r1
 8007506:	4001      	ands	r1, r0
 8007508:	3202      	adds	r2, #2
 800750a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] |= (((uint32_t)EXTI_PortSourceGPIOx) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03)));
 800750e:	4b0d      	ldr	r3, [pc, #52]	; (8007544 <SYSCFG_EXTILineConfig+0x120>)
 8007510:	79ba      	ldrb	r2, [r7, #6]
 8007512:	0892      	lsrs	r2, r2, #2
 8007514:	b2d2      	uxtb	r2, r2
 8007516:	490b      	ldr	r1, [pc, #44]	; (8007544 <SYSCFG_EXTILineConfig+0x120>)
 8007518:	79b8      	ldrb	r0, [r7, #6]
 800751a:	0880      	lsrs	r0, r0, #2
 800751c:	b2c0      	uxtb	r0, r0
 800751e:	3002      	adds	r0, #2
 8007520:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
 8007524:	79fc      	ldrb	r4, [r7, #7]
 8007526:	79b9      	ldrb	r1, [r7, #6]
 8007528:	f001 0103 	and.w	r1, r1, #3
 800752c:	0089      	lsls	r1, r1, #2
 800752e:	fa04 f101 	lsl.w	r1, r4, r1
 8007532:	4301      	orrs	r1, r0
 8007534:	3202      	adds	r2, #2
 8007536:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 800753a:	3714      	adds	r7, #20
 800753c:	46bd      	mov	sp, r7
 800753e:	bd90      	pop	{r4, r7, pc}
 8007540:	0800867c 	.word	0x0800867c
 8007544:	40013800 	.word	0x40013800

08007548 <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8007548:	b580      	push	{r7, lr}
 800754a:	b08a      	sub	sp, #40	; 0x28
 800754c:	af00      	add	r7, sp, #0
 800754e:	6078      	str	r0, [r7, #4]
 8007550:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 8007552:	2300      	movs	r3, #0
 8007554:	627b      	str	r3, [r7, #36]	; 0x24
 8007556:	2300      	movs	r3, #0
 8007558:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 800755a:	2300      	movs	r3, #0
 800755c:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 800755e:	2300      	movs	r3, #0
 8007560:	61bb      	str	r3, [r7, #24]
  RCC_ClocksTypeDef RCC_ClocksStatus;

  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
 8007562:	687a      	ldr	r2, [r7, #4]
 8007564:	4b97      	ldr	r3, [pc, #604]	; (80077c4 <USART_Init+0x27c>)
 8007566:	429a      	cmp	r2, r3
 8007568:	d017      	beq.n	800759a <USART_Init+0x52>
 800756a:	687a      	ldr	r2, [r7, #4]
 800756c:	4b96      	ldr	r3, [pc, #600]	; (80077c8 <USART_Init+0x280>)
 800756e:	429a      	cmp	r2, r3
 8007570:	d013      	beq.n	800759a <USART_Init+0x52>
 8007572:	687a      	ldr	r2, [r7, #4]
 8007574:	4b95      	ldr	r3, [pc, #596]	; (80077cc <USART_Init+0x284>)
 8007576:	429a      	cmp	r2, r3
 8007578:	d00f      	beq.n	800759a <USART_Init+0x52>
 800757a:	687a      	ldr	r2, [r7, #4]
 800757c:	4b94      	ldr	r3, [pc, #592]	; (80077d0 <USART_Init+0x288>)
 800757e:	429a      	cmp	r2, r3
 8007580:	d00b      	beq.n	800759a <USART_Init+0x52>
 8007582:	687a      	ldr	r2, [r7, #4]
 8007584:	4b93      	ldr	r3, [pc, #588]	; (80077d4 <USART_Init+0x28c>)
 8007586:	429a      	cmp	r2, r3
 8007588:	d007      	beq.n	800759a <USART_Init+0x52>
 800758a:	687a      	ldr	r2, [r7, #4]
 800758c:	4b92      	ldr	r3, [pc, #584]	; (80077d8 <USART_Init+0x290>)
 800758e:	429a      	cmp	r2, r3
 8007590:	d003      	beq.n	800759a <USART_Init+0x52>
 8007592:	4892      	ldr	r0, [pc, #584]	; (80077dc <USART_Init+0x294>)
 8007594:	21eb      	movs	r1, #235	; 0xeb
 8007596:	f7fb fc45 	bl	8002e24 <assert_failed>
  assert_param(IS_USART_BAUDRATE(USART_InitStruct->USART_BaudRate));  
 800759a:	683b      	ldr	r3, [r7, #0]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d004      	beq.n	80075ac <USART_Init+0x64>
 80075a2:	683b      	ldr	r3, [r7, #0]
 80075a4:	681a      	ldr	r2, [r3, #0]
 80075a6:	4b8e      	ldr	r3, [pc, #568]	; (80077e0 <USART_Init+0x298>)
 80075a8:	429a      	cmp	r2, r3
 80075aa:	d903      	bls.n	80075b4 <USART_Init+0x6c>
 80075ac:	488b      	ldr	r0, [pc, #556]	; (80077dc <USART_Init+0x294>)
 80075ae:	21ec      	movs	r1, #236	; 0xec
 80075b0:	f7fb fc38 	bl	8002e24 <assert_failed>
  assert_param(IS_USART_WORD_LENGTH(USART_InitStruct->USART_WordLength));
 80075b4:	683b      	ldr	r3, [r7, #0]
 80075b6:	889b      	ldrh	r3, [r3, #4]
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d008      	beq.n	80075ce <USART_Init+0x86>
 80075bc:	683b      	ldr	r3, [r7, #0]
 80075be:	889b      	ldrh	r3, [r3, #4]
 80075c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80075c4:	d003      	beq.n	80075ce <USART_Init+0x86>
 80075c6:	4885      	ldr	r0, [pc, #532]	; (80077dc <USART_Init+0x294>)
 80075c8:	21ed      	movs	r1, #237	; 0xed
 80075ca:	f7fb fc2b 	bl	8002e24 <assert_failed>
  assert_param(IS_USART_STOPBITS(USART_InitStruct->USART_StopBits));
 80075ce:	683b      	ldr	r3, [r7, #0]
 80075d0:	88db      	ldrh	r3, [r3, #6]
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d012      	beq.n	80075fc <USART_Init+0xb4>
 80075d6:	683b      	ldr	r3, [r7, #0]
 80075d8:	88db      	ldrh	r3, [r3, #6]
 80075da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80075de:	d00d      	beq.n	80075fc <USART_Init+0xb4>
 80075e0:	683b      	ldr	r3, [r7, #0]
 80075e2:	88db      	ldrh	r3, [r3, #6]
 80075e4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80075e8:	d008      	beq.n	80075fc <USART_Init+0xb4>
 80075ea:	683b      	ldr	r3, [r7, #0]
 80075ec:	88db      	ldrh	r3, [r3, #6]
 80075ee:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80075f2:	d003      	beq.n	80075fc <USART_Init+0xb4>
 80075f4:	4879      	ldr	r0, [pc, #484]	; (80077dc <USART_Init+0x294>)
 80075f6:	21ee      	movs	r1, #238	; 0xee
 80075f8:	f7fb fc14 	bl	8002e24 <assert_failed>
  assert_param(IS_USART_PARITY(USART_InitStruct->USART_Parity));
 80075fc:	683b      	ldr	r3, [r7, #0]
 80075fe:	891b      	ldrh	r3, [r3, #8]
 8007600:	2b00      	cmp	r3, #0
 8007602:	d00d      	beq.n	8007620 <USART_Init+0xd8>
 8007604:	683b      	ldr	r3, [r7, #0]
 8007606:	891b      	ldrh	r3, [r3, #8]
 8007608:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800760c:	d008      	beq.n	8007620 <USART_Init+0xd8>
 800760e:	683b      	ldr	r3, [r7, #0]
 8007610:	891b      	ldrh	r3, [r3, #8]
 8007612:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8007616:	d003      	beq.n	8007620 <USART_Init+0xd8>
 8007618:	4870      	ldr	r0, [pc, #448]	; (80077dc <USART_Init+0x294>)
 800761a:	21ef      	movs	r1, #239	; 0xef
 800761c:	f7fb fc02 	bl	8002e24 <assert_failed>
  assert_param(IS_USART_MODE(USART_InitStruct->USART_Mode));
 8007620:	683b      	ldr	r3, [r7, #0]
 8007622:	895b      	ldrh	r3, [r3, #10]
 8007624:	461a      	mov	r2, r3
 8007626:	f64f 73f3 	movw	r3, #65523	; 0xfff3
 800762a:	4013      	ands	r3, r2
 800762c:	2b00      	cmp	r3, #0
 800762e:	d103      	bne.n	8007638 <USART_Init+0xf0>
 8007630:	683b      	ldr	r3, [r7, #0]
 8007632:	895b      	ldrh	r3, [r3, #10]
 8007634:	2b00      	cmp	r3, #0
 8007636:	d103      	bne.n	8007640 <USART_Init+0xf8>
 8007638:	4868      	ldr	r0, [pc, #416]	; (80077dc <USART_Init+0x294>)
 800763a:	21f0      	movs	r1, #240	; 0xf0
 800763c:	f7fb fbf2 	bl	8002e24 <assert_failed>
  assert_param(IS_USART_HARDWARE_FLOW_CONTROL(USART_InitStruct->USART_HardwareFlowControl));
 8007640:	683b      	ldr	r3, [r7, #0]
 8007642:	899b      	ldrh	r3, [r3, #12]
 8007644:	2b00      	cmp	r3, #0
 8007646:	d012      	beq.n	800766e <USART_Init+0x126>
 8007648:	683b      	ldr	r3, [r7, #0]
 800764a:	899b      	ldrh	r3, [r3, #12]
 800764c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007650:	d00d      	beq.n	800766e <USART_Init+0x126>
 8007652:	683b      	ldr	r3, [r7, #0]
 8007654:	899b      	ldrh	r3, [r3, #12]
 8007656:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800765a:	d008      	beq.n	800766e <USART_Init+0x126>
 800765c:	683b      	ldr	r3, [r7, #0]
 800765e:	899b      	ldrh	r3, [r3, #12]
 8007660:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007664:	d003      	beq.n	800766e <USART_Init+0x126>
 8007666:	485d      	ldr	r0, [pc, #372]	; (80077dc <USART_Init+0x294>)
 8007668:	21f1      	movs	r1, #241	; 0xf1
 800766a:	f7fb fbdb 	bl	8002e24 <assert_failed>

  /* The hardware flow control is available only for USART1, USART2, USART3 and USART6 */
  if (USART_InitStruct->USART_HardwareFlowControl != USART_HardwareFlowControl_None)
 800766e:	683b      	ldr	r3, [r7, #0]
 8007670:	899b      	ldrh	r3, [r3, #12]
 8007672:	2b00      	cmp	r3, #0
 8007674:	d013      	beq.n	800769e <USART_Init+0x156>
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
 8007676:	687a      	ldr	r2, [r7, #4]
 8007678:	4b52      	ldr	r3, [pc, #328]	; (80077c4 <USART_Init+0x27c>)
 800767a:	429a      	cmp	r2, r3
 800767c:	d00f      	beq.n	800769e <USART_Init+0x156>
 800767e:	687a      	ldr	r2, [r7, #4]
 8007680:	4b51      	ldr	r3, [pc, #324]	; (80077c8 <USART_Init+0x280>)
 8007682:	429a      	cmp	r2, r3
 8007684:	d00b      	beq.n	800769e <USART_Init+0x156>
 8007686:	687a      	ldr	r2, [r7, #4]
 8007688:	4b50      	ldr	r3, [pc, #320]	; (80077cc <USART_Init+0x284>)
 800768a:	429a      	cmp	r2, r3
 800768c:	d007      	beq.n	800769e <USART_Init+0x156>
 800768e:	687a      	ldr	r2, [r7, #4]
 8007690:	4b51      	ldr	r3, [pc, #324]	; (80077d8 <USART_Init+0x290>)
 8007692:	429a      	cmp	r2, r3
 8007694:	d003      	beq.n	800769e <USART_Init+0x156>
 8007696:	4851      	ldr	r0, [pc, #324]	; (80077dc <USART_Init+0x294>)
 8007698:	21f6      	movs	r1, #246	; 0xf6
 800769a:	f7fb fbc3 	bl	8002e24 <assert_failed>
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	8a1b      	ldrh	r3, [r3, #16]
 80076a2:	b29b      	uxth	r3, r3
 80076a4:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 80076a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076a8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80076ac:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 80076ae:	683b      	ldr	r3, [r7, #0]
 80076b0:	88db      	ldrh	r3, [r3, #6]
 80076b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80076b4:	4313      	orrs	r3, r2
 80076b6:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 80076b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076ba:	b29a      	uxth	r2, r3
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	899b      	ldrh	r3, [r3, #12]
 80076c4:	b29b      	uxth	r3, r3
 80076c6:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 80076c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076ca:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80076ce:	f023 030c 	bic.w	r3, r3, #12
 80076d2:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80076d4:	683b      	ldr	r3, [r7, #0]
 80076d6:	889a      	ldrh	r2, [r3, #4]
 80076d8:	683b      	ldr	r3, [r7, #0]
 80076da:	891b      	ldrh	r3, [r3, #8]
 80076dc:	4313      	orrs	r3, r2
 80076de:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 80076e0:	683b      	ldr	r3, [r7, #0]
 80076e2:	895b      	ldrh	r3, [r3, #10]

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80076e4:	4313      	orrs	r3, r2
 80076e6:	b29b      	uxth	r3, r3
 80076e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80076ea:	4313      	orrs	r3, r2
 80076ec:	627b      	str	r3, [r7, #36]	; 0x24
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 80076ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076f0:	b29a      	uxth	r2, r3
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	8a9b      	ldrh	r3, [r3, #20]
 80076fa:	b29b      	uxth	r3, r3
 80076fc:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 80076fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007700:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007704:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8007706:	683b      	ldr	r3, [r7, #0]
 8007708:	899b      	ldrh	r3, [r3, #12]
 800770a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800770c:	4313      	orrs	r3, r2
 800770e:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8007710:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007712:	b29a      	uxth	r2, r3
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8007718:	f107 0308 	add.w	r3, r7, #8
 800771c:	4618      	mov	r0, r3
 800771e:	f7ff fb3d 	bl	8006d9c <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 8007722:	687a      	ldr	r2, [r7, #4]
 8007724:	4b27      	ldr	r3, [pc, #156]	; (80077c4 <USART_Init+0x27c>)
 8007726:	429a      	cmp	r2, r3
 8007728:	d003      	beq.n	8007732 <USART_Init+0x1ea>
 800772a:	687a      	ldr	r2, [r7, #4]
 800772c:	4b2a      	ldr	r3, [pc, #168]	; (80077d8 <USART_Init+0x290>)
 800772e:	429a      	cmp	r2, r3
 8007730:	d102      	bne.n	8007738 <USART_Init+0x1f0>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8007732:	697b      	ldr	r3, [r7, #20]
 8007734:	623b      	str	r3, [r7, #32]
 8007736:	e001      	b.n	800773c <USART_Init+0x1f4>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8007738:	693b      	ldr	r3, [r7, #16]
 800773a:	623b      	str	r3, [r7, #32]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	899b      	ldrh	r3, [r3, #12]
 8007740:	b29b      	uxth	r3, r3
 8007742:	b29b      	uxth	r3, r3
 8007744:	b21b      	sxth	r3, r3
 8007746:	2b00      	cmp	r3, #0
 8007748:	da0c      	bge.n	8007764 <USART_Init+0x21c>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 800774a:	6a3a      	ldr	r2, [r7, #32]
 800774c:	4613      	mov	r3, r2
 800774e:	009b      	lsls	r3, r3, #2
 8007750:	4413      	add	r3, r2
 8007752:	009a      	lsls	r2, r3, #2
 8007754:	441a      	add	r2, r3
 8007756:	683b      	ldr	r3, [r7, #0]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	005b      	lsls	r3, r3, #1
 800775c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007760:	61fb      	str	r3, [r7, #28]
 8007762:	e00b      	b.n	800777c <USART_Init+0x234>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8007764:	6a3a      	ldr	r2, [r7, #32]
 8007766:	4613      	mov	r3, r2
 8007768:	009b      	lsls	r3, r3, #2
 800776a:	4413      	add	r3, r2
 800776c:	009a      	lsls	r2, r3, #2
 800776e:	441a      	add	r2, r3
 8007770:	683b      	ldr	r3, [r7, #0]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	009b      	lsls	r3, r3, #2
 8007776:	fbb2 f3f3 	udiv	r3, r2, r3
 800777a:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 800777c:	69fa      	ldr	r2, [r7, #28]
 800777e:	4b19      	ldr	r3, [pc, #100]	; (80077e4 <USART_Init+0x29c>)
 8007780:	fba3 1302 	umull	r1, r3, r3, r2
 8007784:	095b      	lsrs	r3, r3, #5
 8007786:	011b      	lsls	r3, r3, #4
 8007788:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 800778a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800778c:	091b      	lsrs	r3, r3, #4
 800778e:	2264      	movs	r2, #100	; 0x64
 8007790:	fb02 f303 	mul.w	r3, r2, r3
 8007794:	69fa      	ldr	r2, [r7, #28]
 8007796:	1ad3      	subs	r3, r2, r3
 8007798:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	899b      	ldrh	r3, [r3, #12]
 800779e:	b29b      	uxth	r3, r3
 80077a0:	b29b      	uxth	r3, r3
 80077a2:	b21b      	sxth	r3, r3
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	da1f      	bge.n	80077e8 <USART_Init+0x2a0>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 80077a8:	69bb      	ldr	r3, [r7, #24]
 80077aa:	00db      	lsls	r3, r3, #3
 80077ac:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80077b0:	4b0c      	ldr	r3, [pc, #48]	; (80077e4 <USART_Init+0x29c>)
 80077b2:	fba3 1302 	umull	r1, r3, r3, r2
 80077b6:	095b      	lsrs	r3, r3, #5
 80077b8:	f003 0307 	and.w	r3, r3, #7
 80077bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80077be:	4313      	orrs	r3, r2
 80077c0:	627b      	str	r3, [r7, #36]	; 0x24
 80077c2:	e01e      	b.n	8007802 <USART_Init+0x2ba>
 80077c4:	40011000 	.word	0x40011000
 80077c8:	40004400 	.word	0x40004400
 80077cc:	40004800 	.word	0x40004800
 80077d0:	40004c00 	.word	0x40004c00
 80077d4:	40005000 	.word	0x40005000
 80077d8:	40011400 	.word	0x40011400
 80077dc:	080086d0 	.word	0x080086d0
 80077e0:	007270e0 	.word	0x007270e0
 80077e4:	51eb851f 	.word	0x51eb851f
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 80077e8:	69bb      	ldr	r3, [r7, #24]
 80077ea:	011b      	lsls	r3, r3, #4
 80077ec:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80077f0:	4b07      	ldr	r3, [pc, #28]	; (8007810 <USART_Init+0x2c8>)
 80077f2:	fba3 1302 	umull	r1, r3, r3, r2
 80077f6:	095b      	lsrs	r3, r3, #5
 80077f8:	f003 030f 	and.w	r3, r3, #15
 80077fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80077fe:	4313      	orrs	r3, r2
 8007800:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 8007802:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007804:	b29a      	uxth	r2, r3
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	811a      	strh	r2, [r3, #8]
}
 800780a:	3728      	adds	r7, #40	; 0x28
 800780c:	46bd      	mov	sp, r7
 800780e:	bd80      	pop	{r7, pc}
 8007810:	51eb851f 	.word	0x51eb851f

08007814 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8007814:	b580      	push	{r7, lr}
 8007816:	b082      	sub	sp, #8
 8007818:	af00      	add	r7, sp, #0
 800781a:	6078      	str	r0, [r7, #4]
 800781c:	460b      	mov	r3, r1
 800781e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
 8007820:	687a      	ldr	r2, [r7, #4]
 8007822:	4b1f      	ldr	r3, [pc, #124]	; (80078a0 <USART_Cmd+0x8c>)
 8007824:	429a      	cmp	r2, r3
 8007826:	d018      	beq.n	800785a <USART_Cmd+0x46>
 8007828:	687a      	ldr	r2, [r7, #4]
 800782a:	4b1e      	ldr	r3, [pc, #120]	; (80078a4 <USART_Cmd+0x90>)
 800782c:	429a      	cmp	r2, r3
 800782e:	d014      	beq.n	800785a <USART_Cmd+0x46>
 8007830:	687a      	ldr	r2, [r7, #4]
 8007832:	4b1d      	ldr	r3, [pc, #116]	; (80078a8 <USART_Cmd+0x94>)
 8007834:	429a      	cmp	r2, r3
 8007836:	d010      	beq.n	800785a <USART_Cmd+0x46>
 8007838:	687a      	ldr	r2, [r7, #4]
 800783a:	4b1c      	ldr	r3, [pc, #112]	; (80078ac <USART_Cmd+0x98>)
 800783c:	429a      	cmp	r2, r3
 800783e:	d00c      	beq.n	800785a <USART_Cmd+0x46>
 8007840:	687a      	ldr	r2, [r7, #4]
 8007842:	4b1b      	ldr	r3, [pc, #108]	; (80078b0 <USART_Cmd+0x9c>)
 8007844:	429a      	cmp	r2, r3
 8007846:	d008      	beq.n	800785a <USART_Cmd+0x46>
 8007848:	687a      	ldr	r2, [r7, #4]
 800784a:	4b1a      	ldr	r3, [pc, #104]	; (80078b4 <USART_Cmd+0xa0>)
 800784c:	429a      	cmp	r2, r3
 800784e:	d004      	beq.n	800785a <USART_Cmd+0x46>
 8007850:	4819      	ldr	r0, [pc, #100]	; (80078b8 <USART_Cmd+0xa4>)
 8007852:	f240 119b 	movw	r1, #411	; 0x19b
 8007856:	f7fb fae5 	bl	8002e24 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(NewState));
 800785a:	78fb      	ldrb	r3, [r7, #3]
 800785c:	2b00      	cmp	r3, #0
 800785e:	d007      	beq.n	8007870 <USART_Cmd+0x5c>
 8007860:	78fb      	ldrb	r3, [r7, #3]
 8007862:	2b01      	cmp	r3, #1
 8007864:	d004      	beq.n	8007870 <USART_Cmd+0x5c>
 8007866:	4814      	ldr	r0, [pc, #80]	; (80078b8 <USART_Cmd+0xa4>)
 8007868:	f44f 71ce 	mov.w	r1, #412	; 0x19c
 800786c:	f7fb fada 	bl	8002e24 <assert_failed>
  
  if (NewState != DISABLE)
 8007870:	78fb      	ldrb	r3, [r7, #3]
 8007872:	2b00      	cmp	r3, #0
 8007874:	d008      	beq.n	8007888 <USART_Cmd+0x74>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	899b      	ldrh	r3, [r3, #12]
 800787a:	b29b      	uxth	r3, r3
 800787c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8007880:	b29a      	uxth	r2, r3
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	819a      	strh	r2, [r3, #12]
 8007886:	e007      	b.n	8007898 <USART_Cmd+0x84>
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	899b      	ldrh	r3, [r3, #12]
 800788c:	b29b      	uxth	r3, r3
 800788e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007892:	b29a      	uxth	r2, r3
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	819a      	strh	r2, [r3, #12]
  }
}
 8007898:	3708      	adds	r7, #8
 800789a:	46bd      	mov	sp, r7
 800789c:	bd80      	pop	{r7, pc}
 800789e:	bf00      	nop
 80078a0:	40011000 	.word	0x40011000
 80078a4:	40004400 	.word	0x40004400
 80078a8:	40004800 	.word	0x40004800
 80078ac:	40004c00 	.word	0x40004c00
 80078b0:	40005000 	.word	0x40005000
 80078b4:	40011400 	.word	0x40011400
 80078b8:	080086d0 	.word	0x080086d0

080078bc <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 80078bc:	b580      	push	{r7, lr}
 80078be:	b086      	sub	sp, #24
 80078c0:	af00      	add	r7, sp, #0
 80078c2:	6078      	str	r0, [r7, #4]
 80078c4:	4613      	mov	r3, r2
 80078c6:	460a      	mov	r2, r1
 80078c8:	807a      	strh	r2, [r7, #2]
 80078ca:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 80078cc:	2300      	movs	r3, #0
 80078ce:	613b      	str	r3, [r7, #16]
 80078d0:	2300      	movs	r3, #0
 80078d2:	60fb      	str	r3, [r7, #12]
 80078d4:	2300      	movs	r3, #0
 80078d6:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 80078d8:	2300      	movs	r3, #0
 80078da:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
 80078dc:	687a      	ldr	r2, [r7, #4]
 80078de:	4b4f      	ldr	r3, [pc, #316]	; (8007a1c <USART_ITConfig+0x160>)
 80078e0:	429a      	cmp	r2, r3
 80078e2:	d018      	beq.n	8007916 <USART_ITConfig+0x5a>
 80078e4:	687a      	ldr	r2, [r7, #4]
 80078e6:	4b4e      	ldr	r3, [pc, #312]	; (8007a20 <USART_ITConfig+0x164>)
 80078e8:	429a      	cmp	r2, r3
 80078ea:	d014      	beq.n	8007916 <USART_ITConfig+0x5a>
 80078ec:	687a      	ldr	r2, [r7, #4]
 80078ee:	4b4d      	ldr	r3, [pc, #308]	; (8007a24 <USART_ITConfig+0x168>)
 80078f0:	429a      	cmp	r2, r3
 80078f2:	d010      	beq.n	8007916 <USART_ITConfig+0x5a>
 80078f4:	687a      	ldr	r2, [r7, #4]
 80078f6:	4b4c      	ldr	r3, [pc, #304]	; (8007a28 <USART_ITConfig+0x16c>)
 80078f8:	429a      	cmp	r2, r3
 80078fa:	d00c      	beq.n	8007916 <USART_ITConfig+0x5a>
 80078fc:	687a      	ldr	r2, [r7, #4]
 80078fe:	4b4b      	ldr	r3, [pc, #300]	; (8007a2c <USART_ITConfig+0x170>)
 8007900:	429a      	cmp	r2, r3
 8007902:	d008      	beq.n	8007916 <USART_ITConfig+0x5a>
 8007904:	687a      	ldr	r2, [r7, #4]
 8007906:	4b4a      	ldr	r3, [pc, #296]	; (8007a30 <USART_ITConfig+0x174>)
 8007908:	429a      	cmp	r2, r3
 800790a:	d004      	beq.n	8007916 <USART_ITConfig+0x5a>
 800790c:	4849      	ldr	r0, [pc, #292]	; (8007a34 <USART_ITConfig+0x178>)
 800790e:	f240 41bd 	movw	r1, #1213	; 0x4bd
 8007912:	f7fb fa87 	bl	8002e24 <assert_failed>
  assert_param(IS_USART_CONFIG_IT(USART_IT));
 8007916:	887b      	ldrh	r3, [r7, #2]
 8007918:	2b28      	cmp	r3, #40	; 0x28
 800791a:	d025      	beq.n	8007968 <USART_ITConfig+0xac>
 800791c:	887a      	ldrh	r2, [r7, #2]
 800791e:	f240 7327 	movw	r3, #1831	; 0x727
 8007922:	429a      	cmp	r2, r3
 8007924:	d020      	beq.n	8007968 <USART_ITConfig+0xac>
 8007926:	887a      	ldrh	r2, [r7, #2]
 8007928:	f240 6326 	movw	r3, #1574	; 0x626
 800792c:	429a      	cmp	r2, r3
 800792e:	d01b      	beq.n	8007968 <USART_ITConfig+0xac>
 8007930:	887a      	ldrh	r2, [r7, #2]
 8007932:	f240 5325 	movw	r3, #1317	; 0x525
 8007936:	429a      	cmp	r2, r3
 8007938:	d016      	beq.n	8007968 <USART_ITConfig+0xac>
 800793a:	887a      	ldrh	r2, [r7, #2]
 800793c:	f240 4324 	movw	r3, #1060	; 0x424
 8007940:	429a      	cmp	r2, r3
 8007942:	d011      	beq.n	8007968 <USART_ITConfig+0xac>
 8007944:	887a      	ldrh	r2, [r7, #2]
 8007946:	f640 0346 	movw	r3, #2118	; 0x846
 800794a:	429a      	cmp	r2, r3
 800794c:	d00c      	beq.n	8007968 <USART_ITConfig+0xac>
 800794e:	887a      	ldrh	r2, [r7, #2]
 8007950:	f640 136a 	movw	r3, #2410	; 0x96a
 8007954:	429a      	cmp	r2, r3
 8007956:	d007      	beq.n	8007968 <USART_ITConfig+0xac>
 8007958:	887b      	ldrh	r3, [r7, #2]
 800795a:	2b60      	cmp	r3, #96	; 0x60
 800795c:	d004      	beq.n	8007968 <USART_ITConfig+0xac>
 800795e:	4835      	ldr	r0, [pc, #212]	; (8007a34 <USART_ITConfig+0x178>)
 8007960:	f240 41be 	movw	r1, #1214	; 0x4be
 8007964:	f7fb fa5e 	bl	8002e24 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(NewState));
 8007968:	787b      	ldrb	r3, [r7, #1]
 800796a:	2b00      	cmp	r3, #0
 800796c:	d007      	beq.n	800797e <USART_ITConfig+0xc2>
 800796e:	787b      	ldrb	r3, [r7, #1]
 8007970:	2b01      	cmp	r3, #1
 8007972:	d004      	beq.n	800797e <USART_ITConfig+0xc2>
 8007974:	482f      	ldr	r0, [pc, #188]	; (8007a34 <USART_ITConfig+0x178>)
 8007976:	f240 41bf 	movw	r1, #1215	; 0x4bf
 800797a:	f7fb fa53 	bl	8002e24 <assert_failed>

  /* The CTS interrupt is not available for UART4 and UART5 */
  if (USART_IT == USART_IT_CTS)
 800797e:	887a      	ldrh	r2, [r7, #2]
 8007980:	f640 136a 	movw	r3, #2410	; 0x96a
 8007984:	429a      	cmp	r2, r3
 8007986:	d114      	bne.n	80079b2 <USART_ITConfig+0xf6>
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
 8007988:	687a      	ldr	r2, [r7, #4]
 800798a:	4b24      	ldr	r3, [pc, #144]	; (8007a1c <USART_ITConfig+0x160>)
 800798c:	429a      	cmp	r2, r3
 800798e:	d010      	beq.n	80079b2 <USART_ITConfig+0xf6>
 8007990:	687a      	ldr	r2, [r7, #4]
 8007992:	4b23      	ldr	r3, [pc, #140]	; (8007a20 <USART_ITConfig+0x164>)
 8007994:	429a      	cmp	r2, r3
 8007996:	d00c      	beq.n	80079b2 <USART_ITConfig+0xf6>
 8007998:	687a      	ldr	r2, [r7, #4]
 800799a:	4b22      	ldr	r3, [pc, #136]	; (8007a24 <USART_ITConfig+0x168>)
 800799c:	429a      	cmp	r2, r3
 800799e:	d008      	beq.n	80079b2 <USART_ITConfig+0xf6>
 80079a0:	687a      	ldr	r2, [r7, #4]
 80079a2:	4b23      	ldr	r3, [pc, #140]	; (8007a30 <USART_ITConfig+0x174>)
 80079a4:	429a      	cmp	r2, r3
 80079a6:	d004      	beq.n	80079b2 <USART_ITConfig+0xf6>
 80079a8:	4822      	ldr	r0, [pc, #136]	; (8007a34 <USART_ITConfig+0x178>)
 80079aa:	f240 41c4 	movw	r1, #1220	; 0x4c4
 80079ae:	f7fb fa39 	bl	8002e24 <assert_failed>
  } 
    
  usartxbase = (uint32_t)USARTx;
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 80079b6:	887b      	ldrh	r3, [r7, #2]
 80079b8:	b2db      	uxtb	r3, r3
 80079ba:	095b      	lsrs	r3, r3, #5
 80079bc:	b2db      	uxtb	r3, r3
 80079be:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 80079c0:	887b      	ldrh	r3, [r7, #2]
 80079c2:	f003 031f 	and.w	r3, r3, #31
 80079c6:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	2201      	movs	r2, #1
 80079cc:	fa02 f303 	lsl.w	r3, r2, r3
 80079d0:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 80079d2:	693b      	ldr	r3, [r7, #16]
 80079d4:	2b01      	cmp	r3, #1
 80079d6:	d103      	bne.n	80079e0 <USART_ITConfig+0x124>
  {
    usartxbase += 0x0C;
 80079d8:	697b      	ldr	r3, [r7, #20]
 80079da:	330c      	adds	r3, #12
 80079dc:	617b      	str	r3, [r7, #20]
 80079de:	e009      	b.n	80079f4 <USART_ITConfig+0x138>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 80079e0:	693b      	ldr	r3, [r7, #16]
 80079e2:	2b02      	cmp	r3, #2
 80079e4:	d103      	bne.n	80079ee <USART_ITConfig+0x132>
  {
    usartxbase += 0x10;
 80079e6:	697b      	ldr	r3, [r7, #20]
 80079e8:	3310      	adds	r3, #16
 80079ea:	617b      	str	r3, [r7, #20]
 80079ec:	e002      	b.n	80079f4 <USART_ITConfig+0x138>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 80079ee:	697b      	ldr	r3, [r7, #20]
 80079f0:	3314      	adds	r3, #20
 80079f2:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 80079f4:	787b      	ldrb	r3, [r7, #1]
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d006      	beq.n	8007a08 <USART_ITConfig+0x14c>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 80079fa:	697b      	ldr	r3, [r7, #20]
 80079fc:	697a      	ldr	r2, [r7, #20]
 80079fe:	6811      	ldr	r1, [r2, #0]
 8007a00:	68ba      	ldr	r2, [r7, #8]
 8007a02:	430a      	orrs	r2, r1
 8007a04:	601a      	str	r2, [r3, #0]
 8007a06:	e006      	b.n	8007a16 <USART_ITConfig+0x15a>
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8007a08:	697b      	ldr	r3, [r7, #20]
 8007a0a:	697a      	ldr	r2, [r7, #20]
 8007a0c:	6811      	ldr	r1, [r2, #0]
 8007a0e:	68ba      	ldr	r2, [r7, #8]
 8007a10:	43d2      	mvns	r2, r2
 8007a12:	400a      	ands	r2, r1
 8007a14:	601a      	str	r2, [r3, #0]
  }
}
 8007a16:	3718      	adds	r7, #24
 8007a18:	46bd      	mov	sp, r7
 8007a1a:	bd80      	pop	{r7, pc}
 8007a1c:	40011000 	.word	0x40011000
 8007a20:	40004400 	.word	0x40004400
 8007a24:	40004800 	.word	0x40004800
 8007a28:	40004c00 	.word	0x40004c00
 8007a2c:	40005000 	.word	0x40005000
 8007a30:	40011400 	.word	0x40011400
 8007a34:	080086d0 	.word	0x080086d0

08007a38 <USART_GetITStatus>:
  *            @arg USART_IT_FE:   Framing Error interrupt
  *            @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8007a38:	b580      	push	{r7, lr}
 8007a3a:	b086      	sub	sp, #24
 8007a3c:	af00      	add	r7, sp, #0
 8007a3e:	6078      	str	r0, [r7, #4]
 8007a40:	460b      	mov	r3, r1
 8007a42:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 8007a44:	2300      	movs	r3, #0
 8007a46:	60fb      	str	r3, [r7, #12]
 8007a48:	2300      	movs	r3, #0
 8007a4a:	617b      	str	r3, [r7, #20]
 8007a4c:	2300      	movs	r3, #0
 8007a4e:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 8007a50:	2300      	movs	r3, #0
 8007a52:	74fb      	strb	r3, [r7, #19]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
 8007a54:	687a      	ldr	r2, [r7, #4]
 8007a56:	4b5c      	ldr	r3, [pc, #368]	; (8007bc8 <USART_GetITStatus+0x190>)
 8007a58:	429a      	cmp	r2, r3
 8007a5a:	d018      	beq.n	8007a8e <USART_GetITStatus+0x56>
 8007a5c:	687a      	ldr	r2, [r7, #4]
 8007a5e:	4b5b      	ldr	r3, [pc, #364]	; (8007bcc <USART_GetITStatus+0x194>)
 8007a60:	429a      	cmp	r2, r3
 8007a62:	d014      	beq.n	8007a8e <USART_GetITStatus+0x56>
 8007a64:	687a      	ldr	r2, [r7, #4]
 8007a66:	4b5a      	ldr	r3, [pc, #360]	; (8007bd0 <USART_GetITStatus+0x198>)
 8007a68:	429a      	cmp	r2, r3
 8007a6a:	d010      	beq.n	8007a8e <USART_GetITStatus+0x56>
 8007a6c:	687a      	ldr	r2, [r7, #4]
 8007a6e:	4b59      	ldr	r3, [pc, #356]	; (8007bd4 <USART_GetITStatus+0x19c>)
 8007a70:	429a      	cmp	r2, r3
 8007a72:	d00c      	beq.n	8007a8e <USART_GetITStatus+0x56>
 8007a74:	687a      	ldr	r2, [r7, #4]
 8007a76:	4b58      	ldr	r3, [pc, #352]	; (8007bd8 <USART_GetITStatus+0x1a0>)
 8007a78:	429a      	cmp	r2, r3
 8007a7a:	d008      	beq.n	8007a8e <USART_GetITStatus+0x56>
 8007a7c:	687a      	ldr	r2, [r7, #4]
 8007a7e:	4b57      	ldr	r3, [pc, #348]	; (8007bdc <USART_GetITStatus+0x1a4>)
 8007a80:	429a      	cmp	r2, r3
 8007a82:	d004      	beq.n	8007a8e <USART_GetITStatus+0x56>
 8007a84:	4856      	ldr	r0, [pc, #344]	; (8007be0 <USART_GetITStatus+0x1a8>)
 8007a86:	f44f 61aa 	mov.w	r1, #1360	; 0x550
 8007a8a:	f7fb f9cb 	bl	8002e24 <assert_failed>
  assert_param(IS_USART_GET_IT(USART_IT)); 
 8007a8e:	887b      	ldrh	r3, [r7, #2]
 8007a90:	2b28      	cmp	r3, #40	; 0x28
 8007a92:	d037      	beq.n	8007b04 <USART_GetITStatus+0xcc>
 8007a94:	887a      	ldrh	r2, [r7, #2]
 8007a96:	f240 7327 	movw	r3, #1831	; 0x727
 8007a9a:	429a      	cmp	r2, r3
 8007a9c:	d032      	beq.n	8007b04 <USART_GetITStatus+0xcc>
 8007a9e:	887a      	ldrh	r2, [r7, #2]
 8007aa0:	f240 6326 	movw	r3, #1574	; 0x626
 8007aa4:	429a      	cmp	r2, r3
 8007aa6:	d02d      	beq.n	8007b04 <USART_GetITStatus+0xcc>
 8007aa8:	887a      	ldrh	r2, [r7, #2]
 8007aaa:	f240 5325 	movw	r3, #1317	; 0x525
 8007aae:	429a      	cmp	r2, r3
 8007ab0:	d028      	beq.n	8007b04 <USART_GetITStatus+0xcc>
 8007ab2:	887a      	ldrh	r2, [r7, #2]
 8007ab4:	f240 4324 	movw	r3, #1060	; 0x424
 8007ab8:	429a      	cmp	r2, r3
 8007aba:	d023      	beq.n	8007b04 <USART_GetITStatus+0xcc>
 8007abc:	887a      	ldrh	r2, [r7, #2]
 8007abe:	f640 0346 	movw	r3, #2118	; 0x846
 8007ac2:	429a      	cmp	r2, r3
 8007ac4:	d01e      	beq.n	8007b04 <USART_GetITStatus+0xcc>
 8007ac6:	887a      	ldrh	r2, [r7, #2]
 8007ac8:	f640 136a 	movw	r3, #2410	; 0x96a
 8007acc:	429a      	cmp	r2, r3
 8007ace:	d019      	beq.n	8007b04 <USART_GetITStatus+0xcc>
 8007ad0:	887b      	ldrh	r3, [r7, #2]
 8007ad2:	f5b3 7f58 	cmp.w	r3, #864	; 0x360
 8007ad6:	d015      	beq.n	8007b04 <USART_GetITStatus+0xcc>
 8007ad8:	887a      	ldrh	r2, [r7, #2]
 8007ada:	f240 3325 	movw	r3, #805	; 0x325
 8007ade:	429a      	cmp	r2, r3
 8007ae0:	d010      	beq.n	8007b04 <USART_GetITStatus+0xcc>
 8007ae2:	887b      	ldrh	r3, [r7, #2]
 8007ae4:	f5b3 7f58 	cmp.w	r3, #864	; 0x360
 8007ae8:	d00c      	beq.n	8007b04 <USART_GetITStatus+0xcc>
 8007aea:	887b      	ldrh	r3, [r7, #2]
 8007aec:	f5b3 7f18 	cmp.w	r3, #608	; 0x260
 8007af0:	d008      	beq.n	8007b04 <USART_GetITStatus+0xcc>
 8007af2:	887b      	ldrh	r3, [r7, #2]
 8007af4:	f5b3 7fb0 	cmp.w	r3, #352	; 0x160
 8007af8:	d004      	beq.n	8007b04 <USART_GetITStatus+0xcc>
 8007afa:	4839      	ldr	r0, [pc, #228]	; (8007be0 <USART_GetITStatus+0x1a8>)
 8007afc:	f240 5151 	movw	r1, #1361	; 0x551
 8007b00:	f7fb f990 	bl	8002e24 <assert_failed>

  /* The CTS interrupt is not available for UART4 and UART5 */ 
  if (USART_IT == USART_IT_CTS)
 8007b04:	887a      	ldrh	r2, [r7, #2]
 8007b06:	f640 136a 	movw	r3, #2410	; 0x96a
 8007b0a:	429a      	cmp	r2, r3
 8007b0c:	d114      	bne.n	8007b38 <USART_GetITStatus+0x100>
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
 8007b0e:	687a      	ldr	r2, [r7, #4]
 8007b10:	4b2d      	ldr	r3, [pc, #180]	; (8007bc8 <USART_GetITStatus+0x190>)
 8007b12:	429a      	cmp	r2, r3
 8007b14:	d010      	beq.n	8007b38 <USART_GetITStatus+0x100>
 8007b16:	687a      	ldr	r2, [r7, #4]
 8007b18:	4b2c      	ldr	r3, [pc, #176]	; (8007bcc <USART_GetITStatus+0x194>)
 8007b1a:	429a      	cmp	r2, r3
 8007b1c:	d00c      	beq.n	8007b38 <USART_GetITStatus+0x100>
 8007b1e:	687a      	ldr	r2, [r7, #4]
 8007b20:	4b2b      	ldr	r3, [pc, #172]	; (8007bd0 <USART_GetITStatus+0x198>)
 8007b22:	429a      	cmp	r2, r3
 8007b24:	d008      	beq.n	8007b38 <USART_GetITStatus+0x100>
 8007b26:	687a      	ldr	r2, [r7, #4]
 8007b28:	4b2c      	ldr	r3, [pc, #176]	; (8007bdc <USART_GetITStatus+0x1a4>)
 8007b2a:	429a      	cmp	r2, r3
 8007b2c:	d004      	beq.n	8007b38 <USART_GetITStatus+0x100>
 8007b2e:	482c      	ldr	r0, [pc, #176]	; (8007be0 <USART_GetITStatus+0x1a8>)
 8007b30:	f240 5156 	movw	r1, #1366	; 0x556
 8007b34:	f7fb f976 	bl	8002e24 <assert_failed>
  } 
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8007b38:	887b      	ldrh	r3, [r7, #2]
 8007b3a:	b2db      	uxtb	r3, r3
 8007b3c:	095b      	lsrs	r3, r3, #5
 8007b3e:	b2db      	uxtb	r3, r3
 8007b40:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 8007b42:	887b      	ldrh	r3, [r7, #2]
 8007b44:	f003 031f 	and.w	r3, r3, #31
 8007b48:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 8007b4a:	697b      	ldr	r3, [r7, #20]
 8007b4c:	2201      	movs	r2, #1
 8007b4e:	fa02 f303 	lsl.w	r3, r2, r3
 8007b52:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8007b54:	68bb      	ldr	r3, [r7, #8]
 8007b56:	2b01      	cmp	r3, #1
 8007b58:	d106      	bne.n	8007b68 <USART_GetITStatus+0x130>
  {
    itmask &= USARTx->CR1;
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	899b      	ldrh	r3, [r3, #12]
 8007b5e:	b29b      	uxth	r3, r3
 8007b60:	697a      	ldr	r2, [r7, #20]
 8007b62:	4013      	ands	r3, r2
 8007b64:	617b      	str	r3, [r7, #20]
 8007b66:	e00f      	b.n	8007b88 <USART_GetITStatus+0x150>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8007b68:	68bb      	ldr	r3, [r7, #8]
 8007b6a:	2b02      	cmp	r3, #2
 8007b6c:	d106      	bne.n	8007b7c <USART_GetITStatus+0x144>
  {
    itmask &= USARTx->CR2;
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	8a1b      	ldrh	r3, [r3, #16]
 8007b72:	b29b      	uxth	r3, r3
 8007b74:	697a      	ldr	r2, [r7, #20]
 8007b76:	4013      	ands	r3, r2
 8007b78:	617b      	str	r3, [r7, #20]
 8007b7a:	e005      	b.n	8007b88 <USART_GetITStatus+0x150>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	8a9b      	ldrh	r3, [r3, #20]
 8007b80:	b29b      	uxth	r3, r3
 8007b82:	697a      	ldr	r2, [r7, #20]
 8007b84:	4013      	ands	r3, r2
 8007b86:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 8007b88:	887b      	ldrh	r3, [r7, #2]
 8007b8a:	0a1b      	lsrs	r3, r3, #8
 8007b8c:	b29b      	uxth	r3, r3
 8007b8e:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	2201      	movs	r2, #1
 8007b94:	fa02 f303 	lsl.w	r3, r2, r3
 8007b98:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	881b      	ldrh	r3, [r3, #0]
 8007b9e:	b29b      	uxth	r3, r3
 8007ba0:	68fa      	ldr	r2, [r7, #12]
 8007ba2:	4013      	ands	r3, r2
 8007ba4:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8007ba6:	697b      	ldr	r3, [r7, #20]
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d005      	beq.n	8007bb8 <USART_GetITStatus+0x180>
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d002      	beq.n	8007bb8 <USART_GetITStatus+0x180>
  {
    bitstatus = SET;
 8007bb2:	2301      	movs	r3, #1
 8007bb4:	74fb      	strb	r3, [r7, #19]
 8007bb6:	e001      	b.n	8007bbc <USART_GetITStatus+0x184>
  }
  else
  {
    bitstatus = RESET;
 8007bb8:	2300      	movs	r3, #0
 8007bba:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 8007bbc:	7cfb      	ldrb	r3, [r7, #19]
}
 8007bbe:	4618      	mov	r0, r3
 8007bc0:	3718      	adds	r7, #24
 8007bc2:	46bd      	mov	sp, r7
 8007bc4:	bd80      	pop	{r7, pc}
 8007bc6:	bf00      	nop
 8007bc8:	40011000 	.word	0x40011000
 8007bcc:	40004400 	.word	0x40004400
 8007bd0:	40004800 	.word	0x40004800
 8007bd4:	40004c00 	.word	0x40004c00
 8007bd8:	40005000 	.word	0x40005000
 8007bdc:	40011400 	.word	0x40011400
 8007be0:	080086d0 	.word	0x080086d0

08007be4 <atoi>:
 8007be4:	2100      	movs	r1, #0
 8007be6:	220a      	movs	r2, #10
 8007be8:	f000 ba4a 	b.w	8008080 <strtol>

08007bec <__libc_init_array>:
 8007bec:	b570      	push	{r4, r5, r6, lr}
 8007bee:	4e0f      	ldr	r6, [pc, #60]	; (8007c2c <__libc_init_array+0x40>)
 8007bf0:	4d0f      	ldr	r5, [pc, #60]	; (8007c30 <__libc_init_array+0x44>)
 8007bf2:	1b76      	subs	r6, r6, r5
 8007bf4:	10b6      	asrs	r6, r6, #2
 8007bf6:	d007      	beq.n	8007c08 <__libc_init_array+0x1c>
 8007bf8:	3d04      	subs	r5, #4
 8007bfa:	2400      	movs	r4, #0
 8007bfc:	3401      	adds	r4, #1
 8007bfe:	f855 3f04 	ldr.w	r3, [r5, #4]!
 8007c02:	4798      	blx	r3
 8007c04:	42a6      	cmp	r6, r4
 8007c06:	d1f9      	bne.n	8007bfc <__libc_init_array+0x10>
 8007c08:	4e0a      	ldr	r6, [pc, #40]	; (8007c34 <__libc_init_array+0x48>)
 8007c0a:	4d0b      	ldr	r5, [pc, #44]	; (8007c38 <__libc_init_array+0x4c>)
 8007c0c:	1b76      	subs	r6, r6, r5
 8007c0e:	f000 ff29 	bl	8008a64 <_init>
 8007c12:	10b6      	asrs	r6, r6, #2
 8007c14:	d008      	beq.n	8007c28 <__libc_init_array+0x3c>
 8007c16:	3d04      	subs	r5, #4
 8007c18:	2400      	movs	r4, #0
 8007c1a:	3401      	adds	r4, #1
 8007c1c:	f855 3f04 	ldr.w	r3, [r5, #4]!
 8007c20:	4798      	blx	r3
 8007c22:	42a6      	cmp	r6, r4
 8007c24:	d1f9      	bne.n	8007c1a <__libc_init_array+0x2e>
 8007c26:	bd70      	pop	{r4, r5, r6, pc}
 8007c28:	bd70      	pop	{r4, r5, r6, pc}
 8007c2a:	bf00      	nop
 8007c2c:	08008a7c 	.word	0x08008a7c
 8007c30:	08008a7c 	.word	0x08008a7c
 8007c34:	08008a84 	.word	0x08008a84
 8007c38:	08008a7c 	.word	0x08008a7c

08007c3c <memcmp>:
 8007c3c:	2a03      	cmp	r2, #3
 8007c3e:	b470      	push	{r4, r5, r6}
 8007c40:	d928      	bls.n	8007c94 <memcmp+0x58>
 8007c42:	ea40 0301 	orr.w	r3, r0, r1
 8007c46:	079b      	lsls	r3, r3, #30
 8007c48:	d013      	beq.n	8007c72 <memcmp+0x36>
 8007c4a:	7805      	ldrb	r5, [r0, #0]
 8007c4c:	780c      	ldrb	r4, [r1, #0]
 8007c4e:	42a5      	cmp	r5, r4
 8007c50:	d124      	bne.n	8007c9c <memcmp+0x60>
 8007c52:	3a01      	subs	r2, #1
 8007c54:	2300      	movs	r3, #0
 8007c56:	e005      	b.n	8007c64 <memcmp+0x28>
 8007c58:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 8007c5c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8007c60:	42a5      	cmp	r5, r4
 8007c62:	d11b      	bne.n	8007c9c <memcmp+0x60>
 8007c64:	4293      	cmp	r3, r2
 8007c66:	f103 0301 	add.w	r3, r3, #1
 8007c6a:	d1f5      	bne.n	8007c58 <memcmp+0x1c>
 8007c6c:	2000      	movs	r0, #0
 8007c6e:	bc70      	pop	{r4, r5, r6}
 8007c70:	4770      	bx	lr
 8007c72:	460c      	mov	r4, r1
 8007c74:	4603      	mov	r3, r0
 8007c76:	6825      	ldr	r5, [r4, #0]
 8007c78:	681e      	ldr	r6, [r3, #0]
 8007c7a:	42ae      	cmp	r6, r5
 8007c7c:	4621      	mov	r1, r4
 8007c7e:	4618      	mov	r0, r3
 8007c80:	f104 0404 	add.w	r4, r4, #4
 8007c84:	f103 0304 	add.w	r3, r3, #4
 8007c88:	d104      	bne.n	8007c94 <memcmp+0x58>
 8007c8a:	3a04      	subs	r2, #4
 8007c8c:	2a03      	cmp	r2, #3
 8007c8e:	4618      	mov	r0, r3
 8007c90:	4621      	mov	r1, r4
 8007c92:	d8f0      	bhi.n	8007c76 <memcmp+0x3a>
 8007c94:	2a00      	cmp	r2, #0
 8007c96:	d1d8      	bne.n	8007c4a <memcmp+0xe>
 8007c98:	4610      	mov	r0, r2
 8007c9a:	e7e8      	b.n	8007c6e <memcmp+0x32>
 8007c9c:	1b28      	subs	r0, r5, r4
 8007c9e:	bc70      	pop	{r4, r5, r6}
 8007ca0:	4770      	bx	lr
 8007ca2:	bf00      	nop

08007ca4 <memset>:
 8007ca4:	b4f0      	push	{r4, r5, r6, r7}
 8007ca6:	0784      	lsls	r4, r0, #30
 8007ca8:	d043      	beq.n	8007d32 <memset+0x8e>
 8007caa:	1e54      	subs	r4, r2, #1
 8007cac:	2a00      	cmp	r2, #0
 8007cae:	d03e      	beq.n	8007d2e <memset+0x8a>
 8007cb0:	b2cd      	uxtb	r5, r1
 8007cb2:	4603      	mov	r3, r0
 8007cb4:	e003      	b.n	8007cbe <memset+0x1a>
 8007cb6:	1e62      	subs	r2, r4, #1
 8007cb8:	2c00      	cmp	r4, #0
 8007cba:	d038      	beq.n	8007d2e <memset+0x8a>
 8007cbc:	4614      	mov	r4, r2
 8007cbe:	f803 5b01 	strb.w	r5, [r3], #1
 8007cc2:	079a      	lsls	r2, r3, #30
 8007cc4:	d1f7      	bne.n	8007cb6 <memset+0x12>
 8007cc6:	2c03      	cmp	r4, #3
 8007cc8:	d92a      	bls.n	8007d20 <memset+0x7c>
 8007cca:	b2cd      	uxtb	r5, r1
 8007ccc:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 8007cd0:	2c0f      	cmp	r4, #15
 8007cd2:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 8007cd6:	d915      	bls.n	8007d04 <memset+0x60>
 8007cd8:	f1a4 0710 	sub.w	r7, r4, #16
 8007cdc:	093f      	lsrs	r7, r7, #4
 8007cde:	f103 0610 	add.w	r6, r3, #16
 8007ce2:	eb06 1607 	add.w	r6, r6, r7, lsl #4
 8007ce6:	461a      	mov	r2, r3
 8007ce8:	6015      	str	r5, [r2, #0]
 8007cea:	6055      	str	r5, [r2, #4]
 8007cec:	6095      	str	r5, [r2, #8]
 8007cee:	60d5      	str	r5, [r2, #12]
 8007cf0:	3210      	adds	r2, #16
 8007cf2:	42b2      	cmp	r2, r6
 8007cf4:	d1f8      	bne.n	8007ce8 <memset+0x44>
 8007cf6:	f004 040f 	and.w	r4, r4, #15
 8007cfa:	3701      	adds	r7, #1
 8007cfc:	2c03      	cmp	r4, #3
 8007cfe:	eb03 1307 	add.w	r3, r3, r7, lsl #4
 8007d02:	d90d      	bls.n	8007d20 <memset+0x7c>
 8007d04:	461e      	mov	r6, r3
 8007d06:	4622      	mov	r2, r4
 8007d08:	3a04      	subs	r2, #4
 8007d0a:	2a03      	cmp	r2, #3
 8007d0c:	f846 5b04 	str.w	r5, [r6], #4
 8007d10:	d8fa      	bhi.n	8007d08 <memset+0x64>
 8007d12:	1f22      	subs	r2, r4, #4
 8007d14:	f022 0203 	bic.w	r2, r2, #3
 8007d18:	3204      	adds	r2, #4
 8007d1a:	4413      	add	r3, r2
 8007d1c:	f004 0403 	and.w	r4, r4, #3
 8007d20:	b12c      	cbz	r4, 8007d2e <memset+0x8a>
 8007d22:	b2c9      	uxtb	r1, r1
 8007d24:	441c      	add	r4, r3
 8007d26:	f803 1b01 	strb.w	r1, [r3], #1
 8007d2a:	42a3      	cmp	r3, r4
 8007d2c:	d1fb      	bne.n	8007d26 <memset+0x82>
 8007d2e:	bcf0      	pop	{r4, r5, r6, r7}
 8007d30:	4770      	bx	lr
 8007d32:	4614      	mov	r4, r2
 8007d34:	4603      	mov	r3, r0
 8007d36:	e7c6      	b.n	8007cc6 <memset+0x22>

08007d38 <strcpy>:
 8007d38:	ea80 0201 	eor.w	r2, r0, r1
 8007d3c:	4684      	mov	ip, r0
 8007d3e:	f012 0f03 	tst.w	r2, #3
 8007d42:	d14f      	bne.n	8007de4 <strcpy+0xac>
 8007d44:	f011 0f03 	tst.w	r1, #3
 8007d48:	d132      	bne.n	8007db0 <strcpy+0x78>
 8007d4a:	f84d 4d04 	str.w	r4, [sp, #-4]!
 8007d4e:	f011 0f04 	tst.w	r1, #4
 8007d52:	f851 3b04 	ldr.w	r3, [r1], #4
 8007d56:	d00b      	beq.n	8007d70 <strcpy+0x38>
 8007d58:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
 8007d5c:	439a      	bics	r2, r3
 8007d5e:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 8007d62:	bf04      	itt	eq
 8007d64:	f84c 3b04 	streq.w	r3, [ip], #4
 8007d68:	f851 3b04 	ldreq.w	r3, [r1], #4
 8007d6c:	d116      	bne.n	8007d9c <strcpy+0x64>
 8007d6e:	bf00      	nop
 8007d70:	f851 4b04 	ldr.w	r4, [r1], #4
 8007d74:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
 8007d78:	439a      	bics	r2, r3
 8007d7a:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 8007d7e:	f1a4 3201 	sub.w	r2, r4, #16843009	; 0x1010101
 8007d82:	d10b      	bne.n	8007d9c <strcpy+0x64>
 8007d84:	f84c 3b04 	str.w	r3, [ip], #4
 8007d88:	43a2      	bics	r2, r4
 8007d8a:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 8007d8e:	bf04      	itt	eq
 8007d90:	f851 3b04 	ldreq.w	r3, [r1], #4
 8007d94:	f84c 4b04 	streq.w	r4, [ip], #4
 8007d98:	d0ea      	beq.n	8007d70 <strcpy+0x38>
 8007d9a:	4623      	mov	r3, r4
 8007d9c:	f80c 3b01 	strb.w	r3, [ip], #1
 8007da0:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007da4:	ea4f 2333 	mov.w	r3, r3, ror #8
 8007da8:	d1f8      	bne.n	8007d9c <strcpy+0x64>
 8007daa:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007dae:	4770      	bx	lr
 8007db0:	f011 0f01 	tst.w	r1, #1
 8007db4:	d006      	beq.n	8007dc4 <strcpy+0x8c>
 8007db6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007dba:	f80c 2b01 	strb.w	r2, [ip], #1
 8007dbe:	2a00      	cmp	r2, #0
 8007dc0:	bf08      	it	eq
 8007dc2:	4770      	bxeq	lr
 8007dc4:	f011 0f02 	tst.w	r1, #2
 8007dc8:	d0bf      	beq.n	8007d4a <strcpy+0x12>
 8007dca:	f831 2b02 	ldrh.w	r2, [r1], #2
 8007dce:	f012 0fff 	tst.w	r2, #255	; 0xff
 8007dd2:	bf16      	itet	ne
 8007dd4:	f82c 2b02 	strhne.w	r2, [ip], #2
 8007dd8:	f88c 2000 	strbeq.w	r2, [ip]
 8007ddc:	f412 4f7f 	tstne.w	r2, #65280	; 0xff00
 8007de0:	d1b3      	bne.n	8007d4a <strcpy+0x12>
 8007de2:	4770      	bx	lr
 8007de4:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007de8:	f80c 2b01 	strb.w	r2, [ip], #1
 8007dec:	2a00      	cmp	r2, #0
 8007dee:	d1f9      	bne.n	8007de4 <strcpy+0xac>
 8007df0:	4770      	bx	lr
 8007df2:	bf00      	nop

08007df4 <strlen>:
 8007df4:	f020 0103 	bic.w	r1, r0, #3
 8007df8:	f010 0003 	ands.w	r0, r0, #3
 8007dfc:	f1c0 0000 	rsb	r0, r0, #0
 8007e00:	f851 3b04 	ldr.w	r3, [r1], #4
 8007e04:	f100 0c04 	add.w	ip, r0, #4
 8007e08:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 8007e0c:	f06f 0200 	mvn.w	r2, #0
 8007e10:	bf1c      	itt	ne
 8007e12:	fa22 f20c 	lsrne.w	r2, r2, ip
 8007e16:	4313      	orrne	r3, r2
 8007e18:	f04f 0c01 	mov.w	ip, #1
 8007e1c:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
 8007e20:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
 8007e24:	eba3 020c 	sub.w	r2, r3, ip
 8007e28:	ea22 0203 	bic.w	r2, r2, r3
 8007e2c:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
 8007e30:	bf04      	itt	eq
 8007e32:	f851 3b04 	ldreq.w	r3, [r1], #4
 8007e36:	3004      	addeq	r0, #4
 8007e38:	d0f4      	beq.n	8007e24 <strlen+0x30>
 8007e3a:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007e3e:	bf1f      	itttt	ne
 8007e40:	3001      	addne	r0, #1
 8007e42:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
 8007e46:	3001      	addne	r0, #1
 8007e48:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
 8007e4c:	bf18      	it	ne
 8007e4e:	3001      	addne	r0, #1
 8007e50:	4770      	bx	lr
 8007e52:	bf00      	nop

08007e54 <strncmp>:
 8007e54:	b430      	push	{r4, r5}
 8007e56:	2a00      	cmp	r2, #0
 8007e58:	d04a      	beq.n	8007ef0 <strncmp+0x9c>
 8007e5a:	ea40 0301 	orr.w	r3, r0, r1
 8007e5e:	f013 0303 	ands.w	r3, r3, #3
 8007e62:	d12d      	bne.n	8007ec0 <strncmp+0x6c>
 8007e64:	2a03      	cmp	r2, #3
 8007e66:	d92b      	bls.n	8007ec0 <strncmp+0x6c>
 8007e68:	6804      	ldr	r4, [r0, #0]
 8007e6a:	680d      	ldr	r5, [r1, #0]
 8007e6c:	42ac      	cmp	r4, r5
 8007e6e:	d127      	bne.n	8007ec0 <strncmp+0x6c>
 8007e70:	3a04      	subs	r2, #4
 8007e72:	d03d      	beq.n	8007ef0 <strncmp+0x9c>
 8007e74:	f1a4 3501 	sub.w	r5, r4, #16843009	; 0x1010101
 8007e78:	ea25 0404 	bic.w	r4, r5, r4
 8007e7c:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
 8007e80:	d13c      	bne.n	8007efc <strncmp+0xa8>
 8007e82:	460c      	mov	r4, r1
 8007e84:	4603      	mov	r3, r0
 8007e86:	e00e      	b.n	8007ea6 <strncmp+0x52>
 8007e88:	685b      	ldr	r3, [r3, #4]
 8007e8a:	6864      	ldr	r4, [r4, #4]
 8007e8c:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
 8007e90:	42a3      	cmp	r3, r4
 8007e92:	ea25 0503 	bic.w	r5, r5, r3
 8007e96:	d113      	bne.n	8007ec0 <strncmp+0x6c>
 8007e98:	3a04      	subs	r2, #4
 8007e9a:	d029      	beq.n	8007ef0 <strncmp+0x9c>
 8007e9c:	f015 3f80 	tst.w	r5, #2155905152	; 0x80808080
 8007ea0:	d129      	bne.n	8007ef6 <strncmp+0xa2>
 8007ea2:	4603      	mov	r3, r0
 8007ea4:	460c      	mov	r4, r1
 8007ea6:	2a03      	cmp	r2, #3
 8007ea8:	f100 0004 	add.w	r0, r0, #4
 8007eac:	f101 0104 	add.w	r1, r1, #4
 8007eb0:	d8ea      	bhi.n	8007e88 <strncmp+0x34>
 8007eb2:	1e55      	subs	r5, r2, #1
 8007eb4:	b92a      	cbnz	r2, 8007ec2 <strncmp+0x6e>
 8007eb6:	7918      	ldrb	r0, [r3, #4]
 8007eb8:	7922      	ldrb	r2, [r4, #4]
 8007eba:	1a80      	subs	r0, r0, r2
 8007ebc:	bc30      	pop	{r4, r5}
 8007ebe:	4770      	bx	lr
 8007ec0:	1e55      	subs	r5, r2, #1
 8007ec2:	7803      	ldrb	r3, [r0, #0]
 8007ec4:	780a      	ldrb	r2, [r1, #0]
 8007ec6:	4293      	cmp	r3, r2
 8007ec8:	d11a      	bne.n	8007f00 <strncmp+0xac>
 8007eca:	b1dd      	cbz	r5, 8007f04 <strncmp+0xb0>
 8007ecc:	b1b3      	cbz	r3, 8007efc <strncmp+0xa8>
 8007ece:	1c6c      	adds	r4, r5, #1
 8007ed0:	440c      	add	r4, r1
 8007ed2:	1c8b      	adds	r3, r1, #2
 8007ed4:	4601      	mov	r1, r0
 8007ed6:	e004      	b.n	8007ee2 <strncmp+0x8e>
 8007ed8:	42a3      	cmp	r3, r4
 8007eda:	d00c      	beq.n	8007ef6 <strncmp+0xa2>
 8007edc:	3301      	adds	r3, #1
 8007ede:	2800      	cmp	r0, #0
 8007ee0:	d0ec      	beq.n	8007ebc <strncmp+0x68>
 8007ee2:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8007ee6:	f813 2c01 	ldrb.w	r2, [r3, #-1]
 8007eea:	4290      	cmp	r0, r2
 8007eec:	d0f4      	beq.n	8007ed8 <strncmp+0x84>
 8007eee:	e7e4      	b.n	8007eba <strncmp+0x66>
 8007ef0:	4610      	mov	r0, r2
 8007ef2:	bc30      	pop	{r4, r5}
 8007ef4:	4770      	bx	lr
 8007ef6:	2000      	movs	r0, #0
 8007ef8:	bc30      	pop	{r4, r5}
 8007efa:	4770      	bx	lr
 8007efc:	4618      	mov	r0, r3
 8007efe:	e7dd      	b.n	8007ebc <strncmp+0x68>
 8007f00:	4618      	mov	r0, r3
 8007f02:	e7da      	b.n	8007eba <strncmp+0x66>
 8007f04:	4628      	mov	r0, r5
 8007f06:	e7d9      	b.n	8007ebc <strncmp+0x68>

08007f08 <strncpy>:
 8007f08:	ea40 0301 	orr.w	r3, r0, r1
 8007f0c:	079b      	lsls	r3, r3, #30
 8007f0e:	b470      	push	{r4, r5, r6}
 8007f10:	d12a      	bne.n	8007f68 <strncpy+0x60>
 8007f12:	2a03      	cmp	r2, #3
 8007f14:	d928      	bls.n	8007f68 <strncpy+0x60>
 8007f16:	460c      	mov	r4, r1
 8007f18:	4603      	mov	r3, r0
 8007f1a:	4621      	mov	r1, r4
 8007f1c:	f854 5b04 	ldr.w	r5, [r4], #4
 8007f20:	f1a5 3601 	sub.w	r6, r5, #16843009	; 0x1010101
 8007f24:	ea26 0605 	bic.w	r6, r6, r5
 8007f28:	f016 3f80 	tst.w	r6, #2155905152	; 0x80808080
 8007f2c:	d105      	bne.n	8007f3a <strncpy+0x32>
 8007f2e:	3a04      	subs	r2, #4
 8007f30:	2a03      	cmp	r2, #3
 8007f32:	f843 5b04 	str.w	r5, [r3], #4
 8007f36:	4621      	mov	r1, r4
 8007f38:	d8ef      	bhi.n	8007f1a <strncpy+0x12>
 8007f3a:	b19a      	cbz	r2, 8007f64 <strncpy+0x5c>
 8007f3c:	780c      	ldrb	r4, [r1, #0]
 8007f3e:	701c      	strb	r4, [r3, #0]
 8007f40:	3a01      	subs	r2, #1
 8007f42:	3301      	adds	r3, #1
 8007f44:	b13c      	cbz	r4, 8007f56 <strncpy+0x4e>
 8007f46:	b16a      	cbz	r2, 8007f64 <strncpy+0x5c>
 8007f48:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8007f4c:	f803 4b01 	strb.w	r4, [r3], #1
 8007f50:	3a01      	subs	r2, #1
 8007f52:	2c00      	cmp	r4, #0
 8007f54:	d1f7      	bne.n	8007f46 <strncpy+0x3e>
 8007f56:	b12a      	cbz	r2, 8007f64 <strncpy+0x5c>
 8007f58:	441a      	add	r2, r3
 8007f5a:	2100      	movs	r1, #0
 8007f5c:	f803 1b01 	strb.w	r1, [r3], #1
 8007f60:	4293      	cmp	r3, r2
 8007f62:	d1fb      	bne.n	8007f5c <strncpy+0x54>
 8007f64:	bc70      	pop	{r4, r5, r6}
 8007f66:	4770      	bx	lr
 8007f68:	4603      	mov	r3, r0
 8007f6a:	e7e6      	b.n	8007f3a <strncpy+0x32>

08007f6c <_strtol_r>:
 8007f6c:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007f70:	4c42      	ldr	r4, [pc, #264]	; (800807c <_strtol_r+0x110>)
 8007f72:	b082      	sub	sp, #8
 8007f74:	f8d4 c000 	ldr.w	ip, [r4]
 8007f78:	9001      	str	r0, [sp, #4]
 8007f7a:	460e      	mov	r6, r1
 8007f7c:	e000      	b.n	8007f80 <_strtol_r+0x14>
 8007f7e:	4626      	mov	r6, r4
 8007f80:	4634      	mov	r4, r6
 8007f82:	f814 5b01 	ldrb.w	r5, [r4], #1
 8007f86:	eb0c 0005 	add.w	r0, ip, r5
 8007f8a:	7840      	ldrb	r0, [r0, #1]
 8007f8c:	f000 0008 	and.w	r0, r0, #8
 8007f90:	f000 0aff 	and.w	sl, r0, #255	; 0xff
 8007f94:	2800      	cmp	r0, #0
 8007f96:	d1f2      	bne.n	8007f7e <_strtol_r+0x12>
 8007f98:	2d2d      	cmp	r5, #45	; 0x2d
 8007f9a:	d05b      	beq.n	8008054 <_strtol_r+0xe8>
 8007f9c:	2d2b      	cmp	r5, #43	; 0x2b
 8007f9e:	bf04      	itt	eq
 8007fa0:	7875      	ldrbeq	r5, [r6, #1]
 8007fa2:	1cb4      	addeq	r4, r6, #2
 8007fa4:	f033 0010 	bics.w	r0, r3, #16
 8007fa8:	d03c      	beq.n	8008024 <_strtol_r+0xb8>
 8007faa:	4699      	mov	r9, r3
 8007fac:	f1ba 0f00 	cmp.w	sl, #0
 8007fb0:	bf0c      	ite	eq
 8007fb2:	f06f 4b00 	mvneq.w	fp, #2147483648	; 0x80000000
 8007fb6:	f04f 4b00 	movne.w	fp, #2147483648	; 0x80000000
 8007fba:	fbbb f8f9 	udiv	r8, fp, r9
 8007fbe:	2700      	movs	r7, #0
 8007fc0:	fb09 bb18 	mls	fp, r9, r8, fp
 8007fc4:	4638      	mov	r0, r7
 8007fc6:	e00c      	b.n	8007fe2 <_strtol_r+0x76>
 8007fc8:	3d30      	subs	r5, #48	; 0x30
 8007fca:	42ab      	cmp	r3, r5
 8007fcc:	dd19      	ble.n	8008002 <_strtol_r+0x96>
 8007fce:	1c7e      	adds	r6, r7, #1
 8007fd0:	d005      	beq.n	8007fde <_strtol_r+0x72>
 8007fd2:	4540      	cmp	r0, r8
 8007fd4:	d823      	bhi.n	800801e <_strtol_r+0xb2>
 8007fd6:	d020      	beq.n	800801a <_strtol_r+0xae>
 8007fd8:	fb09 5000 	mla	r0, r9, r0, r5
 8007fdc:	2701      	movs	r7, #1
 8007fde:	f814 5b01 	ldrb.w	r5, [r4], #1
 8007fe2:	eb0c 0605 	add.w	r6, ip, r5
 8007fe6:	7876      	ldrb	r6, [r6, #1]
 8007fe8:	f016 0f04 	tst.w	r6, #4
 8007fec:	d1ec      	bne.n	8007fc8 <_strtol_r+0x5c>
 8007fee:	f016 0603 	ands.w	r6, r6, #3
 8007ff2:	d006      	beq.n	8008002 <_strtol_r+0x96>
 8007ff4:	2e01      	cmp	r6, #1
 8007ff6:	bf14      	ite	ne
 8007ff8:	2657      	movne	r6, #87	; 0x57
 8007ffa:	2637      	moveq	r6, #55	; 0x37
 8007ffc:	1bad      	subs	r5, r5, r6
 8007ffe:	42ab      	cmp	r3, r5
 8008000:	dce5      	bgt.n	8007fce <_strtol_r+0x62>
 8008002:	1c7b      	adds	r3, r7, #1
 8008004:	d015      	beq.n	8008032 <_strtol_r+0xc6>
 8008006:	f1ba 0f00 	cmp.w	sl, #0
 800800a:	d121      	bne.n	8008050 <_strtol_r+0xe4>
 800800c:	b10a      	cbz	r2, 8008012 <_strtol_r+0xa6>
 800800e:	b9ef      	cbnz	r7, 800804c <_strtol_r+0xe0>
 8008010:	6011      	str	r1, [r2, #0]
 8008012:	b002      	add	sp, #8
 8008014:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8008018:	4770      	bx	lr
 800801a:	455d      	cmp	r5, fp
 800801c:	dddc      	ble.n	8007fd8 <_strtol_r+0x6c>
 800801e:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8008022:	e7dc      	b.n	8007fde <_strtol_r+0x72>
 8008024:	2d30      	cmp	r5, #48	; 0x30
 8008026:	d01a      	beq.n	800805e <_strtol_r+0xf2>
 8008028:	2b00      	cmp	r3, #0
 800802a:	d1be      	bne.n	8007faa <_strtol_r+0x3e>
 800802c:	230a      	movs	r3, #10
 800802e:	4699      	mov	r9, r3
 8008030:	e7bc      	b.n	8007fac <_strtol_r+0x40>
 8008032:	9901      	ldr	r1, [sp, #4]
 8008034:	f1ba 0f00 	cmp.w	sl, #0
 8008038:	f04f 0322 	mov.w	r3, #34	; 0x22
 800803c:	bf0c      	ite	eq
 800803e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8008042:	f04f 4000 	movne.w	r0, #2147483648	; 0x80000000
 8008046:	600b      	str	r3, [r1, #0]
 8008048:	2a00      	cmp	r2, #0
 800804a:	d0e2      	beq.n	8008012 <_strtol_r+0xa6>
 800804c:	1e61      	subs	r1, r4, #1
 800804e:	e7df      	b.n	8008010 <_strtol_r+0xa4>
 8008050:	4240      	negs	r0, r0
 8008052:	e7db      	b.n	800800c <_strtol_r+0xa0>
 8008054:	1cb4      	adds	r4, r6, #2
 8008056:	7875      	ldrb	r5, [r6, #1]
 8008058:	f04f 0a01 	mov.w	sl, #1
 800805c:	e7a2      	b.n	8007fa4 <_strtol_r+0x38>
 800805e:	7820      	ldrb	r0, [r4, #0]
 8008060:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8008064:	2858      	cmp	r0, #88	; 0x58
 8008066:	d003      	beq.n	8008070 <_strtol_r+0x104>
 8008068:	2b00      	cmp	r3, #0
 800806a:	d19e      	bne.n	8007faa <_strtol_r+0x3e>
 800806c:	2308      	movs	r3, #8
 800806e:	e79c      	b.n	8007faa <_strtol_r+0x3e>
 8008070:	2310      	movs	r3, #16
 8008072:	7865      	ldrb	r5, [r4, #1]
 8008074:	4699      	mov	r9, r3
 8008076:	3402      	adds	r4, #2
 8008078:	e798      	b.n	8007fac <_strtol_r+0x40>
 800807a:	bf00      	nop
 800807c:	2000045c 	.word	0x2000045c

08008080 <strtol>:
 8008080:	b430      	push	{r4, r5}
 8008082:	4c04      	ldr	r4, [pc, #16]	; (8008094 <strtol+0x14>)
 8008084:	460d      	mov	r5, r1
 8008086:	4613      	mov	r3, r2
 8008088:	4601      	mov	r1, r0
 800808a:	462a      	mov	r2, r5
 800808c:	6820      	ldr	r0, [r4, #0]
 800808e:	bc30      	pop	{r4, r5}
 8008090:	f7ff bf6c 	b.w	8007f6c <_strtol_r>
 8008094:	20000458 	.word	0x20000458

08008098 <register_fini>:
 8008098:	4b02      	ldr	r3, [pc, #8]	; (80080a4 <register_fini+0xc>)
 800809a:	b113      	cbz	r3, 80080a2 <register_fini+0xa>
 800809c:	4802      	ldr	r0, [pc, #8]	; (80080a8 <register_fini+0x10>)
 800809e:	f000 b805 	b.w	80080ac <atexit>
 80080a2:	4770      	bx	lr
 80080a4:	00000000 	.word	0x00000000
 80080a8:	080080b9 	.word	0x080080b9

080080ac <atexit>:
 80080ac:	4601      	mov	r1, r0
 80080ae:	2000      	movs	r0, #0
 80080b0:	4602      	mov	r2, r0
 80080b2:	4603      	mov	r3, r0
 80080b4:	f000 b818 	b.w	80080e8 <__register_exitproc>

080080b8 <__libc_fini_array>:
 80080b8:	b538      	push	{r3, r4, r5, lr}
 80080ba:	4d09      	ldr	r5, [pc, #36]	; (80080e0 <__libc_fini_array+0x28>)
 80080bc:	4c09      	ldr	r4, [pc, #36]	; (80080e4 <__libc_fini_array+0x2c>)
 80080be:	1b64      	subs	r4, r4, r5
 80080c0:	10a4      	asrs	r4, r4, #2
 80080c2:	bf18      	it	ne
 80080c4:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
 80080c8:	d005      	beq.n	80080d6 <__libc_fini_array+0x1e>
 80080ca:	3c01      	subs	r4, #1
 80080cc:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80080d0:	4798      	blx	r3
 80080d2:	2c00      	cmp	r4, #0
 80080d4:	d1f9      	bne.n	80080ca <__libc_fini_array+0x12>
 80080d6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80080da:	f000 bcc9 	b.w	8008a70 <_fini>
 80080de:	bf00      	nop
 80080e0:	08008a84 	.word	0x08008a84
 80080e4:	08008a88 	.word	0x08008a88

080080e8 <__register_exitproc>:
 80080e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80080ea:	4c27      	ldr	r4, [pc, #156]	; (8008188 <__register_exitproc+0xa0>)
 80080ec:	6826      	ldr	r6, [r4, #0]
 80080ee:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
 80080f2:	b085      	sub	sp, #20
 80080f4:	4607      	mov	r7, r0
 80080f6:	2c00      	cmp	r4, #0
 80080f8:	d041      	beq.n	800817e <__register_exitproc+0x96>
 80080fa:	6865      	ldr	r5, [r4, #4]
 80080fc:	2d1f      	cmp	r5, #31
 80080fe:	dd1e      	ble.n	800813e <__register_exitproc+0x56>
 8008100:	4822      	ldr	r0, [pc, #136]	; (800818c <__register_exitproc+0xa4>)
 8008102:	b918      	cbnz	r0, 800810c <__register_exitproc+0x24>
 8008104:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008108:	b005      	add	sp, #20
 800810a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800810c:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8008110:	9103      	str	r1, [sp, #12]
 8008112:	9202      	str	r2, [sp, #8]
 8008114:	9301      	str	r3, [sp, #4]
 8008116:	f3af 8000 	nop.w
 800811a:	9903      	ldr	r1, [sp, #12]
 800811c:	9a02      	ldr	r2, [sp, #8]
 800811e:	9b01      	ldr	r3, [sp, #4]
 8008120:	4604      	mov	r4, r0
 8008122:	2800      	cmp	r0, #0
 8008124:	d0ee      	beq.n	8008104 <__register_exitproc+0x1c>
 8008126:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
 800812a:	6025      	str	r5, [r4, #0]
 800812c:	2000      	movs	r0, #0
 800812e:	6060      	str	r0, [r4, #4]
 8008130:	4605      	mov	r5, r0
 8008132:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
 8008136:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
 800813a:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
 800813e:	b93f      	cbnz	r7, 8008150 <__register_exitproc+0x68>
 8008140:	1cab      	adds	r3, r5, #2
 8008142:	2000      	movs	r0, #0
 8008144:	3501      	adds	r5, #1
 8008146:	6065      	str	r5, [r4, #4]
 8008148:	f844 1023 	str.w	r1, [r4, r3, lsl #2]
 800814c:	b005      	add	sp, #20
 800814e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008150:	eb04 0085 	add.w	r0, r4, r5, lsl #2
 8008154:	f04f 0c01 	mov.w	ip, #1
 8008158:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
 800815c:	f8d4 6188 	ldr.w	r6, [r4, #392]	; 0x188
 8008160:	fa0c f205 	lsl.w	r2, ip, r5
 8008164:	4316      	orrs	r6, r2
 8008166:	2f02      	cmp	r7, #2
 8008168:	f8c4 6188 	str.w	r6, [r4, #392]	; 0x188
 800816c:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
 8008170:	d1e6      	bne.n	8008140 <__register_exitproc+0x58>
 8008172:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
 8008176:	431a      	orrs	r2, r3
 8008178:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
 800817c:	e7e0      	b.n	8008140 <__register_exitproc+0x58>
 800817e:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
 8008182:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
 8008186:	e7b8      	b.n	80080fa <__register_exitproc+0x12>
 8008188:	0800895c 	.word	0x0800895c
 800818c:	00000000 	.word	0x00000000
 8008190:	ccbbaadd 	.word	0xccbbaadd
 8008194:	00002211 	.word	0x00002211
 8008198:	0800a8c0 	.word	0x0800a8c0
 800819c:	00ffffff 	.word	0x00ffffff
 80081a0:	0100a8c0 	.word	0x0100a8c0
 80081a4:	6f746f6d 	.word	0x6f746f6d
 80081a8:	00000072 	.word	0x00000072
 80081ac:	6f746f6d 	.word	0x6f746f6d
 80081b0:	5b202072 	.word	0x5b202072
 80081b4:	6974706f 	.word	0x6974706f
 80081b8:	5d736e6f 	.word	0x5d736e6f
 80081bc:	705ba0c2 	.word	0x705ba0c2
 80081c0:	6d617261 	.word	0x6d617261
 80081c4:	72657465 	.word	0x72657465
 80081c8:	a0c25d73 	.word	0xa0c25d73
 80081cc:	6f43203a 	.word	0x6f43203a
 80081d0:	6f72746e 	.word	0x6f72746e
 80081d4:	6d20736c 	.word	0x6d20736c
 80081d8:	726f746f 	.word	0x726f746f
 80081dc:	65707320 	.word	0x65707320
 80081e0:	202c6465 	.word	0x202c6465
 80081e4:	2c6d7072 	.word	0x2c6d7072
 80081e8:	63746520 	.word	0x63746520
 80081ec:	2e202c2e 	.word	0x2e202c2e
 80081f0:	0a0d202e 	.word	0x0a0d202e
 80081f4:	0000000a 	.word	0x0000000a
 80081f8:	65657073 	.word	0x65657073
 80081fc:	00000064 	.word	0x00000064
 8008200:	6f727245 	.word	0x6f727245
 8008204:	73203a72 	.word	0x73203a72
 8008208:	64656570 	.word	0x64656570
 800820c:	20736920 	.word	0x20736920
 8008210:	2074756f 	.word	0x2074756f
 8008214:	7220666f 	.word	0x7220666f
 8008218:	65676e61 	.word	0x65676e61
 800821c:	2c315b20 	.word	0x2c315b20
 8008220:	5d303031 	.word	0x5d303031
 8008224:	203a2070 	.word	0x203a2070
 8008228:	0a0a6425 	.word	0x0a0a6425
 800822c:	00000000 	.word	0x00000000
 8008230:	65657053 	.word	0x65657053
 8008234:	75732064 	.word	0x75732064
 8008238:	65736363 	.word	0x65736363
 800823c:	6c756673 	.word	0x6c756673
 8008240:	7320796c 	.word	0x7320796c
 8008244:	0a2e7465 	.word	0x0a2e7465
 8008248:	0000000a 	.word	0x0000000a
 800824c:	6f727245 	.word	0x6f727245
 8008250:	65722072 	.word	0x65722072
 8008254:	76656963 	.word	0x76656963
 8008258:	20676e69 	.word	0x20676e69
 800825c:	70736572 	.word	0x70736572
 8008260:	65736e6f 	.word	0x65736e6f
 8008264:	000a0a21 	.word	0x000a0a21
 8008268:	6f727245 	.word	0x6f727245
 800826c:	65732072 	.word	0x65732072
 8008270:	6e69646e 	.word	0x6e69646e
 8008274:	75512067 	.word	0x75512067
 8008278:	21657565 	.word	0x21657565
 800827c:	00000a0a 	.word	0x00000a0a
 8008280:	61727075 	.word	0x61727075
 8008284:	0000706d 	.word	0x0000706d
 8008288:	6e776f64 	.word	0x6e776f64
 800828c:	706d6172 	.word	0x706d6172
 8008290:	00000000 	.word	0x00000000
 8008294:	72727245 	.word	0x72727245
 8008298:	3a20726f 	.word	0x3a20726f
 800829c:	0a642520 	.word	0x0a642520
 80082a0:	0000000a 	.word	0x0000000a
 80082a4:	00000000 	.word	0x00000000
 80082a8:	65657053 	.word	0x65657053
 80082ac:	73692064 	.word	0x73692064
 80082b0:	32252020 	.word	0x32252020
 80082b4:	32252e64 	.word	0x32252e64
 80082b8:	0a207064 	.word	0x0a207064
 80082bc:	0000000a 	.word	0x0000000a
 80082c0:	66206f54 	.word	0x66206f54
 80082c4:	61207765 	.word	0x61207765
 80082c8:	6d756772 	.word	0x6d756772
 80082cc:	73746e65 	.word	0x73746e65
 80082d0:	0a0a202e 	.word	0x0a0a202e
 80082d4:	00000000 	.word	0x00000000
 80082d8:	00746573 	.word	0x00746573
 80082dc:	00746567 	.word	0x00746567
 80082e0:	706f7473 	.word	0x706f7473
 80082e4:	00000000 	.word	0x00000000
 80082e8:	6f746f4d 	.word	0x6f746f4d
 80082ec:	75732072 	.word	0x75732072
 80082f0:	65736363 	.word	0x65736363
 80082f4:	6c756673 	.word	0x6c756673
 80082f8:	7320796c 	.word	0x7320796c
 80082fc:	70706f74 	.word	0x70706f74
 8008300:	0a2e6465 	.word	0x0a2e6465
 8008304:	0000000a 	.word	0x0000000a
 8008308:	72617473 	.word	0x72617473
 800830c:	00000074 	.word	0x00000074
 8008310:	6f746f4d 	.word	0x6f746f4d
 8008314:	75732072 	.word	0x75732072
 8008318:	65736363 	.word	0x65736363
 800831c:	6c756673 	.word	0x6c756673
 8008320:	7320796c 	.word	0x7320796c
 8008324:	74726174 	.word	0x74726174
 8008328:	0a2e6465 	.word	0x0a2e6465
 800832c:	0000000a 	.word	0x0000000a
 8008330:	6c756e28 	.word	0x6c756e28
 8008334:	0000296c 	.word	0x0000296c
 8008338:	6f746f6d 	.word	0x6f746f6d
 800833c:	00000072 	.word	0x00000072
 8008340:	6f746f6d 	.word	0x6f746f6d
 8008344:	5b202072 	.word	0x5b202072
 8008348:	6974706f 	.word	0x6974706f
 800834c:	5d736e6f 	.word	0x5d736e6f
 8008350:	705ba0c2 	.word	0x705ba0c2
 8008354:	6d617261 	.word	0x6d617261
 8008358:	72657465 	.word	0x72657465
 800835c:	a0c25d73 	.word	0xa0c25d73
 8008360:	6f43203a 	.word	0x6f43203a
 8008364:	6f72746e 	.word	0x6f72746e
 8008368:	6d20736c 	.word	0x6d20736c
 800836c:	726f746f 	.word	0x726f746f
 8008370:	65707320 	.word	0x65707320
 8008374:	202c6465 	.word	0x202c6465
 8008378:	2c6d7072 	.word	0x2c6d7072
 800837c:	63746520 	.word	0x63746520
 8008380:	2e202c2e 	.word	0x2e202c2e
 8008384:	0a0d202e 	.word	0x0a0d202e
 8008388:	0000000a 	.word	0x0000000a
 800838c:	4d544553 	.word	0x4d544553
 8008390:	00004341 	.word	0x00004341
 8008394:	6f746f6d 	.word	0x6f746f6d
 8008398:	00004872 	.word	0x00004872
 800839c:	7265486d 	.word	0x7265486d
 80083a0:	65427461 	.word	0x65427461
 80083a4:	00007461 	.word	0x00007461
 80083a8:	74696e69 	.word	0x74696e69
 80083ac:	3235575f 	.word	0x3235575f
 80083b0:	00003030 	.word	0x00003030
 80083b4:	454c4449 	.word	0x454c4449
 80083b8:	00000000 	.word	0x00000000
 80083bc:	20726d54 	.word	0x20726d54
 80083c0:	00637653 	.word	0x00637653
 80083c4:	706c6568 	.word	0x706c6568
 80083c8:	00000000 	.word	0x00000000
 80083cc:	65680a0d 	.word	0x65680a0d
 80083d0:	0d3a706c 	.word	0x0d3a706c
 80083d4:	694c200a 	.word	0x694c200a
 80083d8:	20737473 	.word	0x20737473
 80083dc:	206c6c61 	.word	0x206c6c61
 80083e0:	20656874 	.word	0x20656874
 80083e4:	69676572 	.word	0x69676572
 80083e8:	72657473 	.word	0x72657473
 80083ec:	63206465 	.word	0x63206465
 80083f0:	616d6d6f 	.word	0x616d6d6f
 80083f4:	0d73646e 	.word	0x0d73646e
 80083f8:	000a0d0a 	.word	0x000a0d0a
 80083fc:	6f636e49 	.word	0x6f636e49
 8008400:	63657272 	.word	0x63657272
 8008404:	6f632074 	.word	0x6f632074
 8008408:	6e616d6d 	.word	0x6e616d6d
 800840c:	61702064 	.word	0x61702064
 8008410:	656d6172 	.word	0x656d6172
 8008414:	28726574 	.word	0x28726574
 8008418:	202e2973 	.word	0x202e2973
 800841c:	746e4520 	.word	0x746e4520
 8008420:	22207265 	.word	0x22207265
 8008424:	706c6568 	.word	0x706c6568
 8008428:	6f742022 	.word	0x6f742022
 800842c:	65697620 	.word	0x65697620
 8008430:	20612077 	.word	0x20612077
 8008434:	7473696c 	.word	0x7473696c
 8008438:	20666f20 	.word	0x20666f20
 800843c:	69617661 	.word	0x69617661
 8008440:	6c62616c 	.word	0x6c62616c
 8008444:	6f632065 	.word	0x6f632065
 8008448:	6e616d6d 	.word	0x6e616d6d
 800844c:	0d2e7364 	.word	0x0d2e7364
 8008450:	000a0d0a 	.word	0x000a0d0a
 8008454:	6d6d6f43 	.word	0x6d6d6f43
 8008458:	20646e61 	.word	0x20646e61
 800845c:	20746f6e 	.word	0x20746f6e
 8008460:	6f636572 	.word	0x6f636572
 8008464:	73696e67 	.word	0x73696e67
 8008468:	202e6465 	.word	0x202e6465
 800846c:	746e4520 	.word	0x746e4520
 8008470:	27207265 	.word	0x27207265
 8008474:	706c6568 	.word	0x706c6568
 8008478:	6f742027 	.word	0x6f742027
 800847c:	65697620 	.word	0x65697620
 8008480:	20612077 	.word	0x20612077
 8008484:	7473696c 	.word	0x7473696c
 8008488:	20666f20 	.word	0x20666f20
 800848c:	69617661 	.word	0x69617661
 8008490:	6c62616c 	.word	0x6c62616c
 8008494:	6f632065 	.word	0x6f632065
 8008498:	6e616d6d 	.word	0x6e616d6d
 800849c:	0d2e7364 	.word	0x0d2e7364
 80084a0:	000a0d0a 	.word	0x000a0d0a
 80084a4:	2f707041 	.word	0x2f707041
 80084a8:	334d5453 	.word	0x334d5453
 80084ac:	2d344632 	.word	0x2d344632
 80084b0:	63736944 	.word	0x63736944
 80084b4:	7265766f 	.word	0x7265766f
 80084b8:	694c2f79 	.word	0x694c2f79
 80084bc:	72617262 	.word	0x72617262
 80084c0:	2f736569 	.word	0x2f736569
 80084c4:	334d5453 	.word	0x334d5453
 80084c8:	78344632 	.word	0x78344632
 80084cc:	74535f78 	.word	0x74535f78
 80084d0:	72655064 	.word	0x72655064
 80084d4:	5f687069 	.word	0x5f687069
 80084d8:	76697244 	.word	0x76697244
 80084dc:	732f7265 	.word	0x732f7265
 80084e0:	6d2f6372 	.word	0x6d2f6372
 80084e4:	2e637369 	.word	0x2e637369
 80084e8:	00000063 	.word	0x00000063
 80084ec:	2f707041 	.word	0x2f707041
 80084f0:	334d5453 	.word	0x334d5453
 80084f4:	2d344632 	.word	0x2d344632
 80084f8:	63736944 	.word	0x63736944
 80084fc:	7265766f 	.word	0x7265766f
 8008500:	694c2f79 	.word	0x694c2f79
 8008504:	72617262 	.word	0x72617262
 8008508:	2f736569 	.word	0x2f736569
 800850c:	334d5453 	.word	0x334d5453
 8008510:	78344632 	.word	0x78344632
 8008514:	74535f78 	.word	0x74535f78
 8008518:	72655064 	.word	0x72655064
 800851c:	5f687069 	.word	0x5f687069
 8008520:	76697244 	.word	0x76697244
 8008524:	732f7265 	.word	0x732f7265
 8008528:	732f6372 	.word	0x732f6372
 800852c:	32336d74 	.word	0x32336d74
 8008530:	78783466 	.word	0x78783466
 8008534:	616d645f 	.word	0x616d645f
 8008538:	0000632e 	.word	0x0000632e
 800853c:	2f707041 	.word	0x2f707041
 8008540:	334d5453 	.word	0x334d5453
 8008544:	2d344632 	.word	0x2d344632
 8008548:	63736944 	.word	0x63736944
 800854c:	7265766f 	.word	0x7265766f
 8008550:	694c2f79 	.word	0x694c2f79
 8008554:	72617262 	.word	0x72617262
 8008558:	2f736569 	.word	0x2f736569
 800855c:	334d5453 	.word	0x334d5453
 8008560:	78344632 	.word	0x78344632
 8008564:	74535f78 	.word	0x74535f78
 8008568:	72655064 	.word	0x72655064
 800856c:	5f687069 	.word	0x5f687069
 8008570:	76697244 	.word	0x76697244
 8008574:	732f7265 	.word	0x732f7265
 8008578:	732f6372 	.word	0x732f6372
 800857c:	32336d74 	.word	0x32336d74
 8008580:	78783466 	.word	0x78783466
 8008584:	7478655f 	.word	0x7478655f
 8008588:	00632e69 	.word	0x00632e69
 800858c:	2f707041 	.word	0x2f707041
 8008590:	334d5453 	.word	0x334d5453
 8008594:	2d344632 	.word	0x2d344632
 8008598:	63736944 	.word	0x63736944
 800859c:	7265766f 	.word	0x7265766f
 80085a0:	694c2f79 	.word	0x694c2f79
 80085a4:	72617262 	.word	0x72617262
 80085a8:	2f736569 	.word	0x2f736569
 80085ac:	334d5453 	.word	0x334d5453
 80085b0:	78344632 	.word	0x78344632
 80085b4:	74535f78 	.word	0x74535f78
 80085b8:	72655064 	.word	0x72655064
 80085bc:	5f687069 	.word	0x5f687069
 80085c0:	76697244 	.word	0x76697244
 80085c4:	732f7265 	.word	0x732f7265
 80085c8:	732f6372 	.word	0x732f6372
 80085cc:	32336d74 	.word	0x32336d74
 80085d0:	78783466 	.word	0x78783466
 80085d4:	6970675f 	.word	0x6970675f
 80085d8:	00632e6f 	.word	0x00632e6f
 80085dc:	2f707041 	.word	0x2f707041
 80085e0:	334d5453 	.word	0x334d5453
 80085e4:	2d344632 	.word	0x2d344632
 80085e8:	63736944 	.word	0x63736944
 80085ec:	7265766f 	.word	0x7265766f
 80085f0:	694c2f79 	.word	0x694c2f79
 80085f4:	72617262 	.word	0x72617262
 80085f8:	2f736569 	.word	0x2f736569
 80085fc:	334d5453 	.word	0x334d5453
 8008600:	78344632 	.word	0x78344632
 8008604:	74535f78 	.word	0x74535f78
 8008608:	72655064 	.word	0x72655064
 800860c:	5f687069 	.word	0x5f687069
 8008610:	76697244 	.word	0x76697244
 8008614:	732f7265 	.word	0x732f7265
 8008618:	732f6372 	.word	0x732f6372
 800861c:	32336d74 	.word	0x32336d74
 8008620:	78783466 	.word	0x78783466
 8008624:	6363725f 	.word	0x6363725f
 8008628:	0000632e 	.word	0x0000632e
 800862c:	2f707041 	.word	0x2f707041
 8008630:	334d5453 	.word	0x334d5453
 8008634:	2d344632 	.word	0x2d344632
 8008638:	63736944 	.word	0x63736944
 800863c:	7265766f 	.word	0x7265766f
 8008640:	694c2f79 	.word	0x694c2f79
 8008644:	72617262 	.word	0x72617262
 8008648:	2f736569 	.word	0x2f736569
 800864c:	334d5453 	.word	0x334d5453
 8008650:	78344632 	.word	0x78344632
 8008654:	74535f78 	.word	0x74535f78
 8008658:	72655064 	.word	0x72655064
 800865c:	5f687069 	.word	0x5f687069
 8008660:	76697244 	.word	0x76697244
 8008664:	732f7265 	.word	0x732f7265
 8008668:	732f6372 	.word	0x732f6372
 800866c:	32336d74 	.word	0x32336d74
 8008670:	78783466 	.word	0x78783466
 8008674:	6970735f 	.word	0x6970735f
 8008678:	0000632e 	.word	0x0000632e
 800867c:	2f707041 	.word	0x2f707041
 8008680:	334d5453 	.word	0x334d5453
 8008684:	2d344632 	.word	0x2d344632
 8008688:	63736944 	.word	0x63736944
 800868c:	7265766f 	.word	0x7265766f
 8008690:	694c2f79 	.word	0x694c2f79
 8008694:	72617262 	.word	0x72617262
 8008698:	2f736569 	.word	0x2f736569
 800869c:	334d5453 	.word	0x334d5453
 80086a0:	78344632 	.word	0x78344632
 80086a4:	74535f78 	.word	0x74535f78
 80086a8:	72655064 	.word	0x72655064
 80086ac:	5f687069 	.word	0x5f687069
 80086b0:	76697244 	.word	0x76697244
 80086b4:	732f7265 	.word	0x732f7265
 80086b8:	732f6372 	.word	0x732f6372
 80086bc:	32336d74 	.word	0x32336d74
 80086c0:	78783466 	.word	0x78783466
 80086c4:	7379735f 	.word	0x7379735f
 80086c8:	2e676663 	.word	0x2e676663
 80086cc:	00000063 	.word	0x00000063
 80086d0:	2f707041 	.word	0x2f707041
 80086d4:	334d5453 	.word	0x334d5453
 80086d8:	2d344632 	.word	0x2d344632
 80086dc:	63736944 	.word	0x63736944
 80086e0:	7265766f 	.word	0x7265766f
 80086e4:	694c2f79 	.word	0x694c2f79
 80086e8:	72617262 	.word	0x72617262
 80086ec:	2f736569 	.word	0x2f736569
 80086f0:	334d5453 	.word	0x334d5453
 80086f4:	78344632 	.word	0x78344632
 80086f8:	74535f78 	.word	0x74535f78
 80086fc:	72655064 	.word	0x72655064
 8008700:	5f687069 	.word	0x5f687069
 8008704:	76697244 	.word	0x76697244
 8008708:	732f7265 	.word	0x732f7265
 800870c:	732f6372 	.word	0x732f6372
 8008710:	32336d74 	.word	0x32336d74
 8008714:	78783466 	.word	0x78783466
 8008718:	6173755f 	.word	0x6173755f
 800871c:	632e7472 	.word	0x632e7472
 8008720:	00000000 	.word	0x00000000

08008724 <table_crc_hi>:
 8008724:	4081c100 4180c001 4180c001 4081c100     ...@...A...A...@
 8008734:	4180c001 4081c100 4081c100 4180c001     ...A...@...@...A
 8008744:	4180c001 4081c100 4081c100 4180c001     ...A...@...@...A
 8008754:	4081c100 4180c001 4180c001 4081c100     ...@...A...A...@
 8008764:	4180c001 4081c100 4081c100 4180c001     ...A...@...@...A
 8008774:	4081c100 4180c001 4180c001 4081c100     ...@...A...A...@
 8008784:	4081c100 4180c001 4180c001 4081c100     ...@...A...A...@
 8008794:	4180c001 4081c100 4081c100 4180c001     ...A...@...@...A
 80087a4:	4180c001 4081c100 4081c100 4180c001     ...A...@...@...A
 80087b4:	4081c100 4180c001 4180c001 4081c100     ...@...A...A...@
 80087c4:	4081c100 4180c001 4180c001 4081c100     ...@...A...A...@
 80087d4:	4180c001 4081c100 4081c100 4180c001     ...A...@...@...A
 80087e4:	4081c100 4180c001 4180c001 4081c100     ...@...A...A...@
 80087f4:	4180c001 4081c100 4081c100 4180c001     ...A...@...@...A
 8008804:	4180c001 4081c100 4081c100 4180c001     ...A...@...@...A
 8008814:	4081c100 4180c001 4180c001 4081c100     ...@...A...A...@

08008824 <table_crc_lo>:
 8008824:	01c1c000 c20203c3 c70706c6 04c4c505     ................
 8008834:	cd0d0ccc 0ececf0f 0bcbca0a c80809c9     ................
 8008844:	d91918d8 1adadb1b 1fdfde1e dc1c1ddd     ................
 8008854:	15d5d414 d61617d7 d31312d2 10d0d111     ................
 8008864:	f13130f0 32f2f333 37f7f636 f43435f5     .01.3..26..7.54.
 8008874:	3dfdfc3c fe3e3fff fb3b3afa 38f8f939     <..=.?>..:;.9..8
 8008884:	29e9e828 ea2a2beb ef2f2eee 2ceced2d     (..).+*.../.-..,
 8008894:	e52524e4 26e6e727 23e3e222 e02021e1     .$%.'..&"..#.! .
 80088a4:	a16160a0 62a2a363 67a7a666 a46465a5     .`a.c..bf..g.ed.
 80088b4:	6dadac6c ae6e6faf ab6b6aaa 68a8a969     l..m.on..jk.i..h
 80088c4:	79b9b878 ba7a7bbb bf7f7ebe 7cbcbd7d     x..y.{z..~..}..|
 80088d4:	b57574b4 76b6b777 73b3b272 b07071b1     .tu.w..vr..s.qp.
 80088e4:	51919050 92525393 97575696 54949555     P..Q.SR..VW.U..T
 80088f4:	9d5d5c9c 5e9e9f5f 5b9b9a5a 98585999     .\]._..^Z..[.YX.
 8008904:	89494888 4a8a8b4b 4f8f8e4e 8c4c4d8d     .HI.K..JN..O.ML.
 8008914:	45858444 86464787 83434282 40808141     D..E.GF..BC.A..@

08008924 <xMotorCommand>:
 8008924:	08008338 08008340 0800257d 000000ff     8...@...}%......

08008934 <ucExpectedStackBytes.8478>:
 8008934:	a5a5a5a5 a5a5a5a5 a5a5a5a5 a5a5a5a5     ................
 8008944:	a5a5a5a5                                ....

08008948 <xHelpCommand>:
 8008948:	080083c4 080083cc 08005259 00000000     ........YR......
 8008958:	00000043                                C...

0800895c <_global_impure_ptr>:
 800895c:	20000030                                0.. 

08008960 <_ctype_>:
 8008960:	20202000 20202020 28282020 20282828     .         ((((( 
 8008970:	20202020 20202020 20202020 20202020                     
 8008980:	10108820 10101010 10101010 10101010      ...............
 8008990:	04040410 04040404 10040404 10101010     ................
 80089a0:	41411010 41414141 01010101 01010101     ..AAAAAA........
 80089b0:	01010101 01010101 01010101 10101010     ................
 80089c0:	42421010 42424242 02020202 02020202     ..BBBBBB........
 80089d0:	02020202 02020202 02020202 10101010     ................
 80089e0:	00000020 00000000 00000000 00000000      ...............
 80089f0:	00000000 00000000 00000000 00000000     ................
 8008a00:	00000000 00000000 00000000 00000000     ................
 8008a10:	00000000 00000000 00000000 00000000     ................
 8008a20:	00000000 00000000 00000000 00000000     ................
 8008a30:	00000000 00000000 00000000 00000000     ................
 8008a40:	00000000 00000000 00000000 00000000     ................
 8008a50:	00000000 00000000 00000000 00000000     ................
 8008a60:	00000000                                ....

08008a64 <_init>:
 8008a64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a66:	bf00      	nop
 8008a68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008a6a:	bc08      	pop	{r3}
 8008a6c:	469e      	mov	lr, r3
 8008a6e:	4770      	bx	lr

08008a70 <_fini>:
 8008a70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a72:	bf00      	nop
 8008a74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008a76:	bc08      	pop	{r3}
 8008a78:	469e      	mov	lr, r3
 8008a7a:	4770      	bx	lr
