// Seed: 2332762214
module module_0 (
    input uwire id_0,
    input tri1  id_1,
    input tri0  id_2,
    input tri0  id_3
);
  wire id_5;
  ;
  assign id_5 = id_2;
  logic id_6 = -1;
  reg   id_7;
  assign module_1.id_10 = 0;
  supply0 id_8 = -1;
  always @(negedge 1 + -1 - (id_1 - id_0) or posedge id_1)
    if (1) id_7 = 1;
    else disable id_9;
endmodule
module module_0 (
    output wor id_0,
    output uwire id_1,
    input uwire sample,
    output supply0 id_3,
    input wire id_4,
    input wire id_5,
    input wand id_6
    , id_12,
    output supply1 sample,
    input wand id_8,
    input wor id_9,
    input supply0 module_1
);
  parameter id_13 = 1;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_4,
      id_9
  );
  generate
    always @(posedge !id_12 or posedge id_6 == id_12 && -1 && -1) id_12 = id_10;
  endgenerate
endmodule
