<!-- start of generated html code-->
<tr><td align=center><span class=mars4t><b><br><br><br>Refereed Workshop Papers / Poster Presentations<br><br></b></span></td></tr>
<tr><td><table width=100%>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.ipdps.org/ipdps2013/2013_phd_forum.html' target=_blank>IPDPSW</a></span></td><td align='justify'><span class=mars4_>Lifeng Nai and Hsien-Hsin S. Lee. "<b>Reducing False Transactional Conflicts With Speculative Sub-blocking State - An Empirical Study for ASF Transactional Memory System</b>." In <i>the 27th International Symposium on Parallel & Distributed Processing Workshops and PhD Forum</i>, Boston, MA, May, 2013.<br>[<a href='/pub/ipdpsw13.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='https://sites.google.com/site/wddd12/' target=_blank>WDDD</a></span></td><td align='justify'><span class=mars4_>Sungkap Yeo, Nak Hee Seong, and Hsien-Hsin S. Lee. "<b>Can Multi-Level Cell PCM Be Reliable and Usable? Analyzing the Impact of Resistance Drift</b>." In <i>the 10th Annual Workshop on Duplicating, Deconstructing and Debunking in conjunction with the 39th International Symposium on Computer Architecture</i>, Portland, OR, June, 2012.<br>[<a href='/pub/wddd12.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.jilp.org/dpc' target=_blank>DPC </a></span></td><td align='justify'><span class=mars4_>Ahmad Sharif and Hsien-Hsin S. Lee. "<b>Data Prefetching Mechanism by Exploiting Global and Local Access Patterns</b>." In <i>The Journal of Instruction-Level Parallelism Data Prefetching Championship (DPC-1)</i>, Raleigh, NC, February, 2009.<br> [<a href='/present/dpc09.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.cercs.gatech.edu/mmcs08/' target=_blank>MMCS08</a></span></td><td align='justify'><span class=mars4_>Hrishikesh Amur, Ripal Nathuji, Mrinmoy Ghosh, Karsten Schwan, and Hsien-Hsin S. Lee. "<b>IdlePower: Application-Aware Management of Processor Idle States</b>." In <i>Workshop on Managed Many-Core Systems co-located with ACM/IEEE International Symposium on High Performance Distributed Computing</i>, Boston, MA, June, 2008.<br>[<a href='/pub/mmcs08.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://cccp.eecs.umich.edu/pespma/' target=_blank>PESPMA08</a></span></td><td align='justify'><span class=mars4_>Richard M. Yoo and Hsien-Hsin S. Lee. "<b>Helper Transactions: Enabling Thread-Level Speculation via A Transactional Memory System</b>." In <i>Workshop on Parallel Execution of Sequential Programs on Multi-core Architectures in conjuction with ACM/IEEE International Symposium on Computer Architecture (ISCA-35)</i>, Beijing, China, June, 2008.<br>[<a href='/pub/pespma08.pdf'>pdf</a>] [<a href='/present/pespma08.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.cse.ucsd.edu/users/swanson/WACI-VI/' target=_blank>WACI-VI</a></span></td><td align='justify'><span class=mars4_>Eric Fontaine and Hsien-Hsin S. Lee. "<b>Bicephaly: Maximizing Bandwidth by Duplexing Power and Data</b>." In <i>Workshop on Wild and Crazy Ideas in conjunction with International Conference on Architectural Support for Programming Languages and Operating Systems</i>, Seattle, WA, February, 2008.<br>[<a href='/pub/waci08.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.cag.csail.mit.edu/warfp2006/' target=_blank>WARFP</a></span></td><td align='justify'><span class=mars4_>Taeweon Suh, Hsien-Hsin S. Lee, Shih-Lien Lu, and John Shen. "<b>Initial Observations of Hardware/Software Co-Simulation using FPGA in Architecture Research</b>." In <i>Workshop on Architecture Research using FPGA Platforms in conjunction with International Symposium on High-Performance Computer Architecture</i>, Austin, Texas, February, 2006.<br>[<a href='/pub/warfp06.pdf'>pdf</a>] [<a href='/present/warfp06.pps'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.cag.csail.mit.edu/warfp2005/' target=_blank>WARFP</a></span></td><td align='justify'><span class=mars4_>Christopher R. Clark, Ripal Nathuji, and Hsien-Hsin S. Lee. "<b>Using an FPGA as a Prototyping Platform for Multi-core Processor Applications</b>." In <i>Workshop on Architectural Research using FPGA Platforms  in conjunction with International Symposium on High-Performance Computer Architecture</i>, San Francisco, CA, February, 2005.<br>[<a href='/pub/warfp05-2.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>WCED</span></td><td align='justify'><span class=mars4_>Hsien-Hsin S. Lee, Joshua B. Fryman, A. Utku Diril, and Yuvraj S. Dhillon. "<b>The Elusive Metric for Low-Power Architecture Research</b>." In <i>the Workshop on Complexity-Effective Design in conjunction with the 30th International Symposium on Computer Architecture</i>, San Diego, California, June, 2003.<br>[<a href='/pub/wced03.pdf'>pdf</a>] [<a href='/present/wced03.ppt'>slides</a>]</span></td></tr>
</table></td></tr>
<!-- end of generated html code-->
