// Seed: 2568830565
module module_0 (
    output logic id_0,
    input logic id_1,
    output logic id_2,
    input logic id_3,
    input id_4,
    output logic id_5
);
  generate
    assign id_2 = id_1;
  endgenerate
  logic id_6;
  assign id_0 = 1'b0;
  type_14(
      1
  );
  assign id_2 = 1;
  logic id_7;
endmodule
`define pp_6 0
`define pp_7 0
`timescale 1 ps / 1 ps
