

================================================================
== Vitis HLS Report for 'C_PE_dummy_in_5_x1'
================================================================
* Date:           Sun Sep 18 13:59:52 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.518 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+----------+-----------+-----+----------+---------+
    |  Latency (cycles)  |  Latency (absolute)  |    Interval    | Pipeline|
    |   min   |    max   |    min   |    max    | min |    max   |   Type  |
    +---------+----------+----------+-----------+-----+----------+---------+
    |       49|  25165897|  0.163 us|  83.878 ms|   49|  25165897|     none|
    +---------+----------+----------+-----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------------------------------------------------------+---------+----------+-------------+-----------+-----------+---------+----------+
        |                                                                                                            |  Latency (cycles)  |  Iteration  |  Initiation Interval  |   Trip  |          |
        |                                                  Loop Name                                                 |   min   |    max   |   Latency   |  achieved |   target  |  Count  | Pipelined|
        +------------------------------------------------------------------------------------------------------------+---------+----------+-------------+-----------+-----------+---------+----------+
        |- C_PE_dummy_in_5_x1_loop_1_C_PE_dummy_in_5_x1_loop_2                                                       |       48|  25165896|  2 ~ 1048579|          -|          -|       24|        no|
        | + C_PE_dummy_in_5_x1_loop_3_C_PE_dummy_in_5_x1_loop_5_C_PE_dummy_in_5_x1_loop_6_C_PE_dummy_in_5_x1_loop_7  |  1048576|   1048576|            2|          1|          1|  1048576|       yes|
        +------------------------------------------------------------------------------------------------------------+---------+----------+-------------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      111|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       85|     -|
|Register             |        -|      -|       45|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       45|      196|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln23328_fu_155_p2             |         +|   0|  0|  28|          21|           1|
    |add_ln691_fu_167_p2               |         +|   0|  0|  10|           3|           1|
    |add_ln890_fu_109_p2               |         +|   0|  0|  12|           5|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln23328_fu_161_p2            |      icmp|   0|  0|  15|          21|          22|
    |icmp_ln89074_fu_121_p2            |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln890_933_fu_149_p2          |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln890_fu_115_p2              |      icmp|   0|  0|   9|           5|           5|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ret_fu_143_p2                     |        or|   0|  0|   6|           6|           3|
    |select_ln23323_fu_127_p3          |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 111|          77|          49|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  26|          5|    1|          5|
    |ap_done                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |  14|          3|    1|          3|
    |c1_V_reg_87                |   9|          2|    3|          6|
    |fifo_C_PE_4_5_x1130_blk_n  |   9|          2|    1|          2|
    |indvar_flatten59_reg_98    |   9|          2|   21|         42|
    |indvar_flatten67_reg_76    |   9|          2|    5|         10|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  85|         18|   33|         70|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln890_reg_172        |   5|   0|    5|          0|
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |c1_V_reg_87              |   3|   0|    3|          0|
    |icmp_ln23328_reg_195     |   1|   0|    1|          0|
    |indvar_flatten59_reg_98  |  21|   0|   21|          0|
    |indvar_flatten67_reg_76  |   5|   0|    5|          0|
    |select_ln23323_reg_181   |   3|   0|    3|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  45|   0|   45|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|   C_PE_dummy_in_5_x1|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|   C_PE_dummy_in_5_x1|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|   C_PE_dummy_in_5_x1|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|   C_PE_dummy_in_5_x1|  return value|
|ap_continue                  |   in|    1|  ap_ctrl_hs|   C_PE_dummy_in_5_x1|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|   C_PE_dummy_in_5_x1|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|   C_PE_dummy_in_5_x1|  return value|
|fifo_C_PE_4_5_x1130_dout     |   in|  256|     ap_fifo|  fifo_C_PE_4_5_x1130|       pointer|
|fifo_C_PE_4_5_x1130_empty_n  |   in|    1|     ap_fifo|  fifo_C_PE_4_5_x1130|       pointer|
|fifo_C_PE_4_5_x1130_read     |  out|    1|     ap_fifo|  fifo_C_PE_4_5_x1130|       pointer|
+-----------------------------+-----+-----+------------+---------------------+--------------+

