
STM32-NUCLEO-F446RE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007260  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000478  08007430  08007430  00008430  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080078a8  080078a8  000091ec  2**0
                  CONTENTS
  4 .ARM          00000008  080078a8  080078a8  000088a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080078b0  080078b0  000091ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080078b0  080078b0  000088b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080078b4  080078b4  000088b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001ec  20000000  080078b8  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000338  200001ec  08007aa4  000091ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000524  08007aa4  00009524  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000091ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000dfe0  00000000  00000000  0000921c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000206f  00000000  00000000  000171fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000da0  00000000  00000000  00019270  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000aa5  00000000  00000000  0001a010  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022bd4  00000000  00000000  0001aab5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000103bb  00000000  00000000  0003d689  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d2d80  00000000  00000000  0004da44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001207c4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004b44  00000000  00000000  00120808  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000077  00000000  00000000  0012534c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001ec 	.word	0x200001ec
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08007418 	.word	0x08007418

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001f0 	.word	0x200001f0
 800020c:	08007418 	.word	0x08007418

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b96a 	b.w	8000f74 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	460c      	mov	r4, r1
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d14e      	bne.n	8000d62 <__udivmoddi4+0xaa>
 8000cc4:	4694      	mov	ip, r2
 8000cc6:	458c      	cmp	ip, r1
 8000cc8:	4686      	mov	lr, r0
 8000cca:	fab2 f282 	clz	r2, r2
 8000cce:	d962      	bls.n	8000d96 <__udivmoddi4+0xde>
 8000cd0:	b14a      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd2:	f1c2 0320 	rsb	r3, r2, #32
 8000cd6:	4091      	lsls	r1, r2
 8000cd8:	fa20 f303 	lsr.w	r3, r0, r3
 8000cdc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ce0:	4319      	orrs	r1, r3
 8000ce2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ce6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cea:	fa1f f68c 	uxth.w	r6, ip
 8000cee:	fbb1 f4f7 	udiv	r4, r1, r7
 8000cf2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cf6:	fb07 1114 	mls	r1, r7, r4, r1
 8000cfa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cfe:	fb04 f106 	mul.w	r1, r4, r6
 8000d02:	4299      	cmp	r1, r3
 8000d04:	d90a      	bls.n	8000d1c <__udivmoddi4+0x64>
 8000d06:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d0e:	f080 8112 	bcs.w	8000f36 <__udivmoddi4+0x27e>
 8000d12:	4299      	cmp	r1, r3
 8000d14:	f240 810f 	bls.w	8000f36 <__udivmoddi4+0x27e>
 8000d18:	3c02      	subs	r4, #2
 8000d1a:	4463      	add	r3, ip
 8000d1c:	1a59      	subs	r1, r3, r1
 8000d1e:	fa1f f38e 	uxth.w	r3, lr
 8000d22:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d26:	fb07 1110 	mls	r1, r7, r0, r1
 8000d2a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d2e:	fb00 f606 	mul.w	r6, r0, r6
 8000d32:	429e      	cmp	r6, r3
 8000d34:	d90a      	bls.n	8000d4c <__udivmoddi4+0x94>
 8000d36:	eb1c 0303 	adds.w	r3, ip, r3
 8000d3a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d3e:	f080 80fc 	bcs.w	8000f3a <__udivmoddi4+0x282>
 8000d42:	429e      	cmp	r6, r3
 8000d44:	f240 80f9 	bls.w	8000f3a <__udivmoddi4+0x282>
 8000d48:	4463      	add	r3, ip
 8000d4a:	3802      	subs	r0, #2
 8000d4c:	1b9b      	subs	r3, r3, r6
 8000d4e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d52:	2100      	movs	r1, #0
 8000d54:	b11d      	cbz	r5, 8000d5e <__udivmoddi4+0xa6>
 8000d56:	40d3      	lsrs	r3, r2
 8000d58:	2200      	movs	r2, #0
 8000d5a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d905      	bls.n	8000d72 <__udivmoddi4+0xba>
 8000d66:	b10d      	cbz	r5, 8000d6c <__udivmoddi4+0xb4>
 8000d68:	e9c5 0100 	strd	r0, r1, [r5]
 8000d6c:	2100      	movs	r1, #0
 8000d6e:	4608      	mov	r0, r1
 8000d70:	e7f5      	b.n	8000d5e <__udivmoddi4+0xa6>
 8000d72:	fab3 f183 	clz	r1, r3
 8000d76:	2900      	cmp	r1, #0
 8000d78:	d146      	bne.n	8000e08 <__udivmoddi4+0x150>
 8000d7a:	42a3      	cmp	r3, r4
 8000d7c:	d302      	bcc.n	8000d84 <__udivmoddi4+0xcc>
 8000d7e:	4290      	cmp	r0, r2
 8000d80:	f0c0 80f0 	bcc.w	8000f64 <__udivmoddi4+0x2ac>
 8000d84:	1a86      	subs	r6, r0, r2
 8000d86:	eb64 0303 	sbc.w	r3, r4, r3
 8000d8a:	2001      	movs	r0, #1
 8000d8c:	2d00      	cmp	r5, #0
 8000d8e:	d0e6      	beq.n	8000d5e <__udivmoddi4+0xa6>
 8000d90:	e9c5 6300 	strd	r6, r3, [r5]
 8000d94:	e7e3      	b.n	8000d5e <__udivmoddi4+0xa6>
 8000d96:	2a00      	cmp	r2, #0
 8000d98:	f040 8090 	bne.w	8000ebc <__udivmoddi4+0x204>
 8000d9c:	eba1 040c 	sub.w	r4, r1, ip
 8000da0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000da4:	fa1f f78c 	uxth.w	r7, ip
 8000da8:	2101      	movs	r1, #1
 8000daa:	fbb4 f6f8 	udiv	r6, r4, r8
 8000dae:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000db2:	fb08 4416 	mls	r4, r8, r6, r4
 8000db6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dba:	fb07 f006 	mul.w	r0, r7, r6
 8000dbe:	4298      	cmp	r0, r3
 8000dc0:	d908      	bls.n	8000dd4 <__udivmoddi4+0x11c>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000dca:	d202      	bcs.n	8000dd2 <__udivmoddi4+0x11a>
 8000dcc:	4298      	cmp	r0, r3
 8000dce:	f200 80cd 	bhi.w	8000f6c <__udivmoddi4+0x2b4>
 8000dd2:	4626      	mov	r6, r4
 8000dd4:	1a1c      	subs	r4, r3, r0
 8000dd6:	fa1f f38e 	uxth.w	r3, lr
 8000dda:	fbb4 f0f8 	udiv	r0, r4, r8
 8000dde:	fb08 4410 	mls	r4, r8, r0, r4
 8000de2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000de6:	fb00 f707 	mul.w	r7, r0, r7
 8000dea:	429f      	cmp	r7, r3
 8000dec:	d908      	bls.n	8000e00 <__udivmoddi4+0x148>
 8000dee:	eb1c 0303 	adds.w	r3, ip, r3
 8000df2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000df6:	d202      	bcs.n	8000dfe <__udivmoddi4+0x146>
 8000df8:	429f      	cmp	r7, r3
 8000dfa:	f200 80b0 	bhi.w	8000f5e <__udivmoddi4+0x2a6>
 8000dfe:	4620      	mov	r0, r4
 8000e00:	1bdb      	subs	r3, r3, r7
 8000e02:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e06:	e7a5      	b.n	8000d54 <__udivmoddi4+0x9c>
 8000e08:	f1c1 0620 	rsb	r6, r1, #32
 8000e0c:	408b      	lsls	r3, r1
 8000e0e:	fa22 f706 	lsr.w	r7, r2, r6
 8000e12:	431f      	orrs	r7, r3
 8000e14:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e18:	fa04 f301 	lsl.w	r3, r4, r1
 8000e1c:	ea43 030c 	orr.w	r3, r3, ip
 8000e20:	40f4      	lsrs	r4, r6
 8000e22:	fa00 f801 	lsl.w	r8, r0, r1
 8000e26:	0c38      	lsrs	r0, r7, #16
 8000e28:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e2c:	fbb4 fef0 	udiv	lr, r4, r0
 8000e30:	fa1f fc87 	uxth.w	ip, r7
 8000e34:	fb00 441e 	mls	r4, r0, lr, r4
 8000e38:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e3c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e40:	45a1      	cmp	r9, r4
 8000e42:	fa02 f201 	lsl.w	r2, r2, r1
 8000e46:	d90a      	bls.n	8000e5e <__udivmoddi4+0x1a6>
 8000e48:	193c      	adds	r4, r7, r4
 8000e4a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e4e:	f080 8084 	bcs.w	8000f5a <__udivmoddi4+0x2a2>
 8000e52:	45a1      	cmp	r9, r4
 8000e54:	f240 8081 	bls.w	8000f5a <__udivmoddi4+0x2a2>
 8000e58:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e5c:	443c      	add	r4, r7
 8000e5e:	eba4 0409 	sub.w	r4, r4, r9
 8000e62:	fa1f f983 	uxth.w	r9, r3
 8000e66:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e6a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e6e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e72:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e76:	45a4      	cmp	ip, r4
 8000e78:	d907      	bls.n	8000e8a <__udivmoddi4+0x1d2>
 8000e7a:	193c      	adds	r4, r7, r4
 8000e7c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e80:	d267      	bcs.n	8000f52 <__udivmoddi4+0x29a>
 8000e82:	45a4      	cmp	ip, r4
 8000e84:	d965      	bls.n	8000f52 <__udivmoddi4+0x29a>
 8000e86:	3b02      	subs	r3, #2
 8000e88:	443c      	add	r4, r7
 8000e8a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e8e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e92:	eba4 040c 	sub.w	r4, r4, ip
 8000e96:	429c      	cmp	r4, r3
 8000e98:	46ce      	mov	lr, r9
 8000e9a:	469c      	mov	ip, r3
 8000e9c:	d351      	bcc.n	8000f42 <__udivmoddi4+0x28a>
 8000e9e:	d04e      	beq.n	8000f3e <__udivmoddi4+0x286>
 8000ea0:	b155      	cbz	r5, 8000eb8 <__udivmoddi4+0x200>
 8000ea2:	ebb8 030e 	subs.w	r3, r8, lr
 8000ea6:	eb64 040c 	sbc.w	r4, r4, ip
 8000eaa:	fa04 f606 	lsl.w	r6, r4, r6
 8000eae:	40cb      	lsrs	r3, r1
 8000eb0:	431e      	orrs	r6, r3
 8000eb2:	40cc      	lsrs	r4, r1
 8000eb4:	e9c5 6400 	strd	r6, r4, [r5]
 8000eb8:	2100      	movs	r1, #0
 8000eba:	e750      	b.n	8000d5e <__udivmoddi4+0xa6>
 8000ebc:	f1c2 0320 	rsb	r3, r2, #32
 8000ec0:	fa20 f103 	lsr.w	r1, r0, r3
 8000ec4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ec8:	fa24 f303 	lsr.w	r3, r4, r3
 8000ecc:	4094      	lsls	r4, r2
 8000ece:	430c      	orrs	r4, r1
 8000ed0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ed4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ed8:	fa1f f78c 	uxth.w	r7, ip
 8000edc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ee0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ee4:	0c23      	lsrs	r3, r4, #16
 8000ee6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eea:	fb00 f107 	mul.w	r1, r0, r7
 8000eee:	4299      	cmp	r1, r3
 8000ef0:	d908      	bls.n	8000f04 <__udivmoddi4+0x24c>
 8000ef2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ef6:	f100 36ff 	add.w	r6, r0, #4294967295
 8000efa:	d22c      	bcs.n	8000f56 <__udivmoddi4+0x29e>
 8000efc:	4299      	cmp	r1, r3
 8000efe:	d92a      	bls.n	8000f56 <__udivmoddi4+0x29e>
 8000f00:	3802      	subs	r0, #2
 8000f02:	4463      	add	r3, ip
 8000f04:	1a5b      	subs	r3, r3, r1
 8000f06:	b2a4      	uxth	r4, r4
 8000f08:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f0c:	fb08 3311 	mls	r3, r8, r1, r3
 8000f10:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f14:	fb01 f307 	mul.w	r3, r1, r7
 8000f18:	42a3      	cmp	r3, r4
 8000f1a:	d908      	bls.n	8000f2e <__udivmoddi4+0x276>
 8000f1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f20:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f24:	d213      	bcs.n	8000f4e <__udivmoddi4+0x296>
 8000f26:	42a3      	cmp	r3, r4
 8000f28:	d911      	bls.n	8000f4e <__udivmoddi4+0x296>
 8000f2a:	3902      	subs	r1, #2
 8000f2c:	4464      	add	r4, ip
 8000f2e:	1ae4      	subs	r4, r4, r3
 8000f30:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f34:	e739      	b.n	8000daa <__udivmoddi4+0xf2>
 8000f36:	4604      	mov	r4, r0
 8000f38:	e6f0      	b.n	8000d1c <__udivmoddi4+0x64>
 8000f3a:	4608      	mov	r0, r1
 8000f3c:	e706      	b.n	8000d4c <__udivmoddi4+0x94>
 8000f3e:	45c8      	cmp	r8, r9
 8000f40:	d2ae      	bcs.n	8000ea0 <__udivmoddi4+0x1e8>
 8000f42:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f46:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f4a:	3801      	subs	r0, #1
 8000f4c:	e7a8      	b.n	8000ea0 <__udivmoddi4+0x1e8>
 8000f4e:	4631      	mov	r1, r6
 8000f50:	e7ed      	b.n	8000f2e <__udivmoddi4+0x276>
 8000f52:	4603      	mov	r3, r0
 8000f54:	e799      	b.n	8000e8a <__udivmoddi4+0x1d2>
 8000f56:	4630      	mov	r0, r6
 8000f58:	e7d4      	b.n	8000f04 <__udivmoddi4+0x24c>
 8000f5a:	46d6      	mov	lr, sl
 8000f5c:	e77f      	b.n	8000e5e <__udivmoddi4+0x1a6>
 8000f5e:	4463      	add	r3, ip
 8000f60:	3802      	subs	r0, #2
 8000f62:	e74d      	b.n	8000e00 <__udivmoddi4+0x148>
 8000f64:	4606      	mov	r6, r0
 8000f66:	4623      	mov	r3, r4
 8000f68:	4608      	mov	r0, r1
 8000f6a:	e70f      	b.n	8000d8c <__udivmoddi4+0xd4>
 8000f6c:	3e02      	subs	r6, #2
 8000f6e:	4463      	add	r3, ip
 8000f70:	e730      	b.n	8000dd4 <__udivmoddi4+0x11c>
 8000f72:	bf00      	nop

08000f74 <__aeabi_idiv0>:
 8000f74:	4770      	bx	lr
 8000f76:	bf00      	nop

08000f78 <microDelay>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void microDelay (uint16_t delay)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	b083      	sub	sp, #12
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	4603      	mov	r3, r0
 8000f80:	80fb      	strh	r3, [r7, #6]
  __HAL_TIM_SET_COUNTER(&htim1, 0);
 8000f82:	4b09      	ldr	r3, [pc, #36]	@ (8000fa8 <microDelay+0x30>)
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	2200      	movs	r2, #0
 8000f88:	625a      	str	r2, [r3, #36]	@ 0x24
  while (__HAL_TIM_GET_COUNTER(&htim1) < delay);
 8000f8a:	bf00      	nop
 8000f8c:	4b06      	ldr	r3, [pc, #24]	@ (8000fa8 <microDelay+0x30>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000f92:	88fb      	ldrh	r3, [r7, #6]
 8000f94:	429a      	cmp	r2, r3
 8000f96:	d3f9      	bcc.n	8000f8c <microDelay+0x14>
	  //printf("%d ticks \n",__HAL_TIM_GET_COUNTER(&htim1));
}
 8000f98:	bf00      	nop
 8000f9a:	bf00      	nop
 8000f9c:	370c      	adds	r7, #12
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa4:	4770      	bx	lr
 8000fa6:	bf00      	nop
 8000fa8:	20000208 	.word	0x20000208

08000fac <DHT11_Start>:

uint8_t DHT11_Start (void)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b086      	sub	sp, #24
 8000fb0:	af00      	add	r7, sp, #0
  uint8_t Response = 0;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	75fb      	strb	r3, [r7, #23]
  GPIO_InitTypeDef GPIO_InitStructPrivate = {0};
 8000fb6:	463b      	mov	r3, r7
 8000fb8:	2200      	movs	r2, #0
 8000fba:	601a      	str	r2, [r3, #0]
 8000fbc:	605a      	str	r2, [r3, #4]
 8000fbe:	609a      	str	r2, [r3, #8]
 8000fc0:	60da      	str	r2, [r3, #12]
 8000fc2:	611a      	str	r2, [r3, #16]
  GPIO_InitStructPrivate.Pin = DHT11_PIN;
 8000fc4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000fc8:	603b      	str	r3, [r7, #0]
  GPIO_InitStructPrivate.Mode = GPIO_MODE_OUTPUT_PP;
 8000fca:	2301      	movs	r3, #1
 8000fcc:	607b      	str	r3, [r7, #4]
  GPIO_InitStructPrivate.Speed = GPIO_SPEED_FREQ_LOW;
 8000fce:	2300      	movs	r3, #0
 8000fd0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructPrivate.Pull = GPIO_NOPULL;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	60bb      	str	r3, [r7, #8]
  HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStructPrivate); // set the pin as output
 8000fd6:	463b      	mov	r3, r7
 8000fd8:	4619      	mov	r1, r3
 8000fda:	482d      	ldr	r0, [pc, #180]	@ (8001090 <DHT11_Start+0xe4>)
 8000fdc:	f001 f902 	bl	80021e4 <HAL_GPIO_Init>
  HAL_GPIO_WritePin (DHT11_PORT, DHT11_PIN, 0);   // pull the pin low
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000fe6:	482a      	ldr	r0, [pc, #168]	@ (8001090 <DHT11_Start+0xe4>)
 8000fe8:	f001 faa8 	bl	800253c <HAL_GPIO_WritePin>
  HAL_Delay(20);   // wait for 20ms
 8000fec:	2014      	movs	r0, #20
 8000fee:	f000 ff31 	bl	8001e54 <HAL_Delay>
  HAL_GPIO_WritePin (DHT11_PORT, DHT11_PIN, 1);   // pull the pin high
 8000ff2:	2201      	movs	r2, #1
 8000ff4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000ff8:	4825      	ldr	r0, [pc, #148]	@ (8001090 <DHT11_Start+0xe4>)
 8000ffa:	f001 fa9f 	bl	800253c <HAL_GPIO_WritePin>
  microDelay (30);   // wait for 30us
 8000ffe:	201e      	movs	r0, #30
 8001000:	f7ff ffba 	bl	8000f78 <microDelay>
  GPIO_InitStructPrivate.Mode = GPIO_MODE_INPUT;
 8001004:	2300      	movs	r3, #0
 8001006:	607b      	str	r3, [r7, #4]
  GPIO_InitStructPrivate.Pull = GPIO_PULLUP;
 8001008:	2301      	movs	r3, #1
 800100a:	60bb      	str	r3, [r7, #8]
  HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStructPrivate); // set the pin as input
 800100c:	463b      	mov	r3, r7
 800100e:	4619      	mov	r1, r3
 8001010:	481f      	ldr	r0, [pc, #124]	@ (8001090 <DHT11_Start+0xe4>)
 8001012:	f001 f8e7 	bl	80021e4 <HAL_GPIO_Init>
  microDelay (40);
 8001016:	2028      	movs	r0, #40	@ 0x28
 8001018:	f7ff ffae 	bl	8000f78 <microDelay>
  if (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)))
 800101c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001020:	481b      	ldr	r0, [pc, #108]	@ (8001090 <DHT11_Start+0xe4>)
 8001022:	f001 fa73 	bl	800250c <HAL_GPIO_ReadPin>
 8001026:	4603      	mov	r3, r0
 8001028:	2b00      	cmp	r3, #0
 800102a:	d10c      	bne.n	8001046 <DHT11_Start+0x9a>
  {
    microDelay (80);
 800102c:	2050      	movs	r0, #80	@ 0x50
 800102e:	f7ff ffa3 	bl	8000f78 <microDelay>
    if ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN))) Response = 1;
 8001032:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001036:	4816      	ldr	r0, [pc, #88]	@ (8001090 <DHT11_Start+0xe4>)
 8001038:	f001 fa68 	bl	800250c <HAL_GPIO_ReadPin>
 800103c:	4603      	mov	r3, r0
 800103e:	2b00      	cmp	r3, #0
 8001040:	d001      	beq.n	8001046 <DHT11_Start+0x9a>
 8001042:	2301      	movs	r3, #1
 8001044:	75fb      	strb	r3, [r7, #23]
  }
  pMillis = HAL_GetTick();
 8001046:	f000 fef9 	bl	8001e3c <HAL_GetTick>
 800104a:	4603      	mov	r3, r0
 800104c:	4a11      	ldr	r2, [pc, #68]	@ (8001094 <DHT11_Start+0xe8>)
 800104e:	6013      	str	r3, [r2, #0]
  cMillis = HAL_GetTick();
 8001050:	f000 fef4 	bl	8001e3c <HAL_GetTick>
 8001054:	4603      	mov	r3, r0
 8001056:	4a10      	ldr	r2, [pc, #64]	@ (8001098 <DHT11_Start+0xec>)
 8001058:	6013      	str	r3, [r2, #0]
  while ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)) && pMillis + 2 > cMillis)
 800105a:	e004      	b.n	8001066 <DHT11_Start+0xba>
  {
    cMillis = HAL_GetTick();
 800105c:	f000 feee 	bl	8001e3c <HAL_GetTick>
 8001060:	4603      	mov	r3, r0
 8001062:	4a0d      	ldr	r2, [pc, #52]	@ (8001098 <DHT11_Start+0xec>)
 8001064:	6013      	str	r3, [r2, #0]
  while ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)) && pMillis + 2 > cMillis)
 8001066:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800106a:	4809      	ldr	r0, [pc, #36]	@ (8001090 <DHT11_Start+0xe4>)
 800106c:	f001 fa4e 	bl	800250c <HAL_GPIO_ReadPin>
 8001070:	4603      	mov	r3, r0
 8001072:	2b00      	cmp	r3, #0
 8001074:	d006      	beq.n	8001084 <DHT11_Start+0xd8>
 8001076:	4b07      	ldr	r3, [pc, #28]	@ (8001094 <DHT11_Start+0xe8>)
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	1c9a      	adds	r2, r3, #2
 800107c:	4b06      	ldr	r3, [pc, #24]	@ (8001098 <DHT11_Start+0xec>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	429a      	cmp	r2, r3
 8001082:	d8eb      	bhi.n	800105c <DHT11_Start+0xb0>
  }
  return Response;
 8001084:	7dfb      	ldrb	r3, [r7, #23]
}
 8001086:	4618      	mov	r0, r3
 8001088:	3718      	adds	r7, #24
 800108a:	46bd      	mov	sp, r7
 800108c:	bd80      	pop	{r7, pc}
 800108e:	bf00      	nop
 8001090:	40020800 	.word	0x40020800
 8001094:	200002e8 	.word	0x200002e8
 8001098:	200002ec 	.word	0x200002ec

0800109c <DHT11_Read>:

uint8_t DHT11_Read (void)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b082      	sub	sp, #8
 80010a0:	af00      	add	r7, sp, #0
  uint8_t a,b;
  for (a=0;a<8;a++)
 80010a2:	2300      	movs	r3, #0
 80010a4:	71fb      	strb	r3, [r7, #7]
 80010a6:	e066      	b.n	8001176 <DHT11_Read+0xda>
  {
    pMillis = HAL_GetTick();
 80010a8:	f000 fec8 	bl	8001e3c <HAL_GetTick>
 80010ac:	4603      	mov	r3, r0
 80010ae:	4a36      	ldr	r2, [pc, #216]	@ (8001188 <DHT11_Read+0xec>)
 80010b0:	6013      	str	r3, [r2, #0]
    cMillis = HAL_GetTick();
 80010b2:	f000 fec3 	bl	8001e3c <HAL_GetTick>
 80010b6:	4603      	mov	r3, r0
 80010b8:	4a34      	ldr	r2, [pc, #208]	@ (800118c <DHT11_Read+0xf0>)
 80010ba:	6013      	str	r3, [r2, #0]
    while (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)) && pMillis + 2 > cMillis)
 80010bc:	e004      	b.n	80010c8 <DHT11_Read+0x2c>
    {  // wait for the pin to go high
      cMillis = HAL_GetTick();
 80010be:	f000 febd 	bl	8001e3c <HAL_GetTick>
 80010c2:	4603      	mov	r3, r0
 80010c4:	4a31      	ldr	r2, [pc, #196]	@ (800118c <DHT11_Read+0xf0>)
 80010c6:	6013      	str	r3, [r2, #0]
    while (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)) && pMillis + 2 > cMillis)
 80010c8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80010cc:	4830      	ldr	r0, [pc, #192]	@ (8001190 <DHT11_Read+0xf4>)
 80010ce:	f001 fa1d 	bl	800250c <HAL_GPIO_ReadPin>
 80010d2:	4603      	mov	r3, r0
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d106      	bne.n	80010e6 <DHT11_Read+0x4a>
 80010d8:	4b2b      	ldr	r3, [pc, #172]	@ (8001188 <DHT11_Read+0xec>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	1c9a      	adds	r2, r3, #2
 80010de:	4b2b      	ldr	r3, [pc, #172]	@ (800118c <DHT11_Read+0xf0>)
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	429a      	cmp	r2, r3
 80010e4:	d8eb      	bhi.n	80010be <DHT11_Read+0x22>
    }
    microDelay (40);   // wait for 40 us
 80010e6:	2028      	movs	r0, #40	@ 0x28
 80010e8:	f7ff ff46 	bl	8000f78 <microDelay>
    if (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)))   // if the pin is low
 80010ec:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80010f0:	4827      	ldr	r0, [pc, #156]	@ (8001190 <DHT11_Read+0xf4>)
 80010f2:	f001 fa0b 	bl	800250c <HAL_GPIO_ReadPin>
 80010f6:	4603      	mov	r3, r0
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d10e      	bne.n	800111a <DHT11_Read+0x7e>
      b&= ~(1<<(7-a));
 80010fc:	79fb      	ldrb	r3, [r7, #7]
 80010fe:	f1c3 0307 	rsb	r3, r3, #7
 8001102:	2201      	movs	r2, #1
 8001104:	fa02 f303 	lsl.w	r3, r2, r3
 8001108:	b25b      	sxtb	r3, r3
 800110a:	43db      	mvns	r3, r3
 800110c:	b25a      	sxtb	r2, r3
 800110e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001112:	4013      	ands	r3, r2
 8001114:	b25b      	sxtb	r3, r3
 8001116:	71bb      	strb	r3, [r7, #6]
 8001118:	e00b      	b.n	8001132 <DHT11_Read+0x96>
    else
      b|= (1<<(7-a));
 800111a:	79fb      	ldrb	r3, [r7, #7]
 800111c:	f1c3 0307 	rsb	r3, r3, #7
 8001120:	2201      	movs	r2, #1
 8001122:	fa02 f303 	lsl.w	r3, r2, r3
 8001126:	b25a      	sxtb	r2, r3
 8001128:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800112c:	4313      	orrs	r3, r2
 800112e:	b25b      	sxtb	r3, r3
 8001130:	71bb      	strb	r3, [r7, #6]
    pMillis = HAL_GetTick();
 8001132:	f000 fe83 	bl	8001e3c <HAL_GetTick>
 8001136:	4603      	mov	r3, r0
 8001138:	4a13      	ldr	r2, [pc, #76]	@ (8001188 <DHT11_Read+0xec>)
 800113a:	6013      	str	r3, [r2, #0]
    cMillis = HAL_GetTick();
 800113c:	f000 fe7e 	bl	8001e3c <HAL_GetTick>
 8001140:	4603      	mov	r3, r0
 8001142:	4a12      	ldr	r2, [pc, #72]	@ (800118c <DHT11_Read+0xf0>)
 8001144:	6013      	str	r3, [r2, #0]
    while ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)) && pMillis + 2 > cMillis)
 8001146:	e004      	b.n	8001152 <DHT11_Read+0xb6>
    {  // wait for the pin to go low
      cMillis = HAL_GetTick();
 8001148:	f000 fe78 	bl	8001e3c <HAL_GetTick>
 800114c:	4603      	mov	r3, r0
 800114e:	4a0f      	ldr	r2, [pc, #60]	@ (800118c <DHT11_Read+0xf0>)
 8001150:	6013      	str	r3, [r2, #0]
    while ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)) && pMillis + 2 > cMillis)
 8001152:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001156:	480e      	ldr	r0, [pc, #56]	@ (8001190 <DHT11_Read+0xf4>)
 8001158:	f001 f9d8 	bl	800250c <HAL_GPIO_ReadPin>
 800115c:	4603      	mov	r3, r0
 800115e:	2b00      	cmp	r3, #0
 8001160:	d006      	beq.n	8001170 <DHT11_Read+0xd4>
 8001162:	4b09      	ldr	r3, [pc, #36]	@ (8001188 <DHT11_Read+0xec>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	1c9a      	adds	r2, r3, #2
 8001168:	4b08      	ldr	r3, [pc, #32]	@ (800118c <DHT11_Read+0xf0>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	429a      	cmp	r2, r3
 800116e:	d8eb      	bhi.n	8001148 <DHT11_Read+0xac>
  for (a=0;a<8;a++)
 8001170:	79fb      	ldrb	r3, [r7, #7]
 8001172:	3301      	adds	r3, #1
 8001174:	71fb      	strb	r3, [r7, #7]
 8001176:	79fb      	ldrb	r3, [r7, #7]
 8001178:	2b07      	cmp	r3, #7
 800117a:	d995      	bls.n	80010a8 <DHT11_Read+0xc>
    }
  }
  return b;
 800117c:	79bb      	ldrb	r3, [r7, #6]
}
 800117e:	4618      	mov	r0, r3
 8001180:	3708      	adds	r7, #8
 8001182:	46bd      	mov	sp, r7
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	200002e8 	.word	0x200002e8
 800118c:	200002ec 	.word	0x200002ec
 8001190:	40020800 	.word	0x40020800

08001194 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001194:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001196:	ed2d 8b02 	vpush	{d8}
 800119a:	b091      	sub	sp, #68	@ 0x44
 800119c:	af0a      	add	r7, sp, #40	@ 0x28
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800119e:	f000 fde7 	bl	8001d70 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011a2:	f000 f97b 	bl	800149c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011a6:	f000 fa89 	bl	80016bc <MX_GPIO_Init>
  MX_UART4_Init();
 80011aa:	f000 fa33 	bl	8001614 <MX_UART4_Init>
  MX_TIM1_Init();
 80011ae:	f000 f9e1 	bl	8001574 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 80011b2:	f000 fa59 	bl	8001668 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim1);
 80011b6:	489c      	ldr	r0, [pc, #624]	@ (8001428 <main+0x294>)
 80011b8:	f001 ff8c 	bl	80030d4 <HAL_TIM_Base_Start>
  //HAL_UART_Transmit(&huart2, "Start\n", 28, 1000u);

  UART_SendString("[DEBUG] STM32 USART6 Initialized!\n");
 80011bc:	489b      	ldr	r0, [pc, #620]	@ (800142c <main+0x298>)
 80011be:	f000 faf9 	bl	80017b4 <UART_SendString>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
      if (DHT11_Start()) {
 80011c2:	f7ff fef3 	bl	8000fac <DHT11_Start>
 80011c6:	4603      	mov	r3, r0
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	f000 80ca 	beq.w	8001362 <main+0x1ce>
          RHI = DHT11_Read(); // Relative humidity integral
 80011ce:	f7ff ff65 	bl	800109c <DHT11_Read>
 80011d2:	4603      	mov	r3, r0
 80011d4:	461a      	mov	r2, r3
 80011d6:	4b96      	ldr	r3, [pc, #600]	@ (8001430 <main+0x29c>)
 80011d8:	701a      	strb	r2, [r3, #0]
          RHD = DHT11_Read(); // Relative humidity decimal
 80011da:	f7ff ff5f 	bl	800109c <DHT11_Read>
 80011de:	4603      	mov	r3, r0
 80011e0:	461a      	mov	r2, r3
 80011e2:	4b94      	ldr	r3, [pc, #592]	@ (8001434 <main+0x2a0>)
 80011e4:	701a      	strb	r2, [r3, #0]
          TCI = DHT11_Read(); // Celsius integral
 80011e6:	f7ff ff59 	bl	800109c <DHT11_Read>
 80011ea:	4603      	mov	r3, r0
 80011ec:	461a      	mov	r2, r3
 80011ee:	4b92      	ldr	r3, [pc, #584]	@ (8001438 <main+0x2a4>)
 80011f0:	701a      	strb	r2, [r3, #0]
          TCD = DHT11_Read(); // Celsius decimal
 80011f2:	f7ff ff53 	bl	800109c <DHT11_Read>
 80011f6:	4603      	mov	r3, r0
 80011f8:	461a      	mov	r2, r3
 80011fa:	4b90      	ldr	r3, [pc, #576]	@ (800143c <main+0x2a8>)
 80011fc:	701a      	strb	r2, [r3, #0]
          SUM = DHT11_Read(); // Check sum
 80011fe:	f7ff ff4d 	bl	800109c <DHT11_Read>
 8001202:	4603      	mov	r3, r0
 8001204:	461a      	mov	r2, r3
 8001206:	4b8e      	ldr	r3, [pc, #568]	@ (8001440 <main+0x2ac>)
 8001208:	701a      	strb	r2, [r3, #0]
          if (RHI + RHD + TCI + TCD == SUM) {
 800120a:	4b89      	ldr	r3, [pc, #548]	@ (8001430 <main+0x29c>)
 800120c:	781b      	ldrb	r3, [r3, #0]
 800120e:	461a      	mov	r2, r3
 8001210:	4b88      	ldr	r3, [pc, #544]	@ (8001434 <main+0x2a0>)
 8001212:	781b      	ldrb	r3, [r3, #0]
 8001214:	4413      	add	r3, r2
 8001216:	4a88      	ldr	r2, [pc, #544]	@ (8001438 <main+0x2a4>)
 8001218:	7812      	ldrb	r2, [r2, #0]
 800121a:	4413      	add	r3, r2
 800121c:	4a87      	ldr	r2, [pc, #540]	@ (800143c <main+0x2a8>)
 800121e:	7812      	ldrb	r2, [r2, #0]
 8001220:	4413      	add	r3, r2
 8001222:	4a87      	ldr	r2, [pc, #540]	@ (8001440 <main+0x2ac>)
 8001224:	7812      	ldrb	r2, [r2, #0]
 8001226:	4293      	cmp	r3, r2
 8001228:	f040 809b 	bne.w	8001362 <main+0x1ce>
              // Can use RHI and TCI for any purposes if whole number only needed
              tCelsius = (float) TCI + (float) (TCD / 10.0);
 800122c:	4b82      	ldr	r3, [pc, #520]	@ (8001438 <main+0x2a4>)
 800122e:	781b      	ldrb	r3, [r3, #0]
 8001230:	ee07 3a90 	vmov	s15, r3
 8001234:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 8001238:	4b80      	ldr	r3, [pc, #512]	@ (800143c <main+0x2a8>)
 800123a:	781b      	ldrb	r3, [r3, #0]
 800123c:	4618      	mov	r0, r3
 800123e:	f7ff f991 	bl	8000564 <__aeabi_i2d>
 8001242:	f04f 0200 	mov.w	r2, #0
 8001246:	4b7f      	ldr	r3, [pc, #508]	@ (8001444 <main+0x2b0>)
 8001248:	f7ff fb20 	bl	800088c <__aeabi_ddiv>
 800124c:	4602      	mov	r2, r0
 800124e:	460b      	mov	r3, r1
 8001250:	4610      	mov	r0, r2
 8001252:	4619      	mov	r1, r3
 8001254:	f7ff fcc8 	bl	8000be8 <__aeabi_d2f>
 8001258:	ee07 0a90 	vmov	s15, r0
 800125c:	ee78 7a27 	vadd.f32	s15, s16, s15
 8001260:	4b79      	ldr	r3, [pc, #484]	@ (8001448 <main+0x2b4>)
 8001262:	edc3 7a00 	vstr	s15, [r3]
              tFahrenheit = tCelsius * 9 / 5 + 32;
 8001266:	4b78      	ldr	r3, [pc, #480]	@ (8001448 <main+0x2b4>)
 8001268:	edd3 7a00 	vldr	s15, [r3]
 800126c:	eeb2 7a02 	vmov.f32	s14, #34	@ 0x41100000  9.0
 8001270:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001274:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 8001278:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800127c:	ed9f 7a73 	vldr	s14, [pc, #460]	@ 800144c <main+0x2b8>
 8001280:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001284:	4b72      	ldr	r3, [pc, #456]	@ (8001450 <main+0x2bc>)
 8001286:	edc3 7a00 	vstr	s15, [r3]
              RH = (float) RHI + (float) (RHD / 10.0);
 800128a:	4b69      	ldr	r3, [pc, #420]	@ (8001430 <main+0x29c>)
 800128c:	781b      	ldrb	r3, [r3, #0]
 800128e:	ee07 3a90 	vmov	s15, r3
 8001292:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 8001296:	4b67      	ldr	r3, [pc, #412]	@ (8001434 <main+0x2a0>)
 8001298:	781b      	ldrb	r3, [r3, #0]
 800129a:	4618      	mov	r0, r3
 800129c:	f7ff f962 	bl	8000564 <__aeabi_i2d>
 80012a0:	f04f 0200 	mov.w	r2, #0
 80012a4:	4b67      	ldr	r3, [pc, #412]	@ (8001444 <main+0x2b0>)
 80012a6:	f7ff faf1 	bl	800088c <__aeabi_ddiv>
 80012aa:	4602      	mov	r2, r0
 80012ac:	460b      	mov	r3, r1
 80012ae:	4610      	mov	r0, r2
 80012b0:	4619      	mov	r1, r3
 80012b2:	f7ff fc99 	bl	8000be8 <__aeabi_d2f>
 80012b6:	ee07 0a90 	vmov	s15, r0
 80012ba:	ee78 7a27 	vadd.f32	s15, s16, s15
 80012be:	4b65      	ldr	r3, [pc, #404]	@ (8001454 <main+0x2c0>)
 80012c0:	edc3 7a00 	vstr	s15, [r3]
              // Can use tCelsius, tFahrenheit and RH for any purposes
              TFI = tFahrenheit;  // Fahrenheit integral
 80012c4:	4b62      	ldr	r3, [pc, #392]	@ (8001450 <main+0x2bc>)
 80012c6:	edd3 7a00 	vldr	s15, [r3]
 80012ca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80012ce:	edc7 7a03 	vstr	s15, [r7, #12]
 80012d2:	7b3b      	ldrb	r3, [r7, #12]
 80012d4:	b2da      	uxtb	r2, r3
 80012d6:	4b60      	ldr	r3, [pc, #384]	@ (8001458 <main+0x2c4>)
 80012d8:	701a      	strb	r2, [r3, #0]
              TFD = tFahrenheit * 10 - TFI * 10; // Fahrenheit decimal
 80012da:	4b5d      	ldr	r3, [pc, #372]	@ (8001450 <main+0x2bc>)
 80012dc:	edd3 7a00 	vldr	s15, [r3]
 80012e0:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80012e4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80012e8:	4b5b      	ldr	r3, [pc, #364]	@ (8001458 <main+0x2c4>)
 80012ea:	781b      	ldrb	r3, [r3, #0]
 80012ec:	461a      	mov	r2, r3
 80012ee:	4613      	mov	r3, r2
 80012f0:	009b      	lsls	r3, r3, #2
 80012f2:	4413      	add	r3, r2
 80012f4:	005b      	lsls	r3, r3, #1
 80012f6:	ee07 3a90 	vmov	s15, r3
 80012fa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012fe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001302:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001306:	edc7 7a03 	vstr	s15, [r7, #12]
 800130a:	7b3b      	ldrb	r3, [r7, #12]
 800130c:	b2da      	uxtb	r2, r3
 800130e:	4b53      	ldr	r3, [pc, #332]	@ (800145c <main+0x2c8>)
 8001310:	701a      	strb	r2, [r3, #0]
              printf("%d.%d C   %d.%d F", TCI, TCD, TFI, TFD);
 8001312:	4b49      	ldr	r3, [pc, #292]	@ (8001438 <main+0x2a4>)
 8001314:	781b      	ldrb	r3, [r3, #0]
 8001316:	4619      	mov	r1, r3
 8001318:	4b48      	ldr	r3, [pc, #288]	@ (800143c <main+0x2a8>)
 800131a:	781b      	ldrb	r3, [r3, #0]
 800131c:	461a      	mov	r2, r3
 800131e:	4b4e      	ldr	r3, [pc, #312]	@ (8001458 <main+0x2c4>)
 8001320:	781b      	ldrb	r3, [r3, #0]
 8001322:	4618      	mov	r0, r3
 8001324:	4b4d      	ldr	r3, [pc, #308]	@ (800145c <main+0x2c8>)
 8001326:	781b      	ldrb	r3, [r3, #0]
 8001328:	9300      	str	r3, [sp, #0]
 800132a:	4603      	mov	r3, r0
 800132c:	484c      	ldr	r0, [pc, #304]	@ (8001460 <main+0x2cc>)
 800132e:	f003 ffe9 	bl	8005304 <iprintf>
              char *buf = (char *) malloc(sizeof(char) * 100);
 8001332:	2064      	movs	r0, #100	@ 0x64
 8001334:	f003 fa16 	bl	8004764 <malloc>
 8001338:	4603      	mov	r3, r0
 800133a:	617b      	str	r3, [r7, #20]
              sprintf(buf, "%d.%d C %d.%d %%\n", TCI, TCD, RHI, RHD);
 800133c:	4b3e      	ldr	r3, [pc, #248]	@ (8001438 <main+0x2a4>)
 800133e:	781b      	ldrb	r3, [r3, #0]
 8001340:	4619      	mov	r1, r3
 8001342:	4b3e      	ldr	r3, [pc, #248]	@ (800143c <main+0x2a8>)
 8001344:	781b      	ldrb	r3, [r3, #0]
 8001346:	4618      	mov	r0, r3
 8001348:	4b39      	ldr	r3, [pc, #228]	@ (8001430 <main+0x29c>)
 800134a:	781b      	ldrb	r3, [r3, #0]
 800134c:	461a      	mov	r2, r3
 800134e:	4b39      	ldr	r3, [pc, #228]	@ (8001434 <main+0x2a0>)
 8001350:	781b      	ldrb	r3, [r3, #0]
 8001352:	9301      	str	r3, [sp, #4]
 8001354:	9200      	str	r2, [sp, #0]
 8001356:	4603      	mov	r3, r0
 8001358:	460a      	mov	r2, r1
 800135a:	4942      	ldr	r1, [pc, #264]	@ (8001464 <main+0x2d0>)
 800135c:	6978      	ldr	r0, [r7, #20]
 800135e:	f003 ffe3 	bl	8005328 <siprintf>
              //HAL_UART_Transmit(&huart2, buf, strlen(buf), 1000u);
          }
      }

      sprintf(
 8001362:	4b35      	ldr	r3, [pc, #212]	@ (8001438 <main+0x2a4>)
 8001364:	781b      	ldrb	r3, [r3, #0]
 8001366:	469c      	mov	ip, r3
 8001368:	4b34      	ldr	r3, [pc, #208]	@ (800143c <main+0x2a8>)
 800136a:	781b      	ldrb	r3, [r3, #0]
 800136c:	469e      	mov	lr, r3
 800136e:	4b30      	ldr	r3, [pc, #192]	@ (8001430 <main+0x29c>)
 8001370:	781b      	ldrb	r3, [r3, #0]
 8001372:	60fb      	str	r3, [r7, #12]
 8001374:	4b2f      	ldr	r3, [pc, #188]	@ (8001434 <main+0x2a0>)
 8001376:	781b      	ldrb	r3, [r3, #0]
 8001378:	60bb      	str	r3, [r7, #8]
 800137a:	4b3b      	ldr	r3, [pc, #236]	@ (8001468 <main+0x2d4>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	607b      	str	r3, [r7, #4]
 8001380:	4a3a      	ldr	r2, [pc, #232]	@ (800146c <main+0x2d8>)
 8001382:	6812      	ldr	r2, [r2, #0]
 8001384:	493a      	ldr	r1, [pc, #232]	@ (8001470 <main+0x2dc>)
 8001386:	6809      	ldr	r1, [r1, #0]
              uart_buf,
              "{\"Temperature\":%d.%d,\"Humidity\":%d.%d,\"RGB\":{\"red\":%d,\"green\":%d,\"blue\":%d,\"state\":%s},\"Led\":%s,\"Buzzer\":%s,\"Button\":%s,\"TemperatureThreshold\":%d}\n",
              TCI, TCD, // Temperature
              RHI, RHD, // Humidity
              rgbr, rgbg, rgbb, // RGB color
              rgb ? "true" : "false", // RGB state
 8001388:	483a      	ldr	r0, [pc, #232]	@ (8001474 <main+0x2e0>)
 800138a:	7800      	ldrb	r0, [r0, #0]
      sprintf(
 800138c:	2800      	cmp	r0, #0
 800138e:	d001      	beq.n	8001394 <main+0x200>
 8001390:	4839      	ldr	r0, [pc, #228]	@ (8001478 <main+0x2e4>)
 8001392:	e000      	b.n	8001396 <main+0x202>
 8001394:	4839      	ldr	r0, [pc, #228]	@ (800147c <main+0x2e8>)
              led ? "true" : "false", // Led state
 8001396:	4c3a      	ldr	r4, [pc, #232]	@ (8001480 <main+0x2ec>)
 8001398:	7824      	ldrb	r4, [r4, #0]
      sprintf(
 800139a:	2c00      	cmp	r4, #0
 800139c:	d001      	beq.n	80013a2 <main+0x20e>
 800139e:	4c36      	ldr	r4, [pc, #216]	@ (8001478 <main+0x2e4>)
 80013a0:	e000      	b.n	80013a4 <main+0x210>
 80013a2:	4c36      	ldr	r4, [pc, #216]	@ (800147c <main+0x2e8>)
              buz ? "true" : "false", // Buzzer state
 80013a4:	4d37      	ldr	r5, [pc, #220]	@ (8001484 <main+0x2f0>)
 80013a6:	782d      	ldrb	r5, [r5, #0]
      sprintf(
 80013a8:	2d00      	cmp	r5, #0
 80013aa:	d001      	beq.n	80013b0 <main+0x21c>
 80013ac:	4d32      	ldr	r5, [pc, #200]	@ (8001478 <main+0x2e4>)
 80013ae:	e000      	b.n	80013b2 <main+0x21e>
 80013b0:	4d32      	ldr	r5, [pc, #200]	@ (800147c <main+0x2e8>)
              but ? "true" : "false", // Button state
 80013b2:	4e35      	ldr	r6, [pc, #212]	@ (8001488 <main+0x2f4>)
 80013b4:	7836      	ldrb	r6, [r6, #0]
      sprintf(
 80013b6:	2e00      	cmp	r6, #0
 80013b8:	d001      	beq.n	80013be <main+0x22a>
 80013ba:	4e2f      	ldr	r6, [pc, #188]	@ (8001478 <main+0x2e4>)
 80013bc:	e000      	b.n	80013c0 <main+0x22c>
 80013be:	4e2f      	ldr	r6, [pc, #188]	@ (800147c <main+0x2e8>)
 80013c0:	4b32      	ldr	r3, [pc, #200]	@ (800148c <main+0x2f8>)
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80013c6:	9608      	str	r6, [sp, #32]
 80013c8:	9507      	str	r5, [sp, #28]
 80013ca:	9406      	str	r4, [sp, #24]
 80013cc:	9005      	str	r0, [sp, #20]
 80013ce:	9104      	str	r1, [sp, #16]
 80013d0:	9203      	str	r2, [sp, #12]
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	9302      	str	r3, [sp, #8]
 80013d6:	68bb      	ldr	r3, [r7, #8]
 80013d8:	9301      	str	r3, [sp, #4]
 80013da:	68fb      	ldr	r3, [r7, #12]
 80013dc:	9300      	str	r3, [sp, #0]
 80013de:	4673      	mov	r3, lr
 80013e0:	4662      	mov	r2, ip
 80013e2:	492b      	ldr	r1, [pc, #172]	@ (8001490 <main+0x2fc>)
 80013e4:	482b      	ldr	r0, [pc, #172]	@ (8001494 <main+0x300>)
 80013e6:	f003 ff9f 	bl	8005328 <siprintf>
              temp_threshold // Temperature threshold
      );
      UART_SendString(uart_buf);
 80013ea:	482a      	ldr	r0, [pc, #168]	@ (8001494 <main+0x300>)
 80013ec:	f000 f9e2 	bl	80017b4 <UART_SendString>

      HAL_Delay(2000);
 80013f0:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80013f4:	f000 fd2e 	bl	8001e54 <HAL_Delay>

      //if (HAL_UART_Receive(&huart4, (uint8_t *) rx_buffer, 1, 100) == HAL_OK) {
      //    HAL_UART_Transmit(&huart4, (uint8_t *) rx_buffer, 1, HAL_MAX_DELAY);
      //}

      Update_RGB_LED(rgbr, rgbg, rgbb, rgb);
 80013f8:	4b1b      	ldr	r3, [pc, #108]	@ (8001468 <main+0x2d4>)
 80013fa:	6818      	ldr	r0, [r3, #0]
 80013fc:	4b1b      	ldr	r3, [pc, #108]	@ (800146c <main+0x2d8>)
 80013fe:	6819      	ldr	r1, [r3, #0]
 8001400:	4b1b      	ldr	r3, [pc, #108]	@ (8001470 <main+0x2dc>)
 8001402:	681a      	ldr	r2, [r3, #0]
 8001404:	4b1b      	ldr	r3, [pc, #108]	@ (8001474 <main+0x2e0>)
 8001406:	781b      	ldrb	r3, [r3, #0]
 8001408:	f000 f9ea 	bl	80017e0 <Update_RGB_LED>
      Update_Buzzer(buz, buz_intensity);
 800140c:	4b1d      	ldr	r3, [pc, #116]	@ (8001484 <main+0x2f0>)
 800140e:	781b      	ldrb	r3, [r3, #0]
 8001410:	4a21      	ldr	r2, [pc, #132]	@ (8001498 <main+0x304>)
 8001412:	6812      	ldr	r2, [r2, #0]
 8001414:	4611      	mov	r1, r2
 8001416:	4618      	mov	r0, r3
 8001418:	f000 fa28 	bl	800186c <Update_Buzzer>
      Update_Radiator(led);
 800141c:	4b18      	ldr	r3, [pc, #96]	@ (8001480 <main+0x2ec>)
 800141e:	781b      	ldrb	r3, [r3, #0]
 8001420:	4618      	mov	r0, r3
 8001422:	f000 fa53 	bl	80018cc <Update_Radiator>
      if (DHT11_Start()) {
 8001426:	e6cc      	b.n	80011c2 <main+0x2e>
 8001428:	20000208 	.word	0x20000208
 800142c:	08007430 	.word	0x08007430
 8001430:	200002e0 	.word	0x200002e0
 8001434:	200002e1 	.word	0x200002e1
 8001438:	200002e2 	.word	0x200002e2
 800143c:	200002e3 	.word	0x200002e3
 8001440:	200002e4 	.word	0x200002e4
 8001444:	40240000 	.word	0x40240000
 8001448:	200002f0 	.word	0x200002f0
 800144c:	42000000 	.word	0x42000000
 8001450:	200002f4 	.word	0x200002f4
 8001454:	200002f8 	.word	0x200002f8
 8001458:	200002fc 	.word	0x200002fc
 800145c:	200002fd 	.word	0x200002fd
 8001460:	08007454 	.word	0x08007454
 8001464:	08007468 	.word	0x08007468
 8001468:	20000000 	.word	0x20000000
 800146c:	20000004 	.word	0x20000004
 8001470:	20000008 	.word	0x20000008
 8001474:	2000000c 	.word	0x2000000c
 8001478:	0800747c 	.word	0x0800747c
 800147c:	08007484 	.word	0x08007484
 8001480:	200002fe 	.word	0x200002fe
 8001484:	200002ff 	.word	0x200002ff
 8001488:	20000300 	.word	0x20000300
 800148c:	20000010 	.word	0x20000010
 8001490:	0800748c 	.word	0x0800748c
 8001494:	20000304 	.word	0x20000304
 8001498:	20000014 	.word	0x20000014

0800149c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b094      	sub	sp, #80	@ 0x50
 80014a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014a2:	f107 031c 	add.w	r3, r7, #28
 80014a6:	2234      	movs	r2, #52	@ 0x34
 80014a8:	2100      	movs	r1, #0
 80014aa:	4618      	mov	r0, r3
 80014ac:	f003 ff9f 	bl	80053ee <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014b0:	f107 0308 	add.w	r3, r7, #8
 80014b4:	2200      	movs	r2, #0
 80014b6:	601a      	str	r2, [r3, #0]
 80014b8:	605a      	str	r2, [r3, #4]
 80014ba:	609a      	str	r2, [r3, #8]
 80014bc:	60da      	str	r2, [r3, #12]
 80014be:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80014c0:	2300      	movs	r3, #0
 80014c2:	607b      	str	r3, [r7, #4]
 80014c4:	4b29      	ldr	r3, [pc, #164]	@ (800156c <SystemClock_Config+0xd0>)
 80014c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014c8:	4a28      	ldr	r2, [pc, #160]	@ (800156c <SystemClock_Config+0xd0>)
 80014ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014ce:	6413      	str	r3, [r2, #64]	@ 0x40
 80014d0:	4b26      	ldr	r3, [pc, #152]	@ (800156c <SystemClock_Config+0xd0>)
 80014d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014d8:	607b      	str	r3, [r7, #4]
 80014da:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80014dc:	2300      	movs	r3, #0
 80014de:	603b      	str	r3, [r7, #0]
 80014e0:	4b23      	ldr	r3, [pc, #140]	@ (8001570 <SystemClock_Config+0xd4>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80014e8:	4a21      	ldr	r2, [pc, #132]	@ (8001570 <SystemClock_Config+0xd4>)
 80014ea:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80014ee:	6013      	str	r3, [r2, #0]
 80014f0:	4b1f      	ldr	r3, [pc, #124]	@ (8001570 <SystemClock_Config+0xd4>)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80014f8:	603b      	str	r3, [r7, #0]
 80014fa:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80014fc:	2302      	movs	r3, #2
 80014fe:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001500:	2301      	movs	r3, #1
 8001502:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001504:	2310      	movs	r3, #16
 8001506:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001508:	2302      	movs	r3, #2
 800150a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800150c:	2300      	movs	r3, #0
 800150e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001510:	2308      	movs	r3, #8
 8001512:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 72;
 8001514:	2348      	movs	r3, #72	@ 0x48
 8001516:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001518:	2302      	movs	r3, #2
 800151a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800151c:	2302      	movs	r3, #2
 800151e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001520:	2302      	movs	r3, #2
 8001522:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001524:	f107 031c 	add.w	r3, r7, #28
 8001528:	4618      	mov	r0, r3
 800152a:	f001 fae5 	bl	8002af8 <HAL_RCC_OscConfig>
 800152e:	4603      	mov	r3, r0
 8001530:	2b00      	cmp	r3, #0
 8001532:	d001      	beq.n	8001538 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001534:	f000 f9fa 	bl	800192c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001538:	230f      	movs	r3, #15
 800153a:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800153c:	2302      	movs	r3, #2
 800153e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001540:	2300      	movs	r3, #0
 8001542:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001544:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001548:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800154a:	2300      	movs	r3, #0
 800154c:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800154e:	f107 0308 	add.w	r3, r7, #8
 8001552:	2102      	movs	r1, #2
 8001554:	4618      	mov	r0, r3
 8001556:	f001 f80b 	bl	8002570 <HAL_RCC_ClockConfig>
 800155a:	4603      	mov	r3, r0
 800155c:	2b00      	cmp	r3, #0
 800155e:	d001      	beq.n	8001564 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8001560:	f000 f9e4 	bl	800192c <Error_Handler>
  }
}
 8001564:	bf00      	nop
 8001566:	3750      	adds	r7, #80	@ 0x50
 8001568:	46bd      	mov	sp, r7
 800156a:	bd80      	pop	{r7, pc}
 800156c:	40023800 	.word	0x40023800
 8001570:	40007000 	.word	0x40007000

08001574 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b086      	sub	sp, #24
 8001578:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800157a:	f107 0308 	add.w	r3, r7, #8
 800157e:	2200      	movs	r2, #0
 8001580:	601a      	str	r2, [r3, #0]
 8001582:	605a      	str	r2, [r3, #4]
 8001584:	609a      	str	r2, [r3, #8]
 8001586:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001588:	463b      	mov	r3, r7
 800158a:	2200      	movs	r2, #0
 800158c:	601a      	str	r2, [r3, #0]
 800158e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001590:	4b1e      	ldr	r3, [pc, #120]	@ (800160c <MX_TIM1_Init+0x98>)
 8001592:	4a1f      	ldr	r2, [pc, #124]	@ (8001610 <MX_TIM1_Init+0x9c>)
 8001594:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 8001596:	4b1d      	ldr	r3, [pc, #116]	@ (800160c <MX_TIM1_Init+0x98>)
 8001598:	2247      	movs	r2, #71	@ 0x47
 800159a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800159c:	4b1b      	ldr	r3, [pc, #108]	@ (800160c <MX_TIM1_Init+0x98>)
 800159e:	2200      	movs	r2, #0
 80015a0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80015a2:	4b1a      	ldr	r3, [pc, #104]	@ (800160c <MX_TIM1_Init+0x98>)
 80015a4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80015a8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015aa:	4b18      	ldr	r3, [pc, #96]	@ (800160c <MX_TIM1_Init+0x98>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80015b0:	4b16      	ldr	r3, [pc, #88]	@ (800160c <MX_TIM1_Init+0x98>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015b6:	4b15      	ldr	r3, [pc, #84]	@ (800160c <MX_TIM1_Init+0x98>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80015bc:	4813      	ldr	r0, [pc, #76]	@ (800160c <MX_TIM1_Init+0x98>)
 80015be:	f001 fd39 	bl	8003034 <HAL_TIM_Base_Init>
 80015c2:	4603      	mov	r3, r0
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d001      	beq.n	80015cc <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 80015c8:	f000 f9b0 	bl	800192c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015cc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015d0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80015d2:	f107 0308 	add.w	r3, r7, #8
 80015d6:	4619      	mov	r1, r3
 80015d8:	480c      	ldr	r0, [pc, #48]	@ (800160c <MX_TIM1_Init+0x98>)
 80015da:	f001 fde3 	bl	80031a4 <HAL_TIM_ConfigClockSource>
 80015de:	4603      	mov	r3, r0
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d001      	beq.n	80015e8 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 80015e4:	f000 f9a2 	bl	800192c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015e8:	2300      	movs	r3, #0
 80015ea:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015ec:	2300      	movs	r3, #0
 80015ee:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80015f0:	463b      	mov	r3, r7
 80015f2:	4619      	mov	r1, r3
 80015f4:	4805      	ldr	r0, [pc, #20]	@ (800160c <MX_TIM1_Init+0x98>)
 80015f6:	f001 ffe3 	bl	80035c0 <HAL_TIMEx_MasterConfigSynchronization>
 80015fa:	4603      	mov	r3, r0
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d001      	beq.n	8001604 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001600:	f000 f994 	bl	800192c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001604:	bf00      	nop
 8001606:	3718      	adds	r7, #24
 8001608:	46bd      	mov	sp, r7
 800160a:	bd80      	pop	{r7, pc}
 800160c:	20000208 	.word	0x20000208
 8001610:	40010000 	.word	0x40010000

08001614 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001618:	4b11      	ldr	r3, [pc, #68]	@ (8001660 <MX_UART4_Init+0x4c>)
 800161a:	4a12      	ldr	r2, [pc, #72]	@ (8001664 <MX_UART4_Init+0x50>)
 800161c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 800161e:	4b10      	ldr	r3, [pc, #64]	@ (8001660 <MX_UART4_Init+0x4c>)
 8001620:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001624:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001626:	4b0e      	ldr	r3, [pc, #56]	@ (8001660 <MX_UART4_Init+0x4c>)
 8001628:	2200      	movs	r2, #0
 800162a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800162c:	4b0c      	ldr	r3, [pc, #48]	@ (8001660 <MX_UART4_Init+0x4c>)
 800162e:	2200      	movs	r2, #0
 8001630:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001632:	4b0b      	ldr	r3, [pc, #44]	@ (8001660 <MX_UART4_Init+0x4c>)
 8001634:	2200      	movs	r2, #0
 8001636:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001638:	4b09      	ldr	r3, [pc, #36]	@ (8001660 <MX_UART4_Init+0x4c>)
 800163a:	220c      	movs	r2, #12
 800163c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800163e:	4b08      	ldr	r3, [pc, #32]	@ (8001660 <MX_UART4_Init+0x4c>)
 8001640:	2200      	movs	r2, #0
 8001642:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001644:	4b06      	ldr	r3, [pc, #24]	@ (8001660 <MX_UART4_Init+0x4c>)
 8001646:	2200      	movs	r2, #0
 8001648:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800164a:	4805      	ldr	r0, [pc, #20]	@ (8001660 <MX_UART4_Init+0x4c>)
 800164c:	f002 f834 	bl	80036b8 <HAL_UART_Init>
 8001650:	4603      	mov	r3, r0
 8001652:	2b00      	cmp	r3, #0
 8001654:	d001      	beq.n	800165a <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8001656:	f000 f969 	bl	800192c <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 800165a:	bf00      	nop
 800165c:	bd80      	pop	{r7, pc}
 800165e:	bf00      	nop
 8001660:	20000250 	.word	0x20000250
 8001664:	40004c00 	.word	0x40004c00

08001668 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800166c:	4b11      	ldr	r3, [pc, #68]	@ (80016b4 <MX_USART2_UART_Init+0x4c>)
 800166e:	4a12      	ldr	r2, [pc, #72]	@ (80016b8 <MX_USART2_UART_Init+0x50>)
 8001670:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001672:	4b10      	ldr	r3, [pc, #64]	@ (80016b4 <MX_USART2_UART_Init+0x4c>)
 8001674:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001678:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800167a:	4b0e      	ldr	r3, [pc, #56]	@ (80016b4 <MX_USART2_UART_Init+0x4c>)
 800167c:	2200      	movs	r2, #0
 800167e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001680:	4b0c      	ldr	r3, [pc, #48]	@ (80016b4 <MX_USART2_UART_Init+0x4c>)
 8001682:	2200      	movs	r2, #0
 8001684:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001686:	4b0b      	ldr	r3, [pc, #44]	@ (80016b4 <MX_USART2_UART_Init+0x4c>)
 8001688:	2200      	movs	r2, #0
 800168a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800168c:	4b09      	ldr	r3, [pc, #36]	@ (80016b4 <MX_USART2_UART_Init+0x4c>)
 800168e:	220c      	movs	r2, #12
 8001690:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001692:	4b08      	ldr	r3, [pc, #32]	@ (80016b4 <MX_USART2_UART_Init+0x4c>)
 8001694:	2200      	movs	r2, #0
 8001696:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001698:	4b06      	ldr	r3, [pc, #24]	@ (80016b4 <MX_USART2_UART_Init+0x4c>)
 800169a:	2200      	movs	r2, #0
 800169c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800169e:	4805      	ldr	r0, [pc, #20]	@ (80016b4 <MX_USART2_UART_Init+0x4c>)
 80016a0:	f002 f80a 	bl	80036b8 <HAL_UART_Init>
 80016a4:	4603      	mov	r3, r0
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d001      	beq.n	80016ae <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80016aa:	f000 f93f 	bl	800192c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80016ae:	bf00      	nop
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	bf00      	nop
 80016b4:	20000298 	.word	0x20000298
 80016b8:	40004400 	.word	0x40004400

080016bc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b088      	sub	sp, #32
 80016c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016c2:	f107 030c 	add.w	r3, r7, #12
 80016c6:	2200      	movs	r2, #0
 80016c8:	601a      	str	r2, [r3, #0]
 80016ca:	605a      	str	r2, [r3, #4]
 80016cc:	609a      	str	r2, [r3, #8]
 80016ce:	60da      	str	r2, [r3, #12]
 80016d0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016d2:	2300      	movs	r3, #0
 80016d4:	60bb      	str	r3, [r7, #8]
 80016d6:	4b33      	ldr	r3, [pc, #204]	@ (80017a4 <MX_GPIO_Init+0xe8>)
 80016d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016da:	4a32      	ldr	r2, [pc, #200]	@ (80017a4 <MX_GPIO_Init+0xe8>)
 80016dc:	f043 0304 	orr.w	r3, r3, #4
 80016e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80016e2:	4b30      	ldr	r3, [pc, #192]	@ (80017a4 <MX_GPIO_Init+0xe8>)
 80016e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016e6:	f003 0304 	and.w	r3, r3, #4
 80016ea:	60bb      	str	r3, [r7, #8]
 80016ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016ee:	2300      	movs	r3, #0
 80016f0:	607b      	str	r3, [r7, #4]
 80016f2:	4b2c      	ldr	r3, [pc, #176]	@ (80017a4 <MX_GPIO_Init+0xe8>)
 80016f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016f6:	4a2b      	ldr	r2, [pc, #172]	@ (80017a4 <MX_GPIO_Init+0xe8>)
 80016f8:	f043 0301 	orr.w	r3, r3, #1
 80016fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80016fe:	4b29      	ldr	r3, [pc, #164]	@ (80017a4 <MX_GPIO_Init+0xe8>)
 8001700:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001702:	f003 0301 	and.w	r3, r3, #1
 8001706:	607b      	str	r3, [r7, #4]
 8001708:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800170a:	2300      	movs	r3, #0
 800170c:	603b      	str	r3, [r7, #0]
 800170e:	4b25      	ldr	r3, [pc, #148]	@ (80017a4 <MX_GPIO_Init+0xe8>)
 8001710:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001712:	4a24      	ldr	r2, [pc, #144]	@ (80017a4 <MX_GPIO_Init+0xe8>)
 8001714:	f043 0302 	orr.w	r3, r3, #2
 8001718:	6313      	str	r3, [r2, #48]	@ 0x30
 800171a:	4b22      	ldr	r3, [pc, #136]	@ (80017a4 <MX_GPIO_Init+0xe8>)
 800171c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800171e:	f003 0302 	and.w	r3, r3, #2
 8001722:	603b      	str	r3, [r7, #0]
 8001724:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, RGBBLUE_Pin|TEMP_Pin|RADIATEUR_Pin|BUZZER_Pin, GPIO_PIN_RESET);
 8001726:	2200      	movs	r2, #0
 8001728:	f641 4102 	movw	r1, #7170	@ 0x1c02
 800172c:	481e      	ldr	r0, [pc, #120]	@ (80017a8 <MX_GPIO_Init+0xec>)
 800172e:	f000 ff05 	bl	800253c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RGBRED_GPIO_Port, RGBRED_Pin, GPIO_PIN_RESET);
 8001732:	2200      	movs	r2, #0
 8001734:	2110      	movs	r1, #16
 8001736:	481d      	ldr	r0, [pc, #116]	@ (80017ac <MX_GPIO_Init+0xf0>)
 8001738:	f000 ff00 	bl	800253c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RGBGREEN_Pin|TEMP_SENSOR_Pin, GPIO_PIN_RESET);
 800173c:	2200      	movs	r2, #0
 800173e:	2121      	movs	r1, #33	@ 0x21
 8001740:	481b      	ldr	r0, [pc, #108]	@ (80017b0 <MX_GPIO_Init+0xf4>)
 8001742:	f000 fefb 	bl	800253c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : RGBBLUE_Pin TEMP_Pin RADIATEUR_Pin BUZZER_Pin */
  GPIO_InitStruct.Pin = RGBBLUE_Pin|TEMP_Pin|RADIATEUR_Pin|BUZZER_Pin;
 8001746:	f641 4302 	movw	r3, #7170	@ 0x1c02
 800174a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800174c:	2301      	movs	r3, #1
 800174e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001750:	2300      	movs	r3, #0
 8001752:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001754:	2300      	movs	r3, #0
 8001756:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001758:	f107 030c 	add.w	r3, r7, #12
 800175c:	4619      	mov	r1, r3
 800175e:	4812      	ldr	r0, [pc, #72]	@ (80017a8 <MX_GPIO_Init+0xec>)
 8001760:	f000 fd40 	bl	80021e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : RGBRED_Pin */
  GPIO_InitStruct.Pin = RGBRED_Pin;
 8001764:	2310      	movs	r3, #16
 8001766:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001768:	2301      	movs	r3, #1
 800176a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800176c:	2300      	movs	r3, #0
 800176e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001770:	2300      	movs	r3, #0
 8001772:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(RGBRED_GPIO_Port, &GPIO_InitStruct);
 8001774:	f107 030c 	add.w	r3, r7, #12
 8001778:	4619      	mov	r1, r3
 800177a:	480c      	ldr	r0, [pc, #48]	@ (80017ac <MX_GPIO_Init+0xf0>)
 800177c:	f000 fd32 	bl	80021e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : RGBGREEN_Pin TEMP_SENSOR_Pin */
  GPIO_InitStruct.Pin = RGBGREEN_Pin|TEMP_SENSOR_Pin;
 8001780:	2321      	movs	r3, #33	@ 0x21
 8001782:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001784:	2301      	movs	r3, #1
 8001786:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001788:	2300      	movs	r3, #0
 800178a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800178c:	2300      	movs	r3, #0
 800178e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001790:	f107 030c 	add.w	r3, r7, #12
 8001794:	4619      	mov	r1, r3
 8001796:	4806      	ldr	r0, [pc, #24]	@ (80017b0 <MX_GPIO_Init+0xf4>)
 8001798:	f000 fd24 	bl	80021e4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800179c:	bf00      	nop
 800179e:	3720      	adds	r7, #32
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bd80      	pop	{r7, pc}
 80017a4:	40023800 	.word	0x40023800
 80017a8:	40020800 	.word	0x40020800
 80017ac:	40020000 	.word	0x40020000
 80017b0:	40020400 	.word	0x40020400

080017b4 <UART_SendString>:

/* USER CODE BEGIN 4 */

void UART_SendString(char *str) { HAL_UART_Transmit(&huart4, (uint8_t *) str, strlen(str), HAL_MAX_DELAY); }
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b082      	sub	sp, #8
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
 80017bc:	6878      	ldr	r0, [r7, #4]
 80017be:	f7fe fd77 	bl	80002b0 <strlen>
 80017c2:	4603      	mov	r3, r0
 80017c4:	b29a      	uxth	r2, r3
 80017c6:	f04f 33ff 	mov.w	r3, #4294967295
 80017ca:	6879      	ldr	r1, [r7, #4]
 80017cc:	4803      	ldr	r0, [pc, #12]	@ (80017dc <UART_SendString+0x28>)
 80017ce:	f001 ffc3 	bl	8003758 <HAL_UART_Transmit>
 80017d2:	bf00      	nop
 80017d4:	3708      	adds	r7, #8
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}
 80017da:	bf00      	nop
 80017dc:	20000250 	.word	0x20000250

080017e0 <Update_RGB_LED>:

void Update_RGB_LED(int red, int green, int blue, bool state) {
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b084      	sub	sp, #16
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	60f8      	str	r0, [r7, #12]
 80017e8:	60b9      	str	r1, [r7, #8]
 80017ea:	607a      	str	r2, [r7, #4]
 80017ec:	70fb      	strb	r3, [r7, #3]
    if (state) {
 80017ee:	78fb      	ldrb	r3, [r7, #3]
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d021      	beq.n	8001838 <Update_RGB_LED+0x58>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, red > 0 ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	bfcc      	ite	gt
 80017fa:	2301      	movgt	r3, #1
 80017fc:	2300      	movle	r3, #0
 80017fe:	b2db      	uxtb	r3, r3
 8001800:	461a      	mov	r2, r3
 8001802:	2110      	movs	r1, #16
 8001804:	4816      	ldr	r0, [pc, #88]	@ (8001860 <Update_RGB_LED+0x80>)
 8001806:	f000 fe99 	bl	800253c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, green > 0 ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800180a:	68bb      	ldr	r3, [r7, #8]
 800180c:	2b00      	cmp	r3, #0
 800180e:	bfcc      	ite	gt
 8001810:	2301      	movgt	r3, #1
 8001812:	2300      	movle	r3, #0
 8001814:	b2db      	uxtb	r3, r3
 8001816:	461a      	mov	r2, r3
 8001818:	2101      	movs	r1, #1
 800181a:	4812      	ldr	r0, [pc, #72]	@ (8001864 <Update_RGB_LED+0x84>)
 800181c:	f000 fe8e 	bl	800253c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, blue > 0 ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	2b00      	cmp	r3, #0
 8001824:	bfcc      	ite	gt
 8001826:	2301      	movgt	r3, #1
 8001828:	2300      	movle	r3, #0
 800182a:	b2db      	uxtb	r3, r3
 800182c:	461a      	mov	r2, r3
 800182e:	2102      	movs	r1, #2
 8001830:	480d      	ldr	r0, [pc, #52]	@ (8001868 <Update_RGB_LED+0x88>)
 8001832:	f000 fe83 	bl	800253c <HAL_GPIO_WritePin>
    } else {
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
    }
}
 8001836:	e00e      	b.n	8001856 <Update_RGB_LED+0x76>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001838:	2200      	movs	r2, #0
 800183a:	2110      	movs	r1, #16
 800183c:	4808      	ldr	r0, [pc, #32]	@ (8001860 <Update_RGB_LED+0x80>)
 800183e:	f000 fe7d 	bl	800253c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8001842:	2200      	movs	r2, #0
 8001844:	2101      	movs	r1, #1
 8001846:	4807      	ldr	r0, [pc, #28]	@ (8001864 <Update_RGB_LED+0x84>)
 8001848:	f000 fe78 	bl	800253c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 800184c:	2200      	movs	r2, #0
 800184e:	2102      	movs	r1, #2
 8001850:	4805      	ldr	r0, [pc, #20]	@ (8001868 <Update_RGB_LED+0x88>)
 8001852:	f000 fe73 	bl	800253c <HAL_GPIO_WritePin>
}
 8001856:	bf00      	nop
 8001858:	3710      	adds	r7, #16
 800185a:	46bd      	mov	sp, r7
 800185c:	bd80      	pop	{r7, pc}
 800185e:	bf00      	nop
 8001860:	40020000 	.word	0x40020000
 8001864:	40020400 	.word	0x40020400
 8001868:	40020800 	.word	0x40020800

0800186c <Update_Buzzer>:

void Update_Buzzer(bool state, int intensity) {
 800186c:	b580      	push	{r7, lr}
 800186e:	b084      	sub	sp, #16
 8001870:	af00      	add	r7, sp, #0
 8001872:	4603      	mov	r3, r0
 8001874:	6039      	str	r1, [r7, #0]
 8001876:	71fb      	strb	r3, [r7, #7]
    if (state) {
 8001878:	79fb      	ldrb	r3, [r7, #7]
 800187a:	2b00      	cmp	r3, #0
 800187c:	d015      	beq.n	80018aa <Update_Buzzer+0x3e>
        // Convertir l'intensité en une valeur de PWM (0-100% -> 0-255)
        int pwm_value = (intensity * 255) / 100;
 800187e:	683a      	ldr	r2, [r7, #0]
 8001880:	4613      	mov	r3, r2
 8001882:	021b      	lsls	r3, r3, #8
 8001884:	1a9b      	subs	r3, r3, r2
 8001886:	4a0e      	ldr	r2, [pc, #56]	@ (80018c0 <Update_Buzzer+0x54>)
 8001888:	fb82 1203 	smull	r1, r2, r2, r3
 800188c:	1152      	asrs	r2, r2, #5
 800188e:	17db      	asrs	r3, r3, #31
 8001890:	1ad3      	subs	r3, r2, r3
 8001892:	60fb      	str	r3, [r7, #12]
        // Configurer le timer pour générer un signal PWM avec la valeur calculée
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, pwm_value);
 8001894:	4b0b      	ldr	r3, [pc, #44]	@ (80018c4 <Update_Buzzer+0x58>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	68fa      	ldr	r2, [r7, #12]
 800189a:	635a      	str	r2, [r3, #52]	@ 0x34
        HAL_GPIO_WritePin(GPIOC, BUZZER_Pin, GPIO_PIN_SET);
 800189c:	2201      	movs	r2, #1
 800189e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80018a2:	4809      	ldr	r0, [pc, #36]	@ (80018c8 <Update_Buzzer+0x5c>)
 80018a4:	f000 fe4a 	bl	800253c <HAL_GPIO_WritePin>
    } else {
        HAL_GPIO_WritePin(GPIOC, BUZZER_Pin, GPIO_PIN_RESET);
    }
}
 80018a8:	e005      	b.n	80018b6 <Update_Buzzer+0x4a>
        HAL_GPIO_WritePin(GPIOC, BUZZER_Pin, GPIO_PIN_RESET);
 80018aa:	2200      	movs	r2, #0
 80018ac:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80018b0:	4805      	ldr	r0, [pc, #20]	@ (80018c8 <Update_Buzzer+0x5c>)
 80018b2:	f000 fe43 	bl	800253c <HAL_GPIO_WritePin>
}
 80018b6:	bf00      	nop
 80018b8:	3710      	adds	r7, #16
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bd80      	pop	{r7, pc}
 80018be:	bf00      	nop
 80018c0:	51eb851f 	.word	0x51eb851f
 80018c4:	20000208 	.word	0x20000208
 80018c8:	40020800 	.word	0x40020800

080018cc <Update_Radiator>:

void Update_Radiator(bool state) {
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b082      	sub	sp, #8
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	4603      	mov	r3, r0
 80018d4:	71fb      	strb	r3, [r7, #7]
    if (state) {
 80018d6:	79fb      	ldrb	r3, [r7, #7]
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d006      	beq.n	80018ea <Update_Radiator+0x1e>
        HAL_GPIO_WritePin(GPIOC, RADIATEUR_Pin, GPIO_PIN_SET);
 80018dc:	2201      	movs	r2, #1
 80018de:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80018e2:	4807      	ldr	r0, [pc, #28]	@ (8001900 <Update_Radiator+0x34>)
 80018e4:	f000 fe2a 	bl	800253c <HAL_GPIO_WritePin>
    } else {
        HAL_GPIO_WritePin(GPIOC, RADIATEUR_Pin, GPIO_PIN_RESET);
    }
}
 80018e8:	e005      	b.n	80018f6 <Update_Radiator+0x2a>
        HAL_GPIO_WritePin(GPIOC, RADIATEUR_Pin, GPIO_PIN_RESET);
 80018ea:	2200      	movs	r2, #0
 80018ec:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80018f0:	4803      	ldr	r0, [pc, #12]	@ (8001900 <Update_Radiator+0x34>)
 80018f2:	f000 fe23 	bl	800253c <HAL_GPIO_WritePin>
}
 80018f6:	bf00      	nop
 80018f8:	3708      	adds	r7, #8
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bd80      	pop	{r7, pc}
 80018fe:	bf00      	nop
 8001900:	40020800 	.word	0x40020800

08001904 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001904:	b580      	push	{r7, lr}
 8001906:	b082      	sub	sp, #8
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
        HAL_UART_Receive_IT(&huart4, rx_buffer, 1);
 800190c:	2201      	movs	r2, #1
 800190e:	4905      	ldr	r1, [pc, #20]	@ (8001924 <HAL_UART_RxCpltCallback+0x20>)
 8001910:	4805      	ldr	r0, [pc, #20]	@ (8001928 <HAL_UART_RxCpltCallback+0x24>)
 8001912:	f001 ffac 	bl	800386e <HAL_UART_Receive_IT>
        UART_SendString(rx_buffer);
 8001916:	4803      	ldr	r0, [pc, #12]	@ (8001924 <HAL_UART_RxCpltCallback+0x20>)
 8001918:	f7ff ff4c 	bl	80017b4 <UART_SendString>
            // Relancez la réception pour le prochain caractère

   // HAL_UART_Receive_IT(&huart2, rx_buffer, 16);
    //HAL_UART_Transmit(&huart2, rx_buffer, 16, 0xFFFF);

}
 800191c:	bf00      	nop
 800191e:	3708      	adds	r7, #8
 8001920:	46bd      	mov	sp, r7
 8001922:	bd80      	pop	{r7, pc}
 8001924:	200003cc 	.word	0x200003cc
 8001928:	20000250 	.word	0x20000250

0800192c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800192c:	b480      	push	{r7}
 800192e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001930:	b672      	cpsid	i
}
 8001932:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001934:	bf00      	nop
 8001936:	e7fd      	b.n	8001934 <Error_Handler+0x8>

08001938 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001938:	b480      	push	{r7}
 800193a:	b083      	sub	sp, #12
 800193c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800193e:	2300      	movs	r3, #0
 8001940:	607b      	str	r3, [r7, #4]
 8001942:	4b10      	ldr	r3, [pc, #64]	@ (8001984 <HAL_MspInit+0x4c>)
 8001944:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001946:	4a0f      	ldr	r2, [pc, #60]	@ (8001984 <HAL_MspInit+0x4c>)
 8001948:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800194c:	6453      	str	r3, [r2, #68]	@ 0x44
 800194e:	4b0d      	ldr	r3, [pc, #52]	@ (8001984 <HAL_MspInit+0x4c>)
 8001950:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001952:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001956:	607b      	str	r3, [r7, #4]
 8001958:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800195a:	2300      	movs	r3, #0
 800195c:	603b      	str	r3, [r7, #0]
 800195e:	4b09      	ldr	r3, [pc, #36]	@ (8001984 <HAL_MspInit+0x4c>)
 8001960:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001962:	4a08      	ldr	r2, [pc, #32]	@ (8001984 <HAL_MspInit+0x4c>)
 8001964:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001968:	6413      	str	r3, [r2, #64]	@ 0x40
 800196a:	4b06      	ldr	r3, [pc, #24]	@ (8001984 <HAL_MspInit+0x4c>)
 800196c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800196e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001972:	603b      	str	r3, [r7, #0]
 8001974:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001976:	bf00      	nop
 8001978:	370c      	adds	r7, #12
 800197a:	46bd      	mov	sp, r7
 800197c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001980:	4770      	bx	lr
 8001982:	bf00      	nop
 8001984:	40023800 	.word	0x40023800

08001988 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001988:	b480      	push	{r7}
 800198a:	b085      	sub	sp, #20
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	4a0b      	ldr	r2, [pc, #44]	@ (80019c4 <HAL_TIM_Base_MspInit+0x3c>)
 8001996:	4293      	cmp	r3, r2
 8001998:	d10d      	bne.n	80019b6 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800199a:	2300      	movs	r3, #0
 800199c:	60fb      	str	r3, [r7, #12]
 800199e:	4b0a      	ldr	r3, [pc, #40]	@ (80019c8 <HAL_TIM_Base_MspInit+0x40>)
 80019a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019a2:	4a09      	ldr	r2, [pc, #36]	@ (80019c8 <HAL_TIM_Base_MspInit+0x40>)
 80019a4:	f043 0301 	orr.w	r3, r3, #1
 80019a8:	6453      	str	r3, [r2, #68]	@ 0x44
 80019aa:	4b07      	ldr	r3, [pc, #28]	@ (80019c8 <HAL_TIM_Base_MspInit+0x40>)
 80019ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019ae:	f003 0301 	and.w	r3, r3, #1
 80019b2:	60fb      	str	r3, [r7, #12]
 80019b4:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 80019b6:	bf00      	nop
 80019b8:	3714      	adds	r7, #20
 80019ba:	46bd      	mov	sp, r7
 80019bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c0:	4770      	bx	lr
 80019c2:	bf00      	nop
 80019c4:	40010000 	.word	0x40010000
 80019c8:	40023800 	.word	0x40023800

080019cc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b08c      	sub	sp, #48	@ 0x30
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019d4:	f107 031c 	add.w	r3, r7, #28
 80019d8:	2200      	movs	r2, #0
 80019da:	601a      	str	r2, [r3, #0]
 80019dc:	605a      	str	r2, [r3, #4]
 80019de:	609a      	str	r2, [r3, #8]
 80019e0:	60da      	str	r2, [r3, #12]
 80019e2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	4a3a      	ldr	r2, [pc, #232]	@ (8001ad4 <HAL_UART_MspInit+0x108>)
 80019ea:	4293      	cmp	r3, r2
 80019ec:	d134      	bne.n	8001a58 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80019ee:	2300      	movs	r3, #0
 80019f0:	61bb      	str	r3, [r7, #24]
 80019f2:	4b39      	ldr	r3, [pc, #228]	@ (8001ad8 <HAL_UART_MspInit+0x10c>)
 80019f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019f6:	4a38      	ldr	r2, [pc, #224]	@ (8001ad8 <HAL_UART_MspInit+0x10c>)
 80019f8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80019fc:	6413      	str	r3, [r2, #64]	@ 0x40
 80019fe:	4b36      	ldr	r3, [pc, #216]	@ (8001ad8 <HAL_UART_MspInit+0x10c>)
 8001a00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a02:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001a06:	61bb      	str	r3, [r7, #24]
 8001a08:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	617b      	str	r3, [r7, #20]
 8001a0e:	4b32      	ldr	r3, [pc, #200]	@ (8001ad8 <HAL_UART_MspInit+0x10c>)
 8001a10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a12:	4a31      	ldr	r2, [pc, #196]	@ (8001ad8 <HAL_UART_MspInit+0x10c>)
 8001a14:	f043 0301 	orr.w	r3, r3, #1
 8001a18:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a1a:	4b2f      	ldr	r3, [pc, #188]	@ (8001ad8 <HAL_UART_MspInit+0x10c>)
 8001a1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a1e:	f003 0301 	and.w	r3, r3, #1
 8001a22:	617b      	str	r3, [r7, #20]
 8001a24:	697b      	ldr	r3, [r7, #20]
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001a26:	2303      	movs	r3, #3
 8001a28:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a2a:	2302      	movs	r3, #2
 8001a2c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a32:	2303      	movs	r3, #3
 8001a34:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001a36:	2308      	movs	r3, #8
 8001a38:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a3a:	f107 031c 	add.w	r3, r7, #28
 8001a3e:	4619      	mov	r1, r3
 8001a40:	4826      	ldr	r0, [pc, #152]	@ (8001adc <HAL_UART_MspInit+0x110>)
 8001a42:	f000 fbcf 	bl	80021e4 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8001a46:	2200      	movs	r2, #0
 8001a48:	2100      	movs	r1, #0
 8001a4a:	2034      	movs	r0, #52	@ 0x34
 8001a4c:	f000 fb01 	bl	8002052 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8001a50:	2034      	movs	r0, #52	@ 0x34
 8001a52:	f000 fb1a 	bl	800208a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001a56:	e038      	b.n	8001aca <HAL_UART_MspInit+0xfe>
  else if(huart->Instance==USART2)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	4a20      	ldr	r2, [pc, #128]	@ (8001ae0 <HAL_UART_MspInit+0x114>)
 8001a5e:	4293      	cmp	r3, r2
 8001a60:	d133      	bne.n	8001aca <HAL_UART_MspInit+0xfe>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001a62:	2300      	movs	r3, #0
 8001a64:	613b      	str	r3, [r7, #16]
 8001a66:	4b1c      	ldr	r3, [pc, #112]	@ (8001ad8 <HAL_UART_MspInit+0x10c>)
 8001a68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a6a:	4a1b      	ldr	r2, [pc, #108]	@ (8001ad8 <HAL_UART_MspInit+0x10c>)
 8001a6c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a70:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a72:	4b19      	ldr	r3, [pc, #100]	@ (8001ad8 <HAL_UART_MspInit+0x10c>)
 8001a74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a7a:	613b      	str	r3, [r7, #16]
 8001a7c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a7e:	2300      	movs	r3, #0
 8001a80:	60fb      	str	r3, [r7, #12]
 8001a82:	4b15      	ldr	r3, [pc, #84]	@ (8001ad8 <HAL_UART_MspInit+0x10c>)
 8001a84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a86:	4a14      	ldr	r2, [pc, #80]	@ (8001ad8 <HAL_UART_MspInit+0x10c>)
 8001a88:	f043 0301 	orr.w	r3, r3, #1
 8001a8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a8e:	4b12      	ldr	r3, [pc, #72]	@ (8001ad8 <HAL_UART_MspInit+0x10c>)
 8001a90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a92:	f003 0301 	and.w	r3, r3, #1
 8001a96:	60fb      	str	r3, [r7, #12]
 8001a98:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001a9a:	230c      	movs	r3, #12
 8001a9c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a9e:	2302      	movs	r3, #2
 8001aa0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aa6:	2303      	movs	r3, #3
 8001aa8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001aaa:	2307      	movs	r3, #7
 8001aac:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aae:	f107 031c 	add.w	r3, r7, #28
 8001ab2:	4619      	mov	r1, r3
 8001ab4:	4809      	ldr	r0, [pc, #36]	@ (8001adc <HAL_UART_MspInit+0x110>)
 8001ab6:	f000 fb95 	bl	80021e4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001aba:	2200      	movs	r2, #0
 8001abc:	2100      	movs	r1, #0
 8001abe:	2026      	movs	r0, #38	@ 0x26
 8001ac0:	f000 fac7 	bl	8002052 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001ac4:	2026      	movs	r0, #38	@ 0x26
 8001ac6:	f000 fae0 	bl	800208a <HAL_NVIC_EnableIRQ>
}
 8001aca:	bf00      	nop
 8001acc:	3730      	adds	r7, #48	@ 0x30
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bd80      	pop	{r7, pc}
 8001ad2:	bf00      	nop
 8001ad4:	40004c00 	.word	0x40004c00
 8001ad8:	40023800 	.word	0x40023800
 8001adc:	40020000 	.word	0x40020000
 8001ae0:	40004400 	.word	0x40004400

08001ae4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ae8:	bf00      	nop
 8001aea:	e7fd      	b.n	8001ae8 <NMI_Handler+0x4>

08001aec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001aec:	b480      	push	{r7}
 8001aee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001af0:	bf00      	nop
 8001af2:	e7fd      	b.n	8001af0 <HardFault_Handler+0x4>

08001af4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001af4:	b480      	push	{r7}
 8001af6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001af8:	bf00      	nop
 8001afa:	e7fd      	b.n	8001af8 <MemManage_Handler+0x4>

08001afc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001afc:	b480      	push	{r7}
 8001afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b00:	bf00      	nop
 8001b02:	e7fd      	b.n	8001b00 <BusFault_Handler+0x4>

08001b04 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b04:	b480      	push	{r7}
 8001b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b08:	bf00      	nop
 8001b0a:	e7fd      	b.n	8001b08 <UsageFault_Handler+0x4>

08001b0c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b10:	bf00      	nop
 8001b12:	46bd      	mov	sp, r7
 8001b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b18:	4770      	bx	lr

08001b1a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b1a:	b480      	push	{r7}
 8001b1c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b1e:	bf00      	nop
 8001b20:	46bd      	mov	sp, r7
 8001b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b26:	4770      	bx	lr

08001b28 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b2c:	bf00      	nop
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b34:	4770      	bx	lr

08001b36 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b36:	b580      	push	{r7, lr}
 8001b38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b3a:	f000 f96b 	bl	8001e14 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b3e:	bf00      	nop
 8001b40:	bd80      	pop	{r7, pc}
	...

08001b44 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001b48:	4802      	ldr	r0, [pc, #8]	@ (8001b54 <USART2_IRQHandler+0x10>)
 8001b4a:	f001 feb5 	bl	80038b8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001b4e:	bf00      	nop
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	bf00      	nop
 8001b54:	20000298 	.word	0x20000298

08001b58 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8001b5c:	4802      	ldr	r0, [pc, #8]	@ (8001b68 <UART4_IRQHandler+0x10>)
 8001b5e:	f001 feab 	bl	80038b8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8001b62:	bf00      	nop
 8001b64:	bd80      	pop	{r7, pc}
 8001b66:	bf00      	nop
 8001b68:	20000250 	.word	0x20000250

08001b6c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	af00      	add	r7, sp, #0
  return 1;
 8001b70:	2301      	movs	r3, #1
}
 8001b72:	4618      	mov	r0, r3
 8001b74:	46bd      	mov	sp, r7
 8001b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7a:	4770      	bx	lr

08001b7c <_kill>:

int _kill(int pid, int sig)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b082      	sub	sp, #8
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
 8001b84:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001b86:	f003 fc95 	bl	80054b4 <__errno>
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	2216      	movs	r2, #22
 8001b8e:	601a      	str	r2, [r3, #0]
  return -1;
 8001b90:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b94:	4618      	mov	r0, r3
 8001b96:	3708      	adds	r7, #8
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	bd80      	pop	{r7, pc}

08001b9c <_exit>:

void _exit (int status)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b082      	sub	sp, #8
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001ba4:	f04f 31ff 	mov.w	r1, #4294967295
 8001ba8:	6878      	ldr	r0, [r7, #4]
 8001baa:	f7ff ffe7 	bl	8001b7c <_kill>
  while (1) {}    /* Make sure we hang here */
 8001bae:	bf00      	nop
 8001bb0:	e7fd      	b.n	8001bae <_exit+0x12>

08001bb2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001bb2:	b580      	push	{r7, lr}
 8001bb4:	b086      	sub	sp, #24
 8001bb6:	af00      	add	r7, sp, #0
 8001bb8:	60f8      	str	r0, [r7, #12]
 8001bba:	60b9      	str	r1, [r7, #8]
 8001bbc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	617b      	str	r3, [r7, #20]
 8001bc2:	e00a      	b.n	8001bda <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001bc4:	f3af 8000 	nop.w
 8001bc8:	4601      	mov	r1, r0
 8001bca:	68bb      	ldr	r3, [r7, #8]
 8001bcc:	1c5a      	adds	r2, r3, #1
 8001bce:	60ba      	str	r2, [r7, #8]
 8001bd0:	b2ca      	uxtb	r2, r1
 8001bd2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bd4:	697b      	ldr	r3, [r7, #20]
 8001bd6:	3301      	adds	r3, #1
 8001bd8:	617b      	str	r3, [r7, #20]
 8001bda:	697a      	ldr	r2, [r7, #20]
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	429a      	cmp	r2, r3
 8001be0:	dbf0      	blt.n	8001bc4 <_read+0x12>
  }

  return len;
 8001be2:	687b      	ldr	r3, [r7, #4]
}
 8001be4:	4618      	mov	r0, r3
 8001be6:	3718      	adds	r7, #24
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bd80      	pop	{r7, pc}

08001bec <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b086      	sub	sp, #24
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	60f8      	str	r0, [r7, #12]
 8001bf4:	60b9      	str	r1, [r7, #8]
 8001bf6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	617b      	str	r3, [r7, #20]
 8001bfc:	e009      	b.n	8001c12 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001bfe:	68bb      	ldr	r3, [r7, #8]
 8001c00:	1c5a      	adds	r2, r3, #1
 8001c02:	60ba      	str	r2, [r7, #8]
 8001c04:	781b      	ldrb	r3, [r3, #0]
 8001c06:	4618      	mov	r0, r3
 8001c08:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c0c:	697b      	ldr	r3, [r7, #20]
 8001c0e:	3301      	adds	r3, #1
 8001c10:	617b      	str	r3, [r7, #20]
 8001c12:	697a      	ldr	r2, [r7, #20]
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	429a      	cmp	r2, r3
 8001c18:	dbf1      	blt.n	8001bfe <_write+0x12>
  }
  return len;
 8001c1a:	687b      	ldr	r3, [r7, #4]
}
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	3718      	adds	r7, #24
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bd80      	pop	{r7, pc}

08001c24 <_close>:

int _close(int file)
{
 8001c24:	b480      	push	{r7}
 8001c26:	b083      	sub	sp, #12
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001c2c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c30:	4618      	mov	r0, r3
 8001c32:	370c      	adds	r7, #12
 8001c34:	46bd      	mov	sp, r7
 8001c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3a:	4770      	bx	lr

08001c3c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	b083      	sub	sp, #12
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
 8001c44:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001c46:	683b      	ldr	r3, [r7, #0]
 8001c48:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001c4c:	605a      	str	r2, [r3, #4]
  return 0;
 8001c4e:	2300      	movs	r3, #0
}
 8001c50:	4618      	mov	r0, r3
 8001c52:	370c      	adds	r7, #12
 8001c54:	46bd      	mov	sp, r7
 8001c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5a:	4770      	bx	lr

08001c5c <_isatty>:

int _isatty(int file)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	b083      	sub	sp, #12
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001c64:	2301      	movs	r3, #1
}
 8001c66:	4618      	mov	r0, r3
 8001c68:	370c      	adds	r7, #12
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c70:	4770      	bx	lr

08001c72 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c72:	b480      	push	{r7}
 8001c74:	b085      	sub	sp, #20
 8001c76:	af00      	add	r7, sp, #0
 8001c78:	60f8      	str	r0, [r7, #12]
 8001c7a:	60b9      	str	r1, [r7, #8]
 8001c7c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001c7e:	2300      	movs	r3, #0
}
 8001c80:	4618      	mov	r0, r3
 8001c82:	3714      	adds	r7, #20
 8001c84:	46bd      	mov	sp, r7
 8001c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8a:	4770      	bx	lr

08001c8c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b086      	sub	sp, #24
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c94:	4a14      	ldr	r2, [pc, #80]	@ (8001ce8 <_sbrk+0x5c>)
 8001c96:	4b15      	ldr	r3, [pc, #84]	@ (8001cec <_sbrk+0x60>)
 8001c98:	1ad3      	subs	r3, r2, r3
 8001c9a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c9c:	697b      	ldr	r3, [r7, #20]
 8001c9e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ca0:	4b13      	ldr	r3, [pc, #76]	@ (8001cf0 <_sbrk+0x64>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d102      	bne.n	8001cae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ca8:	4b11      	ldr	r3, [pc, #68]	@ (8001cf0 <_sbrk+0x64>)
 8001caa:	4a12      	ldr	r2, [pc, #72]	@ (8001cf4 <_sbrk+0x68>)
 8001cac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001cae:	4b10      	ldr	r3, [pc, #64]	@ (8001cf0 <_sbrk+0x64>)
 8001cb0:	681a      	ldr	r2, [r3, #0]
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	4413      	add	r3, r2
 8001cb6:	693a      	ldr	r2, [r7, #16]
 8001cb8:	429a      	cmp	r2, r3
 8001cba:	d207      	bcs.n	8001ccc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001cbc:	f003 fbfa 	bl	80054b4 <__errno>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	220c      	movs	r2, #12
 8001cc4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001cc6:	f04f 33ff 	mov.w	r3, #4294967295
 8001cca:	e009      	b.n	8001ce0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ccc:	4b08      	ldr	r3, [pc, #32]	@ (8001cf0 <_sbrk+0x64>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001cd2:	4b07      	ldr	r3, [pc, #28]	@ (8001cf0 <_sbrk+0x64>)
 8001cd4:	681a      	ldr	r2, [r3, #0]
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	4413      	add	r3, r2
 8001cda:	4a05      	ldr	r2, [pc, #20]	@ (8001cf0 <_sbrk+0x64>)
 8001cdc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001cde:	68fb      	ldr	r3, [r7, #12]
}
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	3718      	adds	r7, #24
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bd80      	pop	{r7, pc}
 8001ce8:	20020000 	.word	0x20020000
 8001cec:	00000400 	.word	0x00000400
 8001cf0:	200003d0 	.word	0x200003d0
 8001cf4:	20000528 	.word	0x20000528

08001cf8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001cfc:	4b06      	ldr	r3, [pc, #24]	@ (8001d18 <SystemInit+0x20>)
 8001cfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d02:	4a05      	ldr	r2, [pc, #20]	@ (8001d18 <SystemInit+0x20>)
 8001d04:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001d08:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d0c:	bf00      	nop
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d14:	4770      	bx	lr
 8001d16:	bf00      	nop
 8001d18:	e000ed00 	.word	0xe000ed00

08001d1c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001d1c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001d54 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001d20:	f7ff ffea 	bl	8001cf8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001d24:	480c      	ldr	r0, [pc, #48]	@ (8001d58 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001d26:	490d      	ldr	r1, [pc, #52]	@ (8001d5c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001d28:	4a0d      	ldr	r2, [pc, #52]	@ (8001d60 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001d2a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d2c:	e002      	b.n	8001d34 <LoopCopyDataInit>

08001d2e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d2e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d30:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d32:	3304      	adds	r3, #4

08001d34 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d34:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d36:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d38:	d3f9      	bcc.n	8001d2e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d3a:	4a0a      	ldr	r2, [pc, #40]	@ (8001d64 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001d3c:	4c0a      	ldr	r4, [pc, #40]	@ (8001d68 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001d3e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d40:	e001      	b.n	8001d46 <LoopFillZerobss>

08001d42 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d42:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d44:	3204      	adds	r2, #4

08001d46 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d46:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d48:	d3fb      	bcc.n	8001d42 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001d4a:	f003 fbb9 	bl	80054c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d4e:	f7ff fa21 	bl	8001194 <main>
  bx  lr    
 8001d52:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001d54:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001d58:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d5c:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8001d60:	080078b8 	.word	0x080078b8
  ldr r2, =_sbss
 8001d64:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 8001d68:	20000524 	.word	0x20000524

08001d6c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d6c:	e7fe      	b.n	8001d6c <ADC_IRQHandler>
	...

08001d70 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001d74:	4b0e      	ldr	r3, [pc, #56]	@ (8001db0 <HAL_Init+0x40>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	4a0d      	ldr	r2, [pc, #52]	@ (8001db0 <HAL_Init+0x40>)
 8001d7a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001d7e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001d80:	4b0b      	ldr	r3, [pc, #44]	@ (8001db0 <HAL_Init+0x40>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	4a0a      	ldr	r2, [pc, #40]	@ (8001db0 <HAL_Init+0x40>)
 8001d86:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001d8a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d8c:	4b08      	ldr	r3, [pc, #32]	@ (8001db0 <HAL_Init+0x40>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	4a07      	ldr	r2, [pc, #28]	@ (8001db0 <HAL_Init+0x40>)
 8001d92:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d96:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d98:	2003      	movs	r0, #3
 8001d9a:	f000 f94f 	bl	800203c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d9e:	200f      	movs	r0, #15
 8001da0:	f000 f808 	bl	8001db4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001da4:	f7ff fdc8 	bl	8001938 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001da8:	2300      	movs	r3, #0
}
 8001daa:	4618      	mov	r0, r3
 8001dac:	bd80      	pop	{r7, pc}
 8001dae:	bf00      	nop
 8001db0:	40023c00 	.word	0x40023c00

08001db4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b082      	sub	sp, #8
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001dbc:	4b12      	ldr	r3, [pc, #72]	@ (8001e08 <HAL_InitTick+0x54>)
 8001dbe:	681a      	ldr	r2, [r3, #0]
 8001dc0:	4b12      	ldr	r3, [pc, #72]	@ (8001e0c <HAL_InitTick+0x58>)
 8001dc2:	781b      	ldrb	r3, [r3, #0]
 8001dc4:	4619      	mov	r1, r3
 8001dc6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001dca:	fbb3 f3f1 	udiv	r3, r3, r1
 8001dce:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	f000 f967 	bl	80020a6 <HAL_SYSTICK_Config>
 8001dd8:	4603      	mov	r3, r0
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d001      	beq.n	8001de2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001dde:	2301      	movs	r3, #1
 8001de0:	e00e      	b.n	8001e00 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	2b0f      	cmp	r3, #15
 8001de6:	d80a      	bhi.n	8001dfe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001de8:	2200      	movs	r2, #0
 8001dea:	6879      	ldr	r1, [r7, #4]
 8001dec:	f04f 30ff 	mov.w	r0, #4294967295
 8001df0:	f000 f92f 	bl	8002052 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001df4:	4a06      	ldr	r2, [pc, #24]	@ (8001e10 <HAL_InitTick+0x5c>)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	e000      	b.n	8001e00 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001dfe:	2301      	movs	r3, #1
}
 8001e00:	4618      	mov	r0, r3
 8001e02:	3708      	adds	r7, #8
 8001e04:	46bd      	mov	sp, r7
 8001e06:	bd80      	pop	{r7, pc}
 8001e08:	20000018 	.word	0x20000018
 8001e0c:	20000020 	.word	0x20000020
 8001e10:	2000001c 	.word	0x2000001c

08001e14 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e14:	b480      	push	{r7}
 8001e16:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e18:	4b06      	ldr	r3, [pc, #24]	@ (8001e34 <HAL_IncTick+0x20>)
 8001e1a:	781b      	ldrb	r3, [r3, #0]
 8001e1c:	461a      	mov	r2, r3
 8001e1e:	4b06      	ldr	r3, [pc, #24]	@ (8001e38 <HAL_IncTick+0x24>)
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	4413      	add	r3, r2
 8001e24:	4a04      	ldr	r2, [pc, #16]	@ (8001e38 <HAL_IncTick+0x24>)
 8001e26:	6013      	str	r3, [r2, #0]
}
 8001e28:	bf00      	nop
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e30:	4770      	bx	lr
 8001e32:	bf00      	nop
 8001e34:	20000020 	.word	0x20000020
 8001e38:	200003d4 	.word	0x200003d4

08001e3c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	af00      	add	r7, sp, #0
  return uwTick;
 8001e40:	4b03      	ldr	r3, [pc, #12]	@ (8001e50 <HAL_GetTick+0x14>)
 8001e42:	681b      	ldr	r3, [r3, #0]
}
 8001e44:	4618      	mov	r0, r3
 8001e46:	46bd      	mov	sp, r7
 8001e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4c:	4770      	bx	lr
 8001e4e:	bf00      	nop
 8001e50:	200003d4 	.word	0x200003d4

08001e54 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b084      	sub	sp, #16
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e5c:	f7ff ffee 	bl	8001e3c <HAL_GetTick>
 8001e60:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e6c:	d005      	beq.n	8001e7a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e6e:	4b0a      	ldr	r3, [pc, #40]	@ (8001e98 <HAL_Delay+0x44>)
 8001e70:	781b      	ldrb	r3, [r3, #0]
 8001e72:	461a      	mov	r2, r3
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	4413      	add	r3, r2
 8001e78:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001e7a:	bf00      	nop
 8001e7c:	f7ff ffde 	bl	8001e3c <HAL_GetTick>
 8001e80:	4602      	mov	r2, r0
 8001e82:	68bb      	ldr	r3, [r7, #8]
 8001e84:	1ad3      	subs	r3, r2, r3
 8001e86:	68fa      	ldr	r2, [r7, #12]
 8001e88:	429a      	cmp	r2, r3
 8001e8a:	d8f7      	bhi.n	8001e7c <HAL_Delay+0x28>
  {
  }
}
 8001e8c:	bf00      	nop
 8001e8e:	bf00      	nop
 8001e90:	3710      	adds	r7, #16
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bd80      	pop	{r7, pc}
 8001e96:	bf00      	nop
 8001e98:	20000020 	.word	0x20000020

08001e9c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	b085      	sub	sp, #20
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	f003 0307 	and.w	r3, r3, #7
 8001eaa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001eac:	4b0c      	ldr	r3, [pc, #48]	@ (8001ee0 <__NVIC_SetPriorityGrouping+0x44>)
 8001eae:	68db      	ldr	r3, [r3, #12]
 8001eb0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001eb2:	68ba      	ldr	r2, [r7, #8]
 8001eb4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001eb8:	4013      	ands	r3, r2
 8001eba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ec0:	68bb      	ldr	r3, [r7, #8]
 8001ec2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ec4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001ec8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ecc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ece:	4a04      	ldr	r2, [pc, #16]	@ (8001ee0 <__NVIC_SetPriorityGrouping+0x44>)
 8001ed0:	68bb      	ldr	r3, [r7, #8]
 8001ed2:	60d3      	str	r3, [r2, #12]
}
 8001ed4:	bf00      	nop
 8001ed6:	3714      	adds	r7, #20
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ede:	4770      	bx	lr
 8001ee0:	e000ed00 	.word	0xe000ed00

08001ee4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ee8:	4b04      	ldr	r3, [pc, #16]	@ (8001efc <__NVIC_GetPriorityGrouping+0x18>)
 8001eea:	68db      	ldr	r3, [r3, #12]
 8001eec:	0a1b      	lsrs	r3, r3, #8
 8001eee:	f003 0307 	and.w	r3, r3, #7
}
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efa:	4770      	bx	lr
 8001efc:	e000ed00 	.word	0xe000ed00

08001f00 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f00:	b480      	push	{r7}
 8001f02:	b083      	sub	sp, #12
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	4603      	mov	r3, r0
 8001f08:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	db0b      	blt.n	8001f2a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f12:	79fb      	ldrb	r3, [r7, #7]
 8001f14:	f003 021f 	and.w	r2, r3, #31
 8001f18:	4907      	ldr	r1, [pc, #28]	@ (8001f38 <__NVIC_EnableIRQ+0x38>)
 8001f1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f1e:	095b      	lsrs	r3, r3, #5
 8001f20:	2001      	movs	r0, #1
 8001f22:	fa00 f202 	lsl.w	r2, r0, r2
 8001f26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001f2a:	bf00      	nop
 8001f2c:	370c      	adds	r7, #12
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f34:	4770      	bx	lr
 8001f36:	bf00      	nop
 8001f38:	e000e100 	.word	0xe000e100

08001f3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	b083      	sub	sp, #12
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	4603      	mov	r3, r0
 8001f44:	6039      	str	r1, [r7, #0]
 8001f46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	db0a      	blt.n	8001f66 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	b2da      	uxtb	r2, r3
 8001f54:	490c      	ldr	r1, [pc, #48]	@ (8001f88 <__NVIC_SetPriority+0x4c>)
 8001f56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f5a:	0112      	lsls	r2, r2, #4
 8001f5c:	b2d2      	uxtb	r2, r2
 8001f5e:	440b      	add	r3, r1
 8001f60:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f64:	e00a      	b.n	8001f7c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	b2da      	uxtb	r2, r3
 8001f6a:	4908      	ldr	r1, [pc, #32]	@ (8001f8c <__NVIC_SetPriority+0x50>)
 8001f6c:	79fb      	ldrb	r3, [r7, #7]
 8001f6e:	f003 030f 	and.w	r3, r3, #15
 8001f72:	3b04      	subs	r3, #4
 8001f74:	0112      	lsls	r2, r2, #4
 8001f76:	b2d2      	uxtb	r2, r2
 8001f78:	440b      	add	r3, r1
 8001f7a:	761a      	strb	r2, [r3, #24]
}
 8001f7c:	bf00      	nop
 8001f7e:	370c      	adds	r7, #12
 8001f80:	46bd      	mov	sp, r7
 8001f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f86:	4770      	bx	lr
 8001f88:	e000e100 	.word	0xe000e100
 8001f8c:	e000ed00 	.word	0xe000ed00

08001f90 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f90:	b480      	push	{r7}
 8001f92:	b089      	sub	sp, #36	@ 0x24
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	60f8      	str	r0, [r7, #12]
 8001f98:	60b9      	str	r1, [r7, #8]
 8001f9a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	f003 0307 	and.w	r3, r3, #7
 8001fa2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001fa4:	69fb      	ldr	r3, [r7, #28]
 8001fa6:	f1c3 0307 	rsb	r3, r3, #7
 8001faa:	2b04      	cmp	r3, #4
 8001fac:	bf28      	it	cs
 8001fae:	2304      	movcs	r3, #4
 8001fb0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001fb2:	69fb      	ldr	r3, [r7, #28]
 8001fb4:	3304      	adds	r3, #4
 8001fb6:	2b06      	cmp	r3, #6
 8001fb8:	d902      	bls.n	8001fc0 <NVIC_EncodePriority+0x30>
 8001fba:	69fb      	ldr	r3, [r7, #28]
 8001fbc:	3b03      	subs	r3, #3
 8001fbe:	e000      	b.n	8001fc2 <NVIC_EncodePriority+0x32>
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fc4:	f04f 32ff 	mov.w	r2, #4294967295
 8001fc8:	69bb      	ldr	r3, [r7, #24]
 8001fca:	fa02 f303 	lsl.w	r3, r2, r3
 8001fce:	43da      	mvns	r2, r3
 8001fd0:	68bb      	ldr	r3, [r7, #8]
 8001fd2:	401a      	ands	r2, r3
 8001fd4:	697b      	ldr	r3, [r7, #20]
 8001fd6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001fd8:	f04f 31ff 	mov.w	r1, #4294967295
 8001fdc:	697b      	ldr	r3, [r7, #20]
 8001fde:	fa01 f303 	lsl.w	r3, r1, r3
 8001fe2:	43d9      	mvns	r1, r3
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fe8:	4313      	orrs	r3, r2
         );
}
 8001fea:	4618      	mov	r0, r3
 8001fec:	3724      	adds	r7, #36	@ 0x24
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff4:	4770      	bx	lr
	...

08001ff8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b082      	sub	sp, #8
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	3b01      	subs	r3, #1
 8002004:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002008:	d301      	bcc.n	800200e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800200a:	2301      	movs	r3, #1
 800200c:	e00f      	b.n	800202e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800200e:	4a0a      	ldr	r2, [pc, #40]	@ (8002038 <SysTick_Config+0x40>)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	3b01      	subs	r3, #1
 8002014:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002016:	210f      	movs	r1, #15
 8002018:	f04f 30ff 	mov.w	r0, #4294967295
 800201c:	f7ff ff8e 	bl	8001f3c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002020:	4b05      	ldr	r3, [pc, #20]	@ (8002038 <SysTick_Config+0x40>)
 8002022:	2200      	movs	r2, #0
 8002024:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002026:	4b04      	ldr	r3, [pc, #16]	@ (8002038 <SysTick_Config+0x40>)
 8002028:	2207      	movs	r2, #7
 800202a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800202c:	2300      	movs	r3, #0
}
 800202e:	4618      	mov	r0, r3
 8002030:	3708      	adds	r7, #8
 8002032:	46bd      	mov	sp, r7
 8002034:	bd80      	pop	{r7, pc}
 8002036:	bf00      	nop
 8002038:	e000e010 	.word	0xe000e010

0800203c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b082      	sub	sp, #8
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002044:	6878      	ldr	r0, [r7, #4]
 8002046:	f7ff ff29 	bl	8001e9c <__NVIC_SetPriorityGrouping>
}
 800204a:	bf00      	nop
 800204c:	3708      	adds	r7, #8
 800204e:	46bd      	mov	sp, r7
 8002050:	bd80      	pop	{r7, pc}

08002052 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002052:	b580      	push	{r7, lr}
 8002054:	b086      	sub	sp, #24
 8002056:	af00      	add	r7, sp, #0
 8002058:	4603      	mov	r3, r0
 800205a:	60b9      	str	r1, [r7, #8]
 800205c:	607a      	str	r2, [r7, #4]
 800205e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002060:	2300      	movs	r3, #0
 8002062:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002064:	f7ff ff3e 	bl	8001ee4 <__NVIC_GetPriorityGrouping>
 8002068:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800206a:	687a      	ldr	r2, [r7, #4]
 800206c:	68b9      	ldr	r1, [r7, #8]
 800206e:	6978      	ldr	r0, [r7, #20]
 8002070:	f7ff ff8e 	bl	8001f90 <NVIC_EncodePriority>
 8002074:	4602      	mov	r2, r0
 8002076:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800207a:	4611      	mov	r1, r2
 800207c:	4618      	mov	r0, r3
 800207e:	f7ff ff5d 	bl	8001f3c <__NVIC_SetPriority>
}
 8002082:	bf00      	nop
 8002084:	3718      	adds	r7, #24
 8002086:	46bd      	mov	sp, r7
 8002088:	bd80      	pop	{r7, pc}

0800208a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800208a:	b580      	push	{r7, lr}
 800208c:	b082      	sub	sp, #8
 800208e:	af00      	add	r7, sp, #0
 8002090:	4603      	mov	r3, r0
 8002092:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002094:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002098:	4618      	mov	r0, r3
 800209a:	f7ff ff31 	bl	8001f00 <__NVIC_EnableIRQ>
}
 800209e:	bf00      	nop
 80020a0:	3708      	adds	r7, #8
 80020a2:	46bd      	mov	sp, r7
 80020a4:	bd80      	pop	{r7, pc}

080020a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80020a6:	b580      	push	{r7, lr}
 80020a8:	b082      	sub	sp, #8
 80020aa:	af00      	add	r7, sp, #0
 80020ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80020ae:	6878      	ldr	r0, [r7, #4]
 80020b0:	f7ff ffa2 	bl	8001ff8 <SysTick_Config>
 80020b4:	4603      	mov	r3, r0
}
 80020b6:	4618      	mov	r0, r3
 80020b8:	3708      	adds	r7, #8
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bd80      	pop	{r7, pc}

080020be <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80020be:	b580      	push	{r7, lr}
 80020c0:	b084      	sub	sp, #16
 80020c2:	af00      	add	r7, sp, #0
 80020c4:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020ca:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80020cc:	f7ff feb6 	bl	8001e3c <HAL_GetTick>
 80020d0:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80020d8:	b2db      	uxtb	r3, r3
 80020da:	2b02      	cmp	r3, #2
 80020dc:	d008      	beq.n	80020f0 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	2280      	movs	r2, #128	@ 0x80
 80020e2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	2200      	movs	r2, #0
 80020e8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80020ec:	2301      	movs	r3, #1
 80020ee:	e052      	b.n	8002196 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	681a      	ldr	r2, [r3, #0]
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f022 0216 	bic.w	r2, r2, #22
 80020fe:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	695a      	ldr	r2, [r3, #20]
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800210e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002114:	2b00      	cmp	r3, #0
 8002116:	d103      	bne.n	8002120 <HAL_DMA_Abort+0x62>
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800211c:	2b00      	cmp	r3, #0
 800211e:	d007      	beq.n	8002130 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	681a      	ldr	r2, [r3, #0]
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f022 0208 	bic.w	r2, r2, #8
 800212e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	681a      	ldr	r2, [r3, #0]
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f022 0201 	bic.w	r2, r2, #1
 800213e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002140:	e013      	b.n	800216a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002142:	f7ff fe7b 	bl	8001e3c <HAL_GetTick>
 8002146:	4602      	mov	r2, r0
 8002148:	68bb      	ldr	r3, [r7, #8]
 800214a:	1ad3      	subs	r3, r2, r3
 800214c:	2b05      	cmp	r3, #5
 800214e:	d90c      	bls.n	800216a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	2220      	movs	r2, #32
 8002154:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	2203      	movs	r2, #3
 800215a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	2200      	movs	r2, #0
 8002162:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002166:	2303      	movs	r3, #3
 8002168:	e015      	b.n	8002196 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f003 0301 	and.w	r3, r3, #1
 8002174:	2b00      	cmp	r3, #0
 8002176:	d1e4      	bne.n	8002142 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800217c:	223f      	movs	r2, #63	@ 0x3f
 800217e:	409a      	lsls	r2, r3
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	2201      	movs	r2, #1
 8002188:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	2200      	movs	r2, #0
 8002190:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002194:	2300      	movs	r3, #0
}
 8002196:	4618      	mov	r0, r3
 8002198:	3710      	adds	r7, #16
 800219a:	46bd      	mov	sp, r7
 800219c:	bd80      	pop	{r7, pc}

0800219e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800219e:	b480      	push	{r7}
 80021a0:	b083      	sub	sp, #12
 80021a2:	af00      	add	r7, sp, #0
 80021a4:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80021ac:	b2db      	uxtb	r3, r3
 80021ae:	2b02      	cmp	r3, #2
 80021b0:	d004      	beq.n	80021bc <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	2280      	movs	r2, #128	@ 0x80
 80021b6:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80021b8:	2301      	movs	r3, #1
 80021ba:	e00c      	b.n	80021d6 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	2205      	movs	r2, #5
 80021c0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	681a      	ldr	r2, [r3, #0]
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f022 0201 	bic.w	r2, r2, #1
 80021d2:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80021d4:	2300      	movs	r3, #0
}
 80021d6:	4618      	mov	r0, r3
 80021d8:	370c      	adds	r7, #12
 80021da:	46bd      	mov	sp, r7
 80021dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e0:	4770      	bx	lr
	...

080021e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80021e4:	b480      	push	{r7}
 80021e6:	b089      	sub	sp, #36	@ 0x24
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
 80021ec:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80021ee:	2300      	movs	r3, #0
 80021f0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80021f2:	2300      	movs	r3, #0
 80021f4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80021f6:	2300      	movs	r3, #0
 80021f8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80021fa:	2300      	movs	r3, #0
 80021fc:	61fb      	str	r3, [r7, #28]
 80021fe:	e165      	b.n	80024cc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002200:	2201      	movs	r2, #1
 8002202:	69fb      	ldr	r3, [r7, #28]
 8002204:	fa02 f303 	lsl.w	r3, r2, r3
 8002208:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800220a:	683b      	ldr	r3, [r7, #0]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	697a      	ldr	r2, [r7, #20]
 8002210:	4013      	ands	r3, r2
 8002212:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002214:	693a      	ldr	r2, [r7, #16]
 8002216:	697b      	ldr	r3, [r7, #20]
 8002218:	429a      	cmp	r2, r3
 800221a:	f040 8154 	bne.w	80024c6 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800221e:	683b      	ldr	r3, [r7, #0]
 8002220:	685b      	ldr	r3, [r3, #4]
 8002222:	f003 0303 	and.w	r3, r3, #3
 8002226:	2b01      	cmp	r3, #1
 8002228:	d005      	beq.n	8002236 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800222a:	683b      	ldr	r3, [r7, #0]
 800222c:	685b      	ldr	r3, [r3, #4]
 800222e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002232:	2b02      	cmp	r3, #2
 8002234:	d130      	bne.n	8002298 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	689b      	ldr	r3, [r3, #8]
 800223a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800223c:	69fb      	ldr	r3, [r7, #28]
 800223e:	005b      	lsls	r3, r3, #1
 8002240:	2203      	movs	r2, #3
 8002242:	fa02 f303 	lsl.w	r3, r2, r3
 8002246:	43db      	mvns	r3, r3
 8002248:	69ba      	ldr	r2, [r7, #24]
 800224a:	4013      	ands	r3, r2
 800224c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800224e:	683b      	ldr	r3, [r7, #0]
 8002250:	68da      	ldr	r2, [r3, #12]
 8002252:	69fb      	ldr	r3, [r7, #28]
 8002254:	005b      	lsls	r3, r3, #1
 8002256:	fa02 f303 	lsl.w	r3, r2, r3
 800225a:	69ba      	ldr	r2, [r7, #24]
 800225c:	4313      	orrs	r3, r2
 800225e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	69ba      	ldr	r2, [r7, #24]
 8002264:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	685b      	ldr	r3, [r3, #4]
 800226a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800226c:	2201      	movs	r2, #1
 800226e:	69fb      	ldr	r3, [r7, #28]
 8002270:	fa02 f303 	lsl.w	r3, r2, r3
 8002274:	43db      	mvns	r3, r3
 8002276:	69ba      	ldr	r2, [r7, #24]
 8002278:	4013      	ands	r3, r2
 800227a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800227c:	683b      	ldr	r3, [r7, #0]
 800227e:	685b      	ldr	r3, [r3, #4]
 8002280:	091b      	lsrs	r3, r3, #4
 8002282:	f003 0201 	and.w	r2, r3, #1
 8002286:	69fb      	ldr	r3, [r7, #28]
 8002288:	fa02 f303 	lsl.w	r3, r2, r3
 800228c:	69ba      	ldr	r2, [r7, #24]
 800228e:	4313      	orrs	r3, r2
 8002290:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	69ba      	ldr	r2, [r7, #24]
 8002296:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	685b      	ldr	r3, [r3, #4]
 800229c:	f003 0303 	and.w	r3, r3, #3
 80022a0:	2b03      	cmp	r3, #3
 80022a2:	d017      	beq.n	80022d4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	68db      	ldr	r3, [r3, #12]
 80022a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80022aa:	69fb      	ldr	r3, [r7, #28]
 80022ac:	005b      	lsls	r3, r3, #1
 80022ae:	2203      	movs	r2, #3
 80022b0:	fa02 f303 	lsl.w	r3, r2, r3
 80022b4:	43db      	mvns	r3, r3
 80022b6:	69ba      	ldr	r2, [r7, #24]
 80022b8:	4013      	ands	r3, r2
 80022ba:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	689a      	ldr	r2, [r3, #8]
 80022c0:	69fb      	ldr	r3, [r7, #28]
 80022c2:	005b      	lsls	r3, r3, #1
 80022c4:	fa02 f303 	lsl.w	r3, r2, r3
 80022c8:	69ba      	ldr	r2, [r7, #24]
 80022ca:	4313      	orrs	r3, r2
 80022cc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	69ba      	ldr	r2, [r7, #24]
 80022d2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	685b      	ldr	r3, [r3, #4]
 80022d8:	f003 0303 	and.w	r3, r3, #3
 80022dc:	2b02      	cmp	r3, #2
 80022de:	d123      	bne.n	8002328 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80022e0:	69fb      	ldr	r3, [r7, #28]
 80022e2:	08da      	lsrs	r2, r3, #3
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	3208      	adds	r2, #8
 80022e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80022ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80022ee:	69fb      	ldr	r3, [r7, #28]
 80022f0:	f003 0307 	and.w	r3, r3, #7
 80022f4:	009b      	lsls	r3, r3, #2
 80022f6:	220f      	movs	r2, #15
 80022f8:	fa02 f303 	lsl.w	r3, r2, r3
 80022fc:	43db      	mvns	r3, r3
 80022fe:	69ba      	ldr	r2, [r7, #24]
 8002300:	4013      	ands	r3, r2
 8002302:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	691a      	ldr	r2, [r3, #16]
 8002308:	69fb      	ldr	r3, [r7, #28]
 800230a:	f003 0307 	and.w	r3, r3, #7
 800230e:	009b      	lsls	r3, r3, #2
 8002310:	fa02 f303 	lsl.w	r3, r2, r3
 8002314:	69ba      	ldr	r2, [r7, #24]
 8002316:	4313      	orrs	r3, r2
 8002318:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800231a:	69fb      	ldr	r3, [r7, #28]
 800231c:	08da      	lsrs	r2, r3, #3
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	3208      	adds	r2, #8
 8002322:	69b9      	ldr	r1, [r7, #24]
 8002324:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800232e:	69fb      	ldr	r3, [r7, #28]
 8002330:	005b      	lsls	r3, r3, #1
 8002332:	2203      	movs	r2, #3
 8002334:	fa02 f303 	lsl.w	r3, r2, r3
 8002338:	43db      	mvns	r3, r3
 800233a:	69ba      	ldr	r2, [r7, #24]
 800233c:	4013      	ands	r3, r2
 800233e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	685b      	ldr	r3, [r3, #4]
 8002344:	f003 0203 	and.w	r2, r3, #3
 8002348:	69fb      	ldr	r3, [r7, #28]
 800234a:	005b      	lsls	r3, r3, #1
 800234c:	fa02 f303 	lsl.w	r3, r2, r3
 8002350:	69ba      	ldr	r2, [r7, #24]
 8002352:	4313      	orrs	r3, r2
 8002354:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	69ba      	ldr	r2, [r7, #24]
 800235a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	685b      	ldr	r3, [r3, #4]
 8002360:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002364:	2b00      	cmp	r3, #0
 8002366:	f000 80ae 	beq.w	80024c6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800236a:	2300      	movs	r3, #0
 800236c:	60fb      	str	r3, [r7, #12]
 800236e:	4b5d      	ldr	r3, [pc, #372]	@ (80024e4 <HAL_GPIO_Init+0x300>)
 8002370:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002372:	4a5c      	ldr	r2, [pc, #368]	@ (80024e4 <HAL_GPIO_Init+0x300>)
 8002374:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002378:	6453      	str	r3, [r2, #68]	@ 0x44
 800237a:	4b5a      	ldr	r3, [pc, #360]	@ (80024e4 <HAL_GPIO_Init+0x300>)
 800237c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800237e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002382:	60fb      	str	r3, [r7, #12]
 8002384:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002386:	4a58      	ldr	r2, [pc, #352]	@ (80024e8 <HAL_GPIO_Init+0x304>)
 8002388:	69fb      	ldr	r3, [r7, #28]
 800238a:	089b      	lsrs	r3, r3, #2
 800238c:	3302      	adds	r3, #2
 800238e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002392:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002394:	69fb      	ldr	r3, [r7, #28]
 8002396:	f003 0303 	and.w	r3, r3, #3
 800239a:	009b      	lsls	r3, r3, #2
 800239c:	220f      	movs	r2, #15
 800239e:	fa02 f303 	lsl.w	r3, r2, r3
 80023a2:	43db      	mvns	r3, r3
 80023a4:	69ba      	ldr	r2, [r7, #24]
 80023a6:	4013      	ands	r3, r2
 80023a8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	4a4f      	ldr	r2, [pc, #316]	@ (80024ec <HAL_GPIO_Init+0x308>)
 80023ae:	4293      	cmp	r3, r2
 80023b0:	d025      	beq.n	80023fe <HAL_GPIO_Init+0x21a>
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	4a4e      	ldr	r2, [pc, #312]	@ (80024f0 <HAL_GPIO_Init+0x30c>)
 80023b6:	4293      	cmp	r3, r2
 80023b8:	d01f      	beq.n	80023fa <HAL_GPIO_Init+0x216>
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	4a4d      	ldr	r2, [pc, #308]	@ (80024f4 <HAL_GPIO_Init+0x310>)
 80023be:	4293      	cmp	r3, r2
 80023c0:	d019      	beq.n	80023f6 <HAL_GPIO_Init+0x212>
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	4a4c      	ldr	r2, [pc, #304]	@ (80024f8 <HAL_GPIO_Init+0x314>)
 80023c6:	4293      	cmp	r3, r2
 80023c8:	d013      	beq.n	80023f2 <HAL_GPIO_Init+0x20e>
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	4a4b      	ldr	r2, [pc, #300]	@ (80024fc <HAL_GPIO_Init+0x318>)
 80023ce:	4293      	cmp	r3, r2
 80023d0:	d00d      	beq.n	80023ee <HAL_GPIO_Init+0x20a>
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	4a4a      	ldr	r2, [pc, #296]	@ (8002500 <HAL_GPIO_Init+0x31c>)
 80023d6:	4293      	cmp	r3, r2
 80023d8:	d007      	beq.n	80023ea <HAL_GPIO_Init+0x206>
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	4a49      	ldr	r2, [pc, #292]	@ (8002504 <HAL_GPIO_Init+0x320>)
 80023de:	4293      	cmp	r3, r2
 80023e0:	d101      	bne.n	80023e6 <HAL_GPIO_Init+0x202>
 80023e2:	2306      	movs	r3, #6
 80023e4:	e00c      	b.n	8002400 <HAL_GPIO_Init+0x21c>
 80023e6:	2307      	movs	r3, #7
 80023e8:	e00a      	b.n	8002400 <HAL_GPIO_Init+0x21c>
 80023ea:	2305      	movs	r3, #5
 80023ec:	e008      	b.n	8002400 <HAL_GPIO_Init+0x21c>
 80023ee:	2304      	movs	r3, #4
 80023f0:	e006      	b.n	8002400 <HAL_GPIO_Init+0x21c>
 80023f2:	2303      	movs	r3, #3
 80023f4:	e004      	b.n	8002400 <HAL_GPIO_Init+0x21c>
 80023f6:	2302      	movs	r3, #2
 80023f8:	e002      	b.n	8002400 <HAL_GPIO_Init+0x21c>
 80023fa:	2301      	movs	r3, #1
 80023fc:	e000      	b.n	8002400 <HAL_GPIO_Init+0x21c>
 80023fe:	2300      	movs	r3, #0
 8002400:	69fa      	ldr	r2, [r7, #28]
 8002402:	f002 0203 	and.w	r2, r2, #3
 8002406:	0092      	lsls	r2, r2, #2
 8002408:	4093      	lsls	r3, r2
 800240a:	69ba      	ldr	r2, [r7, #24]
 800240c:	4313      	orrs	r3, r2
 800240e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002410:	4935      	ldr	r1, [pc, #212]	@ (80024e8 <HAL_GPIO_Init+0x304>)
 8002412:	69fb      	ldr	r3, [r7, #28]
 8002414:	089b      	lsrs	r3, r3, #2
 8002416:	3302      	adds	r3, #2
 8002418:	69ba      	ldr	r2, [r7, #24]
 800241a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800241e:	4b3a      	ldr	r3, [pc, #232]	@ (8002508 <HAL_GPIO_Init+0x324>)
 8002420:	689b      	ldr	r3, [r3, #8]
 8002422:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002424:	693b      	ldr	r3, [r7, #16]
 8002426:	43db      	mvns	r3, r3
 8002428:	69ba      	ldr	r2, [r7, #24]
 800242a:	4013      	ands	r3, r2
 800242c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	685b      	ldr	r3, [r3, #4]
 8002432:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002436:	2b00      	cmp	r3, #0
 8002438:	d003      	beq.n	8002442 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800243a:	69ba      	ldr	r2, [r7, #24]
 800243c:	693b      	ldr	r3, [r7, #16]
 800243e:	4313      	orrs	r3, r2
 8002440:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002442:	4a31      	ldr	r2, [pc, #196]	@ (8002508 <HAL_GPIO_Init+0x324>)
 8002444:	69bb      	ldr	r3, [r7, #24]
 8002446:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002448:	4b2f      	ldr	r3, [pc, #188]	@ (8002508 <HAL_GPIO_Init+0x324>)
 800244a:	68db      	ldr	r3, [r3, #12]
 800244c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800244e:	693b      	ldr	r3, [r7, #16]
 8002450:	43db      	mvns	r3, r3
 8002452:	69ba      	ldr	r2, [r7, #24]
 8002454:	4013      	ands	r3, r2
 8002456:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002458:	683b      	ldr	r3, [r7, #0]
 800245a:	685b      	ldr	r3, [r3, #4]
 800245c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002460:	2b00      	cmp	r3, #0
 8002462:	d003      	beq.n	800246c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002464:	69ba      	ldr	r2, [r7, #24]
 8002466:	693b      	ldr	r3, [r7, #16]
 8002468:	4313      	orrs	r3, r2
 800246a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800246c:	4a26      	ldr	r2, [pc, #152]	@ (8002508 <HAL_GPIO_Init+0x324>)
 800246e:	69bb      	ldr	r3, [r7, #24]
 8002470:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002472:	4b25      	ldr	r3, [pc, #148]	@ (8002508 <HAL_GPIO_Init+0x324>)
 8002474:	685b      	ldr	r3, [r3, #4]
 8002476:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002478:	693b      	ldr	r3, [r7, #16]
 800247a:	43db      	mvns	r3, r3
 800247c:	69ba      	ldr	r2, [r7, #24]
 800247e:	4013      	ands	r3, r2
 8002480:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	685b      	ldr	r3, [r3, #4]
 8002486:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800248a:	2b00      	cmp	r3, #0
 800248c:	d003      	beq.n	8002496 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800248e:	69ba      	ldr	r2, [r7, #24]
 8002490:	693b      	ldr	r3, [r7, #16]
 8002492:	4313      	orrs	r3, r2
 8002494:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002496:	4a1c      	ldr	r2, [pc, #112]	@ (8002508 <HAL_GPIO_Init+0x324>)
 8002498:	69bb      	ldr	r3, [r7, #24]
 800249a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800249c:	4b1a      	ldr	r3, [pc, #104]	@ (8002508 <HAL_GPIO_Init+0x324>)
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024a2:	693b      	ldr	r3, [r7, #16]
 80024a4:	43db      	mvns	r3, r3
 80024a6:	69ba      	ldr	r2, [r7, #24]
 80024a8:	4013      	ands	r3, r2
 80024aa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d003      	beq.n	80024c0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80024b8:	69ba      	ldr	r2, [r7, #24]
 80024ba:	693b      	ldr	r3, [r7, #16]
 80024bc:	4313      	orrs	r3, r2
 80024be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80024c0:	4a11      	ldr	r2, [pc, #68]	@ (8002508 <HAL_GPIO_Init+0x324>)
 80024c2:	69bb      	ldr	r3, [r7, #24]
 80024c4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80024c6:	69fb      	ldr	r3, [r7, #28]
 80024c8:	3301      	adds	r3, #1
 80024ca:	61fb      	str	r3, [r7, #28]
 80024cc:	69fb      	ldr	r3, [r7, #28]
 80024ce:	2b0f      	cmp	r3, #15
 80024d0:	f67f ae96 	bls.w	8002200 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80024d4:	bf00      	nop
 80024d6:	bf00      	nop
 80024d8:	3724      	adds	r7, #36	@ 0x24
 80024da:	46bd      	mov	sp, r7
 80024dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e0:	4770      	bx	lr
 80024e2:	bf00      	nop
 80024e4:	40023800 	.word	0x40023800
 80024e8:	40013800 	.word	0x40013800
 80024ec:	40020000 	.word	0x40020000
 80024f0:	40020400 	.word	0x40020400
 80024f4:	40020800 	.word	0x40020800
 80024f8:	40020c00 	.word	0x40020c00
 80024fc:	40021000 	.word	0x40021000
 8002500:	40021400 	.word	0x40021400
 8002504:	40021800 	.word	0x40021800
 8002508:	40013c00 	.word	0x40013c00

0800250c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800250c:	b480      	push	{r7}
 800250e:	b085      	sub	sp, #20
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
 8002514:	460b      	mov	r3, r1
 8002516:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	691a      	ldr	r2, [r3, #16]
 800251c:	887b      	ldrh	r3, [r7, #2]
 800251e:	4013      	ands	r3, r2
 8002520:	2b00      	cmp	r3, #0
 8002522:	d002      	beq.n	800252a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002524:	2301      	movs	r3, #1
 8002526:	73fb      	strb	r3, [r7, #15]
 8002528:	e001      	b.n	800252e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800252a:	2300      	movs	r3, #0
 800252c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800252e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002530:	4618      	mov	r0, r3
 8002532:	3714      	adds	r7, #20
 8002534:	46bd      	mov	sp, r7
 8002536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253a:	4770      	bx	lr

0800253c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800253c:	b480      	push	{r7}
 800253e:	b083      	sub	sp, #12
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
 8002544:	460b      	mov	r3, r1
 8002546:	807b      	strh	r3, [r7, #2]
 8002548:	4613      	mov	r3, r2
 800254a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800254c:	787b      	ldrb	r3, [r7, #1]
 800254e:	2b00      	cmp	r3, #0
 8002550:	d003      	beq.n	800255a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002552:	887a      	ldrh	r2, [r7, #2]
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002558:	e003      	b.n	8002562 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800255a:	887b      	ldrh	r3, [r7, #2]
 800255c:	041a      	lsls	r2, r3, #16
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	619a      	str	r2, [r3, #24]
}
 8002562:	bf00      	nop
 8002564:	370c      	adds	r7, #12
 8002566:	46bd      	mov	sp, r7
 8002568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256c:	4770      	bx	lr
	...

08002570 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b084      	sub	sp, #16
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
 8002578:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	2b00      	cmp	r3, #0
 800257e:	d101      	bne.n	8002584 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002580:	2301      	movs	r3, #1
 8002582:	e0cc      	b.n	800271e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002584:	4b68      	ldr	r3, [pc, #416]	@ (8002728 <HAL_RCC_ClockConfig+0x1b8>)
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f003 030f 	and.w	r3, r3, #15
 800258c:	683a      	ldr	r2, [r7, #0]
 800258e:	429a      	cmp	r2, r3
 8002590:	d90c      	bls.n	80025ac <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002592:	4b65      	ldr	r3, [pc, #404]	@ (8002728 <HAL_RCC_ClockConfig+0x1b8>)
 8002594:	683a      	ldr	r2, [r7, #0]
 8002596:	b2d2      	uxtb	r2, r2
 8002598:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800259a:	4b63      	ldr	r3, [pc, #396]	@ (8002728 <HAL_RCC_ClockConfig+0x1b8>)
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f003 030f 	and.w	r3, r3, #15
 80025a2:	683a      	ldr	r2, [r7, #0]
 80025a4:	429a      	cmp	r2, r3
 80025a6:	d001      	beq.n	80025ac <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80025a8:	2301      	movs	r3, #1
 80025aa:	e0b8      	b.n	800271e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f003 0302 	and.w	r3, r3, #2
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d020      	beq.n	80025fa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f003 0304 	and.w	r3, r3, #4
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d005      	beq.n	80025d0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80025c4:	4b59      	ldr	r3, [pc, #356]	@ (800272c <HAL_RCC_ClockConfig+0x1bc>)
 80025c6:	689b      	ldr	r3, [r3, #8]
 80025c8:	4a58      	ldr	r2, [pc, #352]	@ (800272c <HAL_RCC_ClockConfig+0x1bc>)
 80025ca:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80025ce:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f003 0308 	and.w	r3, r3, #8
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d005      	beq.n	80025e8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80025dc:	4b53      	ldr	r3, [pc, #332]	@ (800272c <HAL_RCC_ClockConfig+0x1bc>)
 80025de:	689b      	ldr	r3, [r3, #8]
 80025e0:	4a52      	ldr	r2, [pc, #328]	@ (800272c <HAL_RCC_ClockConfig+0x1bc>)
 80025e2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80025e6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80025e8:	4b50      	ldr	r3, [pc, #320]	@ (800272c <HAL_RCC_ClockConfig+0x1bc>)
 80025ea:	689b      	ldr	r3, [r3, #8]
 80025ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	689b      	ldr	r3, [r3, #8]
 80025f4:	494d      	ldr	r1, [pc, #308]	@ (800272c <HAL_RCC_ClockConfig+0x1bc>)
 80025f6:	4313      	orrs	r3, r2
 80025f8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f003 0301 	and.w	r3, r3, #1
 8002602:	2b00      	cmp	r3, #0
 8002604:	d044      	beq.n	8002690 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	685b      	ldr	r3, [r3, #4]
 800260a:	2b01      	cmp	r3, #1
 800260c:	d107      	bne.n	800261e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800260e:	4b47      	ldr	r3, [pc, #284]	@ (800272c <HAL_RCC_ClockConfig+0x1bc>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002616:	2b00      	cmp	r3, #0
 8002618:	d119      	bne.n	800264e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800261a:	2301      	movs	r3, #1
 800261c:	e07f      	b.n	800271e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	685b      	ldr	r3, [r3, #4]
 8002622:	2b02      	cmp	r3, #2
 8002624:	d003      	beq.n	800262e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800262a:	2b03      	cmp	r3, #3
 800262c:	d107      	bne.n	800263e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800262e:	4b3f      	ldr	r3, [pc, #252]	@ (800272c <HAL_RCC_ClockConfig+0x1bc>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002636:	2b00      	cmp	r3, #0
 8002638:	d109      	bne.n	800264e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800263a:	2301      	movs	r3, #1
 800263c:	e06f      	b.n	800271e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800263e:	4b3b      	ldr	r3, [pc, #236]	@ (800272c <HAL_RCC_ClockConfig+0x1bc>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f003 0302 	and.w	r3, r3, #2
 8002646:	2b00      	cmp	r3, #0
 8002648:	d101      	bne.n	800264e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800264a:	2301      	movs	r3, #1
 800264c:	e067      	b.n	800271e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800264e:	4b37      	ldr	r3, [pc, #220]	@ (800272c <HAL_RCC_ClockConfig+0x1bc>)
 8002650:	689b      	ldr	r3, [r3, #8]
 8002652:	f023 0203 	bic.w	r2, r3, #3
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	685b      	ldr	r3, [r3, #4]
 800265a:	4934      	ldr	r1, [pc, #208]	@ (800272c <HAL_RCC_ClockConfig+0x1bc>)
 800265c:	4313      	orrs	r3, r2
 800265e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002660:	f7ff fbec 	bl	8001e3c <HAL_GetTick>
 8002664:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002666:	e00a      	b.n	800267e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002668:	f7ff fbe8 	bl	8001e3c <HAL_GetTick>
 800266c:	4602      	mov	r2, r0
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	1ad3      	subs	r3, r2, r3
 8002672:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002676:	4293      	cmp	r3, r2
 8002678:	d901      	bls.n	800267e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800267a:	2303      	movs	r3, #3
 800267c:	e04f      	b.n	800271e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800267e:	4b2b      	ldr	r3, [pc, #172]	@ (800272c <HAL_RCC_ClockConfig+0x1bc>)
 8002680:	689b      	ldr	r3, [r3, #8]
 8002682:	f003 020c 	and.w	r2, r3, #12
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	685b      	ldr	r3, [r3, #4]
 800268a:	009b      	lsls	r3, r3, #2
 800268c:	429a      	cmp	r2, r3
 800268e:	d1eb      	bne.n	8002668 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002690:	4b25      	ldr	r3, [pc, #148]	@ (8002728 <HAL_RCC_ClockConfig+0x1b8>)
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f003 030f 	and.w	r3, r3, #15
 8002698:	683a      	ldr	r2, [r7, #0]
 800269a:	429a      	cmp	r2, r3
 800269c:	d20c      	bcs.n	80026b8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800269e:	4b22      	ldr	r3, [pc, #136]	@ (8002728 <HAL_RCC_ClockConfig+0x1b8>)
 80026a0:	683a      	ldr	r2, [r7, #0]
 80026a2:	b2d2      	uxtb	r2, r2
 80026a4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80026a6:	4b20      	ldr	r3, [pc, #128]	@ (8002728 <HAL_RCC_ClockConfig+0x1b8>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f003 030f 	and.w	r3, r3, #15
 80026ae:	683a      	ldr	r2, [r7, #0]
 80026b0:	429a      	cmp	r2, r3
 80026b2:	d001      	beq.n	80026b8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80026b4:	2301      	movs	r3, #1
 80026b6:	e032      	b.n	800271e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f003 0304 	and.w	r3, r3, #4
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d008      	beq.n	80026d6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80026c4:	4b19      	ldr	r3, [pc, #100]	@ (800272c <HAL_RCC_ClockConfig+0x1bc>)
 80026c6:	689b      	ldr	r3, [r3, #8]
 80026c8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	68db      	ldr	r3, [r3, #12]
 80026d0:	4916      	ldr	r1, [pc, #88]	@ (800272c <HAL_RCC_ClockConfig+0x1bc>)
 80026d2:	4313      	orrs	r3, r2
 80026d4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f003 0308 	and.w	r3, r3, #8
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d009      	beq.n	80026f6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80026e2:	4b12      	ldr	r3, [pc, #72]	@ (800272c <HAL_RCC_ClockConfig+0x1bc>)
 80026e4:	689b      	ldr	r3, [r3, #8]
 80026e6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	691b      	ldr	r3, [r3, #16]
 80026ee:	00db      	lsls	r3, r3, #3
 80026f0:	490e      	ldr	r1, [pc, #56]	@ (800272c <HAL_RCC_ClockConfig+0x1bc>)
 80026f2:	4313      	orrs	r3, r2
 80026f4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80026f6:	f000 f855 	bl	80027a4 <HAL_RCC_GetSysClockFreq>
 80026fa:	4602      	mov	r2, r0
 80026fc:	4b0b      	ldr	r3, [pc, #44]	@ (800272c <HAL_RCC_ClockConfig+0x1bc>)
 80026fe:	689b      	ldr	r3, [r3, #8]
 8002700:	091b      	lsrs	r3, r3, #4
 8002702:	f003 030f 	and.w	r3, r3, #15
 8002706:	490a      	ldr	r1, [pc, #40]	@ (8002730 <HAL_RCC_ClockConfig+0x1c0>)
 8002708:	5ccb      	ldrb	r3, [r1, r3]
 800270a:	fa22 f303 	lsr.w	r3, r2, r3
 800270e:	4a09      	ldr	r2, [pc, #36]	@ (8002734 <HAL_RCC_ClockConfig+0x1c4>)
 8002710:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002712:	4b09      	ldr	r3, [pc, #36]	@ (8002738 <HAL_RCC_ClockConfig+0x1c8>)
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	4618      	mov	r0, r3
 8002718:	f7ff fb4c 	bl	8001db4 <HAL_InitTick>

  return HAL_OK;
 800271c:	2300      	movs	r3, #0
}
 800271e:	4618      	mov	r0, r3
 8002720:	3710      	adds	r7, #16
 8002722:	46bd      	mov	sp, r7
 8002724:	bd80      	pop	{r7, pc}
 8002726:	bf00      	nop
 8002728:	40023c00 	.word	0x40023c00
 800272c:	40023800 	.word	0x40023800
 8002730:	08007520 	.word	0x08007520
 8002734:	20000018 	.word	0x20000018
 8002738:	2000001c 	.word	0x2000001c

0800273c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800273c:	b480      	push	{r7}
 800273e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002740:	4b03      	ldr	r3, [pc, #12]	@ (8002750 <HAL_RCC_GetHCLKFreq+0x14>)
 8002742:	681b      	ldr	r3, [r3, #0]
}
 8002744:	4618      	mov	r0, r3
 8002746:	46bd      	mov	sp, r7
 8002748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274c:	4770      	bx	lr
 800274e:	bf00      	nop
 8002750:	20000018 	.word	0x20000018

08002754 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002758:	f7ff fff0 	bl	800273c <HAL_RCC_GetHCLKFreq>
 800275c:	4602      	mov	r2, r0
 800275e:	4b05      	ldr	r3, [pc, #20]	@ (8002774 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002760:	689b      	ldr	r3, [r3, #8]
 8002762:	0a9b      	lsrs	r3, r3, #10
 8002764:	f003 0307 	and.w	r3, r3, #7
 8002768:	4903      	ldr	r1, [pc, #12]	@ (8002778 <HAL_RCC_GetPCLK1Freq+0x24>)
 800276a:	5ccb      	ldrb	r3, [r1, r3]
 800276c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002770:	4618      	mov	r0, r3
 8002772:	bd80      	pop	{r7, pc}
 8002774:	40023800 	.word	0x40023800
 8002778:	08007530 	.word	0x08007530

0800277c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002780:	f7ff ffdc 	bl	800273c <HAL_RCC_GetHCLKFreq>
 8002784:	4602      	mov	r2, r0
 8002786:	4b05      	ldr	r3, [pc, #20]	@ (800279c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002788:	689b      	ldr	r3, [r3, #8]
 800278a:	0b5b      	lsrs	r3, r3, #13
 800278c:	f003 0307 	and.w	r3, r3, #7
 8002790:	4903      	ldr	r1, [pc, #12]	@ (80027a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002792:	5ccb      	ldrb	r3, [r1, r3]
 8002794:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002798:	4618      	mov	r0, r3
 800279a:	bd80      	pop	{r7, pc}
 800279c:	40023800 	.word	0x40023800
 80027a0:	08007530 	.word	0x08007530

080027a4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80027a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80027a8:	b0a6      	sub	sp, #152	@ 0x98
 80027aa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80027ac:	2300      	movs	r3, #0
 80027ae:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 80027b2:	2300      	movs	r3, #0
 80027b4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 80027b8:	2300      	movs	r3, #0
 80027ba:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 80027be:	2300      	movs	r3, #0
 80027c0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 80027c4:	2300      	movs	r3, #0
 80027c6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80027ca:	4bc8      	ldr	r3, [pc, #800]	@ (8002aec <HAL_RCC_GetSysClockFreq+0x348>)
 80027cc:	689b      	ldr	r3, [r3, #8]
 80027ce:	f003 030c 	and.w	r3, r3, #12
 80027d2:	2b0c      	cmp	r3, #12
 80027d4:	f200 817e 	bhi.w	8002ad4 <HAL_RCC_GetSysClockFreq+0x330>
 80027d8:	a201      	add	r2, pc, #4	@ (adr r2, 80027e0 <HAL_RCC_GetSysClockFreq+0x3c>)
 80027da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027de:	bf00      	nop
 80027e0:	08002815 	.word	0x08002815
 80027e4:	08002ad5 	.word	0x08002ad5
 80027e8:	08002ad5 	.word	0x08002ad5
 80027ec:	08002ad5 	.word	0x08002ad5
 80027f0:	0800281d 	.word	0x0800281d
 80027f4:	08002ad5 	.word	0x08002ad5
 80027f8:	08002ad5 	.word	0x08002ad5
 80027fc:	08002ad5 	.word	0x08002ad5
 8002800:	08002825 	.word	0x08002825
 8002804:	08002ad5 	.word	0x08002ad5
 8002808:	08002ad5 	.word	0x08002ad5
 800280c:	08002ad5 	.word	0x08002ad5
 8002810:	0800298f 	.word	0x0800298f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002814:	4bb6      	ldr	r3, [pc, #728]	@ (8002af0 <HAL_RCC_GetSysClockFreq+0x34c>)
 8002816:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 800281a:	e15f      	b.n	8002adc <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800281c:	4bb5      	ldr	r3, [pc, #724]	@ (8002af4 <HAL_RCC_GetSysClockFreq+0x350>)
 800281e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002822:	e15b      	b.n	8002adc <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002824:	4bb1      	ldr	r3, [pc, #708]	@ (8002aec <HAL_RCC_GetSysClockFreq+0x348>)
 8002826:	685b      	ldr	r3, [r3, #4]
 8002828:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800282c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002830:	4bae      	ldr	r3, [pc, #696]	@ (8002aec <HAL_RCC_GetSysClockFreq+0x348>)
 8002832:	685b      	ldr	r3, [r3, #4]
 8002834:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002838:	2b00      	cmp	r3, #0
 800283a:	d031      	beq.n	80028a0 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800283c:	4bab      	ldr	r3, [pc, #684]	@ (8002aec <HAL_RCC_GetSysClockFreq+0x348>)
 800283e:	685b      	ldr	r3, [r3, #4]
 8002840:	099b      	lsrs	r3, r3, #6
 8002842:	2200      	movs	r2, #0
 8002844:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002846:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002848:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800284a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800284e:	663b      	str	r3, [r7, #96]	@ 0x60
 8002850:	2300      	movs	r3, #0
 8002852:	667b      	str	r3, [r7, #100]	@ 0x64
 8002854:	4ba7      	ldr	r3, [pc, #668]	@ (8002af4 <HAL_RCC_GetSysClockFreq+0x350>)
 8002856:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800285a:	462a      	mov	r2, r5
 800285c:	fb03 f202 	mul.w	r2, r3, r2
 8002860:	2300      	movs	r3, #0
 8002862:	4621      	mov	r1, r4
 8002864:	fb01 f303 	mul.w	r3, r1, r3
 8002868:	4413      	add	r3, r2
 800286a:	4aa2      	ldr	r2, [pc, #648]	@ (8002af4 <HAL_RCC_GetSysClockFreq+0x350>)
 800286c:	4621      	mov	r1, r4
 800286e:	fba1 1202 	umull	r1, r2, r1, r2
 8002872:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002874:	460a      	mov	r2, r1
 8002876:	67ba      	str	r2, [r7, #120]	@ 0x78
 8002878:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800287a:	4413      	add	r3, r2
 800287c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800287e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002882:	2200      	movs	r2, #0
 8002884:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002886:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002888:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800288c:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8002890:	f7fe f9fa 	bl	8000c88 <__aeabi_uldivmod>
 8002894:	4602      	mov	r2, r0
 8002896:	460b      	mov	r3, r1
 8002898:	4613      	mov	r3, r2
 800289a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800289e:	e064      	b.n	800296a <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80028a0:	4b92      	ldr	r3, [pc, #584]	@ (8002aec <HAL_RCC_GetSysClockFreq+0x348>)
 80028a2:	685b      	ldr	r3, [r3, #4]
 80028a4:	099b      	lsrs	r3, r3, #6
 80028a6:	2200      	movs	r2, #0
 80028a8:	653b      	str	r3, [r7, #80]	@ 0x50
 80028aa:	657a      	str	r2, [r7, #84]	@ 0x54
 80028ac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80028ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80028b2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80028b4:	2300      	movs	r3, #0
 80028b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80028b8:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 80028bc:	4622      	mov	r2, r4
 80028be:	462b      	mov	r3, r5
 80028c0:	f04f 0000 	mov.w	r0, #0
 80028c4:	f04f 0100 	mov.w	r1, #0
 80028c8:	0159      	lsls	r1, r3, #5
 80028ca:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80028ce:	0150      	lsls	r0, r2, #5
 80028d0:	4602      	mov	r2, r0
 80028d2:	460b      	mov	r3, r1
 80028d4:	4621      	mov	r1, r4
 80028d6:	1a51      	subs	r1, r2, r1
 80028d8:	6139      	str	r1, [r7, #16]
 80028da:	4629      	mov	r1, r5
 80028dc:	eb63 0301 	sbc.w	r3, r3, r1
 80028e0:	617b      	str	r3, [r7, #20]
 80028e2:	f04f 0200 	mov.w	r2, #0
 80028e6:	f04f 0300 	mov.w	r3, #0
 80028ea:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80028ee:	4659      	mov	r1, fp
 80028f0:	018b      	lsls	r3, r1, #6
 80028f2:	4651      	mov	r1, sl
 80028f4:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80028f8:	4651      	mov	r1, sl
 80028fa:	018a      	lsls	r2, r1, #6
 80028fc:	4651      	mov	r1, sl
 80028fe:	ebb2 0801 	subs.w	r8, r2, r1
 8002902:	4659      	mov	r1, fp
 8002904:	eb63 0901 	sbc.w	r9, r3, r1
 8002908:	f04f 0200 	mov.w	r2, #0
 800290c:	f04f 0300 	mov.w	r3, #0
 8002910:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002914:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002918:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800291c:	4690      	mov	r8, r2
 800291e:	4699      	mov	r9, r3
 8002920:	4623      	mov	r3, r4
 8002922:	eb18 0303 	adds.w	r3, r8, r3
 8002926:	60bb      	str	r3, [r7, #8]
 8002928:	462b      	mov	r3, r5
 800292a:	eb49 0303 	adc.w	r3, r9, r3
 800292e:	60fb      	str	r3, [r7, #12]
 8002930:	f04f 0200 	mov.w	r2, #0
 8002934:	f04f 0300 	mov.w	r3, #0
 8002938:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800293c:	4629      	mov	r1, r5
 800293e:	028b      	lsls	r3, r1, #10
 8002940:	4621      	mov	r1, r4
 8002942:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002946:	4621      	mov	r1, r4
 8002948:	028a      	lsls	r2, r1, #10
 800294a:	4610      	mov	r0, r2
 800294c:	4619      	mov	r1, r3
 800294e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002952:	2200      	movs	r2, #0
 8002954:	643b      	str	r3, [r7, #64]	@ 0x40
 8002956:	647a      	str	r2, [r7, #68]	@ 0x44
 8002958:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800295c:	f7fe f994 	bl	8000c88 <__aeabi_uldivmod>
 8002960:	4602      	mov	r2, r0
 8002962:	460b      	mov	r3, r1
 8002964:	4613      	mov	r3, r2
 8002966:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800296a:	4b60      	ldr	r3, [pc, #384]	@ (8002aec <HAL_RCC_GetSysClockFreq+0x348>)
 800296c:	685b      	ldr	r3, [r3, #4]
 800296e:	0c1b      	lsrs	r3, r3, #16
 8002970:	f003 0303 	and.w	r3, r3, #3
 8002974:	3301      	adds	r3, #1
 8002976:	005b      	lsls	r3, r3, #1
 8002978:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 800297c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002980:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002984:	fbb2 f3f3 	udiv	r3, r2, r3
 8002988:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 800298c:	e0a6      	b.n	8002adc <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800298e:	4b57      	ldr	r3, [pc, #348]	@ (8002aec <HAL_RCC_GetSysClockFreq+0x348>)
 8002990:	685b      	ldr	r3, [r3, #4]
 8002992:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002996:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800299a:	4b54      	ldr	r3, [pc, #336]	@ (8002aec <HAL_RCC_GetSysClockFreq+0x348>)
 800299c:	685b      	ldr	r3, [r3, #4]
 800299e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d02a      	beq.n	80029fc <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80029a6:	4b51      	ldr	r3, [pc, #324]	@ (8002aec <HAL_RCC_GetSysClockFreq+0x348>)
 80029a8:	685b      	ldr	r3, [r3, #4]
 80029aa:	099b      	lsrs	r3, r3, #6
 80029ac:	2200      	movs	r2, #0
 80029ae:	63bb      	str	r3, [r7, #56]	@ 0x38
 80029b0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80029b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80029b4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80029b8:	2100      	movs	r1, #0
 80029ba:	4b4e      	ldr	r3, [pc, #312]	@ (8002af4 <HAL_RCC_GetSysClockFreq+0x350>)
 80029bc:	fb03 f201 	mul.w	r2, r3, r1
 80029c0:	2300      	movs	r3, #0
 80029c2:	fb00 f303 	mul.w	r3, r0, r3
 80029c6:	4413      	add	r3, r2
 80029c8:	4a4a      	ldr	r2, [pc, #296]	@ (8002af4 <HAL_RCC_GetSysClockFreq+0x350>)
 80029ca:	fba0 1202 	umull	r1, r2, r0, r2
 80029ce:	677a      	str	r2, [r7, #116]	@ 0x74
 80029d0:	460a      	mov	r2, r1
 80029d2:	673a      	str	r2, [r7, #112]	@ 0x70
 80029d4:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80029d6:	4413      	add	r3, r2
 80029d8:	677b      	str	r3, [r7, #116]	@ 0x74
 80029da:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80029de:	2200      	movs	r2, #0
 80029e0:	633b      	str	r3, [r7, #48]	@ 0x30
 80029e2:	637a      	str	r2, [r7, #52]	@ 0x34
 80029e4:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80029e8:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 80029ec:	f7fe f94c 	bl	8000c88 <__aeabi_uldivmod>
 80029f0:	4602      	mov	r2, r0
 80029f2:	460b      	mov	r3, r1
 80029f4:	4613      	mov	r3, r2
 80029f6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80029fa:	e05b      	b.n	8002ab4 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80029fc:	4b3b      	ldr	r3, [pc, #236]	@ (8002aec <HAL_RCC_GetSysClockFreq+0x348>)
 80029fe:	685b      	ldr	r3, [r3, #4]
 8002a00:	099b      	lsrs	r3, r3, #6
 8002a02:	2200      	movs	r2, #0
 8002a04:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002a06:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002a08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a0e:	623b      	str	r3, [r7, #32]
 8002a10:	2300      	movs	r3, #0
 8002a12:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a14:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002a18:	4642      	mov	r2, r8
 8002a1a:	464b      	mov	r3, r9
 8002a1c:	f04f 0000 	mov.w	r0, #0
 8002a20:	f04f 0100 	mov.w	r1, #0
 8002a24:	0159      	lsls	r1, r3, #5
 8002a26:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002a2a:	0150      	lsls	r0, r2, #5
 8002a2c:	4602      	mov	r2, r0
 8002a2e:	460b      	mov	r3, r1
 8002a30:	4641      	mov	r1, r8
 8002a32:	ebb2 0a01 	subs.w	sl, r2, r1
 8002a36:	4649      	mov	r1, r9
 8002a38:	eb63 0b01 	sbc.w	fp, r3, r1
 8002a3c:	f04f 0200 	mov.w	r2, #0
 8002a40:	f04f 0300 	mov.w	r3, #0
 8002a44:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002a48:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002a4c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002a50:	ebb2 040a 	subs.w	r4, r2, sl
 8002a54:	eb63 050b 	sbc.w	r5, r3, fp
 8002a58:	f04f 0200 	mov.w	r2, #0
 8002a5c:	f04f 0300 	mov.w	r3, #0
 8002a60:	00eb      	lsls	r3, r5, #3
 8002a62:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002a66:	00e2      	lsls	r2, r4, #3
 8002a68:	4614      	mov	r4, r2
 8002a6a:	461d      	mov	r5, r3
 8002a6c:	4643      	mov	r3, r8
 8002a6e:	18e3      	adds	r3, r4, r3
 8002a70:	603b      	str	r3, [r7, #0]
 8002a72:	464b      	mov	r3, r9
 8002a74:	eb45 0303 	adc.w	r3, r5, r3
 8002a78:	607b      	str	r3, [r7, #4]
 8002a7a:	f04f 0200 	mov.w	r2, #0
 8002a7e:	f04f 0300 	mov.w	r3, #0
 8002a82:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002a86:	4629      	mov	r1, r5
 8002a88:	028b      	lsls	r3, r1, #10
 8002a8a:	4621      	mov	r1, r4
 8002a8c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002a90:	4621      	mov	r1, r4
 8002a92:	028a      	lsls	r2, r1, #10
 8002a94:	4610      	mov	r0, r2
 8002a96:	4619      	mov	r1, r3
 8002a98:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	61bb      	str	r3, [r7, #24]
 8002aa0:	61fa      	str	r2, [r7, #28]
 8002aa2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002aa6:	f7fe f8ef 	bl	8000c88 <__aeabi_uldivmod>
 8002aaa:	4602      	mov	r2, r0
 8002aac:	460b      	mov	r3, r1
 8002aae:	4613      	mov	r3, r2
 8002ab0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002ab4:	4b0d      	ldr	r3, [pc, #52]	@ (8002aec <HAL_RCC_GetSysClockFreq+0x348>)
 8002ab6:	685b      	ldr	r3, [r3, #4]
 8002ab8:	0f1b      	lsrs	r3, r3, #28
 8002aba:	f003 0307 	and.w	r3, r3, #7
 8002abe:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 8002ac2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002ac6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002aca:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ace:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002ad2:	e003      	b.n	8002adc <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002ad4:	4b06      	ldr	r3, [pc, #24]	@ (8002af0 <HAL_RCC_GetSysClockFreq+0x34c>)
 8002ad6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002ada:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002adc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	3798      	adds	r7, #152	@ 0x98
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002aea:	bf00      	nop
 8002aec:	40023800 	.word	0x40023800
 8002af0:	00f42400 	.word	0x00f42400
 8002af4:	017d7840 	.word	0x017d7840

08002af8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	b086      	sub	sp, #24
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d101      	bne.n	8002b0a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002b06:	2301      	movs	r3, #1
 8002b08:	e28d      	b.n	8003026 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f003 0301 	and.w	r3, r3, #1
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	f000 8083 	beq.w	8002c1e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002b18:	4b94      	ldr	r3, [pc, #592]	@ (8002d6c <HAL_RCC_OscConfig+0x274>)
 8002b1a:	689b      	ldr	r3, [r3, #8]
 8002b1c:	f003 030c 	and.w	r3, r3, #12
 8002b20:	2b04      	cmp	r3, #4
 8002b22:	d019      	beq.n	8002b58 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002b24:	4b91      	ldr	r3, [pc, #580]	@ (8002d6c <HAL_RCC_OscConfig+0x274>)
 8002b26:	689b      	ldr	r3, [r3, #8]
 8002b28:	f003 030c 	and.w	r3, r3, #12
        || \
 8002b2c:	2b08      	cmp	r3, #8
 8002b2e:	d106      	bne.n	8002b3e <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002b30:	4b8e      	ldr	r3, [pc, #568]	@ (8002d6c <HAL_RCC_OscConfig+0x274>)
 8002b32:	685b      	ldr	r3, [r3, #4]
 8002b34:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b38:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002b3c:	d00c      	beq.n	8002b58 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002b3e:	4b8b      	ldr	r3, [pc, #556]	@ (8002d6c <HAL_RCC_OscConfig+0x274>)
 8002b40:	689b      	ldr	r3, [r3, #8]
 8002b42:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002b46:	2b0c      	cmp	r3, #12
 8002b48:	d112      	bne.n	8002b70 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002b4a:	4b88      	ldr	r3, [pc, #544]	@ (8002d6c <HAL_RCC_OscConfig+0x274>)
 8002b4c:	685b      	ldr	r3, [r3, #4]
 8002b4e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b52:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002b56:	d10b      	bne.n	8002b70 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b58:	4b84      	ldr	r3, [pc, #528]	@ (8002d6c <HAL_RCC_OscConfig+0x274>)
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d05b      	beq.n	8002c1c <HAL_RCC_OscConfig+0x124>
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	685b      	ldr	r3, [r3, #4]
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d157      	bne.n	8002c1c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002b6c:	2301      	movs	r3, #1
 8002b6e:	e25a      	b.n	8003026 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	685b      	ldr	r3, [r3, #4]
 8002b74:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b78:	d106      	bne.n	8002b88 <HAL_RCC_OscConfig+0x90>
 8002b7a:	4b7c      	ldr	r3, [pc, #496]	@ (8002d6c <HAL_RCC_OscConfig+0x274>)
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	4a7b      	ldr	r2, [pc, #492]	@ (8002d6c <HAL_RCC_OscConfig+0x274>)
 8002b80:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b84:	6013      	str	r3, [r2, #0]
 8002b86:	e01d      	b.n	8002bc4 <HAL_RCC_OscConfig+0xcc>
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	685b      	ldr	r3, [r3, #4]
 8002b8c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002b90:	d10c      	bne.n	8002bac <HAL_RCC_OscConfig+0xb4>
 8002b92:	4b76      	ldr	r3, [pc, #472]	@ (8002d6c <HAL_RCC_OscConfig+0x274>)
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	4a75      	ldr	r2, [pc, #468]	@ (8002d6c <HAL_RCC_OscConfig+0x274>)
 8002b98:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002b9c:	6013      	str	r3, [r2, #0]
 8002b9e:	4b73      	ldr	r3, [pc, #460]	@ (8002d6c <HAL_RCC_OscConfig+0x274>)
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	4a72      	ldr	r2, [pc, #456]	@ (8002d6c <HAL_RCC_OscConfig+0x274>)
 8002ba4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ba8:	6013      	str	r3, [r2, #0]
 8002baa:	e00b      	b.n	8002bc4 <HAL_RCC_OscConfig+0xcc>
 8002bac:	4b6f      	ldr	r3, [pc, #444]	@ (8002d6c <HAL_RCC_OscConfig+0x274>)
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	4a6e      	ldr	r2, [pc, #440]	@ (8002d6c <HAL_RCC_OscConfig+0x274>)
 8002bb2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002bb6:	6013      	str	r3, [r2, #0]
 8002bb8:	4b6c      	ldr	r3, [pc, #432]	@ (8002d6c <HAL_RCC_OscConfig+0x274>)
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	4a6b      	ldr	r2, [pc, #428]	@ (8002d6c <HAL_RCC_OscConfig+0x274>)
 8002bbe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002bc2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	685b      	ldr	r3, [r3, #4]
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d013      	beq.n	8002bf4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bcc:	f7ff f936 	bl	8001e3c <HAL_GetTick>
 8002bd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bd2:	e008      	b.n	8002be6 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002bd4:	f7ff f932 	bl	8001e3c <HAL_GetTick>
 8002bd8:	4602      	mov	r2, r0
 8002bda:	693b      	ldr	r3, [r7, #16]
 8002bdc:	1ad3      	subs	r3, r2, r3
 8002bde:	2b64      	cmp	r3, #100	@ 0x64
 8002be0:	d901      	bls.n	8002be6 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002be2:	2303      	movs	r3, #3
 8002be4:	e21f      	b.n	8003026 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002be6:	4b61      	ldr	r3, [pc, #388]	@ (8002d6c <HAL_RCC_OscConfig+0x274>)
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d0f0      	beq.n	8002bd4 <HAL_RCC_OscConfig+0xdc>
 8002bf2:	e014      	b.n	8002c1e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bf4:	f7ff f922 	bl	8001e3c <HAL_GetTick>
 8002bf8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002bfa:	e008      	b.n	8002c0e <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002bfc:	f7ff f91e 	bl	8001e3c <HAL_GetTick>
 8002c00:	4602      	mov	r2, r0
 8002c02:	693b      	ldr	r3, [r7, #16]
 8002c04:	1ad3      	subs	r3, r2, r3
 8002c06:	2b64      	cmp	r3, #100	@ 0x64
 8002c08:	d901      	bls.n	8002c0e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8002c0a:	2303      	movs	r3, #3
 8002c0c:	e20b      	b.n	8003026 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c0e:	4b57      	ldr	r3, [pc, #348]	@ (8002d6c <HAL_RCC_OscConfig+0x274>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d1f0      	bne.n	8002bfc <HAL_RCC_OscConfig+0x104>
 8002c1a:	e000      	b.n	8002c1e <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c1c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f003 0302 	and.w	r3, r3, #2
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d06f      	beq.n	8002d0a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002c2a:	4b50      	ldr	r3, [pc, #320]	@ (8002d6c <HAL_RCC_OscConfig+0x274>)
 8002c2c:	689b      	ldr	r3, [r3, #8]
 8002c2e:	f003 030c 	and.w	r3, r3, #12
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d017      	beq.n	8002c66 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002c36:	4b4d      	ldr	r3, [pc, #308]	@ (8002d6c <HAL_RCC_OscConfig+0x274>)
 8002c38:	689b      	ldr	r3, [r3, #8]
 8002c3a:	f003 030c 	and.w	r3, r3, #12
        || \
 8002c3e:	2b08      	cmp	r3, #8
 8002c40:	d105      	bne.n	8002c4e <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002c42:	4b4a      	ldr	r3, [pc, #296]	@ (8002d6c <HAL_RCC_OscConfig+0x274>)
 8002c44:	685b      	ldr	r3, [r3, #4]
 8002c46:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d00b      	beq.n	8002c66 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002c4e:	4b47      	ldr	r3, [pc, #284]	@ (8002d6c <HAL_RCC_OscConfig+0x274>)
 8002c50:	689b      	ldr	r3, [r3, #8]
 8002c52:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002c56:	2b0c      	cmp	r3, #12
 8002c58:	d11c      	bne.n	8002c94 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002c5a:	4b44      	ldr	r3, [pc, #272]	@ (8002d6c <HAL_RCC_OscConfig+0x274>)
 8002c5c:	685b      	ldr	r3, [r3, #4]
 8002c5e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d116      	bne.n	8002c94 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c66:	4b41      	ldr	r3, [pc, #260]	@ (8002d6c <HAL_RCC_OscConfig+0x274>)
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f003 0302 	and.w	r3, r3, #2
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d005      	beq.n	8002c7e <HAL_RCC_OscConfig+0x186>
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	68db      	ldr	r3, [r3, #12]
 8002c76:	2b01      	cmp	r3, #1
 8002c78:	d001      	beq.n	8002c7e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002c7a:	2301      	movs	r3, #1
 8002c7c:	e1d3      	b.n	8003026 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c7e:	4b3b      	ldr	r3, [pc, #236]	@ (8002d6c <HAL_RCC_OscConfig+0x274>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	691b      	ldr	r3, [r3, #16]
 8002c8a:	00db      	lsls	r3, r3, #3
 8002c8c:	4937      	ldr	r1, [pc, #220]	@ (8002d6c <HAL_RCC_OscConfig+0x274>)
 8002c8e:	4313      	orrs	r3, r2
 8002c90:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c92:	e03a      	b.n	8002d0a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	68db      	ldr	r3, [r3, #12]
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d020      	beq.n	8002cde <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c9c:	4b34      	ldr	r3, [pc, #208]	@ (8002d70 <HAL_RCC_OscConfig+0x278>)
 8002c9e:	2201      	movs	r2, #1
 8002ca0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ca2:	f7ff f8cb 	bl	8001e3c <HAL_GetTick>
 8002ca6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ca8:	e008      	b.n	8002cbc <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002caa:	f7ff f8c7 	bl	8001e3c <HAL_GetTick>
 8002cae:	4602      	mov	r2, r0
 8002cb0:	693b      	ldr	r3, [r7, #16]
 8002cb2:	1ad3      	subs	r3, r2, r3
 8002cb4:	2b02      	cmp	r3, #2
 8002cb6:	d901      	bls.n	8002cbc <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002cb8:	2303      	movs	r3, #3
 8002cba:	e1b4      	b.n	8003026 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cbc:	4b2b      	ldr	r3, [pc, #172]	@ (8002d6c <HAL_RCC_OscConfig+0x274>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f003 0302 	and.w	r3, r3, #2
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d0f0      	beq.n	8002caa <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cc8:	4b28      	ldr	r3, [pc, #160]	@ (8002d6c <HAL_RCC_OscConfig+0x274>)
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	691b      	ldr	r3, [r3, #16]
 8002cd4:	00db      	lsls	r3, r3, #3
 8002cd6:	4925      	ldr	r1, [pc, #148]	@ (8002d6c <HAL_RCC_OscConfig+0x274>)
 8002cd8:	4313      	orrs	r3, r2
 8002cda:	600b      	str	r3, [r1, #0]
 8002cdc:	e015      	b.n	8002d0a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002cde:	4b24      	ldr	r3, [pc, #144]	@ (8002d70 <HAL_RCC_OscConfig+0x278>)
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ce4:	f7ff f8aa 	bl	8001e3c <HAL_GetTick>
 8002ce8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002cea:	e008      	b.n	8002cfe <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002cec:	f7ff f8a6 	bl	8001e3c <HAL_GetTick>
 8002cf0:	4602      	mov	r2, r0
 8002cf2:	693b      	ldr	r3, [r7, #16]
 8002cf4:	1ad3      	subs	r3, r2, r3
 8002cf6:	2b02      	cmp	r3, #2
 8002cf8:	d901      	bls.n	8002cfe <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002cfa:	2303      	movs	r3, #3
 8002cfc:	e193      	b.n	8003026 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002cfe:	4b1b      	ldr	r3, [pc, #108]	@ (8002d6c <HAL_RCC_OscConfig+0x274>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f003 0302 	and.w	r3, r3, #2
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d1f0      	bne.n	8002cec <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f003 0308 	and.w	r3, r3, #8
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d036      	beq.n	8002d84 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	695b      	ldr	r3, [r3, #20]
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d016      	beq.n	8002d4c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002d1e:	4b15      	ldr	r3, [pc, #84]	@ (8002d74 <HAL_RCC_OscConfig+0x27c>)
 8002d20:	2201      	movs	r2, #1
 8002d22:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d24:	f7ff f88a 	bl	8001e3c <HAL_GetTick>
 8002d28:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d2a:	e008      	b.n	8002d3e <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d2c:	f7ff f886 	bl	8001e3c <HAL_GetTick>
 8002d30:	4602      	mov	r2, r0
 8002d32:	693b      	ldr	r3, [r7, #16]
 8002d34:	1ad3      	subs	r3, r2, r3
 8002d36:	2b02      	cmp	r3, #2
 8002d38:	d901      	bls.n	8002d3e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8002d3a:	2303      	movs	r3, #3
 8002d3c:	e173      	b.n	8003026 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d3e:	4b0b      	ldr	r3, [pc, #44]	@ (8002d6c <HAL_RCC_OscConfig+0x274>)
 8002d40:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d42:	f003 0302 	and.w	r3, r3, #2
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d0f0      	beq.n	8002d2c <HAL_RCC_OscConfig+0x234>
 8002d4a:	e01b      	b.n	8002d84 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d4c:	4b09      	ldr	r3, [pc, #36]	@ (8002d74 <HAL_RCC_OscConfig+0x27c>)
 8002d4e:	2200      	movs	r2, #0
 8002d50:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d52:	f7ff f873 	bl	8001e3c <HAL_GetTick>
 8002d56:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d58:	e00e      	b.n	8002d78 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d5a:	f7ff f86f 	bl	8001e3c <HAL_GetTick>
 8002d5e:	4602      	mov	r2, r0
 8002d60:	693b      	ldr	r3, [r7, #16]
 8002d62:	1ad3      	subs	r3, r2, r3
 8002d64:	2b02      	cmp	r3, #2
 8002d66:	d907      	bls.n	8002d78 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002d68:	2303      	movs	r3, #3
 8002d6a:	e15c      	b.n	8003026 <HAL_RCC_OscConfig+0x52e>
 8002d6c:	40023800 	.word	0x40023800
 8002d70:	42470000 	.word	0x42470000
 8002d74:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d78:	4b8a      	ldr	r3, [pc, #552]	@ (8002fa4 <HAL_RCC_OscConfig+0x4ac>)
 8002d7a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d7c:	f003 0302 	and.w	r3, r3, #2
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d1ea      	bne.n	8002d5a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f003 0304 	and.w	r3, r3, #4
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	f000 8097 	beq.w	8002ec0 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d92:	2300      	movs	r3, #0
 8002d94:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d96:	4b83      	ldr	r3, [pc, #524]	@ (8002fa4 <HAL_RCC_OscConfig+0x4ac>)
 8002d98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d10f      	bne.n	8002dc2 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002da2:	2300      	movs	r3, #0
 8002da4:	60bb      	str	r3, [r7, #8]
 8002da6:	4b7f      	ldr	r3, [pc, #508]	@ (8002fa4 <HAL_RCC_OscConfig+0x4ac>)
 8002da8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002daa:	4a7e      	ldr	r2, [pc, #504]	@ (8002fa4 <HAL_RCC_OscConfig+0x4ac>)
 8002dac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002db0:	6413      	str	r3, [r2, #64]	@ 0x40
 8002db2:	4b7c      	ldr	r3, [pc, #496]	@ (8002fa4 <HAL_RCC_OscConfig+0x4ac>)
 8002db4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002db6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002dba:	60bb      	str	r3, [r7, #8]
 8002dbc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002dbe:	2301      	movs	r3, #1
 8002dc0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dc2:	4b79      	ldr	r3, [pc, #484]	@ (8002fa8 <HAL_RCC_OscConfig+0x4b0>)
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d118      	bne.n	8002e00 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002dce:	4b76      	ldr	r3, [pc, #472]	@ (8002fa8 <HAL_RCC_OscConfig+0x4b0>)
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	4a75      	ldr	r2, [pc, #468]	@ (8002fa8 <HAL_RCC_OscConfig+0x4b0>)
 8002dd4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002dd8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002dda:	f7ff f82f 	bl	8001e3c <HAL_GetTick>
 8002dde:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002de0:	e008      	b.n	8002df4 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002de2:	f7ff f82b 	bl	8001e3c <HAL_GetTick>
 8002de6:	4602      	mov	r2, r0
 8002de8:	693b      	ldr	r3, [r7, #16]
 8002dea:	1ad3      	subs	r3, r2, r3
 8002dec:	2b02      	cmp	r3, #2
 8002dee:	d901      	bls.n	8002df4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002df0:	2303      	movs	r3, #3
 8002df2:	e118      	b.n	8003026 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002df4:	4b6c      	ldr	r3, [pc, #432]	@ (8002fa8 <HAL_RCC_OscConfig+0x4b0>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d0f0      	beq.n	8002de2 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	689b      	ldr	r3, [r3, #8]
 8002e04:	2b01      	cmp	r3, #1
 8002e06:	d106      	bne.n	8002e16 <HAL_RCC_OscConfig+0x31e>
 8002e08:	4b66      	ldr	r3, [pc, #408]	@ (8002fa4 <HAL_RCC_OscConfig+0x4ac>)
 8002e0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e0c:	4a65      	ldr	r2, [pc, #404]	@ (8002fa4 <HAL_RCC_OscConfig+0x4ac>)
 8002e0e:	f043 0301 	orr.w	r3, r3, #1
 8002e12:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e14:	e01c      	b.n	8002e50 <HAL_RCC_OscConfig+0x358>
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	689b      	ldr	r3, [r3, #8]
 8002e1a:	2b05      	cmp	r3, #5
 8002e1c:	d10c      	bne.n	8002e38 <HAL_RCC_OscConfig+0x340>
 8002e1e:	4b61      	ldr	r3, [pc, #388]	@ (8002fa4 <HAL_RCC_OscConfig+0x4ac>)
 8002e20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e22:	4a60      	ldr	r2, [pc, #384]	@ (8002fa4 <HAL_RCC_OscConfig+0x4ac>)
 8002e24:	f043 0304 	orr.w	r3, r3, #4
 8002e28:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e2a:	4b5e      	ldr	r3, [pc, #376]	@ (8002fa4 <HAL_RCC_OscConfig+0x4ac>)
 8002e2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e2e:	4a5d      	ldr	r2, [pc, #372]	@ (8002fa4 <HAL_RCC_OscConfig+0x4ac>)
 8002e30:	f043 0301 	orr.w	r3, r3, #1
 8002e34:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e36:	e00b      	b.n	8002e50 <HAL_RCC_OscConfig+0x358>
 8002e38:	4b5a      	ldr	r3, [pc, #360]	@ (8002fa4 <HAL_RCC_OscConfig+0x4ac>)
 8002e3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e3c:	4a59      	ldr	r2, [pc, #356]	@ (8002fa4 <HAL_RCC_OscConfig+0x4ac>)
 8002e3e:	f023 0301 	bic.w	r3, r3, #1
 8002e42:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e44:	4b57      	ldr	r3, [pc, #348]	@ (8002fa4 <HAL_RCC_OscConfig+0x4ac>)
 8002e46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e48:	4a56      	ldr	r2, [pc, #344]	@ (8002fa4 <HAL_RCC_OscConfig+0x4ac>)
 8002e4a:	f023 0304 	bic.w	r3, r3, #4
 8002e4e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	689b      	ldr	r3, [r3, #8]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d015      	beq.n	8002e84 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e58:	f7fe fff0 	bl	8001e3c <HAL_GetTick>
 8002e5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e5e:	e00a      	b.n	8002e76 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e60:	f7fe ffec 	bl	8001e3c <HAL_GetTick>
 8002e64:	4602      	mov	r2, r0
 8002e66:	693b      	ldr	r3, [r7, #16]
 8002e68:	1ad3      	subs	r3, r2, r3
 8002e6a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e6e:	4293      	cmp	r3, r2
 8002e70:	d901      	bls.n	8002e76 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002e72:	2303      	movs	r3, #3
 8002e74:	e0d7      	b.n	8003026 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e76:	4b4b      	ldr	r3, [pc, #300]	@ (8002fa4 <HAL_RCC_OscConfig+0x4ac>)
 8002e78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e7a:	f003 0302 	and.w	r3, r3, #2
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d0ee      	beq.n	8002e60 <HAL_RCC_OscConfig+0x368>
 8002e82:	e014      	b.n	8002eae <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e84:	f7fe ffda 	bl	8001e3c <HAL_GetTick>
 8002e88:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e8a:	e00a      	b.n	8002ea2 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e8c:	f7fe ffd6 	bl	8001e3c <HAL_GetTick>
 8002e90:	4602      	mov	r2, r0
 8002e92:	693b      	ldr	r3, [r7, #16]
 8002e94:	1ad3      	subs	r3, r2, r3
 8002e96:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e9a:	4293      	cmp	r3, r2
 8002e9c:	d901      	bls.n	8002ea2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002e9e:	2303      	movs	r3, #3
 8002ea0:	e0c1      	b.n	8003026 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ea2:	4b40      	ldr	r3, [pc, #256]	@ (8002fa4 <HAL_RCC_OscConfig+0x4ac>)
 8002ea4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ea6:	f003 0302 	and.w	r3, r3, #2
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d1ee      	bne.n	8002e8c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002eae:	7dfb      	ldrb	r3, [r7, #23]
 8002eb0:	2b01      	cmp	r3, #1
 8002eb2:	d105      	bne.n	8002ec0 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002eb4:	4b3b      	ldr	r3, [pc, #236]	@ (8002fa4 <HAL_RCC_OscConfig+0x4ac>)
 8002eb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eb8:	4a3a      	ldr	r2, [pc, #232]	@ (8002fa4 <HAL_RCC_OscConfig+0x4ac>)
 8002eba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002ebe:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	699b      	ldr	r3, [r3, #24]
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	f000 80ad 	beq.w	8003024 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002eca:	4b36      	ldr	r3, [pc, #216]	@ (8002fa4 <HAL_RCC_OscConfig+0x4ac>)
 8002ecc:	689b      	ldr	r3, [r3, #8]
 8002ece:	f003 030c 	and.w	r3, r3, #12
 8002ed2:	2b08      	cmp	r3, #8
 8002ed4:	d060      	beq.n	8002f98 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	699b      	ldr	r3, [r3, #24]
 8002eda:	2b02      	cmp	r3, #2
 8002edc:	d145      	bne.n	8002f6a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ede:	4b33      	ldr	r3, [pc, #204]	@ (8002fac <HAL_RCC_OscConfig+0x4b4>)
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ee4:	f7fe ffaa 	bl	8001e3c <HAL_GetTick>
 8002ee8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002eea:	e008      	b.n	8002efe <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002eec:	f7fe ffa6 	bl	8001e3c <HAL_GetTick>
 8002ef0:	4602      	mov	r2, r0
 8002ef2:	693b      	ldr	r3, [r7, #16]
 8002ef4:	1ad3      	subs	r3, r2, r3
 8002ef6:	2b02      	cmp	r3, #2
 8002ef8:	d901      	bls.n	8002efe <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8002efa:	2303      	movs	r3, #3
 8002efc:	e093      	b.n	8003026 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002efe:	4b29      	ldr	r3, [pc, #164]	@ (8002fa4 <HAL_RCC_OscConfig+0x4ac>)
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d1f0      	bne.n	8002eec <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	69da      	ldr	r2, [r3, #28]
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	6a1b      	ldr	r3, [r3, #32]
 8002f12:	431a      	orrs	r2, r3
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f18:	019b      	lsls	r3, r3, #6
 8002f1a:	431a      	orrs	r2, r3
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f20:	085b      	lsrs	r3, r3, #1
 8002f22:	3b01      	subs	r3, #1
 8002f24:	041b      	lsls	r3, r3, #16
 8002f26:	431a      	orrs	r2, r3
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f2c:	061b      	lsls	r3, r3, #24
 8002f2e:	431a      	orrs	r2, r3
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f34:	071b      	lsls	r3, r3, #28
 8002f36:	491b      	ldr	r1, [pc, #108]	@ (8002fa4 <HAL_RCC_OscConfig+0x4ac>)
 8002f38:	4313      	orrs	r3, r2
 8002f3a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002f3c:	4b1b      	ldr	r3, [pc, #108]	@ (8002fac <HAL_RCC_OscConfig+0x4b4>)
 8002f3e:	2201      	movs	r2, #1
 8002f40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f42:	f7fe ff7b 	bl	8001e3c <HAL_GetTick>
 8002f46:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f48:	e008      	b.n	8002f5c <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f4a:	f7fe ff77 	bl	8001e3c <HAL_GetTick>
 8002f4e:	4602      	mov	r2, r0
 8002f50:	693b      	ldr	r3, [r7, #16]
 8002f52:	1ad3      	subs	r3, r2, r3
 8002f54:	2b02      	cmp	r3, #2
 8002f56:	d901      	bls.n	8002f5c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002f58:	2303      	movs	r3, #3
 8002f5a:	e064      	b.n	8003026 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f5c:	4b11      	ldr	r3, [pc, #68]	@ (8002fa4 <HAL_RCC_OscConfig+0x4ac>)
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d0f0      	beq.n	8002f4a <HAL_RCC_OscConfig+0x452>
 8002f68:	e05c      	b.n	8003024 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f6a:	4b10      	ldr	r3, [pc, #64]	@ (8002fac <HAL_RCC_OscConfig+0x4b4>)
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f70:	f7fe ff64 	bl	8001e3c <HAL_GetTick>
 8002f74:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f76:	e008      	b.n	8002f8a <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f78:	f7fe ff60 	bl	8001e3c <HAL_GetTick>
 8002f7c:	4602      	mov	r2, r0
 8002f7e:	693b      	ldr	r3, [r7, #16]
 8002f80:	1ad3      	subs	r3, r2, r3
 8002f82:	2b02      	cmp	r3, #2
 8002f84:	d901      	bls.n	8002f8a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002f86:	2303      	movs	r3, #3
 8002f88:	e04d      	b.n	8003026 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f8a:	4b06      	ldr	r3, [pc, #24]	@ (8002fa4 <HAL_RCC_OscConfig+0x4ac>)
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d1f0      	bne.n	8002f78 <HAL_RCC_OscConfig+0x480>
 8002f96:	e045      	b.n	8003024 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	699b      	ldr	r3, [r3, #24]
 8002f9c:	2b01      	cmp	r3, #1
 8002f9e:	d107      	bne.n	8002fb0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002fa0:	2301      	movs	r3, #1
 8002fa2:	e040      	b.n	8003026 <HAL_RCC_OscConfig+0x52e>
 8002fa4:	40023800 	.word	0x40023800
 8002fa8:	40007000 	.word	0x40007000
 8002fac:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002fb0:	4b1f      	ldr	r3, [pc, #124]	@ (8003030 <HAL_RCC_OscConfig+0x538>)
 8002fb2:	685b      	ldr	r3, [r3, #4]
 8002fb4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	699b      	ldr	r3, [r3, #24]
 8002fba:	2b01      	cmp	r3, #1
 8002fbc:	d030      	beq.n	8003020 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002fc8:	429a      	cmp	r2, r3
 8002fca:	d129      	bne.n	8003020 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fd6:	429a      	cmp	r2, r3
 8002fd8:	d122      	bne.n	8003020 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002fda:	68fa      	ldr	r2, [r7, #12]
 8002fdc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002fe0:	4013      	ands	r3, r2
 8002fe2:	687a      	ldr	r2, [r7, #4]
 8002fe4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002fe6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002fe8:	4293      	cmp	r3, r2
 8002fea:	d119      	bne.n	8003020 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ff6:	085b      	lsrs	r3, r3, #1
 8002ff8:	3b01      	subs	r3, #1
 8002ffa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002ffc:	429a      	cmp	r2, r3
 8002ffe:	d10f      	bne.n	8003020 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800300a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800300c:	429a      	cmp	r2, r3
 800300e:	d107      	bne.n	8003020 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800301a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800301c:	429a      	cmp	r2, r3
 800301e:	d001      	beq.n	8003024 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003020:	2301      	movs	r3, #1
 8003022:	e000      	b.n	8003026 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003024:	2300      	movs	r3, #0
}
 8003026:	4618      	mov	r0, r3
 8003028:	3718      	adds	r7, #24
 800302a:	46bd      	mov	sp, r7
 800302c:	bd80      	pop	{r7, pc}
 800302e:	bf00      	nop
 8003030:	40023800 	.word	0x40023800

08003034 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	b082      	sub	sp, #8
 8003038:	af00      	add	r7, sp, #0
 800303a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2b00      	cmp	r3, #0
 8003040:	d101      	bne.n	8003046 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003042:	2301      	movs	r3, #1
 8003044:	e041      	b.n	80030ca <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800304c:	b2db      	uxtb	r3, r3
 800304e:	2b00      	cmp	r3, #0
 8003050:	d106      	bne.n	8003060 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	2200      	movs	r2, #0
 8003056:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800305a:	6878      	ldr	r0, [r7, #4]
 800305c:	f7fe fc94 	bl	8001988 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	2202      	movs	r2, #2
 8003064:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681a      	ldr	r2, [r3, #0]
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	3304      	adds	r3, #4
 8003070:	4619      	mov	r1, r3
 8003072:	4610      	mov	r0, r2
 8003074:	f000 f95e 	bl	8003334 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2201      	movs	r2, #1
 800307c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	2201      	movs	r2, #1
 8003084:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2201      	movs	r2, #1
 800308c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	2201      	movs	r2, #1
 8003094:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	2201      	movs	r2, #1
 800309c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	2201      	movs	r2, #1
 80030a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2201      	movs	r2, #1
 80030ac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	2201      	movs	r2, #1
 80030b4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2201      	movs	r2, #1
 80030bc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2201      	movs	r2, #1
 80030c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80030c8:	2300      	movs	r3, #0
}
 80030ca:	4618      	mov	r0, r3
 80030cc:	3708      	adds	r7, #8
 80030ce:	46bd      	mov	sp, r7
 80030d0:	bd80      	pop	{r7, pc}
	...

080030d4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80030d4:	b480      	push	{r7}
 80030d6:	b085      	sub	sp, #20
 80030d8:	af00      	add	r7, sp, #0
 80030da:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80030e2:	b2db      	uxtb	r3, r3
 80030e4:	2b01      	cmp	r3, #1
 80030e6:	d001      	beq.n	80030ec <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80030e8:	2301      	movs	r3, #1
 80030ea:	e046      	b.n	800317a <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	2202      	movs	r2, #2
 80030f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	4a23      	ldr	r2, [pc, #140]	@ (8003188 <HAL_TIM_Base_Start+0xb4>)
 80030fa:	4293      	cmp	r3, r2
 80030fc:	d022      	beq.n	8003144 <HAL_TIM_Base_Start+0x70>
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003106:	d01d      	beq.n	8003144 <HAL_TIM_Base_Start+0x70>
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	4a1f      	ldr	r2, [pc, #124]	@ (800318c <HAL_TIM_Base_Start+0xb8>)
 800310e:	4293      	cmp	r3, r2
 8003110:	d018      	beq.n	8003144 <HAL_TIM_Base_Start+0x70>
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	4a1e      	ldr	r2, [pc, #120]	@ (8003190 <HAL_TIM_Base_Start+0xbc>)
 8003118:	4293      	cmp	r3, r2
 800311a:	d013      	beq.n	8003144 <HAL_TIM_Base_Start+0x70>
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	4a1c      	ldr	r2, [pc, #112]	@ (8003194 <HAL_TIM_Base_Start+0xc0>)
 8003122:	4293      	cmp	r3, r2
 8003124:	d00e      	beq.n	8003144 <HAL_TIM_Base_Start+0x70>
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	4a1b      	ldr	r2, [pc, #108]	@ (8003198 <HAL_TIM_Base_Start+0xc4>)
 800312c:	4293      	cmp	r3, r2
 800312e:	d009      	beq.n	8003144 <HAL_TIM_Base_Start+0x70>
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	4a19      	ldr	r2, [pc, #100]	@ (800319c <HAL_TIM_Base_Start+0xc8>)
 8003136:	4293      	cmp	r3, r2
 8003138:	d004      	beq.n	8003144 <HAL_TIM_Base_Start+0x70>
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	4a18      	ldr	r2, [pc, #96]	@ (80031a0 <HAL_TIM_Base_Start+0xcc>)
 8003140:	4293      	cmp	r3, r2
 8003142:	d111      	bne.n	8003168 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	689b      	ldr	r3, [r3, #8]
 800314a:	f003 0307 	and.w	r3, r3, #7
 800314e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	2b06      	cmp	r3, #6
 8003154:	d010      	beq.n	8003178 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	681a      	ldr	r2, [r3, #0]
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f042 0201 	orr.w	r2, r2, #1
 8003164:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003166:	e007      	b.n	8003178 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	681a      	ldr	r2, [r3, #0]
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f042 0201 	orr.w	r2, r2, #1
 8003176:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003178:	2300      	movs	r3, #0
}
 800317a:	4618      	mov	r0, r3
 800317c:	3714      	adds	r7, #20
 800317e:	46bd      	mov	sp, r7
 8003180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003184:	4770      	bx	lr
 8003186:	bf00      	nop
 8003188:	40010000 	.word	0x40010000
 800318c:	40000400 	.word	0x40000400
 8003190:	40000800 	.word	0x40000800
 8003194:	40000c00 	.word	0x40000c00
 8003198:	40010400 	.word	0x40010400
 800319c:	40014000 	.word	0x40014000
 80031a0:	40001800 	.word	0x40001800

080031a4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b084      	sub	sp, #16
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
 80031ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80031ae:	2300      	movs	r3, #0
 80031b0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80031b8:	2b01      	cmp	r3, #1
 80031ba:	d101      	bne.n	80031c0 <HAL_TIM_ConfigClockSource+0x1c>
 80031bc:	2302      	movs	r3, #2
 80031be:	e0b4      	b.n	800332a <HAL_TIM_ConfigClockSource+0x186>
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2201      	movs	r2, #1
 80031c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2202      	movs	r2, #2
 80031cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	689b      	ldr	r3, [r3, #8]
 80031d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80031d8:	68bb      	ldr	r3, [r7, #8]
 80031da:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80031de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80031e0:	68bb      	ldr	r3, [r7, #8]
 80031e2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80031e6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	68ba      	ldr	r2, [r7, #8]
 80031ee:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80031f0:	683b      	ldr	r3, [r7, #0]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80031f8:	d03e      	beq.n	8003278 <HAL_TIM_ConfigClockSource+0xd4>
 80031fa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80031fe:	f200 8087 	bhi.w	8003310 <HAL_TIM_ConfigClockSource+0x16c>
 8003202:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003206:	f000 8086 	beq.w	8003316 <HAL_TIM_ConfigClockSource+0x172>
 800320a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800320e:	d87f      	bhi.n	8003310 <HAL_TIM_ConfigClockSource+0x16c>
 8003210:	2b70      	cmp	r3, #112	@ 0x70
 8003212:	d01a      	beq.n	800324a <HAL_TIM_ConfigClockSource+0xa6>
 8003214:	2b70      	cmp	r3, #112	@ 0x70
 8003216:	d87b      	bhi.n	8003310 <HAL_TIM_ConfigClockSource+0x16c>
 8003218:	2b60      	cmp	r3, #96	@ 0x60
 800321a:	d050      	beq.n	80032be <HAL_TIM_ConfigClockSource+0x11a>
 800321c:	2b60      	cmp	r3, #96	@ 0x60
 800321e:	d877      	bhi.n	8003310 <HAL_TIM_ConfigClockSource+0x16c>
 8003220:	2b50      	cmp	r3, #80	@ 0x50
 8003222:	d03c      	beq.n	800329e <HAL_TIM_ConfigClockSource+0xfa>
 8003224:	2b50      	cmp	r3, #80	@ 0x50
 8003226:	d873      	bhi.n	8003310 <HAL_TIM_ConfigClockSource+0x16c>
 8003228:	2b40      	cmp	r3, #64	@ 0x40
 800322a:	d058      	beq.n	80032de <HAL_TIM_ConfigClockSource+0x13a>
 800322c:	2b40      	cmp	r3, #64	@ 0x40
 800322e:	d86f      	bhi.n	8003310 <HAL_TIM_ConfigClockSource+0x16c>
 8003230:	2b30      	cmp	r3, #48	@ 0x30
 8003232:	d064      	beq.n	80032fe <HAL_TIM_ConfigClockSource+0x15a>
 8003234:	2b30      	cmp	r3, #48	@ 0x30
 8003236:	d86b      	bhi.n	8003310 <HAL_TIM_ConfigClockSource+0x16c>
 8003238:	2b20      	cmp	r3, #32
 800323a:	d060      	beq.n	80032fe <HAL_TIM_ConfigClockSource+0x15a>
 800323c:	2b20      	cmp	r3, #32
 800323e:	d867      	bhi.n	8003310 <HAL_TIM_ConfigClockSource+0x16c>
 8003240:	2b00      	cmp	r3, #0
 8003242:	d05c      	beq.n	80032fe <HAL_TIM_ConfigClockSource+0x15a>
 8003244:	2b10      	cmp	r3, #16
 8003246:	d05a      	beq.n	80032fe <HAL_TIM_ConfigClockSource+0x15a>
 8003248:	e062      	b.n	8003310 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800324e:	683b      	ldr	r3, [r7, #0]
 8003250:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003256:	683b      	ldr	r3, [r7, #0]
 8003258:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800325a:	f000 f991 	bl	8003580 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	689b      	ldr	r3, [r3, #8]
 8003264:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003266:	68bb      	ldr	r3, [r7, #8]
 8003268:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800326c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	68ba      	ldr	r2, [r7, #8]
 8003274:	609a      	str	r2, [r3, #8]
      break;
 8003276:	e04f      	b.n	8003318 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800327c:	683b      	ldr	r3, [r7, #0]
 800327e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003280:	683b      	ldr	r3, [r7, #0]
 8003282:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003284:	683b      	ldr	r3, [r7, #0]
 8003286:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003288:	f000 f97a 	bl	8003580 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	689a      	ldr	r2, [r3, #8]
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800329a:	609a      	str	r2, [r3, #8]
      break;
 800329c:	e03c      	b.n	8003318 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80032aa:	461a      	mov	r2, r3
 80032ac:	f000 f8ee 	bl	800348c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	2150      	movs	r1, #80	@ 0x50
 80032b6:	4618      	mov	r0, r3
 80032b8:	f000 f947 	bl	800354a <TIM_ITRx_SetConfig>
      break;
 80032bc:	e02c      	b.n	8003318 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80032c6:	683b      	ldr	r3, [r7, #0]
 80032c8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80032ca:	461a      	mov	r2, r3
 80032cc:	f000 f90d 	bl	80034ea <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	2160      	movs	r1, #96	@ 0x60
 80032d6:	4618      	mov	r0, r3
 80032d8:	f000 f937 	bl	800354a <TIM_ITRx_SetConfig>
      break;
 80032dc:	e01c      	b.n	8003318 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80032e2:	683b      	ldr	r3, [r7, #0]
 80032e4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80032ea:	461a      	mov	r2, r3
 80032ec:	f000 f8ce 	bl	800348c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	2140      	movs	r1, #64	@ 0x40
 80032f6:	4618      	mov	r0, r3
 80032f8:	f000 f927 	bl	800354a <TIM_ITRx_SetConfig>
      break;
 80032fc:	e00c      	b.n	8003318 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681a      	ldr	r2, [r3, #0]
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	4619      	mov	r1, r3
 8003308:	4610      	mov	r0, r2
 800330a:	f000 f91e 	bl	800354a <TIM_ITRx_SetConfig>
      break;
 800330e:	e003      	b.n	8003318 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003310:	2301      	movs	r3, #1
 8003312:	73fb      	strb	r3, [r7, #15]
      break;
 8003314:	e000      	b.n	8003318 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003316:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2201      	movs	r2, #1
 800331c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	2200      	movs	r2, #0
 8003324:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003328:	7bfb      	ldrb	r3, [r7, #15]
}
 800332a:	4618      	mov	r0, r3
 800332c:	3710      	adds	r7, #16
 800332e:	46bd      	mov	sp, r7
 8003330:	bd80      	pop	{r7, pc}
	...

08003334 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003334:	b480      	push	{r7}
 8003336:	b085      	sub	sp, #20
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
 800333c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	4a46      	ldr	r2, [pc, #280]	@ (8003460 <TIM_Base_SetConfig+0x12c>)
 8003348:	4293      	cmp	r3, r2
 800334a:	d013      	beq.n	8003374 <TIM_Base_SetConfig+0x40>
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003352:	d00f      	beq.n	8003374 <TIM_Base_SetConfig+0x40>
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	4a43      	ldr	r2, [pc, #268]	@ (8003464 <TIM_Base_SetConfig+0x130>)
 8003358:	4293      	cmp	r3, r2
 800335a:	d00b      	beq.n	8003374 <TIM_Base_SetConfig+0x40>
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	4a42      	ldr	r2, [pc, #264]	@ (8003468 <TIM_Base_SetConfig+0x134>)
 8003360:	4293      	cmp	r3, r2
 8003362:	d007      	beq.n	8003374 <TIM_Base_SetConfig+0x40>
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	4a41      	ldr	r2, [pc, #260]	@ (800346c <TIM_Base_SetConfig+0x138>)
 8003368:	4293      	cmp	r3, r2
 800336a:	d003      	beq.n	8003374 <TIM_Base_SetConfig+0x40>
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	4a40      	ldr	r2, [pc, #256]	@ (8003470 <TIM_Base_SetConfig+0x13c>)
 8003370:	4293      	cmp	r3, r2
 8003372:	d108      	bne.n	8003386 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800337a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	685b      	ldr	r3, [r3, #4]
 8003380:	68fa      	ldr	r2, [r7, #12]
 8003382:	4313      	orrs	r3, r2
 8003384:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	4a35      	ldr	r2, [pc, #212]	@ (8003460 <TIM_Base_SetConfig+0x12c>)
 800338a:	4293      	cmp	r3, r2
 800338c:	d02b      	beq.n	80033e6 <TIM_Base_SetConfig+0xb2>
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003394:	d027      	beq.n	80033e6 <TIM_Base_SetConfig+0xb2>
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	4a32      	ldr	r2, [pc, #200]	@ (8003464 <TIM_Base_SetConfig+0x130>)
 800339a:	4293      	cmp	r3, r2
 800339c:	d023      	beq.n	80033e6 <TIM_Base_SetConfig+0xb2>
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	4a31      	ldr	r2, [pc, #196]	@ (8003468 <TIM_Base_SetConfig+0x134>)
 80033a2:	4293      	cmp	r3, r2
 80033a4:	d01f      	beq.n	80033e6 <TIM_Base_SetConfig+0xb2>
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	4a30      	ldr	r2, [pc, #192]	@ (800346c <TIM_Base_SetConfig+0x138>)
 80033aa:	4293      	cmp	r3, r2
 80033ac:	d01b      	beq.n	80033e6 <TIM_Base_SetConfig+0xb2>
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	4a2f      	ldr	r2, [pc, #188]	@ (8003470 <TIM_Base_SetConfig+0x13c>)
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d017      	beq.n	80033e6 <TIM_Base_SetConfig+0xb2>
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	4a2e      	ldr	r2, [pc, #184]	@ (8003474 <TIM_Base_SetConfig+0x140>)
 80033ba:	4293      	cmp	r3, r2
 80033bc:	d013      	beq.n	80033e6 <TIM_Base_SetConfig+0xb2>
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	4a2d      	ldr	r2, [pc, #180]	@ (8003478 <TIM_Base_SetConfig+0x144>)
 80033c2:	4293      	cmp	r3, r2
 80033c4:	d00f      	beq.n	80033e6 <TIM_Base_SetConfig+0xb2>
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	4a2c      	ldr	r2, [pc, #176]	@ (800347c <TIM_Base_SetConfig+0x148>)
 80033ca:	4293      	cmp	r3, r2
 80033cc:	d00b      	beq.n	80033e6 <TIM_Base_SetConfig+0xb2>
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	4a2b      	ldr	r2, [pc, #172]	@ (8003480 <TIM_Base_SetConfig+0x14c>)
 80033d2:	4293      	cmp	r3, r2
 80033d4:	d007      	beq.n	80033e6 <TIM_Base_SetConfig+0xb2>
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	4a2a      	ldr	r2, [pc, #168]	@ (8003484 <TIM_Base_SetConfig+0x150>)
 80033da:	4293      	cmp	r3, r2
 80033dc:	d003      	beq.n	80033e6 <TIM_Base_SetConfig+0xb2>
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	4a29      	ldr	r2, [pc, #164]	@ (8003488 <TIM_Base_SetConfig+0x154>)
 80033e2:	4293      	cmp	r3, r2
 80033e4:	d108      	bne.n	80033f8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80033ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	68db      	ldr	r3, [r3, #12]
 80033f2:	68fa      	ldr	r2, [r7, #12]
 80033f4:	4313      	orrs	r3, r2
 80033f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80033fe:	683b      	ldr	r3, [r7, #0]
 8003400:	695b      	ldr	r3, [r3, #20]
 8003402:	4313      	orrs	r3, r2
 8003404:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	68fa      	ldr	r2, [r7, #12]
 800340a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	689a      	ldr	r2, [r3, #8]
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003414:	683b      	ldr	r3, [r7, #0]
 8003416:	681a      	ldr	r2, [r3, #0]
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	4a10      	ldr	r2, [pc, #64]	@ (8003460 <TIM_Base_SetConfig+0x12c>)
 8003420:	4293      	cmp	r3, r2
 8003422:	d003      	beq.n	800342c <TIM_Base_SetConfig+0xf8>
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	4a12      	ldr	r2, [pc, #72]	@ (8003470 <TIM_Base_SetConfig+0x13c>)
 8003428:	4293      	cmp	r3, r2
 800342a:	d103      	bne.n	8003434 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	691a      	ldr	r2, [r3, #16]
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	2201      	movs	r2, #1
 8003438:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	691b      	ldr	r3, [r3, #16]
 800343e:	f003 0301 	and.w	r3, r3, #1
 8003442:	2b01      	cmp	r3, #1
 8003444:	d105      	bne.n	8003452 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	691b      	ldr	r3, [r3, #16]
 800344a:	f023 0201 	bic.w	r2, r3, #1
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	611a      	str	r2, [r3, #16]
  }
}
 8003452:	bf00      	nop
 8003454:	3714      	adds	r7, #20
 8003456:	46bd      	mov	sp, r7
 8003458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345c:	4770      	bx	lr
 800345e:	bf00      	nop
 8003460:	40010000 	.word	0x40010000
 8003464:	40000400 	.word	0x40000400
 8003468:	40000800 	.word	0x40000800
 800346c:	40000c00 	.word	0x40000c00
 8003470:	40010400 	.word	0x40010400
 8003474:	40014000 	.word	0x40014000
 8003478:	40014400 	.word	0x40014400
 800347c:	40014800 	.word	0x40014800
 8003480:	40001800 	.word	0x40001800
 8003484:	40001c00 	.word	0x40001c00
 8003488:	40002000 	.word	0x40002000

0800348c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800348c:	b480      	push	{r7}
 800348e:	b087      	sub	sp, #28
 8003490:	af00      	add	r7, sp, #0
 8003492:	60f8      	str	r0, [r7, #12]
 8003494:	60b9      	str	r1, [r7, #8]
 8003496:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	6a1b      	ldr	r3, [r3, #32]
 800349c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	6a1b      	ldr	r3, [r3, #32]
 80034a2:	f023 0201 	bic.w	r2, r3, #1
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	699b      	ldr	r3, [r3, #24]
 80034ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80034b0:	693b      	ldr	r3, [r7, #16]
 80034b2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80034b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	011b      	lsls	r3, r3, #4
 80034bc:	693a      	ldr	r2, [r7, #16]
 80034be:	4313      	orrs	r3, r2
 80034c0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80034c2:	697b      	ldr	r3, [r7, #20]
 80034c4:	f023 030a 	bic.w	r3, r3, #10
 80034c8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80034ca:	697a      	ldr	r2, [r7, #20]
 80034cc:	68bb      	ldr	r3, [r7, #8]
 80034ce:	4313      	orrs	r3, r2
 80034d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	693a      	ldr	r2, [r7, #16]
 80034d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	697a      	ldr	r2, [r7, #20]
 80034dc:	621a      	str	r2, [r3, #32]
}
 80034de:	bf00      	nop
 80034e0:	371c      	adds	r7, #28
 80034e2:	46bd      	mov	sp, r7
 80034e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e8:	4770      	bx	lr

080034ea <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80034ea:	b480      	push	{r7}
 80034ec:	b087      	sub	sp, #28
 80034ee:	af00      	add	r7, sp, #0
 80034f0:	60f8      	str	r0, [r7, #12]
 80034f2:	60b9      	str	r1, [r7, #8]
 80034f4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	6a1b      	ldr	r3, [r3, #32]
 80034fa:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	6a1b      	ldr	r3, [r3, #32]
 8003500:	f023 0210 	bic.w	r2, r3, #16
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	699b      	ldr	r3, [r3, #24]
 800350c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800350e:	693b      	ldr	r3, [r7, #16]
 8003510:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003514:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	031b      	lsls	r3, r3, #12
 800351a:	693a      	ldr	r2, [r7, #16]
 800351c:	4313      	orrs	r3, r2
 800351e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003520:	697b      	ldr	r3, [r7, #20]
 8003522:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003526:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003528:	68bb      	ldr	r3, [r7, #8]
 800352a:	011b      	lsls	r3, r3, #4
 800352c:	697a      	ldr	r2, [r7, #20]
 800352e:	4313      	orrs	r3, r2
 8003530:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	693a      	ldr	r2, [r7, #16]
 8003536:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	697a      	ldr	r2, [r7, #20]
 800353c:	621a      	str	r2, [r3, #32]
}
 800353e:	bf00      	nop
 8003540:	371c      	adds	r7, #28
 8003542:	46bd      	mov	sp, r7
 8003544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003548:	4770      	bx	lr

0800354a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800354a:	b480      	push	{r7}
 800354c:	b085      	sub	sp, #20
 800354e:	af00      	add	r7, sp, #0
 8003550:	6078      	str	r0, [r7, #4]
 8003552:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	689b      	ldr	r3, [r3, #8]
 8003558:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003560:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003562:	683a      	ldr	r2, [r7, #0]
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	4313      	orrs	r3, r2
 8003568:	f043 0307 	orr.w	r3, r3, #7
 800356c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	68fa      	ldr	r2, [r7, #12]
 8003572:	609a      	str	r2, [r3, #8]
}
 8003574:	bf00      	nop
 8003576:	3714      	adds	r7, #20
 8003578:	46bd      	mov	sp, r7
 800357a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357e:	4770      	bx	lr

08003580 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003580:	b480      	push	{r7}
 8003582:	b087      	sub	sp, #28
 8003584:	af00      	add	r7, sp, #0
 8003586:	60f8      	str	r0, [r7, #12]
 8003588:	60b9      	str	r1, [r7, #8]
 800358a:	607a      	str	r2, [r7, #4]
 800358c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	689b      	ldr	r3, [r3, #8]
 8003592:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003594:	697b      	ldr	r3, [r7, #20]
 8003596:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800359a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	021a      	lsls	r2, r3, #8
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	431a      	orrs	r2, r3
 80035a4:	68bb      	ldr	r3, [r7, #8]
 80035a6:	4313      	orrs	r3, r2
 80035a8:	697a      	ldr	r2, [r7, #20]
 80035aa:	4313      	orrs	r3, r2
 80035ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	697a      	ldr	r2, [r7, #20]
 80035b2:	609a      	str	r2, [r3, #8]
}
 80035b4:	bf00      	nop
 80035b6:	371c      	adds	r7, #28
 80035b8:	46bd      	mov	sp, r7
 80035ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035be:	4770      	bx	lr

080035c0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80035c0:	b480      	push	{r7}
 80035c2:	b085      	sub	sp, #20
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
 80035c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80035d0:	2b01      	cmp	r3, #1
 80035d2:	d101      	bne.n	80035d8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80035d4:	2302      	movs	r3, #2
 80035d6:	e05a      	b.n	800368e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	2201      	movs	r2, #1
 80035dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	2202      	movs	r2, #2
 80035e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	689b      	ldr	r3, [r3, #8]
 80035f6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80035fe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	68fa      	ldr	r2, [r7, #12]
 8003606:	4313      	orrs	r3, r2
 8003608:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	68fa      	ldr	r2, [r7, #12]
 8003610:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	4a21      	ldr	r2, [pc, #132]	@ (800369c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003618:	4293      	cmp	r3, r2
 800361a:	d022      	beq.n	8003662 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003624:	d01d      	beq.n	8003662 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	4a1d      	ldr	r2, [pc, #116]	@ (80036a0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800362c:	4293      	cmp	r3, r2
 800362e:	d018      	beq.n	8003662 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	4a1b      	ldr	r2, [pc, #108]	@ (80036a4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8003636:	4293      	cmp	r3, r2
 8003638:	d013      	beq.n	8003662 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	4a1a      	ldr	r2, [pc, #104]	@ (80036a8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8003640:	4293      	cmp	r3, r2
 8003642:	d00e      	beq.n	8003662 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	4a18      	ldr	r2, [pc, #96]	@ (80036ac <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800364a:	4293      	cmp	r3, r2
 800364c:	d009      	beq.n	8003662 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	4a17      	ldr	r2, [pc, #92]	@ (80036b0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003654:	4293      	cmp	r3, r2
 8003656:	d004      	beq.n	8003662 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	4a15      	ldr	r2, [pc, #84]	@ (80036b4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800365e:	4293      	cmp	r3, r2
 8003660:	d10c      	bne.n	800367c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003662:	68bb      	ldr	r3, [r7, #8]
 8003664:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003668:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800366a:	683b      	ldr	r3, [r7, #0]
 800366c:	685b      	ldr	r3, [r3, #4]
 800366e:	68ba      	ldr	r2, [r7, #8]
 8003670:	4313      	orrs	r3, r2
 8003672:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	68ba      	ldr	r2, [r7, #8]
 800367a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2201      	movs	r2, #1
 8003680:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	2200      	movs	r2, #0
 8003688:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800368c:	2300      	movs	r3, #0
}
 800368e:	4618      	mov	r0, r3
 8003690:	3714      	adds	r7, #20
 8003692:	46bd      	mov	sp, r7
 8003694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003698:	4770      	bx	lr
 800369a:	bf00      	nop
 800369c:	40010000 	.word	0x40010000
 80036a0:	40000400 	.word	0x40000400
 80036a4:	40000800 	.word	0x40000800
 80036a8:	40000c00 	.word	0x40000c00
 80036ac:	40010400 	.word	0x40010400
 80036b0:	40014000 	.word	0x40014000
 80036b4:	40001800 	.word	0x40001800

080036b8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b082      	sub	sp, #8
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d101      	bne.n	80036ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80036c6:	2301      	movs	r3, #1
 80036c8:	e042      	b.n	8003750 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80036d0:	b2db      	uxtb	r3, r3
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d106      	bne.n	80036e4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	2200      	movs	r2, #0
 80036da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80036de:	6878      	ldr	r0, [r7, #4]
 80036e0:	f7fe f974 	bl	80019cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2224      	movs	r2, #36	@ 0x24
 80036e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	68da      	ldr	r2, [r3, #12]
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80036fa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80036fc:	6878      	ldr	r0, [r7, #4]
 80036fe:	f000 fdbd 	bl	800427c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	691a      	ldr	r2, [r3, #16]
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003710:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	695a      	ldr	r2, [r3, #20]
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003720:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	68da      	ldr	r2, [r3, #12]
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003730:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	2200      	movs	r2, #0
 8003736:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2220      	movs	r2, #32
 800373c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2220      	movs	r2, #32
 8003744:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	2200      	movs	r2, #0
 800374c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800374e:	2300      	movs	r3, #0
}
 8003750:	4618      	mov	r0, r3
 8003752:	3708      	adds	r7, #8
 8003754:	46bd      	mov	sp, r7
 8003756:	bd80      	pop	{r7, pc}

08003758 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003758:	b580      	push	{r7, lr}
 800375a:	b08a      	sub	sp, #40	@ 0x28
 800375c:	af02      	add	r7, sp, #8
 800375e:	60f8      	str	r0, [r7, #12]
 8003760:	60b9      	str	r1, [r7, #8]
 8003762:	603b      	str	r3, [r7, #0]
 8003764:	4613      	mov	r3, r2
 8003766:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003768:	2300      	movs	r3, #0
 800376a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003772:	b2db      	uxtb	r3, r3
 8003774:	2b20      	cmp	r3, #32
 8003776:	d175      	bne.n	8003864 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003778:	68bb      	ldr	r3, [r7, #8]
 800377a:	2b00      	cmp	r3, #0
 800377c:	d002      	beq.n	8003784 <HAL_UART_Transmit+0x2c>
 800377e:	88fb      	ldrh	r3, [r7, #6]
 8003780:	2b00      	cmp	r3, #0
 8003782:	d101      	bne.n	8003788 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003784:	2301      	movs	r3, #1
 8003786:	e06e      	b.n	8003866 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	2200      	movs	r2, #0
 800378c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	2221      	movs	r2, #33	@ 0x21
 8003792:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003796:	f7fe fb51 	bl	8001e3c <HAL_GetTick>
 800379a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	88fa      	ldrh	r2, [r7, #6]
 80037a0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	88fa      	ldrh	r2, [r7, #6]
 80037a6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	689b      	ldr	r3, [r3, #8]
 80037ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80037b0:	d108      	bne.n	80037c4 <HAL_UART_Transmit+0x6c>
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	691b      	ldr	r3, [r3, #16]
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d104      	bne.n	80037c4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80037ba:	2300      	movs	r3, #0
 80037bc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80037be:	68bb      	ldr	r3, [r7, #8]
 80037c0:	61bb      	str	r3, [r7, #24]
 80037c2:	e003      	b.n	80037cc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80037c4:	68bb      	ldr	r3, [r7, #8]
 80037c6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80037c8:	2300      	movs	r3, #0
 80037ca:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80037cc:	e02e      	b.n	800382c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	9300      	str	r3, [sp, #0]
 80037d2:	697b      	ldr	r3, [r7, #20]
 80037d4:	2200      	movs	r2, #0
 80037d6:	2180      	movs	r1, #128	@ 0x80
 80037d8:	68f8      	ldr	r0, [r7, #12]
 80037da:	f000 fb1f 	bl	8003e1c <UART_WaitOnFlagUntilTimeout>
 80037de:	4603      	mov	r3, r0
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d005      	beq.n	80037f0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	2220      	movs	r2, #32
 80037e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80037ec:	2303      	movs	r3, #3
 80037ee:	e03a      	b.n	8003866 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80037f0:	69fb      	ldr	r3, [r7, #28]
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d10b      	bne.n	800380e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80037f6:	69bb      	ldr	r3, [r7, #24]
 80037f8:	881b      	ldrh	r3, [r3, #0]
 80037fa:	461a      	mov	r2, r3
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003804:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003806:	69bb      	ldr	r3, [r7, #24]
 8003808:	3302      	adds	r3, #2
 800380a:	61bb      	str	r3, [r7, #24]
 800380c:	e007      	b.n	800381e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800380e:	69fb      	ldr	r3, [r7, #28]
 8003810:	781a      	ldrb	r2, [r3, #0]
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003818:	69fb      	ldr	r3, [r7, #28]
 800381a:	3301      	adds	r3, #1
 800381c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003822:	b29b      	uxth	r3, r3
 8003824:	3b01      	subs	r3, #1
 8003826:	b29a      	uxth	r2, r3
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003830:	b29b      	uxth	r3, r3
 8003832:	2b00      	cmp	r3, #0
 8003834:	d1cb      	bne.n	80037ce <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	9300      	str	r3, [sp, #0]
 800383a:	697b      	ldr	r3, [r7, #20]
 800383c:	2200      	movs	r2, #0
 800383e:	2140      	movs	r1, #64	@ 0x40
 8003840:	68f8      	ldr	r0, [r7, #12]
 8003842:	f000 faeb 	bl	8003e1c <UART_WaitOnFlagUntilTimeout>
 8003846:	4603      	mov	r3, r0
 8003848:	2b00      	cmp	r3, #0
 800384a:	d005      	beq.n	8003858 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	2220      	movs	r2, #32
 8003850:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003854:	2303      	movs	r3, #3
 8003856:	e006      	b.n	8003866 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	2220      	movs	r2, #32
 800385c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003860:	2300      	movs	r3, #0
 8003862:	e000      	b.n	8003866 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003864:	2302      	movs	r3, #2
  }
}
 8003866:	4618      	mov	r0, r3
 8003868:	3720      	adds	r7, #32
 800386a:	46bd      	mov	sp, r7
 800386c:	bd80      	pop	{r7, pc}

0800386e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800386e:	b580      	push	{r7, lr}
 8003870:	b084      	sub	sp, #16
 8003872:	af00      	add	r7, sp, #0
 8003874:	60f8      	str	r0, [r7, #12]
 8003876:	60b9      	str	r1, [r7, #8]
 8003878:	4613      	mov	r3, r2
 800387a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003882:	b2db      	uxtb	r3, r3
 8003884:	2b20      	cmp	r3, #32
 8003886:	d112      	bne.n	80038ae <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8003888:	68bb      	ldr	r3, [r7, #8]
 800388a:	2b00      	cmp	r3, #0
 800388c:	d002      	beq.n	8003894 <HAL_UART_Receive_IT+0x26>
 800388e:	88fb      	ldrh	r3, [r7, #6]
 8003890:	2b00      	cmp	r3, #0
 8003892:	d101      	bne.n	8003898 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003894:	2301      	movs	r3, #1
 8003896:	e00b      	b.n	80038b0 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	2200      	movs	r2, #0
 800389c:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800389e:	88fb      	ldrh	r3, [r7, #6]
 80038a0:	461a      	mov	r2, r3
 80038a2:	68b9      	ldr	r1, [r7, #8]
 80038a4:	68f8      	ldr	r0, [r7, #12]
 80038a6:	f000 fb12 	bl	8003ece <UART_Start_Receive_IT>
 80038aa:	4603      	mov	r3, r0
 80038ac:	e000      	b.n	80038b0 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80038ae:	2302      	movs	r3, #2
  }
}
 80038b0:	4618      	mov	r0, r3
 80038b2:	3710      	adds	r7, #16
 80038b4:	46bd      	mov	sp, r7
 80038b6:	bd80      	pop	{r7, pc}

080038b8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b0ba      	sub	sp, #232	@ 0xe8
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	68db      	ldr	r3, [r3, #12]
 80038d0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	695b      	ldr	r3, [r3, #20]
 80038da:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80038de:	2300      	movs	r3, #0
 80038e0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80038e4:	2300      	movs	r3, #0
 80038e6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80038ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80038ee:	f003 030f 	and.w	r3, r3, #15
 80038f2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80038f6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d10f      	bne.n	800391e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80038fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003902:	f003 0320 	and.w	r3, r3, #32
 8003906:	2b00      	cmp	r3, #0
 8003908:	d009      	beq.n	800391e <HAL_UART_IRQHandler+0x66>
 800390a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800390e:	f003 0320 	and.w	r3, r3, #32
 8003912:	2b00      	cmp	r3, #0
 8003914:	d003      	beq.n	800391e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003916:	6878      	ldr	r0, [r7, #4]
 8003918:	f000 fbf2 	bl	8004100 <UART_Receive_IT>
      return;
 800391c:	e25b      	b.n	8003dd6 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800391e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003922:	2b00      	cmp	r3, #0
 8003924:	f000 80de 	beq.w	8003ae4 <HAL_UART_IRQHandler+0x22c>
 8003928:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800392c:	f003 0301 	and.w	r3, r3, #1
 8003930:	2b00      	cmp	r3, #0
 8003932:	d106      	bne.n	8003942 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003934:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003938:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800393c:	2b00      	cmp	r3, #0
 800393e:	f000 80d1 	beq.w	8003ae4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003942:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003946:	f003 0301 	and.w	r3, r3, #1
 800394a:	2b00      	cmp	r3, #0
 800394c:	d00b      	beq.n	8003966 <HAL_UART_IRQHandler+0xae>
 800394e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003952:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003956:	2b00      	cmp	r3, #0
 8003958:	d005      	beq.n	8003966 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800395e:	f043 0201 	orr.w	r2, r3, #1
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003966:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800396a:	f003 0304 	and.w	r3, r3, #4
 800396e:	2b00      	cmp	r3, #0
 8003970:	d00b      	beq.n	800398a <HAL_UART_IRQHandler+0xd2>
 8003972:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003976:	f003 0301 	and.w	r3, r3, #1
 800397a:	2b00      	cmp	r3, #0
 800397c:	d005      	beq.n	800398a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003982:	f043 0202 	orr.w	r2, r3, #2
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800398a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800398e:	f003 0302 	and.w	r3, r3, #2
 8003992:	2b00      	cmp	r3, #0
 8003994:	d00b      	beq.n	80039ae <HAL_UART_IRQHandler+0xf6>
 8003996:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800399a:	f003 0301 	and.w	r3, r3, #1
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d005      	beq.n	80039ae <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039a6:	f043 0204 	orr.w	r2, r3, #4
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80039ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80039b2:	f003 0308 	and.w	r3, r3, #8
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d011      	beq.n	80039de <HAL_UART_IRQHandler+0x126>
 80039ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80039be:	f003 0320 	and.w	r3, r3, #32
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d105      	bne.n	80039d2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80039c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80039ca:	f003 0301 	and.w	r3, r3, #1
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d005      	beq.n	80039de <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039d6:	f043 0208 	orr.w	r2, r3, #8
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	f000 81f2 	beq.w	8003dcc <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80039e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80039ec:	f003 0320 	and.w	r3, r3, #32
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d008      	beq.n	8003a06 <HAL_UART_IRQHandler+0x14e>
 80039f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80039f8:	f003 0320 	and.w	r3, r3, #32
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d002      	beq.n	8003a06 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003a00:	6878      	ldr	r0, [r7, #4]
 8003a02:	f000 fb7d 	bl	8004100 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	695b      	ldr	r3, [r3, #20]
 8003a0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a10:	2b40      	cmp	r3, #64	@ 0x40
 8003a12:	bf0c      	ite	eq
 8003a14:	2301      	moveq	r3, #1
 8003a16:	2300      	movne	r3, #0
 8003a18:	b2db      	uxtb	r3, r3
 8003a1a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a22:	f003 0308 	and.w	r3, r3, #8
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d103      	bne.n	8003a32 <HAL_UART_IRQHandler+0x17a>
 8003a2a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d04f      	beq.n	8003ad2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003a32:	6878      	ldr	r0, [r7, #4]
 8003a34:	f000 fa85 	bl	8003f42 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	695b      	ldr	r3, [r3, #20]
 8003a3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a42:	2b40      	cmp	r3, #64	@ 0x40
 8003a44:	d141      	bne.n	8003aca <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	3314      	adds	r3, #20
 8003a4c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a50:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003a54:	e853 3f00 	ldrex	r3, [r3]
 8003a58:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003a5c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003a60:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003a64:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	3314      	adds	r3, #20
 8003a6e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003a72:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003a76:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a7a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003a7e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003a82:	e841 2300 	strex	r3, r2, [r1]
 8003a86:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003a8a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d1d9      	bne.n	8003a46 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d013      	beq.n	8003ac2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a9e:	4a7e      	ldr	r2, [pc, #504]	@ (8003c98 <HAL_UART_IRQHandler+0x3e0>)
 8003aa0:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003aa6:	4618      	mov	r0, r3
 8003aa8:	f7fe fb79 	bl	800219e <HAL_DMA_Abort_IT>
 8003aac:	4603      	mov	r3, r0
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d016      	beq.n	8003ae0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ab6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ab8:	687a      	ldr	r2, [r7, #4]
 8003aba:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003abc:	4610      	mov	r0, r2
 8003abe:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ac0:	e00e      	b.n	8003ae0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003ac2:	6878      	ldr	r0, [r7, #4]
 8003ac4:	f000 f994 	bl	8003df0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ac8:	e00a      	b.n	8003ae0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003aca:	6878      	ldr	r0, [r7, #4]
 8003acc:	f000 f990 	bl	8003df0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ad0:	e006      	b.n	8003ae0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003ad2:	6878      	ldr	r0, [r7, #4]
 8003ad4:	f000 f98c 	bl	8003df0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	2200      	movs	r2, #0
 8003adc:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8003ade:	e175      	b.n	8003dcc <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ae0:	bf00      	nop
    return;
 8003ae2:	e173      	b.n	8003dcc <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ae8:	2b01      	cmp	r3, #1
 8003aea:	f040 814f 	bne.w	8003d8c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003aee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003af2:	f003 0310 	and.w	r3, r3, #16
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	f000 8148 	beq.w	8003d8c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003afc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003b00:	f003 0310 	and.w	r3, r3, #16
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	f000 8141 	beq.w	8003d8c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003b0a:	2300      	movs	r3, #0
 8003b0c:	60bb      	str	r3, [r7, #8]
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	60bb      	str	r3, [r7, #8]
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	685b      	ldr	r3, [r3, #4]
 8003b1c:	60bb      	str	r3, [r7, #8]
 8003b1e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	695b      	ldr	r3, [r3, #20]
 8003b26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b2a:	2b40      	cmp	r3, #64	@ 0x40
 8003b2c:	f040 80b6 	bne.w	8003c9c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	685b      	ldr	r3, [r3, #4]
 8003b38:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003b3c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	f000 8145 	beq.w	8003dd0 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003b4a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003b4e:	429a      	cmp	r2, r3
 8003b50:	f080 813e 	bcs.w	8003dd0 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003b5a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b60:	69db      	ldr	r3, [r3, #28]
 8003b62:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b66:	f000 8088 	beq.w	8003c7a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	330c      	adds	r3, #12
 8003b70:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b74:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003b78:	e853 3f00 	ldrex	r3, [r3]
 8003b7c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003b80:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003b84:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003b88:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	330c      	adds	r3, #12
 8003b92:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8003b96:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003b9a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b9e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003ba2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003ba6:	e841 2300 	strex	r3, r2, [r1]
 8003baa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003bae:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d1d9      	bne.n	8003b6a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	3314      	adds	r3, #20
 8003bbc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bbe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003bc0:	e853 3f00 	ldrex	r3, [r3]
 8003bc4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003bc6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003bc8:	f023 0301 	bic.w	r3, r3, #1
 8003bcc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	3314      	adds	r3, #20
 8003bd6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003bda:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003bde:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003be0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003be2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003be6:	e841 2300 	strex	r3, r2, [r1]
 8003bea:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003bec:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d1e1      	bne.n	8003bb6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	3314      	adds	r3, #20
 8003bf8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bfa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003bfc:	e853 3f00 	ldrex	r3, [r3]
 8003c00:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003c02:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003c04:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003c08:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	3314      	adds	r3, #20
 8003c12:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003c16:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003c18:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c1a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003c1c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003c1e:	e841 2300 	strex	r3, r2, [r1]
 8003c22:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003c24:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d1e3      	bne.n	8003bf2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	2220      	movs	r2, #32
 8003c2e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	2200      	movs	r2, #0
 8003c36:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	330c      	adds	r3, #12
 8003c3e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c40:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003c42:	e853 3f00 	ldrex	r3, [r3]
 8003c46:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003c48:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003c4a:	f023 0310 	bic.w	r3, r3, #16
 8003c4e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	330c      	adds	r3, #12
 8003c58:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8003c5c:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003c5e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c60:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003c62:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003c64:	e841 2300 	strex	r3, r2, [r1]
 8003c68:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003c6a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d1e3      	bne.n	8003c38 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c74:	4618      	mov	r0, r3
 8003c76:	f7fe fa22 	bl	80020be <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	2202      	movs	r2, #2
 8003c7e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003c88:	b29b      	uxth	r3, r3
 8003c8a:	1ad3      	subs	r3, r2, r3
 8003c8c:	b29b      	uxth	r3, r3
 8003c8e:	4619      	mov	r1, r3
 8003c90:	6878      	ldr	r0, [r7, #4]
 8003c92:	f000 f8b7 	bl	8003e04 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003c96:	e09b      	b.n	8003dd0 <HAL_UART_IRQHandler+0x518>
 8003c98:	08004009 	.word	0x08004009
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003ca4:	b29b      	uxth	r3, r3
 8003ca6:	1ad3      	subs	r3, r2, r3
 8003ca8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003cb0:	b29b      	uxth	r3, r3
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	f000 808e 	beq.w	8003dd4 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8003cb8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	f000 8089 	beq.w	8003dd4 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	330c      	adds	r3, #12
 8003cc8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ccc:	e853 3f00 	ldrex	r3, [r3]
 8003cd0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003cd2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003cd4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003cd8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	330c      	adds	r3, #12
 8003ce2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8003ce6:	647a      	str	r2, [r7, #68]	@ 0x44
 8003ce8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cea:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003cec:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003cee:	e841 2300 	strex	r3, r2, [r1]
 8003cf2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003cf4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d1e3      	bne.n	8003cc2 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	3314      	adds	r3, #20
 8003d00:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d04:	e853 3f00 	ldrex	r3, [r3]
 8003d08:	623b      	str	r3, [r7, #32]
   return(result);
 8003d0a:	6a3b      	ldr	r3, [r7, #32]
 8003d0c:	f023 0301 	bic.w	r3, r3, #1
 8003d10:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	3314      	adds	r3, #20
 8003d1a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003d1e:	633a      	str	r2, [r7, #48]	@ 0x30
 8003d20:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d22:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003d24:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003d26:	e841 2300 	strex	r3, r2, [r1]
 8003d2a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003d2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d1e3      	bne.n	8003cfa <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	2220      	movs	r2, #32
 8003d36:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	330c      	adds	r3, #12
 8003d46:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d48:	693b      	ldr	r3, [r7, #16]
 8003d4a:	e853 3f00 	ldrex	r3, [r3]
 8003d4e:	60fb      	str	r3, [r7, #12]
   return(result);
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	f023 0310 	bic.w	r3, r3, #16
 8003d56:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	330c      	adds	r3, #12
 8003d60:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003d64:	61fa      	str	r2, [r7, #28]
 8003d66:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d68:	69b9      	ldr	r1, [r7, #24]
 8003d6a:	69fa      	ldr	r2, [r7, #28]
 8003d6c:	e841 2300 	strex	r3, r2, [r1]
 8003d70:	617b      	str	r3, [r7, #20]
   return(result);
 8003d72:	697b      	ldr	r3, [r7, #20]
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d1e3      	bne.n	8003d40 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	2202      	movs	r2, #2
 8003d7c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003d7e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003d82:	4619      	mov	r1, r3
 8003d84:	6878      	ldr	r0, [r7, #4]
 8003d86:	f000 f83d 	bl	8003e04 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003d8a:	e023      	b.n	8003dd4 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003d8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003d90:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d009      	beq.n	8003dac <HAL_UART_IRQHandler+0x4f4>
 8003d98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003d9c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d003      	beq.n	8003dac <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8003da4:	6878      	ldr	r0, [r7, #4]
 8003da6:	f000 f943 	bl	8004030 <UART_Transmit_IT>
    return;
 8003daa:	e014      	b.n	8003dd6 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003dac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003db0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d00e      	beq.n	8003dd6 <HAL_UART_IRQHandler+0x51e>
 8003db8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003dbc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d008      	beq.n	8003dd6 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8003dc4:	6878      	ldr	r0, [r7, #4]
 8003dc6:	f000 f983 	bl	80040d0 <UART_EndTransmit_IT>
    return;
 8003dca:	e004      	b.n	8003dd6 <HAL_UART_IRQHandler+0x51e>
    return;
 8003dcc:	bf00      	nop
 8003dce:	e002      	b.n	8003dd6 <HAL_UART_IRQHandler+0x51e>
      return;
 8003dd0:	bf00      	nop
 8003dd2:	e000      	b.n	8003dd6 <HAL_UART_IRQHandler+0x51e>
      return;
 8003dd4:	bf00      	nop
  }
}
 8003dd6:	37e8      	adds	r7, #232	@ 0xe8
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	bd80      	pop	{r7, pc}

08003ddc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003ddc:	b480      	push	{r7}
 8003dde:	b083      	sub	sp, #12
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003de4:	bf00      	nop
 8003de6:	370c      	adds	r7, #12
 8003de8:	46bd      	mov	sp, r7
 8003dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dee:	4770      	bx	lr

08003df0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003df0:	b480      	push	{r7}
 8003df2:	b083      	sub	sp, #12
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003df8:	bf00      	nop
 8003dfa:	370c      	adds	r7, #12
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e02:	4770      	bx	lr

08003e04 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003e04:	b480      	push	{r7}
 8003e06:	b083      	sub	sp, #12
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
 8003e0c:	460b      	mov	r3, r1
 8003e0e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003e10:	bf00      	nop
 8003e12:	370c      	adds	r7, #12
 8003e14:	46bd      	mov	sp, r7
 8003e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1a:	4770      	bx	lr

08003e1c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003e1c:	b580      	push	{r7, lr}
 8003e1e:	b086      	sub	sp, #24
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	60f8      	str	r0, [r7, #12]
 8003e24:	60b9      	str	r1, [r7, #8]
 8003e26:	603b      	str	r3, [r7, #0]
 8003e28:	4613      	mov	r3, r2
 8003e2a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e2c:	e03b      	b.n	8003ea6 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e2e:	6a3b      	ldr	r3, [r7, #32]
 8003e30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e34:	d037      	beq.n	8003ea6 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e36:	f7fe f801 	bl	8001e3c <HAL_GetTick>
 8003e3a:	4602      	mov	r2, r0
 8003e3c:	683b      	ldr	r3, [r7, #0]
 8003e3e:	1ad3      	subs	r3, r2, r3
 8003e40:	6a3a      	ldr	r2, [r7, #32]
 8003e42:	429a      	cmp	r2, r3
 8003e44:	d302      	bcc.n	8003e4c <UART_WaitOnFlagUntilTimeout+0x30>
 8003e46:	6a3b      	ldr	r3, [r7, #32]
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d101      	bne.n	8003e50 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003e4c:	2303      	movs	r3, #3
 8003e4e:	e03a      	b.n	8003ec6 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	68db      	ldr	r3, [r3, #12]
 8003e56:	f003 0304 	and.w	r3, r3, #4
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d023      	beq.n	8003ea6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003e5e:	68bb      	ldr	r3, [r7, #8]
 8003e60:	2b80      	cmp	r3, #128	@ 0x80
 8003e62:	d020      	beq.n	8003ea6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003e64:	68bb      	ldr	r3, [r7, #8]
 8003e66:	2b40      	cmp	r3, #64	@ 0x40
 8003e68:	d01d      	beq.n	8003ea6 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f003 0308 	and.w	r3, r3, #8
 8003e74:	2b08      	cmp	r3, #8
 8003e76:	d116      	bne.n	8003ea6 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003e78:	2300      	movs	r3, #0
 8003e7a:	617b      	str	r3, [r7, #20]
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	617b      	str	r3, [r7, #20]
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	685b      	ldr	r3, [r3, #4]
 8003e8a:	617b      	str	r3, [r7, #20]
 8003e8c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003e8e:	68f8      	ldr	r0, [r7, #12]
 8003e90:	f000 f857 	bl	8003f42 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	2208      	movs	r2, #8
 8003e98:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003ea2:	2301      	movs	r3, #1
 8003ea4:	e00f      	b.n	8003ec6 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	681a      	ldr	r2, [r3, #0]
 8003eac:	68bb      	ldr	r3, [r7, #8]
 8003eae:	4013      	ands	r3, r2
 8003eb0:	68ba      	ldr	r2, [r7, #8]
 8003eb2:	429a      	cmp	r2, r3
 8003eb4:	bf0c      	ite	eq
 8003eb6:	2301      	moveq	r3, #1
 8003eb8:	2300      	movne	r3, #0
 8003eba:	b2db      	uxtb	r3, r3
 8003ebc:	461a      	mov	r2, r3
 8003ebe:	79fb      	ldrb	r3, [r7, #7]
 8003ec0:	429a      	cmp	r2, r3
 8003ec2:	d0b4      	beq.n	8003e2e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003ec4:	2300      	movs	r3, #0
}
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	3718      	adds	r7, #24
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	bd80      	pop	{r7, pc}

08003ece <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003ece:	b480      	push	{r7}
 8003ed0:	b085      	sub	sp, #20
 8003ed2:	af00      	add	r7, sp, #0
 8003ed4:	60f8      	str	r0, [r7, #12]
 8003ed6:	60b9      	str	r1, [r7, #8]
 8003ed8:	4613      	mov	r3, r2
 8003eda:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	68ba      	ldr	r2, [r7, #8]
 8003ee0:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	88fa      	ldrh	r2, [r7, #6]
 8003ee6:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	88fa      	ldrh	r2, [r7, #6]
 8003eec:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	2222      	movs	r2, #34	@ 0x22
 8003ef8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	691b      	ldr	r3, [r3, #16]
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d007      	beq.n	8003f14 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	68da      	ldr	r2, [r3, #12]
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003f12:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	695a      	ldr	r2, [r3, #20]
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f042 0201 	orr.w	r2, r2, #1
 8003f22:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	68da      	ldr	r2, [r3, #12]
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f042 0220 	orr.w	r2, r2, #32
 8003f32:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003f34:	2300      	movs	r3, #0
}
 8003f36:	4618      	mov	r0, r3
 8003f38:	3714      	adds	r7, #20
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f40:	4770      	bx	lr

08003f42 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003f42:	b480      	push	{r7}
 8003f44:	b095      	sub	sp, #84	@ 0x54
 8003f46:	af00      	add	r7, sp, #0
 8003f48:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	330c      	adds	r3, #12
 8003f50:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f54:	e853 3f00 	ldrex	r3, [r3]
 8003f58:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003f5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f5c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003f60:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	330c      	adds	r3, #12
 8003f68:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003f6a:	643a      	str	r2, [r7, #64]	@ 0x40
 8003f6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f6e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003f70:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003f72:	e841 2300 	strex	r3, r2, [r1]
 8003f76:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003f78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d1e5      	bne.n	8003f4a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	3314      	adds	r3, #20
 8003f84:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f86:	6a3b      	ldr	r3, [r7, #32]
 8003f88:	e853 3f00 	ldrex	r3, [r3]
 8003f8c:	61fb      	str	r3, [r7, #28]
   return(result);
 8003f8e:	69fb      	ldr	r3, [r7, #28]
 8003f90:	f023 0301 	bic.w	r3, r3, #1
 8003f94:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	3314      	adds	r3, #20
 8003f9c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003f9e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003fa0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fa2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003fa4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003fa6:	e841 2300 	strex	r3, r2, [r1]
 8003faa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003fac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d1e5      	bne.n	8003f7e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fb6:	2b01      	cmp	r3, #1
 8003fb8:	d119      	bne.n	8003fee <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	330c      	adds	r3, #12
 8003fc0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	e853 3f00 	ldrex	r3, [r3]
 8003fc8:	60bb      	str	r3, [r7, #8]
   return(result);
 8003fca:	68bb      	ldr	r3, [r7, #8]
 8003fcc:	f023 0310 	bic.w	r3, r3, #16
 8003fd0:	647b      	str	r3, [r7, #68]	@ 0x44
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	330c      	adds	r3, #12
 8003fd8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003fda:	61ba      	str	r2, [r7, #24]
 8003fdc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fde:	6979      	ldr	r1, [r7, #20]
 8003fe0:	69ba      	ldr	r2, [r7, #24]
 8003fe2:	e841 2300 	strex	r3, r2, [r1]
 8003fe6:	613b      	str	r3, [r7, #16]
   return(result);
 8003fe8:	693b      	ldr	r3, [r7, #16]
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d1e5      	bne.n	8003fba <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	2220      	movs	r2, #32
 8003ff2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003ffc:	bf00      	nop
 8003ffe:	3754      	adds	r7, #84	@ 0x54
 8004000:	46bd      	mov	sp, r7
 8004002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004006:	4770      	bx	lr

08004008 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004008:	b580      	push	{r7, lr}
 800400a:	b084      	sub	sp, #16
 800400c:	af00      	add	r7, sp, #0
 800400e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004014:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	2200      	movs	r2, #0
 800401a:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	2200      	movs	r2, #0
 8004020:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004022:	68f8      	ldr	r0, [r7, #12]
 8004024:	f7ff fee4 	bl	8003df0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004028:	bf00      	nop
 800402a:	3710      	adds	r7, #16
 800402c:	46bd      	mov	sp, r7
 800402e:	bd80      	pop	{r7, pc}

08004030 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004030:	b480      	push	{r7}
 8004032:	b085      	sub	sp, #20
 8004034:	af00      	add	r7, sp, #0
 8004036:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800403e:	b2db      	uxtb	r3, r3
 8004040:	2b21      	cmp	r3, #33	@ 0x21
 8004042:	d13e      	bne.n	80040c2 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	689b      	ldr	r3, [r3, #8]
 8004048:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800404c:	d114      	bne.n	8004078 <UART_Transmit_IT+0x48>
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	691b      	ldr	r3, [r3, #16]
 8004052:	2b00      	cmp	r3, #0
 8004054:	d110      	bne.n	8004078 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6a1b      	ldr	r3, [r3, #32]
 800405a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	881b      	ldrh	r3, [r3, #0]
 8004060:	461a      	mov	r2, r3
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800406a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	6a1b      	ldr	r3, [r3, #32]
 8004070:	1c9a      	adds	r2, r3, #2
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	621a      	str	r2, [r3, #32]
 8004076:	e008      	b.n	800408a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	6a1b      	ldr	r3, [r3, #32]
 800407c:	1c59      	adds	r1, r3, #1
 800407e:	687a      	ldr	r2, [r7, #4]
 8004080:	6211      	str	r1, [r2, #32]
 8004082:	781a      	ldrb	r2, [r3, #0]
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800408e:	b29b      	uxth	r3, r3
 8004090:	3b01      	subs	r3, #1
 8004092:	b29b      	uxth	r3, r3
 8004094:	687a      	ldr	r2, [r7, #4]
 8004096:	4619      	mov	r1, r3
 8004098:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800409a:	2b00      	cmp	r3, #0
 800409c:	d10f      	bne.n	80040be <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	68da      	ldr	r2, [r3, #12]
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80040ac:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	68da      	ldr	r2, [r3, #12]
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80040bc:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80040be:	2300      	movs	r3, #0
 80040c0:	e000      	b.n	80040c4 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80040c2:	2302      	movs	r3, #2
  }
}
 80040c4:	4618      	mov	r0, r3
 80040c6:	3714      	adds	r7, #20
 80040c8:	46bd      	mov	sp, r7
 80040ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ce:	4770      	bx	lr

080040d0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b082      	sub	sp, #8
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	68da      	ldr	r2, [r3, #12]
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80040e6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2220      	movs	r2, #32
 80040ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80040f0:	6878      	ldr	r0, [r7, #4]
 80040f2:	f7ff fe73 	bl	8003ddc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80040f6:	2300      	movs	r3, #0
}
 80040f8:	4618      	mov	r0, r3
 80040fa:	3708      	adds	r7, #8
 80040fc:	46bd      	mov	sp, r7
 80040fe:	bd80      	pop	{r7, pc}

08004100 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004100:	b580      	push	{r7, lr}
 8004102:	b08c      	sub	sp, #48	@ 0x30
 8004104:	af00      	add	r7, sp, #0
 8004106:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800410e:	b2db      	uxtb	r3, r3
 8004110:	2b22      	cmp	r3, #34	@ 0x22
 8004112:	f040 80ae 	bne.w	8004272 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	689b      	ldr	r3, [r3, #8]
 800411a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800411e:	d117      	bne.n	8004150 <UART_Receive_IT+0x50>
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	691b      	ldr	r3, [r3, #16]
 8004124:	2b00      	cmp	r3, #0
 8004126:	d113      	bne.n	8004150 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004128:	2300      	movs	r3, #0
 800412a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004130:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	685b      	ldr	r3, [r3, #4]
 8004138:	b29b      	uxth	r3, r3
 800413a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800413e:	b29a      	uxth	r2, r3
 8004140:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004142:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004148:	1c9a      	adds	r2, r3, #2
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	629a      	str	r2, [r3, #40]	@ 0x28
 800414e:	e026      	b.n	800419e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004154:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8004156:	2300      	movs	r3, #0
 8004158:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	689b      	ldr	r3, [r3, #8]
 800415e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004162:	d007      	beq.n	8004174 <UART_Receive_IT+0x74>
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	689b      	ldr	r3, [r3, #8]
 8004168:	2b00      	cmp	r3, #0
 800416a:	d10a      	bne.n	8004182 <UART_Receive_IT+0x82>
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	691b      	ldr	r3, [r3, #16]
 8004170:	2b00      	cmp	r3, #0
 8004172:	d106      	bne.n	8004182 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	685b      	ldr	r3, [r3, #4]
 800417a:	b2da      	uxtb	r2, r3
 800417c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800417e:	701a      	strb	r2, [r3, #0]
 8004180:	e008      	b.n	8004194 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	685b      	ldr	r3, [r3, #4]
 8004188:	b2db      	uxtb	r3, r3
 800418a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800418e:	b2da      	uxtb	r2, r3
 8004190:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004192:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004198:	1c5a      	adds	r2, r3, #1
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80041a2:	b29b      	uxth	r3, r3
 80041a4:	3b01      	subs	r3, #1
 80041a6:	b29b      	uxth	r3, r3
 80041a8:	687a      	ldr	r2, [r7, #4]
 80041aa:	4619      	mov	r1, r3
 80041ac:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d15d      	bne.n	800426e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	68da      	ldr	r2, [r3, #12]
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f022 0220 	bic.w	r2, r2, #32
 80041c0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	68da      	ldr	r2, [r3, #12]
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80041d0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	695a      	ldr	r2, [r3, #20]
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f022 0201 	bic.w	r2, r2, #1
 80041e0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2220      	movs	r2, #32
 80041e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	2200      	movs	r2, #0
 80041ee:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041f4:	2b01      	cmp	r3, #1
 80041f6:	d135      	bne.n	8004264 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2200      	movs	r2, #0
 80041fc:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	330c      	adds	r3, #12
 8004204:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004206:	697b      	ldr	r3, [r7, #20]
 8004208:	e853 3f00 	ldrex	r3, [r3]
 800420c:	613b      	str	r3, [r7, #16]
   return(result);
 800420e:	693b      	ldr	r3, [r7, #16]
 8004210:	f023 0310 	bic.w	r3, r3, #16
 8004214:	627b      	str	r3, [r7, #36]	@ 0x24
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	330c      	adds	r3, #12
 800421c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800421e:	623a      	str	r2, [r7, #32]
 8004220:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004222:	69f9      	ldr	r1, [r7, #28]
 8004224:	6a3a      	ldr	r2, [r7, #32]
 8004226:	e841 2300 	strex	r3, r2, [r1]
 800422a:	61bb      	str	r3, [r7, #24]
   return(result);
 800422c:	69bb      	ldr	r3, [r7, #24]
 800422e:	2b00      	cmp	r3, #0
 8004230:	d1e5      	bne.n	80041fe <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f003 0310 	and.w	r3, r3, #16
 800423c:	2b10      	cmp	r3, #16
 800423e:	d10a      	bne.n	8004256 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004240:	2300      	movs	r3, #0
 8004242:	60fb      	str	r3, [r7, #12]
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	60fb      	str	r3, [r7, #12]
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	685b      	ldr	r3, [r3, #4]
 8004252:	60fb      	str	r3, [r7, #12]
 8004254:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800425a:	4619      	mov	r1, r3
 800425c:	6878      	ldr	r0, [r7, #4]
 800425e:	f7ff fdd1 	bl	8003e04 <HAL_UARTEx_RxEventCallback>
 8004262:	e002      	b.n	800426a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004264:	6878      	ldr	r0, [r7, #4]
 8004266:	f7fd fb4d 	bl	8001904 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800426a:	2300      	movs	r3, #0
 800426c:	e002      	b.n	8004274 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800426e:	2300      	movs	r3, #0
 8004270:	e000      	b.n	8004274 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004272:	2302      	movs	r3, #2
  }
}
 8004274:	4618      	mov	r0, r3
 8004276:	3730      	adds	r7, #48	@ 0x30
 8004278:	46bd      	mov	sp, r7
 800427a:	bd80      	pop	{r7, pc}

0800427c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800427c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004280:	b0c0      	sub	sp, #256	@ 0x100
 8004282:	af00      	add	r7, sp, #0
 8004284:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004288:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	691b      	ldr	r3, [r3, #16]
 8004290:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004294:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004298:	68d9      	ldr	r1, [r3, #12]
 800429a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800429e:	681a      	ldr	r2, [r3, #0]
 80042a0:	ea40 0301 	orr.w	r3, r0, r1
 80042a4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80042a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042aa:	689a      	ldr	r2, [r3, #8]
 80042ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042b0:	691b      	ldr	r3, [r3, #16]
 80042b2:	431a      	orrs	r2, r3
 80042b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042b8:	695b      	ldr	r3, [r3, #20]
 80042ba:	431a      	orrs	r2, r3
 80042bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042c0:	69db      	ldr	r3, [r3, #28]
 80042c2:	4313      	orrs	r3, r2
 80042c4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80042c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	68db      	ldr	r3, [r3, #12]
 80042d0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80042d4:	f021 010c 	bic.w	r1, r1, #12
 80042d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042dc:	681a      	ldr	r2, [r3, #0]
 80042de:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80042e2:	430b      	orrs	r3, r1
 80042e4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80042e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	695b      	ldr	r3, [r3, #20]
 80042ee:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80042f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042f6:	6999      	ldr	r1, [r3, #24]
 80042f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042fc:	681a      	ldr	r2, [r3, #0]
 80042fe:	ea40 0301 	orr.w	r3, r0, r1
 8004302:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004304:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004308:	681a      	ldr	r2, [r3, #0]
 800430a:	4b8f      	ldr	r3, [pc, #572]	@ (8004548 <UART_SetConfig+0x2cc>)
 800430c:	429a      	cmp	r2, r3
 800430e:	d005      	beq.n	800431c <UART_SetConfig+0xa0>
 8004310:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004314:	681a      	ldr	r2, [r3, #0]
 8004316:	4b8d      	ldr	r3, [pc, #564]	@ (800454c <UART_SetConfig+0x2d0>)
 8004318:	429a      	cmp	r2, r3
 800431a:	d104      	bne.n	8004326 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800431c:	f7fe fa2e 	bl	800277c <HAL_RCC_GetPCLK2Freq>
 8004320:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004324:	e003      	b.n	800432e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004326:	f7fe fa15 	bl	8002754 <HAL_RCC_GetPCLK1Freq>
 800432a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800432e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004332:	69db      	ldr	r3, [r3, #28]
 8004334:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004338:	f040 810c 	bne.w	8004554 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800433c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004340:	2200      	movs	r2, #0
 8004342:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004346:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800434a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800434e:	4622      	mov	r2, r4
 8004350:	462b      	mov	r3, r5
 8004352:	1891      	adds	r1, r2, r2
 8004354:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004356:	415b      	adcs	r3, r3
 8004358:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800435a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800435e:	4621      	mov	r1, r4
 8004360:	eb12 0801 	adds.w	r8, r2, r1
 8004364:	4629      	mov	r1, r5
 8004366:	eb43 0901 	adc.w	r9, r3, r1
 800436a:	f04f 0200 	mov.w	r2, #0
 800436e:	f04f 0300 	mov.w	r3, #0
 8004372:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004376:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800437a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800437e:	4690      	mov	r8, r2
 8004380:	4699      	mov	r9, r3
 8004382:	4623      	mov	r3, r4
 8004384:	eb18 0303 	adds.w	r3, r8, r3
 8004388:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800438c:	462b      	mov	r3, r5
 800438e:	eb49 0303 	adc.w	r3, r9, r3
 8004392:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004396:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800439a:	685b      	ldr	r3, [r3, #4]
 800439c:	2200      	movs	r2, #0
 800439e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80043a2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80043a6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80043aa:	460b      	mov	r3, r1
 80043ac:	18db      	adds	r3, r3, r3
 80043ae:	653b      	str	r3, [r7, #80]	@ 0x50
 80043b0:	4613      	mov	r3, r2
 80043b2:	eb42 0303 	adc.w	r3, r2, r3
 80043b6:	657b      	str	r3, [r7, #84]	@ 0x54
 80043b8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80043bc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80043c0:	f7fc fc62 	bl	8000c88 <__aeabi_uldivmod>
 80043c4:	4602      	mov	r2, r0
 80043c6:	460b      	mov	r3, r1
 80043c8:	4b61      	ldr	r3, [pc, #388]	@ (8004550 <UART_SetConfig+0x2d4>)
 80043ca:	fba3 2302 	umull	r2, r3, r3, r2
 80043ce:	095b      	lsrs	r3, r3, #5
 80043d0:	011c      	lsls	r4, r3, #4
 80043d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80043d6:	2200      	movs	r2, #0
 80043d8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80043dc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80043e0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80043e4:	4642      	mov	r2, r8
 80043e6:	464b      	mov	r3, r9
 80043e8:	1891      	adds	r1, r2, r2
 80043ea:	64b9      	str	r1, [r7, #72]	@ 0x48
 80043ec:	415b      	adcs	r3, r3
 80043ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80043f0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80043f4:	4641      	mov	r1, r8
 80043f6:	eb12 0a01 	adds.w	sl, r2, r1
 80043fa:	4649      	mov	r1, r9
 80043fc:	eb43 0b01 	adc.w	fp, r3, r1
 8004400:	f04f 0200 	mov.w	r2, #0
 8004404:	f04f 0300 	mov.w	r3, #0
 8004408:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800440c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004410:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004414:	4692      	mov	sl, r2
 8004416:	469b      	mov	fp, r3
 8004418:	4643      	mov	r3, r8
 800441a:	eb1a 0303 	adds.w	r3, sl, r3
 800441e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004422:	464b      	mov	r3, r9
 8004424:	eb4b 0303 	adc.w	r3, fp, r3
 8004428:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800442c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004430:	685b      	ldr	r3, [r3, #4]
 8004432:	2200      	movs	r2, #0
 8004434:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004438:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800443c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004440:	460b      	mov	r3, r1
 8004442:	18db      	adds	r3, r3, r3
 8004444:	643b      	str	r3, [r7, #64]	@ 0x40
 8004446:	4613      	mov	r3, r2
 8004448:	eb42 0303 	adc.w	r3, r2, r3
 800444c:	647b      	str	r3, [r7, #68]	@ 0x44
 800444e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004452:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004456:	f7fc fc17 	bl	8000c88 <__aeabi_uldivmod>
 800445a:	4602      	mov	r2, r0
 800445c:	460b      	mov	r3, r1
 800445e:	4611      	mov	r1, r2
 8004460:	4b3b      	ldr	r3, [pc, #236]	@ (8004550 <UART_SetConfig+0x2d4>)
 8004462:	fba3 2301 	umull	r2, r3, r3, r1
 8004466:	095b      	lsrs	r3, r3, #5
 8004468:	2264      	movs	r2, #100	@ 0x64
 800446a:	fb02 f303 	mul.w	r3, r2, r3
 800446e:	1acb      	subs	r3, r1, r3
 8004470:	00db      	lsls	r3, r3, #3
 8004472:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004476:	4b36      	ldr	r3, [pc, #216]	@ (8004550 <UART_SetConfig+0x2d4>)
 8004478:	fba3 2302 	umull	r2, r3, r3, r2
 800447c:	095b      	lsrs	r3, r3, #5
 800447e:	005b      	lsls	r3, r3, #1
 8004480:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004484:	441c      	add	r4, r3
 8004486:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800448a:	2200      	movs	r2, #0
 800448c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004490:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004494:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004498:	4642      	mov	r2, r8
 800449a:	464b      	mov	r3, r9
 800449c:	1891      	adds	r1, r2, r2
 800449e:	63b9      	str	r1, [r7, #56]	@ 0x38
 80044a0:	415b      	adcs	r3, r3
 80044a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80044a4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80044a8:	4641      	mov	r1, r8
 80044aa:	1851      	adds	r1, r2, r1
 80044ac:	6339      	str	r1, [r7, #48]	@ 0x30
 80044ae:	4649      	mov	r1, r9
 80044b0:	414b      	adcs	r3, r1
 80044b2:	637b      	str	r3, [r7, #52]	@ 0x34
 80044b4:	f04f 0200 	mov.w	r2, #0
 80044b8:	f04f 0300 	mov.w	r3, #0
 80044bc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80044c0:	4659      	mov	r1, fp
 80044c2:	00cb      	lsls	r3, r1, #3
 80044c4:	4651      	mov	r1, sl
 80044c6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80044ca:	4651      	mov	r1, sl
 80044cc:	00ca      	lsls	r2, r1, #3
 80044ce:	4610      	mov	r0, r2
 80044d0:	4619      	mov	r1, r3
 80044d2:	4603      	mov	r3, r0
 80044d4:	4642      	mov	r2, r8
 80044d6:	189b      	adds	r3, r3, r2
 80044d8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80044dc:	464b      	mov	r3, r9
 80044de:	460a      	mov	r2, r1
 80044e0:	eb42 0303 	adc.w	r3, r2, r3
 80044e4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80044e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044ec:	685b      	ldr	r3, [r3, #4]
 80044ee:	2200      	movs	r2, #0
 80044f0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80044f4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80044f8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80044fc:	460b      	mov	r3, r1
 80044fe:	18db      	adds	r3, r3, r3
 8004500:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004502:	4613      	mov	r3, r2
 8004504:	eb42 0303 	adc.w	r3, r2, r3
 8004508:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800450a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800450e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004512:	f7fc fbb9 	bl	8000c88 <__aeabi_uldivmod>
 8004516:	4602      	mov	r2, r0
 8004518:	460b      	mov	r3, r1
 800451a:	4b0d      	ldr	r3, [pc, #52]	@ (8004550 <UART_SetConfig+0x2d4>)
 800451c:	fba3 1302 	umull	r1, r3, r3, r2
 8004520:	095b      	lsrs	r3, r3, #5
 8004522:	2164      	movs	r1, #100	@ 0x64
 8004524:	fb01 f303 	mul.w	r3, r1, r3
 8004528:	1ad3      	subs	r3, r2, r3
 800452a:	00db      	lsls	r3, r3, #3
 800452c:	3332      	adds	r3, #50	@ 0x32
 800452e:	4a08      	ldr	r2, [pc, #32]	@ (8004550 <UART_SetConfig+0x2d4>)
 8004530:	fba2 2303 	umull	r2, r3, r2, r3
 8004534:	095b      	lsrs	r3, r3, #5
 8004536:	f003 0207 	and.w	r2, r3, #7
 800453a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	4422      	add	r2, r4
 8004542:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004544:	e106      	b.n	8004754 <UART_SetConfig+0x4d8>
 8004546:	bf00      	nop
 8004548:	40011000 	.word	0x40011000
 800454c:	40011400 	.word	0x40011400
 8004550:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004554:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004558:	2200      	movs	r2, #0
 800455a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800455e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004562:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004566:	4642      	mov	r2, r8
 8004568:	464b      	mov	r3, r9
 800456a:	1891      	adds	r1, r2, r2
 800456c:	6239      	str	r1, [r7, #32]
 800456e:	415b      	adcs	r3, r3
 8004570:	627b      	str	r3, [r7, #36]	@ 0x24
 8004572:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004576:	4641      	mov	r1, r8
 8004578:	1854      	adds	r4, r2, r1
 800457a:	4649      	mov	r1, r9
 800457c:	eb43 0501 	adc.w	r5, r3, r1
 8004580:	f04f 0200 	mov.w	r2, #0
 8004584:	f04f 0300 	mov.w	r3, #0
 8004588:	00eb      	lsls	r3, r5, #3
 800458a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800458e:	00e2      	lsls	r2, r4, #3
 8004590:	4614      	mov	r4, r2
 8004592:	461d      	mov	r5, r3
 8004594:	4643      	mov	r3, r8
 8004596:	18e3      	adds	r3, r4, r3
 8004598:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800459c:	464b      	mov	r3, r9
 800459e:	eb45 0303 	adc.w	r3, r5, r3
 80045a2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80045a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045aa:	685b      	ldr	r3, [r3, #4]
 80045ac:	2200      	movs	r2, #0
 80045ae:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80045b2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80045b6:	f04f 0200 	mov.w	r2, #0
 80045ba:	f04f 0300 	mov.w	r3, #0
 80045be:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80045c2:	4629      	mov	r1, r5
 80045c4:	008b      	lsls	r3, r1, #2
 80045c6:	4621      	mov	r1, r4
 80045c8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80045cc:	4621      	mov	r1, r4
 80045ce:	008a      	lsls	r2, r1, #2
 80045d0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80045d4:	f7fc fb58 	bl	8000c88 <__aeabi_uldivmod>
 80045d8:	4602      	mov	r2, r0
 80045da:	460b      	mov	r3, r1
 80045dc:	4b60      	ldr	r3, [pc, #384]	@ (8004760 <UART_SetConfig+0x4e4>)
 80045de:	fba3 2302 	umull	r2, r3, r3, r2
 80045e2:	095b      	lsrs	r3, r3, #5
 80045e4:	011c      	lsls	r4, r3, #4
 80045e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80045ea:	2200      	movs	r2, #0
 80045ec:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80045f0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80045f4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80045f8:	4642      	mov	r2, r8
 80045fa:	464b      	mov	r3, r9
 80045fc:	1891      	adds	r1, r2, r2
 80045fe:	61b9      	str	r1, [r7, #24]
 8004600:	415b      	adcs	r3, r3
 8004602:	61fb      	str	r3, [r7, #28]
 8004604:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004608:	4641      	mov	r1, r8
 800460a:	1851      	adds	r1, r2, r1
 800460c:	6139      	str	r1, [r7, #16]
 800460e:	4649      	mov	r1, r9
 8004610:	414b      	adcs	r3, r1
 8004612:	617b      	str	r3, [r7, #20]
 8004614:	f04f 0200 	mov.w	r2, #0
 8004618:	f04f 0300 	mov.w	r3, #0
 800461c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004620:	4659      	mov	r1, fp
 8004622:	00cb      	lsls	r3, r1, #3
 8004624:	4651      	mov	r1, sl
 8004626:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800462a:	4651      	mov	r1, sl
 800462c:	00ca      	lsls	r2, r1, #3
 800462e:	4610      	mov	r0, r2
 8004630:	4619      	mov	r1, r3
 8004632:	4603      	mov	r3, r0
 8004634:	4642      	mov	r2, r8
 8004636:	189b      	adds	r3, r3, r2
 8004638:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800463c:	464b      	mov	r3, r9
 800463e:	460a      	mov	r2, r1
 8004640:	eb42 0303 	adc.w	r3, r2, r3
 8004644:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004648:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800464c:	685b      	ldr	r3, [r3, #4]
 800464e:	2200      	movs	r2, #0
 8004650:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004652:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004654:	f04f 0200 	mov.w	r2, #0
 8004658:	f04f 0300 	mov.w	r3, #0
 800465c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004660:	4649      	mov	r1, r9
 8004662:	008b      	lsls	r3, r1, #2
 8004664:	4641      	mov	r1, r8
 8004666:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800466a:	4641      	mov	r1, r8
 800466c:	008a      	lsls	r2, r1, #2
 800466e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004672:	f7fc fb09 	bl	8000c88 <__aeabi_uldivmod>
 8004676:	4602      	mov	r2, r0
 8004678:	460b      	mov	r3, r1
 800467a:	4611      	mov	r1, r2
 800467c:	4b38      	ldr	r3, [pc, #224]	@ (8004760 <UART_SetConfig+0x4e4>)
 800467e:	fba3 2301 	umull	r2, r3, r3, r1
 8004682:	095b      	lsrs	r3, r3, #5
 8004684:	2264      	movs	r2, #100	@ 0x64
 8004686:	fb02 f303 	mul.w	r3, r2, r3
 800468a:	1acb      	subs	r3, r1, r3
 800468c:	011b      	lsls	r3, r3, #4
 800468e:	3332      	adds	r3, #50	@ 0x32
 8004690:	4a33      	ldr	r2, [pc, #204]	@ (8004760 <UART_SetConfig+0x4e4>)
 8004692:	fba2 2303 	umull	r2, r3, r2, r3
 8004696:	095b      	lsrs	r3, r3, #5
 8004698:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800469c:	441c      	add	r4, r3
 800469e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80046a2:	2200      	movs	r2, #0
 80046a4:	673b      	str	r3, [r7, #112]	@ 0x70
 80046a6:	677a      	str	r2, [r7, #116]	@ 0x74
 80046a8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80046ac:	4642      	mov	r2, r8
 80046ae:	464b      	mov	r3, r9
 80046b0:	1891      	adds	r1, r2, r2
 80046b2:	60b9      	str	r1, [r7, #8]
 80046b4:	415b      	adcs	r3, r3
 80046b6:	60fb      	str	r3, [r7, #12]
 80046b8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80046bc:	4641      	mov	r1, r8
 80046be:	1851      	adds	r1, r2, r1
 80046c0:	6039      	str	r1, [r7, #0]
 80046c2:	4649      	mov	r1, r9
 80046c4:	414b      	adcs	r3, r1
 80046c6:	607b      	str	r3, [r7, #4]
 80046c8:	f04f 0200 	mov.w	r2, #0
 80046cc:	f04f 0300 	mov.w	r3, #0
 80046d0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80046d4:	4659      	mov	r1, fp
 80046d6:	00cb      	lsls	r3, r1, #3
 80046d8:	4651      	mov	r1, sl
 80046da:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80046de:	4651      	mov	r1, sl
 80046e0:	00ca      	lsls	r2, r1, #3
 80046e2:	4610      	mov	r0, r2
 80046e4:	4619      	mov	r1, r3
 80046e6:	4603      	mov	r3, r0
 80046e8:	4642      	mov	r2, r8
 80046ea:	189b      	adds	r3, r3, r2
 80046ec:	66bb      	str	r3, [r7, #104]	@ 0x68
 80046ee:	464b      	mov	r3, r9
 80046f0:	460a      	mov	r2, r1
 80046f2:	eb42 0303 	adc.w	r3, r2, r3
 80046f6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80046f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80046fc:	685b      	ldr	r3, [r3, #4]
 80046fe:	2200      	movs	r2, #0
 8004700:	663b      	str	r3, [r7, #96]	@ 0x60
 8004702:	667a      	str	r2, [r7, #100]	@ 0x64
 8004704:	f04f 0200 	mov.w	r2, #0
 8004708:	f04f 0300 	mov.w	r3, #0
 800470c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004710:	4649      	mov	r1, r9
 8004712:	008b      	lsls	r3, r1, #2
 8004714:	4641      	mov	r1, r8
 8004716:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800471a:	4641      	mov	r1, r8
 800471c:	008a      	lsls	r2, r1, #2
 800471e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004722:	f7fc fab1 	bl	8000c88 <__aeabi_uldivmod>
 8004726:	4602      	mov	r2, r0
 8004728:	460b      	mov	r3, r1
 800472a:	4b0d      	ldr	r3, [pc, #52]	@ (8004760 <UART_SetConfig+0x4e4>)
 800472c:	fba3 1302 	umull	r1, r3, r3, r2
 8004730:	095b      	lsrs	r3, r3, #5
 8004732:	2164      	movs	r1, #100	@ 0x64
 8004734:	fb01 f303 	mul.w	r3, r1, r3
 8004738:	1ad3      	subs	r3, r2, r3
 800473a:	011b      	lsls	r3, r3, #4
 800473c:	3332      	adds	r3, #50	@ 0x32
 800473e:	4a08      	ldr	r2, [pc, #32]	@ (8004760 <UART_SetConfig+0x4e4>)
 8004740:	fba2 2303 	umull	r2, r3, r2, r3
 8004744:	095b      	lsrs	r3, r3, #5
 8004746:	f003 020f 	and.w	r2, r3, #15
 800474a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	4422      	add	r2, r4
 8004752:	609a      	str	r2, [r3, #8]
}
 8004754:	bf00      	nop
 8004756:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800475a:	46bd      	mov	sp, r7
 800475c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004760:	51eb851f 	.word	0x51eb851f

08004764 <malloc>:
 8004764:	4b02      	ldr	r3, [pc, #8]	@ (8004770 <malloc+0xc>)
 8004766:	4601      	mov	r1, r0
 8004768:	6818      	ldr	r0, [r3, #0]
 800476a:	f000 b825 	b.w	80047b8 <_malloc_r>
 800476e:	bf00      	nop
 8004770:	20000030 	.word	0x20000030

08004774 <sbrk_aligned>:
 8004774:	b570      	push	{r4, r5, r6, lr}
 8004776:	4e0f      	ldr	r6, [pc, #60]	@ (80047b4 <sbrk_aligned+0x40>)
 8004778:	460c      	mov	r4, r1
 800477a:	6831      	ldr	r1, [r6, #0]
 800477c:	4605      	mov	r5, r0
 800477e:	b911      	cbnz	r1, 8004786 <sbrk_aligned+0x12>
 8004780:	f000 fe76 	bl	8005470 <_sbrk_r>
 8004784:	6030      	str	r0, [r6, #0]
 8004786:	4621      	mov	r1, r4
 8004788:	4628      	mov	r0, r5
 800478a:	f000 fe71 	bl	8005470 <_sbrk_r>
 800478e:	1c43      	adds	r3, r0, #1
 8004790:	d103      	bne.n	800479a <sbrk_aligned+0x26>
 8004792:	f04f 34ff 	mov.w	r4, #4294967295
 8004796:	4620      	mov	r0, r4
 8004798:	bd70      	pop	{r4, r5, r6, pc}
 800479a:	1cc4      	adds	r4, r0, #3
 800479c:	f024 0403 	bic.w	r4, r4, #3
 80047a0:	42a0      	cmp	r0, r4
 80047a2:	d0f8      	beq.n	8004796 <sbrk_aligned+0x22>
 80047a4:	1a21      	subs	r1, r4, r0
 80047a6:	4628      	mov	r0, r5
 80047a8:	f000 fe62 	bl	8005470 <_sbrk_r>
 80047ac:	3001      	adds	r0, #1
 80047ae:	d1f2      	bne.n	8004796 <sbrk_aligned+0x22>
 80047b0:	e7ef      	b.n	8004792 <sbrk_aligned+0x1e>
 80047b2:	bf00      	nop
 80047b4:	200003d8 	.word	0x200003d8

080047b8 <_malloc_r>:
 80047b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80047bc:	1ccd      	adds	r5, r1, #3
 80047be:	f025 0503 	bic.w	r5, r5, #3
 80047c2:	3508      	adds	r5, #8
 80047c4:	2d0c      	cmp	r5, #12
 80047c6:	bf38      	it	cc
 80047c8:	250c      	movcc	r5, #12
 80047ca:	2d00      	cmp	r5, #0
 80047cc:	4606      	mov	r6, r0
 80047ce:	db01      	blt.n	80047d4 <_malloc_r+0x1c>
 80047d0:	42a9      	cmp	r1, r5
 80047d2:	d904      	bls.n	80047de <_malloc_r+0x26>
 80047d4:	230c      	movs	r3, #12
 80047d6:	6033      	str	r3, [r6, #0]
 80047d8:	2000      	movs	r0, #0
 80047da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80047de:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80048b4 <_malloc_r+0xfc>
 80047e2:	f000 f869 	bl	80048b8 <__malloc_lock>
 80047e6:	f8d8 3000 	ldr.w	r3, [r8]
 80047ea:	461c      	mov	r4, r3
 80047ec:	bb44      	cbnz	r4, 8004840 <_malloc_r+0x88>
 80047ee:	4629      	mov	r1, r5
 80047f0:	4630      	mov	r0, r6
 80047f2:	f7ff ffbf 	bl	8004774 <sbrk_aligned>
 80047f6:	1c43      	adds	r3, r0, #1
 80047f8:	4604      	mov	r4, r0
 80047fa:	d158      	bne.n	80048ae <_malloc_r+0xf6>
 80047fc:	f8d8 4000 	ldr.w	r4, [r8]
 8004800:	4627      	mov	r7, r4
 8004802:	2f00      	cmp	r7, #0
 8004804:	d143      	bne.n	800488e <_malloc_r+0xd6>
 8004806:	2c00      	cmp	r4, #0
 8004808:	d04b      	beq.n	80048a2 <_malloc_r+0xea>
 800480a:	6823      	ldr	r3, [r4, #0]
 800480c:	4639      	mov	r1, r7
 800480e:	4630      	mov	r0, r6
 8004810:	eb04 0903 	add.w	r9, r4, r3
 8004814:	f000 fe2c 	bl	8005470 <_sbrk_r>
 8004818:	4581      	cmp	r9, r0
 800481a:	d142      	bne.n	80048a2 <_malloc_r+0xea>
 800481c:	6821      	ldr	r1, [r4, #0]
 800481e:	1a6d      	subs	r5, r5, r1
 8004820:	4629      	mov	r1, r5
 8004822:	4630      	mov	r0, r6
 8004824:	f7ff ffa6 	bl	8004774 <sbrk_aligned>
 8004828:	3001      	adds	r0, #1
 800482a:	d03a      	beq.n	80048a2 <_malloc_r+0xea>
 800482c:	6823      	ldr	r3, [r4, #0]
 800482e:	442b      	add	r3, r5
 8004830:	6023      	str	r3, [r4, #0]
 8004832:	f8d8 3000 	ldr.w	r3, [r8]
 8004836:	685a      	ldr	r2, [r3, #4]
 8004838:	bb62      	cbnz	r2, 8004894 <_malloc_r+0xdc>
 800483a:	f8c8 7000 	str.w	r7, [r8]
 800483e:	e00f      	b.n	8004860 <_malloc_r+0xa8>
 8004840:	6822      	ldr	r2, [r4, #0]
 8004842:	1b52      	subs	r2, r2, r5
 8004844:	d420      	bmi.n	8004888 <_malloc_r+0xd0>
 8004846:	2a0b      	cmp	r2, #11
 8004848:	d917      	bls.n	800487a <_malloc_r+0xc2>
 800484a:	1961      	adds	r1, r4, r5
 800484c:	42a3      	cmp	r3, r4
 800484e:	6025      	str	r5, [r4, #0]
 8004850:	bf18      	it	ne
 8004852:	6059      	strne	r1, [r3, #4]
 8004854:	6863      	ldr	r3, [r4, #4]
 8004856:	bf08      	it	eq
 8004858:	f8c8 1000 	streq.w	r1, [r8]
 800485c:	5162      	str	r2, [r4, r5]
 800485e:	604b      	str	r3, [r1, #4]
 8004860:	4630      	mov	r0, r6
 8004862:	f000 f82f 	bl	80048c4 <__malloc_unlock>
 8004866:	f104 000b 	add.w	r0, r4, #11
 800486a:	1d23      	adds	r3, r4, #4
 800486c:	f020 0007 	bic.w	r0, r0, #7
 8004870:	1ac2      	subs	r2, r0, r3
 8004872:	bf1c      	itt	ne
 8004874:	1a1b      	subne	r3, r3, r0
 8004876:	50a3      	strne	r3, [r4, r2]
 8004878:	e7af      	b.n	80047da <_malloc_r+0x22>
 800487a:	6862      	ldr	r2, [r4, #4]
 800487c:	42a3      	cmp	r3, r4
 800487e:	bf0c      	ite	eq
 8004880:	f8c8 2000 	streq.w	r2, [r8]
 8004884:	605a      	strne	r2, [r3, #4]
 8004886:	e7eb      	b.n	8004860 <_malloc_r+0xa8>
 8004888:	4623      	mov	r3, r4
 800488a:	6864      	ldr	r4, [r4, #4]
 800488c:	e7ae      	b.n	80047ec <_malloc_r+0x34>
 800488e:	463c      	mov	r4, r7
 8004890:	687f      	ldr	r7, [r7, #4]
 8004892:	e7b6      	b.n	8004802 <_malloc_r+0x4a>
 8004894:	461a      	mov	r2, r3
 8004896:	685b      	ldr	r3, [r3, #4]
 8004898:	42a3      	cmp	r3, r4
 800489a:	d1fb      	bne.n	8004894 <_malloc_r+0xdc>
 800489c:	2300      	movs	r3, #0
 800489e:	6053      	str	r3, [r2, #4]
 80048a0:	e7de      	b.n	8004860 <_malloc_r+0xa8>
 80048a2:	230c      	movs	r3, #12
 80048a4:	6033      	str	r3, [r6, #0]
 80048a6:	4630      	mov	r0, r6
 80048a8:	f000 f80c 	bl	80048c4 <__malloc_unlock>
 80048ac:	e794      	b.n	80047d8 <_malloc_r+0x20>
 80048ae:	6005      	str	r5, [r0, #0]
 80048b0:	e7d6      	b.n	8004860 <_malloc_r+0xa8>
 80048b2:	bf00      	nop
 80048b4:	200003dc 	.word	0x200003dc

080048b8 <__malloc_lock>:
 80048b8:	4801      	ldr	r0, [pc, #4]	@ (80048c0 <__malloc_lock+0x8>)
 80048ba:	f000 be26 	b.w	800550a <__retarget_lock_acquire_recursive>
 80048be:	bf00      	nop
 80048c0:	20000520 	.word	0x20000520

080048c4 <__malloc_unlock>:
 80048c4:	4801      	ldr	r0, [pc, #4]	@ (80048cc <__malloc_unlock+0x8>)
 80048c6:	f000 be21 	b.w	800550c <__retarget_lock_release_recursive>
 80048ca:	bf00      	nop
 80048cc:	20000520 	.word	0x20000520

080048d0 <__cvt>:
 80048d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80048d4:	ec57 6b10 	vmov	r6, r7, d0
 80048d8:	2f00      	cmp	r7, #0
 80048da:	460c      	mov	r4, r1
 80048dc:	4619      	mov	r1, r3
 80048de:	463b      	mov	r3, r7
 80048e0:	bfbb      	ittet	lt
 80048e2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80048e6:	461f      	movlt	r7, r3
 80048e8:	2300      	movge	r3, #0
 80048ea:	232d      	movlt	r3, #45	@ 0x2d
 80048ec:	700b      	strb	r3, [r1, #0]
 80048ee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80048f0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80048f4:	4691      	mov	r9, r2
 80048f6:	f023 0820 	bic.w	r8, r3, #32
 80048fa:	bfbc      	itt	lt
 80048fc:	4632      	movlt	r2, r6
 80048fe:	4616      	movlt	r6, r2
 8004900:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004904:	d005      	beq.n	8004912 <__cvt+0x42>
 8004906:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800490a:	d100      	bne.n	800490e <__cvt+0x3e>
 800490c:	3401      	adds	r4, #1
 800490e:	2102      	movs	r1, #2
 8004910:	e000      	b.n	8004914 <__cvt+0x44>
 8004912:	2103      	movs	r1, #3
 8004914:	ab03      	add	r3, sp, #12
 8004916:	9301      	str	r3, [sp, #4]
 8004918:	ab02      	add	r3, sp, #8
 800491a:	9300      	str	r3, [sp, #0]
 800491c:	ec47 6b10 	vmov	d0, r6, r7
 8004920:	4653      	mov	r3, sl
 8004922:	4622      	mov	r2, r4
 8004924:	f000 fe7c 	bl	8005620 <_dtoa_r>
 8004928:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800492c:	4605      	mov	r5, r0
 800492e:	d119      	bne.n	8004964 <__cvt+0x94>
 8004930:	f019 0f01 	tst.w	r9, #1
 8004934:	d00e      	beq.n	8004954 <__cvt+0x84>
 8004936:	eb00 0904 	add.w	r9, r0, r4
 800493a:	2200      	movs	r2, #0
 800493c:	2300      	movs	r3, #0
 800493e:	4630      	mov	r0, r6
 8004940:	4639      	mov	r1, r7
 8004942:	f7fc f8e1 	bl	8000b08 <__aeabi_dcmpeq>
 8004946:	b108      	cbz	r0, 800494c <__cvt+0x7c>
 8004948:	f8cd 900c 	str.w	r9, [sp, #12]
 800494c:	2230      	movs	r2, #48	@ 0x30
 800494e:	9b03      	ldr	r3, [sp, #12]
 8004950:	454b      	cmp	r3, r9
 8004952:	d31e      	bcc.n	8004992 <__cvt+0xc2>
 8004954:	9b03      	ldr	r3, [sp, #12]
 8004956:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004958:	1b5b      	subs	r3, r3, r5
 800495a:	4628      	mov	r0, r5
 800495c:	6013      	str	r3, [r2, #0]
 800495e:	b004      	add	sp, #16
 8004960:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004964:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004968:	eb00 0904 	add.w	r9, r0, r4
 800496c:	d1e5      	bne.n	800493a <__cvt+0x6a>
 800496e:	7803      	ldrb	r3, [r0, #0]
 8004970:	2b30      	cmp	r3, #48	@ 0x30
 8004972:	d10a      	bne.n	800498a <__cvt+0xba>
 8004974:	2200      	movs	r2, #0
 8004976:	2300      	movs	r3, #0
 8004978:	4630      	mov	r0, r6
 800497a:	4639      	mov	r1, r7
 800497c:	f7fc f8c4 	bl	8000b08 <__aeabi_dcmpeq>
 8004980:	b918      	cbnz	r0, 800498a <__cvt+0xba>
 8004982:	f1c4 0401 	rsb	r4, r4, #1
 8004986:	f8ca 4000 	str.w	r4, [sl]
 800498a:	f8da 3000 	ldr.w	r3, [sl]
 800498e:	4499      	add	r9, r3
 8004990:	e7d3      	b.n	800493a <__cvt+0x6a>
 8004992:	1c59      	adds	r1, r3, #1
 8004994:	9103      	str	r1, [sp, #12]
 8004996:	701a      	strb	r2, [r3, #0]
 8004998:	e7d9      	b.n	800494e <__cvt+0x7e>

0800499a <__exponent>:
 800499a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800499c:	2900      	cmp	r1, #0
 800499e:	bfba      	itte	lt
 80049a0:	4249      	neglt	r1, r1
 80049a2:	232d      	movlt	r3, #45	@ 0x2d
 80049a4:	232b      	movge	r3, #43	@ 0x2b
 80049a6:	2909      	cmp	r1, #9
 80049a8:	7002      	strb	r2, [r0, #0]
 80049aa:	7043      	strb	r3, [r0, #1]
 80049ac:	dd29      	ble.n	8004a02 <__exponent+0x68>
 80049ae:	f10d 0307 	add.w	r3, sp, #7
 80049b2:	461d      	mov	r5, r3
 80049b4:	270a      	movs	r7, #10
 80049b6:	461a      	mov	r2, r3
 80049b8:	fbb1 f6f7 	udiv	r6, r1, r7
 80049bc:	fb07 1416 	mls	r4, r7, r6, r1
 80049c0:	3430      	adds	r4, #48	@ 0x30
 80049c2:	f802 4c01 	strb.w	r4, [r2, #-1]
 80049c6:	460c      	mov	r4, r1
 80049c8:	2c63      	cmp	r4, #99	@ 0x63
 80049ca:	f103 33ff 	add.w	r3, r3, #4294967295
 80049ce:	4631      	mov	r1, r6
 80049d0:	dcf1      	bgt.n	80049b6 <__exponent+0x1c>
 80049d2:	3130      	adds	r1, #48	@ 0x30
 80049d4:	1e94      	subs	r4, r2, #2
 80049d6:	f803 1c01 	strb.w	r1, [r3, #-1]
 80049da:	1c41      	adds	r1, r0, #1
 80049dc:	4623      	mov	r3, r4
 80049de:	42ab      	cmp	r3, r5
 80049e0:	d30a      	bcc.n	80049f8 <__exponent+0x5e>
 80049e2:	f10d 0309 	add.w	r3, sp, #9
 80049e6:	1a9b      	subs	r3, r3, r2
 80049e8:	42ac      	cmp	r4, r5
 80049ea:	bf88      	it	hi
 80049ec:	2300      	movhi	r3, #0
 80049ee:	3302      	adds	r3, #2
 80049f0:	4403      	add	r3, r0
 80049f2:	1a18      	subs	r0, r3, r0
 80049f4:	b003      	add	sp, #12
 80049f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80049f8:	f813 6b01 	ldrb.w	r6, [r3], #1
 80049fc:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004a00:	e7ed      	b.n	80049de <__exponent+0x44>
 8004a02:	2330      	movs	r3, #48	@ 0x30
 8004a04:	3130      	adds	r1, #48	@ 0x30
 8004a06:	7083      	strb	r3, [r0, #2]
 8004a08:	70c1      	strb	r1, [r0, #3]
 8004a0a:	1d03      	adds	r3, r0, #4
 8004a0c:	e7f1      	b.n	80049f2 <__exponent+0x58>
	...

08004a10 <_printf_float>:
 8004a10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a14:	b08d      	sub	sp, #52	@ 0x34
 8004a16:	460c      	mov	r4, r1
 8004a18:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8004a1c:	4616      	mov	r6, r2
 8004a1e:	461f      	mov	r7, r3
 8004a20:	4605      	mov	r5, r0
 8004a22:	f000 fced 	bl	8005400 <_localeconv_r>
 8004a26:	6803      	ldr	r3, [r0, #0]
 8004a28:	9304      	str	r3, [sp, #16]
 8004a2a:	4618      	mov	r0, r3
 8004a2c:	f7fb fc40 	bl	80002b0 <strlen>
 8004a30:	2300      	movs	r3, #0
 8004a32:	930a      	str	r3, [sp, #40]	@ 0x28
 8004a34:	f8d8 3000 	ldr.w	r3, [r8]
 8004a38:	9005      	str	r0, [sp, #20]
 8004a3a:	3307      	adds	r3, #7
 8004a3c:	f023 0307 	bic.w	r3, r3, #7
 8004a40:	f103 0208 	add.w	r2, r3, #8
 8004a44:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004a48:	f8d4 b000 	ldr.w	fp, [r4]
 8004a4c:	f8c8 2000 	str.w	r2, [r8]
 8004a50:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004a54:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004a58:	9307      	str	r3, [sp, #28]
 8004a5a:	f8cd 8018 	str.w	r8, [sp, #24]
 8004a5e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004a62:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004a66:	4b9c      	ldr	r3, [pc, #624]	@ (8004cd8 <_printf_float+0x2c8>)
 8004a68:	f04f 32ff 	mov.w	r2, #4294967295
 8004a6c:	f7fc f87e 	bl	8000b6c <__aeabi_dcmpun>
 8004a70:	bb70      	cbnz	r0, 8004ad0 <_printf_float+0xc0>
 8004a72:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004a76:	4b98      	ldr	r3, [pc, #608]	@ (8004cd8 <_printf_float+0x2c8>)
 8004a78:	f04f 32ff 	mov.w	r2, #4294967295
 8004a7c:	f7fc f858 	bl	8000b30 <__aeabi_dcmple>
 8004a80:	bb30      	cbnz	r0, 8004ad0 <_printf_float+0xc0>
 8004a82:	2200      	movs	r2, #0
 8004a84:	2300      	movs	r3, #0
 8004a86:	4640      	mov	r0, r8
 8004a88:	4649      	mov	r1, r9
 8004a8a:	f7fc f847 	bl	8000b1c <__aeabi_dcmplt>
 8004a8e:	b110      	cbz	r0, 8004a96 <_printf_float+0x86>
 8004a90:	232d      	movs	r3, #45	@ 0x2d
 8004a92:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004a96:	4a91      	ldr	r2, [pc, #580]	@ (8004cdc <_printf_float+0x2cc>)
 8004a98:	4b91      	ldr	r3, [pc, #580]	@ (8004ce0 <_printf_float+0x2d0>)
 8004a9a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004a9e:	bf94      	ite	ls
 8004aa0:	4690      	movls	r8, r2
 8004aa2:	4698      	movhi	r8, r3
 8004aa4:	2303      	movs	r3, #3
 8004aa6:	6123      	str	r3, [r4, #16]
 8004aa8:	f02b 0304 	bic.w	r3, fp, #4
 8004aac:	6023      	str	r3, [r4, #0]
 8004aae:	f04f 0900 	mov.w	r9, #0
 8004ab2:	9700      	str	r7, [sp, #0]
 8004ab4:	4633      	mov	r3, r6
 8004ab6:	aa0b      	add	r2, sp, #44	@ 0x2c
 8004ab8:	4621      	mov	r1, r4
 8004aba:	4628      	mov	r0, r5
 8004abc:	f000 f9d2 	bl	8004e64 <_printf_common>
 8004ac0:	3001      	adds	r0, #1
 8004ac2:	f040 808d 	bne.w	8004be0 <_printf_float+0x1d0>
 8004ac6:	f04f 30ff 	mov.w	r0, #4294967295
 8004aca:	b00d      	add	sp, #52	@ 0x34
 8004acc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ad0:	4642      	mov	r2, r8
 8004ad2:	464b      	mov	r3, r9
 8004ad4:	4640      	mov	r0, r8
 8004ad6:	4649      	mov	r1, r9
 8004ad8:	f7fc f848 	bl	8000b6c <__aeabi_dcmpun>
 8004adc:	b140      	cbz	r0, 8004af0 <_printf_float+0xe0>
 8004ade:	464b      	mov	r3, r9
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	bfbc      	itt	lt
 8004ae4:	232d      	movlt	r3, #45	@ 0x2d
 8004ae6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004aea:	4a7e      	ldr	r2, [pc, #504]	@ (8004ce4 <_printf_float+0x2d4>)
 8004aec:	4b7e      	ldr	r3, [pc, #504]	@ (8004ce8 <_printf_float+0x2d8>)
 8004aee:	e7d4      	b.n	8004a9a <_printf_float+0x8a>
 8004af0:	6863      	ldr	r3, [r4, #4]
 8004af2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8004af6:	9206      	str	r2, [sp, #24]
 8004af8:	1c5a      	adds	r2, r3, #1
 8004afa:	d13b      	bne.n	8004b74 <_printf_float+0x164>
 8004afc:	2306      	movs	r3, #6
 8004afe:	6063      	str	r3, [r4, #4]
 8004b00:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8004b04:	2300      	movs	r3, #0
 8004b06:	6022      	str	r2, [r4, #0]
 8004b08:	9303      	str	r3, [sp, #12]
 8004b0a:	ab0a      	add	r3, sp, #40	@ 0x28
 8004b0c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8004b10:	ab09      	add	r3, sp, #36	@ 0x24
 8004b12:	9300      	str	r3, [sp, #0]
 8004b14:	6861      	ldr	r1, [r4, #4]
 8004b16:	ec49 8b10 	vmov	d0, r8, r9
 8004b1a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8004b1e:	4628      	mov	r0, r5
 8004b20:	f7ff fed6 	bl	80048d0 <__cvt>
 8004b24:	9b06      	ldr	r3, [sp, #24]
 8004b26:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004b28:	2b47      	cmp	r3, #71	@ 0x47
 8004b2a:	4680      	mov	r8, r0
 8004b2c:	d129      	bne.n	8004b82 <_printf_float+0x172>
 8004b2e:	1cc8      	adds	r0, r1, #3
 8004b30:	db02      	blt.n	8004b38 <_printf_float+0x128>
 8004b32:	6863      	ldr	r3, [r4, #4]
 8004b34:	4299      	cmp	r1, r3
 8004b36:	dd41      	ble.n	8004bbc <_printf_float+0x1ac>
 8004b38:	f1aa 0a02 	sub.w	sl, sl, #2
 8004b3c:	fa5f fa8a 	uxtb.w	sl, sl
 8004b40:	3901      	subs	r1, #1
 8004b42:	4652      	mov	r2, sl
 8004b44:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004b48:	9109      	str	r1, [sp, #36]	@ 0x24
 8004b4a:	f7ff ff26 	bl	800499a <__exponent>
 8004b4e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004b50:	1813      	adds	r3, r2, r0
 8004b52:	2a01      	cmp	r2, #1
 8004b54:	4681      	mov	r9, r0
 8004b56:	6123      	str	r3, [r4, #16]
 8004b58:	dc02      	bgt.n	8004b60 <_printf_float+0x150>
 8004b5a:	6822      	ldr	r2, [r4, #0]
 8004b5c:	07d2      	lsls	r2, r2, #31
 8004b5e:	d501      	bpl.n	8004b64 <_printf_float+0x154>
 8004b60:	3301      	adds	r3, #1
 8004b62:	6123      	str	r3, [r4, #16]
 8004b64:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d0a2      	beq.n	8004ab2 <_printf_float+0xa2>
 8004b6c:	232d      	movs	r3, #45	@ 0x2d
 8004b6e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004b72:	e79e      	b.n	8004ab2 <_printf_float+0xa2>
 8004b74:	9a06      	ldr	r2, [sp, #24]
 8004b76:	2a47      	cmp	r2, #71	@ 0x47
 8004b78:	d1c2      	bne.n	8004b00 <_printf_float+0xf0>
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d1c0      	bne.n	8004b00 <_printf_float+0xf0>
 8004b7e:	2301      	movs	r3, #1
 8004b80:	e7bd      	b.n	8004afe <_printf_float+0xee>
 8004b82:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004b86:	d9db      	bls.n	8004b40 <_printf_float+0x130>
 8004b88:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004b8c:	d118      	bne.n	8004bc0 <_printf_float+0x1b0>
 8004b8e:	2900      	cmp	r1, #0
 8004b90:	6863      	ldr	r3, [r4, #4]
 8004b92:	dd0b      	ble.n	8004bac <_printf_float+0x19c>
 8004b94:	6121      	str	r1, [r4, #16]
 8004b96:	b913      	cbnz	r3, 8004b9e <_printf_float+0x18e>
 8004b98:	6822      	ldr	r2, [r4, #0]
 8004b9a:	07d0      	lsls	r0, r2, #31
 8004b9c:	d502      	bpl.n	8004ba4 <_printf_float+0x194>
 8004b9e:	3301      	adds	r3, #1
 8004ba0:	440b      	add	r3, r1
 8004ba2:	6123      	str	r3, [r4, #16]
 8004ba4:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004ba6:	f04f 0900 	mov.w	r9, #0
 8004baa:	e7db      	b.n	8004b64 <_printf_float+0x154>
 8004bac:	b913      	cbnz	r3, 8004bb4 <_printf_float+0x1a4>
 8004bae:	6822      	ldr	r2, [r4, #0]
 8004bb0:	07d2      	lsls	r2, r2, #31
 8004bb2:	d501      	bpl.n	8004bb8 <_printf_float+0x1a8>
 8004bb4:	3302      	adds	r3, #2
 8004bb6:	e7f4      	b.n	8004ba2 <_printf_float+0x192>
 8004bb8:	2301      	movs	r3, #1
 8004bba:	e7f2      	b.n	8004ba2 <_printf_float+0x192>
 8004bbc:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004bc0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004bc2:	4299      	cmp	r1, r3
 8004bc4:	db05      	blt.n	8004bd2 <_printf_float+0x1c2>
 8004bc6:	6823      	ldr	r3, [r4, #0]
 8004bc8:	6121      	str	r1, [r4, #16]
 8004bca:	07d8      	lsls	r0, r3, #31
 8004bcc:	d5ea      	bpl.n	8004ba4 <_printf_float+0x194>
 8004bce:	1c4b      	adds	r3, r1, #1
 8004bd0:	e7e7      	b.n	8004ba2 <_printf_float+0x192>
 8004bd2:	2900      	cmp	r1, #0
 8004bd4:	bfd4      	ite	le
 8004bd6:	f1c1 0202 	rsble	r2, r1, #2
 8004bda:	2201      	movgt	r2, #1
 8004bdc:	4413      	add	r3, r2
 8004bde:	e7e0      	b.n	8004ba2 <_printf_float+0x192>
 8004be0:	6823      	ldr	r3, [r4, #0]
 8004be2:	055a      	lsls	r2, r3, #21
 8004be4:	d407      	bmi.n	8004bf6 <_printf_float+0x1e6>
 8004be6:	6923      	ldr	r3, [r4, #16]
 8004be8:	4642      	mov	r2, r8
 8004bea:	4631      	mov	r1, r6
 8004bec:	4628      	mov	r0, r5
 8004bee:	47b8      	blx	r7
 8004bf0:	3001      	adds	r0, #1
 8004bf2:	d12b      	bne.n	8004c4c <_printf_float+0x23c>
 8004bf4:	e767      	b.n	8004ac6 <_printf_float+0xb6>
 8004bf6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004bfa:	f240 80dd 	bls.w	8004db8 <_printf_float+0x3a8>
 8004bfe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004c02:	2200      	movs	r2, #0
 8004c04:	2300      	movs	r3, #0
 8004c06:	f7fb ff7f 	bl	8000b08 <__aeabi_dcmpeq>
 8004c0a:	2800      	cmp	r0, #0
 8004c0c:	d033      	beq.n	8004c76 <_printf_float+0x266>
 8004c0e:	4a37      	ldr	r2, [pc, #220]	@ (8004cec <_printf_float+0x2dc>)
 8004c10:	2301      	movs	r3, #1
 8004c12:	4631      	mov	r1, r6
 8004c14:	4628      	mov	r0, r5
 8004c16:	47b8      	blx	r7
 8004c18:	3001      	adds	r0, #1
 8004c1a:	f43f af54 	beq.w	8004ac6 <_printf_float+0xb6>
 8004c1e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8004c22:	4543      	cmp	r3, r8
 8004c24:	db02      	blt.n	8004c2c <_printf_float+0x21c>
 8004c26:	6823      	ldr	r3, [r4, #0]
 8004c28:	07d8      	lsls	r0, r3, #31
 8004c2a:	d50f      	bpl.n	8004c4c <_printf_float+0x23c>
 8004c2c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004c30:	4631      	mov	r1, r6
 8004c32:	4628      	mov	r0, r5
 8004c34:	47b8      	blx	r7
 8004c36:	3001      	adds	r0, #1
 8004c38:	f43f af45 	beq.w	8004ac6 <_printf_float+0xb6>
 8004c3c:	f04f 0900 	mov.w	r9, #0
 8004c40:	f108 38ff 	add.w	r8, r8, #4294967295
 8004c44:	f104 0a1a 	add.w	sl, r4, #26
 8004c48:	45c8      	cmp	r8, r9
 8004c4a:	dc09      	bgt.n	8004c60 <_printf_float+0x250>
 8004c4c:	6823      	ldr	r3, [r4, #0]
 8004c4e:	079b      	lsls	r3, r3, #30
 8004c50:	f100 8103 	bmi.w	8004e5a <_printf_float+0x44a>
 8004c54:	68e0      	ldr	r0, [r4, #12]
 8004c56:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004c58:	4298      	cmp	r0, r3
 8004c5a:	bfb8      	it	lt
 8004c5c:	4618      	movlt	r0, r3
 8004c5e:	e734      	b.n	8004aca <_printf_float+0xba>
 8004c60:	2301      	movs	r3, #1
 8004c62:	4652      	mov	r2, sl
 8004c64:	4631      	mov	r1, r6
 8004c66:	4628      	mov	r0, r5
 8004c68:	47b8      	blx	r7
 8004c6a:	3001      	adds	r0, #1
 8004c6c:	f43f af2b 	beq.w	8004ac6 <_printf_float+0xb6>
 8004c70:	f109 0901 	add.w	r9, r9, #1
 8004c74:	e7e8      	b.n	8004c48 <_printf_float+0x238>
 8004c76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	dc39      	bgt.n	8004cf0 <_printf_float+0x2e0>
 8004c7c:	4a1b      	ldr	r2, [pc, #108]	@ (8004cec <_printf_float+0x2dc>)
 8004c7e:	2301      	movs	r3, #1
 8004c80:	4631      	mov	r1, r6
 8004c82:	4628      	mov	r0, r5
 8004c84:	47b8      	blx	r7
 8004c86:	3001      	adds	r0, #1
 8004c88:	f43f af1d 	beq.w	8004ac6 <_printf_float+0xb6>
 8004c8c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8004c90:	ea59 0303 	orrs.w	r3, r9, r3
 8004c94:	d102      	bne.n	8004c9c <_printf_float+0x28c>
 8004c96:	6823      	ldr	r3, [r4, #0]
 8004c98:	07d9      	lsls	r1, r3, #31
 8004c9a:	d5d7      	bpl.n	8004c4c <_printf_float+0x23c>
 8004c9c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004ca0:	4631      	mov	r1, r6
 8004ca2:	4628      	mov	r0, r5
 8004ca4:	47b8      	blx	r7
 8004ca6:	3001      	adds	r0, #1
 8004ca8:	f43f af0d 	beq.w	8004ac6 <_printf_float+0xb6>
 8004cac:	f04f 0a00 	mov.w	sl, #0
 8004cb0:	f104 0b1a 	add.w	fp, r4, #26
 8004cb4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004cb6:	425b      	negs	r3, r3
 8004cb8:	4553      	cmp	r3, sl
 8004cba:	dc01      	bgt.n	8004cc0 <_printf_float+0x2b0>
 8004cbc:	464b      	mov	r3, r9
 8004cbe:	e793      	b.n	8004be8 <_printf_float+0x1d8>
 8004cc0:	2301      	movs	r3, #1
 8004cc2:	465a      	mov	r2, fp
 8004cc4:	4631      	mov	r1, r6
 8004cc6:	4628      	mov	r0, r5
 8004cc8:	47b8      	blx	r7
 8004cca:	3001      	adds	r0, #1
 8004ccc:	f43f aefb 	beq.w	8004ac6 <_printf_float+0xb6>
 8004cd0:	f10a 0a01 	add.w	sl, sl, #1
 8004cd4:	e7ee      	b.n	8004cb4 <_printf_float+0x2a4>
 8004cd6:	bf00      	nop
 8004cd8:	7fefffff 	.word	0x7fefffff
 8004cdc:	08007538 	.word	0x08007538
 8004ce0:	0800753c 	.word	0x0800753c
 8004ce4:	08007540 	.word	0x08007540
 8004ce8:	08007544 	.word	0x08007544
 8004cec:	08007548 	.word	0x08007548
 8004cf0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004cf2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004cf6:	4553      	cmp	r3, sl
 8004cf8:	bfa8      	it	ge
 8004cfa:	4653      	movge	r3, sl
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	4699      	mov	r9, r3
 8004d00:	dc36      	bgt.n	8004d70 <_printf_float+0x360>
 8004d02:	f04f 0b00 	mov.w	fp, #0
 8004d06:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004d0a:	f104 021a 	add.w	r2, r4, #26
 8004d0e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004d10:	9306      	str	r3, [sp, #24]
 8004d12:	eba3 0309 	sub.w	r3, r3, r9
 8004d16:	455b      	cmp	r3, fp
 8004d18:	dc31      	bgt.n	8004d7e <_printf_float+0x36e>
 8004d1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d1c:	459a      	cmp	sl, r3
 8004d1e:	dc3a      	bgt.n	8004d96 <_printf_float+0x386>
 8004d20:	6823      	ldr	r3, [r4, #0]
 8004d22:	07da      	lsls	r2, r3, #31
 8004d24:	d437      	bmi.n	8004d96 <_printf_float+0x386>
 8004d26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d28:	ebaa 0903 	sub.w	r9, sl, r3
 8004d2c:	9b06      	ldr	r3, [sp, #24]
 8004d2e:	ebaa 0303 	sub.w	r3, sl, r3
 8004d32:	4599      	cmp	r9, r3
 8004d34:	bfa8      	it	ge
 8004d36:	4699      	movge	r9, r3
 8004d38:	f1b9 0f00 	cmp.w	r9, #0
 8004d3c:	dc33      	bgt.n	8004da6 <_printf_float+0x396>
 8004d3e:	f04f 0800 	mov.w	r8, #0
 8004d42:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004d46:	f104 0b1a 	add.w	fp, r4, #26
 8004d4a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d4c:	ebaa 0303 	sub.w	r3, sl, r3
 8004d50:	eba3 0309 	sub.w	r3, r3, r9
 8004d54:	4543      	cmp	r3, r8
 8004d56:	f77f af79 	ble.w	8004c4c <_printf_float+0x23c>
 8004d5a:	2301      	movs	r3, #1
 8004d5c:	465a      	mov	r2, fp
 8004d5e:	4631      	mov	r1, r6
 8004d60:	4628      	mov	r0, r5
 8004d62:	47b8      	blx	r7
 8004d64:	3001      	adds	r0, #1
 8004d66:	f43f aeae 	beq.w	8004ac6 <_printf_float+0xb6>
 8004d6a:	f108 0801 	add.w	r8, r8, #1
 8004d6e:	e7ec      	b.n	8004d4a <_printf_float+0x33a>
 8004d70:	4642      	mov	r2, r8
 8004d72:	4631      	mov	r1, r6
 8004d74:	4628      	mov	r0, r5
 8004d76:	47b8      	blx	r7
 8004d78:	3001      	adds	r0, #1
 8004d7a:	d1c2      	bne.n	8004d02 <_printf_float+0x2f2>
 8004d7c:	e6a3      	b.n	8004ac6 <_printf_float+0xb6>
 8004d7e:	2301      	movs	r3, #1
 8004d80:	4631      	mov	r1, r6
 8004d82:	4628      	mov	r0, r5
 8004d84:	9206      	str	r2, [sp, #24]
 8004d86:	47b8      	blx	r7
 8004d88:	3001      	adds	r0, #1
 8004d8a:	f43f ae9c 	beq.w	8004ac6 <_printf_float+0xb6>
 8004d8e:	9a06      	ldr	r2, [sp, #24]
 8004d90:	f10b 0b01 	add.w	fp, fp, #1
 8004d94:	e7bb      	b.n	8004d0e <_printf_float+0x2fe>
 8004d96:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004d9a:	4631      	mov	r1, r6
 8004d9c:	4628      	mov	r0, r5
 8004d9e:	47b8      	blx	r7
 8004da0:	3001      	adds	r0, #1
 8004da2:	d1c0      	bne.n	8004d26 <_printf_float+0x316>
 8004da4:	e68f      	b.n	8004ac6 <_printf_float+0xb6>
 8004da6:	9a06      	ldr	r2, [sp, #24]
 8004da8:	464b      	mov	r3, r9
 8004daa:	4442      	add	r2, r8
 8004dac:	4631      	mov	r1, r6
 8004dae:	4628      	mov	r0, r5
 8004db0:	47b8      	blx	r7
 8004db2:	3001      	adds	r0, #1
 8004db4:	d1c3      	bne.n	8004d3e <_printf_float+0x32e>
 8004db6:	e686      	b.n	8004ac6 <_printf_float+0xb6>
 8004db8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004dbc:	f1ba 0f01 	cmp.w	sl, #1
 8004dc0:	dc01      	bgt.n	8004dc6 <_printf_float+0x3b6>
 8004dc2:	07db      	lsls	r3, r3, #31
 8004dc4:	d536      	bpl.n	8004e34 <_printf_float+0x424>
 8004dc6:	2301      	movs	r3, #1
 8004dc8:	4642      	mov	r2, r8
 8004dca:	4631      	mov	r1, r6
 8004dcc:	4628      	mov	r0, r5
 8004dce:	47b8      	blx	r7
 8004dd0:	3001      	adds	r0, #1
 8004dd2:	f43f ae78 	beq.w	8004ac6 <_printf_float+0xb6>
 8004dd6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004dda:	4631      	mov	r1, r6
 8004ddc:	4628      	mov	r0, r5
 8004dde:	47b8      	blx	r7
 8004de0:	3001      	adds	r0, #1
 8004de2:	f43f ae70 	beq.w	8004ac6 <_printf_float+0xb6>
 8004de6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004dea:	2200      	movs	r2, #0
 8004dec:	2300      	movs	r3, #0
 8004dee:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004df2:	f7fb fe89 	bl	8000b08 <__aeabi_dcmpeq>
 8004df6:	b9c0      	cbnz	r0, 8004e2a <_printf_float+0x41a>
 8004df8:	4653      	mov	r3, sl
 8004dfa:	f108 0201 	add.w	r2, r8, #1
 8004dfe:	4631      	mov	r1, r6
 8004e00:	4628      	mov	r0, r5
 8004e02:	47b8      	blx	r7
 8004e04:	3001      	adds	r0, #1
 8004e06:	d10c      	bne.n	8004e22 <_printf_float+0x412>
 8004e08:	e65d      	b.n	8004ac6 <_printf_float+0xb6>
 8004e0a:	2301      	movs	r3, #1
 8004e0c:	465a      	mov	r2, fp
 8004e0e:	4631      	mov	r1, r6
 8004e10:	4628      	mov	r0, r5
 8004e12:	47b8      	blx	r7
 8004e14:	3001      	adds	r0, #1
 8004e16:	f43f ae56 	beq.w	8004ac6 <_printf_float+0xb6>
 8004e1a:	f108 0801 	add.w	r8, r8, #1
 8004e1e:	45d0      	cmp	r8, sl
 8004e20:	dbf3      	blt.n	8004e0a <_printf_float+0x3fa>
 8004e22:	464b      	mov	r3, r9
 8004e24:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004e28:	e6df      	b.n	8004bea <_printf_float+0x1da>
 8004e2a:	f04f 0800 	mov.w	r8, #0
 8004e2e:	f104 0b1a 	add.w	fp, r4, #26
 8004e32:	e7f4      	b.n	8004e1e <_printf_float+0x40e>
 8004e34:	2301      	movs	r3, #1
 8004e36:	4642      	mov	r2, r8
 8004e38:	e7e1      	b.n	8004dfe <_printf_float+0x3ee>
 8004e3a:	2301      	movs	r3, #1
 8004e3c:	464a      	mov	r2, r9
 8004e3e:	4631      	mov	r1, r6
 8004e40:	4628      	mov	r0, r5
 8004e42:	47b8      	blx	r7
 8004e44:	3001      	adds	r0, #1
 8004e46:	f43f ae3e 	beq.w	8004ac6 <_printf_float+0xb6>
 8004e4a:	f108 0801 	add.w	r8, r8, #1
 8004e4e:	68e3      	ldr	r3, [r4, #12]
 8004e50:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004e52:	1a5b      	subs	r3, r3, r1
 8004e54:	4543      	cmp	r3, r8
 8004e56:	dcf0      	bgt.n	8004e3a <_printf_float+0x42a>
 8004e58:	e6fc      	b.n	8004c54 <_printf_float+0x244>
 8004e5a:	f04f 0800 	mov.w	r8, #0
 8004e5e:	f104 0919 	add.w	r9, r4, #25
 8004e62:	e7f4      	b.n	8004e4e <_printf_float+0x43e>

08004e64 <_printf_common>:
 8004e64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004e68:	4616      	mov	r6, r2
 8004e6a:	4698      	mov	r8, r3
 8004e6c:	688a      	ldr	r2, [r1, #8]
 8004e6e:	690b      	ldr	r3, [r1, #16]
 8004e70:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004e74:	4293      	cmp	r3, r2
 8004e76:	bfb8      	it	lt
 8004e78:	4613      	movlt	r3, r2
 8004e7a:	6033      	str	r3, [r6, #0]
 8004e7c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004e80:	4607      	mov	r7, r0
 8004e82:	460c      	mov	r4, r1
 8004e84:	b10a      	cbz	r2, 8004e8a <_printf_common+0x26>
 8004e86:	3301      	adds	r3, #1
 8004e88:	6033      	str	r3, [r6, #0]
 8004e8a:	6823      	ldr	r3, [r4, #0]
 8004e8c:	0699      	lsls	r1, r3, #26
 8004e8e:	bf42      	ittt	mi
 8004e90:	6833      	ldrmi	r3, [r6, #0]
 8004e92:	3302      	addmi	r3, #2
 8004e94:	6033      	strmi	r3, [r6, #0]
 8004e96:	6825      	ldr	r5, [r4, #0]
 8004e98:	f015 0506 	ands.w	r5, r5, #6
 8004e9c:	d106      	bne.n	8004eac <_printf_common+0x48>
 8004e9e:	f104 0a19 	add.w	sl, r4, #25
 8004ea2:	68e3      	ldr	r3, [r4, #12]
 8004ea4:	6832      	ldr	r2, [r6, #0]
 8004ea6:	1a9b      	subs	r3, r3, r2
 8004ea8:	42ab      	cmp	r3, r5
 8004eaa:	dc26      	bgt.n	8004efa <_printf_common+0x96>
 8004eac:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004eb0:	6822      	ldr	r2, [r4, #0]
 8004eb2:	3b00      	subs	r3, #0
 8004eb4:	bf18      	it	ne
 8004eb6:	2301      	movne	r3, #1
 8004eb8:	0692      	lsls	r2, r2, #26
 8004eba:	d42b      	bmi.n	8004f14 <_printf_common+0xb0>
 8004ebc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004ec0:	4641      	mov	r1, r8
 8004ec2:	4638      	mov	r0, r7
 8004ec4:	47c8      	blx	r9
 8004ec6:	3001      	adds	r0, #1
 8004ec8:	d01e      	beq.n	8004f08 <_printf_common+0xa4>
 8004eca:	6823      	ldr	r3, [r4, #0]
 8004ecc:	6922      	ldr	r2, [r4, #16]
 8004ece:	f003 0306 	and.w	r3, r3, #6
 8004ed2:	2b04      	cmp	r3, #4
 8004ed4:	bf02      	ittt	eq
 8004ed6:	68e5      	ldreq	r5, [r4, #12]
 8004ed8:	6833      	ldreq	r3, [r6, #0]
 8004eda:	1aed      	subeq	r5, r5, r3
 8004edc:	68a3      	ldr	r3, [r4, #8]
 8004ede:	bf0c      	ite	eq
 8004ee0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004ee4:	2500      	movne	r5, #0
 8004ee6:	4293      	cmp	r3, r2
 8004ee8:	bfc4      	itt	gt
 8004eea:	1a9b      	subgt	r3, r3, r2
 8004eec:	18ed      	addgt	r5, r5, r3
 8004eee:	2600      	movs	r6, #0
 8004ef0:	341a      	adds	r4, #26
 8004ef2:	42b5      	cmp	r5, r6
 8004ef4:	d11a      	bne.n	8004f2c <_printf_common+0xc8>
 8004ef6:	2000      	movs	r0, #0
 8004ef8:	e008      	b.n	8004f0c <_printf_common+0xa8>
 8004efa:	2301      	movs	r3, #1
 8004efc:	4652      	mov	r2, sl
 8004efe:	4641      	mov	r1, r8
 8004f00:	4638      	mov	r0, r7
 8004f02:	47c8      	blx	r9
 8004f04:	3001      	adds	r0, #1
 8004f06:	d103      	bne.n	8004f10 <_printf_common+0xac>
 8004f08:	f04f 30ff 	mov.w	r0, #4294967295
 8004f0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f10:	3501      	adds	r5, #1
 8004f12:	e7c6      	b.n	8004ea2 <_printf_common+0x3e>
 8004f14:	18e1      	adds	r1, r4, r3
 8004f16:	1c5a      	adds	r2, r3, #1
 8004f18:	2030      	movs	r0, #48	@ 0x30
 8004f1a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004f1e:	4422      	add	r2, r4
 8004f20:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004f24:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004f28:	3302      	adds	r3, #2
 8004f2a:	e7c7      	b.n	8004ebc <_printf_common+0x58>
 8004f2c:	2301      	movs	r3, #1
 8004f2e:	4622      	mov	r2, r4
 8004f30:	4641      	mov	r1, r8
 8004f32:	4638      	mov	r0, r7
 8004f34:	47c8      	blx	r9
 8004f36:	3001      	adds	r0, #1
 8004f38:	d0e6      	beq.n	8004f08 <_printf_common+0xa4>
 8004f3a:	3601      	adds	r6, #1
 8004f3c:	e7d9      	b.n	8004ef2 <_printf_common+0x8e>
	...

08004f40 <_printf_i>:
 8004f40:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004f44:	7e0f      	ldrb	r7, [r1, #24]
 8004f46:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004f48:	2f78      	cmp	r7, #120	@ 0x78
 8004f4a:	4691      	mov	r9, r2
 8004f4c:	4680      	mov	r8, r0
 8004f4e:	460c      	mov	r4, r1
 8004f50:	469a      	mov	sl, r3
 8004f52:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004f56:	d807      	bhi.n	8004f68 <_printf_i+0x28>
 8004f58:	2f62      	cmp	r7, #98	@ 0x62
 8004f5a:	d80a      	bhi.n	8004f72 <_printf_i+0x32>
 8004f5c:	2f00      	cmp	r7, #0
 8004f5e:	f000 80d2 	beq.w	8005106 <_printf_i+0x1c6>
 8004f62:	2f58      	cmp	r7, #88	@ 0x58
 8004f64:	f000 80b9 	beq.w	80050da <_printf_i+0x19a>
 8004f68:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004f6c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004f70:	e03a      	b.n	8004fe8 <_printf_i+0xa8>
 8004f72:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004f76:	2b15      	cmp	r3, #21
 8004f78:	d8f6      	bhi.n	8004f68 <_printf_i+0x28>
 8004f7a:	a101      	add	r1, pc, #4	@ (adr r1, 8004f80 <_printf_i+0x40>)
 8004f7c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004f80:	08004fd9 	.word	0x08004fd9
 8004f84:	08004fed 	.word	0x08004fed
 8004f88:	08004f69 	.word	0x08004f69
 8004f8c:	08004f69 	.word	0x08004f69
 8004f90:	08004f69 	.word	0x08004f69
 8004f94:	08004f69 	.word	0x08004f69
 8004f98:	08004fed 	.word	0x08004fed
 8004f9c:	08004f69 	.word	0x08004f69
 8004fa0:	08004f69 	.word	0x08004f69
 8004fa4:	08004f69 	.word	0x08004f69
 8004fa8:	08004f69 	.word	0x08004f69
 8004fac:	080050ed 	.word	0x080050ed
 8004fb0:	08005017 	.word	0x08005017
 8004fb4:	080050a7 	.word	0x080050a7
 8004fb8:	08004f69 	.word	0x08004f69
 8004fbc:	08004f69 	.word	0x08004f69
 8004fc0:	0800510f 	.word	0x0800510f
 8004fc4:	08004f69 	.word	0x08004f69
 8004fc8:	08005017 	.word	0x08005017
 8004fcc:	08004f69 	.word	0x08004f69
 8004fd0:	08004f69 	.word	0x08004f69
 8004fd4:	080050af 	.word	0x080050af
 8004fd8:	6833      	ldr	r3, [r6, #0]
 8004fda:	1d1a      	adds	r2, r3, #4
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	6032      	str	r2, [r6, #0]
 8004fe0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004fe4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004fe8:	2301      	movs	r3, #1
 8004fea:	e09d      	b.n	8005128 <_printf_i+0x1e8>
 8004fec:	6833      	ldr	r3, [r6, #0]
 8004fee:	6820      	ldr	r0, [r4, #0]
 8004ff0:	1d19      	adds	r1, r3, #4
 8004ff2:	6031      	str	r1, [r6, #0]
 8004ff4:	0606      	lsls	r6, r0, #24
 8004ff6:	d501      	bpl.n	8004ffc <_printf_i+0xbc>
 8004ff8:	681d      	ldr	r5, [r3, #0]
 8004ffa:	e003      	b.n	8005004 <_printf_i+0xc4>
 8004ffc:	0645      	lsls	r5, r0, #25
 8004ffe:	d5fb      	bpl.n	8004ff8 <_printf_i+0xb8>
 8005000:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005004:	2d00      	cmp	r5, #0
 8005006:	da03      	bge.n	8005010 <_printf_i+0xd0>
 8005008:	232d      	movs	r3, #45	@ 0x2d
 800500a:	426d      	negs	r5, r5
 800500c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005010:	4859      	ldr	r0, [pc, #356]	@ (8005178 <_printf_i+0x238>)
 8005012:	230a      	movs	r3, #10
 8005014:	e011      	b.n	800503a <_printf_i+0xfa>
 8005016:	6821      	ldr	r1, [r4, #0]
 8005018:	6833      	ldr	r3, [r6, #0]
 800501a:	0608      	lsls	r0, r1, #24
 800501c:	f853 5b04 	ldr.w	r5, [r3], #4
 8005020:	d402      	bmi.n	8005028 <_printf_i+0xe8>
 8005022:	0649      	lsls	r1, r1, #25
 8005024:	bf48      	it	mi
 8005026:	b2ad      	uxthmi	r5, r5
 8005028:	2f6f      	cmp	r7, #111	@ 0x6f
 800502a:	4853      	ldr	r0, [pc, #332]	@ (8005178 <_printf_i+0x238>)
 800502c:	6033      	str	r3, [r6, #0]
 800502e:	bf14      	ite	ne
 8005030:	230a      	movne	r3, #10
 8005032:	2308      	moveq	r3, #8
 8005034:	2100      	movs	r1, #0
 8005036:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800503a:	6866      	ldr	r6, [r4, #4]
 800503c:	60a6      	str	r6, [r4, #8]
 800503e:	2e00      	cmp	r6, #0
 8005040:	bfa2      	ittt	ge
 8005042:	6821      	ldrge	r1, [r4, #0]
 8005044:	f021 0104 	bicge.w	r1, r1, #4
 8005048:	6021      	strge	r1, [r4, #0]
 800504a:	b90d      	cbnz	r5, 8005050 <_printf_i+0x110>
 800504c:	2e00      	cmp	r6, #0
 800504e:	d04b      	beq.n	80050e8 <_printf_i+0x1a8>
 8005050:	4616      	mov	r6, r2
 8005052:	fbb5 f1f3 	udiv	r1, r5, r3
 8005056:	fb03 5711 	mls	r7, r3, r1, r5
 800505a:	5dc7      	ldrb	r7, [r0, r7]
 800505c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005060:	462f      	mov	r7, r5
 8005062:	42bb      	cmp	r3, r7
 8005064:	460d      	mov	r5, r1
 8005066:	d9f4      	bls.n	8005052 <_printf_i+0x112>
 8005068:	2b08      	cmp	r3, #8
 800506a:	d10b      	bne.n	8005084 <_printf_i+0x144>
 800506c:	6823      	ldr	r3, [r4, #0]
 800506e:	07df      	lsls	r7, r3, #31
 8005070:	d508      	bpl.n	8005084 <_printf_i+0x144>
 8005072:	6923      	ldr	r3, [r4, #16]
 8005074:	6861      	ldr	r1, [r4, #4]
 8005076:	4299      	cmp	r1, r3
 8005078:	bfde      	ittt	le
 800507a:	2330      	movle	r3, #48	@ 0x30
 800507c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005080:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005084:	1b92      	subs	r2, r2, r6
 8005086:	6122      	str	r2, [r4, #16]
 8005088:	f8cd a000 	str.w	sl, [sp]
 800508c:	464b      	mov	r3, r9
 800508e:	aa03      	add	r2, sp, #12
 8005090:	4621      	mov	r1, r4
 8005092:	4640      	mov	r0, r8
 8005094:	f7ff fee6 	bl	8004e64 <_printf_common>
 8005098:	3001      	adds	r0, #1
 800509a:	d14a      	bne.n	8005132 <_printf_i+0x1f2>
 800509c:	f04f 30ff 	mov.w	r0, #4294967295
 80050a0:	b004      	add	sp, #16
 80050a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80050a6:	6823      	ldr	r3, [r4, #0]
 80050a8:	f043 0320 	orr.w	r3, r3, #32
 80050ac:	6023      	str	r3, [r4, #0]
 80050ae:	4833      	ldr	r0, [pc, #204]	@ (800517c <_printf_i+0x23c>)
 80050b0:	2778      	movs	r7, #120	@ 0x78
 80050b2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80050b6:	6823      	ldr	r3, [r4, #0]
 80050b8:	6831      	ldr	r1, [r6, #0]
 80050ba:	061f      	lsls	r7, r3, #24
 80050bc:	f851 5b04 	ldr.w	r5, [r1], #4
 80050c0:	d402      	bmi.n	80050c8 <_printf_i+0x188>
 80050c2:	065f      	lsls	r7, r3, #25
 80050c4:	bf48      	it	mi
 80050c6:	b2ad      	uxthmi	r5, r5
 80050c8:	6031      	str	r1, [r6, #0]
 80050ca:	07d9      	lsls	r1, r3, #31
 80050cc:	bf44      	itt	mi
 80050ce:	f043 0320 	orrmi.w	r3, r3, #32
 80050d2:	6023      	strmi	r3, [r4, #0]
 80050d4:	b11d      	cbz	r5, 80050de <_printf_i+0x19e>
 80050d6:	2310      	movs	r3, #16
 80050d8:	e7ac      	b.n	8005034 <_printf_i+0xf4>
 80050da:	4827      	ldr	r0, [pc, #156]	@ (8005178 <_printf_i+0x238>)
 80050dc:	e7e9      	b.n	80050b2 <_printf_i+0x172>
 80050de:	6823      	ldr	r3, [r4, #0]
 80050e0:	f023 0320 	bic.w	r3, r3, #32
 80050e4:	6023      	str	r3, [r4, #0]
 80050e6:	e7f6      	b.n	80050d6 <_printf_i+0x196>
 80050e8:	4616      	mov	r6, r2
 80050ea:	e7bd      	b.n	8005068 <_printf_i+0x128>
 80050ec:	6833      	ldr	r3, [r6, #0]
 80050ee:	6825      	ldr	r5, [r4, #0]
 80050f0:	6961      	ldr	r1, [r4, #20]
 80050f2:	1d18      	adds	r0, r3, #4
 80050f4:	6030      	str	r0, [r6, #0]
 80050f6:	062e      	lsls	r6, r5, #24
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	d501      	bpl.n	8005100 <_printf_i+0x1c0>
 80050fc:	6019      	str	r1, [r3, #0]
 80050fe:	e002      	b.n	8005106 <_printf_i+0x1c6>
 8005100:	0668      	lsls	r0, r5, #25
 8005102:	d5fb      	bpl.n	80050fc <_printf_i+0x1bc>
 8005104:	8019      	strh	r1, [r3, #0]
 8005106:	2300      	movs	r3, #0
 8005108:	6123      	str	r3, [r4, #16]
 800510a:	4616      	mov	r6, r2
 800510c:	e7bc      	b.n	8005088 <_printf_i+0x148>
 800510e:	6833      	ldr	r3, [r6, #0]
 8005110:	1d1a      	adds	r2, r3, #4
 8005112:	6032      	str	r2, [r6, #0]
 8005114:	681e      	ldr	r6, [r3, #0]
 8005116:	6862      	ldr	r2, [r4, #4]
 8005118:	2100      	movs	r1, #0
 800511a:	4630      	mov	r0, r6
 800511c:	f7fb f878 	bl	8000210 <memchr>
 8005120:	b108      	cbz	r0, 8005126 <_printf_i+0x1e6>
 8005122:	1b80      	subs	r0, r0, r6
 8005124:	6060      	str	r0, [r4, #4]
 8005126:	6863      	ldr	r3, [r4, #4]
 8005128:	6123      	str	r3, [r4, #16]
 800512a:	2300      	movs	r3, #0
 800512c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005130:	e7aa      	b.n	8005088 <_printf_i+0x148>
 8005132:	6923      	ldr	r3, [r4, #16]
 8005134:	4632      	mov	r2, r6
 8005136:	4649      	mov	r1, r9
 8005138:	4640      	mov	r0, r8
 800513a:	47d0      	blx	sl
 800513c:	3001      	adds	r0, #1
 800513e:	d0ad      	beq.n	800509c <_printf_i+0x15c>
 8005140:	6823      	ldr	r3, [r4, #0]
 8005142:	079b      	lsls	r3, r3, #30
 8005144:	d413      	bmi.n	800516e <_printf_i+0x22e>
 8005146:	68e0      	ldr	r0, [r4, #12]
 8005148:	9b03      	ldr	r3, [sp, #12]
 800514a:	4298      	cmp	r0, r3
 800514c:	bfb8      	it	lt
 800514e:	4618      	movlt	r0, r3
 8005150:	e7a6      	b.n	80050a0 <_printf_i+0x160>
 8005152:	2301      	movs	r3, #1
 8005154:	4632      	mov	r2, r6
 8005156:	4649      	mov	r1, r9
 8005158:	4640      	mov	r0, r8
 800515a:	47d0      	blx	sl
 800515c:	3001      	adds	r0, #1
 800515e:	d09d      	beq.n	800509c <_printf_i+0x15c>
 8005160:	3501      	adds	r5, #1
 8005162:	68e3      	ldr	r3, [r4, #12]
 8005164:	9903      	ldr	r1, [sp, #12]
 8005166:	1a5b      	subs	r3, r3, r1
 8005168:	42ab      	cmp	r3, r5
 800516a:	dcf2      	bgt.n	8005152 <_printf_i+0x212>
 800516c:	e7eb      	b.n	8005146 <_printf_i+0x206>
 800516e:	2500      	movs	r5, #0
 8005170:	f104 0619 	add.w	r6, r4, #25
 8005174:	e7f5      	b.n	8005162 <_printf_i+0x222>
 8005176:	bf00      	nop
 8005178:	0800754a 	.word	0x0800754a
 800517c:	0800755b 	.word	0x0800755b

08005180 <std>:
 8005180:	2300      	movs	r3, #0
 8005182:	b510      	push	{r4, lr}
 8005184:	4604      	mov	r4, r0
 8005186:	e9c0 3300 	strd	r3, r3, [r0]
 800518a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800518e:	6083      	str	r3, [r0, #8]
 8005190:	8181      	strh	r1, [r0, #12]
 8005192:	6643      	str	r3, [r0, #100]	@ 0x64
 8005194:	81c2      	strh	r2, [r0, #14]
 8005196:	6183      	str	r3, [r0, #24]
 8005198:	4619      	mov	r1, r3
 800519a:	2208      	movs	r2, #8
 800519c:	305c      	adds	r0, #92	@ 0x5c
 800519e:	f000 f926 	bl	80053ee <memset>
 80051a2:	4b0d      	ldr	r3, [pc, #52]	@ (80051d8 <std+0x58>)
 80051a4:	6263      	str	r3, [r4, #36]	@ 0x24
 80051a6:	4b0d      	ldr	r3, [pc, #52]	@ (80051dc <std+0x5c>)
 80051a8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80051aa:	4b0d      	ldr	r3, [pc, #52]	@ (80051e0 <std+0x60>)
 80051ac:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80051ae:	4b0d      	ldr	r3, [pc, #52]	@ (80051e4 <std+0x64>)
 80051b0:	6323      	str	r3, [r4, #48]	@ 0x30
 80051b2:	4b0d      	ldr	r3, [pc, #52]	@ (80051e8 <std+0x68>)
 80051b4:	6224      	str	r4, [r4, #32]
 80051b6:	429c      	cmp	r4, r3
 80051b8:	d006      	beq.n	80051c8 <std+0x48>
 80051ba:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80051be:	4294      	cmp	r4, r2
 80051c0:	d002      	beq.n	80051c8 <std+0x48>
 80051c2:	33d0      	adds	r3, #208	@ 0xd0
 80051c4:	429c      	cmp	r4, r3
 80051c6:	d105      	bne.n	80051d4 <std+0x54>
 80051c8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80051cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80051d0:	f000 b99a 	b.w	8005508 <__retarget_lock_init_recursive>
 80051d4:	bd10      	pop	{r4, pc}
 80051d6:	bf00      	nop
 80051d8:	08005369 	.word	0x08005369
 80051dc:	0800538b 	.word	0x0800538b
 80051e0:	080053c3 	.word	0x080053c3
 80051e4:	080053e7 	.word	0x080053e7
 80051e8:	200003e0 	.word	0x200003e0

080051ec <stdio_exit_handler>:
 80051ec:	4a02      	ldr	r2, [pc, #8]	@ (80051f8 <stdio_exit_handler+0xc>)
 80051ee:	4903      	ldr	r1, [pc, #12]	@ (80051fc <stdio_exit_handler+0x10>)
 80051f0:	4803      	ldr	r0, [pc, #12]	@ (8005200 <stdio_exit_handler+0x14>)
 80051f2:	f000 b869 	b.w	80052c8 <_fwalk_sglue>
 80051f6:	bf00      	nop
 80051f8:	20000024 	.word	0x20000024
 80051fc:	08006f7d 	.word	0x08006f7d
 8005200:	20000034 	.word	0x20000034

08005204 <cleanup_stdio>:
 8005204:	6841      	ldr	r1, [r0, #4]
 8005206:	4b0c      	ldr	r3, [pc, #48]	@ (8005238 <cleanup_stdio+0x34>)
 8005208:	4299      	cmp	r1, r3
 800520a:	b510      	push	{r4, lr}
 800520c:	4604      	mov	r4, r0
 800520e:	d001      	beq.n	8005214 <cleanup_stdio+0x10>
 8005210:	f001 feb4 	bl	8006f7c <_fflush_r>
 8005214:	68a1      	ldr	r1, [r4, #8]
 8005216:	4b09      	ldr	r3, [pc, #36]	@ (800523c <cleanup_stdio+0x38>)
 8005218:	4299      	cmp	r1, r3
 800521a:	d002      	beq.n	8005222 <cleanup_stdio+0x1e>
 800521c:	4620      	mov	r0, r4
 800521e:	f001 fead 	bl	8006f7c <_fflush_r>
 8005222:	68e1      	ldr	r1, [r4, #12]
 8005224:	4b06      	ldr	r3, [pc, #24]	@ (8005240 <cleanup_stdio+0x3c>)
 8005226:	4299      	cmp	r1, r3
 8005228:	d004      	beq.n	8005234 <cleanup_stdio+0x30>
 800522a:	4620      	mov	r0, r4
 800522c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005230:	f001 bea4 	b.w	8006f7c <_fflush_r>
 8005234:	bd10      	pop	{r4, pc}
 8005236:	bf00      	nop
 8005238:	200003e0 	.word	0x200003e0
 800523c:	20000448 	.word	0x20000448
 8005240:	200004b0 	.word	0x200004b0

08005244 <global_stdio_init.part.0>:
 8005244:	b510      	push	{r4, lr}
 8005246:	4b0b      	ldr	r3, [pc, #44]	@ (8005274 <global_stdio_init.part.0+0x30>)
 8005248:	4c0b      	ldr	r4, [pc, #44]	@ (8005278 <global_stdio_init.part.0+0x34>)
 800524a:	4a0c      	ldr	r2, [pc, #48]	@ (800527c <global_stdio_init.part.0+0x38>)
 800524c:	601a      	str	r2, [r3, #0]
 800524e:	4620      	mov	r0, r4
 8005250:	2200      	movs	r2, #0
 8005252:	2104      	movs	r1, #4
 8005254:	f7ff ff94 	bl	8005180 <std>
 8005258:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800525c:	2201      	movs	r2, #1
 800525e:	2109      	movs	r1, #9
 8005260:	f7ff ff8e 	bl	8005180 <std>
 8005264:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005268:	2202      	movs	r2, #2
 800526a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800526e:	2112      	movs	r1, #18
 8005270:	f7ff bf86 	b.w	8005180 <std>
 8005274:	20000518 	.word	0x20000518
 8005278:	200003e0 	.word	0x200003e0
 800527c:	080051ed 	.word	0x080051ed

08005280 <__sfp_lock_acquire>:
 8005280:	4801      	ldr	r0, [pc, #4]	@ (8005288 <__sfp_lock_acquire+0x8>)
 8005282:	f000 b942 	b.w	800550a <__retarget_lock_acquire_recursive>
 8005286:	bf00      	nop
 8005288:	20000521 	.word	0x20000521

0800528c <__sfp_lock_release>:
 800528c:	4801      	ldr	r0, [pc, #4]	@ (8005294 <__sfp_lock_release+0x8>)
 800528e:	f000 b93d 	b.w	800550c <__retarget_lock_release_recursive>
 8005292:	bf00      	nop
 8005294:	20000521 	.word	0x20000521

08005298 <__sinit>:
 8005298:	b510      	push	{r4, lr}
 800529a:	4604      	mov	r4, r0
 800529c:	f7ff fff0 	bl	8005280 <__sfp_lock_acquire>
 80052a0:	6a23      	ldr	r3, [r4, #32]
 80052a2:	b11b      	cbz	r3, 80052ac <__sinit+0x14>
 80052a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80052a8:	f7ff bff0 	b.w	800528c <__sfp_lock_release>
 80052ac:	4b04      	ldr	r3, [pc, #16]	@ (80052c0 <__sinit+0x28>)
 80052ae:	6223      	str	r3, [r4, #32]
 80052b0:	4b04      	ldr	r3, [pc, #16]	@ (80052c4 <__sinit+0x2c>)
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d1f5      	bne.n	80052a4 <__sinit+0xc>
 80052b8:	f7ff ffc4 	bl	8005244 <global_stdio_init.part.0>
 80052bc:	e7f2      	b.n	80052a4 <__sinit+0xc>
 80052be:	bf00      	nop
 80052c0:	08005205 	.word	0x08005205
 80052c4:	20000518 	.word	0x20000518

080052c8 <_fwalk_sglue>:
 80052c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80052cc:	4607      	mov	r7, r0
 80052ce:	4688      	mov	r8, r1
 80052d0:	4614      	mov	r4, r2
 80052d2:	2600      	movs	r6, #0
 80052d4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80052d8:	f1b9 0901 	subs.w	r9, r9, #1
 80052dc:	d505      	bpl.n	80052ea <_fwalk_sglue+0x22>
 80052de:	6824      	ldr	r4, [r4, #0]
 80052e0:	2c00      	cmp	r4, #0
 80052e2:	d1f7      	bne.n	80052d4 <_fwalk_sglue+0xc>
 80052e4:	4630      	mov	r0, r6
 80052e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80052ea:	89ab      	ldrh	r3, [r5, #12]
 80052ec:	2b01      	cmp	r3, #1
 80052ee:	d907      	bls.n	8005300 <_fwalk_sglue+0x38>
 80052f0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80052f4:	3301      	adds	r3, #1
 80052f6:	d003      	beq.n	8005300 <_fwalk_sglue+0x38>
 80052f8:	4629      	mov	r1, r5
 80052fa:	4638      	mov	r0, r7
 80052fc:	47c0      	blx	r8
 80052fe:	4306      	orrs	r6, r0
 8005300:	3568      	adds	r5, #104	@ 0x68
 8005302:	e7e9      	b.n	80052d8 <_fwalk_sglue+0x10>

08005304 <iprintf>:
 8005304:	b40f      	push	{r0, r1, r2, r3}
 8005306:	b507      	push	{r0, r1, r2, lr}
 8005308:	4906      	ldr	r1, [pc, #24]	@ (8005324 <iprintf+0x20>)
 800530a:	ab04      	add	r3, sp, #16
 800530c:	6808      	ldr	r0, [r1, #0]
 800530e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005312:	6881      	ldr	r1, [r0, #8]
 8005314:	9301      	str	r3, [sp, #4]
 8005316:	f001 fc95 	bl	8006c44 <_vfiprintf_r>
 800531a:	b003      	add	sp, #12
 800531c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005320:	b004      	add	sp, #16
 8005322:	4770      	bx	lr
 8005324:	20000030 	.word	0x20000030

08005328 <siprintf>:
 8005328:	b40e      	push	{r1, r2, r3}
 800532a:	b500      	push	{lr}
 800532c:	b09c      	sub	sp, #112	@ 0x70
 800532e:	ab1d      	add	r3, sp, #116	@ 0x74
 8005330:	9002      	str	r0, [sp, #8]
 8005332:	9006      	str	r0, [sp, #24]
 8005334:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005338:	4809      	ldr	r0, [pc, #36]	@ (8005360 <siprintf+0x38>)
 800533a:	9107      	str	r1, [sp, #28]
 800533c:	9104      	str	r1, [sp, #16]
 800533e:	4909      	ldr	r1, [pc, #36]	@ (8005364 <siprintf+0x3c>)
 8005340:	f853 2b04 	ldr.w	r2, [r3], #4
 8005344:	9105      	str	r1, [sp, #20]
 8005346:	6800      	ldr	r0, [r0, #0]
 8005348:	9301      	str	r3, [sp, #4]
 800534a:	a902      	add	r1, sp, #8
 800534c:	f001 fb54 	bl	80069f8 <_svfiprintf_r>
 8005350:	9b02      	ldr	r3, [sp, #8]
 8005352:	2200      	movs	r2, #0
 8005354:	701a      	strb	r2, [r3, #0]
 8005356:	b01c      	add	sp, #112	@ 0x70
 8005358:	f85d eb04 	ldr.w	lr, [sp], #4
 800535c:	b003      	add	sp, #12
 800535e:	4770      	bx	lr
 8005360:	20000030 	.word	0x20000030
 8005364:	ffff0208 	.word	0xffff0208

08005368 <__sread>:
 8005368:	b510      	push	{r4, lr}
 800536a:	460c      	mov	r4, r1
 800536c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005370:	f000 f86c 	bl	800544c <_read_r>
 8005374:	2800      	cmp	r0, #0
 8005376:	bfab      	itete	ge
 8005378:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800537a:	89a3      	ldrhlt	r3, [r4, #12]
 800537c:	181b      	addge	r3, r3, r0
 800537e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005382:	bfac      	ite	ge
 8005384:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005386:	81a3      	strhlt	r3, [r4, #12]
 8005388:	bd10      	pop	{r4, pc}

0800538a <__swrite>:
 800538a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800538e:	461f      	mov	r7, r3
 8005390:	898b      	ldrh	r3, [r1, #12]
 8005392:	05db      	lsls	r3, r3, #23
 8005394:	4605      	mov	r5, r0
 8005396:	460c      	mov	r4, r1
 8005398:	4616      	mov	r6, r2
 800539a:	d505      	bpl.n	80053a8 <__swrite+0x1e>
 800539c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80053a0:	2302      	movs	r3, #2
 80053a2:	2200      	movs	r2, #0
 80053a4:	f000 f840 	bl	8005428 <_lseek_r>
 80053a8:	89a3      	ldrh	r3, [r4, #12]
 80053aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80053ae:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80053b2:	81a3      	strh	r3, [r4, #12]
 80053b4:	4632      	mov	r2, r6
 80053b6:	463b      	mov	r3, r7
 80053b8:	4628      	mov	r0, r5
 80053ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80053be:	f000 b867 	b.w	8005490 <_write_r>

080053c2 <__sseek>:
 80053c2:	b510      	push	{r4, lr}
 80053c4:	460c      	mov	r4, r1
 80053c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80053ca:	f000 f82d 	bl	8005428 <_lseek_r>
 80053ce:	1c43      	adds	r3, r0, #1
 80053d0:	89a3      	ldrh	r3, [r4, #12]
 80053d2:	bf15      	itete	ne
 80053d4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80053d6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80053da:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80053de:	81a3      	strheq	r3, [r4, #12]
 80053e0:	bf18      	it	ne
 80053e2:	81a3      	strhne	r3, [r4, #12]
 80053e4:	bd10      	pop	{r4, pc}

080053e6 <__sclose>:
 80053e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80053ea:	f000 b80d 	b.w	8005408 <_close_r>

080053ee <memset>:
 80053ee:	4402      	add	r2, r0
 80053f0:	4603      	mov	r3, r0
 80053f2:	4293      	cmp	r3, r2
 80053f4:	d100      	bne.n	80053f8 <memset+0xa>
 80053f6:	4770      	bx	lr
 80053f8:	f803 1b01 	strb.w	r1, [r3], #1
 80053fc:	e7f9      	b.n	80053f2 <memset+0x4>
	...

08005400 <_localeconv_r>:
 8005400:	4800      	ldr	r0, [pc, #0]	@ (8005404 <_localeconv_r+0x4>)
 8005402:	4770      	bx	lr
 8005404:	20000170 	.word	0x20000170

08005408 <_close_r>:
 8005408:	b538      	push	{r3, r4, r5, lr}
 800540a:	4d06      	ldr	r5, [pc, #24]	@ (8005424 <_close_r+0x1c>)
 800540c:	2300      	movs	r3, #0
 800540e:	4604      	mov	r4, r0
 8005410:	4608      	mov	r0, r1
 8005412:	602b      	str	r3, [r5, #0]
 8005414:	f7fc fc06 	bl	8001c24 <_close>
 8005418:	1c43      	adds	r3, r0, #1
 800541a:	d102      	bne.n	8005422 <_close_r+0x1a>
 800541c:	682b      	ldr	r3, [r5, #0]
 800541e:	b103      	cbz	r3, 8005422 <_close_r+0x1a>
 8005420:	6023      	str	r3, [r4, #0]
 8005422:	bd38      	pop	{r3, r4, r5, pc}
 8005424:	2000051c 	.word	0x2000051c

08005428 <_lseek_r>:
 8005428:	b538      	push	{r3, r4, r5, lr}
 800542a:	4d07      	ldr	r5, [pc, #28]	@ (8005448 <_lseek_r+0x20>)
 800542c:	4604      	mov	r4, r0
 800542e:	4608      	mov	r0, r1
 8005430:	4611      	mov	r1, r2
 8005432:	2200      	movs	r2, #0
 8005434:	602a      	str	r2, [r5, #0]
 8005436:	461a      	mov	r2, r3
 8005438:	f7fc fc1b 	bl	8001c72 <_lseek>
 800543c:	1c43      	adds	r3, r0, #1
 800543e:	d102      	bne.n	8005446 <_lseek_r+0x1e>
 8005440:	682b      	ldr	r3, [r5, #0]
 8005442:	b103      	cbz	r3, 8005446 <_lseek_r+0x1e>
 8005444:	6023      	str	r3, [r4, #0]
 8005446:	bd38      	pop	{r3, r4, r5, pc}
 8005448:	2000051c 	.word	0x2000051c

0800544c <_read_r>:
 800544c:	b538      	push	{r3, r4, r5, lr}
 800544e:	4d07      	ldr	r5, [pc, #28]	@ (800546c <_read_r+0x20>)
 8005450:	4604      	mov	r4, r0
 8005452:	4608      	mov	r0, r1
 8005454:	4611      	mov	r1, r2
 8005456:	2200      	movs	r2, #0
 8005458:	602a      	str	r2, [r5, #0]
 800545a:	461a      	mov	r2, r3
 800545c:	f7fc fba9 	bl	8001bb2 <_read>
 8005460:	1c43      	adds	r3, r0, #1
 8005462:	d102      	bne.n	800546a <_read_r+0x1e>
 8005464:	682b      	ldr	r3, [r5, #0]
 8005466:	b103      	cbz	r3, 800546a <_read_r+0x1e>
 8005468:	6023      	str	r3, [r4, #0]
 800546a:	bd38      	pop	{r3, r4, r5, pc}
 800546c:	2000051c 	.word	0x2000051c

08005470 <_sbrk_r>:
 8005470:	b538      	push	{r3, r4, r5, lr}
 8005472:	4d06      	ldr	r5, [pc, #24]	@ (800548c <_sbrk_r+0x1c>)
 8005474:	2300      	movs	r3, #0
 8005476:	4604      	mov	r4, r0
 8005478:	4608      	mov	r0, r1
 800547a:	602b      	str	r3, [r5, #0]
 800547c:	f7fc fc06 	bl	8001c8c <_sbrk>
 8005480:	1c43      	adds	r3, r0, #1
 8005482:	d102      	bne.n	800548a <_sbrk_r+0x1a>
 8005484:	682b      	ldr	r3, [r5, #0]
 8005486:	b103      	cbz	r3, 800548a <_sbrk_r+0x1a>
 8005488:	6023      	str	r3, [r4, #0]
 800548a:	bd38      	pop	{r3, r4, r5, pc}
 800548c:	2000051c 	.word	0x2000051c

08005490 <_write_r>:
 8005490:	b538      	push	{r3, r4, r5, lr}
 8005492:	4d07      	ldr	r5, [pc, #28]	@ (80054b0 <_write_r+0x20>)
 8005494:	4604      	mov	r4, r0
 8005496:	4608      	mov	r0, r1
 8005498:	4611      	mov	r1, r2
 800549a:	2200      	movs	r2, #0
 800549c:	602a      	str	r2, [r5, #0]
 800549e:	461a      	mov	r2, r3
 80054a0:	f7fc fba4 	bl	8001bec <_write>
 80054a4:	1c43      	adds	r3, r0, #1
 80054a6:	d102      	bne.n	80054ae <_write_r+0x1e>
 80054a8:	682b      	ldr	r3, [r5, #0]
 80054aa:	b103      	cbz	r3, 80054ae <_write_r+0x1e>
 80054ac:	6023      	str	r3, [r4, #0]
 80054ae:	bd38      	pop	{r3, r4, r5, pc}
 80054b0:	2000051c 	.word	0x2000051c

080054b4 <__errno>:
 80054b4:	4b01      	ldr	r3, [pc, #4]	@ (80054bc <__errno+0x8>)
 80054b6:	6818      	ldr	r0, [r3, #0]
 80054b8:	4770      	bx	lr
 80054ba:	bf00      	nop
 80054bc:	20000030 	.word	0x20000030

080054c0 <__libc_init_array>:
 80054c0:	b570      	push	{r4, r5, r6, lr}
 80054c2:	4d0d      	ldr	r5, [pc, #52]	@ (80054f8 <__libc_init_array+0x38>)
 80054c4:	4c0d      	ldr	r4, [pc, #52]	@ (80054fc <__libc_init_array+0x3c>)
 80054c6:	1b64      	subs	r4, r4, r5
 80054c8:	10a4      	asrs	r4, r4, #2
 80054ca:	2600      	movs	r6, #0
 80054cc:	42a6      	cmp	r6, r4
 80054ce:	d109      	bne.n	80054e4 <__libc_init_array+0x24>
 80054d0:	4d0b      	ldr	r5, [pc, #44]	@ (8005500 <__libc_init_array+0x40>)
 80054d2:	4c0c      	ldr	r4, [pc, #48]	@ (8005504 <__libc_init_array+0x44>)
 80054d4:	f001 ffa0 	bl	8007418 <_init>
 80054d8:	1b64      	subs	r4, r4, r5
 80054da:	10a4      	asrs	r4, r4, #2
 80054dc:	2600      	movs	r6, #0
 80054de:	42a6      	cmp	r6, r4
 80054e0:	d105      	bne.n	80054ee <__libc_init_array+0x2e>
 80054e2:	bd70      	pop	{r4, r5, r6, pc}
 80054e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80054e8:	4798      	blx	r3
 80054ea:	3601      	adds	r6, #1
 80054ec:	e7ee      	b.n	80054cc <__libc_init_array+0xc>
 80054ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80054f2:	4798      	blx	r3
 80054f4:	3601      	adds	r6, #1
 80054f6:	e7f2      	b.n	80054de <__libc_init_array+0x1e>
 80054f8:	080078b0 	.word	0x080078b0
 80054fc:	080078b0 	.word	0x080078b0
 8005500:	080078b0 	.word	0x080078b0
 8005504:	080078b4 	.word	0x080078b4

08005508 <__retarget_lock_init_recursive>:
 8005508:	4770      	bx	lr

0800550a <__retarget_lock_acquire_recursive>:
 800550a:	4770      	bx	lr

0800550c <__retarget_lock_release_recursive>:
 800550c:	4770      	bx	lr

0800550e <quorem>:
 800550e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005512:	6903      	ldr	r3, [r0, #16]
 8005514:	690c      	ldr	r4, [r1, #16]
 8005516:	42a3      	cmp	r3, r4
 8005518:	4607      	mov	r7, r0
 800551a:	db7e      	blt.n	800561a <quorem+0x10c>
 800551c:	3c01      	subs	r4, #1
 800551e:	f101 0814 	add.w	r8, r1, #20
 8005522:	00a3      	lsls	r3, r4, #2
 8005524:	f100 0514 	add.w	r5, r0, #20
 8005528:	9300      	str	r3, [sp, #0]
 800552a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800552e:	9301      	str	r3, [sp, #4]
 8005530:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005534:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005538:	3301      	adds	r3, #1
 800553a:	429a      	cmp	r2, r3
 800553c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005540:	fbb2 f6f3 	udiv	r6, r2, r3
 8005544:	d32e      	bcc.n	80055a4 <quorem+0x96>
 8005546:	f04f 0a00 	mov.w	sl, #0
 800554a:	46c4      	mov	ip, r8
 800554c:	46ae      	mov	lr, r5
 800554e:	46d3      	mov	fp, sl
 8005550:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005554:	b298      	uxth	r0, r3
 8005556:	fb06 a000 	mla	r0, r6, r0, sl
 800555a:	0c02      	lsrs	r2, r0, #16
 800555c:	0c1b      	lsrs	r3, r3, #16
 800555e:	fb06 2303 	mla	r3, r6, r3, r2
 8005562:	f8de 2000 	ldr.w	r2, [lr]
 8005566:	b280      	uxth	r0, r0
 8005568:	b292      	uxth	r2, r2
 800556a:	1a12      	subs	r2, r2, r0
 800556c:	445a      	add	r2, fp
 800556e:	f8de 0000 	ldr.w	r0, [lr]
 8005572:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005576:	b29b      	uxth	r3, r3
 8005578:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800557c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005580:	b292      	uxth	r2, r2
 8005582:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005586:	45e1      	cmp	r9, ip
 8005588:	f84e 2b04 	str.w	r2, [lr], #4
 800558c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005590:	d2de      	bcs.n	8005550 <quorem+0x42>
 8005592:	9b00      	ldr	r3, [sp, #0]
 8005594:	58eb      	ldr	r3, [r5, r3]
 8005596:	b92b      	cbnz	r3, 80055a4 <quorem+0x96>
 8005598:	9b01      	ldr	r3, [sp, #4]
 800559a:	3b04      	subs	r3, #4
 800559c:	429d      	cmp	r5, r3
 800559e:	461a      	mov	r2, r3
 80055a0:	d32f      	bcc.n	8005602 <quorem+0xf4>
 80055a2:	613c      	str	r4, [r7, #16]
 80055a4:	4638      	mov	r0, r7
 80055a6:	f001 f8c3 	bl	8006730 <__mcmp>
 80055aa:	2800      	cmp	r0, #0
 80055ac:	db25      	blt.n	80055fa <quorem+0xec>
 80055ae:	4629      	mov	r1, r5
 80055b0:	2000      	movs	r0, #0
 80055b2:	f858 2b04 	ldr.w	r2, [r8], #4
 80055b6:	f8d1 c000 	ldr.w	ip, [r1]
 80055ba:	fa1f fe82 	uxth.w	lr, r2
 80055be:	fa1f f38c 	uxth.w	r3, ip
 80055c2:	eba3 030e 	sub.w	r3, r3, lr
 80055c6:	4403      	add	r3, r0
 80055c8:	0c12      	lsrs	r2, r2, #16
 80055ca:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80055ce:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80055d2:	b29b      	uxth	r3, r3
 80055d4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80055d8:	45c1      	cmp	r9, r8
 80055da:	f841 3b04 	str.w	r3, [r1], #4
 80055de:	ea4f 4022 	mov.w	r0, r2, asr #16
 80055e2:	d2e6      	bcs.n	80055b2 <quorem+0xa4>
 80055e4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80055e8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80055ec:	b922      	cbnz	r2, 80055f8 <quorem+0xea>
 80055ee:	3b04      	subs	r3, #4
 80055f0:	429d      	cmp	r5, r3
 80055f2:	461a      	mov	r2, r3
 80055f4:	d30b      	bcc.n	800560e <quorem+0x100>
 80055f6:	613c      	str	r4, [r7, #16]
 80055f8:	3601      	adds	r6, #1
 80055fa:	4630      	mov	r0, r6
 80055fc:	b003      	add	sp, #12
 80055fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005602:	6812      	ldr	r2, [r2, #0]
 8005604:	3b04      	subs	r3, #4
 8005606:	2a00      	cmp	r2, #0
 8005608:	d1cb      	bne.n	80055a2 <quorem+0x94>
 800560a:	3c01      	subs	r4, #1
 800560c:	e7c6      	b.n	800559c <quorem+0x8e>
 800560e:	6812      	ldr	r2, [r2, #0]
 8005610:	3b04      	subs	r3, #4
 8005612:	2a00      	cmp	r2, #0
 8005614:	d1ef      	bne.n	80055f6 <quorem+0xe8>
 8005616:	3c01      	subs	r4, #1
 8005618:	e7ea      	b.n	80055f0 <quorem+0xe2>
 800561a:	2000      	movs	r0, #0
 800561c:	e7ee      	b.n	80055fc <quorem+0xee>
	...

08005620 <_dtoa_r>:
 8005620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005624:	69c7      	ldr	r7, [r0, #28]
 8005626:	b099      	sub	sp, #100	@ 0x64
 8005628:	ed8d 0b02 	vstr	d0, [sp, #8]
 800562c:	ec55 4b10 	vmov	r4, r5, d0
 8005630:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8005632:	9109      	str	r1, [sp, #36]	@ 0x24
 8005634:	4683      	mov	fp, r0
 8005636:	920e      	str	r2, [sp, #56]	@ 0x38
 8005638:	9313      	str	r3, [sp, #76]	@ 0x4c
 800563a:	b97f      	cbnz	r7, 800565c <_dtoa_r+0x3c>
 800563c:	2010      	movs	r0, #16
 800563e:	f7ff f891 	bl	8004764 <malloc>
 8005642:	4602      	mov	r2, r0
 8005644:	f8cb 001c 	str.w	r0, [fp, #28]
 8005648:	b920      	cbnz	r0, 8005654 <_dtoa_r+0x34>
 800564a:	4ba7      	ldr	r3, [pc, #668]	@ (80058e8 <_dtoa_r+0x2c8>)
 800564c:	21ef      	movs	r1, #239	@ 0xef
 800564e:	48a7      	ldr	r0, [pc, #668]	@ (80058ec <_dtoa_r+0x2cc>)
 8005650:	f001 fd78 	bl	8007144 <__assert_func>
 8005654:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005658:	6007      	str	r7, [r0, #0]
 800565a:	60c7      	str	r7, [r0, #12]
 800565c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005660:	6819      	ldr	r1, [r3, #0]
 8005662:	b159      	cbz	r1, 800567c <_dtoa_r+0x5c>
 8005664:	685a      	ldr	r2, [r3, #4]
 8005666:	604a      	str	r2, [r1, #4]
 8005668:	2301      	movs	r3, #1
 800566a:	4093      	lsls	r3, r2
 800566c:	608b      	str	r3, [r1, #8]
 800566e:	4658      	mov	r0, fp
 8005670:	f000 fe24 	bl	80062bc <_Bfree>
 8005674:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005678:	2200      	movs	r2, #0
 800567a:	601a      	str	r2, [r3, #0]
 800567c:	1e2b      	subs	r3, r5, #0
 800567e:	bfb9      	ittee	lt
 8005680:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005684:	9303      	strlt	r3, [sp, #12]
 8005686:	2300      	movge	r3, #0
 8005688:	6033      	strge	r3, [r6, #0]
 800568a:	9f03      	ldr	r7, [sp, #12]
 800568c:	4b98      	ldr	r3, [pc, #608]	@ (80058f0 <_dtoa_r+0x2d0>)
 800568e:	bfbc      	itt	lt
 8005690:	2201      	movlt	r2, #1
 8005692:	6032      	strlt	r2, [r6, #0]
 8005694:	43bb      	bics	r3, r7
 8005696:	d112      	bne.n	80056be <_dtoa_r+0x9e>
 8005698:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800569a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800569e:	6013      	str	r3, [r2, #0]
 80056a0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80056a4:	4323      	orrs	r3, r4
 80056a6:	f000 854d 	beq.w	8006144 <_dtoa_r+0xb24>
 80056aa:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80056ac:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8005904 <_dtoa_r+0x2e4>
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	f000 854f 	beq.w	8006154 <_dtoa_r+0xb34>
 80056b6:	f10a 0303 	add.w	r3, sl, #3
 80056ba:	f000 bd49 	b.w	8006150 <_dtoa_r+0xb30>
 80056be:	ed9d 7b02 	vldr	d7, [sp, #8]
 80056c2:	2200      	movs	r2, #0
 80056c4:	ec51 0b17 	vmov	r0, r1, d7
 80056c8:	2300      	movs	r3, #0
 80056ca:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80056ce:	f7fb fa1b 	bl	8000b08 <__aeabi_dcmpeq>
 80056d2:	4680      	mov	r8, r0
 80056d4:	b158      	cbz	r0, 80056ee <_dtoa_r+0xce>
 80056d6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80056d8:	2301      	movs	r3, #1
 80056da:	6013      	str	r3, [r2, #0]
 80056dc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80056de:	b113      	cbz	r3, 80056e6 <_dtoa_r+0xc6>
 80056e0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80056e2:	4b84      	ldr	r3, [pc, #528]	@ (80058f4 <_dtoa_r+0x2d4>)
 80056e4:	6013      	str	r3, [r2, #0]
 80056e6:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8005908 <_dtoa_r+0x2e8>
 80056ea:	f000 bd33 	b.w	8006154 <_dtoa_r+0xb34>
 80056ee:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80056f2:	aa16      	add	r2, sp, #88	@ 0x58
 80056f4:	a917      	add	r1, sp, #92	@ 0x5c
 80056f6:	4658      	mov	r0, fp
 80056f8:	f001 f8ca 	bl	8006890 <__d2b>
 80056fc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8005700:	4681      	mov	r9, r0
 8005702:	2e00      	cmp	r6, #0
 8005704:	d077      	beq.n	80057f6 <_dtoa_r+0x1d6>
 8005706:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005708:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800570c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005710:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005714:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005718:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800571c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005720:	4619      	mov	r1, r3
 8005722:	2200      	movs	r2, #0
 8005724:	4b74      	ldr	r3, [pc, #464]	@ (80058f8 <_dtoa_r+0x2d8>)
 8005726:	f7fa fdcf 	bl	80002c8 <__aeabi_dsub>
 800572a:	a369      	add	r3, pc, #420	@ (adr r3, 80058d0 <_dtoa_r+0x2b0>)
 800572c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005730:	f7fa ff82 	bl	8000638 <__aeabi_dmul>
 8005734:	a368      	add	r3, pc, #416	@ (adr r3, 80058d8 <_dtoa_r+0x2b8>)
 8005736:	e9d3 2300 	ldrd	r2, r3, [r3]
 800573a:	f7fa fdc7 	bl	80002cc <__adddf3>
 800573e:	4604      	mov	r4, r0
 8005740:	4630      	mov	r0, r6
 8005742:	460d      	mov	r5, r1
 8005744:	f7fa ff0e 	bl	8000564 <__aeabi_i2d>
 8005748:	a365      	add	r3, pc, #404	@ (adr r3, 80058e0 <_dtoa_r+0x2c0>)
 800574a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800574e:	f7fa ff73 	bl	8000638 <__aeabi_dmul>
 8005752:	4602      	mov	r2, r0
 8005754:	460b      	mov	r3, r1
 8005756:	4620      	mov	r0, r4
 8005758:	4629      	mov	r1, r5
 800575a:	f7fa fdb7 	bl	80002cc <__adddf3>
 800575e:	4604      	mov	r4, r0
 8005760:	460d      	mov	r5, r1
 8005762:	f7fb fa19 	bl	8000b98 <__aeabi_d2iz>
 8005766:	2200      	movs	r2, #0
 8005768:	4607      	mov	r7, r0
 800576a:	2300      	movs	r3, #0
 800576c:	4620      	mov	r0, r4
 800576e:	4629      	mov	r1, r5
 8005770:	f7fb f9d4 	bl	8000b1c <__aeabi_dcmplt>
 8005774:	b140      	cbz	r0, 8005788 <_dtoa_r+0x168>
 8005776:	4638      	mov	r0, r7
 8005778:	f7fa fef4 	bl	8000564 <__aeabi_i2d>
 800577c:	4622      	mov	r2, r4
 800577e:	462b      	mov	r3, r5
 8005780:	f7fb f9c2 	bl	8000b08 <__aeabi_dcmpeq>
 8005784:	b900      	cbnz	r0, 8005788 <_dtoa_r+0x168>
 8005786:	3f01      	subs	r7, #1
 8005788:	2f16      	cmp	r7, #22
 800578a:	d851      	bhi.n	8005830 <_dtoa_r+0x210>
 800578c:	4b5b      	ldr	r3, [pc, #364]	@ (80058fc <_dtoa_r+0x2dc>)
 800578e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005792:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005796:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800579a:	f7fb f9bf 	bl	8000b1c <__aeabi_dcmplt>
 800579e:	2800      	cmp	r0, #0
 80057a0:	d048      	beq.n	8005834 <_dtoa_r+0x214>
 80057a2:	3f01      	subs	r7, #1
 80057a4:	2300      	movs	r3, #0
 80057a6:	9312      	str	r3, [sp, #72]	@ 0x48
 80057a8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80057aa:	1b9b      	subs	r3, r3, r6
 80057ac:	1e5a      	subs	r2, r3, #1
 80057ae:	bf44      	itt	mi
 80057b0:	f1c3 0801 	rsbmi	r8, r3, #1
 80057b4:	2300      	movmi	r3, #0
 80057b6:	9208      	str	r2, [sp, #32]
 80057b8:	bf54      	ite	pl
 80057ba:	f04f 0800 	movpl.w	r8, #0
 80057be:	9308      	strmi	r3, [sp, #32]
 80057c0:	2f00      	cmp	r7, #0
 80057c2:	db39      	blt.n	8005838 <_dtoa_r+0x218>
 80057c4:	9b08      	ldr	r3, [sp, #32]
 80057c6:	970f      	str	r7, [sp, #60]	@ 0x3c
 80057c8:	443b      	add	r3, r7
 80057ca:	9308      	str	r3, [sp, #32]
 80057cc:	2300      	movs	r3, #0
 80057ce:	930a      	str	r3, [sp, #40]	@ 0x28
 80057d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80057d2:	2b09      	cmp	r3, #9
 80057d4:	d864      	bhi.n	80058a0 <_dtoa_r+0x280>
 80057d6:	2b05      	cmp	r3, #5
 80057d8:	bfc4      	itt	gt
 80057da:	3b04      	subgt	r3, #4
 80057dc:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80057de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80057e0:	f1a3 0302 	sub.w	r3, r3, #2
 80057e4:	bfcc      	ite	gt
 80057e6:	2400      	movgt	r4, #0
 80057e8:	2401      	movle	r4, #1
 80057ea:	2b03      	cmp	r3, #3
 80057ec:	d863      	bhi.n	80058b6 <_dtoa_r+0x296>
 80057ee:	e8df f003 	tbb	[pc, r3]
 80057f2:	372a      	.short	0x372a
 80057f4:	5535      	.short	0x5535
 80057f6:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80057fa:	441e      	add	r6, r3
 80057fc:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005800:	2b20      	cmp	r3, #32
 8005802:	bfc1      	itttt	gt
 8005804:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005808:	409f      	lslgt	r7, r3
 800580a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800580e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005812:	bfd6      	itet	le
 8005814:	f1c3 0320 	rsble	r3, r3, #32
 8005818:	ea47 0003 	orrgt.w	r0, r7, r3
 800581c:	fa04 f003 	lslle.w	r0, r4, r3
 8005820:	f7fa fe90 	bl	8000544 <__aeabi_ui2d>
 8005824:	2201      	movs	r2, #1
 8005826:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800582a:	3e01      	subs	r6, #1
 800582c:	9214      	str	r2, [sp, #80]	@ 0x50
 800582e:	e777      	b.n	8005720 <_dtoa_r+0x100>
 8005830:	2301      	movs	r3, #1
 8005832:	e7b8      	b.n	80057a6 <_dtoa_r+0x186>
 8005834:	9012      	str	r0, [sp, #72]	@ 0x48
 8005836:	e7b7      	b.n	80057a8 <_dtoa_r+0x188>
 8005838:	427b      	negs	r3, r7
 800583a:	930a      	str	r3, [sp, #40]	@ 0x28
 800583c:	2300      	movs	r3, #0
 800583e:	eba8 0807 	sub.w	r8, r8, r7
 8005842:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005844:	e7c4      	b.n	80057d0 <_dtoa_r+0x1b0>
 8005846:	2300      	movs	r3, #0
 8005848:	930b      	str	r3, [sp, #44]	@ 0x2c
 800584a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800584c:	2b00      	cmp	r3, #0
 800584e:	dc35      	bgt.n	80058bc <_dtoa_r+0x29c>
 8005850:	2301      	movs	r3, #1
 8005852:	9300      	str	r3, [sp, #0]
 8005854:	9307      	str	r3, [sp, #28]
 8005856:	461a      	mov	r2, r3
 8005858:	920e      	str	r2, [sp, #56]	@ 0x38
 800585a:	e00b      	b.n	8005874 <_dtoa_r+0x254>
 800585c:	2301      	movs	r3, #1
 800585e:	e7f3      	b.n	8005848 <_dtoa_r+0x228>
 8005860:	2300      	movs	r3, #0
 8005862:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005864:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005866:	18fb      	adds	r3, r7, r3
 8005868:	9300      	str	r3, [sp, #0]
 800586a:	3301      	adds	r3, #1
 800586c:	2b01      	cmp	r3, #1
 800586e:	9307      	str	r3, [sp, #28]
 8005870:	bfb8      	it	lt
 8005872:	2301      	movlt	r3, #1
 8005874:	f8db 001c 	ldr.w	r0, [fp, #28]
 8005878:	2100      	movs	r1, #0
 800587a:	2204      	movs	r2, #4
 800587c:	f102 0514 	add.w	r5, r2, #20
 8005880:	429d      	cmp	r5, r3
 8005882:	d91f      	bls.n	80058c4 <_dtoa_r+0x2a4>
 8005884:	6041      	str	r1, [r0, #4]
 8005886:	4658      	mov	r0, fp
 8005888:	f000 fcd8 	bl	800623c <_Balloc>
 800588c:	4682      	mov	sl, r0
 800588e:	2800      	cmp	r0, #0
 8005890:	d13c      	bne.n	800590c <_dtoa_r+0x2ec>
 8005892:	4b1b      	ldr	r3, [pc, #108]	@ (8005900 <_dtoa_r+0x2e0>)
 8005894:	4602      	mov	r2, r0
 8005896:	f240 11af 	movw	r1, #431	@ 0x1af
 800589a:	e6d8      	b.n	800564e <_dtoa_r+0x2e>
 800589c:	2301      	movs	r3, #1
 800589e:	e7e0      	b.n	8005862 <_dtoa_r+0x242>
 80058a0:	2401      	movs	r4, #1
 80058a2:	2300      	movs	r3, #0
 80058a4:	9309      	str	r3, [sp, #36]	@ 0x24
 80058a6:	940b      	str	r4, [sp, #44]	@ 0x2c
 80058a8:	f04f 33ff 	mov.w	r3, #4294967295
 80058ac:	9300      	str	r3, [sp, #0]
 80058ae:	9307      	str	r3, [sp, #28]
 80058b0:	2200      	movs	r2, #0
 80058b2:	2312      	movs	r3, #18
 80058b4:	e7d0      	b.n	8005858 <_dtoa_r+0x238>
 80058b6:	2301      	movs	r3, #1
 80058b8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80058ba:	e7f5      	b.n	80058a8 <_dtoa_r+0x288>
 80058bc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80058be:	9300      	str	r3, [sp, #0]
 80058c0:	9307      	str	r3, [sp, #28]
 80058c2:	e7d7      	b.n	8005874 <_dtoa_r+0x254>
 80058c4:	3101      	adds	r1, #1
 80058c6:	0052      	lsls	r2, r2, #1
 80058c8:	e7d8      	b.n	800587c <_dtoa_r+0x25c>
 80058ca:	bf00      	nop
 80058cc:	f3af 8000 	nop.w
 80058d0:	636f4361 	.word	0x636f4361
 80058d4:	3fd287a7 	.word	0x3fd287a7
 80058d8:	8b60c8b3 	.word	0x8b60c8b3
 80058dc:	3fc68a28 	.word	0x3fc68a28
 80058e0:	509f79fb 	.word	0x509f79fb
 80058e4:	3fd34413 	.word	0x3fd34413
 80058e8:	08007579 	.word	0x08007579
 80058ec:	08007590 	.word	0x08007590
 80058f0:	7ff00000 	.word	0x7ff00000
 80058f4:	08007549 	.word	0x08007549
 80058f8:	3ff80000 	.word	0x3ff80000
 80058fc:	08007688 	.word	0x08007688
 8005900:	080075e8 	.word	0x080075e8
 8005904:	08007575 	.word	0x08007575
 8005908:	08007548 	.word	0x08007548
 800590c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005910:	6018      	str	r0, [r3, #0]
 8005912:	9b07      	ldr	r3, [sp, #28]
 8005914:	2b0e      	cmp	r3, #14
 8005916:	f200 80a4 	bhi.w	8005a62 <_dtoa_r+0x442>
 800591a:	2c00      	cmp	r4, #0
 800591c:	f000 80a1 	beq.w	8005a62 <_dtoa_r+0x442>
 8005920:	2f00      	cmp	r7, #0
 8005922:	dd33      	ble.n	800598c <_dtoa_r+0x36c>
 8005924:	4bad      	ldr	r3, [pc, #692]	@ (8005bdc <_dtoa_r+0x5bc>)
 8005926:	f007 020f 	and.w	r2, r7, #15
 800592a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800592e:	ed93 7b00 	vldr	d7, [r3]
 8005932:	05f8      	lsls	r0, r7, #23
 8005934:	ed8d 7b04 	vstr	d7, [sp, #16]
 8005938:	ea4f 1427 	mov.w	r4, r7, asr #4
 800593c:	d516      	bpl.n	800596c <_dtoa_r+0x34c>
 800593e:	4ba8      	ldr	r3, [pc, #672]	@ (8005be0 <_dtoa_r+0x5c0>)
 8005940:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005944:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005948:	f7fa ffa0 	bl	800088c <__aeabi_ddiv>
 800594c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005950:	f004 040f 	and.w	r4, r4, #15
 8005954:	2603      	movs	r6, #3
 8005956:	4da2      	ldr	r5, [pc, #648]	@ (8005be0 <_dtoa_r+0x5c0>)
 8005958:	b954      	cbnz	r4, 8005970 <_dtoa_r+0x350>
 800595a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800595e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005962:	f7fa ff93 	bl	800088c <__aeabi_ddiv>
 8005966:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800596a:	e028      	b.n	80059be <_dtoa_r+0x39e>
 800596c:	2602      	movs	r6, #2
 800596e:	e7f2      	b.n	8005956 <_dtoa_r+0x336>
 8005970:	07e1      	lsls	r1, r4, #31
 8005972:	d508      	bpl.n	8005986 <_dtoa_r+0x366>
 8005974:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005978:	e9d5 2300 	ldrd	r2, r3, [r5]
 800597c:	f7fa fe5c 	bl	8000638 <__aeabi_dmul>
 8005980:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005984:	3601      	adds	r6, #1
 8005986:	1064      	asrs	r4, r4, #1
 8005988:	3508      	adds	r5, #8
 800598a:	e7e5      	b.n	8005958 <_dtoa_r+0x338>
 800598c:	f000 80d2 	beq.w	8005b34 <_dtoa_r+0x514>
 8005990:	427c      	negs	r4, r7
 8005992:	4b92      	ldr	r3, [pc, #584]	@ (8005bdc <_dtoa_r+0x5bc>)
 8005994:	4d92      	ldr	r5, [pc, #584]	@ (8005be0 <_dtoa_r+0x5c0>)
 8005996:	f004 020f 	and.w	r2, r4, #15
 800599a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800599e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059a2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80059a6:	f7fa fe47 	bl	8000638 <__aeabi_dmul>
 80059aa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80059ae:	1124      	asrs	r4, r4, #4
 80059b0:	2300      	movs	r3, #0
 80059b2:	2602      	movs	r6, #2
 80059b4:	2c00      	cmp	r4, #0
 80059b6:	f040 80b2 	bne.w	8005b1e <_dtoa_r+0x4fe>
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d1d3      	bne.n	8005966 <_dtoa_r+0x346>
 80059be:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80059c0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	f000 80b7 	beq.w	8005b38 <_dtoa_r+0x518>
 80059ca:	4b86      	ldr	r3, [pc, #536]	@ (8005be4 <_dtoa_r+0x5c4>)
 80059cc:	2200      	movs	r2, #0
 80059ce:	4620      	mov	r0, r4
 80059d0:	4629      	mov	r1, r5
 80059d2:	f7fb f8a3 	bl	8000b1c <__aeabi_dcmplt>
 80059d6:	2800      	cmp	r0, #0
 80059d8:	f000 80ae 	beq.w	8005b38 <_dtoa_r+0x518>
 80059dc:	9b07      	ldr	r3, [sp, #28]
 80059de:	2b00      	cmp	r3, #0
 80059e0:	f000 80aa 	beq.w	8005b38 <_dtoa_r+0x518>
 80059e4:	9b00      	ldr	r3, [sp, #0]
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	dd37      	ble.n	8005a5a <_dtoa_r+0x43a>
 80059ea:	1e7b      	subs	r3, r7, #1
 80059ec:	9304      	str	r3, [sp, #16]
 80059ee:	4620      	mov	r0, r4
 80059f0:	4b7d      	ldr	r3, [pc, #500]	@ (8005be8 <_dtoa_r+0x5c8>)
 80059f2:	2200      	movs	r2, #0
 80059f4:	4629      	mov	r1, r5
 80059f6:	f7fa fe1f 	bl	8000638 <__aeabi_dmul>
 80059fa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80059fe:	9c00      	ldr	r4, [sp, #0]
 8005a00:	3601      	adds	r6, #1
 8005a02:	4630      	mov	r0, r6
 8005a04:	f7fa fdae 	bl	8000564 <__aeabi_i2d>
 8005a08:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005a0c:	f7fa fe14 	bl	8000638 <__aeabi_dmul>
 8005a10:	4b76      	ldr	r3, [pc, #472]	@ (8005bec <_dtoa_r+0x5cc>)
 8005a12:	2200      	movs	r2, #0
 8005a14:	f7fa fc5a 	bl	80002cc <__adddf3>
 8005a18:	4605      	mov	r5, r0
 8005a1a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005a1e:	2c00      	cmp	r4, #0
 8005a20:	f040 808d 	bne.w	8005b3e <_dtoa_r+0x51e>
 8005a24:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005a28:	4b71      	ldr	r3, [pc, #452]	@ (8005bf0 <_dtoa_r+0x5d0>)
 8005a2a:	2200      	movs	r2, #0
 8005a2c:	f7fa fc4c 	bl	80002c8 <__aeabi_dsub>
 8005a30:	4602      	mov	r2, r0
 8005a32:	460b      	mov	r3, r1
 8005a34:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005a38:	462a      	mov	r2, r5
 8005a3a:	4633      	mov	r3, r6
 8005a3c:	f7fb f88c 	bl	8000b58 <__aeabi_dcmpgt>
 8005a40:	2800      	cmp	r0, #0
 8005a42:	f040 828b 	bne.w	8005f5c <_dtoa_r+0x93c>
 8005a46:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005a4a:	462a      	mov	r2, r5
 8005a4c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005a50:	f7fb f864 	bl	8000b1c <__aeabi_dcmplt>
 8005a54:	2800      	cmp	r0, #0
 8005a56:	f040 8128 	bne.w	8005caa <_dtoa_r+0x68a>
 8005a5a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8005a5e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8005a62:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	f2c0 815a 	blt.w	8005d1e <_dtoa_r+0x6fe>
 8005a6a:	2f0e      	cmp	r7, #14
 8005a6c:	f300 8157 	bgt.w	8005d1e <_dtoa_r+0x6fe>
 8005a70:	4b5a      	ldr	r3, [pc, #360]	@ (8005bdc <_dtoa_r+0x5bc>)
 8005a72:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005a76:	ed93 7b00 	vldr	d7, [r3]
 8005a7a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	ed8d 7b00 	vstr	d7, [sp]
 8005a82:	da03      	bge.n	8005a8c <_dtoa_r+0x46c>
 8005a84:	9b07      	ldr	r3, [sp, #28]
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	f340 8101 	ble.w	8005c8e <_dtoa_r+0x66e>
 8005a8c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005a90:	4656      	mov	r6, sl
 8005a92:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005a96:	4620      	mov	r0, r4
 8005a98:	4629      	mov	r1, r5
 8005a9a:	f7fa fef7 	bl	800088c <__aeabi_ddiv>
 8005a9e:	f7fb f87b 	bl	8000b98 <__aeabi_d2iz>
 8005aa2:	4680      	mov	r8, r0
 8005aa4:	f7fa fd5e 	bl	8000564 <__aeabi_i2d>
 8005aa8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005aac:	f7fa fdc4 	bl	8000638 <__aeabi_dmul>
 8005ab0:	4602      	mov	r2, r0
 8005ab2:	460b      	mov	r3, r1
 8005ab4:	4620      	mov	r0, r4
 8005ab6:	4629      	mov	r1, r5
 8005ab8:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8005abc:	f7fa fc04 	bl	80002c8 <__aeabi_dsub>
 8005ac0:	f806 4b01 	strb.w	r4, [r6], #1
 8005ac4:	9d07      	ldr	r5, [sp, #28]
 8005ac6:	eba6 040a 	sub.w	r4, r6, sl
 8005aca:	42a5      	cmp	r5, r4
 8005acc:	4602      	mov	r2, r0
 8005ace:	460b      	mov	r3, r1
 8005ad0:	f040 8117 	bne.w	8005d02 <_dtoa_r+0x6e2>
 8005ad4:	f7fa fbfa 	bl	80002cc <__adddf3>
 8005ad8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005adc:	4604      	mov	r4, r0
 8005ade:	460d      	mov	r5, r1
 8005ae0:	f7fb f83a 	bl	8000b58 <__aeabi_dcmpgt>
 8005ae4:	2800      	cmp	r0, #0
 8005ae6:	f040 80f9 	bne.w	8005cdc <_dtoa_r+0x6bc>
 8005aea:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005aee:	4620      	mov	r0, r4
 8005af0:	4629      	mov	r1, r5
 8005af2:	f7fb f809 	bl	8000b08 <__aeabi_dcmpeq>
 8005af6:	b118      	cbz	r0, 8005b00 <_dtoa_r+0x4e0>
 8005af8:	f018 0f01 	tst.w	r8, #1
 8005afc:	f040 80ee 	bne.w	8005cdc <_dtoa_r+0x6bc>
 8005b00:	4649      	mov	r1, r9
 8005b02:	4658      	mov	r0, fp
 8005b04:	f000 fbda 	bl	80062bc <_Bfree>
 8005b08:	2300      	movs	r3, #0
 8005b0a:	7033      	strb	r3, [r6, #0]
 8005b0c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005b0e:	3701      	adds	r7, #1
 8005b10:	601f      	str	r7, [r3, #0]
 8005b12:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	f000 831d 	beq.w	8006154 <_dtoa_r+0xb34>
 8005b1a:	601e      	str	r6, [r3, #0]
 8005b1c:	e31a      	b.n	8006154 <_dtoa_r+0xb34>
 8005b1e:	07e2      	lsls	r2, r4, #31
 8005b20:	d505      	bpl.n	8005b2e <_dtoa_r+0x50e>
 8005b22:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005b26:	f7fa fd87 	bl	8000638 <__aeabi_dmul>
 8005b2a:	3601      	adds	r6, #1
 8005b2c:	2301      	movs	r3, #1
 8005b2e:	1064      	asrs	r4, r4, #1
 8005b30:	3508      	adds	r5, #8
 8005b32:	e73f      	b.n	80059b4 <_dtoa_r+0x394>
 8005b34:	2602      	movs	r6, #2
 8005b36:	e742      	b.n	80059be <_dtoa_r+0x39e>
 8005b38:	9c07      	ldr	r4, [sp, #28]
 8005b3a:	9704      	str	r7, [sp, #16]
 8005b3c:	e761      	b.n	8005a02 <_dtoa_r+0x3e2>
 8005b3e:	4b27      	ldr	r3, [pc, #156]	@ (8005bdc <_dtoa_r+0x5bc>)
 8005b40:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005b42:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005b46:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005b4a:	4454      	add	r4, sl
 8005b4c:	2900      	cmp	r1, #0
 8005b4e:	d053      	beq.n	8005bf8 <_dtoa_r+0x5d8>
 8005b50:	4928      	ldr	r1, [pc, #160]	@ (8005bf4 <_dtoa_r+0x5d4>)
 8005b52:	2000      	movs	r0, #0
 8005b54:	f7fa fe9a 	bl	800088c <__aeabi_ddiv>
 8005b58:	4633      	mov	r3, r6
 8005b5a:	462a      	mov	r2, r5
 8005b5c:	f7fa fbb4 	bl	80002c8 <__aeabi_dsub>
 8005b60:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005b64:	4656      	mov	r6, sl
 8005b66:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005b6a:	f7fb f815 	bl	8000b98 <__aeabi_d2iz>
 8005b6e:	4605      	mov	r5, r0
 8005b70:	f7fa fcf8 	bl	8000564 <__aeabi_i2d>
 8005b74:	4602      	mov	r2, r0
 8005b76:	460b      	mov	r3, r1
 8005b78:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005b7c:	f7fa fba4 	bl	80002c8 <__aeabi_dsub>
 8005b80:	3530      	adds	r5, #48	@ 0x30
 8005b82:	4602      	mov	r2, r0
 8005b84:	460b      	mov	r3, r1
 8005b86:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005b8a:	f806 5b01 	strb.w	r5, [r6], #1
 8005b8e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005b92:	f7fa ffc3 	bl	8000b1c <__aeabi_dcmplt>
 8005b96:	2800      	cmp	r0, #0
 8005b98:	d171      	bne.n	8005c7e <_dtoa_r+0x65e>
 8005b9a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005b9e:	4911      	ldr	r1, [pc, #68]	@ (8005be4 <_dtoa_r+0x5c4>)
 8005ba0:	2000      	movs	r0, #0
 8005ba2:	f7fa fb91 	bl	80002c8 <__aeabi_dsub>
 8005ba6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005baa:	f7fa ffb7 	bl	8000b1c <__aeabi_dcmplt>
 8005bae:	2800      	cmp	r0, #0
 8005bb0:	f040 8095 	bne.w	8005cde <_dtoa_r+0x6be>
 8005bb4:	42a6      	cmp	r6, r4
 8005bb6:	f43f af50 	beq.w	8005a5a <_dtoa_r+0x43a>
 8005bba:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005bbe:	4b0a      	ldr	r3, [pc, #40]	@ (8005be8 <_dtoa_r+0x5c8>)
 8005bc0:	2200      	movs	r2, #0
 8005bc2:	f7fa fd39 	bl	8000638 <__aeabi_dmul>
 8005bc6:	4b08      	ldr	r3, [pc, #32]	@ (8005be8 <_dtoa_r+0x5c8>)
 8005bc8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005bcc:	2200      	movs	r2, #0
 8005bce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005bd2:	f7fa fd31 	bl	8000638 <__aeabi_dmul>
 8005bd6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005bda:	e7c4      	b.n	8005b66 <_dtoa_r+0x546>
 8005bdc:	08007688 	.word	0x08007688
 8005be0:	08007660 	.word	0x08007660
 8005be4:	3ff00000 	.word	0x3ff00000
 8005be8:	40240000 	.word	0x40240000
 8005bec:	401c0000 	.word	0x401c0000
 8005bf0:	40140000 	.word	0x40140000
 8005bf4:	3fe00000 	.word	0x3fe00000
 8005bf8:	4631      	mov	r1, r6
 8005bfa:	4628      	mov	r0, r5
 8005bfc:	f7fa fd1c 	bl	8000638 <__aeabi_dmul>
 8005c00:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005c04:	9415      	str	r4, [sp, #84]	@ 0x54
 8005c06:	4656      	mov	r6, sl
 8005c08:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005c0c:	f7fa ffc4 	bl	8000b98 <__aeabi_d2iz>
 8005c10:	4605      	mov	r5, r0
 8005c12:	f7fa fca7 	bl	8000564 <__aeabi_i2d>
 8005c16:	4602      	mov	r2, r0
 8005c18:	460b      	mov	r3, r1
 8005c1a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005c1e:	f7fa fb53 	bl	80002c8 <__aeabi_dsub>
 8005c22:	3530      	adds	r5, #48	@ 0x30
 8005c24:	f806 5b01 	strb.w	r5, [r6], #1
 8005c28:	4602      	mov	r2, r0
 8005c2a:	460b      	mov	r3, r1
 8005c2c:	42a6      	cmp	r6, r4
 8005c2e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005c32:	f04f 0200 	mov.w	r2, #0
 8005c36:	d124      	bne.n	8005c82 <_dtoa_r+0x662>
 8005c38:	4bac      	ldr	r3, [pc, #688]	@ (8005eec <_dtoa_r+0x8cc>)
 8005c3a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005c3e:	f7fa fb45 	bl	80002cc <__adddf3>
 8005c42:	4602      	mov	r2, r0
 8005c44:	460b      	mov	r3, r1
 8005c46:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005c4a:	f7fa ff85 	bl	8000b58 <__aeabi_dcmpgt>
 8005c4e:	2800      	cmp	r0, #0
 8005c50:	d145      	bne.n	8005cde <_dtoa_r+0x6be>
 8005c52:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005c56:	49a5      	ldr	r1, [pc, #660]	@ (8005eec <_dtoa_r+0x8cc>)
 8005c58:	2000      	movs	r0, #0
 8005c5a:	f7fa fb35 	bl	80002c8 <__aeabi_dsub>
 8005c5e:	4602      	mov	r2, r0
 8005c60:	460b      	mov	r3, r1
 8005c62:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005c66:	f7fa ff59 	bl	8000b1c <__aeabi_dcmplt>
 8005c6a:	2800      	cmp	r0, #0
 8005c6c:	f43f aef5 	beq.w	8005a5a <_dtoa_r+0x43a>
 8005c70:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8005c72:	1e73      	subs	r3, r6, #1
 8005c74:	9315      	str	r3, [sp, #84]	@ 0x54
 8005c76:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005c7a:	2b30      	cmp	r3, #48	@ 0x30
 8005c7c:	d0f8      	beq.n	8005c70 <_dtoa_r+0x650>
 8005c7e:	9f04      	ldr	r7, [sp, #16]
 8005c80:	e73e      	b.n	8005b00 <_dtoa_r+0x4e0>
 8005c82:	4b9b      	ldr	r3, [pc, #620]	@ (8005ef0 <_dtoa_r+0x8d0>)
 8005c84:	f7fa fcd8 	bl	8000638 <__aeabi_dmul>
 8005c88:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005c8c:	e7bc      	b.n	8005c08 <_dtoa_r+0x5e8>
 8005c8e:	d10c      	bne.n	8005caa <_dtoa_r+0x68a>
 8005c90:	4b98      	ldr	r3, [pc, #608]	@ (8005ef4 <_dtoa_r+0x8d4>)
 8005c92:	2200      	movs	r2, #0
 8005c94:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005c98:	f7fa fcce 	bl	8000638 <__aeabi_dmul>
 8005c9c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005ca0:	f7fa ff50 	bl	8000b44 <__aeabi_dcmpge>
 8005ca4:	2800      	cmp	r0, #0
 8005ca6:	f000 8157 	beq.w	8005f58 <_dtoa_r+0x938>
 8005caa:	2400      	movs	r4, #0
 8005cac:	4625      	mov	r5, r4
 8005cae:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005cb0:	43db      	mvns	r3, r3
 8005cb2:	9304      	str	r3, [sp, #16]
 8005cb4:	4656      	mov	r6, sl
 8005cb6:	2700      	movs	r7, #0
 8005cb8:	4621      	mov	r1, r4
 8005cba:	4658      	mov	r0, fp
 8005cbc:	f000 fafe 	bl	80062bc <_Bfree>
 8005cc0:	2d00      	cmp	r5, #0
 8005cc2:	d0dc      	beq.n	8005c7e <_dtoa_r+0x65e>
 8005cc4:	b12f      	cbz	r7, 8005cd2 <_dtoa_r+0x6b2>
 8005cc6:	42af      	cmp	r7, r5
 8005cc8:	d003      	beq.n	8005cd2 <_dtoa_r+0x6b2>
 8005cca:	4639      	mov	r1, r7
 8005ccc:	4658      	mov	r0, fp
 8005cce:	f000 faf5 	bl	80062bc <_Bfree>
 8005cd2:	4629      	mov	r1, r5
 8005cd4:	4658      	mov	r0, fp
 8005cd6:	f000 faf1 	bl	80062bc <_Bfree>
 8005cda:	e7d0      	b.n	8005c7e <_dtoa_r+0x65e>
 8005cdc:	9704      	str	r7, [sp, #16]
 8005cde:	4633      	mov	r3, r6
 8005ce0:	461e      	mov	r6, r3
 8005ce2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005ce6:	2a39      	cmp	r2, #57	@ 0x39
 8005ce8:	d107      	bne.n	8005cfa <_dtoa_r+0x6da>
 8005cea:	459a      	cmp	sl, r3
 8005cec:	d1f8      	bne.n	8005ce0 <_dtoa_r+0x6c0>
 8005cee:	9a04      	ldr	r2, [sp, #16]
 8005cf0:	3201      	adds	r2, #1
 8005cf2:	9204      	str	r2, [sp, #16]
 8005cf4:	2230      	movs	r2, #48	@ 0x30
 8005cf6:	f88a 2000 	strb.w	r2, [sl]
 8005cfa:	781a      	ldrb	r2, [r3, #0]
 8005cfc:	3201      	adds	r2, #1
 8005cfe:	701a      	strb	r2, [r3, #0]
 8005d00:	e7bd      	b.n	8005c7e <_dtoa_r+0x65e>
 8005d02:	4b7b      	ldr	r3, [pc, #492]	@ (8005ef0 <_dtoa_r+0x8d0>)
 8005d04:	2200      	movs	r2, #0
 8005d06:	f7fa fc97 	bl	8000638 <__aeabi_dmul>
 8005d0a:	2200      	movs	r2, #0
 8005d0c:	2300      	movs	r3, #0
 8005d0e:	4604      	mov	r4, r0
 8005d10:	460d      	mov	r5, r1
 8005d12:	f7fa fef9 	bl	8000b08 <__aeabi_dcmpeq>
 8005d16:	2800      	cmp	r0, #0
 8005d18:	f43f aebb 	beq.w	8005a92 <_dtoa_r+0x472>
 8005d1c:	e6f0      	b.n	8005b00 <_dtoa_r+0x4e0>
 8005d1e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005d20:	2a00      	cmp	r2, #0
 8005d22:	f000 80db 	beq.w	8005edc <_dtoa_r+0x8bc>
 8005d26:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005d28:	2a01      	cmp	r2, #1
 8005d2a:	f300 80bf 	bgt.w	8005eac <_dtoa_r+0x88c>
 8005d2e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8005d30:	2a00      	cmp	r2, #0
 8005d32:	f000 80b7 	beq.w	8005ea4 <_dtoa_r+0x884>
 8005d36:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005d3a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005d3c:	4646      	mov	r6, r8
 8005d3e:	9a08      	ldr	r2, [sp, #32]
 8005d40:	2101      	movs	r1, #1
 8005d42:	441a      	add	r2, r3
 8005d44:	4658      	mov	r0, fp
 8005d46:	4498      	add	r8, r3
 8005d48:	9208      	str	r2, [sp, #32]
 8005d4a:	f000 fb6b 	bl	8006424 <__i2b>
 8005d4e:	4605      	mov	r5, r0
 8005d50:	b15e      	cbz	r6, 8005d6a <_dtoa_r+0x74a>
 8005d52:	9b08      	ldr	r3, [sp, #32]
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	dd08      	ble.n	8005d6a <_dtoa_r+0x74a>
 8005d58:	42b3      	cmp	r3, r6
 8005d5a:	9a08      	ldr	r2, [sp, #32]
 8005d5c:	bfa8      	it	ge
 8005d5e:	4633      	movge	r3, r6
 8005d60:	eba8 0803 	sub.w	r8, r8, r3
 8005d64:	1af6      	subs	r6, r6, r3
 8005d66:	1ad3      	subs	r3, r2, r3
 8005d68:	9308      	str	r3, [sp, #32]
 8005d6a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005d6c:	b1f3      	cbz	r3, 8005dac <_dtoa_r+0x78c>
 8005d6e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	f000 80b7 	beq.w	8005ee4 <_dtoa_r+0x8c4>
 8005d76:	b18c      	cbz	r4, 8005d9c <_dtoa_r+0x77c>
 8005d78:	4629      	mov	r1, r5
 8005d7a:	4622      	mov	r2, r4
 8005d7c:	4658      	mov	r0, fp
 8005d7e:	f000 fc11 	bl	80065a4 <__pow5mult>
 8005d82:	464a      	mov	r2, r9
 8005d84:	4601      	mov	r1, r0
 8005d86:	4605      	mov	r5, r0
 8005d88:	4658      	mov	r0, fp
 8005d8a:	f000 fb61 	bl	8006450 <__multiply>
 8005d8e:	4649      	mov	r1, r9
 8005d90:	9004      	str	r0, [sp, #16]
 8005d92:	4658      	mov	r0, fp
 8005d94:	f000 fa92 	bl	80062bc <_Bfree>
 8005d98:	9b04      	ldr	r3, [sp, #16]
 8005d9a:	4699      	mov	r9, r3
 8005d9c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005d9e:	1b1a      	subs	r2, r3, r4
 8005da0:	d004      	beq.n	8005dac <_dtoa_r+0x78c>
 8005da2:	4649      	mov	r1, r9
 8005da4:	4658      	mov	r0, fp
 8005da6:	f000 fbfd 	bl	80065a4 <__pow5mult>
 8005daa:	4681      	mov	r9, r0
 8005dac:	2101      	movs	r1, #1
 8005dae:	4658      	mov	r0, fp
 8005db0:	f000 fb38 	bl	8006424 <__i2b>
 8005db4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005db6:	4604      	mov	r4, r0
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	f000 81cf 	beq.w	800615c <_dtoa_r+0xb3c>
 8005dbe:	461a      	mov	r2, r3
 8005dc0:	4601      	mov	r1, r0
 8005dc2:	4658      	mov	r0, fp
 8005dc4:	f000 fbee 	bl	80065a4 <__pow5mult>
 8005dc8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005dca:	2b01      	cmp	r3, #1
 8005dcc:	4604      	mov	r4, r0
 8005dce:	f300 8095 	bgt.w	8005efc <_dtoa_r+0x8dc>
 8005dd2:	9b02      	ldr	r3, [sp, #8]
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	f040 8087 	bne.w	8005ee8 <_dtoa_r+0x8c8>
 8005dda:	9b03      	ldr	r3, [sp, #12]
 8005ddc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	f040 8089 	bne.w	8005ef8 <_dtoa_r+0x8d8>
 8005de6:	9b03      	ldr	r3, [sp, #12]
 8005de8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005dec:	0d1b      	lsrs	r3, r3, #20
 8005dee:	051b      	lsls	r3, r3, #20
 8005df0:	b12b      	cbz	r3, 8005dfe <_dtoa_r+0x7de>
 8005df2:	9b08      	ldr	r3, [sp, #32]
 8005df4:	3301      	adds	r3, #1
 8005df6:	9308      	str	r3, [sp, #32]
 8005df8:	f108 0801 	add.w	r8, r8, #1
 8005dfc:	2301      	movs	r3, #1
 8005dfe:	930a      	str	r3, [sp, #40]	@ 0x28
 8005e00:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	f000 81b0 	beq.w	8006168 <_dtoa_r+0xb48>
 8005e08:	6923      	ldr	r3, [r4, #16]
 8005e0a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005e0e:	6918      	ldr	r0, [r3, #16]
 8005e10:	f000 fabc 	bl	800638c <__hi0bits>
 8005e14:	f1c0 0020 	rsb	r0, r0, #32
 8005e18:	9b08      	ldr	r3, [sp, #32]
 8005e1a:	4418      	add	r0, r3
 8005e1c:	f010 001f 	ands.w	r0, r0, #31
 8005e20:	d077      	beq.n	8005f12 <_dtoa_r+0x8f2>
 8005e22:	f1c0 0320 	rsb	r3, r0, #32
 8005e26:	2b04      	cmp	r3, #4
 8005e28:	dd6b      	ble.n	8005f02 <_dtoa_r+0x8e2>
 8005e2a:	9b08      	ldr	r3, [sp, #32]
 8005e2c:	f1c0 001c 	rsb	r0, r0, #28
 8005e30:	4403      	add	r3, r0
 8005e32:	4480      	add	r8, r0
 8005e34:	4406      	add	r6, r0
 8005e36:	9308      	str	r3, [sp, #32]
 8005e38:	f1b8 0f00 	cmp.w	r8, #0
 8005e3c:	dd05      	ble.n	8005e4a <_dtoa_r+0x82a>
 8005e3e:	4649      	mov	r1, r9
 8005e40:	4642      	mov	r2, r8
 8005e42:	4658      	mov	r0, fp
 8005e44:	f000 fc08 	bl	8006658 <__lshift>
 8005e48:	4681      	mov	r9, r0
 8005e4a:	9b08      	ldr	r3, [sp, #32]
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	dd05      	ble.n	8005e5c <_dtoa_r+0x83c>
 8005e50:	4621      	mov	r1, r4
 8005e52:	461a      	mov	r2, r3
 8005e54:	4658      	mov	r0, fp
 8005e56:	f000 fbff 	bl	8006658 <__lshift>
 8005e5a:	4604      	mov	r4, r0
 8005e5c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d059      	beq.n	8005f16 <_dtoa_r+0x8f6>
 8005e62:	4621      	mov	r1, r4
 8005e64:	4648      	mov	r0, r9
 8005e66:	f000 fc63 	bl	8006730 <__mcmp>
 8005e6a:	2800      	cmp	r0, #0
 8005e6c:	da53      	bge.n	8005f16 <_dtoa_r+0x8f6>
 8005e6e:	1e7b      	subs	r3, r7, #1
 8005e70:	9304      	str	r3, [sp, #16]
 8005e72:	4649      	mov	r1, r9
 8005e74:	2300      	movs	r3, #0
 8005e76:	220a      	movs	r2, #10
 8005e78:	4658      	mov	r0, fp
 8005e7a:	f000 fa41 	bl	8006300 <__multadd>
 8005e7e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005e80:	4681      	mov	r9, r0
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	f000 8172 	beq.w	800616c <_dtoa_r+0xb4c>
 8005e88:	2300      	movs	r3, #0
 8005e8a:	4629      	mov	r1, r5
 8005e8c:	220a      	movs	r2, #10
 8005e8e:	4658      	mov	r0, fp
 8005e90:	f000 fa36 	bl	8006300 <__multadd>
 8005e94:	9b00      	ldr	r3, [sp, #0]
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	4605      	mov	r5, r0
 8005e9a:	dc67      	bgt.n	8005f6c <_dtoa_r+0x94c>
 8005e9c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e9e:	2b02      	cmp	r3, #2
 8005ea0:	dc41      	bgt.n	8005f26 <_dtoa_r+0x906>
 8005ea2:	e063      	b.n	8005f6c <_dtoa_r+0x94c>
 8005ea4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8005ea6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005eaa:	e746      	b.n	8005d3a <_dtoa_r+0x71a>
 8005eac:	9b07      	ldr	r3, [sp, #28]
 8005eae:	1e5c      	subs	r4, r3, #1
 8005eb0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005eb2:	42a3      	cmp	r3, r4
 8005eb4:	bfbf      	itttt	lt
 8005eb6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8005eb8:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8005eba:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8005ebc:	1ae3      	sublt	r3, r4, r3
 8005ebe:	bfb4      	ite	lt
 8005ec0:	18d2      	addlt	r2, r2, r3
 8005ec2:	1b1c      	subge	r4, r3, r4
 8005ec4:	9b07      	ldr	r3, [sp, #28]
 8005ec6:	bfbc      	itt	lt
 8005ec8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8005eca:	2400      	movlt	r4, #0
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	bfb5      	itete	lt
 8005ed0:	eba8 0603 	sublt.w	r6, r8, r3
 8005ed4:	9b07      	ldrge	r3, [sp, #28]
 8005ed6:	2300      	movlt	r3, #0
 8005ed8:	4646      	movge	r6, r8
 8005eda:	e730      	b.n	8005d3e <_dtoa_r+0x71e>
 8005edc:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005ede:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8005ee0:	4646      	mov	r6, r8
 8005ee2:	e735      	b.n	8005d50 <_dtoa_r+0x730>
 8005ee4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005ee6:	e75c      	b.n	8005da2 <_dtoa_r+0x782>
 8005ee8:	2300      	movs	r3, #0
 8005eea:	e788      	b.n	8005dfe <_dtoa_r+0x7de>
 8005eec:	3fe00000 	.word	0x3fe00000
 8005ef0:	40240000 	.word	0x40240000
 8005ef4:	40140000 	.word	0x40140000
 8005ef8:	9b02      	ldr	r3, [sp, #8]
 8005efa:	e780      	b.n	8005dfe <_dtoa_r+0x7de>
 8005efc:	2300      	movs	r3, #0
 8005efe:	930a      	str	r3, [sp, #40]	@ 0x28
 8005f00:	e782      	b.n	8005e08 <_dtoa_r+0x7e8>
 8005f02:	d099      	beq.n	8005e38 <_dtoa_r+0x818>
 8005f04:	9a08      	ldr	r2, [sp, #32]
 8005f06:	331c      	adds	r3, #28
 8005f08:	441a      	add	r2, r3
 8005f0a:	4498      	add	r8, r3
 8005f0c:	441e      	add	r6, r3
 8005f0e:	9208      	str	r2, [sp, #32]
 8005f10:	e792      	b.n	8005e38 <_dtoa_r+0x818>
 8005f12:	4603      	mov	r3, r0
 8005f14:	e7f6      	b.n	8005f04 <_dtoa_r+0x8e4>
 8005f16:	9b07      	ldr	r3, [sp, #28]
 8005f18:	9704      	str	r7, [sp, #16]
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	dc20      	bgt.n	8005f60 <_dtoa_r+0x940>
 8005f1e:	9300      	str	r3, [sp, #0]
 8005f20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f22:	2b02      	cmp	r3, #2
 8005f24:	dd1e      	ble.n	8005f64 <_dtoa_r+0x944>
 8005f26:	9b00      	ldr	r3, [sp, #0]
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	f47f aec0 	bne.w	8005cae <_dtoa_r+0x68e>
 8005f2e:	4621      	mov	r1, r4
 8005f30:	2205      	movs	r2, #5
 8005f32:	4658      	mov	r0, fp
 8005f34:	f000 f9e4 	bl	8006300 <__multadd>
 8005f38:	4601      	mov	r1, r0
 8005f3a:	4604      	mov	r4, r0
 8005f3c:	4648      	mov	r0, r9
 8005f3e:	f000 fbf7 	bl	8006730 <__mcmp>
 8005f42:	2800      	cmp	r0, #0
 8005f44:	f77f aeb3 	ble.w	8005cae <_dtoa_r+0x68e>
 8005f48:	4656      	mov	r6, sl
 8005f4a:	2331      	movs	r3, #49	@ 0x31
 8005f4c:	f806 3b01 	strb.w	r3, [r6], #1
 8005f50:	9b04      	ldr	r3, [sp, #16]
 8005f52:	3301      	adds	r3, #1
 8005f54:	9304      	str	r3, [sp, #16]
 8005f56:	e6ae      	b.n	8005cb6 <_dtoa_r+0x696>
 8005f58:	9c07      	ldr	r4, [sp, #28]
 8005f5a:	9704      	str	r7, [sp, #16]
 8005f5c:	4625      	mov	r5, r4
 8005f5e:	e7f3      	b.n	8005f48 <_dtoa_r+0x928>
 8005f60:	9b07      	ldr	r3, [sp, #28]
 8005f62:	9300      	str	r3, [sp, #0]
 8005f64:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	f000 8104 	beq.w	8006174 <_dtoa_r+0xb54>
 8005f6c:	2e00      	cmp	r6, #0
 8005f6e:	dd05      	ble.n	8005f7c <_dtoa_r+0x95c>
 8005f70:	4629      	mov	r1, r5
 8005f72:	4632      	mov	r2, r6
 8005f74:	4658      	mov	r0, fp
 8005f76:	f000 fb6f 	bl	8006658 <__lshift>
 8005f7a:	4605      	mov	r5, r0
 8005f7c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d05a      	beq.n	8006038 <_dtoa_r+0xa18>
 8005f82:	6869      	ldr	r1, [r5, #4]
 8005f84:	4658      	mov	r0, fp
 8005f86:	f000 f959 	bl	800623c <_Balloc>
 8005f8a:	4606      	mov	r6, r0
 8005f8c:	b928      	cbnz	r0, 8005f9a <_dtoa_r+0x97a>
 8005f8e:	4b84      	ldr	r3, [pc, #528]	@ (80061a0 <_dtoa_r+0xb80>)
 8005f90:	4602      	mov	r2, r0
 8005f92:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8005f96:	f7ff bb5a 	b.w	800564e <_dtoa_r+0x2e>
 8005f9a:	692a      	ldr	r2, [r5, #16]
 8005f9c:	3202      	adds	r2, #2
 8005f9e:	0092      	lsls	r2, r2, #2
 8005fa0:	f105 010c 	add.w	r1, r5, #12
 8005fa4:	300c      	adds	r0, #12
 8005fa6:	f001 f8bf 	bl	8007128 <memcpy>
 8005faa:	2201      	movs	r2, #1
 8005fac:	4631      	mov	r1, r6
 8005fae:	4658      	mov	r0, fp
 8005fb0:	f000 fb52 	bl	8006658 <__lshift>
 8005fb4:	f10a 0301 	add.w	r3, sl, #1
 8005fb8:	9307      	str	r3, [sp, #28]
 8005fba:	9b00      	ldr	r3, [sp, #0]
 8005fbc:	4453      	add	r3, sl
 8005fbe:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005fc0:	9b02      	ldr	r3, [sp, #8]
 8005fc2:	f003 0301 	and.w	r3, r3, #1
 8005fc6:	462f      	mov	r7, r5
 8005fc8:	930a      	str	r3, [sp, #40]	@ 0x28
 8005fca:	4605      	mov	r5, r0
 8005fcc:	9b07      	ldr	r3, [sp, #28]
 8005fce:	4621      	mov	r1, r4
 8005fd0:	3b01      	subs	r3, #1
 8005fd2:	4648      	mov	r0, r9
 8005fd4:	9300      	str	r3, [sp, #0]
 8005fd6:	f7ff fa9a 	bl	800550e <quorem>
 8005fda:	4639      	mov	r1, r7
 8005fdc:	9002      	str	r0, [sp, #8]
 8005fde:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8005fe2:	4648      	mov	r0, r9
 8005fe4:	f000 fba4 	bl	8006730 <__mcmp>
 8005fe8:	462a      	mov	r2, r5
 8005fea:	9008      	str	r0, [sp, #32]
 8005fec:	4621      	mov	r1, r4
 8005fee:	4658      	mov	r0, fp
 8005ff0:	f000 fbba 	bl	8006768 <__mdiff>
 8005ff4:	68c2      	ldr	r2, [r0, #12]
 8005ff6:	4606      	mov	r6, r0
 8005ff8:	bb02      	cbnz	r2, 800603c <_dtoa_r+0xa1c>
 8005ffa:	4601      	mov	r1, r0
 8005ffc:	4648      	mov	r0, r9
 8005ffe:	f000 fb97 	bl	8006730 <__mcmp>
 8006002:	4602      	mov	r2, r0
 8006004:	4631      	mov	r1, r6
 8006006:	4658      	mov	r0, fp
 8006008:	920e      	str	r2, [sp, #56]	@ 0x38
 800600a:	f000 f957 	bl	80062bc <_Bfree>
 800600e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006010:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006012:	9e07      	ldr	r6, [sp, #28]
 8006014:	ea43 0102 	orr.w	r1, r3, r2
 8006018:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800601a:	4319      	orrs	r1, r3
 800601c:	d110      	bne.n	8006040 <_dtoa_r+0xa20>
 800601e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006022:	d029      	beq.n	8006078 <_dtoa_r+0xa58>
 8006024:	9b08      	ldr	r3, [sp, #32]
 8006026:	2b00      	cmp	r3, #0
 8006028:	dd02      	ble.n	8006030 <_dtoa_r+0xa10>
 800602a:	9b02      	ldr	r3, [sp, #8]
 800602c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8006030:	9b00      	ldr	r3, [sp, #0]
 8006032:	f883 8000 	strb.w	r8, [r3]
 8006036:	e63f      	b.n	8005cb8 <_dtoa_r+0x698>
 8006038:	4628      	mov	r0, r5
 800603a:	e7bb      	b.n	8005fb4 <_dtoa_r+0x994>
 800603c:	2201      	movs	r2, #1
 800603e:	e7e1      	b.n	8006004 <_dtoa_r+0x9e4>
 8006040:	9b08      	ldr	r3, [sp, #32]
 8006042:	2b00      	cmp	r3, #0
 8006044:	db04      	blt.n	8006050 <_dtoa_r+0xa30>
 8006046:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006048:	430b      	orrs	r3, r1
 800604a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800604c:	430b      	orrs	r3, r1
 800604e:	d120      	bne.n	8006092 <_dtoa_r+0xa72>
 8006050:	2a00      	cmp	r2, #0
 8006052:	dded      	ble.n	8006030 <_dtoa_r+0xa10>
 8006054:	4649      	mov	r1, r9
 8006056:	2201      	movs	r2, #1
 8006058:	4658      	mov	r0, fp
 800605a:	f000 fafd 	bl	8006658 <__lshift>
 800605e:	4621      	mov	r1, r4
 8006060:	4681      	mov	r9, r0
 8006062:	f000 fb65 	bl	8006730 <__mcmp>
 8006066:	2800      	cmp	r0, #0
 8006068:	dc03      	bgt.n	8006072 <_dtoa_r+0xa52>
 800606a:	d1e1      	bne.n	8006030 <_dtoa_r+0xa10>
 800606c:	f018 0f01 	tst.w	r8, #1
 8006070:	d0de      	beq.n	8006030 <_dtoa_r+0xa10>
 8006072:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006076:	d1d8      	bne.n	800602a <_dtoa_r+0xa0a>
 8006078:	9a00      	ldr	r2, [sp, #0]
 800607a:	2339      	movs	r3, #57	@ 0x39
 800607c:	7013      	strb	r3, [r2, #0]
 800607e:	4633      	mov	r3, r6
 8006080:	461e      	mov	r6, r3
 8006082:	3b01      	subs	r3, #1
 8006084:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006088:	2a39      	cmp	r2, #57	@ 0x39
 800608a:	d052      	beq.n	8006132 <_dtoa_r+0xb12>
 800608c:	3201      	adds	r2, #1
 800608e:	701a      	strb	r2, [r3, #0]
 8006090:	e612      	b.n	8005cb8 <_dtoa_r+0x698>
 8006092:	2a00      	cmp	r2, #0
 8006094:	dd07      	ble.n	80060a6 <_dtoa_r+0xa86>
 8006096:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800609a:	d0ed      	beq.n	8006078 <_dtoa_r+0xa58>
 800609c:	9a00      	ldr	r2, [sp, #0]
 800609e:	f108 0301 	add.w	r3, r8, #1
 80060a2:	7013      	strb	r3, [r2, #0]
 80060a4:	e608      	b.n	8005cb8 <_dtoa_r+0x698>
 80060a6:	9b07      	ldr	r3, [sp, #28]
 80060a8:	9a07      	ldr	r2, [sp, #28]
 80060aa:	f803 8c01 	strb.w	r8, [r3, #-1]
 80060ae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80060b0:	4293      	cmp	r3, r2
 80060b2:	d028      	beq.n	8006106 <_dtoa_r+0xae6>
 80060b4:	4649      	mov	r1, r9
 80060b6:	2300      	movs	r3, #0
 80060b8:	220a      	movs	r2, #10
 80060ba:	4658      	mov	r0, fp
 80060bc:	f000 f920 	bl	8006300 <__multadd>
 80060c0:	42af      	cmp	r7, r5
 80060c2:	4681      	mov	r9, r0
 80060c4:	f04f 0300 	mov.w	r3, #0
 80060c8:	f04f 020a 	mov.w	r2, #10
 80060cc:	4639      	mov	r1, r7
 80060ce:	4658      	mov	r0, fp
 80060d0:	d107      	bne.n	80060e2 <_dtoa_r+0xac2>
 80060d2:	f000 f915 	bl	8006300 <__multadd>
 80060d6:	4607      	mov	r7, r0
 80060d8:	4605      	mov	r5, r0
 80060da:	9b07      	ldr	r3, [sp, #28]
 80060dc:	3301      	adds	r3, #1
 80060de:	9307      	str	r3, [sp, #28]
 80060e0:	e774      	b.n	8005fcc <_dtoa_r+0x9ac>
 80060e2:	f000 f90d 	bl	8006300 <__multadd>
 80060e6:	4629      	mov	r1, r5
 80060e8:	4607      	mov	r7, r0
 80060ea:	2300      	movs	r3, #0
 80060ec:	220a      	movs	r2, #10
 80060ee:	4658      	mov	r0, fp
 80060f0:	f000 f906 	bl	8006300 <__multadd>
 80060f4:	4605      	mov	r5, r0
 80060f6:	e7f0      	b.n	80060da <_dtoa_r+0xaba>
 80060f8:	9b00      	ldr	r3, [sp, #0]
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	bfcc      	ite	gt
 80060fe:	461e      	movgt	r6, r3
 8006100:	2601      	movle	r6, #1
 8006102:	4456      	add	r6, sl
 8006104:	2700      	movs	r7, #0
 8006106:	4649      	mov	r1, r9
 8006108:	2201      	movs	r2, #1
 800610a:	4658      	mov	r0, fp
 800610c:	f000 faa4 	bl	8006658 <__lshift>
 8006110:	4621      	mov	r1, r4
 8006112:	4681      	mov	r9, r0
 8006114:	f000 fb0c 	bl	8006730 <__mcmp>
 8006118:	2800      	cmp	r0, #0
 800611a:	dcb0      	bgt.n	800607e <_dtoa_r+0xa5e>
 800611c:	d102      	bne.n	8006124 <_dtoa_r+0xb04>
 800611e:	f018 0f01 	tst.w	r8, #1
 8006122:	d1ac      	bne.n	800607e <_dtoa_r+0xa5e>
 8006124:	4633      	mov	r3, r6
 8006126:	461e      	mov	r6, r3
 8006128:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800612c:	2a30      	cmp	r2, #48	@ 0x30
 800612e:	d0fa      	beq.n	8006126 <_dtoa_r+0xb06>
 8006130:	e5c2      	b.n	8005cb8 <_dtoa_r+0x698>
 8006132:	459a      	cmp	sl, r3
 8006134:	d1a4      	bne.n	8006080 <_dtoa_r+0xa60>
 8006136:	9b04      	ldr	r3, [sp, #16]
 8006138:	3301      	adds	r3, #1
 800613a:	9304      	str	r3, [sp, #16]
 800613c:	2331      	movs	r3, #49	@ 0x31
 800613e:	f88a 3000 	strb.w	r3, [sl]
 8006142:	e5b9      	b.n	8005cb8 <_dtoa_r+0x698>
 8006144:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006146:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80061a4 <_dtoa_r+0xb84>
 800614a:	b11b      	cbz	r3, 8006154 <_dtoa_r+0xb34>
 800614c:	f10a 0308 	add.w	r3, sl, #8
 8006150:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8006152:	6013      	str	r3, [r2, #0]
 8006154:	4650      	mov	r0, sl
 8006156:	b019      	add	sp, #100	@ 0x64
 8006158:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800615c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800615e:	2b01      	cmp	r3, #1
 8006160:	f77f ae37 	ble.w	8005dd2 <_dtoa_r+0x7b2>
 8006164:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006166:	930a      	str	r3, [sp, #40]	@ 0x28
 8006168:	2001      	movs	r0, #1
 800616a:	e655      	b.n	8005e18 <_dtoa_r+0x7f8>
 800616c:	9b00      	ldr	r3, [sp, #0]
 800616e:	2b00      	cmp	r3, #0
 8006170:	f77f aed6 	ble.w	8005f20 <_dtoa_r+0x900>
 8006174:	4656      	mov	r6, sl
 8006176:	4621      	mov	r1, r4
 8006178:	4648      	mov	r0, r9
 800617a:	f7ff f9c8 	bl	800550e <quorem>
 800617e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006182:	f806 8b01 	strb.w	r8, [r6], #1
 8006186:	9b00      	ldr	r3, [sp, #0]
 8006188:	eba6 020a 	sub.w	r2, r6, sl
 800618c:	4293      	cmp	r3, r2
 800618e:	ddb3      	ble.n	80060f8 <_dtoa_r+0xad8>
 8006190:	4649      	mov	r1, r9
 8006192:	2300      	movs	r3, #0
 8006194:	220a      	movs	r2, #10
 8006196:	4658      	mov	r0, fp
 8006198:	f000 f8b2 	bl	8006300 <__multadd>
 800619c:	4681      	mov	r9, r0
 800619e:	e7ea      	b.n	8006176 <_dtoa_r+0xb56>
 80061a0:	080075e8 	.word	0x080075e8
 80061a4:	0800756c 	.word	0x0800756c

080061a8 <_free_r>:
 80061a8:	b538      	push	{r3, r4, r5, lr}
 80061aa:	4605      	mov	r5, r0
 80061ac:	2900      	cmp	r1, #0
 80061ae:	d041      	beq.n	8006234 <_free_r+0x8c>
 80061b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80061b4:	1f0c      	subs	r4, r1, #4
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	bfb8      	it	lt
 80061ba:	18e4      	addlt	r4, r4, r3
 80061bc:	f7fe fb7c 	bl	80048b8 <__malloc_lock>
 80061c0:	4a1d      	ldr	r2, [pc, #116]	@ (8006238 <_free_r+0x90>)
 80061c2:	6813      	ldr	r3, [r2, #0]
 80061c4:	b933      	cbnz	r3, 80061d4 <_free_r+0x2c>
 80061c6:	6063      	str	r3, [r4, #4]
 80061c8:	6014      	str	r4, [r2, #0]
 80061ca:	4628      	mov	r0, r5
 80061cc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80061d0:	f7fe bb78 	b.w	80048c4 <__malloc_unlock>
 80061d4:	42a3      	cmp	r3, r4
 80061d6:	d908      	bls.n	80061ea <_free_r+0x42>
 80061d8:	6820      	ldr	r0, [r4, #0]
 80061da:	1821      	adds	r1, r4, r0
 80061dc:	428b      	cmp	r3, r1
 80061de:	bf01      	itttt	eq
 80061e0:	6819      	ldreq	r1, [r3, #0]
 80061e2:	685b      	ldreq	r3, [r3, #4]
 80061e4:	1809      	addeq	r1, r1, r0
 80061e6:	6021      	streq	r1, [r4, #0]
 80061e8:	e7ed      	b.n	80061c6 <_free_r+0x1e>
 80061ea:	461a      	mov	r2, r3
 80061ec:	685b      	ldr	r3, [r3, #4]
 80061ee:	b10b      	cbz	r3, 80061f4 <_free_r+0x4c>
 80061f0:	42a3      	cmp	r3, r4
 80061f2:	d9fa      	bls.n	80061ea <_free_r+0x42>
 80061f4:	6811      	ldr	r1, [r2, #0]
 80061f6:	1850      	adds	r0, r2, r1
 80061f8:	42a0      	cmp	r0, r4
 80061fa:	d10b      	bne.n	8006214 <_free_r+0x6c>
 80061fc:	6820      	ldr	r0, [r4, #0]
 80061fe:	4401      	add	r1, r0
 8006200:	1850      	adds	r0, r2, r1
 8006202:	4283      	cmp	r3, r0
 8006204:	6011      	str	r1, [r2, #0]
 8006206:	d1e0      	bne.n	80061ca <_free_r+0x22>
 8006208:	6818      	ldr	r0, [r3, #0]
 800620a:	685b      	ldr	r3, [r3, #4]
 800620c:	6053      	str	r3, [r2, #4]
 800620e:	4408      	add	r0, r1
 8006210:	6010      	str	r0, [r2, #0]
 8006212:	e7da      	b.n	80061ca <_free_r+0x22>
 8006214:	d902      	bls.n	800621c <_free_r+0x74>
 8006216:	230c      	movs	r3, #12
 8006218:	602b      	str	r3, [r5, #0]
 800621a:	e7d6      	b.n	80061ca <_free_r+0x22>
 800621c:	6820      	ldr	r0, [r4, #0]
 800621e:	1821      	adds	r1, r4, r0
 8006220:	428b      	cmp	r3, r1
 8006222:	bf04      	itt	eq
 8006224:	6819      	ldreq	r1, [r3, #0]
 8006226:	685b      	ldreq	r3, [r3, #4]
 8006228:	6063      	str	r3, [r4, #4]
 800622a:	bf04      	itt	eq
 800622c:	1809      	addeq	r1, r1, r0
 800622e:	6021      	streq	r1, [r4, #0]
 8006230:	6054      	str	r4, [r2, #4]
 8006232:	e7ca      	b.n	80061ca <_free_r+0x22>
 8006234:	bd38      	pop	{r3, r4, r5, pc}
 8006236:	bf00      	nop
 8006238:	200003dc 	.word	0x200003dc

0800623c <_Balloc>:
 800623c:	b570      	push	{r4, r5, r6, lr}
 800623e:	69c6      	ldr	r6, [r0, #28]
 8006240:	4604      	mov	r4, r0
 8006242:	460d      	mov	r5, r1
 8006244:	b976      	cbnz	r6, 8006264 <_Balloc+0x28>
 8006246:	2010      	movs	r0, #16
 8006248:	f7fe fa8c 	bl	8004764 <malloc>
 800624c:	4602      	mov	r2, r0
 800624e:	61e0      	str	r0, [r4, #28]
 8006250:	b920      	cbnz	r0, 800625c <_Balloc+0x20>
 8006252:	4b18      	ldr	r3, [pc, #96]	@ (80062b4 <_Balloc+0x78>)
 8006254:	4818      	ldr	r0, [pc, #96]	@ (80062b8 <_Balloc+0x7c>)
 8006256:	216b      	movs	r1, #107	@ 0x6b
 8006258:	f000 ff74 	bl	8007144 <__assert_func>
 800625c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006260:	6006      	str	r6, [r0, #0]
 8006262:	60c6      	str	r6, [r0, #12]
 8006264:	69e6      	ldr	r6, [r4, #28]
 8006266:	68f3      	ldr	r3, [r6, #12]
 8006268:	b183      	cbz	r3, 800628c <_Balloc+0x50>
 800626a:	69e3      	ldr	r3, [r4, #28]
 800626c:	68db      	ldr	r3, [r3, #12]
 800626e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006272:	b9b8      	cbnz	r0, 80062a4 <_Balloc+0x68>
 8006274:	2101      	movs	r1, #1
 8006276:	fa01 f605 	lsl.w	r6, r1, r5
 800627a:	1d72      	adds	r2, r6, #5
 800627c:	0092      	lsls	r2, r2, #2
 800627e:	4620      	mov	r0, r4
 8006280:	f000 ff7e 	bl	8007180 <_calloc_r>
 8006284:	b160      	cbz	r0, 80062a0 <_Balloc+0x64>
 8006286:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800628a:	e00e      	b.n	80062aa <_Balloc+0x6e>
 800628c:	2221      	movs	r2, #33	@ 0x21
 800628e:	2104      	movs	r1, #4
 8006290:	4620      	mov	r0, r4
 8006292:	f000 ff75 	bl	8007180 <_calloc_r>
 8006296:	69e3      	ldr	r3, [r4, #28]
 8006298:	60f0      	str	r0, [r6, #12]
 800629a:	68db      	ldr	r3, [r3, #12]
 800629c:	2b00      	cmp	r3, #0
 800629e:	d1e4      	bne.n	800626a <_Balloc+0x2e>
 80062a0:	2000      	movs	r0, #0
 80062a2:	bd70      	pop	{r4, r5, r6, pc}
 80062a4:	6802      	ldr	r2, [r0, #0]
 80062a6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80062aa:	2300      	movs	r3, #0
 80062ac:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80062b0:	e7f7      	b.n	80062a2 <_Balloc+0x66>
 80062b2:	bf00      	nop
 80062b4:	08007579 	.word	0x08007579
 80062b8:	080075f9 	.word	0x080075f9

080062bc <_Bfree>:
 80062bc:	b570      	push	{r4, r5, r6, lr}
 80062be:	69c6      	ldr	r6, [r0, #28]
 80062c0:	4605      	mov	r5, r0
 80062c2:	460c      	mov	r4, r1
 80062c4:	b976      	cbnz	r6, 80062e4 <_Bfree+0x28>
 80062c6:	2010      	movs	r0, #16
 80062c8:	f7fe fa4c 	bl	8004764 <malloc>
 80062cc:	4602      	mov	r2, r0
 80062ce:	61e8      	str	r0, [r5, #28]
 80062d0:	b920      	cbnz	r0, 80062dc <_Bfree+0x20>
 80062d2:	4b09      	ldr	r3, [pc, #36]	@ (80062f8 <_Bfree+0x3c>)
 80062d4:	4809      	ldr	r0, [pc, #36]	@ (80062fc <_Bfree+0x40>)
 80062d6:	218f      	movs	r1, #143	@ 0x8f
 80062d8:	f000 ff34 	bl	8007144 <__assert_func>
 80062dc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80062e0:	6006      	str	r6, [r0, #0]
 80062e2:	60c6      	str	r6, [r0, #12]
 80062e4:	b13c      	cbz	r4, 80062f6 <_Bfree+0x3a>
 80062e6:	69eb      	ldr	r3, [r5, #28]
 80062e8:	6862      	ldr	r2, [r4, #4]
 80062ea:	68db      	ldr	r3, [r3, #12]
 80062ec:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80062f0:	6021      	str	r1, [r4, #0]
 80062f2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80062f6:	bd70      	pop	{r4, r5, r6, pc}
 80062f8:	08007579 	.word	0x08007579
 80062fc:	080075f9 	.word	0x080075f9

08006300 <__multadd>:
 8006300:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006304:	690d      	ldr	r5, [r1, #16]
 8006306:	4607      	mov	r7, r0
 8006308:	460c      	mov	r4, r1
 800630a:	461e      	mov	r6, r3
 800630c:	f101 0c14 	add.w	ip, r1, #20
 8006310:	2000      	movs	r0, #0
 8006312:	f8dc 3000 	ldr.w	r3, [ip]
 8006316:	b299      	uxth	r1, r3
 8006318:	fb02 6101 	mla	r1, r2, r1, r6
 800631c:	0c1e      	lsrs	r6, r3, #16
 800631e:	0c0b      	lsrs	r3, r1, #16
 8006320:	fb02 3306 	mla	r3, r2, r6, r3
 8006324:	b289      	uxth	r1, r1
 8006326:	3001      	adds	r0, #1
 8006328:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800632c:	4285      	cmp	r5, r0
 800632e:	f84c 1b04 	str.w	r1, [ip], #4
 8006332:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006336:	dcec      	bgt.n	8006312 <__multadd+0x12>
 8006338:	b30e      	cbz	r6, 800637e <__multadd+0x7e>
 800633a:	68a3      	ldr	r3, [r4, #8]
 800633c:	42ab      	cmp	r3, r5
 800633e:	dc19      	bgt.n	8006374 <__multadd+0x74>
 8006340:	6861      	ldr	r1, [r4, #4]
 8006342:	4638      	mov	r0, r7
 8006344:	3101      	adds	r1, #1
 8006346:	f7ff ff79 	bl	800623c <_Balloc>
 800634a:	4680      	mov	r8, r0
 800634c:	b928      	cbnz	r0, 800635a <__multadd+0x5a>
 800634e:	4602      	mov	r2, r0
 8006350:	4b0c      	ldr	r3, [pc, #48]	@ (8006384 <__multadd+0x84>)
 8006352:	480d      	ldr	r0, [pc, #52]	@ (8006388 <__multadd+0x88>)
 8006354:	21ba      	movs	r1, #186	@ 0xba
 8006356:	f000 fef5 	bl	8007144 <__assert_func>
 800635a:	6922      	ldr	r2, [r4, #16]
 800635c:	3202      	adds	r2, #2
 800635e:	f104 010c 	add.w	r1, r4, #12
 8006362:	0092      	lsls	r2, r2, #2
 8006364:	300c      	adds	r0, #12
 8006366:	f000 fedf 	bl	8007128 <memcpy>
 800636a:	4621      	mov	r1, r4
 800636c:	4638      	mov	r0, r7
 800636e:	f7ff ffa5 	bl	80062bc <_Bfree>
 8006372:	4644      	mov	r4, r8
 8006374:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006378:	3501      	adds	r5, #1
 800637a:	615e      	str	r6, [r3, #20]
 800637c:	6125      	str	r5, [r4, #16]
 800637e:	4620      	mov	r0, r4
 8006380:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006384:	080075e8 	.word	0x080075e8
 8006388:	080075f9 	.word	0x080075f9

0800638c <__hi0bits>:
 800638c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006390:	4603      	mov	r3, r0
 8006392:	bf36      	itet	cc
 8006394:	0403      	lslcc	r3, r0, #16
 8006396:	2000      	movcs	r0, #0
 8006398:	2010      	movcc	r0, #16
 800639a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800639e:	bf3c      	itt	cc
 80063a0:	021b      	lslcc	r3, r3, #8
 80063a2:	3008      	addcc	r0, #8
 80063a4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80063a8:	bf3c      	itt	cc
 80063aa:	011b      	lslcc	r3, r3, #4
 80063ac:	3004      	addcc	r0, #4
 80063ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80063b2:	bf3c      	itt	cc
 80063b4:	009b      	lslcc	r3, r3, #2
 80063b6:	3002      	addcc	r0, #2
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	db05      	blt.n	80063c8 <__hi0bits+0x3c>
 80063bc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80063c0:	f100 0001 	add.w	r0, r0, #1
 80063c4:	bf08      	it	eq
 80063c6:	2020      	moveq	r0, #32
 80063c8:	4770      	bx	lr

080063ca <__lo0bits>:
 80063ca:	6803      	ldr	r3, [r0, #0]
 80063cc:	4602      	mov	r2, r0
 80063ce:	f013 0007 	ands.w	r0, r3, #7
 80063d2:	d00b      	beq.n	80063ec <__lo0bits+0x22>
 80063d4:	07d9      	lsls	r1, r3, #31
 80063d6:	d421      	bmi.n	800641c <__lo0bits+0x52>
 80063d8:	0798      	lsls	r0, r3, #30
 80063da:	bf49      	itett	mi
 80063dc:	085b      	lsrmi	r3, r3, #1
 80063de:	089b      	lsrpl	r3, r3, #2
 80063e0:	2001      	movmi	r0, #1
 80063e2:	6013      	strmi	r3, [r2, #0]
 80063e4:	bf5c      	itt	pl
 80063e6:	6013      	strpl	r3, [r2, #0]
 80063e8:	2002      	movpl	r0, #2
 80063ea:	4770      	bx	lr
 80063ec:	b299      	uxth	r1, r3
 80063ee:	b909      	cbnz	r1, 80063f4 <__lo0bits+0x2a>
 80063f0:	0c1b      	lsrs	r3, r3, #16
 80063f2:	2010      	movs	r0, #16
 80063f4:	b2d9      	uxtb	r1, r3
 80063f6:	b909      	cbnz	r1, 80063fc <__lo0bits+0x32>
 80063f8:	3008      	adds	r0, #8
 80063fa:	0a1b      	lsrs	r3, r3, #8
 80063fc:	0719      	lsls	r1, r3, #28
 80063fe:	bf04      	itt	eq
 8006400:	091b      	lsreq	r3, r3, #4
 8006402:	3004      	addeq	r0, #4
 8006404:	0799      	lsls	r1, r3, #30
 8006406:	bf04      	itt	eq
 8006408:	089b      	lsreq	r3, r3, #2
 800640a:	3002      	addeq	r0, #2
 800640c:	07d9      	lsls	r1, r3, #31
 800640e:	d403      	bmi.n	8006418 <__lo0bits+0x4e>
 8006410:	085b      	lsrs	r3, r3, #1
 8006412:	f100 0001 	add.w	r0, r0, #1
 8006416:	d003      	beq.n	8006420 <__lo0bits+0x56>
 8006418:	6013      	str	r3, [r2, #0]
 800641a:	4770      	bx	lr
 800641c:	2000      	movs	r0, #0
 800641e:	4770      	bx	lr
 8006420:	2020      	movs	r0, #32
 8006422:	4770      	bx	lr

08006424 <__i2b>:
 8006424:	b510      	push	{r4, lr}
 8006426:	460c      	mov	r4, r1
 8006428:	2101      	movs	r1, #1
 800642a:	f7ff ff07 	bl	800623c <_Balloc>
 800642e:	4602      	mov	r2, r0
 8006430:	b928      	cbnz	r0, 800643e <__i2b+0x1a>
 8006432:	4b05      	ldr	r3, [pc, #20]	@ (8006448 <__i2b+0x24>)
 8006434:	4805      	ldr	r0, [pc, #20]	@ (800644c <__i2b+0x28>)
 8006436:	f240 1145 	movw	r1, #325	@ 0x145
 800643a:	f000 fe83 	bl	8007144 <__assert_func>
 800643e:	2301      	movs	r3, #1
 8006440:	6144      	str	r4, [r0, #20]
 8006442:	6103      	str	r3, [r0, #16]
 8006444:	bd10      	pop	{r4, pc}
 8006446:	bf00      	nop
 8006448:	080075e8 	.word	0x080075e8
 800644c:	080075f9 	.word	0x080075f9

08006450 <__multiply>:
 8006450:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006454:	4614      	mov	r4, r2
 8006456:	690a      	ldr	r2, [r1, #16]
 8006458:	6923      	ldr	r3, [r4, #16]
 800645a:	429a      	cmp	r2, r3
 800645c:	bfa8      	it	ge
 800645e:	4623      	movge	r3, r4
 8006460:	460f      	mov	r7, r1
 8006462:	bfa4      	itt	ge
 8006464:	460c      	movge	r4, r1
 8006466:	461f      	movge	r7, r3
 8006468:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800646c:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8006470:	68a3      	ldr	r3, [r4, #8]
 8006472:	6861      	ldr	r1, [r4, #4]
 8006474:	eb0a 0609 	add.w	r6, sl, r9
 8006478:	42b3      	cmp	r3, r6
 800647a:	b085      	sub	sp, #20
 800647c:	bfb8      	it	lt
 800647e:	3101      	addlt	r1, #1
 8006480:	f7ff fedc 	bl	800623c <_Balloc>
 8006484:	b930      	cbnz	r0, 8006494 <__multiply+0x44>
 8006486:	4602      	mov	r2, r0
 8006488:	4b44      	ldr	r3, [pc, #272]	@ (800659c <__multiply+0x14c>)
 800648a:	4845      	ldr	r0, [pc, #276]	@ (80065a0 <__multiply+0x150>)
 800648c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006490:	f000 fe58 	bl	8007144 <__assert_func>
 8006494:	f100 0514 	add.w	r5, r0, #20
 8006498:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800649c:	462b      	mov	r3, r5
 800649e:	2200      	movs	r2, #0
 80064a0:	4543      	cmp	r3, r8
 80064a2:	d321      	bcc.n	80064e8 <__multiply+0x98>
 80064a4:	f107 0114 	add.w	r1, r7, #20
 80064a8:	f104 0214 	add.w	r2, r4, #20
 80064ac:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80064b0:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80064b4:	9302      	str	r3, [sp, #8]
 80064b6:	1b13      	subs	r3, r2, r4
 80064b8:	3b15      	subs	r3, #21
 80064ba:	f023 0303 	bic.w	r3, r3, #3
 80064be:	3304      	adds	r3, #4
 80064c0:	f104 0715 	add.w	r7, r4, #21
 80064c4:	42ba      	cmp	r2, r7
 80064c6:	bf38      	it	cc
 80064c8:	2304      	movcc	r3, #4
 80064ca:	9301      	str	r3, [sp, #4]
 80064cc:	9b02      	ldr	r3, [sp, #8]
 80064ce:	9103      	str	r1, [sp, #12]
 80064d0:	428b      	cmp	r3, r1
 80064d2:	d80c      	bhi.n	80064ee <__multiply+0x9e>
 80064d4:	2e00      	cmp	r6, #0
 80064d6:	dd03      	ble.n	80064e0 <__multiply+0x90>
 80064d8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d05b      	beq.n	8006598 <__multiply+0x148>
 80064e0:	6106      	str	r6, [r0, #16]
 80064e2:	b005      	add	sp, #20
 80064e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064e8:	f843 2b04 	str.w	r2, [r3], #4
 80064ec:	e7d8      	b.n	80064a0 <__multiply+0x50>
 80064ee:	f8b1 a000 	ldrh.w	sl, [r1]
 80064f2:	f1ba 0f00 	cmp.w	sl, #0
 80064f6:	d024      	beq.n	8006542 <__multiply+0xf2>
 80064f8:	f104 0e14 	add.w	lr, r4, #20
 80064fc:	46a9      	mov	r9, r5
 80064fe:	f04f 0c00 	mov.w	ip, #0
 8006502:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006506:	f8d9 3000 	ldr.w	r3, [r9]
 800650a:	fa1f fb87 	uxth.w	fp, r7
 800650e:	b29b      	uxth	r3, r3
 8006510:	fb0a 330b 	mla	r3, sl, fp, r3
 8006514:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8006518:	f8d9 7000 	ldr.w	r7, [r9]
 800651c:	4463      	add	r3, ip
 800651e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8006522:	fb0a c70b 	mla	r7, sl, fp, ip
 8006526:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800652a:	b29b      	uxth	r3, r3
 800652c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006530:	4572      	cmp	r2, lr
 8006532:	f849 3b04 	str.w	r3, [r9], #4
 8006536:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800653a:	d8e2      	bhi.n	8006502 <__multiply+0xb2>
 800653c:	9b01      	ldr	r3, [sp, #4]
 800653e:	f845 c003 	str.w	ip, [r5, r3]
 8006542:	9b03      	ldr	r3, [sp, #12]
 8006544:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006548:	3104      	adds	r1, #4
 800654a:	f1b9 0f00 	cmp.w	r9, #0
 800654e:	d021      	beq.n	8006594 <__multiply+0x144>
 8006550:	682b      	ldr	r3, [r5, #0]
 8006552:	f104 0c14 	add.w	ip, r4, #20
 8006556:	46ae      	mov	lr, r5
 8006558:	f04f 0a00 	mov.w	sl, #0
 800655c:	f8bc b000 	ldrh.w	fp, [ip]
 8006560:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8006564:	fb09 770b 	mla	r7, r9, fp, r7
 8006568:	4457      	add	r7, sl
 800656a:	b29b      	uxth	r3, r3
 800656c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006570:	f84e 3b04 	str.w	r3, [lr], #4
 8006574:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006578:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800657c:	f8be 3000 	ldrh.w	r3, [lr]
 8006580:	fb09 330a 	mla	r3, r9, sl, r3
 8006584:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8006588:	4562      	cmp	r2, ip
 800658a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800658e:	d8e5      	bhi.n	800655c <__multiply+0x10c>
 8006590:	9f01      	ldr	r7, [sp, #4]
 8006592:	51eb      	str	r3, [r5, r7]
 8006594:	3504      	adds	r5, #4
 8006596:	e799      	b.n	80064cc <__multiply+0x7c>
 8006598:	3e01      	subs	r6, #1
 800659a:	e79b      	b.n	80064d4 <__multiply+0x84>
 800659c:	080075e8 	.word	0x080075e8
 80065a0:	080075f9 	.word	0x080075f9

080065a4 <__pow5mult>:
 80065a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80065a8:	4615      	mov	r5, r2
 80065aa:	f012 0203 	ands.w	r2, r2, #3
 80065ae:	4607      	mov	r7, r0
 80065b0:	460e      	mov	r6, r1
 80065b2:	d007      	beq.n	80065c4 <__pow5mult+0x20>
 80065b4:	4c25      	ldr	r4, [pc, #148]	@ (800664c <__pow5mult+0xa8>)
 80065b6:	3a01      	subs	r2, #1
 80065b8:	2300      	movs	r3, #0
 80065ba:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80065be:	f7ff fe9f 	bl	8006300 <__multadd>
 80065c2:	4606      	mov	r6, r0
 80065c4:	10ad      	asrs	r5, r5, #2
 80065c6:	d03d      	beq.n	8006644 <__pow5mult+0xa0>
 80065c8:	69fc      	ldr	r4, [r7, #28]
 80065ca:	b97c      	cbnz	r4, 80065ec <__pow5mult+0x48>
 80065cc:	2010      	movs	r0, #16
 80065ce:	f7fe f8c9 	bl	8004764 <malloc>
 80065d2:	4602      	mov	r2, r0
 80065d4:	61f8      	str	r0, [r7, #28]
 80065d6:	b928      	cbnz	r0, 80065e4 <__pow5mult+0x40>
 80065d8:	4b1d      	ldr	r3, [pc, #116]	@ (8006650 <__pow5mult+0xac>)
 80065da:	481e      	ldr	r0, [pc, #120]	@ (8006654 <__pow5mult+0xb0>)
 80065dc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80065e0:	f000 fdb0 	bl	8007144 <__assert_func>
 80065e4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80065e8:	6004      	str	r4, [r0, #0]
 80065ea:	60c4      	str	r4, [r0, #12]
 80065ec:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80065f0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80065f4:	b94c      	cbnz	r4, 800660a <__pow5mult+0x66>
 80065f6:	f240 2171 	movw	r1, #625	@ 0x271
 80065fa:	4638      	mov	r0, r7
 80065fc:	f7ff ff12 	bl	8006424 <__i2b>
 8006600:	2300      	movs	r3, #0
 8006602:	f8c8 0008 	str.w	r0, [r8, #8]
 8006606:	4604      	mov	r4, r0
 8006608:	6003      	str	r3, [r0, #0]
 800660a:	f04f 0900 	mov.w	r9, #0
 800660e:	07eb      	lsls	r3, r5, #31
 8006610:	d50a      	bpl.n	8006628 <__pow5mult+0x84>
 8006612:	4631      	mov	r1, r6
 8006614:	4622      	mov	r2, r4
 8006616:	4638      	mov	r0, r7
 8006618:	f7ff ff1a 	bl	8006450 <__multiply>
 800661c:	4631      	mov	r1, r6
 800661e:	4680      	mov	r8, r0
 8006620:	4638      	mov	r0, r7
 8006622:	f7ff fe4b 	bl	80062bc <_Bfree>
 8006626:	4646      	mov	r6, r8
 8006628:	106d      	asrs	r5, r5, #1
 800662a:	d00b      	beq.n	8006644 <__pow5mult+0xa0>
 800662c:	6820      	ldr	r0, [r4, #0]
 800662e:	b938      	cbnz	r0, 8006640 <__pow5mult+0x9c>
 8006630:	4622      	mov	r2, r4
 8006632:	4621      	mov	r1, r4
 8006634:	4638      	mov	r0, r7
 8006636:	f7ff ff0b 	bl	8006450 <__multiply>
 800663a:	6020      	str	r0, [r4, #0]
 800663c:	f8c0 9000 	str.w	r9, [r0]
 8006640:	4604      	mov	r4, r0
 8006642:	e7e4      	b.n	800660e <__pow5mult+0x6a>
 8006644:	4630      	mov	r0, r6
 8006646:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800664a:	bf00      	nop
 800664c:	08007654 	.word	0x08007654
 8006650:	08007579 	.word	0x08007579
 8006654:	080075f9 	.word	0x080075f9

08006658 <__lshift>:
 8006658:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800665c:	460c      	mov	r4, r1
 800665e:	6849      	ldr	r1, [r1, #4]
 8006660:	6923      	ldr	r3, [r4, #16]
 8006662:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006666:	68a3      	ldr	r3, [r4, #8]
 8006668:	4607      	mov	r7, r0
 800666a:	4691      	mov	r9, r2
 800666c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006670:	f108 0601 	add.w	r6, r8, #1
 8006674:	42b3      	cmp	r3, r6
 8006676:	db0b      	blt.n	8006690 <__lshift+0x38>
 8006678:	4638      	mov	r0, r7
 800667a:	f7ff fddf 	bl	800623c <_Balloc>
 800667e:	4605      	mov	r5, r0
 8006680:	b948      	cbnz	r0, 8006696 <__lshift+0x3e>
 8006682:	4602      	mov	r2, r0
 8006684:	4b28      	ldr	r3, [pc, #160]	@ (8006728 <__lshift+0xd0>)
 8006686:	4829      	ldr	r0, [pc, #164]	@ (800672c <__lshift+0xd4>)
 8006688:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800668c:	f000 fd5a 	bl	8007144 <__assert_func>
 8006690:	3101      	adds	r1, #1
 8006692:	005b      	lsls	r3, r3, #1
 8006694:	e7ee      	b.n	8006674 <__lshift+0x1c>
 8006696:	2300      	movs	r3, #0
 8006698:	f100 0114 	add.w	r1, r0, #20
 800669c:	f100 0210 	add.w	r2, r0, #16
 80066a0:	4618      	mov	r0, r3
 80066a2:	4553      	cmp	r3, sl
 80066a4:	db33      	blt.n	800670e <__lshift+0xb6>
 80066a6:	6920      	ldr	r0, [r4, #16]
 80066a8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80066ac:	f104 0314 	add.w	r3, r4, #20
 80066b0:	f019 091f 	ands.w	r9, r9, #31
 80066b4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80066b8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80066bc:	d02b      	beq.n	8006716 <__lshift+0xbe>
 80066be:	f1c9 0e20 	rsb	lr, r9, #32
 80066c2:	468a      	mov	sl, r1
 80066c4:	2200      	movs	r2, #0
 80066c6:	6818      	ldr	r0, [r3, #0]
 80066c8:	fa00 f009 	lsl.w	r0, r0, r9
 80066cc:	4310      	orrs	r0, r2
 80066ce:	f84a 0b04 	str.w	r0, [sl], #4
 80066d2:	f853 2b04 	ldr.w	r2, [r3], #4
 80066d6:	459c      	cmp	ip, r3
 80066d8:	fa22 f20e 	lsr.w	r2, r2, lr
 80066dc:	d8f3      	bhi.n	80066c6 <__lshift+0x6e>
 80066de:	ebac 0304 	sub.w	r3, ip, r4
 80066e2:	3b15      	subs	r3, #21
 80066e4:	f023 0303 	bic.w	r3, r3, #3
 80066e8:	3304      	adds	r3, #4
 80066ea:	f104 0015 	add.w	r0, r4, #21
 80066ee:	4584      	cmp	ip, r0
 80066f0:	bf38      	it	cc
 80066f2:	2304      	movcc	r3, #4
 80066f4:	50ca      	str	r2, [r1, r3]
 80066f6:	b10a      	cbz	r2, 80066fc <__lshift+0xa4>
 80066f8:	f108 0602 	add.w	r6, r8, #2
 80066fc:	3e01      	subs	r6, #1
 80066fe:	4638      	mov	r0, r7
 8006700:	612e      	str	r6, [r5, #16]
 8006702:	4621      	mov	r1, r4
 8006704:	f7ff fdda 	bl	80062bc <_Bfree>
 8006708:	4628      	mov	r0, r5
 800670a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800670e:	f842 0f04 	str.w	r0, [r2, #4]!
 8006712:	3301      	adds	r3, #1
 8006714:	e7c5      	b.n	80066a2 <__lshift+0x4a>
 8006716:	3904      	subs	r1, #4
 8006718:	f853 2b04 	ldr.w	r2, [r3], #4
 800671c:	f841 2f04 	str.w	r2, [r1, #4]!
 8006720:	459c      	cmp	ip, r3
 8006722:	d8f9      	bhi.n	8006718 <__lshift+0xc0>
 8006724:	e7ea      	b.n	80066fc <__lshift+0xa4>
 8006726:	bf00      	nop
 8006728:	080075e8 	.word	0x080075e8
 800672c:	080075f9 	.word	0x080075f9

08006730 <__mcmp>:
 8006730:	690a      	ldr	r2, [r1, #16]
 8006732:	4603      	mov	r3, r0
 8006734:	6900      	ldr	r0, [r0, #16]
 8006736:	1a80      	subs	r0, r0, r2
 8006738:	b530      	push	{r4, r5, lr}
 800673a:	d10e      	bne.n	800675a <__mcmp+0x2a>
 800673c:	3314      	adds	r3, #20
 800673e:	3114      	adds	r1, #20
 8006740:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006744:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006748:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800674c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006750:	4295      	cmp	r5, r2
 8006752:	d003      	beq.n	800675c <__mcmp+0x2c>
 8006754:	d205      	bcs.n	8006762 <__mcmp+0x32>
 8006756:	f04f 30ff 	mov.w	r0, #4294967295
 800675a:	bd30      	pop	{r4, r5, pc}
 800675c:	42a3      	cmp	r3, r4
 800675e:	d3f3      	bcc.n	8006748 <__mcmp+0x18>
 8006760:	e7fb      	b.n	800675a <__mcmp+0x2a>
 8006762:	2001      	movs	r0, #1
 8006764:	e7f9      	b.n	800675a <__mcmp+0x2a>
	...

08006768 <__mdiff>:
 8006768:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800676c:	4689      	mov	r9, r1
 800676e:	4606      	mov	r6, r0
 8006770:	4611      	mov	r1, r2
 8006772:	4648      	mov	r0, r9
 8006774:	4614      	mov	r4, r2
 8006776:	f7ff ffdb 	bl	8006730 <__mcmp>
 800677a:	1e05      	subs	r5, r0, #0
 800677c:	d112      	bne.n	80067a4 <__mdiff+0x3c>
 800677e:	4629      	mov	r1, r5
 8006780:	4630      	mov	r0, r6
 8006782:	f7ff fd5b 	bl	800623c <_Balloc>
 8006786:	4602      	mov	r2, r0
 8006788:	b928      	cbnz	r0, 8006796 <__mdiff+0x2e>
 800678a:	4b3f      	ldr	r3, [pc, #252]	@ (8006888 <__mdiff+0x120>)
 800678c:	f240 2137 	movw	r1, #567	@ 0x237
 8006790:	483e      	ldr	r0, [pc, #248]	@ (800688c <__mdiff+0x124>)
 8006792:	f000 fcd7 	bl	8007144 <__assert_func>
 8006796:	2301      	movs	r3, #1
 8006798:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800679c:	4610      	mov	r0, r2
 800679e:	b003      	add	sp, #12
 80067a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067a4:	bfbc      	itt	lt
 80067a6:	464b      	movlt	r3, r9
 80067a8:	46a1      	movlt	r9, r4
 80067aa:	4630      	mov	r0, r6
 80067ac:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80067b0:	bfba      	itte	lt
 80067b2:	461c      	movlt	r4, r3
 80067b4:	2501      	movlt	r5, #1
 80067b6:	2500      	movge	r5, #0
 80067b8:	f7ff fd40 	bl	800623c <_Balloc>
 80067bc:	4602      	mov	r2, r0
 80067be:	b918      	cbnz	r0, 80067c8 <__mdiff+0x60>
 80067c0:	4b31      	ldr	r3, [pc, #196]	@ (8006888 <__mdiff+0x120>)
 80067c2:	f240 2145 	movw	r1, #581	@ 0x245
 80067c6:	e7e3      	b.n	8006790 <__mdiff+0x28>
 80067c8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80067cc:	6926      	ldr	r6, [r4, #16]
 80067ce:	60c5      	str	r5, [r0, #12]
 80067d0:	f109 0310 	add.w	r3, r9, #16
 80067d4:	f109 0514 	add.w	r5, r9, #20
 80067d8:	f104 0e14 	add.w	lr, r4, #20
 80067dc:	f100 0b14 	add.w	fp, r0, #20
 80067e0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80067e4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80067e8:	9301      	str	r3, [sp, #4]
 80067ea:	46d9      	mov	r9, fp
 80067ec:	f04f 0c00 	mov.w	ip, #0
 80067f0:	9b01      	ldr	r3, [sp, #4]
 80067f2:	f85e 0b04 	ldr.w	r0, [lr], #4
 80067f6:	f853 af04 	ldr.w	sl, [r3, #4]!
 80067fa:	9301      	str	r3, [sp, #4]
 80067fc:	fa1f f38a 	uxth.w	r3, sl
 8006800:	4619      	mov	r1, r3
 8006802:	b283      	uxth	r3, r0
 8006804:	1acb      	subs	r3, r1, r3
 8006806:	0c00      	lsrs	r0, r0, #16
 8006808:	4463      	add	r3, ip
 800680a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800680e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006812:	b29b      	uxth	r3, r3
 8006814:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006818:	4576      	cmp	r6, lr
 800681a:	f849 3b04 	str.w	r3, [r9], #4
 800681e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006822:	d8e5      	bhi.n	80067f0 <__mdiff+0x88>
 8006824:	1b33      	subs	r3, r6, r4
 8006826:	3b15      	subs	r3, #21
 8006828:	f023 0303 	bic.w	r3, r3, #3
 800682c:	3415      	adds	r4, #21
 800682e:	3304      	adds	r3, #4
 8006830:	42a6      	cmp	r6, r4
 8006832:	bf38      	it	cc
 8006834:	2304      	movcc	r3, #4
 8006836:	441d      	add	r5, r3
 8006838:	445b      	add	r3, fp
 800683a:	461e      	mov	r6, r3
 800683c:	462c      	mov	r4, r5
 800683e:	4544      	cmp	r4, r8
 8006840:	d30e      	bcc.n	8006860 <__mdiff+0xf8>
 8006842:	f108 0103 	add.w	r1, r8, #3
 8006846:	1b49      	subs	r1, r1, r5
 8006848:	f021 0103 	bic.w	r1, r1, #3
 800684c:	3d03      	subs	r5, #3
 800684e:	45a8      	cmp	r8, r5
 8006850:	bf38      	it	cc
 8006852:	2100      	movcc	r1, #0
 8006854:	440b      	add	r3, r1
 8006856:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800685a:	b191      	cbz	r1, 8006882 <__mdiff+0x11a>
 800685c:	6117      	str	r7, [r2, #16]
 800685e:	e79d      	b.n	800679c <__mdiff+0x34>
 8006860:	f854 1b04 	ldr.w	r1, [r4], #4
 8006864:	46e6      	mov	lr, ip
 8006866:	0c08      	lsrs	r0, r1, #16
 8006868:	fa1c fc81 	uxtah	ip, ip, r1
 800686c:	4471      	add	r1, lr
 800686e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006872:	b289      	uxth	r1, r1
 8006874:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006878:	f846 1b04 	str.w	r1, [r6], #4
 800687c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006880:	e7dd      	b.n	800683e <__mdiff+0xd6>
 8006882:	3f01      	subs	r7, #1
 8006884:	e7e7      	b.n	8006856 <__mdiff+0xee>
 8006886:	bf00      	nop
 8006888:	080075e8 	.word	0x080075e8
 800688c:	080075f9 	.word	0x080075f9

08006890 <__d2b>:
 8006890:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006894:	460f      	mov	r7, r1
 8006896:	2101      	movs	r1, #1
 8006898:	ec59 8b10 	vmov	r8, r9, d0
 800689c:	4616      	mov	r6, r2
 800689e:	f7ff fccd 	bl	800623c <_Balloc>
 80068a2:	4604      	mov	r4, r0
 80068a4:	b930      	cbnz	r0, 80068b4 <__d2b+0x24>
 80068a6:	4602      	mov	r2, r0
 80068a8:	4b23      	ldr	r3, [pc, #140]	@ (8006938 <__d2b+0xa8>)
 80068aa:	4824      	ldr	r0, [pc, #144]	@ (800693c <__d2b+0xac>)
 80068ac:	f240 310f 	movw	r1, #783	@ 0x30f
 80068b0:	f000 fc48 	bl	8007144 <__assert_func>
 80068b4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80068b8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80068bc:	b10d      	cbz	r5, 80068c2 <__d2b+0x32>
 80068be:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80068c2:	9301      	str	r3, [sp, #4]
 80068c4:	f1b8 0300 	subs.w	r3, r8, #0
 80068c8:	d023      	beq.n	8006912 <__d2b+0x82>
 80068ca:	4668      	mov	r0, sp
 80068cc:	9300      	str	r3, [sp, #0]
 80068ce:	f7ff fd7c 	bl	80063ca <__lo0bits>
 80068d2:	e9dd 1200 	ldrd	r1, r2, [sp]
 80068d6:	b1d0      	cbz	r0, 800690e <__d2b+0x7e>
 80068d8:	f1c0 0320 	rsb	r3, r0, #32
 80068dc:	fa02 f303 	lsl.w	r3, r2, r3
 80068e0:	430b      	orrs	r3, r1
 80068e2:	40c2      	lsrs	r2, r0
 80068e4:	6163      	str	r3, [r4, #20]
 80068e6:	9201      	str	r2, [sp, #4]
 80068e8:	9b01      	ldr	r3, [sp, #4]
 80068ea:	61a3      	str	r3, [r4, #24]
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	bf0c      	ite	eq
 80068f0:	2201      	moveq	r2, #1
 80068f2:	2202      	movne	r2, #2
 80068f4:	6122      	str	r2, [r4, #16]
 80068f6:	b1a5      	cbz	r5, 8006922 <__d2b+0x92>
 80068f8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80068fc:	4405      	add	r5, r0
 80068fe:	603d      	str	r5, [r7, #0]
 8006900:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006904:	6030      	str	r0, [r6, #0]
 8006906:	4620      	mov	r0, r4
 8006908:	b003      	add	sp, #12
 800690a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800690e:	6161      	str	r1, [r4, #20]
 8006910:	e7ea      	b.n	80068e8 <__d2b+0x58>
 8006912:	a801      	add	r0, sp, #4
 8006914:	f7ff fd59 	bl	80063ca <__lo0bits>
 8006918:	9b01      	ldr	r3, [sp, #4]
 800691a:	6163      	str	r3, [r4, #20]
 800691c:	3020      	adds	r0, #32
 800691e:	2201      	movs	r2, #1
 8006920:	e7e8      	b.n	80068f4 <__d2b+0x64>
 8006922:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006926:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800692a:	6038      	str	r0, [r7, #0]
 800692c:	6918      	ldr	r0, [r3, #16]
 800692e:	f7ff fd2d 	bl	800638c <__hi0bits>
 8006932:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006936:	e7e5      	b.n	8006904 <__d2b+0x74>
 8006938:	080075e8 	.word	0x080075e8
 800693c:	080075f9 	.word	0x080075f9

08006940 <__ssputs_r>:
 8006940:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006944:	688e      	ldr	r6, [r1, #8]
 8006946:	461f      	mov	r7, r3
 8006948:	42be      	cmp	r6, r7
 800694a:	680b      	ldr	r3, [r1, #0]
 800694c:	4682      	mov	sl, r0
 800694e:	460c      	mov	r4, r1
 8006950:	4690      	mov	r8, r2
 8006952:	d82d      	bhi.n	80069b0 <__ssputs_r+0x70>
 8006954:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006958:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800695c:	d026      	beq.n	80069ac <__ssputs_r+0x6c>
 800695e:	6965      	ldr	r5, [r4, #20]
 8006960:	6909      	ldr	r1, [r1, #16]
 8006962:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006966:	eba3 0901 	sub.w	r9, r3, r1
 800696a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800696e:	1c7b      	adds	r3, r7, #1
 8006970:	444b      	add	r3, r9
 8006972:	106d      	asrs	r5, r5, #1
 8006974:	429d      	cmp	r5, r3
 8006976:	bf38      	it	cc
 8006978:	461d      	movcc	r5, r3
 800697a:	0553      	lsls	r3, r2, #21
 800697c:	d527      	bpl.n	80069ce <__ssputs_r+0x8e>
 800697e:	4629      	mov	r1, r5
 8006980:	f7fd ff1a 	bl	80047b8 <_malloc_r>
 8006984:	4606      	mov	r6, r0
 8006986:	b360      	cbz	r0, 80069e2 <__ssputs_r+0xa2>
 8006988:	6921      	ldr	r1, [r4, #16]
 800698a:	464a      	mov	r2, r9
 800698c:	f000 fbcc 	bl	8007128 <memcpy>
 8006990:	89a3      	ldrh	r3, [r4, #12]
 8006992:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006996:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800699a:	81a3      	strh	r3, [r4, #12]
 800699c:	6126      	str	r6, [r4, #16]
 800699e:	6165      	str	r5, [r4, #20]
 80069a0:	444e      	add	r6, r9
 80069a2:	eba5 0509 	sub.w	r5, r5, r9
 80069a6:	6026      	str	r6, [r4, #0]
 80069a8:	60a5      	str	r5, [r4, #8]
 80069aa:	463e      	mov	r6, r7
 80069ac:	42be      	cmp	r6, r7
 80069ae:	d900      	bls.n	80069b2 <__ssputs_r+0x72>
 80069b0:	463e      	mov	r6, r7
 80069b2:	6820      	ldr	r0, [r4, #0]
 80069b4:	4632      	mov	r2, r6
 80069b6:	4641      	mov	r1, r8
 80069b8:	f000 fb9c 	bl	80070f4 <memmove>
 80069bc:	68a3      	ldr	r3, [r4, #8]
 80069be:	1b9b      	subs	r3, r3, r6
 80069c0:	60a3      	str	r3, [r4, #8]
 80069c2:	6823      	ldr	r3, [r4, #0]
 80069c4:	4433      	add	r3, r6
 80069c6:	6023      	str	r3, [r4, #0]
 80069c8:	2000      	movs	r0, #0
 80069ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069ce:	462a      	mov	r2, r5
 80069d0:	f000 fbfc 	bl	80071cc <_realloc_r>
 80069d4:	4606      	mov	r6, r0
 80069d6:	2800      	cmp	r0, #0
 80069d8:	d1e0      	bne.n	800699c <__ssputs_r+0x5c>
 80069da:	6921      	ldr	r1, [r4, #16]
 80069dc:	4650      	mov	r0, sl
 80069de:	f7ff fbe3 	bl	80061a8 <_free_r>
 80069e2:	230c      	movs	r3, #12
 80069e4:	f8ca 3000 	str.w	r3, [sl]
 80069e8:	89a3      	ldrh	r3, [r4, #12]
 80069ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80069ee:	81a3      	strh	r3, [r4, #12]
 80069f0:	f04f 30ff 	mov.w	r0, #4294967295
 80069f4:	e7e9      	b.n	80069ca <__ssputs_r+0x8a>
	...

080069f8 <_svfiprintf_r>:
 80069f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069fc:	4698      	mov	r8, r3
 80069fe:	898b      	ldrh	r3, [r1, #12]
 8006a00:	061b      	lsls	r3, r3, #24
 8006a02:	b09d      	sub	sp, #116	@ 0x74
 8006a04:	4607      	mov	r7, r0
 8006a06:	460d      	mov	r5, r1
 8006a08:	4614      	mov	r4, r2
 8006a0a:	d510      	bpl.n	8006a2e <_svfiprintf_r+0x36>
 8006a0c:	690b      	ldr	r3, [r1, #16]
 8006a0e:	b973      	cbnz	r3, 8006a2e <_svfiprintf_r+0x36>
 8006a10:	2140      	movs	r1, #64	@ 0x40
 8006a12:	f7fd fed1 	bl	80047b8 <_malloc_r>
 8006a16:	6028      	str	r0, [r5, #0]
 8006a18:	6128      	str	r0, [r5, #16]
 8006a1a:	b930      	cbnz	r0, 8006a2a <_svfiprintf_r+0x32>
 8006a1c:	230c      	movs	r3, #12
 8006a1e:	603b      	str	r3, [r7, #0]
 8006a20:	f04f 30ff 	mov.w	r0, #4294967295
 8006a24:	b01d      	add	sp, #116	@ 0x74
 8006a26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a2a:	2340      	movs	r3, #64	@ 0x40
 8006a2c:	616b      	str	r3, [r5, #20]
 8006a2e:	2300      	movs	r3, #0
 8006a30:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a32:	2320      	movs	r3, #32
 8006a34:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006a38:	f8cd 800c 	str.w	r8, [sp, #12]
 8006a3c:	2330      	movs	r3, #48	@ 0x30
 8006a3e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006bdc <_svfiprintf_r+0x1e4>
 8006a42:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006a46:	f04f 0901 	mov.w	r9, #1
 8006a4a:	4623      	mov	r3, r4
 8006a4c:	469a      	mov	sl, r3
 8006a4e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006a52:	b10a      	cbz	r2, 8006a58 <_svfiprintf_r+0x60>
 8006a54:	2a25      	cmp	r2, #37	@ 0x25
 8006a56:	d1f9      	bne.n	8006a4c <_svfiprintf_r+0x54>
 8006a58:	ebba 0b04 	subs.w	fp, sl, r4
 8006a5c:	d00b      	beq.n	8006a76 <_svfiprintf_r+0x7e>
 8006a5e:	465b      	mov	r3, fp
 8006a60:	4622      	mov	r2, r4
 8006a62:	4629      	mov	r1, r5
 8006a64:	4638      	mov	r0, r7
 8006a66:	f7ff ff6b 	bl	8006940 <__ssputs_r>
 8006a6a:	3001      	adds	r0, #1
 8006a6c:	f000 80a7 	beq.w	8006bbe <_svfiprintf_r+0x1c6>
 8006a70:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006a72:	445a      	add	r2, fp
 8006a74:	9209      	str	r2, [sp, #36]	@ 0x24
 8006a76:	f89a 3000 	ldrb.w	r3, [sl]
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	f000 809f 	beq.w	8006bbe <_svfiprintf_r+0x1c6>
 8006a80:	2300      	movs	r3, #0
 8006a82:	f04f 32ff 	mov.w	r2, #4294967295
 8006a86:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006a8a:	f10a 0a01 	add.w	sl, sl, #1
 8006a8e:	9304      	str	r3, [sp, #16]
 8006a90:	9307      	str	r3, [sp, #28]
 8006a92:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006a96:	931a      	str	r3, [sp, #104]	@ 0x68
 8006a98:	4654      	mov	r4, sl
 8006a9a:	2205      	movs	r2, #5
 8006a9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006aa0:	484e      	ldr	r0, [pc, #312]	@ (8006bdc <_svfiprintf_r+0x1e4>)
 8006aa2:	f7f9 fbb5 	bl	8000210 <memchr>
 8006aa6:	9a04      	ldr	r2, [sp, #16]
 8006aa8:	b9d8      	cbnz	r0, 8006ae2 <_svfiprintf_r+0xea>
 8006aaa:	06d0      	lsls	r0, r2, #27
 8006aac:	bf44      	itt	mi
 8006aae:	2320      	movmi	r3, #32
 8006ab0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006ab4:	0711      	lsls	r1, r2, #28
 8006ab6:	bf44      	itt	mi
 8006ab8:	232b      	movmi	r3, #43	@ 0x2b
 8006aba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006abe:	f89a 3000 	ldrb.w	r3, [sl]
 8006ac2:	2b2a      	cmp	r3, #42	@ 0x2a
 8006ac4:	d015      	beq.n	8006af2 <_svfiprintf_r+0xfa>
 8006ac6:	9a07      	ldr	r2, [sp, #28]
 8006ac8:	4654      	mov	r4, sl
 8006aca:	2000      	movs	r0, #0
 8006acc:	f04f 0c0a 	mov.w	ip, #10
 8006ad0:	4621      	mov	r1, r4
 8006ad2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006ad6:	3b30      	subs	r3, #48	@ 0x30
 8006ad8:	2b09      	cmp	r3, #9
 8006ada:	d94b      	bls.n	8006b74 <_svfiprintf_r+0x17c>
 8006adc:	b1b0      	cbz	r0, 8006b0c <_svfiprintf_r+0x114>
 8006ade:	9207      	str	r2, [sp, #28]
 8006ae0:	e014      	b.n	8006b0c <_svfiprintf_r+0x114>
 8006ae2:	eba0 0308 	sub.w	r3, r0, r8
 8006ae6:	fa09 f303 	lsl.w	r3, r9, r3
 8006aea:	4313      	orrs	r3, r2
 8006aec:	9304      	str	r3, [sp, #16]
 8006aee:	46a2      	mov	sl, r4
 8006af0:	e7d2      	b.n	8006a98 <_svfiprintf_r+0xa0>
 8006af2:	9b03      	ldr	r3, [sp, #12]
 8006af4:	1d19      	adds	r1, r3, #4
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	9103      	str	r1, [sp, #12]
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	bfbb      	ittet	lt
 8006afe:	425b      	neglt	r3, r3
 8006b00:	f042 0202 	orrlt.w	r2, r2, #2
 8006b04:	9307      	strge	r3, [sp, #28]
 8006b06:	9307      	strlt	r3, [sp, #28]
 8006b08:	bfb8      	it	lt
 8006b0a:	9204      	strlt	r2, [sp, #16]
 8006b0c:	7823      	ldrb	r3, [r4, #0]
 8006b0e:	2b2e      	cmp	r3, #46	@ 0x2e
 8006b10:	d10a      	bne.n	8006b28 <_svfiprintf_r+0x130>
 8006b12:	7863      	ldrb	r3, [r4, #1]
 8006b14:	2b2a      	cmp	r3, #42	@ 0x2a
 8006b16:	d132      	bne.n	8006b7e <_svfiprintf_r+0x186>
 8006b18:	9b03      	ldr	r3, [sp, #12]
 8006b1a:	1d1a      	adds	r2, r3, #4
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	9203      	str	r2, [sp, #12]
 8006b20:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006b24:	3402      	adds	r4, #2
 8006b26:	9305      	str	r3, [sp, #20]
 8006b28:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006bec <_svfiprintf_r+0x1f4>
 8006b2c:	7821      	ldrb	r1, [r4, #0]
 8006b2e:	2203      	movs	r2, #3
 8006b30:	4650      	mov	r0, sl
 8006b32:	f7f9 fb6d 	bl	8000210 <memchr>
 8006b36:	b138      	cbz	r0, 8006b48 <_svfiprintf_r+0x150>
 8006b38:	9b04      	ldr	r3, [sp, #16]
 8006b3a:	eba0 000a 	sub.w	r0, r0, sl
 8006b3e:	2240      	movs	r2, #64	@ 0x40
 8006b40:	4082      	lsls	r2, r0
 8006b42:	4313      	orrs	r3, r2
 8006b44:	3401      	adds	r4, #1
 8006b46:	9304      	str	r3, [sp, #16]
 8006b48:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b4c:	4824      	ldr	r0, [pc, #144]	@ (8006be0 <_svfiprintf_r+0x1e8>)
 8006b4e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006b52:	2206      	movs	r2, #6
 8006b54:	f7f9 fb5c 	bl	8000210 <memchr>
 8006b58:	2800      	cmp	r0, #0
 8006b5a:	d036      	beq.n	8006bca <_svfiprintf_r+0x1d2>
 8006b5c:	4b21      	ldr	r3, [pc, #132]	@ (8006be4 <_svfiprintf_r+0x1ec>)
 8006b5e:	bb1b      	cbnz	r3, 8006ba8 <_svfiprintf_r+0x1b0>
 8006b60:	9b03      	ldr	r3, [sp, #12]
 8006b62:	3307      	adds	r3, #7
 8006b64:	f023 0307 	bic.w	r3, r3, #7
 8006b68:	3308      	adds	r3, #8
 8006b6a:	9303      	str	r3, [sp, #12]
 8006b6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b6e:	4433      	add	r3, r6
 8006b70:	9309      	str	r3, [sp, #36]	@ 0x24
 8006b72:	e76a      	b.n	8006a4a <_svfiprintf_r+0x52>
 8006b74:	fb0c 3202 	mla	r2, ip, r2, r3
 8006b78:	460c      	mov	r4, r1
 8006b7a:	2001      	movs	r0, #1
 8006b7c:	e7a8      	b.n	8006ad0 <_svfiprintf_r+0xd8>
 8006b7e:	2300      	movs	r3, #0
 8006b80:	3401      	adds	r4, #1
 8006b82:	9305      	str	r3, [sp, #20]
 8006b84:	4619      	mov	r1, r3
 8006b86:	f04f 0c0a 	mov.w	ip, #10
 8006b8a:	4620      	mov	r0, r4
 8006b8c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006b90:	3a30      	subs	r2, #48	@ 0x30
 8006b92:	2a09      	cmp	r2, #9
 8006b94:	d903      	bls.n	8006b9e <_svfiprintf_r+0x1a6>
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d0c6      	beq.n	8006b28 <_svfiprintf_r+0x130>
 8006b9a:	9105      	str	r1, [sp, #20]
 8006b9c:	e7c4      	b.n	8006b28 <_svfiprintf_r+0x130>
 8006b9e:	fb0c 2101 	mla	r1, ip, r1, r2
 8006ba2:	4604      	mov	r4, r0
 8006ba4:	2301      	movs	r3, #1
 8006ba6:	e7f0      	b.n	8006b8a <_svfiprintf_r+0x192>
 8006ba8:	ab03      	add	r3, sp, #12
 8006baa:	9300      	str	r3, [sp, #0]
 8006bac:	462a      	mov	r2, r5
 8006bae:	4b0e      	ldr	r3, [pc, #56]	@ (8006be8 <_svfiprintf_r+0x1f0>)
 8006bb0:	a904      	add	r1, sp, #16
 8006bb2:	4638      	mov	r0, r7
 8006bb4:	f7fd ff2c 	bl	8004a10 <_printf_float>
 8006bb8:	1c42      	adds	r2, r0, #1
 8006bba:	4606      	mov	r6, r0
 8006bbc:	d1d6      	bne.n	8006b6c <_svfiprintf_r+0x174>
 8006bbe:	89ab      	ldrh	r3, [r5, #12]
 8006bc0:	065b      	lsls	r3, r3, #25
 8006bc2:	f53f af2d 	bmi.w	8006a20 <_svfiprintf_r+0x28>
 8006bc6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006bc8:	e72c      	b.n	8006a24 <_svfiprintf_r+0x2c>
 8006bca:	ab03      	add	r3, sp, #12
 8006bcc:	9300      	str	r3, [sp, #0]
 8006bce:	462a      	mov	r2, r5
 8006bd0:	4b05      	ldr	r3, [pc, #20]	@ (8006be8 <_svfiprintf_r+0x1f0>)
 8006bd2:	a904      	add	r1, sp, #16
 8006bd4:	4638      	mov	r0, r7
 8006bd6:	f7fe f9b3 	bl	8004f40 <_printf_i>
 8006bda:	e7ed      	b.n	8006bb8 <_svfiprintf_r+0x1c0>
 8006bdc:	08007750 	.word	0x08007750
 8006be0:	0800775a 	.word	0x0800775a
 8006be4:	08004a11 	.word	0x08004a11
 8006be8:	08006941 	.word	0x08006941
 8006bec:	08007756 	.word	0x08007756

08006bf0 <__sfputc_r>:
 8006bf0:	6893      	ldr	r3, [r2, #8]
 8006bf2:	3b01      	subs	r3, #1
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	b410      	push	{r4}
 8006bf8:	6093      	str	r3, [r2, #8]
 8006bfa:	da08      	bge.n	8006c0e <__sfputc_r+0x1e>
 8006bfc:	6994      	ldr	r4, [r2, #24]
 8006bfe:	42a3      	cmp	r3, r4
 8006c00:	db01      	blt.n	8006c06 <__sfputc_r+0x16>
 8006c02:	290a      	cmp	r1, #10
 8006c04:	d103      	bne.n	8006c0e <__sfputc_r+0x1e>
 8006c06:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006c0a:	f000 b9df 	b.w	8006fcc <__swbuf_r>
 8006c0e:	6813      	ldr	r3, [r2, #0]
 8006c10:	1c58      	adds	r0, r3, #1
 8006c12:	6010      	str	r0, [r2, #0]
 8006c14:	7019      	strb	r1, [r3, #0]
 8006c16:	4608      	mov	r0, r1
 8006c18:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006c1c:	4770      	bx	lr

08006c1e <__sfputs_r>:
 8006c1e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c20:	4606      	mov	r6, r0
 8006c22:	460f      	mov	r7, r1
 8006c24:	4614      	mov	r4, r2
 8006c26:	18d5      	adds	r5, r2, r3
 8006c28:	42ac      	cmp	r4, r5
 8006c2a:	d101      	bne.n	8006c30 <__sfputs_r+0x12>
 8006c2c:	2000      	movs	r0, #0
 8006c2e:	e007      	b.n	8006c40 <__sfputs_r+0x22>
 8006c30:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c34:	463a      	mov	r2, r7
 8006c36:	4630      	mov	r0, r6
 8006c38:	f7ff ffda 	bl	8006bf0 <__sfputc_r>
 8006c3c:	1c43      	adds	r3, r0, #1
 8006c3e:	d1f3      	bne.n	8006c28 <__sfputs_r+0xa>
 8006c40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006c44 <_vfiprintf_r>:
 8006c44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c48:	460d      	mov	r5, r1
 8006c4a:	b09d      	sub	sp, #116	@ 0x74
 8006c4c:	4614      	mov	r4, r2
 8006c4e:	4698      	mov	r8, r3
 8006c50:	4606      	mov	r6, r0
 8006c52:	b118      	cbz	r0, 8006c5c <_vfiprintf_r+0x18>
 8006c54:	6a03      	ldr	r3, [r0, #32]
 8006c56:	b90b      	cbnz	r3, 8006c5c <_vfiprintf_r+0x18>
 8006c58:	f7fe fb1e 	bl	8005298 <__sinit>
 8006c5c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006c5e:	07d9      	lsls	r1, r3, #31
 8006c60:	d405      	bmi.n	8006c6e <_vfiprintf_r+0x2a>
 8006c62:	89ab      	ldrh	r3, [r5, #12]
 8006c64:	059a      	lsls	r2, r3, #22
 8006c66:	d402      	bmi.n	8006c6e <_vfiprintf_r+0x2a>
 8006c68:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006c6a:	f7fe fc4e 	bl	800550a <__retarget_lock_acquire_recursive>
 8006c6e:	89ab      	ldrh	r3, [r5, #12]
 8006c70:	071b      	lsls	r3, r3, #28
 8006c72:	d501      	bpl.n	8006c78 <_vfiprintf_r+0x34>
 8006c74:	692b      	ldr	r3, [r5, #16]
 8006c76:	b99b      	cbnz	r3, 8006ca0 <_vfiprintf_r+0x5c>
 8006c78:	4629      	mov	r1, r5
 8006c7a:	4630      	mov	r0, r6
 8006c7c:	f000 f9e4 	bl	8007048 <__swsetup_r>
 8006c80:	b170      	cbz	r0, 8006ca0 <_vfiprintf_r+0x5c>
 8006c82:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006c84:	07dc      	lsls	r4, r3, #31
 8006c86:	d504      	bpl.n	8006c92 <_vfiprintf_r+0x4e>
 8006c88:	f04f 30ff 	mov.w	r0, #4294967295
 8006c8c:	b01d      	add	sp, #116	@ 0x74
 8006c8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c92:	89ab      	ldrh	r3, [r5, #12]
 8006c94:	0598      	lsls	r0, r3, #22
 8006c96:	d4f7      	bmi.n	8006c88 <_vfiprintf_r+0x44>
 8006c98:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006c9a:	f7fe fc37 	bl	800550c <__retarget_lock_release_recursive>
 8006c9e:	e7f3      	b.n	8006c88 <_vfiprintf_r+0x44>
 8006ca0:	2300      	movs	r3, #0
 8006ca2:	9309      	str	r3, [sp, #36]	@ 0x24
 8006ca4:	2320      	movs	r3, #32
 8006ca6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006caa:	f8cd 800c 	str.w	r8, [sp, #12]
 8006cae:	2330      	movs	r3, #48	@ 0x30
 8006cb0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006e60 <_vfiprintf_r+0x21c>
 8006cb4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006cb8:	f04f 0901 	mov.w	r9, #1
 8006cbc:	4623      	mov	r3, r4
 8006cbe:	469a      	mov	sl, r3
 8006cc0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006cc4:	b10a      	cbz	r2, 8006cca <_vfiprintf_r+0x86>
 8006cc6:	2a25      	cmp	r2, #37	@ 0x25
 8006cc8:	d1f9      	bne.n	8006cbe <_vfiprintf_r+0x7a>
 8006cca:	ebba 0b04 	subs.w	fp, sl, r4
 8006cce:	d00b      	beq.n	8006ce8 <_vfiprintf_r+0xa4>
 8006cd0:	465b      	mov	r3, fp
 8006cd2:	4622      	mov	r2, r4
 8006cd4:	4629      	mov	r1, r5
 8006cd6:	4630      	mov	r0, r6
 8006cd8:	f7ff ffa1 	bl	8006c1e <__sfputs_r>
 8006cdc:	3001      	adds	r0, #1
 8006cde:	f000 80a7 	beq.w	8006e30 <_vfiprintf_r+0x1ec>
 8006ce2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006ce4:	445a      	add	r2, fp
 8006ce6:	9209      	str	r2, [sp, #36]	@ 0x24
 8006ce8:	f89a 3000 	ldrb.w	r3, [sl]
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	f000 809f 	beq.w	8006e30 <_vfiprintf_r+0x1ec>
 8006cf2:	2300      	movs	r3, #0
 8006cf4:	f04f 32ff 	mov.w	r2, #4294967295
 8006cf8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006cfc:	f10a 0a01 	add.w	sl, sl, #1
 8006d00:	9304      	str	r3, [sp, #16]
 8006d02:	9307      	str	r3, [sp, #28]
 8006d04:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006d08:	931a      	str	r3, [sp, #104]	@ 0x68
 8006d0a:	4654      	mov	r4, sl
 8006d0c:	2205      	movs	r2, #5
 8006d0e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006d12:	4853      	ldr	r0, [pc, #332]	@ (8006e60 <_vfiprintf_r+0x21c>)
 8006d14:	f7f9 fa7c 	bl	8000210 <memchr>
 8006d18:	9a04      	ldr	r2, [sp, #16]
 8006d1a:	b9d8      	cbnz	r0, 8006d54 <_vfiprintf_r+0x110>
 8006d1c:	06d1      	lsls	r1, r2, #27
 8006d1e:	bf44      	itt	mi
 8006d20:	2320      	movmi	r3, #32
 8006d22:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006d26:	0713      	lsls	r3, r2, #28
 8006d28:	bf44      	itt	mi
 8006d2a:	232b      	movmi	r3, #43	@ 0x2b
 8006d2c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006d30:	f89a 3000 	ldrb.w	r3, [sl]
 8006d34:	2b2a      	cmp	r3, #42	@ 0x2a
 8006d36:	d015      	beq.n	8006d64 <_vfiprintf_r+0x120>
 8006d38:	9a07      	ldr	r2, [sp, #28]
 8006d3a:	4654      	mov	r4, sl
 8006d3c:	2000      	movs	r0, #0
 8006d3e:	f04f 0c0a 	mov.w	ip, #10
 8006d42:	4621      	mov	r1, r4
 8006d44:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006d48:	3b30      	subs	r3, #48	@ 0x30
 8006d4a:	2b09      	cmp	r3, #9
 8006d4c:	d94b      	bls.n	8006de6 <_vfiprintf_r+0x1a2>
 8006d4e:	b1b0      	cbz	r0, 8006d7e <_vfiprintf_r+0x13a>
 8006d50:	9207      	str	r2, [sp, #28]
 8006d52:	e014      	b.n	8006d7e <_vfiprintf_r+0x13a>
 8006d54:	eba0 0308 	sub.w	r3, r0, r8
 8006d58:	fa09 f303 	lsl.w	r3, r9, r3
 8006d5c:	4313      	orrs	r3, r2
 8006d5e:	9304      	str	r3, [sp, #16]
 8006d60:	46a2      	mov	sl, r4
 8006d62:	e7d2      	b.n	8006d0a <_vfiprintf_r+0xc6>
 8006d64:	9b03      	ldr	r3, [sp, #12]
 8006d66:	1d19      	adds	r1, r3, #4
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	9103      	str	r1, [sp, #12]
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	bfbb      	ittet	lt
 8006d70:	425b      	neglt	r3, r3
 8006d72:	f042 0202 	orrlt.w	r2, r2, #2
 8006d76:	9307      	strge	r3, [sp, #28]
 8006d78:	9307      	strlt	r3, [sp, #28]
 8006d7a:	bfb8      	it	lt
 8006d7c:	9204      	strlt	r2, [sp, #16]
 8006d7e:	7823      	ldrb	r3, [r4, #0]
 8006d80:	2b2e      	cmp	r3, #46	@ 0x2e
 8006d82:	d10a      	bne.n	8006d9a <_vfiprintf_r+0x156>
 8006d84:	7863      	ldrb	r3, [r4, #1]
 8006d86:	2b2a      	cmp	r3, #42	@ 0x2a
 8006d88:	d132      	bne.n	8006df0 <_vfiprintf_r+0x1ac>
 8006d8a:	9b03      	ldr	r3, [sp, #12]
 8006d8c:	1d1a      	adds	r2, r3, #4
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	9203      	str	r2, [sp, #12]
 8006d92:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006d96:	3402      	adds	r4, #2
 8006d98:	9305      	str	r3, [sp, #20]
 8006d9a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006e70 <_vfiprintf_r+0x22c>
 8006d9e:	7821      	ldrb	r1, [r4, #0]
 8006da0:	2203      	movs	r2, #3
 8006da2:	4650      	mov	r0, sl
 8006da4:	f7f9 fa34 	bl	8000210 <memchr>
 8006da8:	b138      	cbz	r0, 8006dba <_vfiprintf_r+0x176>
 8006daa:	9b04      	ldr	r3, [sp, #16]
 8006dac:	eba0 000a 	sub.w	r0, r0, sl
 8006db0:	2240      	movs	r2, #64	@ 0x40
 8006db2:	4082      	lsls	r2, r0
 8006db4:	4313      	orrs	r3, r2
 8006db6:	3401      	adds	r4, #1
 8006db8:	9304      	str	r3, [sp, #16]
 8006dba:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006dbe:	4829      	ldr	r0, [pc, #164]	@ (8006e64 <_vfiprintf_r+0x220>)
 8006dc0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006dc4:	2206      	movs	r2, #6
 8006dc6:	f7f9 fa23 	bl	8000210 <memchr>
 8006dca:	2800      	cmp	r0, #0
 8006dcc:	d03f      	beq.n	8006e4e <_vfiprintf_r+0x20a>
 8006dce:	4b26      	ldr	r3, [pc, #152]	@ (8006e68 <_vfiprintf_r+0x224>)
 8006dd0:	bb1b      	cbnz	r3, 8006e1a <_vfiprintf_r+0x1d6>
 8006dd2:	9b03      	ldr	r3, [sp, #12]
 8006dd4:	3307      	adds	r3, #7
 8006dd6:	f023 0307 	bic.w	r3, r3, #7
 8006dda:	3308      	adds	r3, #8
 8006ddc:	9303      	str	r3, [sp, #12]
 8006dde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006de0:	443b      	add	r3, r7
 8006de2:	9309      	str	r3, [sp, #36]	@ 0x24
 8006de4:	e76a      	b.n	8006cbc <_vfiprintf_r+0x78>
 8006de6:	fb0c 3202 	mla	r2, ip, r2, r3
 8006dea:	460c      	mov	r4, r1
 8006dec:	2001      	movs	r0, #1
 8006dee:	e7a8      	b.n	8006d42 <_vfiprintf_r+0xfe>
 8006df0:	2300      	movs	r3, #0
 8006df2:	3401      	adds	r4, #1
 8006df4:	9305      	str	r3, [sp, #20]
 8006df6:	4619      	mov	r1, r3
 8006df8:	f04f 0c0a 	mov.w	ip, #10
 8006dfc:	4620      	mov	r0, r4
 8006dfe:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006e02:	3a30      	subs	r2, #48	@ 0x30
 8006e04:	2a09      	cmp	r2, #9
 8006e06:	d903      	bls.n	8006e10 <_vfiprintf_r+0x1cc>
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d0c6      	beq.n	8006d9a <_vfiprintf_r+0x156>
 8006e0c:	9105      	str	r1, [sp, #20]
 8006e0e:	e7c4      	b.n	8006d9a <_vfiprintf_r+0x156>
 8006e10:	fb0c 2101 	mla	r1, ip, r1, r2
 8006e14:	4604      	mov	r4, r0
 8006e16:	2301      	movs	r3, #1
 8006e18:	e7f0      	b.n	8006dfc <_vfiprintf_r+0x1b8>
 8006e1a:	ab03      	add	r3, sp, #12
 8006e1c:	9300      	str	r3, [sp, #0]
 8006e1e:	462a      	mov	r2, r5
 8006e20:	4b12      	ldr	r3, [pc, #72]	@ (8006e6c <_vfiprintf_r+0x228>)
 8006e22:	a904      	add	r1, sp, #16
 8006e24:	4630      	mov	r0, r6
 8006e26:	f7fd fdf3 	bl	8004a10 <_printf_float>
 8006e2a:	4607      	mov	r7, r0
 8006e2c:	1c78      	adds	r0, r7, #1
 8006e2e:	d1d6      	bne.n	8006dde <_vfiprintf_r+0x19a>
 8006e30:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006e32:	07d9      	lsls	r1, r3, #31
 8006e34:	d405      	bmi.n	8006e42 <_vfiprintf_r+0x1fe>
 8006e36:	89ab      	ldrh	r3, [r5, #12]
 8006e38:	059a      	lsls	r2, r3, #22
 8006e3a:	d402      	bmi.n	8006e42 <_vfiprintf_r+0x1fe>
 8006e3c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006e3e:	f7fe fb65 	bl	800550c <__retarget_lock_release_recursive>
 8006e42:	89ab      	ldrh	r3, [r5, #12]
 8006e44:	065b      	lsls	r3, r3, #25
 8006e46:	f53f af1f 	bmi.w	8006c88 <_vfiprintf_r+0x44>
 8006e4a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006e4c:	e71e      	b.n	8006c8c <_vfiprintf_r+0x48>
 8006e4e:	ab03      	add	r3, sp, #12
 8006e50:	9300      	str	r3, [sp, #0]
 8006e52:	462a      	mov	r2, r5
 8006e54:	4b05      	ldr	r3, [pc, #20]	@ (8006e6c <_vfiprintf_r+0x228>)
 8006e56:	a904      	add	r1, sp, #16
 8006e58:	4630      	mov	r0, r6
 8006e5a:	f7fe f871 	bl	8004f40 <_printf_i>
 8006e5e:	e7e4      	b.n	8006e2a <_vfiprintf_r+0x1e6>
 8006e60:	08007750 	.word	0x08007750
 8006e64:	0800775a 	.word	0x0800775a
 8006e68:	08004a11 	.word	0x08004a11
 8006e6c:	08006c1f 	.word	0x08006c1f
 8006e70:	08007756 	.word	0x08007756

08006e74 <__sflush_r>:
 8006e74:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006e78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e7c:	0716      	lsls	r6, r2, #28
 8006e7e:	4605      	mov	r5, r0
 8006e80:	460c      	mov	r4, r1
 8006e82:	d454      	bmi.n	8006f2e <__sflush_r+0xba>
 8006e84:	684b      	ldr	r3, [r1, #4]
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	dc02      	bgt.n	8006e90 <__sflush_r+0x1c>
 8006e8a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	dd48      	ble.n	8006f22 <__sflush_r+0xae>
 8006e90:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006e92:	2e00      	cmp	r6, #0
 8006e94:	d045      	beq.n	8006f22 <__sflush_r+0xae>
 8006e96:	2300      	movs	r3, #0
 8006e98:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006e9c:	682f      	ldr	r7, [r5, #0]
 8006e9e:	6a21      	ldr	r1, [r4, #32]
 8006ea0:	602b      	str	r3, [r5, #0]
 8006ea2:	d030      	beq.n	8006f06 <__sflush_r+0x92>
 8006ea4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006ea6:	89a3      	ldrh	r3, [r4, #12]
 8006ea8:	0759      	lsls	r1, r3, #29
 8006eaa:	d505      	bpl.n	8006eb8 <__sflush_r+0x44>
 8006eac:	6863      	ldr	r3, [r4, #4]
 8006eae:	1ad2      	subs	r2, r2, r3
 8006eb0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006eb2:	b10b      	cbz	r3, 8006eb8 <__sflush_r+0x44>
 8006eb4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006eb6:	1ad2      	subs	r2, r2, r3
 8006eb8:	2300      	movs	r3, #0
 8006eba:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006ebc:	6a21      	ldr	r1, [r4, #32]
 8006ebe:	4628      	mov	r0, r5
 8006ec0:	47b0      	blx	r6
 8006ec2:	1c43      	adds	r3, r0, #1
 8006ec4:	89a3      	ldrh	r3, [r4, #12]
 8006ec6:	d106      	bne.n	8006ed6 <__sflush_r+0x62>
 8006ec8:	6829      	ldr	r1, [r5, #0]
 8006eca:	291d      	cmp	r1, #29
 8006ecc:	d82b      	bhi.n	8006f26 <__sflush_r+0xb2>
 8006ece:	4a2a      	ldr	r2, [pc, #168]	@ (8006f78 <__sflush_r+0x104>)
 8006ed0:	410a      	asrs	r2, r1
 8006ed2:	07d6      	lsls	r6, r2, #31
 8006ed4:	d427      	bmi.n	8006f26 <__sflush_r+0xb2>
 8006ed6:	2200      	movs	r2, #0
 8006ed8:	6062      	str	r2, [r4, #4]
 8006eda:	04d9      	lsls	r1, r3, #19
 8006edc:	6922      	ldr	r2, [r4, #16]
 8006ede:	6022      	str	r2, [r4, #0]
 8006ee0:	d504      	bpl.n	8006eec <__sflush_r+0x78>
 8006ee2:	1c42      	adds	r2, r0, #1
 8006ee4:	d101      	bne.n	8006eea <__sflush_r+0x76>
 8006ee6:	682b      	ldr	r3, [r5, #0]
 8006ee8:	b903      	cbnz	r3, 8006eec <__sflush_r+0x78>
 8006eea:	6560      	str	r0, [r4, #84]	@ 0x54
 8006eec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006eee:	602f      	str	r7, [r5, #0]
 8006ef0:	b1b9      	cbz	r1, 8006f22 <__sflush_r+0xae>
 8006ef2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006ef6:	4299      	cmp	r1, r3
 8006ef8:	d002      	beq.n	8006f00 <__sflush_r+0x8c>
 8006efa:	4628      	mov	r0, r5
 8006efc:	f7ff f954 	bl	80061a8 <_free_r>
 8006f00:	2300      	movs	r3, #0
 8006f02:	6363      	str	r3, [r4, #52]	@ 0x34
 8006f04:	e00d      	b.n	8006f22 <__sflush_r+0xae>
 8006f06:	2301      	movs	r3, #1
 8006f08:	4628      	mov	r0, r5
 8006f0a:	47b0      	blx	r6
 8006f0c:	4602      	mov	r2, r0
 8006f0e:	1c50      	adds	r0, r2, #1
 8006f10:	d1c9      	bne.n	8006ea6 <__sflush_r+0x32>
 8006f12:	682b      	ldr	r3, [r5, #0]
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d0c6      	beq.n	8006ea6 <__sflush_r+0x32>
 8006f18:	2b1d      	cmp	r3, #29
 8006f1a:	d001      	beq.n	8006f20 <__sflush_r+0xac>
 8006f1c:	2b16      	cmp	r3, #22
 8006f1e:	d11e      	bne.n	8006f5e <__sflush_r+0xea>
 8006f20:	602f      	str	r7, [r5, #0]
 8006f22:	2000      	movs	r0, #0
 8006f24:	e022      	b.n	8006f6c <__sflush_r+0xf8>
 8006f26:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006f2a:	b21b      	sxth	r3, r3
 8006f2c:	e01b      	b.n	8006f66 <__sflush_r+0xf2>
 8006f2e:	690f      	ldr	r7, [r1, #16]
 8006f30:	2f00      	cmp	r7, #0
 8006f32:	d0f6      	beq.n	8006f22 <__sflush_r+0xae>
 8006f34:	0793      	lsls	r3, r2, #30
 8006f36:	680e      	ldr	r6, [r1, #0]
 8006f38:	bf08      	it	eq
 8006f3a:	694b      	ldreq	r3, [r1, #20]
 8006f3c:	600f      	str	r7, [r1, #0]
 8006f3e:	bf18      	it	ne
 8006f40:	2300      	movne	r3, #0
 8006f42:	eba6 0807 	sub.w	r8, r6, r7
 8006f46:	608b      	str	r3, [r1, #8]
 8006f48:	f1b8 0f00 	cmp.w	r8, #0
 8006f4c:	dde9      	ble.n	8006f22 <__sflush_r+0xae>
 8006f4e:	6a21      	ldr	r1, [r4, #32]
 8006f50:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006f52:	4643      	mov	r3, r8
 8006f54:	463a      	mov	r2, r7
 8006f56:	4628      	mov	r0, r5
 8006f58:	47b0      	blx	r6
 8006f5a:	2800      	cmp	r0, #0
 8006f5c:	dc08      	bgt.n	8006f70 <__sflush_r+0xfc>
 8006f5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f62:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006f66:	81a3      	strh	r3, [r4, #12]
 8006f68:	f04f 30ff 	mov.w	r0, #4294967295
 8006f6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006f70:	4407      	add	r7, r0
 8006f72:	eba8 0800 	sub.w	r8, r8, r0
 8006f76:	e7e7      	b.n	8006f48 <__sflush_r+0xd4>
 8006f78:	dfbffffe 	.word	0xdfbffffe

08006f7c <_fflush_r>:
 8006f7c:	b538      	push	{r3, r4, r5, lr}
 8006f7e:	690b      	ldr	r3, [r1, #16]
 8006f80:	4605      	mov	r5, r0
 8006f82:	460c      	mov	r4, r1
 8006f84:	b913      	cbnz	r3, 8006f8c <_fflush_r+0x10>
 8006f86:	2500      	movs	r5, #0
 8006f88:	4628      	mov	r0, r5
 8006f8a:	bd38      	pop	{r3, r4, r5, pc}
 8006f8c:	b118      	cbz	r0, 8006f96 <_fflush_r+0x1a>
 8006f8e:	6a03      	ldr	r3, [r0, #32]
 8006f90:	b90b      	cbnz	r3, 8006f96 <_fflush_r+0x1a>
 8006f92:	f7fe f981 	bl	8005298 <__sinit>
 8006f96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d0f3      	beq.n	8006f86 <_fflush_r+0xa>
 8006f9e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006fa0:	07d0      	lsls	r0, r2, #31
 8006fa2:	d404      	bmi.n	8006fae <_fflush_r+0x32>
 8006fa4:	0599      	lsls	r1, r3, #22
 8006fa6:	d402      	bmi.n	8006fae <_fflush_r+0x32>
 8006fa8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006faa:	f7fe faae 	bl	800550a <__retarget_lock_acquire_recursive>
 8006fae:	4628      	mov	r0, r5
 8006fb0:	4621      	mov	r1, r4
 8006fb2:	f7ff ff5f 	bl	8006e74 <__sflush_r>
 8006fb6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006fb8:	07da      	lsls	r2, r3, #31
 8006fba:	4605      	mov	r5, r0
 8006fbc:	d4e4      	bmi.n	8006f88 <_fflush_r+0xc>
 8006fbe:	89a3      	ldrh	r3, [r4, #12]
 8006fc0:	059b      	lsls	r3, r3, #22
 8006fc2:	d4e1      	bmi.n	8006f88 <_fflush_r+0xc>
 8006fc4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006fc6:	f7fe faa1 	bl	800550c <__retarget_lock_release_recursive>
 8006fca:	e7dd      	b.n	8006f88 <_fflush_r+0xc>

08006fcc <__swbuf_r>:
 8006fcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006fce:	460e      	mov	r6, r1
 8006fd0:	4614      	mov	r4, r2
 8006fd2:	4605      	mov	r5, r0
 8006fd4:	b118      	cbz	r0, 8006fde <__swbuf_r+0x12>
 8006fd6:	6a03      	ldr	r3, [r0, #32]
 8006fd8:	b90b      	cbnz	r3, 8006fde <__swbuf_r+0x12>
 8006fda:	f7fe f95d 	bl	8005298 <__sinit>
 8006fde:	69a3      	ldr	r3, [r4, #24]
 8006fe0:	60a3      	str	r3, [r4, #8]
 8006fe2:	89a3      	ldrh	r3, [r4, #12]
 8006fe4:	071a      	lsls	r2, r3, #28
 8006fe6:	d501      	bpl.n	8006fec <__swbuf_r+0x20>
 8006fe8:	6923      	ldr	r3, [r4, #16]
 8006fea:	b943      	cbnz	r3, 8006ffe <__swbuf_r+0x32>
 8006fec:	4621      	mov	r1, r4
 8006fee:	4628      	mov	r0, r5
 8006ff0:	f000 f82a 	bl	8007048 <__swsetup_r>
 8006ff4:	b118      	cbz	r0, 8006ffe <__swbuf_r+0x32>
 8006ff6:	f04f 37ff 	mov.w	r7, #4294967295
 8006ffa:	4638      	mov	r0, r7
 8006ffc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006ffe:	6823      	ldr	r3, [r4, #0]
 8007000:	6922      	ldr	r2, [r4, #16]
 8007002:	1a98      	subs	r0, r3, r2
 8007004:	6963      	ldr	r3, [r4, #20]
 8007006:	b2f6      	uxtb	r6, r6
 8007008:	4283      	cmp	r3, r0
 800700a:	4637      	mov	r7, r6
 800700c:	dc05      	bgt.n	800701a <__swbuf_r+0x4e>
 800700e:	4621      	mov	r1, r4
 8007010:	4628      	mov	r0, r5
 8007012:	f7ff ffb3 	bl	8006f7c <_fflush_r>
 8007016:	2800      	cmp	r0, #0
 8007018:	d1ed      	bne.n	8006ff6 <__swbuf_r+0x2a>
 800701a:	68a3      	ldr	r3, [r4, #8]
 800701c:	3b01      	subs	r3, #1
 800701e:	60a3      	str	r3, [r4, #8]
 8007020:	6823      	ldr	r3, [r4, #0]
 8007022:	1c5a      	adds	r2, r3, #1
 8007024:	6022      	str	r2, [r4, #0]
 8007026:	701e      	strb	r6, [r3, #0]
 8007028:	6962      	ldr	r2, [r4, #20]
 800702a:	1c43      	adds	r3, r0, #1
 800702c:	429a      	cmp	r2, r3
 800702e:	d004      	beq.n	800703a <__swbuf_r+0x6e>
 8007030:	89a3      	ldrh	r3, [r4, #12]
 8007032:	07db      	lsls	r3, r3, #31
 8007034:	d5e1      	bpl.n	8006ffa <__swbuf_r+0x2e>
 8007036:	2e0a      	cmp	r6, #10
 8007038:	d1df      	bne.n	8006ffa <__swbuf_r+0x2e>
 800703a:	4621      	mov	r1, r4
 800703c:	4628      	mov	r0, r5
 800703e:	f7ff ff9d 	bl	8006f7c <_fflush_r>
 8007042:	2800      	cmp	r0, #0
 8007044:	d0d9      	beq.n	8006ffa <__swbuf_r+0x2e>
 8007046:	e7d6      	b.n	8006ff6 <__swbuf_r+0x2a>

08007048 <__swsetup_r>:
 8007048:	b538      	push	{r3, r4, r5, lr}
 800704a:	4b29      	ldr	r3, [pc, #164]	@ (80070f0 <__swsetup_r+0xa8>)
 800704c:	4605      	mov	r5, r0
 800704e:	6818      	ldr	r0, [r3, #0]
 8007050:	460c      	mov	r4, r1
 8007052:	b118      	cbz	r0, 800705c <__swsetup_r+0x14>
 8007054:	6a03      	ldr	r3, [r0, #32]
 8007056:	b90b      	cbnz	r3, 800705c <__swsetup_r+0x14>
 8007058:	f7fe f91e 	bl	8005298 <__sinit>
 800705c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007060:	0719      	lsls	r1, r3, #28
 8007062:	d422      	bmi.n	80070aa <__swsetup_r+0x62>
 8007064:	06da      	lsls	r2, r3, #27
 8007066:	d407      	bmi.n	8007078 <__swsetup_r+0x30>
 8007068:	2209      	movs	r2, #9
 800706a:	602a      	str	r2, [r5, #0]
 800706c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007070:	81a3      	strh	r3, [r4, #12]
 8007072:	f04f 30ff 	mov.w	r0, #4294967295
 8007076:	e033      	b.n	80070e0 <__swsetup_r+0x98>
 8007078:	0758      	lsls	r0, r3, #29
 800707a:	d512      	bpl.n	80070a2 <__swsetup_r+0x5a>
 800707c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800707e:	b141      	cbz	r1, 8007092 <__swsetup_r+0x4a>
 8007080:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007084:	4299      	cmp	r1, r3
 8007086:	d002      	beq.n	800708e <__swsetup_r+0x46>
 8007088:	4628      	mov	r0, r5
 800708a:	f7ff f88d 	bl	80061a8 <_free_r>
 800708e:	2300      	movs	r3, #0
 8007090:	6363      	str	r3, [r4, #52]	@ 0x34
 8007092:	89a3      	ldrh	r3, [r4, #12]
 8007094:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007098:	81a3      	strh	r3, [r4, #12]
 800709a:	2300      	movs	r3, #0
 800709c:	6063      	str	r3, [r4, #4]
 800709e:	6923      	ldr	r3, [r4, #16]
 80070a0:	6023      	str	r3, [r4, #0]
 80070a2:	89a3      	ldrh	r3, [r4, #12]
 80070a4:	f043 0308 	orr.w	r3, r3, #8
 80070a8:	81a3      	strh	r3, [r4, #12]
 80070aa:	6923      	ldr	r3, [r4, #16]
 80070ac:	b94b      	cbnz	r3, 80070c2 <__swsetup_r+0x7a>
 80070ae:	89a3      	ldrh	r3, [r4, #12]
 80070b0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80070b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80070b8:	d003      	beq.n	80070c2 <__swsetup_r+0x7a>
 80070ba:	4621      	mov	r1, r4
 80070bc:	4628      	mov	r0, r5
 80070be:	f000 f8f9 	bl	80072b4 <__smakebuf_r>
 80070c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80070c6:	f013 0201 	ands.w	r2, r3, #1
 80070ca:	d00a      	beq.n	80070e2 <__swsetup_r+0x9a>
 80070cc:	2200      	movs	r2, #0
 80070ce:	60a2      	str	r2, [r4, #8]
 80070d0:	6962      	ldr	r2, [r4, #20]
 80070d2:	4252      	negs	r2, r2
 80070d4:	61a2      	str	r2, [r4, #24]
 80070d6:	6922      	ldr	r2, [r4, #16]
 80070d8:	b942      	cbnz	r2, 80070ec <__swsetup_r+0xa4>
 80070da:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80070de:	d1c5      	bne.n	800706c <__swsetup_r+0x24>
 80070e0:	bd38      	pop	{r3, r4, r5, pc}
 80070e2:	0799      	lsls	r1, r3, #30
 80070e4:	bf58      	it	pl
 80070e6:	6962      	ldrpl	r2, [r4, #20]
 80070e8:	60a2      	str	r2, [r4, #8]
 80070ea:	e7f4      	b.n	80070d6 <__swsetup_r+0x8e>
 80070ec:	2000      	movs	r0, #0
 80070ee:	e7f7      	b.n	80070e0 <__swsetup_r+0x98>
 80070f0:	20000030 	.word	0x20000030

080070f4 <memmove>:
 80070f4:	4288      	cmp	r0, r1
 80070f6:	b510      	push	{r4, lr}
 80070f8:	eb01 0402 	add.w	r4, r1, r2
 80070fc:	d902      	bls.n	8007104 <memmove+0x10>
 80070fe:	4284      	cmp	r4, r0
 8007100:	4623      	mov	r3, r4
 8007102:	d807      	bhi.n	8007114 <memmove+0x20>
 8007104:	1e43      	subs	r3, r0, #1
 8007106:	42a1      	cmp	r1, r4
 8007108:	d008      	beq.n	800711c <memmove+0x28>
 800710a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800710e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007112:	e7f8      	b.n	8007106 <memmove+0x12>
 8007114:	4402      	add	r2, r0
 8007116:	4601      	mov	r1, r0
 8007118:	428a      	cmp	r2, r1
 800711a:	d100      	bne.n	800711e <memmove+0x2a>
 800711c:	bd10      	pop	{r4, pc}
 800711e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007122:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007126:	e7f7      	b.n	8007118 <memmove+0x24>

08007128 <memcpy>:
 8007128:	440a      	add	r2, r1
 800712a:	4291      	cmp	r1, r2
 800712c:	f100 33ff 	add.w	r3, r0, #4294967295
 8007130:	d100      	bne.n	8007134 <memcpy+0xc>
 8007132:	4770      	bx	lr
 8007134:	b510      	push	{r4, lr}
 8007136:	f811 4b01 	ldrb.w	r4, [r1], #1
 800713a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800713e:	4291      	cmp	r1, r2
 8007140:	d1f9      	bne.n	8007136 <memcpy+0xe>
 8007142:	bd10      	pop	{r4, pc}

08007144 <__assert_func>:
 8007144:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007146:	4614      	mov	r4, r2
 8007148:	461a      	mov	r2, r3
 800714a:	4b09      	ldr	r3, [pc, #36]	@ (8007170 <__assert_func+0x2c>)
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	4605      	mov	r5, r0
 8007150:	68d8      	ldr	r0, [r3, #12]
 8007152:	b954      	cbnz	r4, 800716a <__assert_func+0x26>
 8007154:	4b07      	ldr	r3, [pc, #28]	@ (8007174 <__assert_func+0x30>)
 8007156:	461c      	mov	r4, r3
 8007158:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800715c:	9100      	str	r1, [sp, #0]
 800715e:	462b      	mov	r3, r5
 8007160:	4905      	ldr	r1, [pc, #20]	@ (8007178 <__assert_func+0x34>)
 8007162:	f000 f86f 	bl	8007244 <fiprintf>
 8007166:	f000 f903 	bl	8007370 <abort>
 800716a:	4b04      	ldr	r3, [pc, #16]	@ (800717c <__assert_func+0x38>)
 800716c:	e7f4      	b.n	8007158 <__assert_func+0x14>
 800716e:	bf00      	nop
 8007170:	20000030 	.word	0x20000030
 8007174:	080077a6 	.word	0x080077a6
 8007178:	08007778 	.word	0x08007778
 800717c:	0800776b 	.word	0x0800776b

08007180 <_calloc_r>:
 8007180:	b570      	push	{r4, r5, r6, lr}
 8007182:	fba1 5402 	umull	r5, r4, r1, r2
 8007186:	b93c      	cbnz	r4, 8007198 <_calloc_r+0x18>
 8007188:	4629      	mov	r1, r5
 800718a:	f7fd fb15 	bl	80047b8 <_malloc_r>
 800718e:	4606      	mov	r6, r0
 8007190:	b928      	cbnz	r0, 800719e <_calloc_r+0x1e>
 8007192:	2600      	movs	r6, #0
 8007194:	4630      	mov	r0, r6
 8007196:	bd70      	pop	{r4, r5, r6, pc}
 8007198:	220c      	movs	r2, #12
 800719a:	6002      	str	r2, [r0, #0]
 800719c:	e7f9      	b.n	8007192 <_calloc_r+0x12>
 800719e:	462a      	mov	r2, r5
 80071a0:	4621      	mov	r1, r4
 80071a2:	f7fe f924 	bl	80053ee <memset>
 80071a6:	e7f5      	b.n	8007194 <_calloc_r+0x14>

080071a8 <__ascii_mbtowc>:
 80071a8:	b082      	sub	sp, #8
 80071aa:	b901      	cbnz	r1, 80071ae <__ascii_mbtowc+0x6>
 80071ac:	a901      	add	r1, sp, #4
 80071ae:	b142      	cbz	r2, 80071c2 <__ascii_mbtowc+0x1a>
 80071b0:	b14b      	cbz	r3, 80071c6 <__ascii_mbtowc+0x1e>
 80071b2:	7813      	ldrb	r3, [r2, #0]
 80071b4:	600b      	str	r3, [r1, #0]
 80071b6:	7812      	ldrb	r2, [r2, #0]
 80071b8:	1e10      	subs	r0, r2, #0
 80071ba:	bf18      	it	ne
 80071bc:	2001      	movne	r0, #1
 80071be:	b002      	add	sp, #8
 80071c0:	4770      	bx	lr
 80071c2:	4610      	mov	r0, r2
 80071c4:	e7fb      	b.n	80071be <__ascii_mbtowc+0x16>
 80071c6:	f06f 0001 	mvn.w	r0, #1
 80071ca:	e7f8      	b.n	80071be <__ascii_mbtowc+0x16>

080071cc <_realloc_r>:
 80071cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80071d0:	4680      	mov	r8, r0
 80071d2:	4615      	mov	r5, r2
 80071d4:	460c      	mov	r4, r1
 80071d6:	b921      	cbnz	r1, 80071e2 <_realloc_r+0x16>
 80071d8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80071dc:	4611      	mov	r1, r2
 80071de:	f7fd baeb 	b.w	80047b8 <_malloc_r>
 80071e2:	b92a      	cbnz	r2, 80071f0 <_realloc_r+0x24>
 80071e4:	f7fe ffe0 	bl	80061a8 <_free_r>
 80071e8:	2400      	movs	r4, #0
 80071ea:	4620      	mov	r0, r4
 80071ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80071f0:	f000 f8c5 	bl	800737e <_malloc_usable_size_r>
 80071f4:	4285      	cmp	r5, r0
 80071f6:	4606      	mov	r6, r0
 80071f8:	d802      	bhi.n	8007200 <_realloc_r+0x34>
 80071fa:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80071fe:	d8f4      	bhi.n	80071ea <_realloc_r+0x1e>
 8007200:	4629      	mov	r1, r5
 8007202:	4640      	mov	r0, r8
 8007204:	f7fd fad8 	bl	80047b8 <_malloc_r>
 8007208:	4607      	mov	r7, r0
 800720a:	2800      	cmp	r0, #0
 800720c:	d0ec      	beq.n	80071e8 <_realloc_r+0x1c>
 800720e:	42b5      	cmp	r5, r6
 8007210:	462a      	mov	r2, r5
 8007212:	4621      	mov	r1, r4
 8007214:	bf28      	it	cs
 8007216:	4632      	movcs	r2, r6
 8007218:	f7ff ff86 	bl	8007128 <memcpy>
 800721c:	4621      	mov	r1, r4
 800721e:	4640      	mov	r0, r8
 8007220:	f7fe ffc2 	bl	80061a8 <_free_r>
 8007224:	463c      	mov	r4, r7
 8007226:	e7e0      	b.n	80071ea <_realloc_r+0x1e>

08007228 <__ascii_wctomb>:
 8007228:	4603      	mov	r3, r0
 800722a:	4608      	mov	r0, r1
 800722c:	b141      	cbz	r1, 8007240 <__ascii_wctomb+0x18>
 800722e:	2aff      	cmp	r2, #255	@ 0xff
 8007230:	d904      	bls.n	800723c <__ascii_wctomb+0x14>
 8007232:	228a      	movs	r2, #138	@ 0x8a
 8007234:	601a      	str	r2, [r3, #0]
 8007236:	f04f 30ff 	mov.w	r0, #4294967295
 800723a:	4770      	bx	lr
 800723c:	700a      	strb	r2, [r1, #0]
 800723e:	2001      	movs	r0, #1
 8007240:	4770      	bx	lr
	...

08007244 <fiprintf>:
 8007244:	b40e      	push	{r1, r2, r3}
 8007246:	b503      	push	{r0, r1, lr}
 8007248:	4601      	mov	r1, r0
 800724a:	ab03      	add	r3, sp, #12
 800724c:	4805      	ldr	r0, [pc, #20]	@ (8007264 <fiprintf+0x20>)
 800724e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007252:	6800      	ldr	r0, [r0, #0]
 8007254:	9301      	str	r3, [sp, #4]
 8007256:	f7ff fcf5 	bl	8006c44 <_vfiprintf_r>
 800725a:	b002      	add	sp, #8
 800725c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007260:	b003      	add	sp, #12
 8007262:	4770      	bx	lr
 8007264:	20000030 	.word	0x20000030

08007268 <__swhatbuf_r>:
 8007268:	b570      	push	{r4, r5, r6, lr}
 800726a:	460c      	mov	r4, r1
 800726c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007270:	2900      	cmp	r1, #0
 8007272:	b096      	sub	sp, #88	@ 0x58
 8007274:	4615      	mov	r5, r2
 8007276:	461e      	mov	r6, r3
 8007278:	da0d      	bge.n	8007296 <__swhatbuf_r+0x2e>
 800727a:	89a3      	ldrh	r3, [r4, #12]
 800727c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007280:	f04f 0100 	mov.w	r1, #0
 8007284:	bf14      	ite	ne
 8007286:	2340      	movne	r3, #64	@ 0x40
 8007288:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800728c:	2000      	movs	r0, #0
 800728e:	6031      	str	r1, [r6, #0]
 8007290:	602b      	str	r3, [r5, #0]
 8007292:	b016      	add	sp, #88	@ 0x58
 8007294:	bd70      	pop	{r4, r5, r6, pc}
 8007296:	466a      	mov	r2, sp
 8007298:	f000 f848 	bl	800732c <_fstat_r>
 800729c:	2800      	cmp	r0, #0
 800729e:	dbec      	blt.n	800727a <__swhatbuf_r+0x12>
 80072a0:	9901      	ldr	r1, [sp, #4]
 80072a2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80072a6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80072aa:	4259      	negs	r1, r3
 80072ac:	4159      	adcs	r1, r3
 80072ae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80072b2:	e7eb      	b.n	800728c <__swhatbuf_r+0x24>

080072b4 <__smakebuf_r>:
 80072b4:	898b      	ldrh	r3, [r1, #12]
 80072b6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80072b8:	079d      	lsls	r5, r3, #30
 80072ba:	4606      	mov	r6, r0
 80072bc:	460c      	mov	r4, r1
 80072be:	d507      	bpl.n	80072d0 <__smakebuf_r+0x1c>
 80072c0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80072c4:	6023      	str	r3, [r4, #0]
 80072c6:	6123      	str	r3, [r4, #16]
 80072c8:	2301      	movs	r3, #1
 80072ca:	6163      	str	r3, [r4, #20]
 80072cc:	b003      	add	sp, #12
 80072ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80072d0:	ab01      	add	r3, sp, #4
 80072d2:	466a      	mov	r2, sp
 80072d4:	f7ff ffc8 	bl	8007268 <__swhatbuf_r>
 80072d8:	9f00      	ldr	r7, [sp, #0]
 80072da:	4605      	mov	r5, r0
 80072dc:	4639      	mov	r1, r7
 80072de:	4630      	mov	r0, r6
 80072e0:	f7fd fa6a 	bl	80047b8 <_malloc_r>
 80072e4:	b948      	cbnz	r0, 80072fa <__smakebuf_r+0x46>
 80072e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80072ea:	059a      	lsls	r2, r3, #22
 80072ec:	d4ee      	bmi.n	80072cc <__smakebuf_r+0x18>
 80072ee:	f023 0303 	bic.w	r3, r3, #3
 80072f2:	f043 0302 	orr.w	r3, r3, #2
 80072f6:	81a3      	strh	r3, [r4, #12]
 80072f8:	e7e2      	b.n	80072c0 <__smakebuf_r+0xc>
 80072fa:	89a3      	ldrh	r3, [r4, #12]
 80072fc:	6020      	str	r0, [r4, #0]
 80072fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007302:	81a3      	strh	r3, [r4, #12]
 8007304:	9b01      	ldr	r3, [sp, #4]
 8007306:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800730a:	b15b      	cbz	r3, 8007324 <__smakebuf_r+0x70>
 800730c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007310:	4630      	mov	r0, r6
 8007312:	f000 f81d 	bl	8007350 <_isatty_r>
 8007316:	b128      	cbz	r0, 8007324 <__smakebuf_r+0x70>
 8007318:	89a3      	ldrh	r3, [r4, #12]
 800731a:	f023 0303 	bic.w	r3, r3, #3
 800731e:	f043 0301 	orr.w	r3, r3, #1
 8007322:	81a3      	strh	r3, [r4, #12]
 8007324:	89a3      	ldrh	r3, [r4, #12]
 8007326:	431d      	orrs	r5, r3
 8007328:	81a5      	strh	r5, [r4, #12]
 800732a:	e7cf      	b.n	80072cc <__smakebuf_r+0x18>

0800732c <_fstat_r>:
 800732c:	b538      	push	{r3, r4, r5, lr}
 800732e:	4d07      	ldr	r5, [pc, #28]	@ (800734c <_fstat_r+0x20>)
 8007330:	2300      	movs	r3, #0
 8007332:	4604      	mov	r4, r0
 8007334:	4608      	mov	r0, r1
 8007336:	4611      	mov	r1, r2
 8007338:	602b      	str	r3, [r5, #0]
 800733a:	f7fa fc7f 	bl	8001c3c <_fstat>
 800733e:	1c43      	adds	r3, r0, #1
 8007340:	d102      	bne.n	8007348 <_fstat_r+0x1c>
 8007342:	682b      	ldr	r3, [r5, #0]
 8007344:	b103      	cbz	r3, 8007348 <_fstat_r+0x1c>
 8007346:	6023      	str	r3, [r4, #0]
 8007348:	bd38      	pop	{r3, r4, r5, pc}
 800734a:	bf00      	nop
 800734c:	2000051c 	.word	0x2000051c

08007350 <_isatty_r>:
 8007350:	b538      	push	{r3, r4, r5, lr}
 8007352:	4d06      	ldr	r5, [pc, #24]	@ (800736c <_isatty_r+0x1c>)
 8007354:	2300      	movs	r3, #0
 8007356:	4604      	mov	r4, r0
 8007358:	4608      	mov	r0, r1
 800735a:	602b      	str	r3, [r5, #0]
 800735c:	f7fa fc7e 	bl	8001c5c <_isatty>
 8007360:	1c43      	adds	r3, r0, #1
 8007362:	d102      	bne.n	800736a <_isatty_r+0x1a>
 8007364:	682b      	ldr	r3, [r5, #0]
 8007366:	b103      	cbz	r3, 800736a <_isatty_r+0x1a>
 8007368:	6023      	str	r3, [r4, #0]
 800736a:	bd38      	pop	{r3, r4, r5, pc}
 800736c:	2000051c 	.word	0x2000051c

08007370 <abort>:
 8007370:	b508      	push	{r3, lr}
 8007372:	2006      	movs	r0, #6
 8007374:	f000 f834 	bl	80073e0 <raise>
 8007378:	2001      	movs	r0, #1
 800737a:	f7fa fc0f 	bl	8001b9c <_exit>

0800737e <_malloc_usable_size_r>:
 800737e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007382:	1f18      	subs	r0, r3, #4
 8007384:	2b00      	cmp	r3, #0
 8007386:	bfbc      	itt	lt
 8007388:	580b      	ldrlt	r3, [r1, r0]
 800738a:	18c0      	addlt	r0, r0, r3
 800738c:	4770      	bx	lr

0800738e <_raise_r>:
 800738e:	291f      	cmp	r1, #31
 8007390:	b538      	push	{r3, r4, r5, lr}
 8007392:	4605      	mov	r5, r0
 8007394:	460c      	mov	r4, r1
 8007396:	d904      	bls.n	80073a2 <_raise_r+0x14>
 8007398:	2316      	movs	r3, #22
 800739a:	6003      	str	r3, [r0, #0]
 800739c:	f04f 30ff 	mov.w	r0, #4294967295
 80073a0:	bd38      	pop	{r3, r4, r5, pc}
 80073a2:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80073a4:	b112      	cbz	r2, 80073ac <_raise_r+0x1e>
 80073a6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80073aa:	b94b      	cbnz	r3, 80073c0 <_raise_r+0x32>
 80073ac:	4628      	mov	r0, r5
 80073ae:	f000 f831 	bl	8007414 <_getpid_r>
 80073b2:	4622      	mov	r2, r4
 80073b4:	4601      	mov	r1, r0
 80073b6:	4628      	mov	r0, r5
 80073b8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80073bc:	f000 b818 	b.w	80073f0 <_kill_r>
 80073c0:	2b01      	cmp	r3, #1
 80073c2:	d00a      	beq.n	80073da <_raise_r+0x4c>
 80073c4:	1c59      	adds	r1, r3, #1
 80073c6:	d103      	bne.n	80073d0 <_raise_r+0x42>
 80073c8:	2316      	movs	r3, #22
 80073ca:	6003      	str	r3, [r0, #0]
 80073cc:	2001      	movs	r0, #1
 80073ce:	e7e7      	b.n	80073a0 <_raise_r+0x12>
 80073d0:	2100      	movs	r1, #0
 80073d2:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80073d6:	4620      	mov	r0, r4
 80073d8:	4798      	blx	r3
 80073da:	2000      	movs	r0, #0
 80073dc:	e7e0      	b.n	80073a0 <_raise_r+0x12>
	...

080073e0 <raise>:
 80073e0:	4b02      	ldr	r3, [pc, #8]	@ (80073ec <raise+0xc>)
 80073e2:	4601      	mov	r1, r0
 80073e4:	6818      	ldr	r0, [r3, #0]
 80073e6:	f7ff bfd2 	b.w	800738e <_raise_r>
 80073ea:	bf00      	nop
 80073ec:	20000030 	.word	0x20000030

080073f0 <_kill_r>:
 80073f0:	b538      	push	{r3, r4, r5, lr}
 80073f2:	4d07      	ldr	r5, [pc, #28]	@ (8007410 <_kill_r+0x20>)
 80073f4:	2300      	movs	r3, #0
 80073f6:	4604      	mov	r4, r0
 80073f8:	4608      	mov	r0, r1
 80073fa:	4611      	mov	r1, r2
 80073fc:	602b      	str	r3, [r5, #0]
 80073fe:	f7fa fbbd 	bl	8001b7c <_kill>
 8007402:	1c43      	adds	r3, r0, #1
 8007404:	d102      	bne.n	800740c <_kill_r+0x1c>
 8007406:	682b      	ldr	r3, [r5, #0]
 8007408:	b103      	cbz	r3, 800740c <_kill_r+0x1c>
 800740a:	6023      	str	r3, [r4, #0]
 800740c:	bd38      	pop	{r3, r4, r5, pc}
 800740e:	bf00      	nop
 8007410:	2000051c 	.word	0x2000051c

08007414 <_getpid_r>:
 8007414:	f7fa bbaa 	b.w	8001b6c <_getpid>

08007418 <_init>:
 8007418:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800741a:	bf00      	nop
 800741c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800741e:	bc08      	pop	{r3}
 8007420:	469e      	mov	lr, r3
 8007422:	4770      	bx	lr

08007424 <_fini>:
 8007424:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007426:	bf00      	nop
 8007428:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800742a:	bc08      	pop	{r3}
 800742c:	469e      	mov	lr, r3
 800742e:	4770      	bx	lr
