

================================================================
== Vitis HLS Report for 'keccak_top_Pipeline_SQUEEZE_BLOCK'
================================================================
* Date:           Mon Dec 22 23:16:13 2025

* Version:        2025.2 (Build 6295257 on Nov 14 2025)
* Project:        keccak
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.877 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+-------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval |      Pipeline     |
    |   min   |   max   |    min    |    max   | min | max |        Type       |
    +---------+---------+-----------+----------+-----+-----+-------------------+
    |        2|       34|  10.000 ns|  0.170 us|    0|    0|  loop pipeline stp|
    +---------+---------+-----------+----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- SQUEEZE_BLOCK  |        0|       32|         2|          1|          1|  0 ~ 32|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%output_remaining_1 = alloca i32 1" [keccak.cpp:299]   --->   Operation 5 'alloca' 'output_remaining_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [keccak.cpp:310]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%state_24_5_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_24_5"   --->   Operation 7 'read' 'state_24_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%state_23_5_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_23_5"   --->   Operation 8 'read' 'state_23_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%state_22_5_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_22_5"   --->   Operation 9 'read' 'state_22_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%state_21_5_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_21_5"   --->   Operation 10 'read' 'state_21_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%state_20_5_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_20_5"   --->   Operation 11 'read' 'state_20_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%state_19_5_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_19_5"   --->   Operation 12 'read' 'state_19_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%state_18_5_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_18_5"   --->   Operation 13 'read' 'state_18_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%state_17_5_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_17_5"   --->   Operation 14 'read' 'state_17_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%state_16_5_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_16_5"   --->   Operation 15 'read' 'state_16_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%state_15_5_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_15_5"   --->   Operation 16 'read' 'state_15_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%state_14_5_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_14_5"   --->   Operation 17 'read' 'state_14_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%state_13_5_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_13_5"   --->   Operation 18 'read' 'state_13_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%state_12_5_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_12_5"   --->   Operation 19 'read' 'state_12_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%state_11_5_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_11_5"   --->   Operation 20 'read' 'state_11_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%state_10_5_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_10_5"   --->   Operation 21 'read' 'state_10_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%state_9_5_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_9_5"   --->   Operation 22 'read' 'state_9_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%state_8_5_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_8_5"   --->   Operation 23 'read' 'state_8_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%state_7_5_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_7_5"   --->   Operation 24 'read' 'state_7_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%state_6_5_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_6_5"   --->   Operation 25 'read' 'state_6_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%state_5_5_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_5_5"   --->   Operation 26 'read' 'state_5_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%state_4_5_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_4_5"   --->   Operation 27 'read' 'state_4_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%state_3_5_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_3_5"   --->   Operation 28 'read' 'state_3_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%state_2_5_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_2_5"   --->   Operation 29 'read' 'state_2_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%state_1_5_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_1_5"   --->   Operation 30 'read' 'state_1_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%state_5217_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_5217"   --->   Operation 31 'read' 'state_5217_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln4_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %trunc_ln4"   --->   Operation 32 'read' 'trunc_ln4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%output_remaining_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %output_remaining"   --->   Operation 33 'read' 'output_remaining_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%output_remaining_cast = zext i31 %output_remaining_read"   --->   Operation 34 'zext' 'output_remaining_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %output_stream_V_data_V, i8 %output_stream_V_keep_V, i8 %output_stream_V_strb_V, i1 0, i1 %output_stream_V_last_V, i1 0, i1 0, void @empty_8"   --->   Operation 35 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %output_stream_V_last_V, i8 %output_stream_V_strb_V, i8 %output_stream_V_keep_V, i64 %output_stream_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln310 = store i6 0, i6 %i" [keccak.cpp:310]   --->   Operation 37 'store' 'store_ln310' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln299 = store i32 %output_remaining_cast, i32 %output_remaining_1" [keccak.cpp:299]   --->   Operation 38 'store' 'store_ln299' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body47"   --->   Operation 39 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.87>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%i_1 = load i6 %i" [keccak.cpp:310]   --->   Operation 40 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.78ns)   --->   "%icmp_ln310 = icmp_eq  i6 %i_1, i6 %trunc_ln4_read" [keccak.cpp:310]   --->   Operation 41 'icmp' 'icmp_ln310' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 32, i64 0"   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.78ns)   --->   "%add_ln310 = add i6 %i_1, i6 1" [keccak.cpp:310]   --->   Operation 43 'add' 'add_ln310' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln310 = br i1 %icmp_ln310, void %for.body47.split, void %for.end72.exitStub" [keccak.cpp:310]   --->   Operation 44 'br' 'br_ln310' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%output_remaining_1_load_1 = load i32 %output_remaining_1" [keccak.cpp:315]   --->   Operation 45 'load' 'output_remaining_1_load_1' <Predicate = (!icmp_ln310)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln310 = trunc i6 %i_1" [keccak.cpp:310]   --->   Operation 46 'trunc' 'trunc_ln310' <Predicate = (!icmp_ln310)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.87ns)   --->   "%p_0 = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.25i64.i64.i5, i5 0, i64 %state_5217_read, i5 1, i64 %state_1_5_read, i5 2, i64 %state_2_5_read, i5 3, i64 %state_3_5_read, i5 4, i64 %state_4_5_read, i5 5, i64 %state_5_5_read, i5 6, i64 %state_6_5_read, i5 7, i64 %state_7_5_read, i5 8, i64 %state_8_5_read, i5 9, i64 %state_9_5_read, i5 10, i64 %state_10_5_read, i5 11, i64 %state_11_5_read, i5 12, i64 %state_12_5_read, i5 13, i64 %state_13_5_read, i5 14, i64 %state_14_5_read, i5 15, i64 %state_15_5_read, i5 16, i64 %state_16_5_read, i5 17, i64 %state_17_5_read, i5 18, i64 %state_18_5_read, i5 19, i64 %state_19_5_read, i5 20, i64 %state_20_5_read, i5 21, i64 %state_21_5_read, i5 22, i64 %state_22_5_read, i5 23, i64 %state_23_5_read, i5 24, i64 %state_24_5_read, i64 0, i5 %trunc_ln310" [keccak.cpp:313]   --->   Operation 47 'sparsemux' 'p_0' <Predicate = (!icmp_ln310)> <Delay = 0.87> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %output_remaining_1_load_1, i32 3, i32 31" [keccak.cpp:315]   --->   Operation 48 'partselect' 'tmp' <Predicate = (!icmp_ln310)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.98ns)   --->   "%icmp_ln315 = icmp_sgt  i29 %tmp, i29 0" [keccak.cpp:315]   --->   Operation 49 'icmp' 'icmp_ln315' <Predicate = (!icmp_ln310)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.44ns)   --->   "%bytes_out = select i1 %icmp_ln315, i32 8, i32 %output_remaining_1_load_1" [keccak.cpp:315]   --->   Operation 50 'select' 'bytes_out' <Predicate = (!icmp_ln310)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.01ns)   --->   "%output_remaining_2 = sub i32 %output_remaining_1_load_1, i32 %bytes_out" [keccak.cpp:316]   --->   Operation 51 'sub' 'output_remaining_2' <Predicate = (!icmp_ln310)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.38ns)   --->   "%shl_ln319 = shl i32 1, i32 %bytes_out" [keccak.cpp:319]   --->   Operation 52 'shl' 'shl_ln319' <Predicate = (!icmp_ln310)> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln319 = trunc i32 %shl_ln319" [keccak.cpp:319]   --->   Operation 53 'trunc' 'trunc_ln319' <Predicate = (!icmp_ln310)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.42ns)   --->   "%store_ln310 = store i6 %add_ln310, i6 %i" [keccak.cpp:310]   --->   Operation 54 'store' 'store_ln310' <Predicate = (!icmp_ln310)> <Delay = 0.42>
ST_2 : Operation 55 [1/1] (0.42ns)   --->   "%store_ln299 = store i32 %output_remaining_2, i32 %output_remaining_1" [keccak.cpp:299]   --->   Operation 55 'store' 'store_ln299' <Predicate = (!icmp_ln310)> <Delay = 0.42>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%output_remaining_1_load = load i32 %output_remaining_1"   --->   Operation 63 'load' 'output_remaining_1_load' <Predicate = (icmp_ln310)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %output_remaining_1_out, i32 %output_remaining_1_load"   --->   Operation 64 'write' 'write_ln0' <Predicate = (icmp_ln310)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 65 'ret' 'ret_ln0' <Predicate = (icmp_ln310)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 1.74>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%specpipeline_ln311 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, i32 4294967295, void @empty_1" [keccak.cpp:311]   --->   Operation 56 'specpipeline' 'specpipeline_ln311' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln310 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [keccak.cpp:310]   --->   Operation 57 'specloopname' 'specloopname_ln310' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.01ns)   --->   "%icmp_ln318 = icmp_slt  i32 %output_remaining_2, i32 1" [keccak.cpp:318]   --->   Operation 58 'icmp' 'icmp_ln318' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.76ns)   --->   "%add_ln319 = add i8 %trunc_ln319, i8 255" [keccak.cpp:319]   --->   Operation 59 'add' 'add_ln319' <Predicate = (!icmp_ln315)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.39ns)   --->   "%select_ln319 = select i1 %icmp_ln315, i8 255, i8 %add_ln319" [keccak.cpp:319]   --->   Operation 60 'select' 'select_ln319' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 61 [1/1] ( I:0.59ns O:0.59ns )   --->   "%write_ln322 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %output_stream_V_data_V, i8 %output_stream_V_keep_V, i8 %output_stream_V_strb_V, i1 %output_stream_V_last_V, i64 %p_0, i8 %select_ln319, i8 %select_ln319, i1 %icmp_ln318" [keccak.cpp:322]   --->   Operation 61 'write' 'write_ln322' <Predicate = true> <Delay = 0.59> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.73> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln310 = br void %for.body47" [keccak.cpp:310]   --->   Operation 62 'br' 'br_ln310' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation 6 bit ('i', keccak.cpp:310) [34]  (0.000 ns)
	'store' operation ('store_ln310', keccak.cpp:310) of constant 0 6 bit on local variable 'i', keccak.cpp:310 [65]  (0.427 ns)

 <State 2>: 2.877ns
The critical path consists of the following:
	'load' operation 32 bit ('output_remaining_1_load_1', keccak.cpp:315) on local variable 'output_remaining', keccak.cpp:299 [75]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln315', keccak.cpp:315) [81]  (0.985 ns)
	'select' operation 32 bit ('bytes_out', keccak.cpp:315) [82]  (0.449 ns)
	'sub' operation 32 bit ('output_remaining', keccak.cpp:316) [83]  (1.016 ns)
	'store' operation ('store_ln299', keccak.cpp:299) of variable 'output_remaining', keccak.cpp:316 32 bit on local variable 'output_remaining', keccak.cpp:299 [91]  (0.427 ns)

 <State 3>: 1.749ns
The critical path consists of the following:
	'add' operation 8 bit ('add_ln319', keccak.cpp:319) [87]  (0.765 ns)
	'select' operation 8 bit ('select_ln319', keccak.cpp:319) [88]  (0.393 ns)
	axis write operation ('write_ln322', keccak.cpp:322) on port 'output_stream_V_data_V' (keccak.cpp:322) [89]  (0.591 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
