// Seed: 602071157
module module_0 ();
  assign id_1 = 1 < ~id_1;
  assign id_1 = 1;
  wire id_2, id_3;
endmodule
module module_1 (
    output tri0 id_0,
    input wand id_1,
    output wand id_2,
    output tri0 id_3,
    output uwire id_4,
    input tri id_5,
    output wor id_6,
    output supply1 id_7,
    input wire id_8,
    input wor id_9,
    input tri0 id_10,
    input supply1 id_11,
    output tri1 id_12,
    input uwire id_13
);
  wire id_15;
  module_0();
  assign id_2 = 1;
  assign id_2 = 1;
  xor (id_0, id_1, id_10, id_11, id_13, id_15, id_5, id_8, id_9);
endmodule
