DSP Block Name,CE Net,RST Net,CLK Net,SHIFT_ENA Net,OP[0] Net,OP[1] Net,SHIFTER,SIGNED,RST_SYNC,C_EXT,P_EXT,A_REG,B_REG,C_REG,OP_REG,O_REG,P_REG,W_REG,CASCOUT_SEL,M_SEL,N_SEL,W_SEL,CE_POLARITY,CLK_POLARITY,RST_POLARITY,SHIFT_ENA_POLARITY
"i34/inst1/mult_6","gnd","gnd","hdmi_tx_slow_clk","gnd","gnd","gnd",0,0,1,"ALIGN_RIGHT","ALIGN_RIGHT",0,0,0,0,1,1,0,"P","P","C","P",1,1,1,1
"i34/inst1/mult_12","gnd","gnd","hdmi_tx_slow_clk","gnd","gnd","gnd",0,0,1,"ALIGN_RIGHT","ALIGN_RIGHT",0,0,0,0,0,1,0,"P","P","C","P",1,1,1,1
"i34/inst1/mult_11","gnd","gnd","hdmi_tx_slow_clk","gnd","gnd","gnd",0,0,1,"ALIGN_RIGHT","ALIGN_RIGHT",0,0,0,0,0,1,0,"P","P","C","P",1,1,1,1
"i34/inst1/mult_13","gnd","gnd","hdmi_tx_slow_clk","gnd","gnd","gnd",0,0,1,"ALIGN_RIGHT","ALIGN_RIGHT",0,0,0,0,0,1,0,"P","P","C","P",1,1,1,1
"i34/inst1/mult_18","gnd","gnd","hdmi_tx_slow_clk","gnd","gnd","gnd",0,0,1,"ALIGN_RIGHT","ALIGN_RIGHT",0,0,0,0,1,1,0,"P","P","C","P",1,1,1,1
"i34/inst1/mult_5","gnd","gnd","hdmi_tx_slow_clk","gnd","gnd","gnd",0,0,1,"ALIGN_RIGHT","ALIGN_RIGHT",0,0,0,0,0,1,0,"P","P","C","P",1,1,1,1
"i35/inst2/mult_11","ceg_net160","Sys_Rst_N","hdmi_tx_slow_clk","gnd","gnd","gnd",0,0,0,"ALIGN_RIGHT","ALIGN_RIGHT",1,0,0,0,0,1,0,"P","P","C","P",1,1,0,1
"i35/inst2/mult_17","ceg_net160","Sys_Rst_N","hdmi_tx_slow_clk","gnd","gnd","gnd",0,0,0,"ALIGN_RIGHT","ALIGN_RIGHT",1,0,0,0,0,1,0,"P","P","C","P",1,1,0,1
"i34/inst1/mult_4","gnd","gnd","hdmi_tx_slow_clk","gnd","gnd","gnd",0,0,1,"ALIGN_RIGHT","ALIGN_RIGHT",0,0,0,0,0,1,1,"P","P","CASCIN","X",1,1,1,1
