// Seed: 1798859975
module module_0 (
    output tri1 id_0,
    input wand id_1,
    input wor id_2,
    input supply1 id_3,
    input tri id_4,
    input wor id_5
);
  assign id_0#(
      .id_5(1),
      .id_4(-1)
  ) = id_4;
endmodule
module module_1 (
    output wor id_0,
    output tri1 id_1,
    input wand id_2,
    output wand id_3,
    input tri1 id_4,
    input wand id_5,
    input tri0 id_6,
    input supply0 id_7,
    input tri id_8,
    input wor id_9,
    input tri0 id_10,
    input tri0 id_11,
    input wand id_12,
    input wand id_13,
    input wire id_14,
    input wor id_15,
    output uwire id_16,
    input tri id_17,
    input tri0 id_18,
    input uwire id_19,
    output wand id_20
);
  module_0 modCall_1 (
      id_20,
      id_15,
      id_7,
      id_8,
      id_19,
      id_18
  );
  assign modCall_1.id_0 = 0;
  logic [1 'b0 : 1] id_22;
  ;
endmodule
