{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622148909151 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622148909166 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 27 13:55:08 2021 " "Processing started: Thu May 27 13:55:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622148909166 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622148909166 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622148909166 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1622148909883 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1622148909883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/wave_drawer.sv 2 2 " "Found 2 design units, including 2 entities, in source file files/wave_drawer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wave_drawer " "Found entity 1: wave_drawer" {  } { { "files/wave_drawer.sv" "" { Text "U:/cse371/labs/lab6/lab6_part1/files/wave_drawer.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622148920725 ""} { "Info" "ISGN_ENTITY_NAME" "2 wave_drawer_testbench " "Found entity 2: wave_drawer_testbench" {  } { { "files/wave_drawer.sv" "" { Text "U:/cse371/labs/lab6/lab6_part1/files/wave_drawer.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622148920725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622148920725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/wave_drawer_datapath.sv 2 2 " "Found 2 design units, including 2 entities, in source file files/wave_drawer_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wave_drawer_datapath " "Found entity 1: wave_drawer_datapath" {  } { { "files/wave_drawer_datapath.sv" "" { Text "U:/cse371/labs/lab6/lab6_part1/files/wave_drawer_datapath.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622148920767 ""} { "Info" "ISGN_ENTITY_NAME" "2 wave_drawer_datapath_testbench " "Found entity 2: wave_drawer_datapath_testbench" {  } { { "files/wave_drawer_datapath.sv" "" { Text "U:/cse371/labs/lab6/lab6_part1/files/wave_drawer_datapath.sv" 118 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622148920767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622148920767 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "init INIT wave_drawer_controller.sv(14) " "Verilog HDL Declaration information at wave_drawer_controller.sv(14): object \"init\" differs only in case from object \"INIT\" in the same scope" {  } { { "files/wave_drawer_controller.sv" "" { Text "U:/cse371/labs/lab6/lab6_part1/files/wave_drawer_controller.sv" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1622148920800 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw DRAW wave_drawer_controller.sv(14) " "Verilog HDL Declaration information at wave_drawer_controller.sv(14): object \"draw\" differs only in case from object \"DRAW\" in the same scope" {  } { { "files/wave_drawer_controller.sv" "" { Text "U:/cse371/labs/lab6/lab6_part1/files/wave_drawer_controller.sv" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1622148920803 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "idle IDLE wave_drawer_controller.sv(14) " "Verilog HDL Declaration information at wave_drawer_controller.sv(14): object \"idle\" differs only in case from object \"IDLE\" in the same scope" {  } { { "files/wave_drawer_controller.sv" "" { Text "U:/cse371/labs/lab6/lab6_part1/files/wave_drawer_controller.sv" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1622148920803 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "erase ERASE wave_drawer_controller.sv(15) " "Verilog HDL Declaration information at wave_drawer_controller.sv(15): object \"erase\" differs only in case from object \"ERASE\" in the same scope" {  } { { "files/wave_drawer_controller.sv" "" { Text "U:/cse371/labs/lab6/lab6_part1/files/wave_drawer_controller.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1622148920803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/wave_drawer_controller.sv 2 2 " "Found 2 design units, including 2 entities, in source file files/wave_drawer_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wave_drawer_controller " "Found entity 1: wave_drawer_controller" {  } { { "files/wave_drawer_controller.sv" "" { Text "U:/cse371/labs/lab6/lab6_part1/files/wave_drawer_controller.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622148920809 ""} { "Info" "ISGN_ENTITY_NAME" "2 wave_drawer_controller_testbench " "Found entity 2: wave_drawer_controller_testbench" {  } { { "files/wave_drawer_controller.sv" "" { Text "U:/cse371/labs/lab6/lab6_part1/files/wave_drawer_controller.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622148920809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622148920809 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "files/fir_8.sv " "Can't analyze file -- file files/fir_8.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1622148920812 ""}
{ "Error" "EVRFX_SV_IMPLICIT_PORT_CONNECTS_REQUIRE_BINDING" "signal_fir wave_drawer.sv(22) " "SystemVerilog error at wave_drawer.sv(22): can't resolve implicit port connection(s) to instance \"signal_fir\" without a module declaration or an extern equivalent" {  } { { "files/wave_drawer.sv" "" { Text "U:/cse371/labs/lab6/lab6_part1/files/wave_drawer.sv" 22 0 0 } }  } 0 10932 "SystemVerilog error at %2!s!: can't resolve implicit port connection(s) to instance \"%1!s!\" without a module declaration or an extern equivalent" 0 0 "Analysis & Synthesis" 0 -1 1622148920815 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622148921064 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 27 13:55:21 2021 " "Processing ended: Thu May 27 13:55:21 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622148921064 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622148921064 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622148921064 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622148921064 ""}
