module top_module(
    input [31:0] a,
    input [31:0] b,
    input sub,
    output [31:0] sum
);
    wire [31:0] b_final;
    assign b_final = b^{32{sub}};
    wire n1,n2;
    add16 a1(a[15:0],b_final[15:0],sub,sum[15:0],n1);
    add16 a2(a[31:16],b_final[31:16],n1,sum[31:16],n2);
endmodule
