Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Nov 29 16:21:45 2018
| Host         : asus running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              64 |           11 |
| No           | No                    | Yes                    |              16 |            3 |
| No           | Yes                   | No                     |              24 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              20 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+------------------------------+-------------------------------+------------------+----------------+
|         Clock Signal        |         Enable Signal        |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+-----------------------------+------------------------------+-------------------------------+------------------+----------------+
|  clk_wiz_0_inst/out_BUFG[0] |                              | rst_IBUF                      |                2 |              4 |
|  clk_wiz_0_inst/CLK         |                              | rst_IBUF                      |                3 |             16 |
|  clk_wiz_0_inst/out_BUFG[0] |                              |                               |                5 |             20 |
|  clk_wiz_0_inst/out_BUFG[0] |                              | vga_inst/pixel_cnt[9]_i_1_n_0 |                3 |             20 |
|  clk_wiz_0_inst/out_BUFG[0] | vga_inst/line_cnt[9]_i_2_n_0 | vga_inst/line_cnt[9]_i_1_n_0  |                3 |             20 |
|  clk_IBUF_BUFG              |                              |                               |                6 |             44 |
+-----------------------------+------------------------------+-------------------------------+------------------+----------------+


