// Seed: 189943193
module module_0 (
    input supply1 id_0,
    output tri0 id_1,
    input wor id_2,
    output tri id_3,
    input tri0 id_4,
    input tri id_5,
    input wire id_6,
    input tri0 id_7,
    output uwire id_8,
    input wire id_9,
    input wand id_10,
    output tri0 id_11,
    input wand id_12,
    input tri0 id_13,
    output uwire id_14,
    input tri id_15,
    output wor id_16,
    input supply1 id_17,
    input tri1 id_18,
    output tri1 id_19
);
endmodule
module module_1 (
    input uwire id_0,
    input tri1 id_1,
    output tri0 id_2,
    input wand id_3,
    output wand id_4,
    output uwire id_5,
    input tri id_6,
    output tri1 id_7,
    input supply1 id_8
);
  tri id_10 = ~id_6, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_20;
  module_0(
      id_0,
      id_2,
      id_3,
      id_5,
      id_3,
      id_8,
      id_6,
      id_8,
      id_2,
      id_8,
      id_1,
      id_4,
      id_1,
      id_6,
      id_5,
      id_0,
      id_2,
      id_6,
      id_8,
      id_2
  );
  assign id_2 = !id_15;
endmodule
