{"result": {"query": ":facetid:toc:\"db/conf/micro/micro2014.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "171.18"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "54", "@dc": "54", "@oc": "54", "@id": "40456791", "text": ":facetid:toc:db/conf/micro/micro2014.bht"}}, "hits": {"@total": "54", "@computed": "54", "@sent": "54", "@first": "0", "hit": [{"@score": "1", "@id": "3527400", "info": {"authors": {"author": [{"@pid": "92/6289-20", "text": "Jie Chen 0020"}, {"@pid": "62/4049", "text": "Guru Venkataramani"}]}, "title": "CC-Hunter: Uncovering Covert Timing Channels on Shared Processor Hardware.", "venue": "MICRO", "pages": "216-228", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/0020V14", "doi": "10.1109/MICRO.2014.42", "ee": "https://doi.org/10.1109/MICRO.2014.42", "url": "https://dblp.org/rec/conf/micro/0020V14"}, "url": "URL#3527400"}, {"@score": "1", "@id": "3527402", "info": {"authors": {"author": [{"@pid": "02/9118", "text": "Jeongseob Ahn"}, {"@pid": "157/2815-1", "text": "Chang Hyun Park 0001"}, {"@pid": "83/5240", "text": "Jaehyuk Huh"}]}, "title": "Micro-Sliced Virtual Processors to Hide the Effect of Discontinuous CPU Availability for Consolidated Systems.", "venue": "MICRO", "pages": "394-405", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/AhnPH14", "doi": "10.1109/MICRO.2014.49", "ee": "https://doi.org/10.1109/MICRO.2014.49", "url": "https://dblp.org/rec/conf/micro/AhnPH14"}, "url": "URL#3527402"}, {"@score": "1", "@id": "3527403", "info": {"authors": {"author": [{"@pid": "88/7088", "text": "Erdem Aktas"}, {"@pid": "60/10063", "text": "Furat Afram"}, {"@pid": "93/4616", "text": "Kanad Ghose"}]}, "title": "Continuous, Low Overhead, Run-Time Validation of Program Executions.", "venue": "MICRO", "pages": "229-241", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/AktasAG14", "doi": "10.1109/MICRO.2014.18", "ee": "https://doi.org/10.1109/MICRO.2014.18", "url": "https://dblp.org/rec/conf/micro/AktasAG14"}, "url": "URL#3527403"}, {"@score": "1", "@id": "3527404", "info": {"authors": {"author": [{"@pid": "00/10861", "text": "Jorge Albericio"}, {"@pid": "157/2774", "text": "Joshua San Miguel"}, {"@pid": "61/5482", "text": "Natalie D. Enright Jerger"}, {"@pid": "m/AndreasMoshovos", "text": "Andreas Moshovos"}]}, "title": "Wormhole: Wisely Predicting Multidimensional Branches.", "venue": "MICRO", "pages": "509-520", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/AlbericioMJM14", "doi": "10.1109/MICRO.2014.40", "ee": "https://doi.org/10.1109/MICRO.2014.40", "url": "https://dblp.org/rec/conf/micro/AlbericioMJM14"}, "url": "URL#3527404"}, {"@score": "1", "@id": "3527405", "info": {"authors": {"author": [{"@pid": "131/5120", "text": "Anys Bacha"}, {"@pid": "04/3074", "text": "Radu Teodorescu"}]}, "title": "Using ECC Feedback to Guide Voltage Speculation in Low-Voltage Processors.", "venue": "MICRO", "pages": "306-318", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/BachaT14", "doi": "10.1109/MICRO.2014.54", "ee": "https://doi.org/10.1109/MICRO.2014.54", "url": "https://dblp.org/rec/conf/micro/BachaT14"}, "url": "URL#3527405"}, {"@score": "1", "@id": "3527406", "info": {"authors": {"author": [{"@pid": "58/8165", "text": "Ramon Bertran"}, {"@pid": "18/2863", "text": "Alper Buyuktosunoglu"}, {"@pid": "21/4612", "text": "Pradip Bose"}, {"@pid": "76/4662", "text": "Timothy J. Slegel"}, {"@pid": "22/10853", "text": "Gerard Salem"}, {"@pid": "36/1619", "text": "Sean M. Carey"}, {"@pid": "59/494", "text": "Richard F. Rizzolo"}, {"@pid": "99/10752", "text": "Thomas Strach"}]}, "title": "Voltage Noise in Multi-Core Processors: Empirical Characterization and Optimization Opportunities.", "venue": "MICRO", "pages": "368-380", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/BertranBBSSCRS14", "doi": "10.1109/MICRO.2014.12", "ee": "https://doi.org/10.1109/MICRO.2014.12", "url": "https://dblp.org/rec/conf/micro/BertranBBSSCRS14"}, "url": "URL#3527406"}, {"@score": "1", "@id": "3527407", "info": {"authors": {"author": [{"@pid": "199/8496", "text": "Robert Locke Callan"}, {"@pid": "42/4332", "text": "Alenka G. Zajic"}, {"@pid": "77/4185", "text": "Milos Prvulovic"}]}, "title": "A Practical Methodology for Measuring the Side-Channel Signal Available to the Attacker for Instruction-Level Events.", "venue": "MICRO", "pages": "242-254", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/CallanZP14", "doi": "10.1109/MICRO.2014.39", "ee": "https://doi.org/10.1109/MICRO.2014.39", "url": "https://dblp.org/rec/conf/micro/CallanZP14"}, "url": "URL#3527407"}, {"@score": "1", "@id": "3527409", "info": {"authors": {"author": [{"@pid": "16/11211-1", "text": "Xuhao Chen 0001"}, {"@pid": "02/4266", "text": "Li-Wen Chang"}, {"@pid": "61/3460", "text": "Christopher I. Rodrigues"}, {"@pid": "09/7781", "text": "Jie Lv"}, {"@pid": "w/ZhiyingWang-3", "text": "Zhiying Wang 0003"}, {"@pid": "03/4630", "text": "Wen-mei W. Hwu"}]}, "title": "Adaptive Cache Management for Energy-Efficient GPU Computing.", "venue": "MICRO", "pages": "343-355", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ChenCRLWH14", "doi": "10.1109/MICRO.2014.11", "ee": "https://doi.org/10.1109/MICRO.2014.11", "url": "https://dblp.org/rec/conf/micro/ChenCRLWH14"}, "url": "URL#3527409"}, {"@score": "1", "@id": "3527410", "info": {"authors": {"author": [{"@pid": "48/474", "text": "Yunji Chen"}, {"@pid": "43/4720", "text": "Tao Luo"}, {"@pid": "85/9414", "text": "Shaoli Liu"}, {"@pid": "157/2780", "text": "Shijin Zhang"}, {"@pid": "47/1699", "text": "Liqiang He"}, {"@pid": "58/6299", "text": "Jia Wang"}, {"@pid": "92/5001-1", "text": "Ling Li 0001"}, {"@pid": "60/419-2", "text": "Tianshi Chen 0002"}, {"@pid": "262/0620-2", "text": "Zhiwei Xu 0002"}, {"@pid": "23/6324", "text": "Ninghui Sun"}, {"@pid": "35/1139", "text": "Olivier Temam"}]}, "title": "DaDianNao: A Machine-Learning Supercomputer.", "venue": "MICRO", "pages": "609-622", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ChenLLZHWLCXST14", "doi": "10.1109/MICRO.2014.58", "ee": "https://doi.org/10.1109/MICRO.2014.58", "url": "https://dblp.org/rec/conf/micro/ChenLLZHWLCXST14"}, "url": "URL#3527410"}, {"@score": "1", "@id": "3527411", "info": {"authors": {"author": [{"@pid": "151/5469", "text": "Guoyang Chen"}, {"@pid": "47/6534-2", "text": "Bo Wu 0002"}, {"@pid": "47/4826-1", "text": "Dong Li 0001"}, {"@pid": "36/4172", "text": "Xipeng Shen"}]}, "title": "PORPLE: An Extensible Optimizer for Portable Data Placement on GPU.", "venue": "MICRO", "pages": "88-100", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ChenWLS14", "doi": "10.1109/MICRO.2014.20", "ee": "https://doi.org/10.1109/MICRO.2014.20", "url": "https://dblp.org/rec/conf/micro/ChenWLS14"}, "url": "URL#3527411"}, {"@score": "1", "@id": "3527412", "info": {"authors": {"author": [{"@pid": "77/8761", "text": "Chia-Chen Chou"}, {"@pid": "99/6904", "text": "Aamer Jaleel"}, {"@pid": "60/6934", "text": "Moinuddin K. Qureshi"}]}, "title": "CAMEO: A Two-Level Memory Organization with Capacity of Main Memory and Flexibility of Hardware-Managed Cache.", "venue": "MICRO", "pages": "1-12", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ChouJQ14", "doi": "10.1109/MICRO.2014.63", "ee": "https://doi.org/10.1109/MICRO.2014.63", "url": "https://dblp.org/rec/conf/micro/ChouJQ14"}, "url": "URL#3527412"}, {"@score": "1", "@id": "3527413", "info": {"authors": {"author": [{"@pid": "72/995", "text": "Jeffrey R. Diamond"}, {"@pid": "f/DonaldSFussell", "text": "Donald S. Fussell"}, {"@pid": "k/StephenWKeckler", "text": "Stephen W. Keckler"}]}, "title": "Arbitrary Modulus Indexing.", "venue": "MICRO", "pages": "140-152", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/DiamondFK14", "doi": "10.1109/MICRO.2014.13", "ee": "https://doi.org/10.1109/MICRO.2014.13", "url": "https://dblp.org/rec/conf/micro/DiamondFK14"}, "url": "URL#3527413"}, {"@score": "1", "@id": "3527415", "info": {"authors": {"author": [{"@pid": "59/622-8", "text": "Wei Ding 0008"}, {"@pid": "151/5387", "text": "Diana R. Guttman"}, {"@pid": "k/MahmutTKandemir", "text": "Mahmut T. Kandemir"}]}, "title": "Compiler Support for Optimizing Memory Bank-Level Parallelism.", "venue": "MICRO", "pages": "571-582", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/DingGK14", "doi": "10.1109/MICRO.2014.34", "ee": "https://doi.org/10.1109/MICRO.2014.34", "url": "https://dblp.org/rec/conf/micro/DingGK14"}, "url": "URL#3527415"}, {"@score": "1", "@id": "3527416", "info": {"authors": {"author": [{"@pid": "17/10107", "text": "Dmitry Evtyushkin"}, {"@pid": "41/9256", "text": "Jesse Elwell"}, {"@pid": "29/9639", "text": "Meltem Ozsoy"}, {"@pid": "p/DmitryVPonomarev", "text": "Dmitry V. Ponomarev"}, {"@pid": "86/2654", "text": "Nael B. Abu-Ghazaleh"}, {"@pid": "73/887", "text": "Ryan Riley"}]}, "title": "Iso-X: A Flexible Architecture for Hardware-Managed Isolated Execution.", "venue": "MICRO", "pages": "190-202", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/EvtyushkinEOPGR14", "doi": "10.1109/MICRO.2014.25", "ee": "https://doi.org/10.1109/MICRO.2014.25", "url": "https://dblp.org/rec/conf/micro/EvtyushkinEOPGR14"}, "url": "URL#3527416"}, {"@score": "1", "@id": "3527418", "info": {"authors": {"author": [{"@pid": "157/2809", "text": "Adi Fuchs"}, {"@pid": "20/1669", "text": "Shie Mannor"}, {"@pid": "35/1243", "text": "Uri C. Weiser"}, {"@pid": "89/6105", "text": "Yoav Etsion"}]}, "title": "Loop-Aware Memory Prefetching Using Code Block Working Sets.", "venue": "MICRO", "pages": "533-544", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/FuchsMWE14", "doi": "10.1109/MICRO.2014.27", "ee": "https://doi.org/10.1109/MICRO.2014.27", "url": "https://dblp.org/rec/conf/micro/FuchsMWE14"}, "url": "URL#3527418"}, {"@score": "1", "@id": "3527419", "info": {"authors": {"author": [{"@pid": "17/9796", "text": "Jayneel Gandhi"}, {"@pid": "12/6041", "text": "Arkaprava Basu"}, {"@pid": "h/MarkDHill", "text": "Mark D. Hill"}, {"@pid": "s/MichaelMSwift", "text": "Michael M. Swift"}]}, "title": "Efficient Memory Virtualization: Reducing Dimensionality of Nested Page Walks.", "venue": "MICRO", "pages": "178-189", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/GandhiBHS14", "doi": "10.1109/MICRO.2014.37", "ee": "https://doi.org/10.1109/MICRO.2014.37", "url": "https://dblp.org/rec/conf/micro/GandhiBHS14"}, "url": "URL#3527419"}, {"@score": "1", "@id": "3527420", "info": {"authors": {"author": [{"@pid": "21/8364", "text": "Waclaw Godycki"}, {"@pid": "131/5123", "text": "Christopher Torng"}, {"@pid": "157/2786", "text": "Ivan Bukreyev"}, {"@pid": "a/AlyssaBApsel", "text": "Alyssa B. Apsel"}, {"@pid": "20/4601", "text": "Christopher Batten"}]}, "title": "Enabling Realistic Fine-Grain Voltage Scaling with Reconfigurable Power Distribution Networks.", "venue": "MICRO", "pages": "381-393", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/GodyckiTBAB14", "doi": "10.1109/MICRO.2014.52", "ee": "https://doi.org/10.1109/MICRO.2014.52", "url": "https://dblp.org/rec/conf/micro/GodyckiTBAB14"}, "url": "URL#3527420"}, {"@score": "1", "@id": "3527421", "info": {"authors": {"author": [{"@pid": "123/2646", "text": "Dibakar Gope"}, {"@pid": "02/1732", "text": "Mikko H. Lipasti"}]}, "title": "Bias-Free Branch Predictor.", "venue": "MICRO", "pages": "521-532", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/GopeL14", "doi": "10.1109/MICRO.2014.32", "ee": "https://doi.org/10.1109/MICRO.2014.32", "url": "https://dblp.org/rec/conf/micro/GopeL14"}, "url": "URL#3527421"}, {"@score": "1", "@id": "3527422", "info": {"authors": {"author": [{"@pid": "09/10702", "text": "Nagendra Dwarakanath Gulur"}, {"@pid": "42/3597", "text": "Mahesh Mehendale"}, {"@pid": "96/1626", "text": "R. Manikantan"}, {"@pid": "45/3592", "text": "R. Govindarajan"}]}, "title": "Bi-Modal DRAM Cache: Improving Hit Rate, Hit Latency and Bandwidth.", "venue": "MICRO", "pages": "38-50", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/GulurMMG14", "doi": "10.1109/MICRO.2014.36", "ee": "https://doi.org/10.1109/MICRO.2014.36", "url": "https://dblp.org/rec/conf/micro/GulurMMG14"}, "url": "URL#3527422"}, {"@score": "1", "@id": "3527425", "info": {"authors": {"author": [{"@pid": "40/10369", "text": "Jen-Cheng Huang"}, {"@pid": "40/2645", "text": "Joo Hwan Lee"}, {"@pid": "87/5743", "text": "Hyesoon Kim"}, {"@pid": "168/5992", "text": "Hsien-Hsin S. Lee"}]}, "title": "GPUMech: GPU Performance Modeling Technique Based on Interval Analysis.", "venue": "MICRO", "pages": "268-279", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/HuangLKL14", "doi": "10.1109/MICRO.2014.59", "ee": "https://doi.org/10.1109/MICRO.2014.59", "url": "https://dblp.org/rec/conf/micro/HuangLKL14"}, "url": "URL#3527425"}, {"@score": "1", "@id": "3527426", "info": {"authors": {"author": [{"@pid": "145/9210", "text": "Supreet Jeloka"}, {"@pid": "41/1231", "text": "Reetuparna Das"}, {"@pid": "83/1613", "text": "Ronald G. Dreslinski"}, {"@pid": "m/TrevorNMudge", "text": "Trevor N. Mudge"}, {"@pid": "b/DBlaauw", "text": "David T. Blaauw"}]}, "title": "Hi-Rise: A High-Radix Switch for 3D Integration with Single-Cycle Arbitration.", "venue": "MICRO", "pages": "471-483", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/JelokaDDMB14", "doi": "10.1109/MICRO.2014.45", "ee": "https://doi.org/10.1109/MICRO.2014.45", "url": "https://dblp.org/rec/conf/micro/JelokaDDMB14"}, "url": "URL#3527426"}, {"@score": "1", "@id": "3527427", "info": {"authors": {"author": [{"@pid": "61/5482", "text": "Natalie D. Enright Jerger"}, {"@pid": "121/3442", "text": "Ajaykumar Kannan"}, {"@pid": "150/6829", "text": "Zimo Li"}, {"@pid": "03/2782", "text": "Gabriel H. Loh"}]}, "title": "NoC Architectures for Silicon Interposer Systems: Why Pay for more Wires when you Can Get them (from your interposer) for Free?", "venue": "MICRO", "pages": "458-470", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/JergerKLL14", "doi": "10.1109/MICRO.2014.61", "ee": "https://doi.org/10.1109/MICRO.2014.61", "url": "https://dblp.org/rec/conf/micro/JergerKLL14"}, "url": "URL#3527427"}, {"@score": "1", "@id": "3527428", "info": {"authors": {"author": [{"@pid": "97/11028", "text": "Djordje Jevdjic"}, {"@pid": "03/2782", "text": "Gabriel H. Loh"}, {"@pid": "23/10979", "text": "Cansu Kaynak"}, {"@pid": "f/BabakFalsafi", "text": "Babak Falsafi"}]}, "title": "Unison Cache: A Scalable and Effective Die-Stacked DRAM Cache.", "venue": "MICRO", "pages": "25-37", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/JevdjicLKF14", "doi": "10.1109/MICRO.2014.51", "ee": "https://doi.org/10.1109/MICRO.2014.51", "url": "https://dblp.org/rec/conf/micro/JevdjicLKF14"}, "url": "URL#3527428"}, {"@score": "1", "@id": "3527430", "info": {"authors": {"author": [{"@pid": "139/2520", "text": "David Kadjo"}, {"@pid": "71/5092", "text": "Jinchun Kim"}, {"@pid": "157/2811", "text": "Prabal Sharma"}, {"@pid": "122/8703", "text": "Reena Panda"}, {"@pid": "18/4038", "text": "Paul Gratz"}, {"@pid": "96/2151", "text": "Daniel A. Jim\u00e9nez"}]}, "title": "B-Fetch: Branch Prediction Directed Prefetching for Chip-Multiprocessors.", "venue": "MICRO", "pages": "623-634", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/KadjoKSPGJ14", "doi": "10.1109/MICRO.2014.29", "ee": "https://doi.org/10.1109/MICRO.2014.29", "url": "https://dblp.org/rec/conf/micro/KadjoKSPGJ14"}, "url": "URL#3527430"}, {"@score": "1", "@id": "3527431", "info": {"authors": {"author": [{"@pid": "127/2990", "text": "Onur Kayiran"}, {"@pid": "118/8967", "text": "Nachiappan Chidambaram Nachiappan"}, {"@pid": "64/11467", "text": "Adwait Jog"}, {"@pid": "117/0573", "text": "Rachata Ausavarungnirun"}, {"@pid": "k/MahmutTKandemir", "text": "Mahmut T. Kandemir"}, {"@pid": "03/2782", "text": "Gabriel H. Loh"}, {"@pid": "m/OnurMutlu", "text": "Onur Mutlu"}, {"@pid": "d/ChitaRDas", "text": "Chita R. Das"}]}, "title": "Managing GPU Concurrency in Heterogeneous Architectures.", "venue": "MICRO", "pages": "114-126", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/KayiranNJAKLMD14", "doi": "10.1109/MICRO.2014.62", "ee": "https://doi.org/10.1109/MICRO.2014.62", "url": "https://dblp.org/rec/conf/micro/KayiranNJAKLMD14"}, "url": "URL#3527431"}, {"@score": "1", "@id": "3527432", "info": {"authors": {"author": [{"@pid": "48/10661", "text": "Daya Shanker Khudia"}, {"@pid": "m/SAMahlke", "text": "Scott A. Mahlke"}]}, "title": "Harnessing Soft Computations for Low-Budget Fault Tolerance.", "venue": "MICRO", "pages": "319-330", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/KhudiaM14", "doi": "10.1109/MICRO.2014.33", "ee": "https://doi.org/10.1109/MICRO.2014.33", "url": "https://dblp.org/rec/conf/micro/KhudiaM14"}, "url": "URL#3527432"}, {"@score": "1", "@id": "3527433", "info": {"authors": {"author": [{"@pid": "157/2788", "text": "Ji Yun Kim"}, {"@pid": "20/4601", "text": "Christopher Batten"}]}, "title": "Accelerating Irregular Algorithms on GPGPUs Using Fine-Grain Hardware Worklists.", "venue": "MICRO", "pages": "75-87", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/KimB14", "doi": "10.1109/MICRO.2014.24", "ee": "https://doi.org/10.1109/MICRO.2014.24", "url": "https://dblp.org/rec/conf/micro/KimB14"}, "url": "URL#3527433"}, {"@score": "1", "@id": "3527434", "info": {"authors": {"author": [{"@pid": "81/10063", "text": "Gwangsun Kim"}, {"@pid": "144/4723", "text": "Minseok Lee"}, {"@pid": "157/2798", "text": "Jiyun Jeong"}, {"@pid": "39/6945", "text": "John Kim"}]}, "title": "Multi-GPU System Design with Memory Networks.", "venue": "MICRO", "pages": "484-495", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/KimLJK14", "doi": "10.1109/MICRO.2014.55", "ee": "https://doi.org/10.1109/MICRO.2014.55", "url": "https://dblp.org/rec/conf/micro/KimLJK14"}, "url": "URL#3527434"}, {"@score": "1", "@id": "3527435", "info": {"authors": {"author": [{"@pid": "29/5459", "text": "Michael A. Laurenzano"}, {"@pid": "89/5923", "text": "Yunqi Zhang"}, {"@pid": "35/1464", "text": "Lingjia Tang"}, {"@pid": "48/6796", "text": "Jason Mars"}]}, "title": "Protean Code: Achieving Near-Free Online Code Transformations for Warehouse Scale Computers.", "venue": "MICRO", "pages": "558-570", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/LaurenzanoZTM14", "doi": "10.1109/MICRO.2014.21", "ee": "https://doi.org/10.1109/MICRO.2014.21", "url": "https://dblp.org/rec/conf/micro/LaurenzanoZTM14"}, "url": "URL#3527435"}, {"@score": "1", "@id": "3527436", "info": {"authors": {"author": [{"@pid": "21/276", "text": "HyoukJoong Lee"}, {"@pid": "30/9116", "text": "Kevin J. Brown"}, {"@pid": "03/7746", "text": "Arvind K. Sujeeth"}, {"@pid": "19/7373", "text": "Tiark Rompf"}, {"@pid": "o/KunleOlukotun", "text": "Kunle Olukotun"}]}, "title": "Locality-Aware Mapping of Nested Parallel Patterns on GPUs.", "venue": "MICRO", "pages": "63-74", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/LeeBSRO14", "doi": "10.1109/MICRO.2014.23", "ee": "https://doi.org/10.1109/MICRO.2014.23", "url": "https://dblp.org/rec/conf/micro/LeeBSRO14"}, "url": "URL#3527436"}, {"@score": "1", "@id": "3527437", "info": {"authors": {"author": [{"@pid": "39/7588", "text": "Yunsup Lee"}, {"@pid": "87/2753", "text": "Vinod Grover"}, {"@pid": "86/4953", "text": "Ronny Krashinsky"}, {"@pid": "47/3509", "text": "Mark Stephenson"}, {"@pid": "k/StephenWKeckler", "text": "Stephen W. Keckler"}, {"@pid": "a/KrsteAsanovic", "text": "Krste Asanovic"}]}, "title": "Exploring the Design Space of SPMD Divergence Management on Data-Parallel Architectures.", "venue": "MICRO", "pages": "101-113", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/LeeGKSKA14", "doi": "10.1109/MICRO.2014.48", "ee": "https://doi.org/10.1109/MICRO.2014.48", "url": "https://dblp.org/rec/conf/micro/LeeGKSKA14"}, "url": "URL#3527437"}, {"@score": "1", "@id": "3527438", "info": {"authors": {"author": [{"@pid": "41/2370", "text": "Jaewon Lee"}, {"@pid": "157/2802", "text": "Hanhwi Jang"}, {"@pid": "04/2187", "text": "Jangwoo Kim"}]}, "title": "RpStacks: Fast and Accurate Processor Design Space Exploration Using Representative Stall-Event Stacks.", "venue": "MICRO", "pages": "255-267", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/LeeJK14", "doi": "10.1109/MICRO.2014.26", "ee": "https://doi.org/10.1109/MICRO.2014.26", "url": "https://dblp.org/rec/conf/micro/LeeJK14"}, "url": "URL#3527438"}, {"@score": "1", "@id": "3527439", "info": {"authors": {"author": [{"@pid": "151/7530", "text": "Fangfei Liu"}, {"@pid": "87/4706", "text": "Ruby B. Lee"}]}, "title": "Random Fill Cache Architecture.", "venue": "MICRO", "pages": "203-215", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/LiuL14", "doi": "10.1109/MICRO.2014.28", "ee": "https://doi.org/10.1109/MICRO.2014.28", "url": "https://dblp.org/rec/conf/micro/LiuL14"}, "url": "URL#3527439"}, {"@score": "1", "@id": "3527440", "info": {"authors": {"author": [{"@pid": "23/6844", "text": "Derek Lockhart"}, {"@pid": "157/2770", "text": "Gary Zibrat"}, {"@pid": "20/4601", "text": "Christopher Batten"}]}, "title": "PyMTL: A Unified Framework for Vertically Integrated Computer Architecture Research.", "venue": "MICRO", "pages": "280-292", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/LockhartZB14", "doi": "10.1109/MICRO.2014.50", "ee": "https://doi.org/10.1109/MICRO.2014.50", "url": "https://dblp.org/rec/conf/micro/LockhartZB14"}, "url": "URL#3527440"}, {"@score": "1", "@id": "3527441", "info": {"authors": {"author": [{"@pid": "56/9613", "text": "Daniel Lustig"}, {"@pid": "22/3969", "text": "Michael Pellauer"}, {"@pid": "m/MargaretMartonosi", "text": "Margaret Martonosi"}]}, "title": "Pipe Check: Specifying and Verifying Microarchitectural Enforcement of Memory Consistency Models.", "venue": "MICRO", "pages": "635-646", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/LustigPM14", "doi": "10.1109/MICRO.2014.38", "ee": "https://doi.org/10.1109/MICRO.2014.38", "url": "https://dblp.org/rec/conf/micro/LustigPM14"}, "url": "URL#3527441"}, {"@score": "1", "@id": "3527442", "info": {"authors": {"author": [{"@pid": "145/3514", "text": "Michael McKeown"}, {"@pid": "157/2812", "text": "Jonathan Balkind"}, {"@pid": "49/4239", "text": "David Wentzlaff"}]}, "title": "Execution Drafting: Energy Efficiency through Computation Deduplication.", "venue": "MICRO", "pages": "432-444", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/McKeownBW14", "doi": "10.1109/MICRO.2014.43", "ee": "https://doi.org/10.1109/MICRO.2014.43", "url": "https://dblp.org/rec/conf/micro/McKeownBW14"}, "url": "URL#3527442"}, {"@score": "1", "@id": "3527443", "info": {"authors": {"author": [{"@pid": "157/2774", "text": "Joshua San Miguel"}, {"@pid": "149/0008", "text": "Mario Badr"}, {"@pid": "61/5482", "text": "Natalie D. Enright Jerger"}]}, "title": "Load Value Approximation.", "venue": "MICRO", "pages": "127-139", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/MiguelBJ14", "doi": "10.1109/MICRO.2014.22", "ee": "https://doi.org/10.1109/MICRO.2014.22", "url": "https://dblp.org/rec/conf/micro/MiguelBJ14"}, "url": "URL#3527443"}, {"@score": "1", "@id": "3527444", "info": {"authors": {"author": [{"@pid": "159/0073", "text": "Prashant J. Nair"}, {"@pid": "62/9664", "text": "David A. Roberts"}, {"@pid": "60/6934", "text": "Moinuddin K. Qureshi"}]}, "title": "Citadel: Efficiently Protecting Stacked Memory from Large Granularity Failures.", "venue": "MICRO", "pages": "51-62", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/NairRQ14", "doi": "10.1109/MICRO.2014.57", "ee": "https://doi.org/10.1109/MICRO.2014.57", "url": "https://dblp.org/rec/conf/micro/NairRQ14"}, "url": "URL#3527444"}, {"@score": "1", "@id": "3527447", "info": {"authors": {"author": [{"@pid": "11/2545", "text": "Somayeh Sardashti"}, {"@pid": "08/6044", "text": "Andr\u00e9 Seznec"}, {"@pid": "w/DavidAWood", "text": "David A. Wood 0001"}]}, "title": "Skewed Compressed Caches.", "venue": "MICRO", "pages": "331-342", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/SardashtiSW14", "doi": "10.1109/MICRO.2014.41", "ee": "https://doi.org/10.1109/MICRO.2014.41", "url": "https://dblp.org/rec/conf/micro/SardashtiSW14"}, "url": "URL#3527447"}, {"@score": "1", "@id": "3527448", "info": {"authors": {"author": [{"@pid": "68/9118", "text": "Ankit Sethia"}, {"@pid": "m/SAMahlke", "text": "Scott A. Mahlke"}]}, "title": "Equalizer: Dynamic Tuning of GPU Resources for Efficient Execution.", "venue": "MICRO", "pages": "647-658", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/SethiaM14", "doi": "10.1109/MICRO.2014.16", "ee": "https://doi.org/10.1109/MICRO.2014.16", "url": "https://dblp.org/rec/conf/micro/SethiaM14"}, "url": "URL#3527448"}, {"@score": "1", "@id": "3527449", "info": {"authors": {"author": [{"@pid": "96/4041", "text": "Ryota Shioya"}, {"@pid": "17/4384", "text": "Masahiro Goshima"}, {"@pid": "37/3370", "text": "Hideki Ando"}]}, "title": "A Front-End Execution Architecture for High Energy Efficiency.", "venue": "MICRO", "pages": "419-431", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ShioyaGA14", "doi": "10.1109/MICRO.2014.35", "ee": "https://doi.org/10.1109/MICRO.2014.35", "url": "https://dblp.org/rec/conf/micro/ShioyaGA14"}, "url": "URL#3527449"}, {"@score": "1", "@id": "3527450", "info": {"authors": {"author": [{"@pid": "25/10955", "text": "Jaewoong Sim"}, {"@pid": "77/5087", "text": "Alaa R. Alameldeen"}, {"@pid": "80/4789", "text": "Zeshan Chishti"}, {"@pid": "40/4137", "text": "Chris Wilkerson"}, {"@pid": "87/5743", "text": "Hyesoon Kim"}]}, "title": "Transparent Hardware Management of Stacked DRAM as Part of Memory.", "venue": "MICRO", "pages": "13-24", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/SimACWK14", "doi": "10.1109/MICRO.2014.56", "ee": "https://doi.org/10.1109/MICRO.2014.56", "url": "https://dblp.org/rec/conf/micro/SimACWK14"}, "url": "URL#3527450"}, {"@score": "1", "@id": "3527451", "info": {"authors": {"author": [{"@pid": "55/7502", "text": "Linhai Song"}, {"@pid": "04/3799-1", "text": "Min Feng 0001"}, {"@pid": "r/NishkamRavi", "text": "Nishkam Ravi"}, {"@pid": "33/4854-18", "text": "Yi Yang 0018"}, {"@pid": "28/3799", "text": "Srimat T. Chakradhar"}]}, "title": "COMP: Compiler Optimizations for Manycore Processors.", "venue": "MICRO", "pages": "659-671", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/SongFRYC14", "doi": "10.1109/MICRO.2014.30", "ee": "https://doi.org/10.1109/MICRO.2014.30", "url": "https://dblp.org/rec/conf/micro/SongFRYC14"}, "url": "URL#3527451"}, {"@score": "1", "@id": "3527452", "info": {"authors": {"author": [{"@pid": "39/7863", "text": "Shreesha Srinath"}, {"@pid": "46/8269", "text": "Berkin Ilbeyi"}, {"@pid": "11/7863", "text": "Mingxing Tan"}, {"@pid": "149/3915", "text": "Gai Liu"}, {"@pid": "81/4227", "text": "Zhiru Zhang"}, {"@pid": "20/4601", "text": "Christopher Batten"}]}, "title": "Architectural Specialization for Inter-Iteration Loop Dependence Patterns.", "venue": "MICRO", "pages": "583-595", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/SrinathITLZB14", "doi": "10.1109/MICRO.2014.31", "ee": "https://doi.org/10.1109/MICRO.2014.31", "url": "https://dblp.org/rec/conf/micro/SrinathITLZB14"}, "url": "URL#3527452"}, {"@score": "1", "@id": "3527453", "info": {"authors": {"author": [{"@pid": "18/530", "text": "Bo Su"}, {"@pid": "18/9613", "text": "Junli Gu"}, {"@pid": "91/3680-7", "text": "Li Shen 0007"}, {"@pid": "81/6685-4", "text": "Wei Huang 0004"}, {"@pid": "15/2001", "text": "Joseph L. Greathouse"}, {"@pid": "w/ZhiyingWang-3", "text": "Zhiying Wang 0003"}]}, "title": "PPEP: Online Performance, Power, and Energy Prediction Framework and DVFS Space Exploration.", "venue": "MICRO", "pages": "445-457", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/SuGSHGW14", "doi": "10.1109/MICRO.2014.17", "ee": "https://doi.org/10.1109/MICRO.2014.17", "url": "https://dblp.org/rec/conf/micro/SuGSHGW14"}, "url": "URL#3527453"}, {"@score": "1", "@id": "3527454", "info": {"authors": {"author": [{"@pid": "77/11029", "text": "Stavros Volos"}, {"@pid": "117/0579", "text": "Javier Picorel"}, {"@pid": "f/BabakFalsafi", "text": "Babak Falsafi"}, {"@pid": "78/50", "text": "Boris Grot"}]}, "title": "BuMP: Bulk Memory Access Prediction and Streaming.", "venue": "MICRO", "pages": "545-557", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/VolosPFG14", "doi": "10.1109/MICRO.2014.44", "ee": "https://doi.org/10.1109/MICRO.2014.44", "url": "https://dblp.org/rec/conf/micro/VolosPFG14"}, "url": "URL#3527454"}, {"@score": "1", "@id": "3527455", "info": {"authors": {"author": [{"@pid": "42/5211", "text": "Ruisheng Wang"}, {"@pid": "78/4756", "text": "Lizhong Chen"}]}, "title": "Futility Scaling: High-Associativity Cache Partitioning.", "venue": "MICRO", "pages": "356-367", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/WangC14", "doi": "10.1109/MICRO.2014.46", "ee": "https://doi.org/10.1109/MICRO.2014.46", "url": "https://dblp.org/rec/conf/micro/WangC14"}, "url": "URL#3527455"}, {"@score": "1", "@id": "3527456", "info": {"authors": {"author": [{"@pid": "157/2808", "text": "Mark Wilkening"}, {"@pid": "40/5734", "text": "Vilas Sridharan"}, {"@pid": "54/6603", "text": "Si Li"}, {"@pid": "157/2790", "text": "Fritz Previlon"}, {"@pid": "67/1051", "text": "Sudhanva Gurumurthi"}, {"@pid": "k/DavidRKaeli", "text": "David R. Kaeli"}]}, "title": "Calculating Architectural Vulnerability Factors for Spatial Multi-Bit Transient Faults.", "venue": "MICRO", "pages": "293-305", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/WilkeningSLPGK14", "doi": "10.1109/MICRO.2014.15", "ee": "https://doi.org/10.1109/MICRO.2014.15", "url": "https://dblp.org/rec/conf/micro/WilkeningSLPGK14"}, "url": "URL#3527456"}, {"@score": "1", "@id": "3527457", "info": {"authors": {"author": [{"@pid": "49/11177", "text": "Haofan Yang 0001"}, {"@pid": "157/2813", "text": "Jyoti Tripathi"}, {"@pid": "61/5482", "text": "Natalie D. Enright Jerger"}, {"@pid": "73/17", "text": "Dan Gibson"}]}, "title": "Dodec: Random-Link, Low-Radix On-Chip Networks.", "venue": "MICRO", "pages": "496-508", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/YangTJG14", "doi": "10.1109/MICRO.2014.19", "ee": "https://doi.org/10.1109/MICRO.2014.19", "url": "https://dblp.org/rec/conf/micro/YangTJG14"}, "url": "URL#3527457"}, {"@score": "1", "@id": "3527458", "info": {"authors": {"author": [{"@pid": "24/8190", "text": "Praveen Yedlapalli"}, {"@pid": "118/8967", "text": "Nachiappan Chidambaram Nachiappan"}, {"@pid": "40/231", "text": "Niranjan Soundararajan"}, {"@pid": "72/3356", "text": "Anand Sivasubramaniam"}, {"@pid": "k/MahmutTKandemir", "text": "Mahmut T. Kandemir"}, {"@pid": "d/ChitaRDas", "text": "Chita R. Das"}]}, "title": "Short-Circuiting Memory Traffic in Handheld Platforms.", "venue": "MICRO", "pages": "166-177", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/YedlapalliNSSKD14", "doi": "10.1109/MICRO.2014.60", "ee": "https://doi.org/10.1109/MICRO.2014.60", "url": "https://dblp.org/rec/conf/micro/YedlapalliNSSKD14"}, "url": "URL#3527458"}, {"@score": "1", "@id": "3527459", "info": {"authors": {"author": [{"@pid": "64/3448", "text": "Qing Yi"}, {"@pid": "75/5723", "text": "Qian Wang"}, {"@pid": "97/2112", "text": "Huimin Cui"}]}, "title": "Specializing Compiler Optimizations through Programmable Composition for Dense Matrix Computations.", "venue": "MICRO", "pages": "596-608", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/YiWC14", "doi": "10.1109/MICRO.2014.14", "ee": "https://doi.org/10.1109/MICRO.2014.14", "url": "https://dblp.org/rec/conf/micro/YiWC14"}, "url": "URL#3527459"}, {"@score": "1", "@id": "3527460", "info": {"authors": {"author": [{"@pid": "89/5923", "text": "Yunqi Zhang"}, {"@pid": "29/5459", "text": "Michael A. Laurenzano"}, {"@pid": "48/6796", "text": "Jason Mars"}, {"@pid": "35/1464", "text": "Lingjia Tang"}]}, "title": "SMiTe: Precise QoS Prediction on Real-System SMT Processors to Improve Utilization in Warehouse Scale Computers.", "venue": "MICRO", "pages": "406-418", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ZhangLMT14", "doi": "10.1109/MICRO.2014.53", "ee": "https://doi.org/10.1109/MICRO.2014.53", "url": "https://dblp.org/rec/conf/micro/ZhangLMT14"}, "url": "URL#3527460"}, {"@score": "1", "@id": "3527461", "info": {"authors": {"author": [{"@pid": "66/8314", "text": "Jishen Zhao"}, {"@pid": "m/OnurMutlu", "text": "Onur Mutlu"}, {"@pid": "x/YuanXie", "text": "Yuan Xie 0001"}]}, "title": "FIRM: Fair and High-Performance Memory Control for Persistent Memory Systems.", "venue": "MICRO", "pages": "153-165", "year": "2014", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ZhaoM014", "doi": "10.1109/MICRO.2014.47", "ee": "https://doi.org/10.1109/MICRO.2014.47", "url": "https://dblp.org/rec/conf/micro/ZhaoM014"}, "url": "URL#3527461"}, {"@score": "1", "@id": "3572971", "info": {"title": "47th Annual IEEE/ACM International Symposium on Microarchitecture, MICRO 2014, Cambridge, United Kingdom, December 13-17, 2014", "venue": "MICRO", "publisher": "IEEE Computer Society", "year": "2014", "type": "Editorship", "key": "conf/micro/2014", "ee": "https://ieeexplore.ieee.org/xpl/conhome/7008946/proceeding", "url": "https://dblp.org/rec/conf/micro/2014"}, "url": "URL#3572971"}]}}}