_svd: ../esp32c5.base.svd

AES:
  _modify:
    "IV_MEM*":
      dim: 4
      dimIncrement: 0x4
      size: 0x20
    "H_MEM*":
      dim: 4
      dimIncrement: 0x4
      size: 0x20
    "J0_MEM*":
      dim: 4
      dimIncrement: 0x4
      size: 0x20
    "T0_MEM*":
      dim: 4
      dimIncrement: 0x4
      size: 0x20

APB_SARADC:
  _modify:
    APB_TSENS_WAKE:
      name: TSENS_WAKE
    APB_TSENS_SAMPLE:
      name: TSENS_SAMPLE
  TSENS_SAMPLE:
    _strip: TSENS_SAMPLE_
  _include:
    - ../../../common_patches/int_strip.yaml
    - ../../../common_patches/adc.yaml

DS:
  _modify:
    "Y_MEM*":
      dim: 128
      dimIncrement: 0x4
      size: 0x20
    "M_MEM*":
      dim: 128
      dimIncrement: 0x4
      size: 0x20
    "RB_MEM*":
      dim: 128
      dimIncrement: 0x4
      size: 0x20
    "BOX_MEM*":
      dim: 12
      dimIncrement: 0x4
      size: 0x20
    "IV_MEM*":
      dim: 4
      dimIncrement: 0x4
      size: 0x20
    "X_MEM*":
      dim: 128
      dimIncrement: 0x4
      size: 0x20
    "Z_MEM*":
      dim: 128
      dimIncrement: 0x4
      size: 0x20

HMAC:
  _modify:
    "WR_MESSAGE_MEM*":
      dim: 16
      dimIncrement: 0x4
      size: 0x20
    "RD_RESULT_MEM*":
      dim: 8
      dimIncrement: 0x4
      size: 0x20

RMT:
  _delete: "RX_CH%sDATA"
  _modify:
    "TX_CH%sDATA":
      name: "CH%sDATA"
    "TX_CH%sCONF0":
      name: CH%s_TX_CONF0
    "RX_CH%sCONF0":
      dimIndex: 2-3
      name: CH%s_RX_CONF0
    "RX_CH%sCONF1":
      dimIndex: 2-3
      name: CH%s_RX_CONF1
    "TX_CH%sSTATUS":
      name: CH%s_TX_STATUS
    "RX_CH%sSTATUS":
      name: CH%s_RX_STATUS

  "CH%sDATA":
    _modify:
      CHDATA:
        name: DATA
        access: read-write

  "CH*CONF0":
    _strip_end:
      - "_CH0"
      - "_CH2"
  "CH*CONF1":
    _strip_end: "_CH2"

  "CH*STATUS":
    _strip_end:
      - "_CH0"
      - "_CH2"

  "CH*CARRIER_DUTY":
    _strip_end:
      - "_CH"

  "CH*CARRIER_RM":
    _strip_end:
      - "_CH"

  "CH*_TX_LIM":
    _strip_end:
      - "_CH"

  "CH*_RX_LIM":
    _strip_end:
      - "_CH2"

  "REF_CNT_RST":
    _strip_end:
      - "_CH0"

  SYS_CONF:
    _strip: RMT_
    _delete: # TODO: doesn't work so far, I love svdtools <3
      - SCLK_DIV_NUM
      - SCLK_DIV_A
      - SCLK_DIV_B
      - SCLK_SEL
      - SCLK_ACTIVE

  INT_RAW:
    _strip_end: "_INT_RAW"
    _array:
      "CH?_TX_END":
        name: "CH%s_TX_END"
      "CH?_RX_END":
        name: "CH%s_RX_END"
      "TX_CH[01]_ERR":
        name: "CH%s_TX_ERR"
        description: TODO
      "TX_CH[23]_ERR":
        name: "CH%s_RX_ERR"
        description: TODO
      "CH?_TX_THR_EVENT":
        name: "CH%s_TX_THR_EVENT"
      "CH?_RX_THR_EVENT":
        name: "CH%s_RX_THR_EVENT"
      "CH?_TX_LOOP":
        name: "CH%s_TX_LOOP"

  INT_ST:
    _strip_end: "_INT_ST"
    _array:
      "CH?_TX_END":
        name: "CH%s_TX_END"
      "CH?_RX_END":
        name: "CH%s_RX_END"
      "RX_CH[01]_ERR":
        name: "CH%s_TX_ERR"
        description: TODO
      "RX_CH[23]_ERR":
        name: "CH%s_RX_ERR"
        description: TODO
      "CH?_TX_THR_EVENT":
        name: "CH%s_TX_THR_EVENT"
      "CH?_RX_THR_EVENT":
        name: "CH%s_RX_THR_EVENT"
      "CH?_TX_LOOP":
        name: "CH%s_X_LOOP"

  INT_ENA:
    _strip_end: "_INT_ENA"
    _array:
      "CH?_TX_END":
        name: "CH%s_TX_END"
      "CH?_RX_END":
        name: "CH%s_RX_END"
      "CH[01]_ERR":
        name: "CH%s_TX_ERR"
        description: TODO
      "CH[23]_ERR":
        name: "CH%s_RX_ERR"
        description: TODO
      "CH?_TX_THR_EVENT":
        name: "CH%s_TX_THR_EVENT"
      "CH?_RX_THR_EVENT":
        name: "CH%s_RX_THR_EVENT"
      "CH?_TX_LOOP":
        name: "CH%s_X_LOOP"

  INT_CLR:
    _strip_end: "_INT_CLR"
    _array:
      "CH?_TX_END":
        name: "CH%s_TX_END"
      "CH?_RX_END":
        name: "CH%s_RX_END"
      "RX_CH[01]_ERR":
        name: "CH%s_TX_ERR"
        description: TODO
      "RX_CH[23]_ERR":
        name: "CH%s_RX_ERR"
        description: TODO
      "CH?_TX_THR_EVENT":
        name: "CH%s_TX_THR_EVENT"
      "CH?_RX_THR_EVENT":
        name: "CH%s_RX_THR_EVENT"
      "CH?_TX_LOOP":
        name: "CH%s_TX_LOOP"


LP_WDT:
  _modify:
    CONFIG0:
      name: WDTCONFIG0
    WPROTECT:
      name: WDTWPROTECT
    SWD_CONFIG:
      name: SWD_CONF
    FEED:
      name: WDTFEED
    WDTFEED:
      _modify:
        RTC_WDT_FEED:
          name: WDT_FEED
  INT_ENA:
    _modify:
      LP_WDT_INT_ENA:
        name: WDT_INT_ENA
  INT_CLR:
    _modify:
      LP_WDT_INT_CLR:
        name: WDT_INT_CLR
  INT_ST:
    _modify:
      LP_WDT_INT_ST:
        name: WDT_INT_ST

RSA:
  _modify:
    "M_MEM*":
      dim: 96
      dimIncrement: 0x4
      size: 0x20
      access: read-write
    "Z_MEM*":
      dim: 96
      dimIncrement: 0x4
      size: 0x20
      access: read-write
    "Y_MEM*":
      dim: 96
      dimIncrement: 0x4
      size: 0x20
      access: read-write
    "X_MEM*":
      dim: 96
      dimIncrement: 0x4
      size: 0x20
      access: read-write


I2C:
  _array:
    COMD*: {}

  "COMD0":
    _modify:
      COMMAND0:
        name: COMMAND
      COMMAND0_DONE:
        name: COMMAND_DONE

  DATA:
    _modify:
      FIFO_RDATA:
        access: read-write

LP_I2C:
  _modify:
    I2C_FIFO_CONF:
      name: FIFO_CONF

  FIFO_CONF:
    _strip: "I2C_"

SPI0:
  _strip: MEM_
  "*":
    _strip: MEM_

SPI1:
  _strip: SPI_MEM_
  "*":
    _strip: SPI_MEM_

SPI2:
  _strip: SPI_
  "*":
    _strip: SPI_
  _include: ../../../common_patches/spi_dma_int_strip.yaml

SPI[12]:
  _include: ../../../common_patches/spi_w.yaml

SPI[01]:
  _include: ../../../common_patches/int_strip.yaml

SYSTIMER:
  _include:
    - ../../../common_patches/int_strip.yaml
    - ../../../common_patches/systimer.yaml
    - ../../../common_patches/systimer_real_target.yaml

TIMERG0:
  _modify:
    T%sCONFIG:
      name: T0CONFIG
    T%sLO:
      name: T0LO
    T%sHI:
      name: T0HI
    T%sUPDATE:
      name: T0UPDATE
    T%sALARMLO:
      name: T0ALARMLO
    T%sALARMHI:
      name: T0ALARMHI
    T%sLOADLO:
      name: T0LOADLO
    T%sLOADHI:
      name: T0LOADHI
    T%sLOAD:
      name: T0LOAD
  _include: ../../../common_patches/tim_collect.yaml

TIMERG[01]:
  "*":
    _strip: "T_"

UART0:
  _strip_end: "_SYNC"

  CLKDIV:
    _modify:
      CLKDIV_FRAG:
        name: FRAG

  FIFO:
    _modify:
      RXFIFO_RD_BYTE:
        access: read-write
  _include: ../../../common_patches/int_strip.yaml



_modify:
  SPI?:
    groupName: SPI