#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Apr 18 18:55:51 2019
# Process ID: 5832
# Current directory: F:/2019spring/codex/lab4/lab4.runs/impl_1
# Command line: vivado.exe -log PCU.vdi -applog -messageDb vivado.pb -mode batch -source PCU.tcl -notrace
# Log file: F:/2019spring/codex/lab4/lab4.runs/impl_1/PCU.vdi
# Journal file: F:/2019spring/codex/lab4/lab4.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source PCU.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'F:/2019spring/codex/lab4/lab4.srcs/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1.dcp' for cell 'dist_mem_gen_1'
INFO: [Netlist 29-17] Analyzing 4138 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
WARNING: [Netlist 29-43] Netlist 'PCU' is not ideal for floorplanning, since the cellview 'dist_mem_gen_1_sdpram' defined in file 'dist_mem_gen_1.edf' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [f:/2019spring/codex/lab4/lab4.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst'
Finished Parsing XDC File [f:/2019spring/codex/lab4/lab4.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst'
Parsing XDC File [f:/2019spring/codex/lab4/lab4.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [f:/2019spring/codex/lab4/lab4.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [f:/2019spring/codex/lab4/lab4.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1088.105 ; gain = 507.961
Finished Parsing XDC File [f:/2019spring/codex/lab4/lab4.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst'
Parsing XDC File [F:/2019spring/codex/lab4/lab4.srcs/constrs_1/imports/tutorial/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [F:/2019spring/codex/lab4/lab4.srcs/constrs_1/imports/tutorial/Nexys4DDR_Master.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'F:/2019spring/codex/lab4/lab4.srcs/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4096 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 4096 instances

link_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1088.133 ; gain = 856.988
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.347 . Memory (MB): peak = 1088.133 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 13821e75f

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 13821e75f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1094.539 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 13821e75f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1094.539 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 69 unconnected nets.
INFO: [Opt 31-11] Eliminated 16 unconnected cells.
Phase 3 Sweep | Checksum: 192b1751a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1094.539 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1094.539 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 192b1751a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1094.539 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 192b1751a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1094.539 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1094.539 ; gain = 6.406
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1094.539 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file F:/2019spring/codex/lab4/lab4.runs/impl_1/PCU_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1094.539 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1094.539 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: 8a5e7724

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.293 . Memory (MB): peak = 1094.539 ; gain = 0.000

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: 8a5e7724

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1094.539 ; gain = 0.000
WARNING: [Place 30-879] Found overlapping PBlocks. The use of overlapping PBlocks is not recommended as it may lead to legalization errors or unplaced instances.
WARNING: [Place 30-12] An IO Bus rgb with more than one IO standard is found. Components associated with this bus are: 
	rgb[11] of IOStandard LVCMOS33
	rgb[10] of IOStandard LVCMOS33
	rgb[9] of IOStandard LVCMOS18
	rgb[8] of IOStandard LVCMOS18
	rgb[7] of IOStandard LVCMOS33
	rgb[6] of IOStandard LVCMOS33
	rgb[5] of IOStandard LVCMOS33
	rgb[4] of IOStandard LVCMOS33
	rgb[3] of IOStandard LVCMOS33
	rgb[2] of IOStandard LVCMOS33
	rgb[1] of IOStandard LVCMOS33
	rgb[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.3 IO and Clk Clean Up

Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr | Checksum: 8a5e7724

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1114.938 ; gain = 20.398
Phase 1.1.1.3 IO and Clk Clean Up | Checksum: 8a5e7724

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1114.938 ; gain = 20.398

Phase 1.1.1.4 Implementation Feasibility check On IDelay
Phase 1.1.1.4 Implementation Feasibility check On IDelay | Checksum: 8a5e7724

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1114.938 ; gain = 20.398

Phase 1.1.1.5 Commit IO Placement
Phase 1.1.1.5 Commit IO Placement | Checksum: 53d5965f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1114.938 ; gain = 20.398
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: 53d5965f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1114.938 ; gain = 20.398
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13259f829

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1114.938 ; gain = 20.398

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 20c169d96

Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1114.938 ; gain = 20.398

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: 20c169d96

Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1122.969 ; gain = 28.430
Phase 1.2.1 Place Init Design | Checksum: 160aacac3

Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 1276.043 ; gain = 181.504
Phase 1.2 Build Placer Netlist Model | Checksum: 160aacac3

Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 1276.043 ; gain = 181.504

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 160aacac3

Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 1276.043 ; gain = 181.504
Phase 1 Placer Initialization | Checksum: 160aacac3

Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 1276.043 ; gain = 181.504

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1602a5275

Time (s): cpu = 00:00:49 ; elapsed = 00:00:41 . Memory (MB): peak = 1276.043 ; gain = 181.504

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1602a5275

Time (s): cpu = 00:00:50 ; elapsed = 00:00:42 . Memory (MB): peak = 1276.043 ; gain = 181.504

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 12ecb141e

Time (s): cpu = 00:00:58 ; elapsed = 00:00:49 . Memory (MB): peak = 1276.043 ; gain = 181.504

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1df5015fa

Time (s): cpu = 00:00:59 ; elapsed = 00:00:50 . Memory (MB): peak = 1276.043 ; gain = 181.504

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1df5015fa

Time (s): cpu = 00:00:59 ; elapsed = 00:00:50 . Memory (MB): peak = 1276.043 ; gain = 181.504

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1202e8456

Time (s): cpu = 00:01:00 ; elapsed = 00:00:50 . Memory (MB): peak = 1276.043 ; gain = 181.504

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1202e8456

Time (s): cpu = 00:01:01 ; elapsed = 00:00:51 . Memory (MB): peak = 1276.043 ; gain = 181.504

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 2091e75cb

Time (s): cpu = 00:01:05 ; elapsed = 00:00:55 . Memory (MB): peak = 1276.043 ; gain = 181.504

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 179c91490

Time (s): cpu = 00:01:06 ; elapsed = 00:00:56 . Memory (MB): peak = 1276.043 ; gain = 181.504

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 179c91490

Time (s): cpu = 00:01:06 ; elapsed = 00:00:56 . Memory (MB): peak = 1276.043 ; gain = 181.504

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 179c91490

Time (s): cpu = 00:01:32 ; elapsed = 00:01:15 . Memory (MB): peak = 1276.043 ; gain = 181.504
Phase 3 Detail Placement | Checksum: 179c91490

Time (s): cpu = 00:01:32 ; elapsed = 00:01:15 . Memory (MB): peak = 1276.043 ; gain = 181.504

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 132341c98

Time (s): cpu = 00:02:05 ; elapsed = 00:01:36 . Memory (MB): peak = 1276.043 ; gain = 181.504

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=15.261. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 1b40cae1b

Time (s): cpu = 00:02:06 ; elapsed = 00:01:37 . Memory (MB): peak = 1276.043 ; gain = 181.504
Phase 4.1 Post Commit Optimization | Checksum: 1b40cae1b

Time (s): cpu = 00:02:06 ; elapsed = 00:01:37 . Memory (MB): peak = 1276.043 ; gain = 181.504

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1b40cae1b

Time (s): cpu = 00:02:06 ; elapsed = 00:01:37 . Memory (MB): peak = 1276.043 ; gain = 181.504

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: 1b40cae1b

Time (s): cpu = 00:02:06 ; elapsed = 00:01:37 . Memory (MB): peak = 1276.043 ; gain = 181.504

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: 1b40cae1b

Time (s): cpu = 00:02:07 ; elapsed = 00:01:37 . Memory (MB): peak = 1276.043 ; gain = 181.504

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: 1b40cae1b

Time (s): cpu = 00:02:07 ; elapsed = 00:01:38 . Memory (MB): peak = 1276.043 ; gain = 181.504

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: fd8cedcb

Time (s): cpu = 00:02:07 ; elapsed = 00:01:38 . Memory (MB): peak = 1276.043 ; gain = 181.504
Phase 4 Post Placement Optimization and Clean-Up | Checksum: fd8cedcb

Time (s): cpu = 00:02:07 ; elapsed = 00:01:38 . Memory (MB): peak = 1276.043 ; gain = 181.504
Ending Placer Task | Checksum: 5f9850f5

Time (s): cpu = 00:02:07 ; elapsed = 00:01:38 . Memory (MB): peak = 1276.043 ; gain = 181.504
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:11 ; elapsed = 00:01:41 . Memory (MB): peak = 1276.043 ; gain = 181.504
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1276.043 ; gain = 0.000
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.100 . Memory (MB): peak = 1276.043 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.246 . Memory (MB): peak = 1276.043 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.249 . Memory (MB): peak = 1276.043 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus rgb[11:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS18 (rgb[9], rgb[8]); LVCMOS33 (rgb[11], rgb[10], rgb[7], rgb[6], rgb[5], rgb[4], rgb[3], rgb[2], rgb[1], rgb[0]); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 4b0771df ConstDB: 0 ShapeSum: 1490df16 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: eaae773a

Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 1356.895 ; gain = 80.852

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: eaae773a

Time (s): cpu = 00:00:38 ; elapsed = 00:00:29 . Memory (MB): peak = 1356.895 ; gain = 80.852

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: eaae773a

Time (s): cpu = 00:00:38 ; elapsed = 00:00:29 . Memory (MB): peak = 1356.895 ; gain = 80.852

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: eaae773a

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 1356.895 ; gain = 80.852
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: ca63f0b8

Time (s): cpu = 00:01:09 ; elapsed = 00:00:47 . Memory (MB): peak = 1438.656 ; gain = 162.613
INFO: [Route 35-416] Intermediate Timing Summary | WNS=15.328 | TNS=0.000  | WHS=-0.073 | THS=-1.633 |

Phase 2 Router Initialization | Checksum: 1378c7953

Time (s): cpu = 00:01:16 ; elapsed = 00:00:51 . Memory (MB): peak = 1459.887 ; gain = 183.844

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1afc1a65c

Time (s): cpu = 00:01:41 ; elapsed = 00:01:04 . Memory (MB): peak = 1585.977 ; gain = 309.934

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6163
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 5e8b249e

Time (s): cpu = 00:02:06 ; elapsed = 00:01:18 . Memory (MB): peak = 1585.977 ; gain = 309.934
INFO: [Route 35-416] Intermediate Timing Summary | WNS=14.500 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 9a257e72

Time (s): cpu = 00:02:06 ; elapsed = 00:01:18 . Memory (MB): peak = 1585.977 ; gain = 309.934
Phase 4 Rip-up And Reroute | Checksum: 9a257e72

Time (s): cpu = 00:02:07 ; elapsed = 00:01:18 . Memory (MB): peak = 1585.977 ; gain = 309.934

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 14e5eb920

Time (s): cpu = 00:02:08 ; elapsed = 00:01:19 . Memory (MB): peak = 1585.977 ; gain = 309.934
INFO: [Route 35-416] Intermediate Timing Summary | WNS=14.580 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 14e5eb920

Time (s): cpu = 00:02:08 ; elapsed = 00:01:19 . Memory (MB): peak = 1585.977 ; gain = 309.934

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 14e5eb920

Time (s): cpu = 00:02:08 ; elapsed = 00:01:20 . Memory (MB): peak = 1585.977 ; gain = 309.934
Phase 5 Delay and Skew Optimization | Checksum: 14e5eb920

Time (s): cpu = 00:02:08 ; elapsed = 00:01:20 . Memory (MB): peak = 1585.977 ; gain = 309.934

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 141289f2b

Time (s): cpu = 00:02:11 ; elapsed = 00:01:21 . Memory (MB): peak = 1585.977 ; gain = 309.934
INFO: [Route 35-416] Intermediate Timing Summary | WNS=14.580 | TNS=0.000  | WHS=0.234  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 141289f2b

Time (s): cpu = 00:02:11 ; elapsed = 00:01:21 . Memory (MB): peak = 1585.977 ; gain = 309.934
Phase 6 Post Hold Fix | Checksum: 141289f2b

Time (s): cpu = 00:02:11 ; elapsed = 00:01:21 . Memory (MB): peak = 1585.977 ; gain = 309.934

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 18.9006 %
  Global Horizontal Routing Utilization  = 14.809 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: b677a813

Time (s): cpu = 00:02:11 ; elapsed = 00:01:22 . Memory (MB): peak = 1585.977 ; gain = 309.934

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: b677a813

Time (s): cpu = 00:02:11 ; elapsed = 00:01:22 . Memory (MB): peak = 1585.977 ; gain = 309.934

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 103a1b6f2

Time (s): cpu = 00:02:13 ; elapsed = 00:01:24 . Memory (MB): peak = 1585.977 ; gain = 309.934

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=14.580 | TNS=0.000  | WHS=0.234  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 103a1b6f2

Time (s): cpu = 00:02:13 ; elapsed = 00:01:24 . Memory (MB): peak = 1585.977 ; gain = 309.934
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:14 ; elapsed = 00:01:24 . Memory (MB): peak = 1585.977 ; gain = 309.934

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:17 ; elapsed = 00:01:26 . Memory (MB): peak = 1585.977 ; gain = 309.934
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1585.977 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file F:/2019spring/codex/lab4/lab4.runs/impl_1/PCU_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1585.977 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1585.977 ; gain = 0.000
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1585.977 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr 18 19:00:16 2019...
