// Seed: 1775268256
module module_0 (
    output tri1 id_0,
    output wor  id_1,
    input  tri0 id_2
);
  assign id_1 = -1;
  assign module_1.id_6 = 0;
  assign id_1 = 1 - id_2;
endmodule
module module_1 (
    input  tri1 id_0,
    input  wand id_1,
    input  tri0 id_2
    , id_6,
    input  tri1 id_3,
    output tri  id_4
);
  always $clog2(1);
  ;
  assign id_6 = 1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_2
  );
endmodule
module module_2 #(
    parameter id_2 = 32'd79
) (
    input  wire  id_0 [-1 : id_2]
    , id_4,
    output uwire id_1,
    input  wand  _id_2
);
  wire id_5;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0
  );
  logic id_6;
endmodule
