
---------- Begin Simulation Statistics ----------
final_tick                               157973256000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 198628                       # Simulator instruction rate (inst/s)
host_mem_usage                                 722144                       # Number of bytes of host memory used
host_op_rate                                   199024                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   503.45                       # Real time elapsed on the host
host_tick_rate                              313779040                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100199496                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.157973                       # Number of seconds simulated
sim_ticks                                157973256000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100199496                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.579733                       # CPI: cycles per instruction
system.cpu.discardedOps                        197441                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        25339118                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.633019                       # IPC: instructions per cycle
system.cpu.numCycles                        157973256                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46438739     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42753845     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10986191     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199496                       # Class of committed instruction
system.cpu.tickCycles                       132634138                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       168906                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        370914                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           61                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       526633                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          479                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1055753                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            479                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4397340                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3642725                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             83177                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2112874                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2110676                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.895971                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   66040                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             682                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                295                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              387                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          165                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51573362                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51573362                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51573868                       # number of overall hits
system.cpu.dcache.overall_hits::total        51573868                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       572844                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         572844                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       580757                       # number of overall misses
system.cpu.dcache.overall_misses::total        580757                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  31327812000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  31327812000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  31327812000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  31327812000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52146206                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52146206                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52154625                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52154625                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010985                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010985                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011135                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011135                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 54688.208308                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54688.208308                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 53943.063967                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53943.063967                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       100951                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3330                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.315616                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       451782                       # number of writebacks
system.cpu.dcache.writebacks::total            451782                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        52406                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52406                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        52406                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52406                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       520438                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       520438                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       528345                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       528345                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  28608894000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  28608894000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  29439546999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  29439546999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009980                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009980                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010130                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010130                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 54970.801517                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54970.801517                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 55720.309644                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55720.309644                       # average overall mshr miss latency
system.cpu.dcache.replacements                 526300                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40892240                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40892240                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       276911                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        276911                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  11695292000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  11695292000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41169151                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41169151                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006726                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006726                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 42234.840797                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42234.840797                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          441                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          441                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       276470                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       276470                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  11125225000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11125225000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006715                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006715                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 40240.261149                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40240.261149                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10681122                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10681122                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       295933                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       295933                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  19632520000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  19632520000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10977055                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10977055                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.026959                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026959                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 66341.097478                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66341.097478                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        51965                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        51965                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       243968                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       243968                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  17483669000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  17483669000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.022225                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022225                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71663.779676                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71663.779676                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          506                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           506                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7913                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7913                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939898                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939898                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7907                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7907                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    830652999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    830652999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939185                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939185                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 105052.864424                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 105052.864424                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       492000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       492000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       123000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       123000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       484000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       484000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       121000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       121000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 157973256000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2022.316734                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52102288                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            528348                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             98.613580                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2022.316734                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987459                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987459                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          145                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          366                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1336                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          200                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104837750                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104837750                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 157973256000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 157973256000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 157973256000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42703467                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43554961                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11057069                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10235249                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10235249                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10235249                       # number of overall hits
system.cpu.icache.overall_hits::total        10235249                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          773                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            773                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          773                       # number of overall misses
system.cpu.icache.overall_misses::total           773                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     72175000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     72175000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     72175000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     72175000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10236022                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10236022                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10236022                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10236022                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000076                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000076                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000076                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000076                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 93369.987063                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 93369.987063                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 93369.987063                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 93369.987063                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          331                       # number of writebacks
system.cpu.icache.writebacks::total               331                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          773                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          773                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          773                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          773                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     70629000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     70629000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     70629000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     70629000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000076                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000076                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000076                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000076                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 91369.987063                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 91369.987063                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 91369.987063                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 91369.987063                       # average overall mshr miss latency
system.cpu.icache.replacements                    331                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10235249                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10235249                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          773                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           773                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     72175000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     72175000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10236022                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10236022                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000076                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000076                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 93369.987063                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 93369.987063                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          773                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          773                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     70629000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     70629000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000076                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000076                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 91369.987063                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 91369.987063                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 157973256000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           364.131922                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10236022                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               773                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13241.943079                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   364.131922                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.711195                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.711195                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          442                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20472817                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20472817                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 157973256000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 157973256000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 157973256000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 157973256000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100199496                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  102                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               327000                       # number of demand (read+write) hits
system.l2.demand_hits::total                   327102                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 102                       # number of overall hits
system.l2.overall_hits::.cpu.data              327000                       # number of overall hits
system.l2.overall_hits::total                  327102                       # number of overall hits
system.l2.demand_misses::.cpu.inst                671                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             201349                       # number of demand (read+write) misses
system.l2.demand_misses::total                 202020                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               671                       # number of overall misses
system.l2.overall_misses::.cpu.data            201349                       # number of overall misses
system.l2.overall_misses::total                202020                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     66127000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  20980156000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      21046283000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     66127000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  20980156000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     21046283000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              773                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           528349                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               529122                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             773                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          528349                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              529122                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.868047                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.381091                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.381802                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.868047                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.381091                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.381802                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98549.925484                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 104197.964728                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104179.205029                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98549.925484                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 104197.964728                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104179.205029                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              111217                       # number of writebacks
system.l2.writebacks::total                    111217                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           671                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        201344                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            202015                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          671                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       201344                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           202015                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52707000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  16952795000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  17005502000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52707000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  16952795000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  17005502000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.868047                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.381081                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.381793                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.868047                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.381081                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.381793                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78549.925484                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 84198.163342                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84179.402520                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78549.925484                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 84198.163342                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84179.402520                       # average overall mshr miss latency
system.l2.replacements                         169379                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       451782                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           451782                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       451782                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       451782                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          326                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              326                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          326                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          326                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            107715                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                107715                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          136253                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              136253                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  14484089000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14484089000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        243968                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            243968                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.558487                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.558487                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 106302.899753                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106302.899753                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       136253                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         136253                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11759049000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11759049000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.558487                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.558487                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 86303.046538                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86303.046538                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            102                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                102                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          671                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              671                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     66127000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     66127000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          773                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            773                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.868047                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.868047                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98549.925484                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98549.925484                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          671                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          671                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52707000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52707000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.868047                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.868047                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78549.925484                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78549.925484                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        219285                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            219285                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        65096                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           65096                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   6496067000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6496067000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       284381                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        284381                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.228904                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.228904                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 99792.107042                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99792.107042                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        65091                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        65091                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   5193746000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5193746000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.228887                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.228887                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79792.075709                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79792.075709                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 157973256000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32140.149290                       # Cycle average of tags in use
system.l2.tags.total_refs                     1055686                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    202147                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.222368                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      46.367415                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        79.798621                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32013.983254                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001415                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002435                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.976989                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.980840                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          594                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8210                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        23879                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   8647683                       # Number of tag accesses
system.l2.tags.data_accesses                  8647683                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 157973256000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    111217.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       671.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    201316.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006570102500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6625                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6625                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              547029                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             104665                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      202014                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     111217                       # Number of write requests accepted
system.mem_ctrls.readBursts                    202014                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   111217                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     27                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.77                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                202014                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               111217                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  152690                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   48794                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6625                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.487094                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.984241                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     60.541848                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6463     97.55%     97.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           33      0.50%     98.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          127      1.92%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6625                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6625                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.783547                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.754007                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.006891                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4071     61.45%     61.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               70      1.06%     62.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2336     35.26%     97.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              144      2.17%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6625                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1728                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12928896                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7117888                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     81.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     45.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  157972602000                       # Total gap between requests
system.mem_ctrls.avgGap                     504332.59                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42944                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     12884224                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      7116224                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 271843.482165107736                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 81559526.759390205145                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 45047017.325514897704                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          671                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       201343                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       111217                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18257250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   6598547000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3702910396750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27209.02                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     32772.67                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  33294463.95                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42944                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     12885952                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12928896                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42944                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42944                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      7117888                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      7117888                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          671                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       201343                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         202014                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       111217                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        111217                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       271843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     81570465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         81842309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       271843                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       271843                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     45057551                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        45057551                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     45057551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       271843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     81570465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       126899860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               201987                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              111191                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12823                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        12635                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12661                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        12394                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        12606                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12380                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12464                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        12146                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        12613                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12624                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12800                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12751                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        12808                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12680                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12830                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12772                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7040                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         7029                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         7038                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6946                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7146                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6857                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         6797                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         6493                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         6882                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         6917                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         7010                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6947                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         7006                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6935                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         7059                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         7089                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2829548000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1009935000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6616804250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14008.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32758.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              132767                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              69911                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            65.73                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           62.87                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       110489                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   181.398112                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   107.369167                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   246.015941                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        76303     69.06%     69.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        12012     10.87%     79.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4714      4.27%     84.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1687      1.53%     85.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         8720      7.89%     93.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          703      0.64%     94.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          440      0.40%     94.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          429      0.39%     95.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         5481      4.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       110489                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12927168                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            7116224                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               81.831370                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               45.047017                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.99                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               64.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 157973256000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       392621460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       208664280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      714778260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     288906120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 12469816320.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  31749149340                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  33925604640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   79749540420                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   504.829377                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  87866405500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5274880000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  64831970500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       396348540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       210641475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      727408920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     291510900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 12469816320.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  32823766920                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  33020663520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   79940156595                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   506.036013                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  85501667500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5274880000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  67196708500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 157973256000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              65762                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       111217                       # Transaction distribution
system.membus.trans_dist::CleanEvict            57683                       # Transaction distribution
system.membus.trans_dist::ReadExReq            136252                       # Transaction distribution
system.membus.trans_dist::ReadExResp           136252                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         65762                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       572928                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 572928                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     20046784                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                20046784                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            202014                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  202014    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              202014                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 157973256000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           815782000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1091593250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            285154                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       562999                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          331                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          132680                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           243968                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          243967                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           773                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       284381                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1877                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1582997                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1584874                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        70656                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     62728320                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               62798976                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          169379                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7117888                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           698501                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000776                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.027845                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 697959     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    542      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             698501                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 157973256000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1959979000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2319000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1585048995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
