
ArgosV2_SI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000184  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011e88  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006f8  08012010  08012010  00022010  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012708  08012708  0003052c  2**0
                  CONTENTS
  4 .ARM          00000008  08012708  08012708  00022708  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08012710  08012710  0003052c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012710  08012710  00022710  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08012714  08012714  00022714  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000052c  20000000  08012718  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001ba4  2000052c  08012c44  0003052c  2**2
                  ALLOC
 10 ._user_heap_stack 00000800  200020d0  08012c44  000320d0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0003052c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002b2d2  00000000  00000000  00030555  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005d8a  00000000  00000000  0005b827  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002058  00000000  00000000  000615b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001de0  00000000  00000000  00063610  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a281  00000000  00000000  000653f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000266e4  00000000  00000000  0008f671  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e457d  00000000  00000000  000b5d55  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0019a2d2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009ca0  00000000  00000000  0019a328  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000052c 	.word	0x2000052c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08011ff8 	.word	0x08011ff8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000530 	.word	0x20000530
 80001c4:	08011ff8 	.word	0x08011ff8

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2iz>:
 8000ab0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab8:	d215      	bcs.n	8000ae6 <__aeabi_d2iz+0x36>
 8000aba:	d511      	bpl.n	8000ae0 <__aeabi_d2iz+0x30>
 8000abc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac4:	d912      	bls.n	8000aec <__aeabi_d2iz+0x3c>
 8000ac6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ace:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ad6:	fa23 f002 	lsr.w	r0, r3, r2
 8000ada:	bf18      	it	ne
 8000adc:	4240      	negne	r0, r0
 8000ade:	4770      	bx	lr
 8000ae0:	f04f 0000 	mov.w	r0, #0
 8000ae4:	4770      	bx	lr
 8000ae6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aea:	d105      	bne.n	8000af8 <__aeabi_d2iz+0x48>
 8000aec:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000af0:	bf08      	it	eq
 8000af2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000af6:	4770      	bx	lr
 8000af8:	f04f 0000 	mov.w	r0, #0
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop

08000b00 <__aeabi_uldivmod>:
 8000b00:	b953      	cbnz	r3, 8000b18 <__aeabi_uldivmod+0x18>
 8000b02:	b94a      	cbnz	r2, 8000b18 <__aeabi_uldivmod+0x18>
 8000b04:	2900      	cmp	r1, #0
 8000b06:	bf08      	it	eq
 8000b08:	2800      	cmpeq	r0, #0
 8000b0a:	bf1c      	itt	ne
 8000b0c:	f04f 31ff 	movne.w	r1, #4294967295
 8000b10:	f04f 30ff 	movne.w	r0, #4294967295
 8000b14:	f000 b96e 	b.w	8000df4 <__aeabi_idiv0>
 8000b18:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b1c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b20:	f000 f806 	bl	8000b30 <__udivmoddi4>
 8000b24:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b28:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b2c:	b004      	add	sp, #16
 8000b2e:	4770      	bx	lr

08000b30 <__udivmoddi4>:
 8000b30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b34:	9e08      	ldr	r6, [sp, #32]
 8000b36:	460d      	mov	r5, r1
 8000b38:	4604      	mov	r4, r0
 8000b3a:	468e      	mov	lr, r1
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	f040 8083 	bne.w	8000c48 <__udivmoddi4+0x118>
 8000b42:	428a      	cmp	r2, r1
 8000b44:	4617      	mov	r7, r2
 8000b46:	d947      	bls.n	8000bd8 <__udivmoddi4+0xa8>
 8000b48:	fab2 f382 	clz	r3, r2
 8000b4c:	b14b      	cbz	r3, 8000b62 <__udivmoddi4+0x32>
 8000b4e:	f1c3 0120 	rsb	r1, r3, #32
 8000b52:	fa05 fe03 	lsl.w	lr, r5, r3
 8000b56:	fa20 f101 	lsr.w	r1, r0, r1
 8000b5a:	409f      	lsls	r7, r3
 8000b5c:	ea41 0e0e 	orr.w	lr, r1, lr
 8000b60:	409c      	lsls	r4, r3
 8000b62:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000b66:	fbbe fcf8 	udiv	ip, lr, r8
 8000b6a:	fa1f f987 	uxth.w	r9, r7
 8000b6e:	fb08 e21c 	mls	r2, r8, ip, lr
 8000b72:	fb0c f009 	mul.w	r0, ip, r9
 8000b76:	0c21      	lsrs	r1, r4, #16
 8000b78:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 8000b7c:	4290      	cmp	r0, r2
 8000b7e:	d90a      	bls.n	8000b96 <__udivmoddi4+0x66>
 8000b80:	18ba      	adds	r2, r7, r2
 8000b82:	f10c 31ff 	add.w	r1, ip, #4294967295
 8000b86:	f080 8118 	bcs.w	8000dba <__udivmoddi4+0x28a>
 8000b8a:	4290      	cmp	r0, r2
 8000b8c:	f240 8115 	bls.w	8000dba <__udivmoddi4+0x28a>
 8000b90:	f1ac 0c02 	sub.w	ip, ip, #2
 8000b94:	443a      	add	r2, r7
 8000b96:	1a12      	subs	r2, r2, r0
 8000b98:	fbb2 f0f8 	udiv	r0, r2, r8
 8000b9c:	fb08 2210 	mls	r2, r8, r0, r2
 8000ba0:	fb00 f109 	mul.w	r1, r0, r9
 8000ba4:	b2a4      	uxth	r4, r4
 8000ba6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000baa:	42a1      	cmp	r1, r4
 8000bac:	d909      	bls.n	8000bc2 <__udivmoddi4+0x92>
 8000bae:	193c      	adds	r4, r7, r4
 8000bb0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000bb4:	f080 8103 	bcs.w	8000dbe <__udivmoddi4+0x28e>
 8000bb8:	42a1      	cmp	r1, r4
 8000bba:	f240 8100 	bls.w	8000dbe <__udivmoddi4+0x28e>
 8000bbe:	3802      	subs	r0, #2
 8000bc0:	443c      	add	r4, r7
 8000bc2:	1a64      	subs	r4, r4, r1
 8000bc4:	2100      	movs	r1, #0
 8000bc6:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000bca:	b11e      	cbz	r6, 8000bd4 <__udivmoddi4+0xa4>
 8000bcc:	2200      	movs	r2, #0
 8000bce:	40dc      	lsrs	r4, r3
 8000bd0:	e9c6 4200 	strd	r4, r2, [r6]
 8000bd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bd8:	b902      	cbnz	r2, 8000bdc <__udivmoddi4+0xac>
 8000bda:	deff      	udf	#255	; 0xff
 8000bdc:	fab2 f382 	clz	r3, r2
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d14f      	bne.n	8000c84 <__udivmoddi4+0x154>
 8000be4:	1a8d      	subs	r5, r1, r2
 8000be6:	2101      	movs	r1, #1
 8000be8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000bec:	fa1f f882 	uxth.w	r8, r2
 8000bf0:	fbb5 fcfe 	udiv	ip, r5, lr
 8000bf4:	fb0e 551c 	mls	r5, lr, ip, r5
 8000bf8:	fb08 f00c 	mul.w	r0, r8, ip
 8000bfc:	0c22      	lsrs	r2, r4, #16
 8000bfe:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 8000c02:	42a8      	cmp	r0, r5
 8000c04:	d907      	bls.n	8000c16 <__udivmoddi4+0xe6>
 8000c06:	197d      	adds	r5, r7, r5
 8000c08:	f10c 32ff 	add.w	r2, ip, #4294967295
 8000c0c:	d202      	bcs.n	8000c14 <__udivmoddi4+0xe4>
 8000c0e:	42a8      	cmp	r0, r5
 8000c10:	f200 80e9 	bhi.w	8000de6 <__udivmoddi4+0x2b6>
 8000c14:	4694      	mov	ip, r2
 8000c16:	1a2d      	subs	r5, r5, r0
 8000c18:	fbb5 f0fe 	udiv	r0, r5, lr
 8000c1c:	fb0e 5510 	mls	r5, lr, r0, r5
 8000c20:	fb08 f800 	mul.w	r8, r8, r0
 8000c24:	b2a4      	uxth	r4, r4
 8000c26:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c2a:	45a0      	cmp	r8, r4
 8000c2c:	d907      	bls.n	8000c3e <__udivmoddi4+0x10e>
 8000c2e:	193c      	adds	r4, r7, r4
 8000c30:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c34:	d202      	bcs.n	8000c3c <__udivmoddi4+0x10c>
 8000c36:	45a0      	cmp	r8, r4
 8000c38:	f200 80d9 	bhi.w	8000dee <__udivmoddi4+0x2be>
 8000c3c:	4610      	mov	r0, r2
 8000c3e:	eba4 0408 	sub.w	r4, r4, r8
 8000c42:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c46:	e7c0      	b.n	8000bca <__udivmoddi4+0x9a>
 8000c48:	428b      	cmp	r3, r1
 8000c4a:	d908      	bls.n	8000c5e <__udivmoddi4+0x12e>
 8000c4c:	2e00      	cmp	r6, #0
 8000c4e:	f000 80b1 	beq.w	8000db4 <__udivmoddi4+0x284>
 8000c52:	2100      	movs	r1, #0
 8000c54:	e9c6 0500 	strd	r0, r5, [r6]
 8000c58:	4608      	mov	r0, r1
 8000c5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c5e:	fab3 f183 	clz	r1, r3
 8000c62:	2900      	cmp	r1, #0
 8000c64:	d14b      	bne.n	8000cfe <__udivmoddi4+0x1ce>
 8000c66:	42ab      	cmp	r3, r5
 8000c68:	d302      	bcc.n	8000c70 <__udivmoddi4+0x140>
 8000c6a:	4282      	cmp	r2, r0
 8000c6c:	f200 80b9 	bhi.w	8000de2 <__udivmoddi4+0x2b2>
 8000c70:	1a84      	subs	r4, r0, r2
 8000c72:	eb65 0303 	sbc.w	r3, r5, r3
 8000c76:	2001      	movs	r0, #1
 8000c78:	469e      	mov	lr, r3
 8000c7a:	2e00      	cmp	r6, #0
 8000c7c:	d0aa      	beq.n	8000bd4 <__udivmoddi4+0xa4>
 8000c7e:	e9c6 4e00 	strd	r4, lr, [r6]
 8000c82:	e7a7      	b.n	8000bd4 <__udivmoddi4+0xa4>
 8000c84:	409f      	lsls	r7, r3
 8000c86:	f1c3 0220 	rsb	r2, r3, #32
 8000c8a:	40d1      	lsrs	r1, r2
 8000c8c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c90:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c94:	fa1f f887 	uxth.w	r8, r7
 8000c98:	fb0e 1110 	mls	r1, lr, r0, r1
 8000c9c:	fa24 f202 	lsr.w	r2, r4, r2
 8000ca0:	409d      	lsls	r5, r3
 8000ca2:	fb00 fc08 	mul.w	ip, r0, r8
 8000ca6:	432a      	orrs	r2, r5
 8000ca8:	0c15      	lsrs	r5, r2, #16
 8000caa:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 8000cae:	45ac      	cmp	ip, r5
 8000cb0:	fa04 f403 	lsl.w	r4, r4, r3
 8000cb4:	d909      	bls.n	8000cca <__udivmoddi4+0x19a>
 8000cb6:	197d      	adds	r5, r7, r5
 8000cb8:	f100 31ff 	add.w	r1, r0, #4294967295
 8000cbc:	f080 808f 	bcs.w	8000dde <__udivmoddi4+0x2ae>
 8000cc0:	45ac      	cmp	ip, r5
 8000cc2:	f240 808c 	bls.w	8000dde <__udivmoddi4+0x2ae>
 8000cc6:	3802      	subs	r0, #2
 8000cc8:	443d      	add	r5, r7
 8000cca:	eba5 050c 	sub.w	r5, r5, ip
 8000cce:	fbb5 f1fe 	udiv	r1, r5, lr
 8000cd2:	fb0e 5c11 	mls	ip, lr, r1, r5
 8000cd6:	fb01 f908 	mul.w	r9, r1, r8
 8000cda:	b295      	uxth	r5, r2
 8000cdc:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000ce0:	45a9      	cmp	r9, r5
 8000ce2:	d907      	bls.n	8000cf4 <__udivmoddi4+0x1c4>
 8000ce4:	197d      	adds	r5, r7, r5
 8000ce6:	f101 32ff 	add.w	r2, r1, #4294967295
 8000cea:	d274      	bcs.n	8000dd6 <__udivmoddi4+0x2a6>
 8000cec:	45a9      	cmp	r9, r5
 8000cee:	d972      	bls.n	8000dd6 <__udivmoddi4+0x2a6>
 8000cf0:	3902      	subs	r1, #2
 8000cf2:	443d      	add	r5, r7
 8000cf4:	eba5 0509 	sub.w	r5, r5, r9
 8000cf8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000cfc:	e778      	b.n	8000bf0 <__udivmoddi4+0xc0>
 8000cfe:	f1c1 0720 	rsb	r7, r1, #32
 8000d02:	408b      	lsls	r3, r1
 8000d04:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d08:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d0c:	fa25 f407 	lsr.w	r4, r5, r7
 8000d10:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d14:	fbb4 f9fe 	udiv	r9, r4, lr
 8000d18:	fa1f f88c 	uxth.w	r8, ip
 8000d1c:	fb0e 4419 	mls	r4, lr, r9, r4
 8000d20:	fa20 f307 	lsr.w	r3, r0, r7
 8000d24:	fb09 fa08 	mul.w	sl, r9, r8
 8000d28:	408d      	lsls	r5, r1
 8000d2a:	431d      	orrs	r5, r3
 8000d2c:	0c2b      	lsrs	r3, r5, #16
 8000d2e:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d32:	45a2      	cmp	sl, r4
 8000d34:	fa02 f201 	lsl.w	r2, r2, r1
 8000d38:	fa00 f301 	lsl.w	r3, r0, r1
 8000d3c:	d909      	bls.n	8000d52 <__udivmoddi4+0x222>
 8000d3e:	eb1c 0404 	adds.w	r4, ip, r4
 8000d42:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d46:	d248      	bcs.n	8000dda <__udivmoddi4+0x2aa>
 8000d48:	45a2      	cmp	sl, r4
 8000d4a:	d946      	bls.n	8000dda <__udivmoddi4+0x2aa>
 8000d4c:	f1a9 0902 	sub.w	r9, r9, #2
 8000d50:	4464      	add	r4, ip
 8000d52:	eba4 040a 	sub.w	r4, r4, sl
 8000d56:	fbb4 f0fe 	udiv	r0, r4, lr
 8000d5a:	fb0e 4410 	mls	r4, lr, r0, r4
 8000d5e:	fb00 fa08 	mul.w	sl, r0, r8
 8000d62:	b2ad      	uxth	r5, r5
 8000d64:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000d68:	45a2      	cmp	sl, r4
 8000d6a:	d908      	bls.n	8000d7e <__udivmoddi4+0x24e>
 8000d6c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d70:	f100 35ff 	add.w	r5, r0, #4294967295
 8000d74:	d22d      	bcs.n	8000dd2 <__udivmoddi4+0x2a2>
 8000d76:	45a2      	cmp	sl, r4
 8000d78:	d92b      	bls.n	8000dd2 <__udivmoddi4+0x2a2>
 8000d7a:	3802      	subs	r0, #2
 8000d7c:	4464      	add	r4, ip
 8000d7e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d82:	fba0 8902 	umull	r8, r9, r0, r2
 8000d86:	eba4 040a 	sub.w	r4, r4, sl
 8000d8a:	454c      	cmp	r4, r9
 8000d8c:	46c6      	mov	lr, r8
 8000d8e:	464d      	mov	r5, r9
 8000d90:	d319      	bcc.n	8000dc6 <__udivmoddi4+0x296>
 8000d92:	d016      	beq.n	8000dc2 <__udivmoddi4+0x292>
 8000d94:	b15e      	cbz	r6, 8000dae <__udivmoddi4+0x27e>
 8000d96:	ebb3 020e 	subs.w	r2, r3, lr
 8000d9a:	eb64 0405 	sbc.w	r4, r4, r5
 8000d9e:	fa04 f707 	lsl.w	r7, r4, r7
 8000da2:	fa22 f301 	lsr.w	r3, r2, r1
 8000da6:	431f      	orrs	r7, r3
 8000da8:	40cc      	lsrs	r4, r1
 8000daa:	e9c6 7400 	strd	r7, r4, [r6]
 8000dae:	2100      	movs	r1, #0
 8000db0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000db4:	4631      	mov	r1, r6
 8000db6:	4630      	mov	r0, r6
 8000db8:	e70c      	b.n	8000bd4 <__udivmoddi4+0xa4>
 8000dba:	468c      	mov	ip, r1
 8000dbc:	e6eb      	b.n	8000b96 <__udivmoddi4+0x66>
 8000dbe:	4610      	mov	r0, r2
 8000dc0:	e6ff      	b.n	8000bc2 <__udivmoddi4+0x92>
 8000dc2:	4543      	cmp	r3, r8
 8000dc4:	d2e6      	bcs.n	8000d94 <__udivmoddi4+0x264>
 8000dc6:	ebb8 0e02 	subs.w	lr, r8, r2
 8000dca:	eb69 050c 	sbc.w	r5, r9, ip
 8000dce:	3801      	subs	r0, #1
 8000dd0:	e7e0      	b.n	8000d94 <__udivmoddi4+0x264>
 8000dd2:	4628      	mov	r0, r5
 8000dd4:	e7d3      	b.n	8000d7e <__udivmoddi4+0x24e>
 8000dd6:	4611      	mov	r1, r2
 8000dd8:	e78c      	b.n	8000cf4 <__udivmoddi4+0x1c4>
 8000dda:	4681      	mov	r9, r0
 8000ddc:	e7b9      	b.n	8000d52 <__udivmoddi4+0x222>
 8000dde:	4608      	mov	r0, r1
 8000de0:	e773      	b.n	8000cca <__udivmoddi4+0x19a>
 8000de2:	4608      	mov	r0, r1
 8000de4:	e749      	b.n	8000c7a <__udivmoddi4+0x14a>
 8000de6:	f1ac 0c02 	sub.w	ip, ip, #2
 8000dea:	443d      	add	r5, r7
 8000dec:	e713      	b.n	8000c16 <__udivmoddi4+0xe6>
 8000dee:	3802      	subs	r0, #2
 8000df0:	443c      	add	r4, r7
 8000df2:	e724      	b.n	8000c3e <__udivmoddi4+0x10e>

08000df4 <__aeabi_idiv0>:
 8000df4:	4770      	bx	lr
 8000df6:	bf00      	nop

08000df8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000df8:	b480      	push	{r7}
 8000dfa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000dfc:	4b04      	ldr	r3, [pc, #16]	; (8000e10 <__NVIC_GetPriorityGrouping+0x18>)
 8000dfe:	68db      	ldr	r3, [r3, #12]
 8000e00:	0a1b      	lsrs	r3, r3, #8
 8000e02:	f003 0307 	and.w	r3, r3, #7
}
 8000e06:	4618      	mov	r0, r3
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	bc80      	pop	{r7}
 8000e0c:	4770      	bx	lr
 8000e0e:	bf00      	nop
 8000e10:	e000ed00 	.word	0xe000ed00

08000e14 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e14:	b480      	push	{r7}
 8000e16:	b083      	sub	sp, #12
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	db0b      	blt.n	8000e3e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e26:	79fb      	ldrb	r3, [r7, #7]
 8000e28:	f003 021f 	and.w	r2, r3, #31
 8000e2c:	4906      	ldr	r1, [pc, #24]	; (8000e48 <__NVIC_EnableIRQ+0x34>)
 8000e2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e32:	095b      	lsrs	r3, r3, #5
 8000e34:	2001      	movs	r0, #1
 8000e36:	fa00 f202 	lsl.w	r2, r0, r2
 8000e3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000e3e:	bf00      	nop
 8000e40:	370c      	adds	r7, #12
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bc80      	pop	{r7}
 8000e46:	4770      	bx	lr
 8000e48:	e000e100 	.word	0xe000e100

08000e4c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	b083      	sub	sp, #12
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	4603      	mov	r3, r0
 8000e54:	6039      	str	r1, [r7, #0]
 8000e56:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	db0a      	blt.n	8000e76 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e60:	683b      	ldr	r3, [r7, #0]
 8000e62:	b2da      	uxtb	r2, r3
 8000e64:	490c      	ldr	r1, [pc, #48]	; (8000e98 <__NVIC_SetPriority+0x4c>)
 8000e66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e6a:	0112      	lsls	r2, r2, #4
 8000e6c:	b2d2      	uxtb	r2, r2
 8000e6e:	440b      	add	r3, r1
 8000e70:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e74:	e00a      	b.n	8000e8c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e76:	683b      	ldr	r3, [r7, #0]
 8000e78:	b2da      	uxtb	r2, r3
 8000e7a:	4908      	ldr	r1, [pc, #32]	; (8000e9c <__NVIC_SetPriority+0x50>)
 8000e7c:	79fb      	ldrb	r3, [r7, #7]
 8000e7e:	f003 030f 	and.w	r3, r3, #15
 8000e82:	3b04      	subs	r3, #4
 8000e84:	0112      	lsls	r2, r2, #4
 8000e86:	b2d2      	uxtb	r2, r2
 8000e88:	440b      	add	r3, r1
 8000e8a:	761a      	strb	r2, [r3, #24]
}
 8000e8c:	bf00      	nop
 8000e8e:	370c      	adds	r7, #12
 8000e90:	46bd      	mov	sp, r7
 8000e92:	bc80      	pop	{r7}
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop
 8000e98:	e000e100 	.word	0xe000e100
 8000e9c:	e000ed00 	.word	0xe000ed00

08000ea0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	b089      	sub	sp, #36	; 0x24
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	60f8      	str	r0, [r7, #12]
 8000ea8:	60b9      	str	r1, [r7, #8]
 8000eaa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000eac:	68fb      	ldr	r3, [r7, #12]
 8000eae:	f003 0307 	and.w	r3, r3, #7
 8000eb2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000eb4:	69fb      	ldr	r3, [r7, #28]
 8000eb6:	f1c3 0307 	rsb	r3, r3, #7
 8000eba:	2b04      	cmp	r3, #4
 8000ebc:	bf28      	it	cs
 8000ebe:	2304      	movcs	r3, #4
 8000ec0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ec2:	69fb      	ldr	r3, [r7, #28]
 8000ec4:	3304      	adds	r3, #4
 8000ec6:	2b06      	cmp	r3, #6
 8000ec8:	d902      	bls.n	8000ed0 <NVIC_EncodePriority+0x30>
 8000eca:	69fb      	ldr	r3, [r7, #28]
 8000ecc:	3b03      	subs	r3, #3
 8000ece:	e000      	b.n	8000ed2 <NVIC_EncodePriority+0x32>
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ed4:	f04f 32ff 	mov.w	r2, #4294967295
 8000ed8:	69bb      	ldr	r3, [r7, #24]
 8000eda:	fa02 f303 	lsl.w	r3, r2, r3
 8000ede:	43da      	mvns	r2, r3
 8000ee0:	68bb      	ldr	r3, [r7, #8]
 8000ee2:	401a      	ands	r2, r3
 8000ee4:	697b      	ldr	r3, [r7, #20]
 8000ee6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ee8:	f04f 31ff 	mov.w	r1, #4294967295
 8000eec:	697b      	ldr	r3, [r7, #20]
 8000eee:	fa01 f303 	lsl.w	r3, r1, r3
 8000ef2:	43d9      	mvns	r1, r3
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ef8:	4313      	orrs	r3, r2
         );
}
 8000efa:	4618      	mov	r0, r3
 8000efc:	3724      	adds	r7, #36	; 0x24
 8000efe:	46bd      	mov	sp, r7
 8000f00:	bc80      	pop	{r7}
 8000f02:	4770      	bx	lr

08000f04 <LL_TIM_DisableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
{
 8000f04:	b480      	push	{r7}
 8000f06:	b083      	sub	sp, #12
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	601a      	str	r2, [r3, #0]
}
 8000f18:	bf00      	nop
 8000f1a:	370c      	adds	r7, #12
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	bc80      	pop	{r7}
 8000f20:	4770      	bx	lr

08000f22 <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 8000f22:	b480      	push	{r7}
 8000f24:	b083      	sub	sp, #12
 8000f26:	af00      	add	r7, sp, #0
 8000f28:	6078      	str	r0, [r7, #4]
 8000f2a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	689b      	ldr	r3, [r3, #8]
 8000f30:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000f34:	f023 0307 	bic.w	r3, r3, #7
 8000f38:	683a      	ldr	r2, [r7, #0]
 8000f3a:	431a      	orrs	r2, r3
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	609a      	str	r2, [r3, #8]
}
 8000f40:	bf00      	nop
 8000f42:	370c      	adds	r7, #12
 8000f44:	46bd      	mov	sp, r7
 8000f46:	bc80      	pop	{r7}
 8000f48:	4770      	bx	lr

08000f4a <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 8000f4a:	b480      	push	{r7}
 8000f4c:	b083      	sub	sp, #12
 8000f4e:	af00      	add	r7, sp, #0
 8000f50:	6078      	str	r0, [r7, #4]
 8000f52:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	685b      	ldr	r3, [r3, #4]
 8000f58:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8000f5c:	683b      	ldr	r3, [r7, #0]
 8000f5e:	431a      	orrs	r2, r3
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	605a      	str	r2, [r3, #4]
}
 8000f64:	bf00      	nop
 8000f66:	370c      	adds	r7, #12
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bc80      	pop	{r7}
 8000f6c:	4770      	bx	lr

08000f6e <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 8000f6e:	b480      	push	{r7}
 8000f70:	b083      	sub	sp, #12
 8000f72:	af00      	add	r7, sp, #0
 8000f74:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	689b      	ldr	r3, [r3, #8]
 8000f7a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	609a      	str	r2, [r3, #8]
}
 8000f82:	bf00      	nop
 8000f84:	370c      	adds	r7, #12
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bc80      	pop	{r7}
 8000f8a:	4770      	bx	lr

08000f8c <LL_TIM_EnableIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	b083      	sub	sp, #12
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	68db      	ldr	r3, [r3, #12]
 8000f98:	f043 0201 	orr.w	r2, r3, #1
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	60da      	str	r2, [r3, #12]
}
 8000fa0:	bf00      	nop
 8000fa2:	370c      	adds	r7, #12
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bc80      	pop	{r7}
 8000fa8:	4770      	bx	lr
	...

08000fac <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
  *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000fac:	b480      	push	{r7}
 8000fae:	b085      	sub	sp, #20
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8000fb4:	4b08      	ldr	r3, [pc, #32]	; (8000fd8 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000fb6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000fb8:	4907      	ldr	r1, [pc, #28]	; (8000fd8 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	4313      	orrs	r3, r2
 8000fbe:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8000fc0:	4b05      	ldr	r3, [pc, #20]	; (8000fd8 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000fc2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	4013      	ands	r3, r2
 8000fc8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000fca:	68fb      	ldr	r3, [r7, #12]
}
 8000fcc:	bf00      	nop
 8000fce:	3714      	adds	r7, #20
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bc80      	pop	{r7}
 8000fd4:	4770      	bx	lr
 8000fd6:	bf00      	nop
 8000fd8:	40023800 	.word	0x40023800

08000fdc <HAL_GPIO_EXTI_Callback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{ // Strobe CHK
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b082      	sub	sp, #8
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin & STROBE0_Pin)
 8000fe6:	88fb      	ldrh	r3, [r7, #6]
 8000fe8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d00c      	beq.n	800100a <HAL_GPIO_EXTI_Callback+0x2e>
	{
		HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 8000ff0:	2101      	movs	r1, #1
 8000ff2:	4844      	ldr	r0, [pc, #272]	; (8001104 <HAL_GPIO_EXTI_Callback+0x128>)
 8000ff4:	f004 fa37 	bl	8005466 <HAL_GPIO_TogglePin>
		stb_chk0 = 1;
 8000ff8:	4b43      	ldr	r3, [pc, #268]	; (8001108 <HAL_GPIO_EXTI_Callback+0x12c>)
 8000ffa:	2201      	movs	r2, #1
 8000ffc:	701a      	strb	r2, [r3, #0]
		stb_cnt0++;
 8000ffe:	4b43      	ldr	r3, [pc, #268]	; (800110c <HAL_GPIO_EXTI_Callback+0x130>)
 8001000:	881b      	ldrh	r3, [r3, #0]
 8001002:	3301      	adds	r3, #1
 8001004:	b29a      	uxth	r2, r3
 8001006:	4b41      	ldr	r3, [pc, #260]	; (800110c <HAL_GPIO_EXTI_Callback+0x130>)
 8001008:	801a      	strh	r2, [r3, #0]
	}
	if (GPIO_Pin & STROBE1_Pin)
 800100a:	88fb      	ldrh	r3, [r7, #6]
 800100c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001010:	2b00      	cmp	r3, #0
 8001012:	d00c      	beq.n	800102e <HAL_GPIO_EXTI_Callback+0x52>
	{
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001014:	2180      	movs	r1, #128	; 0x80
 8001016:	483b      	ldr	r0, [pc, #236]	; (8001104 <HAL_GPIO_EXTI_Callback+0x128>)
 8001018:	f004 fa25 	bl	8005466 <HAL_GPIO_TogglePin>
		stb_chk1 = 1;
 800101c:	4b3c      	ldr	r3, [pc, #240]	; (8001110 <HAL_GPIO_EXTI_Callback+0x134>)
 800101e:	2201      	movs	r2, #1
 8001020:	701a      	strb	r2, [r3, #0]
		stb_cnt1++;
 8001022:	4b3c      	ldr	r3, [pc, #240]	; (8001114 <HAL_GPIO_EXTI_Callback+0x138>)
 8001024:	881b      	ldrh	r3, [r3, #0]
 8001026:	3301      	adds	r3, #1
 8001028:	b29a      	uxth	r2, r3
 800102a:	4b3a      	ldr	r3, [pc, #232]	; (8001114 <HAL_GPIO_EXTI_Callback+0x138>)
 800102c:	801a      	strh	r2, [r3, #0]
	}
	if (GPIO_Pin & STROBE2_Pin)
 800102e:	88fb      	ldrh	r3, [r7, #6]
 8001030:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001034:	2b00      	cmp	r3, #0
 8001036:	d00d      	beq.n	8001054 <HAL_GPIO_EXTI_Callback+0x78>
	{
		HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 8001038:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800103c:	4831      	ldr	r0, [pc, #196]	; (8001104 <HAL_GPIO_EXTI_Callback+0x128>)
 800103e:	f004 fa12 	bl	8005466 <HAL_GPIO_TogglePin>
		stb_chk2 = 1;
 8001042:	4b35      	ldr	r3, [pc, #212]	; (8001118 <HAL_GPIO_EXTI_Callback+0x13c>)
 8001044:	2201      	movs	r2, #1
 8001046:	701a      	strb	r2, [r3, #0]
		stb_cnt2++;
 8001048:	4b34      	ldr	r3, [pc, #208]	; (800111c <HAL_GPIO_EXTI_Callback+0x140>)
 800104a:	881b      	ldrh	r3, [r3, #0]
 800104c:	3301      	adds	r3, #1
 800104e:	b29a      	uxth	r2, r3
 8001050:	4b32      	ldr	r3, [pc, #200]	; (800111c <HAL_GPIO_EXTI_Callback+0x140>)
 8001052:	801a      	strh	r2, [r3, #0]
	}
	if (GPIO_Pin & STROBE3_Pin)
 8001054:	88fb      	ldrh	r3, [r7, #6]
 8001056:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800105a:	2b00      	cmp	r3, #0
 800105c:	d008      	beq.n	8001070 <HAL_GPIO_EXTI_Callback+0x94>
	{
		stb_chk3 = 1;
 800105e:	4b30      	ldr	r3, [pc, #192]	; (8001120 <HAL_GPIO_EXTI_Callback+0x144>)
 8001060:	2201      	movs	r2, #1
 8001062:	701a      	strb	r2, [r3, #0]
		stb_cnt3++;
 8001064:	4b2f      	ldr	r3, [pc, #188]	; (8001124 <HAL_GPIO_EXTI_Callback+0x148>)
 8001066:	881b      	ldrh	r3, [r3, #0]
 8001068:	3301      	adds	r3, #1
 800106a:	b29a      	uxth	r2, r3
 800106c:	4b2d      	ldr	r3, [pc, #180]	; (8001124 <HAL_GPIO_EXTI_Callback+0x148>)
 800106e:	801a      	strh	r2, [r3, #0]
	}

	if (GPIO_Pin & STROBE_CHK_Pin)
 8001070:	88fb      	ldrh	r3, [r7, #6]
 8001072:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001076:	2b00      	cmp	r3, #0
 8001078:	d03f      	beq.n	80010fa <HAL_GPIO_EXTI_Callback+0x11e>
	{
		stb_cnt_all = stb_chk0 + stb_chk1 + stb_chk2 + stb_chk3;
 800107a:	4b23      	ldr	r3, [pc, #140]	; (8001108 <HAL_GPIO_EXTI_Callback+0x12c>)
 800107c:	781b      	ldrb	r3, [r3, #0]
 800107e:	b29a      	uxth	r2, r3
 8001080:	4b23      	ldr	r3, [pc, #140]	; (8001110 <HAL_GPIO_EXTI_Callback+0x134>)
 8001082:	781b      	ldrb	r3, [r3, #0]
 8001084:	b29b      	uxth	r3, r3
 8001086:	4413      	add	r3, r2
 8001088:	b29a      	uxth	r2, r3
 800108a:	4b23      	ldr	r3, [pc, #140]	; (8001118 <HAL_GPIO_EXTI_Callback+0x13c>)
 800108c:	781b      	ldrb	r3, [r3, #0]
 800108e:	b29b      	uxth	r3, r3
 8001090:	4413      	add	r3, r2
 8001092:	b29a      	uxth	r2, r3
 8001094:	4b22      	ldr	r3, [pc, #136]	; (8001120 <HAL_GPIO_EXTI_Callback+0x144>)
 8001096:	781b      	ldrb	r3, [r3, #0]
 8001098:	b29b      	uxth	r3, r3
 800109a:	4413      	add	r3, r2
 800109c:	b29a      	uxth	r2, r3
 800109e:	4b22      	ldr	r3, [pc, #136]	; (8001128 <HAL_GPIO_EXTI_Callback+0x14c>)
 80010a0:	801a      	strh	r2, [r3, #0]

		sprintf((char*) usb_tx_buf, "#STROBE,%d\n", stb_cnt_all);
 80010a2:	4b21      	ldr	r3, [pc, #132]	; (8001128 <HAL_GPIO_EXTI_Callback+0x14c>)
 80010a4:	881b      	ldrh	r3, [r3, #0]
 80010a6:	461a      	mov	r2, r3
 80010a8:	4920      	ldr	r1, [pc, #128]	; (800112c <HAL_GPIO_EXTI_Callback+0x150>)
 80010aa:	4821      	ldr	r0, [pc, #132]	; (8001130 <HAL_GPIO_EXTI_Callback+0x154>)
 80010ac:	f00e f94c 	bl	800f348 <siprintf>
		CDC_Transmit_FS((uint8_t*) usb_tx_buf,
				strlen((const char*) usb_tx_buf));
 80010b0:	481f      	ldr	r0, [pc, #124]	; (8001130 <HAL_GPIO_EXTI_Callback+0x154>)
 80010b2:	f7ff f889 	bl	80001c8 <strlen>
 80010b6:	4603      	mov	r3, r0
		CDC_Transmit_FS((uint8_t*) usb_tx_buf,
 80010b8:	b29b      	uxth	r3, r3
 80010ba:	4619      	mov	r1, r3
 80010bc:	481c      	ldr	r0, [pc, #112]	; (8001130 <HAL_GPIO_EXTI_Callback+0x154>)
 80010be:	f00c ffa7 	bl	800e010 <CDC_Transmit_FS>
		stb_chk0 = 0;
 80010c2:	4b11      	ldr	r3, [pc, #68]	; (8001108 <HAL_GPIO_EXTI_Callback+0x12c>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	701a      	strb	r2, [r3, #0]
		stb_chk1 = 0;
 80010c8:	4b11      	ldr	r3, [pc, #68]	; (8001110 <HAL_GPIO_EXTI_Callback+0x134>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	701a      	strb	r2, [r3, #0]
		stb_chk2 = 0;
 80010ce:	4b12      	ldr	r3, [pc, #72]	; (8001118 <HAL_GPIO_EXTI_Callback+0x13c>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	701a      	strb	r2, [r3, #0]
		stb_chk3 = 0;
 80010d4:	4b12      	ldr	r3, [pc, #72]	; (8001120 <HAL_GPIO_EXTI_Callback+0x144>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	701a      	strb	r2, [r3, #0]

		// MARK DRIVE
		HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin, GPIO_PIN_SET);
 80010da:	2201      	movs	r2, #1
 80010dc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80010e0:	4814      	ldr	r0, [pc, #80]	; (8001134 <HAL_GPIO_EXTI_Callback+0x158>)
 80010e2:	f004 f9a8 	bl	8005436 <HAL_GPIO_WritePin>

		// AUTO FOCUS, SHUTTER PIN RESET
		HAL_GPIO_WritePin(SIG_AUTOFOCUS_GPIO_Port, SIG_AUTOFOCUS_Pin,
 80010e6:	2200      	movs	r2, #0
 80010e8:	2120      	movs	r1, #32
 80010ea:	4813      	ldr	r0, [pc, #76]	; (8001138 <HAL_GPIO_EXTI_Callback+0x15c>)
 80010ec:	f004 f9a3 	bl	8005436 <HAL_GPIO_WritePin>
				GPIO_PIN_RESET);
		HAL_GPIO_WritePin(SIG_SHUTTER_GPIO_Port, SIG_SHUTTER_Pin,
 80010f0:	2200      	movs	r2, #0
 80010f2:	2110      	movs	r1, #16
 80010f4:	4810      	ldr	r0, [pc, #64]	; (8001138 <HAL_GPIO_EXTI_Callback+0x15c>)
 80010f6:	f004 f99e 	bl	8005436 <HAL_GPIO_WritePin>
				GPIO_PIN_RESET);
	}
}
 80010fa:	bf00      	nop
 80010fc:	3708      	adds	r7, #8
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}
 8001102:	bf00      	nop
 8001104:	40020400 	.word	0x40020400
 8001108:	20000880 	.word	0x20000880
 800110c:	20000f74 	.word	0x20000f74
 8001110:	20000e10 	.word	0x20000e10
 8001114:	20000a50 	.word	0x20000a50
 8001118:	20001045 	.word	0x20001045
 800111c:	20001050 	.word	0x20001050
 8001120:	20001044 	.word	0x20001044
 8001124:	20000b26 	.word	0x20000b26
 8001128:	20000f76 	.word	0x20000f76
 800112c:	08012010 	.word	0x08012010
 8001130:	200008dc 	.word	0x200008dc
 8001134:	40021000 	.word	0x40021000
 8001138:	40021800 	.word	0x40021800

0800113c <can_transmit>:

void can_transmit(int data)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b082      	sub	sp, #8
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
	can_tx_mail_box = HAL_CAN_GetTxMailboxesFreeLevel(&hcan1);
 8001144:	4809      	ldr	r0, [pc, #36]	; (800116c <can_transmit+0x30>)
 8001146:	f002 fc6d 	bl	8003a24 <HAL_CAN_GetTxMailboxesFreeLevel>
 800114a:	4603      	mov	r3, r0
 800114c:	4a08      	ldr	r2, [pc, #32]	; (8001170 <can_transmit+0x34>)
 800114e:	6013      	str	r3, [r2, #0]
	can_tx_data[0] = data;
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	b2da      	uxtb	r2, r3
 8001154:	4b07      	ldr	r3, [pc, #28]	; (8001174 <can_transmit+0x38>)
 8001156:	701a      	strb	r2, [r3, #0]
	HAL_CAN_AddTxMessage(&hcan1, &can_tx_header, can_tx_data, &can_tx_mail_box);
 8001158:	4b05      	ldr	r3, [pc, #20]	; (8001170 <can_transmit+0x34>)
 800115a:	4a06      	ldr	r2, [pc, #24]	; (8001174 <can_transmit+0x38>)
 800115c:	4906      	ldr	r1, [pc, #24]	; (8001178 <can_transmit+0x3c>)
 800115e:	4803      	ldr	r0, [pc, #12]	; (800116c <can_transmit+0x30>)
 8001160:	f002 fb86 	bl	8003870 <HAL_CAN_AddTxMessage>
}
 8001164:	bf00      	nop
 8001166:	3708      	adds	r7, #8
 8001168:	46bd      	mov	sp, r7
 800116a:	bd80      	pop	{r7, pc}
 800116c:	20000fb8 	.word	0x20000fb8
 8001170:	20000fe0 	.word	0x20000fe0
 8001174:	20000b1c 	.word	0x20000b1c
 8001178:	20000ed8 	.word	0x20000ed8

0800117c <cds_print>:
	LL_TIM_ClearFlag_UPDATE(TIM3);
	LL_TIM_EnableCounter(TIM3);
}

void cds_print()
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b082      	sub	sp, #8
 8001180:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adc_value, 4);
 8001182:	2204      	movs	r2, #4
 8001184:	491e      	ldr	r1, [pc, #120]	; (8001200 <cds_print+0x84>)
 8001186:	481f      	ldr	r0, [pc, #124]	; (8001204 <cds_print+0x88>)
 8001188:	f001 fd4e 	bl	8002c28 <HAL_ADC_Start_DMA>
	for (int i = 0; i < 4; i++)
 800118c:	2300      	movs	r3, #0
 800118e:	607b      	str	r3, [r7, #4]
 8001190:	e008      	b.n	80011a4 <cds_print+0x28>
	{
		HAL_DMA_PollForTransfer(&hdma_adc1, HAL_DMA_FULL_TRANSFER, 1000);
 8001192:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001196:	2100      	movs	r1, #0
 8001198:	481b      	ldr	r0, [pc, #108]	; (8001208 <cds_print+0x8c>)
 800119a:	f003 f96e 	bl	800447a <HAL_DMA_PollForTransfer>
	for (int i = 0; i < 4; i++)
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	3301      	adds	r3, #1
 80011a2:	607b      	str	r3, [r7, #4]
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	2b03      	cmp	r3, #3
 80011a8:	ddf3      	ble.n	8001192 <cds_print+0x16>
	}
	HAL_ADC_Stop_DMA(&hadc1);
 80011aa:	4816      	ldr	r0, [pc, #88]	; (8001204 <cds_print+0x88>)
 80011ac:	f001 fe1a 	bl	8002de4 <HAL_ADC_Stop_DMA>
	switch (setcdsvalue)
 80011b0:	4b16      	ldr	r3, [pc, #88]	; (800120c <cds_print+0x90>)
 80011b2:	781b      	ldrb	r3, [r3, #0]
 80011b4:	3b01      	subs	r3, #1
 80011b6:	2b03      	cmp	r3, #3
 80011b8:	d80a      	bhi.n	80011d0 <cds_print+0x54>
 80011ba:	a201      	add	r2, pc, #4	; (adr r2, 80011c0 <cds_print+0x44>)
 80011bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011c0:	080011e3 	.word	0x080011e3
 80011c4:	080011e3 	.word	0x080011e3
 80011c8:	080011e3 	.word	0x080011e3
 80011cc:	080011e3 	.word	0x080011e3
	case 4:
		break;
		sprintf((char*) usb_tx_buf, "#CDS,%04d,%04d,%04d,%04d\n", adc_value[0],
				adc_value[1], adc_value[2], adc_value[3]);
	default:
		sprintf((char*) usb_tx_buf, "#CDS,%04d,%04d\n", adc_value[0],
 80011d0:	4b0b      	ldr	r3, [pc, #44]	; (8001200 <cds_print+0x84>)
 80011d2:	681a      	ldr	r2, [r3, #0]
 80011d4:	4b0a      	ldr	r3, [pc, #40]	; (8001200 <cds_print+0x84>)
 80011d6:	685b      	ldr	r3, [r3, #4]
 80011d8:	490d      	ldr	r1, [pc, #52]	; (8001210 <cds_print+0x94>)
 80011da:	480e      	ldr	r0, [pc, #56]	; (8001214 <cds_print+0x98>)
 80011dc:	f00e f8b4 	bl	800f348 <siprintf>
				adc_value[1]);
		break;
 80011e0:	e000      	b.n	80011e4 <cds_print+0x68>
		break;
 80011e2:	bf00      	nop
	}
	CDC_Transmit_FS((uint8_t*) usb_tx_buf, strlen((const char*) usb_tx_buf));
 80011e4:	480b      	ldr	r0, [pc, #44]	; (8001214 <cds_print+0x98>)
 80011e6:	f7fe ffef 	bl	80001c8 <strlen>
 80011ea:	4603      	mov	r3, r0
 80011ec:	b29b      	uxth	r3, r3
 80011ee:	4619      	mov	r1, r3
 80011f0:	4808      	ldr	r0, [pc, #32]	; (8001214 <cds_print+0x98>)
 80011f2:	f00c ff0d 	bl	800e010 <CDC_Transmit_FS>
}
 80011f6:	bf00      	nop
 80011f8:	3708      	adds	r7, #8
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	bf00      	nop
 8001200:	20000b28 	.word	0x20000b28
 8001204:	20000b38 	.word	0x20000b38
 8001208:	20000e14 	.word	0x20000e14
 800120c:	20000b24 	.word	0x20000b24
 8001210:	0801201c 	.word	0x0801201c
 8001214:	200008dc 	.word	0x200008dc

08001218 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8001218:	b590      	push	{r4, r7, lr}
 800121a:	b085      	sub	sp, #20
 800121c:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 1 */
	wheel_param_t wp;
	memcpy(&wp, (void*) (BACKUP_FLASH_ADDR), sizeof(wheel_param_t));
 800121e:	4b49      	ldr	r3, [pc, #292]	; (8001344 <main+0x12c>)
 8001220:	463c      	mov	r4, r7
 8001222:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001224:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	stb_cnt0 = 0;
 8001228:	4b47      	ldr	r3, [pc, #284]	; (8001348 <main+0x130>)
 800122a:	2200      	movs	r2, #0
 800122c:	801a      	strh	r2, [r3, #0]
	stb_cnt1 = 0;
 800122e:	4b47      	ldr	r3, [pc, #284]	; (800134c <main+0x134>)
 8001230:	2200      	movs	r2, #0
 8001232:	801a      	strh	r2, [r3, #0]
	stb_cnt2 = 0;
 8001234:	4b46      	ldr	r3, [pc, #280]	; (8001350 <main+0x138>)
 8001236:	2200      	movs	r2, #0
 8001238:	801a      	strh	r2, [r3, #0]
	stb_cnt3 = 0;
 800123a:	4b46      	ldr	r3, [pc, #280]	; (8001354 <main+0x13c>)
 800123c:	2200      	movs	r2, #0
 800123e:	801a      	strh	r2, [r3, #0]
	stb_cnt_all = 0;
 8001240:	4b45      	ldr	r3, [pc, #276]	; (8001358 <main+0x140>)
 8001242:	2200      	movs	r2, #0
 8001244:	801a      	strh	r2, [r3, #0]
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001246:	f001 fad9 	bl	80027fc <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800124a:	f000 f89d 	bl	8001388 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800124e:	f000 fb69 	bl	8001924 <MX_GPIO_Init>
	MX_DMA_Init();
 8001252:	f000 fb09 	bl	8001868 <MX_DMA_Init>
	MX_USART3_UART_Init();
 8001256:	f000 fadd 	bl	8001814 <MX_USART3_UART_Init>
	MX_USB_DEVICE_Init();
 800125a:	f00c f9a1 	bl	800d5a0 <MX_USB_DEVICE_Init>
	MX_TIM3_Init();
 800125e:	f000 fa17 	bl	8001690 <MX_TIM3_Init>
	MX_ADC1_Init();
 8001262:	f000 f8d9 	bl	8001418 <MX_ADC1_Init>
	MX_SDIO_SD_Init();
 8001266:	f000 f9bd 	bl	80015e4 <MX_SDIO_SD_Init>
	MX_TIM8_Init();
 800126a:	f000 fa51 	bl	8001710 <MX_TIM8_Init>
	MX_FATFS_Init();
 800126e:	f00a fbab 	bl	800b9c8 <MX_FATFS_Init>
	MX_SPI2_Init();
 8001272:	f000 f9d7 	bl	8001624 <MX_SPI2_Init>
	MX_CAN1_Init();
 8001276:	f000 f94b 	bl	8001510 <MX_CAN1_Init>
	MX_USART2_UART_Init();
 800127a:	f000 faa1 	bl	80017c0 <MX_USART2_UART_Init>
	/* USER CODE BEGIN 2 */
	LL_TIM_EnableIT_UPDATE(TIM3);
 800127e:	4837      	ldr	r0, [pc, #220]	; (800135c <main+0x144>)
 8001280:	f7ff fe84 	bl	8000f8c <LL_TIM_EnableIT_UPDATE>
	HAL_TIM_Encoder_Start(&htim8, TIM_CHANNEL_1); // DMI TIMER
 8001284:	2100      	movs	r1, #0
 8001286:	4836      	ldr	r0, [pc, #216]	; (8001360 <main+0x148>)
 8001288:	f007 fd3d 	bl	8008d06 <HAL_TIM_Encoder_Start>
	//udp_echoserver_init(); // UDP

	HAL_CAN_Start(&hcan1); // CANBUS
 800128c:	4835      	ldr	r0, [pc, #212]	; (8001364 <main+0x14c>)
 800128e:	f002 faab 	bl	80037e8 <HAL_CAN_Start>
	HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 8001292:	2102      	movs	r1, #2
 8001294:	4833      	ldr	r0, [pc, #204]	; (8001364 <main+0x14c>)
 8001296:	f002 fbf9 	bl	8003a8c <HAL_CAN_ActivateNotification>

	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	usb_sel_f = 0;
 800129a:	4b33      	ldr	r3, [pc, #204]	; (8001368 <main+0x150>)
 800129c:	2200      	movs	r2, #0
 800129e:	701a      	strb	r2, [r3, #0]
	run_f = 0;
 80012a0:	4b32      	ldr	r3, [pc, #200]	; (800136c <main+0x154>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	701a      	strb	r2, [r3, #0]

	while (1)
	{

		switch (usb_sel_f)
 80012a6:	4b30      	ldr	r3, [pc, #192]	; (8001368 <main+0x150>)
 80012a8:	781b      	ldrb	r3, [r3, #0]
 80012aa:	2b01      	cmp	r3, #1
 80012ac:	d11b      	bne.n	80012e6 <main+0xce>
		{
		case 1:
			CDC_Transmit_FS((uint8_t*) "Input EncoderTargetCount\r\n", 26);
 80012ae:	211a      	movs	r1, #26
 80012b0:	482f      	ldr	r0, [pc, #188]	; (8001370 <main+0x158>)
 80012b2:	f00c fead 	bl	800e010 <CDC_Transmit_FS>
			while (!enterkey_f)
 80012b6:	bf00      	nop
 80012b8:	4b2e      	ldr	r3, [pc, #184]	; (8001374 <main+0x15c>)
 80012ba:	781b      	ldrb	r3, [r3, #0]
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d0fb      	beq.n	80012b8 <main+0xa0>
			{
			}
			enterkey_f = 0;
 80012c0:	4b2c      	ldr	r3, [pc, #176]	; (8001374 <main+0x15c>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	701a      	strb	r2, [r3, #0]
			input_enc_val = atoi((char*) usb_rx_buf);
 80012c6:	482c      	ldr	r0, [pc, #176]	; (8001378 <main+0x160>)
 80012c8:	f00d fae2 	bl	800e890 <atoi>
 80012cc:	4603      	mov	r3, r0
 80012ce:	4a2b      	ldr	r2, [pc, #172]	; (800137c <main+0x164>)
 80012d0:	6013      	str	r3, [r2, #0]
			wp.enc_val_for_photo_dist = input_enc_val;
 80012d2:	4b2a      	ldr	r3, [pc, #168]	; (800137c <main+0x164>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	60fb      	str	r3, [r7, #12]
			usb_sel_f = 0;
 80012d8:	4b23      	ldr	r3, [pc, #140]	; (8001368 <main+0x150>)
 80012da:	2200      	movs	r2, #0
 80012dc:	701a      	strb	r2, [r3, #0]
			run_f = 0;
 80012de:	4b23      	ldr	r3, [pc, #140]	; (800136c <main+0x154>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	701a      	strb	r2, [r3, #0]
			break;
 80012e4:	e002      	b.n	80012ec <main+0xd4>
		default:
			usb_sel_f = 0;
 80012e6:	4b20      	ldr	r3, [pc, #128]	; (8001368 <main+0x150>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	701a      	strb	r2, [r3, #0]
		}

		if (run_f == 1)
 80012ec:	4b1f      	ldr	r3, [pc, #124]	; (800136c <main+0x154>)
 80012ee:	781b      	ldrb	r3, [r3, #0]
 80012f0:	2b01      	cmp	r3, #1
 80012f2:	d1d8      	bne.n	80012a6 <main+0x8e>
		{
			a_pls_cnt = TIM8->CNT;
 80012f4:	4b22      	ldr	r3, [pc, #136]	; (8001380 <main+0x168>)
 80012f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012f8:	461a      	mov	r2, r3
 80012fa:	4b22      	ldr	r3, [pc, #136]	; (8001384 <main+0x16c>)
 80012fc:	601a      	str	r2, [r3, #0]

			// CW CODE
			if (a_pls_cnt >= wp.enc_val_for_photo_dist && a_pls_cnt < 65500)
 80012fe:	68fa      	ldr	r2, [r7, #12]
 8001300:	4b20      	ldr	r3, [pc, #128]	; (8001384 <main+0x16c>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	429a      	cmp	r2, r3
 8001306:	dc0b      	bgt.n	8001320 <main+0x108>
 8001308:	4b1e      	ldr	r3, [pc, #120]	; (8001384 <main+0x16c>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	f64f 72db 	movw	r2, #65499	; 0xffdb
 8001310:	4293      	cmp	r3, r2
 8001312:	dc05      	bgt.n	8001320 <main+0x108>
			{
				TIM8->CNT = 0;
 8001314:	4b1a      	ldr	r3, [pc, #104]	; (8001380 <main+0x168>)
 8001316:	2200      	movs	r2, #0
 8001318:	625a      	str	r2, [r3, #36]	; 0x24
				cds_print();
 800131a:	f7ff ff2f 	bl	800117c <cds_print>
 800131e:	e00f      	b.n	8001340 <main+0x128>
				//cam_act(); // Driver Control
			}
			else if (a_pls_cnt <= 0 || a_pls_cnt > 65500)
 8001320:	4b18      	ldr	r3, [pc, #96]	; (8001384 <main+0x16c>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	2b00      	cmp	r3, #0
 8001326:	dd05      	ble.n	8001334 <main+0x11c>
 8001328:	4b16      	ldr	r3, [pc, #88]	; (8001384 <main+0x16c>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	f64f 72dc 	movw	r2, #65500	; 0xffdc
 8001330:	4293      	cmp	r3, r2
 8001332:	ddb8      	ble.n	80012a6 <main+0x8e>
			{
				a_pls_cnt = 0;
 8001334:	4b13      	ldr	r3, [pc, #76]	; (8001384 <main+0x16c>)
 8001336:	2200      	movs	r2, #0
 8001338:	601a      	str	r2, [r3, #0]
				//b_pls_cnt = 0;
				TIM8->CNT = 0;
 800133a:	4b11      	ldr	r3, [pc, #68]	; (8001380 <main+0x168>)
 800133c:	2200      	movs	r2, #0
 800133e:	625a      	str	r2, [r3, #36]	; 0x24
		switch (usb_sel_f)
 8001340:	e7b1      	b.n	80012a6 <main+0x8e>
 8001342:	bf00      	nop
 8001344:	080e0000 	.word	0x080e0000
 8001348:	20000f74 	.word	0x20000f74
 800134c:	20000a50 	.word	0x20000a50
 8001350:	20001050 	.word	0x20001050
 8001354:	20000b26 	.word	0x20000b26
 8001358:	20000f76 	.word	0x20000f76
 800135c:	40000400 	.word	0x40000400
 8001360:	20000a08 	.word	0x20000a08
 8001364:	20000fb8 	.word	0x20000fb8
 8001368:	20000558 	.word	0x20000558
 800136c:	20000548 	.word	0x20000548
 8001370:	0801202c 	.word	0x0801202c
 8001374:	20000559 	.word	0x20000559
 8001378:	200019f8 	.word	0x200019f8
 800137c:	20000554 	.word	0x20000554
 8001380:	40010400 	.word	0x40010400
 8001384:	2000054c 	.word	0x2000054c

08001388 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b092      	sub	sp, #72	; 0x48
 800138c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct =
 800138e:	f107 0318 	add.w	r3, r7, #24
 8001392:	2230      	movs	r2, #48	; 0x30
 8001394:	2100      	movs	r1, #0
 8001396:	4618      	mov	r0, r3
 8001398:	f00d fab8 	bl	800e90c <memset>
	{ 0 };
	RCC_ClkInitTypeDef RCC_ClkInitStruct =
 800139c:	1d3b      	adds	r3, r7, #4
 800139e:	2200      	movs	r2, #0
 80013a0:	601a      	str	r2, [r3, #0]
 80013a2:	605a      	str	r2, [r3, #4]
 80013a4:	609a      	str	r2, [r3, #8]
 80013a6:	60da      	str	r2, [r3, #12]
 80013a8:	611a      	str	r2, [r3, #16]
	{ 0 };

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80013aa:	2302      	movs	r3, #2
 80013ac:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013ae:	2301      	movs	r3, #1
 80013b0:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80013b2:	2310      	movs	r3, #16
 80013b4:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013b6:	2302      	movs	r3, #2
 80013b8:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80013ba:	2300      	movs	r3, #0
 80013bc:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLM = 13;
 80013be:	230d      	movs	r3, #13
 80013c0:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLN = 195;
 80013c2:	23c3      	movs	r3, #195	; 0xc3
 80013c4:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80013c6:	2302      	movs	r3, #2
 80013c8:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLQ = 5;
 80013ca:	2305      	movs	r3, #5
 80013cc:	647b      	str	r3, [r7, #68]	; 0x44
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013ce:	f107 0318 	add.w	r3, r7, #24
 80013d2:	4618      	mov	r0, r3
 80013d4:	f005 f9ce 	bl	8006774 <HAL_RCC_OscConfig>
 80013d8:	4603      	mov	r3, r0
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d001      	beq.n	80013e2 <SystemClock_Config+0x5a>
	{
		Error_Handler();
 80013de:	f000 fbb3 	bl	8001b48 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80013e2:	230f      	movs	r3, #15
 80013e4:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013e6:	2302      	movs	r3, #2
 80013e8:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013ea:	2300      	movs	r3, #0
 80013ec:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80013ee:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80013f2:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80013f4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013f8:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80013fa:	1d3b      	adds	r3, r7, #4
 80013fc:	2103      	movs	r1, #3
 80013fe:	4618      	mov	r0, r3
 8001400:	f005 fc08 	bl	8006c14 <HAL_RCC_ClockConfig>
 8001404:	4603      	mov	r3, r0
 8001406:	2b00      	cmp	r3, #0
 8001408:	d001      	beq.n	800140e <SystemClock_Config+0x86>
	{
		Error_Handler();
 800140a:	f000 fb9d 	bl	8001b48 <Error_Handler>
	}
}
 800140e:	bf00      	nop
 8001410:	3748      	adds	r7, #72	; 0x48
 8001412:	46bd      	mov	sp, r7
 8001414:	bd80      	pop	{r7, pc}
	...

08001418 <MX_ADC1_Init>:
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b084      	sub	sp, #16
 800141c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig =
 800141e:	463b      	mov	r3, r7
 8001420:	2200      	movs	r2, #0
 8001422:	601a      	str	r2, [r3, #0]
 8001424:	605a      	str	r2, [r3, #4]
 8001426:	609a      	str	r2, [r3, #8]
 8001428:	60da      	str	r2, [r3, #12]
	/* USER CODE BEGIN ADC1_Init 1 */

	/* USER CODE END ADC1_Init 1 */
	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc1.Instance = ADC1;
 800142a:	4b36      	ldr	r3, [pc, #216]	; (8001504 <MX_ADC1_Init+0xec>)
 800142c:	4a36      	ldr	r2, [pc, #216]	; (8001508 <MX_ADC1_Init+0xf0>)
 800142e:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001430:	4b34      	ldr	r3, [pc, #208]	; (8001504 <MX_ADC1_Init+0xec>)
 8001432:	2200      	movs	r2, #0
 8001434:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_10B;
 8001436:	4b33      	ldr	r3, [pc, #204]	; (8001504 <MX_ADC1_Init+0xec>)
 8001438:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800143c:	609a      	str	r2, [r3, #8]
	hadc1.Init.ScanConvMode = ENABLE;
 800143e:	4b31      	ldr	r3, [pc, #196]	; (8001504 <MX_ADC1_Init+0xec>)
 8001440:	2201      	movs	r2, #1
 8001442:	611a      	str	r2, [r3, #16]
	hadc1.Init.ContinuousConvMode = DISABLE;
 8001444:	4b2f      	ldr	r3, [pc, #188]	; (8001504 <MX_ADC1_Init+0xec>)
 8001446:	2200      	movs	r2, #0
 8001448:	761a      	strb	r2, [r3, #24]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 800144a:	4b2e      	ldr	r3, [pc, #184]	; (8001504 <MX_ADC1_Init+0xec>)
 800144c:	2200      	movs	r2, #0
 800144e:	f883 2020 	strb.w	r2, [r3, #32]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001452:	4b2c      	ldr	r3, [pc, #176]	; (8001504 <MX_ADC1_Init+0xec>)
 8001454:	2200      	movs	r2, #0
 8001456:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001458:	4b2a      	ldr	r3, [pc, #168]	; (8001504 <MX_ADC1_Init+0xec>)
 800145a:	4a2c      	ldr	r2, [pc, #176]	; (800150c <MX_ADC1_Init+0xf4>)
 800145c:	629a      	str	r2, [r3, #40]	; 0x28
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800145e:	4b29      	ldr	r3, [pc, #164]	; (8001504 <MX_ADC1_Init+0xec>)
 8001460:	2200      	movs	r2, #0
 8001462:	60da      	str	r2, [r3, #12]
	hadc1.Init.NbrOfConversion = 4;
 8001464:	4b27      	ldr	r3, [pc, #156]	; (8001504 <MX_ADC1_Init+0xec>)
 8001466:	2204      	movs	r2, #4
 8001468:	61da      	str	r2, [r3, #28]
	hadc1.Init.DMAContinuousRequests = DISABLE;
 800146a:	4b26      	ldr	r3, [pc, #152]	; (8001504 <MX_ADC1_Init+0xec>)
 800146c:	2200      	movs	r2, #0
 800146e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001472:	4b24      	ldr	r3, [pc, #144]	; (8001504 <MX_ADC1_Init+0xec>)
 8001474:	2201      	movs	r2, #1
 8001476:	615a      	str	r2, [r3, #20]
	if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001478:	4822      	ldr	r0, [pc, #136]	; (8001504 <MX_ADC1_Init+0xec>)
 800147a:	f001 fa51 	bl	8002920 <HAL_ADC_Init>
 800147e:	4603      	mov	r3, r0
 8001480:	2b00      	cmp	r3, #0
 8001482:	d001      	beq.n	8001488 <MX_ADC1_Init+0x70>
	{
		Error_Handler();
 8001484:	f000 fb60 	bl	8001b48 <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_3;
 8001488:	2303      	movs	r3, #3
 800148a:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 1;
 800148c:	2301      	movs	r3, #1
 800148e:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001490:	2300      	movs	r3, #0
 8001492:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001494:	463b      	mov	r3, r7
 8001496:	4619      	mov	r1, r3
 8001498:	481a      	ldr	r0, [pc, #104]	; (8001504 <MX_ADC1_Init+0xec>)
 800149a:	f001 fd19 	bl	8002ed0 <HAL_ADC_ConfigChannel>
 800149e:	4603      	mov	r3, r0
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d001      	beq.n	80014a8 <MX_ADC1_Init+0x90>
	{
		Error_Handler();
 80014a4:	f000 fb50 	bl	8001b48 <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_4;
 80014a8:	2304      	movs	r3, #4
 80014aa:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 2;
 80014ac:	2302      	movs	r3, #2
 80014ae:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80014b0:	463b      	mov	r3, r7
 80014b2:	4619      	mov	r1, r3
 80014b4:	4813      	ldr	r0, [pc, #76]	; (8001504 <MX_ADC1_Init+0xec>)
 80014b6:	f001 fd0b 	bl	8002ed0 <HAL_ADC_ConfigChannel>
 80014ba:	4603      	mov	r3, r0
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d001      	beq.n	80014c4 <MX_ADC1_Init+0xac>
	{
		Error_Handler();
 80014c0:	f000 fb42 	bl	8001b48 <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_5;
 80014c4:	2305      	movs	r3, #5
 80014c6:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 3;
 80014c8:	2303      	movs	r3, #3
 80014ca:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80014cc:	463b      	mov	r3, r7
 80014ce:	4619      	mov	r1, r3
 80014d0:	480c      	ldr	r0, [pc, #48]	; (8001504 <MX_ADC1_Init+0xec>)
 80014d2:	f001 fcfd 	bl	8002ed0 <HAL_ADC_ConfigChannel>
 80014d6:	4603      	mov	r3, r0
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d001      	beq.n	80014e0 <MX_ADC1_Init+0xc8>
	{
		Error_Handler();
 80014dc:	f000 fb34 	bl	8001b48 <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_6;
 80014e0:	2306      	movs	r3, #6
 80014e2:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 4;
 80014e4:	2304      	movs	r3, #4
 80014e6:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80014e8:	463b      	mov	r3, r7
 80014ea:	4619      	mov	r1, r3
 80014ec:	4805      	ldr	r0, [pc, #20]	; (8001504 <MX_ADC1_Init+0xec>)
 80014ee:	f001 fcef 	bl	8002ed0 <HAL_ADC_ConfigChannel>
 80014f2:	4603      	mov	r3, r0
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d001      	beq.n	80014fc <MX_ADC1_Init+0xe4>
	{
		Error_Handler();
 80014f8:	f000 fb26 	bl	8001b48 <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 80014fc:	bf00      	nop
 80014fe:	3710      	adds	r7, #16
 8001500:	46bd      	mov	sp, r7
 8001502:	bd80      	pop	{r7, pc}
 8001504:	20000b38 	.word	0x20000b38
 8001508:	40012000 	.word	0x40012000
 800150c:	0f000001 	.word	0x0f000001

08001510 <MX_CAN1_Init>:
 * @brief CAN1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_CAN1_Init(void)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b08a      	sub	sp, #40	; 0x28
 8001514:	af00      	add	r7, sp, #0
	/* USER CODE END CAN1_Init 0 */

	/* USER CODE BEGIN CAN1_Init 1 */

	/* USER CODE END CAN1_Init 1 */
	hcan1.Instance = CAN1;
 8001516:	4b30      	ldr	r3, [pc, #192]	; (80015d8 <MX_CAN1_Init+0xc8>)
 8001518:	4a30      	ldr	r2, [pc, #192]	; (80015dc <MX_CAN1_Init+0xcc>)
 800151a:	601a      	str	r2, [r3, #0]
	hcan1.Init.Prescaler = 3;
 800151c:	4b2e      	ldr	r3, [pc, #184]	; (80015d8 <MX_CAN1_Init+0xc8>)
 800151e:	2203      	movs	r2, #3
 8001520:	605a      	str	r2, [r3, #4]
	hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001522:	4b2d      	ldr	r3, [pc, #180]	; (80015d8 <MX_CAN1_Init+0xc8>)
 8001524:	2200      	movs	r2, #0
 8001526:	609a      	str	r2, [r3, #8]
	hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001528:	4b2b      	ldr	r3, [pc, #172]	; (80015d8 <MX_CAN1_Init+0xc8>)
 800152a:	2200      	movs	r2, #0
 800152c:	60da      	str	r2, [r3, #12]
	hcan1.Init.TimeSeg1 = CAN_BS1_8TQ;
 800152e:	4b2a      	ldr	r3, [pc, #168]	; (80015d8 <MX_CAN1_Init+0xc8>)
 8001530:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 8001534:	611a      	str	r2, [r3, #16]
	hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8001536:	4b28      	ldr	r3, [pc, #160]	; (80015d8 <MX_CAN1_Init+0xc8>)
 8001538:	2200      	movs	r2, #0
 800153a:	615a      	str	r2, [r3, #20]
	hcan1.Init.TimeTriggeredMode = DISABLE;
 800153c:	4b26      	ldr	r3, [pc, #152]	; (80015d8 <MX_CAN1_Init+0xc8>)
 800153e:	2200      	movs	r2, #0
 8001540:	761a      	strb	r2, [r3, #24]
	hcan1.Init.AutoBusOff = DISABLE;
 8001542:	4b25      	ldr	r3, [pc, #148]	; (80015d8 <MX_CAN1_Init+0xc8>)
 8001544:	2200      	movs	r2, #0
 8001546:	765a      	strb	r2, [r3, #25]
	hcan1.Init.AutoWakeUp = DISABLE;
 8001548:	4b23      	ldr	r3, [pc, #140]	; (80015d8 <MX_CAN1_Init+0xc8>)
 800154a:	2200      	movs	r2, #0
 800154c:	769a      	strb	r2, [r3, #26]
	hcan1.Init.AutoRetransmission = DISABLE;
 800154e:	4b22      	ldr	r3, [pc, #136]	; (80015d8 <MX_CAN1_Init+0xc8>)
 8001550:	2200      	movs	r2, #0
 8001552:	76da      	strb	r2, [r3, #27]
	hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001554:	4b20      	ldr	r3, [pc, #128]	; (80015d8 <MX_CAN1_Init+0xc8>)
 8001556:	2200      	movs	r2, #0
 8001558:	771a      	strb	r2, [r3, #28]
	hcan1.Init.TransmitFifoPriority = DISABLE;
 800155a:	4b1f      	ldr	r3, [pc, #124]	; (80015d8 <MX_CAN1_Init+0xc8>)
 800155c:	2200      	movs	r2, #0
 800155e:	775a      	strb	r2, [r3, #29]
	if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001560:	481d      	ldr	r0, [pc, #116]	; (80015d8 <MX_CAN1_Init+0xc8>)
 8001562:	f001 ff66 	bl	8003432 <HAL_CAN_Init>
 8001566:	4603      	mov	r3, r0
 8001568:	2b00      	cmp	r3, #0
 800156a:	d001      	beq.n	8001570 <MX_CAN1_Init+0x60>
	{
		Error_Handler();
 800156c:	f000 faec 	bl	8001b48 <Error_Handler>
	}
	/* USER CODE BEGIN CAN1_Init 2 */
	sFilterConfig.FilterBank = 0;
 8001570:	2300      	movs	r3, #0
 8001572:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8001574:	2300      	movs	r3, #0
 8001576:	61bb      	str	r3, [r7, #24]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8001578:	2301      	movs	r3, #1
 800157a:	61fb      	str	r3, [r7, #28]
	sFilterConfig.FilterIdHigh = 0x0000 << 5;
 800157c:	2300      	movs	r3, #0
 800157e:	603b      	str	r3, [r7, #0]
	sFilterConfig.FilterIdLow = 0x0000;
 8001580:	2300      	movs	r3, #0
 8001582:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterMaskIdHigh = 0x0000 << 5;
 8001584:	2300      	movs	r3, #0
 8001586:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterMaskIdLow = 0x0000;
 8001588:	2300      	movs	r3, #0
 800158a:	60fb      	str	r3, [r7, #12]
	//sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
	sFilterConfig.FilterFIFOAssignment = 0;
 800158c:	2300      	movs	r3, #0
 800158e:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterActivation = ENABLE;
 8001590:	2301      	movs	r3, #1
 8001592:	623b      	str	r3, [r7, #32]
	//sFilterConfig.SlaveStartFilterBank = 14;
	sFilterConfig.SlaveStartFilterBank = 0;
 8001594:	2300      	movs	r3, #0
 8001596:	627b      	str	r3, [r7, #36]	; 0x24

	if (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) != HAL_OK)
 8001598:	463b      	mov	r3, r7
 800159a:	4619      	mov	r1, r3
 800159c:	480e      	ldr	r0, [pc, #56]	; (80015d8 <MX_CAN1_Init+0xc8>)
 800159e:	f002 f843 	bl	8003628 <HAL_CAN_ConfigFilter>
 80015a2:	4603      	mov	r3, r0
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d001      	beq.n	80015ac <MX_CAN1_Init+0x9c>
	{
		/* Filter configuration Error */
		Error_Handler();
 80015a8:	f000 face 	bl	8001b48 <Error_Handler>
	}

	/*##-5- Configure Transmission process #####################################*/
	can_tx_header.StdId = 0x01;
 80015ac:	4b0c      	ldr	r3, [pc, #48]	; (80015e0 <MX_CAN1_Init+0xd0>)
 80015ae:	2201      	movs	r2, #1
 80015b0:	601a      	str	r2, [r3, #0]
	can_tx_header.ExtId = 0x01;
 80015b2:	4b0b      	ldr	r3, [pc, #44]	; (80015e0 <MX_CAN1_Init+0xd0>)
 80015b4:	2201      	movs	r2, #1
 80015b6:	605a      	str	r2, [r3, #4]
	can_tx_header.RTR = CAN_RTR_DATA;
 80015b8:	4b09      	ldr	r3, [pc, #36]	; (80015e0 <MX_CAN1_Init+0xd0>)
 80015ba:	2200      	movs	r2, #0
 80015bc:	60da      	str	r2, [r3, #12]
	can_tx_header.IDE = CAN_ID_STD;
 80015be:	4b08      	ldr	r3, [pc, #32]	; (80015e0 <MX_CAN1_Init+0xd0>)
 80015c0:	2200      	movs	r2, #0
 80015c2:	609a      	str	r2, [r3, #8]
	can_tx_header.DLC = 8;
 80015c4:	4b06      	ldr	r3, [pc, #24]	; (80015e0 <MX_CAN1_Init+0xd0>)
 80015c6:	2208      	movs	r2, #8
 80015c8:	611a      	str	r2, [r3, #16]
	can_tx_header.TransmitGlobalTime = DISABLE;
 80015ca:	4b05      	ldr	r3, [pc, #20]	; (80015e0 <MX_CAN1_Init+0xd0>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	751a      	strb	r2, [r3, #20]
	/* USER CODE END CAN1_Init 2 */

}
 80015d0:	bf00      	nop
 80015d2:	3728      	adds	r7, #40	; 0x28
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bd80      	pop	{r7, pc}
 80015d8:	20000fb8 	.word	0x20000fb8
 80015dc:	40006400 	.word	0x40006400
 80015e0:	20000ed8 	.word	0x20000ed8

080015e4 <MX_SDIO_SD_Init>:
 * @brief SDIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_SDIO_SD_Init(void)
{
 80015e4:	b480      	push	{r7}
 80015e6:	af00      	add	r7, sp, #0
	/* USER CODE END SDIO_Init 0 */

	/* USER CODE BEGIN SDIO_Init 1 */

	/* USER CODE END SDIO_Init 1 */
	hsd.Instance = SDIO;
 80015e8:	4b0c      	ldr	r3, [pc, #48]	; (800161c <MX_SDIO_SD_Init+0x38>)
 80015ea:	4a0d      	ldr	r2, [pc, #52]	; (8001620 <MX_SDIO_SD_Init+0x3c>)
 80015ec:	601a      	str	r2, [r3, #0]
	hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 80015ee:	4b0b      	ldr	r3, [pc, #44]	; (800161c <MX_SDIO_SD_Init+0x38>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	605a      	str	r2, [r3, #4]
	hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 80015f4:	4b09      	ldr	r3, [pc, #36]	; (800161c <MX_SDIO_SD_Init+0x38>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	609a      	str	r2, [r3, #8]
	hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 80015fa:	4b08      	ldr	r3, [pc, #32]	; (800161c <MX_SDIO_SD_Init+0x38>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	60da      	str	r2, [r3, #12]
	hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8001600:	4b06      	ldr	r3, [pc, #24]	; (800161c <MX_SDIO_SD_Init+0x38>)
 8001602:	2200      	movs	r2, #0
 8001604:	611a      	str	r2, [r3, #16]
	hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8001606:	4b05      	ldr	r3, [pc, #20]	; (800161c <MX_SDIO_SD_Init+0x38>)
 8001608:	2200      	movs	r2, #0
 800160a:	615a      	str	r2, [r3, #20]
	hsd.Init.ClockDiv = 1;
 800160c:	4b03      	ldr	r3, [pc, #12]	; (800161c <MX_SDIO_SD_Init+0x38>)
 800160e:	2201      	movs	r2, #1
 8001610:	619a      	str	r2, [r3, #24]
	/* USER CODE BEGIN SDIO_Init 2 */

	/* USER CODE END SDIO_Init 2 */

}
 8001612:	bf00      	nop
 8001614:	46bd      	mov	sp, r7
 8001616:	bc80      	pop	{r7}
 8001618:	4770      	bx	lr
 800161a:	bf00      	nop
 800161c:	20000ef0 	.word	0x20000ef0
 8001620:	40012c00 	.word	0x40012c00

08001624 <MX_SPI2_Init>:
 * @brief SPI2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI2_Init(void)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI2_Init 1 */

	/* USER CODE END SPI2_Init 1 */
	/* SPI2 parameter configuration*/
	hspi2.Instance = SPI2;
 8001628:	4b17      	ldr	r3, [pc, #92]	; (8001688 <MX_SPI2_Init+0x64>)
 800162a:	4a18      	ldr	r2, [pc, #96]	; (800168c <MX_SPI2_Init+0x68>)
 800162c:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 800162e:	4b16      	ldr	r3, [pc, #88]	; (8001688 <MX_SPI2_Init+0x64>)
 8001630:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001634:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001636:	4b14      	ldr	r3, [pc, #80]	; (8001688 <MX_SPI2_Init+0x64>)
 8001638:	2200      	movs	r2, #0
 800163a:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800163c:	4b12      	ldr	r3, [pc, #72]	; (8001688 <MX_SPI2_Init+0x64>)
 800163e:	2200      	movs	r2, #0
 8001640:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001642:	4b11      	ldr	r3, [pc, #68]	; (8001688 <MX_SPI2_Init+0x64>)
 8001644:	2200      	movs	r2, #0
 8001646:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001648:	4b0f      	ldr	r3, [pc, #60]	; (8001688 <MX_SPI2_Init+0x64>)
 800164a:	2200      	movs	r2, #0
 800164c:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 800164e:	4b0e      	ldr	r3, [pc, #56]	; (8001688 <MX_SPI2_Init+0x64>)
 8001650:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001654:	619a      	str	r2, [r3, #24]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001656:	4b0c      	ldr	r3, [pc, #48]	; (8001688 <MX_SPI2_Init+0x64>)
 8001658:	2200      	movs	r2, #0
 800165a:	61da      	str	r2, [r3, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800165c:	4b0a      	ldr	r3, [pc, #40]	; (8001688 <MX_SPI2_Init+0x64>)
 800165e:	2200      	movs	r2, #0
 8001660:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001662:	4b09      	ldr	r3, [pc, #36]	; (8001688 <MX_SPI2_Init+0x64>)
 8001664:	2200      	movs	r2, #0
 8001666:	625a      	str	r2, [r3, #36]	; 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001668:	4b07      	ldr	r3, [pc, #28]	; (8001688 <MX_SPI2_Init+0x64>)
 800166a:	2200      	movs	r2, #0
 800166c:	629a      	str	r2, [r3, #40]	; 0x28
	hspi2.Init.CRCPolynomial = 10;
 800166e:	4b06      	ldr	r3, [pc, #24]	; (8001688 <MX_SPI2_Init+0x64>)
 8001670:	220a      	movs	r2, #10
 8001672:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001674:	4804      	ldr	r0, [pc, #16]	; (8001688 <MX_SPI2_Init+0x64>)
 8001676:	f007 f8f9 	bl	800886c <HAL_SPI_Init>
 800167a:	4603      	mov	r3, r0
 800167c:	2b00      	cmp	r3, #0
 800167e:	d001      	beq.n	8001684 <MX_SPI2_Init+0x60>
	{
		Error_Handler();
 8001680:	f000 fa62 	bl	8001b48 <Error_Handler>
	}
	/* USER CODE BEGIN SPI2_Init 2 */

	/* USER CODE END SPI2_Init 2 */

}
 8001684:	bf00      	nop
 8001686:	bd80      	pop	{r7, pc}
 8001688:	20000884 	.word	0x20000884
 800168c:	40003800 	.word	0x40003800

08001690 <MX_TIM3_Init>:
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b086      	sub	sp, #24
 8001694:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	LL_TIM_InitTypeDef TIM_InitStruct =
 8001696:	1d3b      	adds	r3, r7, #4
 8001698:	2200      	movs	r2, #0
 800169a:	601a      	str	r2, [r3, #0]
 800169c:	605a      	str	r2, [r3, #4]
 800169e:	609a      	str	r2, [r3, #8]
 80016a0:	60da      	str	r2, [r3, #12]
 80016a2:	611a      	str	r2, [r3, #16]
	{ 0 };

	/* Peripheral clock enable */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 80016a4:	2002      	movs	r0, #2
 80016a6:	f7ff fc81 	bl	8000fac <LL_APB1_GRP1_EnableClock>

	/* TIM3 interrupt Init */
	NVIC_SetPriority(TIM3_IRQn,
 80016aa:	f7ff fba5 	bl	8000df8 <__NVIC_GetPriorityGrouping>
 80016ae:	4603      	mov	r3, r0
 80016b0:	2200      	movs	r2, #0
 80016b2:	2101      	movs	r1, #1
 80016b4:	4618      	mov	r0, r3
 80016b6:	f7ff fbf3 	bl	8000ea0 <NVIC_EncodePriority>
 80016ba:	4603      	mov	r3, r0
 80016bc:	4619      	mov	r1, r3
 80016be:	201d      	movs	r0, #29
 80016c0:	f7ff fbc4 	bl	8000e4c <__NVIC_SetPriority>
			NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 1, 0));
	NVIC_EnableIRQ(TIM3_IRQn);
 80016c4:	201d      	movs	r0, #29
 80016c6:	f7ff fba5 	bl	8000e14 <__NVIC_EnableIRQ>

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	TIM_InitStruct.Prescaler = 5999;
 80016ca:	f241 736f 	movw	r3, #5999	; 0x176f
 80016ce:	80bb      	strh	r3, [r7, #4]
	TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80016d0:	2300      	movs	r3, #0
 80016d2:	60bb      	str	r3, [r7, #8]
	TIM_InitStruct.Autoreload = 99;
 80016d4:	2363      	movs	r3, #99	; 0x63
 80016d6:	60fb      	str	r3, [r7, #12]
	TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80016d8:	2300      	movs	r3, #0
 80016da:	613b      	str	r3, [r7, #16]
	LL_TIM_Init(TIM3, &TIM_InitStruct);
 80016dc:	1d3b      	adds	r3, r7, #4
 80016de:	4619      	mov	r1, r3
 80016e0:	480a      	ldr	r0, [pc, #40]	; (800170c <MX_TIM3_Init+0x7c>)
 80016e2:	f008 fdd9 	bl	800a298 <LL_TIM_Init>
	LL_TIM_DisableARRPreload(TIM3);
 80016e6:	4809      	ldr	r0, [pc, #36]	; (800170c <MX_TIM3_Init+0x7c>)
 80016e8:	f7ff fc0c 	bl	8000f04 <LL_TIM_DisableARRPreload>
	LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 80016ec:	2100      	movs	r1, #0
 80016ee:	4807      	ldr	r0, [pc, #28]	; (800170c <MX_TIM3_Init+0x7c>)
 80016f0:	f7ff fc17 	bl	8000f22 <LL_TIM_SetClockSource>
	LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 80016f4:	2100      	movs	r1, #0
 80016f6:	4805      	ldr	r0, [pc, #20]	; (800170c <MX_TIM3_Init+0x7c>)
 80016f8:	f7ff fc27 	bl	8000f4a <LL_TIM_SetTriggerOutput>
	LL_TIM_DisableMasterSlaveMode(TIM3);
 80016fc:	4803      	ldr	r0, [pc, #12]	; (800170c <MX_TIM3_Init+0x7c>)
 80016fe:	f7ff fc36 	bl	8000f6e <LL_TIM_DisableMasterSlaveMode>
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */

}
 8001702:	bf00      	nop
 8001704:	3718      	adds	r7, #24
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}
 800170a:	bf00      	nop
 800170c:	40000400 	.word	0x40000400

08001710 <MX_TIM8_Init>:
 * @brief TIM8 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM8_Init(void)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b08c      	sub	sp, #48	; 0x30
 8001714:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM8_Init 0 */

	/* USER CODE END TIM8_Init 0 */

	TIM_Encoder_InitTypeDef sConfig =
 8001716:	f107 030c 	add.w	r3, r7, #12
 800171a:	2224      	movs	r2, #36	; 0x24
 800171c:	2100      	movs	r1, #0
 800171e:	4618      	mov	r0, r3
 8001720:	f00d f8f4 	bl	800e90c <memset>
	{ 0 };
	TIM_MasterConfigTypeDef sMasterConfig =
 8001724:	1d3b      	adds	r3, r7, #4
 8001726:	2200      	movs	r2, #0
 8001728:	601a      	str	r2, [r3, #0]
 800172a:	605a      	str	r2, [r3, #4]
	{ 0 };

	/* USER CODE BEGIN TIM8_Init 1 */

	/* USER CODE END TIM8_Init 1 */
	htim8.Instance = TIM8;
 800172c:	4b22      	ldr	r3, [pc, #136]	; (80017b8 <MX_TIM8_Init+0xa8>)
 800172e:	4a23      	ldr	r2, [pc, #140]	; (80017bc <MX_TIM8_Init+0xac>)
 8001730:	601a      	str	r2, [r3, #0]
	htim8.Init.Prescaler = 0;
 8001732:	4b21      	ldr	r3, [pc, #132]	; (80017b8 <MX_TIM8_Init+0xa8>)
 8001734:	2200      	movs	r2, #0
 8001736:	605a      	str	r2, [r3, #4]
	htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001738:	4b1f      	ldr	r3, [pc, #124]	; (80017b8 <MX_TIM8_Init+0xa8>)
 800173a:	2200      	movs	r2, #0
 800173c:	609a      	str	r2, [r3, #8]
	htim8.Init.Period = 65535;
 800173e:	4b1e      	ldr	r3, [pc, #120]	; (80017b8 <MX_TIM8_Init+0xa8>)
 8001740:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001744:	60da      	str	r2, [r3, #12]
	htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001746:	4b1c      	ldr	r3, [pc, #112]	; (80017b8 <MX_TIM8_Init+0xa8>)
 8001748:	2200      	movs	r2, #0
 800174a:	611a      	str	r2, [r3, #16]
	htim8.Init.RepetitionCounter = 0;
 800174c:	4b1a      	ldr	r3, [pc, #104]	; (80017b8 <MX_TIM8_Init+0xa8>)
 800174e:	2200      	movs	r2, #0
 8001750:	615a      	str	r2, [r3, #20]
	htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001752:	4b19      	ldr	r3, [pc, #100]	; (80017b8 <MX_TIM8_Init+0xa8>)
 8001754:	2280      	movs	r2, #128	; 0x80
 8001756:	619a      	str	r2, [r3, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001758:	2301      	movs	r3, #1
 800175a:	60fb      	str	r3, [r7, #12]
	sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800175c:	2300      	movs	r3, #0
 800175e:	613b      	str	r3, [r7, #16]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001760:	2301      	movs	r3, #1
 8001762:	617b      	str	r3, [r7, #20]
	sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001764:	2300      	movs	r3, #0
 8001766:	61bb      	str	r3, [r7, #24]
	sConfig.IC1Filter = 0;
 8001768:	2300      	movs	r3, #0
 800176a:	61fb      	str	r3, [r7, #28]
	sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800176c:	2300      	movs	r3, #0
 800176e:	623b      	str	r3, [r7, #32]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001770:	2301      	movs	r3, #1
 8001772:	627b      	str	r3, [r7, #36]	; 0x24
	sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001774:	2300      	movs	r3, #0
 8001776:	62bb      	str	r3, [r7, #40]	; 0x28
	sConfig.IC2Filter = 0;
 8001778:	2300      	movs	r3, #0
 800177a:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 800177c:	f107 030c 	add.w	r3, r7, #12
 8001780:	4619      	mov	r1, r3
 8001782:	480d      	ldr	r0, [pc, #52]	; (80017b8 <MX_TIM8_Init+0xa8>)
 8001784:	f007 fa19 	bl	8008bba <HAL_TIM_Encoder_Init>
 8001788:	4603      	mov	r3, r0
 800178a:	2b00      	cmp	r3, #0
 800178c:	d001      	beq.n	8001792 <MX_TIM8_Init+0x82>
	{
		Error_Handler();
 800178e:	f000 f9db 	bl	8001b48 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001792:	2300      	movs	r3, #0
 8001794:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001796:	2300      	movs	r3, #0
 8001798:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800179a:	1d3b      	adds	r3, r7, #4
 800179c:	4619      	mov	r1, r3
 800179e:	4806      	ldr	r0, [pc, #24]	; (80017b8 <MX_TIM8_Init+0xa8>)
 80017a0:	f007 fc02 	bl	8008fa8 <HAL_TIMEx_MasterConfigSynchronization>
 80017a4:	4603      	mov	r3, r0
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d001      	beq.n	80017ae <MX_TIM8_Init+0x9e>
	{
		Error_Handler();
 80017aa:	f000 f9cd 	bl	8001b48 <Error_Handler>
	}
	/* USER CODE BEGIN TIM8_Init 2 */

	/* USER CODE END TIM8_Init 2 */

}
 80017ae:	bf00      	nop
 80017b0:	3730      	adds	r7, #48	; 0x30
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	bf00      	nop
 80017b8:	20000a08 	.word	0x20000a08
 80017bc:	40010400 	.word	0x40010400

080017c0 <MX_USART2_UART_Init>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 80017c4:	4b11      	ldr	r3, [pc, #68]	; (800180c <MX_USART2_UART_Init+0x4c>)
 80017c6:	4a12      	ldr	r2, [pc, #72]	; (8001810 <MX_USART2_UART_Init+0x50>)
 80017c8:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 80017ca:	4b10      	ldr	r3, [pc, #64]	; (800180c <MX_USART2_UART_Init+0x4c>)
 80017cc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80017d0:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80017d2:	4b0e      	ldr	r3, [pc, #56]	; (800180c <MX_USART2_UART_Init+0x4c>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 80017d8:	4b0c      	ldr	r3, [pc, #48]	; (800180c <MX_USART2_UART_Init+0x4c>)
 80017da:	2200      	movs	r2, #0
 80017dc:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 80017de:	4b0b      	ldr	r3, [pc, #44]	; (800180c <MX_USART2_UART_Init+0x4c>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 80017e4:	4b09      	ldr	r3, [pc, #36]	; (800180c <MX_USART2_UART_Init+0x4c>)
 80017e6:	220c      	movs	r2, #12
 80017e8:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017ea:	4b08      	ldr	r3, [pc, #32]	; (800180c <MX_USART2_UART_Init+0x4c>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80017f0:	4b06      	ldr	r3, [pc, #24]	; (800180c <MX_USART2_UART_Init+0x4c>)
 80017f2:	2200      	movs	r2, #0
 80017f4:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK)
 80017f6:	4805      	ldr	r0, [pc, #20]	; (800180c <MX_USART2_UART_Init+0x4c>)
 80017f8:	f007 fc50 	bl	800909c <HAL_UART_Init>
 80017fc:	4603      	mov	r3, r0
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d001      	beq.n	8001806 <MX_USART2_UART_Init+0x46>
	{
		Error_Handler();
 8001802:	f000 f9a1 	bl	8001b48 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8001806:	bf00      	nop
 8001808:	bd80      	pop	{r7, pc}
 800180a:	bf00      	nop
 800180c:	20000f78 	.word	0x20000f78
 8001810:	40004400 	.word	0x40004400

08001814 <MX_USART3_UART_Init>:
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	af00      	add	r7, sp, #0
	/* USER CODE END USART3_Init 0 */

	/* USER CODE BEGIN USART3_Init 1 */

	/* USER CODE END USART3_Init 1 */
	huart3.Instance = USART3;
 8001818:	4b11      	ldr	r3, [pc, #68]	; (8001860 <MX_USART3_UART_Init+0x4c>)
 800181a:	4a12      	ldr	r2, [pc, #72]	; (8001864 <MX_USART3_UART_Init+0x50>)
 800181c:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 115200;
 800181e:	4b10      	ldr	r3, [pc, #64]	; (8001860 <MX_USART3_UART_Init+0x4c>)
 8001820:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001824:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001826:	4b0e      	ldr	r3, [pc, #56]	; (8001860 <MX_USART3_UART_Init+0x4c>)
 8001828:	2200      	movs	r2, #0
 800182a:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 800182c:	4b0c      	ldr	r3, [pc, #48]	; (8001860 <MX_USART3_UART_Init+0x4c>)
 800182e:	2200      	movs	r2, #0
 8001830:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 8001832:	4b0b      	ldr	r3, [pc, #44]	; (8001860 <MX_USART3_UART_Init+0x4c>)
 8001834:	2200      	movs	r2, #0
 8001836:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 8001838:	4b09      	ldr	r3, [pc, #36]	; (8001860 <MX_USART3_UART_Init+0x4c>)
 800183a:	220c      	movs	r2, #12
 800183c:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800183e:	4b08      	ldr	r3, [pc, #32]	; (8001860 <MX_USART3_UART_Init+0x4c>)
 8001840:	2200      	movs	r2, #0
 8001842:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001844:	4b06      	ldr	r3, [pc, #24]	; (8001860 <MX_USART3_UART_Init+0x4c>)
 8001846:	2200      	movs	r2, #0
 8001848:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart3) != HAL_OK)
 800184a:	4805      	ldr	r0, [pc, #20]	; (8001860 <MX_USART3_UART_Init+0x4c>)
 800184c:	f007 fc26 	bl	800909c <HAL_UART_Init>
 8001850:	4603      	mov	r3, r0
 8001852:	2b00      	cmp	r3, #0
 8001854:	d001      	beq.n	800185a <MX_USART3_UART_Init+0x46>
	{
		Error_Handler();
 8001856:	f000 f977 	bl	8001b48 <Error_Handler>
	}
	/* USER CODE BEGIN USART3_Init 2 */

	/* USER CODE END USART3_Init 2 */

}
 800185a:	bf00      	nop
 800185c:	bd80      	pop	{r7, pc}
 800185e:	bf00      	nop
 8001860:	20000a54 	.word	0x20000a54
 8001864:	40004800 	.word	0x40004800

08001868 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b082      	sub	sp, #8
 800186c:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA2_CLK_ENABLE();
 800186e:	2300      	movs	r3, #0
 8001870:	607b      	str	r3, [r7, #4]
 8001872:	4b2b      	ldr	r3, [pc, #172]	; (8001920 <MX_DMA_Init+0xb8>)
 8001874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001876:	4a2a      	ldr	r2, [pc, #168]	; (8001920 <MX_DMA_Init+0xb8>)
 8001878:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800187c:	6313      	str	r3, [r2, #48]	; 0x30
 800187e:	4b28      	ldr	r3, [pc, #160]	; (8001920 <MX_DMA_Init+0xb8>)
 8001880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001882:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001886:	607b      	str	r3, [r7, #4]
 8001888:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_DMA1_CLK_ENABLE();
 800188a:	2300      	movs	r3, #0
 800188c:	603b      	str	r3, [r7, #0]
 800188e:	4b24      	ldr	r3, [pc, #144]	; (8001920 <MX_DMA_Init+0xb8>)
 8001890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001892:	4a23      	ldr	r2, [pc, #140]	; (8001920 <MX_DMA_Init+0xb8>)
 8001894:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001898:	6313      	str	r3, [r2, #48]	; 0x30
 800189a:	4b21      	ldr	r3, [pc, #132]	; (8001920 <MX_DMA_Init+0xb8>)
 800189c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800189e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80018a2:	603b      	str	r3, [r7, #0]
 80018a4:	683b      	ldr	r3, [r7, #0]

	/* DMA interrupt init */
	/* DMA1_Stream3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 1, 0);
 80018a6:	2200      	movs	r2, #0
 80018a8:	2101      	movs	r1, #1
 80018aa:	200e      	movs	r0, #14
 80018ac:	f002 fc17 	bl	80040de <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 80018b0:	200e      	movs	r0, #14
 80018b2:	f002 fc30 	bl	8004116 <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream4_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 1, 0);
 80018b6:	2200      	movs	r2, #0
 80018b8:	2101      	movs	r1, #1
 80018ba:	200f      	movs	r0, #15
 80018bc:	f002 fc0f 	bl	80040de <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 80018c0:	200f      	movs	r0, #15
 80018c2:	f002 fc28 	bl	8004116 <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream5_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 1, 0);
 80018c6:	2200      	movs	r2, #0
 80018c8:	2101      	movs	r1, #1
 80018ca:	2010      	movs	r0, #16
 80018cc:	f002 fc07 	bl	80040de <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80018d0:	2010      	movs	r0, #16
 80018d2:	f002 fc20 	bl	8004116 <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream6_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 1, 0);
 80018d6:	2200      	movs	r2, #0
 80018d8:	2101      	movs	r1, #1
 80018da:	2011      	movs	r0, #17
 80018dc:	f002 fbff 	bl	80040de <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80018e0:	2011      	movs	r0, #17
 80018e2:	f002 fc18 	bl	8004116 <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream0_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 1, 0);
 80018e6:	2200      	movs	r2, #0
 80018e8:	2101      	movs	r1, #1
 80018ea:	2038      	movs	r0, #56	; 0x38
 80018ec:	f002 fbf7 	bl	80040de <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80018f0:	2038      	movs	r0, #56	; 0x38
 80018f2:	f002 fc10 	bl	8004116 <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 1, 0);
 80018f6:	2200      	movs	r2, #0
 80018f8:	2101      	movs	r1, #1
 80018fa:	203b      	movs	r0, #59	; 0x3b
 80018fc:	f002 fbef 	bl	80040de <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8001900:	203b      	movs	r0, #59	; 0x3b
 8001902:	f002 fc08 	bl	8004116 <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream6_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 1, 0);
 8001906:	2200      	movs	r2, #0
 8001908:	2101      	movs	r1, #1
 800190a:	2045      	movs	r0, #69	; 0x45
 800190c:	f002 fbe7 	bl	80040de <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8001910:	2045      	movs	r0, #69	; 0x45
 8001912:	f002 fc00 	bl	8004116 <HAL_NVIC_EnableIRQ>

}
 8001916:	bf00      	nop
 8001918:	3708      	adds	r7, #8
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	40023800 	.word	0x40023800

08001924 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b08e      	sub	sp, #56	; 0x38
 8001928:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct =
 800192a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800192e:	2200      	movs	r2, #0
 8001930:	601a      	str	r2, [r3, #0]
 8001932:	605a      	str	r2, [r3, #4]
 8001934:	609a      	str	r2, [r3, #8]
 8001936:	60da      	str	r2, [r3, #12]
 8001938:	611a      	str	r2, [r3, #16]
	{ 0 };

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800193a:	2300      	movs	r3, #0
 800193c:	623b      	str	r3, [r7, #32]
 800193e:	4b7c      	ldr	r3, [pc, #496]	; (8001b30 <MX_GPIO_Init+0x20c>)
 8001940:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001942:	4a7b      	ldr	r2, [pc, #492]	; (8001b30 <MX_GPIO_Init+0x20c>)
 8001944:	f043 0304 	orr.w	r3, r3, #4
 8001948:	6313      	str	r3, [r2, #48]	; 0x30
 800194a:	4b79      	ldr	r3, [pc, #484]	; (8001b30 <MX_GPIO_Init+0x20c>)
 800194c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800194e:	f003 0304 	and.w	r3, r3, #4
 8001952:	623b      	str	r3, [r7, #32]
 8001954:	6a3b      	ldr	r3, [r7, #32]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8001956:	2300      	movs	r3, #0
 8001958:	61fb      	str	r3, [r7, #28]
 800195a:	4b75      	ldr	r3, [pc, #468]	; (8001b30 <MX_GPIO_Init+0x20c>)
 800195c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800195e:	4a74      	ldr	r2, [pc, #464]	; (8001b30 <MX_GPIO_Init+0x20c>)
 8001960:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001964:	6313      	str	r3, [r2, #48]	; 0x30
 8001966:	4b72      	ldr	r3, [pc, #456]	; (8001b30 <MX_GPIO_Init+0x20c>)
 8001968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800196a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800196e:	61fb      	str	r3, [r7, #28]
 8001970:	69fb      	ldr	r3, [r7, #28]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001972:	2300      	movs	r3, #0
 8001974:	61bb      	str	r3, [r7, #24]
 8001976:	4b6e      	ldr	r3, [pc, #440]	; (8001b30 <MX_GPIO_Init+0x20c>)
 8001978:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800197a:	4a6d      	ldr	r2, [pc, #436]	; (8001b30 <MX_GPIO_Init+0x20c>)
 800197c:	f043 0301 	orr.w	r3, r3, #1
 8001980:	6313      	str	r3, [r2, #48]	; 0x30
 8001982:	4b6b      	ldr	r3, [pc, #428]	; (8001b30 <MX_GPIO_Init+0x20c>)
 8001984:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001986:	f003 0301 	and.w	r3, r3, #1
 800198a:	61bb      	str	r3, [r7, #24]
 800198c:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800198e:	2300      	movs	r3, #0
 8001990:	617b      	str	r3, [r7, #20]
 8001992:	4b67      	ldr	r3, [pc, #412]	; (8001b30 <MX_GPIO_Init+0x20c>)
 8001994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001996:	4a66      	ldr	r2, [pc, #408]	; (8001b30 <MX_GPIO_Init+0x20c>)
 8001998:	f043 0302 	orr.w	r3, r3, #2
 800199c:	6313      	str	r3, [r2, #48]	; 0x30
 800199e:	4b64      	ldr	r3, [pc, #400]	; (8001b30 <MX_GPIO_Init+0x20c>)
 80019a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019a2:	f003 0302 	and.w	r3, r3, #2
 80019a6:	617b      	str	r3, [r7, #20]
 80019a8:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 80019aa:	2300      	movs	r3, #0
 80019ac:	613b      	str	r3, [r7, #16]
 80019ae:	4b60      	ldr	r3, [pc, #384]	; (8001b30 <MX_GPIO_Init+0x20c>)
 80019b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019b2:	4a5f      	ldr	r2, [pc, #380]	; (8001b30 <MX_GPIO_Init+0x20c>)
 80019b4:	f043 0320 	orr.w	r3, r3, #32
 80019b8:	6313      	str	r3, [r2, #48]	; 0x30
 80019ba:	4b5d      	ldr	r3, [pc, #372]	; (8001b30 <MX_GPIO_Init+0x20c>)
 80019bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019be:	f003 0320 	and.w	r3, r3, #32
 80019c2:	613b      	str	r3, [r7, #16]
 80019c4:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 80019c6:	2300      	movs	r3, #0
 80019c8:	60fb      	str	r3, [r7, #12]
 80019ca:	4b59      	ldr	r3, [pc, #356]	; (8001b30 <MX_GPIO_Init+0x20c>)
 80019cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ce:	4a58      	ldr	r2, [pc, #352]	; (8001b30 <MX_GPIO_Init+0x20c>)
 80019d0:	f043 0310 	orr.w	r3, r3, #16
 80019d4:	6313      	str	r3, [r2, #48]	; 0x30
 80019d6:	4b56      	ldr	r3, [pc, #344]	; (8001b30 <MX_GPIO_Init+0x20c>)
 80019d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019da:	f003 0310 	and.w	r3, r3, #16
 80019de:	60fb      	str	r3, [r7, #12]
 80019e0:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80019e2:	2300      	movs	r3, #0
 80019e4:	60bb      	str	r3, [r7, #8]
 80019e6:	4b52      	ldr	r3, [pc, #328]	; (8001b30 <MX_GPIO_Init+0x20c>)
 80019e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ea:	4a51      	ldr	r2, [pc, #324]	; (8001b30 <MX_GPIO_Init+0x20c>)
 80019ec:	f043 0308 	orr.w	r3, r3, #8
 80019f0:	6313      	str	r3, [r2, #48]	; 0x30
 80019f2:	4b4f      	ldr	r3, [pc, #316]	; (8001b30 <MX_GPIO_Init+0x20c>)
 80019f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019f6:	f003 0308 	and.w	r3, r3, #8
 80019fa:	60bb      	str	r3, [r7, #8]
 80019fc:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 80019fe:	2300      	movs	r3, #0
 8001a00:	607b      	str	r3, [r7, #4]
 8001a02:	4b4b      	ldr	r3, [pc, #300]	; (8001b30 <MX_GPIO_Init+0x20c>)
 8001a04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a06:	4a4a      	ldr	r2, [pc, #296]	; (8001b30 <MX_GPIO_Init+0x20c>)
 8001a08:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001a0c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a0e:	4b48      	ldr	r3, [pc, #288]	; (8001b30 <MX_GPIO_Init+0x20c>)
 8001a10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a16:	607b      	str	r3, [r7, #4]
 8001a18:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, LD1_Pin | LD3_Pin | LD2_Pin, GPIO_PIN_RESET);
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	f244 0181 	movw	r1, #16513	; 0x4081
 8001a20:	4844      	ldr	r0, [pc, #272]	; (8001b34 <MX_GPIO_Init+0x210>)
 8001a22:	f003 fd08 	bl	8005436 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin, GPIO_PIN_RESET);
 8001a26:	2200      	movs	r2, #0
 8001a28:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001a2c:	4842      	ldr	r0, [pc, #264]	; (8001b38 <MX_GPIO_Init+0x214>)
 8001a2e:	f003 fd02 	bl	8005436 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOG,
 8001a32:	2200      	movs	r2, #0
 8001a34:	f245 7170 	movw	r1, #22384	; 0x5770
 8001a38:	4840      	ldr	r0, [pc, #256]	; (8001b3c <MX_GPIO_Init+0x218>)
 8001a3a:	f003 fcfc 	bl	8005436 <HAL_GPIO_WritePin>
			SIG_SHUTTER_Pin | SIG_AUTOFOCUS_Pin | USB_PowerSW_Pin
					| ENCODER_Z_Pin | CS0_Pin | CS1_Pin | CS2_Pin | CS3_Pin,
			GPIO_PIN_RESET);

	/*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
	GPIO_InitStruct.Pin = LD1_Pin | LD3_Pin | LD2_Pin;
 8001a3e:	f244 0381 	movw	r3, #16513	; 0x4081
 8001a42:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a44:	2301      	movs	r3, #1
 8001a46:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a4c:	2303      	movs	r3, #3
 8001a4e:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a50:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a54:	4619      	mov	r1, r3
 8001a56:	4837      	ldr	r0, [pc, #220]	; (8001b34 <MX_GPIO_Init+0x210>)
 8001a58:	f003 fb38 	bl	80050cc <HAL_GPIO_Init>

	/*Configure GPIO pin : PWRCHECK_Pin */
	GPIO_InitStruct.Pin = PWRCHECK_Pin;
 8001a5c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001a60:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a62:	2300      	movs	r3, #0
 8001a64:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001a66:	2302      	movs	r3, #2
 8001a68:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(PWRCHECK_GPIO_Port, &GPIO_InitStruct);
 8001a6a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a6e:	4619      	mov	r1, r3
 8001a70:	4833      	ldr	r0, [pc, #204]	; (8001b40 <MX_GPIO_Init+0x21c>)
 8001a72:	f003 fb2b 	bl	80050cc <HAL_GPIO_Init>

	/*Configure GPIO pin : STROBE_DRV_Pin */
	GPIO_InitStruct.Pin = STROBE_DRV_Pin;
 8001a76:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001a7a:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a7c:	2301      	movs	r3, #1
 8001a7e:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a80:	2300      	movs	r3, #0
 8001a82:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a84:	2303      	movs	r3, #3
 8001a86:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(STROBE_DRV_GPIO_Port, &GPIO_InitStruct);
 8001a88:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a8c:	4619      	mov	r1, r3
 8001a8e:	482a      	ldr	r0, [pc, #168]	; (8001b38 <MX_GPIO_Init+0x214>)
 8001a90:	f003 fb1c 	bl	80050cc <HAL_GPIO_Init>

	/*Configure GPIO pins : STROBE0_Pin STROBE1_Pin STROBE2_Pin STROBE3_Pin
	 STROBE_CHK_Pin */
	GPIO_InitStruct.Pin = STROBE0_Pin | STROBE1_Pin | STROBE2_Pin | STROBE3_Pin
 8001a94:	f44f 43f8 	mov.w	r3, #31744	; 0x7c00
 8001a98:	627b      	str	r3, [r7, #36]	; 0x24
			| STROBE_CHK_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001a9a:	4b2a      	ldr	r3, [pc, #168]	; (8001b44 <MX_GPIO_Init+0x220>)
 8001a9c:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001aa2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001aa6:	4619      	mov	r1, r3
 8001aa8:	4823      	ldr	r0, [pc, #140]	; (8001b38 <MX_GPIO_Init+0x214>)
 8001aaa:	f003 fb0f 	bl	80050cc <HAL_GPIO_Init>

	/*Configure GPIO pin : CardDetect_Pin */
	GPIO_InitStruct.Pin = CardDetect_Pin;
 8001aae:	2304      	movs	r3, #4
 8001ab0:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ab6:	2301      	movs	r3, #1
 8001ab8:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(CardDetect_GPIO_Port, &GPIO_InitStruct);
 8001aba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001abe:	4619      	mov	r1, r3
 8001ac0:	481e      	ldr	r0, [pc, #120]	; (8001b3c <MX_GPIO_Init+0x218>)
 8001ac2:	f003 fb03 	bl	80050cc <HAL_GPIO_Init>

	/*Configure GPIO pin : SIG_SHUTTER_Pin */
	GPIO_InitStruct.Pin = SIG_SHUTTER_Pin;
 8001ac6:	2310      	movs	r3, #16
 8001ac8:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001aca:	2301      	movs	r3, #1
 8001acc:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ad2:	2303      	movs	r3, #3
 8001ad4:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(SIG_SHUTTER_GPIO_Port, &GPIO_InitStruct);
 8001ad6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ada:	4619      	mov	r1, r3
 8001adc:	4817      	ldr	r0, [pc, #92]	; (8001b3c <MX_GPIO_Init+0x218>)
 8001ade:	f003 faf5 	bl	80050cc <HAL_GPIO_Init>

	/*Configure GPIO pins : SIG_AUTOFOCUS_Pin USB_PowerSW_Pin ENCODER_Z_Pin CS0_Pin
	 CS1_Pin CS2_Pin CS3_Pin */
	GPIO_InitStruct.Pin = SIG_AUTOFOCUS_Pin | USB_PowerSW_Pin | ENCODER_Z_Pin
 8001ae2:	f245 7360 	movw	r3, #22368	; 0x5760
 8001ae6:	627b      	str	r3, [r7, #36]	; 0x24
			| CS0_Pin | CS1_Pin | CS2_Pin | CS3_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ae8:	2301      	movs	r3, #1
 8001aea:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aec:	2300      	movs	r3, #0
 8001aee:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001af0:	2300      	movs	r3, #0
 8001af2:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001af4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001af8:	4619      	mov	r1, r3
 8001afa:	4810      	ldr	r0, [pc, #64]	; (8001b3c <MX_GPIO_Init+0x218>)
 8001afc:	f003 fae6 	bl	80050cc <HAL_GPIO_Init>

	/*Configure GPIO pin : USB_OverCurrent_Pin */
	GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001b00:	2380      	movs	r3, #128	; 0x80
 8001b02:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b04:	2300      	movs	r3, #0
 8001b06:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001b0c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b10:	4619      	mov	r1, r3
 8001b12:	480a      	ldr	r0, [pc, #40]	; (8001b3c <MX_GPIO_Init+0x218>)
 8001b14:	f003 fada 	bl	80050cc <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001b18:	2200      	movs	r2, #0
 8001b1a:	2100      	movs	r1, #0
 8001b1c:	2028      	movs	r0, #40	; 0x28
 8001b1e:	f002 fade 	bl	80040de <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001b22:	2028      	movs	r0, #40	; 0x28
 8001b24:	f002 faf7 	bl	8004116 <HAL_NVIC_EnableIRQ>

}
 8001b28:	bf00      	nop
 8001b2a:	3738      	adds	r7, #56	; 0x38
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bd80      	pop	{r7, pc}
 8001b30:	40023800 	.word	0x40023800
 8001b34:	40020400 	.word	0x40020400
 8001b38:	40021000 	.word	0x40021000
 8001b3c:	40021800 	.word	0x40021800
 8001b40:	40021400 	.word	0x40021400
 8001b44:	10110000 	.word	0x10110000

08001b48 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 8001b4c:	bf00      	nop
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bc80      	pop	{r7}
 8001b52:	4770      	bx	lr

08001b54 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b082      	sub	sp, #8
 8001b58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	607b      	str	r3, [r7, #4]
 8001b5e:	4b1e      	ldr	r3, [pc, #120]	; (8001bd8 <HAL_MspInit+0x84>)
 8001b60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b62:	4a1d      	ldr	r2, [pc, #116]	; (8001bd8 <HAL_MspInit+0x84>)
 8001b64:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b68:	6453      	str	r3, [r2, #68]	; 0x44
 8001b6a:	4b1b      	ldr	r3, [pc, #108]	; (8001bd8 <HAL_MspInit+0x84>)
 8001b6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b6e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b72:	607b      	str	r3, [r7, #4]
 8001b74:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b76:	2300      	movs	r3, #0
 8001b78:	603b      	str	r3, [r7, #0]
 8001b7a:	4b17      	ldr	r3, [pc, #92]	; (8001bd8 <HAL_MspInit+0x84>)
 8001b7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b7e:	4a16      	ldr	r2, [pc, #88]	; (8001bd8 <HAL_MspInit+0x84>)
 8001b80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b84:	6413      	str	r3, [r2, #64]	; 0x40
 8001b86:	4b14      	ldr	r3, [pc, #80]	; (8001bd8 <HAL_MspInit+0x84>)
 8001b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b8e:	603b      	str	r3, [r7, #0]
 8001b90:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 1, 0);
 8001b92:	2200      	movs	r2, #0
 8001b94:	2101      	movs	r1, #1
 8001b96:	f06f 000b 	mvn.w	r0, #11
 8001b9a:	f002 faa0 	bl	80040de <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 1, 0);
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	2101      	movs	r1, #1
 8001ba2:	f06f 000a 	mvn.w	r0, #10
 8001ba6:	f002 fa9a 	bl	80040de <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 1, 0);
 8001baa:	2200      	movs	r2, #0
 8001bac:	2101      	movs	r1, #1
 8001bae:	f06f 0009 	mvn.w	r0, #9
 8001bb2:	f002 fa94 	bl	80040de <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 1, 0);
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	2101      	movs	r1, #1
 8001bba:	f06f 0004 	mvn.w	r0, #4
 8001bbe:	f002 fa8e 	bl	80040de <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 1, 0);
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	2101      	movs	r1, #1
 8001bc6:	f06f 0001 	mvn.w	r0, #1
 8001bca:	f002 fa88 	bl	80040de <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bce:	bf00      	nop
 8001bd0:	3708      	adds	r7, #8
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bd80      	pop	{r7, pc}
 8001bd6:	bf00      	nop
 8001bd8:	40023800 	.word	0x40023800

08001bdc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b08a      	sub	sp, #40	; 0x28
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001be4:	f107 0314 	add.w	r3, r7, #20
 8001be8:	2200      	movs	r2, #0
 8001bea:	601a      	str	r2, [r3, #0]
 8001bec:	605a      	str	r2, [r3, #4]
 8001bee:	609a      	str	r2, [r3, #8]
 8001bf0:	60da      	str	r2, [r3, #12]
 8001bf2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	4a33      	ldr	r2, [pc, #204]	; (8001cc8 <HAL_ADC_MspInit+0xec>)
 8001bfa:	4293      	cmp	r3, r2
 8001bfc:	d15f      	bne.n	8001cbe <HAL_ADC_MspInit+0xe2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001bfe:	2300      	movs	r3, #0
 8001c00:	613b      	str	r3, [r7, #16]
 8001c02:	4b32      	ldr	r3, [pc, #200]	; (8001ccc <HAL_ADC_MspInit+0xf0>)
 8001c04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c06:	4a31      	ldr	r2, [pc, #196]	; (8001ccc <HAL_ADC_MspInit+0xf0>)
 8001c08:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c0c:	6453      	str	r3, [r2, #68]	; 0x44
 8001c0e:	4b2f      	ldr	r3, [pc, #188]	; (8001ccc <HAL_ADC_MspInit+0xf0>)
 8001c10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c16:	613b      	str	r3, [r7, #16]
 8001c18:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	60fb      	str	r3, [r7, #12]
 8001c1e:	4b2b      	ldr	r3, [pc, #172]	; (8001ccc <HAL_ADC_MspInit+0xf0>)
 8001c20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c22:	4a2a      	ldr	r2, [pc, #168]	; (8001ccc <HAL_ADC_MspInit+0xf0>)
 8001c24:	f043 0301 	orr.w	r3, r3, #1
 8001c28:	6313      	str	r3, [r2, #48]	; 0x30
 8001c2a:	4b28      	ldr	r3, [pc, #160]	; (8001ccc <HAL_ADC_MspInit+0xf0>)
 8001c2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c2e:	f003 0301 	and.w	r3, r3, #1
 8001c32:	60fb      	str	r3, [r7, #12]
 8001c34:	68fb      	ldr	r3, [r7, #12]
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = CDS0_Pin|CDS1_Pin|CDS2_Pin|CDS3_Pin;
 8001c36:	2378      	movs	r3, #120	; 0x78
 8001c38:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c3a:	2303      	movs	r3, #3
 8001c3c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c42:	f107 0314 	add.w	r3, r7, #20
 8001c46:	4619      	mov	r1, r3
 8001c48:	4821      	ldr	r0, [pc, #132]	; (8001cd0 <HAL_ADC_MspInit+0xf4>)
 8001c4a:	f003 fa3f 	bl	80050cc <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001c4e:	4b21      	ldr	r3, [pc, #132]	; (8001cd4 <HAL_ADC_MspInit+0xf8>)
 8001c50:	4a21      	ldr	r2, [pc, #132]	; (8001cd8 <HAL_ADC_MspInit+0xfc>)
 8001c52:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001c54:	4b1f      	ldr	r3, [pc, #124]	; (8001cd4 <HAL_ADC_MspInit+0xf8>)
 8001c56:	2200      	movs	r2, #0
 8001c58:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001c5a:	4b1e      	ldr	r3, [pc, #120]	; (8001cd4 <HAL_ADC_MspInit+0xf8>)
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c60:	4b1c      	ldr	r3, [pc, #112]	; (8001cd4 <HAL_ADC_MspInit+0xf8>)
 8001c62:	2200      	movs	r2, #0
 8001c64:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001c66:	4b1b      	ldr	r3, [pc, #108]	; (8001cd4 <HAL_ADC_MspInit+0xf8>)
 8001c68:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001c6c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001c6e:	4b19      	ldr	r3, [pc, #100]	; (8001cd4 <HAL_ADC_MspInit+0xf8>)
 8001c70:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001c74:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001c76:	4b17      	ldr	r3, [pc, #92]	; (8001cd4 <HAL_ADC_MspInit+0xf8>)
 8001c78:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001c7c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001c7e:	4b15      	ldr	r3, [pc, #84]	; (8001cd4 <HAL_ADC_MspInit+0xf8>)
 8001c80:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001c84:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001c86:	4b13      	ldr	r3, [pc, #76]	; (8001cd4 <HAL_ADC_MspInit+0xf8>)
 8001c88:	2200      	movs	r2, #0
 8001c8a:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001c8c:	4b11      	ldr	r3, [pc, #68]	; (8001cd4 <HAL_ADC_MspInit+0xf8>)
 8001c8e:	2200      	movs	r2, #0
 8001c90:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001c92:	4810      	ldr	r0, [pc, #64]	; (8001cd4 <HAL_ADC_MspInit+0xf8>)
 8001c94:	f002 fa5a 	bl	800414c <HAL_DMA_Init>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d001      	beq.n	8001ca2 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8001c9e:	f7ff ff53 	bl	8001b48 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	4a0b      	ldr	r2, [pc, #44]	; (8001cd4 <HAL_ADC_MspInit+0xf8>)
 8001ca6:	639a      	str	r2, [r3, #56]	; 0x38
 8001ca8:	4a0a      	ldr	r2, [pc, #40]	; (8001cd4 <HAL_ADC_MspInit+0xf8>)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 1, 0);
 8001cae:	2200      	movs	r2, #0
 8001cb0:	2101      	movs	r1, #1
 8001cb2:	2012      	movs	r0, #18
 8001cb4:	f002 fa13 	bl	80040de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001cb8:	2012      	movs	r0, #18
 8001cba:	f002 fa2c 	bl	8004116 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001cbe:	bf00      	nop
 8001cc0:	3728      	adds	r7, #40	; 0x28
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}
 8001cc6:	bf00      	nop
 8001cc8:	40012000 	.word	0x40012000
 8001ccc:	40023800 	.word	0x40023800
 8001cd0:	40020000 	.word	0x40020000
 8001cd4:	20000e14 	.word	0x20000e14
 8001cd8:	40026410 	.word	0x40026410

08001cdc <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b08a      	sub	sp, #40	; 0x28
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ce4:	f107 0314 	add.w	r3, r7, #20
 8001ce8:	2200      	movs	r2, #0
 8001cea:	601a      	str	r2, [r3, #0]
 8001cec:	605a      	str	r2, [r3, #4]
 8001cee:	609a      	str	r2, [r3, #8]
 8001cf0:	60da      	str	r2, [r3, #12]
 8001cf2:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	4a29      	ldr	r2, [pc, #164]	; (8001da0 <HAL_CAN_MspInit+0xc4>)
 8001cfa:	4293      	cmp	r3, r2
 8001cfc:	d14c      	bne.n	8001d98 <HAL_CAN_MspInit+0xbc>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001cfe:	2300      	movs	r3, #0
 8001d00:	613b      	str	r3, [r7, #16]
 8001d02:	4b28      	ldr	r3, [pc, #160]	; (8001da4 <HAL_CAN_MspInit+0xc8>)
 8001d04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d06:	4a27      	ldr	r2, [pc, #156]	; (8001da4 <HAL_CAN_MspInit+0xc8>)
 8001d08:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001d0c:	6413      	str	r3, [r2, #64]	; 0x40
 8001d0e:	4b25      	ldr	r3, [pc, #148]	; (8001da4 <HAL_CAN_MspInit+0xc8>)
 8001d10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d16:	613b      	str	r3, [r7, #16]
 8001d18:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	60fb      	str	r3, [r7, #12]
 8001d1e:	4b21      	ldr	r3, [pc, #132]	; (8001da4 <HAL_CAN_MspInit+0xc8>)
 8001d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d22:	4a20      	ldr	r2, [pc, #128]	; (8001da4 <HAL_CAN_MspInit+0xc8>)
 8001d24:	f043 0302 	orr.w	r3, r3, #2
 8001d28:	6313      	str	r3, [r2, #48]	; 0x30
 8001d2a:	4b1e      	ldr	r3, [pc, #120]	; (8001da4 <HAL_CAN_MspInit+0xc8>)
 8001d2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d2e:	f003 0302 	and.w	r3, r3, #2
 8001d32:	60fb      	str	r3, [r7, #12]
 8001d34:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001d36:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001d3a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d3c:	2302      	movs	r3, #2
 8001d3e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d40:	2300      	movs	r3, #0
 8001d42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d44:	2303      	movs	r3, #3
 8001d46:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001d48:	2309      	movs	r3, #9
 8001d4a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d4c:	f107 0314 	add.w	r3, r7, #20
 8001d50:	4619      	mov	r1, r3
 8001d52:	4815      	ldr	r0, [pc, #84]	; (8001da8 <HAL_CAN_MspInit+0xcc>)
 8001d54:	f003 f9ba 	bl	80050cc <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 1, 0);
 8001d58:	2200      	movs	r2, #0
 8001d5a:	2101      	movs	r1, #1
 8001d5c:	2013      	movs	r0, #19
 8001d5e:	f002 f9be 	bl	80040de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8001d62:	2013      	movs	r0, #19
 8001d64:	f002 f9d7 	bl	8004116 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 1, 0);
 8001d68:	2200      	movs	r2, #0
 8001d6a:	2101      	movs	r1, #1
 8001d6c:	2014      	movs	r0, #20
 8001d6e:	f002 f9b6 	bl	80040de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001d72:	2014      	movs	r0, #20
 8001d74:	f002 f9cf 	bl	8004116 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 1, 0);
 8001d78:	2200      	movs	r2, #0
 8001d7a:	2101      	movs	r1, #1
 8001d7c:	2015      	movs	r0, #21
 8001d7e:	f002 f9ae 	bl	80040de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8001d82:	2015      	movs	r0, #21
 8001d84:	f002 f9c7 	bl	8004116 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 1, 0);
 8001d88:	2200      	movs	r2, #0
 8001d8a:	2101      	movs	r1, #1
 8001d8c:	2016      	movs	r0, #22
 8001d8e:	f002 f9a6 	bl	80040de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 8001d92:	2016      	movs	r0, #22
 8001d94:	f002 f9bf 	bl	8004116 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8001d98:	bf00      	nop
 8001d9a:	3728      	adds	r7, #40	; 0x28
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bd80      	pop	{r7, pc}
 8001da0:	40006400 	.word	0x40006400
 8001da4:	40023800 	.word	0x40023800
 8001da8:	40020400 	.word	0x40020400

08001dac <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b08a      	sub	sp, #40	; 0x28
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001db4:	f107 0314 	add.w	r3, r7, #20
 8001db8:	2200      	movs	r2, #0
 8001dba:	601a      	str	r2, [r3, #0]
 8001dbc:	605a      	str	r2, [r3, #4]
 8001dbe:	609a      	str	r2, [r3, #8]
 8001dc0:	60da      	str	r2, [r3, #12]
 8001dc2:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	4a70      	ldr	r2, [pc, #448]	; (8001f8c <HAL_SD_MspInit+0x1e0>)
 8001dca:	4293      	cmp	r3, r2
 8001dcc:	f040 80da 	bne.w	8001f84 <HAL_SD_MspInit+0x1d8>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	613b      	str	r3, [r7, #16]
 8001dd4:	4b6e      	ldr	r3, [pc, #440]	; (8001f90 <HAL_SD_MspInit+0x1e4>)
 8001dd6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dd8:	4a6d      	ldr	r2, [pc, #436]	; (8001f90 <HAL_SD_MspInit+0x1e4>)
 8001dda:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001dde:	6453      	str	r3, [r2, #68]	; 0x44
 8001de0:	4b6b      	ldr	r3, [pc, #428]	; (8001f90 <HAL_SD_MspInit+0x1e4>)
 8001de2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001de4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001de8:	613b      	str	r3, [r7, #16]
 8001dea:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001dec:	2300      	movs	r3, #0
 8001dee:	60fb      	str	r3, [r7, #12]
 8001df0:	4b67      	ldr	r3, [pc, #412]	; (8001f90 <HAL_SD_MspInit+0x1e4>)
 8001df2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001df4:	4a66      	ldr	r2, [pc, #408]	; (8001f90 <HAL_SD_MspInit+0x1e4>)
 8001df6:	f043 0304 	orr.w	r3, r3, #4
 8001dfa:	6313      	str	r3, [r2, #48]	; 0x30
 8001dfc:	4b64      	ldr	r3, [pc, #400]	; (8001f90 <HAL_SD_MspInit+0x1e4>)
 8001dfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e00:	f003 0304 	and.w	r3, r3, #4
 8001e04:	60fb      	str	r3, [r7, #12]
 8001e06:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001e08:	2300      	movs	r3, #0
 8001e0a:	60bb      	str	r3, [r7, #8]
 8001e0c:	4b60      	ldr	r3, [pc, #384]	; (8001f90 <HAL_SD_MspInit+0x1e4>)
 8001e0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e10:	4a5f      	ldr	r2, [pc, #380]	; (8001f90 <HAL_SD_MspInit+0x1e4>)
 8001e12:	f043 0308 	orr.w	r3, r3, #8
 8001e16:	6313      	str	r3, [r2, #48]	; 0x30
 8001e18:	4b5d      	ldr	r3, [pc, #372]	; (8001f90 <HAL_SD_MspInit+0x1e4>)
 8001e1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e1c:	f003 0308 	and.w	r3, r3, #8
 8001e20:	60bb      	str	r3, [r7, #8]
 8001e22:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8001e24:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8001e28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e2a:	2302      	movs	r3, #2
 8001e2c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001e2e:	2301      	movs	r3, #1
 8001e30:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e32:	2303      	movs	r3, #3
 8001e34:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001e36:	230c      	movs	r3, #12
 8001e38:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e3a:	f107 0314 	add.w	r3, r7, #20
 8001e3e:	4619      	mov	r1, r3
 8001e40:	4854      	ldr	r0, [pc, #336]	; (8001f94 <HAL_SD_MspInit+0x1e8>)
 8001e42:	f003 f943 	bl	80050cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001e46:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e4a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e4c:	2302      	movs	r3, #2
 8001e4e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e50:	2300      	movs	r3, #0
 8001e52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e54:	2303      	movs	r3, #3
 8001e56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001e58:	230c      	movs	r3, #12
 8001e5a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e5c:	f107 0314 	add.w	r3, r7, #20
 8001e60:	4619      	mov	r1, r3
 8001e62:	484c      	ldr	r0, [pc, #304]	; (8001f94 <HAL_SD_MspInit+0x1e8>)
 8001e64:	f003 f932 	bl	80050cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001e68:	2304      	movs	r3, #4
 8001e6a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e6c:	2302      	movs	r3, #2
 8001e6e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001e70:	2301      	movs	r3, #1
 8001e72:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e74:	2303      	movs	r3, #3
 8001e76:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001e78:	230c      	movs	r3, #12
 8001e7a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e7c:	f107 0314 	add.w	r3, r7, #20
 8001e80:	4619      	mov	r1, r3
 8001e82:	4845      	ldr	r0, [pc, #276]	; (8001f98 <HAL_SD_MspInit+0x1ec>)
 8001e84:	f003 f922 	bl	80050cc <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 8001e88:	4b44      	ldr	r3, [pc, #272]	; (8001f9c <HAL_SD_MspInit+0x1f0>)
 8001e8a:	4a45      	ldr	r2, [pc, #276]	; (8001fa0 <HAL_SD_MspInit+0x1f4>)
 8001e8c:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8001e8e:	4b43      	ldr	r3, [pc, #268]	; (8001f9c <HAL_SD_MspInit+0x1f0>)
 8001e90:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001e94:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001e96:	4b41      	ldr	r3, [pc, #260]	; (8001f9c <HAL_SD_MspInit+0x1f0>)
 8001e98:	2200      	movs	r2, #0
 8001e9a:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e9c:	4b3f      	ldr	r3, [pc, #252]	; (8001f9c <HAL_SD_MspInit+0x1f0>)
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001ea2:	4b3e      	ldr	r3, [pc, #248]	; (8001f9c <HAL_SD_MspInit+0x1f0>)
 8001ea4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001ea8:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001eaa:	4b3c      	ldr	r3, [pc, #240]	; (8001f9c <HAL_SD_MspInit+0x1f0>)
 8001eac:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001eb0:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001eb2:	4b3a      	ldr	r3, [pc, #232]	; (8001f9c <HAL_SD_MspInit+0x1f0>)
 8001eb4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001eb8:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8001eba:	4b38      	ldr	r3, [pc, #224]	; (8001f9c <HAL_SD_MspInit+0x1f0>)
 8001ebc:	2220      	movs	r2, #32
 8001ebe:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001ec0:	4b36      	ldr	r3, [pc, #216]	; (8001f9c <HAL_SD_MspInit+0x1f0>)
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001ec6:	4b35      	ldr	r3, [pc, #212]	; (8001f9c <HAL_SD_MspInit+0x1f0>)
 8001ec8:	2204      	movs	r2, #4
 8001eca:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001ecc:	4b33      	ldr	r3, [pc, #204]	; (8001f9c <HAL_SD_MspInit+0x1f0>)
 8001ece:	2203      	movs	r2, #3
 8001ed0:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 8001ed2:	4b32      	ldr	r3, [pc, #200]	; (8001f9c <HAL_SD_MspInit+0x1f0>)
 8001ed4:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001ed8:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8001eda:	4b30      	ldr	r3, [pc, #192]	; (8001f9c <HAL_SD_MspInit+0x1f0>)
 8001edc:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001ee0:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 8001ee2:	482e      	ldr	r0, [pc, #184]	; (8001f9c <HAL_SD_MspInit+0x1f0>)
 8001ee4:	f002 f932 	bl	800414c <HAL_DMA_Init>
 8001ee8:	4603      	mov	r3, r0
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d001      	beq.n	8001ef2 <HAL_SD_MspInit+0x146>
    {
      Error_Handler();
 8001eee:	f7ff fe2b 	bl	8001b48 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	4a29      	ldr	r2, [pc, #164]	; (8001f9c <HAL_SD_MspInit+0x1f0>)
 8001ef6:	641a      	str	r2, [r3, #64]	; 0x40
 8001ef8:	4a28      	ldr	r2, [pc, #160]	; (8001f9c <HAL_SD_MspInit+0x1f0>)
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 8001efe:	4b29      	ldr	r3, [pc, #164]	; (8001fa4 <HAL_SD_MspInit+0x1f8>)
 8001f00:	4a29      	ldr	r2, [pc, #164]	; (8001fa8 <HAL_SD_MspInit+0x1fc>)
 8001f02:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8001f04:	4b27      	ldr	r3, [pc, #156]	; (8001fa4 <HAL_SD_MspInit+0x1f8>)
 8001f06:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001f0a:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001f0c:	4b25      	ldr	r3, [pc, #148]	; (8001fa4 <HAL_SD_MspInit+0x1f8>)
 8001f0e:	2240      	movs	r2, #64	; 0x40
 8001f10:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f12:	4b24      	ldr	r3, [pc, #144]	; (8001fa4 <HAL_SD_MspInit+0x1f8>)
 8001f14:	2200      	movs	r2, #0
 8001f16:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001f18:	4b22      	ldr	r3, [pc, #136]	; (8001fa4 <HAL_SD_MspInit+0x1f8>)
 8001f1a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001f1e:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001f20:	4b20      	ldr	r3, [pc, #128]	; (8001fa4 <HAL_SD_MspInit+0x1f8>)
 8001f22:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001f26:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001f28:	4b1e      	ldr	r3, [pc, #120]	; (8001fa4 <HAL_SD_MspInit+0x1f8>)
 8001f2a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001f2e:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 8001f30:	4b1c      	ldr	r3, [pc, #112]	; (8001fa4 <HAL_SD_MspInit+0x1f8>)
 8001f32:	2220      	movs	r2, #32
 8001f34:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001f36:	4b1b      	ldr	r3, [pc, #108]	; (8001fa4 <HAL_SD_MspInit+0x1f8>)
 8001f38:	2200      	movs	r2, #0
 8001f3a:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001f3c:	4b19      	ldr	r3, [pc, #100]	; (8001fa4 <HAL_SD_MspInit+0x1f8>)
 8001f3e:	2204      	movs	r2, #4
 8001f40:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001f42:	4b18      	ldr	r3, [pc, #96]	; (8001fa4 <HAL_SD_MspInit+0x1f8>)
 8001f44:	2203      	movs	r2, #3
 8001f46:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8001f48:	4b16      	ldr	r3, [pc, #88]	; (8001fa4 <HAL_SD_MspInit+0x1f8>)
 8001f4a:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001f4e:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8001f50:	4b14      	ldr	r3, [pc, #80]	; (8001fa4 <HAL_SD_MspInit+0x1f8>)
 8001f52:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001f56:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8001f58:	4812      	ldr	r0, [pc, #72]	; (8001fa4 <HAL_SD_MspInit+0x1f8>)
 8001f5a:	f002 f8f7 	bl	800414c <HAL_DMA_Init>
 8001f5e:	4603      	mov	r3, r0
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d001      	beq.n	8001f68 <HAL_SD_MspInit+0x1bc>
    {
      Error_Handler();
 8001f64:	f7ff fdf0 	bl	8001b48 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	4a0e      	ldr	r2, [pc, #56]	; (8001fa4 <HAL_SD_MspInit+0x1f8>)
 8001f6c:	63da      	str	r2, [r3, #60]	; 0x3c
 8001f6e:	4a0d      	ldr	r2, [pc, #52]	; (8001fa4 <HAL_SD_MspInit+0x1f8>)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 1, 0);
 8001f74:	2200      	movs	r2, #0
 8001f76:	2101      	movs	r1, #1
 8001f78:	2031      	movs	r0, #49	; 0x31
 8001f7a:	f002 f8b0 	bl	80040de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8001f7e:	2031      	movs	r0, #49	; 0x31
 8001f80:	f002 f8c9 	bl	8004116 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 8001f84:	bf00      	nop
 8001f86:	3728      	adds	r7, #40	; 0x28
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	bd80      	pop	{r7, pc}
 8001f8c:	40012c00 	.word	0x40012c00
 8001f90:	40023800 	.word	0x40023800
 8001f94:	40020800 	.word	0x40020800
 8001f98:	40020c00 	.word	0x40020c00
 8001f9c:	200007a4 	.word	0x200007a4
 8001fa0:	40026458 	.word	0x40026458
 8001fa4:	20000e74 	.word	0x20000e74
 8001fa8:	400264a0 	.word	0x400264a0

08001fac <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b08a      	sub	sp, #40	; 0x28
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fb4:	f107 0314 	add.w	r3, r7, #20
 8001fb8:	2200      	movs	r2, #0
 8001fba:	601a      	str	r2, [r3, #0]
 8001fbc:	605a      	str	r2, [r3, #4]
 8001fbe:	609a      	str	r2, [r3, #8]
 8001fc0:	60da      	str	r2, [r3, #12]
 8001fc2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	4a5a      	ldr	r2, [pc, #360]	; (8002134 <HAL_SPI_MspInit+0x188>)
 8001fca:	4293      	cmp	r3, r2
 8001fcc:	f040 80ad 	bne.w	800212a <HAL_SPI_MspInit+0x17e>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	613b      	str	r3, [r7, #16]
 8001fd4:	4b58      	ldr	r3, [pc, #352]	; (8002138 <HAL_SPI_MspInit+0x18c>)
 8001fd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fd8:	4a57      	ldr	r2, [pc, #348]	; (8002138 <HAL_SPI_MspInit+0x18c>)
 8001fda:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001fde:	6413      	str	r3, [r2, #64]	; 0x40
 8001fe0:	4b55      	ldr	r3, [pc, #340]	; (8002138 <HAL_SPI_MspInit+0x18c>)
 8001fe2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fe4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001fe8:	613b      	str	r3, [r7, #16]
 8001fea:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001fec:	2300      	movs	r3, #0
 8001fee:	60fb      	str	r3, [r7, #12]
 8001ff0:	4b51      	ldr	r3, [pc, #324]	; (8002138 <HAL_SPI_MspInit+0x18c>)
 8001ff2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ff4:	4a50      	ldr	r2, [pc, #320]	; (8002138 <HAL_SPI_MspInit+0x18c>)
 8001ff6:	f043 0304 	orr.w	r3, r3, #4
 8001ffa:	6313      	str	r3, [r2, #48]	; 0x30
 8001ffc:	4b4e      	ldr	r3, [pc, #312]	; (8002138 <HAL_SPI_MspInit+0x18c>)
 8001ffe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002000:	f003 0304 	and.w	r3, r3, #4
 8002004:	60fb      	str	r3, [r7, #12]
 8002006:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002008:	2300      	movs	r3, #0
 800200a:	60bb      	str	r3, [r7, #8]
 800200c:	4b4a      	ldr	r3, [pc, #296]	; (8002138 <HAL_SPI_MspInit+0x18c>)
 800200e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002010:	4a49      	ldr	r2, [pc, #292]	; (8002138 <HAL_SPI_MspInit+0x18c>)
 8002012:	f043 0302 	orr.w	r3, r3, #2
 8002016:	6313      	str	r3, [r2, #48]	; 0x30
 8002018:	4b47      	ldr	r3, [pc, #284]	; (8002138 <HAL_SPI_MspInit+0x18c>)
 800201a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800201c:	f003 0302 	and.w	r3, r3, #2
 8002020:	60bb      	str	r3, [r7, #8]
 8002022:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002024:	230c      	movs	r3, #12
 8002026:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002028:	2302      	movs	r3, #2
 800202a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800202c:	2300      	movs	r3, #0
 800202e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002030:	2303      	movs	r3, #3
 8002032:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002034:	2305      	movs	r3, #5
 8002036:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002038:	f107 0314 	add.w	r3, r7, #20
 800203c:	4619      	mov	r1, r3
 800203e:	483f      	ldr	r0, [pc, #252]	; (800213c <HAL_SPI_MspInit+0x190>)
 8002040:	f003 f844 	bl	80050cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002044:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002048:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800204a:	2302      	movs	r3, #2
 800204c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800204e:	2300      	movs	r3, #0
 8002050:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002052:	2303      	movs	r3, #3
 8002054:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002056:	2305      	movs	r3, #5
 8002058:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800205a:	f107 0314 	add.w	r3, r7, #20
 800205e:	4619      	mov	r1, r3
 8002060:	4837      	ldr	r0, [pc, #220]	; (8002140 <HAL_SPI_MspInit+0x194>)
 8002062:	f003 f833 	bl	80050cc <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 8002066:	4b37      	ldr	r3, [pc, #220]	; (8002144 <HAL_SPI_MspInit+0x198>)
 8002068:	4a37      	ldr	r2, [pc, #220]	; (8002148 <HAL_SPI_MspInit+0x19c>)
 800206a:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 800206c:	4b35      	ldr	r3, [pc, #212]	; (8002144 <HAL_SPI_MspInit+0x198>)
 800206e:	2200      	movs	r2, #0
 8002070:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002072:	4b34      	ldr	r3, [pc, #208]	; (8002144 <HAL_SPI_MspInit+0x198>)
 8002074:	2200      	movs	r2, #0
 8002076:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002078:	4b32      	ldr	r3, [pc, #200]	; (8002144 <HAL_SPI_MspInit+0x198>)
 800207a:	2200      	movs	r2, #0
 800207c:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800207e:	4b31      	ldr	r3, [pc, #196]	; (8002144 <HAL_SPI_MspInit+0x198>)
 8002080:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002084:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002086:	4b2f      	ldr	r3, [pc, #188]	; (8002144 <HAL_SPI_MspInit+0x198>)
 8002088:	2200      	movs	r2, #0
 800208a:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800208c:	4b2d      	ldr	r3, [pc, #180]	; (8002144 <HAL_SPI_MspInit+0x198>)
 800208e:	2200      	movs	r2, #0
 8002090:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 8002092:	4b2c      	ldr	r3, [pc, #176]	; (8002144 <HAL_SPI_MspInit+0x198>)
 8002094:	2200      	movs	r2, #0
 8002096:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002098:	4b2a      	ldr	r3, [pc, #168]	; (8002144 <HAL_SPI_MspInit+0x198>)
 800209a:	2200      	movs	r2, #0
 800209c:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800209e:	4b29      	ldr	r3, [pc, #164]	; (8002144 <HAL_SPI_MspInit+0x198>)
 80020a0:	2200      	movs	r2, #0
 80020a2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 80020a4:	4827      	ldr	r0, [pc, #156]	; (8002144 <HAL_SPI_MspInit+0x198>)
 80020a6:	f002 f851 	bl	800414c <HAL_DMA_Init>
 80020aa:	4603      	mov	r3, r0
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d001      	beq.n	80020b4 <HAL_SPI_MspInit+0x108>
    {
      Error_Handler();
 80020b0:	f7ff fd4a 	bl	8001b48 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	4a23      	ldr	r2, [pc, #140]	; (8002144 <HAL_SPI_MspInit+0x198>)
 80020b8:	64da      	str	r2, [r3, #76]	; 0x4c
 80020ba:	4a22      	ldr	r2, [pc, #136]	; (8002144 <HAL_SPI_MspInit+0x198>)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 80020c0:	4b22      	ldr	r3, [pc, #136]	; (800214c <HAL_SPI_MspInit+0x1a0>)
 80020c2:	4a23      	ldr	r2, [pc, #140]	; (8002150 <HAL_SPI_MspInit+0x1a4>)
 80020c4:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 80020c6:	4b21      	ldr	r3, [pc, #132]	; (800214c <HAL_SPI_MspInit+0x1a0>)
 80020c8:	2200      	movs	r2, #0
 80020ca:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80020cc:	4b1f      	ldr	r3, [pc, #124]	; (800214c <HAL_SPI_MspInit+0x1a0>)
 80020ce:	2240      	movs	r2, #64	; 0x40
 80020d0:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80020d2:	4b1e      	ldr	r3, [pc, #120]	; (800214c <HAL_SPI_MspInit+0x1a0>)
 80020d4:	2200      	movs	r2, #0
 80020d6:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80020d8:	4b1c      	ldr	r3, [pc, #112]	; (800214c <HAL_SPI_MspInit+0x1a0>)
 80020da:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80020de:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80020e0:	4b1a      	ldr	r3, [pc, #104]	; (800214c <HAL_SPI_MspInit+0x1a0>)
 80020e2:	2200      	movs	r2, #0
 80020e4:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80020e6:	4b19      	ldr	r3, [pc, #100]	; (800214c <HAL_SPI_MspInit+0x1a0>)
 80020e8:	2200      	movs	r2, #0
 80020ea:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 80020ec:	4b17      	ldr	r3, [pc, #92]	; (800214c <HAL_SPI_MspInit+0x1a0>)
 80020ee:	2200      	movs	r2, #0
 80020f0:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80020f2:	4b16      	ldr	r3, [pc, #88]	; (800214c <HAL_SPI_MspInit+0x1a0>)
 80020f4:	2200      	movs	r2, #0
 80020f6:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80020f8:	4b14      	ldr	r3, [pc, #80]	; (800214c <HAL_SPI_MspInit+0x1a0>)
 80020fa:	2200      	movs	r2, #0
 80020fc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 80020fe:	4813      	ldr	r0, [pc, #76]	; (800214c <HAL_SPI_MspInit+0x1a0>)
 8002100:	f002 f824 	bl	800414c <HAL_DMA_Init>
 8002104:	4603      	mov	r3, r0
 8002106:	2b00      	cmp	r3, #0
 8002108:	d001      	beq.n	800210e <HAL_SPI_MspInit+0x162>
    {
      Error_Handler();
 800210a:	f7ff fd1d 	bl	8001b48 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	4a0e      	ldr	r2, [pc, #56]	; (800214c <HAL_SPI_MspInit+0x1a0>)
 8002112:	649a      	str	r2, [r3, #72]	; 0x48
 8002114:	4a0d      	ldr	r2, [pc, #52]	; (800214c <HAL_SPI_MspInit+0x1a0>)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 1, 0);
 800211a:	2200      	movs	r2, #0
 800211c:	2101      	movs	r1, #1
 800211e:	2024      	movs	r0, #36	; 0x24
 8002120:	f001 ffdd 	bl	80040de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8002124:	2024      	movs	r0, #36	; 0x24
 8002126:	f001 fff6 	bl	8004116 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 800212a:	bf00      	nop
 800212c:	3728      	adds	r7, #40	; 0x28
 800212e:	46bd      	mov	sp, r7
 8002130:	bd80      	pop	{r7, pc}
 8002132:	bf00      	nop
 8002134:	40003800 	.word	0x40003800
 8002138:	40023800 	.word	0x40023800
 800213c:	40020800 	.word	0x40020800
 8002140:	40020400 	.word	0x40020400
 8002144:	20000abc 	.word	0x20000abc
 8002148:	40026058 	.word	0x40026058
 800214c:	20000fe4 	.word	0x20000fe4
 8002150:	40026070 	.word	0x40026070

08002154 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b08a      	sub	sp, #40	; 0x28
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800215c:	f107 0314 	add.w	r3, r7, #20
 8002160:	2200      	movs	r2, #0
 8002162:	601a      	str	r2, [r3, #0]
 8002164:	605a      	str	r2, [r3, #4]
 8002166:	609a      	str	r2, [r3, #8]
 8002168:	60da      	str	r2, [r3, #12]
 800216a:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM8)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	4a19      	ldr	r2, [pc, #100]	; (80021d8 <HAL_TIM_Encoder_MspInit+0x84>)
 8002172:	4293      	cmp	r3, r2
 8002174:	d12b      	bne.n	80021ce <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002176:	2300      	movs	r3, #0
 8002178:	613b      	str	r3, [r7, #16]
 800217a:	4b18      	ldr	r3, [pc, #96]	; (80021dc <HAL_TIM_Encoder_MspInit+0x88>)
 800217c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800217e:	4a17      	ldr	r2, [pc, #92]	; (80021dc <HAL_TIM_Encoder_MspInit+0x88>)
 8002180:	f043 0302 	orr.w	r3, r3, #2
 8002184:	6453      	str	r3, [r2, #68]	; 0x44
 8002186:	4b15      	ldr	r3, [pc, #84]	; (80021dc <HAL_TIM_Encoder_MspInit+0x88>)
 8002188:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800218a:	f003 0302 	and.w	r3, r3, #2
 800218e:	613b      	str	r3, [r7, #16]
 8002190:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002192:	2300      	movs	r3, #0
 8002194:	60fb      	str	r3, [r7, #12]
 8002196:	4b11      	ldr	r3, [pc, #68]	; (80021dc <HAL_TIM_Encoder_MspInit+0x88>)
 8002198:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800219a:	4a10      	ldr	r2, [pc, #64]	; (80021dc <HAL_TIM_Encoder_MspInit+0x88>)
 800219c:	f043 0304 	orr.w	r3, r3, #4
 80021a0:	6313      	str	r3, [r2, #48]	; 0x30
 80021a2:	4b0e      	ldr	r3, [pc, #56]	; (80021dc <HAL_TIM_Encoder_MspInit+0x88>)
 80021a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021a6:	f003 0304 	and.w	r3, r3, #4
 80021aa:	60fb      	str	r3, [r7, #12]
 80021ac:	68fb      	ldr	r3, [r7, #12]
    /**TIM8 GPIO Configuration
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    */
    GPIO_InitStruct.Pin = ENCODER_A_Pin|ENCODER_B_Pin;
 80021ae:	23c0      	movs	r3, #192	; 0xc0
 80021b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021b2:	2302      	movs	r3, #2
 80021b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021b6:	2300      	movs	r3, #0
 80021b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021ba:	2300      	movs	r3, #0
 80021bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80021be:	2303      	movs	r3, #3
 80021c0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021c2:	f107 0314 	add.w	r3, r7, #20
 80021c6:	4619      	mov	r1, r3
 80021c8:	4805      	ldr	r0, [pc, #20]	; (80021e0 <HAL_TIM_Encoder_MspInit+0x8c>)
 80021ca:	f002 ff7f 	bl	80050cc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 80021ce:	bf00      	nop
 80021d0:	3728      	adds	r7, #40	; 0x28
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bd80      	pop	{r7, pc}
 80021d6:	bf00      	nop
 80021d8:	40010400 	.word	0x40010400
 80021dc:	40023800 	.word	0x40023800
 80021e0:	40020800 	.word	0x40020800

080021e4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b08c      	sub	sp, #48	; 0x30
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021ec:	f107 031c 	add.w	r3, r7, #28
 80021f0:	2200      	movs	r2, #0
 80021f2:	601a      	str	r2, [r3, #0]
 80021f4:	605a      	str	r2, [r3, #4]
 80021f6:	609a      	str	r2, [r3, #8]
 80021f8:	60da      	str	r2, [r3, #12]
 80021fa:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	4a65      	ldr	r2, [pc, #404]	; (8002398 <HAL_UART_MspInit+0x1b4>)
 8002202:	4293      	cmp	r3, r2
 8002204:	f040 8091 	bne.w	800232a <HAL_UART_MspInit+0x146>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002208:	2300      	movs	r3, #0
 800220a:	61bb      	str	r3, [r7, #24]
 800220c:	4b63      	ldr	r3, [pc, #396]	; (800239c <HAL_UART_MspInit+0x1b8>)
 800220e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002210:	4a62      	ldr	r2, [pc, #392]	; (800239c <HAL_UART_MspInit+0x1b8>)
 8002212:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002216:	6413      	str	r3, [r2, #64]	; 0x40
 8002218:	4b60      	ldr	r3, [pc, #384]	; (800239c <HAL_UART_MspInit+0x1b8>)
 800221a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800221c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002220:	61bb      	str	r3, [r7, #24]
 8002222:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002224:	2300      	movs	r3, #0
 8002226:	617b      	str	r3, [r7, #20]
 8002228:	4b5c      	ldr	r3, [pc, #368]	; (800239c <HAL_UART_MspInit+0x1b8>)
 800222a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800222c:	4a5b      	ldr	r2, [pc, #364]	; (800239c <HAL_UART_MspInit+0x1b8>)
 800222e:	f043 0308 	orr.w	r3, r3, #8
 8002232:	6313      	str	r3, [r2, #48]	; 0x30
 8002234:	4b59      	ldr	r3, [pc, #356]	; (800239c <HAL_UART_MspInit+0x1b8>)
 8002236:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002238:	f003 0308 	and.w	r3, r3, #8
 800223c:	617b      	str	r3, [r7, #20]
 800223e:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8002240:	2360      	movs	r3, #96	; 0x60
 8002242:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002244:	2302      	movs	r3, #2
 8002246:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002248:	2300      	movs	r3, #0
 800224a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800224c:	2303      	movs	r3, #3
 800224e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002250:	2307      	movs	r3, #7
 8002252:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002254:	f107 031c 	add.w	r3, r7, #28
 8002258:	4619      	mov	r1, r3
 800225a:	4851      	ldr	r0, [pc, #324]	; (80023a0 <HAL_UART_MspInit+0x1bc>)
 800225c:	f002 ff36 	bl	80050cc <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8002260:	4b50      	ldr	r3, [pc, #320]	; (80023a4 <HAL_UART_MspInit+0x1c0>)
 8002262:	4a51      	ldr	r2, [pc, #324]	; (80023a8 <HAL_UART_MspInit+0x1c4>)
 8002264:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8002266:	4b4f      	ldr	r3, [pc, #316]	; (80023a4 <HAL_UART_MspInit+0x1c0>)
 8002268:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800226c:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800226e:	4b4d      	ldr	r3, [pc, #308]	; (80023a4 <HAL_UART_MspInit+0x1c0>)
 8002270:	2200      	movs	r2, #0
 8002272:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002274:	4b4b      	ldr	r3, [pc, #300]	; (80023a4 <HAL_UART_MspInit+0x1c0>)
 8002276:	2200      	movs	r2, #0
 8002278:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800227a:	4b4a      	ldr	r3, [pc, #296]	; (80023a4 <HAL_UART_MspInit+0x1c0>)
 800227c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002280:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002282:	4b48      	ldr	r3, [pc, #288]	; (80023a4 <HAL_UART_MspInit+0x1c0>)
 8002284:	2200      	movs	r2, #0
 8002286:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002288:	4b46      	ldr	r3, [pc, #280]	; (80023a4 <HAL_UART_MspInit+0x1c0>)
 800228a:	2200      	movs	r2, #0
 800228c:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800228e:	4b45      	ldr	r3, [pc, #276]	; (80023a4 <HAL_UART_MspInit+0x1c0>)
 8002290:	2200      	movs	r2, #0
 8002292:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002294:	4b43      	ldr	r3, [pc, #268]	; (80023a4 <HAL_UART_MspInit+0x1c0>)
 8002296:	2200      	movs	r2, #0
 8002298:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800229a:	4b42      	ldr	r3, [pc, #264]	; (80023a4 <HAL_UART_MspInit+0x1c0>)
 800229c:	2200      	movs	r2, #0
 800229e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80022a0:	4840      	ldr	r0, [pc, #256]	; (80023a4 <HAL_UART_MspInit+0x1c0>)
 80022a2:	f001 ff53 	bl	800414c <HAL_DMA_Init>
 80022a6:	4603      	mov	r3, r0
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d001      	beq.n	80022b0 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 80022ac:	f7ff fc4c 	bl	8001b48 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	4a3c      	ldr	r2, [pc, #240]	; (80023a4 <HAL_UART_MspInit+0x1c0>)
 80022b4:	635a      	str	r2, [r3, #52]	; 0x34
 80022b6:	4a3b      	ldr	r2, [pc, #236]	; (80023a4 <HAL_UART_MspInit+0x1c0>)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 80022bc:	4b3b      	ldr	r3, [pc, #236]	; (80023ac <HAL_UART_MspInit+0x1c8>)
 80022be:	4a3c      	ldr	r2, [pc, #240]	; (80023b0 <HAL_UART_MspInit+0x1cc>)
 80022c0:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 80022c2:	4b3a      	ldr	r3, [pc, #232]	; (80023ac <HAL_UART_MspInit+0x1c8>)
 80022c4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80022c8:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80022ca:	4b38      	ldr	r3, [pc, #224]	; (80023ac <HAL_UART_MspInit+0x1c8>)
 80022cc:	2240      	movs	r2, #64	; 0x40
 80022ce:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80022d0:	4b36      	ldr	r3, [pc, #216]	; (80023ac <HAL_UART_MspInit+0x1c8>)
 80022d2:	2200      	movs	r2, #0
 80022d4:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80022d6:	4b35      	ldr	r3, [pc, #212]	; (80023ac <HAL_UART_MspInit+0x1c8>)
 80022d8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80022dc:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80022de:	4b33      	ldr	r3, [pc, #204]	; (80023ac <HAL_UART_MspInit+0x1c8>)
 80022e0:	2200      	movs	r2, #0
 80022e2:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80022e4:	4b31      	ldr	r3, [pc, #196]	; (80023ac <HAL_UART_MspInit+0x1c8>)
 80022e6:	2200      	movs	r2, #0
 80022e8:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80022ea:	4b30      	ldr	r3, [pc, #192]	; (80023ac <HAL_UART_MspInit+0x1c8>)
 80022ec:	2200      	movs	r2, #0
 80022ee:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80022f0:	4b2e      	ldr	r3, [pc, #184]	; (80023ac <HAL_UART_MspInit+0x1c8>)
 80022f2:	2200      	movs	r2, #0
 80022f4:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80022f6:	4b2d      	ldr	r3, [pc, #180]	; (80023ac <HAL_UART_MspInit+0x1c8>)
 80022f8:	2200      	movs	r2, #0
 80022fa:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80022fc:	482b      	ldr	r0, [pc, #172]	; (80023ac <HAL_UART_MspInit+0x1c8>)
 80022fe:	f001 ff25 	bl	800414c <HAL_DMA_Init>
 8002302:	4603      	mov	r3, r0
 8002304:	2b00      	cmp	r3, #0
 8002306:	d001      	beq.n	800230c <HAL_UART_MspInit+0x128>
    {
      Error_Handler();
 8002308:	f7ff fc1e 	bl	8001b48 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	4a27      	ldr	r2, [pc, #156]	; (80023ac <HAL_UART_MspInit+0x1c8>)
 8002310:	631a      	str	r2, [r3, #48]	; 0x30
 8002312:	4a26      	ldr	r2, [pc, #152]	; (80023ac <HAL_UART_MspInit+0x1c8>)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 0);
 8002318:	2200      	movs	r2, #0
 800231a:	2101      	movs	r1, #1
 800231c:	2026      	movs	r0, #38	; 0x26
 800231e:	f001 fede 	bl	80040de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002322:	2026      	movs	r0, #38	; 0x26
 8002324:	f001 fef7 	bl	8004116 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002328:	e031      	b.n	800238e <HAL_UART_MspInit+0x1aa>
  else if(huart->Instance==USART3)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	4a21      	ldr	r2, [pc, #132]	; (80023b4 <HAL_UART_MspInit+0x1d0>)
 8002330:	4293      	cmp	r3, r2
 8002332:	d12c      	bne.n	800238e <HAL_UART_MspInit+0x1aa>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002334:	2300      	movs	r3, #0
 8002336:	613b      	str	r3, [r7, #16]
 8002338:	4b18      	ldr	r3, [pc, #96]	; (800239c <HAL_UART_MspInit+0x1b8>)
 800233a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800233c:	4a17      	ldr	r2, [pc, #92]	; (800239c <HAL_UART_MspInit+0x1b8>)
 800233e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002342:	6413      	str	r3, [r2, #64]	; 0x40
 8002344:	4b15      	ldr	r3, [pc, #84]	; (800239c <HAL_UART_MspInit+0x1b8>)
 8002346:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002348:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800234c:	613b      	str	r3, [r7, #16]
 800234e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002350:	2300      	movs	r3, #0
 8002352:	60fb      	str	r3, [r7, #12]
 8002354:	4b11      	ldr	r3, [pc, #68]	; (800239c <HAL_UART_MspInit+0x1b8>)
 8002356:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002358:	4a10      	ldr	r2, [pc, #64]	; (800239c <HAL_UART_MspInit+0x1b8>)
 800235a:	f043 0308 	orr.w	r3, r3, #8
 800235e:	6313      	str	r3, [r2, #48]	; 0x30
 8002360:	4b0e      	ldr	r3, [pc, #56]	; (800239c <HAL_UART_MspInit+0x1b8>)
 8002362:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002364:	f003 0308 	and.w	r3, r3, #8
 8002368:	60fb      	str	r3, [r7, #12]
 800236a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800236c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002370:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002372:	2302      	movs	r3, #2
 8002374:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002376:	2300      	movs	r3, #0
 8002378:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800237a:	2303      	movs	r3, #3
 800237c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800237e:	2307      	movs	r3, #7
 8002380:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002382:	f107 031c 	add.w	r3, r7, #28
 8002386:	4619      	mov	r1, r3
 8002388:	4805      	ldr	r0, [pc, #20]	; (80023a0 <HAL_UART_MspInit+0x1bc>)
 800238a:	f002 fe9f 	bl	80050cc <HAL_GPIO_Init>
}
 800238e:	bf00      	nop
 8002390:	3730      	adds	r7, #48	; 0x30
 8002392:	46bd      	mov	sp, r7
 8002394:	bd80      	pop	{r7, pc}
 8002396:	bf00      	nop
 8002398:	40004400 	.word	0x40004400
 800239c:	40023800 	.word	0x40023800
 80023a0:	40020c00 	.word	0x40020c00
 80023a4:	20000820 	.word	0x20000820
 80023a8:	40026088 	.word	0x40026088
 80023ac:	20000b80 	.word	0x20000b80
 80023b0:	400260a0 	.word	0x400260a0
 80023b4:	40004800 	.word	0x40004800

080023b8 <LL_TIM_DisableCounter>:
{
 80023b8:	b480      	push	{r7}
 80023ba:	b083      	sub	sp, #12
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f023 0201 	bic.w	r2, r3, #1
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	601a      	str	r2, [r3, #0]
}
 80023cc:	bf00      	nop
 80023ce:	370c      	adds	r7, #12
 80023d0:	46bd      	mov	sp, r7
 80023d2:	bc80      	pop	{r7}
 80023d4:	4770      	bx	lr

080023d6 <LL_TIM_ClearFlag_UPDATE>:
{
 80023d6:	b480      	push	{r7}
 80023d8:	b083      	sub	sp, #12
 80023da:	af00      	add	r7, sp, #0
 80023dc:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	f06f 0201 	mvn.w	r2, #1
 80023e4:	611a      	str	r2, [r3, #16]
}
 80023e6:	bf00      	nop
 80023e8:	370c      	adds	r7, #12
 80023ea:	46bd      	mov	sp, r7
 80023ec:	bc80      	pop	{r7}
 80023ee:	4770      	bx	lr

080023f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80023f0:	b480      	push	{r7}
 80023f2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80023f4:	bf00      	nop
 80023f6:	46bd      	mov	sp, r7
 80023f8:	bc80      	pop	{r7}
 80023fa:	4770      	bx	lr

080023fc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80023fc:	b480      	push	{r7}
 80023fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002400:	e7fe      	b.n	8002400 <HardFault_Handler+0x4>

08002402 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002402:	b480      	push	{r7}
 8002404:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002406:	e7fe      	b.n	8002406 <MemManage_Handler+0x4>

08002408 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002408:	b480      	push	{r7}
 800240a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800240c:	e7fe      	b.n	800240c <BusFault_Handler+0x4>

0800240e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800240e:	b480      	push	{r7}
 8002410:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002412:	e7fe      	b.n	8002412 <UsageFault_Handler+0x4>

08002414 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002414:	b480      	push	{r7}
 8002416:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002418:	bf00      	nop
 800241a:	46bd      	mov	sp, r7
 800241c:	bc80      	pop	{r7}
 800241e:	4770      	bx	lr

08002420 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002420:	b480      	push	{r7}
 8002422:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002424:	bf00      	nop
 8002426:	46bd      	mov	sp, r7
 8002428:	bc80      	pop	{r7}
 800242a:	4770      	bx	lr

0800242c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800242c:	b480      	push	{r7}
 800242e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002430:	bf00      	nop
 8002432:	46bd      	mov	sp, r7
 8002434:	bc80      	pop	{r7}
 8002436:	4770      	bx	lr

08002438 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800243c:	f000 fa30 	bl	80028a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002440:	bf00      	nop
 8002442:	bd80      	pop	{r7, pc}

08002444 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8002448:	4802      	ldr	r0, [pc, #8]	; (8002454 <DMA1_Stream3_IRQHandler+0x10>)
 800244a:	f002 f8f5 	bl	8004638 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 800244e:	bf00      	nop
 8002450:	bd80      	pop	{r7, pc}
 8002452:	bf00      	nop
 8002454:	20000abc 	.word	0x20000abc

08002458 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 800245c:	4802      	ldr	r0, [pc, #8]	; (8002468 <DMA1_Stream4_IRQHandler+0x10>)
 800245e:	f002 f8eb 	bl	8004638 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8002462:	bf00      	nop
 8002464:	bd80      	pop	{r7, pc}
 8002466:	bf00      	nop
 8002468:	20000fe4 	.word	0x20000fe4

0800246c <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002470:	4802      	ldr	r0, [pc, #8]	; (800247c <DMA1_Stream5_IRQHandler+0x10>)
 8002472:	f002 f8e1 	bl	8004638 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8002476:	bf00      	nop
 8002478:	bd80      	pop	{r7, pc}
 800247a:	bf00      	nop
 800247c:	20000820 	.word	0x20000820

08002480 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8002484:	4802      	ldr	r0, [pc, #8]	; (8002490 <DMA1_Stream6_IRQHandler+0x10>)
 8002486:	f002 f8d7 	bl	8004638 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 800248a:	bf00      	nop
 800248c:	bd80      	pop	{r7, pc}
 800248e:	bf00      	nop
 8002490:	20000b80 	.word	0x20000b80

08002494 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002498:	4802      	ldr	r0, [pc, #8]	; (80024a4 <ADC_IRQHandler+0x10>)
 800249a:	f000 fa84 	bl	80029a6 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 800249e:	bf00      	nop
 80024a0:	bd80      	pop	{r7, pc}
 80024a2:	bf00      	nop
 80024a4:	20000b38 	.word	0x20000b38

080024a8 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80024ac:	4802      	ldr	r0, [pc, #8]	; (80024b8 <CAN1_TX_IRQHandler+0x10>)
 80024ae:	f001 fb12 	bl	8003ad6 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 80024b2:	bf00      	nop
 80024b4:	bd80      	pop	{r7, pc}
 80024b6:	bf00      	nop
 80024b8:	20000fb8 	.word	0x20000fb8

080024bc <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80024c0:	4802      	ldr	r0, [pc, #8]	; (80024cc <CAN1_RX0_IRQHandler+0x10>)
 80024c2:	f001 fb08 	bl	8003ad6 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 80024c6:	bf00      	nop
 80024c8:	bd80      	pop	{r7, pc}
 80024ca:	bf00      	nop
 80024cc:	20000fb8 	.word	0x20000fb8

080024d0 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80024d4:	4802      	ldr	r0, [pc, #8]	; (80024e0 <CAN1_RX1_IRQHandler+0x10>)
 80024d6:	f001 fafe 	bl	8003ad6 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 80024da:	bf00      	nop
 80024dc:	bd80      	pop	{r7, pc}
 80024de:	bf00      	nop
 80024e0:	20000fb8 	.word	0x20000fb8

080024e4 <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN1 SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80024e8:	4802      	ldr	r0, [pc, #8]	; (80024f4 <CAN1_SCE_IRQHandler+0x10>)
 80024ea:	f001 faf4 	bl	8003ad6 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 80024ee:	bf00      	nop
 80024f0:	bd80      	pop	{r7, pc}
 80024f2:	bf00      	nop
 80024f4:	20000fb8 	.word	0x20000fb8

080024f8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
	LL_TIM_DisableCounter(TIM3);
 80024fc:	4803      	ldr	r0, [pc, #12]	; (800250c <TIM3_IRQHandler+0x14>)
 80024fe:	f7ff ff5b 	bl	80023b8 <LL_TIM_DisableCounter>
	 HAL_GPIO_WritePin(SIG_SHUTTER_GPIO_Port, SIG_SHUTTER_Pin, GPIO_PIN_RESET);
	 */

  /* USER CODE END TIM3_IRQn 0 */
  /* USER CODE BEGIN TIM3_IRQn 1 */
	LL_TIM_ClearFlag_UPDATE(TIM3);
 8002502:	4802      	ldr	r0, [pc, #8]	; (800250c <TIM3_IRQHandler+0x14>)
 8002504:	f7ff ff67 	bl	80023d6 <LL_TIM_ClearFlag_UPDATE>
  /* USER CODE END TIM3_IRQn 1 */
}
 8002508:	bf00      	nop
 800250a:	bd80      	pop	{r7, pc}
 800250c:	40000400 	.word	0x40000400

08002510 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8002514:	4802      	ldr	r0, [pc, #8]	; (8002520 <SPI2_IRQHandler+0x10>)
 8002516:	f006 fa33 	bl	8008980 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 800251a:	bf00      	nop
 800251c:	bd80      	pop	{r7, pc}
 800251e:	bf00      	nop
 8002520:	20000884 	.word	0x20000884

08002524 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002528:	4802      	ldr	r0, [pc, #8]	; (8002534 <USART2_IRQHandler+0x10>)
 800252a:	f006 fe05 	bl	8009138 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800252e:	bf00      	nop
 8002530:	bd80      	pop	{r7, pc}
 8002532:	bf00      	nop
 8002534:	20000f78 	.word	0x20000f78

08002538 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI Line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 800253c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002540:	f002 ffaa 	bl	8005498 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 8002544:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8002548:	f002 ffa6 	bl	8005498 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 800254c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002550:	f002 ffa2 	bl	8005498 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8002554:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002558:	f002 ff9e 	bl	8005498 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 800255c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002560:	f002 ff9a 	bl	8005498 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002564:	bf00      	nop
 8002566:	bd80      	pop	{r7, pc}

08002568 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 800256c:	4802      	ldr	r0, [pc, #8]	; (8002578 <SDIO_IRQHandler+0x10>)
 800256e:	f005 f999 	bl	80078a4 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 8002572:	bf00      	nop
 8002574:	bd80      	pop	{r7, pc}
 8002576:	bf00      	nop
 8002578:	20000ef0 	.word	0x20000ef0

0800257c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 Stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002580:	4802      	ldr	r0, [pc, #8]	; (800258c <DMA2_Stream0_IRQHandler+0x10>)
 8002582:	f002 f859 	bl	8004638 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002586:	bf00      	nop
 8002588:	bd80      	pop	{r7, pc}
 800258a:	bf00      	nop
 800258c:	20000e14 	.word	0x20000e14

08002590 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 Stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 8002594:	4802      	ldr	r0, [pc, #8]	; (80025a0 <DMA2_Stream3_IRQHandler+0x10>)
 8002596:	f002 f84f 	bl	8004638 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 800259a:	bf00      	nop
 800259c:	bd80      	pop	{r7, pc}
 800259e:	bf00      	nop
 80025a0:	200007a4 	.word	0x200007a4

080025a4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80025a8:	4802      	ldr	r0, [pc, #8]	; (80025b4 <OTG_FS_IRQHandler+0x10>)
 80025aa:	f003 f8cc 	bl	8005746 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80025ae:	bf00      	nop
 80025b0:	bd80      	pop	{r7, pc}
 80025b2:	bf00      	nop
 80025b4:	20001cc0 	.word	0x20001cc0

080025b8 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 Stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 80025bc:	4802      	ldr	r0, [pc, #8]	; (80025c8 <DMA2_Stream6_IRQHandler+0x10>)
 80025be:	f002 f83b 	bl	8004638 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 80025c2:	bf00      	nop
 80025c4:	bd80      	pop	{r7, pc}
 80025c6:	bf00      	nop
 80025c8:	20000e74 	.word	0x20000e74

080025cc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80025cc:	b480      	push	{r7}
 80025ce:	af00      	add	r7, sp, #0
	return 1;
 80025d0:	2301      	movs	r3, #1
}
 80025d2:	4618      	mov	r0, r3
 80025d4:	46bd      	mov	sp, r7
 80025d6:	bc80      	pop	{r7}
 80025d8:	4770      	bx	lr

080025da <_kill>:

int _kill(int pid, int sig)
{
 80025da:	b580      	push	{r7, lr}
 80025dc:	b082      	sub	sp, #8
 80025de:	af00      	add	r7, sp, #0
 80025e0:	6078      	str	r0, [r7, #4]
 80025e2:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80025e4:	f00c f958 	bl	800e898 <__errno>
 80025e8:	4603      	mov	r3, r0
 80025ea:	2216      	movs	r2, #22
 80025ec:	601a      	str	r2, [r3, #0]
	return -1;
 80025ee:	f04f 33ff 	mov.w	r3, #4294967295
}
 80025f2:	4618      	mov	r0, r3
 80025f4:	3708      	adds	r7, #8
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bd80      	pop	{r7, pc}

080025fa <_exit>:

void _exit (int status)
{
 80025fa:	b580      	push	{r7, lr}
 80025fc:	b082      	sub	sp, #8
 80025fe:	af00      	add	r7, sp, #0
 8002600:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002602:	f04f 31ff 	mov.w	r1, #4294967295
 8002606:	6878      	ldr	r0, [r7, #4]
 8002608:	f7ff ffe7 	bl	80025da <_kill>
	while (1) {}		/* Make sure we hang here */
 800260c:	e7fe      	b.n	800260c <_exit+0x12>

0800260e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800260e:	b580      	push	{r7, lr}
 8002610:	b086      	sub	sp, #24
 8002612:	af00      	add	r7, sp, #0
 8002614:	60f8      	str	r0, [r7, #12]
 8002616:	60b9      	str	r1, [r7, #8]
 8002618:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800261a:	2300      	movs	r3, #0
 800261c:	617b      	str	r3, [r7, #20]
 800261e:	e00a      	b.n	8002636 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002620:	f3af 8000 	nop.w
 8002624:	4601      	mov	r1, r0
 8002626:	68bb      	ldr	r3, [r7, #8]
 8002628:	1c5a      	adds	r2, r3, #1
 800262a:	60ba      	str	r2, [r7, #8]
 800262c:	b2ca      	uxtb	r2, r1
 800262e:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002630:	697b      	ldr	r3, [r7, #20]
 8002632:	3301      	adds	r3, #1
 8002634:	617b      	str	r3, [r7, #20]
 8002636:	697a      	ldr	r2, [r7, #20]
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	429a      	cmp	r2, r3
 800263c:	dbf0      	blt.n	8002620 <_read+0x12>
	}

return len;
 800263e:	687b      	ldr	r3, [r7, #4]
}
 8002640:	4618      	mov	r0, r3
 8002642:	3718      	adds	r7, #24
 8002644:	46bd      	mov	sp, r7
 8002646:	bd80      	pop	{r7, pc}

08002648 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b086      	sub	sp, #24
 800264c:	af00      	add	r7, sp, #0
 800264e:	60f8      	str	r0, [r7, #12]
 8002650:	60b9      	str	r1, [r7, #8]
 8002652:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002654:	2300      	movs	r3, #0
 8002656:	617b      	str	r3, [r7, #20]
 8002658:	e009      	b.n	800266e <_write+0x26>
	{
		__io_putchar(*ptr++);
 800265a:	68bb      	ldr	r3, [r7, #8]
 800265c:	1c5a      	adds	r2, r3, #1
 800265e:	60ba      	str	r2, [r7, #8]
 8002660:	781b      	ldrb	r3, [r3, #0]
 8002662:	4618      	mov	r0, r3
 8002664:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002668:	697b      	ldr	r3, [r7, #20]
 800266a:	3301      	adds	r3, #1
 800266c:	617b      	str	r3, [r7, #20]
 800266e:	697a      	ldr	r2, [r7, #20]
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	429a      	cmp	r2, r3
 8002674:	dbf1      	blt.n	800265a <_write+0x12>
	}
	return len;
 8002676:	687b      	ldr	r3, [r7, #4]
}
 8002678:	4618      	mov	r0, r3
 800267a:	3718      	adds	r7, #24
 800267c:	46bd      	mov	sp, r7
 800267e:	bd80      	pop	{r7, pc}

08002680 <_close>:

int _close(int file)
{
 8002680:	b480      	push	{r7}
 8002682:	b083      	sub	sp, #12
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
	return -1;
 8002688:	f04f 33ff 	mov.w	r3, #4294967295
}
 800268c:	4618      	mov	r0, r3
 800268e:	370c      	adds	r7, #12
 8002690:	46bd      	mov	sp, r7
 8002692:	bc80      	pop	{r7}
 8002694:	4770      	bx	lr

08002696 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002696:	b480      	push	{r7}
 8002698:	b083      	sub	sp, #12
 800269a:	af00      	add	r7, sp, #0
 800269c:	6078      	str	r0, [r7, #4]
 800269e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80026a6:	605a      	str	r2, [r3, #4]
	return 0;
 80026a8:	2300      	movs	r3, #0
}
 80026aa:	4618      	mov	r0, r3
 80026ac:	370c      	adds	r7, #12
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bc80      	pop	{r7}
 80026b2:	4770      	bx	lr

080026b4 <_isatty>:

int _isatty(int file)
{
 80026b4:	b480      	push	{r7}
 80026b6:	b083      	sub	sp, #12
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
	return 1;
 80026bc:	2301      	movs	r3, #1
}
 80026be:	4618      	mov	r0, r3
 80026c0:	370c      	adds	r7, #12
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bc80      	pop	{r7}
 80026c6:	4770      	bx	lr

080026c8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80026c8:	b480      	push	{r7}
 80026ca:	b085      	sub	sp, #20
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	60f8      	str	r0, [r7, #12]
 80026d0:	60b9      	str	r1, [r7, #8]
 80026d2:	607a      	str	r2, [r7, #4]
	return 0;
 80026d4:	2300      	movs	r3, #0
}
 80026d6:	4618      	mov	r0, r3
 80026d8:	3714      	adds	r7, #20
 80026da:	46bd      	mov	sp, r7
 80026dc:	bc80      	pop	{r7}
 80026de:	4770      	bx	lr

080026e0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b086      	sub	sp, #24
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80026e8:	4a14      	ldr	r2, [pc, #80]	; (800273c <_sbrk+0x5c>)
 80026ea:	4b15      	ldr	r3, [pc, #84]	; (8002740 <_sbrk+0x60>)
 80026ec:	1ad3      	subs	r3, r2, r3
 80026ee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80026f0:	697b      	ldr	r3, [r7, #20]
 80026f2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80026f4:	4b13      	ldr	r3, [pc, #76]	; (8002744 <_sbrk+0x64>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d102      	bne.n	8002702 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80026fc:	4b11      	ldr	r3, [pc, #68]	; (8002744 <_sbrk+0x64>)
 80026fe:	4a12      	ldr	r2, [pc, #72]	; (8002748 <_sbrk+0x68>)
 8002700:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002702:	4b10      	ldr	r3, [pc, #64]	; (8002744 <_sbrk+0x64>)
 8002704:	681a      	ldr	r2, [r3, #0]
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	4413      	add	r3, r2
 800270a:	693a      	ldr	r2, [r7, #16]
 800270c:	429a      	cmp	r2, r3
 800270e:	d207      	bcs.n	8002720 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002710:	f00c f8c2 	bl	800e898 <__errno>
 8002714:	4603      	mov	r3, r0
 8002716:	220c      	movs	r2, #12
 8002718:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800271a:	f04f 33ff 	mov.w	r3, #4294967295
 800271e:	e009      	b.n	8002734 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002720:	4b08      	ldr	r3, [pc, #32]	; (8002744 <_sbrk+0x64>)
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002726:	4b07      	ldr	r3, [pc, #28]	; (8002744 <_sbrk+0x64>)
 8002728:	681a      	ldr	r2, [r3, #0]
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	4413      	add	r3, r2
 800272e:	4a05      	ldr	r2, [pc, #20]	; (8002744 <_sbrk+0x64>)
 8002730:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002732:	68fb      	ldr	r3, [r7, #12]
}
 8002734:	4618      	mov	r0, r3
 8002736:	3718      	adds	r7, #24
 8002738:	46bd      	mov	sp, r7
 800273a:	bd80      	pop	{r7, pc}
 800273c:	20020000 	.word	0x20020000
 8002740:	00000400 	.word	0x00000400
 8002744:	2000055c 	.word	0x2000055c
 8002748:	200020d0 	.word	0x200020d0

0800274c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800274c:	b480      	push	{r7}
 800274e:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002750:	4b12      	ldr	r3, [pc, #72]	; (800279c <SystemInit+0x50>)
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	4a11      	ldr	r2, [pc, #68]	; (800279c <SystemInit+0x50>)
 8002756:	f043 0301 	orr.w	r3, r3, #1
 800275a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800275c:	4b0f      	ldr	r3, [pc, #60]	; (800279c <SystemInit+0x50>)
 800275e:	2200      	movs	r2, #0
 8002760:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002762:	4b0e      	ldr	r3, [pc, #56]	; (800279c <SystemInit+0x50>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	4a0d      	ldr	r2, [pc, #52]	; (800279c <SystemInit+0x50>)
 8002768:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800276c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002770:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8002772:	4b0a      	ldr	r3, [pc, #40]	; (800279c <SystemInit+0x50>)
 8002774:	4a0a      	ldr	r2, [pc, #40]	; (80027a0 <SystemInit+0x54>)
 8002776:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002778:	4b08      	ldr	r3, [pc, #32]	; (800279c <SystemInit+0x50>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	4a07      	ldr	r2, [pc, #28]	; (800279c <SystemInit+0x50>)
 800277e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002782:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8002784:	4b05      	ldr	r3, [pc, #20]	; (800279c <SystemInit+0x50>)
 8002786:	2200      	movs	r2, #0
 8002788:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800278a:	4b06      	ldr	r3, [pc, #24]	; (80027a4 <SystemInit+0x58>)
 800278c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002790:	609a      	str	r2, [r3, #8]
#endif
}
 8002792:	bf00      	nop
 8002794:	46bd      	mov	sp, r7
 8002796:	bc80      	pop	{r7}
 8002798:	4770      	bx	lr
 800279a:	bf00      	nop
 800279c:	40023800 	.word	0x40023800
 80027a0:	24003010 	.word	0x24003010
 80027a4:	e000ed00 	.word	0xe000ed00

080027a8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80027a8:	f8df d034 	ldr.w	sp, [pc, #52]	; 80027e0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 80027ac:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80027ae:	e003      	b.n	80027b8 <LoopCopyDataInit>

080027b0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80027b0:	4b0c      	ldr	r3, [pc, #48]	; (80027e4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80027b2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80027b4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80027b6:	3104      	adds	r1, #4

080027b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 80027b8:	480b      	ldr	r0, [pc, #44]	; (80027e8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80027ba:	4b0c      	ldr	r3, [pc, #48]	; (80027ec <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80027bc:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80027be:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80027c0:	d3f6      	bcc.n	80027b0 <CopyDataInit>
  ldr  r2, =_sbss
 80027c2:	4a0b      	ldr	r2, [pc, #44]	; (80027f0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80027c4:	e002      	b.n	80027cc <LoopFillZerobss>

080027c6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 80027c6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80027c8:	f842 3b04 	str.w	r3, [r2], #4

080027cc <LoopFillZerobss>:

LoopFillZerobss:
  ldr  r3, = _ebss
 80027cc:	4b09      	ldr	r3, [pc, #36]	; (80027f4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80027ce:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80027d0:	d3f9      	bcc.n	80027c6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80027d2:	f7ff ffbb 	bl	800274c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80027d6:	f00c f865 	bl	800e8a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80027da:	f7fe fd1d 	bl	8001218 <main>
  bx  lr
 80027de:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80027e0:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80027e4:	08012718 	.word	0x08012718
  ldr  r0, =_sdata
 80027e8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80027ec:	2000052c 	.word	0x2000052c
  ldr  r2, =_sbss
 80027f0:	2000052c 	.word	0x2000052c
  ldr  r3, = _ebss
 80027f4:	200020d0 	.word	0x200020d0

080027f8 <CAN2_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80027f8:	e7fe      	b.n	80027f8 <CAN2_RX0_IRQHandler>
	...

080027fc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002800:	4b0e      	ldr	r3, [pc, #56]	; (800283c <HAL_Init+0x40>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4a0d      	ldr	r2, [pc, #52]	; (800283c <HAL_Init+0x40>)
 8002806:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800280a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 800280c:	4b0b      	ldr	r3, [pc, #44]	; (800283c <HAL_Init+0x40>)
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	4a0a      	ldr	r2, [pc, #40]	; (800283c <HAL_Init+0x40>)
 8002812:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002816:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002818:	4b08      	ldr	r3, [pc, #32]	; (800283c <HAL_Init+0x40>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4a07      	ldr	r2, [pc, #28]	; (800283c <HAL_Init+0x40>)
 800281e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002822:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002824:	2003      	movs	r0, #3
 8002826:	f001 fc4f 	bl	80040c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800282a:	2001      	movs	r0, #1
 800282c:	f000 f808 	bl	8002840 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8002830:	f7ff f990 	bl	8001b54 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8002834:	2300      	movs	r3, #0
}
 8002836:	4618      	mov	r0, r3
 8002838:	bd80      	pop	{r7, pc}
 800283a:	bf00      	nop
 800283c:	40023c00 	.word	0x40023c00

08002840 <HAL_InitTick>:
  *       implementation  in user file.
  * @param  TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b082      	sub	sp, #8
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002848:	4b12      	ldr	r3, [pc, #72]	; (8002894 <HAL_InitTick+0x54>)
 800284a:	681a      	ldr	r2, [r3, #0]
 800284c:	4b12      	ldr	r3, [pc, #72]	; (8002898 <HAL_InitTick+0x58>)
 800284e:	781b      	ldrb	r3, [r3, #0]
 8002850:	4619      	mov	r1, r3
 8002852:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002856:	fbb3 f3f1 	udiv	r3, r3, r1
 800285a:	fbb2 f3f3 	udiv	r3, r2, r3
 800285e:	4618      	mov	r0, r3
 8002860:	f001 fc67 	bl	8004132 <HAL_SYSTICK_Config>
 8002864:	4603      	mov	r3, r0
 8002866:	2b00      	cmp	r3, #0
 8002868:	d001      	beq.n	800286e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800286a:	2301      	movs	r3, #1
 800286c:	e00e      	b.n	800288c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	2b0f      	cmp	r3, #15
 8002872:	d80a      	bhi.n	800288a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002874:	2200      	movs	r2, #0
 8002876:	6879      	ldr	r1, [r7, #4]
 8002878:	f04f 30ff 	mov.w	r0, #4294967295
 800287c:	f001 fc2f 	bl	80040de <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002880:	4a06      	ldr	r2, [pc, #24]	; (800289c <HAL_InitTick+0x5c>)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002886:	2300      	movs	r3, #0
 8002888:	e000      	b.n	800288c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800288a:	2301      	movs	r3, #1
}
 800288c:	4618      	mov	r0, r3
 800288e:	3708      	adds	r7, #8
 8002890:	46bd      	mov	sp, r7
 8002892:	bd80      	pop	{r7, pc}
 8002894:	20000004 	.word	0x20000004
 8002898:	2000000c 	.word	0x2000000c
 800289c:	20000008 	.word	0x20000008

080028a0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80028a0:	b480      	push	{r7}
 80028a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80028a4:	4b05      	ldr	r3, [pc, #20]	; (80028bc <HAL_IncTick+0x1c>)
 80028a6:	781b      	ldrb	r3, [r3, #0]
 80028a8:	461a      	mov	r2, r3
 80028aa:	4b05      	ldr	r3, [pc, #20]	; (80028c0 <HAL_IncTick+0x20>)
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	4413      	add	r3, r2
 80028b0:	4a03      	ldr	r2, [pc, #12]	; (80028c0 <HAL_IncTick+0x20>)
 80028b2:	6013      	str	r3, [r2, #0]
}
 80028b4:	bf00      	nop
 80028b6:	46bd      	mov	sp, r7
 80028b8:	bc80      	pop	{r7}
 80028ba:	4770      	bx	lr
 80028bc:	2000000c 	.word	0x2000000c
 80028c0:	20001054 	.word	0x20001054

080028c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80028c4:	b480      	push	{r7}
 80028c6:	af00      	add	r7, sp, #0
  return uwTick;
 80028c8:	4b02      	ldr	r3, [pc, #8]	; (80028d4 <HAL_GetTick+0x10>)
 80028ca:	681b      	ldr	r3, [r3, #0]
}
 80028cc:	4618      	mov	r0, r3
 80028ce:	46bd      	mov	sp, r7
 80028d0:	bc80      	pop	{r7}
 80028d2:	4770      	bx	lr
 80028d4:	20001054 	.word	0x20001054

080028d8 <HAL_Delay>:
  *       implementations in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b084      	sub	sp, #16
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80028e0:	f7ff fff0 	bl	80028c4 <HAL_GetTick>
 80028e4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028f0:	d005      	beq.n	80028fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80028f2:	4b0a      	ldr	r3, [pc, #40]	; (800291c <HAL_Delay+0x44>)
 80028f4:	781b      	ldrb	r3, [r3, #0]
 80028f6:	461a      	mov	r2, r3
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	4413      	add	r3, r2
 80028fc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80028fe:	bf00      	nop
 8002900:	f7ff ffe0 	bl	80028c4 <HAL_GetTick>
 8002904:	4602      	mov	r2, r0
 8002906:	68bb      	ldr	r3, [r7, #8]
 8002908:	1ad3      	subs	r3, r2, r3
 800290a:	68fa      	ldr	r2, [r7, #12]
 800290c:	429a      	cmp	r2, r3
 800290e:	d8f7      	bhi.n	8002900 <HAL_Delay+0x28>
  {
  }
}
 8002910:	bf00      	nop
 8002912:	bf00      	nop
 8002914:	3710      	adds	r7, #16
 8002916:	46bd      	mov	sp, r7
 8002918:	bd80      	pop	{r7, pc}
 800291a:	bf00      	nop
 800291c:	2000000c 	.word	0x2000000c

08002920 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	b084      	sub	sp, #16
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002928:	2300      	movs	r3, #0
 800292a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2b00      	cmp	r3, #0
 8002930:	d101      	bne.n	8002936 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002932:	2301      	movs	r3, #1
 8002934:	e033      	b.n	800299e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800293a:	2b00      	cmp	r3, #0
 800293c:	d109      	bne.n	8002952 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800293e:	6878      	ldr	r0, [r7, #4]
 8002940:	f7ff f94c 	bl	8001bdc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	2200      	movs	r2, #0
 8002948:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	2200      	movs	r2, #0
 800294e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002956:	f003 0310 	and.w	r3, r3, #16
 800295a:	2b00      	cmp	r3, #0
 800295c:	d118      	bne.n	8002990 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002962:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002966:	f023 0302 	bic.w	r3, r3, #2
 800296a:	f043 0202 	orr.w	r2, r3, #2
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002972:	6878      	ldr	r0, [r7, #4]
 8002974:	f000 fbcc 	bl	8003110 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	2200      	movs	r2, #0
 800297c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002982:	f023 0303 	bic.w	r3, r3, #3
 8002986:	f043 0201 	orr.w	r2, r3, #1
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	641a      	str	r2, [r3, #64]	; 0x40
 800298e:	e001      	b.n	8002994 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002990:	2301      	movs	r3, #1
 8002992:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	2200      	movs	r2, #0
 8002998:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800299c:	7bfb      	ldrb	r3, [r7, #15]
}
 800299e:	4618      	mov	r0, r3
 80029a0:	3710      	adds	r7, #16
 80029a2:	46bd      	mov	sp, r7
 80029a4:	bd80      	pop	{r7, pc}

080029a6 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80029a6:	b580      	push	{r7, lr}
 80029a8:	b084      	sub	sp, #16
 80029aa:	af00      	add	r7, sp, #0
 80029ac:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 80029ae:	2300      	movs	r3, #0
 80029b0:	60fb      	str	r3, [r7, #12]
 80029b2:	2300      	movs	r3, #0
 80029b4:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f003 0302 	and.w	r3, r3, #2
 80029c0:	2b02      	cmp	r3, #2
 80029c2:	bf0c      	ite	eq
 80029c4:	2301      	moveq	r3, #1
 80029c6:	2300      	movne	r3, #0
 80029c8:	b2db      	uxtb	r3, r3
 80029ca:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	685b      	ldr	r3, [r3, #4]
 80029d2:	f003 0320 	and.w	r3, r3, #32
 80029d6:	2b20      	cmp	r3, #32
 80029d8:	bf0c      	ite	eq
 80029da:	2301      	moveq	r3, #1
 80029dc:	2300      	movne	r3, #0
 80029de:	b2db      	uxtb	r3, r3
 80029e0:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d049      	beq.n	8002a7c <HAL_ADC_IRQHandler+0xd6>
 80029e8:	68bb      	ldr	r3, [r7, #8]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d046      	beq.n	8002a7c <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029f2:	f003 0310 	and.w	r3, r3, #16
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d105      	bne.n	8002a06 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029fe:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F2, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	689b      	ldr	r3, [r3, #8]
 8002a0c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d12b      	bne.n	8002a6c <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d127      	bne.n	8002a6c <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a22:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d006      	beq.n	8002a38 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	689b      	ldr	r3, [r3, #8]
 8002a30:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d119      	bne.n	8002a6c <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	685a      	ldr	r2, [r3, #4]
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f022 0220 	bic.w	r2, r2, #32
 8002a46:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a4c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a58:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d105      	bne.n	8002a6c <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a64:	f043 0201 	orr.w	r2, r3, #1
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002a6c:	6878      	ldr	r0, [r7, #4]
 8002a6e:	f000 fa0a 	bl	8002e86 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f06f 0212 	mvn.w	r2, #18
 8002a7a:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f003 0304 	and.w	r3, r3, #4
 8002a86:	2b04      	cmp	r3, #4
 8002a88:	bf0c      	ite	eq
 8002a8a:	2301      	moveq	r3, #1
 8002a8c:	2300      	movne	r3, #0
 8002a8e:	b2db      	uxtb	r3, r3
 8002a90:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	685b      	ldr	r3, [r3, #4]
 8002a98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a9c:	2b80      	cmp	r3, #128	; 0x80
 8002a9e:	bf0c      	ite	eq
 8002aa0:	2301      	moveq	r3, #1
 8002aa2:	2300      	movne	r3, #0
 8002aa4:	b2db      	uxtb	r3, r3
 8002aa6:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d057      	beq.n	8002b5e <HAL_ADC_IRQHandler+0x1b8>
 8002aae:	68bb      	ldr	r3, [r7, #8]
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d054      	beq.n	8002b5e <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ab8:	f003 0310 	and.w	r3, r3, #16
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d105      	bne.n	8002acc <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ac4:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	689b      	ldr	r3, [r3, #8]
 8002ad2:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d139      	bne.n	8002b4e <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ae0:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d006      	beq.n	8002af6 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	689b      	ldr	r3, [r3, #8]
 8002aee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d12b      	bne.n	8002b4e <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	685b      	ldr	r3, [r3, #4]
 8002afc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d124      	bne.n	8002b4e <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	689b      	ldr	r3, [r3, #8]
 8002b0a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d11d      	bne.n	8002b4e <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d119      	bne.n	8002b4e <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	685a      	ldr	r2, [r3, #4]
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002b28:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b2e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d105      	bne.n	8002b4e <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b46:	f043 0201 	orr.w	r2, r3, #1
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002b4e:	6878      	ldr	r0, [r7, #4]
 8002b50:	f000 fc66 	bl	8003420 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f06f 020c 	mvn.w	r2, #12
 8002b5c:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f003 0301 	and.w	r3, r3, #1
 8002b68:	2b01      	cmp	r3, #1
 8002b6a:	bf0c      	ite	eq
 8002b6c:	2301      	moveq	r3, #1
 8002b6e:	2300      	movne	r3, #0
 8002b70:	b2db      	uxtb	r3, r3
 8002b72:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	685b      	ldr	r3, [r3, #4]
 8002b7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b7e:	2b40      	cmp	r3, #64	; 0x40
 8002b80:	bf0c      	ite	eq
 8002b82:	2301      	moveq	r3, #1
 8002b84:	2300      	movne	r3, #0
 8002b86:	b2db      	uxtb	r3, r3
 8002b88:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d017      	beq.n	8002bc0 <HAL_ADC_IRQHandler+0x21a>
 8002b90:	68bb      	ldr	r3, [r7, #8]
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d014      	beq.n	8002bc0 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f003 0301 	and.w	r3, r3, #1
 8002ba0:	2b01      	cmp	r3, #1
 8002ba2:	d10d      	bne.n	8002bc0 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ba8:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002bb0:	6878      	ldr	r0, [r7, #4]
 8002bb2:	f000 f97a 	bl	8002eaa <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f06f 0201 	mvn.w	r2, #1
 8002bbe:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f003 0320 	and.w	r3, r3, #32
 8002bca:	2b20      	cmp	r3, #32
 8002bcc:	bf0c      	ite	eq
 8002bce:	2301      	moveq	r3, #1
 8002bd0:	2300      	movne	r3, #0
 8002bd2:	b2db      	uxtb	r3, r3
 8002bd4:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	685b      	ldr	r3, [r3, #4]
 8002bdc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002be0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002be4:	bf0c      	ite	eq
 8002be6:	2301      	moveq	r3, #1
 8002be8:	2300      	movne	r3, #0
 8002bea:	b2db      	uxtb	r3, r3
 8002bec:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d015      	beq.n	8002c20 <HAL_ADC_IRQHandler+0x27a>
 8002bf4:	68bb      	ldr	r3, [r7, #8]
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d012      	beq.n	8002c20 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F2, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bfe:	f043 0202 	orr.w	r2, r3, #2
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f06f 0220 	mvn.w	r2, #32
 8002c0e:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002c10:	6878      	ldr	r0, [r7, #4]
 8002c12:	f000 f953 	bl	8002ebc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f06f 0220 	mvn.w	r2, #32
 8002c1e:	601a      	str	r2, [r3, #0]
  }
}
 8002c20:	bf00      	nop
 8002c22:	3710      	adds	r7, #16
 8002c24:	46bd      	mov	sp, r7
 8002c26:	bd80      	pop	{r7, pc}

08002c28 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b086      	sub	sp, #24
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	60f8      	str	r0, [r7, #12]
 8002c30:	60b9      	str	r1, [r7, #8]
 8002c32:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002c34:	2300      	movs	r3, #0
 8002c36:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c3e:	2b01      	cmp	r3, #1
 8002c40:	d101      	bne.n	8002c46 <HAL_ADC_Start_DMA+0x1e>
 8002c42:	2302      	movs	r3, #2
 8002c44:	e0bc      	b.n	8002dc0 <HAL_ADC_Start_DMA+0x198>
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	2201      	movs	r2, #1
 8002c4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	689b      	ldr	r3, [r3, #8]
 8002c54:	f003 0301 	and.w	r3, r3, #1
 8002c58:	2b01      	cmp	r3, #1
 8002c5a:	d018      	beq.n	8002c8e <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	689a      	ldr	r2, [r3, #8]
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f042 0201 	orr.w	r2, r2, #1
 8002c6a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002c6c:	4b56      	ldr	r3, [pc, #344]	; (8002dc8 <HAL_ADC_Start_DMA+0x1a0>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	4a56      	ldr	r2, [pc, #344]	; (8002dcc <HAL_ADC_Start_DMA+0x1a4>)
 8002c72:	fba2 2303 	umull	r2, r3, r2, r3
 8002c76:	0c9a      	lsrs	r2, r3, #18
 8002c78:	4613      	mov	r3, r2
 8002c7a:	005b      	lsls	r3, r3, #1
 8002c7c:	4413      	add	r3, r2
 8002c7e:	617b      	str	r3, [r7, #20]
    while(counter != 0U)
 8002c80:	e002      	b.n	8002c88 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8002c82:	697b      	ldr	r3, [r7, #20]
 8002c84:	3b01      	subs	r3, #1
 8002c86:	617b      	str	r3, [r7, #20]
    while(counter != 0U)
 8002c88:	697b      	ldr	r3, [r7, #20]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d1f9      	bne.n	8002c82 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	689b      	ldr	r3, [r3, #8]
 8002c94:	f003 0301 	and.w	r3, r3, #1
 8002c98:	2b01      	cmp	r3, #1
 8002c9a:	f040 8084 	bne.w	8002da6 <HAL_ADC_Start_DMA+0x17e>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ca2:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002ca6:	f023 0301 	bic.w	r3, r3, #1
 8002caa:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d007      	beq.n	8002cd0 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cc4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002cc8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cd4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002cd8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002cdc:	d106      	bne.n	8002cec <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ce2:	f023 0206 	bic.w	r2, r3, #6
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	645a      	str	r2, [r3, #68]	; 0x44
 8002cea:	e002      	b.n	8002cf2 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	2200      	movs	r2, #0
 8002cf0:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cfe:	4a34      	ldr	r2, [pc, #208]	; (8002dd0 <HAL_ADC_Start_DMA+0x1a8>)
 8002d00:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d06:	4a33      	ldr	r2, [pc, #204]	; (8002dd4 <HAL_ADC_Start_DMA+0x1ac>)
 8002d08:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d0e:	4a32      	ldr	r2, [pc, #200]	; (8002dd8 <HAL_ADC_Start_DMA+0x1b0>)
 8002d10:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002d1a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	685a      	ldr	r2, [r3, #4]
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8002d2a:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	689a      	ldr	r2, [r3, #8]
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002d3a:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	334c      	adds	r3, #76	; 0x4c
 8002d46:	4619      	mov	r1, r3
 8002d48:	68ba      	ldr	r2, [r7, #8]
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	f001 faac 	bl	80042a8 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8002d50:	4b22      	ldr	r3, [pc, #136]	; (8002ddc <HAL_ADC_Start_DMA+0x1b4>)
 8002d52:	685b      	ldr	r3, [r3, #4]
 8002d54:	f003 031f 	and.w	r3, r3, #31
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d10f      	bne.n	8002d7c <HAL_ADC_Start_DMA+0x154>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	689b      	ldr	r3, [r3, #8]
 8002d62:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d129      	bne.n	8002dbe <HAL_ADC_Start_DMA+0x196>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	689a      	ldr	r2, [r3, #8]
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002d78:	609a      	str	r2, [r3, #8]
 8002d7a:	e020      	b.n	8002dbe <HAL_ADC_Start_DMA+0x196>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	4a17      	ldr	r2, [pc, #92]	; (8002de0 <HAL_ADC_Start_DMA+0x1b8>)
 8002d82:	4293      	cmp	r3, r2
 8002d84:	d11b      	bne.n	8002dbe <HAL_ADC_Start_DMA+0x196>
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	689b      	ldr	r3, [r3, #8]
 8002d8c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d114      	bne.n	8002dbe <HAL_ADC_Start_DMA+0x196>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	689a      	ldr	r2, [r3, #8]
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002da2:	609a      	str	r2, [r3, #8]
 8002da4:	e00b      	b.n	8002dbe <HAL_ADC_Start_DMA+0x196>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002daa:	f043 0210 	orr.w	r2, r3, #16
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002db6:	f043 0201 	orr.w	r2, r3, #1
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002dbe:	2300      	movs	r3, #0
}
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	3718      	adds	r7, #24
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	bd80      	pop	{r7, pc}
 8002dc8:	20000004 	.word	0x20000004
 8002dcc:	431bde83 	.word	0x431bde83
 8002dd0:	0800331d 	.word	0x0800331d
 8002dd4:	080033d7 	.word	0x080033d7
 8002dd8:	080033f3 	.word	0x080033f3
 8002ddc:	40012300 	.word	0x40012300
 8002de0:	40012000 	.word	0x40012000

08002de4 <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b084      	sub	sp, #16
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002dec:	2300      	movs	r3, #0
 8002dee:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002df6:	2b01      	cmp	r3, #1
 8002df8:	d101      	bne.n	8002dfe <HAL_ADC_Stop_DMA+0x1a>
 8002dfa:	2302      	movs	r3, #2
 8002dfc:	e03f      	b.n	8002e7e <HAL_ADC_Stop_DMA+0x9a>
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	2201      	movs	r2, #1
 8002e02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	689a      	ldr	r2, [r3, #8]
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f022 0201 	bic.w	r2, r2, #1
 8002e14:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	689b      	ldr	r3, [r3, #8]
 8002e1c:	f003 0301 	and.w	r3, r3, #1
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d127      	bne.n	8002e74 <HAL_ADC_Stop_DMA+0x90>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	689a      	ldr	r2, [r3, #8]
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002e32:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e38:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002e3c:	b2db      	uxtb	r3, r3
 8002e3e:	2b02      	cmp	r3, #2
 8002e40:	d118      	bne.n	8002e74 <HAL_ADC_Stop_DMA+0x90>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e46:	4618      	mov	r0, r3
 8002e48:	f001 fa86 	bl	8004358 <HAL_DMA_Abort>
 8002e4c:	4603      	mov	r3, r0
 8002e4e:	73fb      	strb	r3, [r7, #15]
      
      /* Disable ADC overrun interrupt */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	685a      	ldr	r2, [r3, #4]
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 8002e5e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e64:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002e68:	f023 0301 	bic.w	r3, r3, #1
 8002e6c:	f043 0201 	orr.w	r2, r3, #1
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2200      	movs	r2, #0
 8002e78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002e7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e7e:	4618      	mov	r0, r3
 8002e80:	3710      	adds	r7, #16
 8002e82:	46bd      	mov	sp, r7
 8002e84:	bd80      	pop	{r7, pc}

08002e86 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002e86:	b480      	push	{r7}
 8002e88:	b083      	sub	sp, #12
 8002e8a:	af00      	add	r7, sp, #0
 8002e8c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002e8e:	bf00      	nop
 8002e90:	370c      	adds	r7, #12
 8002e92:	46bd      	mov	sp, r7
 8002e94:	bc80      	pop	{r7}
 8002e96:	4770      	bx	lr

08002e98 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002e98:	b480      	push	{r7}
 8002e9a:	b083      	sub	sp, #12
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002ea0:	bf00      	nop
 8002ea2:	370c      	adds	r7, #12
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	bc80      	pop	{r7}
 8002ea8:	4770      	bx	lr

08002eaa <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002eaa:	b480      	push	{r7}
 8002eac:	b083      	sub	sp, #12
 8002eae:	af00      	add	r7, sp, #0
 8002eb0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8002eb2:	bf00      	nop
 8002eb4:	370c      	adds	r7, #12
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	bc80      	pop	{r7}
 8002eba:	4770      	bx	lr

08002ebc <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	b083      	sub	sp, #12
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002ec4:	bf00      	nop
 8002ec6:	370c      	adds	r7, #12
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	bc80      	pop	{r7}
 8002ecc:	4770      	bx	lr
	...

08002ed0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	b085      	sub	sp, #20
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
 8002ed8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002eda:	2300      	movs	r3, #0
 8002edc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ee4:	2b01      	cmp	r3, #1
 8002ee6:	d101      	bne.n	8002eec <HAL_ADC_ConfigChannel+0x1c>
 8002ee8:	2302      	movs	r3, #2
 8002eea:	e103      	b.n	80030f4 <HAL_ADC_ConfigChannel+0x224>
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2201      	movs	r2, #1
 8002ef0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	2b09      	cmp	r3, #9
 8002efa:	d925      	bls.n	8002f48 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	68d9      	ldr	r1, [r3, #12]
 8002f02:	683b      	ldr	r3, [r7, #0]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	b29b      	uxth	r3, r3
 8002f08:	461a      	mov	r2, r3
 8002f0a:	4613      	mov	r3, r2
 8002f0c:	005b      	lsls	r3, r3, #1
 8002f0e:	4413      	add	r3, r2
 8002f10:	3b1e      	subs	r3, #30
 8002f12:	2207      	movs	r2, #7
 8002f14:	fa02 f303 	lsl.w	r3, r2, r3
 8002f18:	43da      	mvns	r2, r3
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	400a      	ands	r2, r1
 8002f20:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	68d9      	ldr	r1, [r3, #12]
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	689a      	ldr	r2, [r3, #8]
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	b29b      	uxth	r3, r3
 8002f32:	4618      	mov	r0, r3
 8002f34:	4603      	mov	r3, r0
 8002f36:	005b      	lsls	r3, r3, #1
 8002f38:	4403      	add	r3, r0
 8002f3a:	3b1e      	subs	r3, #30
 8002f3c:	409a      	lsls	r2, r3
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	430a      	orrs	r2, r1
 8002f44:	60da      	str	r2, [r3, #12]
 8002f46:	e022      	b.n	8002f8e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	6919      	ldr	r1, [r3, #16]
 8002f4e:	683b      	ldr	r3, [r7, #0]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	b29b      	uxth	r3, r3
 8002f54:	461a      	mov	r2, r3
 8002f56:	4613      	mov	r3, r2
 8002f58:	005b      	lsls	r3, r3, #1
 8002f5a:	4413      	add	r3, r2
 8002f5c:	2207      	movs	r2, #7
 8002f5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f62:	43da      	mvns	r2, r3
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	400a      	ands	r2, r1
 8002f6a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	6919      	ldr	r1, [r3, #16]
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	689a      	ldr	r2, [r3, #8]
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	b29b      	uxth	r3, r3
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	4603      	mov	r3, r0
 8002f80:	005b      	lsls	r3, r3, #1
 8002f82:	4403      	add	r3, r0
 8002f84:	409a      	lsls	r2, r3
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	430a      	orrs	r2, r1
 8002f8c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002f8e:	683b      	ldr	r3, [r7, #0]
 8002f90:	685b      	ldr	r3, [r3, #4]
 8002f92:	2b06      	cmp	r3, #6
 8002f94:	d824      	bhi.n	8002fe0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	685a      	ldr	r2, [r3, #4]
 8002fa0:	4613      	mov	r3, r2
 8002fa2:	009b      	lsls	r3, r3, #2
 8002fa4:	4413      	add	r3, r2
 8002fa6:	3b05      	subs	r3, #5
 8002fa8:	221f      	movs	r2, #31
 8002faa:	fa02 f303 	lsl.w	r3, r2, r3
 8002fae:	43da      	mvns	r2, r3
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	400a      	ands	r2, r1
 8002fb6:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	b29b      	uxth	r3, r3
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	683b      	ldr	r3, [r7, #0]
 8002fc8:	685a      	ldr	r2, [r3, #4]
 8002fca:	4613      	mov	r3, r2
 8002fcc:	009b      	lsls	r3, r3, #2
 8002fce:	4413      	add	r3, r2
 8002fd0:	3b05      	subs	r3, #5
 8002fd2:	fa00 f203 	lsl.w	r2, r0, r3
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	430a      	orrs	r2, r1
 8002fdc:	635a      	str	r2, [r3, #52]	; 0x34
 8002fde:	e04c      	b.n	800307a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	685b      	ldr	r3, [r3, #4]
 8002fe4:	2b0c      	cmp	r3, #12
 8002fe6:	d824      	bhi.n	8003032 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002fee:	683b      	ldr	r3, [r7, #0]
 8002ff0:	685a      	ldr	r2, [r3, #4]
 8002ff2:	4613      	mov	r3, r2
 8002ff4:	009b      	lsls	r3, r3, #2
 8002ff6:	4413      	add	r3, r2
 8002ff8:	3b23      	subs	r3, #35	; 0x23
 8002ffa:	221f      	movs	r2, #31
 8002ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8003000:	43da      	mvns	r2, r3
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	400a      	ands	r2, r1
 8003008:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003010:	683b      	ldr	r3, [r7, #0]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	b29b      	uxth	r3, r3
 8003016:	4618      	mov	r0, r3
 8003018:	683b      	ldr	r3, [r7, #0]
 800301a:	685a      	ldr	r2, [r3, #4]
 800301c:	4613      	mov	r3, r2
 800301e:	009b      	lsls	r3, r3, #2
 8003020:	4413      	add	r3, r2
 8003022:	3b23      	subs	r3, #35	; 0x23
 8003024:	fa00 f203 	lsl.w	r2, r0, r3
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	430a      	orrs	r2, r1
 800302e:	631a      	str	r2, [r3, #48]	; 0x30
 8003030:	e023      	b.n	800307a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003038:	683b      	ldr	r3, [r7, #0]
 800303a:	685a      	ldr	r2, [r3, #4]
 800303c:	4613      	mov	r3, r2
 800303e:	009b      	lsls	r3, r3, #2
 8003040:	4413      	add	r3, r2
 8003042:	3b41      	subs	r3, #65	; 0x41
 8003044:	221f      	movs	r2, #31
 8003046:	fa02 f303 	lsl.w	r3, r2, r3
 800304a:	43da      	mvns	r2, r3
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	400a      	ands	r2, r1
 8003052:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800305a:	683b      	ldr	r3, [r7, #0]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	b29b      	uxth	r3, r3
 8003060:	4618      	mov	r0, r3
 8003062:	683b      	ldr	r3, [r7, #0]
 8003064:	685a      	ldr	r2, [r3, #4]
 8003066:	4613      	mov	r3, r2
 8003068:	009b      	lsls	r3, r3, #2
 800306a:	4413      	add	r3, r2
 800306c:	3b41      	subs	r3, #65	; 0x41
 800306e:	fa00 f203 	lsl.w	r2, r0, r3
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	430a      	orrs	r2, r1
 8003078:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	4a20      	ldr	r2, [pc, #128]	; (8003100 <HAL_ADC_ConfigChannel+0x230>)
 8003080:	4293      	cmp	r3, r2
 8003082:	d109      	bne.n	8003098 <HAL_ADC_ConfigChannel+0x1c8>
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	2b12      	cmp	r3, #18
 800308a:	d105      	bne.n	8003098 <HAL_ADC_ConfigChannel+0x1c8>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 800308c:	4b1d      	ldr	r3, [pc, #116]	; (8003104 <HAL_ADC_ConfigChannel+0x234>)
 800308e:	685b      	ldr	r3, [r3, #4]
 8003090:	4a1c      	ldr	r2, [pc, #112]	; (8003104 <HAL_ADC_ConfigChannel+0x234>)
 8003092:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003096:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	4a18      	ldr	r2, [pc, #96]	; (8003100 <HAL_ADC_ConfigChannel+0x230>)
 800309e:	4293      	cmp	r3, r2
 80030a0:	d123      	bne.n	80030ea <HAL_ADC_ConfigChannel+0x21a>
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	2b10      	cmp	r3, #16
 80030a8:	d003      	beq.n	80030b2 <HAL_ADC_ConfigChannel+0x1e2>
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	2b11      	cmp	r3, #17
 80030b0:	d11b      	bne.n	80030ea <HAL_ADC_ConfigChannel+0x21a>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 80030b2:	4b14      	ldr	r3, [pc, #80]	; (8003104 <HAL_ADC_ConfigChannel+0x234>)
 80030b4:	685b      	ldr	r3, [r3, #4]
 80030b6:	4a13      	ldr	r2, [pc, #76]	; (8003104 <HAL_ADC_ConfigChannel+0x234>)
 80030b8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80030bc:	6053      	str	r3, [r2, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80030be:	683b      	ldr	r3, [r7, #0]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	2b10      	cmp	r3, #16
 80030c4:	d111      	bne.n	80030ea <HAL_ADC_ConfigChannel+0x21a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80030c6:	4b10      	ldr	r3, [pc, #64]	; (8003108 <HAL_ADC_ConfigChannel+0x238>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	4a10      	ldr	r2, [pc, #64]	; (800310c <HAL_ADC_ConfigChannel+0x23c>)
 80030cc:	fba2 2303 	umull	r2, r3, r2, r3
 80030d0:	0c9a      	lsrs	r2, r3, #18
 80030d2:	4613      	mov	r3, r2
 80030d4:	009b      	lsls	r3, r3, #2
 80030d6:	4413      	add	r3, r2
 80030d8:	005b      	lsls	r3, r3, #1
 80030da:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 80030dc:	e002      	b.n	80030e4 <HAL_ADC_ConfigChannel+0x214>
      {
        counter--;
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	3b01      	subs	r3, #1
 80030e2:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d1f9      	bne.n	80030de <HAL_ADC_ConfigChannel+0x20e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	2200      	movs	r2, #0
 80030ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80030f2:	2300      	movs	r3, #0
}
 80030f4:	4618      	mov	r0, r3
 80030f6:	3714      	adds	r7, #20
 80030f8:	46bd      	mov	sp, r7
 80030fa:	bc80      	pop	{r7}
 80030fc:	4770      	bx	lr
 80030fe:	bf00      	nop
 8003100:	40012000 	.word	0x40012000
 8003104:	40012300 	.word	0x40012300
 8003108:	20000004 	.word	0x20000004
 800310c:	431bde83 	.word	0x431bde83

08003110 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003110:	b480      	push	{r7}
 8003112:	b085      	sub	sp, #20
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8003118:	4b7e      	ldr	r3, [pc, #504]	; (8003314 <ADC_Init+0x204>)
 800311a:	685b      	ldr	r3, [r3, #4]
 800311c:	4a7d      	ldr	r2, [pc, #500]	; (8003314 <ADC_Init+0x204>)
 800311e:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8003122:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8003124:	4b7b      	ldr	r3, [pc, #492]	; (8003314 <ADC_Init+0x204>)
 8003126:	685a      	ldr	r2, [r3, #4]
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	685b      	ldr	r3, [r3, #4]
 800312c:	4979      	ldr	r1, [pc, #484]	; (8003314 <ADC_Init+0x204>)
 800312e:	4313      	orrs	r3, r2
 8003130:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	685a      	ldr	r2, [r3, #4]
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003140:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	6859      	ldr	r1, [r3, #4]
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	691b      	ldr	r3, [r3, #16]
 800314c:	021a      	lsls	r2, r3, #8
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	430a      	orrs	r2, r1
 8003154:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	685a      	ldr	r2, [r3, #4]
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003164:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	6859      	ldr	r1, [r3, #4]
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	689a      	ldr	r2, [r3, #8]
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	430a      	orrs	r2, r1
 8003176:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	689a      	ldr	r2, [r3, #8]
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003186:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	6899      	ldr	r1, [r3, #8]
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	68da      	ldr	r2, [r3, #12]
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	430a      	orrs	r2, r1
 8003198:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800319e:	4a5e      	ldr	r2, [pc, #376]	; (8003318 <ADC_Init+0x208>)
 80031a0:	4293      	cmp	r3, r2
 80031a2:	d022      	beq.n	80031ea <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	689a      	ldr	r2, [r3, #8]
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80031b2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	6899      	ldr	r1, [r3, #8]
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	430a      	orrs	r2, r1
 80031c4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	689a      	ldr	r2, [r3, #8]
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80031d4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	6899      	ldr	r1, [r3, #8]
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	430a      	orrs	r2, r1
 80031e6:	609a      	str	r2, [r3, #8]
 80031e8:	e00f      	b.n	800320a <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	689a      	ldr	r2, [r3, #8]
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80031f8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	689a      	ldr	r2, [r3, #8]
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003208:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	689a      	ldr	r2, [r3, #8]
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f022 0202 	bic.w	r2, r2, #2
 8003218:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	6899      	ldr	r1, [r3, #8]
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	7e1b      	ldrb	r3, [r3, #24]
 8003224:	005a      	lsls	r2, r3, #1
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	430a      	orrs	r2, r1
 800322c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003234:	2b00      	cmp	r3, #0
 8003236:	d027      	beq.n	8003288 <ADC_Init+0x178>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	685a      	ldr	r2, [r3, #4]
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003246:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	685a      	ldr	r2, [r3, #4]
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003256:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800325c:	3b01      	subs	r3, #1
 800325e:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 8003262:	60fa      	str	r2, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003264:	68fa      	ldr	r2, [r7, #12]
 8003266:	fa92 f2a2 	rbit	r2, r2
 800326a:	60ba      	str	r2, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800326c:	68ba      	ldr	r2, [r7, #8]
 800326e:	fab2 f282 	clz	r2, r2
 8003272:	b2d2      	uxtb	r2, r2
 8003274:	fa03 f102 	lsl.w	r1, r3, r2
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	685a      	ldr	r2, [r3, #4]
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	430a      	orrs	r2, r1
 8003284:	605a      	str	r2, [r3, #4]
 8003286:	e007      	b.n	8003298 <ADC_Init+0x188>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	685a      	ldr	r2, [r3, #4]
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003296:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80032a6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	69db      	ldr	r3, [r3, #28]
 80032b2:	3b01      	subs	r3, #1
 80032b4:	051a      	lsls	r2, r3, #20
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	430a      	orrs	r2, r1
 80032bc:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	689a      	ldr	r2, [r3, #8]
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80032cc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	6899      	ldr	r1, [r3, #8]
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80032da:	025a      	lsls	r2, r3, #9
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	430a      	orrs	r2, r1
 80032e2:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	689a      	ldr	r2, [r3, #8]
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80032f2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	6899      	ldr	r1, [r3, #8]
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	695b      	ldr	r3, [r3, #20]
 80032fe:	029a      	lsls	r2, r3, #10
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	430a      	orrs	r2, r1
 8003306:	609a      	str	r2, [r3, #8]
}
 8003308:	bf00      	nop
 800330a:	3714      	adds	r7, #20
 800330c:	46bd      	mov	sp, r7
 800330e:	bc80      	pop	{r7}
 8003310:	4770      	bx	lr
 8003312:	bf00      	nop
 8003314:	40012300 	.word	0x40012300
 8003318:	0f000001 	.word	0x0f000001

0800331c <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 800331c:	b580      	push	{r7, lr}
 800331e:	b084      	sub	sp, #16
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003328:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800332e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003332:	2b00      	cmp	r3, #0
 8003334:	d13c      	bne.n	80033b0 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800333a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F2, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	689b      	ldr	r3, [r3, #8]
 8003348:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800334c:	2b00      	cmp	r3, #0
 800334e:	d12b      	bne.n	80033a8 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003354:	2b00      	cmp	r3, #0
 8003356:	d127      	bne.n	80033a8 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800335e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003362:	2b00      	cmp	r3, #0
 8003364:	d006      	beq.n	8003374 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	689b      	ldr	r3, [r3, #8]
 800336c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003370:	2b00      	cmp	r3, #0
 8003372:	d119      	bne.n	80033a8 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	685a      	ldr	r2, [r3, #4]
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f022 0220 	bic.w	r2, r2, #32
 8003382:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003388:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003394:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003398:	2b00      	cmp	r3, #0
 800339a:	d105      	bne.n	80033a8 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033a0:	f043 0201 	orr.w	r2, r3, #1
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80033a8:	68f8      	ldr	r0, [r7, #12]
 80033aa:	f7ff fd6c 	bl	8002e86 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80033ae:	e00e      	b.n	80033ce <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033b4:	f003 0310 	and.w	r3, r3, #16
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d003      	beq.n	80033c4 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80033bc:	68f8      	ldr	r0, [r7, #12]
 80033be:	f7ff fd7d 	bl	8002ebc <HAL_ADC_ErrorCallback>
}
 80033c2:	e004      	b.n	80033ce <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033ca:	6878      	ldr	r0, [r7, #4]
 80033cc:	4798      	blx	r3
}
 80033ce:	bf00      	nop
 80033d0:	3710      	adds	r7, #16
 80033d2:	46bd      	mov	sp, r7
 80033d4:	bd80      	pop	{r7, pc}

080033d6 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80033d6:	b580      	push	{r7, lr}
 80033d8:	b084      	sub	sp, #16
 80033da:	af00      	add	r7, sp, #0
 80033dc:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033e2:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80033e4:	68f8      	ldr	r0, [r7, #12]
 80033e6:	f7ff fd57 	bl	8002e98 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80033ea:	bf00      	nop
 80033ec:	3710      	adds	r7, #16
 80033ee:	46bd      	mov	sp, r7
 80033f0:	bd80      	pop	{r7, pc}

080033f2 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80033f2:	b580      	push	{r7, lr}
 80033f4:	b084      	sub	sp, #16
 80033f6:	af00      	add	r7, sp, #0
 80033f8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033fe:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	2240      	movs	r2, #64	; 0x40
 8003404:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800340a:	f043 0204 	orr.w	r2, r3, #4
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003412:	68f8      	ldr	r0, [r7, #12]
 8003414:	f7ff fd52 	bl	8002ebc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003418:	bf00      	nop
 800341a:	3710      	adds	r7, #16
 800341c:	46bd      	mov	sp, r7
 800341e:	bd80      	pop	{r7, pc}

08003420 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003420:	b480      	push	{r7}
 8003422:	b083      	sub	sp, #12
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8003428:	bf00      	nop
 800342a:	370c      	adds	r7, #12
 800342c:	46bd      	mov	sp, r7
 800342e:	bc80      	pop	{r7}
 8003430:	4770      	bx	lr

08003432 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8003432:	b580      	push	{r7, lr}
 8003434:	b084      	sub	sp, #16
 8003436:	af00      	add	r7, sp, #0
 8003438:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	2b00      	cmp	r3, #0
 800343e:	d101      	bne.n	8003444 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8003440:	2301      	movs	r3, #1
 8003442:	e0ed      	b.n	8003620 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	f893 3020 	ldrb.w	r3, [r3, #32]
 800344a:	b2db      	uxtb	r3, r3
 800344c:	2b00      	cmp	r3, #0
 800344e:	d102      	bne.n	8003456 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8003450:	6878      	ldr	r0, [r7, #4]
 8003452:	f7fe fc43 	bl	8001cdc <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	681a      	ldr	r2, [r3, #0]
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f022 0202 	bic.w	r2, r2, #2
 8003464:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003466:	f7ff fa2d 	bl	80028c4 <HAL_GetTick>
 800346a:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800346c:	e012      	b.n	8003494 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800346e:	f7ff fa29 	bl	80028c4 <HAL_GetTick>
 8003472:	4602      	mov	r2, r0
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	1ad3      	subs	r3, r2, r3
 8003478:	2b0a      	cmp	r3, #10
 800347a:	d90b      	bls.n	8003494 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003480:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2205      	movs	r2, #5
 800348c:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003490:	2301      	movs	r3, #1
 8003492:	e0c5      	b.n	8003620 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	685b      	ldr	r3, [r3, #4]
 800349a:	f003 0302 	and.w	r3, r3, #2
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d1e5      	bne.n	800346e <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	681a      	ldr	r2, [r3, #0]
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f042 0201 	orr.w	r2, r2, #1
 80034b0:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80034b2:	f7ff fa07 	bl	80028c4 <HAL_GetTick>
 80034b6:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80034b8:	e012      	b.n	80034e0 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80034ba:	f7ff fa03 	bl	80028c4 <HAL_GetTick>
 80034be:	4602      	mov	r2, r0
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	1ad3      	subs	r3, r2, r3
 80034c4:	2b0a      	cmp	r3, #10
 80034c6:	d90b      	bls.n	80034e0 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034cc:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	2205      	movs	r2, #5
 80034d8:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80034dc:	2301      	movs	r3, #1
 80034de:	e09f      	b.n	8003620 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	685b      	ldr	r3, [r3, #4]
 80034e6:	f003 0301 	and.w	r3, r3, #1
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d0e5      	beq.n	80034ba <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	7e1b      	ldrb	r3, [r3, #24]
 80034f2:	2b01      	cmp	r3, #1
 80034f4:	d108      	bne.n	8003508 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	681a      	ldr	r2, [r3, #0]
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003504:	601a      	str	r2, [r3, #0]
 8003506:	e007      	b.n	8003518 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	681a      	ldr	r2, [r3, #0]
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003516:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	7e5b      	ldrb	r3, [r3, #25]
 800351c:	2b01      	cmp	r3, #1
 800351e:	d108      	bne.n	8003532 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	681a      	ldr	r2, [r3, #0]
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800352e:	601a      	str	r2, [r3, #0]
 8003530:	e007      	b.n	8003542 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	681a      	ldr	r2, [r3, #0]
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003540:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	7e9b      	ldrb	r3, [r3, #26]
 8003546:	2b01      	cmp	r3, #1
 8003548:	d108      	bne.n	800355c <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	681a      	ldr	r2, [r3, #0]
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f042 0220 	orr.w	r2, r2, #32
 8003558:	601a      	str	r2, [r3, #0]
 800355a:	e007      	b.n	800356c <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	681a      	ldr	r2, [r3, #0]
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f022 0220 	bic.w	r2, r2, #32
 800356a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	7edb      	ldrb	r3, [r3, #27]
 8003570:	2b01      	cmp	r3, #1
 8003572:	d108      	bne.n	8003586 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	681a      	ldr	r2, [r3, #0]
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f022 0210 	bic.w	r2, r2, #16
 8003582:	601a      	str	r2, [r3, #0]
 8003584:	e007      	b.n	8003596 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	681a      	ldr	r2, [r3, #0]
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f042 0210 	orr.w	r2, r2, #16
 8003594:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	7f1b      	ldrb	r3, [r3, #28]
 800359a:	2b01      	cmp	r3, #1
 800359c:	d108      	bne.n	80035b0 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	681a      	ldr	r2, [r3, #0]
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f042 0208 	orr.w	r2, r2, #8
 80035ac:	601a      	str	r2, [r3, #0]
 80035ae:	e007      	b.n	80035c0 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	681a      	ldr	r2, [r3, #0]
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f022 0208 	bic.w	r2, r2, #8
 80035be:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	7f5b      	ldrb	r3, [r3, #29]
 80035c4:	2b01      	cmp	r3, #1
 80035c6:	d108      	bne.n	80035da <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	681a      	ldr	r2, [r3, #0]
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f042 0204 	orr.w	r2, r2, #4
 80035d6:	601a      	str	r2, [r3, #0]
 80035d8:	e007      	b.n	80035ea <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	681a      	ldr	r2, [r3, #0]
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f022 0204 	bic.w	r2, r2, #4
 80035e8:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	689a      	ldr	r2, [r3, #8]
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	68db      	ldr	r3, [r3, #12]
 80035f2:	431a      	orrs	r2, r3
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	691b      	ldr	r3, [r3, #16]
 80035f8:	431a      	orrs	r2, r3
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	695b      	ldr	r3, [r3, #20]
 80035fe:	ea42 0103 	orr.w	r1, r2, r3
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	685b      	ldr	r3, [r3, #4]
 8003606:	1e5a      	subs	r2, r3, #1
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	430a      	orrs	r2, r1
 800360e:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2200      	movs	r2, #0
 8003614:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	2201      	movs	r2, #1
 800361a:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800361e:	2300      	movs	r3, #0
}
 8003620:	4618      	mov	r0, r3
 8003622:	3710      	adds	r7, #16
 8003624:	46bd      	mov	sp, r7
 8003626:	bd80      	pop	{r7, pc}

08003628 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8003628:	b480      	push	{r7}
 800362a:	b087      	sub	sp, #28
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
 8003630:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800363e:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8003640:	7cfb      	ldrb	r3, [r7, #19]
 8003642:	2b01      	cmp	r3, #1
 8003644:	d003      	beq.n	800364e <HAL_CAN_ConfigFilter+0x26>
 8003646:	7cfb      	ldrb	r3, [r7, #19]
 8003648:	2b02      	cmp	r3, #2
 800364a:	f040 80be 	bne.w	80037ca <HAL_CAN_ConfigFilter+0x1a2>
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if   defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 800364e:	4b65      	ldr	r3, [pc, #404]	; (80037e4 <HAL_CAN_ConfigFilter+0x1bc>)
 8003650:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003652:	697b      	ldr	r3, [r7, #20]
 8003654:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003658:	f043 0201 	orr.w	r2, r3, #1
 800365c:	697b      	ldr	r3, [r7, #20]
 800365e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#if   defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8003662:	697b      	ldr	r3, [r7, #20]
 8003664:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003668:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 800366c:	697b      	ldr	r3, [r7, #20]
 800366e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8003672:	697b      	ldr	r3, [r7, #20]
 8003674:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8003678:	683b      	ldr	r3, [r7, #0]
 800367a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800367c:	021b      	lsls	r3, r3, #8
 800367e:	431a      	orrs	r2, r3
 8003680:	697b      	ldr	r3, [r7, #20]
 8003682:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8003686:	683b      	ldr	r3, [r7, #0]
 8003688:	695b      	ldr	r3, [r3, #20]
 800368a:	f003 031f 	and.w	r3, r3, #31
 800368e:	2201      	movs	r2, #1
 8003690:	fa02 f303 	lsl.w	r3, r2, r3
 8003694:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8003696:	697b      	ldr	r3, [r7, #20]
 8003698:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	43db      	mvns	r3, r3
 80036a0:	401a      	ands	r2, r3
 80036a2:	697b      	ldr	r3, [r7, #20]
 80036a4:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80036a8:	683b      	ldr	r3, [r7, #0]
 80036aa:	69db      	ldr	r3, [r3, #28]
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d123      	bne.n	80036f8 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80036b0:	697b      	ldr	r3, [r7, #20]
 80036b2:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	43db      	mvns	r3, r3
 80036ba:	401a      	ands	r2, r3
 80036bc:	697b      	ldr	r3, [r7, #20]
 80036be:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80036c2:	683b      	ldr	r3, [r7, #0]
 80036c4:	68db      	ldr	r3, [r3, #12]
 80036c6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	685b      	ldr	r3, [r3, #4]
 80036cc:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80036ce:	683a      	ldr	r2, [r7, #0]
 80036d0:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80036d2:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80036d4:	697b      	ldr	r3, [r7, #20]
 80036d6:	3248      	adds	r2, #72	; 0x48
 80036d8:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80036dc:	683b      	ldr	r3, [r7, #0]
 80036de:	689b      	ldr	r3, [r3, #8]
 80036e0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80036e2:	683b      	ldr	r3, [r7, #0]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80036ec:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80036ee:	6979      	ldr	r1, [r7, #20]
 80036f0:	3348      	adds	r3, #72	; 0x48
 80036f2:	00db      	lsls	r3, r3, #3
 80036f4:	440b      	add	r3, r1
 80036f6:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	69db      	ldr	r3, [r3, #28]
 80036fc:	2b01      	cmp	r3, #1
 80036fe:	d122      	bne.n	8003746 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8003700:	697b      	ldr	r3, [r7, #20]
 8003702:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	431a      	orrs	r2, r3
 800370a:	697b      	ldr	r3, [r7, #20]
 800370c:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	685b      	ldr	r3, [r3, #4]
 800371a:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800371c:	683a      	ldr	r2, [r7, #0]
 800371e:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003720:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003722:	697b      	ldr	r3, [r7, #20]
 8003724:	3248      	adds	r2, #72	; 0x48
 8003726:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800372a:	683b      	ldr	r3, [r7, #0]
 800372c:	689b      	ldr	r3, [r3, #8]
 800372e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	68db      	ldr	r3, [r3, #12]
 8003734:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800373a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800373c:	6979      	ldr	r1, [r7, #20]
 800373e:	3348      	adds	r3, #72	; 0x48
 8003740:	00db      	lsls	r3, r3, #3
 8003742:	440b      	add	r3, r1
 8003744:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	699b      	ldr	r3, [r3, #24]
 800374a:	2b00      	cmp	r3, #0
 800374c:	d109      	bne.n	8003762 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800374e:	697b      	ldr	r3, [r7, #20]
 8003750:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	43db      	mvns	r3, r3
 8003758:	401a      	ands	r2, r3
 800375a:	697b      	ldr	r3, [r7, #20]
 800375c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8003760:	e007      	b.n	8003772 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8003762:	697b      	ldr	r3, [r7, #20]
 8003764:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	431a      	orrs	r2, r3
 800376c:	697b      	ldr	r3, [r7, #20]
 800376e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8003772:	683b      	ldr	r3, [r7, #0]
 8003774:	691b      	ldr	r3, [r3, #16]
 8003776:	2b00      	cmp	r3, #0
 8003778:	d109      	bne.n	800378e <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800377a:	697b      	ldr	r3, [r7, #20]
 800377c:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	43db      	mvns	r3, r3
 8003784:	401a      	ands	r2, r3
 8003786:	697b      	ldr	r3, [r7, #20]
 8003788:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 800378c:	e007      	b.n	800379e <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800378e:	697b      	ldr	r3, [r7, #20]
 8003790:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	431a      	orrs	r2, r3
 8003798:	697b      	ldr	r3, [r7, #20]
 800379a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800379e:	683b      	ldr	r3, [r7, #0]
 80037a0:	6a1b      	ldr	r3, [r3, #32]
 80037a2:	2b01      	cmp	r3, #1
 80037a4:	d107      	bne.n	80037b6 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80037a6:	697b      	ldr	r3, [r7, #20]
 80037a8:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	431a      	orrs	r2, r3
 80037b0:	697b      	ldr	r3, [r7, #20]
 80037b2:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80037b6:	697b      	ldr	r3, [r7, #20]
 80037b8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80037bc:	f023 0201 	bic.w	r2, r3, #1
 80037c0:	697b      	ldr	r3, [r7, #20]
 80037c2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 80037c6:	2300      	movs	r3, #0
 80037c8:	e006      	b.n	80037d8 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037ce:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80037d6:	2301      	movs	r3, #1
  }
}
 80037d8:	4618      	mov	r0, r3
 80037da:	371c      	adds	r7, #28
 80037dc:	46bd      	mov	sp, r7
 80037de:	bc80      	pop	{r7}
 80037e0:	4770      	bx	lr
 80037e2:	bf00      	nop
 80037e4:	40006400 	.word	0x40006400

080037e8 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b084      	sub	sp, #16
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80037f6:	b2db      	uxtb	r3, r3
 80037f8:	2b01      	cmp	r3, #1
 80037fa:	d12e      	bne.n	800385a <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2202      	movs	r2, #2
 8003800:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	681a      	ldr	r2, [r3, #0]
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f022 0201 	bic.w	r2, r2, #1
 8003812:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003814:	f7ff f856 	bl	80028c4 <HAL_GetTick>
 8003818:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800381a:	e012      	b.n	8003842 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800381c:	f7ff f852 	bl	80028c4 <HAL_GetTick>
 8003820:	4602      	mov	r2, r0
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	1ad3      	subs	r3, r2, r3
 8003826:	2b0a      	cmp	r3, #10
 8003828:	d90b      	bls.n	8003842 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800382e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	2205      	movs	r2, #5
 800383a:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800383e:	2301      	movs	r3, #1
 8003840:	e012      	b.n	8003868 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	685b      	ldr	r3, [r3, #4]
 8003848:	f003 0301 	and.w	r3, r3, #1
 800384c:	2b00      	cmp	r3, #0
 800384e:	d1e5      	bne.n	800381c <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	2200      	movs	r2, #0
 8003854:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8003856:	2300      	movs	r3, #0
 8003858:	e006      	b.n	8003868 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800385e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003866:	2301      	movs	r3, #1
  }
}
 8003868:	4618      	mov	r0, r3
 800386a:	3710      	adds	r7, #16
 800386c:	46bd      	mov	sp, r7
 800386e:	bd80      	pop	{r7, pc}

08003870 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8003870:	b480      	push	{r7}
 8003872:	b089      	sub	sp, #36	; 0x24
 8003874:	af00      	add	r7, sp, #0
 8003876:	60f8      	str	r0, [r7, #12]
 8003878:	60b9      	str	r1, [r7, #8]
 800387a:	607a      	str	r2, [r7, #4]
 800387c:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003884:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	689b      	ldr	r3, [r3, #8]
 800388c:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800388e:	7ffb      	ldrb	r3, [r7, #31]
 8003890:	2b01      	cmp	r3, #1
 8003892:	d003      	beq.n	800389c <HAL_CAN_AddTxMessage+0x2c>
 8003894:	7ffb      	ldrb	r3, [r7, #31]
 8003896:	2b02      	cmp	r3, #2
 8003898:	f040 80b8 	bne.w	8003a0c <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800389c:	69bb      	ldr	r3, [r7, #24]
 800389e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d10a      	bne.n	80038bc <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80038a6:	69bb      	ldr	r3, [r7, #24]
 80038a8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d105      	bne.n	80038bc <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80038b0:	69bb      	ldr	r3, [r7, #24]
 80038b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	f000 80a0 	beq.w	80039fc <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80038bc:	69bb      	ldr	r3, [r7, #24]
 80038be:	0e1b      	lsrs	r3, r3, #24
 80038c0:	f003 0303 	and.w	r3, r3, #3
 80038c4:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 80038c6:	697b      	ldr	r3, [r7, #20]
 80038c8:	2b02      	cmp	r3, #2
 80038ca:	d907      	bls.n	80038dc <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038d0:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80038d8:	2301      	movs	r3, #1
 80038da:	e09e      	b.n	8003a1a <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80038dc:	2201      	movs	r2, #1
 80038de:	697b      	ldr	r3, [r7, #20]
 80038e0:	409a      	lsls	r2, r3
 80038e2:	683b      	ldr	r3, [r7, #0]
 80038e4:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80038e6:	68bb      	ldr	r3, [r7, #8]
 80038e8:	689b      	ldr	r3, [r3, #8]
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d10d      	bne.n	800390a <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80038ee:	68bb      	ldr	r3, [r7, #8]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80038f4:	68bb      	ldr	r3, [r7, #8]
 80038f6:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80038f8:	68f9      	ldr	r1, [r7, #12]
 80038fa:	6809      	ldr	r1, [r1, #0]
 80038fc:	431a      	orrs	r2, r3
 80038fe:	697b      	ldr	r3, [r7, #20]
 8003900:	3318      	adds	r3, #24
 8003902:	011b      	lsls	r3, r3, #4
 8003904:	440b      	add	r3, r1
 8003906:	601a      	str	r2, [r3, #0]
 8003908:	e00f      	b.n	800392a <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800390a:	68bb      	ldr	r3, [r7, #8]
 800390c:	685b      	ldr	r3, [r3, #4]
 800390e:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8003910:	68bb      	ldr	r3, [r7, #8]
 8003912:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003914:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8003916:	68bb      	ldr	r3, [r7, #8]
 8003918:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800391a:	68f9      	ldr	r1, [r7, #12]
 800391c:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800391e:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003920:	697b      	ldr	r3, [r7, #20]
 8003922:	3318      	adds	r3, #24
 8003924:	011b      	lsls	r3, r3, #4
 8003926:	440b      	add	r3, r1
 8003928:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	6819      	ldr	r1, [r3, #0]
 800392e:	68bb      	ldr	r3, [r7, #8]
 8003930:	691a      	ldr	r2, [r3, #16]
 8003932:	697b      	ldr	r3, [r7, #20]
 8003934:	3318      	adds	r3, #24
 8003936:	011b      	lsls	r3, r3, #4
 8003938:	440b      	add	r3, r1
 800393a:	3304      	adds	r3, #4
 800393c:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800393e:	68bb      	ldr	r3, [r7, #8]
 8003940:	7d1b      	ldrb	r3, [r3, #20]
 8003942:	2b01      	cmp	r3, #1
 8003944:	d111      	bne.n	800396a <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	681a      	ldr	r2, [r3, #0]
 800394a:	697b      	ldr	r3, [r7, #20]
 800394c:	3318      	adds	r3, #24
 800394e:	011b      	lsls	r3, r3, #4
 8003950:	4413      	add	r3, r2
 8003952:	3304      	adds	r3, #4
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	68fa      	ldr	r2, [r7, #12]
 8003958:	6811      	ldr	r1, [r2, #0]
 800395a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800395e:	697b      	ldr	r3, [r7, #20]
 8003960:	3318      	adds	r3, #24
 8003962:	011b      	lsls	r3, r3, #4
 8003964:	440b      	add	r3, r1
 8003966:	3304      	adds	r3, #4
 8003968:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	3307      	adds	r3, #7
 800396e:	781b      	ldrb	r3, [r3, #0]
 8003970:	061a      	lsls	r2, r3, #24
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	3306      	adds	r3, #6
 8003976:	781b      	ldrb	r3, [r3, #0]
 8003978:	041b      	lsls	r3, r3, #16
 800397a:	431a      	orrs	r2, r3
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	3305      	adds	r3, #5
 8003980:	781b      	ldrb	r3, [r3, #0]
 8003982:	021b      	lsls	r3, r3, #8
 8003984:	4313      	orrs	r3, r2
 8003986:	687a      	ldr	r2, [r7, #4]
 8003988:	3204      	adds	r2, #4
 800398a:	7812      	ldrb	r2, [r2, #0]
 800398c:	4610      	mov	r0, r2
 800398e:	68fa      	ldr	r2, [r7, #12]
 8003990:	6811      	ldr	r1, [r2, #0]
 8003992:	ea43 0200 	orr.w	r2, r3, r0
 8003996:	697b      	ldr	r3, [r7, #20]
 8003998:	011b      	lsls	r3, r3, #4
 800399a:	440b      	add	r3, r1
 800399c:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80039a0:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	3303      	adds	r3, #3
 80039a6:	781b      	ldrb	r3, [r3, #0]
 80039a8:	061a      	lsls	r2, r3, #24
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	3302      	adds	r3, #2
 80039ae:	781b      	ldrb	r3, [r3, #0]
 80039b0:	041b      	lsls	r3, r3, #16
 80039b2:	431a      	orrs	r2, r3
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	3301      	adds	r3, #1
 80039b8:	781b      	ldrb	r3, [r3, #0]
 80039ba:	021b      	lsls	r3, r3, #8
 80039bc:	4313      	orrs	r3, r2
 80039be:	687a      	ldr	r2, [r7, #4]
 80039c0:	7812      	ldrb	r2, [r2, #0]
 80039c2:	4610      	mov	r0, r2
 80039c4:	68fa      	ldr	r2, [r7, #12]
 80039c6:	6811      	ldr	r1, [r2, #0]
 80039c8:	ea43 0200 	orr.w	r2, r3, r0
 80039cc:	697b      	ldr	r3, [r7, #20]
 80039ce:	011b      	lsls	r3, r3, #4
 80039d0:	440b      	add	r3, r1
 80039d2:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80039d6:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	681a      	ldr	r2, [r3, #0]
 80039dc:	697b      	ldr	r3, [r7, #20]
 80039de:	3318      	adds	r3, #24
 80039e0:	011b      	lsls	r3, r3, #4
 80039e2:	4413      	add	r3, r2
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	68fa      	ldr	r2, [r7, #12]
 80039e8:	6811      	ldr	r1, [r2, #0]
 80039ea:	f043 0201 	orr.w	r2, r3, #1
 80039ee:	697b      	ldr	r3, [r7, #20]
 80039f0:	3318      	adds	r3, #24
 80039f2:	011b      	lsls	r3, r3, #4
 80039f4:	440b      	add	r3, r1
 80039f6:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80039f8:	2300      	movs	r3, #0
 80039fa:	e00e      	b.n	8003a1a <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a00:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8003a08:	2301      	movs	r3, #1
 8003a0a:	e006      	b.n	8003a1a <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a10:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003a18:	2301      	movs	r3, #1
  }
}
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	3724      	adds	r7, #36	; 0x24
 8003a1e:	46bd      	mov	sp, r7
 8003a20:	bc80      	pop	{r7}
 8003a22:	4770      	bx	lr

08003a24 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan)
{
 8003a24:	b480      	push	{r7}
 8003a26:	b085      	sub	sp, #20
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8003a2c:	2300      	movs	r3, #0
 8003a2e:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003a36:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8003a38:	7afb      	ldrb	r3, [r7, #11]
 8003a3a:	2b01      	cmp	r3, #1
 8003a3c:	d002      	beq.n	8003a44 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8003a3e:	7afb      	ldrb	r3, [r7, #11]
 8003a40:	2b02      	cmp	r3, #2
 8003a42:	d11d      	bne.n	8003a80 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	689b      	ldr	r3, [r3, #8]
 8003a4a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d002      	beq.n	8003a58 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	3301      	adds	r3, #1
 8003a56:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	689b      	ldr	r3, [r3, #8]
 8003a5e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d002      	beq.n	8003a6c <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	3301      	adds	r3, #1
 8003a6a:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	689b      	ldr	r3, [r3, #8]
 8003a72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d002      	beq.n	8003a80 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	3301      	adds	r3, #1
 8003a7e:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8003a80:	68fb      	ldr	r3, [r7, #12]
}
 8003a82:	4618      	mov	r0, r3
 8003a84:	3714      	adds	r7, #20
 8003a86:	46bd      	mov	sp, r7
 8003a88:	bc80      	pop	{r7}
 8003a8a:	4770      	bx	lr

08003a8c <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8003a8c:	b480      	push	{r7}
 8003a8e:	b085      	sub	sp, #20
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]
 8003a94:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003a9c:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8003a9e:	7bfb      	ldrb	r3, [r7, #15]
 8003aa0:	2b01      	cmp	r3, #1
 8003aa2:	d002      	beq.n	8003aaa <HAL_CAN_ActivateNotification+0x1e>
 8003aa4:	7bfb      	ldrb	r3, [r7, #15]
 8003aa6:	2b02      	cmp	r3, #2
 8003aa8:	d109      	bne.n	8003abe <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	6959      	ldr	r1, [r3, #20]
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	683a      	ldr	r2, [r7, #0]
 8003ab6:	430a      	orrs	r2, r1
 8003ab8:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8003aba:	2300      	movs	r3, #0
 8003abc:	e006      	b.n	8003acc <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ac2:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003aca:	2301      	movs	r3, #1
  }
}
 8003acc:	4618      	mov	r0, r3
 8003ace:	3714      	adds	r7, #20
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	bc80      	pop	{r7}
 8003ad4:	4770      	bx	lr

08003ad6 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8003ad6:	b580      	push	{r7, lr}
 8003ad8:	b08a      	sub	sp, #40	; 0x28
 8003ada:	af00      	add	r7, sp, #0
 8003adc:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8003ade:	2300      	movs	r3, #0
 8003ae0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	695b      	ldr	r3, [r3, #20]
 8003ae8:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	685b      	ldr	r3, [r3, #4]
 8003af0:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	689b      	ldr	r3, [r3, #8]
 8003af8:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	68db      	ldr	r3, [r3, #12]
 8003b00:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	691b      	ldr	r3, [r3, #16]
 8003b08:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	699b      	ldr	r3, [r3, #24]
 8003b10:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8003b12:	6a3b      	ldr	r3, [r7, #32]
 8003b14:	f003 0301 	and.w	r3, r3, #1
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d07c      	beq.n	8003c16 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8003b1c:	69bb      	ldr	r3, [r7, #24]
 8003b1e:	f003 0301 	and.w	r3, r3, #1
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d023      	beq.n	8003b6e <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	2201      	movs	r2, #1
 8003b2c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8003b2e:	69bb      	ldr	r3, [r7, #24]
 8003b30:	f003 0302 	and.w	r3, r3, #2
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d003      	beq.n	8003b40 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8003b38:	6878      	ldr	r0, [r7, #4]
 8003b3a:	f000 f983 	bl	8003e44 <HAL_CAN_TxMailbox0CompleteCallback>
 8003b3e:	e016      	b.n	8003b6e <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8003b40:	69bb      	ldr	r3, [r7, #24]
 8003b42:	f003 0304 	and.w	r3, r3, #4
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d004      	beq.n	8003b54 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8003b4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b4c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003b50:	627b      	str	r3, [r7, #36]	; 0x24
 8003b52:	e00c      	b.n	8003b6e <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8003b54:	69bb      	ldr	r3, [r7, #24]
 8003b56:	f003 0308 	and.w	r3, r3, #8
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d004      	beq.n	8003b68 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8003b5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b60:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003b64:	627b      	str	r3, [r7, #36]	; 0x24
 8003b66:	e002      	b.n	8003b6e <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8003b68:	6878      	ldr	r0, [r7, #4]
 8003b6a:	f000 f986 	bl	8003e7a <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8003b6e:	69bb      	ldr	r3, [r7, #24]
 8003b70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d024      	beq.n	8003bc2 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003b80:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003b82:	69bb      	ldr	r3, [r7, #24]
 8003b84:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d003      	beq.n	8003b94 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8003b8c:	6878      	ldr	r0, [r7, #4]
 8003b8e:	f000 f962 	bl	8003e56 <HAL_CAN_TxMailbox1CompleteCallback>
 8003b92:	e016      	b.n	8003bc2 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8003b94:	69bb      	ldr	r3, [r7, #24]
 8003b96:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d004      	beq.n	8003ba8 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8003b9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ba0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003ba4:	627b      	str	r3, [r7, #36]	; 0x24
 8003ba6:	e00c      	b.n	8003bc2 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8003ba8:	69bb      	ldr	r3, [r7, #24]
 8003baa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d004      	beq.n	8003bbc <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8003bb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bb4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003bb8:	627b      	str	r3, [r7, #36]	; 0x24
 8003bba:	e002      	b.n	8003bc2 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8003bbc:	6878      	ldr	r0, [r7, #4]
 8003bbe:	f000 f965 	bl	8003e8c <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8003bc2:	69bb      	ldr	r3, [r7, #24]
 8003bc4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d024      	beq.n	8003c16 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003bd4:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8003bd6:	69bb      	ldr	r3, [r7, #24]
 8003bd8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d003      	beq.n	8003be8 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8003be0:	6878      	ldr	r0, [r7, #4]
 8003be2:	f000 f941 	bl	8003e68 <HAL_CAN_TxMailbox2CompleteCallback>
 8003be6:	e016      	b.n	8003c16 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8003be8:	69bb      	ldr	r3, [r7, #24]
 8003bea:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d004      	beq.n	8003bfc <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8003bf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bf4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003bf8:	627b      	str	r3, [r7, #36]	; 0x24
 8003bfa:	e00c      	b.n	8003c16 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8003bfc:	69bb      	ldr	r3, [r7, #24]
 8003bfe:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d004      	beq.n	8003c10 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8003c06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c08:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c0c:	627b      	str	r3, [r7, #36]	; 0x24
 8003c0e:	e002      	b.n	8003c16 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8003c10:	6878      	ldr	r0, [r7, #4]
 8003c12:	f000 f944 	bl	8003e9e <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8003c16:	6a3b      	ldr	r3, [r7, #32]
 8003c18:	f003 0308 	and.w	r3, r3, #8
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d00c      	beq.n	8003c3a <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8003c20:	697b      	ldr	r3, [r7, #20]
 8003c22:	f003 0310 	and.w	r3, r3, #16
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d007      	beq.n	8003c3a <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8003c2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c2c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003c30:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	2210      	movs	r2, #16
 8003c38:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8003c3a:	6a3b      	ldr	r3, [r7, #32]
 8003c3c:	f003 0304 	and.w	r3, r3, #4
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d00b      	beq.n	8003c5c <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8003c44:	697b      	ldr	r3, [r7, #20]
 8003c46:	f003 0308 	and.w	r3, r3, #8
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d006      	beq.n	8003c5c <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	2208      	movs	r2, #8
 8003c54:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8003c56:	6878      	ldr	r0, [r7, #4]
 8003c58:	f000 f933 	bl	8003ec2 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8003c5c:	6a3b      	ldr	r3, [r7, #32]
 8003c5e:	f003 0302 	and.w	r3, r3, #2
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d009      	beq.n	8003c7a <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	68db      	ldr	r3, [r3, #12]
 8003c6c:	f003 0303 	and.w	r3, r3, #3
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d002      	beq.n	8003c7a <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8003c74:	6878      	ldr	r0, [r7, #4]
 8003c76:	f000 f91b 	bl	8003eb0 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8003c7a:	6a3b      	ldr	r3, [r7, #32]
 8003c7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d00c      	beq.n	8003c9e <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8003c84:	693b      	ldr	r3, [r7, #16]
 8003c86:	f003 0310 	and.w	r3, r3, #16
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d007      	beq.n	8003c9e <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8003c8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c90:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003c94:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	2210      	movs	r2, #16
 8003c9c:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8003c9e:	6a3b      	ldr	r3, [r7, #32]
 8003ca0:	f003 0320 	and.w	r3, r3, #32
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d00b      	beq.n	8003cc0 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8003ca8:	693b      	ldr	r3, [r7, #16]
 8003caa:	f003 0308 	and.w	r3, r3, #8
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d006      	beq.n	8003cc0 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	2208      	movs	r2, #8
 8003cb8:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8003cba:	6878      	ldr	r0, [r7, #4]
 8003cbc:	f000 f913 	bl	8003ee6 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8003cc0:	6a3b      	ldr	r3, [r7, #32]
 8003cc2:	f003 0310 	and.w	r3, r3, #16
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d009      	beq.n	8003cde <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	691b      	ldr	r3, [r3, #16]
 8003cd0:	f003 0303 	and.w	r3, r3, #3
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d002      	beq.n	8003cde <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8003cd8:	6878      	ldr	r0, [r7, #4]
 8003cda:	f000 f8fb 	bl	8003ed4 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8003cde:	6a3b      	ldr	r3, [r7, #32]
 8003ce0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d00b      	beq.n	8003d00 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8003ce8:	69fb      	ldr	r3, [r7, #28]
 8003cea:	f003 0310 	and.w	r3, r3, #16
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d006      	beq.n	8003d00 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	2210      	movs	r2, #16
 8003cf8:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8003cfa:	6878      	ldr	r0, [r7, #4]
 8003cfc:	f000 f8fc 	bl	8003ef8 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8003d00:	6a3b      	ldr	r3, [r7, #32]
 8003d02:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d00b      	beq.n	8003d22 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8003d0a:	69fb      	ldr	r3, [r7, #28]
 8003d0c:	f003 0308 	and.w	r3, r3, #8
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d006      	beq.n	8003d22 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	2208      	movs	r2, #8
 8003d1a:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8003d1c:	6878      	ldr	r0, [r7, #4]
 8003d1e:	f000 f8f4 	bl	8003f0a <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8003d22:	6a3b      	ldr	r3, [r7, #32]
 8003d24:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d07b      	beq.n	8003e24 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8003d2c:	69fb      	ldr	r3, [r7, #28]
 8003d2e:	f003 0304 	and.w	r3, r3, #4
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d072      	beq.n	8003e1c <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003d36:	6a3b      	ldr	r3, [r7, #32]
 8003d38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d008      	beq.n	8003d52 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d003      	beq.n	8003d52 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8003d4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d4c:	f043 0301 	orr.w	r3, r3, #1
 8003d50:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003d52:	6a3b      	ldr	r3, [r7, #32]
 8003d54:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d008      	beq.n	8003d6e <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d003      	beq.n	8003d6e <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8003d66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d68:	f043 0302 	orr.w	r3, r3, #2
 8003d6c:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003d6e:	6a3b      	ldr	r3, [r7, #32]
 8003d70:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d008      	beq.n	8003d8a <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d003      	beq.n	8003d8a <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003d82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d84:	f043 0304 	orr.w	r3, r3, #4
 8003d88:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003d8a:	6a3b      	ldr	r3, [r7, #32]
 8003d8c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d043      	beq.n	8003e1c <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d03e      	beq.n	8003e1c <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003da4:	2b60      	cmp	r3, #96	; 0x60
 8003da6:	d02b      	beq.n	8003e00 <HAL_CAN_IRQHandler+0x32a>
 8003da8:	2b60      	cmp	r3, #96	; 0x60
 8003daa:	d82e      	bhi.n	8003e0a <HAL_CAN_IRQHandler+0x334>
 8003dac:	2b50      	cmp	r3, #80	; 0x50
 8003dae:	d022      	beq.n	8003df6 <HAL_CAN_IRQHandler+0x320>
 8003db0:	2b50      	cmp	r3, #80	; 0x50
 8003db2:	d82a      	bhi.n	8003e0a <HAL_CAN_IRQHandler+0x334>
 8003db4:	2b40      	cmp	r3, #64	; 0x40
 8003db6:	d019      	beq.n	8003dec <HAL_CAN_IRQHandler+0x316>
 8003db8:	2b40      	cmp	r3, #64	; 0x40
 8003dba:	d826      	bhi.n	8003e0a <HAL_CAN_IRQHandler+0x334>
 8003dbc:	2b30      	cmp	r3, #48	; 0x30
 8003dbe:	d010      	beq.n	8003de2 <HAL_CAN_IRQHandler+0x30c>
 8003dc0:	2b30      	cmp	r3, #48	; 0x30
 8003dc2:	d822      	bhi.n	8003e0a <HAL_CAN_IRQHandler+0x334>
 8003dc4:	2b10      	cmp	r3, #16
 8003dc6:	d002      	beq.n	8003dce <HAL_CAN_IRQHandler+0x2f8>
 8003dc8:	2b20      	cmp	r3, #32
 8003dca:	d005      	beq.n	8003dd8 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8003dcc:	e01d      	b.n	8003e0a <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8003dce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dd0:	f043 0308 	orr.w	r3, r3, #8
 8003dd4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003dd6:	e019      	b.n	8003e0c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8003dd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dda:	f043 0310 	orr.w	r3, r3, #16
 8003dde:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003de0:	e014      	b.n	8003e0c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8003de2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003de4:	f043 0320 	orr.w	r3, r3, #32
 8003de8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003dea:	e00f      	b.n	8003e0c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8003dec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003df2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003df4:	e00a      	b.n	8003e0c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8003df6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003df8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003dfc:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003dfe:	e005      	b.n	8003e0c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8003e00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e02:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e06:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003e08:	e000      	b.n	8003e0c <HAL_CAN_IRQHandler+0x336>
            break;
 8003e0a:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	699a      	ldr	r2, [r3, #24]
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003e1a:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	2204      	movs	r2, #4
 8003e22:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8003e24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d008      	beq.n	8003e3c <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003e2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e30:	431a      	orrs	r2, r3
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8003e36:	6878      	ldr	r0, [r7, #4]
 8003e38:	f000 f870 	bl	8003f1c <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8003e3c:	bf00      	nop
 8003e3e:	3728      	adds	r7, #40	; 0x28
 8003e40:	46bd      	mov	sp, r7
 8003e42:	bd80      	pop	{r7, pc}

08003e44 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003e44:	b480      	push	{r7}
 8003e46:	b083      	sub	sp, #12
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8003e4c:	bf00      	nop
 8003e4e:	370c      	adds	r7, #12
 8003e50:	46bd      	mov	sp, r7
 8003e52:	bc80      	pop	{r7}
 8003e54:	4770      	bx	lr

08003e56 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003e56:	b480      	push	{r7}
 8003e58:	b083      	sub	sp, #12
 8003e5a:	af00      	add	r7, sp, #0
 8003e5c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8003e5e:	bf00      	nop
 8003e60:	370c      	adds	r7, #12
 8003e62:	46bd      	mov	sp, r7
 8003e64:	bc80      	pop	{r7}
 8003e66:	4770      	bx	lr

08003e68 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003e68:	b480      	push	{r7}
 8003e6a:	b083      	sub	sp, #12
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8003e70:	bf00      	nop
 8003e72:	370c      	adds	r7, #12
 8003e74:	46bd      	mov	sp, r7
 8003e76:	bc80      	pop	{r7}
 8003e78:	4770      	bx	lr

08003e7a <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003e7a:	b480      	push	{r7}
 8003e7c:	b083      	sub	sp, #12
 8003e7e:	af00      	add	r7, sp, #0
 8003e80:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8003e82:	bf00      	nop
 8003e84:	370c      	adds	r7, #12
 8003e86:	46bd      	mov	sp, r7
 8003e88:	bc80      	pop	{r7}
 8003e8a:	4770      	bx	lr

08003e8c <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003e8c:	b480      	push	{r7}
 8003e8e:	b083      	sub	sp, #12
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003e94:	bf00      	nop
 8003e96:	370c      	adds	r7, #12
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	bc80      	pop	{r7}
 8003e9c:	4770      	bx	lr

08003e9e <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003e9e:	b480      	push	{r7}
 8003ea0:	b083      	sub	sp, #12
 8003ea2:	af00      	add	r7, sp, #0
 8003ea4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003ea6:	bf00      	nop
 8003ea8:	370c      	adds	r7, #12
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	bc80      	pop	{r7}
 8003eae:	4770      	bx	lr

08003eb0 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003eb0:	b480      	push	{r7}
 8003eb2:	b083      	sub	sp, #12
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8003eb8:	bf00      	nop
 8003eba:	370c      	adds	r7, #12
 8003ebc:	46bd      	mov	sp, r7
 8003ebe:	bc80      	pop	{r7}
 8003ec0:	4770      	bx	lr

08003ec2 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003ec2:	b480      	push	{r7}
 8003ec4:	b083      	sub	sp, #12
 8003ec6:	af00      	add	r7, sp, #0
 8003ec8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8003eca:	bf00      	nop
 8003ecc:	370c      	adds	r7, #12
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	bc80      	pop	{r7}
 8003ed2:	4770      	bx	lr

08003ed4 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003ed4:	b480      	push	{r7}
 8003ed6:	b083      	sub	sp, #12
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8003edc:	bf00      	nop
 8003ede:	370c      	adds	r7, #12
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	bc80      	pop	{r7}
 8003ee4:	4770      	bx	lr

08003ee6 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003ee6:	b480      	push	{r7}
 8003ee8:	b083      	sub	sp, #12
 8003eea:	af00      	add	r7, sp, #0
 8003eec:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003eee:	bf00      	nop
 8003ef0:	370c      	adds	r7, #12
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	bc80      	pop	{r7}
 8003ef6:	4770      	bx	lr

08003ef8 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003ef8:	b480      	push	{r7}
 8003efa:	b083      	sub	sp, #12
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8003f00:	bf00      	nop
 8003f02:	370c      	adds	r7, #12
 8003f04:	46bd      	mov	sp, r7
 8003f06:	bc80      	pop	{r7}
 8003f08:	4770      	bx	lr

08003f0a <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8003f0a:	b480      	push	{r7}
 8003f0c:	b083      	sub	sp, #12
 8003f0e:	af00      	add	r7, sp, #0
 8003f10:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8003f12:	bf00      	nop
 8003f14:	370c      	adds	r7, #12
 8003f16:	46bd      	mov	sp, r7
 8003f18:	bc80      	pop	{r7}
 8003f1a:	4770      	bx	lr

08003f1c <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8003f1c:	b480      	push	{r7}
 8003f1e:	b083      	sub	sp, #12
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8003f24:	bf00      	nop
 8003f26:	370c      	adds	r7, #12
 8003f28:	46bd      	mov	sp, r7
 8003f2a:	bc80      	pop	{r7}
 8003f2c:	4770      	bx	lr
	...

08003f30 <__NVIC_SetPriorityGrouping>:
{
 8003f30:	b480      	push	{r7}
 8003f32:	b085      	sub	sp, #20
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	f003 0307 	and.w	r3, r3, #7
 8003f3e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003f40:	4b0c      	ldr	r3, [pc, #48]	; (8003f74 <__NVIC_SetPriorityGrouping+0x44>)
 8003f42:	68db      	ldr	r3, [r3, #12]
 8003f44:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003f46:	68ba      	ldr	r2, [r7, #8]
 8003f48:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003f4c:	4013      	ands	r3, r2
 8003f4e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003f54:	68bb      	ldr	r3, [r7, #8]
 8003f56:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003f58:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003f5c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003f60:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003f62:	4a04      	ldr	r2, [pc, #16]	; (8003f74 <__NVIC_SetPriorityGrouping+0x44>)
 8003f64:	68bb      	ldr	r3, [r7, #8]
 8003f66:	60d3      	str	r3, [r2, #12]
}
 8003f68:	bf00      	nop
 8003f6a:	3714      	adds	r7, #20
 8003f6c:	46bd      	mov	sp, r7
 8003f6e:	bc80      	pop	{r7}
 8003f70:	4770      	bx	lr
 8003f72:	bf00      	nop
 8003f74:	e000ed00 	.word	0xe000ed00

08003f78 <__NVIC_GetPriorityGrouping>:
{
 8003f78:	b480      	push	{r7}
 8003f7a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003f7c:	4b04      	ldr	r3, [pc, #16]	; (8003f90 <__NVIC_GetPriorityGrouping+0x18>)
 8003f7e:	68db      	ldr	r3, [r3, #12]
 8003f80:	0a1b      	lsrs	r3, r3, #8
 8003f82:	f003 0307 	and.w	r3, r3, #7
}
 8003f86:	4618      	mov	r0, r3
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	bc80      	pop	{r7}
 8003f8c:	4770      	bx	lr
 8003f8e:	bf00      	nop
 8003f90:	e000ed00 	.word	0xe000ed00

08003f94 <__NVIC_EnableIRQ>:
{
 8003f94:	b480      	push	{r7}
 8003f96:	b083      	sub	sp, #12
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	4603      	mov	r3, r0
 8003f9c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	db0b      	blt.n	8003fbe <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003fa6:	79fb      	ldrb	r3, [r7, #7]
 8003fa8:	f003 021f 	and.w	r2, r3, #31
 8003fac:	4906      	ldr	r1, [pc, #24]	; (8003fc8 <__NVIC_EnableIRQ+0x34>)
 8003fae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fb2:	095b      	lsrs	r3, r3, #5
 8003fb4:	2001      	movs	r0, #1
 8003fb6:	fa00 f202 	lsl.w	r2, r0, r2
 8003fba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003fbe:	bf00      	nop
 8003fc0:	370c      	adds	r7, #12
 8003fc2:	46bd      	mov	sp, r7
 8003fc4:	bc80      	pop	{r7}
 8003fc6:	4770      	bx	lr
 8003fc8:	e000e100 	.word	0xe000e100

08003fcc <__NVIC_SetPriority>:
{
 8003fcc:	b480      	push	{r7}
 8003fce:	b083      	sub	sp, #12
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	4603      	mov	r3, r0
 8003fd4:	6039      	str	r1, [r7, #0]
 8003fd6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003fd8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	db0a      	blt.n	8003ff6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003fe0:	683b      	ldr	r3, [r7, #0]
 8003fe2:	b2da      	uxtb	r2, r3
 8003fe4:	490c      	ldr	r1, [pc, #48]	; (8004018 <__NVIC_SetPriority+0x4c>)
 8003fe6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fea:	0112      	lsls	r2, r2, #4
 8003fec:	b2d2      	uxtb	r2, r2
 8003fee:	440b      	add	r3, r1
 8003ff0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003ff4:	e00a      	b.n	800400c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ff6:	683b      	ldr	r3, [r7, #0]
 8003ff8:	b2da      	uxtb	r2, r3
 8003ffa:	4908      	ldr	r1, [pc, #32]	; (800401c <__NVIC_SetPriority+0x50>)
 8003ffc:	79fb      	ldrb	r3, [r7, #7]
 8003ffe:	f003 030f 	and.w	r3, r3, #15
 8004002:	3b04      	subs	r3, #4
 8004004:	0112      	lsls	r2, r2, #4
 8004006:	b2d2      	uxtb	r2, r2
 8004008:	440b      	add	r3, r1
 800400a:	761a      	strb	r2, [r3, #24]
}
 800400c:	bf00      	nop
 800400e:	370c      	adds	r7, #12
 8004010:	46bd      	mov	sp, r7
 8004012:	bc80      	pop	{r7}
 8004014:	4770      	bx	lr
 8004016:	bf00      	nop
 8004018:	e000e100 	.word	0xe000e100
 800401c:	e000ed00 	.word	0xe000ed00

08004020 <NVIC_EncodePriority>:
{
 8004020:	b480      	push	{r7}
 8004022:	b089      	sub	sp, #36	; 0x24
 8004024:	af00      	add	r7, sp, #0
 8004026:	60f8      	str	r0, [r7, #12]
 8004028:	60b9      	str	r1, [r7, #8]
 800402a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	f003 0307 	and.w	r3, r3, #7
 8004032:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004034:	69fb      	ldr	r3, [r7, #28]
 8004036:	f1c3 0307 	rsb	r3, r3, #7
 800403a:	2b04      	cmp	r3, #4
 800403c:	bf28      	it	cs
 800403e:	2304      	movcs	r3, #4
 8004040:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004042:	69fb      	ldr	r3, [r7, #28]
 8004044:	3304      	adds	r3, #4
 8004046:	2b06      	cmp	r3, #6
 8004048:	d902      	bls.n	8004050 <NVIC_EncodePriority+0x30>
 800404a:	69fb      	ldr	r3, [r7, #28]
 800404c:	3b03      	subs	r3, #3
 800404e:	e000      	b.n	8004052 <NVIC_EncodePriority+0x32>
 8004050:	2300      	movs	r3, #0
 8004052:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004054:	f04f 32ff 	mov.w	r2, #4294967295
 8004058:	69bb      	ldr	r3, [r7, #24]
 800405a:	fa02 f303 	lsl.w	r3, r2, r3
 800405e:	43da      	mvns	r2, r3
 8004060:	68bb      	ldr	r3, [r7, #8]
 8004062:	401a      	ands	r2, r3
 8004064:	697b      	ldr	r3, [r7, #20]
 8004066:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004068:	f04f 31ff 	mov.w	r1, #4294967295
 800406c:	697b      	ldr	r3, [r7, #20]
 800406e:	fa01 f303 	lsl.w	r3, r1, r3
 8004072:	43d9      	mvns	r1, r3
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004078:	4313      	orrs	r3, r2
}
 800407a:	4618      	mov	r0, r3
 800407c:	3724      	adds	r7, #36	; 0x24
 800407e:	46bd      	mov	sp, r7
 8004080:	bc80      	pop	{r7}
 8004082:	4770      	bx	lr

08004084 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004084:	b580      	push	{r7, lr}
 8004086:	b082      	sub	sp, #8
 8004088:	af00      	add	r7, sp, #0
 800408a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	3b01      	subs	r3, #1
 8004090:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004094:	d301      	bcc.n	800409a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004096:	2301      	movs	r3, #1
 8004098:	e00f      	b.n	80040ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800409a:	4a0a      	ldr	r2, [pc, #40]	; (80040c4 <SysTick_Config+0x40>)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	3b01      	subs	r3, #1
 80040a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80040a2:	210f      	movs	r1, #15
 80040a4:	f04f 30ff 	mov.w	r0, #4294967295
 80040a8:	f7ff ff90 	bl	8003fcc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80040ac:	4b05      	ldr	r3, [pc, #20]	; (80040c4 <SysTick_Config+0x40>)
 80040ae:	2200      	movs	r2, #0
 80040b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80040b2:	4b04      	ldr	r3, [pc, #16]	; (80040c4 <SysTick_Config+0x40>)
 80040b4:	2207      	movs	r2, #7
 80040b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80040b8:	2300      	movs	r3, #0
}
 80040ba:	4618      	mov	r0, r3
 80040bc:	3708      	adds	r7, #8
 80040be:	46bd      	mov	sp, r7
 80040c0:	bd80      	pop	{r7, pc}
 80040c2:	bf00      	nop
 80040c4:	e000e010 	.word	0xe000e010

080040c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80040c8:	b580      	push	{r7, lr}
 80040ca:	b082      	sub	sp, #8
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80040d0:	6878      	ldr	r0, [r7, #4]
 80040d2:	f7ff ff2d 	bl	8003f30 <__NVIC_SetPriorityGrouping>
}
 80040d6:	bf00      	nop
 80040d8:	3708      	adds	r7, #8
 80040da:	46bd      	mov	sp, r7
 80040dc:	bd80      	pop	{r7, pc}

080040de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80040de:	b580      	push	{r7, lr}
 80040e0:	b086      	sub	sp, #24
 80040e2:	af00      	add	r7, sp, #0
 80040e4:	4603      	mov	r3, r0
 80040e6:	60b9      	str	r1, [r7, #8]
 80040e8:	607a      	str	r2, [r7, #4]
 80040ea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80040ec:	2300      	movs	r3, #0
 80040ee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80040f0:	f7ff ff42 	bl	8003f78 <__NVIC_GetPriorityGrouping>
 80040f4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80040f6:	687a      	ldr	r2, [r7, #4]
 80040f8:	68b9      	ldr	r1, [r7, #8]
 80040fa:	6978      	ldr	r0, [r7, #20]
 80040fc:	f7ff ff90 	bl	8004020 <NVIC_EncodePriority>
 8004100:	4602      	mov	r2, r0
 8004102:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004106:	4611      	mov	r1, r2
 8004108:	4618      	mov	r0, r3
 800410a:	f7ff ff5f 	bl	8003fcc <__NVIC_SetPriority>
}
 800410e:	bf00      	nop
 8004110:	3718      	adds	r7, #24
 8004112:	46bd      	mov	sp, r7
 8004114:	bd80      	pop	{r7, pc}

08004116 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f2xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004116:	b580      	push	{r7, lr}
 8004118:	b082      	sub	sp, #8
 800411a:	af00      	add	r7, sp, #0
 800411c:	4603      	mov	r3, r0
 800411e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004120:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004124:	4618      	mov	r0, r3
 8004126:	f7ff ff35 	bl	8003f94 <__NVIC_EnableIRQ>
}
 800412a:	bf00      	nop
 800412c:	3708      	adds	r7, #8
 800412e:	46bd      	mov	sp, r7
 8004130:	bd80      	pop	{r7, pc}

08004132 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004132:	b580      	push	{r7, lr}
 8004134:	b082      	sub	sp, #8
 8004136:	af00      	add	r7, sp, #0
 8004138:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800413a:	6878      	ldr	r0, [r7, #4]
 800413c:	f7ff ffa2 	bl	8004084 <SysTick_Config>
 8004140:	4603      	mov	r3, r0
}
 8004142:	4618      	mov	r0, r3
 8004144:	3708      	adds	r7, #8
 8004146:	46bd      	mov	sp, r7
 8004148:	bd80      	pop	{r7, pc}
	...

0800414c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800414c:	b580      	push	{r7, lr}
 800414e:	b086      	sub	sp, #24
 8004150:	af00      	add	r7, sp, #0
 8004152:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004154:	2300      	movs	r3, #0
 8004156:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004158:	f7fe fbb4 	bl	80028c4 <HAL_GetTick>
 800415c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	2b00      	cmp	r3, #0
 8004162:	d101      	bne.n	8004168 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004164:	2301      	movs	r3, #1
 8004166:	e099      	b.n	800429c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	2200      	movs	r2, #0
 800416c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2202      	movs	r2, #2
 8004174:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	681a      	ldr	r2, [r3, #0]
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f022 0201 	bic.w	r2, r2, #1
 8004186:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004188:	e00f      	b.n	80041aa <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800418a:	f7fe fb9b 	bl	80028c4 <HAL_GetTick>
 800418e:	4602      	mov	r2, r0
 8004190:	693b      	ldr	r3, [r7, #16]
 8004192:	1ad3      	subs	r3, r2, r3
 8004194:	2b05      	cmp	r3, #5
 8004196:	d908      	bls.n	80041aa <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2220      	movs	r2, #32
 800419c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	2203      	movs	r2, #3
 80041a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80041a6:	2303      	movs	r3, #3
 80041a8:	e078      	b.n	800429c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f003 0301 	and.w	r3, r3, #1
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d1e8      	bne.n	800418a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80041c0:	697a      	ldr	r2, [r7, #20]
 80041c2:	4b38      	ldr	r3, [pc, #224]	; (80042a4 <HAL_DMA_Init+0x158>)
 80041c4:	4013      	ands	r3, r2
 80041c6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	685a      	ldr	r2, [r3, #4]
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	689b      	ldr	r3, [r3, #8]
 80041d0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80041d6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	691b      	ldr	r3, [r3, #16]
 80041dc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80041e2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	699b      	ldr	r3, [r3, #24]
 80041e8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80041ee:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	6a1b      	ldr	r3, [r3, #32]
 80041f4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80041f6:	697a      	ldr	r2, [r7, #20]
 80041f8:	4313      	orrs	r3, r2
 80041fa:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004200:	2b04      	cmp	r3, #4
 8004202:	d107      	bne.n	8004214 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800420c:	4313      	orrs	r3, r2
 800420e:	697a      	ldr	r2, [r7, #20]
 8004210:	4313      	orrs	r3, r2
 8004212:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	697a      	ldr	r2, [r7, #20]
 800421a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	695b      	ldr	r3, [r3, #20]
 8004222:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004224:	697b      	ldr	r3, [r7, #20]
 8004226:	f023 0307 	bic.w	r3, r3, #7
 800422a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004230:	697a      	ldr	r2, [r7, #20]
 8004232:	4313      	orrs	r3, r2
 8004234:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800423a:	2b04      	cmp	r3, #4
 800423c:	d117      	bne.n	800426e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004242:	697a      	ldr	r2, [r7, #20]
 8004244:	4313      	orrs	r3, r2
 8004246:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800424c:	2b00      	cmp	r3, #0
 800424e:	d00e      	beq.n	800426e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004250:	6878      	ldr	r0, [r7, #4]
 8004252:	f000 fbdd 	bl	8004a10 <DMA_CheckFifoParam>
 8004256:	4603      	mov	r3, r0
 8004258:	2b00      	cmp	r3, #0
 800425a:	d008      	beq.n	800426e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2240      	movs	r2, #64	; 0x40
 8004260:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	2201      	movs	r2, #1
 8004266:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800426a:	2301      	movs	r3, #1
 800426c:	e016      	b.n	800429c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	697a      	ldr	r2, [r7, #20]
 8004274:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004276:	6878      	ldr	r0, [r7, #4]
 8004278:	f000 fb96 	bl	80049a8 <DMA_CalcBaseAndBitshift>
 800427c:	4603      	mov	r3, r0
 800427e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004284:	223f      	movs	r2, #63	; 0x3f
 8004286:	409a      	lsls	r2, r3
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	2200      	movs	r2, #0
 8004290:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	2201      	movs	r2, #1
 8004296:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800429a:	2300      	movs	r3, #0
}
 800429c:	4618      	mov	r0, r3
 800429e:	3718      	adds	r7, #24
 80042a0:	46bd      	mov	sp, r7
 80042a2:	bd80      	pop	{r7, pc}
 80042a4:	f010803f 	.word	0xf010803f

080042a8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b086      	sub	sp, #24
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	60f8      	str	r0, [r7, #12]
 80042b0:	60b9      	str	r1, [r7, #8]
 80042b2:	607a      	str	r2, [r7, #4]
 80042b4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80042b6:	2300      	movs	r3, #0
 80042b8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042be:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80042c6:	2b01      	cmp	r3, #1
 80042c8:	d101      	bne.n	80042ce <HAL_DMA_Start_IT+0x26>
 80042ca:	2302      	movs	r3, #2
 80042cc:	e040      	b.n	8004350 <HAL_DMA_Start_IT+0xa8>
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	2201      	movs	r2, #1
 80042d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80042dc:	b2db      	uxtb	r3, r3
 80042de:	2b01      	cmp	r3, #1
 80042e0:	d12f      	bne.n	8004342 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	2202      	movs	r2, #2
 80042e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	2200      	movs	r2, #0
 80042ee:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80042f0:	683b      	ldr	r3, [r7, #0]
 80042f2:	687a      	ldr	r2, [r7, #4]
 80042f4:	68b9      	ldr	r1, [r7, #8]
 80042f6:	68f8      	ldr	r0, [r7, #12]
 80042f8:	f000 fb28 	bl	800494c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004300:	223f      	movs	r2, #63	; 0x3f
 8004302:	409a      	lsls	r2, r3
 8004304:	693b      	ldr	r3, [r7, #16]
 8004306:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	681a      	ldr	r2, [r3, #0]
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f042 0216 	orr.w	r2, r2, #22
 8004316:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800431c:	2b00      	cmp	r3, #0
 800431e:	d007      	beq.n	8004330 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	681a      	ldr	r2, [r3, #0]
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f042 0208 	orr.w	r2, r2, #8
 800432e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	681a      	ldr	r2, [r3, #0]
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f042 0201 	orr.w	r2, r2, #1
 800433e:	601a      	str	r2, [r3, #0]
 8004340:	e005      	b.n	800434e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	2200      	movs	r2, #0
 8004346:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800434a:	2302      	movs	r3, #2
 800434c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800434e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004350:	4618      	mov	r0, r3
 8004352:	3718      	adds	r7, #24
 8004354:	46bd      	mov	sp, r7
 8004356:	bd80      	pop	{r7, pc}

08004358 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004358:	b580      	push	{r7, lr}
 800435a:	b084      	sub	sp, #16
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004364:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004366:	f7fe faad 	bl	80028c4 <HAL_GetTick>
 800436a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004372:	b2db      	uxtb	r3, r3
 8004374:	2b02      	cmp	r3, #2
 8004376:	d008      	beq.n	800438a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2280      	movs	r2, #128	; 0x80
 800437c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	2200      	movs	r2, #0
 8004382:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8004386:	2301      	movs	r3, #1
 8004388:	e052      	b.n	8004430 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	681a      	ldr	r2, [r3, #0]
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f022 0216 	bic.w	r2, r2, #22
 8004398:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	695a      	ldr	r2, [r3, #20]
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80043a8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d103      	bne.n	80043ba <HAL_DMA_Abort+0x62>
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d007      	beq.n	80043ca <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	681a      	ldr	r2, [r3, #0]
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f022 0208 	bic.w	r2, r2, #8
 80043c8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	681a      	ldr	r2, [r3, #0]
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f022 0201 	bic.w	r2, r2, #1
 80043d8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80043da:	e013      	b.n	8004404 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80043dc:	f7fe fa72 	bl	80028c4 <HAL_GetTick>
 80043e0:	4602      	mov	r2, r0
 80043e2:	68bb      	ldr	r3, [r7, #8]
 80043e4:	1ad3      	subs	r3, r2, r3
 80043e6:	2b05      	cmp	r3, #5
 80043e8:	d90c      	bls.n	8004404 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2220      	movs	r2, #32
 80043ee:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	2200      	movs	r2, #0
 80043f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2203      	movs	r2, #3
 80043fc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8004400:	2303      	movs	r3, #3
 8004402:	e015      	b.n	8004430 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f003 0301 	and.w	r3, r3, #1
 800440e:	2b00      	cmp	r3, #0
 8004410:	d1e4      	bne.n	80043dc <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004416:	223f      	movs	r2, #63	; 0x3f
 8004418:	409a      	lsls	r2, r3
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	2200      	movs	r2, #0
 8004422:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	2201      	movs	r2, #1
 800442a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 800442e:	2300      	movs	r3, #0
}
 8004430:	4618      	mov	r0, r3
 8004432:	3710      	adds	r7, #16
 8004434:	46bd      	mov	sp, r7
 8004436:	bd80      	pop	{r7, pc}

08004438 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004438:	b480      	push	{r7}
 800443a:	b083      	sub	sp, #12
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004446:	b2db      	uxtb	r3, r3
 8004448:	2b02      	cmp	r3, #2
 800444a:	d004      	beq.n	8004456 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2280      	movs	r2, #128	; 0x80
 8004450:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004452:	2301      	movs	r3, #1
 8004454:	e00c      	b.n	8004470 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	2205      	movs	r2, #5
 800445a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	681a      	ldr	r2, [r3, #0]
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f022 0201 	bic.w	r2, r2, #1
 800446c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800446e:	2300      	movs	r3, #0
}
 8004470:	4618      	mov	r0, r3
 8004472:	370c      	adds	r7, #12
 8004474:	46bd      	mov	sp, r7
 8004476:	bc80      	pop	{r7}
 8004478:	4770      	bx	lr

0800447a <HAL_DMA_PollForTransfer>:
  * @note   The HAL_DMA_PollForTransfer API cannot be used in circular and double buffering mode (automatic circular mode). 
  * @param  Timeout       Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_PollForTransfer(DMA_HandleTypeDef *hdma, HAL_DMA_LevelCompleteTypeDef CompleteLevel, uint32_t Timeout)
{
 800447a:	b580      	push	{r7, lr}
 800447c:	b08a      	sub	sp, #40	; 0x28
 800447e:	af00      	add	r7, sp, #0
 8004480:	60f8      	str	r0, [r7, #12]
 8004482:	460b      	mov	r3, r1
 8004484:	607a      	str	r2, [r7, #4]
 8004486:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK; 
 8004488:	2300      	movs	r3, #0
 800448a:	77fb      	strb	r3, [r7, #31]
  uint32_t mask_cpltlevel;
  uint32_t tickstart = HAL_GetTick(); 
 800448c:	f7fe fa1a 	bl	80028c4 <HAL_GetTick>
 8004490:	61b8      	str	r0, [r7, #24]
  uint32_t tmpisr;
  
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs;

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004498:	b2db      	uxtb	r3, r3
 800449a:	2b02      	cmp	r3, #2
 800449c:	d008      	beq.n	80044b0 <HAL_DMA_PollForTransfer+0x36>
  {
    /* No transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	2280      	movs	r2, #128	; 0x80
 80044a2:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	2200      	movs	r2, #0
 80044a8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 80044ac:	2301      	movs	r3, #1
 80044ae:	e0bf      	b.n	8004630 <HAL_DMA_PollForTransfer+0x1b6>
  }

  /* Polling mode not supported in circular mode and double buffering mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != RESET)
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d005      	beq.n	80044ca <HAL_DMA_PollForTransfer+0x50>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80044c4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80044c6:	2301      	movs	r3, #1
 80044c8:	e0b2      	b.n	8004630 <HAL_DMA_PollForTransfer+0x1b6>
  }
  
  /* Get the level transfer complete flag */
  if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
 80044ca:	7afb      	ldrb	r3, [r7, #11]
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d106      	bne.n	80044de <HAL_DMA_PollForTransfer+0x64>
  {
    /* Transfer Complete flag */
    mask_cpltlevel = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044d4:	2220      	movs	r2, #32
 80044d6:	fa02 f303 	lsl.w	r3, r2, r3
 80044da:	627b      	str	r3, [r7, #36]	; 0x24
 80044dc:	e005      	b.n	80044ea <HAL_DMA_PollForTransfer+0x70>
  }
  else
  {
    /* Half Transfer Complete flag */
    mask_cpltlevel = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044e2:	2210      	movs	r2, #16
 80044e4:	fa02 f303 	lsl.w	r3, r2, r3
 80044e8:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044ee:	617b      	str	r3, [r7, #20]
  tmpisr = regs->ISR;
 80044f0:	697b      	ldr	r3, [r7, #20]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	623b      	str	r3, [r7, #32]
  
  while(((tmpisr & mask_cpltlevel) == RESET) && ((hdma->ErrorCode & HAL_DMA_ERROR_TE) == RESET))
 80044f6:	e05a      	b.n	80045ae <HAL_DMA_PollForTransfer+0x134>
  {
    /* Check for the Timeout (Not applicable in circular mode)*/
    if(Timeout != HAL_MAX_DELAY)
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044fe:	d017      	beq.n	8004530 <HAL_DMA_PollForTransfer+0xb6>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2b00      	cmp	r3, #0
 8004504:	d007      	beq.n	8004516 <HAL_DMA_PollForTransfer+0x9c>
 8004506:	f7fe f9dd 	bl	80028c4 <HAL_GetTick>
 800450a:	4602      	mov	r2, r0
 800450c:	69bb      	ldr	r3, [r7, #24]
 800450e:	1ad3      	subs	r3, r2, r3
 8004510:	687a      	ldr	r2, [r7, #4]
 8004512:	429a      	cmp	r2, r3
 8004514:	d20c      	bcs.n	8004530 <HAL_DMA_PollForTransfer+0xb6>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	2220      	movs	r2, #32
 800451a:	655a      	str	r2, [r3, #84]	; 0x54

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	2200      	movs	r2, #0
 8004520:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	2201      	movs	r2, #1
 8004528:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 800452c:	2303      	movs	r3, #3
 800452e:	e07f      	b.n	8004630 <HAL_DMA_PollForTransfer+0x1b6>
      }
    }

    /* Get the ISR register value */
    tmpisr = regs->ISR;
 8004530:	697b      	ldr	r3, [r7, #20]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	623b      	str	r3, [r7, #32]

    if((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800453a:	2208      	movs	r2, #8
 800453c:	409a      	lsls	r2, r3
 800453e:	6a3b      	ldr	r3, [r7, #32]
 8004540:	4013      	ands	r3, r2
 8004542:	2b00      	cmp	r3, #0
 8004544:	d00b      	beq.n	800455e <HAL_DMA_PollForTransfer+0xe4>
    {
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800454a:	f043 0201 	orr.w	r2, r3, #1
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004556:	2208      	movs	r2, #8
 8004558:	409a      	lsls	r2, r3
 800455a:	697b      	ldr	r3, [r7, #20]
 800455c:	609a      	str	r2, [r3, #8]
    }
    
    if((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004562:	2201      	movs	r2, #1
 8004564:	409a      	lsls	r2, r3
 8004566:	6a3b      	ldr	r3, [r7, #32]
 8004568:	4013      	ands	r3, r2
 800456a:	2b00      	cmp	r3, #0
 800456c:	d00b      	beq.n	8004586 <HAL_DMA_PollForTransfer+0x10c>
    {
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004572:	f043 0202 	orr.w	r2, r3, #2
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800457e:	2201      	movs	r2, #1
 8004580:	409a      	lsls	r2, r3
 8004582:	697b      	ldr	r3, [r7, #20]
 8004584:	609a      	str	r2, [r3, #8]
    }
    
    if((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800458a:	2204      	movs	r2, #4
 800458c:	409a      	lsls	r2, r3
 800458e:	6a3b      	ldr	r3, [r7, #32]
 8004590:	4013      	ands	r3, r2
 8004592:	2b00      	cmp	r3, #0
 8004594:	d00b      	beq.n	80045ae <HAL_DMA_PollForTransfer+0x134>
    {
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800459a:	f043 0204 	orr.w	r2, r3, #4
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Clear the Direct Mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045a6:	2204      	movs	r2, #4
 80045a8:	409a      	lsls	r2, r3
 80045aa:	697b      	ldr	r3, [r7, #20]
 80045ac:	609a      	str	r2, [r3, #8]
  while(((tmpisr & mask_cpltlevel) == RESET) && ((hdma->ErrorCode & HAL_DMA_ERROR_TE) == RESET))
 80045ae:	6a3a      	ldr	r2, [r7, #32]
 80045b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045b2:	4013      	ands	r3, r2
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d105      	bne.n	80045c4 <HAL_DMA_PollForTransfer+0x14a>
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045bc:	f003 0301 	and.w	r3, r3, #1
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d099      	beq.n	80044f8 <HAL_DMA_PollForTransfer+0x7e>
    }
  }
  
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d018      	beq.n	80045fe <HAL_DMA_PollForTransfer+0x184>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045d0:	f003 0301 	and.w	r3, r3, #1
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d012      	beq.n	80045fe <HAL_DMA_PollForTransfer+0x184>
    {
      HAL_DMA_Abort(hdma);
 80045d8:	68f8      	ldr	r0, [r7, #12]
 80045da:	f7ff febd 	bl	8004358 <HAL_DMA_Abort>
    
      /* Clear the half transfer and transfer complete flags */
      regs->IFCR = (DMA_FLAG_HTIF0_4 | DMA_FLAG_TCIF0_4) << hdma->StreamIndex;
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045e2:	2230      	movs	r2, #48	; 0x30
 80045e4:	409a      	lsls	r2, r3
 80045e6:	697b      	ldr	r3, [r7, #20]
 80045e8:	609a      	str	r2, [r3, #8]
    
      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	2200      	movs	r2, #0
 80045ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State= HAL_DMA_STATE_READY;
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	2201      	movs	r2, #1
 80045f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      return HAL_ERROR;
 80045fa:	2301      	movs	r3, #1
 80045fc:	e018      	b.n	8004630 <HAL_DMA_PollForTransfer+0x1b6>
   }
  }
  
  /* Get the level transfer complete flag */
  if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
 80045fe:	7afb      	ldrb	r3, [r7, #11]
 8004600:	2b00      	cmp	r3, #0
 8004602:	d10e      	bne.n	8004622 <HAL_DMA_PollForTransfer+0x1a8>
  {
    /* Clear the half transfer and transfer complete flags */
    regs->IFCR = (DMA_FLAG_HTIF0_4 | DMA_FLAG_TCIF0_4) << hdma->StreamIndex;
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004608:	2230      	movs	r2, #48	; 0x30
 800460a:	409a      	lsls	r2, r3
 800460c:	697b      	ldr	r3, [r7, #20]
 800460e:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	2200      	movs	r2, #0
 8004614:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    hdma->State = HAL_DMA_STATE_READY;
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	2201      	movs	r2, #1
 800461c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8004620:	e005      	b.n	800462e <HAL_DMA_PollForTransfer+0x1b4>
  }
  else
  {
    /* Clear the half transfer and transfer complete flags */
    regs->IFCR = (DMA_FLAG_HTIF0_4) << hdma->StreamIndex;
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004626:	2210      	movs	r2, #16
 8004628:	409a      	lsls	r2, r3
 800462a:	697b      	ldr	r3, [r7, #20]
 800462c:	609a      	str	r2, [r3, #8]
  }
  
  return status;
 800462e:	7ffb      	ldrb	r3, [r7, #31]
}
 8004630:	4618      	mov	r0, r3
 8004632:	3728      	adds	r7, #40	; 0x28
 8004634:	46bd      	mov	sp, r7
 8004636:	bd80      	pop	{r7, pc}

08004638 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004638:	b580      	push	{r7, lr}
 800463a:	b086      	sub	sp, #24
 800463c:	af00      	add	r7, sp, #0
 800463e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004640:	2300      	movs	r3, #0
 8004642:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004644:	4b92      	ldr	r3, [pc, #584]	; (8004890 <HAL_DMA_IRQHandler+0x258>)
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	4a92      	ldr	r2, [pc, #584]	; (8004894 <HAL_DMA_IRQHandler+0x25c>)
 800464a:	fba2 2303 	umull	r2, r3, r2, r3
 800464e:	0a9b      	lsrs	r3, r3, #10
 8004650:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004656:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004658:	693b      	ldr	r3, [r7, #16]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004662:	2208      	movs	r2, #8
 8004664:	409a      	lsls	r2, r3
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	4013      	ands	r3, r2
 800466a:	2b00      	cmp	r3, #0
 800466c:	d01a      	beq.n	80046a4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f003 0304 	and.w	r3, r3, #4
 8004678:	2b00      	cmp	r3, #0
 800467a:	d013      	beq.n	80046a4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	681a      	ldr	r2, [r3, #0]
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f022 0204 	bic.w	r2, r2, #4
 800468a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004690:	2208      	movs	r2, #8
 8004692:	409a      	lsls	r2, r3
 8004694:	693b      	ldr	r3, [r7, #16]
 8004696:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800469c:	f043 0201 	orr.w	r2, r3, #1
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046a8:	2201      	movs	r2, #1
 80046aa:	409a      	lsls	r2, r3
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	4013      	ands	r3, r2
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d012      	beq.n	80046da <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	695b      	ldr	r3, [r3, #20]
 80046ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d00b      	beq.n	80046da <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046c6:	2201      	movs	r2, #1
 80046c8:	409a      	lsls	r2, r3
 80046ca:	693b      	ldr	r3, [r7, #16]
 80046cc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046d2:	f043 0202 	orr.w	r2, r3, #2
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046de:	2204      	movs	r2, #4
 80046e0:	409a      	lsls	r2, r3
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	4013      	ands	r3, r2
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d012      	beq.n	8004710 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f003 0302 	and.w	r3, r3, #2
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d00b      	beq.n	8004710 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046fc:	2204      	movs	r2, #4
 80046fe:	409a      	lsls	r2, r3
 8004700:	693b      	ldr	r3, [r7, #16]
 8004702:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004708:	f043 0204 	orr.w	r2, r3, #4
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004714:	2210      	movs	r2, #16
 8004716:	409a      	lsls	r2, r3
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	4013      	ands	r3, r2
 800471c:	2b00      	cmp	r3, #0
 800471e:	d043      	beq.n	80047a8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f003 0308 	and.w	r3, r3, #8
 800472a:	2b00      	cmp	r3, #0
 800472c:	d03c      	beq.n	80047a8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004732:	2210      	movs	r2, #16
 8004734:	409a      	lsls	r2, r3
 8004736:	693b      	ldr	r3, [r7, #16]
 8004738:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004744:	2b00      	cmp	r3, #0
 8004746:	d018      	beq.n	800477a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004752:	2b00      	cmp	r3, #0
 8004754:	d108      	bne.n	8004768 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800475a:	2b00      	cmp	r3, #0
 800475c:	d024      	beq.n	80047a8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004762:	6878      	ldr	r0, [r7, #4]
 8004764:	4798      	blx	r3
 8004766:	e01f      	b.n	80047a8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800476c:	2b00      	cmp	r3, #0
 800476e:	d01b      	beq.n	80047a8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004774:	6878      	ldr	r0, [r7, #4]
 8004776:	4798      	blx	r3
 8004778:	e016      	b.n	80047a8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004784:	2b00      	cmp	r3, #0
 8004786:	d107      	bne.n	8004798 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	681a      	ldr	r2, [r3, #0]
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f022 0208 	bic.w	r2, r2, #8
 8004796:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800479c:	2b00      	cmp	r3, #0
 800479e:	d003      	beq.n	80047a8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047a4:	6878      	ldr	r0, [r7, #4]
 80047a6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047ac:	2220      	movs	r2, #32
 80047ae:	409a      	lsls	r2, r3
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	4013      	ands	r3, r2
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	f000 808e 	beq.w	80048d6 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f003 0310 	and.w	r3, r3, #16
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	f000 8086 	beq.w	80048d6 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047ce:	2220      	movs	r2, #32
 80047d0:	409a      	lsls	r2, r3
 80047d2:	693b      	ldr	r3, [r7, #16]
 80047d4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80047dc:	b2db      	uxtb	r3, r3
 80047de:	2b05      	cmp	r3, #5
 80047e0:	d136      	bne.n	8004850 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	681a      	ldr	r2, [r3, #0]
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f022 0216 	bic.w	r2, r2, #22
 80047f0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	695a      	ldr	r2, [r3, #20]
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004800:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004806:	2b00      	cmp	r3, #0
 8004808:	d103      	bne.n	8004812 <HAL_DMA_IRQHandler+0x1da>
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800480e:	2b00      	cmp	r3, #0
 8004810:	d007      	beq.n	8004822 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	681a      	ldr	r2, [r3, #0]
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f022 0208 	bic.w	r2, r2, #8
 8004820:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004826:	223f      	movs	r2, #63	; 0x3f
 8004828:	409a      	lsls	r2, r3
 800482a:	693b      	ldr	r3, [r7, #16]
 800482c:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	2200      	movs	r2, #0
 8004832:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	2201      	movs	r2, #1
 800483a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004842:	2b00      	cmp	r3, #0
 8004844:	d07d      	beq.n	8004942 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800484a:	6878      	ldr	r0, [r7, #4]
 800484c:	4798      	blx	r3
        }
        return;
 800484e:	e078      	b.n	8004942 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800485a:	2b00      	cmp	r3, #0
 800485c:	d01c      	beq.n	8004898 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004868:	2b00      	cmp	r3, #0
 800486a:	d108      	bne.n	800487e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004870:	2b00      	cmp	r3, #0
 8004872:	d030      	beq.n	80048d6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004878:	6878      	ldr	r0, [r7, #4]
 800487a:	4798      	blx	r3
 800487c:	e02b      	b.n	80048d6 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004882:	2b00      	cmp	r3, #0
 8004884:	d027      	beq.n	80048d6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800488a:	6878      	ldr	r0, [r7, #4]
 800488c:	4798      	blx	r3
 800488e:	e022      	b.n	80048d6 <HAL_DMA_IRQHandler+0x29e>
 8004890:	20000004 	.word	0x20000004
 8004894:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d10f      	bne.n	80048c6 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	681a      	ldr	r2, [r3, #0]
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	f022 0210 	bic.w	r2, r2, #16
 80048b4:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	2200      	movs	r2, #0
 80048ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	2201      	movs	r2, #1
 80048c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d003      	beq.n	80048d6 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048d2:	6878      	ldr	r0, [r7, #4]
 80048d4:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d032      	beq.n	8004944 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048e2:	f003 0301 	and.w	r3, r3, #1
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d022      	beq.n	8004930 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	2205      	movs	r2, #5
 80048ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	681a      	ldr	r2, [r3, #0]
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	f022 0201 	bic.w	r2, r2, #1
 8004900:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004902:	68bb      	ldr	r3, [r7, #8]
 8004904:	3301      	adds	r3, #1
 8004906:	60bb      	str	r3, [r7, #8]
 8004908:	697a      	ldr	r2, [r7, #20]
 800490a:	429a      	cmp	r2, r3
 800490c:	d307      	bcc.n	800491e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f003 0301 	and.w	r3, r3, #1
 8004918:	2b00      	cmp	r3, #0
 800491a:	d1f2      	bne.n	8004902 <HAL_DMA_IRQHandler+0x2ca>
 800491c:	e000      	b.n	8004920 <HAL_DMA_IRQHandler+0x2e8>
          break;
 800491e:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2200      	movs	r2, #0
 8004924:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2201      	movs	r2, #1
 800492c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004934:	2b00      	cmp	r3, #0
 8004936:	d005      	beq.n	8004944 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800493c:	6878      	ldr	r0, [r7, #4]
 800493e:	4798      	blx	r3
 8004940:	e000      	b.n	8004944 <HAL_DMA_IRQHandler+0x30c>
        return;
 8004942:	bf00      	nop
    }
  }
}
 8004944:	3718      	adds	r7, #24
 8004946:	46bd      	mov	sp, r7
 8004948:	bd80      	pop	{r7, pc}
 800494a:	bf00      	nop

0800494c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800494c:	b480      	push	{r7}
 800494e:	b085      	sub	sp, #20
 8004950:	af00      	add	r7, sp, #0
 8004952:	60f8      	str	r0, [r7, #12]
 8004954:	60b9      	str	r1, [r7, #8]
 8004956:	607a      	str	r2, [r7, #4]
 8004958:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	681a      	ldr	r2, [r3, #0]
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004968:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	683a      	ldr	r2, [r7, #0]
 8004970:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	689b      	ldr	r3, [r3, #8]
 8004976:	2b40      	cmp	r3, #64	; 0x40
 8004978:	d108      	bne.n	800498c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	687a      	ldr	r2, [r7, #4]
 8004980:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	68ba      	ldr	r2, [r7, #8]
 8004988:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800498a:	e007      	b.n	800499c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	68ba      	ldr	r2, [r7, #8]
 8004992:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	687a      	ldr	r2, [r7, #4]
 800499a:	60da      	str	r2, [r3, #12]
}
 800499c:	bf00      	nop
 800499e:	3714      	adds	r7, #20
 80049a0:	46bd      	mov	sp, r7
 80049a2:	bc80      	pop	{r7}
 80049a4:	4770      	bx	lr
	...

080049a8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80049a8:	b480      	push	{r7}
 80049aa:	b085      	sub	sp, #20
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	b2db      	uxtb	r3, r3
 80049b6:	3b10      	subs	r3, #16
 80049b8:	4a13      	ldr	r2, [pc, #76]	; (8004a08 <DMA_CalcBaseAndBitshift+0x60>)
 80049ba:	fba2 2303 	umull	r2, r3, r2, r3
 80049be:	091b      	lsrs	r3, r3, #4
 80049c0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80049c2:	4a12      	ldr	r2, [pc, #72]	; (8004a0c <DMA_CalcBaseAndBitshift+0x64>)
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	4413      	add	r3, r2
 80049c8:	781b      	ldrb	r3, [r3, #0]
 80049ca:	461a      	mov	r2, r3
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	2b03      	cmp	r3, #3
 80049d4:	d909      	bls.n	80049ea <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80049de:	f023 0303 	bic.w	r3, r3, #3
 80049e2:	1d1a      	adds	r2, r3, #4
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	659a      	str	r2, [r3, #88]	; 0x58
 80049e8:	e007      	b.n	80049fa <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80049f2:	f023 0303 	bic.w	r3, r3, #3
 80049f6:	687a      	ldr	r2, [r7, #4]
 80049f8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80049fe:	4618      	mov	r0, r3
 8004a00:	3714      	adds	r7, #20
 8004a02:	46bd      	mov	sp, r7
 8004a04:	bc80      	pop	{r7}
 8004a06:	4770      	bx	lr
 8004a08:	aaaaaaab 	.word	0xaaaaaaab
 8004a0c:	080122f0 	.word	0x080122f0

08004a10 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004a10:	b480      	push	{r7}
 8004a12:	b085      	sub	sp, #20
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004a18:	2300      	movs	r3, #0
 8004a1a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a20:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	699b      	ldr	r3, [r3, #24]
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d11f      	bne.n	8004a6a <DMA_CheckFifoParam+0x5a>
 8004a2a:	68bb      	ldr	r3, [r7, #8]
 8004a2c:	2b03      	cmp	r3, #3
 8004a2e:	d856      	bhi.n	8004ade <DMA_CheckFifoParam+0xce>
 8004a30:	a201      	add	r2, pc, #4	; (adr r2, 8004a38 <DMA_CheckFifoParam+0x28>)
 8004a32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a36:	bf00      	nop
 8004a38:	08004a49 	.word	0x08004a49
 8004a3c:	08004a5b 	.word	0x08004a5b
 8004a40:	08004a49 	.word	0x08004a49
 8004a44:	08004adf 	.word	0x08004adf
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a4c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d046      	beq.n	8004ae2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004a54:	2301      	movs	r3, #1
 8004a56:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004a58:	e043      	b.n	8004ae2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a5e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004a62:	d140      	bne.n	8004ae6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004a64:	2301      	movs	r3, #1
 8004a66:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004a68:	e03d      	b.n	8004ae6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	699b      	ldr	r3, [r3, #24]
 8004a6e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004a72:	d121      	bne.n	8004ab8 <DMA_CheckFifoParam+0xa8>
 8004a74:	68bb      	ldr	r3, [r7, #8]
 8004a76:	2b03      	cmp	r3, #3
 8004a78:	d837      	bhi.n	8004aea <DMA_CheckFifoParam+0xda>
 8004a7a:	a201      	add	r2, pc, #4	; (adr r2, 8004a80 <DMA_CheckFifoParam+0x70>)
 8004a7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a80:	08004a91 	.word	0x08004a91
 8004a84:	08004a97 	.word	0x08004a97
 8004a88:	08004a91 	.word	0x08004a91
 8004a8c:	08004aa9 	.word	0x08004aa9
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004a90:	2301      	movs	r3, #1
 8004a92:	73fb      	strb	r3, [r7, #15]
      break;
 8004a94:	e030      	b.n	8004af8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a9a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d025      	beq.n	8004aee <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004aa2:	2301      	movs	r3, #1
 8004aa4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004aa6:	e022      	b.n	8004aee <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004aac:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004ab0:	d11f      	bne.n	8004af2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004ab2:	2301      	movs	r3, #1
 8004ab4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004ab6:	e01c      	b.n	8004af2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004ab8:	68bb      	ldr	r3, [r7, #8]
 8004aba:	2b02      	cmp	r3, #2
 8004abc:	d903      	bls.n	8004ac6 <DMA_CheckFifoParam+0xb6>
 8004abe:	68bb      	ldr	r3, [r7, #8]
 8004ac0:	2b03      	cmp	r3, #3
 8004ac2:	d003      	beq.n	8004acc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004ac4:	e018      	b.n	8004af8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004ac6:	2301      	movs	r3, #1
 8004ac8:	73fb      	strb	r3, [r7, #15]
      break;
 8004aca:	e015      	b.n	8004af8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ad0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d00e      	beq.n	8004af6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004ad8:	2301      	movs	r3, #1
 8004ada:	73fb      	strb	r3, [r7, #15]
      break;
 8004adc:	e00b      	b.n	8004af6 <DMA_CheckFifoParam+0xe6>
      break;
 8004ade:	bf00      	nop
 8004ae0:	e00a      	b.n	8004af8 <DMA_CheckFifoParam+0xe8>
      break;
 8004ae2:	bf00      	nop
 8004ae4:	e008      	b.n	8004af8 <DMA_CheckFifoParam+0xe8>
      break;
 8004ae6:	bf00      	nop
 8004ae8:	e006      	b.n	8004af8 <DMA_CheckFifoParam+0xe8>
      break;
 8004aea:	bf00      	nop
 8004aec:	e004      	b.n	8004af8 <DMA_CheckFifoParam+0xe8>
      break;
 8004aee:	bf00      	nop
 8004af0:	e002      	b.n	8004af8 <DMA_CheckFifoParam+0xe8>
      break;   
 8004af2:	bf00      	nop
 8004af4:	e000      	b.n	8004af8 <DMA_CheckFifoParam+0xe8>
      break;
 8004af6:	bf00      	nop
    }
  } 
  
  return status; 
 8004af8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004afa:	4618      	mov	r0, r3
 8004afc:	3714      	adds	r7, #20
 8004afe:	46bd      	mov	sp, r7
 8004b00:	bc80      	pop	{r7}
 8004b02:	4770      	bx	lr

08004b04 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8004b04:	b580      	push	{r7, lr}
 8004b06:	b086      	sub	sp, #24
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	60f8      	str	r0, [r7, #12]
 8004b0c:	60b9      	str	r1, [r7, #8]
 8004b0e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004b12:	2301      	movs	r3, #1
 8004b14:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8004b16:	4b23      	ldr	r3, [pc, #140]	; (8004ba4 <HAL_FLASH_Program+0xa0>)
 8004b18:	7e1b      	ldrb	r3, [r3, #24]
 8004b1a:	2b01      	cmp	r3, #1
 8004b1c:	d101      	bne.n	8004b22 <HAL_FLASH_Program+0x1e>
 8004b1e:	2302      	movs	r3, #2
 8004b20:	e03b      	b.n	8004b9a <HAL_FLASH_Program+0x96>
 8004b22:	4b20      	ldr	r3, [pc, #128]	; (8004ba4 <HAL_FLASH_Program+0xa0>)
 8004b24:	2201      	movs	r2, #1
 8004b26:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004b28:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004b2c:	f000 f87a 	bl	8004c24 <FLASH_WaitForLastOperation>
 8004b30:	4603      	mov	r3, r0
 8004b32:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8004b34:	7dfb      	ldrb	r3, [r7, #23]
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d12b      	bne.n	8004b92 <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d105      	bne.n	8004b4c <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8004b40:	783b      	ldrb	r3, [r7, #0]
 8004b42:	4619      	mov	r1, r3
 8004b44:	68b8      	ldr	r0, [r7, #8]
 8004b46:	f000 f923 	bl	8004d90 <FLASH_Program_Byte>
 8004b4a:	e016      	b.n	8004b7a <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	2b01      	cmp	r3, #1
 8004b50:	d105      	bne.n	8004b5e <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8004b52:	883b      	ldrh	r3, [r7, #0]
 8004b54:	4619      	mov	r1, r3
 8004b56:	68b8      	ldr	r0, [r7, #8]
 8004b58:	f000 f8f8 	bl	8004d4c <FLASH_Program_HalfWord>
 8004b5c:	e00d      	b.n	8004b7a <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	2b02      	cmp	r3, #2
 8004b62:	d105      	bne.n	8004b70 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	4619      	mov	r1, r3
 8004b68:	68b8      	ldr	r0, [r7, #8]
 8004b6a:	f000 f8cd 	bl	8004d08 <FLASH_Program_Word>
 8004b6e:	e004      	b.n	8004b7a <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8004b70:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004b74:	68b8      	ldr	r0, [r7, #8]
 8004b76:	f000 f895 	bl	8004ca4 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004b7a:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004b7e:	f000 f851 	bl	8004c24 <FLASH_WaitForLastOperation>
 8004b82:	4603      	mov	r3, r0
 8004b84:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 8004b86:	4b08      	ldr	r3, [pc, #32]	; (8004ba8 <HAL_FLASH_Program+0xa4>)
 8004b88:	691b      	ldr	r3, [r3, #16]
 8004b8a:	4a07      	ldr	r2, [pc, #28]	; (8004ba8 <HAL_FLASH_Program+0xa4>)
 8004b8c:	f023 0301 	bic.w	r3, r3, #1
 8004b90:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8004b92:	4b04      	ldr	r3, [pc, #16]	; (8004ba4 <HAL_FLASH_Program+0xa0>)
 8004b94:	2200      	movs	r2, #0
 8004b96:	761a      	strb	r2, [r3, #24]
  
  return status;
 8004b98:	7dfb      	ldrb	r3, [r7, #23]
}
 8004b9a:	4618      	mov	r0, r3
 8004b9c:	3718      	adds	r7, #24
 8004b9e:	46bd      	mov	sp, r7
 8004ba0:	bd80      	pop	{r7, pc}
 8004ba2:	bf00      	nop
 8004ba4:	20001058 	.word	0x20001058
 8004ba8:	40023c00 	.word	0x40023c00

08004bac <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8004bac:	b480      	push	{r7}
 8004bae:	b083      	sub	sp, #12
 8004bb0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8004bb6:	4b0b      	ldr	r3, [pc, #44]	; (8004be4 <HAL_FLASH_Unlock+0x38>)
 8004bb8:	691b      	ldr	r3, [r3, #16]
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	da0b      	bge.n	8004bd6 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8004bbe:	4b09      	ldr	r3, [pc, #36]	; (8004be4 <HAL_FLASH_Unlock+0x38>)
 8004bc0:	4a09      	ldr	r2, [pc, #36]	; (8004be8 <HAL_FLASH_Unlock+0x3c>)
 8004bc2:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8004bc4:	4b07      	ldr	r3, [pc, #28]	; (8004be4 <HAL_FLASH_Unlock+0x38>)
 8004bc6:	4a09      	ldr	r2, [pc, #36]	; (8004bec <HAL_FLASH_Unlock+0x40>)
 8004bc8:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8004bca:	4b06      	ldr	r3, [pc, #24]	; (8004be4 <HAL_FLASH_Unlock+0x38>)
 8004bcc:	691b      	ldr	r3, [r3, #16]
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	da01      	bge.n	8004bd6 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8004bd2:	2301      	movs	r3, #1
 8004bd4:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8004bd6:	79fb      	ldrb	r3, [r7, #7]
}
 8004bd8:	4618      	mov	r0, r3
 8004bda:	370c      	adds	r7, #12
 8004bdc:	46bd      	mov	sp, r7
 8004bde:	bc80      	pop	{r7}
 8004be0:	4770      	bx	lr
 8004be2:	bf00      	nop
 8004be4:	40023c00 	.word	0x40023c00
 8004be8:	45670123 	.word	0x45670123
 8004bec:	cdef89ab 	.word	0xcdef89ab

08004bf0 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8004bf0:	b480      	push	{r7}
 8004bf2:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8004bf4:	4b05      	ldr	r3, [pc, #20]	; (8004c0c <HAL_FLASH_Lock+0x1c>)
 8004bf6:	691b      	ldr	r3, [r3, #16]
 8004bf8:	4a04      	ldr	r2, [pc, #16]	; (8004c0c <HAL_FLASH_Lock+0x1c>)
 8004bfa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004bfe:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8004c00:	2300      	movs	r3, #0
}
 8004c02:	4618      	mov	r0, r3
 8004c04:	46bd      	mov	sp, r7
 8004c06:	bc80      	pop	{r7}
 8004c08:	4770      	bx	lr
 8004c0a:	bf00      	nop
 8004c0c:	40023c00 	.word	0x40023c00

08004c10 <HAL_FLASH_GetError>:
  *            @arg HAL_FLASH_ERROR_PGA: FLASH Programming Alignment error flag
  *            @arg HAL_FLASH_ERROR_WRP: FLASH Write protected error flag
  *            @arg HAL_FLASH_ERROR_OPERATION: FLASH operation Error flag 
  */
uint32_t HAL_FLASH_GetError(void)
{ 
 8004c10:	b480      	push	{r7}
 8004c12:	af00      	add	r7, sp, #0
   return pFlash.ErrorCode;
 8004c14:	4b02      	ldr	r3, [pc, #8]	; (8004c20 <HAL_FLASH_GetError+0x10>)
 8004c16:	69db      	ldr	r3, [r3, #28]
}  
 8004c18:	4618      	mov	r0, r3
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	bc80      	pop	{r7}
 8004c1e:	4770      	bx	lr
 8004c20:	20001058 	.word	0x20001058

08004c24 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8004c24:	b580      	push	{r7, lr}
 8004c26:	b084      	sub	sp, #16
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004c2c:	2300      	movs	r3, #0
 8004c2e:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004c30:	4b1a      	ldr	r3, [pc, #104]	; (8004c9c <FLASH_WaitForLastOperation+0x78>)
 8004c32:	2200      	movs	r2, #0
 8004c34:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8004c36:	f7fd fe45 	bl	80028c4 <HAL_GetTick>
 8004c3a:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8004c3c:	e010      	b.n	8004c60 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c44:	d00c      	beq.n	8004c60 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d007      	beq.n	8004c5c <FLASH_WaitForLastOperation+0x38>
 8004c4c:	f7fd fe3a 	bl	80028c4 <HAL_GetTick>
 8004c50:	4602      	mov	r2, r0
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	1ad3      	subs	r3, r2, r3
 8004c56:	687a      	ldr	r2, [r7, #4]
 8004c58:	429a      	cmp	r2, r3
 8004c5a:	d201      	bcs.n	8004c60 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8004c5c:	2303      	movs	r3, #3
 8004c5e:	e019      	b.n	8004c94 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8004c60:	4b0f      	ldr	r3, [pc, #60]	; (8004ca0 <FLASH_WaitForLastOperation+0x7c>)
 8004c62:	68db      	ldr	r3, [r3, #12]
 8004c64:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d1e8      	bne.n	8004c3e <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8004c6c:	4b0c      	ldr	r3, [pc, #48]	; (8004ca0 <FLASH_WaitForLastOperation+0x7c>)
 8004c6e:	68db      	ldr	r3, [r3, #12]
 8004c70:	f003 0301 	and.w	r3, r3, #1
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d002      	beq.n	8004c7e <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8004c78:	4b09      	ldr	r3, [pc, #36]	; (8004ca0 <FLASH_WaitForLastOperation+0x7c>)
 8004c7a:	2201      	movs	r2, #1
 8004c7c:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8004c7e:	4b08      	ldr	r3, [pc, #32]	; (8004ca0 <FLASH_WaitForLastOperation+0x7c>)
 8004c80:	68db      	ldr	r3, [r3, #12]
 8004c82:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d003      	beq.n	8004c92 <FLASH_WaitForLastOperation+0x6e>
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8004c8a:	f000 f8a1 	bl	8004dd0 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8004c8e:	2301      	movs	r3, #1
 8004c90:	e000      	b.n	8004c94 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8004c92:	2300      	movs	r3, #0
  
}  
 8004c94:	4618      	mov	r0, r3
 8004c96:	3710      	adds	r7, #16
 8004c98:	46bd      	mov	sp, r7
 8004c9a:	bd80      	pop	{r7, pc}
 8004c9c:	20001058 	.word	0x20001058
 8004ca0:	40023c00 	.word	0x40023c00

08004ca4 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8004ca4:	b480      	push	{r7}
 8004ca6:	b085      	sub	sp, #20
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	60f8      	str	r0, [r7, #12]
 8004cac:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004cb0:	4b14      	ldr	r3, [pc, #80]	; (8004d04 <FLASH_Program_DoubleWord+0x60>)
 8004cb2:	691b      	ldr	r3, [r3, #16]
 8004cb4:	4a13      	ldr	r2, [pc, #76]	; (8004d04 <FLASH_Program_DoubleWord+0x60>)
 8004cb6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004cba:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8004cbc:	4b11      	ldr	r3, [pc, #68]	; (8004d04 <FLASH_Program_DoubleWord+0x60>)
 8004cbe:	691b      	ldr	r3, [r3, #16]
 8004cc0:	4a10      	ldr	r2, [pc, #64]	; (8004d04 <FLASH_Program_DoubleWord+0x60>)
 8004cc2:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8004cc6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8004cc8:	4b0e      	ldr	r3, [pc, #56]	; (8004d04 <FLASH_Program_DoubleWord+0x60>)
 8004cca:	691b      	ldr	r3, [r3, #16]
 8004ccc:	4a0d      	ldr	r2, [pc, #52]	; (8004d04 <FLASH_Program_DoubleWord+0x60>)
 8004cce:	f043 0301 	orr.w	r3, r3, #1
 8004cd2:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	683a      	ldr	r2, [r7, #0]
 8004cd8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8004cda:	f3bf 8f6f 	isb	sy
}
 8004cde:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8004ce0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004ce4:	f04f 0200 	mov.w	r2, #0
 8004ce8:	f04f 0300 	mov.w	r3, #0
 8004cec:	000a      	movs	r2, r1
 8004cee:	2300      	movs	r3, #0
 8004cf0:	68f9      	ldr	r1, [r7, #12]
 8004cf2:	3104      	adds	r1, #4
 8004cf4:	4613      	mov	r3, r2
 8004cf6:	600b      	str	r3, [r1, #0]
}
 8004cf8:	bf00      	nop
 8004cfa:	3714      	adds	r7, #20
 8004cfc:	46bd      	mov	sp, r7
 8004cfe:	bc80      	pop	{r7}
 8004d00:	4770      	bx	lr
 8004d02:	bf00      	nop
 8004d04:	40023c00 	.word	0x40023c00

08004d08 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8004d08:	b480      	push	{r7}
 8004d0a:	b083      	sub	sp, #12
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]
 8004d10:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004d12:	4b0d      	ldr	r3, [pc, #52]	; (8004d48 <FLASH_Program_Word+0x40>)
 8004d14:	691b      	ldr	r3, [r3, #16]
 8004d16:	4a0c      	ldr	r2, [pc, #48]	; (8004d48 <FLASH_Program_Word+0x40>)
 8004d18:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d1c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8004d1e:	4b0a      	ldr	r3, [pc, #40]	; (8004d48 <FLASH_Program_Word+0x40>)
 8004d20:	691b      	ldr	r3, [r3, #16]
 8004d22:	4a09      	ldr	r2, [pc, #36]	; (8004d48 <FLASH_Program_Word+0x40>)
 8004d24:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004d28:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8004d2a:	4b07      	ldr	r3, [pc, #28]	; (8004d48 <FLASH_Program_Word+0x40>)
 8004d2c:	691b      	ldr	r3, [r3, #16]
 8004d2e:	4a06      	ldr	r2, [pc, #24]	; (8004d48 <FLASH_Program_Word+0x40>)
 8004d30:	f043 0301 	orr.w	r3, r3, #1
 8004d34:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	683a      	ldr	r2, [r7, #0]
 8004d3a:	601a      	str	r2, [r3, #0]
}
 8004d3c:	bf00      	nop
 8004d3e:	370c      	adds	r7, #12
 8004d40:	46bd      	mov	sp, r7
 8004d42:	bc80      	pop	{r7}
 8004d44:	4770      	bx	lr
 8004d46:	bf00      	nop
 8004d48:	40023c00 	.word	0x40023c00

08004d4c <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8004d4c:	b480      	push	{r7}
 8004d4e:	b083      	sub	sp, #12
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	6078      	str	r0, [r7, #4]
 8004d54:	460b      	mov	r3, r1
 8004d56:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004d58:	4b0c      	ldr	r3, [pc, #48]	; (8004d8c <FLASH_Program_HalfWord+0x40>)
 8004d5a:	691b      	ldr	r3, [r3, #16]
 8004d5c:	4a0b      	ldr	r2, [pc, #44]	; (8004d8c <FLASH_Program_HalfWord+0x40>)
 8004d5e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d62:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8004d64:	4b09      	ldr	r3, [pc, #36]	; (8004d8c <FLASH_Program_HalfWord+0x40>)
 8004d66:	691b      	ldr	r3, [r3, #16]
 8004d68:	4a08      	ldr	r2, [pc, #32]	; (8004d8c <FLASH_Program_HalfWord+0x40>)
 8004d6a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d6e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8004d70:	4b06      	ldr	r3, [pc, #24]	; (8004d8c <FLASH_Program_HalfWord+0x40>)
 8004d72:	691b      	ldr	r3, [r3, #16]
 8004d74:	4a05      	ldr	r2, [pc, #20]	; (8004d8c <FLASH_Program_HalfWord+0x40>)
 8004d76:	f043 0301 	orr.w	r3, r3, #1
 8004d7a:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	887a      	ldrh	r2, [r7, #2]
 8004d80:	801a      	strh	r2, [r3, #0]
}
 8004d82:	bf00      	nop
 8004d84:	370c      	adds	r7, #12
 8004d86:	46bd      	mov	sp, r7
 8004d88:	bc80      	pop	{r7}
 8004d8a:	4770      	bx	lr
 8004d8c:	40023c00 	.word	0x40023c00

08004d90 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8004d90:	b480      	push	{r7}
 8004d92:	b083      	sub	sp, #12
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	6078      	str	r0, [r7, #4]
 8004d98:	460b      	mov	r3, r1
 8004d9a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004d9c:	4b0b      	ldr	r3, [pc, #44]	; (8004dcc <FLASH_Program_Byte+0x3c>)
 8004d9e:	691b      	ldr	r3, [r3, #16]
 8004da0:	4a0a      	ldr	r2, [pc, #40]	; (8004dcc <FLASH_Program_Byte+0x3c>)
 8004da2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004da6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8004da8:	4b08      	ldr	r3, [pc, #32]	; (8004dcc <FLASH_Program_Byte+0x3c>)
 8004daa:	4a08      	ldr	r2, [pc, #32]	; (8004dcc <FLASH_Program_Byte+0x3c>)
 8004dac:	691b      	ldr	r3, [r3, #16]
 8004dae:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8004db0:	4b06      	ldr	r3, [pc, #24]	; (8004dcc <FLASH_Program_Byte+0x3c>)
 8004db2:	691b      	ldr	r3, [r3, #16]
 8004db4:	4a05      	ldr	r2, [pc, #20]	; (8004dcc <FLASH_Program_Byte+0x3c>)
 8004db6:	f043 0301 	orr.w	r3, r3, #1
 8004dba:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	78fa      	ldrb	r2, [r7, #3]
 8004dc0:	701a      	strb	r2, [r3, #0]
}
 8004dc2:	bf00      	nop
 8004dc4:	370c      	adds	r7, #12
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	bc80      	pop	{r7}
 8004dca:	4770      	bx	lr
 8004dcc:	40023c00 	.word	0x40023c00

08004dd0 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8004dd0:	b480      	push	{r7}
 8004dd2:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8004dd4:	4b27      	ldr	r3, [pc, #156]	; (8004e74 <FLASH_SetErrorCode+0xa4>)
 8004dd6:	68db      	ldr	r3, [r3, #12]
 8004dd8:	f003 0310 	and.w	r3, r3, #16
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d008      	beq.n	8004df2 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8004de0:	4b25      	ldr	r3, [pc, #148]	; (8004e78 <FLASH_SetErrorCode+0xa8>)
 8004de2:	69db      	ldr	r3, [r3, #28]
 8004de4:	f043 0308 	orr.w	r3, r3, #8
 8004de8:	4a23      	ldr	r2, [pc, #140]	; (8004e78 <FLASH_SetErrorCode+0xa8>)
 8004dea:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8004dec:	4b21      	ldr	r3, [pc, #132]	; (8004e74 <FLASH_SetErrorCode+0xa4>)
 8004dee:	2210      	movs	r2, #16
 8004df0:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8004df2:	4b20      	ldr	r3, [pc, #128]	; (8004e74 <FLASH_SetErrorCode+0xa4>)
 8004df4:	68db      	ldr	r3, [r3, #12]
 8004df6:	f003 0320 	and.w	r3, r3, #32
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d008      	beq.n	8004e10 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8004dfe:	4b1e      	ldr	r3, [pc, #120]	; (8004e78 <FLASH_SetErrorCode+0xa8>)
 8004e00:	69db      	ldr	r3, [r3, #28]
 8004e02:	f043 0304 	orr.w	r3, r3, #4
 8004e06:	4a1c      	ldr	r2, [pc, #112]	; (8004e78 <FLASH_SetErrorCode+0xa8>)
 8004e08:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8004e0a:	4b1a      	ldr	r3, [pc, #104]	; (8004e74 <FLASH_SetErrorCode+0xa4>)
 8004e0c:	2220      	movs	r2, #32
 8004e0e:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8004e10:	4b18      	ldr	r3, [pc, #96]	; (8004e74 <FLASH_SetErrorCode+0xa4>)
 8004e12:	68db      	ldr	r3, [r3, #12]
 8004e14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d008      	beq.n	8004e2e <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8004e1c:	4b16      	ldr	r3, [pc, #88]	; (8004e78 <FLASH_SetErrorCode+0xa8>)
 8004e1e:	69db      	ldr	r3, [r3, #28]
 8004e20:	f043 0302 	orr.w	r3, r3, #2
 8004e24:	4a14      	ldr	r2, [pc, #80]	; (8004e78 <FLASH_SetErrorCode+0xa8>)
 8004e26:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8004e28:	4b12      	ldr	r3, [pc, #72]	; (8004e74 <FLASH_SetErrorCode+0xa4>)
 8004e2a:	2240      	movs	r2, #64	; 0x40
 8004e2c:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8004e2e:	4b11      	ldr	r3, [pc, #68]	; (8004e74 <FLASH_SetErrorCode+0xa4>)
 8004e30:	68db      	ldr	r3, [r3, #12]
 8004e32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d008      	beq.n	8004e4c <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8004e3a:	4b0f      	ldr	r3, [pc, #60]	; (8004e78 <FLASH_SetErrorCode+0xa8>)
 8004e3c:	69db      	ldr	r3, [r3, #28]
 8004e3e:	f043 0301 	orr.w	r3, r3, #1
 8004e42:	4a0d      	ldr	r2, [pc, #52]	; (8004e78 <FLASH_SetErrorCode+0xa8>)
 8004e44:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8004e46:	4b0b      	ldr	r3, [pc, #44]	; (8004e74 <FLASH_SetErrorCode+0xa4>)
 8004e48:	2280      	movs	r2, #128	; 0x80
 8004e4a:	60da      	str	r2, [r3, #12]
  }
    
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8004e4c:	4b09      	ldr	r3, [pc, #36]	; (8004e74 <FLASH_SetErrorCode+0xa4>)
 8004e4e:	68db      	ldr	r3, [r3, #12]
 8004e50:	f003 0302 	and.w	r3, r3, #2
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d008      	beq.n	8004e6a <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8004e58:	4b07      	ldr	r3, [pc, #28]	; (8004e78 <FLASH_SetErrorCode+0xa8>)
 8004e5a:	69db      	ldr	r3, [r3, #28]
 8004e5c:	f043 0310 	orr.w	r3, r3, #16
 8004e60:	4a05      	ldr	r2, [pc, #20]	; (8004e78 <FLASH_SetErrorCode+0xa8>)
 8004e62:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8004e64:	4b03      	ldr	r3, [pc, #12]	; (8004e74 <FLASH_SetErrorCode+0xa4>)
 8004e66:	2202      	movs	r2, #2
 8004e68:	60da      	str	r2, [r3, #12]
  }
}
 8004e6a:	bf00      	nop
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	bc80      	pop	{r7}
 8004e70:	4770      	bx	lr
 8004e72:	bf00      	nop
 8004e74:	40023c00 	.word	0x40023c00
 8004e78:	20001058 	.word	0x20001058

08004e7c <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8004e7c:	b580      	push	{r7, lr}
 8004e7e:	b084      	sub	sp, #16
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	6078      	str	r0, [r7, #4]
 8004e84:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004e86:	2301      	movs	r3, #1
 8004e88:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 8004e8a:	2300      	movs	r3, #0
 8004e8c:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8004e8e:	4b31      	ldr	r3, [pc, #196]	; (8004f54 <HAL_FLASHEx_Erase+0xd8>)
 8004e90:	7e1b      	ldrb	r3, [r3, #24]
 8004e92:	2b01      	cmp	r3, #1
 8004e94:	d101      	bne.n	8004e9a <HAL_FLASHEx_Erase+0x1e>
 8004e96:	2302      	movs	r3, #2
 8004e98:	e058      	b.n	8004f4c <HAL_FLASHEx_Erase+0xd0>
 8004e9a:	4b2e      	ldr	r3, [pc, #184]	; (8004f54 <HAL_FLASHEx_Erase+0xd8>)
 8004e9c:	2201      	movs	r2, #1
 8004e9e:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004ea0:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004ea4:	f7ff febe 	bl	8004c24 <FLASH_WaitForLastOperation>
 8004ea8:	4603      	mov	r3, r0
 8004eaa:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8004eac:	7bfb      	ldrb	r3, [r7, #15]
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d148      	bne.n	8004f44 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8004eb2:	683b      	ldr	r3, [r7, #0]
 8004eb4:	f04f 32ff 	mov.w	r2, #4294967295
 8004eb8:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	2b01      	cmp	r3, #1
 8004ec0:	d115      	bne.n	8004eee <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	691b      	ldr	r3, [r3, #16]
 8004ec6:	b2da      	uxtb	r2, r3
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	685b      	ldr	r3, [r3, #4]
 8004ecc:	4619      	mov	r1, r3
 8004ece:	4610      	mov	r0, r2
 8004ed0:	f000 f8da 	bl	8005088 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004ed4:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004ed8:	f7ff fea4 	bl	8004c24 <FLASH_WaitForLastOperation>
 8004edc:	4603      	mov	r3, r0
 8004ede:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8004ee0:	4b1d      	ldr	r3, [pc, #116]	; (8004f58 <HAL_FLASHEx_Erase+0xdc>)
 8004ee2:	691b      	ldr	r3, [r3, #16]
 8004ee4:	4a1c      	ldr	r2, [pc, #112]	; (8004f58 <HAL_FLASHEx_Erase+0xdc>)
 8004ee6:	f023 0304 	bic.w	r3, r3, #4
 8004eea:	6113      	str	r3, [r2, #16]
 8004eec:	e028      	b.n	8004f40 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	689b      	ldr	r3, [r3, #8]
 8004ef2:	60bb      	str	r3, [r7, #8]
 8004ef4:	e01c      	b.n	8004f30 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	691b      	ldr	r3, [r3, #16]
 8004efa:	b2db      	uxtb	r3, r3
 8004efc:	4619      	mov	r1, r3
 8004efe:	68b8      	ldr	r0, [r7, #8]
 8004f00:	f000 f82c 	bl	8004f5c <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004f04:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004f08:	f7ff fe8c 	bl	8004c24 <FLASH_WaitForLastOperation>
 8004f0c:	4603      	mov	r3, r0
 8004f0e:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8004f10:	4b11      	ldr	r3, [pc, #68]	; (8004f58 <HAL_FLASHEx_Erase+0xdc>)
 8004f12:	691b      	ldr	r3, [r3, #16]
 8004f14:	4a10      	ldr	r2, [pc, #64]	; (8004f58 <HAL_FLASHEx_Erase+0xdc>)
 8004f16:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 8004f1a:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 8004f1c:	7bfb      	ldrb	r3, [r7, #15]
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d003      	beq.n	8004f2a <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8004f22:	683b      	ldr	r3, [r7, #0]
 8004f24:	68ba      	ldr	r2, [r7, #8]
 8004f26:	601a      	str	r2, [r3, #0]
          break;
 8004f28:	e00a      	b.n	8004f40 <HAL_FLASHEx_Erase+0xc4>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8004f2a:	68bb      	ldr	r3, [r7, #8]
 8004f2c:	3301      	adds	r3, #1
 8004f2e:	60bb      	str	r3, [r7, #8]
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	68da      	ldr	r2, [r3, #12]
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	689b      	ldr	r3, [r3, #8]
 8004f38:	4413      	add	r3, r2
 8004f3a:	68ba      	ldr	r2, [r7, #8]
 8004f3c:	429a      	cmp	r2, r3
 8004f3e:	d3da      	bcc.n	8004ef6 <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();    
 8004f40:	f000 f85e 	bl	8005000 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8004f44:	4b03      	ldr	r3, [pc, #12]	; (8004f54 <HAL_FLASHEx_Erase+0xd8>)
 8004f46:	2200      	movs	r2, #0
 8004f48:	761a      	strb	r2, [r3, #24]

  return status;
 8004f4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f4c:	4618      	mov	r0, r3
 8004f4e:	3710      	adds	r7, #16
 8004f50:	46bd      	mov	sp, r7
 8004f52:	bd80      	pop	{r7, pc}
 8004f54:	20001058 	.word	0x20001058
 8004f58:	40023c00 	.word	0x40023c00

08004f5c <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8004f5c:	b480      	push	{r7}
 8004f5e:	b087      	sub	sp, #28
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	6078      	str	r0, [r7, #4]
 8004f64:	460b      	mov	r3, r1
 8004f66:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8004f68:	2300      	movs	r3, #0
 8004f6a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8004f6c:	78fb      	ldrb	r3, [r7, #3]
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d102      	bne.n	8004f78 <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 8004f72:	2300      	movs	r3, #0
 8004f74:	617b      	str	r3, [r7, #20]
 8004f76:	e010      	b.n	8004f9a <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8004f78:	78fb      	ldrb	r3, [r7, #3]
 8004f7a:	2b01      	cmp	r3, #1
 8004f7c:	d103      	bne.n	8004f86 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8004f7e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004f82:	617b      	str	r3, [r7, #20]
 8004f84:	e009      	b.n	8004f9a <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8004f86:	78fb      	ldrb	r3, [r7, #3]
 8004f88:	2b02      	cmp	r3, #2
 8004f8a:	d103      	bne.n	8004f94 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8004f8c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004f90:	617b      	str	r3, [r7, #20]
 8004f92:	e002      	b.n	8004f9a <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8004f94:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004f98:	617b      	str	r3, [r7, #20]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004f9a:	4b18      	ldr	r3, [pc, #96]	; (8004ffc <FLASH_Erase_Sector+0xa0>)
 8004f9c:	691b      	ldr	r3, [r3, #16]
 8004f9e:	4a17      	ldr	r2, [pc, #92]	; (8004ffc <FLASH_Erase_Sector+0xa0>)
 8004fa0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004fa4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8004fa6:	4b15      	ldr	r3, [pc, #84]	; (8004ffc <FLASH_Erase_Sector+0xa0>)
 8004fa8:	691a      	ldr	r2, [r3, #16]
 8004faa:	4914      	ldr	r1, [pc, #80]	; (8004ffc <FLASH_Erase_Sector+0xa0>)
 8004fac:	697b      	ldr	r3, [r7, #20]
 8004fae:	4313      	orrs	r3, r2
 8004fb0:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8004fb2:	4b12      	ldr	r3, [pc, #72]	; (8004ffc <FLASH_Erase_Sector+0xa0>)
 8004fb4:	691b      	ldr	r3, [r3, #16]
 8004fb6:	4a11      	ldr	r2, [pc, #68]	; (8004ffc <FLASH_Erase_Sector+0xa0>)
 8004fb8:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8004fbc:	6113      	str	r3, [r2, #16]
 8004fbe:	23f8      	movs	r3, #248	; 0xf8
 8004fc0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fc2:	693b      	ldr	r3, [r7, #16]
 8004fc4:	fa93 f3a3 	rbit	r3, r3
 8004fc8:	60fb      	str	r3, [r7, #12]
  return result;
 8004fca:	68fb      	ldr	r3, [r7, #12]
  FLASH->CR |= FLASH_CR_SER | (Sector << POSITION_VAL(FLASH_CR_SNB));
 8004fcc:	fab3 f383 	clz	r3, r3
 8004fd0:	b2db      	uxtb	r3, r3
 8004fd2:	461a      	mov	r2, r3
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	4093      	lsls	r3, r2
 8004fd8:	f043 0202 	orr.w	r2, r3, #2
 8004fdc:	4b07      	ldr	r3, [pc, #28]	; (8004ffc <FLASH_Erase_Sector+0xa0>)
 8004fde:	691b      	ldr	r3, [r3, #16]
 8004fe0:	4906      	ldr	r1, [pc, #24]	; (8004ffc <FLASH_Erase_Sector+0xa0>)
 8004fe2:	4313      	orrs	r3, r2
 8004fe4:	610b      	str	r3, [r1, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8004fe6:	4b05      	ldr	r3, [pc, #20]	; (8004ffc <FLASH_Erase_Sector+0xa0>)
 8004fe8:	691b      	ldr	r3, [r3, #16]
 8004fea:	4a04      	ldr	r2, [pc, #16]	; (8004ffc <FLASH_Erase_Sector+0xa0>)
 8004fec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ff0:	6113      	str	r3, [r2, #16]
}
 8004ff2:	bf00      	nop
 8004ff4:	371c      	adds	r7, #28
 8004ff6:	46bd      	mov	sp, r7
 8004ff8:	bc80      	pop	{r7}
 8004ffa:	4770      	bx	lr
 8004ffc:	40023c00 	.word	0x40023c00

08005000 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8005000:	b480      	push	{r7}
 8005002:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8005004:	4b1f      	ldr	r3, [pc, #124]	; (8005084 <FLASH_FlushCaches+0x84>)
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800500c:	2b00      	cmp	r3, #0
 800500e:	d017      	beq.n	8005040 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8005010:	4b1c      	ldr	r3, [pc, #112]	; (8005084 <FLASH_FlushCaches+0x84>)
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	4a1b      	ldr	r2, [pc, #108]	; (8005084 <FLASH_FlushCaches+0x84>)
 8005016:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800501a:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 800501c:	4b19      	ldr	r3, [pc, #100]	; (8005084 <FLASH_FlushCaches+0x84>)
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	4a18      	ldr	r2, [pc, #96]	; (8005084 <FLASH_FlushCaches+0x84>)
 8005022:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005026:	6013      	str	r3, [r2, #0]
 8005028:	4b16      	ldr	r3, [pc, #88]	; (8005084 <FLASH_FlushCaches+0x84>)
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	4a15      	ldr	r2, [pc, #84]	; (8005084 <FLASH_FlushCaches+0x84>)
 800502e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005032:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005034:	4b13      	ldr	r3, [pc, #76]	; (8005084 <FLASH_FlushCaches+0x84>)
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	4a12      	ldr	r2, [pc, #72]	; (8005084 <FLASH_FlushCaches+0x84>)
 800503a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800503e:	6013      	str	r3, [r2, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8005040:	4b10      	ldr	r3, [pc, #64]	; (8005084 <FLASH_FlushCaches+0x84>)
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005048:	2b00      	cmp	r3, #0
 800504a:	d017      	beq.n	800507c <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 800504c:	4b0d      	ldr	r3, [pc, #52]	; (8005084 <FLASH_FlushCaches+0x84>)
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	4a0c      	ldr	r2, [pc, #48]	; (8005084 <FLASH_FlushCaches+0x84>)
 8005052:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005056:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8005058:	4b0a      	ldr	r3, [pc, #40]	; (8005084 <FLASH_FlushCaches+0x84>)
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	4a09      	ldr	r2, [pc, #36]	; (8005084 <FLASH_FlushCaches+0x84>)
 800505e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005062:	6013      	str	r3, [r2, #0]
 8005064:	4b07      	ldr	r3, [pc, #28]	; (8005084 <FLASH_FlushCaches+0x84>)
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	4a06      	ldr	r2, [pc, #24]	; (8005084 <FLASH_FlushCaches+0x84>)
 800506a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800506e:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8005070:	4b04      	ldr	r3, [pc, #16]	; (8005084 <FLASH_FlushCaches+0x84>)
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	4a03      	ldr	r2, [pc, #12]	; (8005084 <FLASH_FlushCaches+0x84>)
 8005076:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800507a:	6013      	str	r3, [r2, #0]
  }
}
 800507c:	bf00      	nop
 800507e:	46bd      	mov	sp, r7
 8005080:	bc80      	pop	{r7}
 8005082:	4770      	bx	lr
 8005084:	40023c00 	.word	0x40023c00

08005088 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{ 
 8005088:	b480      	push	{r7}
 800508a:	b083      	sub	sp, #12
 800508c:	af00      	add	r7, sp, #0
 800508e:	4603      	mov	r3, r0
 8005090:	6039      	str	r1, [r7, #0]
 8005092:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));
  
  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005094:	4b0c      	ldr	r3, [pc, #48]	; (80050c8 <FLASH_MassErase+0x40>)
 8005096:	691b      	ldr	r3, [r3, #16]
 8005098:	4a0b      	ldr	r2, [pc, #44]	; (80050c8 <FLASH_MassErase+0x40>)
 800509a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800509e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 80050a0:	4b09      	ldr	r3, [pc, #36]	; (80050c8 <FLASH_MassErase+0x40>)
 80050a2:	691b      	ldr	r3, [r3, #16]
 80050a4:	4a08      	ldr	r2, [pc, #32]	; (80050c8 <FLASH_MassErase+0x40>)
 80050a6:	f043 0304 	orr.w	r3, r3, #4
 80050aa:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 80050ac:	4b06      	ldr	r3, [pc, #24]	; (80050c8 <FLASH_MassErase+0x40>)
 80050ae:	691a      	ldr	r2, [r3, #16]
 80050b0:	79fb      	ldrb	r3, [r7, #7]
 80050b2:	021b      	lsls	r3, r3, #8
 80050b4:	4313      	orrs	r3, r2
 80050b6:	4a04      	ldr	r2, [pc, #16]	; (80050c8 <FLASH_MassErase+0x40>)
 80050b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80050bc:	6113      	str	r3, [r2, #16]
}
 80050be:	bf00      	nop
 80050c0:	370c      	adds	r7, #12
 80050c2:	46bd      	mov	sp, r7
 80050c4:	bc80      	pop	{r7}
 80050c6:	4770      	bx	lr
 80050c8:	40023c00 	.word	0x40023c00

080050cc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80050cc:	b480      	push	{r7}
 80050ce:	b087      	sub	sp, #28
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	6078      	str	r0, [r7, #4]
 80050d4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80050d6:	2300      	movs	r3, #0
 80050d8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80050da:	e16f      	b.n	80053bc <HAL_GPIO_Init+0x2f0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80050dc:	683b      	ldr	r3, [r7, #0]
 80050de:	681a      	ldr	r2, [r3, #0]
 80050e0:	2101      	movs	r1, #1
 80050e2:	697b      	ldr	r3, [r7, #20]
 80050e4:	fa01 f303 	lsl.w	r3, r1, r3
 80050e8:	4013      	ands	r3, r2
 80050ea:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	f000 8161 	beq.w	80053b6 <HAL_GPIO_Init+0x2ea>
    {
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80050f4:	683b      	ldr	r3, [r7, #0]
 80050f6:	685b      	ldr	r3, [r3, #4]
 80050f8:	2b01      	cmp	r3, #1
 80050fa:	d00b      	beq.n	8005114 <HAL_GPIO_Init+0x48>
 80050fc:	683b      	ldr	r3, [r7, #0]
 80050fe:	685b      	ldr	r3, [r3, #4]
 8005100:	2b02      	cmp	r3, #2
 8005102:	d007      	beq.n	8005114 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005104:	683b      	ldr	r3, [r7, #0]
 8005106:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005108:	2b11      	cmp	r3, #17
 800510a:	d003      	beq.n	8005114 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800510c:	683b      	ldr	r3, [r7, #0]
 800510e:	685b      	ldr	r3, [r3, #4]
 8005110:	2b12      	cmp	r3, #18
 8005112:	d130      	bne.n	8005176 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	689b      	ldr	r3, [r3, #8]
 8005118:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800511a:	697b      	ldr	r3, [r7, #20]
 800511c:	005b      	lsls	r3, r3, #1
 800511e:	2203      	movs	r2, #3
 8005120:	fa02 f303 	lsl.w	r3, r2, r3
 8005124:	43db      	mvns	r3, r3
 8005126:	693a      	ldr	r2, [r7, #16]
 8005128:	4013      	ands	r3, r2
 800512a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800512c:	683b      	ldr	r3, [r7, #0]
 800512e:	68da      	ldr	r2, [r3, #12]
 8005130:	697b      	ldr	r3, [r7, #20]
 8005132:	005b      	lsls	r3, r3, #1
 8005134:	fa02 f303 	lsl.w	r3, r2, r3
 8005138:	693a      	ldr	r2, [r7, #16]
 800513a:	4313      	orrs	r3, r2
 800513c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	693a      	ldr	r2, [r7, #16]
 8005142:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	685b      	ldr	r3, [r3, #4]
 8005148:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800514a:	2201      	movs	r2, #1
 800514c:	697b      	ldr	r3, [r7, #20]
 800514e:	fa02 f303 	lsl.w	r3, r2, r3
 8005152:	43db      	mvns	r3, r3
 8005154:	693a      	ldr	r2, [r7, #16]
 8005156:	4013      	ands	r3, r2
 8005158:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800515a:	683b      	ldr	r3, [r7, #0]
 800515c:	685b      	ldr	r3, [r3, #4]
 800515e:	091b      	lsrs	r3, r3, #4
 8005160:	f003 0201 	and.w	r2, r3, #1
 8005164:	697b      	ldr	r3, [r7, #20]
 8005166:	fa02 f303 	lsl.w	r3, r2, r3
 800516a:	693a      	ldr	r2, [r7, #16]
 800516c:	4313      	orrs	r3, r2
 800516e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	693a      	ldr	r2, [r7, #16]
 8005174:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	68db      	ldr	r3, [r3, #12]
 800517a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800517c:	697b      	ldr	r3, [r7, #20]
 800517e:	005b      	lsls	r3, r3, #1
 8005180:	2203      	movs	r2, #3
 8005182:	fa02 f303 	lsl.w	r3, r2, r3
 8005186:	43db      	mvns	r3, r3
 8005188:	693a      	ldr	r2, [r7, #16]
 800518a:	4013      	ands	r3, r2
 800518c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800518e:	683b      	ldr	r3, [r7, #0]
 8005190:	689a      	ldr	r2, [r3, #8]
 8005192:	697b      	ldr	r3, [r7, #20]
 8005194:	005b      	lsls	r3, r3, #1
 8005196:	fa02 f303 	lsl.w	r3, r2, r3
 800519a:	693a      	ldr	r2, [r7, #16]
 800519c:	4313      	orrs	r3, r2
 800519e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	693a      	ldr	r2, [r7, #16]
 80051a4:	60da      	str	r2, [r3, #12]

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80051a6:	683b      	ldr	r3, [r7, #0]
 80051a8:	685b      	ldr	r3, [r3, #4]
 80051aa:	2b02      	cmp	r3, #2
 80051ac:	d003      	beq.n	80051b6 <HAL_GPIO_Init+0xea>
 80051ae:	683b      	ldr	r3, [r7, #0]
 80051b0:	685b      	ldr	r3, [r3, #4]
 80051b2:	2b12      	cmp	r3, #18
 80051b4:	d123      	bne.n	80051fe <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80051b6:	697b      	ldr	r3, [r7, #20]
 80051b8:	08da      	lsrs	r2, r3, #3
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	3208      	adds	r2, #8
 80051be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80051c2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80051c4:	697b      	ldr	r3, [r7, #20]
 80051c6:	f003 0307 	and.w	r3, r3, #7
 80051ca:	009b      	lsls	r3, r3, #2
 80051cc:	220f      	movs	r2, #15
 80051ce:	fa02 f303 	lsl.w	r3, r2, r3
 80051d2:	43db      	mvns	r3, r3
 80051d4:	693a      	ldr	r2, [r7, #16]
 80051d6:	4013      	ands	r3, r2
 80051d8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80051da:	683b      	ldr	r3, [r7, #0]
 80051dc:	691a      	ldr	r2, [r3, #16]
 80051de:	697b      	ldr	r3, [r7, #20]
 80051e0:	f003 0307 	and.w	r3, r3, #7
 80051e4:	009b      	lsls	r3, r3, #2
 80051e6:	fa02 f303 	lsl.w	r3, r2, r3
 80051ea:	693a      	ldr	r2, [r7, #16]
 80051ec:	4313      	orrs	r3, r2
 80051ee:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80051f0:	697b      	ldr	r3, [r7, #20]
 80051f2:	08da      	lsrs	r2, r3, #3
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	3208      	adds	r2, #8
 80051f8:	6939      	ldr	r1, [r7, #16]
 80051fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005204:	697b      	ldr	r3, [r7, #20]
 8005206:	005b      	lsls	r3, r3, #1
 8005208:	2203      	movs	r2, #3
 800520a:	fa02 f303 	lsl.w	r3, r2, r3
 800520e:	43db      	mvns	r3, r3
 8005210:	693a      	ldr	r2, [r7, #16]
 8005212:	4013      	ands	r3, r2
 8005214:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005216:	683b      	ldr	r3, [r7, #0]
 8005218:	685b      	ldr	r3, [r3, #4]
 800521a:	f003 0203 	and.w	r2, r3, #3
 800521e:	697b      	ldr	r3, [r7, #20]
 8005220:	005b      	lsls	r3, r3, #1
 8005222:	fa02 f303 	lsl.w	r3, r2, r3
 8005226:	693a      	ldr	r2, [r7, #16]
 8005228:	4313      	orrs	r3, r2
 800522a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	693a      	ldr	r2, [r7, #16]
 8005230:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005232:	683b      	ldr	r3, [r7, #0]
 8005234:	685b      	ldr	r3, [r3, #4]
 8005236:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800523a:	2b00      	cmp	r3, #0
 800523c:	f000 80bb 	beq.w	80053b6 <HAL_GPIO_Init+0x2ea>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005240:	2300      	movs	r3, #0
 8005242:	60bb      	str	r3, [r7, #8]
 8005244:	4b64      	ldr	r3, [pc, #400]	; (80053d8 <HAL_GPIO_Init+0x30c>)
 8005246:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005248:	4a63      	ldr	r2, [pc, #396]	; (80053d8 <HAL_GPIO_Init+0x30c>)
 800524a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800524e:	6453      	str	r3, [r2, #68]	; 0x44
 8005250:	4b61      	ldr	r3, [pc, #388]	; (80053d8 <HAL_GPIO_Init+0x30c>)
 8005252:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005254:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005258:	60bb      	str	r3, [r7, #8]
 800525a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800525c:	4a5f      	ldr	r2, [pc, #380]	; (80053dc <HAL_GPIO_Init+0x310>)
 800525e:	697b      	ldr	r3, [r7, #20]
 8005260:	089b      	lsrs	r3, r3, #2
 8005262:	3302      	adds	r3, #2
 8005264:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005268:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800526a:	697b      	ldr	r3, [r7, #20]
 800526c:	f003 0303 	and.w	r3, r3, #3
 8005270:	009b      	lsls	r3, r3, #2
 8005272:	220f      	movs	r2, #15
 8005274:	fa02 f303 	lsl.w	r3, r2, r3
 8005278:	43db      	mvns	r3, r3
 800527a:	693a      	ldr	r2, [r7, #16]
 800527c:	4013      	ands	r3, r2
 800527e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	4a57      	ldr	r2, [pc, #348]	; (80053e0 <HAL_GPIO_Init+0x314>)
 8005284:	4293      	cmp	r3, r2
 8005286:	d031      	beq.n	80052ec <HAL_GPIO_Init+0x220>
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	4a56      	ldr	r2, [pc, #344]	; (80053e4 <HAL_GPIO_Init+0x318>)
 800528c:	4293      	cmp	r3, r2
 800528e:	d02b      	beq.n	80052e8 <HAL_GPIO_Init+0x21c>
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	4a55      	ldr	r2, [pc, #340]	; (80053e8 <HAL_GPIO_Init+0x31c>)
 8005294:	4293      	cmp	r3, r2
 8005296:	d025      	beq.n	80052e4 <HAL_GPIO_Init+0x218>
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	4a54      	ldr	r2, [pc, #336]	; (80053ec <HAL_GPIO_Init+0x320>)
 800529c:	4293      	cmp	r3, r2
 800529e:	d01f      	beq.n	80052e0 <HAL_GPIO_Init+0x214>
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	4a53      	ldr	r2, [pc, #332]	; (80053f0 <HAL_GPIO_Init+0x324>)
 80052a4:	4293      	cmp	r3, r2
 80052a6:	d019      	beq.n	80052dc <HAL_GPIO_Init+0x210>
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	4a52      	ldr	r2, [pc, #328]	; (80053f4 <HAL_GPIO_Init+0x328>)
 80052ac:	4293      	cmp	r3, r2
 80052ae:	d013      	beq.n	80052d8 <HAL_GPIO_Init+0x20c>
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	4a51      	ldr	r2, [pc, #324]	; (80053f8 <HAL_GPIO_Init+0x32c>)
 80052b4:	4293      	cmp	r3, r2
 80052b6:	d00d      	beq.n	80052d4 <HAL_GPIO_Init+0x208>
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	4a50      	ldr	r2, [pc, #320]	; (80053fc <HAL_GPIO_Init+0x330>)
 80052bc:	4293      	cmp	r3, r2
 80052be:	d007      	beq.n	80052d0 <HAL_GPIO_Init+0x204>
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	4a4f      	ldr	r2, [pc, #316]	; (8005400 <HAL_GPIO_Init+0x334>)
 80052c4:	4293      	cmp	r3, r2
 80052c6:	d101      	bne.n	80052cc <HAL_GPIO_Init+0x200>
 80052c8:	2308      	movs	r3, #8
 80052ca:	e010      	b.n	80052ee <HAL_GPIO_Init+0x222>
 80052cc:	2309      	movs	r3, #9
 80052ce:	e00e      	b.n	80052ee <HAL_GPIO_Init+0x222>
 80052d0:	2307      	movs	r3, #7
 80052d2:	e00c      	b.n	80052ee <HAL_GPIO_Init+0x222>
 80052d4:	2306      	movs	r3, #6
 80052d6:	e00a      	b.n	80052ee <HAL_GPIO_Init+0x222>
 80052d8:	2305      	movs	r3, #5
 80052da:	e008      	b.n	80052ee <HAL_GPIO_Init+0x222>
 80052dc:	2304      	movs	r3, #4
 80052de:	e006      	b.n	80052ee <HAL_GPIO_Init+0x222>
 80052e0:	2303      	movs	r3, #3
 80052e2:	e004      	b.n	80052ee <HAL_GPIO_Init+0x222>
 80052e4:	2302      	movs	r3, #2
 80052e6:	e002      	b.n	80052ee <HAL_GPIO_Init+0x222>
 80052e8:	2301      	movs	r3, #1
 80052ea:	e000      	b.n	80052ee <HAL_GPIO_Init+0x222>
 80052ec:	2300      	movs	r3, #0
 80052ee:	697a      	ldr	r2, [r7, #20]
 80052f0:	f002 0203 	and.w	r2, r2, #3
 80052f4:	0092      	lsls	r2, r2, #2
 80052f6:	4093      	lsls	r3, r2
 80052f8:	461a      	mov	r2, r3
 80052fa:	693b      	ldr	r3, [r7, #16]
 80052fc:	4313      	orrs	r3, r2
 80052fe:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005300:	4936      	ldr	r1, [pc, #216]	; (80053dc <HAL_GPIO_Init+0x310>)
 8005302:	697b      	ldr	r3, [r7, #20]
 8005304:	089b      	lsrs	r3, r3, #2
 8005306:	3302      	adds	r3, #2
 8005308:	693a      	ldr	r2, [r7, #16]
 800530a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800530e:	4b3d      	ldr	r3, [pc, #244]	; (8005404 <HAL_GPIO_Init+0x338>)
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	43db      	mvns	r3, r3
 8005318:	693a      	ldr	r2, [r7, #16]
 800531a:	4013      	ands	r3, r2
 800531c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800531e:	683b      	ldr	r3, [r7, #0]
 8005320:	685b      	ldr	r3, [r3, #4]
 8005322:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005326:	2b00      	cmp	r3, #0
 8005328:	d003      	beq.n	8005332 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800532a:	693a      	ldr	r2, [r7, #16]
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	4313      	orrs	r3, r2
 8005330:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8005332:	4a34      	ldr	r2, [pc, #208]	; (8005404 <HAL_GPIO_Init+0x338>)
 8005334:	693b      	ldr	r3, [r7, #16]
 8005336:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8005338:	4b32      	ldr	r3, [pc, #200]	; (8005404 <HAL_GPIO_Init+0x338>)
 800533a:	685b      	ldr	r3, [r3, #4]
 800533c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	43db      	mvns	r3, r3
 8005342:	693a      	ldr	r2, [r7, #16]
 8005344:	4013      	ands	r3, r2
 8005346:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005348:	683b      	ldr	r3, [r7, #0]
 800534a:	685b      	ldr	r3, [r3, #4]
 800534c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005350:	2b00      	cmp	r3, #0
 8005352:	d003      	beq.n	800535c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8005354:	693a      	ldr	r2, [r7, #16]
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	4313      	orrs	r3, r2
 800535a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800535c:	4a29      	ldr	r2, [pc, #164]	; (8005404 <HAL_GPIO_Init+0x338>)
 800535e:	693b      	ldr	r3, [r7, #16]
 8005360:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005362:	4b28      	ldr	r3, [pc, #160]	; (8005404 <HAL_GPIO_Init+0x338>)
 8005364:	689b      	ldr	r3, [r3, #8]
 8005366:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	43db      	mvns	r3, r3
 800536c:	693a      	ldr	r2, [r7, #16]
 800536e:	4013      	ands	r3, r2
 8005370:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005372:	683b      	ldr	r3, [r7, #0]
 8005374:	685b      	ldr	r3, [r3, #4]
 8005376:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800537a:	2b00      	cmp	r3, #0
 800537c:	d003      	beq.n	8005386 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800537e:	693a      	ldr	r2, [r7, #16]
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	4313      	orrs	r3, r2
 8005384:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8005386:	4a1f      	ldr	r2, [pc, #124]	; (8005404 <HAL_GPIO_Init+0x338>)
 8005388:	693b      	ldr	r3, [r7, #16]
 800538a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800538c:	4b1d      	ldr	r3, [pc, #116]	; (8005404 <HAL_GPIO_Init+0x338>)
 800538e:	68db      	ldr	r3, [r3, #12]
 8005390:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	43db      	mvns	r3, r3
 8005396:	693a      	ldr	r2, [r7, #16]
 8005398:	4013      	ands	r3, r2
 800539a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800539c:	683b      	ldr	r3, [r7, #0]
 800539e:	685b      	ldr	r3, [r3, #4]
 80053a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d003      	beq.n	80053b0 <HAL_GPIO_Init+0x2e4>
        {
          temp |= iocurrent;
 80053a8:	693a      	ldr	r2, [r7, #16]
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	4313      	orrs	r3, r2
 80053ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80053b0:	4a14      	ldr	r2, [pc, #80]	; (8005404 <HAL_GPIO_Init+0x338>)
 80053b2:	693b      	ldr	r3, [r7, #16]
 80053b4:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80053b6:	697b      	ldr	r3, [r7, #20]
 80053b8:	3301      	adds	r3, #1
 80053ba:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80053bc:	683b      	ldr	r3, [r7, #0]
 80053be:	681a      	ldr	r2, [r3, #0]
 80053c0:	697b      	ldr	r3, [r7, #20]
 80053c2:	fa22 f303 	lsr.w	r3, r2, r3
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	f47f ae88 	bne.w	80050dc <HAL_GPIO_Init+0x10>
  }
}
 80053cc:	bf00      	nop
 80053ce:	bf00      	nop
 80053d0:	371c      	adds	r7, #28
 80053d2:	46bd      	mov	sp, r7
 80053d4:	bc80      	pop	{r7}
 80053d6:	4770      	bx	lr
 80053d8:	40023800 	.word	0x40023800
 80053dc:	40013800 	.word	0x40013800
 80053e0:	40020000 	.word	0x40020000
 80053e4:	40020400 	.word	0x40020400
 80053e8:	40020800 	.word	0x40020800
 80053ec:	40020c00 	.word	0x40020c00
 80053f0:	40021000 	.word	0x40021000
 80053f4:	40021400 	.word	0x40021400
 80053f8:	40021800 	.word	0x40021800
 80053fc:	40021c00 	.word	0x40021c00
 8005400:	40022000 	.word	0x40022000
 8005404:	40013c00 	.word	0x40013c00

08005408 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005408:	b480      	push	{r7}
 800540a:	b085      	sub	sp, #20
 800540c:	af00      	add	r7, sp, #0
 800540e:	6078      	str	r0, [r7, #4]
 8005410:	460b      	mov	r3, r1
 8005412:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	691a      	ldr	r2, [r3, #16]
 8005418:	887b      	ldrh	r3, [r7, #2]
 800541a:	4013      	ands	r3, r2
 800541c:	2b00      	cmp	r3, #0
 800541e:	d002      	beq.n	8005426 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005420:	2301      	movs	r3, #1
 8005422:	73fb      	strb	r3, [r7, #15]
 8005424:	e001      	b.n	800542a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005426:	2300      	movs	r3, #0
 8005428:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800542a:	7bfb      	ldrb	r3, [r7, #15]
}
 800542c:	4618      	mov	r0, r3
 800542e:	3714      	adds	r7, #20
 8005430:	46bd      	mov	sp, r7
 8005432:	bc80      	pop	{r7}
 8005434:	4770      	bx	lr

08005436 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005436:	b480      	push	{r7}
 8005438:	b083      	sub	sp, #12
 800543a:	af00      	add	r7, sp, #0
 800543c:	6078      	str	r0, [r7, #4]
 800543e:	460b      	mov	r3, r1
 8005440:	807b      	strh	r3, [r7, #2]
 8005442:	4613      	mov	r3, r2
 8005444:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005446:	787b      	ldrb	r3, [r7, #1]
 8005448:	2b00      	cmp	r3, #0
 800544a:	d003      	beq.n	8005454 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800544c:	887a      	ldrh	r2, [r7, #2]
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005452:	e003      	b.n	800545c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005454:	887b      	ldrh	r3, [r7, #2]
 8005456:	041a      	lsls	r2, r3, #16
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	619a      	str	r2, [r3, #24]
}
 800545c:	bf00      	nop
 800545e:	370c      	adds	r7, #12
 8005460:	46bd      	mov	sp, r7
 8005462:	bc80      	pop	{r7}
 8005464:	4770      	bx	lr

08005466 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..I) to select the GPIO peripheral. 
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005466:	b480      	push	{r7}
 8005468:	b085      	sub	sp, #20
 800546a:	af00      	add	r7, sp, #0
 800546c:	6078      	str	r0, [r7, #4]
 800546e:	460b      	mov	r3, r1
 8005470:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	695b      	ldr	r3, [r3, #20]
 8005476:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005478:	887a      	ldrh	r2, [r7, #2]
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	4013      	ands	r3, r2
 800547e:	041a      	lsls	r2, r3, #16
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	43d9      	mvns	r1, r3
 8005484:	887b      	ldrh	r3, [r7, #2]
 8005486:	400b      	ands	r3, r1
 8005488:	431a      	orrs	r2, r3
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	619a      	str	r2, [r3, #24]
}
 800548e:	bf00      	nop
 8005490:	3714      	adds	r7, #20
 8005492:	46bd      	mov	sp, r7
 8005494:	bc80      	pop	{r7}
 8005496:	4770      	bx	lr

08005498 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005498:	b580      	push	{r7, lr}
 800549a:	b082      	sub	sp, #8
 800549c:	af00      	add	r7, sp, #0
 800549e:	4603      	mov	r3, r0
 80054a0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80054a2:	4b08      	ldr	r3, [pc, #32]	; (80054c4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80054a4:	695a      	ldr	r2, [r3, #20]
 80054a6:	88fb      	ldrh	r3, [r7, #6]
 80054a8:	4013      	ands	r3, r2
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d006      	beq.n	80054bc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80054ae:	4a05      	ldr	r2, [pc, #20]	; (80054c4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80054b0:	88fb      	ldrh	r3, [r7, #6]
 80054b2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80054b4:	88fb      	ldrh	r3, [r7, #6]
 80054b6:	4618      	mov	r0, r3
 80054b8:	f7fb fd90 	bl	8000fdc <HAL_GPIO_EXTI_Callback>
  }
}
 80054bc:	bf00      	nop
 80054be:	3708      	adds	r7, #8
 80054c0:	46bd      	mov	sp, r7
 80054c2:	bd80      	pop	{r7, pc}
 80054c4:	40013c00 	.word	0x40013c00

080054c8 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80054c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80054ca:	b08f      	sub	sp, #60	; 0x3c
 80054cc:	af0a      	add	r7, sp, #40	; 0x28
 80054ce:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d101      	bne.n	80054da <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80054d6:	2301      	movs	r3, #1
 80054d8:	e10f      	b.n	80056fa <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 80054e6:	b2db      	uxtb	r3, r3
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d106      	bne.n	80054fa <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	2200      	movs	r2, #0
 80054f0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80054f4:	6878      	ldr	r0, [r7, #4]
 80054f6:	f008 febf 	bl	800e278 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	2203      	movs	r2, #3
 80054fe:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8005502:	68bb      	ldr	r3, [r7, #8]
 8005504:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005506:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800550a:	2b00      	cmp	r3, #0
 800550c:	d102      	bne.n	8005514 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	2200      	movs	r2, #0
 8005512:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	4618      	mov	r0, r3
 800551a:	f005 f861 	bl	800a5e0 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	603b      	str	r3, [r7, #0]
 8005524:	687e      	ldr	r6, [r7, #4]
 8005526:	466d      	mov	r5, sp
 8005528:	f106 0410 	add.w	r4, r6, #16
 800552c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800552e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005530:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005532:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005534:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005538:	e885 0003 	stmia.w	r5, {r0, r1}
 800553c:	1d33      	adds	r3, r6, #4
 800553e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005540:	6838      	ldr	r0, [r7, #0]
 8005542:	f004 ff43 	bl	800a3cc <USB_CoreInit>
 8005546:	4603      	mov	r3, r0
 8005548:	2b00      	cmp	r3, #0
 800554a:	d005      	beq.n	8005558 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	2202      	movs	r2, #2
 8005550:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8005554:	2301      	movs	r3, #1
 8005556:	e0d0      	b.n	80056fa <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	2100      	movs	r1, #0
 800555e:	4618      	mov	r0, r3
 8005560:	f005 f84e 	bl	800a600 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005564:	2300      	movs	r3, #0
 8005566:	73fb      	strb	r3, [r7, #15]
 8005568:	e04a      	b.n	8005600 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800556a:	7bfa      	ldrb	r2, [r7, #15]
 800556c:	6879      	ldr	r1, [r7, #4]
 800556e:	4613      	mov	r3, r2
 8005570:	00db      	lsls	r3, r3, #3
 8005572:	1a9b      	subs	r3, r3, r2
 8005574:	009b      	lsls	r3, r3, #2
 8005576:	440b      	add	r3, r1
 8005578:	333d      	adds	r3, #61	; 0x3d
 800557a:	2201      	movs	r2, #1
 800557c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800557e:	7bfa      	ldrb	r2, [r7, #15]
 8005580:	6879      	ldr	r1, [r7, #4]
 8005582:	4613      	mov	r3, r2
 8005584:	00db      	lsls	r3, r3, #3
 8005586:	1a9b      	subs	r3, r3, r2
 8005588:	009b      	lsls	r3, r3, #2
 800558a:	440b      	add	r3, r1
 800558c:	333c      	adds	r3, #60	; 0x3c
 800558e:	7bfa      	ldrb	r2, [r7, #15]
 8005590:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005592:	7bfa      	ldrb	r2, [r7, #15]
 8005594:	7bfb      	ldrb	r3, [r7, #15]
 8005596:	b298      	uxth	r0, r3
 8005598:	6879      	ldr	r1, [r7, #4]
 800559a:	4613      	mov	r3, r2
 800559c:	00db      	lsls	r3, r3, #3
 800559e:	1a9b      	subs	r3, r3, r2
 80055a0:	009b      	lsls	r3, r3, #2
 80055a2:	440b      	add	r3, r1
 80055a4:	3342      	adds	r3, #66	; 0x42
 80055a6:	4602      	mov	r2, r0
 80055a8:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80055aa:	7bfa      	ldrb	r2, [r7, #15]
 80055ac:	6879      	ldr	r1, [r7, #4]
 80055ae:	4613      	mov	r3, r2
 80055b0:	00db      	lsls	r3, r3, #3
 80055b2:	1a9b      	subs	r3, r3, r2
 80055b4:	009b      	lsls	r3, r3, #2
 80055b6:	440b      	add	r3, r1
 80055b8:	333f      	adds	r3, #63	; 0x3f
 80055ba:	2200      	movs	r2, #0
 80055bc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80055be:	7bfa      	ldrb	r2, [r7, #15]
 80055c0:	6879      	ldr	r1, [r7, #4]
 80055c2:	4613      	mov	r3, r2
 80055c4:	00db      	lsls	r3, r3, #3
 80055c6:	1a9b      	subs	r3, r3, r2
 80055c8:	009b      	lsls	r3, r3, #2
 80055ca:	440b      	add	r3, r1
 80055cc:	3344      	adds	r3, #68	; 0x44
 80055ce:	2200      	movs	r2, #0
 80055d0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80055d2:	7bfa      	ldrb	r2, [r7, #15]
 80055d4:	6879      	ldr	r1, [r7, #4]
 80055d6:	4613      	mov	r3, r2
 80055d8:	00db      	lsls	r3, r3, #3
 80055da:	1a9b      	subs	r3, r3, r2
 80055dc:	009b      	lsls	r3, r3, #2
 80055de:	440b      	add	r3, r1
 80055e0:	3348      	adds	r3, #72	; 0x48
 80055e2:	2200      	movs	r2, #0
 80055e4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80055e6:	7bfa      	ldrb	r2, [r7, #15]
 80055e8:	6879      	ldr	r1, [r7, #4]
 80055ea:	4613      	mov	r3, r2
 80055ec:	00db      	lsls	r3, r3, #3
 80055ee:	1a9b      	subs	r3, r3, r2
 80055f0:	009b      	lsls	r3, r3, #2
 80055f2:	440b      	add	r3, r1
 80055f4:	3350      	adds	r3, #80	; 0x50
 80055f6:	2200      	movs	r2, #0
 80055f8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80055fa:	7bfb      	ldrb	r3, [r7, #15]
 80055fc:	3301      	adds	r3, #1
 80055fe:	73fb      	strb	r3, [r7, #15]
 8005600:	7bfa      	ldrb	r2, [r7, #15]
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	685b      	ldr	r3, [r3, #4]
 8005606:	429a      	cmp	r2, r3
 8005608:	d3af      	bcc.n	800556a <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800560a:	2300      	movs	r3, #0
 800560c:	73fb      	strb	r3, [r7, #15]
 800560e:	e044      	b.n	800569a <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005610:	7bfa      	ldrb	r2, [r7, #15]
 8005612:	6879      	ldr	r1, [r7, #4]
 8005614:	4613      	mov	r3, r2
 8005616:	00db      	lsls	r3, r3, #3
 8005618:	1a9b      	subs	r3, r3, r2
 800561a:	009b      	lsls	r3, r3, #2
 800561c:	440b      	add	r3, r1
 800561e:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8005622:	2200      	movs	r2, #0
 8005624:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005626:	7bfa      	ldrb	r2, [r7, #15]
 8005628:	6879      	ldr	r1, [r7, #4]
 800562a:	4613      	mov	r3, r2
 800562c:	00db      	lsls	r3, r3, #3
 800562e:	1a9b      	subs	r3, r3, r2
 8005630:	009b      	lsls	r3, r3, #2
 8005632:	440b      	add	r3, r1
 8005634:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8005638:	7bfa      	ldrb	r2, [r7, #15]
 800563a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800563c:	7bfa      	ldrb	r2, [r7, #15]
 800563e:	6879      	ldr	r1, [r7, #4]
 8005640:	4613      	mov	r3, r2
 8005642:	00db      	lsls	r3, r3, #3
 8005644:	1a9b      	subs	r3, r3, r2
 8005646:	009b      	lsls	r3, r3, #2
 8005648:	440b      	add	r3, r1
 800564a:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800564e:	2200      	movs	r2, #0
 8005650:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005652:	7bfa      	ldrb	r2, [r7, #15]
 8005654:	6879      	ldr	r1, [r7, #4]
 8005656:	4613      	mov	r3, r2
 8005658:	00db      	lsls	r3, r3, #3
 800565a:	1a9b      	subs	r3, r3, r2
 800565c:	009b      	lsls	r3, r3, #2
 800565e:	440b      	add	r3, r1
 8005660:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8005664:	2200      	movs	r2, #0
 8005666:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005668:	7bfa      	ldrb	r2, [r7, #15]
 800566a:	6879      	ldr	r1, [r7, #4]
 800566c:	4613      	mov	r3, r2
 800566e:	00db      	lsls	r3, r3, #3
 8005670:	1a9b      	subs	r3, r3, r2
 8005672:	009b      	lsls	r3, r3, #2
 8005674:	440b      	add	r3, r1
 8005676:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800567a:	2200      	movs	r2, #0
 800567c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800567e:	7bfa      	ldrb	r2, [r7, #15]
 8005680:	6879      	ldr	r1, [r7, #4]
 8005682:	4613      	mov	r3, r2
 8005684:	00db      	lsls	r3, r3, #3
 8005686:	1a9b      	subs	r3, r3, r2
 8005688:	009b      	lsls	r3, r3, #2
 800568a:	440b      	add	r3, r1
 800568c:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8005690:	2200      	movs	r2, #0
 8005692:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005694:	7bfb      	ldrb	r3, [r7, #15]
 8005696:	3301      	adds	r3, #1
 8005698:	73fb      	strb	r3, [r7, #15]
 800569a:	7bfa      	ldrb	r2, [r7, #15]
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	685b      	ldr	r3, [r3, #4]
 80056a0:	429a      	cmp	r2, r3
 80056a2:	d3b5      	bcc.n	8005610 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	603b      	str	r3, [r7, #0]
 80056aa:	687e      	ldr	r6, [r7, #4]
 80056ac:	466d      	mov	r5, sp
 80056ae:	f106 0410 	add.w	r4, r6, #16
 80056b2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80056b4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80056b6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80056b8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80056ba:	e894 0003 	ldmia.w	r4, {r0, r1}
 80056be:	e885 0003 	stmia.w	r5, {r0, r1}
 80056c2:	1d33      	adds	r3, r6, #4
 80056c4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80056c6:	6838      	ldr	r0, [r7, #0]
 80056c8:	f004 ffc4 	bl	800a654 <USB_DevInit>
 80056cc:	4603      	mov	r3, r0
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d005      	beq.n	80056de <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	2202      	movs	r2, #2
 80056d6:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80056da:	2301      	movs	r3, #1
 80056dc:	e00d      	b.n	80056fa <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	2200      	movs	r2, #0
 80056e2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	2201      	movs	r2, #1
 80056ea:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  (void)USB_DevDisconnect(hpcd->Instance);
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	4618      	mov	r0, r3
 80056f4:	f005 fffd 	bl	800b6f2 <USB_DevDisconnect>

  return HAL_OK;
 80056f8:	2300      	movs	r3, #0
}
 80056fa:	4618      	mov	r0, r3
 80056fc:	3714      	adds	r7, #20
 80056fe:	46bd      	mov	sp, r7
 8005700:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005702 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8005702:	b580      	push	{r7, lr}
 8005704:	b082      	sub	sp, #8
 8005706:	af00      	add	r7, sp, #0
 8005708:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8005710:	2b01      	cmp	r3, #1
 8005712:	d101      	bne.n	8005718 <HAL_PCD_Start+0x16>
 8005714:	2302      	movs	r3, #2
 8005716:	e012      	b.n	800573e <HAL_PCD_Start+0x3c>
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2201      	movs	r2, #1
 800571c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  __HAL_PCD_ENABLE(hpcd);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	4618      	mov	r0, r3
 8005726:	f004 ff4b 	bl	800a5c0 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	4618      	mov	r0, r3
 8005730:	f005 ffbf 	bl	800b6b2 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	2200      	movs	r2, #0
 8005738:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800573c:	2300      	movs	r3, #0
}
 800573e:	4618      	mov	r0, r3
 8005740:	3708      	adds	r7, #8
 8005742:	46bd      	mov	sp, r7
 8005744:	bd80      	pop	{r7, pc}

08005746 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8005746:	b590      	push	{r4, r7, lr}
 8005748:	b08d      	sub	sp, #52	; 0x34
 800574a:	af00      	add	r7, sp, #0
 800574c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005754:	6a3b      	ldr	r3, [r7, #32]
 8005756:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	4618      	mov	r0, r3
 800575e:	f006 f876 	bl	800b84e <USB_GetMode>
 8005762:	4603      	mov	r3, r0
 8005764:	2b00      	cmp	r3, #0
 8005766:	f040 838f 	bne.w	8005e88 <HAL_PCD_IRQHandler+0x742>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	4618      	mov	r0, r3
 8005770:	f005 ffdf 	bl	800b732 <USB_ReadInterrupts>
 8005774:	4603      	mov	r3, r0
 8005776:	2b00      	cmp	r3, #0
 8005778:	f000 8385 	beq.w	8005e86 <HAL_PCD_IRQHandler+0x740>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	4618      	mov	r0, r3
 8005782:	f005 ffd6 	bl	800b732 <USB_ReadInterrupts>
 8005786:	4603      	mov	r3, r0
 8005788:	f003 0302 	and.w	r3, r3, #2
 800578c:	2b02      	cmp	r3, #2
 800578e:	d107      	bne.n	80057a0 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	695a      	ldr	r2, [r3, #20]
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	f002 0202 	and.w	r2, r2, #2
 800579e:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	4618      	mov	r0, r3
 80057a6:	f005 ffc4 	bl	800b732 <USB_ReadInterrupts>
 80057aa:	4603      	mov	r3, r0
 80057ac:	f003 0310 	and.w	r3, r3, #16
 80057b0:	2b10      	cmp	r3, #16
 80057b2:	d161      	bne.n	8005878 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	699a      	ldr	r2, [r3, #24]
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f022 0210 	bic.w	r2, r2, #16
 80057c2:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 80057c4:	6a3b      	ldr	r3, [r7, #32]
 80057c6:	6a1b      	ldr	r3, [r3, #32]
 80057c8:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 80057ca:	69bb      	ldr	r3, [r7, #24]
 80057cc:	f003 020f 	and.w	r2, r3, #15
 80057d0:	4613      	mov	r3, r2
 80057d2:	00db      	lsls	r3, r3, #3
 80057d4:	1a9b      	subs	r3, r3, r2
 80057d6:	009b      	lsls	r3, r3, #2
 80057d8:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80057dc:	687a      	ldr	r2, [r7, #4]
 80057de:	4413      	add	r3, r2
 80057e0:	3304      	adds	r3, #4
 80057e2:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80057e4:	69bb      	ldr	r3, [r7, #24]
 80057e6:	0c5b      	lsrs	r3, r3, #17
 80057e8:	f003 030f 	and.w	r3, r3, #15
 80057ec:	2b02      	cmp	r3, #2
 80057ee:	d124      	bne.n	800583a <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 80057f0:	69ba      	ldr	r2, [r7, #24]
 80057f2:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80057f6:	4013      	ands	r3, r2
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d035      	beq.n	8005868 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80057fc:	697b      	ldr	r3, [r7, #20]
 80057fe:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8005800:	69bb      	ldr	r3, [r7, #24]
 8005802:	091b      	lsrs	r3, r3, #4
 8005804:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005806:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800580a:	b29b      	uxth	r3, r3
 800580c:	461a      	mov	r2, r3
 800580e:	6a38      	ldr	r0, [r7, #32]
 8005810:	f005 fe30 	bl	800b474 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005814:	697b      	ldr	r3, [r7, #20]
 8005816:	68da      	ldr	r2, [r3, #12]
 8005818:	69bb      	ldr	r3, [r7, #24]
 800581a:	091b      	lsrs	r3, r3, #4
 800581c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005820:	441a      	add	r2, r3
 8005822:	697b      	ldr	r3, [r7, #20]
 8005824:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005826:	697b      	ldr	r3, [r7, #20]
 8005828:	699a      	ldr	r2, [r3, #24]
 800582a:	69bb      	ldr	r3, [r7, #24]
 800582c:	091b      	lsrs	r3, r3, #4
 800582e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005832:	441a      	add	r2, r3
 8005834:	697b      	ldr	r3, [r7, #20]
 8005836:	619a      	str	r2, [r3, #24]
 8005838:	e016      	b.n	8005868 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 800583a:	69bb      	ldr	r3, [r7, #24]
 800583c:	0c5b      	lsrs	r3, r3, #17
 800583e:	f003 030f 	and.w	r3, r3, #15
 8005842:	2b06      	cmp	r3, #6
 8005844:	d110      	bne.n	8005868 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800584c:	2208      	movs	r2, #8
 800584e:	4619      	mov	r1, r3
 8005850:	6a38      	ldr	r0, [r7, #32]
 8005852:	f005 fe0f 	bl	800b474 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005856:	697b      	ldr	r3, [r7, #20]
 8005858:	699a      	ldr	r2, [r3, #24]
 800585a:	69bb      	ldr	r3, [r7, #24]
 800585c:	091b      	lsrs	r3, r3, #4
 800585e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005862:	441a      	add	r2, r3
 8005864:	697b      	ldr	r3, [r7, #20]
 8005866:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	699a      	ldr	r2, [r3, #24]
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	f042 0210 	orr.w	r2, r2, #16
 8005876:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	4618      	mov	r0, r3
 800587e:	f005 ff58 	bl	800b732 <USB_ReadInterrupts>
 8005882:	4603      	mov	r3, r0
 8005884:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005888:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800588c:	d16e      	bne.n	800596c <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 800588e:	2300      	movs	r3, #0
 8005890:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	4618      	mov	r0, r3
 8005898:	f005 ff5d 	bl	800b756 <USB_ReadDevAllOutEpInterrupt>
 800589c:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 800589e:	e062      	b.n	8005966 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 80058a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058a2:	f003 0301 	and.w	r3, r3, #1
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d057      	beq.n	800595a <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80058b0:	b2d2      	uxtb	r2, r2
 80058b2:	4611      	mov	r1, r2
 80058b4:	4618      	mov	r0, r3
 80058b6:	f005 ff80 	bl	800b7ba <USB_ReadDevOutEPInterrupt>
 80058ba:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80058bc:	693b      	ldr	r3, [r7, #16]
 80058be:	f003 0301 	and.w	r3, r3, #1
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d00c      	beq.n	80058e0 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80058c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058c8:	015a      	lsls	r2, r3, #5
 80058ca:	69fb      	ldr	r3, [r7, #28]
 80058cc:	4413      	add	r3, r2
 80058ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80058d2:	461a      	mov	r2, r3
 80058d4:	2301      	movs	r3, #1
 80058d6:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80058d8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80058da:	6878      	ldr	r0, [r7, #4]
 80058dc:	f000 fda2 	bl	8006424 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80058e0:	693b      	ldr	r3, [r7, #16]
 80058e2:	f003 0308 	and.w	r3, r3, #8
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d00c      	beq.n	8005904 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80058ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058ec:	015a      	lsls	r2, r3, #5
 80058ee:	69fb      	ldr	r3, [r7, #28]
 80058f0:	4413      	add	r3, r2
 80058f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80058f6:	461a      	mov	r2, r3
 80058f8:	2308      	movs	r3, #8
 80058fa:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80058fc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80058fe:	6878      	ldr	r0, [r7, #4]
 8005900:	f000 fe9c 	bl	800663c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8005904:	693b      	ldr	r3, [r7, #16]
 8005906:	f003 0310 	and.w	r3, r3, #16
 800590a:	2b00      	cmp	r3, #0
 800590c:	d008      	beq.n	8005920 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800590e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005910:	015a      	lsls	r2, r3, #5
 8005912:	69fb      	ldr	r3, [r7, #28]
 8005914:	4413      	add	r3, r2
 8005916:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800591a:	461a      	mov	r2, r3
 800591c:	2310      	movs	r3, #16
 800591e:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005920:	693b      	ldr	r3, [r7, #16]
 8005922:	f003 0320 	and.w	r3, r3, #32
 8005926:	2b00      	cmp	r3, #0
 8005928:	d008      	beq.n	800593c <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800592a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800592c:	015a      	lsls	r2, r3, #5
 800592e:	69fb      	ldr	r3, [r7, #28]
 8005930:	4413      	add	r3, r2
 8005932:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005936:	461a      	mov	r2, r3
 8005938:	2320      	movs	r3, #32
 800593a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800593c:	693b      	ldr	r3, [r7, #16]
 800593e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005942:	2b00      	cmp	r3, #0
 8005944:	d009      	beq.n	800595a <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8005946:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005948:	015a      	lsls	r2, r3, #5
 800594a:	69fb      	ldr	r3, [r7, #28]
 800594c:	4413      	add	r3, r2
 800594e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005952:	461a      	mov	r2, r3
 8005954:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005958:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800595a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800595c:	3301      	adds	r3, #1
 800595e:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8005960:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005962:	085b      	lsrs	r3, r3, #1
 8005964:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8005966:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005968:	2b00      	cmp	r3, #0
 800596a:	d199      	bne.n	80058a0 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	4618      	mov	r0, r3
 8005972:	f005 fede 	bl	800b732 <USB_ReadInterrupts>
 8005976:	4603      	mov	r3, r0
 8005978:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800597c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005980:	f040 80c0 	bne.w	8005b04 <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	4618      	mov	r0, r3
 800598a:	f005 fefd 	bl	800b788 <USB_ReadDevAllInEpInterrupt>
 800598e:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8005990:	2300      	movs	r3, #0
 8005992:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8005994:	e0b2      	b.n	8005afc <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8005996:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005998:	f003 0301 	and.w	r3, r3, #1
 800599c:	2b00      	cmp	r3, #0
 800599e:	f000 80a7 	beq.w	8005af0 <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80059a8:	b2d2      	uxtb	r2, r2
 80059aa:	4611      	mov	r1, r2
 80059ac:	4618      	mov	r0, r3
 80059ae:	f005 ff21 	bl	800b7f4 <USB_ReadDevInEPInterrupt>
 80059b2:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80059b4:	693b      	ldr	r3, [r7, #16]
 80059b6:	f003 0301 	and.w	r3, r3, #1
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d057      	beq.n	8005a6e <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80059be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059c0:	f003 030f 	and.w	r3, r3, #15
 80059c4:	2201      	movs	r2, #1
 80059c6:	fa02 f303 	lsl.w	r3, r2, r3
 80059ca:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80059cc:	69fb      	ldr	r3, [r7, #28]
 80059ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80059d2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	43db      	mvns	r3, r3
 80059d8:	69f9      	ldr	r1, [r7, #28]
 80059da:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80059de:	4013      	ands	r3, r2
 80059e0:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80059e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059e4:	015a      	lsls	r2, r3, #5
 80059e6:	69fb      	ldr	r3, [r7, #28]
 80059e8:	4413      	add	r3, r2
 80059ea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80059ee:	461a      	mov	r2, r3
 80059f0:	2301      	movs	r3, #1
 80059f2:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	691b      	ldr	r3, [r3, #16]
 80059f8:	2b01      	cmp	r3, #1
 80059fa:	d132      	bne.n	8005a62 <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80059fc:	6879      	ldr	r1, [r7, #4]
 80059fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a00:	4613      	mov	r3, r2
 8005a02:	00db      	lsls	r3, r3, #3
 8005a04:	1a9b      	subs	r3, r3, r2
 8005a06:	009b      	lsls	r3, r3, #2
 8005a08:	440b      	add	r3, r1
 8005a0a:	3348      	adds	r3, #72	; 0x48
 8005a0c:	6819      	ldr	r1, [r3, #0]
 8005a0e:	6878      	ldr	r0, [r7, #4]
 8005a10:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a12:	4613      	mov	r3, r2
 8005a14:	00db      	lsls	r3, r3, #3
 8005a16:	1a9b      	subs	r3, r3, r2
 8005a18:	009b      	lsls	r3, r3, #2
 8005a1a:	4403      	add	r3, r0
 8005a1c:	3344      	adds	r3, #68	; 0x44
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	4419      	add	r1, r3
 8005a22:	6878      	ldr	r0, [r7, #4]
 8005a24:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a26:	4613      	mov	r3, r2
 8005a28:	00db      	lsls	r3, r3, #3
 8005a2a:	1a9b      	subs	r3, r3, r2
 8005a2c:	009b      	lsls	r3, r3, #2
 8005a2e:	4403      	add	r3, r0
 8005a30:	3348      	adds	r3, #72	; 0x48
 8005a32:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8005a34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d113      	bne.n	8005a62 <HAL_PCD_IRQHandler+0x31c>
 8005a3a:	6879      	ldr	r1, [r7, #4]
 8005a3c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a3e:	4613      	mov	r3, r2
 8005a40:	00db      	lsls	r3, r3, #3
 8005a42:	1a9b      	subs	r3, r3, r2
 8005a44:	009b      	lsls	r3, r3, #2
 8005a46:	440b      	add	r3, r1
 8005a48:	3350      	adds	r3, #80	; 0x50
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d108      	bne.n	8005a62 <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	6818      	ldr	r0, [r3, #0]
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8005a5a:	461a      	mov	r2, r3
 8005a5c:	2101      	movs	r1, #1
 8005a5e:	f005 ff25 	bl	800b8ac <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8005a62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a64:	b2db      	uxtb	r3, r3
 8005a66:	4619      	mov	r1, r3
 8005a68:	6878      	ldr	r0, [r7, #4]
 8005a6a:	f008 fc94 	bl	800e396 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8005a6e:	693b      	ldr	r3, [r7, #16]
 8005a70:	f003 0308 	and.w	r3, r3, #8
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d008      	beq.n	8005a8a <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8005a78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a7a:	015a      	lsls	r2, r3, #5
 8005a7c:	69fb      	ldr	r3, [r7, #28]
 8005a7e:	4413      	add	r3, r2
 8005a80:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a84:	461a      	mov	r2, r3
 8005a86:	2308      	movs	r3, #8
 8005a88:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8005a8a:	693b      	ldr	r3, [r7, #16]
 8005a8c:	f003 0310 	and.w	r3, r3, #16
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d008      	beq.n	8005aa6 <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8005a94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a96:	015a      	lsls	r2, r3, #5
 8005a98:	69fb      	ldr	r3, [r7, #28]
 8005a9a:	4413      	add	r3, r2
 8005a9c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005aa0:	461a      	mov	r2, r3
 8005aa2:	2310      	movs	r3, #16
 8005aa4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8005aa6:	693b      	ldr	r3, [r7, #16]
 8005aa8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d008      	beq.n	8005ac2 <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8005ab0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ab2:	015a      	lsls	r2, r3, #5
 8005ab4:	69fb      	ldr	r3, [r7, #28]
 8005ab6:	4413      	add	r3, r2
 8005ab8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005abc:	461a      	mov	r2, r3
 8005abe:	2340      	movs	r3, #64	; 0x40
 8005ac0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8005ac2:	693b      	ldr	r3, [r7, #16]
 8005ac4:	f003 0302 	and.w	r3, r3, #2
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d008      	beq.n	8005ade <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8005acc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ace:	015a      	lsls	r2, r3, #5
 8005ad0:	69fb      	ldr	r3, [r7, #28]
 8005ad2:	4413      	add	r3, r2
 8005ad4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005ad8:	461a      	mov	r2, r3
 8005ada:	2302      	movs	r3, #2
 8005adc:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8005ade:	693b      	ldr	r3, [r7, #16]
 8005ae0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d003      	beq.n	8005af0 <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8005ae8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005aea:	6878      	ldr	r0, [r7, #4]
 8005aec:	f000 fc0c 	bl	8006308 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8005af0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005af2:	3301      	adds	r3, #1
 8005af4:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8005af6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005af8:	085b      	lsrs	r3, r3, #1
 8005afa:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8005afc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	f47f af49 	bne.w	8005996 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	4618      	mov	r0, r3
 8005b0a:	f005 fe12 	bl	800b732 <USB_ReadInterrupts>
 8005b0e:	4603      	mov	r3, r0
 8005b10:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005b14:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005b18:	d114      	bne.n	8005b44 <HAL_PCD_IRQHandler+0x3fe>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005b1a:	69fb      	ldr	r3, [r7, #28]
 8005b1c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b20:	685b      	ldr	r3, [r3, #4]
 8005b22:	69fa      	ldr	r2, [r7, #28]
 8005b24:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005b28:	f023 0301 	bic.w	r3, r3, #1
 8005b2c:	6053      	str	r3, [r2, #4]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResumeCallback(hpcd);
#else
      HAL_PCD_ResumeCallback(hpcd);
 8005b2e:	6878      	ldr	r0, [r7, #4]
 8005b30:	f008 fca8 	bl	800e484 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	695a      	ldr	r2, [r3, #20]
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8005b42:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	4618      	mov	r0, r3
 8005b4a:	f005 fdf2 	bl	800b732 <USB_ReadInterrupts>
 8005b4e:	4603      	mov	r3, r0
 8005b50:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005b54:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005b58:	d112      	bne.n	8005b80 <HAL_PCD_IRQHandler+0x43a>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8005b5a:	69fb      	ldr	r3, [r7, #28]
 8005b5c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b60:	689b      	ldr	r3, [r3, #8]
 8005b62:	f003 0301 	and.w	r3, r3, #1
 8005b66:	2b01      	cmp	r3, #1
 8005b68:	d102      	bne.n	8005b70 <HAL_PCD_IRQHandler+0x42a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8005b6a:	6878      	ldr	r0, [r7, #4]
 8005b6c:	f008 fc64 	bl	800e438 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	695a      	ldr	r2, [r3, #20]
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8005b7e:	615a      	str	r2, [r3, #20]
    }
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	4618      	mov	r0, r3
 8005b86:	f005 fdd4 	bl	800b732 <USB_ReadInterrupts>
 8005b8a:	4603      	mov	r3, r0
 8005b8c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005b90:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b94:	f040 80c7 	bne.w	8005d26 <HAL_PCD_IRQHandler+0x5e0>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005b98:	69fb      	ldr	r3, [r7, #28]
 8005b9a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b9e:	685b      	ldr	r3, [r3, #4]
 8005ba0:	69fa      	ldr	r2, [r7, #28]
 8005ba2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005ba6:	f023 0301 	bic.w	r3, r3, #1
 8005baa:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	2110      	movs	r1, #16
 8005bb2:	4618      	mov	r0, r3
 8005bb4:	f004 feb2 	bl	800a91c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005bb8:	2300      	movs	r3, #0
 8005bba:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005bbc:	e056      	b.n	8005c6c <HAL_PCD_IRQHandler+0x526>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8005bbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bc0:	015a      	lsls	r2, r3, #5
 8005bc2:	69fb      	ldr	r3, [r7, #28]
 8005bc4:	4413      	add	r3, r2
 8005bc6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005bca:	461a      	mov	r2, r3
 8005bcc:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005bd0:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005bd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bd4:	015a      	lsls	r2, r3, #5
 8005bd6:	69fb      	ldr	r3, [r7, #28]
 8005bd8:	4413      	add	r3, r2
 8005bda:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005be2:	0151      	lsls	r1, r2, #5
 8005be4:	69fa      	ldr	r2, [r7, #28]
 8005be6:	440a      	add	r2, r1
 8005be8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005bec:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005bf0:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8005bf2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bf4:	015a      	lsls	r2, r3, #5
 8005bf6:	69fb      	ldr	r3, [r7, #28]
 8005bf8:	4413      	add	r3, r2
 8005bfa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005c02:	0151      	lsls	r1, r2, #5
 8005c04:	69fa      	ldr	r2, [r7, #28]
 8005c06:	440a      	add	r2, r1
 8005c08:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005c0c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005c10:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8005c12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c14:	015a      	lsls	r2, r3, #5
 8005c16:	69fb      	ldr	r3, [r7, #28]
 8005c18:	4413      	add	r3, r2
 8005c1a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c1e:	461a      	mov	r2, r3
 8005c20:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005c24:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005c26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c28:	015a      	lsls	r2, r3, #5
 8005c2a:	69fb      	ldr	r3, [r7, #28]
 8005c2c:	4413      	add	r3, r2
 8005c2e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005c36:	0151      	lsls	r1, r2, #5
 8005c38:	69fa      	ldr	r2, [r7, #28]
 8005c3a:	440a      	add	r2, r1
 8005c3c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005c40:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005c44:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005c46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c48:	015a      	lsls	r2, r3, #5
 8005c4a:	69fb      	ldr	r3, [r7, #28]
 8005c4c:	4413      	add	r3, r2
 8005c4e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005c56:	0151      	lsls	r1, r2, #5
 8005c58:	69fa      	ldr	r2, [r7, #28]
 8005c5a:	440a      	add	r2, r1
 8005c5c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005c60:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005c64:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005c66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c68:	3301      	adds	r3, #1
 8005c6a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	685b      	ldr	r3, [r3, #4]
 8005c70:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005c72:	429a      	cmp	r2, r3
 8005c74:	d3a3      	bcc.n	8005bbe <HAL_PCD_IRQHandler+0x478>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8005c76:	69fb      	ldr	r3, [r7, #28]
 8005c78:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c7c:	69db      	ldr	r3, [r3, #28]
 8005c7e:	69fa      	ldr	r2, [r7, #28]
 8005c80:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005c84:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8005c88:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d016      	beq.n	8005cc0 <HAL_PCD_IRQHandler+0x57a>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8005c92:	69fb      	ldr	r3, [r7, #28]
 8005c94:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c98:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005c9c:	69fa      	ldr	r2, [r7, #28]
 8005c9e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005ca2:	f043 030b 	orr.w	r3, r3, #11
 8005ca6:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8005caa:	69fb      	ldr	r3, [r7, #28]
 8005cac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005cb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005cb2:	69fa      	ldr	r2, [r7, #28]
 8005cb4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005cb8:	f043 030b 	orr.w	r3, r3, #11
 8005cbc:	6453      	str	r3, [r2, #68]	; 0x44
 8005cbe:	e015      	b.n	8005cec <HAL_PCD_IRQHandler+0x5a6>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8005cc0:	69fb      	ldr	r3, [r7, #28]
 8005cc2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005cc6:	695b      	ldr	r3, [r3, #20]
 8005cc8:	69fa      	ldr	r2, [r7, #28]
 8005cca:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005cce:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005cd2:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8005cd6:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8005cd8:	69fb      	ldr	r3, [r7, #28]
 8005cda:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005cde:	691b      	ldr	r3, [r3, #16]
 8005ce0:	69fa      	ldr	r2, [r7, #28]
 8005ce2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005ce6:	f043 030b 	orr.w	r3, r3, #11
 8005cea:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8005cec:	69fb      	ldr	r3, [r7, #28]
 8005cee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	69fa      	ldr	r2, [r7, #28]
 8005cf6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005cfa:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8005cfe:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	6818      	ldr	r0, [r3, #0]
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	691b      	ldr	r3, [r3, #16]
 8005d08:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005d10:	461a      	mov	r2, r3
 8005d12:	f005 fdcb 	bl	800b8ac <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	695a      	ldr	r2, [r3, #20]
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8005d24:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	4618      	mov	r0, r3
 8005d2c:	f005 fd01 	bl	800b732 <USB_ReadInterrupts>
 8005d30:	4603      	mov	r3, r0
 8005d32:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005d36:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005d3a:	d124      	bne.n	8005d86 <HAL_PCD_IRQHandler+0x640>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	4618      	mov	r0, r3
 8005d42:	f005 fd91 	bl	800b868 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	4618      	mov	r0, r3
 8005d4c:	f004 fe42 	bl	800a9d4 <USB_GetDevSpeed>
 8005d50:	4603      	mov	r3, r0
 8005d52:	461a      	mov	r2, r3
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681c      	ldr	r4, [r3, #0]
 8005d5c:	f001 f928 	bl	8006fb0 <HAL_RCC_GetHCLKFreq>
 8005d60:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005d66:	b2db      	uxtb	r3, r3
 8005d68:	461a      	mov	r2, r3
 8005d6a:	4620      	mov	r0, r4
 8005d6c:	f004 fb86 	bl	800a47c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8005d70:	6878      	ldr	r0, [r7, #4]
 8005d72:	f008 fb38 	bl	800e3e6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	695a      	ldr	r2, [r3, #20]
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8005d84:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	4618      	mov	r0, r3
 8005d8c:	f005 fcd1 	bl	800b732 <USB_ReadInterrupts>
 8005d90:	4603      	mov	r3, r0
 8005d92:	f003 0308 	and.w	r3, r3, #8
 8005d96:	2b08      	cmp	r3, #8
 8005d98:	d10a      	bne.n	8005db0 <HAL_PCD_IRQHandler+0x66a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8005d9a:	6878      	ldr	r0, [r7, #4]
 8005d9c:	f008 fb15 	bl	800e3ca <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	695a      	ldr	r2, [r3, #20]
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	f002 0208 	and.w	r2, r2, #8
 8005dae:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	4618      	mov	r0, r3
 8005db6:	f005 fcbc 	bl	800b732 <USB_ReadInterrupts>
 8005dba:	4603      	mov	r3, r0
 8005dbc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005dc0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005dc4:	d10f      	bne.n	8005de6 <HAL_PCD_IRQHandler+0x6a0>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8005dc6:	2300      	movs	r3, #0
 8005dc8:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8005dca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dcc:	b2db      	uxtb	r3, r3
 8005dce:	4619      	mov	r1, r3
 8005dd0:	6878      	ldr	r0, [r7, #4]
 8005dd2:	f008 fb77 	bl	800e4c4 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	695a      	ldr	r2, [r3, #20]
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8005de4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	4618      	mov	r0, r3
 8005dec:	f005 fca1 	bl	800b732 <USB_ReadInterrupts>
 8005df0:	4603      	mov	r3, r0
 8005df2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005df6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005dfa:	d10f      	bne.n	8005e1c <HAL_PCD_IRQHandler+0x6d6>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8005dfc:	2300      	movs	r3, #0
 8005dfe:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8005e00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e02:	b2db      	uxtb	r3, r3
 8005e04:	4619      	mov	r1, r3
 8005e06:	6878      	ldr	r0, [r7, #4]
 8005e08:	f008 fb4a 	bl	800e4a0 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	695a      	ldr	r2, [r3, #20]
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8005e1a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	4618      	mov	r0, r3
 8005e22:	f005 fc86 	bl	800b732 <USB_ReadInterrupts>
 8005e26:	4603      	mov	r3, r0
 8005e28:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005e2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e30:	d10a      	bne.n	8005e48 <HAL_PCD_IRQHandler+0x702>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8005e32:	6878      	ldr	r0, [r7, #4]
 8005e34:	f008 fb58 	bl	800e4e8 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	695a      	ldr	r2, [r3, #20]
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8005e46:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	4618      	mov	r0, r3
 8005e4e:	f005 fc70 	bl	800b732 <USB_ReadInterrupts>
 8005e52:	4603      	mov	r3, r0
 8005e54:	f003 0304 	and.w	r3, r3, #4
 8005e58:	2b04      	cmp	r3, #4
 8005e5a:	d115      	bne.n	8005e88 <HAL_PCD_IRQHandler+0x742>
    {
      temp = hpcd->Instance->GOTGINT;
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	685b      	ldr	r3, [r3, #4]
 8005e62:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8005e64:	69bb      	ldr	r3, [r7, #24]
 8005e66:	f003 0304 	and.w	r3, r3, #4
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d002      	beq.n	8005e74 <HAL_PCD_IRQHandler+0x72e>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8005e6e:	6878      	ldr	r0, [r7, #4]
 8005e70:	f008 fb48 	bl	800e504 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	6859      	ldr	r1, [r3, #4]
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	69ba      	ldr	r2, [r7, #24]
 8005e80:	430a      	orrs	r2, r1
 8005e82:	605a      	str	r2, [r3, #4]
 8005e84:	e000      	b.n	8005e88 <HAL_PCD_IRQHandler+0x742>
      return;
 8005e86:	bf00      	nop
    }
  }
}
 8005e88:	3734      	adds	r7, #52	; 0x34
 8005e8a:	46bd      	mov	sp, r7
 8005e8c:	bd90      	pop	{r4, r7, pc}

08005e8e <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8005e8e:	b580      	push	{r7, lr}
 8005e90:	b082      	sub	sp, #8
 8005e92:	af00      	add	r7, sp, #0
 8005e94:	6078      	str	r0, [r7, #4]
 8005e96:	460b      	mov	r3, r1
 8005e98:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8005ea0:	2b01      	cmp	r3, #1
 8005ea2:	d101      	bne.n	8005ea8 <HAL_PCD_SetAddress+0x1a>
 8005ea4:	2302      	movs	r3, #2
 8005ea6:	e013      	b.n	8005ed0 <HAL_PCD_SetAddress+0x42>
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2201      	movs	r2, #1
 8005eac:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	78fa      	ldrb	r2, [r7, #3]
 8005eb4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	78fa      	ldrb	r2, [r7, #3]
 8005ebe:	4611      	mov	r1, r2
 8005ec0:	4618      	mov	r0, r3
 8005ec2:	f005 fbd1 	bl	800b668 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	2200      	movs	r2, #0
 8005eca:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8005ece:	2300      	movs	r3, #0
}
 8005ed0:	4618      	mov	r0, r3
 8005ed2:	3708      	adds	r7, #8
 8005ed4:	46bd      	mov	sp, r7
 8005ed6:	bd80      	pop	{r7, pc}

08005ed8 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8005ed8:	b580      	push	{r7, lr}
 8005eda:	b084      	sub	sp, #16
 8005edc:	af00      	add	r7, sp, #0
 8005ede:	6078      	str	r0, [r7, #4]
 8005ee0:	4608      	mov	r0, r1
 8005ee2:	4611      	mov	r1, r2
 8005ee4:	461a      	mov	r2, r3
 8005ee6:	4603      	mov	r3, r0
 8005ee8:	70fb      	strb	r3, [r7, #3]
 8005eea:	460b      	mov	r3, r1
 8005eec:	803b      	strh	r3, [r7, #0]
 8005eee:	4613      	mov	r3, r2
 8005ef0:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8005ef2:	2300      	movs	r3, #0
 8005ef4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005ef6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	da0f      	bge.n	8005f1e <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005efe:	78fb      	ldrb	r3, [r7, #3]
 8005f00:	f003 020f 	and.w	r2, r3, #15
 8005f04:	4613      	mov	r3, r2
 8005f06:	00db      	lsls	r3, r3, #3
 8005f08:	1a9b      	subs	r3, r3, r2
 8005f0a:	009b      	lsls	r3, r3, #2
 8005f0c:	3338      	adds	r3, #56	; 0x38
 8005f0e:	687a      	ldr	r2, [r7, #4]
 8005f10:	4413      	add	r3, r2
 8005f12:	3304      	adds	r3, #4
 8005f14:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	2201      	movs	r2, #1
 8005f1a:	705a      	strb	r2, [r3, #1]
 8005f1c:	e00f      	b.n	8005f3e <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005f1e:	78fb      	ldrb	r3, [r7, #3]
 8005f20:	f003 020f 	and.w	r2, r3, #15
 8005f24:	4613      	mov	r3, r2
 8005f26:	00db      	lsls	r3, r3, #3
 8005f28:	1a9b      	subs	r3, r3, r2
 8005f2a:	009b      	lsls	r3, r3, #2
 8005f2c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8005f30:	687a      	ldr	r2, [r7, #4]
 8005f32:	4413      	add	r3, r2
 8005f34:	3304      	adds	r3, #4
 8005f36:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	2200      	movs	r2, #0
 8005f3c:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8005f3e:	78fb      	ldrb	r3, [r7, #3]
 8005f40:	f003 030f 	and.w	r3, r3, #15
 8005f44:	b2da      	uxtb	r2, r3
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8005f4a:	883a      	ldrh	r2, [r7, #0]
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	78ba      	ldrb	r2, [r7, #2]
 8005f54:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	785b      	ldrb	r3, [r3, #1]
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d004      	beq.n	8005f68 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	781b      	ldrb	r3, [r3, #0]
 8005f62:	b29a      	uxth	r2, r3
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8005f68:	78bb      	ldrb	r3, [r7, #2]
 8005f6a:	2b02      	cmp	r3, #2
 8005f6c:	d102      	bne.n	8005f74 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	2200      	movs	r2, #0
 8005f72:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8005f7a:	2b01      	cmp	r3, #1
 8005f7c:	d101      	bne.n	8005f82 <HAL_PCD_EP_Open+0xaa>
 8005f7e:	2302      	movs	r3, #2
 8005f80:	e00e      	b.n	8005fa0 <HAL_PCD_EP_Open+0xc8>
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	2201      	movs	r2, #1
 8005f86:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	68f9      	ldr	r1, [r7, #12]
 8005f90:	4618      	mov	r0, r3
 8005f92:	f004 fd43 	bl	800aa1c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	2200      	movs	r2, #0
 8005f9a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8005f9e:	7afb      	ldrb	r3, [r7, #11]
}
 8005fa0:	4618      	mov	r0, r3
 8005fa2:	3710      	adds	r7, #16
 8005fa4:	46bd      	mov	sp, r7
 8005fa6:	bd80      	pop	{r7, pc}

08005fa8 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005fa8:	b580      	push	{r7, lr}
 8005faa:	b084      	sub	sp, #16
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	6078      	str	r0, [r7, #4]
 8005fb0:	460b      	mov	r3, r1
 8005fb2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005fb4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	da0f      	bge.n	8005fdc <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005fbc:	78fb      	ldrb	r3, [r7, #3]
 8005fbe:	f003 020f 	and.w	r2, r3, #15
 8005fc2:	4613      	mov	r3, r2
 8005fc4:	00db      	lsls	r3, r3, #3
 8005fc6:	1a9b      	subs	r3, r3, r2
 8005fc8:	009b      	lsls	r3, r3, #2
 8005fca:	3338      	adds	r3, #56	; 0x38
 8005fcc:	687a      	ldr	r2, [r7, #4]
 8005fce:	4413      	add	r3, r2
 8005fd0:	3304      	adds	r3, #4
 8005fd2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	2201      	movs	r2, #1
 8005fd8:	705a      	strb	r2, [r3, #1]
 8005fda:	e00f      	b.n	8005ffc <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005fdc:	78fb      	ldrb	r3, [r7, #3]
 8005fde:	f003 020f 	and.w	r2, r3, #15
 8005fe2:	4613      	mov	r3, r2
 8005fe4:	00db      	lsls	r3, r3, #3
 8005fe6:	1a9b      	subs	r3, r3, r2
 8005fe8:	009b      	lsls	r3, r3, #2
 8005fea:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8005fee:	687a      	ldr	r2, [r7, #4]
 8005ff0:	4413      	add	r3, r2
 8005ff2:	3304      	adds	r3, #4
 8005ff4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	2200      	movs	r2, #0
 8005ffa:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8005ffc:	78fb      	ldrb	r3, [r7, #3]
 8005ffe:	f003 030f 	and.w	r3, r3, #15
 8006002:	b2da      	uxtb	r2, r3
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800600e:	2b01      	cmp	r3, #1
 8006010:	d101      	bne.n	8006016 <HAL_PCD_EP_Close+0x6e>
 8006012:	2302      	movs	r3, #2
 8006014:	e00e      	b.n	8006034 <HAL_PCD_EP_Close+0x8c>
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	2201      	movs	r2, #1
 800601a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	68f9      	ldr	r1, [r7, #12]
 8006024:	4618      	mov	r0, r3
 8006026:	f004 fd7f 	bl	800ab28 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	2200      	movs	r2, #0
 800602e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8006032:	2300      	movs	r3, #0
}
 8006034:	4618      	mov	r0, r3
 8006036:	3710      	adds	r7, #16
 8006038:	46bd      	mov	sp, r7
 800603a:	bd80      	pop	{r7, pc}

0800603c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800603c:	b580      	push	{r7, lr}
 800603e:	b086      	sub	sp, #24
 8006040:	af00      	add	r7, sp, #0
 8006042:	60f8      	str	r0, [r7, #12]
 8006044:	607a      	str	r2, [r7, #4]
 8006046:	603b      	str	r3, [r7, #0]
 8006048:	460b      	mov	r3, r1
 800604a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800604c:	7afb      	ldrb	r3, [r7, #11]
 800604e:	f003 020f 	and.w	r2, r3, #15
 8006052:	4613      	mov	r3, r2
 8006054:	00db      	lsls	r3, r3, #3
 8006056:	1a9b      	subs	r3, r3, r2
 8006058:	009b      	lsls	r3, r3, #2
 800605a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800605e:	68fa      	ldr	r2, [r7, #12]
 8006060:	4413      	add	r3, r2
 8006062:	3304      	adds	r3, #4
 8006064:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006066:	697b      	ldr	r3, [r7, #20]
 8006068:	687a      	ldr	r2, [r7, #4]
 800606a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800606c:	697b      	ldr	r3, [r7, #20]
 800606e:	683a      	ldr	r2, [r7, #0]
 8006070:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8006072:	697b      	ldr	r3, [r7, #20]
 8006074:	2200      	movs	r2, #0
 8006076:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8006078:	697b      	ldr	r3, [r7, #20]
 800607a:	2200      	movs	r2, #0
 800607c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800607e:	7afb      	ldrb	r3, [r7, #11]
 8006080:	f003 030f 	and.w	r3, r3, #15
 8006084:	b2da      	uxtb	r2, r3
 8006086:	697b      	ldr	r3, [r7, #20]
 8006088:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	691b      	ldr	r3, [r3, #16]
 800608e:	2b01      	cmp	r3, #1
 8006090:	d102      	bne.n	8006098 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8006092:	687a      	ldr	r2, [r7, #4]
 8006094:	697b      	ldr	r3, [r7, #20]
 8006096:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006098:	7afb      	ldrb	r3, [r7, #11]
 800609a:	f003 030f 	and.w	r3, r3, #15
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d109      	bne.n	80060b6 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	6818      	ldr	r0, [r3, #0]
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	691b      	ldr	r3, [r3, #16]
 80060aa:	b2db      	uxtb	r3, r3
 80060ac:	461a      	mov	r2, r3
 80060ae:	6979      	ldr	r1, [r7, #20]
 80060b0:	f005 f85a 	bl	800b168 <USB_EP0StartXfer>
 80060b4:	e008      	b.n	80060c8 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	6818      	ldr	r0, [r3, #0]
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	691b      	ldr	r3, [r3, #16]
 80060be:	b2db      	uxtb	r3, r3
 80060c0:	461a      	mov	r2, r3
 80060c2:	6979      	ldr	r1, [r7, #20]
 80060c4:	f004 fe0c 	bl	800ace0 <USB_EPStartXfer>
  }

  return HAL_OK;
 80060c8:	2300      	movs	r3, #0
}
 80060ca:	4618      	mov	r0, r3
 80060cc:	3718      	adds	r7, #24
 80060ce:	46bd      	mov	sp, r7
 80060d0:	bd80      	pop	{r7, pc}

080060d2 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80060d2:	b480      	push	{r7}
 80060d4:	b083      	sub	sp, #12
 80060d6:	af00      	add	r7, sp, #0
 80060d8:	6078      	str	r0, [r7, #4]
 80060da:	460b      	mov	r3, r1
 80060dc:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80060de:	78fb      	ldrb	r3, [r7, #3]
 80060e0:	f003 020f 	and.w	r2, r3, #15
 80060e4:	6879      	ldr	r1, [r7, #4]
 80060e6:	4613      	mov	r3, r2
 80060e8:	00db      	lsls	r3, r3, #3
 80060ea:	1a9b      	subs	r3, r3, r2
 80060ec:	009b      	lsls	r3, r3, #2
 80060ee:	440b      	add	r3, r1
 80060f0:	f503 7305 	add.w	r3, r3, #532	; 0x214
 80060f4:	681b      	ldr	r3, [r3, #0]
}
 80060f6:	4618      	mov	r0, r3
 80060f8:	370c      	adds	r7, #12
 80060fa:	46bd      	mov	sp, r7
 80060fc:	bc80      	pop	{r7}
 80060fe:	4770      	bx	lr

08006100 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006100:	b580      	push	{r7, lr}
 8006102:	b086      	sub	sp, #24
 8006104:	af00      	add	r7, sp, #0
 8006106:	60f8      	str	r0, [r7, #12]
 8006108:	607a      	str	r2, [r7, #4]
 800610a:	603b      	str	r3, [r7, #0]
 800610c:	460b      	mov	r3, r1
 800610e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006110:	7afb      	ldrb	r3, [r7, #11]
 8006112:	f003 020f 	and.w	r2, r3, #15
 8006116:	4613      	mov	r3, r2
 8006118:	00db      	lsls	r3, r3, #3
 800611a:	1a9b      	subs	r3, r3, r2
 800611c:	009b      	lsls	r3, r3, #2
 800611e:	3338      	adds	r3, #56	; 0x38
 8006120:	68fa      	ldr	r2, [r7, #12]
 8006122:	4413      	add	r3, r2
 8006124:	3304      	adds	r3, #4
 8006126:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006128:	697b      	ldr	r3, [r7, #20]
 800612a:	687a      	ldr	r2, [r7, #4]
 800612c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800612e:	697b      	ldr	r3, [r7, #20]
 8006130:	683a      	ldr	r2, [r7, #0]
 8006132:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8006134:	697b      	ldr	r3, [r7, #20]
 8006136:	2200      	movs	r2, #0
 8006138:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 800613a:	697b      	ldr	r3, [r7, #20]
 800613c:	2201      	movs	r2, #1
 800613e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006140:	7afb      	ldrb	r3, [r7, #11]
 8006142:	f003 030f 	and.w	r3, r3, #15
 8006146:	b2da      	uxtb	r2, r3
 8006148:	697b      	ldr	r3, [r7, #20]
 800614a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	691b      	ldr	r3, [r3, #16]
 8006150:	2b01      	cmp	r3, #1
 8006152:	d102      	bne.n	800615a <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8006154:	687a      	ldr	r2, [r7, #4]
 8006156:	697b      	ldr	r3, [r7, #20]
 8006158:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800615a:	7afb      	ldrb	r3, [r7, #11]
 800615c:	f003 030f 	and.w	r3, r3, #15
 8006160:	2b00      	cmp	r3, #0
 8006162:	d109      	bne.n	8006178 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	6818      	ldr	r0, [r3, #0]
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	691b      	ldr	r3, [r3, #16]
 800616c:	b2db      	uxtb	r3, r3
 800616e:	461a      	mov	r2, r3
 8006170:	6979      	ldr	r1, [r7, #20]
 8006172:	f004 fff9 	bl	800b168 <USB_EP0StartXfer>
 8006176:	e008      	b.n	800618a <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	6818      	ldr	r0, [r3, #0]
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	691b      	ldr	r3, [r3, #16]
 8006180:	b2db      	uxtb	r3, r3
 8006182:	461a      	mov	r2, r3
 8006184:	6979      	ldr	r1, [r7, #20]
 8006186:	f004 fdab 	bl	800ace0 <USB_EPStartXfer>
  }

  return HAL_OK;
 800618a:	2300      	movs	r3, #0
}
 800618c:	4618      	mov	r0, r3
 800618e:	3718      	adds	r7, #24
 8006190:	46bd      	mov	sp, r7
 8006192:	bd80      	pop	{r7, pc}

08006194 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006194:	b580      	push	{r7, lr}
 8006196:	b084      	sub	sp, #16
 8006198:	af00      	add	r7, sp, #0
 800619a:	6078      	str	r0, [r7, #4]
 800619c:	460b      	mov	r3, r1
 800619e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80061a0:	78fb      	ldrb	r3, [r7, #3]
 80061a2:	f003 020f 	and.w	r2, r3, #15
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	685b      	ldr	r3, [r3, #4]
 80061aa:	429a      	cmp	r2, r3
 80061ac:	d901      	bls.n	80061b2 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80061ae:	2301      	movs	r3, #1
 80061b0:	e050      	b.n	8006254 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80061b2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	da0f      	bge.n	80061da <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80061ba:	78fb      	ldrb	r3, [r7, #3]
 80061bc:	f003 020f 	and.w	r2, r3, #15
 80061c0:	4613      	mov	r3, r2
 80061c2:	00db      	lsls	r3, r3, #3
 80061c4:	1a9b      	subs	r3, r3, r2
 80061c6:	009b      	lsls	r3, r3, #2
 80061c8:	3338      	adds	r3, #56	; 0x38
 80061ca:	687a      	ldr	r2, [r7, #4]
 80061cc:	4413      	add	r3, r2
 80061ce:	3304      	adds	r3, #4
 80061d0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	2201      	movs	r2, #1
 80061d6:	705a      	strb	r2, [r3, #1]
 80061d8:	e00d      	b.n	80061f6 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80061da:	78fa      	ldrb	r2, [r7, #3]
 80061dc:	4613      	mov	r3, r2
 80061de:	00db      	lsls	r3, r3, #3
 80061e0:	1a9b      	subs	r3, r3, r2
 80061e2:	009b      	lsls	r3, r3, #2
 80061e4:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80061e8:	687a      	ldr	r2, [r7, #4]
 80061ea:	4413      	add	r3, r2
 80061ec:	3304      	adds	r3, #4
 80061ee:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	2200      	movs	r2, #0
 80061f4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	2201      	movs	r2, #1
 80061fa:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80061fc:	78fb      	ldrb	r3, [r7, #3]
 80061fe:	f003 030f 	and.w	r3, r3, #15
 8006202:	b2da      	uxtb	r2, r3
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800620e:	2b01      	cmp	r3, #1
 8006210:	d101      	bne.n	8006216 <HAL_PCD_EP_SetStall+0x82>
 8006212:	2302      	movs	r3, #2
 8006214:	e01e      	b.n	8006254 <HAL_PCD_EP_SetStall+0xc0>
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	2201      	movs	r2, #1
 800621a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	68f9      	ldr	r1, [r7, #12]
 8006224:	4618      	mov	r0, r3
 8006226:	f005 f94d 	bl	800b4c4 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800622a:	78fb      	ldrb	r3, [r7, #3]
 800622c:	f003 030f 	and.w	r3, r3, #15
 8006230:	2b00      	cmp	r3, #0
 8006232:	d10a      	bne.n	800624a <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	6818      	ldr	r0, [r3, #0]
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	691b      	ldr	r3, [r3, #16]
 800623c:	b2d9      	uxtb	r1, r3
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8006244:	461a      	mov	r2, r3
 8006246:	f005 fb31 	bl	800b8ac <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	2200      	movs	r2, #0
 800624e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8006252:	2300      	movs	r3, #0
}
 8006254:	4618      	mov	r0, r3
 8006256:	3710      	adds	r7, #16
 8006258:	46bd      	mov	sp, r7
 800625a:	bd80      	pop	{r7, pc}

0800625c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800625c:	b580      	push	{r7, lr}
 800625e:	b084      	sub	sp, #16
 8006260:	af00      	add	r7, sp, #0
 8006262:	6078      	str	r0, [r7, #4]
 8006264:	460b      	mov	r3, r1
 8006266:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8006268:	78fb      	ldrb	r3, [r7, #3]
 800626a:	f003 020f 	and.w	r2, r3, #15
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	685b      	ldr	r3, [r3, #4]
 8006272:	429a      	cmp	r2, r3
 8006274:	d901      	bls.n	800627a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8006276:	2301      	movs	r3, #1
 8006278:	e042      	b.n	8006300 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800627a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800627e:	2b00      	cmp	r3, #0
 8006280:	da0f      	bge.n	80062a2 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006282:	78fb      	ldrb	r3, [r7, #3]
 8006284:	f003 020f 	and.w	r2, r3, #15
 8006288:	4613      	mov	r3, r2
 800628a:	00db      	lsls	r3, r3, #3
 800628c:	1a9b      	subs	r3, r3, r2
 800628e:	009b      	lsls	r3, r3, #2
 8006290:	3338      	adds	r3, #56	; 0x38
 8006292:	687a      	ldr	r2, [r7, #4]
 8006294:	4413      	add	r3, r2
 8006296:	3304      	adds	r3, #4
 8006298:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	2201      	movs	r2, #1
 800629e:	705a      	strb	r2, [r3, #1]
 80062a0:	e00f      	b.n	80062c2 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80062a2:	78fb      	ldrb	r3, [r7, #3]
 80062a4:	f003 020f 	and.w	r2, r3, #15
 80062a8:	4613      	mov	r3, r2
 80062aa:	00db      	lsls	r3, r3, #3
 80062ac:	1a9b      	subs	r3, r3, r2
 80062ae:	009b      	lsls	r3, r3, #2
 80062b0:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80062b4:	687a      	ldr	r2, [r7, #4]
 80062b6:	4413      	add	r3, r2
 80062b8:	3304      	adds	r3, #4
 80062ba:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	2200      	movs	r2, #0
 80062c0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	2200      	movs	r2, #0
 80062c6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80062c8:	78fb      	ldrb	r3, [r7, #3]
 80062ca:	f003 030f 	and.w	r3, r3, #15
 80062ce:	b2da      	uxtb	r2, r3
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80062da:	2b01      	cmp	r3, #1
 80062dc:	d101      	bne.n	80062e2 <HAL_PCD_EP_ClrStall+0x86>
 80062de:	2302      	movs	r3, #2
 80062e0:	e00e      	b.n	8006300 <HAL_PCD_EP_ClrStall+0xa4>
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	2201      	movs	r2, #1
 80062e6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	68f9      	ldr	r1, [r7, #12]
 80062f0:	4618      	mov	r0, r3
 80062f2:	f005 f954 	bl	800b59e <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	2200      	movs	r2, #0
 80062fa:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80062fe:	2300      	movs	r3, #0
}
 8006300:	4618      	mov	r0, r3
 8006302:	3710      	adds	r7, #16
 8006304:	46bd      	mov	sp, r7
 8006306:	bd80      	pop	{r7, pc}

08006308 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006308:	b580      	push	{r7, lr}
 800630a:	b08a      	sub	sp, #40	; 0x28
 800630c:	af02      	add	r7, sp, #8
 800630e:	6078      	str	r0, [r7, #4]
 8006310:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006318:	697b      	ldr	r3, [r7, #20]
 800631a:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800631c:	683a      	ldr	r2, [r7, #0]
 800631e:	4613      	mov	r3, r2
 8006320:	00db      	lsls	r3, r3, #3
 8006322:	1a9b      	subs	r3, r3, r2
 8006324:	009b      	lsls	r3, r3, #2
 8006326:	3338      	adds	r3, #56	; 0x38
 8006328:	687a      	ldr	r2, [r7, #4]
 800632a:	4413      	add	r3, r2
 800632c:	3304      	adds	r3, #4
 800632e:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	699a      	ldr	r2, [r3, #24]
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	695b      	ldr	r3, [r3, #20]
 8006338:	429a      	cmp	r2, r3
 800633a:	d901      	bls.n	8006340 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800633c:	2301      	movs	r3, #1
 800633e:	e06c      	b.n	800641a <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	695a      	ldr	r2, [r3, #20]
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	699b      	ldr	r3, [r3, #24]
 8006348:	1ad3      	subs	r3, r2, r3
 800634a:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	689b      	ldr	r3, [r3, #8]
 8006350:	69fa      	ldr	r2, [r7, #28]
 8006352:	429a      	cmp	r2, r3
 8006354:	d902      	bls.n	800635c <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	689b      	ldr	r3, [r3, #8]
 800635a:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800635c:	69fb      	ldr	r3, [r7, #28]
 800635e:	3303      	adds	r3, #3
 8006360:	089b      	lsrs	r3, r3, #2
 8006362:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006364:	e02b      	b.n	80063be <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	695a      	ldr	r2, [r3, #20]
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	699b      	ldr	r3, [r3, #24]
 800636e:	1ad3      	subs	r3, r2, r3
 8006370:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	689b      	ldr	r3, [r3, #8]
 8006376:	69fa      	ldr	r2, [r7, #28]
 8006378:	429a      	cmp	r2, r3
 800637a:	d902      	bls.n	8006382 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	689b      	ldr	r3, [r3, #8]
 8006380:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8006382:	69fb      	ldr	r3, [r7, #28]
 8006384:	3303      	adds	r3, #3
 8006386:	089b      	lsrs	r3, r3, #2
 8006388:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	68d9      	ldr	r1, [r3, #12]
 800638e:	683b      	ldr	r3, [r7, #0]
 8006390:	b2da      	uxtb	r2, r3
 8006392:	69fb      	ldr	r3, [r7, #28]
 8006394:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800639a:	b2db      	uxtb	r3, r3
 800639c:	9300      	str	r3, [sp, #0]
 800639e:	4603      	mov	r3, r0
 80063a0:	6978      	ldr	r0, [r7, #20]
 80063a2:	f005 f833 	bl	800b40c <USB_WritePacket>

    ep->xfer_buff  += len;
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	68da      	ldr	r2, [r3, #12]
 80063aa:	69fb      	ldr	r3, [r7, #28]
 80063ac:	441a      	add	r2, r3
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	699a      	ldr	r2, [r3, #24]
 80063b6:	69fb      	ldr	r3, [r7, #28]
 80063b8:	441a      	add	r2, r3
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80063be:	683b      	ldr	r3, [r7, #0]
 80063c0:	015a      	lsls	r2, r3, #5
 80063c2:	693b      	ldr	r3, [r7, #16]
 80063c4:	4413      	add	r3, r2
 80063c6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80063ca:	699b      	ldr	r3, [r3, #24]
 80063cc:	b29b      	uxth	r3, r3
 80063ce:	69ba      	ldr	r2, [r7, #24]
 80063d0:	429a      	cmp	r2, r3
 80063d2:	d809      	bhi.n	80063e8 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	699a      	ldr	r2, [r3, #24]
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80063dc:	429a      	cmp	r2, r3
 80063de:	d203      	bcs.n	80063e8 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	695b      	ldr	r3, [r3, #20]
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d1be      	bne.n	8006366 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	695a      	ldr	r2, [r3, #20]
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	699b      	ldr	r3, [r3, #24]
 80063f0:	429a      	cmp	r2, r3
 80063f2:	d811      	bhi.n	8006418 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80063f4:	683b      	ldr	r3, [r7, #0]
 80063f6:	f003 030f 	and.w	r3, r3, #15
 80063fa:	2201      	movs	r2, #1
 80063fc:	fa02 f303 	lsl.w	r3, r2, r3
 8006400:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006402:	693b      	ldr	r3, [r7, #16]
 8006404:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006408:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800640a:	68bb      	ldr	r3, [r7, #8]
 800640c:	43db      	mvns	r3, r3
 800640e:	6939      	ldr	r1, [r7, #16]
 8006410:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006414:	4013      	ands	r3, r2
 8006416:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8006418:	2300      	movs	r3, #0
}
 800641a:	4618      	mov	r0, r3
 800641c:	3720      	adds	r7, #32
 800641e:	46bd      	mov	sp, r7
 8006420:	bd80      	pop	{r7, pc}
	...

08006424 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006424:	b580      	push	{r7, lr}
 8006426:	b086      	sub	sp, #24
 8006428:	af00      	add	r7, sp, #0
 800642a:	6078      	str	r0, [r7, #4]
 800642c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006434:	697b      	ldr	r3, [r7, #20]
 8006436:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8006438:	697b      	ldr	r3, [r7, #20]
 800643a:	333c      	adds	r3, #60	; 0x3c
 800643c:	3304      	adds	r3, #4
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006442:	683b      	ldr	r3, [r7, #0]
 8006444:	015a      	lsls	r2, r3, #5
 8006446:	693b      	ldr	r3, [r7, #16]
 8006448:	4413      	add	r3, r2
 800644a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800644e:	689b      	ldr	r3, [r3, #8]
 8006450:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	691b      	ldr	r3, [r3, #16]
 8006456:	2b01      	cmp	r3, #1
 8006458:	f040 80a0 	bne.w	800659c <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800645c:	68bb      	ldr	r3, [r7, #8]
 800645e:	f003 0308 	and.w	r3, r3, #8
 8006462:	2b00      	cmp	r3, #0
 8006464:	d015      	beq.n	8006492 <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	4a72      	ldr	r2, [pc, #456]	; (8006634 <PCD_EP_OutXfrComplete_int+0x210>)
 800646a:	4293      	cmp	r3, r2
 800646c:	f240 80dd 	bls.w	800662a <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006470:	68bb      	ldr	r3, [r7, #8]
 8006472:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006476:	2b00      	cmp	r3, #0
 8006478:	f000 80d7 	beq.w	800662a <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800647c:	683b      	ldr	r3, [r7, #0]
 800647e:	015a      	lsls	r2, r3, #5
 8006480:	693b      	ldr	r3, [r7, #16]
 8006482:	4413      	add	r3, r2
 8006484:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006488:	461a      	mov	r2, r3
 800648a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800648e:	6093      	str	r3, [r2, #8]
 8006490:	e0cb      	b.n	800662a <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8006492:	68bb      	ldr	r3, [r7, #8]
 8006494:	f003 0320 	and.w	r3, r3, #32
 8006498:	2b00      	cmp	r3, #0
 800649a:	d009      	beq.n	80064b0 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800649c:	683b      	ldr	r3, [r7, #0]
 800649e:	015a      	lsls	r2, r3, #5
 80064a0:	693b      	ldr	r3, [r7, #16]
 80064a2:	4413      	add	r3, r2
 80064a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80064a8:	461a      	mov	r2, r3
 80064aa:	2320      	movs	r3, #32
 80064ac:	6093      	str	r3, [r2, #8]
 80064ae:	e0bc      	b.n	800662a <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80064b0:	68bb      	ldr	r3, [r7, #8]
 80064b2:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	f040 80b7 	bne.w	800662a <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	4a5d      	ldr	r2, [pc, #372]	; (8006634 <PCD_EP_OutXfrComplete_int+0x210>)
 80064c0:	4293      	cmp	r3, r2
 80064c2:	d90f      	bls.n	80064e4 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80064c4:	68bb      	ldr	r3, [r7, #8]
 80064c6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d00a      	beq.n	80064e4 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80064ce:	683b      	ldr	r3, [r7, #0]
 80064d0:	015a      	lsls	r2, r3, #5
 80064d2:	693b      	ldr	r3, [r7, #16]
 80064d4:	4413      	add	r3, r2
 80064d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80064da:	461a      	mov	r2, r3
 80064dc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80064e0:	6093      	str	r3, [r2, #8]
 80064e2:	e0a2      	b.n	800662a <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 80064e4:	6879      	ldr	r1, [r7, #4]
 80064e6:	683a      	ldr	r2, [r7, #0]
 80064e8:	4613      	mov	r3, r2
 80064ea:	00db      	lsls	r3, r3, #3
 80064ec:	1a9b      	subs	r3, r3, r2
 80064ee:	009b      	lsls	r3, r3, #2
 80064f0:	440b      	add	r3, r1
 80064f2:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80064f6:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80064f8:	683b      	ldr	r3, [r7, #0]
 80064fa:	0159      	lsls	r1, r3, #5
 80064fc:	693b      	ldr	r3, [r7, #16]
 80064fe:	440b      	add	r3, r1
 8006500:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006504:	691b      	ldr	r3, [r3, #16]
 8006506:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 800650a:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 800650c:	6878      	ldr	r0, [r7, #4]
 800650e:	683a      	ldr	r2, [r7, #0]
 8006510:	4613      	mov	r3, r2
 8006512:	00db      	lsls	r3, r3, #3
 8006514:	1a9b      	subs	r3, r3, r2
 8006516:	009b      	lsls	r3, r3, #2
 8006518:	4403      	add	r3, r0
 800651a:	f503 7305 	add.w	r3, r3, #532	; 0x214
 800651e:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8006520:	6879      	ldr	r1, [r7, #4]
 8006522:	683a      	ldr	r2, [r7, #0]
 8006524:	4613      	mov	r3, r2
 8006526:	00db      	lsls	r3, r3, #3
 8006528:	1a9b      	subs	r3, r3, r2
 800652a:	009b      	lsls	r3, r3, #2
 800652c:	440b      	add	r3, r1
 800652e:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8006532:	6819      	ldr	r1, [r3, #0]
 8006534:	6878      	ldr	r0, [r7, #4]
 8006536:	683a      	ldr	r2, [r7, #0]
 8006538:	4613      	mov	r3, r2
 800653a:	00db      	lsls	r3, r3, #3
 800653c:	1a9b      	subs	r3, r3, r2
 800653e:	009b      	lsls	r3, r3, #2
 8006540:	4403      	add	r3, r0
 8006542:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	4419      	add	r1, r3
 800654a:	6878      	ldr	r0, [r7, #4]
 800654c:	683a      	ldr	r2, [r7, #0]
 800654e:	4613      	mov	r3, r2
 8006550:	00db      	lsls	r3, r3, #3
 8006552:	1a9b      	subs	r3, r3, r2
 8006554:	009b      	lsls	r3, r3, #2
 8006556:	4403      	add	r3, r0
 8006558:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800655c:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800655e:	683b      	ldr	r3, [r7, #0]
 8006560:	2b00      	cmp	r3, #0
 8006562:	d114      	bne.n	800658e <PCD_EP_OutXfrComplete_int+0x16a>
 8006564:	6879      	ldr	r1, [r7, #4]
 8006566:	683a      	ldr	r2, [r7, #0]
 8006568:	4613      	mov	r3, r2
 800656a:	00db      	lsls	r3, r3, #3
 800656c:	1a9b      	subs	r3, r3, r2
 800656e:	009b      	lsls	r3, r3, #2
 8006570:	440b      	add	r3, r1
 8006572:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	2b00      	cmp	r3, #0
 800657a:	d108      	bne.n	800658e <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	6818      	ldr	r0, [r3, #0]
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8006586:	461a      	mov	r2, r3
 8006588:	2101      	movs	r1, #1
 800658a:	f005 f98f 	bl	800b8ac <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800658e:	683b      	ldr	r3, [r7, #0]
 8006590:	b2db      	uxtb	r3, r3
 8006592:	4619      	mov	r1, r3
 8006594:	6878      	ldr	r0, [r7, #4]
 8006596:	f007 fee3 	bl	800e360 <HAL_PCD_DataOutStageCallback>
 800659a:	e046      	b.n	800662a <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	4a26      	ldr	r2, [pc, #152]	; (8006638 <PCD_EP_OutXfrComplete_int+0x214>)
 80065a0:	4293      	cmp	r3, r2
 80065a2:	d124      	bne.n	80065ee <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80065a4:	68bb      	ldr	r3, [r7, #8]
 80065a6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d00a      	beq.n	80065c4 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80065ae:	683b      	ldr	r3, [r7, #0]
 80065b0:	015a      	lsls	r2, r3, #5
 80065b2:	693b      	ldr	r3, [r7, #16]
 80065b4:	4413      	add	r3, r2
 80065b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80065ba:	461a      	mov	r2, r3
 80065bc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80065c0:	6093      	str	r3, [r2, #8]
 80065c2:	e032      	b.n	800662a <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80065c4:	68bb      	ldr	r3, [r7, #8]
 80065c6:	f003 0320 	and.w	r3, r3, #32
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d008      	beq.n	80065e0 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80065ce:	683b      	ldr	r3, [r7, #0]
 80065d0:	015a      	lsls	r2, r3, #5
 80065d2:	693b      	ldr	r3, [r7, #16]
 80065d4:	4413      	add	r3, r2
 80065d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80065da:	461a      	mov	r2, r3
 80065dc:	2320      	movs	r3, #32
 80065de:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80065e0:	683b      	ldr	r3, [r7, #0]
 80065e2:	b2db      	uxtb	r3, r3
 80065e4:	4619      	mov	r1, r3
 80065e6:	6878      	ldr	r0, [r7, #4]
 80065e8:	f007 feba 	bl	800e360 <HAL_PCD_DataOutStageCallback>
 80065ec:	e01d      	b.n	800662a <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80065ee:	683b      	ldr	r3, [r7, #0]
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d114      	bne.n	800661e <PCD_EP_OutXfrComplete_int+0x1fa>
 80065f4:	6879      	ldr	r1, [r7, #4]
 80065f6:	683a      	ldr	r2, [r7, #0]
 80065f8:	4613      	mov	r3, r2
 80065fa:	00db      	lsls	r3, r3, #3
 80065fc:	1a9b      	subs	r3, r3, r2
 80065fe:	009b      	lsls	r3, r3, #2
 8006600:	440b      	add	r3, r1
 8006602:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	2b00      	cmp	r3, #0
 800660a:	d108      	bne.n	800661e <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	6818      	ldr	r0, [r3, #0]
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8006616:	461a      	mov	r2, r3
 8006618:	2100      	movs	r1, #0
 800661a:	f005 f947 	bl	800b8ac <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800661e:	683b      	ldr	r3, [r7, #0]
 8006620:	b2db      	uxtb	r3, r3
 8006622:	4619      	mov	r1, r3
 8006624:	6878      	ldr	r0, [r7, #4]
 8006626:	f007 fe9b 	bl	800e360 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800662a:	2300      	movs	r3, #0
}
 800662c:	4618      	mov	r0, r3
 800662e:	3718      	adds	r7, #24
 8006630:	46bd      	mov	sp, r7
 8006632:	bd80      	pop	{r7, pc}
 8006634:	4f54300a 	.word	0x4f54300a
 8006638:	4f54310a 	.word	0x4f54310a

0800663c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800663c:	b580      	push	{r7, lr}
 800663e:	b086      	sub	sp, #24
 8006640:	af00      	add	r7, sp, #0
 8006642:	6078      	str	r0, [r7, #4]
 8006644:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800664c:	697b      	ldr	r3, [r7, #20]
 800664e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8006650:	697b      	ldr	r3, [r7, #20]
 8006652:	333c      	adds	r3, #60	; 0x3c
 8006654:	3304      	adds	r3, #4
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800665a:	683b      	ldr	r3, [r7, #0]
 800665c:	015a      	lsls	r2, r3, #5
 800665e:	693b      	ldr	r3, [r7, #16]
 8006660:	4413      	add	r3, r2
 8006662:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006666:	689b      	ldr	r3, [r3, #8]
 8006668:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	4a15      	ldr	r2, [pc, #84]	; (80066c4 <PCD_EP_OutSetupPacket_int+0x88>)
 800666e:	4293      	cmp	r3, r2
 8006670:	d90e      	bls.n	8006690 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006672:	68bb      	ldr	r3, [r7, #8]
 8006674:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006678:	2b00      	cmp	r3, #0
 800667a:	d009      	beq.n	8006690 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800667c:	683b      	ldr	r3, [r7, #0]
 800667e:	015a      	lsls	r2, r3, #5
 8006680:	693b      	ldr	r3, [r7, #16]
 8006682:	4413      	add	r3, r2
 8006684:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006688:	461a      	mov	r2, r3
 800668a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800668e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8006690:	6878      	ldr	r0, [r7, #4]
 8006692:	f007 fe53 	bl	800e33c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	4a0a      	ldr	r2, [pc, #40]	; (80066c4 <PCD_EP_OutSetupPacket_int+0x88>)
 800669a:	4293      	cmp	r3, r2
 800669c:	d90c      	bls.n	80066b8 <PCD_EP_OutSetupPacket_int+0x7c>
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	691b      	ldr	r3, [r3, #16]
 80066a2:	2b01      	cmp	r3, #1
 80066a4:	d108      	bne.n	80066b8 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	6818      	ldr	r0, [r3, #0]
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80066b0:	461a      	mov	r2, r3
 80066b2:	2101      	movs	r1, #1
 80066b4:	f005 f8fa 	bl	800b8ac <USB_EP0_OutStart>
  }

  return HAL_OK;
 80066b8:	2300      	movs	r3, #0
}
 80066ba:	4618      	mov	r0, r3
 80066bc:	3718      	adds	r7, #24
 80066be:	46bd      	mov	sp, r7
 80066c0:	bd80      	pop	{r7, pc}
 80066c2:	bf00      	nop
 80066c4:	4f54300a 	.word	0x4f54300a

080066c8 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80066c8:	b480      	push	{r7}
 80066ca:	b085      	sub	sp, #20
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	6078      	str	r0, [r7, #4]
 80066d0:	460b      	mov	r3, r1
 80066d2:	70fb      	strb	r3, [r7, #3]
 80066d4:	4613      	mov	r3, r2
 80066d6:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066de:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80066e0:	78fb      	ldrb	r3, [r7, #3]
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d107      	bne.n	80066f6 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80066e6:	883b      	ldrh	r3, [r7, #0]
 80066e8:	0419      	lsls	r1, r3, #16
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	68ba      	ldr	r2, [r7, #8]
 80066f0:	430a      	orrs	r2, r1
 80066f2:	629a      	str	r2, [r3, #40]	; 0x28
 80066f4:	e028      	b.n	8006748 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066fc:	0c1b      	lsrs	r3, r3, #16
 80066fe:	68ba      	ldr	r2, [r7, #8]
 8006700:	4413      	add	r3, r2
 8006702:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006704:	2300      	movs	r3, #0
 8006706:	73fb      	strb	r3, [r7, #15]
 8006708:	e00d      	b.n	8006726 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681a      	ldr	r2, [r3, #0]
 800670e:	7bfb      	ldrb	r3, [r7, #15]
 8006710:	3340      	adds	r3, #64	; 0x40
 8006712:	009b      	lsls	r3, r3, #2
 8006714:	4413      	add	r3, r2
 8006716:	685b      	ldr	r3, [r3, #4]
 8006718:	0c1b      	lsrs	r3, r3, #16
 800671a:	68ba      	ldr	r2, [r7, #8]
 800671c:	4413      	add	r3, r2
 800671e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006720:	7bfb      	ldrb	r3, [r7, #15]
 8006722:	3301      	adds	r3, #1
 8006724:	73fb      	strb	r3, [r7, #15]
 8006726:	7bfa      	ldrb	r2, [r7, #15]
 8006728:	78fb      	ldrb	r3, [r7, #3]
 800672a:	3b01      	subs	r3, #1
 800672c:	429a      	cmp	r2, r3
 800672e:	d3ec      	bcc.n	800670a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8006730:	883b      	ldrh	r3, [r7, #0]
 8006732:	0418      	lsls	r0, r3, #16
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	6819      	ldr	r1, [r3, #0]
 8006738:	78fb      	ldrb	r3, [r7, #3]
 800673a:	3b01      	subs	r3, #1
 800673c:	68ba      	ldr	r2, [r7, #8]
 800673e:	4302      	orrs	r2, r0
 8006740:	3340      	adds	r3, #64	; 0x40
 8006742:	009b      	lsls	r3, r3, #2
 8006744:	440b      	add	r3, r1
 8006746:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8006748:	2300      	movs	r3, #0
}
 800674a:	4618      	mov	r0, r3
 800674c:	3714      	adds	r7, #20
 800674e:	46bd      	mov	sp, r7
 8006750:	bc80      	pop	{r7}
 8006752:	4770      	bx	lr

08006754 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8006754:	b480      	push	{r7}
 8006756:	b083      	sub	sp, #12
 8006758:	af00      	add	r7, sp, #0
 800675a:	6078      	str	r0, [r7, #4]
 800675c:	460b      	mov	r3, r1
 800675e:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	887a      	ldrh	r2, [r7, #2]
 8006766:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8006768:	2300      	movs	r3, #0
}
 800676a:	4618      	mov	r0, r3
 800676c:	370c      	adds	r7, #12
 800676e:	46bd      	mov	sp, r7
 8006770:	bc80      	pop	{r7}
 8006772:	4770      	bx	lr

08006774 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006774:	b580      	push	{r7, lr}
 8006776:	b08a      	sub	sp, #40	; 0x28
 8006778:	af00      	add	r7, sp, #0
 800677a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	2b00      	cmp	r3, #0
 8006780:	d101      	bne.n	8006786 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006782:	2301      	movs	r3, #1
 8006784:	e237      	b.n	8006bf6 <HAL_RCC_OscConfig+0x482>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	f003 0301 	and.w	r3, r3, #1
 800678e:	2b00      	cmp	r3, #0
 8006790:	d050      	beq.n	8006834 <HAL_RCC_OscConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006792:	4ba3      	ldr	r3, [pc, #652]	; (8006a20 <HAL_RCC_OscConfig+0x2ac>)
 8006794:	689b      	ldr	r3, [r3, #8]
 8006796:	f003 030c 	and.w	r3, r3, #12
 800679a:	2b04      	cmp	r3, #4
 800679c:	d00c      	beq.n	80067b8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800679e:	4ba0      	ldr	r3, [pc, #640]	; (8006a20 <HAL_RCC_OscConfig+0x2ac>)
 80067a0:	689b      	ldr	r3, [r3, #8]
 80067a2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80067a6:	2b08      	cmp	r3, #8
 80067a8:	d112      	bne.n	80067d0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80067aa:	4b9d      	ldr	r3, [pc, #628]	; (8006a20 <HAL_RCC_OscConfig+0x2ac>)
 80067ac:	685b      	ldr	r3, [r3, #4]
 80067ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80067b2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80067b6:	d10b      	bne.n	80067d0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80067b8:	4b99      	ldr	r3, [pc, #612]	; (8006a20 <HAL_RCC_OscConfig+0x2ac>)
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d036      	beq.n	8006832 <HAL_RCC_OscConfig+0xbe>
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	685b      	ldr	r3, [r3, #4]
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d132      	bne.n	8006832 <HAL_RCC_OscConfig+0xbe>
      {
        return HAL_ERROR;
 80067cc:	2301      	movs	r3, #1
 80067ce:	e212      	b.n	8006bf6 <HAL_RCC_OscConfig+0x482>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	685a      	ldr	r2, [r3, #4]
 80067d4:	4b93      	ldr	r3, [pc, #588]	; (8006a24 <HAL_RCC_OscConfig+0x2b0>)
 80067d6:	b2d2      	uxtb	r2, r2
 80067d8:	701a      	strb	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	685b      	ldr	r3, [r3, #4]
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d013      	beq.n	800680a <HAL_RCC_OscConfig+0x96>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80067e2:	f7fc f86f 	bl	80028c4 <HAL_GetTick>
 80067e6:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80067e8:	e008      	b.n	80067fc <HAL_RCC_OscConfig+0x88>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80067ea:	f7fc f86b 	bl	80028c4 <HAL_GetTick>
 80067ee:	4602      	mov	r2, r0
 80067f0:	6a3b      	ldr	r3, [r7, #32]
 80067f2:	1ad3      	subs	r3, r2, r3
 80067f4:	2b64      	cmp	r3, #100	; 0x64
 80067f6:	d901      	bls.n	80067fc <HAL_RCC_OscConfig+0x88>
          {
            return HAL_TIMEOUT;
 80067f8:	2303      	movs	r3, #3
 80067fa:	e1fc      	b.n	8006bf6 <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80067fc:	4b88      	ldr	r3, [pc, #544]	; (8006a20 <HAL_RCC_OscConfig+0x2ac>)
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006804:	2b00      	cmp	r3, #0
 8006806:	d0f0      	beq.n	80067ea <HAL_RCC_OscConfig+0x76>
 8006808:	e014      	b.n	8006834 <HAL_RCC_OscConfig+0xc0>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800680a:	f7fc f85b 	bl	80028c4 <HAL_GetTick>
 800680e:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006810:	e008      	b.n	8006824 <HAL_RCC_OscConfig+0xb0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006812:	f7fc f857 	bl	80028c4 <HAL_GetTick>
 8006816:	4602      	mov	r2, r0
 8006818:	6a3b      	ldr	r3, [r7, #32]
 800681a:	1ad3      	subs	r3, r2, r3
 800681c:	2b64      	cmp	r3, #100	; 0x64
 800681e:	d901      	bls.n	8006824 <HAL_RCC_OscConfig+0xb0>
          {
            return HAL_TIMEOUT;
 8006820:	2303      	movs	r3, #3
 8006822:	e1e8      	b.n	8006bf6 <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006824:	4b7e      	ldr	r3, [pc, #504]	; (8006a20 <HAL_RCC_OscConfig+0x2ac>)
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800682c:	2b00      	cmp	r3, #0
 800682e:	d1f0      	bne.n	8006812 <HAL_RCC_OscConfig+0x9e>
 8006830:	e000      	b.n	8006834 <HAL_RCC_OscConfig+0xc0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006832:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	f003 0302 	and.w	r3, r3, #2
 800683c:	2b00      	cmp	r3, #0
 800683e:	d077      	beq.n	8006930 <HAL_RCC_OscConfig+0x1bc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006840:	4b77      	ldr	r3, [pc, #476]	; (8006a20 <HAL_RCC_OscConfig+0x2ac>)
 8006842:	689b      	ldr	r3, [r3, #8]
 8006844:	f003 030c 	and.w	r3, r3, #12
 8006848:	2b00      	cmp	r3, #0
 800684a:	d00b      	beq.n	8006864 <HAL_RCC_OscConfig+0xf0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800684c:	4b74      	ldr	r3, [pc, #464]	; (8006a20 <HAL_RCC_OscConfig+0x2ac>)
 800684e:	689b      	ldr	r3, [r3, #8]
 8006850:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006854:	2b08      	cmp	r3, #8
 8006856:	d126      	bne.n	80068a6 <HAL_RCC_OscConfig+0x132>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006858:	4b71      	ldr	r3, [pc, #452]	; (8006a20 <HAL_RCC_OscConfig+0x2ac>)
 800685a:	685b      	ldr	r3, [r3, #4]
 800685c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006860:	2b00      	cmp	r3, #0
 8006862:	d120      	bne.n	80068a6 <HAL_RCC_OscConfig+0x132>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006864:	4b6e      	ldr	r3, [pc, #440]	; (8006a20 <HAL_RCC_OscConfig+0x2ac>)
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	f003 0302 	and.w	r3, r3, #2
 800686c:	2b00      	cmp	r3, #0
 800686e:	d005      	beq.n	800687c <HAL_RCC_OscConfig+0x108>
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	68db      	ldr	r3, [r3, #12]
 8006874:	2b01      	cmp	r3, #1
 8006876:	d001      	beq.n	800687c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006878:	2301      	movs	r3, #1
 800687a:	e1bc      	b.n	8006bf6 <HAL_RCC_OscConfig+0x482>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800687c:	4b68      	ldr	r3, [pc, #416]	; (8006a20 <HAL_RCC_OscConfig+0x2ac>)
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	691b      	ldr	r3, [r3, #16]
 8006888:	21f8      	movs	r1, #248	; 0xf8
 800688a:	61b9      	str	r1, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800688c:	69b9      	ldr	r1, [r7, #24]
 800688e:	fa91 f1a1 	rbit	r1, r1
 8006892:	6179      	str	r1, [r7, #20]
  return result;
 8006894:	6979      	ldr	r1, [r7, #20]
 8006896:	fab1 f181 	clz	r1, r1
 800689a:	b2c9      	uxtb	r1, r1
 800689c:	408b      	lsls	r3, r1
 800689e:	4960      	ldr	r1, [pc, #384]	; (8006a20 <HAL_RCC_OscConfig+0x2ac>)
 80068a0:	4313      	orrs	r3, r2
 80068a2:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80068a4:	e044      	b.n	8006930 <HAL_RCC_OscConfig+0x1bc>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	68db      	ldr	r3, [r3, #12]
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d02a      	beq.n	8006904 <HAL_RCC_OscConfig+0x190>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80068ae:	4b5e      	ldr	r3, [pc, #376]	; (8006a28 <HAL_RCC_OscConfig+0x2b4>)
 80068b0:	2201      	movs	r2, #1
 80068b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80068b4:	f7fc f806 	bl	80028c4 <HAL_GetTick>
 80068b8:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80068ba:	e008      	b.n	80068ce <HAL_RCC_OscConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80068bc:	f7fc f802 	bl	80028c4 <HAL_GetTick>
 80068c0:	4602      	mov	r2, r0
 80068c2:	6a3b      	ldr	r3, [r7, #32]
 80068c4:	1ad3      	subs	r3, r2, r3
 80068c6:	2b02      	cmp	r3, #2
 80068c8:	d901      	bls.n	80068ce <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 80068ca:	2303      	movs	r3, #3
 80068cc:	e193      	b.n	8006bf6 <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80068ce:	4b54      	ldr	r3, [pc, #336]	; (8006a20 <HAL_RCC_OscConfig+0x2ac>)
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	f003 0302 	and.w	r3, r3, #2
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d0f0      	beq.n	80068bc <HAL_RCC_OscConfig+0x148>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80068da:	4b51      	ldr	r3, [pc, #324]	; (8006a20 <HAL_RCC_OscConfig+0x2ac>)
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	691b      	ldr	r3, [r3, #16]
 80068e6:	21f8      	movs	r1, #248	; 0xf8
 80068e8:	6139      	str	r1, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80068ea:	6939      	ldr	r1, [r7, #16]
 80068ec:	fa91 f1a1 	rbit	r1, r1
 80068f0:	60f9      	str	r1, [r7, #12]
  return result;
 80068f2:	68f9      	ldr	r1, [r7, #12]
 80068f4:	fab1 f181 	clz	r1, r1
 80068f8:	b2c9      	uxtb	r1, r1
 80068fa:	408b      	lsls	r3, r1
 80068fc:	4948      	ldr	r1, [pc, #288]	; (8006a20 <HAL_RCC_OscConfig+0x2ac>)
 80068fe:	4313      	orrs	r3, r2
 8006900:	600b      	str	r3, [r1, #0]
 8006902:	e015      	b.n	8006930 <HAL_RCC_OscConfig+0x1bc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006904:	4b48      	ldr	r3, [pc, #288]	; (8006a28 <HAL_RCC_OscConfig+0x2b4>)
 8006906:	2200      	movs	r2, #0
 8006908:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800690a:	f7fb ffdb 	bl	80028c4 <HAL_GetTick>
 800690e:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006910:	e008      	b.n	8006924 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006912:	f7fb ffd7 	bl	80028c4 <HAL_GetTick>
 8006916:	4602      	mov	r2, r0
 8006918:	6a3b      	ldr	r3, [r7, #32]
 800691a:	1ad3      	subs	r3, r2, r3
 800691c:	2b02      	cmp	r3, #2
 800691e:	d901      	bls.n	8006924 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8006920:	2303      	movs	r3, #3
 8006922:	e168      	b.n	8006bf6 <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006924:	4b3e      	ldr	r3, [pc, #248]	; (8006a20 <HAL_RCC_OscConfig+0x2ac>)
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	f003 0302 	and.w	r3, r3, #2
 800692c:	2b00      	cmp	r3, #0
 800692e:	d1f0      	bne.n	8006912 <HAL_RCC_OscConfig+0x19e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	f003 0308 	and.w	r3, r3, #8
 8006938:	2b00      	cmp	r3, #0
 800693a:	d030      	beq.n	800699e <HAL_RCC_OscConfig+0x22a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	695b      	ldr	r3, [r3, #20]
 8006940:	2b00      	cmp	r3, #0
 8006942:	d016      	beq.n	8006972 <HAL_RCC_OscConfig+0x1fe>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006944:	4b39      	ldr	r3, [pc, #228]	; (8006a2c <HAL_RCC_OscConfig+0x2b8>)
 8006946:	2201      	movs	r2, #1
 8006948:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800694a:	f7fb ffbb 	bl	80028c4 <HAL_GetTick>
 800694e:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006950:	e008      	b.n	8006964 <HAL_RCC_OscConfig+0x1f0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006952:	f7fb ffb7 	bl	80028c4 <HAL_GetTick>
 8006956:	4602      	mov	r2, r0
 8006958:	6a3b      	ldr	r3, [r7, #32]
 800695a:	1ad3      	subs	r3, r2, r3
 800695c:	2b02      	cmp	r3, #2
 800695e:	d901      	bls.n	8006964 <HAL_RCC_OscConfig+0x1f0>
        {
          return HAL_TIMEOUT;
 8006960:	2303      	movs	r3, #3
 8006962:	e148      	b.n	8006bf6 <HAL_RCC_OscConfig+0x482>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006964:	4b2e      	ldr	r3, [pc, #184]	; (8006a20 <HAL_RCC_OscConfig+0x2ac>)
 8006966:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006968:	f003 0302 	and.w	r3, r3, #2
 800696c:	2b00      	cmp	r3, #0
 800696e:	d0f0      	beq.n	8006952 <HAL_RCC_OscConfig+0x1de>
 8006970:	e015      	b.n	800699e <HAL_RCC_OscConfig+0x22a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006972:	4b2e      	ldr	r3, [pc, #184]	; (8006a2c <HAL_RCC_OscConfig+0x2b8>)
 8006974:	2200      	movs	r2, #0
 8006976:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006978:	f7fb ffa4 	bl	80028c4 <HAL_GetTick>
 800697c:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800697e:	e008      	b.n	8006992 <HAL_RCC_OscConfig+0x21e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006980:	f7fb ffa0 	bl	80028c4 <HAL_GetTick>
 8006984:	4602      	mov	r2, r0
 8006986:	6a3b      	ldr	r3, [r7, #32]
 8006988:	1ad3      	subs	r3, r2, r3
 800698a:	2b02      	cmp	r3, #2
 800698c:	d901      	bls.n	8006992 <HAL_RCC_OscConfig+0x21e>
        {
          return HAL_TIMEOUT;
 800698e:	2303      	movs	r3, #3
 8006990:	e131      	b.n	8006bf6 <HAL_RCC_OscConfig+0x482>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006992:	4b23      	ldr	r3, [pc, #140]	; (8006a20 <HAL_RCC_OscConfig+0x2ac>)
 8006994:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006996:	f003 0302 	and.w	r3, r3, #2
 800699a:	2b00      	cmp	r3, #0
 800699c:	d1f0      	bne.n	8006980 <HAL_RCC_OscConfig+0x20c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	f003 0304 	and.w	r3, r3, #4
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	f000 8088 	beq.w	8006abc <HAL_RCC_OscConfig+0x348>
  {
    FlagStatus       pwrclkchanged = RESET;
 80069ac:	2300      	movs	r3, #0
 80069ae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80069b2:	4b1b      	ldr	r3, [pc, #108]	; (8006a20 <HAL_RCC_OscConfig+0x2ac>)
 80069b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d110      	bne.n	80069e0 <HAL_RCC_OscConfig+0x26c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80069be:	2300      	movs	r3, #0
 80069c0:	60bb      	str	r3, [r7, #8]
 80069c2:	4b17      	ldr	r3, [pc, #92]	; (8006a20 <HAL_RCC_OscConfig+0x2ac>)
 80069c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069c6:	4a16      	ldr	r2, [pc, #88]	; (8006a20 <HAL_RCC_OscConfig+0x2ac>)
 80069c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80069cc:	6413      	str	r3, [r2, #64]	; 0x40
 80069ce:	4b14      	ldr	r3, [pc, #80]	; (8006a20 <HAL_RCC_OscConfig+0x2ac>)
 80069d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80069d6:	60bb      	str	r3, [r7, #8]
 80069d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80069da:	2301      	movs	r3, #1
 80069dc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80069e0:	4b13      	ldr	r3, [pc, #76]	; (8006a30 <HAL_RCC_OscConfig+0x2bc>)
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	4a12      	ldr	r2, [pc, #72]	; (8006a30 <HAL_RCC_OscConfig+0x2bc>)
 80069e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80069ea:	6013      	str	r3, [r2, #0]

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80069ec:	4b10      	ldr	r3, [pc, #64]	; (8006a30 <HAL_RCC_OscConfig+0x2bc>)
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d123      	bne.n	8006a40 <HAL_RCC_OscConfig+0x2cc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80069f8:	4b0d      	ldr	r3, [pc, #52]	; (8006a30 <HAL_RCC_OscConfig+0x2bc>)
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	4a0c      	ldr	r2, [pc, #48]	; (8006a30 <HAL_RCC_OscConfig+0x2bc>)
 80069fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006a02:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006a04:	f7fb ff5e 	bl	80028c4 <HAL_GetTick>
 8006a08:	6238      	str	r0, [r7, #32]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a0a:	e013      	b.n	8006a34 <HAL_RCC_OscConfig+0x2c0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006a0c:	f7fb ff5a 	bl	80028c4 <HAL_GetTick>
 8006a10:	4602      	mov	r2, r0
 8006a12:	6a3b      	ldr	r3, [r7, #32]
 8006a14:	1ad3      	subs	r3, r2, r3
 8006a16:	2b02      	cmp	r3, #2
 8006a18:	d90c      	bls.n	8006a34 <HAL_RCC_OscConfig+0x2c0>
        {
          return HAL_TIMEOUT;
 8006a1a:	2303      	movs	r3, #3
 8006a1c:	e0eb      	b.n	8006bf6 <HAL_RCC_OscConfig+0x482>
 8006a1e:	bf00      	nop
 8006a20:	40023800 	.word	0x40023800
 8006a24:	40023802 	.word	0x40023802
 8006a28:	42470000 	.word	0x42470000
 8006a2c:	42470e80 	.word	0x42470e80
 8006a30:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a34:	4b72      	ldr	r3, [pc, #456]	; (8006c00 <HAL_RCC_OscConfig+0x48c>)
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d0e5      	beq.n	8006a0c <HAL_RCC_OscConfig+0x298>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	689a      	ldr	r2, [r3, #8]
 8006a44:	4b6f      	ldr	r3, [pc, #444]	; (8006c04 <HAL_RCC_OscConfig+0x490>)
 8006a46:	b2d2      	uxtb	r2, r2
 8006a48:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	689b      	ldr	r3, [r3, #8]
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d015      	beq.n	8006a7e <HAL_RCC_OscConfig+0x30a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006a52:	f7fb ff37 	bl	80028c4 <HAL_GetTick>
 8006a56:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006a58:	e00a      	b.n	8006a70 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006a5a:	f7fb ff33 	bl	80028c4 <HAL_GetTick>
 8006a5e:	4602      	mov	r2, r0
 8006a60:	6a3b      	ldr	r3, [r7, #32]
 8006a62:	1ad3      	subs	r3, r2, r3
 8006a64:	f241 3288 	movw	r2, #5000	; 0x1388
 8006a68:	4293      	cmp	r3, r2
 8006a6a:	d901      	bls.n	8006a70 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8006a6c:	2303      	movs	r3, #3
 8006a6e:	e0c2      	b.n	8006bf6 <HAL_RCC_OscConfig+0x482>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006a70:	4b65      	ldr	r3, [pc, #404]	; (8006c08 <HAL_RCC_OscConfig+0x494>)
 8006a72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a74:	f003 0302 	and.w	r3, r3, #2
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d0ee      	beq.n	8006a5a <HAL_RCC_OscConfig+0x2e6>
 8006a7c:	e014      	b.n	8006aa8 <HAL_RCC_OscConfig+0x334>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006a7e:	f7fb ff21 	bl	80028c4 <HAL_GetTick>
 8006a82:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006a84:	e00a      	b.n	8006a9c <HAL_RCC_OscConfig+0x328>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006a86:	f7fb ff1d 	bl	80028c4 <HAL_GetTick>
 8006a8a:	4602      	mov	r2, r0
 8006a8c:	6a3b      	ldr	r3, [r7, #32]
 8006a8e:	1ad3      	subs	r3, r2, r3
 8006a90:	f241 3288 	movw	r2, #5000	; 0x1388
 8006a94:	4293      	cmp	r3, r2
 8006a96:	d901      	bls.n	8006a9c <HAL_RCC_OscConfig+0x328>
        {
          return HAL_TIMEOUT;
 8006a98:	2303      	movs	r3, #3
 8006a9a:	e0ac      	b.n	8006bf6 <HAL_RCC_OscConfig+0x482>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006a9c:	4b5a      	ldr	r3, [pc, #360]	; (8006c08 <HAL_RCC_OscConfig+0x494>)
 8006a9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006aa0:	f003 0302 	and.w	r3, r3, #2
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d1ee      	bne.n	8006a86 <HAL_RCC_OscConfig+0x312>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006aa8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006aac:	2b01      	cmp	r3, #1
 8006aae:	d105      	bne.n	8006abc <HAL_RCC_OscConfig+0x348>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006ab0:	4b55      	ldr	r3, [pc, #340]	; (8006c08 <HAL_RCC_OscConfig+0x494>)
 8006ab2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ab4:	4a54      	ldr	r2, [pc, #336]	; (8006c08 <HAL_RCC_OscConfig+0x494>)
 8006ab6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006aba:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	699b      	ldr	r3, [r3, #24]
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	f000 8097 	beq.w	8006bf4 <HAL_RCC_OscConfig+0x480>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006ac6:	4b50      	ldr	r3, [pc, #320]	; (8006c08 <HAL_RCC_OscConfig+0x494>)
 8006ac8:	689b      	ldr	r3, [r3, #8]
 8006aca:	f003 030c 	and.w	r3, r3, #12
 8006ace:	2b08      	cmp	r3, #8
 8006ad0:	d061      	beq.n	8006b96 <HAL_RCC_OscConfig+0x422>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	699b      	ldr	r3, [r3, #24]
 8006ad6:	2b02      	cmp	r3, #2
 8006ad8:	d146      	bne.n	8006b68 <HAL_RCC_OscConfig+0x3f4>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006ada:	4b4c      	ldr	r3, [pc, #304]	; (8006c0c <HAL_RCC_OscConfig+0x498>)
 8006adc:	2200      	movs	r2, #0
 8006ade:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ae0:	f7fb fef0 	bl	80028c4 <HAL_GetTick>
 8006ae4:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006ae6:	e008      	b.n	8006afa <HAL_RCC_OscConfig+0x386>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006ae8:	f7fb feec 	bl	80028c4 <HAL_GetTick>
 8006aec:	4602      	mov	r2, r0
 8006aee:	6a3b      	ldr	r3, [r7, #32]
 8006af0:	1ad3      	subs	r3, r2, r3
 8006af2:	2b64      	cmp	r3, #100	; 0x64
 8006af4:	d901      	bls.n	8006afa <HAL_RCC_OscConfig+0x386>
          {
            return HAL_TIMEOUT;
 8006af6:	2303      	movs	r3, #3
 8006af8:	e07d      	b.n	8006bf6 <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006afa:	4b43      	ldr	r3, [pc, #268]	; (8006c08 <HAL_RCC_OscConfig+0x494>)
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d1f0      	bne.n	8006ae8 <HAL_RCC_OscConfig+0x374>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006b06:	4b40      	ldr	r3, [pc, #256]	; (8006c08 <HAL_RCC_OscConfig+0x494>)
 8006b08:	685a      	ldr	r2, [r3, #4]
 8006b0a:	4b41      	ldr	r3, [pc, #260]	; (8006c10 <HAL_RCC_OscConfig+0x49c>)
 8006b0c:	4013      	ands	r3, r2
 8006b0e:	687a      	ldr	r2, [r7, #4]
 8006b10:	69d1      	ldr	r1, [r2, #28]
 8006b12:	687a      	ldr	r2, [r7, #4]
 8006b14:	6a12      	ldr	r2, [r2, #32]
 8006b16:	4311      	orrs	r1, r2
 8006b18:	687a      	ldr	r2, [r7, #4]
 8006b1a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006b1c:	0192      	lsls	r2, r2, #6
 8006b1e:	4311      	orrs	r1, r2
 8006b20:	687a      	ldr	r2, [r7, #4]
 8006b22:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8006b24:	0612      	lsls	r2, r2, #24
 8006b26:	4311      	orrs	r1, r2
 8006b28:	687a      	ldr	r2, [r7, #4]
 8006b2a:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8006b2c:	0852      	lsrs	r2, r2, #1
 8006b2e:	3a01      	subs	r2, #1
 8006b30:	0412      	lsls	r2, r2, #16
 8006b32:	430a      	orrs	r2, r1
 8006b34:	4934      	ldr	r1, [pc, #208]	; (8006c08 <HAL_RCC_OscConfig+0x494>)
 8006b36:	4313      	orrs	r3, r2
 8006b38:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006b3a:	4b34      	ldr	r3, [pc, #208]	; (8006c0c <HAL_RCC_OscConfig+0x498>)
 8006b3c:	2201      	movs	r2, #1
 8006b3e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b40:	f7fb fec0 	bl	80028c4 <HAL_GetTick>
 8006b44:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006b46:	e008      	b.n	8006b5a <HAL_RCC_OscConfig+0x3e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006b48:	f7fb febc 	bl	80028c4 <HAL_GetTick>
 8006b4c:	4602      	mov	r2, r0
 8006b4e:	6a3b      	ldr	r3, [r7, #32]
 8006b50:	1ad3      	subs	r3, r2, r3
 8006b52:	2b64      	cmp	r3, #100	; 0x64
 8006b54:	d901      	bls.n	8006b5a <HAL_RCC_OscConfig+0x3e6>
          {
            return HAL_TIMEOUT;
 8006b56:	2303      	movs	r3, #3
 8006b58:	e04d      	b.n	8006bf6 <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006b5a:	4b2b      	ldr	r3, [pc, #172]	; (8006c08 <HAL_RCC_OscConfig+0x494>)
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d0f0      	beq.n	8006b48 <HAL_RCC_OscConfig+0x3d4>
 8006b66:	e045      	b.n	8006bf4 <HAL_RCC_OscConfig+0x480>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006b68:	4b28      	ldr	r3, [pc, #160]	; (8006c0c <HAL_RCC_OscConfig+0x498>)
 8006b6a:	2200      	movs	r2, #0
 8006b6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b6e:	f7fb fea9 	bl	80028c4 <HAL_GetTick>
 8006b72:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b74:	e008      	b.n	8006b88 <HAL_RCC_OscConfig+0x414>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006b76:	f7fb fea5 	bl	80028c4 <HAL_GetTick>
 8006b7a:	4602      	mov	r2, r0
 8006b7c:	6a3b      	ldr	r3, [r7, #32]
 8006b7e:	1ad3      	subs	r3, r2, r3
 8006b80:	2b64      	cmp	r3, #100	; 0x64
 8006b82:	d901      	bls.n	8006b88 <HAL_RCC_OscConfig+0x414>
          {
            return HAL_TIMEOUT;
 8006b84:	2303      	movs	r3, #3
 8006b86:	e036      	b.n	8006bf6 <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b88:	4b1f      	ldr	r3, [pc, #124]	; (8006c08 <HAL_RCC_OscConfig+0x494>)
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d1f0      	bne.n	8006b76 <HAL_RCC_OscConfig+0x402>
 8006b94:	e02e      	b.n	8006bf4 <HAL_RCC_OscConfig+0x480>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	699b      	ldr	r3, [r3, #24]
 8006b9a:	2b01      	cmp	r3, #1
 8006b9c:	d101      	bne.n	8006ba2 <HAL_RCC_OscConfig+0x42e>
      {
        return HAL_ERROR;
 8006b9e:	2301      	movs	r3, #1
 8006ba0:	e029      	b.n	8006bf6 <HAL_RCC_OscConfig+0x482>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        uint32_t pllcfgr = RCC->PLLCFGR;
 8006ba2:	4b19      	ldr	r3, [pc, #100]	; (8006c08 <HAL_RCC_OscConfig+0x494>)
 8006ba4:	685b      	ldr	r3, [r3, #4]
 8006ba6:	61fb      	str	r3, [r7, #28]
      
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006ba8:	69fb      	ldr	r3, [r7, #28]
 8006baa:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	69db      	ldr	r3, [r3, #28]
 8006bb2:	429a      	cmp	r2, r3
 8006bb4:	d11c      	bne.n	8006bf0 <HAL_RCC_OscConfig+0x47c>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006bb6:	69fb      	ldr	r3, [r7, #28]
 8006bb8:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006bc0:	429a      	cmp	r2, r3
 8006bc2:	d115      	bne.n	8006bf0 <HAL_RCC_OscConfig+0x47c>
           ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8006bc4:	69fb      	ldr	r3, [r7, #28]
 8006bc6:	099b      	lsrs	r3, r3, #6
 8006bc8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006bd0:	429a      	cmp	r2, r3
 8006bd2:	d10d      	bne.n	8006bf0 <HAL_RCC_OscConfig+0x47c>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006bd4:	69fb      	ldr	r3, [r7, #28]
 8006bd6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8006bde:	429a      	cmp	r2, r3
 8006be0:	d106      	bne.n	8006bf0 <HAL_RCC_OscConfig+0x47c>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8006be2:	69fb      	ldr	r3, [r7, #28]
 8006be4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006bec:	429a      	cmp	r2, r3
 8006bee:	d001      	beq.n	8006bf4 <HAL_RCC_OscConfig+0x480>
        {
          return HAL_ERROR;
 8006bf0:	2301      	movs	r3, #1
 8006bf2:	e000      	b.n	8006bf6 <HAL_RCC_OscConfig+0x482>
        }
      }
    }
  }
  return HAL_OK;
 8006bf4:	2300      	movs	r3, #0
}
 8006bf6:	4618      	mov	r0, r3
 8006bf8:	3728      	adds	r7, #40	; 0x28
 8006bfa:	46bd      	mov	sp, r7
 8006bfc:	bd80      	pop	{r7, pc}
 8006bfe:	bf00      	nop
 8006c00:	40007000 	.word	0x40007000
 8006c04:	40023870 	.word	0x40023870
 8006c08:	40023800 	.word	0x40023800
 8006c0c:	42470060 	.word	0x42470060
 8006c10:	f0bc8000 	.word	0xf0bc8000

08006c14 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006c14:	b580      	push	{r7, lr}
 8006c16:	b086      	sub	sp, #24
 8006c18:	af00      	add	r7, sp, #0
 8006c1a:	6078      	str	r0, [r7, #4]
 8006c1c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d101      	bne.n	8006c28 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006c24:	2301      	movs	r3, #1
 8006c26:	e0d2      	b.n	8006dce <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006c28:	4b6b      	ldr	r3, [pc, #428]	; (8006dd8 <HAL_RCC_ClockConfig+0x1c4>)
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	f003 030f 	and.w	r3, r3, #15
 8006c30:	683a      	ldr	r2, [r7, #0]
 8006c32:	429a      	cmp	r2, r3
 8006c34:	d90c      	bls.n	8006c50 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006c36:	4b68      	ldr	r3, [pc, #416]	; (8006dd8 <HAL_RCC_ClockConfig+0x1c4>)
 8006c38:	683a      	ldr	r2, [r7, #0]
 8006c3a:	b2d2      	uxtb	r2, r2
 8006c3c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006c3e:	4b66      	ldr	r3, [pc, #408]	; (8006dd8 <HAL_RCC_ClockConfig+0x1c4>)
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	f003 030f 	and.w	r3, r3, #15
 8006c46:	683a      	ldr	r2, [r7, #0]
 8006c48:	429a      	cmp	r2, r3
 8006c4a:	d001      	beq.n	8006c50 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006c4c:	2301      	movs	r3, #1
 8006c4e:	e0be      	b.n	8006dce <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	f003 0302 	and.w	r3, r3, #2
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d020      	beq.n	8006c9e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	f003 0304 	and.w	r3, r3, #4
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d005      	beq.n	8006c74 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006c68:	4b5c      	ldr	r3, [pc, #368]	; (8006ddc <HAL_RCC_ClockConfig+0x1c8>)
 8006c6a:	689b      	ldr	r3, [r3, #8]
 8006c6c:	4a5b      	ldr	r2, [pc, #364]	; (8006ddc <HAL_RCC_ClockConfig+0x1c8>)
 8006c6e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006c72:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	f003 0308 	and.w	r3, r3, #8
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d005      	beq.n	8006c8c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3U));
 8006c80:	4b56      	ldr	r3, [pc, #344]	; (8006ddc <HAL_RCC_ClockConfig+0x1c8>)
 8006c82:	689b      	ldr	r3, [r3, #8]
 8006c84:	4a55      	ldr	r2, [pc, #340]	; (8006ddc <HAL_RCC_ClockConfig+0x1c8>)
 8006c86:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006c8a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006c8c:	4b53      	ldr	r3, [pc, #332]	; (8006ddc <HAL_RCC_ClockConfig+0x1c8>)
 8006c8e:	689b      	ldr	r3, [r3, #8]
 8006c90:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	689b      	ldr	r3, [r3, #8]
 8006c98:	4950      	ldr	r1, [pc, #320]	; (8006ddc <HAL_RCC_ClockConfig+0x1c8>)
 8006c9a:	4313      	orrs	r3, r2
 8006c9c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	f003 0301 	and.w	r3, r3, #1
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d040      	beq.n	8006d2c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	685b      	ldr	r3, [r3, #4]
 8006cae:	2b01      	cmp	r3, #1
 8006cb0:	d107      	bne.n	8006cc2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006cb2:	4b4a      	ldr	r3, [pc, #296]	; (8006ddc <HAL_RCC_ClockConfig+0x1c8>)
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d115      	bne.n	8006cea <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8006cbe:	2301      	movs	r3, #1
 8006cc0:	e085      	b.n	8006dce <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	685b      	ldr	r3, [r3, #4]
 8006cc6:	2b02      	cmp	r3, #2
 8006cc8:	d107      	bne.n	8006cda <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006cca:	4b44      	ldr	r3, [pc, #272]	; (8006ddc <HAL_RCC_ClockConfig+0x1c8>)
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d109      	bne.n	8006cea <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8006cd6:	2301      	movs	r3, #1
 8006cd8:	e079      	b.n	8006dce <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006cda:	4b40      	ldr	r3, [pc, #256]	; (8006ddc <HAL_RCC_ClockConfig+0x1c8>)
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	f003 0302 	and.w	r3, r3, #2
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d101      	bne.n	8006cea <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8006ce6:	2301      	movs	r3, #1
 8006ce8:	e071      	b.n	8006dce <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006cea:	4b3c      	ldr	r3, [pc, #240]	; (8006ddc <HAL_RCC_ClockConfig+0x1c8>)
 8006cec:	689b      	ldr	r3, [r3, #8]
 8006cee:	f023 0203 	bic.w	r2, r3, #3
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	685b      	ldr	r3, [r3, #4]
 8006cf6:	4939      	ldr	r1, [pc, #228]	; (8006ddc <HAL_RCC_ClockConfig+0x1c8>)
 8006cf8:	4313      	orrs	r3, r2
 8006cfa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006cfc:	f7fb fde2 	bl	80028c4 <HAL_GetTick>
 8006d00:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006d02:	e00a      	b.n	8006d1a <HAL_RCC_ClockConfig+0x106>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006d04:	f7fb fdde 	bl	80028c4 <HAL_GetTick>
 8006d08:	4602      	mov	r2, r0
 8006d0a:	697b      	ldr	r3, [r7, #20]
 8006d0c:	1ad3      	subs	r3, r2, r3
 8006d0e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006d12:	4293      	cmp	r3, r2
 8006d14:	d901      	bls.n	8006d1a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8006d16:	2303      	movs	r3, #3
 8006d18:	e059      	b.n	8006dce <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006d1a:	4b30      	ldr	r3, [pc, #192]	; (8006ddc <HAL_RCC_ClockConfig+0x1c8>)
 8006d1c:	689b      	ldr	r3, [r3, #8]
 8006d1e:	f003 020c 	and.w	r2, r3, #12
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	685b      	ldr	r3, [r3, #4]
 8006d26:	009b      	lsls	r3, r3, #2
 8006d28:	429a      	cmp	r2, r3
 8006d2a:	d1eb      	bne.n	8006d04 <HAL_RCC_ClockConfig+0xf0>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006d2c:	4b2a      	ldr	r3, [pc, #168]	; (8006dd8 <HAL_RCC_ClockConfig+0x1c4>)
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	f003 030f 	and.w	r3, r3, #15
 8006d34:	683a      	ldr	r2, [r7, #0]
 8006d36:	429a      	cmp	r2, r3
 8006d38:	d20c      	bcs.n	8006d54 <HAL_RCC_ClockConfig+0x140>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006d3a:	4b27      	ldr	r3, [pc, #156]	; (8006dd8 <HAL_RCC_ClockConfig+0x1c4>)
 8006d3c:	683a      	ldr	r2, [r7, #0]
 8006d3e:	b2d2      	uxtb	r2, r2
 8006d40:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006d42:	4b25      	ldr	r3, [pc, #148]	; (8006dd8 <HAL_RCC_ClockConfig+0x1c4>)
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	f003 030f 	and.w	r3, r3, #15
 8006d4a:	683a      	ldr	r2, [r7, #0]
 8006d4c:	429a      	cmp	r2, r3
 8006d4e:	d001      	beq.n	8006d54 <HAL_RCC_ClockConfig+0x140>
    {
      return HAL_ERROR;
 8006d50:	2301      	movs	r3, #1
 8006d52:	e03c      	b.n	8006dce <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	f003 0304 	and.w	r3, r3, #4
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d008      	beq.n	8006d72 <HAL_RCC_ClockConfig+0x15e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006d60:	4b1e      	ldr	r3, [pc, #120]	; (8006ddc <HAL_RCC_ClockConfig+0x1c8>)
 8006d62:	689b      	ldr	r3, [r3, #8]
 8006d64:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	68db      	ldr	r3, [r3, #12]
 8006d6c:	491b      	ldr	r1, [pc, #108]	; (8006ddc <HAL_RCC_ClockConfig+0x1c8>)
 8006d6e:	4313      	orrs	r3, r2
 8006d70:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	f003 0308 	and.w	r3, r3, #8
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d009      	beq.n	8006d92 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006d7e:	4b17      	ldr	r3, [pc, #92]	; (8006ddc <HAL_RCC_ClockConfig+0x1c8>)
 8006d80:	689b      	ldr	r3, [r3, #8]
 8006d82:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	691b      	ldr	r3, [r3, #16]
 8006d8a:	00db      	lsls	r3, r3, #3
 8006d8c:	4913      	ldr	r1, [pc, #76]	; (8006ddc <HAL_RCC_ClockConfig+0x1c8>)
 8006d8e:	4313      	orrs	r3, r2
 8006d90:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8006d92:	f000 f82b 	bl	8006dec <HAL_RCC_GetSysClockFreq>
 8006d96:	4601      	mov	r1, r0
 8006d98:	4b10      	ldr	r3, [pc, #64]	; (8006ddc <HAL_RCC_ClockConfig+0x1c8>)
 8006d9a:	689b      	ldr	r3, [r3, #8]
 8006d9c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006da0:	22f0      	movs	r2, #240	; 0xf0
 8006da2:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006da4:	693a      	ldr	r2, [r7, #16]
 8006da6:	fa92 f2a2 	rbit	r2, r2
 8006daa:	60fa      	str	r2, [r7, #12]
  return result;
 8006dac:	68fa      	ldr	r2, [r7, #12]
 8006dae:	fab2 f282 	clz	r2, r2
 8006db2:	b2d2      	uxtb	r2, r2
 8006db4:	40d3      	lsrs	r3, r2
 8006db6:	4a0a      	ldr	r2, [pc, #40]	; (8006de0 <HAL_RCC_ClockConfig+0x1cc>)
 8006db8:	5cd3      	ldrb	r3, [r2, r3]
 8006dba:	fa21 f303 	lsr.w	r3, r1, r3
 8006dbe:	4a09      	ldr	r2, [pc, #36]	; (8006de4 <HAL_RCC_ClockConfig+0x1d0>)
 8006dc0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006dc2:	4b09      	ldr	r3, [pc, #36]	; (8006de8 <HAL_RCC_ClockConfig+0x1d4>)
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	4618      	mov	r0, r3
 8006dc8:	f7fb fd3a 	bl	8002840 <HAL_InitTick>

  return HAL_OK;
 8006dcc:	2300      	movs	r3, #0
}
 8006dce:	4618      	mov	r0, r3
 8006dd0:	3718      	adds	r7, #24
 8006dd2:	46bd      	mov	sp, r7
 8006dd4:	bd80      	pop	{r7, pc}
 8006dd6:	bf00      	nop
 8006dd8:	40023c00 	.word	0x40023c00
 8006ddc:	40023800 	.word	0x40023800
 8006de0:	080122d8 	.word	0x080122d8
 8006de4:	20000004 	.word	0x20000004
 8006de8:	20000008 	.word	0x20000008

08006dec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006dec:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8006df0:	b084      	sub	sp, #16
 8006df2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006df4:	2300      	movs	r3, #0
 8006df6:	607b      	str	r3, [r7, #4]
 8006df8:	2300      	movs	r3, #0
 8006dfa:	60fb      	str	r3, [r7, #12]
 8006dfc:	2300      	movs	r3, #0
 8006dfe:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8006e00:	2300      	movs	r3, #0
 8006e02:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006e04:	4b67      	ldr	r3, [pc, #412]	; (8006fa4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006e06:	689b      	ldr	r3, [r3, #8]
 8006e08:	f003 030c 	and.w	r3, r3, #12
 8006e0c:	2b08      	cmp	r3, #8
 8006e0e:	d00d      	beq.n	8006e2c <HAL_RCC_GetSysClockFreq+0x40>
 8006e10:	2b08      	cmp	r3, #8
 8006e12:	f200 80bd 	bhi.w	8006f90 <HAL_RCC_GetSysClockFreq+0x1a4>
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d002      	beq.n	8006e20 <HAL_RCC_GetSysClockFreq+0x34>
 8006e1a:	2b04      	cmp	r3, #4
 8006e1c:	d003      	beq.n	8006e26 <HAL_RCC_GetSysClockFreq+0x3a>
 8006e1e:	e0b7      	b.n	8006f90 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006e20:	4b61      	ldr	r3, [pc, #388]	; (8006fa8 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8006e22:	60bb      	str	r3, [r7, #8]
       break;
 8006e24:	e0b7      	b.n	8006f96 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006e26:	4b61      	ldr	r3, [pc, #388]	; (8006fac <HAL_RCC_GetSysClockFreq+0x1c0>)
 8006e28:	60bb      	str	r3, [r7, #8]
      break;
 8006e2a:	e0b4      	b.n	8006f96 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006e2c:	4b5d      	ldr	r3, [pc, #372]	; (8006fa4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006e2e:	685b      	ldr	r3, [r3, #4]
 8006e30:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006e34:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006e36:	4b5b      	ldr	r3, [pc, #364]	; (8006fa4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006e38:	685b      	ldr	r3, [r3, #4]
 8006e3a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d04d      	beq.n	8006ede <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006e42:	4b58      	ldr	r3, [pc, #352]	; (8006fa4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006e44:	685b      	ldr	r3, [r3, #4]
 8006e46:	099b      	lsrs	r3, r3, #6
 8006e48:	461a      	mov	r2, r3
 8006e4a:	f04f 0300 	mov.w	r3, #0
 8006e4e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006e52:	f04f 0100 	mov.w	r1, #0
 8006e56:	ea02 0800 	and.w	r8, r2, r0
 8006e5a:	ea03 0901 	and.w	r9, r3, r1
 8006e5e:	4640      	mov	r0, r8
 8006e60:	4649      	mov	r1, r9
 8006e62:	f04f 0200 	mov.w	r2, #0
 8006e66:	f04f 0300 	mov.w	r3, #0
 8006e6a:	014b      	lsls	r3, r1, #5
 8006e6c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006e70:	0142      	lsls	r2, r0, #5
 8006e72:	4610      	mov	r0, r2
 8006e74:	4619      	mov	r1, r3
 8006e76:	ebb0 0008 	subs.w	r0, r0, r8
 8006e7a:	eb61 0109 	sbc.w	r1, r1, r9
 8006e7e:	f04f 0200 	mov.w	r2, #0
 8006e82:	f04f 0300 	mov.w	r3, #0
 8006e86:	018b      	lsls	r3, r1, #6
 8006e88:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006e8c:	0182      	lsls	r2, r0, #6
 8006e8e:	1a12      	subs	r2, r2, r0
 8006e90:	eb63 0301 	sbc.w	r3, r3, r1
 8006e94:	f04f 0000 	mov.w	r0, #0
 8006e98:	f04f 0100 	mov.w	r1, #0
 8006e9c:	00d9      	lsls	r1, r3, #3
 8006e9e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006ea2:	00d0      	lsls	r0, r2, #3
 8006ea4:	4602      	mov	r2, r0
 8006ea6:	460b      	mov	r3, r1
 8006ea8:	eb12 0208 	adds.w	r2, r2, r8
 8006eac:	eb43 0309 	adc.w	r3, r3, r9
 8006eb0:	f04f 0000 	mov.w	r0, #0
 8006eb4:	f04f 0100 	mov.w	r1, #0
 8006eb8:	0259      	lsls	r1, r3, #9
 8006eba:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8006ebe:	0250      	lsls	r0, r2, #9
 8006ec0:	4602      	mov	r2, r0
 8006ec2:	460b      	mov	r3, r1
 8006ec4:	4610      	mov	r0, r2
 8006ec6:	4619      	mov	r1, r3
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	461a      	mov	r2, r3
 8006ecc:	f04f 0300 	mov.w	r3, #0
 8006ed0:	f7f9 fe16 	bl	8000b00 <__aeabi_uldivmod>
 8006ed4:	4602      	mov	r2, r0
 8006ed6:	460b      	mov	r3, r1
 8006ed8:	4613      	mov	r3, r2
 8006eda:	60fb      	str	r3, [r7, #12]
 8006edc:	e04a      	b.n	8006f74 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006ede:	4b31      	ldr	r3, [pc, #196]	; (8006fa4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006ee0:	685b      	ldr	r3, [r3, #4]
 8006ee2:	099b      	lsrs	r3, r3, #6
 8006ee4:	461a      	mov	r2, r3
 8006ee6:	f04f 0300 	mov.w	r3, #0
 8006eea:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006eee:	f04f 0100 	mov.w	r1, #0
 8006ef2:	ea02 0400 	and.w	r4, r2, r0
 8006ef6:	ea03 0501 	and.w	r5, r3, r1
 8006efa:	4620      	mov	r0, r4
 8006efc:	4629      	mov	r1, r5
 8006efe:	f04f 0200 	mov.w	r2, #0
 8006f02:	f04f 0300 	mov.w	r3, #0
 8006f06:	014b      	lsls	r3, r1, #5
 8006f08:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006f0c:	0142      	lsls	r2, r0, #5
 8006f0e:	4610      	mov	r0, r2
 8006f10:	4619      	mov	r1, r3
 8006f12:	1b00      	subs	r0, r0, r4
 8006f14:	eb61 0105 	sbc.w	r1, r1, r5
 8006f18:	f04f 0200 	mov.w	r2, #0
 8006f1c:	f04f 0300 	mov.w	r3, #0
 8006f20:	018b      	lsls	r3, r1, #6
 8006f22:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006f26:	0182      	lsls	r2, r0, #6
 8006f28:	1a12      	subs	r2, r2, r0
 8006f2a:	eb63 0301 	sbc.w	r3, r3, r1
 8006f2e:	f04f 0000 	mov.w	r0, #0
 8006f32:	f04f 0100 	mov.w	r1, #0
 8006f36:	00d9      	lsls	r1, r3, #3
 8006f38:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006f3c:	00d0      	lsls	r0, r2, #3
 8006f3e:	4602      	mov	r2, r0
 8006f40:	460b      	mov	r3, r1
 8006f42:	1912      	adds	r2, r2, r4
 8006f44:	eb45 0303 	adc.w	r3, r5, r3
 8006f48:	f04f 0000 	mov.w	r0, #0
 8006f4c:	f04f 0100 	mov.w	r1, #0
 8006f50:	0299      	lsls	r1, r3, #10
 8006f52:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8006f56:	0290      	lsls	r0, r2, #10
 8006f58:	4602      	mov	r2, r0
 8006f5a:	460b      	mov	r3, r1
 8006f5c:	4610      	mov	r0, r2
 8006f5e:	4619      	mov	r1, r3
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	461a      	mov	r2, r3
 8006f64:	f04f 0300 	mov.w	r3, #0
 8006f68:	f7f9 fdca 	bl	8000b00 <__aeabi_uldivmod>
 8006f6c:	4602      	mov	r2, r0
 8006f6e:	460b      	mov	r3, r1
 8006f70:	4613      	mov	r3, r2
 8006f72:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006f74:	4b0b      	ldr	r3, [pc, #44]	; (8006fa4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006f76:	685b      	ldr	r3, [r3, #4]
 8006f78:	0c1b      	lsrs	r3, r3, #16
 8006f7a:	f003 0303 	and.w	r3, r3, #3
 8006f7e:	3301      	adds	r3, #1
 8006f80:	005b      	lsls	r3, r3, #1
 8006f82:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8006f84:	68fa      	ldr	r2, [r7, #12]
 8006f86:	683b      	ldr	r3, [r7, #0]
 8006f88:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f8c:	60bb      	str	r3, [r7, #8]
      break;
 8006f8e:	e002      	b.n	8006f96 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006f90:	4b05      	ldr	r3, [pc, #20]	; (8006fa8 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8006f92:	60bb      	str	r3, [r7, #8]
      break;
 8006f94:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006f96:	68bb      	ldr	r3, [r7, #8]
}
 8006f98:	4618      	mov	r0, r3
 8006f9a:	3710      	adds	r7, #16
 8006f9c:	46bd      	mov	sp, r7
 8006f9e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8006fa2:	bf00      	nop
 8006fa4:	40023800 	.word	0x40023800
 8006fa8:	00f42400 	.word	0x00f42400
 8006fac:	007a1200 	.word	0x007a1200

08006fb0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006fb0:	b480      	push	{r7}
 8006fb2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006fb4:	4b02      	ldr	r3, [pc, #8]	; (8006fc0 <HAL_RCC_GetHCLKFreq+0x10>)
 8006fb6:	681b      	ldr	r3, [r3, #0]
}
 8006fb8:	4618      	mov	r0, r3
 8006fba:	46bd      	mov	sp, r7
 8006fbc:	bc80      	pop	{r7}
 8006fbe:	4770      	bx	lr
 8006fc0:	20000004 	.word	0x20000004

08006fc4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006fc4:	b580      	push	{r7, lr}
 8006fc6:	b082      	sub	sp, #8
 8006fc8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 8006fca:	f7ff fff1 	bl	8006fb0 <HAL_RCC_GetHCLKFreq>
 8006fce:	4601      	mov	r1, r0
 8006fd0:	4b0b      	ldr	r3, [pc, #44]	; (8007000 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8006fd2:	689b      	ldr	r3, [r3, #8]
 8006fd4:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8006fd8:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 8006fdc:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006fde:	687a      	ldr	r2, [r7, #4]
 8006fe0:	fa92 f2a2 	rbit	r2, r2
 8006fe4:	603a      	str	r2, [r7, #0]
  return result;
 8006fe6:	683a      	ldr	r2, [r7, #0]
 8006fe8:	fab2 f282 	clz	r2, r2
 8006fec:	b2d2      	uxtb	r2, r2
 8006fee:	40d3      	lsrs	r3, r2
 8006ff0:	4a04      	ldr	r2, [pc, #16]	; (8007004 <HAL_RCC_GetPCLK1Freq+0x40>)
 8006ff2:	5cd3      	ldrb	r3, [r2, r3]
 8006ff4:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006ff8:	4618      	mov	r0, r3
 8006ffa:	3708      	adds	r7, #8
 8006ffc:	46bd      	mov	sp, r7
 8006ffe:	bd80      	pop	{r7, pc}
 8007000:	40023800 	.word	0x40023800
 8007004:	080122e8 	.word	0x080122e8

08007008 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007008:	b580      	push	{r7, lr}
 800700a:	b082      	sub	sp, #8
 800700c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 800700e:	f7ff ffcf 	bl	8006fb0 <HAL_RCC_GetHCLKFreq>
 8007012:	4601      	mov	r1, r0
 8007014:	4b0b      	ldr	r3, [pc, #44]	; (8007044 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8007016:	689b      	ldr	r3, [r3, #8]
 8007018:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800701c:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 8007020:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007022:	687a      	ldr	r2, [r7, #4]
 8007024:	fa92 f2a2 	rbit	r2, r2
 8007028:	603a      	str	r2, [r7, #0]
  return result;
 800702a:	683a      	ldr	r2, [r7, #0]
 800702c:	fab2 f282 	clz	r2, r2
 8007030:	b2d2      	uxtb	r2, r2
 8007032:	40d3      	lsrs	r3, r2
 8007034:	4a04      	ldr	r2, [pc, #16]	; (8007048 <HAL_RCC_GetPCLK2Freq+0x40>)
 8007036:	5cd3      	ldrb	r3, [r2, r3]
 8007038:	fa21 f303 	lsr.w	r3, r1, r3
}
 800703c:	4618      	mov	r0, r3
 800703e:	3708      	adds	r7, #8
 8007040:	46bd      	mov	sp, r7
 8007042:	bd80      	pop	{r7, pc}
 8007044:	40023800 	.word	0x40023800
 8007048:	080122e8 	.word	0x080122e8

0800704c <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800704c:	b580      	push	{r7, lr}
 800704e:	b082      	sub	sp, #8
 8007050:	af00      	add	r7, sp, #0
 8007052:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	2b00      	cmp	r3, #0
 8007058:	d101      	bne.n	800705e <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800705a:	2301      	movs	r3, #1
 800705c:	e022      	b.n	80070a4 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007064:	b2db      	uxtb	r3, r3
 8007066:	2b00      	cmp	r3, #0
 8007068:	d105      	bne.n	8007076 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	2200      	movs	r2, #0
 800706e:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8007070:	6878      	ldr	r0, [r7, #4]
 8007072:	f7fa fe9b 	bl	8001dac <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	2203      	movs	r2, #3
 800707a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800707e:	6878      	ldr	r0, [r7, #4]
 8007080:	f000 f814 	bl	80070ac <HAL_SD_InitCard>
 8007084:	4603      	mov	r3, r0
 8007086:	2b00      	cmp	r3, #0
 8007088:	d001      	beq.n	800708e <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800708a:	2301      	movs	r3, #1
 800708c:	e00a      	b.n	80070a4 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	2200      	movs	r2, #0
 8007092:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	2200      	movs	r2, #0
 8007098:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	2201      	movs	r2, #1
 800709e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80070a2:	2300      	movs	r3, #0
}
 80070a4:	4618      	mov	r0, r3
 80070a6:	3708      	adds	r7, #8
 80070a8:	46bd      	mov	sp, r7
 80070aa:	bd80      	pop	{r7, pc}

080070ac <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 80070ac:	b5b0      	push	{r4, r5, r7, lr}
 80070ae:	b08e      	sub	sp, #56	; 0x38
 80070b0:	af04      	add	r7, sp, #16
 80070b2:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 80070b4:	2300      	movs	r3, #0
 80070b6:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 80070b8:	2300      	movs	r3, #0
 80070ba:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 80070bc:	2300      	movs	r3, #0
 80070be:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 80070c0:	2300      	movs	r3, #0
 80070c2:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 80070c4:	2300      	movs	r3, #0
 80070c6:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 80070c8:	2376      	movs	r3, #118	; 0x76
 80070ca:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681d      	ldr	r5, [r3, #0]
 80070d0:	466c      	mov	r4, sp
 80070d2:	f107 0314 	add.w	r3, r7, #20
 80070d6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80070da:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80070de:	f107 0308 	add.w	r3, r7, #8
 80070e2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80070e4:	4628      	mov	r0, r5
 80070e6:	f002 fb45 	bl	8009774 <SDIO_Init>
 80070ea:	4603      	mov	r3, r0
 80070ec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 80070f0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d001      	beq.n	80070fc <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 80070f8:	2301      	movs	r3, #1
 80070fa:	e031      	b.n	8007160 <HAL_SD_InitCard+0xb4>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 80070fc:	4b1a      	ldr	r3, [pc, #104]	; (8007168 <HAL_SD_InitCard+0xbc>)
 80070fe:	2200      	movs	r2, #0
 8007100:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	4618      	mov	r0, r3
 8007108:	f002 fb7a 	bl	8009800 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 800710c:	4b16      	ldr	r3, [pc, #88]	; (8007168 <HAL_SD_InitCard+0xbc>)
 800710e:	2201      	movs	r2, #1
 8007110:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8007112:	6878      	ldr	r0, [r7, #4]
 8007114:	f001 f8ee 	bl	80082f4 <SD_PowerON>
 8007118:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800711a:	6a3b      	ldr	r3, [r7, #32]
 800711c:	2b00      	cmp	r3, #0
 800711e:	d00b      	beq.n	8007138 <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	2201      	movs	r2, #1
 8007124:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800712c:	6a3b      	ldr	r3, [r7, #32]
 800712e:	431a      	orrs	r2, r3
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8007134:	2301      	movs	r3, #1
 8007136:	e013      	b.n	8007160 <HAL_SD_InitCard+0xb4>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8007138:	6878      	ldr	r0, [r7, #4]
 800713a:	f001 f80f 	bl	800815c <SD_InitCard>
 800713e:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007140:	6a3b      	ldr	r3, [r7, #32]
 8007142:	2b00      	cmp	r3, #0
 8007144:	d00b      	beq.n	800715e <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	2201      	movs	r2, #1
 800714a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007152:	6a3b      	ldr	r3, [r7, #32]
 8007154:	431a      	orrs	r2, r3
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800715a:	2301      	movs	r3, #1
 800715c:	e000      	b.n	8007160 <HAL_SD_InitCard+0xb4>
  }

  return HAL_OK;
 800715e:	2300      	movs	r3, #0
}
 8007160:	4618      	mov	r0, r3
 8007162:	3728      	adds	r7, #40	; 0x28
 8007164:	46bd      	mov	sp, r7
 8007166:	bdb0      	pop	{r4, r5, r7, pc}
 8007168:	422580a0 	.word	0x422580a0

0800716c <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 800716c:	b580      	push	{r7, lr}
 800716e:	b092      	sub	sp, #72	; 0x48
 8007170:	af00      	add	r7, sp, #0
 8007172:	60f8      	str	r0, [r7, #12]
 8007174:	60b9      	str	r1, [r7, #8]
 8007176:	607a      	str	r2, [r7, #4]
 8007178:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800717a:	f7fb fba3 	bl	80028c4 <HAL_GetTick>
 800717e:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8007184:	68bb      	ldr	r3, [r7, #8]
 8007186:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8007188:	68bb      	ldr	r3, [r7, #8]
 800718a:	2b00      	cmp	r3, #0
 800718c:	d107      	bne.n	800719e <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007192:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800719a:	2301      	movs	r3, #1
 800719c:	e1d9      	b.n	8007552 <HAL_SD_ReadBlocks+0x3e6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80071a4:	b2db      	uxtb	r3, r3
 80071a6:	2b01      	cmp	r3, #1
 80071a8:	f040 81cc 	bne.w	8007544 <HAL_SD_ReadBlocks+0x3d8>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	2200      	movs	r2, #0
 80071b0:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80071b2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80071b4:	683b      	ldr	r3, [r7, #0]
 80071b6:	441a      	add	r2, r3
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80071bc:	429a      	cmp	r2, r3
 80071be:	d907      	bls.n	80071d0 <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071c4:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 80071cc:	2301      	movs	r3, #1
 80071ce:	e1c0      	b.n	8007552 <HAL_SD_ReadBlocks+0x3e6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	2203      	movs	r2, #3
 80071d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	2200      	movs	r2, #0
 80071de:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80071e4:	2b01      	cmp	r3, #1
 80071e6:	d002      	beq.n	80071ee <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 80071e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071ea:	025b      	lsls	r3, r3, #9
 80071ec:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80071f6:	4618      	mov	r0, r3
 80071f8:	f002 fb90 	bl	800991c <SDMMC_CmdBlockLength>
 80071fc:	6478      	str	r0, [r7, #68]	; 0x44
    if(errorstate != HAL_SD_ERROR_NONE)
 80071fe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007200:	2b00      	cmp	r3, #0
 8007202:	d00f      	beq.n	8007224 <HAL_SD_ReadBlocks+0xb8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	4a9b      	ldr	r2, [pc, #620]	; (8007478 <HAL_SD_ReadBlocks+0x30c>)
 800720a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007210:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007212:	431a      	orrs	r2, r3
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	2201      	movs	r2, #1
 800721c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8007220:	2301      	movs	r3, #1
 8007222:	e196      	b.n	8007552 <HAL_SD_ReadBlocks+0x3e6>
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8007224:	f04f 33ff 	mov.w	r3, #4294967295
 8007228:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 800722a:	683b      	ldr	r3, [r7, #0]
 800722c:	025b      	lsls	r3, r3, #9
 800722e:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8007230:	2390      	movs	r3, #144	; 0x90
 8007232:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8007234:	2302      	movs	r3, #2
 8007236:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8007238:	2300      	movs	r3, #0
 800723a:	627b      	str	r3, [r7, #36]	; 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 800723c:	2301      	movs	r3, #1
 800723e:	62bb      	str	r3, [r7, #40]	; 0x28
    (void)SDIO_ConfigData(hsd->Instance, &config);
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	f107 0214 	add.w	r2, r7, #20
 8007248:	4611      	mov	r1, r2
 800724a:	4618      	mov	r0, r3
 800724c:	f002 fb3b 	bl	80098c6 <SDIO_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 8007250:	683b      	ldr	r3, [r7, #0]
 8007252:	2b01      	cmp	r3, #1
 8007254:	d90a      	bls.n	800726c <HAL_SD_ReadBlocks+0x100>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	2202      	movs	r2, #2
 800725a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007262:	4618      	mov	r0, r3
 8007264:	f002 fb9e 	bl	80099a4 <SDMMC_CmdReadMultiBlock>
 8007268:	6478      	str	r0, [r7, #68]	; 0x44
 800726a:	e009      	b.n	8007280 <HAL_SD_ReadBlocks+0x114>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	2201      	movs	r2, #1
 8007270:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007278:	4618      	mov	r0, r3
 800727a:	f002 fb71 	bl	8009960 <SDMMC_CmdReadSingleBlock>
 800727e:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8007280:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007282:	2b00      	cmp	r3, #0
 8007284:	d012      	beq.n	80072ac <HAL_SD_ReadBlocks+0x140>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	4a7b      	ldr	r2, [pc, #492]	; (8007478 <HAL_SD_ReadBlocks+0x30c>)
 800728c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007292:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007294:	431a      	orrs	r2, r3
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	2201      	movs	r2, #1
 800729e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	2200      	movs	r2, #0
 80072a6:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80072a8:	2301      	movs	r3, #1
 80072aa:	e152      	b.n	8007552 <HAL_SD_ReadBlocks+0x3e6>
    }

    /* Poll on SDIO flags */
    dataremaining = config.DataLength;
 80072ac:	69bb      	ldr	r3, [r7, #24]
 80072ae:	63fb      	str	r3, [r7, #60]	; 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 80072b0:	e061      	b.n	8007376 <HAL_SD_ReadBlocks+0x20a>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) && (dataremaining > 0U))
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80072b8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d03c      	beq.n	800733a <HAL_SD_ReadBlocks+0x1ce>
 80072c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d039      	beq.n	800733a <HAL_SD_ReadBlocks+0x1ce>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 80072c6:	2300      	movs	r3, #0
 80072c8:	643b      	str	r3, [r7, #64]	; 0x40
 80072ca:	e033      	b.n	8007334 <HAL_SD_ReadBlocks+0x1c8>
        {
          data = SDIO_ReadFIFO(hsd->Instance);
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	4618      	mov	r0, r3
 80072d2:	f002 fa79 	bl	80097c8 <SDIO_ReadFIFO>
 80072d6:	62f8      	str	r0, [r7, #44]	; 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 80072d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072da:	b2da      	uxtb	r2, r3
 80072dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80072de:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80072e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80072e2:	3301      	adds	r3, #1
 80072e4:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80072e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80072e8:	3b01      	subs	r3, #1
 80072ea:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 80072ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072ee:	0a1b      	lsrs	r3, r3, #8
 80072f0:	b2da      	uxtb	r2, r3
 80072f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80072f4:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80072f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80072f8:	3301      	adds	r3, #1
 80072fa:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80072fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80072fe:	3b01      	subs	r3, #1
 8007300:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8007302:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007304:	0c1b      	lsrs	r3, r3, #16
 8007306:	b2da      	uxtb	r2, r3
 8007308:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800730a:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800730c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800730e:	3301      	adds	r3, #1
 8007310:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8007312:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007314:	3b01      	subs	r3, #1
 8007316:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8007318:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800731a:	0e1b      	lsrs	r3, r3, #24
 800731c:	b2da      	uxtb	r2, r3
 800731e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007320:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8007322:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007324:	3301      	adds	r3, #1
 8007326:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8007328:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800732a:	3b01      	subs	r3, #1
 800732c:	63fb      	str	r3, [r7, #60]	; 0x3c
        for(count = 0U; count < 8U; count++)
 800732e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007330:	3301      	adds	r3, #1
 8007332:	643b      	str	r3, [r7, #64]	; 0x40
 8007334:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007336:	2b07      	cmp	r3, #7
 8007338:	d9c8      	bls.n	80072cc <HAL_SD_ReadBlocks+0x160>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 800733a:	f7fb fac3 	bl	80028c4 <HAL_GetTick>
 800733e:	4602      	mov	r2, r0
 8007340:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007342:	1ad3      	subs	r3, r2, r3
 8007344:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007346:	429a      	cmp	r2, r3
 8007348:	d902      	bls.n	8007350 <HAL_SD_ReadBlocks+0x1e4>
 800734a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800734c:	2b00      	cmp	r3, #0
 800734e:	d112      	bne.n	8007376 <HAL_SD_ReadBlocks+0x20a>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	4a48      	ldr	r2, [pc, #288]	; (8007478 <HAL_SD_ReadBlocks+0x30c>)
 8007356:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800735c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	2201      	movs	r2, #1
 8007368:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	2200      	movs	r2, #0
 8007370:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 8007372:	2303      	movs	r3, #3
 8007374:	e0ed      	b.n	8007552 <HAL_SD_ReadBlocks+0x3e6>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800737c:	f240 332a 	movw	r3, #810	; 0x32a
 8007380:	4013      	ands	r3, r2
 8007382:	2b00      	cmp	r3, #0
 8007384:	d095      	beq.n	80072b2 <HAL_SD_ReadBlocks+0x146>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800738c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007390:	2b00      	cmp	r3, #0
 8007392:	d022      	beq.n	80073da <HAL_SD_ReadBlocks+0x26e>
 8007394:	683b      	ldr	r3, [r7, #0]
 8007396:	2b01      	cmp	r3, #1
 8007398:	d91f      	bls.n	80073da <HAL_SD_ReadBlocks+0x26e>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800739e:	2b03      	cmp	r3, #3
 80073a0:	d01b      	beq.n	80073da <HAL_SD_ReadBlocks+0x26e>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	4618      	mov	r0, r3
 80073a8:	f002 fb62 	bl	8009a70 <SDMMC_CmdStopTransfer>
 80073ac:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 80073ae:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d012      	beq.n	80073da <HAL_SD_ReadBlocks+0x26e>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	4a2f      	ldr	r2, [pc, #188]	; (8007478 <HAL_SD_ReadBlocks+0x30c>)
 80073ba:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80073c0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80073c2:	431a      	orrs	r2, r3
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	2201      	movs	r2, #1
 80073cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	2200      	movs	r2, #0
 80073d4:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 80073d6:	2301      	movs	r3, #1
 80073d8:	e0bb      	b.n	8007552 <HAL_SD_ReadBlocks+0x3e6>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80073e0:	f003 0308 	and.w	r3, r3, #8
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d012      	beq.n	800740e <HAL_SD_ReadBlocks+0x2a2>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	4a22      	ldr	r2, [pc, #136]	; (8007478 <HAL_SD_ReadBlocks+0x30c>)
 80073ee:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073f4:	f043 0208 	orr.w	r2, r3, #8
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	2201      	movs	r2, #1
 8007400:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	2200      	movs	r2, #0
 8007408:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800740a:	2301      	movs	r3, #1
 800740c:	e0a1      	b.n	8007552 <HAL_SD_ReadBlocks+0x3e6>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007414:	f003 0302 	and.w	r3, r3, #2
 8007418:	2b00      	cmp	r3, #0
 800741a:	d012      	beq.n	8007442 <HAL_SD_ReadBlocks+0x2d6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	4a15      	ldr	r2, [pc, #84]	; (8007478 <HAL_SD_ReadBlocks+0x30c>)
 8007422:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007428:	f043 0202 	orr.w	r2, r3, #2
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	2201      	movs	r2, #1
 8007434:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	2200      	movs	r2, #0
 800743c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800743e:	2301      	movs	r3, #1
 8007440:	e087      	b.n	8007552 <HAL_SD_ReadBlocks+0x3e6>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007448:	f003 0320 	and.w	r3, r3, #32
 800744c:	2b00      	cmp	r3, #0
 800744e:	d064      	beq.n	800751a <HAL_SD_ReadBlocks+0x3ae>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	4a08      	ldr	r2, [pc, #32]	; (8007478 <HAL_SD_ReadBlocks+0x30c>)
 8007456:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800745c:	f043 0220 	orr.w	r2, r3, #32
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	2201      	movs	r2, #1
 8007468:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	2200      	movs	r2, #0
 8007470:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8007472:	2301      	movs	r3, #1
 8007474:	e06d      	b.n	8007552 <HAL_SD_ReadBlocks+0x3e6>
 8007476:	bf00      	nop
 8007478:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	4618      	mov	r0, r3
 8007482:	f002 f9a1 	bl	80097c8 <SDIO_ReadFIFO>
 8007486:	62f8      	str	r0, [r7, #44]	; 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 8007488:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800748a:	b2da      	uxtb	r2, r3
 800748c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800748e:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8007490:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007492:	3301      	adds	r3, #1
 8007494:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8007496:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007498:	3b01      	subs	r3, #1
 800749a:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 800749c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800749e:	0a1b      	lsrs	r3, r3, #8
 80074a0:	b2da      	uxtb	r2, r3
 80074a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80074a4:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 80074a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80074a8:	3301      	adds	r3, #1
 80074aa:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 80074ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80074ae:	3b01      	subs	r3, #1
 80074b0:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 80074b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80074b4:	0c1b      	lsrs	r3, r3, #16
 80074b6:	b2da      	uxtb	r2, r3
 80074b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80074ba:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 80074bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80074be:	3301      	adds	r3, #1
 80074c0:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 80074c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80074c4:	3b01      	subs	r3, #1
 80074c6:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 80074c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80074ca:	0e1b      	lsrs	r3, r3, #24
 80074cc:	b2da      	uxtb	r2, r3
 80074ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80074d0:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 80074d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80074d4:	3301      	adds	r3, #1
 80074d6:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 80074d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80074da:	3b01      	subs	r3, #1
 80074dc:	63fb      	str	r3, [r7, #60]	; 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80074de:	f7fb f9f1 	bl	80028c4 <HAL_GetTick>
 80074e2:	4602      	mov	r2, r0
 80074e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074e6:	1ad3      	subs	r3, r2, r3
 80074e8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80074ea:	429a      	cmp	r2, r3
 80074ec:	d902      	bls.n	80074f4 <HAL_SD_ReadBlocks+0x388>
 80074ee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d112      	bne.n	800751a <HAL_SD_ReadBlocks+0x3ae>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	4a18      	ldr	r2, [pc, #96]	; (800755c <HAL_SD_ReadBlocks+0x3f0>)
 80074fa:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007500:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	2201      	movs	r2, #1
 800750c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	2200      	movs	r2, #0
 8007514:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 8007516:	2301      	movs	r3, #1
 8007518:	e01b      	b.n	8007552 <HAL_SD_ReadBlocks+0x3e6>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007520:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007524:	2b00      	cmp	r3, #0
 8007526:	d002      	beq.n	800752e <HAL_SD_ReadBlocks+0x3c2>
 8007528:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800752a:	2b00      	cmp	r3, #0
 800752c:	d1a6      	bne.n	800747c <HAL_SD_ReadBlocks+0x310>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	f240 523a 	movw	r2, #1338	; 0x53a
 8007536:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	2201      	movs	r2, #1
 800753c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8007540:	2300      	movs	r3, #0
 8007542:	e006      	b.n	8007552 <HAL_SD_ReadBlocks+0x3e6>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007548:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8007550:	2301      	movs	r3, #1
  }
}
 8007552:	4618      	mov	r0, r3
 8007554:	3748      	adds	r7, #72	; 0x48
 8007556:	46bd      	mov	sp, r7
 8007558:	bd80      	pop	{r7, pc}
 800755a:	bf00      	nop
 800755c:	004005ff 	.word	0x004005ff

08007560 <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8007560:	b580      	push	{r7, lr}
 8007562:	b092      	sub	sp, #72	; 0x48
 8007564:	af00      	add	r7, sp, #0
 8007566:	60f8      	str	r0, [r7, #12]
 8007568:	60b9      	str	r1, [r7, #8]
 800756a:	607a      	str	r2, [r7, #4]
 800756c:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800756e:	f7fb f9a9 	bl	80028c4 <HAL_GetTick>
 8007572:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8007578:	68bb      	ldr	r3, [r7, #8]
 800757a:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 800757c:	68bb      	ldr	r3, [r7, #8]
 800757e:	2b00      	cmp	r3, #0
 8007580:	d107      	bne.n	8007592 <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007586:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800758e:	2301      	movs	r3, #1
 8007590:	e184      	b.n	800789c <HAL_SD_WriteBlocks+0x33c>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007598:	b2db      	uxtb	r3, r3
 800759a:	2b01      	cmp	r3, #1
 800759c:	f040 8177 	bne.w	800788e <HAL_SD_WriteBlocks+0x32e>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	2200      	movs	r2, #0
 80075a4:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80075a6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80075a8:	683b      	ldr	r3, [r7, #0]
 80075aa:	441a      	add	r2, r3
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80075b0:	429a      	cmp	r2, r3
 80075b2:	d907      	bls.n	80075c4 <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075b8:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 80075c0:	2301      	movs	r3, #1
 80075c2:	e16b      	b.n	800789c <HAL_SD_WriteBlocks+0x33c>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	2203      	movs	r2, #3
 80075c8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	2200      	movs	r2, #0
 80075d2:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80075d8:	2b01      	cmp	r3, #1
 80075da:	d002      	beq.n	80075e2 <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 80075dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075de:	025b      	lsls	r3, r3, #9
 80075e0:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80075ea:	4618      	mov	r0, r3
 80075ec:	f002 f996 	bl	800991c <SDMMC_CmdBlockLength>
 80075f0:	6478      	str	r0, [r7, #68]	; 0x44
    if(errorstate != HAL_SD_ERROR_NONE)
 80075f2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d00f      	beq.n	8007618 <HAL_SD_WriteBlocks+0xb8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	4a9d      	ldr	r2, [pc, #628]	; (8007874 <HAL_SD_WriteBlocks+0x314>)
 80075fe:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007604:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007606:	431a      	orrs	r2, r3
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	2201      	movs	r2, #1
 8007610:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8007614:	2301      	movs	r3, #1
 8007616:	e141      	b.n	800789c <HAL_SD_WriteBlocks+0x33c>
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8007618:	f04f 33ff 	mov.w	r3, #4294967295
 800761c:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 800761e:	683b      	ldr	r3, [r7, #0]
 8007620:	025b      	lsls	r3, r3, #9
 8007622:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8007624:	2390      	movs	r3, #144	; 0x90
 8007626:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8007628:	2300      	movs	r3, #0
 800762a:	627b      	str	r3, [r7, #36]	; 0x24
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800762c:	2300      	movs	r3, #0
 800762e:	62bb      	str	r3, [r7, #40]	; 0x28
    config.DPSM          = SDIO_DPSM_ENABLE;
 8007630:	2301      	movs	r3, #1
 8007632:	62fb      	str	r3, [r7, #44]	; 0x2c
    (void)SDIO_ConfigData(hsd->Instance, &config);
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	f107 0218 	add.w	r2, r7, #24
 800763c:	4611      	mov	r1, r2
 800763e:	4618      	mov	r0, r3
 8007640:	f002 f941 	bl	80098c6 <SDIO_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8007644:	683b      	ldr	r3, [r7, #0]
 8007646:	2b01      	cmp	r3, #1
 8007648:	d90a      	bls.n	8007660 <HAL_SD_WriteBlocks+0x100>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	2220      	movs	r2, #32
 800764e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007656:	4618      	mov	r0, r3
 8007658:	f002 f9e8 	bl	8009a2c <SDMMC_CmdWriteMultiBlock>
 800765c:	6478      	str	r0, [r7, #68]	; 0x44
 800765e:	e009      	b.n	8007674 <HAL_SD_WriteBlocks+0x114>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	2210      	movs	r2, #16
 8007664:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800766c:	4618      	mov	r0, r3
 800766e:	f002 f9bb 	bl	80099e8 <SDMMC_CmdWriteSingleBlock>
 8007672:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8007674:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007676:	2b00      	cmp	r3, #0
 8007678:	d012      	beq.n	80076a0 <HAL_SD_WriteBlocks+0x140>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	4a7d      	ldr	r2, [pc, #500]	; (8007874 <HAL_SD_WriteBlocks+0x314>)
 8007680:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007686:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007688:	431a      	orrs	r2, r3
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	2201      	movs	r2, #1
 8007692:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	2200      	movs	r2, #0
 800769a:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800769c:	2301      	movs	r3, #1
 800769e:	e0fd      	b.n	800789c <HAL_SD_WriteBlocks+0x33c>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 80076a0:	69fb      	ldr	r3, [r7, #28]
 80076a2:	63fb      	str	r3, [r7, #60]	; 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 80076a4:	e065      	b.n	8007772 <HAL_SD_WriteBlocks+0x212>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) && (dataremaining > 0U))
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80076ac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d040      	beq.n	8007736 <HAL_SD_WriteBlocks+0x1d6>
 80076b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d03d      	beq.n	8007736 <HAL_SD_WriteBlocks+0x1d6>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 80076ba:	2300      	movs	r3, #0
 80076bc:	643b      	str	r3, [r7, #64]	; 0x40
 80076be:	e037      	b.n	8007730 <HAL_SD_WriteBlocks+0x1d0>
        {
          data = (uint32_t)(*tempbuff);
 80076c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80076c2:	781b      	ldrb	r3, [r3, #0]
 80076c4:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80076c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80076c8:	3301      	adds	r3, #1
 80076ca:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80076cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80076ce:	3b01      	subs	r3, #1
 80076d0:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 80076d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80076d4:	781b      	ldrb	r3, [r3, #0]
 80076d6:	021a      	lsls	r2, r3, #8
 80076d8:	697b      	ldr	r3, [r7, #20]
 80076da:	4313      	orrs	r3, r2
 80076dc:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80076de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80076e0:	3301      	adds	r3, #1
 80076e2:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80076e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80076e6:	3b01      	subs	r3, #1
 80076e8:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 80076ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80076ec:	781b      	ldrb	r3, [r3, #0]
 80076ee:	041a      	lsls	r2, r3, #16
 80076f0:	697b      	ldr	r3, [r7, #20]
 80076f2:	4313      	orrs	r3, r2
 80076f4:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80076f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80076f8:	3301      	adds	r3, #1
 80076fa:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80076fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80076fe:	3b01      	subs	r3, #1
 8007700:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 8007702:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007704:	781b      	ldrb	r3, [r3, #0]
 8007706:	061a      	lsls	r2, r3, #24
 8007708:	697b      	ldr	r3, [r7, #20]
 800770a:	4313      	orrs	r3, r2
 800770c:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800770e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007710:	3301      	adds	r3, #1
 8007712:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8007714:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007716:	3b01      	subs	r3, #1
 8007718:	63fb      	str	r3, [r7, #60]	; 0x3c
          (void)SDIO_WriteFIFO(hsd->Instance, &data);
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	f107 0214 	add.w	r2, r7, #20
 8007722:	4611      	mov	r1, r2
 8007724:	4618      	mov	r0, r3
 8007726:	f002 f85b 	bl	80097e0 <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 800772a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800772c:	3301      	adds	r3, #1
 800772e:	643b      	str	r3, [r7, #64]	; 0x40
 8007730:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007732:	2b07      	cmp	r3, #7
 8007734:	d9c4      	bls.n	80076c0 <HAL_SD_WriteBlocks+0x160>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8007736:	f7fb f8c5 	bl	80028c4 <HAL_GetTick>
 800773a:	4602      	mov	r2, r0
 800773c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800773e:	1ad3      	subs	r3, r2, r3
 8007740:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007742:	429a      	cmp	r2, r3
 8007744:	d902      	bls.n	800774c <HAL_SD_WriteBlocks+0x1ec>
 8007746:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007748:	2b00      	cmp	r3, #0
 800774a:	d112      	bne.n	8007772 <HAL_SD_WriteBlocks+0x212>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	4a48      	ldr	r2, [pc, #288]	; (8007874 <HAL_SD_WriteBlocks+0x314>)
 8007752:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007758:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800775a:	431a      	orrs	r2, r3
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	2201      	movs	r2, #1
 8007764:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	2200      	movs	r2, #0
 800776c:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 800776e:	2303      	movs	r3, #3
 8007770:	e094      	b.n	800789c <HAL_SD_WriteBlocks+0x33c>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007778:	f240 331a 	movw	r3, #794	; 0x31a
 800777c:	4013      	ands	r3, r2
 800777e:	2b00      	cmp	r3, #0
 8007780:	d091      	beq.n	80076a6 <HAL_SD_WriteBlocks+0x146>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007788:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800778c:	2b00      	cmp	r3, #0
 800778e:	d022      	beq.n	80077d6 <HAL_SD_WriteBlocks+0x276>
 8007790:	683b      	ldr	r3, [r7, #0]
 8007792:	2b01      	cmp	r3, #1
 8007794:	d91f      	bls.n	80077d6 <HAL_SD_WriteBlocks+0x276>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800779a:	2b03      	cmp	r3, #3
 800779c:	d01b      	beq.n	80077d6 <HAL_SD_WriteBlocks+0x276>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	4618      	mov	r0, r3
 80077a4:	f002 f964 	bl	8009a70 <SDMMC_CmdStopTransfer>
 80077a8:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 80077aa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d012      	beq.n	80077d6 <HAL_SD_WriteBlocks+0x276>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	4a2f      	ldr	r2, [pc, #188]	; (8007874 <HAL_SD_WriteBlocks+0x314>)
 80077b6:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80077bc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80077be:	431a      	orrs	r2, r3
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	2201      	movs	r2, #1
 80077c8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	2200      	movs	r2, #0
 80077d0:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 80077d2:	2301      	movs	r3, #1
 80077d4:	e062      	b.n	800789c <HAL_SD_WriteBlocks+0x33c>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80077dc:	f003 0308 	and.w	r3, r3, #8
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d012      	beq.n	800780a <HAL_SD_WriteBlocks+0x2aa>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	4a22      	ldr	r2, [pc, #136]	; (8007874 <HAL_SD_WriteBlocks+0x314>)
 80077ea:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077f0:	f043 0208 	orr.w	r2, r3, #8
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	2201      	movs	r2, #1
 80077fc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	2200      	movs	r2, #0
 8007804:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8007806:	2301      	movs	r3, #1
 8007808:	e048      	b.n	800789c <HAL_SD_WriteBlocks+0x33c>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007810:	f003 0302 	and.w	r3, r3, #2
 8007814:	2b00      	cmp	r3, #0
 8007816:	d012      	beq.n	800783e <HAL_SD_WriteBlocks+0x2de>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	4a15      	ldr	r2, [pc, #84]	; (8007874 <HAL_SD_WriteBlocks+0x314>)
 800781e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007824:	f043 0202 	orr.w	r2, r3, #2
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	2201      	movs	r2, #1
 8007830:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	2200      	movs	r2, #0
 8007838:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800783a:	2301      	movs	r3, #1
 800783c:	e02e      	b.n	800789c <HAL_SD_WriteBlocks+0x33c>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007844:	f003 0310 	and.w	r3, r3, #16
 8007848:	2b00      	cmp	r3, #0
 800784a:	d015      	beq.n	8007878 <HAL_SD_WriteBlocks+0x318>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	4a08      	ldr	r2, [pc, #32]	; (8007874 <HAL_SD_WriteBlocks+0x314>)
 8007852:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007858:	f043 0210 	orr.w	r2, r3, #16
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	2201      	movs	r2, #1
 8007864:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	2200      	movs	r2, #0
 800786c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800786e:	2301      	movs	r3, #1
 8007870:	e014      	b.n	800789c <HAL_SD_WriteBlocks+0x33c>
 8007872:	bf00      	nop
 8007874:	004005ff 	.word	0x004005ff
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	f240 523a 	movw	r2, #1338	; 0x53a
 8007880:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	2201      	movs	r2, #1
 8007886:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 800788a:	2300      	movs	r3, #0
 800788c:	e006      	b.n	800789c <HAL_SD_WriteBlocks+0x33c>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007892:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800789a:	2301      	movs	r3, #1
  }
}
 800789c:	4618      	mov	r0, r3
 800789e:	3748      	adds	r7, #72	; 0x48
 80078a0:	46bd      	mov	sp, r7
 80078a2:	bd80      	pop	{r7, pc}

080078a4 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 80078a4:	b580      	push	{r7, lr}
 80078a6:	b084      	sub	sp, #16
 80078a8:	af00      	add	r7, sp, #0
 80078aa:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078b0:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80078b8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d008      	beq.n	80078d2 <HAL_SD_IRQHandler+0x2e>
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	f003 0308 	and.w	r3, r3, #8
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d003      	beq.n	80078d2 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 80078ca:	6878      	ldr	r0, [r7, #4]
 80078cc:	f000 ff28 	bl	8008720 <SD_Read_IT>
 80078d0:	e157      	b.n	8007b82 <HAL_SD_IRQHandler+0x2de>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80078d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80078dc:	2b00      	cmp	r3, #0
 80078de:	f000 808f 	beq.w	8007a00 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80078ea:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80078f2:	687a      	ldr	r2, [r7, #4]
 80078f4:	6812      	ldr	r2, [r2, #0]
 80078f6:	f423 4341 	bic.w	r3, r3, #49408	; 0xc100
 80078fa:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 80078fe:	63d3      	str	r3, [r2, #60]	; 0x3c
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	f022 0201 	bic.w	r2, r2, #1
 800790e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	f003 0308 	and.w	r3, r3, #8
 8007916:	2b00      	cmp	r3, #0
 8007918:	d039      	beq.n	800798e <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	f003 0302 	and.w	r3, r3, #2
 8007920:	2b00      	cmp	r3, #0
 8007922:	d104      	bne.n	800792e <HAL_SD_IRQHandler+0x8a>
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	f003 0320 	and.w	r3, r3, #32
 800792a:	2b00      	cmp	r3, #0
 800792c:	d011      	beq.n	8007952 <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	4618      	mov	r0, r3
 8007934:	f002 f89c 	bl	8009a70 <SDMMC_CmdStopTransfer>
 8007938:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800793a:	68bb      	ldr	r3, [r7, #8]
 800793c:	2b00      	cmp	r3, #0
 800793e:	d008      	beq.n	8007952 <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007944:	68bb      	ldr	r3, [r7, #8]
 8007946:	431a      	orrs	r2, r3
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 800794c:	6878      	ldr	r0, [r7, #4]
 800794e:	f000 f921 	bl	8007b94 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	f240 523a 	movw	r2, #1338	; 0x53a
 800795a:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	2201      	movs	r2, #1
 8007960:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	2200      	movs	r2, #0
 8007968:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	f003 0301 	and.w	r3, r3, #1
 8007970:	2b00      	cmp	r3, #0
 8007972:	d104      	bne.n	800797e <HAL_SD_IRQHandler+0xda>
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	f003 0302 	and.w	r3, r3, #2
 800797a:	2b00      	cmp	r3, #0
 800797c:	d003      	beq.n	8007986 <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800797e:	6878      	ldr	r0, [r7, #4]
 8007980:	f004 f8c8 	bl	800bb14 <HAL_SD_RxCpltCallback>
 8007984:	e0fd      	b.n	8007b82 <HAL_SD_IRQHandler+0x2de>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8007986:	6878      	ldr	r0, [r7, #4]
 8007988:	f004 f8ba 	bl	800bb00 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800798c:	e0f9      	b.n	8007b82 <HAL_SD_IRQHandler+0x2de>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007994:	2b00      	cmp	r3, #0
 8007996:	f000 80f4 	beq.w	8007b82 <HAL_SD_IRQHandler+0x2de>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	f003 0320 	and.w	r3, r3, #32
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d011      	beq.n	80079c8 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	4618      	mov	r0, r3
 80079aa:	f002 f861 	bl	8009a70 <SDMMC_CmdStopTransfer>
 80079ae:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 80079b0:	68bb      	ldr	r3, [r7, #8]
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d008      	beq.n	80079c8 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80079ba:	68bb      	ldr	r3, [r7, #8]
 80079bc:	431a      	orrs	r2, r3
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 80079c2:	6878      	ldr	r0, [r7, #4]
 80079c4:	f000 f8e6 	bl	8007b94 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	f003 0301 	and.w	r3, r3, #1
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	f040 80d7 	bne.w	8007b82 <HAL_SD_IRQHandler+0x2de>
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	f003 0302 	and.w	r3, r3, #2
 80079da:	2b00      	cmp	r3, #0
 80079dc:	f040 80d1 	bne.w	8007b82 <HAL_SD_IRQHandler+0x2de>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	f022 0208 	bic.w	r2, r2, #8
 80079ee:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	2201      	movs	r2, #1
 80079f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 80079f8:	6878      	ldr	r0, [r7, #4]
 80079fa:	f004 f881 	bl	800bb00 <HAL_SD_TxCpltCallback>
}
 80079fe:	e0c0      	b.n	8007b82 <HAL_SD_IRQHandler+0x2de>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a06:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d008      	beq.n	8007a20 <HAL_SD_IRQHandler+0x17c>
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	f003 0308 	and.w	r3, r3, #8
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d003      	beq.n	8007a20 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 8007a18:	6878      	ldr	r0, [r7, #4]
 8007a1a:	f000 fed2 	bl	80087c2 <SD_Write_IT>
 8007a1e:	e0b0      	b.n	8007b82 <HAL_SD_IRQHandler+0x2de>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR) != RESET)
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a26:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	f000 80a9 	beq.w	8007b82 <HAL_SD_IRQHandler+0x2de>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a36:	f003 0302 	and.w	r3, r3, #2
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d005      	beq.n	8007a4a <HAL_SD_IRQHandler+0x1a6>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a42:	f043 0202 	orr.w	r2, r3, #2
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a50:	f003 0308 	and.w	r3, r3, #8
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d005      	beq.n	8007a64 <HAL_SD_IRQHandler+0x1c0>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a5c:	f043 0208 	orr.w	r2, r3, #8
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a6a:	f003 0320 	and.w	r3, r3, #32
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d005      	beq.n	8007a7e <HAL_SD_IRQHandler+0x1da>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a76:	f043 0220 	orr.w	r2, r3, #32
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a84:	f003 0310 	and.w	r3, r3, #16
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d005      	beq.n	8007a98 <HAL_SD_IRQHandler+0x1f4>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a90:	f043 0210 	orr.w	r2, r3, #16
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	f240 723a 	movw	r2, #1850	; 0x73a
 8007aa0:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007aa8:	687a      	ldr	r2, [r7, #4]
 8007aaa:	6812      	ldr	r2, [r2, #0]
 8007aac:	f423 734e 	bic.w	r3, r3, #824	; 0x338
 8007ab0:	f023 0302 	bic.w	r3, r3, #2
 8007ab4:	63d3      	str	r3, [r2, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	4618      	mov	r0, r3
 8007abc:	f001 ffd8 	bl	8009a70 <SDMMC_CmdStopTransfer>
 8007ac0:	4602      	mov	r2, r0
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ac6:	431a      	orrs	r2, r3
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	f003 0308 	and.w	r3, r3, #8
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d00a      	beq.n	8007aec <HAL_SD_IRQHandler+0x248>
      hsd->State = HAL_SD_STATE_READY;
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	2201      	movs	r2, #1
 8007ada:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	2200      	movs	r2, #0
 8007ae2:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 8007ae4:	6878      	ldr	r0, [r7, #4]
 8007ae6:	f000 f855 	bl	8007b94 <HAL_SD_ErrorCallback>
}
 8007aea:	e04a      	b.n	8007b82 <HAL_SD_IRQHandler+0x2de>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d045      	beq.n	8007b82 <HAL_SD_IRQHandler+0x2de>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	f003 0310 	and.w	r3, r3, #16
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d104      	bne.n	8007b0a <HAL_SD_IRQHandler+0x266>
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	f003 0320 	and.w	r3, r3, #32
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d011      	beq.n	8007b2e <HAL_SD_IRQHandler+0x28a>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007b0e:	4a1f      	ldr	r2, [pc, #124]	; (8007b8c <HAL_SD_IRQHandler+0x2e8>)
 8007b10:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007b16:	4618      	mov	r0, r3
 8007b18:	f7fc fc8e 	bl	8004438 <HAL_DMA_Abort_IT>
 8007b1c:	4603      	mov	r3, r0
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d02f      	beq.n	8007b82 <HAL_SD_IRQHandler+0x2de>
          SD_DMATxAbort(hsd->hdmatx);
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007b26:	4618      	mov	r0, r3
 8007b28:	f000 faaa 	bl	8008080 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8007b2c:	e029      	b.n	8007b82 <HAL_SD_IRQHandler+0x2de>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	f003 0301 	and.w	r3, r3, #1
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d104      	bne.n	8007b42 <HAL_SD_IRQHandler+0x29e>
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	f003 0302 	and.w	r3, r3, #2
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d011      	beq.n	8007b66 <HAL_SD_IRQHandler+0x2c2>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b46:	4a12      	ldr	r2, [pc, #72]	; (8007b90 <HAL_SD_IRQHandler+0x2ec>)
 8007b48:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b4e:	4618      	mov	r0, r3
 8007b50:	f7fc fc72 	bl	8004438 <HAL_DMA_Abort_IT>
 8007b54:	4603      	mov	r3, r0
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d013      	beq.n	8007b82 <HAL_SD_IRQHandler+0x2de>
          SD_DMARxAbort(hsd->hdmarx);
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b5e:	4618      	mov	r0, r3
 8007b60:	f000 fac5 	bl	80080ee <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8007b64:	e00d      	b.n	8007b82 <HAL_SD_IRQHandler+0x2de>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	2200      	movs	r2, #0
 8007b6a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	2201      	movs	r2, #1
 8007b70:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	2200      	movs	r2, #0
 8007b78:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 8007b7a:	6878      	ldr	r0, [r7, #4]
 8007b7c:	f003 ffb6 	bl	800baec <HAL_SD_AbortCallback>
}
 8007b80:	e7ff      	b.n	8007b82 <HAL_SD_IRQHandler+0x2de>
 8007b82:	bf00      	nop
 8007b84:	3710      	adds	r7, #16
 8007b86:	46bd      	mov	sp, r7
 8007b88:	bd80      	pop	{r7, pc}
 8007b8a:	bf00      	nop
 8007b8c:	08008081 	.word	0x08008081
 8007b90:	080080ef 	.word	0x080080ef

08007b94 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8007b94:	b480      	push	{r7}
 8007b96:	b083      	sub	sp, #12
 8007b98:	af00      	add	r7, sp, #0
 8007b9a:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8007b9c:	bf00      	nop
 8007b9e:	370c      	adds	r7, #12
 8007ba0:	46bd      	mov	sp, r7
 8007ba2:	bc80      	pop	{r7}
 8007ba4:	4770      	bx	lr
	...

08007ba8 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8007ba8:	b480      	push	{r7}
 8007baa:	b083      	sub	sp, #12
 8007bac:	af00      	add	r7, sp, #0
 8007bae:	6078      	str	r0, [r7, #4]
 8007bb0:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007bb6:	0f9b      	lsrs	r3, r3, #30
 8007bb8:	b2da      	uxtb	r2, r3
 8007bba:	683b      	ldr	r3, [r7, #0]
 8007bbc:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007bc2:	0e9b      	lsrs	r3, r3, #26
 8007bc4:	b2db      	uxtb	r3, r3
 8007bc6:	f003 030f 	and.w	r3, r3, #15
 8007bca:	b2da      	uxtb	r2, r3
 8007bcc:	683b      	ldr	r3, [r7, #0]
 8007bce:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007bd4:	0e1b      	lsrs	r3, r3, #24
 8007bd6:	b2db      	uxtb	r3, r3
 8007bd8:	f003 0303 	and.w	r3, r3, #3
 8007bdc:	b2da      	uxtb	r2, r3
 8007bde:	683b      	ldr	r3, [r7, #0]
 8007be0:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007be6:	0c1b      	lsrs	r3, r3, #16
 8007be8:	b2da      	uxtb	r2, r3
 8007bea:	683b      	ldr	r3, [r7, #0]
 8007bec:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007bf2:	0a1b      	lsrs	r3, r3, #8
 8007bf4:	b2da      	uxtb	r2, r3
 8007bf6:	683b      	ldr	r3, [r7, #0]
 8007bf8:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007bfe:	b2da      	uxtb	r2, r3
 8007c00:	683b      	ldr	r3, [r7, #0]
 8007c02:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007c08:	0d1b      	lsrs	r3, r3, #20
 8007c0a:	b29a      	uxth	r2, r3
 8007c0c:	683b      	ldr	r3, [r7, #0]
 8007c0e:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007c14:	0c1b      	lsrs	r3, r3, #16
 8007c16:	b2db      	uxtb	r3, r3
 8007c18:	f003 030f 	and.w	r3, r3, #15
 8007c1c:	b2da      	uxtb	r2, r3
 8007c1e:	683b      	ldr	r3, [r7, #0]
 8007c20:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007c26:	0bdb      	lsrs	r3, r3, #15
 8007c28:	b2db      	uxtb	r3, r3
 8007c2a:	f003 0301 	and.w	r3, r3, #1
 8007c2e:	b2da      	uxtb	r2, r3
 8007c30:	683b      	ldr	r3, [r7, #0]
 8007c32:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007c38:	0b9b      	lsrs	r3, r3, #14
 8007c3a:	b2db      	uxtb	r3, r3
 8007c3c:	f003 0301 	and.w	r3, r3, #1
 8007c40:	b2da      	uxtb	r2, r3
 8007c42:	683b      	ldr	r3, [r7, #0]
 8007c44:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007c4a:	0b5b      	lsrs	r3, r3, #13
 8007c4c:	b2db      	uxtb	r3, r3
 8007c4e:	f003 0301 	and.w	r3, r3, #1
 8007c52:	b2da      	uxtb	r2, r3
 8007c54:	683b      	ldr	r3, [r7, #0]
 8007c56:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007c5c:	0b1b      	lsrs	r3, r3, #12
 8007c5e:	b2db      	uxtb	r3, r3
 8007c60:	f003 0301 	and.w	r3, r3, #1
 8007c64:	b2da      	uxtb	r2, r3
 8007c66:	683b      	ldr	r3, [r7, #0]
 8007c68:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8007c6a:	683b      	ldr	r3, [r7, #0]
 8007c6c:	2200      	movs	r2, #0
 8007c6e:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d163      	bne.n	8007d40 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007c7c:	009a      	lsls	r2, r3, #2
 8007c7e:	f640 73fc 	movw	r3, #4092	; 0xffc
 8007c82:	4013      	ands	r3, r2
 8007c84:	687a      	ldr	r2, [r7, #4]
 8007c86:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8007c88:	0f92      	lsrs	r2, r2, #30
 8007c8a:	431a      	orrs	r2, r3
 8007c8c:	683b      	ldr	r3, [r7, #0]
 8007c8e:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007c94:	0edb      	lsrs	r3, r3, #27
 8007c96:	b2db      	uxtb	r3, r3
 8007c98:	f003 0307 	and.w	r3, r3, #7
 8007c9c:	b2da      	uxtb	r2, r3
 8007c9e:	683b      	ldr	r3, [r7, #0]
 8007ca0:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007ca6:	0e1b      	lsrs	r3, r3, #24
 8007ca8:	b2db      	uxtb	r3, r3
 8007caa:	f003 0307 	and.w	r3, r3, #7
 8007cae:	b2da      	uxtb	r2, r3
 8007cb0:	683b      	ldr	r3, [r7, #0]
 8007cb2:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007cb8:	0d5b      	lsrs	r3, r3, #21
 8007cba:	b2db      	uxtb	r3, r3
 8007cbc:	f003 0307 	and.w	r3, r3, #7
 8007cc0:	b2da      	uxtb	r2, r3
 8007cc2:	683b      	ldr	r3, [r7, #0]
 8007cc4:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007cca:	0c9b      	lsrs	r3, r3, #18
 8007ccc:	b2db      	uxtb	r3, r3
 8007cce:	f003 0307 	and.w	r3, r3, #7
 8007cd2:	b2da      	uxtb	r2, r3
 8007cd4:	683b      	ldr	r3, [r7, #0]
 8007cd6:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007cdc:	0bdb      	lsrs	r3, r3, #15
 8007cde:	b2db      	uxtb	r3, r3
 8007ce0:	f003 0307 	and.w	r3, r3, #7
 8007ce4:	b2da      	uxtb	r2, r3
 8007ce6:	683b      	ldr	r3, [r7, #0]
 8007ce8:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8007cea:	683b      	ldr	r3, [r7, #0]
 8007cec:	691b      	ldr	r3, [r3, #16]
 8007cee:	1c5a      	adds	r2, r3, #1
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8007cf4:	683b      	ldr	r3, [r7, #0]
 8007cf6:	7e1b      	ldrb	r3, [r3, #24]
 8007cf8:	b2db      	uxtb	r3, r3
 8007cfa:	f003 0307 	and.w	r3, r3, #7
 8007cfe:	3302      	adds	r3, #2
 8007d00:	2201      	movs	r2, #1
 8007d02:	fa02 f303 	lsl.w	r3, r2, r3
 8007d06:	687a      	ldr	r2, [r7, #4]
 8007d08:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8007d0a:	fb02 f203 	mul.w	r2, r2, r3
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8007d12:	683b      	ldr	r3, [r7, #0]
 8007d14:	7a1b      	ldrb	r3, [r3, #8]
 8007d16:	b2db      	uxtb	r3, r3
 8007d18:	f003 030f 	and.w	r3, r3, #15
 8007d1c:	2201      	movs	r2, #1
 8007d1e:	409a      	lsls	r2, r3
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007d28:	687a      	ldr	r2, [r7, #4]
 8007d2a:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8007d2c:	0a52      	lsrs	r2, r2, #9
 8007d2e:	fb02 f203 	mul.w	r2, r2, r3
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007d3c:	661a      	str	r2, [r3, #96]	; 0x60
 8007d3e:	e031      	b.n	8007da4 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d44:	2b01      	cmp	r3, #1
 8007d46:	d11d      	bne.n	8007d84 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007d4c:	041b      	lsls	r3, r3, #16
 8007d4e:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007d56:	0c1b      	lsrs	r3, r3, #16
 8007d58:	431a      	orrs	r2, r3
 8007d5a:	683b      	ldr	r3, [r7, #0]
 8007d5c:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8007d5e:	683b      	ldr	r3, [r7, #0]
 8007d60:	691b      	ldr	r3, [r3, #16]
 8007d62:	3301      	adds	r3, #1
 8007d64:	029a      	lsls	r2, r3, #10
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007d78:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	661a      	str	r2, [r3, #96]	; 0x60
 8007d82:	e00f      	b.n	8007da4 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	4a58      	ldr	r2, [pc, #352]	; (8007eec <HAL_SD_GetCardCSD+0x344>)
 8007d8a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d90:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	2201      	movs	r2, #1
 8007d9c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8007da0:	2301      	movs	r3, #1
 8007da2:	e09d      	b.n	8007ee0 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007da8:	0b9b      	lsrs	r3, r3, #14
 8007daa:	b2db      	uxtb	r3, r3
 8007dac:	f003 0301 	and.w	r3, r3, #1
 8007db0:	b2da      	uxtb	r2, r3
 8007db2:	683b      	ldr	r3, [r7, #0]
 8007db4:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007dba:	09db      	lsrs	r3, r3, #7
 8007dbc:	b2db      	uxtb	r3, r3
 8007dbe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007dc2:	b2da      	uxtb	r2, r3
 8007dc4:	683b      	ldr	r3, [r7, #0]
 8007dc6:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007dcc:	b2db      	uxtb	r3, r3
 8007dce:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007dd2:	b2da      	uxtb	r2, r3
 8007dd4:	683b      	ldr	r3, [r7, #0]
 8007dd6:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007ddc:	0fdb      	lsrs	r3, r3, #31
 8007dde:	b2da      	uxtb	r2, r3
 8007de0:	683b      	ldr	r3, [r7, #0]
 8007de2:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007de8:	0f5b      	lsrs	r3, r3, #29
 8007dea:	b2db      	uxtb	r3, r3
 8007dec:	f003 0303 	and.w	r3, r3, #3
 8007df0:	b2da      	uxtb	r2, r3
 8007df2:	683b      	ldr	r3, [r7, #0]
 8007df4:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007dfa:	0e9b      	lsrs	r3, r3, #26
 8007dfc:	b2db      	uxtb	r3, r3
 8007dfe:	f003 0307 	and.w	r3, r3, #7
 8007e02:	b2da      	uxtb	r2, r3
 8007e04:	683b      	ldr	r3, [r7, #0]
 8007e06:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007e0c:	0d9b      	lsrs	r3, r3, #22
 8007e0e:	b2db      	uxtb	r3, r3
 8007e10:	f003 030f 	and.w	r3, r3, #15
 8007e14:	b2da      	uxtb	r2, r3
 8007e16:	683b      	ldr	r3, [r7, #0]
 8007e18:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007e1e:	0d5b      	lsrs	r3, r3, #21
 8007e20:	b2db      	uxtb	r3, r3
 8007e22:	f003 0301 	and.w	r3, r3, #1
 8007e26:	b2da      	uxtb	r2, r3
 8007e28:	683b      	ldr	r3, [r7, #0]
 8007e2a:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8007e2e:	683b      	ldr	r3, [r7, #0]
 8007e30:	2200      	movs	r2, #0
 8007e32:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007e3a:	0c1b      	lsrs	r3, r3, #16
 8007e3c:	b2db      	uxtb	r3, r3
 8007e3e:	f003 0301 	and.w	r3, r3, #1
 8007e42:	b2da      	uxtb	r2, r3
 8007e44:	683b      	ldr	r3, [r7, #0]
 8007e46:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007e4e:	0bdb      	lsrs	r3, r3, #15
 8007e50:	b2db      	uxtb	r3, r3
 8007e52:	f003 0301 	and.w	r3, r3, #1
 8007e56:	b2da      	uxtb	r2, r3
 8007e58:	683b      	ldr	r3, [r7, #0]
 8007e5a:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007e62:	0b9b      	lsrs	r3, r3, #14
 8007e64:	b2db      	uxtb	r3, r3
 8007e66:	f003 0301 	and.w	r3, r3, #1
 8007e6a:	b2da      	uxtb	r2, r3
 8007e6c:	683b      	ldr	r3, [r7, #0]
 8007e6e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007e76:	0b5b      	lsrs	r3, r3, #13
 8007e78:	b2db      	uxtb	r3, r3
 8007e7a:	f003 0301 	and.w	r3, r3, #1
 8007e7e:	b2da      	uxtb	r2, r3
 8007e80:	683b      	ldr	r3, [r7, #0]
 8007e82:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007e8a:	0b1b      	lsrs	r3, r3, #12
 8007e8c:	b2db      	uxtb	r3, r3
 8007e8e:	f003 0301 	and.w	r3, r3, #1
 8007e92:	b2da      	uxtb	r2, r3
 8007e94:	683b      	ldr	r3, [r7, #0]
 8007e96:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007e9e:	0a9b      	lsrs	r3, r3, #10
 8007ea0:	b2db      	uxtb	r3, r3
 8007ea2:	f003 0303 	and.w	r3, r3, #3
 8007ea6:	b2da      	uxtb	r2, r3
 8007ea8:	683b      	ldr	r3, [r7, #0]
 8007eaa:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007eb2:	0a1b      	lsrs	r3, r3, #8
 8007eb4:	b2db      	uxtb	r3, r3
 8007eb6:	f003 0303 	and.w	r3, r3, #3
 8007eba:	b2da      	uxtb	r2, r3
 8007ebc:	683b      	ldr	r3, [r7, #0]
 8007ebe:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007ec6:	085b      	lsrs	r3, r3, #1
 8007ec8:	b2db      	uxtb	r3, r3
 8007eca:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007ece:	b2da      	uxtb	r2, r3
 8007ed0:	683b      	ldr	r3, [r7, #0]
 8007ed2:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8007ed6:	683b      	ldr	r3, [r7, #0]
 8007ed8:	2201      	movs	r2, #1
 8007eda:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 8007ede:	2300      	movs	r3, #0
}
 8007ee0:	4618      	mov	r0, r3
 8007ee2:	370c      	adds	r7, #12
 8007ee4:	46bd      	mov	sp, r7
 8007ee6:	bc80      	pop	{r7}
 8007ee8:	4770      	bx	lr
 8007eea:	bf00      	nop
 8007eec:	004005ff 	.word	0x004005ff

08007ef0 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8007ef0:	b480      	push	{r7}
 8007ef2:	b083      	sub	sp, #12
 8007ef4:	af00      	add	r7, sp, #0
 8007ef6:	6078      	str	r0, [r7, #4]
 8007ef8:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007efe:	683b      	ldr	r3, [r7, #0]
 8007f00:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007f06:	683b      	ldr	r3, [r7, #0]
 8007f08:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007f0e:	683b      	ldr	r3, [r7, #0]
 8007f10:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007f16:	683b      	ldr	r3, [r7, #0]
 8007f18:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007f1e:	683b      	ldr	r3, [r7, #0]
 8007f20:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8007f26:	683b      	ldr	r3, [r7, #0]
 8007f28:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8007f2e:	683b      	ldr	r3, [r7, #0]
 8007f30:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8007f36:	683b      	ldr	r3, [r7, #0]
 8007f38:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8007f3a:	2300      	movs	r3, #0
}
 8007f3c:	4618      	mov	r0, r3
 8007f3e:	370c      	adds	r7, #12
 8007f40:	46bd      	mov	sp, r7
 8007f42:	bc80      	pop	{r7}
 8007f44:	4770      	bx	lr
	...

08007f48 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8007f48:	b5b0      	push	{r4, r5, r7, lr}
 8007f4a:	b08e      	sub	sp, #56	; 0x38
 8007f4c:	af04      	add	r7, sp, #16
 8007f4e:	6078      	str	r0, [r7, #4]
 8007f50:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	2203      	movs	r2, #3
 8007f56:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f5e:	2b03      	cmp	r3, #3
 8007f60:	d02e      	beq.n	8007fc0 <HAL_SD_ConfigWideBusOperation+0x78>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 8007f62:	683b      	ldr	r3, [r7, #0]
 8007f64:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007f68:	d106      	bne.n	8007f78 <HAL_SD_ConfigWideBusOperation+0x30>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f6e:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	639a      	str	r2, [r3, #56]	; 0x38
 8007f76:	e029      	b.n	8007fcc <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8007f78:	683b      	ldr	r3, [r7, #0]
 8007f7a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007f7e:	d10a      	bne.n	8007f96 <HAL_SD_ConfigWideBusOperation+0x4e>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8007f80:	6878      	ldr	r0, [r7, #4]
 8007f82:	f000 fa6d 	bl	8008460 <SD_WideBus_Enable>
 8007f86:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007f8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f8e:	431a      	orrs	r2, r3
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	639a      	str	r2, [r3, #56]	; 0x38
 8007f94:	e01a      	b.n	8007fcc <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8007f96:	683b      	ldr	r3, [r7, #0]
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d10a      	bne.n	8007fb2 <HAL_SD_ConfigWideBusOperation+0x6a>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8007f9c:	6878      	ldr	r0, [r7, #4]
 8007f9e:	f000 faaa 	bl	80084f6 <SD_WideBus_Disable>
 8007fa2:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007fa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007faa:	431a      	orrs	r2, r3
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	639a      	str	r2, [r3, #56]	; 0x38
 8007fb0:	e00c      	b.n	8007fcc <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007fb6:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	639a      	str	r2, [r3, #56]	; 0x38
 8007fbe:	e005      	b.n	8007fcc <HAL_SD_ConfigWideBusOperation+0x84>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007fc4:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d009      	beq.n	8007fe8 <HAL_SD_ConfigWideBusOperation+0xa0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	4a18      	ldr	r2, [pc, #96]	; (800803c <HAL_SD_ConfigWideBusOperation+0xf4>)
 8007fda:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	2201      	movs	r2, #1
 8007fe0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8007fe4:	2301      	movs	r3, #1
 8007fe6:	e024      	b.n	8008032 <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	685b      	ldr	r3, [r3, #4]
 8007fec:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	689b      	ldr	r3, [r3, #8]
 8007ff2:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	68db      	ldr	r3, [r3, #12]
 8007ff8:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 8007ffa:	683b      	ldr	r3, [r7, #0]
 8007ffc:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	695b      	ldr	r3, [r3, #20]
 8008002:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	699b      	ldr	r3, [r3, #24]
 8008008:	623b      	str	r3, [r7, #32]
    (void)SDIO_Init(hsd->Instance, Init);
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681d      	ldr	r5, [r3, #0]
 800800e:	466c      	mov	r4, sp
 8008010:	f107 0318 	add.w	r3, r7, #24
 8008014:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8008018:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800801c:	f107 030c 	add.w	r3, r7, #12
 8008020:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008022:	4628      	mov	r0, r5
 8008024:	f001 fba6 	bl	8009774 <SDIO_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	2201      	movs	r2, #1
 800802c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8008030:	2300      	movs	r3, #0
}
 8008032:	4618      	mov	r0, r3
 8008034:	3728      	adds	r7, #40	; 0x28
 8008036:	46bd      	mov	sp, r7
 8008038:	bdb0      	pop	{r4, r5, r7, pc}
 800803a:	bf00      	nop
 800803c:	004005ff 	.word	0x004005ff

08008040 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8008040:	b580      	push	{r7, lr}
 8008042:	b086      	sub	sp, #24
 8008044:	af00      	add	r7, sp, #0
 8008046:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8008048:	2300      	movs	r3, #0
 800804a:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800804c:	f107 030c 	add.w	r3, r7, #12
 8008050:	4619      	mov	r1, r3
 8008052:	6878      	ldr	r0, [r7, #4]
 8008054:	f000 f9dc 	bl	8008410 <SD_SendStatus>
 8008058:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800805a:	697b      	ldr	r3, [r7, #20]
 800805c:	2b00      	cmp	r3, #0
 800805e:	d005      	beq.n	800806c <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008064:	697b      	ldr	r3, [r7, #20]
 8008066:	431a      	orrs	r2, r3
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	0a5b      	lsrs	r3, r3, #9
 8008070:	f003 030f 	and.w	r3, r3, #15
 8008074:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8008076:	693b      	ldr	r3, [r7, #16]
}
 8008078:	4618      	mov	r0, r3
 800807a:	3718      	adds	r7, #24
 800807c:	46bd      	mov	sp, r7
 800807e:	bd80      	pop	{r7, pc}

08008080 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8008080:	b580      	push	{r7, lr}
 8008082:	b084      	sub	sp, #16
 8008084:	af00      	add	r7, sp, #0
 8008086:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800808c:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	f240 523a 	movw	r2, #1338	; 0x53a
 8008096:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8008098:	68f8      	ldr	r0, [r7, #12]
 800809a:	f7ff ffd1 	bl	8008040 <HAL_SD_GetCardState>
 800809e:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	2201      	movs	r2, #1
 80080a4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	2200      	movs	r2, #0
 80080ac:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80080ae:	68bb      	ldr	r3, [r7, #8]
 80080b0:	2b06      	cmp	r3, #6
 80080b2:	d002      	beq.n	80080ba <SD_DMATxAbort+0x3a>
 80080b4:	68bb      	ldr	r3, [r7, #8]
 80080b6:	2b05      	cmp	r3, #5
 80080b8:	d10a      	bne.n	80080d0 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	4618      	mov	r0, r3
 80080c0:	f001 fcd6 	bl	8009a70 <SDMMC_CmdStopTransfer>
 80080c4:	4602      	mov	r2, r0
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080ca:	431a      	orrs	r2, r3
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d103      	bne.n	80080e0 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 80080d8:	68f8      	ldr	r0, [r7, #12]
 80080da:	f003 fd07 	bl	800baec <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 80080de:	e002      	b.n	80080e6 <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 80080e0:	68f8      	ldr	r0, [r7, #12]
 80080e2:	f7ff fd57 	bl	8007b94 <HAL_SD_ErrorCallback>
}
 80080e6:	bf00      	nop
 80080e8:	3710      	adds	r7, #16
 80080ea:	46bd      	mov	sp, r7
 80080ec:	bd80      	pop	{r7, pc}

080080ee <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 80080ee:	b580      	push	{r7, lr}
 80080f0:	b084      	sub	sp, #16
 80080f2:	af00      	add	r7, sp, #0
 80080f4:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080fa:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	f240 523a 	movw	r2, #1338	; 0x53a
 8008104:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8008106:	68f8      	ldr	r0, [r7, #12]
 8008108:	f7ff ff9a 	bl	8008040 <HAL_SD_GetCardState>
 800810c:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	2201      	movs	r2, #1
 8008112:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	2200      	movs	r2, #0
 800811a:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800811c:	68bb      	ldr	r3, [r7, #8]
 800811e:	2b06      	cmp	r3, #6
 8008120:	d002      	beq.n	8008128 <SD_DMARxAbort+0x3a>
 8008122:	68bb      	ldr	r3, [r7, #8]
 8008124:	2b05      	cmp	r3, #5
 8008126:	d10a      	bne.n	800813e <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	4618      	mov	r0, r3
 800812e:	f001 fc9f 	bl	8009a70 <SDMMC_CmdStopTransfer>
 8008132:	4602      	mov	r2, r0
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008138:	431a      	orrs	r2, r3
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008142:	2b00      	cmp	r3, #0
 8008144:	d103      	bne.n	800814e <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8008146:	68f8      	ldr	r0, [r7, #12]
 8008148:	f003 fcd0 	bl	800baec <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800814c:	e002      	b.n	8008154 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800814e:	68f8      	ldr	r0, [r7, #12]
 8008150:	f7ff fd20 	bl	8007b94 <HAL_SD_ErrorCallback>
}
 8008154:	bf00      	nop
 8008156:	3710      	adds	r7, #16
 8008158:	46bd      	mov	sp, r7
 800815a:	bd80      	pop	{r7, pc}

0800815c <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800815c:	b5b0      	push	{r4, r5, r7, lr}
 800815e:	b094      	sub	sp, #80	; 0x50
 8008160:	af04      	add	r7, sp, #16
 8008162:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8008164:	2301      	movs	r3, #1
 8008166:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	4618      	mov	r0, r3
 800816e:	f001 fb56 	bl	800981e <SDIO_GetPowerState>
 8008172:	4603      	mov	r3, r0
 8008174:	2b00      	cmp	r3, #0
 8008176:	d102      	bne.n	800817e <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8008178:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800817c:	e0b6      	b.n	80082ec <SD_InitCard+0x190>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008182:	2b03      	cmp	r3, #3
 8008184:	d02f      	beq.n	80081e6 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	4618      	mov	r0, r3
 800818c:	f001 fd7a 	bl	8009c84 <SDMMC_CmdSendCID>
 8008190:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8008192:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008194:	2b00      	cmp	r3, #0
 8008196:	d001      	beq.n	800819c <SD_InitCard+0x40>
    {
      return errorstate;
 8008198:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800819a:	e0a7      	b.n	80082ec <SD_InitCard+0x190>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	2100      	movs	r1, #0
 80081a2:	4618      	mov	r0, r3
 80081a4:	f001 fb7d 	bl	80098a2 <SDIO_GetResponse>
 80081a8:	4602      	mov	r2, r0
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	2104      	movs	r1, #4
 80081b4:	4618      	mov	r0, r3
 80081b6:	f001 fb74 	bl	80098a2 <SDIO_GetResponse>
 80081ba:	4602      	mov	r2, r0
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	2108      	movs	r1, #8
 80081c6:	4618      	mov	r0, r3
 80081c8:	f001 fb6b 	bl	80098a2 <SDIO_GetResponse>
 80081cc:	4602      	mov	r2, r0
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	210c      	movs	r1, #12
 80081d8:	4618      	mov	r0, r3
 80081da:	f001 fb62 	bl	80098a2 <SDIO_GetResponse>
 80081de:	4602      	mov	r2, r0
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80081ea:	2b03      	cmp	r3, #3
 80081ec:	d00d      	beq.n	800820a <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	f107 020e 	add.w	r2, r7, #14
 80081f6:	4611      	mov	r1, r2
 80081f8:	4618      	mov	r0, r3
 80081fa:	f001 fd80 	bl	8009cfe <SDMMC_CmdSetRelAdd>
 80081fe:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8008200:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008202:	2b00      	cmp	r3, #0
 8008204:	d001      	beq.n	800820a <SD_InitCard+0xae>
    {
      return errorstate;
 8008206:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008208:	e070      	b.n	80082ec <SD_InitCard+0x190>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800820e:	2b03      	cmp	r3, #3
 8008210:	d036      	beq.n	8008280 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8008212:	89fb      	ldrh	r3, [r7, #14]
 8008214:	461a      	mov	r2, r3
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	681a      	ldr	r2, [r3, #0]
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008222:	041b      	lsls	r3, r3, #16
 8008224:	4619      	mov	r1, r3
 8008226:	4610      	mov	r0, r2
 8008228:	f001 fd4a 	bl	8009cc0 <SDMMC_CmdSendCSD>
 800822c:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800822e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008230:	2b00      	cmp	r3, #0
 8008232:	d001      	beq.n	8008238 <SD_InitCard+0xdc>
    {
      return errorstate;
 8008234:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008236:	e059      	b.n	80082ec <SD_InitCard+0x190>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	2100      	movs	r1, #0
 800823e:	4618      	mov	r0, r3
 8008240:	f001 fb2f 	bl	80098a2 <SDIO_GetResponse>
 8008244:	4602      	mov	r2, r0
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	2104      	movs	r1, #4
 8008250:	4618      	mov	r0, r3
 8008252:	f001 fb26 	bl	80098a2 <SDIO_GetResponse>
 8008256:	4602      	mov	r2, r0
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	2108      	movs	r1, #8
 8008262:	4618      	mov	r0, r3
 8008264:	f001 fb1d 	bl	80098a2 <SDIO_GetResponse>
 8008268:	4602      	mov	r2, r0
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	210c      	movs	r1, #12
 8008274:	4618      	mov	r0, r3
 8008276:	f001 fb14 	bl	80098a2 <SDIO_GetResponse>
 800827a:	4602      	mov	r2, r0
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	2104      	movs	r1, #4
 8008286:	4618      	mov	r0, r3
 8008288:	f001 fb0b 	bl	80098a2 <SDIO_GetResponse>
 800828c:	4603      	mov	r3, r0
 800828e:	0d1a      	lsrs	r2, r3, #20
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8008294:	f107 0310 	add.w	r3, r7, #16
 8008298:	4619      	mov	r1, r3
 800829a:	6878      	ldr	r0, [r7, #4]
 800829c:	f7ff fc84 	bl	8007ba8 <HAL_SD_GetCardCSD>
 80082a0:	4603      	mov	r3, r0
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d002      	beq.n	80082ac <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80082a6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80082aa:	e01f      	b.n	80082ec <SD_InitCard+0x190>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	6819      	ldr	r1, [r3, #0]
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80082b4:	041b      	lsls	r3, r3, #16
 80082b6:	461a      	mov	r2, r3
 80082b8:	f04f 0300 	mov.w	r3, #0
 80082bc:	4608      	mov	r0, r1
 80082be:	f001 fbf9 	bl	8009ab4 <SDMMC_CmdSelDesel>
 80082c2:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 80082c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d001      	beq.n	80082ce <SD_InitCard+0x172>
  {
    return errorstate;
 80082ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80082cc:	e00e      	b.n	80082ec <SD_InitCard+0x190>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	681d      	ldr	r5, [r3, #0]
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	466c      	mov	r4, sp
 80082d6:	f103 0210 	add.w	r2, r3, #16
 80082da:	ca07      	ldmia	r2, {r0, r1, r2}
 80082dc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80082e0:	3304      	adds	r3, #4
 80082e2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80082e4:	4628      	mov	r0, r5
 80082e6:	f001 fa45 	bl	8009774 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 80082ea:	2300      	movs	r3, #0
}
 80082ec:	4618      	mov	r0, r3
 80082ee:	3740      	adds	r7, #64	; 0x40
 80082f0:	46bd      	mov	sp, r7
 80082f2:	bdb0      	pop	{r4, r5, r7, pc}

080082f4 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 80082f4:	b580      	push	{r7, lr}
 80082f6:	b086      	sub	sp, #24
 80082f8:	af00      	add	r7, sp, #0
 80082fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80082fc:	2300      	movs	r3, #0
 80082fe:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8008300:	2300      	movs	r3, #0
 8008302:	617b      	str	r3, [r7, #20]
 8008304:	2300      	movs	r3, #0
 8008306:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	4618      	mov	r0, r3
 800830e:	f001 fbf4 	bl	8009afa <SDMMC_CmdGoIdleState>
 8008312:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	2b00      	cmp	r3, #0
 8008318:	d001      	beq.n	800831e <SD_PowerON+0x2a>
  {
    return errorstate;
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	e072      	b.n	8008404 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	4618      	mov	r0, r3
 8008324:	f001 fc07 	bl	8009b36 <SDMMC_CmdOperCond>
 8008328:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	2b00      	cmp	r3, #0
 800832e:	d00d      	beq.n	800834c <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	2200      	movs	r2, #0
 8008334:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	4618      	mov	r0, r3
 800833c:	f001 fbdd 	bl	8009afa <SDMMC_CmdGoIdleState>
 8008340:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	2b00      	cmp	r3, #0
 8008346:	d004      	beq.n	8008352 <SD_PowerON+0x5e>
    {
      return errorstate;
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	e05b      	b.n	8008404 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	2201      	movs	r2, #1
 8008350:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008356:	2b01      	cmp	r3, #1
 8008358:	d137      	bne.n	80083ca <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	2100      	movs	r1, #0
 8008360:	4618      	mov	r0, r3
 8008362:	f001 fc07 	bl	8009b74 <SDMMC_CmdAppCommand>
 8008366:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	2b00      	cmp	r3, #0
 800836c:	d02d      	beq.n	80083ca <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800836e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8008372:	e047      	b.n	8008404 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	2100      	movs	r1, #0
 800837a:	4618      	mov	r0, r3
 800837c:	f001 fbfa 	bl	8009b74 <SDMMC_CmdAppCommand>
 8008380:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	2b00      	cmp	r3, #0
 8008386:	d001      	beq.n	800838c <SD_PowerON+0x98>
    {
      return errorstate;
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	e03b      	b.n	8008404 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	491e      	ldr	r1, [pc, #120]	; (800840c <SD_PowerON+0x118>)
 8008392:	4618      	mov	r0, r3
 8008394:	f001 fc10 	bl	8009bb8 <SDMMC_CmdAppOperCommand>
 8008398:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	2b00      	cmp	r3, #0
 800839e:	d002      	beq.n	80083a6 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80083a0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80083a4:	e02e      	b.n	8008404 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	2100      	movs	r1, #0
 80083ac:	4618      	mov	r0, r3
 80083ae:	f001 fa78 	bl	80098a2 <SDIO_GetResponse>
 80083b2:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 80083b4:	697b      	ldr	r3, [r7, #20]
 80083b6:	0fdb      	lsrs	r3, r3, #31
 80083b8:	2b01      	cmp	r3, #1
 80083ba:	d101      	bne.n	80083c0 <SD_PowerON+0xcc>
 80083bc:	2301      	movs	r3, #1
 80083be:	e000      	b.n	80083c2 <SD_PowerON+0xce>
 80083c0:	2300      	movs	r3, #0
 80083c2:	613b      	str	r3, [r7, #16]

    count++;
 80083c4:	68bb      	ldr	r3, [r7, #8]
 80083c6:	3301      	adds	r3, #1
 80083c8:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 80083ca:	68bb      	ldr	r3, [r7, #8]
 80083cc:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80083d0:	4293      	cmp	r3, r2
 80083d2:	d802      	bhi.n	80083da <SD_PowerON+0xe6>
 80083d4:	693b      	ldr	r3, [r7, #16]
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d0cc      	beq.n	8008374 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 80083da:	68bb      	ldr	r3, [r7, #8]
 80083dc:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80083e0:	4293      	cmp	r3, r2
 80083e2:	d902      	bls.n	80083ea <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 80083e4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80083e8:	e00c      	b.n	8008404 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 80083ea:	697b      	ldr	r3, [r7, #20]
 80083ec:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d003      	beq.n	80083fc <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	2201      	movs	r2, #1
 80083f8:	645a      	str	r2, [r3, #68]	; 0x44
 80083fa:	e002      	b.n	8008402 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	2200      	movs	r2, #0
 8008400:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 8008402:	2300      	movs	r3, #0
}
 8008404:	4618      	mov	r0, r3
 8008406:	3718      	adds	r7, #24
 8008408:	46bd      	mov	sp, r7
 800840a:	bd80      	pop	{r7, pc}
 800840c:	c1100000 	.word	0xc1100000

08008410 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8008410:	b580      	push	{r7, lr}
 8008412:	b084      	sub	sp, #16
 8008414:	af00      	add	r7, sp, #0
 8008416:	6078      	str	r0, [r7, #4]
 8008418:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800841a:	683b      	ldr	r3, [r7, #0]
 800841c:	2b00      	cmp	r3, #0
 800841e:	d102      	bne.n	8008426 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8008420:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008424:	e018      	b.n	8008458 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	681a      	ldr	r2, [r3, #0]
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800842e:	041b      	lsls	r3, r3, #16
 8008430:	4619      	mov	r1, r3
 8008432:	4610      	mov	r0, r2
 8008434:	f001 fc84 	bl	8009d40 <SDMMC_CmdSendStatus>
 8008438:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	2b00      	cmp	r3, #0
 800843e:	d001      	beq.n	8008444 <SD_SendStatus+0x34>
  {
    return errorstate;
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	e009      	b.n	8008458 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	2100      	movs	r1, #0
 800844a:	4618      	mov	r0, r3
 800844c:	f001 fa29 	bl	80098a2 <SDIO_GetResponse>
 8008450:	4602      	mov	r2, r0
 8008452:	683b      	ldr	r3, [r7, #0]
 8008454:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8008456:	2300      	movs	r3, #0
}
 8008458:	4618      	mov	r0, r3
 800845a:	3710      	adds	r7, #16
 800845c:	46bd      	mov	sp, r7
 800845e:	bd80      	pop	{r7, pc}

08008460 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8008460:	b580      	push	{r7, lr}
 8008462:	b086      	sub	sp, #24
 8008464:	af00      	add	r7, sp, #0
 8008466:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8008468:	2300      	movs	r3, #0
 800846a:	60fb      	str	r3, [r7, #12]
 800846c:	2300      	movs	r3, #0
 800846e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	2100      	movs	r1, #0
 8008476:	4618      	mov	r0, r3
 8008478:	f001 fa13 	bl	80098a2 <SDIO_GetResponse>
 800847c:	4603      	mov	r3, r0
 800847e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008482:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008486:	d102      	bne.n	800848e <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8008488:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800848c:	e02f      	b.n	80084ee <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800848e:	f107 030c 	add.w	r3, r7, #12
 8008492:	4619      	mov	r1, r3
 8008494:	6878      	ldr	r0, [r7, #4]
 8008496:	f000 f879 	bl	800858c <SD_FindSCR>
 800849a:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800849c:	697b      	ldr	r3, [r7, #20]
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d001      	beq.n	80084a6 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 80084a2:	697b      	ldr	r3, [r7, #20]
 80084a4:	e023      	b.n	80084ee <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80084a6:	693b      	ldr	r3, [r7, #16]
 80084a8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d01c      	beq.n	80084ea <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	681a      	ldr	r2, [r3, #0]
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80084b8:	041b      	lsls	r3, r3, #16
 80084ba:	4619      	mov	r1, r3
 80084bc:	4610      	mov	r0, r2
 80084be:	f001 fb59 	bl	8009b74 <SDMMC_CmdAppCommand>
 80084c2:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80084c4:	697b      	ldr	r3, [r7, #20]
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d001      	beq.n	80084ce <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 80084ca:	697b      	ldr	r3, [r7, #20]
 80084cc:	e00f      	b.n	80084ee <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	2102      	movs	r1, #2
 80084d4:	4618      	mov	r0, r3
 80084d6:	f001 fb92 	bl	8009bfe <SDMMC_CmdBusWidth>
 80084da:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80084dc:	697b      	ldr	r3, [r7, #20]
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d001      	beq.n	80084e6 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 80084e2:	697b      	ldr	r3, [r7, #20]
 80084e4:	e003      	b.n	80084ee <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 80084e6:	2300      	movs	r3, #0
 80084e8:	e001      	b.n	80084ee <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80084ea:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 80084ee:	4618      	mov	r0, r3
 80084f0:	3718      	adds	r7, #24
 80084f2:	46bd      	mov	sp, r7
 80084f4:	bd80      	pop	{r7, pc}

080084f6 <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 80084f6:	b580      	push	{r7, lr}
 80084f8:	b086      	sub	sp, #24
 80084fa:	af00      	add	r7, sp, #0
 80084fc:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 80084fe:	2300      	movs	r3, #0
 8008500:	60fb      	str	r3, [r7, #12]
 8008502:	2300      	movs	r3, #0
 8008504:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	2100      	movs	r1, #0
 800850c:	4618      	mov	r0, r3
 800850e:	f001 f9c8 	bl	80098a2 <SDIO_GetResponse>
 8008512:	4603      	mov	r3, r0
 8008514:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008518:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800851c:	d102      	bne.n	8008524 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800851e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008522:	e02f      	b.n	8008584 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8008524:	f107 030c 	add.w	r3, r7, #12
 8008528:	4619      	mov	r1, r3
 800852a:	6878      	ldr	r0, [r7, #4]
 800852c:	f000 f82e 	bl	800858c <SD_FindSCR>
 8008530:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008532:	697b      	ldr	r3, [r7, #20]
 8008534:	2b00      	cmp	r3, #0
 8008536:	d001      	beq.n	800853c <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8008538:	697b      	ldr	r3, [r7, #20]
 800853a:	e023      	b.n	8008584 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800853c:	693b      	ldr	r3, [r7, #16]
 800853e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008542:	2b00      	cmp	r3, #0
 8008544:	d01c      	beq.n	8008580 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	681a      	ldr	r2, [r3, #0]
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800854e:	041b      	lsls	r3, r3, #16
 8008550:	4619      	mov	r1, r3
 8008552:	4610      	mov	r0, r2
 8008554:	f001 fb0e 	bl	8009b74 <SDMMC_CmdAppCommand>
 8008558:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800855a:	697b      	ldr	r3, [r7, #20]
 800855c:	2b00      	cmp	r3, #0
 800855e:	d001      	beq.n	8008564 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8008560:	697b      	ldr	r3, [r7, #20]
 8008562:	e00f      	b.n	8008584 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	2100      	movs	r1, #0
 800856a:	4618      	mov	r0, r3
 800856c:	f001 fb47 	bl	8009bfe <SDMMC_CmdBusWidth>
 8008570:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008572:	697b      	ldr	r3, [r7, #20]
 8008574:	2b00      	cmp	r3, #0
 8008576:	d001      	beq.n	800857c <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8008578:	697b      	ldr	r3, [r7, #20]
 800857a:	e003      	b.n	8008584 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800857c:	2300      	movs	r3, #0
 800857e:	e001      	b.n	8008584 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8008580:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8008584:	4618      	mov	r0, r3
 8008586:	3718      	adds	r7, #24
 8008588:	46bd      	mov	sp, r7
 800858a:	bd80      	pop	{r7, pc}

0800858c <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800858c:	b590      	push	{r4, r7, lr}
 800858e:	b08f      	sub	sp, #60	; 0x3c
 8008590:	af00      	add	r7, sp, #0
 8008592:	6078      	str	r0, [r7, #4]
 8008594:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8008596:	f7fa f995 	bl	80028c4 <HAL_GetTick>
 800859a:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 800859c:	2300      	movs	r3, #0
 800859e:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 80085a0:	2300      	movs	r3, #0
 80085a2:	60bb      	str	r3, [r7, #8]
 80085a4:	2300      	movs	r3, #0
 80085a6:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 80085a8:	683b      	ldr	r3, [r7, #0]
 80085aa:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	2108      	movs	r1, #8
 80085b2:	4618      	mov	r0, r3
 80085b4:	f001 f9b2 	bl	800991c <SDMMC_CmdBlockLength>
 80085b8:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80085ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d001      	beq.n	80085c4 <SD_FindSCR+0x38>
  {
    return errorstate;
 80085c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085c2:	e0a9      	b.n	8008718 <SD_FindSCR+0x18c>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	681a      	ldr	r2, [r3, #0]
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80085cc:	041b      	lsls	r3, r3, #16
 80085ce:	4619      	mov	r1, r3
 80085d0:	4610      	mov	r0, r2
 80085d2:	f001 facf 	bl	8009b74 <SDMMC_CmdAppCommand>
 80085d6:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80085d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d001      	beq.n	80085e2 <SD_FindSCR+0x56>
  {
    return errorstate;
 80085de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085e0:	e09a      	b.n	8008718 <SD_FindSCR+0x18c>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80085e2:	f04f 33ff 	mov.w	r3, #4294967295
 80085e6:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 80085e8:	2308      	movs	r3, #8
 80085ea:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 80085ec:	2330      	movs	r3, #48	; 0x30
 80085ee:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 80085f0:	2302      	movs	r3, #2
 80085f2:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80085f4:	2300      	movs	r3, #0
 80085f6:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 80085f8:	2301      	movs	r3, #1
 80085fa:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	f107 0210 	add.w	r2, r7, #16
 8008604:	4611      	mov	r1, r2
 8008606:	4618      	mov	r0, r3
 8008608:	f001 f95d 	bl	80098c6 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	4618      	mov	r0, r3
 8008612:	f001 fb16 	bl	8009c42 <SDMMC_CmdSendSCR>
 8008616:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8008618:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800861a:	2b00      	cmp	r3, #0
 800861c:	d022      	beq.n	8008664 <SD_FindSCR+0xd8>
  {
    return errorstate;
 800861e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008620:	e07a      	b.n	8008718 <SD_FindSCR+0x18c>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008628:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800862c:	2b00      	cmp	r3, #0
 800862e:	d00e      	beq.n	800864e <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	6819      	ldr	r1, [r3, #0]
 8008634:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008636:	009b      	lsls	r3, r3, #2
 8008638:	f107 0208 	add.w	r2, r7, #8
 800863c:	18d4      	adds	r4, r2, r3
 800863e:	4608      	mov	r0, r1
 8008640:	f001 f8c2 	bl	80097c8 <SDIO_ReadFIFO>
 8008644:	4603      	mov	r3, r0
 8008646:	6023      	str	r3, [r4, #0]
      index++;
 8008648:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800864a:	3301      	adds	r3, #1
 800864c:	637b      	str	r3, [r7, #52]	; 0x34
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800864e:	f7fa f939 	bl	80028c4 <HAL_GetTick>
 8008652:	4602      	mov	r2, r0
 8008654:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008656:	1ad3      	subs	r3, r2, r3
 8008658:	f1b3 3fff 	cmp.w	r3, #4294967295
 800865c:	d102      	bne.n	8008664 <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800865e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008662:	e059      	b.n	8008718 <SD_FindSCR+0x18c>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800866a:	f240 432a 	movw	r3, #1066	; 0x42a
 800866e:	4013      	ands	r3, r2
 8008670:	2b00      	cmp	r3, #0
 8008672:	d0d6      	beq.n	8008622 <SD_FindSCR+0x96>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800867a:	f003 0308 	and.w	r3, r3, #8
 800867e:	2b00      	cmp	r3, #0
 8008680:	d005      	beq.n	800868e <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	2208      	movs	r2, #8
 8008688:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800868a:	2308      	movs	r3, #8
 800868c:	e044      	b.n	8008718 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008694:	f003 0302 	and.w	r3, r3, #2
 8008698:	2b00      	cmp	r3, #0
 800869a:	d005      	beq.n	80086a8 <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	2202      	movs	r2, #2
 80086a2:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 80086a4:	2302      	movs	r3, #2
 80086a6:	e037      	b.n	8008718 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80086ae:	f003 0320 	and.w	r3, r3, #32
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d005      	beq.n	80086c2 <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	2220      	movs	r2, #32
 80086bc:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 80086be:	2320      	movs	r3, #32
 80086c0:	e02a      	b.n	8008718 <SD_FindSCR+0x18c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	f240 523a 	movw	r2, #1338	; 0x53a
 80086ca:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	061a      	lsls	r2, r3, #24
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	021b      	lsls	r3, r3, #8
 80086d4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80086d8:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	0a1b      	lsrs	r3, r3, #8
 80086de:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80086e2:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	0e1b      	lsrs	r3, r3, #24
 80086e8:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80086ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80086ec:	601a      	str	r2, [r3, #0]
    scr++;
 80086ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80086f0:	3304      	adds	r3, #4
 80086f2:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80086f4:	68bb      	ldr	r3, [r7, #8]
 80086f6:	061a      	lsls	r2, r3, #24
 80086f8:	68bb      	ldr	r3, [r7, #8]
 80086fa:	021b      	lsls	r3, r3, #8
 80086fc:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008700:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8008702:	68bb      	ldr	r3, [r7, #8]
 8008704:	0a1b      	lsrs	r3, r3, #8
 8008706:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800870a:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800870c:	68bb      	ldr	r3, [r7, #8]
 800870e:	0e1b      	lsrs	r3, r3, #24
 8008710:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8008712:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008714:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8008716:	2300      	movs	r3, #0
}
 8008718:	4618      	mov	r0, r3
 800871a:	373c      	adds	r7, #60	; 0x3c
 800871c:	46bd      	mov	sp, r7
 800871e:	bd90      	pop	{r4, r7, pc}

08008720 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8008720:	b580      	push	{r7, lr}
 8008722:	b086      	sub	sp, #24
 8008724:	af00      	add	r7, sp, #0
 8008726:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800872c:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008732:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8008734:	693b      	ldr	r3, [r7, #16]
 8008736:	2b00      	cmp	r3, #0
 8008738:	d03f      	beq.n	80087ba <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 800873a:	2300      	movs	r3, #0
 800873c:	617b      	str	r3, [r7, #20]
 800873e:	e033      	b.n	80087a8 <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	4618      	mov	r0, r3
 8008746:	f001 f83f 	bl	80097c8 <SDIO_ReadFIFO>
 800874a:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 800874c:	68bb      	ldr	r3, [r7, #8]
 800874e:	b2da      	uxtb	r2, r3
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	3301      	adds	r3, #1
 8008758:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800875a:	693b      	ldr	r3, [r7, #16]
 800875c:	3b01      	subs	r3, #1
 800875e:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8008760:	68bb      	ldr	r3, [r7, #8]
 8008762:	0a1b      	lsrs	r3, r3, #8
 8008764:	b2da      	uxtb	r2, r3
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	701a      	strb	r2, [r3, #0]
      tmp++;
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	3301      	adds	r3, #1
 800876e:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008770:	693b      	ldr	r3, [r7, #16]
 8008772:	3b01      	subs	r3, #1
 8008774:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8008776:	68bb      	ldr	r3, [r7, #8]
 8008778:	0c1b      	lsrs	r3, r3, #16
 800877a:	b2da      	uxtb	r2, r3
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	3301      	adds	r3, #1
 8008784:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008786:	693b      	ldr	r3, [r7, #16]
 8008788:	3b01      	subs	r3, #1
 800878a:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800878c:	68bb      	ldr	r3, [r7, #8]
 800878e:	0e1b      	lsrs	r3, r3, #24
 8008790:	b2da      	uxtb	r2, r3
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	3301      	adds	r3, #1
 800879a:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800879c:	693b      	ldr	r3, [r7, #16]
 800879e:	3b01      	subs	r3, #1
 80087a0:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 80087a2:	697b      	ldr	r3, [r7, #20]
 80087a4:	3301      	adds	r3, #1
 80087a6:	617b      	str	r3, [r7, #20]
 80087a8:	697b      	ldr	r3, [r7, #20]
 80087aa:	2b07      	cmp	r3, #7
 80087ac:	d9c8      	bls.n	8008740 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	68fa      	ldr	r2, [r7, #12]
 80087b2:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	693a      	ldr	r2, [r7, #16]
 80087b8:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 80087ba:	bf00      	nop
 80087bc:	3718      	adds	r7, #24
 80087be:	46bd      	mov	sp, r7
 80087c0:	bd80      	pop	{r7, pc}

080087c2 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 80087c2:	b580      	push	{r7, lr}
 80087c4:	b086      	sub	sp, #24
 80087c6:	af00      	add	r7, sp, #0
 80087c8:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	6a1b      	ldr	r3, [r3, #32]
 80087ce:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087d4:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 80087d6:	693b      	ldr	r3, [r7, #16]
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d043      	beq.n	8008864 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 80087dc:	2300      	movs	r3, #0
 80087de:	617b      	str	r3, [r7, #20]
 80087e0:	e037      	b.n	8008852 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	781b      	ldrb	r3, [r3, #0]
 80087e6:	60bb      	str	r3, [r7, #8]
      tmp++;
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	3301      	adds	r3, #1
 80087ec:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80087ee:	693b      	ldr	r3, [r7, #16]
 80087f0:	3b01      	subs	r3, #1
 80087f2:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	781b      	ldrb	r3, [r3, #0]
 80087f8:	021a      	lsls	r2, r3, #8
 80087fa:	68bb      	ldr	r3, [r7, #8]
 80087fc:	4313      	orrs	r3, r2
 80087fe:	60bb      	str	r3, [r7, #8]
      tmp++;
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	3301      	adds	r3, #1
 8008804:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008806:	693b      	ldr	r3, [r7, #16]
 8008808:	3b01      	subs	r3, #1
 800880a:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	781b      	ldrb	r3, [r3, #0]
 8008810:	041a      	lsls	r2, r3, #16
 8008812:	68bb      	ldr	r3, [r7, #8]
 8008814:	4313      	orrs	r3, r2
 8008816:	60bb      	str	r3, [r7, #8]
      tmp++;
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	3301      	adds	r3, #1
 800881c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800881e:	693b      	ldr	r3, [r7, #16]
 8008820:	3b01      	subs	r3, #1
 8008822:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	781b      	ldrb	r3, [r3, #0]
 8008828:	061a      	lsls	r2, r3, #24
 800882a:	68bb      	ldr	r3, [r7, #8]
 800882c:	4313      	orrs	r3, r2
 800882e:	60bb      	str	r3, [r7, #8]
      tmp++;
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	3301      	adds	r3, #1
 8008834:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008836:	693b      	ldr	r3, [r7, #16]
 8008838:	3b01      	subs	r3, #1
 800883a:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	f107 0208 	add.w	r2, r7, #8
 8008844:	4611      	mov	r1, r2
 8008846:	4618      	mov	r0, r3
 8008848:	f000 ffca 	bl	80097e0 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 800884c:	697b      	ldr	r3, [r7, #20]
 800884e:	3301      	adds	r3, #1
 8008850:	617b      	str	r3, [r7, #20]
 8008852:	697b      	ldr	r3, [r7, #20]
 8008854:	2b07      	cmp	r3, #7
 8008856:	d9c4      	bls.n	80087e2 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	68fa      	ldr	r2, [r7, #12]
 800885c:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	693a      	ldr	r2, [r7, #16]
 8008862:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 8008864:	bf00      	nop
 8008866:	3718      	adds	r7, #24
 8008868:	46bd      	mov	sp, r7
 800886a:	bd80      	pop	{r7, pc}

0800886c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800886c:	b580      	push	{r7, lr}
 800886e:	b082      	sub	sp, #8
 8008870:	af00      	add	r7, sp, #0
 8008872:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	2b00      	cmp	r3, #0
 8008878:	d101      	bne.n	800887e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800887a:	2301      	movs	r3, #1
 800887c:	e07b      	b.n	8008976 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008882:	2b00      	cmp	r3, #0
 8008884:	d108      	bne.n	8008898 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	685b      	ldr	r3, [r3, #4]
 800888a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800888e:	d009      	beq.n	80088a4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	2200      	movs	r2, #0
 8008894:	61da      	str	r2, [r3, #28]
 8008896:	e005      	b.n	80088a4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	2200      	movs	r2, #0
 800889c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	2200      	movs	r2, #0
 80088a2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	2200      	movs	r2, #0
 80088a8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80088b0:	b2db      	uxtb	r3, r3
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d106      	bne.n	80088c4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	2200      	movs	r2, #0
 80088ba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80088be:	6878      	ldr	r0, [r7, #4]
 80088c0:	f7f9 fb74 	bl	8001fac <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	2202      	movs	r2, #2
 80088c8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	681a      	ldr	r2, [r3, #0]
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80088da:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	685b      	ldr	r3, [r3, #4]
 80088e0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	689b      	ldr	r3, [r3, #8]
 80088e8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80088ec:	431a      	orrs	r2, r3
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	68db      	ldr	r3, [r3, #12]
 80088f2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80088f6:	431a      	orrs	r2, r3
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	691b      	ldr	r3, [r3, #16]
 80088fc:	f003 0302 	and.w	r3, r3, #2
 8008900:	431a      	orrs	r2, r3
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	695b      	ldr	r3, [r3, #20]
 8008906:	f003 0301 	and.w	r3, r3, #1
 800890a:	431a      	orrs	r2, r3
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	699b      	ldr	r3, [r3, #24]
 8008910:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008914:	431a      	orrs	r2, r3
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	69db      	ldr	r3, [r3, #28]
 800891a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800891e:	431a      	orrs	r2, r3
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	6a1b      	ldr	r3, [r3, #32]
 8008924:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008928:	ea42 0103 	orr.w	r1, r2, r3
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008930:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	430a      	orrs	r2, r1
 800893a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	699b      	ldr	r3, [r3, #24]
 8008940:	0c1b      	lsrs	r3, r3, #16
 8008942:	f003 0104 	and.w	r1, r3, #4
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800894a:	f003 0210 	and.w	r2, r3, #16
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	430a      	orrs	r2, r1
 8008954:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	69da      	ldr	r2, [r3, #28]
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008964:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	2200      	movs	r2, #0
 800896a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	2201      	movs	r2, #1
 8008970:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8008974:	2300      	movs	r3, #0
}
 8008976:	4618      	mov	r0, r3
 8008978:	3708      	adds	r7, #8
 800897a:	46bd      	mov	sp, r7
 800897c:	bd80      	pop	{r7, pc}
	...

08008980 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8008980:	b580      	push	{r7, lr}
 8008982:	b088      	sub	sp, #32
 8008984:	af00      	add	r7, sp, #0
 8008986:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	685b      	ldr	r3, [r3, #4]
 800898e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	689b      	ldr	r3, [r3, #8]
 8008996:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8008998:	69bb      	ldr	r3, [r7, #24]
 800899a:	099b      	lsrs	r3, r3, #6
 800899c:	f003 0301 	and.w	r3, r3, #1
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d10f      	bne.n	80089c4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80089a4:	69bb      	ldr	r3, [r7, #24]
 80089a6:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d00a      	beq.n	80089c4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80089ae:	69fb      	ldr	r3, [r7, #28]
 80089b0:	099b      	lsrs	r3, r3, #6
 80089b2:	f003 0301 	and.w	r3, r3, #1
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	d004      	beq.n	80089c4 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089be:	6878      	ldr	r0, [r7, #4]
 80089c0:	4798      	blx	r3
    return;
 80089c2:	e0d7      	b.n	8008b74 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80089c4:	69bb      	ldr	r3, [r7, #24]
 80089c6:	085b      	lsrs	r3, r3, #1
 80089c8:	f003 0301 	and.w	r3, r3, #1
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d00a      	beq.n	80089e6 <HAL_SPI_IRQHandler+0x66>
 80089d0:	69fb      	ldr	r3, [r7, #28]
 80089d2:	09db      	lsrs	r3, r3, #7
 80089d4:	f003 0301 	and.w	r3, r3, #1
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d004      	beq.n	80089e6 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80089e0:	6878      	ldr	r0, [r7, #4]
 80089e2:	4798      	blx	r3
    return;
 80089e4:	e0c6      	b.n	8008b74 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80089e6:	69bb      	ldr	r3, [r7, #24]
 80089e8:	095b      	lsrs	r3, r3, #5
 80089ea:	f003 0301 	and.w	r3, r3, #1
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d10c      	bne.n	8008a0c <HAL_SPI_IRQHandler+0x8c>
 80089f2:	69bb      	ldr	r3, [r7, #24]
 80089f4:	099b      	lsrs	r3, r3, #6
 80089f6:	f003 0301 	and.w	r3, r3, #1
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d106      	bne.n	8008a0c <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80089fe:	69bb      	ldr	r3, [r7, #24]
 8008a00:	0a1b      	lsrs	r3, r3, #8
 8008a02:	f003 0301 	and.w	r3, r3, #1
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	f000 80b4 	beq.w	8008b74 <HAL_SPI_IRQHandler+0x1f4>
 8008a0c:	69fb      	ldr	r3, [r7, #28]
 8008a0e:	095b      	lsrs	r3, r3, #5
 8008a10:	f003 0301 	and.w	r3, r3, #1
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	f000 80ad 	beq.w	8008b74 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8008a1a:	69bb      	ldr	r3, [r7, #24]
 8008a1c:	099b      	lsrs	r3, r3, #6
 8008a1e:	f003 0301 	and.w	r3, r3, #1
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d023      	beq.n	8008a6e <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008a2c:	b2db      	uxtb	r3, r3
 8008a2e:	2b03      	cmp	r3, #3
 8008a30:	d011      	beq.n	8008a56 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008a36:	f043 0204 	orr.w	r2, r3, #4
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008a3e:	2300      	movs	r3, #0
 8008a40:	617b      	str	r3, [r7, #20]
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	68db      	ldr	r3, [r3, #12]
 8008a48:	617b      	str	r3, [r7, #20]
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	689b      	ldr	r3, [r3, #8]
 8008a50:	617b      	str	r3, [r7, #20]
 8008a52:	697b      	ldr	r3, [r7, #20]
 8008a54:	e00b      	b.n	8008a6e <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008a56:	2300      	movs	r3, #0
 8008a58:	613b      	str	r3, [r7, #16]
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	68db      	ldr	r3, [r3, #12]
 8008a60:	613b      	str	r3, [r7, #16]
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	689b      	ldr	r3, [r3, #8]
 8008a68:	613b      	str	r3, [r7, #16]
 8008a6a:	693b      	ldr	r3, [r7, #16]
        return;
 8008a6c:	e082      	b.n	8008b74 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8008a6e:	69bb      	ldr	r3, [r7, #24]
 8008a70:	095b      	lsrs	r3, r3, #5
 8008a72:	f003 0301 	and.w	r3, r3, #1
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d014      	beq.n	8008aa4 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008a7e:	f043 0201 	orr.w	r2, r3, #1
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8008a86:	2300      	movs	r3, #0
 8008a88:	60fb      	str	r3, [r7, #12]
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	689b      	ldr	r3, [r3, #8]
 8008a90:	60fb      	str	r3, [r7, #12]
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	681a      	ldr	r2, [r3, #0]
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008aa0:	601a      	str	r2, [r3, #0]
 8008aa2:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8008aa4:	69bb      	ldr	r3, [r7, #24]
 8008aa6:	0a1b      	lsrs	r3, r3, #8
 8008aa8:	f003 0301 	and.w	r3, r3, #1
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	d00c      	beq.n	8008aca <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008ab4:	f043 0208 	orr.w	r2, r3, #8
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8008abc:	2300      	movs	r3, #0
 8008abe:	60bb      	str	r3, [r7, #8]
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	689b      	ldr	r3, [r3, #8]
 8008ac6:	60bb      	str	r3, [r7, #8]
 8008ac8:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d04f      	beq.n	8008b72 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	685a      	ldr	r2, [r3, #4]
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008ae0:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	2201      	movs	r2, #1
 8008ae6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8008aea:	69fb      	ldr	r3, [r7, #28]
 8008aec:	f003 0302 	and.w	r3, r3, #2
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d104      	bne.n	8008afe <HAL_SPI_IRQHandler+0x17e>
 8008af4:	69fb      	ldr	r3, [r7, #28]
 8008af6:	f003 0301 	and.w	r3, r3, #1
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d034      	beq.n	8008b68 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	685a      	ldr	r2, [r3, #4]
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	f022 0203 	bic.w	r2, r2, #3
 8008b0c:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d011      	beq.n	8008b3a <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008b1a:	4a18      	ldr	r2, [pc, #96]	; (8008b7c <HAL_SPI_IRQHandler+0x1fc>)
 8008b1c:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008b22:	4618      	mov	r0, r3
 8008b24:	f7fb fc88 	bl	8004438 <HAL_DMA_Abort_IT>
 8008b28:	4603      	mov	r3, r0
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d005      	beq.n	8008b3a <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008b32:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d016      	beq.n	8008b70 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008b46:	4a0d      	ldr	r2, [pc, #52]	; (8008b7c <HAL_SPI_IRQHandler+0x1fc>)
 8008b48:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008b4e:	4618      	mov	r0, r3
 8008b50:	f7fb fc72 	bl	8004438 <HAL_DMA_Abort_IT>
 8008b54:	4603      	mov	r3, r0
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d00a      	beq.n	8008b70 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008b5e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8008b66:	e003      	b.n	8008b70 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8008b68:	6878      	ldr	r0, [r7, #4]
 8008b6a:	f000 f809 	bl	8008b80 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8008b6e:	e000      	b.n	8008b72 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8008b70:	bf00      	nop
    return;
 8008b72:	bf00      	nop
  }
}
 8008b74:	3720      	adds	r7, #32
 8008b76:	46bd      	mov	sp, r7
 8008b78:	bd80      	pop	{r7, pc}
 8008b7a:	bf00      	nop
 8008b7c:	08008b93 	.word	0x08008b93

08008b80 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8008b80:	b480      	push	{r7}
 8008b82:	b083      	sub	sp, #12
 8008b84:	af00      	add	r7, sp, #0
 8008b86:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8008b88:	bf00      	nop
 8008b8a:	370c      	adds	r7, #12
 8008b8c:	46bd      	mov	sp, r7
 8008b8e:	bc80      	pop	{r7}
 8008b90:	4770      	bx	lr

08008b92 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008b92:	b580      	push	{r7, lr}
 8008b94:	b084      	sub	sp, #16
 8008b96:	af00      	add	r7, sp, #0
 8008b98:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b9e:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	2200      	movs	r2, #0
 8008ba4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	2200      	movs	r2, #0
 8008baa:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8008bac:	68f8      	ldr	r0, [r7, #12]
 8008bae:	f7ff ffe7 	bl	8008b80 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008bb2:	bf00      	nop
 8008bb4:	3710      	adds	r7, #16
 8008bb6:	46bd      	mov	sp, r7
 8008bb8:	bd80      	pop	{r7, pc}

08008bba <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8008bba:	b580      	push	{r7, lr}
 8008bbc:	b086      	sub	sp, #24
 8008bbe:	af00      	add	r7, sp, #0
 8008bc0:	6078      	str	r0, [r7, #4]
 8008bc2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d101      	bne.n	8008bce <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8008bca:	2301      	movs	r3, #1
 8008bcc:	e097      	b.n	8008cfe <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008bd4:	b2db      	uxtb	r3, r3
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d106      	bne.n	8008be8 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	2200      	movs	r2, #0
 8008bde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8008be2:	6878      	ldr	r0, [r7, #4]
 8008be4:	f7f9 fab6 	bl	8002154 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	2202      	movs	r2, #2
 8008bec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	689b      	ldr	r3, [r3, #8]
 8008bf6:	687a      	ldr	r2, [r7, #4]
 8008bf8:	6812      	ldr	r2, [r2, #0]
 8008bfa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008bfe:	f023 0307 	bic.w	r3, r3, #7
 8008c02:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	681a      	ldr	r2, [r3, #0]
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	3304      	adds	r3, #4
 8008c0c:	4619      	mov	r1, r3
 8008c0e:	4610      	mov	r0, r2
 8008c10:	f000 f908 	bl	8008e24 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	689b      	ldr	r3, [r3, #8]
 8008c1a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	699b      	ldr	r3, [r3, #24]
 8008c22:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	6a1b      	ldr	r3, [r3, #32]
 8008c2a:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8008c2c:	683b      	ldr	r3, [r7, #0]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	697a      	ldr	r2, [r7, #20]
 8008c32:	4313      	orrs	r3, r2
 8008c34:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8008c36:	693b      	ldr	r3, [r7, #16]
 8008c38:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008c3c:	f023 0303 	bic.w	r3, r3, #3
 8008c40:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8008c42:	683b      	ldr	r3, [r7, #0]
 8008c44:	689a      	ldr	r2, [r3, #8]
 8008c46:	683b      	ldr	r3, [r7, #0]
 8008c48:	699b      	ldr	r3, [r3, #24]
 8008c4a:	021b      	lsls	r3, r3, #8
 8008c4c:	4313      	orrs	r3, r2
 8008c4e:	693a      	ldr	r2, [r7, #16]
 8008c50:	4313      	orrs	r3, r2
 8008c52:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8008c54:	693b      	ldr	r3, [r7, #16]
 8008c56:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8008c5a:	f023 030c 	bic.w	r3, r3, #12
 8008c5e:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8008c60:	693b      	ldr	r3, [r7, #16]
 8008c62:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008c66:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008c6a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8008c6c:	683b      	ldr	r3, [r7, #0]
 8008c6e:	68da      	ldr	r2, [r3, #12]
 8008c70:	683b      	ldr	r3, [r7, #0]
 8008c72:	69db      	ldr	r3, [r3, #28]
 8008c74:	021b      	lsls	r3, r3, #8
 8008c76:	4313      	orrs	r3, r2
 8008c78:	693a      	ldr	r2, [r7, #16]
 8008c7a:	4313      	orrs	r3, r2
 8008c7c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8008c7e:	683b      	ldr	r3, [r7, #0]
 8008c80:	691b      	ldr	r3, [r3, #16]
 8008c82:	011a      	lsls	r2, r3, #4
 8008c84:	683b      	ldr	r3, [r7, #0]
 8008c86:	6a1b      	ldr	r3, [r3, #32]
 8008c88:	031b      	lsls	r3, r3, #12
 8008c8a:	4313      	orrs	r3, r2
 8008c8c:	693a      	ldr	r2, [r7, #16]
 8008c8e:	4313      	orrs	r3, r2
 8008c90:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8008c98:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8008ca0:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8008ca2:	683b      	ldr	r3, [r7, #0]
 8008ca4:	685a      	ldr	r2, [r3, #4]
 8008ca6:	683b      	ldr	r3, [r7, #0]
 8008ca8:	695b      	ldr	r3, [r3, #20]
 8008caa:	011b      	lsls	r3, r3, #4
 8008cac:	4313      	orrs	r3, r2
 8008cae:	68fa      	ldr	r2, [r7, #12]
 8008cb0:	4313      	orrs	r3, r2
 8008cb2:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	697a      	ldr	r2, [r7, #20]
 8008cba:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	693a      	ldr	r2, [r7, #16]
 8008cc2:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	68fa      	ldr	r2, [r7, #12]
 8008cca:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	2201      	movs	r2, #1
 8008cd0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	2201      	movs	r2, #1
 8008cd8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	2201      	movs	r2, #1
 8008ce0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	2201      	movs	r2, #1
 8008ce8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	2201      	movs	r2, #1
 8008cf0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	2201      	movs	r2, #1
 8008cf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008cfc:	2300      	movs	r3, #0
}
 8008cfe:	4618      	mov	r0, r3
 8008d00:	3718      	adds	r7, #24
 8008d02:	46bd      	mov	sp, r7
 8008d04:	bd80      	pop	{r7, pc}

08008d06 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008d06:	b580      	push	{r7, lr}
 8008d08:	b084      	sub	sp, #16
 8008d0a:	af00      	add	r7, sp, #0
 8008d0c:	6078      	str	r0, [r7, #4]
 8008d0e:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008d16:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008d1e:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008d26:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8008d2e:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8008d30:	683b      	ldr	r3, [r7, #0]
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d110      	bne.n	8008d58 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008d36:	7bfb      	ldrb	r3, [r7, #15]
 8008d38:	2b01      	cmp	r3, #1
 8008d3a:	d102      	bne.n	8008d42 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8008d3c:	7b7b      	ldrb	r3, [r7, #13]
 8008d3e:	2b01      	cmp	r3, #1
 8008d40:	d001      	beq.n	8008d46 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8008d42:	2301      	movs	r3, #1
 8008d44:	e069      	b.n	8008e1a <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	2202      	movs	r2, #2
 8008d4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	2202      	movs	r2, #2
 8008d52:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008d56:	e031      	b.n	8008dbc <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8008d58:	683b      	ldr	r3, [r7, #0]
 8008d5a:	2b04      	cmp	r3, #4
 8008d5c:	d110      	bne.n	8008d80 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008d5e:	7bbb      	ldrb	r3, [r7, #14]
 8008d60:	2b01      	cmp	r3, #1
 8008d62:	d102      	bne.n	8008d6a <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008d64:	7b3b      	ldrb	r3, [r7, #12]
 8008d66:	2b01      	cmp	r3, #1
 8008d68:	d001      	beq.n	8008d6e <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8008d6a:	2301      	movs	r3, #1
 8008d6c:	e055      	b.n	8008e1a <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	2202      	movs	r2, #2
 8008d72:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	2202      	movs	r2, #2
 8008d7a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008d7e:	e01d      	b.n	8008dbc <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008d80:	7bfb      	ldrb	r3, [r7, #15]
 8008d82:	2b01      	cmp	r3, #1
 8008d84:	d108      	bne.n	8008d98 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008d86:	7bbb      	ldrb	r3, [r7, #14]
 8008d88:	2b01      	cmp	r3, #1
 8008d8a:	d105      	bne.n	8008d98 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008d8c:	7b7b      	ldrb	r3, [r7, #13]
 8008d8e:	2b01      	cmp	r3, #1
 8008d90:	d102      	bne.n	8008d98 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008d92:	7b3b      	ldrb	r3, [r7, #12]
 8008d94:	2b01      	cmp	r3, #1
 8008d96:	d001      	beq.n	8008d9c <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8008d98:	2301      	movs	r3, #1
 8008d9a:	e03e      	b.n	8008e1a <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	2202      	movs	r2, #2
 8008da0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	2202      	movs	r2, #2
 8008da8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	2202      	movs	r2, #2
 8008db0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	2202      	movs	r2, #2
 8008db8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8008dbc:	683b      	ldr	r3, [r7, #0]
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d003      	beq.n	8008dca <HAL_TIM_Encoder_Start+0xc4>
 8008dc2:	683b      	ldr	r3, [r7, #0]
 8008dc4:	2b04      	cmp	r3, #4
 8008dc6:	d008      	beq.n	8008dda <HAL_TIM_Encoder_Start+0xd4>
 8008dc8:	e00f      	b.n	8008dea <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	2201      	movs	r2, #1
 8008dd0:	2100      	movs	r1, #0
 8008dd2:	4618      	mov	r0, r3
 8008dd4:	f000 f8c4 	bl	8008f60 <TIM_CCxChannelCmd>
      break;
 8008dd8:	e016      	b.n	8008e08 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	2201      	movs	r2, #1
 8008de0:	2104      	movs	r1, #4
 8008de2:	4618      	mov	r0, r3
 8008de4:	f000 f8bc 	bl	8008f60 <TIM_CCxChannelCmd>
      break;
 8008de8:	e00e      	b.n	8008e08 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	2201      	movs	r2, #1
 8008df0:	2100      	movs	r1, #0
 8008df2:	4618      	mov	r0, r3
 8008df4:	f000 f8b4 	bl	8008f60 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	2201      	movs	r2, #1
 8008dfe:	2104      	movs	r1, #4
 8008e00:	4618      	mov	r0, r3
 8008e02:	f000 f8ad 	bl	8008f60 <TIM_CCxChannelCmd>
      break;
 8008e06:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	681a      	ldr	r2, [r3, #0]
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	f042 0201 	orr.w	r2, r2, #1
 8008e16:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8008e18:	2300      	movs	r3, #0
}
 8008e1a:	4618      	mov	r0, r3
 8008e1c:	3710      	adds	r7, #16
 8008e1e:	46bd      	mov	sp, r7
 8008e20:	bd80      	pop	{r7, pc}
	...

08008e24 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008e24:	b480      	push	{r7}
 8008e26:	b085      	sub	sp, #20
 8008e28:	af00      	add	r7, sp, #0
 8008e2a:	6078      	str	r0, [r7, #4]
 8008e2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	4a3f      	ldr	r2, [pc, #252]	; (8008f34 <TIM_Base_SetConfig+0x110>)
 8008e38:	4293      	cmp	r3, r2
 8008e3a:	d013      	beq.n	8008e64 <TIM_Base_SetConfig+0x40>
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008e42:	d00f      	beq.n	8008e64 <TIM_Base_SetConfig+0x40>
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	4a3c      	ldr	r2, [pc, #240]	; (8008f38 <TIM_Base_SetConfig+0x114>)
 8008e48:	4293      	cmp	r3, r2
 8008e4a:	d00b      	beq.n	8008e64 <TIM_Base_SetConfig+0x40>
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	4a3b      	ldr	r2, [pc, #236]	; (8008f3c <TIM_Base_SetConfig+0x118>)
 8008e50:	4293      	cmp	r3, r2
 8008e52:	d007      	beq.n	8008e64 <TIM_Base_SetConfig+0x40>
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	4a3a      	ldr	r2, [pc, #232]	; (8008f40 <TIM_Base_SetConfig+0x11c>)
 8008e58:	4293      	cmp	r3, r2
 8008e5a:	d003      	beq.n	8008e64 <TIM_Base_SetConfig+0x40>
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	4a39      	ldr	r2, [pc, #228]	; (8008f44 <TIM_Base_SetConfig+0x120>)
 8008e60:	4293      	cmp	r3, r2
 8008e62:	d108      	bne.n	8008e76 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008e6a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008e6c:	683b      	ldr	r3, [r7, #0]
 8008e6e:	685b      	ldr	r3, [r3, #4]
 8008e70:	68fa      	ldr	r2, [r7, #12]
 8008e72:	4313      	orrs	r3, r2
 8008e74:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	4a2e      	ldr	r2, [pc, #184]	; (8008f34 <TIM_Base_SetConfig+0x110>)
 8008e7a:	4293      	cmp	r3, r2
 8008e7c:	d02b      	beq.n	8008ed6 <TIM_Base_SetConfig+0xb2>
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008e84:	d027      	beq.n	8008ed6 <TIM_Base_SetConfig+0xb2>
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	4a2b      	ldr	r2, [pc, #172]	; (8008f38 <TIM_Base_SetConfig+0x114>)
 8008e8a:	4293      	cmp	r3, r2
 8008e8c:	d023      	beq.n	8008ed6 <TIM_Base_SetConfig+0xb2>
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	4a2a      	ldr	r2, [pc, #168]	; (8008f3c <TIM_Base_SetConfig+0x118>)
 8008e92:	4293      	cmp	r3, r2
 8008e94:	d01f      	beq.n	8008ed6 <TIM_Base_SetConfig+0xb2>
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	4a29      	ldr	r2, [pc, #164]	; (8008f40 <TIM_Base_SetConfig+0x11c>)
 8008e9a:	4293      	cmp	r3, r2
 8008e9c:	d01b      	beq.n	8008ed6 <TIM_Base_SetConfig+0xb2>
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	4a28      	ldr	r2, [pc, #160]	; (8008f44 <TIM_Base_SetConfig+0x120>)
 8008ea2:	4293      	cmp	r3, r2
 8008ea4:	d017      	beq.n	8008ed6 <TIM_Base_SetConfig+0xb2>
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	4a27      	ldr	r2, [pc, #156]	; (8008f48 <TIM_Base_SetConfig+0x124>)
 8008eaa:	4293      	cmp	r3, r2
 8008eac:	d013      	beq.n	8008ed6 <TIM_Base_SetConfig+0xb2>
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	4a26      	ldr	r2, [pc, #152]	; (8008f4c <TIM_Base_SetConfig+0x128>)
 8008eb2:	4293      	cmp	r3, r2
 8008eb4:	d00f      	beq.n	8008ed6 <TIM_Base_SetConfig+0xb2>
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	4a25      	ldr	r2, [pc, #148]	; (8008f50 <TIM_Base_SetConfig+0x12c>)
 8008eba:	4293      	cmp	r3, r2
 8008ebc:	d00b      	beq.n	8008ed6 <TIM_Base_SetConfig+0xb2>
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	4a24      	ldr	r2, [pc, #144]	; (8008f54 <TIM_Base_SetConfig+0x130>)
 8008ec2:	4293      	cmp	r3, r2
 8008ec4:	d007      	beq.n	8008ed6 <TIM_Base_SetConfig+0xb2>
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	4a23      	ldr	r2, [pc, #140]	; (8008f58 <TIM_Base_SetConfig+0x134>)
 8008eca:	4293      	cmp	r3, r2
 8008ecc:	d003      	beq.n	8008ed6 <TIM_Base_SetConfig+0xb2>
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	4a22      	ldr	r2, [pc, #136]	; (8008f5c <TIM_Base_SetConfig+0x138>)
 8008ed2:	4293      	cmp	r3, r2
 8008ed4:	d108      	bne.n	8008ee8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008edc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008ede:	683b      	ldr	r3, [r7, #0]
 8008ee0:	68db      	ldr	r3, [r3, #12]
 8008ee2:	68fa      	ldr	r2, [r7, #12]
 8008ee4:	4313      	orrs	r3, r2
 8008ee6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008eee:	683b      	ldr	r3, [r7, #0]
 8008ef0:	695b      	ldr	r3, [r3, #20]
 8008ef2:	4313      	orrs	r3, r2
 8008ef4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	68fa      	ldr	r2, [r7, #12]
 8008efa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008efc:	683b      	ldr	r3, [r7, #0]
 8008efe:	689a      	ldr	r2, [r3, #8]
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008f04:	683b      	ldr	r3, [r7, #0]
 8008f06:	681a      	ldr	r2, [r3, #0]
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	4a09      	ldr	r2, [pc, #36]	; (8008f34 <TIM_Base_SetConfig+0x110>)
 8008f10:	4293      	cmp	r3, r2
 8008f12:	d003      	beq.n	8008f1c <TIM_Base_SetConfig+0xf8>
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	4a0b      	ldr	r2, [pc, #44]	; (8008f44 <TIM_Base_SetConfig+0x120>)
 8008f18:	4293      	cmp	r3, r2
 8008f1a:	d103      	bne.n	8008f24 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008f1c:	683b      	ldr	r3, [r7, #0]
 8008f1e:	691a      	ldr	r2, [r3, #16]
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	2201      	movs	r2, #1
 8008f28:	615a      	str	r2, [r3, #20]
}
 8008f2a:	bf00      	nop
 8008f2c:	3714      	adds	r7, #20
 8008f2e:	46bd      	mov	sp, r7
 8008f30:	bc80      	pop	{r7}
 8008f32:	4770      	bx	lr
 8008f34:	40010000 	.word	0x40010000
 8008f38:	40000400 	.word	0x40000400
 8008f3c:	40000800 	.word	0x40000800
 8008f40:	40000c00 	.word	0x40000c00
 8008f44:	40010400 	.word	0x40010400
 8008f48:	40014000 	.word	0x40014000
 8008f4c:	40014400 	.word	0x40014400
 8008f50:	40014800 	.word	0x40014800
 8008f54:	40001800 	.word	0x40001800
 8008f58:	40001c00 	.word	0x40001c00
 8008f5c:	40002000 	.word	0x40002000

08008f60 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008f60:	b480      	push	{r7}
 8008f62:	b087      	sub	sp, #28
 8008f64:	af00      	add	r7, sp, #0
 8008f66:	60f8      	str	r0, [r7, #12]
 8008f68:	60b9      	str	r1, [r7, #8]
 8008f6a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008f6c:	68bb      	ldr	r3, [r7, #8]
 8008f6e:	f003 031f 	and.w	r3, r3, #31
 8008f72:	2201      	movs	r2, #1
 8008f74:	fa02 f303 	lsl.w	r3, r2, r3
 8008f78:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	6a1a      	ldr	r2, [r3, #32]
 8008f7e:	697b      	ldr	r3, [r7, #20]
 8008f80:	43db      	mvns	r3, r3
 8008f82:	401a      	ands	r2, r3
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	6a1a      	ldr	r2, [r3, #32]
 8008f8c:	68bb      	ldr	r3, [r7, #8]
 8008f8e:	f003 031f 	and.w	r3, r3, #31
 8008f92:	6879      	ldr	r1, [r7, #4]
 8008f94:	fa01 f303 	lsl.w	r3, r1, r3
 8008f98:	431a      	orrs	r2, r3
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	621a      	str	r2, [r3, #32]
}
 8008f9e:	bf00      	nop
 8008fa0:	371c      	adds	r7, #28
 8008fa2:	46bd      	mov	sp, r7
 8008fa4:	bc80      	pop	{r7}
 8008fa6:	4770      	bx	lr

08008fa8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008fa8:	b480      	push	{r7}
 8008faa:	b085      	sub	sp, #20
 8008fac:	af00      	add	r7, sp, #0
 8008fae:	6078      	str	r0, [r7, #4]
 8008fb0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008fb8:	2b01      	cmp	r3, #1
 8008fba:	d101      	bne.n	8008fc0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008fbc:	2302      	movs	r3, #2
 8008fbe:	e05a      	b.n	8009076 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	2201      	movs	r2, #1
 8008fc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	2202      	movs	r2, #2
 8008fcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	685b      	ldr	r3, [r3, #4]
 8008fd6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	689b      	ldr	r3, [r3, #8]
 8008fde:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008fe6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008fe8:	683b      	ldr	r3, [r7, #0]
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	68fa      	ldr	r2, [r7, #12]
 8008fee:	4313      	orrs	r3, r2
 8008ff0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	68fa      	ldr	r2, [r7, #12]
 8008ff8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	4a20      	ldr	r2, [pc, #128]	; (8009080 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8009000:	4293      	cmp	r3, r2
 8009002:	d022      	beq.n	800904a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800900c:	d01d      	beq.n	800904a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	4a1c      	ldr	r2, [pc, #112]	; (8009084 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8009014:	4293      	cmp	r3, r2
 8009016:	d018      	beq.n	800904a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	4a1a      	ldr	r2, [pc, #104]	; (8009088 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800901e:	4293      	cmp	r3, r2
 8009020:	d013      	beq.n	800904a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	4a19      	ldr	r2, [pc, #100]	; (800908c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8009028:	4293      	cmp	r3, r2
 800902a:	d00e      	beq.n	800904a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	4a17      	ldr	r2, [pc, #92]	; (8009090 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8009032:	4293      	cmp	r3, r2
 8009034:	d009      	beq.n	800904a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	4a16      	ldr	r2, [pc, #88]	; (8009094 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800903c:	4293      	cmp	r3, r2
 800903e:	d004      	beq.n	800904a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	4a14      	ldr	r2, [pc, #80]	; (8009098 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8009046:	4293      	cmp	r3, r2
 8009048:	d10c      	bne.n	8009064 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800904a:	68bb      	ldr	r3, [r7, #8]
 800904c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009050:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009052:	683b      	ldr	r3, [r7, #0]
 8009054:	685b      	ldr	r3, [r3, #4]
 8009056:	68ba      	ldr	r2, [r7, #8]
 8009058:	4313      	orrs	r3, r2
 800905a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	68ba      	ldr	r2, [r7, #8]
 8009062:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	2201      	movs	r2, #1
 8009068:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	2200      	movs	r2, #0
 8009070:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009074:	2300      	movs	r3, #0
}
 8009076:	4618      	mov	r0, r3
 8009078:	3714      	adds	r7, #20
 800907a:	46bd      	mov	sp, r7
 800907c:	bc80      	pop	{r7}
 800907e:	4770      	bx	lr
 8009080:	40010000 	.word	0x40010000
 8009084:	40000400 	.word	0x40000400
 8009088:	40000800 	.word	0x40000800
 800908c:	40000c00 	.word	0x40000c00
 8009090:	40010400 	.word	0x40010400
 8009094:	40014000 	.word	0x40014000
 8009098:	40001800 	.word	0x40001800

0800909c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800909c:	b580      	push	{r7, lr}
 800909e:	b082      	sub	sp, #8
 80090a0:	af00      	add	r7, sp, #0
 80090a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d101      	bne.n	80090ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80090aa:	2301      	movs	r3, #1
 80090ac:	e03f      	b.n	800912e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80090b4:	b2db      	uxtb	r3, r3
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d106      	bne.n	80090c8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	2200      	movs	r2, #0
 80090be:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80090c2:	6878      	ldr	r0, [r7, #4]
 80090c4:	f7f9 f88e 	bl	80021e4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	2224      	movs	r2, #36	; 0x24
 80090cc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	68da      	ldr	r2, [r3, #12]
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80090de:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80090e0:	6878      	ldr	r0, [r7, #4]
 80090e2:	f000 fa5d 	bl	80095a0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	691a      	ldr	r2, [r3, #16]
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80090f4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	695a      	ldr	r2, [r3, #20]
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009104:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	68da      	ldr	r2, [r3, #12]
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009114:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	2200      	movs	r2, #0
 800911a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	2220      	movs	r2, #32
 8009120:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	2220      	movs	r2, #32
 8009128:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800912c:	2300      	movs	r3, #0
}
 800912e:	4618      	mov	r0, r3
 8009130:	3708      	adds	r7, #8
 8009132:	46bd      	mov	sp, r7
 8009134:	bd80      	pop	{r7, pc}
	...

08009138 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009138:	b580      	push	{r7, lr}
 800913a:	b088      	sub	sp, #32
 800913c:	af00      	add	r7, sp, #0
 800913e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	68db      	ldr	r3, [r3, #12]
 800914e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	695b      	ldr	r3, [r3, #20]
 8009156:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8009158:	2300      	movs	r3, #0
 800915a:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800915c:	2300      	movs	r3, #0
 800915e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8009160:	69fb      	ldr	r3, [r7, #28]
 8009162:	f003 030f 	and.w	r3, r3, #15
 8009166:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8009168:	693b      	ldr	r3, [r7, #16]
 800916a:	2b00      	cmp	r3, #0
 800916c:	d10d      	bne.n	800918a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800916e:	69fb      	ldr	r3, [r7, #28]
 8009170:	f003 0320 	and.w	r3, r3, #32
 8009174:	2b00      	cmp	r3, #0
 8009176:	d008      	beq.n	800918a <HAL_UART_IRQHandler+0x52>
 8009178:	69bb      	ldr	r3, [r7, #24]
 800917a:	f003 0320 	and.w	r3, r3, #32
 800917e:	2b00      	cmp	r3, #0
 8009180:	d003      	beq.n	800918a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8009182:	6878      	ldr	r0, [r7, #4]
 8009184:	f000 f98b 	bl	800949e <UART_Receive_IT>
      return;
 8009188:	e0d0      	b.n	800932c <HAL_UART_IRQHandler+0x1f4>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800918a:	693b      	ldr	r3, [r7, #16]
 800918c:	2b00      	cmp	r3, #0
 800918e:	f000 80b0 	beq.w	80092f2 <HAL_UART_IRQHandler+0x1ba>
 8009192:	697b      	ldr	r3, [r7, #20]
 8009194:	f003 0301 	and.w	r3, r3, #1
 8009198:	2b00      	cmp	r3, #0
 800919a:	d105      	bne.n	80091a8 <HAL_UART_IRQHandler+0x70>
 800919c:	69bb      	ldr	r3, [r7, #24]
 800919e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	f000 80a5 	beq.w	80092f2 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80091a8:	69fb      	ldr	r3, [r7, #28]
 80091aa:	f003 0301 	and.w	r3, r3, #1
 80091ae:	2b00      	cmp	r3, #0
 80091b0:	d00a      	beq.n	80091c8 <HAL_UART_IRQHandler+0x90>
 80091b2:	69bb      	ldr	r3, [r7, #24]
 80091b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	d005      	beq.n	80091c8 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80091c0:	f043 0201 	orr.w	r2, r3, #1
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80091c8:	69fb      	ldr	r3, [r7, #28]
 80091ca:	f003 0304 	and.w	r3, r3, #4
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d00a      	beq.n	80091e8 <HAL_UART_IRQHandler+0xb0>
 80091d2:	697b      	ldr	r3, [r7, #20]
 80091d4:	f003 0301 	and.w	r3, r3, #1
 80091d8:	2b00      	cmp	r3, #0
 80091da:	d005      	beq.n	80091e8 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80091e0:	f043 0202 	orr.w	r2, r3, #2
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80091e8:	69fb      	ldr	r3, [r7, #28]
 80091ea:	f003 0302 	and.w	r3, r3, #2
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d00a      	beq.n	8009208 <HAL_UART_IRQHandler+0xd0>
 80091f2:	697b      	ldr	r3, [r7, #20]
 80091f4:	f003 0301 	and.w	r3, r3, #1
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d005      	beq.n	8009208 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009200:	f043 0204 	orr.w	r2, r3, #4
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8009208:	69fb      	ldr	r3, [r7, #28]
 800920a:	f003 0308 	and.w	r3, r3, #8
 800920e:	2b00      	cmp	r3, #0
 8009210:	d00f      	beq.n	8009232 <HAL_UART_IRQHandler+0xfa>
 8009212:	69bb      	ldr	r3, [r7, #24]
 8009214:	f003 0320 	and.w	r3, r3, #32
 8009218:	2b00      	cmp	r3, #0
 800921a:	d104      	bne.n	8009226 <HAL_UART_IRQHandler+0xee>
 800921c:	697b      	ldr	r3, [r7, #20]
 800921e:	f003 0301 	and.w	r3, r3, #1
 8009222:	2b00      	cmp	r3, #0
 8009224:	d005      	beq.n	8009232 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800922a:	f043 0208 	orr.w	r2, r3, #8
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009236:	2b00      	cmp	r3, #0
 8009238:	d077      	beq.n	800932a <HAL_UART_IRQHandler+0x1f2>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800923a:	69fb      	ldr	r3, [r7, #28]
 800923c:	f003 0320 	and.w	r3, r3, #32
 8009240:	2b00      	cmp	r3, #0
 8009242:	d007      	beq.n	8009254 <HAL_UART_IRQHandler+0x11c>
 8009244:	69bb      	ldr	r3, [r7, #24]
 8009246:	f003 0320 	and.w	r3, r3, #32
 800924a:	2b00      	cmp	r3, #0
 800924c:	d002      	beq.n	8009254 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800924e:	6878      	ldr	r0, [r7, #4]
 8009250:	f000 f925 	bl	800949e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	695b      	ldr	r3, [r3, #20]
 800925a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800925e:	2b40      	cmp	r3, #64	; 0x40
 8009260:	bf0c      	ite	eq
 8009262:	2301      	moveq	r3, #1
 8009264:	2300      	movne	r3, #0
 8009266:	b2db      	uxtb	r3, r3
 8009268:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800926e:	f003 0308 	and.w	r3, r3, #8
 8009272:	2b00      	cmp	r3, #0
 8009274:	d102      	bne.n	800927c <HAL_UART_IRQHandler+0x144>
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	2b00      	cmp	r3, #0
 800927a:	d031      	beq.n	80092e0 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800927c:	6878      	ldr	r0, [r7, #4]
 800927e:	f000 f876 	bl	800936e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	695b      	ldr	r3, [r3, #20]
 8009288:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800928c:	2b40      	cmp	r3, #64	; 0x40
 800928e:	d123      	bne.n	80092d8 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	695a      	ldr	r2, [r3, #20]
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800929e:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	d013      	beq.n	80092d0 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80092ac:	4a21      	ldr	r2, [pc, #132]	; (8009334 <HAL_UART_IRQHandler+0x1fc>)
 80092ae:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80092b4:	4618      	mov	r0, r3
 80092b6:	f7fb f8bf 	bl	8004438 <HAL_DMA_Abort_IT>
 80092ba:	4603      	mov	r3, r0
 80092bc:	2b00      	cmp	r3, #0
 80092be:	d016      	beq.n	80092ee <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80092c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80092c6:	687a      	ldr	r2, [r7, #4]
 80092c8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80092ca:	4610      	mov	r0, r2
 80092cc:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80092ce:	e00e      	b.n	80092ee <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80092d0:	6878      	ldr	r0, [r7, #4]
 80092d2:	f000 f843 	bl	800935c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80092d6:	e00a      	b.n	80092ee <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80092d8:	6878      	ldr	r0, [r7, #4]
 80092da:	f000 f83f 	bl	800935c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80092de:	e006      	b.n	80092ee <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80092e0:	6878      	ldr	r0, [r7, #4]
 80092e2:	f000 f83b 	bl	800935c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	2200      	movs	r2, #0
 80092ea:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80092ec:	e01d      	b.n	800932a <HAL_UART_IRQHandler+0x1f2>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80092ee:	bf00      	nop
    return;
 80092f0:	e01b      	b.n	800932a <HAL_UART_IRQHandler+0x1f2>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80092f2:	69fb      	ldr	r3, [r7, #28]
 80092f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d008      	beq.n	800930e <HAL_UART_IRQHandler+0x1d6>
 80092fc:	69bb      	ldr	r3, [r7, #24]
 80092fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009302:	2b00      	cmp	r3, #0
 8009304:	d003      	beq.n	800930e <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8009306:	6878      	ldr	r0, [r7, #4]
 8009308:	f000 f862 	bl	80093d0 <UART_Transmit_IT>
    return;
 800930c:	e00e      	b.n	800932c <HAL_UART_IRQHandler+0x1f4>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800930e:	69fb      	ldr	r3, [r7, #28]
 8009310:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009314:	2b00      	cmp	r3, #0
 8009316:	d009      	beq.n	800932c <HAL_UART_IRQHandler+0x1f4>
 8009318:	69bb      	ldr	r3, [r7, #24]
 800931a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800931e:	2b00      	cmp	r3, #0
 8009320:	d004      	beq.n	800932c <HAL_UART_IRQHandler+0x1f4>
  {
    UART_EndTransmit_IT(huart);
 8009322:	6878      	ldr	r0, [r7, #4]
 8009324:	f000 f8a3 	bl	800946e <UART_EndTransmit_IT>
    return;
 8009328:	e000      	b.n	800932c <HAL_UART_IRQHandler+0x1f4>
    return;
 800932a:	bf00      	nop
  }
}
 800932c:	3720      	adds	r7, #32
 800932e:	46bd      	mov	sp, r7
 8009330:	bd80      	pop	{r7, pc}
 8009332:	bf00      	nop
 8009334:	080093a9 	.word	0x080093a9

08009338 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009338:	b480      	push	{r7}
 800933a:	b083      	sub	sp, #12
 800933c:	af00      	add	r7, sp, #0
 800933e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8009340:	bf00      	nop
 8009342:	370c      	adds	r7, #12
 8009344:	46bd      	mov	sp, r7
 8009346:	bc80      	pop	{r7}
 8009348:	4770      	bx	lr

0800934a <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800934a:	b480      	push	{r7}
 800934c:	b083      	sub	sp, #12
 800934e:	af00      	add	r7, sp, #0
 8009350:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8009352:	bf00      	nop
 8009354:	370c      	adds	r7, #12
 8009356:	46bd      	mov	sp, r7
 8009358:	bc80      	pop	{r7}
 800935a:	4770      	bx	lr

0800935c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800935c:	b480      	push	{r7}
 800935e:	b083      	sub	sp, #12
 8009360:	af00      	add	r7, sp, #0
 8009362:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009364:	bf00      	nop
 8009366:	370c      	adds	r7, #12
 8009368:	46bd      	mov	sp, r7
 800936a:	bc80      	pop	{r7}
 800936c:	4770      	bx	lr

0800936e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800936e:	b480      	push	{r7}
 8009370:	b083      	sub	sp, #12
 8009372:	af00      	add	r7, sp, #0
 8009374:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	68da      	ldr	r2, [r3, #12]
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8009384:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	695a      	ldr	r2, [r3, #20]
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	f022 0201 	bic.w	r2, r2, #1
 8009394:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	2220      	movs	r2, #32
 800939a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800939e:	bf00      	nop
 80093a0:	370c      	adds	r7, #12
 80093a2:	46bd      	mov	sp, r7
 80093a4:	bc80      	pop	{r7}
 80093a6:	4770      	bx	lr

080093a8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80093a8:	b580      	push	{r7, lr}
 80093aa:	b084      	sub	sp, #16
 80093ac:	af00      	add	r7, sp, #0
 80093ae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093b4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	2200      	movs	r2, #0
 80093ba:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	2200      	movs	r2, #0
 80093c0:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80093c2:	68f8      	ldr	r0, [r7, #12]
 80093c4:	f7ff ffca 	bl	800935c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80093c8:	bf00      	nop
 80093ca:	3710      	adds	r7, #16
 80093cc:	46bd      	mov	sp, r7
 80093ce:	bd80      	pop	{r7, pc}

080093d0 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80093d0:	b480      	push	{r7}
 80093d2:	b085      	sub	sp, #20
 80093d4:	af00      	add	r7, sp, #0
 80093d6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80093de:	b2db      	uxtb	r3, r3
 80093e0:	2b21      	cmp	r3, #33	; 0x21
 80093e2:	d13e      	bne.n	8009462 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	689b      	ldr	r3, [r3, #8]
 80093e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80093ec:	d114      	bne.n	8009418 <UART_Transmit_IT+0x48>
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	691b      	ldr	r3, [r3, #16]
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	d110      	bne.n	8009418 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	6a1b      	ldr	r3, [r3, #32]
 80093fa:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	881b      	ldrh	r3, [r3, #0]
 8009400:	461a      	mov	r2, r3
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800940a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	6a1b      	ldr	r3, [r3, #32]
 8009410:	1c9a      	adds	r2, r3, #2
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	621a      	str	r2, [r3, #32]
 8009416:	e008      	b.n	800942a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	6a1b      	ldr	r3, [r3, #32]
 800941c:	1c59      	adds	r1, r3, #1
 800941e:	687a      	ldr	r2, [r7, #4]
 8009420:	6211      	str	r1, [r2, #32]
 8009422:	781a      	ldrb	r2, [r3, #0]
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800942e:	b29b      	uxth	r3, r3
 8009430:	3b01      	subs	r3, #1
 8009432:	b29b      	uxth	r3, r3
 8009434:	687a      	ldr	r2, [r7, #4]
 8009436:	4619      	mov	r1, r3
 8009438:	84d1      	strh	r1, [r2, #38]	; 0x26
 800943a:	2b00      	cmp	r3, #0
 800943c:	d10f      	bne.n	800945e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	68da      	ldr	r2, [r3, #12]
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800944c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	68da      	ldr	r2, [r3, #12]
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800945c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800945e:	2300      	movs	r3, #0
 8009460:	e000      	b.n	8009464 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8009462:	2302      	movs	r3, #2
  }
}
 8009464:	4618      	mov	r0, r3
 8009466:	3714      	adds	r7, #20
 8009468:	46bd      	mov	sp, r7
 800946a:	bc80      	pop	{r7}
 800946c:	4770      	bx	lr

0800946e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800946e:	b580      	push	{r7, lr}
 8009470:	b082      	sub	sp, #8
 8009472:	af00      	add	r7, sp, #0
 8009474:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	68da      	ldr	r2, [r3, #12]
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009484:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	2220      	movs	r2, #32
 800948a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800948e:	6878      	ldr	r0, [r7, #4]
 8009490:	f7ff ff52 	bl	8009338 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009494:	2300      	movs	r3, #0
}
 8009496:	4618      	mov	r0, r3
 8009498:	3708      	adds	r7, #8
 800949a:	46bd      	mov	sp, r7
 800949c:	bd80      	pop	{r7, pc}

0800949e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800949e:	b580      	push	{r7, lr}
 80094a0:	b084      	sub	sp, #16
 80094a2:	af00      	add	r7, sp, #0
 80094a4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80094ac:	b2db      	uxtb	r3, r3
 80094ae:	2b22      	cmp	r3, #34	; 0x22
 80094b0:	d170      	bne.n	8009594 <UART_Receive_IT+0xf6>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	689b      	ldr	r3, [r3, #8]
 80094b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80094ba:	d117      	bne.n	80094ec <UART_Receive_IT+0x4e>
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	691b      	ldr	r3, [r3, #16]
 80094c0:	2b00      	cmp	r3, #0
 80094c2:	d113      	bne.n	80094ec <UART_Receive_IT+0x4e>
    {
      pdata8bits  = NULL;
 80094c4:	2300      	movs	r3, #0
 80094c6:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80094cc:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	685b      	ldr	r3, [r3, #4]
 80094d4:	b29b      	uxth	r3, r3
 80094d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80094da:	b29a      	uxth	r2, r3
 80094dc:	68bb      	ldr	r3, [r7, #8]
 80094de:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80094e4:	1c9a      	adds	r2, r3, #2
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	629a      	str	r2, [r3, #40]	; 0x28
 80094ea:	e026      	b.n	800953a <UART_Receive_IT+0x9c>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80094f0:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 80094f2:	2300      	movs	r3, #0
 80094f4:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	689b      	ldr	r3, [r3, #8]
 80094fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80094fe:	d007      	beq.n	8009510 <UART_Receive_IT+0x72>
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	689b      	ldr	r3, [r3, #8]
 8009504:	2b00      	cmp	r3, #0
 8009506:	d10a      	bne.n	800951e <UART_Receive_IT+0x80>
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	691b      	ldr	r3, [r3, #16]
 800950c:	2b00      	cmp	r3, #0
 800950e:	d106      	bne.n	800951e <UART_Receive_IT+0x80>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	685b      	ldr	r3, [r3, #4]
 8009516:	b2da      	uxtb	r2, r3
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	701a      	strb	r2, [r3, #0]
 800951c:	e008      	b.n	8009530 <UART_Receive_IT+0x92>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	685b      	ldr	r3, [r3, #4]
 8009524:	b2db      	uxtb	r3, r3
 8009526:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800952a:	b2da      	uxtb	r2, r3
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009534:	1c5a      	adds	r2, r3, #1
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800953e:	b29b      	uxth	r3, r3
 8009540:	3b01      	subs	r3, #1
 8009542:	b29b      	uxth	r3, r3
 8009544:	687a      	ldr	r2, [r7, #4]
 8009546:	4619      	mov	r1, r3
 8009548:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800954a:	2b00      	cmp	r3, #0
 800954c:	d120      	bne.n	8009590 <UART_Receive_IT+0xf2>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	68da      	ldr	r2, [r3, #12]
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	f022 0220 	bic.w	r2, r2, #32
 800955c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	68da      	ldr	r2, [r3, #12]
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800956c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	695a      	ldr	r2, [r3, #20]
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	f022 0201 	bic.w	r2, r2, #1
 800957c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	2220      	movs	r2, #32
 8009582:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8009586:	6878      	ldr	r0, [r7, #4]
 8009588:	f7ff fedf 	bl	800934a <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800958c:	2300      	movs	r3, #0
 800958e:	e002      	b.n	8009596 <UART_Receive_IT+0xf8>
    }
    return HAL_OK;
 8009590:	2300      	movs	r3, #0
 8009592:	e000      	b.n	8009596 <UART_Receive_IT+0xf8>
  }
  else
  {
    return HAL_BUSY;
 8009594:	2302      	movs	r3, #2
  }
}
 8009596:	4618      	mov	r0, r3
 8009598:	3710      	adds	r7, #16
 800959a:	46bd      	mov	sp, r7
 800959c:	bd80      	pop	{r7, pc}
	...

080095a0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80095a0:	b580      	push	{r7, lr}
 80095a2:	b084      	sub	sp, #16
 80095a4:	af00      	add	r7, sp, #0
 80095a6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	691b      	ldr	r3, [r3, #16]
 80095ae:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	68da      	ldr	r2, [r3, #12]
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	430a      	orrs	r2, r1
 80095bc:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	689a      	ldr	r2, [r3, #8]
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	691b      	ldr	r3, [r3, #16]
 80095c6:	431a      	orrs	r2, r3
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	695b      	ldr	r3, [r3, #20]
 80095cc:	431a      	orrs	r2, r3
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	69db      	ldr	r3, [r3, #28]
 80095d2:	4313      	orrs	r3, r2
 80095d4:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	68db      	ldr	r3, [r3, #12]
 80095dc:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80095e0:	f023 030c 	bic.w	r3, r3, #12
 80095e4:	687a      	ldr	r2, [r7, #4]
 80095e6:	6812      	ldr	r2, [r2, #0]
 80095e8:	68b9      	ldr	r1, [r7, #8]
 80095ea:	430b      	orrs	r3, r1
 80095ec:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	695b      	ldr	r3, [r3, #20]
 80095f4:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	699a      	ldr	r2, [r3, #24]
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	430a      	orrs	r2, r1
 8009602:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1) || (huart->Instance == USART6))
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	4a57      	ldr	r2, [pc, #348]	; (8009768 <UART_SetConfig+0x1c8>)
 800960a:	4293      	cmp	r3, r2
 800960c:	d004      	beq.n	8009618 <UART_SetConfig+0x78>
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	4a56      	ldr	r2, [pc, #344]	; (800976c <UART_SetConfig+0x1cc>)
 8009614:	4293      	cmp	r3, r2
 8009616:	d103      	bne.n	8009620 <UART_SetConfig+0x80>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8009618:	f7fd fcf6 	bl	8007008 <HAL_RCC_GetPCLK2Freq>
 800961c:	60f8      	str	r0, [r7, #12]
 800961e:	e002      	b.n	8009626 <UART_SetConfig+0x86>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8009620:	f7fd fcd0 	bl	8006fc4 <HAL_RCC_GetPCLK1Freq>
 8009624:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	69db      	ldr	r3, [r3, #28]
 800962a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800962e:	d14c      	bne.n	80096ca <UART_SetConfig+0x12a>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009630:	68fa      	ldr	r2, [r7, #12]
 8009632:	4613      	mov	r3, r2
 8009634:	009b      	lsls	r3, r3, #2
 8009636:	4413      	add	r3, r2
 8009638:	009a      	lsls	r2, r3, #2
 800963a:	441a      	add	r2, r3
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	685b      	ldr	r3, [r3, #4]
 8009640:	005b      	lsls	r3, r3, #1
 8009642:	fbb2 f3f3 	udiv	r3, r2, r3
 8009646:	4a4a      	ldr	r2, [pc, #296]	; (8009770 <UART_SetConfig+0x1d0>)
 8009648:	fba2 2303 	umull	r2, r3, r2, r3
 800964c:	095b      	lsrs	r3, r3, #5
 800964e:	0119      	lsls	r1, r3, #4
 8009650:	68fa      	ldr	r2, [r7, #12]
 8009652:	4613      	mov	r3, r2
 8009654:	009b      	lsls	r3, r3, #2
 8009656:	4413      	add	r3, r2
 8009658:	009a      	lsls	r2, r3, #2
 800965a:	441a      	add	r2, r3
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	685b      	ldr	r3, [r3, #4]
 8009660:	005b      	lsls	r3, r3, #1
 8009662:	fbb2 f2f3 	udiv	r2, r2, r3
 8009666:	4b42      	ldr	r3, [pc, #264]	; (8009770 <UART_SetConfig+0x1d0>)
 8009668:	fba3 0302 	umull	r0, r3, r3, r2
 800966c:	095b      	lsrs	r3, r3, #5
 800966e:	2064      	movs	r0, #100	; 0x64
 8009670:	fb00 f303 	mul.w	r3, r0, r3
 8009674:	1ad3      	subs	r3, r2, r3
 8009676:	00db      	lsls	r3, r3, #3
 8009678:	3332      	adds	r3, #50	; 0x32
 800967a:	4a3d      	ldr	r2, [pc, #244]	; (8009770 <UART_SetConfig+0x1d0>)
 800967c:	fba2 2303 	umull	r2, r3, r2, r3
 8009680:	095b      	lsrs	r3, r3, #5
 8009682:	005b      	lsls	r3, r3, #1
 8009684:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8009688:	4419      	add	r1, r3
 800968a:	68fa      	ldr	r2, [r7, #12]
 800968c:	4613      	mov	r3, r2
 800968e:	009b      	lsls	r3, r3, #2
 8009690:	4413      	add	r3, r2
 8009692:	009a      	lsls	r2, r3, #2
 8009694:	441a      	add	r2, r3
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	685b      	ldr	r3, [r3, #4]
 800969a:	005b      	lsls	r3, r3, #1
 800969c:	fbb2 f2f3 	udiv	r2, r2, r3
 80096a0:	4b33      	ldr	r3, [pc, #204]	; (8009770 <UART_SetConfig+0x1d0>)
 80096a2:	fba3 0302 	umull	r0, r3, r3, r2
 80096a6:	095b      	lsrs	r3, r3, #5
 80096a8:	2064      	movs	r0, #100	; 0x64
 80096aa:	fb00 f303 	mul.w	r3, r0, r3
 80096ae:	1ad3      	subs	r3, r2, r3
 80096b0:	00db      	lsls	r3, r3, #3
 80096b2:	3332      	adds	r3, #50	; 0x32
 80096b4:	4a2e      	ldr	r2, [pc, #184]	; (8009770 <UART_SetConfig+0x1d0>)
 80096b6:	fba2 2303 	umull	r2, r3, r2, r3
 80096ba:	095b      	lsrs	r3, r3, #5
 80096bc:	f003 0207 	and.w	r2, r3, #7
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	440a      	add	r2, r1
 80096c6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80096c8:	e04a      	b.n	8009760 <UART_SetConfig+0x1c0>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80096ca:	68fa      	ldr	r2, [r7, #12]
 80096cc:	4613      	mov	r3, r2
 80096ce:	009b      	lsls	r3, r3, #2
 80096d0:	4413      	add	r3, r2
 80096d2:	009a      	lsls	r2, r3, #2
 80096d4:	441a      	add	r2, r3
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	685b      	ldr	r3, [r3, #4]
 80096da:	009b      	lsls	r3, r3, #2
 80096dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80096e0:	4a23      	ldr	r2, [pc, #140]	; (8009770 <UART_SetConfig+0x1d0>)
 80096e2:	fba2 2303 	umull	r2, r3, r2, r3
 80096e6:	095b      	lsrs	r3, r3, #5
 80096e8:	0119      	lsls	r1, r3, #4
 80096ea:	68fa      	ldr	r2, [r7, #12]
 80096ec:	4613      	mov	r3, r2
 80096ee:	009b      	lsls	r3, r3, #2
 80096f0:	4413      	add	r3, r2
 80096f2:	009a      	lsls	r2, r3, #2
 80096f4:	441a      	add	r2, r3
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	685b      	ldr	r3, [r3, #4]
 80096fa:	009b      	lsls	r3, r3, #2
 80096fc:	fbb2 f2f3 	udiv	r2, r2, r3
 8009700:	4b1b      	ldr	r3, [pc, #108]	; (8009770 <UART_SetConfig+0x1d0>)
 8009702:	fba3 0302 	umull	r0, r3, r3, r2
 8009706:	095b      	lsrs	r3, r3, #5
 8009708:	2064      	movs	r0, #100	; 0x64
 800970a:	fb00 f303 	mul.w	r3, r0, r3
 800970e:	1ad3      	subs	r3, r2, r3
 8009710:	011b      	lsls	r3, r3, #4
 8009712:	3332      	adds	r3, #50	; 0x32
 8009714:	4a16      	ldr	r2, [pc, #88]	; (8009770 <UART_SetConfig+0x1d0>)
 8009716:	fba2 2303 	umull	r2, r3, r2, r3
 800971a:	095b      	lsrs	r3, r3, #5
 800971c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009720:	4419      	add	r1, r3
 8009722:	68fa      	ldr	r2, [r7, #12]
 8009724:	4613      	mov	r3, r2
 8009726:	009b      	lsls	r3, r3, #2
 8009728:	4413      	add	r3, r2
 800972a:	009a      	lsls	r2, r3, #2
 800972c:	441a      	add	r2, r3
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	685b      	ldr	r3, [r3, #4]
 8009732:	009b      	lsls	r3, r3, #2
 8009734:	fbb2 f2f3 	udiv	r2, r2, r3
 8009738:	4b0d      	ldr	r3, [pc, #52]	; (8009770 <UART_SetConfig+0x1d0>)
 800973a:	fba3 0302 	umull	r0, r3, r3, r2
 800973e:	095b      	lsrs	r3, r3, #5
 8009740:	2064      	movs	r0, #100	; 0x64
 8009742:	fb00 f303 	mul.w	r3, r0, r3
 8009746:	1ad3      	subs	r3, r2, r3
 8009748:	011b      	lsls	r3, r3, #4
 800974a:	3332      	adds	r3, #50	; 0x32
 800974c:	4a08      	ldr	r2, [pc, #32]	; (8009770 <UART_SetConfig+0x1d0>)
 800974e:	fba2 2303 	umull	r2, r3, r2, r3
 8009752:	095b      	lsrs	r3, r3, #5
 8009754:	f003 020f 	and.w	r2, r3, #15
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	440a      	add	r2, r1
 800975e:	609a      	str	r2, [r3, #8]
}
 8009760:	bf00      	nop
 8009762:	3710      	adds	r7, #16
 8009764:	46bd      	mov	sp, r7
 8009766:	bd80      	pop	{r7, pc}
 8009768:	40011000 	.word	0x40011000
 800976c:	40011400 	.word	0x40011400
 8009770:	51eb851f 	.word	0x51eb851f

08009774 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8009774:	b084      	sub	sp, #16
 8009776:	b480      	push	{r7}
 8009778:	b085      	sub	sp, #20
 800977a:	af00      	add	r7, sp, #0
 800977c:	6078      	str	r0, [r7, #4]
 800977e:	f107 001c 	add.w	r0, r7, #28
 8009782:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8009786:	2300      	movs	r3, #0
 8009788:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800978a:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800978c:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800978e:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8009790:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 8009792:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8009794:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 8009796:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8009798:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 800979a:	431a      	orrs	r2, r3
             Init.ClockDiv
 800979c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 800979e:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 80097a0:	68fa      	ldr	r2, [r7, #12]
 80097a2:	4313      	orrs	r3, r2
 80097a4:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	685b      	ldr	r3, [r3, #4]
 80097aa:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 80097ae:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80097b2:	68fa      	ldr	r2, [r7, #12]
 80097b4:	431a      	orrs	r2, r3
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80097ba:	2300      	movs	r3, #0
}
 80097bc:	4618      	mov	r0, r3
 80097be:	3714      	adds	r7, #20
 80097c0:	46bd      	mov	sp, r7
 80097c2:	bc80      	pop	{r7}
 80097c4:	b004      	add	sp, #16
 80097c6:	4770      	bx	lr

080097c8 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 80097c8:	b480      	push	{r7}
 80097ca:	b083      	sub	sp, #12
 80097cc:	af00      	add	r7, sp, #0
 80097ce:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 80097d6:	4618      	mov	r0, r3
 80097d8:	370c      	adds	r7, #12
 80097da:	46bd      	mov	sp, r7
 80097dc:	bc80      	pop	{r7}
 80097de:	4770      	bx	lr

080097e0 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 80097e0:	b480      	push	{r7}
 80097e2:	b083      	sub	sp, #12
 80097e4:	af00      	add	r7, sp, #0
 80097e6:	6078      	str	r0, [r7, #4]
 80097e8:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 80097ea:	683b      	ldr	r3, [r7, #0]
 80097ec:	681a      	ldr	r2, [r3, #0]
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80097f4:	2300      	movs	r3, #0
}
 80097f6:	4618      	mov	r0, r3
 80097f8:	370c      	adds	r7, #12
 80097fa:	46bd      	mov	sp, r7
 80097fc:	bc80      	pop	{r7}
 80097fe:	4770      	bx	lr

08009800 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 8009800:	b580      	push	{r7, lr}
 8009802:	b082      	sub	sp, #8
 8009804:	af00      	add	r7, sp, #0
 8009806:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	2203      	movs	r2, #3
 800980c:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 800980e:	2002      	movs	r0, #2
 8009810:	f7f9 f862 	bl	80028d8 <HAL_Delay>
  
  return HAL_OK;
 8009814:	2300      	movs	r3, #0
}
 8009816:	4618      	mov	r0, r3
 8009818:	3708      	adds	r7, #8
 800981a:	46bd      	mov	sp, r7
 800981c:	bd80      	pop	{r7, pc}

0800981e <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800981e:	b480      	push	{r7}
 8009820:	b083      	sub	sp, #12
 8009822:	af00      	add	r7, sp, #0
 8009824:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	f003 0303 	and.w	r3, r3, #3
}
 800982e:	4618      	mov	r0, r3
 8009830:	370c      	adds	r7, #12
 8009832:	46bd      	mov	sp, r7
 8009834:	bc80      	pop	{r7}
 8009836:	4770      	bx	lr

08009838 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 8009838:	b480      	push	{r7}
 800983a:	b085      	sub	sp, #20
 800983c:	af00      	add	r7, sp, #0
 800983e:	6078      	str	r0, [r7, #4]
 8009840:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8009842:	2300      	movs	r3, #0
 8009844:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8009846:	683b      	ldr	r3, [r7, #0]
 8009848:	681a      	ldr	r2, [r3, #0]
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800984e:	683b      	ldr	r3, [r7, #0]
 8009850:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8009852:	683b      	ldr	r3, [r7, #0]
 8009854:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8009856:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8009858:	683b      	ldr	r3, [r7, #0]
 800985a:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800985c:	431a      	orrs	r2, r3
                       Command->CPSM);
 800985e:	683b      	ldr	r3, [r7, #0]
 8009860:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8009862:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8009864:	68fa      	ldr	r2, [r7, #12]
 8009866:	4313      	orrs	r3, r2
 8009868:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	68db      	ldr	r3, [r3, #12]
 800986e:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8009872:	f023 030f 	bic.w	r3, r3, #15
 8009876:	68fa      	ldr	r2, [r7, #12]
 8009878:	431a      	orrs	r2, r3
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800987e:	2300      	movs	r3, #0
}
 8009880:	4618      	mov	r0, r3
 8009882:	3714      	adds	r7, #20
 8009884:	46bd      	mov	sp, r7
 8009886:	bc80      	pop	{r7}
 8009888:	4770      	bx	lr

0800988a <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800988a:	b480      	push	{r7}
 800988c:	b083      	sub	sp, #12
 800988e:	af00      	add	r7, sp, #0
 8009890:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	691b      	ldr	r3, [r3, #16]
 8009896:	b2db      	uxtb	r3, r3
}
 8009898:	4618      	mov	r0, r3
 800989a:	370c      	adds	r7, #12
 800989c:	46bd      	mov	sp, r7
 800989e:	bc80      	pop	{r7}
 80098a0:	4770      	bx	lr

080098a2 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 80098a2:	b480      	push	{r7}
 80098a4:	b085      	sub	sp, #20
 80098a6:	af00      	add	r7, sp, #0
 80098a8:	6078      	str	r0, [r7, #4]
 80098aa:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	3314      	adds	r3, #20
 80098b0:	461a      	mov	r2, r3
 80098b2:	683b      	ldr	r3, [r7, #0]
 80098b4:	4413      	add	r3, r2
 80098b6:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	681b      	ldr	r3, [r3, #0]
}  
 80098bc:	4618      	mov	r0, r3
 80098be:	3714      	adds	r7, #20
 80098c0:	46bd      	mov	sp, r7
 80098c2:	bc80      	pop	{r7}
 80098c4:	4770      	bx	lr

080098c6 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 80098c6:	b480      	push	{r7}
 80098c8:	b085      	sub	sp, #20
 80098ca:	af00      	add	r7, sp, #0
 80098cc:	6078      	str	r0, [r7, #4]
 80098ce:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80098d0:	2300      	movs	r3, #0
 80098d2:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 80098d4:	683b      	ldr	r3, [r7, #0]
 80098d6:	681a      	ldr	r2, [r3, #0]
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 80098dc:	683b      	ldr	r3, [r7, #0]
 80098de:	685a      	ldr	r2, [r3, #4]
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80098e4:	683b      	ldr	r3, [r7, #0]
 80098e6:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 80098e8:	683b      	ldr	r3, [r7, #0]
 80098ea:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80098ec:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 80098ee:	683b      	ldr	r3, [r7, #0]
 80098f0:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 80098f2:	431a      	orrs	r2, r3
                       Data->DPSM);
 80098f4:	683b      	ldr	r3, [r7, #0]
 80098f6:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 80098f8:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80098fa:	68fa      	ldr	r2, [r7, #12]
 80098fc:	4313      	orrs	r3, r2
 80098fe:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009904:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	431a      	orrs	r2, r3
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8009910:	2300      	movs	r3, #0

}
 8009912:	4618      	mov	r0, r3
 8009914:	3714      	adds	r7, #20
 8009916:	46bd      	mov	sp, r7
 8009918:	bc80      	pop	{r7}
 800991a:	4770      	bx	lr

0800991c <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800991c:	b580      	push	{r7, lr}
 800991e:	b088      	sub	sp, #32
 8009920:	af00      	add	r7, sp, #0
 8009922:	6078      	str	r0, [r7, #4]
 8009924:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8009926:	683b      	ldr	r3, [r7, #0]
 8009928:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800992a:	2310      	movs	r3, #16
 800992c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800992e:	2340      	movs	r3, #64	; 0x40
 8009930:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009932:	2300      	movs	r3, #0
 8009934:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009936:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800993a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800993c:	f107 0308 	add.w	r3, r7, #8
 8009940:	4619      	mov	r1, r3
 8009942:	6878      	ldr	r0, [r7, #4]
 8009944:	f7ff ff78 	bl	8009838 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8009948:	f241 3288 	movw	r2, #5000	; 0x1388
 800994c:	2110      	movs	r1, #16
 800994e:	6878      	ldr	r0, [r7, #4]
 8009950:	f000 fa40 	bl	8009dd4 <SDMMC_GetCmdResp1>
 8009954:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009956:	69fb      	ldr	r3, [r7, #28]
}
 8009958:	4618      	mov	r0, r3
 800995a:	3720      	adds	r7, #32
 800995c:	46bd      	mov	sp, r7
 800995e:	bd80      	pop	{r7, pc}

08009960 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8009960:	b580      	push	{r7, lr}
 8009962:	b088      	sub	sp, #32
 8009964:	af00      	add	r7, sp, #0
 8009966:	6078      	str	r0, [r7, #4]
 8009968:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800996a:	683b      	ldr	r3, [r7, #0]
 800996c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800996e:	2311      	movs	r3, #17
 8009970:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009972:	2340      	movs	r3, #64	; 0x40
 8009974:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009976:	2300      	movs	r3, #0
 8009978:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800997a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800997e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009980:	f107 0308 	add.w	r3, r7, #8
 8009984:	4619      	mov	r1, r3
 8009986:	6878      	ldr	r0, [r7, #4]
 8009988:	f7ff ff56 	bl	8009838 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800998c:	f241 3288 	movw	r2, #5000	; 0x1388
 8009990:	2111      	movs	r1, #17
 8009992:	6878      	ldr	r0, [r7, #4]
 8009994:	f000 fa1e 	bl	8009dd4 <SDMMC_GetCmdResp1>
 8009998:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800999a:	69fb      	ldr	r3, [r7, #28]
}
 800999c:	4618      	mov	r0, r3
 800999e:	3720      	adds	r7, #32
 80099a0:	46bd      	mov	sp, r7
 80099a2:	bd80      	pop	{r7, pc}

080099a4 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 80099a4:	b580      	push	{r7, lr}
 80099a6:	b088      	sub	sp, #32
 80099a8:	af00      	add	r7, sp, #0
 80099aa:	6078      	str	r0, [r7, #4]
 80099ac:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80099ae:	683b      	ldr	r3, [r7, #0]
 80099b0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 80099b2:	2312      	movs	r3, #18
 80099b4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80099b6:	2340      	movs	r3, #64	; 0x40
 80099b8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80099ba:	2300      	movs	r3, #0
 80099bc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80099be:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80099c2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80099c4:	f107 0308 	add.w	r3, r7, #8
 80099c8:	4619      	mov	r1, r3
 80099ca:	6878      	ldr	r0, [r7, #4]
 80099cc:	f7ff ff34 	bl	8009838 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 80099d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80099d4:	2112      	movs	r1, #18
 80099d6:	6878      	ldr	r0, [r7, #4]
 80099d8:	f000 f9fc 	bl	8009dd4 <SDMMC_GetCmdResp1>
 80099dc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80099de:	69fb      	ldr	r3, [r7, #28]
}
 80099e0:	4618      	mov	r0, r3
 80099e2:	3720      	adds	r7, #32
 80099e4:	46bd      	mov	sp, r7
 80099e6:	bd80      	pop	{r7, pc}

080099e8 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 80099e8:	b580      	push	{r7, lr}
 80099ea:	b088      	sub	sp, #32
 80099ec:	af00      	add	r7, sp, #0
 80099ee:	6078      	str	r0, [r7, #4]
 80099f0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80099f2:	683b      	ldr	r3, [r7, #0]
 80099f4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 80099f6:	2318      	movs	r3, #24
 80099f8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80099fa:	2340      	movs	r3, #64	; 0x40
 80099fc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80099fe:	2300      	movs	r3, #0
 8009a00:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009a02:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009a06:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009a08:	f107 0308 	add.w	r3, r7, #8
 8009a0c:	4619      	mov	r1, r3
 8009a0e:	6878      	ldr	r0, [r7, #4]
 8009a10:	f7ff ff12 	bl	8009838 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8009a14:	f241 3288 	movw	r2, #5000	; 0x1388
 8009a18:	2118      	movs	r1, #24
 8009a1a:	6878      	ldr	r0, [r7, #4]
 8009a1c:	f000 f9da 	bl	8009dd4 <SDMMC_GetCmdResp1>
 8009a20:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009a22:	69fb      	ldr	r3, [r7, #28]
}
 8009a24:	4618      	mov	r0, r3
 8009a26:	3720      	adds	r7, #32
 8009a28:	46bd      	mov	sp, r7
 8009a2a:	bd80      	pop	{r7, pc}

08009a2c <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8009a2c:	b580      	push	{r7, lr}
 8009a2e:	b088      	sub	sp, #32
 8009a30:	af00      	add	r7, sp, #0
 8009a32:	6078      	str	r0, [r7, #4]
 8009a34:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8009a36:	683b      	ldr	r3, [r7, #0]
 8009a38:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8009a3a:	2319      	movs	r3, #25
 8009a3c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009a3e:	2340      	movs	r3, #64	; 0x40
 8009a40:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009a42:	2300      	movs	r3, #0
 8009a44:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009a46:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009a4a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009a4c:	f107 0308 	add.w	r3, r7, #8
 8009a50:	4619      	mov	r1, r3
 8009a52:	6878      	ldr	r0, [r7, #4]
 8009a54:	f7ff fef0 	bl	8009838 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8009a58:	f241 3288 	movw	r2, #5000	; 0x1388
 8009a5c:	2119      	movs	r1, #25
 8009a5e:	6878      	ldr	r0, [r7, #4]
 8009a60:	f000 f9b8 	bl	8009dd4 <SDMMC_GetCmdResp1>
 8009a64:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009a66:	69fb      	ldr	r3, [r7, #28]
}
 8009a68:	4618      	mov	r0, r3
 8009a6a:	3720      	adds	r7, #32
 8009a6c:	46bd      	mov	sp, r7
 8009a6e:	bd80      	pop	{r7, pc}

08009a70 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 8009a70:	b580      	push	{r7, lr}
 8009a72:	b088      	sub	sp, #32
 8009a74:	af00      	add	r7, sp, #0
 8009a76:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8009a78:	2300      	movs	r3, #0
 8009a7a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8009a7c:	230c      	movs	r3, #12
 8009a7e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009a80:	2340      	movs	r3, #64	; 0x40
 8009a82:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009a84:	2300      	movs	r3, #0
 8009a86:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009a88:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009a8c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009a8e:	f107 0308 	add.w	r3, r7, #8
 8009a92:	4619      	mov	r1, r3
 8009a94:	6878      	ldr	r0, [r7, #4]
 8009a96:	f7ff fecf 	bl	8009838 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 8009a9a:	4a05      	ldr	r2, [pc, #20]	; (8009ab0 <SDMMC_CmdStopTransfer+0x40>)
 8009a9c:	210c      	movs	r1, #12
 8009a9e:	6878      	ldr	r0, [r7, #4]
 8009aa0:	f000 f998 	bl	8009dd4 <SDMMC_GetCmdResp1>
 8009aa4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009aa6:	69fb      	ldr	r3, [r7, #28]
}
 8009aa8:	4618      	mov	r0, r3
 8009aaa:	3720      	adds	r7, #32
 8009aac:	46bd      	mov	sp, r7
 8009aae:	bd80      	pop	{r7, pc}
 8009ab0:	05f5e100 	.word	0x05f5e100

08009ab4 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 8009ab4:	b580      	push	{r7, lr}
 8009ab6:	b08a      	sub	sp, #40	; 0x28
 8009ab8:	af00      	add	r7, sp, #0
 8009aba:	60f8      	str	r0, [r7, #12]
 8009abc:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8009ac0:	683b      	ldr	r3, [r7, #0]
 8009ac2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8009ac4:	2307      	movs	r3, #7
 8009ac6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009ac8:	2340      	movs	r3, #64	; 0x40
 8009aca:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009acc:	2300      	movs	r3, #0
 8009ace:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009ad0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009ad4:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009ad6:	f107 0310 	add.w	r3, r7, #16
 8009ada:	4619      	mov	r1, r3
 8009adc:	68f8      	ldr	r0, [r7, #12]
 8009ade:	f7ff feab 	bl	8009838 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8009ae2:	f241 3288 	movw	r2, #5000	; 0x1388
 8009ae6:	2107      	movs	r1, #7
 8009ae8:	68f8      	ldr	r0, [r7, #12]
 8009aea:	f000 f973 	bl	8009dd4 <SDMMC_GetCmdResp1>
 8009aee:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 8009af0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009af2:	4618      	mov	r0, r3
 8009af4:	3728      	adds	r7, #40	; 0x28
 8009af6:	46bd      	mov	sp, r7
 8009af8:	bd80      	pop	{r7, pc}

08009afa <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 8009afa:	b580      	push	{r7, lr}
 8009afc:	b088      	sub	sp, #32
 8009afe:	af00      	add	r7, sp, #0
 8009b00:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8009b02:	2300      	movs	r3, #0
 8009b04:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8009b06:	2300      	movs	r3, #0
 8009b08:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 8009b0a:	2300      	movs	r3, #0
 8009b0c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009b0e:	2300      	movs	r3, #0
 8009b10:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009b12:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009b16:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009b18:	f107 0308 	add.w	r3, r7, #8
 8009b1c:	4619      	mov	r1, r3
 8009b1e:	6878      	ldr	r0, [r7, #4]
 8009b20:	f7ff fe8a 	bl	8009838 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8009b24:	6878      	ldr	r0, [r7, #4]
 8009b26:	f000 f92d 	bl	8009d84 <SDMMC_GetCmdError>
 8009b2a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009b2c:	69fb      	ldr	r3, [r7, #28]
}
 8009b2e:	4618      	mov	r0, r3
 8009b30:	3720      	adds	r7, #32
 8009b32:	46bd      	mov	sp, r7
 8009b34:	bd80      	pop	{r7, pc}

08009b36 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 8009b36:	b580      	push	{r7, lr}
 8009b38:	b088      	sub	sp, #32
 8009b3a:	af00      	add	r7, sp, #0
 8009b3c:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8009b3e:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8009b42:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8009b44:	2308      	movs	r3, #8
 8009b46:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009b48:	2340      	movs	r3, #64	; 0x40
 8009b4a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009b4c:	2300      	movs	r3, #0
 8009b4e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009b50:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009b54:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009b56:	f107 0308 	add.w	r3, r7, #8
 8009b5a:	4619      	mov	r1, r3
 8009b5c:	6878      	ldr	r0, [r7, #4]
 8009b5e:	f7ff fe6b 	bl	8009838 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 8009b62:	6878      	ldr	r0, [r7, #4]
 8009b64:	f000 fb16 	bl	800a194 <SDMMC_GetCmdResp7>
 8009b68:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009b6a:	69fb      	ldr	r3, [r7, #28]
}
 8009b6c:	4618      	mov	r0, r3
 8009b6e:	3720      	adds	r7, #32
 8009b70:	46bd      	mov	sp, r7
 8009b72:	bd80      	pop	{r7, pc}

08009b74 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8009b74:	b580      	push	{r7, lr}
 8009b76:	b088      	sub	sp, #32
 8009b78:	af00      	add	r7, sp, #0
 8009b7a:	6078      	str	r0, [r7, #4]
 8009b7c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8009b7e:	683b      	ldr	r3, [r7, #0]
 8009b80:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8009b82:	2337      	movs	r3, #55	; 0x37
 8009b84:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009b86:	2340      	movs	r3, #64	; 0x40
 8009b88:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009b8a:	2300      	movs	r3, #0
 8009b8c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009b8e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009b92:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009b94:	f107 0308 	add.w	r3, r7, #8
 8009b98:	4619      	mov	r1, r3
 8009b9a:	6878      	ldr	r0, [r7, #4]
 8009b9c:	f7ff fe4c 	bl	8009838 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8009ba0:	f241 3288 	movw	r2, #5000	; 0x1388
 8009ba4:	2137      	movs	r1, #55	; 0x37
 8009ba6:	6878      	ldr	r0, [r7, #4]
 8009ba8:	f000 f914 	bl	8009dd4 <SDMMC_GetCmdResp1>
 8009bac:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009bae:	69fb      	ldr	r3, [r7, #28]
}
 8009bb0:	4618      	mov	r0, r3
 8009bb2:	3720      	adds	r7, #32
 8009bb4:	46bd      	mov	sp, r7
 8009bb6:	bd80      	pop	{r7, pc}

08009bb8 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8009bb8:	b580      	push	{r7, lr}
 8009bba:	b088      	sub	sp, #32
 8009bbc:	af00      	add	r7, sp, #0
 8009bbe:	6078      	str	r0, [r7, #4]
 8009bc0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8009bc2:	683b      	ldr	r3, [r7, #0]
 8009bc4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009bc8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009bcc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8009bce:	2329      	movs	r3, #41	; 0x29
 8009bd0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009bd2:	2340      	movs	r3, #64	; 0x40
 8009bd4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009bd6:	2300      	movs	r3, #0
 8009bd8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009bda:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009bde:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009be0:	f107 0308 	add.w	r3, r7, #8
 8009be4:	4619      	mov	r1, r3
 8009be6:	6878      	ldr	r0, [r7, #4]
 8009be8:	f7ff fe26 	bl	8009838 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8009bec:	6878      	ldr	r0, [r7, #4]
 8009bee:	f000 fa23 	bl	800a038 <SDMMC_GetCmdResp3>
 8009bf2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009bf4:	69fb      	ldr	r3, [r7, #28]
}
 8009bf6:	4618      	mov	r0, r3
 8009bf8:	3720      	adds	r7, #32
 8009bfa:	46bd      	mov	sp, r7
 8009bfc:	bd80      	pop	{r7, pc}

08009bfe <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 8009bfe:	b580      	push	{r7, lr}
 8009c00:	b088      	sub	sp, #32
 8009c02:	af00      	add	r7, sp, #0
 8009c04:	6078      	str	r0, [r7, #4]
 8009c06:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8009c08:	683b      	ldr	r3, [r7, #0]
 8009c0a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8009c0c:	2306      	movs	r3, #6
 8009c0e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009c10:	2340      	movs	r3, #64	; 0x40
 8009c12:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009c14:	2300      	movs	r3, #0
 8009c16:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009c18:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009c1c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009c1e:	f107 0308 	add.w	r3, r7, #8
 8009c22:	4619      	mov	r1, r3
 8009c24:	6878      	ldr	r0, [r7, #4]
 8009c26:	f7ff fe07 	bl	8009838 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 8009c2a:	f241 3288 	movw	r2, #5000	; 0x1388
 8009c2e:	2106      	movs	r1, #6
 8009c30:	6878      	ldr	r0, [r7, #4]
 8009c32:	f000 f8cf 	bl	8009dd4 <SDMMC_GetCmdResp1>
 8009c36:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009c38:	69fb      	ldr	r3, [r7, #28]
}
 8009c3a:	4618      	mov	r0, r3
 8009c3c:	3720      	adds	r7, #32
 8009c3e:	46bd      	mov	sp, r7
 8009c40:	bd80      	pop	{r7, pc}

08009c42 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 8009c42:	b580      	push	{r7, lr}
 8009c44:	b088      	sub	sp, #32
 8009c46:	af00      	add	r7, sp, #0
 8009c48:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8009c4a:	2300      	movs	r3, #0
 8009c4c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8009c4e:	2333      	movs	r3, #51	; 0x33
 8009c50:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009c52:	2340      	movs	r3, #64	; 0x40
 8009c54:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009c56:	2300      	movs	r3, #0
 8009c58:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009c5a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009c5e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009c60:	f107 0308 	add.w	r3, r7, #8
 8009c64:	4619      	mov	r1, r3
 8009c66:	6878      	ldr	r0, [r7, #4]
 8009c68:	f7ff fde6 	bl	8009838 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 8009c6c:	f241 3288 	movw	r2, #5000	; 0x1388
 8009c70:	2133      	movs	r1, #51	; 0x33
 8009c72:	6878      	ldr	r0, [r7, #4]
 8009c74:	f000 f8ae 	bl	8009dd4 <SDMMC_GetCmdResp1>
 8009c78:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009c7a:	69fb      	ldr	r3, [r7, #28]
}
 8009c7c:	4618      	mov	r0, r3
 8009c7e:	3720      	adds	r7, #32
 8009c80:	46bd      	mov	sp, r7
 8009c82:	bd80      	pop	{r7, pc}

08009c84 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 8009c84:	b580      	push	{r7, lr}
 8009c86:	b088      	sub	sp, #32
 8009c88:	af00      	add	r7, sp, #0
 8009c8a:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8009c8c:	2300      	movs	r3, #0
 8009c8e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8009c90:	2302      	movs	r3, #2
 8009c92:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8009c94:	23c0      	movs	r3, #192	; 0xc0
 8009c96:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009c98:	2300      	movs	r3, #0
 8009c9a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009c9c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009ca0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009ca2:	f107 0308 	add.w	r3, r7, #8
 8009ca6:	4619      	mov	r1, r3
 8009ca8:	6878      	ldr	r0, [r7, #4]
 8009caa:	f7ff fdc5 	bl	8009838 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8009cae:	6878      	ldr	r0, [r7, #4]
 8009cb0:	f000 f97c 	bl	8009fac <SDMMC_GetCmdResp2>
 8009cb4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009cb6:	69fb      	ldr	r3, [r7, #28]
}
 8009cb8:	4618      	mov	r0, r3
 8009cba:	3720      	adds	r7, #32
 8009cbc:	46bd      	mov	sp, r7
 8009cbe:	bd80      	pop	{r7, pc}

08009cc0 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8009cc0:	b580      	push	{r7, lr}
 8009cc2:	b088      	sub	sp, #32
 8009cc4:	af00      	add	r7, sp, #0
 8009cc6:	6078      	str	r0, [r7, #4]
 8009cc8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8009cca:	683b      	ldr	r3, [r7, #0]
 8009ccc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8009cce:	2309      	movs	r3, #9
 8009cd0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8009cd2:	23c0      	movs	r3, #192	; 0xc0
 8009cd4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009cd6:	2300      	movs	r3, #0
 8009cd8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009cda:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009cde:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009ce0:	f107 0308 	add.w	r3, r7, #8
 8009ce4:	4619      	mov	r1, r3
 8009ce6:	6878      	ldr	r0, [r7, #4]
 8009ce8:	f7ff fda6 	bl	8009838 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8009cec:	6878      	ldr	r0, [r7, #4]
 8009cee:	f000 f95d 	bl	8009fac <SDMMC_GetCmdResp2>
 8009cf2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009cf4:	69fb      	ldr	r3, [r7, #28]
}
 8009cf6:	4618      	mov	r0, r3
 8009cf8:	3720      	adds	r7, #32
 8009cfa:	46bd      	mov	sp, r7
 8009cfc:	bd80      	pop	{r7, pc}

08009cfe <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8009cfe:	b580      	push	{r7, lr}
 8009d00:	b088      	sub	sp, #32
 8009d02:	af00      	add	r7, sp, #0
 8009d04:	6078      	str	r0, [r7, #4]
 8009d06:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8009d08:	2300      	movs	r3, #0
 8009d0a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8009d0c:	2303      	movs	r3, #3
 8009d0e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009d10:	2340      	movs	r3, #64	; 0x40
 8009d12:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009d14:	2300      	movs	r3, #0
 8009d16:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009d18:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009d1c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009d1e:	f107 0308 	add.w	r3, r7, #8
 8009d22:	4619      	mov	r1, r3
 8009d24:	6878      	ldr	r0, [r7, #4]
 8009d26:	f7ff fd87 	bl	8009838 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8009d2a:	683a      	ldr	r2, [r7, #0]
 8009d2c:	2103      	movs	r1, #3
 8009d2e:	6878      	ldr	r0, [r7, #4]
 8009d30:	f000 f9bc 	bl	800a0ac <SDMMC_GetCmdResp6>
 8009d34:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009d36:	69fb      	ldr	r3, [r7, #28]
}
 8009d38:	4618      	mov	r0, r3
 8009d3a:	3720      	adds	r7, #32
 8009d3c:	46bd      	mov	sp, r7
 8009d3e:	bd80      	pop	{r7, pc}

08009d40 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8009d40:	b580      	push	{r7, lr}
 8009d42:	b088      	sub	sp, #32
 8009d44:	af00      	add	r7, sp, #0
 8009d46:	6078      	str	r0, [r7, #4]
 8009d48:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8009d4a:	683b      	ldr	r3, [r7, #0]
 8009d4c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8009d4e:	230d      	movs	r3, #13
 8009d50:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009d52:	2340      	movs	r3, #64	; 0x40
 8009d54:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009d56:	2300      	movs	r3, #0
 8009d58:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009d5a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009d5e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009d60:	f107 0308 	add.w	r3, r7, #8
 8009d64:	4619      	mov	r1, r3
 8009d66:	6878      	ldr	r0, [r7, #4]
 8009d68:	f7ff fd66 	bl	8009838 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8009d6c:	f241 3288 	movw	r2, #5000	; 0x1388
 8009d70:	210d      	movs	r1, #13
 8009d72:	6878      	ldr	r0, [r7, #4]
 8009d74:	f000 f82e 	bl	8009dd4 <SDMMC_GetCmdResp1>
 8009d78:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009d7a:	69fb      	ldr	r3, [r7, #28]
}
 8009d7c:	4618      	mov	r0, r3
 8009d7e:	3720      	adds	r7, #32
 8009d80:	46bd      	mov	sp, r7
 8009d82:	bd80      	pop	{r7, pc}

08009d84 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8009d84:	b490      	push	{r4, r7}
 8009d86:	b082      	sub	sp, #8
 8009d88:	af00      	add	r7, sp, #0
 8009d8a:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009d8c:	4b0f      	ldr	r3, [pc, #60]	; (8009dcc <SDMMC_GetCmdError+0x48>)
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	4a0f      	ldr	r2, [pc, #60]	; (8009dd0 <SDMMC_GetCmdError+0x4c>)
 8009d92:	fba2 2303 	umull	r2, r3, r2, r3
 8009d96:	0a5b      	lsrs	r3, r3, #9
 8009d98:	f241 3288 	movw	r2, #5000	; 0x1388
 8009d9c:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8009da0:	4623      	mov	r3, r4
 8009da2:	1e5c      	subs	r4, r3, #1
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	d102      	bne.n	8009dae <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009da8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009dac:	e009      	b.n	8009dc2 <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009db2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009db6:	2b00      	cmp	r3, #0
 8009db8:	d0f2      	beq.n	8009da0 <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	22c5      	movs	r2, #197	; 0xc5
 8009dbe:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 8009dc0:	2300      	movs	r3, #0
}
 8009dc2:	4618      	mov	r0, r3
 8009dc4:	3708      	adds	r7, #8
 8009dc6:	46bd      	mov	sp, r7
 8009dc8:	bc90      	pop	{r4, r7}
 8009dca:	4770      	bx	lr
 8009dcc:	20000004 	.word	0x20000004
 8009dd0:	10624dd3 	.word	0x10624dd3

08009dd4 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8009dd4:	b590      	push	{r4, r7, lr}
 8009dd6:	b087      	sub	sp, #28
 8009dd8:	af00      	add	r7, sp, #0
 8009dda:	60f8      	str	r0, [r7, #12]
 8009ddc:	460b      	mov	r3, r1
 8009dde:	607a      	str	r2, [r7, #4]
 8009de0:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8009de2:	4b6f      	ldr	r3, [pc, #444]	; (8009fa0 <SDMMC_GetCmdResp1+0x1cc>)
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	4a6f      	ldr	r2, [pc, #444]	; (8009fa4 <SDMMC_GetCmdResp1+0x1d0>)
 8009de8:	fba2 2303 	umull	r2, r3, r2, r3
 8009dec:	0a5b      	lsrs	r3, r3, #9
 8009dee:	687a      	ldr	r2, [r7, #4]
 8009df0:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8009df4:	4623      	mov	r3, r4
 8009df6:	1e5c      	subs	r4, r3, #1
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	d102      	bne.n	8009e02 <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009dfc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009e00:	e0c9      	b.n	8009f96 <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDIOx->STA;
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009e06:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009e08:	697b      	ldr	r3, [r7, #20]
 8009e0a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	d0f0      	beq.n	8009df4 <SDMMC_GetCmdResp1+0x20>
 8009e12:	697b      	ldr	r3, [r7, #20]
 8009e14:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009e18:	2b00      	cmp	r3, #0
 8009e1a:	d1eb      	bne.n	8009df4 <SDMMC_GetCmdResp1+0x20>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009e20:	f003 0304 	and.w	r3, r3, #4
 8009e24:	2b00      	cmp	r3, #0
 8009e26:	d004      	beq.n	8009e32 <SDMMC_GetCmdResp1+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8009e28:	68fb      	ldr	r3, [r7, #12]
 8009e2a:	2204      	movs	r2, #4
 8009e2c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009e2e:	2304      	movs	r3, #4
 8009e30:	e0b1      	b.n	8009f96 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8009e32:	68fb      	ldr	r3, [r7, #12]
 8009e34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009e36:	f003 0301 	and.w	r3, r3, #1
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d004      	beq.n	8009e48 <SDMMC_GetCmdResp1+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8009e3e:	68fb      	ldr	r3, [r7, #12]
 8009e40:	2201      	movs	r2, #1
 8009e42:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009e44:	2301      	movs	r3, #1
 8009e46:	e0a6      	b.n	8009f96 <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8009e48:	68fb      	ldr	r3, [r7, #12]
 8009e4a:	22c5      	movs	r2, #197	; 0xc5
 8009e4c:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8009e4e:	68f8      	ldr	r0, [r7, #12]
 8009e50:	f7ff fd1b 	bl	800988a <SDIO_GetCommandResponse>
 8009e54:	4603      	mov	r3, r0
 8009e56:	461a      	mov	r2, r3
 8009e58:	7afb      	ldrb	r3, [r7, #11]
 8009e5a:	4293      	cmp	r3, r2
 8009e5c:	d001      	beq.n	8009e62 <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009e5e:	2301      	movs	r3, #1
 8009e60:	e099      	b.n	8009f96 <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8009e62:	2100      	movs	r1, #0
 8009e64:	68f8      	ldr	r0, [r7, #12]
 8009e66:	f7ff fd1c 	bl	80098a2 <SDIO_GetResponse>
 8009e6a:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8009e6c:	693a      	ldr	r2, [r7, #16]
 8009e6e:	4b4e      	ldr	r3, [pc, #312]	; (8009fa8 <SDMMC_GetCmdResp1+0x1d4>)
 8009e70:	4013      	ands	r3, r2
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	d101      	bne.n	8009e7a <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 8009e76:	2300      	movs	r3, #0
 8009e78:	e08d      	b.n	8009f96 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8009e7a:	693b      	ldr	r3, [r7, #16]
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	da02      	bge.n	8009e86 <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8009e80:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8009e84:	e087      	b.n	8009f96 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8009e86:	693b      	ldr	r3, [r7, #16]
 8009e88:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	d001      	beq.n	8009e94 <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8009e90:	2340      	movs	r3, #64	; 0x40
 8009e92:	e080      	b.n	8009f96 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8009e94:	693b      	ldr	r3, [r7, #16]
 8009e96:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	d001      	beq.n	8009ea2 <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8009e9e:	2380      	movs	r3, #128	; 0x80
 8009ea0:	e079      	b.n	8009f96 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8009ea2:	693b      	ldr	r3, [r7, #16]
 8009ea4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	d002      	beq.n	8009eb2 <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8009eac:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009eb0:	e071      	b.n	8009f96 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8009eb2:	693b      	ldr	r3, [r7, #16]
 8009eb4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	d002      	beq.n	8009ec2 <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8009ebc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009ec0:	e069      	b.n	8009f96 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8009ec2:	693b      	ldr	r3, [r7, #16]
 8009ec4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8009ec8:	2b00      	cmp	r3, #0
 8009eca:	d002      	beq.n	8009ed2 <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8009ecc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009ed0:	e061      	b.n	8009f96 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8009ed2:	693b      	ldr	r3, [r7, #16]
 8009ed4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	d002      	beq.n	8009ee2 <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8009edc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8009ee0:	e059      	b.n	8009f96 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8009ee2:	693b      	ldr	r3, [r7, #16]
 8009ee4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009ee8:	2b00      	cmp	r3, #0
 8009eea:	d002      	beq.n	8009ef2 <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8009eec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009ef0:	e051      	b.n	8009f96 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8009ef2:	693b      	ldr	r3, [r7, #16]
 8009ef4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	d002      	beq.n	8009f02 <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8009efc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009f00:	e049      	b.n	8009f96 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8009f02:	693b      	ldr	r3, [r7, #16]
 8009f04:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	d002      	beq.n	8009f12 <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8009f0c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8009f10:	e041      	b.n	8009f96 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8009f12:	693b      	ldr	r3, [r7, #16]
 8009f14:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	d002      	beq.n	8009f22 <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 8009f1c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009f20:	e039      	b.n	8009f96 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8009f22:	693b      	ldr	r3, [r7, #16]
 8009f24:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009f28:	2b00      	cmp	r3, #0
 8009f2a:	d002      	beq.n	8009f32 <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8009f2c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8009f30:	e031      	b.n	8009f96 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8009f32:	693b      	ldr	r3, [r7, #16]
 8009f34:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	d002      	beq.n	8009f42 <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8009f3c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8009f40:	e029      	b.n	8009f96 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8009f42:	693b      	ldr	r3, [r7, #16]
 8009f44:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	d002      	beq.n	8009f52 <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8009f4c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8009f50:	e021      	b.n	8009f96 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8009f52:	693b      	ldr	r3, [r7, #16]
 8009f54:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009f58:	2b00      	cmp	r3, #0
 8009f5a:	d002      	beq.n	8009f62 <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8009f5c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8009f60:	e019      	b.n	8009f96 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8009f62:	693b      	ldr	r3, [r7, #16]
 8009f64:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	d002      	beq.n	8009f72 <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8009f6c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8009f70:	e011      	b.n	8009f96 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8009f72:	693b      	ldr	r3, [r7, #16]
 8009f74:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	d002      	beq.n	8009f82 <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8009f7c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8009f80:	e009      	b.n	8009f96 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8009f82:	693b      	ldr	r3, [r7, #16]
 8009f84:	f003 0308 	and.w	r3, r3, #8
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	d002      	beq.n	8009f92 <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8009f8c:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8009f90:	e001      	b.n	8009f96 <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8009f92:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8009f96:	4618      	mov	r0, r3
 8009f98:	371c      	adds	r7, #28
 8009f9a:	46bd      	mov	sp, r7
 8009f9c:	bd90      	pop	{r4, r7, pc}
 8009f9e:	bf00      	nop
 8009fa0:	20000004 	.word	0x20000004
 8009fa4:	10624dd3 	.word	0x10624dd3
 8009fa8:	fdffe008 	.word	0xfdffe008

08009fac <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8009fac:	b490      	push	{r4, r7}
 8009fae:	b084      	sub	sp, #16
 8009fb0:	af00      	add	r7, sp, #0
 8009fb2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009fb4:	4b1e      	ldr	r3, [pc, #120]	; (800a030 <SDMMC_GetCmdResp2+0x84>)
 8009fb6:	681b      	ldr	r3, [r3, #0]
 8009fb8:	4a1e      	ldr	r2, [pc, #120]	; (800a034 <SDMMC_GetCmdResp2+0x88>)
 8009fba:	fba2 2303 	umull	r2, r3, r2, r3
 8009fbe:	0a5b      	lsrs	r3, r3, #9
 8009fc0:	f241 3288 	movw	r2, #5000	; 0x1388
 8009fc4:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8009fc8:	4623      	mov	r3, r4
 8009fca:	1e5c      	subs	r4, r3, #1
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	d102      	bne.n	8009fd6 <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009fd0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009fd4:	e026      	b.n	800a024 <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDIOx->STA;
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009fda:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009fdc:	68fb      	ldr	r3, [r7, #12]
 8009fde:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8009fe2:	2b00      	cmp	r3, #0
 8009fe4:	d0f0      	beq.n	8009fc8 <SDMMC_GetCmdResp2+0x1c>
 8009fe6:	68fb      	ldr	r3, [r7, #12]
 8009fe8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	d1eb      	bne.n	8009fc8 <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009ff4:	f003 0304 	and.w	r3, r3, #4
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	d004      	beq.n	800a006 <SDMMC_GetCmdResp2+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	2204      	movs	r2, #4
 800a000:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a002:	2304      	movs	r3, #4
 800a004:	e00e      	b.n	800a024 <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a00a:	f003 0301 	and.w	r3, r3, #1
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d004      	beq.n	800a01c <SDMMC_GetCmdResp2+0x70>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	2201      	movs	r2, #1
 800a016:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a018:	2301      	movs	r3, #1
 800a01a:	e003      	b.n	800a024 <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	22c5      	movs	r2, #197	; 0xc5
 800a020:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800a022:	2300      	movs	r3, #0
}
 800a024:	4618      	mov	r0, r3
 800a026:	3710      	adds	r7, #16
 800a028:	46bd      	mov	sp, r7
 800a02a:	bc90      	pop	{r4, r7}
 800a02c:	4770      	bx	lr
 800a02e:	bf00      	nop
 800a030:	20000004 	.word	0x20000004
 800a034:	10624dd3 	.word	0x10624dd3

0800a038 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 800a038:	b490      	push	{r4, r7}
 800a03a:	b084      	sub	sp, #16
 800a03c:	af00      	add	r7, sp, #0
 800a03e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a040:	4b18      	ldr	r3, [pc, #96]	; (800a0a4 <SDMMC_GetCmdResp3+0x6c>)
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	4a18      	ldr	r2, [pc, #96]	; (800a0a8 <SDMMC_GetCmdResp3+0x70>)
 800a046:	fba2 2303 	umull	r2, r3, r2, r3
 800a04a:	0a5b      	lsrs	r3, r3, #9
 800a04c:	f241 3288 	movw	r2, #5000	; 0x1388
 800a050:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800a054:	4623      	mov	r3, r4
 800a056:	1e5c      	subs	r4, r3, #1
 800a058:	2b00      	cmp	r3, #0
 800a05a:	d102      	bne.n	800a062 <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a05c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800a060:	e01b      	b.n	800a09a <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDIOx->STA;
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a066:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a068:	68fb      	ldr	r3, [r7, #12]
 800a06a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800a06e:	2b00      	cmp	r3, #0
 800a070:	d0f0      	beq.n	800a054 <SDMMC_GetCmdResp3+0x1c>
 800a072:	68fb      	ldr	r3, [r7, #12]
 800a074:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a078:	2b00      	cmp	r3, #0
 800a07a:	d1eb      	bne.n	800a054 <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a080:	f003 0304 	and.w	r3, r3, #4
 800a084:	2b00      	cmp	r3, #0
 800a086:	d004      	beq.n	800a092 <SDMMC_GetCmdResp3+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	2204      	movs	r2, #4
 800a08c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a08e:	2304      	movs	r3, #4
 800a090:	e003      	b.n	800a09a <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	22c5      	movs	r2, #197	; 0xc5
 800a096:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800a098:	2300      	movs	r3, #0
}
 800a09a:	4618      	mov	r0, r3
 800a09c:	3710      	adds	r7, #16
 800a09e:	46bd      	mov	sp, r7
 800a0a0:	bc90      	pop	{r4, r7}
 800a0a2:	4770      	bx	lr
 800a0a4:	20000004 	.word	0x20000004
 800a0a8:	10624dd3 	.word	0x10624dd3

0800a0ac <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800a0ac:	b590      	push	{r4, r7, lr}
 800a0ae:	b087      	sub	sp, #28
 800a0b0:	af00      	add	r7, sp, #0
 800a0b2:	60f8      	str	r0, [r7, #12]
 800a0b4:	460b      	mov	r3, r1
 800a0b6:	607a      	str	r2, [r7, #4]
 800a0b8:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a0ba:	4b34      	ldr	r3, [pc, #208]	; (800a18c <SDMMC_GetCmdResp6+0xe0>)
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	4a34      	ldr	r2, [pc, #208]	; (800a190 <SDMMC_GetCmdResp6+0xe4>)
 800a0c0:	fba2 2303 	umull	r2, r3, r2, r3
 800a0c4:	0a5b      	lsrs	r3, r3, #9
 800a0c6:	f241 3288 	movw	r2, #5000	; 0x1388
 800a0ca:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800a0ce:	4623      	mov	r3, r4
 800a0d0:	1e5c      	subs	r4, r3, #1
 800a0d2:	2b00      	cmp	r3, #0
 800a0d4:	d102      	bne.n	800a0dc <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a0d6:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800a0da:	e052      	b.n	800a182 <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDIOx->STA;
 800a0dc:	68fb      	ldr	r3, [r7, #12]
 800a0de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a0e0:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a0e2:	697b      	ldr	r3, [r7, #20]
 800a0e4:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	d0f0      	beq.n	800a0ce <SDMMC_GetCmdResp6+0x22>
 800a0ec:	697b      	ldr	r3, [r7, #20]
 800a0ee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	d1eb      	bne.n	800a0ce <SDMMC_GetCmdResp6+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800a0f6:	68fb      	ldr	r3, [r7, #12]
 800a0f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a0fa:	f003 0304 	and.w	r3, r3, #4
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	d004      	beq.n	800a10c <SDMMC_GetCmdResp6+0x60>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	2204      	movs	r2, #4
 800a106:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a108:	2304      	movs	r3, #4
 800a10a:	e03a      	b.n	800a182 <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800a10c:	68fb      	ldr	r3, [r7, #12]
 800a10e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a110:	f003 0301 	and.w	r3, r3, #1
 800a114:	2b00      	cmp	r3, #0
 800a116:	d004      	beq.n	800a122 <SDMMC_GetCmdResp6+0x76>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800a118:	68fb      	ldr	r3, [r7, #12]
 800a11a:	2201      	movs	r2, #1
 800a11c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a11e:	2301      	movs	r3, #1
 800a120:	e02f      	b.n	800a182 <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800a122:	68f8      	ldr	r0, [r7, #12]
 800a124:	f7ff fbb1 	bl	800988a <SDIO_GetCommandResponse>
 800a128:	4603      	mov	r3, r0
 800a12a:	461a      	mov	r2, r3
 800a12c:	7afb      	ldrb	r3, [r7, #11]
 800a12e:	4293      	cmp	r3, r2
 800a130:	d001      	beq.n	800a136 <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a132:	2301      	movs	r3, #1
 800a134:	e025      	b.n	800a182 <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800a136:	68fb      	ldr	r3, [r7, #12]
 800a138:	22c5      	movs	r2, #197	; 0xc5
 800a13a:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800a13c:	2100      	movs	r1, #0
 800a13e:	68f8      	ldr	r0, [r7, #12]
 800a140:	f7ff fbaf 	bl	80098a2 <SDIO_GetResponse>
 800a144:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800a146:	693b      	ldr	r3, [r7, #16]
 800a148:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	d106      	bne.n	800a15e <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800a150:	693b      	ldr	r3, [r7, #16]
 800a152:	0c1b      	lsrs	r3, r3, #16
 800a154:	b29a      	uxth	r2, r3
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800a15a:	2300      	movs	r3, #0
 800a15c:	e011      	b.n	800a182 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800a15e:	693b      	ldr	r3, [r7, #16]
 800a160:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a164:	2b00      	cmp	r3, #0
 800a166:	d002      	beq.n	800a16e <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800a168:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a16c:	e009      	b.n	800a182 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800a16e:	693b      	ldr	r3, [r7, #16]
 800a170:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a174:	2b00      	cmp	r3, #0
 800a176:	d002      	beq.n	800a17e <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800a178:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a17c:	e001      	b.n	800a182 <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800a17e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800a182:	4618      	mov	r0, r3
 800a184:	371c      	adds	r7, #28
 800a186:	46bd      	mov	sp, r7
 800a188:	bd90      	pop	{r4, r7, pc}
 800a18a:	bf00      	nop
 800a18c:	20000004 	.word	0x20000004
 800a190:	10624dd3 	.word	0x10624dd3

0800a194 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800a194:	b490      	push	{r4, r7}
 800a196:	b084      	sub	sp, #16
 800a198:	af00      	add	r7, sp, #0
 800a19a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a19c:	4b21      	ldr	r3, [pc, #132]	; (800a224 <SDMMC_GetCmdResp7+0x90>)
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	4a21      	ldr	r2, [pc, #132]	; (800a228 <SDMMC_GetCmdResp7+0x94>)
 800a1a2:	fba2 2303 	umull	r2, r3, r2, r3
 800a1a6:	0a5b      	lsrs	r3, r3, #9
 800a1a8:	f241 3288 	movw	r2, #5000	; 0x1388
 800a1ac:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800a1b0:	4623      	mov	r3, r4
 800a1b2:	1e5c      	subs	r4, r3, #1
 800a1b4:	2b00      	cmp	r3, #0
 800a1b6:	d102      	bne.n	800a1be <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a1b8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800a1bc:	e02c      	b.n	800a218 <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDIOx->STA;
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a1c2:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a1c4:	68fb      	ldr	r3, [r7, #12]
 800a1c6:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	d0f0      	beq.n	800a1b0 <SDMMC_GetCmdResp7+0x1c>
 800a1ce:	68fb      	ldr	r3, [r7, #12]
 800a1d0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	d1eb      	bne.n	800a1b0 <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a1dc:	f003 0304 	and.w	r3, r3, #4
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	d004      	beq.n	800a1ee <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	2204      	movs	r2, #4
 800a1e8:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a1ea:	2304      	movs	r3, #4
 800a1ec:	e014      	b.n	800a218 <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a1f2:	f003 0301 	and.w	r3, r3, #1
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d004      	beq.n	800a204 <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	2201      	movs	r2, #1
 800a1fe:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a200:	2301      	movs	r3, #1
 800a202:	e009      	b.n	800a218 <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a208:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d002      	beq.n	800a216 <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	2240      	movs	r2, #64	; 0x40
 800a214:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800a216:	2300      	movs	r3, #0
  
}
 800a218:	4618      	mov	r0, r3
 800a21a:	3710      	adds	r7, #16
 800a21c:	46bd      	mov	sp, r7
 800a21e:	bc90      	pop	{r4, r7}
 800a220:	4770      	bx	lr
 800a222:	bf00      	nop
 800a224:	20000004 	.word	0x20000004
 800a228:	10624dd3 	.word	0x10624dd3

0800a22c <LL_TIM_SetPrescaler>:
{
 800a22c:	b480      	push	{r7}
 800a22e:	b083      	sub	sp, #12
 800a230:	af00      	add	r7, sp, #0
 800a232:	6078      	str	r0, [r7, #4]
 800a234:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	683a      	ldr	r2, [r7, #0]
 800a23a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800a23c:	bf00      	nop
 800a23e:	370c      	adds	r7, #12
 800a240:	46bd      	mov	sp, r7
 800a242:	bc80      	pop	{r7}
 800a244:	4770      	bx	lr

0800a246 <LL_TIM_SetAutoReload>:
{
 800a246:	b480      	push	{r7}
 800a248:	b083      	sub	sp, #12
 800a24a:	af00      	add	r7, sp, #0
 800a24c:	6078      	str	r0, [r7, #4]
 800a24e:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	683a      	ldr	r2, [r7, #0]
 800a254:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800a256:	bf00      	nop
 800a258:	370c      	adds	r7, #12
 800a25a:	46bd      	mov	sp, r7
 800a25c:	bc80      	pop	{r7}
 800a25e:	4770      	bx	lr

0800a260 <LL_TIM_SetRepetitionCounter>:
{
 800a260:	b480      	push	{r7}
 800a262:	b083      	sub	sp, #12
 800a264:	af00      	add	r7, sp, #0
 800a266:	6078      	str	r0, [r7, #4]
 800a268:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	683a      	ldr	r2, [r7, #0]
 800a26e:	631a      	str	r2, [r3, #48]	; 0x30
}
 800a270:	bf00      	nop
 800a272:	370c      	adds	r7, #12
 800a274:	46bd      	mov	sp, r7
 800a276:	bc80      	pop	{r7}
 800a278:	4770      	bx	lr

0800a27a <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 800a27a:	b480      	push	{r7}
 800a27c:	b083      	sub	sp, #12
 800a27e:	af00      	add	r7, sp, #0
 800a280:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	695b      	ldr	r3, [r3, #20]
 800a286:	f043 0201 	orr.w	r2, r3, #1
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	615a      	str	r2, [r3, #20]
}
 800a28e:	bf00      	nop
 800a290:	370c      	adds	r7, #12
 800a292:	46bd      	mov	sp, r7
 800a294:	bc80      	pop	{r7}
 800a296:	4770      	bx	lr

0800a298 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 800a298:	b580      	push	{r7, lr}
 800a29a:	b084      	sub	sp, #16
 800a29c:	af00      	add	r7, sp, #0
 800a29e:	6078      	str	r0, [r7, #4]
 800a2a0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	4a3d      	ldr	r2, [pc, #244]	; (800a3a0 <LL_TIM_Init+0x108>)
 800a2ac:	4293      	cmp	r3, r2
 800a2ae:	d013      	beq.n	800a2d8 <LL_TIM_Init+0x40>
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a2b6:	d00f      	beq.n	800a2d8 <LL_TIM_Init+0x40>
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	4a3a      	ldr	r2, [pc, #232]	; (800a3a4 <LL_TIM_Init+0x10c>)
 800a2bc:	4293      	cmp	r3, r2
 800a2be:	d00b      	beq.n	800a2d8 <LL_TIM_Init+0x40>
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	4a39      	ldr	r2, [pc, #228]	; (800a3a8 <LL_TIM_Init+0x110>)
 800a2c4:	4293      	cmp	r3, r2
 800a2c6:	d007      	beq.n	800a2d8 <LL_TIM_Init+0x40>
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	4a38      	ldr	r2, [pc, #224]	; (800a3ac <LL_TIM_Init+0x114>)
 800a2cc:	4293      	cmp	r3, r2
 800a2ce:	d003      	beq.n	800a2d8 <LL_TIM_Init+0x40>
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	4a37      	ldr	r2, [pc, #220]	; (800a3b0 <LL_TIM_Init+0x118>)
 800a2d4:	4293      	cmp	r3, r2
 800a2d6:	d106      	bne.n	800a2e6 <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 800a2d8:	68fb      	ldr	r3, [r7, #12]
 800a2da:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a2de:	683b      	ldr	r3, [r7, #0]
 800a2e0:	685b      	ldr	r3, [r3, #4]
 800a2e2:	4313      	orrs	r3, r2
 800a2e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	4a2d      	ldr	r2, [pc, #180]	; (800a3a0 <LL_TIM_Init+0x108>)
 800a2ea:	4293      	cmp	r3, r2
 800a2ec:	d02b      	beq.n	800a346 <LL_TIM_Init+0xae>
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a2f4:	d027      	beq.n	800a346 <LL_TIM_Init+0xae>
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	4a2a      	ldr	r2, [pc, #168]	; (800a3a4 <LL_TIM_Init+0x10c>)
 800a2fa:	4293      	cmp	r3, r2
 800a2fc:	d023      	beq.n	800a346 <LL_TIM_Init+0xae>
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	4a29      	ldr	r2, [pc, #164]	; (800a3a8 <LL_TIM_Init+0x110>)
 800a302:	4293      	cmp	r3, r2
 800a304:	d01f      	beq.n	800a346 <LL_TIM_Init+0xae>
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	4a28      	ldr	r2, [pc, #160]	; (800a3ac <LL_TIM_Init+0x114>)
 800a30a:	4293      	cmp	r3, r2
 800a30c:	d01b      	beq.n	800a346 <LL_TIM_Init+0xae>
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	4a27      	ldr	r2, [pc, #156]	; (800a3b0 <LL_TIM_Init+0x118>)
 800a312:	4293      	cmp	r3, r2
 800a314:	d017      	beq.n	800a346 <LL_TIM_Init+0xae>
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	4a26      	ldr	r2, [pc, #152]	; (800a3b4 <LL_TIM_Init+0x11c>)
 800a31a:	4293      	cmp	r3, r2
 800a31c:	d013      	beq.n	800a346 <LL_TIM_Init+0xae>
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	4a25      	ldr	r2, [pc, #148]	; (800a3b8 <LL_TIM_Init+0x120>)
 800a322:	4293      	cmp	r3, r2
 800a324:	d00f      	beq.n	800a346 <LL_TIM_Init+0xae>
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	4a24      	ldr	r2, [pc, #144]	; (800a3bc <LL_TIM_Init+0x124>)
 800a32a:	4293      	cmp	r3, r2
 800a32c:	d00b      	beq.n	800a346 <LL_TIM_Init+0xae>
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	4a23      	ldr	r2, [pc, #140]	; (800a3c0 <LL_TIM_Init+0x128>)
 800a332:	4293      	cmp	r3, r2
 800a334:	d007      	beq.n	800a346 <LL_TIM_Init+0xae>
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	4a22      	ldr	r2, [pc, #136]	; (800a3c4 <LL_TIM_Init+0x12c>)
 800a33a:	4293      	cmp	r3, r2
 800a33c:	d003      	beq.n	800a346 <LL_TIM_Init+0xae>
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	4a21      	ldr	r2, [pc, #132]	; (800a3c8 <LL_TIM_Init+0x130>)
 800a342:	4293      	cmp	r3, r2
 800a344:	d106      	bne.n	800a354 <LL_TIM_Init+0xbc>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 800a346:	68fb      	ldr	r3, [r7, #12]
 800a348:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a34c:	683b      	ldr	r3, [r7, #0]
 800a34e:	68db      	ldr	r3, [r3, #12]
 800a350:	4313      	orrs	r3, r2
 800a352:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	68fa      	ldr	r2, [r7, #12]
 800a358:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 800a35a:	683b      	ldr	r3, [r7, #0]
 800a35c:	689b      	ldr	r3, [r3, #8]
 800a35e:	4619      	mov	r1, r3
 800a360:	6878      	ldr	r0, [r7, #4]
 800a362:	f7ff ff70 	bl	800a246 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 800a366:	683b      	ldr	r3, [r7, #0]
 800a368:	881b      	ldrh	r3, [r3, #0]
 800a36a:	4619      	mov	r1, r3
 800a36c:	6878      	ldr	r0, [r7, #4]
 800a36e:	f7ff ff5d 	bl	800a22c <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	4a0a      	ldr	r2, [pc, #40]	; (800a3a0 <LL_TIM_Init+0x108>)
 800a376:	4293      	cmp	r3, r2
 800a378:	d003      	beq.n	800a382 <LL_TIM_Init+0xea>
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	4a0c      	ldr	r2, [pc, #48]	; (800a3b0 <LL_TIM_Init+0x118>)
 800a37e:	4293      	cmp	r3, r2
 800a380:	d105      	bne.n	800a38e <LL_TIM_Init+0xf6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 800a382:	683b      	ldr	r3, [r7, #0]
 800a384:	691b      	ldr	r3, [r3, #16]
 800a386:	4619      	mov	r1, r3
 800a388:	6878      	ldr	r0, [r7, #4]
 800a38a:	f7ff ff69 	bl	800a260 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 800a38e:	6878      	ldr	r0, [r7, #4]
 800a390:	f7ff ff73 	bl	800a27a <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 800a394:	2300      	movs	r3, #0
}
 800a396:	4618      	mov	r0, r3
 800a398:	3710      	adds	r7, #16
 800a39a:	46bd      	mov	sp, r7
 800a39c:	bd80      	pop	{r7, pc}
 800a39e:	bf00      	nop
 800a3a0:	40010000 	.word	0x40010000
 800a3a4:	40000400 	.word	0x40000400
 800a3a8:	40000800 	.word	0x40000800
 800a3ac:	40000c00 	.word	0x40000c00
 800a3b0:	40010400 	.word	0x40010400
 800a3b4:	40014000 	.word	0x40014000
 800a3b8:	40014400 	.word	0x40014400
 800a3bc:	40014800 	.word	0x40014800
 800a3c0:	40001800 	.word	0x40001800
 800a3c4:	40001c00 	.word	0x40001c00
 800a3c8:	40002000 	.word	0x40002000

0800a3cc <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a3cc:	b084      	sub	sp, #16
 800a3ce:	b580      	push	{r7, lr}
 800a3d0:	b084      	sub	sp, #16
 800a3d2:	af00      	add	r7, sp, #0
 800a3d4:	6078      	str	r0, [r7, #4]
 800a3d6:	f107 001c 	add.w	r0, r7, #28
 800a3da:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a3de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a3e0:	2b01      	cmp	r3, #1
 800a3e2:	d122      	bne.n	800a42a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3e8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	68db      	ldr	r3, [r3, #12]
 800a3f4:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800a3f8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a3fc:	687a      	ldr	r2, [r7, #4]
 800a3fe:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	68db      	ldr	r3, [r3, #12]
 800a404:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800a40c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a40e:	2b01      	cmp	r3, #1
 800a410:	d105      	bne.n	800a41e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	68db      	ldr	r3, [r3, #12]
 800a416:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800a41e:	6878      	ldr	r0, [r7, #4]
 800a420:	f001 faa0 	bl	800b964 <USB_CoreReset>
 800a424:	4603      	mov	r3, r0
 800a426:	73fb      	strb	r3, [r7, #15]
 800a428:	e010      	b.n	800a44c <USB_CoreInit+0x80>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	68db      	ldr	r3, [r3, #12]
 800a42e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a436:	6878      	ldr	r0, [r7, #4]
 800a438:	f001 fa94 	bl	800b964 <USB_CoreReset>
 800a43c:	4603      	mov	r3, r0
 800a43e:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a444:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 800a44c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a44e:	2b01      	cmp	r3, #1
 800a450:	d10b      	bne.n	800a46a <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	689b      	ldr	r3, [r3, #8]
 800a456:	f043 0206 	orr.w	r2, r3, #6
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	689b      	ldr	r3, [r3, #8]
 800a462:	f043 0220 	orr.w	r2, r3, #32
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800a46a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a46c:	4618      	mov	r0, r3
 800a46e:	3710      	adds	r7, #16
 800a470:	46bd      	mov	sp, r7
 800a472:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a476:	b004      	add	sp, #16
 800a478:	4770      	bx	lr
	...

0800a47c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800a47c:	b480      	push	{r7}
 800a47e:	b087      	sub	sp, #28
 800a480:	af00      	add	r7, sp, #0
 800a482:	60f8      	str	r0, [r7, #12]
 800a484:	60b9      	str	r1, [r7, #8]
 800a486:	4613      	mov	r3, r2
 800a488:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800a48a:	79fb      	ldrb	r3, [r7, #7]
 800a48c:	2b02      	cmp	r3, #2
 800a48e:	d165      	bne.n	800a55c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800a490:	68bb      	ldr	r3, [r7, #8]
 800a492:	4a41      	ldr	r2, [pc, #260]	; (800a598 <USB_SetTurnaroundTime+0x11c>)
 800a494:	4293      	cmp	r3, r2
 800a496:	d906      	bls.n	800a4a6 <USB_SetTurnaroundTime+0x2a>
 800a498:	68bb      	ldr	r3, [r7, #8]
 800a49a:	4a40      	ldr	r2, [pc, #256]	; (800a59c <USB_SetTurnaroundTime+0x120>)
 800a49c:	4293      	cmp	r3, r2
 800a49e:	d202      	bcs.n	800a4a6 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800a4a0:	230f      	movs	r3, #15
 800a4a2:	617b      	str	r3, [r7, #20]
 800a4a4:	e062      	b.n	800a56c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800a4a6:	68bb      	ldr	r3, [r7, #8]
 800a4a8:	4a3c      	ldr	r2, [pc, #240]	; (800a59c <USB_SetTurnaroundTime+0x120>)
 800a4aa:	4293      	cmp	r3, r2
 800a4ac:	d306      	bcc.n	800a4bc <USB_SetTurnaroundTime+0x40>
 800a4ae:	68bb      	ldr	r3, [r7, #8]
 800a4b0:	4a3b      	ldr	r2, [pc, #236]	; (800a5a0 <USB_SetTurnaroundTime+0x124>)
 800a4b2:	4293      	cmp	r3, r2
 800a4b4:	d202      	bcs.n	800a4bc <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800a4b6:	230e      	movs	r3, #14
 800a4b8:	617b      	str	r3, [r7, #20]
 800a4ba:	e057      	b.n	800a56c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800a4bc:	68bb      	ldr	r3, [r7, #8]
 800a4be:	4a38      	ldr	r2, [pc, #224]	; (800a5a0 <USB_SetTurnaroundTime+0x124>)
 800a4c0:	4293      	cmp	r3, r2
 800a4c2:	d306      	bcc.n	800a4d2 <USB_SetTurnaroundTime+0x56>
 800a4c4:	68bb      	ldr	r3, [r7, #8]
 800a4c6:	4a37      	ldr	r2, [pc, #220]	; (800a5a4 <USB_SetTurnaroundTime+0x128>)
 800a4c8:	4293      	cmp	r3, r2
 800a4ca:	d202      	bcs.n	800a4d2 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800a4cc:	230d      	movs	r3, #13
 800a4ce:	617b      	str	r3, [r7, #20]
 800a4d0:	e04c      	b.n	800a56c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800a4d2:	68bb      	ldr	r3, [r7, #8]
 800a4d4:	4a33      	ldr	r2, [pc, #204]	; (800a5a4 <USB_SetTurnaroundTime+0x128>)
 800a4d6:	4293      	cmp	r3, r2
 800a4d8:	d306      	bcc.n	800a4e8 <USB_SetTurnaroundTime+0x6c>
 800a4da:	68bb      	ldr	r3, [r7, #8]
 800a4dc:	4a32      	ldr	r2, [pc, #200]	; (800a5a8 <USB_SetTurnaroundTime+0x12c>)
 800a4de:	4293      	cmp	r3, r2
 800a4e0:	d802      	bhi.n	800a4e8 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800a4e2:	230c      	movs	r3, #12
 800a4e4:	617b      	str	r3, [r7, #20]
 800a4e6:	e041      	b.n	800a56c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800a4e8:	68bb      	ldr	r3, [r7, #8]
 800a4ea:	4a2f      	ldr	r2, [pc, #188]	; (800a5a8 <USB_SetTurnaroundTime+0x12c>)
 800a4ec:	4293      	cmp	r3, r2
 800a4ee:	d906      	bls.n	800a4fe <USB_SetTurnaroundTime+0x82>
 800a4f0:	68bb      	ldr	r3, [r7, #8]
 800a4f2:	4a2e      	ldr	r2, [pc, #184]	; (800a5ac <USB_SetTurnaroundTime+0x130>)
 800a4f4:	4293      	cmp	r3, r2
 800a4f6:	d802      	bhi.n	800a4fe <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800a4f8:	230b      	movs	r3, #11
 800a4fa:	617b      	str	r3, [r7, #20]
 800a4fc:	e036      	b.n	800a56c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800a4fe:	68bb      	ldr	r3, [r7, #8]
 800a500:	4a2a      	ldr	r2, [pc, #168]	; (800a5ac <USB_SetTurnaroundTime+0x130>)
 800a502:	4293      	cmp	r3, r2
 800a504:	d906      	bls.n	800a514 <USB_SetTurnaroundTime+0x98>
 800a506:	68bb      	ldr	r3, [r7, #8]
 800a508:	4a29      	ldr	r2, [pc, #164]	; (800a5b0 <USB_SetTurnaroundTime+0x134>)
 800a50a:	4293      	cmp	r3, r2
 800a50c:	d802      	bhi.n	800a514 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800a50e:	230a      	movs	r3, #10
 800a510:	617b      	str	r3, [r7, #20]
 800a512:	e02b      	b.n	800a56c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800a514:	68bb      	ldr	r3, [r7, #8]
 800a516:	4a26      	ldr	r2, [pc, #152]	; (800a5b0 <USB_SetTurnaroundTime+0x134>)
 800a518:	4293      	cmp	r3, r2
 800a51a:	d906      	bls.n	800a52a <USB_SetTurnaroundTime+0xae>
 800a51c:	68bb      	ldr	r3, [r7, #8]
 800a51e:	4a25      	ldr	r2, [pc, #148]	; (800a5b4 <USB_SetTurnaroundTime+0x138>)
 800a520:	4293      	cmp	r3, r2
 800a522:	d202      	bcs.n	800a52a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800a524:	2309      	movs	r3, #9
 800a526:	617b      	str	r3, [r7, #20]
 800a528:	e020      	b.n	800a56c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800a52a:	68bb      	ldr	r3, [r7, #8]
 800a52c:	4a21      	ldr	r2, [pc, #132]	; (800a5b4 <USB_SetTurnaroundTime+0x138>)
 800a52e:	4293      	cmp	r3, r2
 800a530:	d306      	bcc.n	800a540 <USB_SetTurnaroundTime+0xc4>
 800a532:	68bb      	ldr	r3, [r7, #8]
 800a534:	4a20      	ldr	r2, [pc, #128]	; (800a5b8 <USB_SetTurnaroundTime+0x13c>)
 800a536:	4293      	cmp	r3, r2
 800a538:	d802      	bhi.n	800a540 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800a53a:	2308      	movs	r3, #8
 800a53c:	617b      	str	r3, [r7, #20]
 800a53e:	e015      	b.n	800a56c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800a540:	68bb      	ldr	r3, [r7, #8]
 800a542:	4a1d      	ldr	r2, [pc, #116]	; (800a5b8 <USB_SetTurnaroundTime+0x13c>)
 800a544:	4293      	cmp	r3, r2
 800a546:	d906      	bls.n	800a556 <USB_SetTurnaroundTime+0xda>
 800a548:	68bb      	ldr	r3, [r7, #8]
 800a54a:	4a1c      	ldr	r2, [pc, #112]	; (800a5bc <USB_SetTurnaroundTime+0x140>)
 800a54c:	4293      	cmp	r3, r2
 800a54e:	d202      	bcs.n	800a556 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800a550:	2307      	movs	r3, #7
 800a552:	617b      	str	r3, [r7, #20]
 800a554:	e00a      	b.n	800a56c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800a556:	2306      	movs	r3, #6
 800a558:	617b      	str	r3, [r7, #20]
 800a55a:	e007      	b.n	800a56c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800a55c:	79fb      	ldrb	r3, [r7, #7]
 800a55e:	2b00      	cmp	r3, #0
 800a560:	d102      	bne.n	800a568 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800a562:	2309      	movs	r3, #9
 800a564:	617b      	str	r3, [r7, #20]
 800a566:	e001      	b.n	800a56c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800a568:	2309      	movs	r3, #9
 800a56a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800a56c:	68fb      	ldr	r3, [r7, #12]
 800a56e:	68db      	ldr	r3, [r3, #12]
 800a570:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800a574:	68fb      	ldr	r3, [r7, #12]
 800a576:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800a578:	68fb      	ldr	r3, [r7, #12]
 800a57a:	68da      	ldr	r2, [r3, #12]
 800a57c:	697b      	ldr	r3, [r7, #20]
 800a57e:	029b      	lsls	r3, r3, #10
 800a580:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800a584:	431a      	orrs	r2, r3
 800a586:	68fb      	ldr	r3, [r7, #12]
 800a588:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800a58a:	2300      	movs	r3, #0
}
 800a58c:	4618      	mov	r0, r3
 800a58e:	371c      	adds	r7, #28
 800a590:	46bd      	mov	sp, r7
 800a592:	bc80      	pop	{r7}
 800a594:	4770      	bx	lr
 800a596:	bf00      	nop
 800a598:	00d8acbf 	.word	0x00d8acbf
 800a59c:	00e4e1c0 	.word	0x00e4e1c0
 800a5a0:	00f42400 	.word	0x00f42400
 800a5a4:	01067380 	.word	0x01067380
 800a5a8:	011a499f 	.word	0x011a499f
 800a5ac:	01312cff 	.word	0x01312cff
 800a5b0:	014ca43f 	.word	0x014ca43f
 800a5b4:	016e3600 	.word	0x016e3600
 800a5b8:	01a6ab1f 	.word	0x01a6ab1f
 800a5bc:	01e84800 	.word	0x01e84800

0800a5c0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a5c0:	b480      	push	{r7}
 800a5c2:	b083      	sub	sp, #12
 800a5c4:	af00      	add	r7, sp, #0
 800a5c6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	689b      	ldr	r3, [r3, #8]
 800a5cc:	f043 0201 	orr.w	r2, r3, #1
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a5d4:	2300      	movs	r3, #0
}
 800a5d6:	4618      	mov	r0, r3
 800a5d8:	370c      	adds	r7, #12
 800a5da:	46bd      	mov	sp, r7
 800a5dc:	bc80      	pop	{r7}
 800a5de:	4770      	bx	lr

0800a5e0 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a5e0:	b480      	push	{r7}
 800a5e2:	b083      	sub	sp, #12
 800a5e4:	af00      	add	r7, sp, #0
 800a5e6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	689b      	ldr	r3, [r3, #8]
 800a5ec:	f023 0201 	bic.w	r2, r3, #1
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a5f4:	2300      	movs	r3, #0
}
 800a5f6:	4618      	mov	r0, r3
 800a5f8:	370c      	adds	r7, #12
 800a5fa:	46bd      	mov	sp, r7
 800a5fc:	bc80      	pop	{r7}
 800a5fe:	4770      	bx	lr

0800a600 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800a600:	b580      	push	{r7, lr}
 800a602:	b082      	sub	sp, #8
 800a604:	af00      	add	r7, sp, #0
 800a606:	6078      	str	r0, [r7, #4]
 800a608:	460b      	mov	r3, r1
 800a60a:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	68db      	ldr	r3, [r3, #12]
 800a610:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800a618:	78fb      	ldrb	r3, [r7, #3]
 800a61a:	2b01      	cmp	r3, #1
 800a61c:	d106      	bne.n	800a62c <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	68db      	ldr	r3, [r3, #12]
 800a622:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	60da      	str	r2, [r3, #12]
 800a62a:	e00b      	b.n	800a644 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800a62c:	78fb      	ldrb	r3, [r7, #3]
 800a62e:	2b00      	cmp	r3, #0
 800a630:	d106      	bne.n	800a640 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	68db      	ldr	r3, [r3, #12]
 800a636:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	60da      	str	r2, [r3, #12]
 800a63e:	e001      	b.n	800a644 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800a640:	2301      	movs	r3, #1
 800a642:	e003      	b.n	800a64c <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800a644:	2032      	movs	r0, #50	; 0x32
 800a646:	f7f8 f947 	bl	80028d8 <HAL_Delay>

  return HAL_OK;
 800a64a:	2300      	movs	r3, #0
}
 800a64c:	4618      	mov	r0, r3
 800a64e:	3708      	adds	r7, #8
 800a650:	46bd      	mov	sp, r7
 800a652:	bd80      	pop	{r7, pc}

0800a654 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a654:	b084      	sub	sp, #16
 800a656:	b580      	push	{r7, lr}
 800a658:	b086      	sub	sp, #24
 800a65a:	af00      	add	r7, sp, #0
 800a65c:	6078      	str	r0, [r7, #4]
 800a65e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800a662:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800a666:	2300      	movs	r3, #0
 800a668:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800a66e:	2300      	movs	r3, #0
 800a670:	613b      	str	r3, [r7, #16]
 800a672:	e009      	b.n	800a688 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800a674:	687a      	ldr	r2, [r7, #4]
 800a676:	693b      	ldr	r3, [r7, #16]
 800a678:	3340      	adds	r3, #64	; 0x40
 800a67a:	009b      	lsls	r3, r3, #2
 800a67c:	4413      	add	r3, r2
 800a67e:	2200      	movs	r2, #0
 800a680:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800a682:	693b      	ldr	r3, [r7, #16]
 800a684:	3301      	adds	r3, #1
 800a686:	613b      	str	r3, [r7, #16]
 800a688:	693b      	ldr	r3, [r7, #16]
 800a68a:	2b0e      	cmp	r3, #14
 800a68c:	d9f2      	bls.n	800a674 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800a68e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a690:	2b00      	cmp	r3, #0
 800a692:	d11c      	bne.n	800a6ce <USB_DevInit+0x7a>
  {
    /*
     * disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a694:	68fb      	ldr	r3, [r7, #12]
 800a696:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a69a:	685b      	ldr	r3, [r3, #4]
 800a69c:	68fa      	ldr	r2, [r7, #12]
 800a69e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a6a2:	f043 0302 	orr.w	r3, r3, #2
 800a6a6:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a6ac:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a6b8:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a6c4:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	639a      	str	r2, [r3, #56]	; 0x38
 800a6cc:	e00b      	b.n	800a6e6 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a6d2:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a6de:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800a6e6:	68fb      	ldr	r3, [r7, #12]
 800a6e8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800a6ec:	461a      	mov	r2, r3
 800a6ee:	2300      	movs	r3, #0
 800a6f0:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800a6f2:	68fb      	ldr	r3, [r7, #12]
 800a6f4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a6f8:	4619      	mov	r1, r3
 800a6fa:	68fb      	ldr	r3, [r7, #12]
 800a6fc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a700:	461a      	mov	r2, r3
 800a702:	680b      	ldr	r3, [r1, #0]
 800a704:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a706:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a708:	2b01      	cmp	r3, #1
 800a70a:	d10c      	bne.n	800a726 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800a70c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a70e:	2b00      	cmp	r3, #0
 800a710:	d104      	bne.n	800a71c <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800a712:	2100      	movs	r1, #0
 800a714:	6878      	ldr	r0, [r7, #4]
 800a716:	f000 f945 	bl	800a9a4 <USB_SetDevSpeed>
 800a71a:	e008      	b.n	800a72e <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800a71c:	2101      	movs	r1, #1
 800a71e:	6878      	ldr	r0, [r7, #4]
 800a720:	f000 f940 	bl	800a9a4 <USB_SetDevSpeed>
 800a724:	e003      	b.n	800a72e <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800a726:	2103      	movs	r1, #3
 800a728:	6878      	ldr	r0, [r7, #4]
 800a72a:	f000 f93b 	bl	800a9a4 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800a72e:	2110      	movs	r1, #16
 800a730:	6878      	ldr	r0, [r7, #4]
 800a732:	f000 f8f3 	bl	800a91c <USB_FlushTxFifo>
 800a736:	4603      	mov	r3, r0
 800a738:	2b00      	cmp	r3, #0
 800a73a:	d001      	beq.n	800a740 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 800a73c:	2301      	movs	r3, #1
 800a73e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a740:	6878      	ldr	r0, [r7, #4]
 800a742:	f000 f90f 	bl	800a964 <USB_FlushRxFifo>
 800a746:	4603      	mov	r3, r0
 800a748:	2b00      	cmp	r3, #0
 800a74a:	d001      	beq.n	800a750 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 800a74c:	2301      	movs	r3, #1
 800a74e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800a750:	68fb      	ldr	r3, [r7, #12]
 800a752:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a756:	461a      	mov	r2, r3
 800a758:	2300      	movs	r3, #0
 800a75a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800a75c:	68fb      	ldr	r3, [r7, #12]
 800a75e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a762:	461a      	mov	r2, r3
 800a764:	2300      	movs	r3, #0
 800a766:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800a768:	68fb      	ldr	r3, [r7, #12]
 800a76a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a76e:	461a      	mov	r2, r3
 800a770:	2300      	movs	r3, #0
 800a772:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a774:	2300      	movs	r3, #0
 800a776:	613b      	str	r3, [r7, #16]
 800a778:	e043      	b.n	800a802 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a77a:	693b      	ldr	r3, [r7, #16]
 800a77c:	015a      	lsls	r2, r3, #5
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	4413      	add	r3, r2
 800a782:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a78c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a790:	d118      	bne.n	800a7c4 <USB_DevInit+0x170>
    {
      if (i == 0U)
 800a792:	693b      	ldr	r3, [r7, #16]
 800a794:	2b00      	cmp	r3, #0
 800a796:	d10a      	bne.n	800a7ae <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800a798:	693b      	ldr	r3, [r7, #16]
 800a79a:	015a      	lsls	r2, r3, #5
 800a79c:	68fb      	ldr	r3, [r7, #12]
 800a79e:	4413      	add	r3, r2
 800a7a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a7a4:	461a      	mov	r2, r3
 800a7a6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800a7aa:	6013      	str	r3, [r2, #0]
 800a7ac:	e013      	b.n	800a7d6 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800a7ae:	693b      	ldr	r3, [r7, #16]
 800a7b0:	015a      	lsls	r2, r3, #5
 800a7b2:	68fb      	ldr	r3, [r7, #12]
 800a7b4:	4413      	add	r3, r2
 800a7b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a7ba:	461a      	mov	r2, r3
 800a7bc:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800a7c0:	6013      	str	r3, [r2, #0]
 800a7c2:	e008      	b.n	800a7d6 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800a7c4:	693b      	ldr	r3, [r7, #16]
 800a7c6:	015a      	lsls	r2, r3, #5
 800a7c8:	68fb      	ldr	r3, [r7, #12]
 800a7ca:	4413      	add	r3, r2
 800a7cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a7d0:	461a      	mov	r2, r3
 800a7d2:	2300      	movs	r3, #0
 800a7d4:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800a7d6:	693b      	ldr	r3, [r7, #16]
 800a7d8:	015a      	lsls	r2, r3, #5
 800a7da:	68fb      	ldr	r3, [r7, #12]
 800a7dc:	4413      	add	r3, r2
 800a7de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a7e2:	461a      	mov	r2, r3
 800a7e4:	2300      	movs	r3, #0
 800a7e6:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800a7e8:	693b      	ldr	r3, [r7, #16]
 800a7ea:	015a      	lsls	r2, r3, #5
 800a7ec:	68fb      	ldr	r3, [r7, #12]
 800a7ee:	4413      	add	r3, r2
 800a7f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a7f4:	461a      	mov	r2, r3
 800a7f6:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800a7fa:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a7fc:	693b      	ldr	r3, [r7, #16]
 800a7fe:	3301      	adds	r3, #1
 800a800:	613b      	str	r3, [r7, #16]
 800a802:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a804:	693a      	ldr	r2, [r7, #16]
 800a806:	429a      	cmp	r2, r3
 800a808:	d3b7      	bcc.n	800a77a <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a80a:	2300      	movs	r3, #0
 800a80c:	613b      	str	r3, [r7, #16]
 800a80e:	e043      	b.n	800a898 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a810:	693b      	ldr	r3, [r7, #16]
 800a812:	015a      	lsls	r2, r3, #5
 800a814:	68fb      	ldr	r3, [r7, #12]
 800a816:	4413      	add	r3, r2
 800a818:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a81c:	681b      	ldr	r3, [r3, #0]
 800a81e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a822:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a826:	d118      	bne.n	800a85a <USB_DevInit+0x206>
    {
      if (i == 0U)
 800a828:	693b      	ldr	r3, [r7, #16]
 800a82a:	2b00      	cmp	r3, #0
 800a82c:	d10a      	bne.n	800a844 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800a82e:	693b      	ldr	r3, [r7, #16]
 800a830:	015a      	lsls	r2, r3, #5
 800a832:	68fb      	ldr	r3, [r7, #12]
 800a834:	4413      	add	r3, r2
 800a836:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a83a:	461a      	mov	r2, r3
 800a83c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800a840:	6013      	str	r3, [r2, #0]
 800a842:	e013      	b.n	800a86c <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800a844:	693b      	ldr	r3, [r7, #16]
 800a846:	015a      	lsls	r2, r3, #5
 800a848:	68fb      	ldr	r3, [r7, #12]
 800a84a:	4413      	add	r3, r2
 800a84c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a850:	461a      	mov	r2, r3
 800a852:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800a856:	6013      	str	r3, [r2, #0]
 800a858:	e008      	b.n	800a86c <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800a85a:	693b      	ldr	r3, [r7, #16]
 800a85c:	015a      	lsls	r2, r3, #5
 800a85e:	68fb      	ldr	r3, [r7, #12]
 800a860:	4413      	add	r3, r2
 800a862:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a866:	461a      	mov	r2, r3
 800a868:	2300      	movs	r3, #0
 800a86a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800a86c:	693b      	ldr	r3, [r7, #16]
 800a86e:	015a      	lsls	r2, r3, #5
 800a870:	68fb      	ldr	r3, [r7, #12]
 800a872:	4413      	add	r3, r2
 800a874:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a878:	461a      	mov	r2, r3
 800a87a:	2300      	movs	r3, #0
 800a87c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800a87e:	693b      	ldr	r3, [r7, #16]
 800a880:	015a      	lsls	r2, r3, #5
 800a882:	68fb      	ldr	r3, [r7, #12]
 800a884:	4413      	add	r3, r2
 800a886:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a88a:	461a      	mov	r2, r3
 800a88c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800a890:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a892:	693b      	ldr	r3, [r7, #16]
 800a894:	3301      	adds	r3, #1
 800a896:	613b      	str	r3, [r7, #16]
 800a898:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a89a:	693a      	ldr	r2, [r7, #16]
 800a89c:	429a      	cmp	r2, r3
 800a89e:	d3b7      	bcc.n	800a810 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800a8a0:	68fb      	ldr	r3, [r7, #12]
 800a8a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a8a6:	691b      	ldr	r3, [r3, #16]
 800a8a8:	68fa      	ldr	r2, [r7, #12]
 800a8aa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a8ae:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a8b2:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	2200      	movs	r2, #0
 800a8b8:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800a8c0:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800a8c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	d105      	bne.n	800a8d4 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	699b      	ldr	r3, [r3, #24]
 800a8cc:	f043 0210 	orr.w	r2, r3, #16
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	699a      	ldr	r2, [r3, #24]
 800a8d8:	4b0f      	ldr	r3, [pc, #60]	; (800a918 <USB_DevInit+0x2c4>)
 800a8da:	4313      	orrs	r3, r2
 800a8dc:	687a      	ldr	r2, [r7, #4]
 800a8de:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800a8e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	d005      	beq.n	800a8f2 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	699b      	ldr	r3, [r3, #24]
 800a8ea:	f043 0208 	orr.w	r2, r3, #8
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800a8f2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a8f4:	2b01      	cmp	r3, #1
 800a8f6:	d107      	bne.n	800a908 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	699b      	ldr	r3, [r3, #24]
 800a8fc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a900:	f043 0304 	orr.w	r3, r3, #4
 800a904:	687a      	ldr	r2, [r7, #4]
 800a906:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800a908:	7dfb      	ldrb	r3, [r7, #23]
}
 800a90a:	4618      	mov	r0, r3
 800a90c:	3718      	adds	r7, #24
 800a90e:	46bd      	mov	sp, r7
 800a910:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a914:	b004      	add	sp, #16
 800a916:	4770      	bx	lr
 800a918:	803c3800 	.word	0x803c3800

0800a91c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800a91c:	b480      	push	{r7}
 800a91e:	b085      	sub	sp, #20
 800a920:	af00      	add	r7, sp, #0
 800a922:	6078      	str	r0, [r7, #4]
 800a924:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800a926:	2300      	movs	r3, #0
 800a928:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a92a:	683b      	ldr	r3, [r7, #0]
 800a92c:	019b      	lsls	r3, r3, #6
 800a92e:	f043 0220 	orr.w	r2, r3, #32
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a936:	68fb      	ldr	r3, [r7, #12]
 800a938:	3301      	adds	r3, #1
 800a93a:	60fb      	str	r3, [r7, #12]
 800a93c:	68fb      	ldr	r3, [r7, #12]
 800a93e:	4a08      	ldr	r2, [pc, #32]	; (800a960 <USB_FlushTxFifo+0x44>)
 800a940:	4293      	cmp	r3, r2
 800a942:	d901      	bls.n	800a948 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800a944:	2303      	movs	r3, #3
 800a946:	e006      	b.n	800a956 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	691b      	ldr	r3, [r3, #16]
 800a94c:	f003 0320 	and.w	r3, r3, #32
 800a950:	2b20      	cmp	r3, #32
 800a952:	d0f0      	beq.n	800a936 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800a954:	2300      	movs	r3, #0
}
 800a956:	4618      	mov	r0, r3
 800a958:	3714      	adds	r7, #20
 800a95a:	46bd      	mov	sp, r7
 800a95c:	bc80      	pop	{r7}
 800a95e:	4770      	bx	lr
 800a960:	00030d40 	.word	0x00030d40

0800a964 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800a964:	b480      	push	{r7}
 800a966:	b085      	sub	sp, #20
 800a968:	af00      	add	r7, sp, #0
 800a96a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800a96c:	2300      	movs	r3, #0
 800a96e:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	2210      	movs	r2, #16
 800a974:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a976:	68fb      	ldr	r3, [r7, #12]
 800a978:	3301      	adds	r3, #1
 800a97a:	60fb      	str	r3, [r7, #12]
 800a97c:	68fb      	ldr	r3, [r7, #12]
 800a97e:	4a08      	ldr	r2, [pc, #32]	; (800a9a0 <USB_FlushRxFifo+0x3c>)
 800a980:	4293      	cmp	r3, r2
 800a982:	d901      	bls.n	800a988 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800a984:	2303      	movs	r3, #3
 800a986:	e006      	b.n	800a996 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	691b      	ldr	r3, [r3, #16]
 800a98c:	f003 0310 	and.w	r3, r3, #16
 800a990:	2b10      	cmp	r3, #16
 800a992:	d0f0      	beq.n	800a976 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800a994:	2300      	movs	r3, #0
}
 800a996:	4618      	mov	r0, r3
 800a998:	3714      	adds	r7, #20
 800a99a:	46bd      	mov	sp, r7
 800a99c:	bc80      	pop	{r7}
 800a99e:	4770      	bx	lr
 800a9a0:	00030d40 	.word	0x00030d40

0800a9a4 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800a9a4:	b480      	push	{r7}
 800a9a6:	b085      	sub	sp, #20
 800a9a8:	af00      	add	r7, sp, #0
 800a9aa:	6078      	str	r0, [r7, #4]
 800a9ac:	460b      	mov	r3, r1
 800a9ae:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800a9b4:	68fb      	ldr	r3, [r7, #12]
 800a9b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a9ba:	681a      	ldr	r2, [r3, #0]
 800a9bc:	78fb      	ldrb	r3, [r7, #3]
 800a9be:	68f9      	ldr	r1, [r7, #12]
 800a9c0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a9c4:	4313      	orrs	r3, r2
 800a9c6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800a9c8:	2300      	movs	r3, #0
}
 800a9ca:	4618      	mov	r0, r3
 800a9cc:	3714      	adds	r7, #20
 800a9ce:	46bd      	mov	sp, r7
 800a9d0:	bc80      	pop	{r7}
 800a9d2:	4770      	bx	lr

0800a9d4 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800a9d4:	b480      	push	{r7}
 800a9d6:	b087      	sub	sp, #28
 800a9d8:	af00      	add	r7, sp, #0
 800a9da:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800a9e0:	693b      	ldr	r3, [r7, #16]
 800a9e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a9e6:	689b      	ldr	r3, [r3, #8]
 800a9e8:	f003 0306 	and.w	r3, r3, #6
 800a9ec:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800a9ee:	68fb      	ldr	r3, [r7, #12]
 800a9f0:	2b00      	cmp	r3, #0
 800a9f2:	d102      	bne.n	800a9fa <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800a9f4:	2300      	movs	r3, #0
 800a9f6:	75fb      	strb	r3, [r7, #23]
 800a9f8:	e00a      	b.n	800aa10 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800a9fa:	68fb      	ldr	r3, [r7, #12]
 800a9fc:	2b02      	cmp	r3, #2
 800a9fe:	d002      	beq.n	800aa06 <USB_GetDevSpeed+0x32>
 800aa00:	68fb      	ldr	r3, [r7, #12]
 800aa02:	2b06      	cmp	r3, #6
 800aa04:	d102      	bne.n	800aa0c <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800aa06:	2302      	movs	r3, #2
 800aa08:	75fb      	strb	r3, [r7, #23]
 800aa0a:	e001      	b.n	800aa10 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800aa0c:	230f      	movs	r3, #15
 800aa0e:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800aa10:	7dfb      	ldrb	r3, [r7, #23]
}
 800aa12:	4618      	mov	r0, r3
 800aa14:	371c      	adds	r7, #28
 800aa16:	46bd      	mov	sp, r7
 800aa18:	bc80      	pop	{r7}
 800aa1a:	4770      	bx	lr

0800aa1c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800aa1c:	b480      	push	{r7}
 800aa1e:	b085      	sub	sp, #20
 800aa20:	af00      	add	r7, sp, #0
 800aa22:	6078      	str	r0, [r7, #4]
 800aa24:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800aa2a:	683b      	ldr	r3, [r7, #0]
 800aa2c:	781b      	ldrb	r3, [r3, #0]
 800aa2e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800aa30:	683b      	ldr	r3, [r7, #0]
 800aa32:	785b      	ldrb	r3, [r3, #1]
 800aa34:	2b01      	cmp	r3, #1
 800aa36:	d13a      	bne.n	800aaae <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800aa38:	68fb      	ldr	r3, [r7, #12]
 800aa3a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800aa3e:	69da      	ldr	r2, [r3, #28]
 800aa40:	683b      	ldr	r3, [r7, #0]
 800aa42:	781b      	ldrb	r3, [r3, #0]
 800aa44:	f003 030f 	and.w	r3, r3, #15
 800aa48:	2101      	movs	r1, #1
 800aa4a:	fa01 f303 	lsl.w	r3, r1, r3
 800aa4e:	b29b      	uxth	r3, r3
 800aa50:	68f9      	ldr	r1, [r7, #12]
 800aa52:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800aa56:	4313      	orrs	r3, r2
 800aa58:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800aa5a:	68bb      	ldr	r3, [r7, #8]
 800aa5c:	015a      	lsls	r2, r3, #5
 800aa5e:	68fb      	ldr	r3, [r7, #12]
 800aa60:	4413      	add	r3, r2
 800aa62:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800aa6c:	2b00      	cmp	r3, #0
 800aa6e:	d155      	bne.n	800ab1c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800aa70:	68bb      	ldr	r3, [r7, #8]
 800aa72:	015a      	lsls	r2, r3, #5
 800aa74:	68fb      	ldr	r3, [r7, #12]
 800aa76:	4413      	add	r3, r2
 800aa78:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aa7c:	681a      	ldr	r2, [r3, #0]
 800aa7e:	683b      	ldr	r3, [r7, #0]
 800aa80:	689b      	ldr	r3, [r3, #8]
 800aa82:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800aa86:	683b      	ldr	r3, [r7, #0]
 800aa88:	78db      	ldrb	r3, [r3, #3]
 800aa8a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800aa8c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800aa8e:	68bb      	ldr	r3, [r7, #8]
 800aa90:	059b      	lsls	r3, r3, #22
 800aa92:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800aa94:	4313      	orrs	r3, r2
 800aa96:	68ba      	ldr	r2, [r7, #8]
 800aa98:	0151      	lsls	r1, r2, #5
 800aa9a:	68fa      	ldr	r2, [r7, #12]
 800aa9c:	440a      	add	r2, r1
 800aa9e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800aaa2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800aaa6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800aaaa:	6013      	str	r3, [r2, #0]
 800aaac:	e036      	b.n	800ab1c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800aaae:	68fb      	ldr	r3, [r7, #12]
 800aab0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800aab4:	69da      	ldr	r2, [r3, #28]
 800aab6:	683b      	ldr	r3, [r7, #0]
 800aab8:	781b      	ldrb	r3, [r3, #0]
 800aaba:	f003 030f 	and.w	r3, r3, #15
 800aabe:	2101      	movs	r1, #1
 800aac0:	fa01 f303 	lsl.w	r3, r1, r3
 800aac4:	041b      	lsls	r3, r3, #16
 800aac6:	68f9      	ldr	r1, [r7, #12]
 800aac8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800aacc:	4313      	orrs	r3, r2
 800aace:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800aad0:	68bb      	ldr	r3, [r7, #8]
 800aad2:	015a      	lsls	r2, r3, #5
 800aad4:	68fb      	ldr	r3, [r7, #12]
 800aad6:	4413      	add	r3, r2
 800aad8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aadc:	681b      	ldr	r3, [r3, #0]
 800aade:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800aae2:	2b00      	cmp	r3, #0
 800aae4:	d11a      	bne.n	800ab1c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800aae6:	68bb      	ldr	r3, [r7, #8]
 800aae8:	015a      	lsls	r2, r3, #5
 800aaea:	68fb      	ldr	r3, [r7, #12]
 800aaec:	4413      	add	r3, r2
 800aaee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aaf2:	681a      	ldr	r2, [r3, #0]
 800aaf4:	683b      	ldr	r3, [r7, #0]
 800aaf6:	689b      	ldr	r3, [r3, #8]
 800aaf8:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800aafc:	683b      	ldr	r3, [r7, #0]
 800aafe:	78db      	ldrb	r3, [r3, #3]
 800ab00:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800ab02:	430b      	orrs	r3, r1
 800ab04:	4313      	orrs	r3, r2
 800ab06:	68ba      	ldr	r2, [r7, #8]
 800ab08:	0151      	lsls	r1, r2, #5
 800ab0a:	68fa      	ldr	r2, [r7, #12]
 800ab0c:	440a      	add	r2, r1
 800ab0e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ab12:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ab16:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ab1a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800ab1c:	2300      	movs	r3, #0
}
 800ab1e:	4618      	mov	r0, r3
 800ab20:	3714      	adds	r7, #20
 800ab22:	46bd      	mov	sp, r7
 800ab24:	bc80      	pop	{r7}
 800ab26:	4770      	bx	lr

0800ab28 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800ab28:	b480      	push	{r7}
 800ab2a:	b085      	sub	sp, #20
 800ab2c:	af00      	add	r7, sp, #0
 800ab2e:	6078      	str	r0, [r7, #4]
 800ab30:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800ab36:	683b      	ldr	r3, [r7, #0]
 800ab38:	781b      	ldrb	r3, [r3, #0]
 800ab3a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800ab3c:	683b      	ldr	r3, [r7, #0]
 800ab3e:	785b      	ldrb	r3, [r3, #1]
 800ab40:	2b01      	cmp	r3, #1
 800ab42:	d161      	bne.n	800ac08 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800ab44:	68bb      	ldr	r3, [r7, #8]
 800ab46:	015a      	lsls	r2, r3, #5
 800ab48:	68fb      	ldr	r3, [r7, #12]
 800ab4a:	4413      	add	r3, r2
 800ab4c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ab50:	681b      	ldr	r3, [r3, #0]
 800ab52:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ab56:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ab5a:	d11f      	bne.n	800ab9c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800ab5c:	68bb      	ldr	r3, [r7, #8]
 800ab5e:	015a      	lsls	r2, r3, #5
 800ab60:	68fb      	ldr	r3, [r7, #12]
 800ab62:	4413      	add	r3, r2
 800ab64:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ab68:	681b      	ldr	r3, [r3, #0]
 800ab6a:	68ba      	ldr	r2, [r7, #8]
 800ab6c:	0151      	lsls	r1, r2, #5
 800ab6e:	68fa      	ldr	r2, [r7, #12]
 800ab70:	440a      	add	r2, r1
 800ab72:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ab76:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800ab7a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800ab7c:	68bb      	ldr	r3, [r7, #8]
 800ab7e:	015a      	lsls	r2, r3, #5
 800ab80:	68fb      	ldr	r3, [r7, #12]
 800ab82:	4413      	add	r3, r2
 800ab84:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ab88:	681b      	ldr	r3, [r3, #0]
 800ab8a:	68ba      	ldr	r2, [r7, #8]
 800ab8c:	0151      	lsls	r1, r2, #5
 800ab8e:	68fa      	ldr	r2, [r7, #12]
 800ab90:	440a      	add	r2, r1
 800ab92:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ab96:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ab9a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800ab9c:	68fb      	ldr	r3, [r7, #12]
 800ab9e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800aba2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800aba4:	683b      	ldr	r3, [r7, #0]
 800aba6:	781b      	ldrb	r3, [r3, #0]
 800aba8:	f003 030f 	and.w	r3, r3, #15
 800abac:	2101      	movs	r1, #1
 800abae:	fa01 f303 	lsl.w	r3, r1, r3
 800abb2:	b29b      	uxth	r3, r3
 800abb4:	43db      	mvns	r3, r3
 800abb6:	68f9      	ldr	r1, [r7, #12]
 800abb8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800abbc:	4013      	ands	r3, r2
 800abbe:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800abc0:	68fb      	ldr	r3, [r7, #12]
 800abc2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800abc6:	69da      	ldr	r2, [r3, #28]
 800abc8:	683b      	ldr	r3, [r7, #0]
 800abca:	781b      	ldrb	r3, [r3, #0]
 800abcc:	f003 030f 	and.w	r3, r3, #15
 800abd0:	2101      	movs	r1, #1
 800abd2:	fa01 f303 	lsl.w	r3, r1, r3
 800abd6:	b29b      	uxth	r3, r3
 800abd8:	43db      	mvns	r3, r3
 800abda:	68f9      	ldr	r1, [r7, #12]
 800abdc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800abe0:	4013      	ands	r3, r2
 800abe2:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800abe4:	68bb      	ldr	r3, [r7, #8]
 800abe6:	015a      	lsls	r2, r3, #5
 800abe8:	68fb      	ldr	r3, [r7, #12]
 800abea:	4413      	add	r3, r2
 800abec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800abf0:	681a      	ldr	r2, [r3, #0]
 800abf2:	68bb      	ldr	r3, [r7, #8]
 800abf4:	0159      	lsls	r1, r3, #5
 800abf6:	68fb      	ldr	r3, [r7, #12]
 800abf8:	440b      	add	r3, r1
 800abfa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800abfe:	4619      	mov	r1, r3
 800ac00:	4b35      	ldr	r3, [pc, #212]	; (800acd8 <USB_DeactivateEndpoint+0x1b0>)
 800ac02:	4013      	ands	r3, r2
 800ac04:	600b      	str	r3, [r1, #0]
 800ac06:	e060      	b.n	800acca <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ac08:	68bb      	ldr	r3, [r7, #8]
 800ac0a:	015a      	lsls	r2, r3, #5
 800ac0c:	68fb      	ldr	r3, [r7, #12]
 800ac0e:	4413      	add	r3, r2
 800ac10:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ac14:	681b      	ldr	r3, [r3, #0]
 800ac16:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ac1a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ac1e:	d11f      	bne.n	800ac60 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800ac20:	68bb      	ldr	r3, [r7, #8]
 800ac22:	015a      	lsls	r2, r3, #5
 800ac24:	68fb      	ldr	r3, [r7, #12]
 800ac26:	4413      	add	r3, r2
 800ac28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ac2c:	681b      	ldr	r3, [r3, #0]
 800ac2e:	68ba      	ldr	r2, [r7, #8]
 800ac30:	0151      	lsls	r1, r2, #5
 800ac32:	68fa      	ldr	r2, [r7, #12]
 800ac34:	440a      	add	r2, r1
 800ac36:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ac3a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800ac3e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800ac40:	68bb      	ldr	r3, [r7, #8]
 800ac42:	015a      	lsls	r2, r3, #5
 800ac44:	68fb      	ldr	r3, [r7, #12]
 800ac46:	4413      	add	r3, r2
 800ac48:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ac4c:	681b      	ldr	r3, [r3, #0]
 800ac4e:	68ba      	ldr	r2, [r7, #8]
 800ac50:	0151      	lsls	r1, r2, #5
 800ac52:	68fa      	ldr	r2, [r7, #12]
 800ac54:	440a      	add	r2, r1
 800ac56:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ac5a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ac5e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800ac60:	68fb      	ldr	r3, [r7, #12]
 800ac62:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ac66:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ac68:	683b      	ldr	r3, [r7, #0]
 800ac6a:	781b      	ldrb	r3, [r3, #0]
 800ac6c:	f003 030f 	and.w	r3, r3, #15
 800ac70:	2101      	movs	r1, #1
 800ac72:	fa01 f303 	lsl.w	r3, r1, r3
 800ac76:	041b      	lsls	r3, r3, #16
 800ac78:	43db      	mvns	r3, r3
 800ac7a:	68f9      	ldr	r1, [r7, #12]
 800ac7c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ac80:	4013      	ands	r3, r2
 800ac82:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800ac84:	68fb      	ldr	r3, [r7, #12]
 800ac86:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ac8a:	69da      	ldr	r2, [r3, #28]
 800ac8c:	683b      	ldr	r3, [r7, #0]
 800ac8e:	781b      	ldrb	r3, [r3, #0]
 800ac90:	f003 030f 	and.w	r3, r3, #15
 800ac94:	2101      	movs	r1, #1
 800ac96:	fa01 f303 	lsl.w	r3, r1, r3
 800ac9a:	041b      	lsls	r3, r3, #16
 800ac9c:	43db      	mvns	r3, r3
 800ac9e:	68f9      	ldr	r1, [r7, #12]
 800aca0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800aca4:	4013      	ands	r3, r2
 800aca6:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800aca8:	68bb      	ldr	r3, [r7, #8]
 800acaa:	015a      	lsls	r2, r3, #5
 800acac:	68fb      	ldr	r3, [r7, #12]
 800acae:	4413      	add	r3, r2
 800acb0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800acb4:	681a      	ldr	r2, [r3, #0]
 800acb6:	68bb      	ldr	r3, [r7, #8]
 800acb8:	0159      	lsls	r1, r3, #5
 800acba:	68fb      	ldr	r3, [r7, #12]
 800acbc:	440b      	add	r3, r1
 800acbe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800acc2:	4619      	mov	r1, r3
 800acc4:	4b05      	ldr	r3, [pc, #20]	; (800acdc <USB_DeactivateEndpoint+0x1b4>)
 800acc6:	4013      	ands	r3, r2
 800acc8:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800acca:	2300      	movs	r3, #0
}
 800accc:	4618      	mov	r0, r3
 800acce:	3714      	adds	r7, #20
 800acd0:	46bd      	mov	sp, r7
 800acd2:	bc80      	pop	{r7}
 800acd4:	4770      	bx	lr
 800acd6:	bf00      	nop
 800acd8:	ec337800 	.word	0xec337800
 800acdc:	eff37800 	.word	0xeff37800

0800ace0 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800ace0:	b580      	push	{r7, lr}
 800ace2:	b08a      	sub	sp, #40	; 0x28
 800ace4:	af02      	add	r7, sp, #8
 800ace6:	60f8      	str	r0, [r7, #12]
 800ace8:	60b9      	str	r1, [r7, #8]
 800acea:	4613      	mov	r3, r2
 800acec:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800acee:	68fb      	ldr	r3, [r7, #12]
 800acf0:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800acf2:	68bb      	ldr	r3, [r7, #8]
 800acf4:	781b      	ldrb	r3, [r3, #0]
 800acf6:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800acf8:	68bb      	ldr	r3, [r7, #8]
 800acfa:	785b      	ldrb	r3, [r3, #1]
 800acfc:	2b01      	cmp	r3, #1
 800acfe:	f040 815c 	bne.w	800afba <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800ad02:	68bb      	ldr	r3, [r7, #8]
 800ad04:	695b      	ldr	r3, [r3, #20]
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	d132      	bne.n	800ad70 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800ad0a:	69bb      	ldr	r3, [r7, #24]
 800ad0c:	015a      	lsls	r2, r3, #5
 800ad0e:	69fb      	ldr	r3, [r7, #28]
 800ad10:	4413      	add	r3, r2
 800ad12:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ad16:	691b      	ldr	r3, [r3, #16]
 800ad18:	69ba      	ldr	r2, [r7, #24]
 800ad1a:	0151      	lsls	r1, r2, #5
 800ad1c:	69fa      	ldr	r2, [r7, #28]
 800ad1e:	440a      	add	r2, r1
 800ad20:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ad24:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800ad28:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800ad2c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800ad2e:	69bb      	ldr	r3, [r7, #24]
 800ad30:	015a      	lsls	r2, r3, #5
 800ad32:	69fb      	ldr	r3, [r7, #28]
 800ad34:	4413      	add	r3, r2
 800ad36:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ad3a:	691b      	ldr	r3, [r3, #16]
 800ad3c:	69ba      	ldr	r2, [r7, #24]
 800ad3e:	0151      	lsls	r1, r2, #5
 800ad40:	69fa      	ldr	r2, [r7, #28]
 800ad42:	440a      	add	r2, r1
 800ad44:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ad48:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800ad4c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ad4e:	69bb      	ldr	r3, [r7, #24]
 800ad50:	015a      	lsls	r2, r3, #5
 800ad52:	69fb      	ldr	r3, [r7, #28]
 800ad54:	4413      	add	r3, r2
 800ad56:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ad5a:	691b      	ldr	r3, [r3, #16]
 800ad5c:	69ba      	ldr	r2, [r7, #24]
 800ad5e:	0151      	lsls	r1, r2, #5
 800ad60:	69fa      	ldr	r2, [r7, #28]
 800ad62:	440a      	add	r2, r1
 800ad64:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ad68:	0cdb      	lsrs	r3, r3, #19
 800ad6a:	04db      	lsls	r3, r3, #19
 800ad6c:	6113      	str	r3, [r2, #16]
 800ad6e:	e074      	b.n	800ae5a <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ad70:	69bb      	ldr	r3, [r7, #24]
 800ad72:	015a      	lsls	r2, r3, #5
 800ad74:	69fb      	ldr	r3, [r7, #28]
 800ad76:	4413      	add	r3, r2
 800ad78:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ad7c:	691b      	ldr	r3, [r3, #16]
 800ad7e:	69ba      	ldr	r2, [r7, #24]
 800ad80:	0151      	lsls	r1, r2, #5
 800ad82:	69fa      	ldr	r2, [r7, #28]
 800ad84:	440a      	add	r2, r1
 800ad86:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ad8a:	0cdb      	lsrs	r3, r3, #19
 800ad8c:	04db      	lsls	r3, r3, #19
 800ad8e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800ad90:	69bb      	ldr	r3, [r7, #24]
 800ad92:	015a      	lsls	r2, r3, #5
 800ad94:	69fb      	ldr	r3, [r7, #28]
 800ad96:	4413      	add	r3, r2
 800ad98:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ad9c:	691b      	ldr	r3, [r3, #16]
 800ad9e:	69ba      	ldr	r2, [r7, #24]
 800ada0:	0151      	lsls	r1, r2, #5
 800ada2:	69fa      	ldr	r2, [r7, #28]
 800ada4:	440a      	add	r2, r1
 800ada6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800adaa:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800adae:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800adb2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800adb4:	69bb      	ldr	r3, [r7, #24]
 800adb6:	015a      	lsls	r2, r3, #5
 800adb8:	69fb      	ldr	r3, [r7, #28]
 800adba:	4413      	add	r3, r2
 800adbc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800adc0:	691a      	ldr	r2, [r3, #16]
 800adc2:	68bb      	ldr	r3, [r7, #8]
 800adc4:	6959      	ldr	r1, [r3, #20]
 800adc6:	68bb      	ldr	r3, [r7, #8]
 800adc8:	689b      	ldr	r3, [r3, #8]
 800adca:	440b      	add	r3, r1
 800adcc:	1e59      	subs	r1, r3, #1
 800adce:	68bb      	ldr	r3, [r7, #8]
 800add0:	689b      	ldr	r3, [r3, #8]
 800add2:	fbb1 f3f3 	udiv	r3, r1, r3
 800add6:	04d9      	lsls	r1, r3, #19
 800add8:	4b9d      	ldr	r3, [pc, #628]	; (800b050 <USB_EPStartXfer+0x370>)
 800adda:	400b      	ands	r3, r1
 800addc:	69b9      	ldr	r1, [r7, #24]
 800adde:	0148      	lsls	r0, r1, #5
 800ade0:	69f9      	ldr	r1, [r7, #28]
 800ade2:	4401      	add	r1, r0
 800ade4:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800ade8:	4313      	orrs	r3, r2
 800adea:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800adec:	69bb      	ldr	r3, [r7, #24]
 800adee:	015a      	lsls	r2, r3, #5
 800adf0:	69fb      	ldr	r3, [r7, #28]
 800adf2:	4413      	add	r3, r2
 800adf4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800adf8:	691a      	ldr	r2, [r3, #16]
 800adfa:	68bb      	ldr	r3, [r7, #8]
 800adfc:	695b      	ldr	r3, [r3, #20]
 800adfe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ae02:	69b9      	ldr	r1, [r7, #24]
 800ae04:	0148      	lsls	r0, r1, #5
 800ae06:	69f9      	ldr	r1, [r7, #28]
 800ae08:	4401      	add	r1, r0
 800ae0a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800ae0e:	4313      	orrs	r3, r2
 800ae10:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800ae12:	68bb      	ldr	r3, [r7, #8]
 800ae14:	78db      	ldrb	r3, [r3, #3]
 800ae16:	2b01      	cmp	r3, #1
 800ae18:	d11f      	bne.n	800ae5a <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800ae1a:	69bb      	ldr	r3, [r7, #24]
 800ae1c:	015a      	lsls	r2, r3, #5
 800ae1e:	69fb      	ldr	r3, [r7, #28]
 800ae20:	4413      	add	r3, r2
 800ae22:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ae26:	691b      	ldr	r3, [r3, #16]
 800ae28:	69ba      	ldr	r2, [r7, #24]
 800ae2a:	0151      	lsls	r1, r2, #5
 800ae2c:	69fa      	ldr	r2, [r7, #28]
 800ae2e:	440a      	add	r2, r1
 800ae30:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ae34:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800ae38:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800ae3a:	69bb      	ldr	r3, [r7, #24]
 800ae3c:	015a      	lsls	r2, r3, #5
 800ae3e:	69fb      	ldr	r3, [r7, #28]
 800ae40:	4413      	add	r3, r2
 800ae42:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ae46:	691b      	ldr	r3, [r3, #16]
 800ae48:	69ba      	ldr	r2, [r7, #24]
 800ae4a:	0151      	lsls	r1, r2, #5
 800ae4c:	69fa      	ldr	r2, [r7, #28]
 800ae4e:	440a      	add	r2, r1
 800ae50:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ae54:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800ae58:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800ae5a:	79fb      	ldrb	r3, [r7, #7]
 800ae5c:	2b01      	cmp	r3, #1
 800ae5e:	d14b      	bne.n	800aef8 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800ae60:	68bb      	ldr	r3, [r7, #8]
 800ae62:	691b      	ldr	r3, [r3, #16]
 800ae64:	2b00      	cmp	r3, #0
 800ae66:	d009      	beq.n	800ae7c <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800ae68:	69bb      	ldr	r3, [r7, #24]
 800ae6a:	015a      	lsls	r2, r3, #5
 800ae6c:	69fb      	ldr	r3, [r7, #28]
 800ae6e:	4413      	add	r3, r2
 800ae70:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ae74:	461a      	mov	r2, r3
 800ae76:	68bb      	ldr	r3, [r7, #8]
 800ae78:	691b      	ldr	r3, [r3, #16]
 800ae7a:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800ae7c:	68bb      	ldr	r3, [r7, #8]
 800ae7e:	78db      	ldrb	r3, [r3, #3]
 800ae80:	2b01      	cmp	r3, #1
 800ae82:	d128      	bne.n	800aed6 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800ae84:	69fb      	ldr	r3, [r7, #28]
 800ae86:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ae8a:	689b      	ldr	r3, [r3, #8]
 800ae8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ae90:	2b00      	cmp	r3, #0
 800ae92:	d110      	bne.n	800aeb6 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800ae94:	69bb      	ldr	r3, [r7, #24]
 800ae96:	015a      	lsls	r2, r3, #5
 800ae98:	69fb      	ldr	r3, [r7, #28]
 800ae9a:	4413      	add	r3, r2
 800ae9c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aea0:	681b      	ldr	r3, [r3, #0]
 800aea2:	69ba      	ldr	r2, [r7, #24]
 800aea4:	0151      	lsls	r1, r2, #5
 800aea6:	69fa      	ldr	r2, [r7, #28]
 800aea8:	440a      	add	r2, r1
 800aeaa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800aeae:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800aeb2:	6013      	str	r3, [r2, #0]
 800aeb4:	e00f      	b.n	800aed6 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800aeb6:	69bb      	ldr	r3, [r7, #24]
 800aeb8:	015a      	lsls	r2, r3, #5
 800aeba:	69fb      	ldr	r3, [r7, #28]
 800aebc:	4413      	add	r3, r2
 800aebe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aec2:	681b      	ldr	r3, [r3, #0]
 800aec4:	69ba      	ldr	r2, [r7, #24]
 800aec6:	0151      	lsls	r1, r2, #5
 800aec8:	69fa      	ldr	r2, [r7, #28]
 800aeca:	440a      	add	r2, r1
 800aecc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800aed0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800aed4:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800aed6:	69bb      	ldr	r3, [r7, #24]
 800aed8:	015a      	lsls	r2, r3, #5
 800aeda:	69fb      	ldr	r3, [r7, #28]
 800aedc:	4413      	add	r3, r2
 800aede:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aee2:	681b      	ldr	r3, [r3, #0]
 800aee4:	69ba      	ldr	r2, [r7, #24]
 800aee6:	0151      	lsls	r1, r2, #5
 800aee8:	69fa      	ldr	r2, [r7, #28]
 800aeea:	440a      	add	r2, r1
 800aeec:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800aef0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800aef4:	6013      	str	r3, [r2, #0]
 800aef6:	e12f      	b.n	800b158 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800aef8:	69bb      	ldr	r3, [r7, #24]
 800aefa:	015a      	lsls	r2, r3, #5
 800aefc:	69fb      	ldr	r3, [r7, #28]
 800aefe:	4413      	add	r3, r2
 800af00:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800af04:	681b      	ldr	r3, [r3, #0]
 800af06:	69ba      	ldr	r2, [r7, #24]
 800af08:	0151      	lsls	r1, r2, #5
 800af0a:	69fa      	ldr	r2, [r7, #28]
 800af0c:	440a      	add	r2, r1
 800af0e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800af12:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800af16:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800af18:	68bb      	ldr	r3, [r7, #8]
 800af1a:	78db      	ldrb	r3, [r3, #3]
 800af1c:	2b01      	cmp	r3, #1
 800af1e:	d015      	beq.n	800af4c <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800af20:	68bb      	ldr	r3, [r7, #8]
 800af22:	695b      	ldr	r3, [r3, #20]
 800af24:	2b00      	cmp	r3, #0
 800af26:	f000 8117 	beq.w	800b158 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800af2a:	69fb      	ldr	r3, [r7, #28]
 800af2c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800af30:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800af32:	68bb      	ldr	r3, [r7, #8]
 800af34:	781b      	ldrb	r3, [r3, #0]
 800af36:	f003 030f 	and.w	r3, r3, #15
 800af3a:	2101      	movs	r1, #1
 800af3c:	fa01 f303 	lsl.w	r3, r1, r3
 800af40:	69f9      	ldr	r1, [r7, #28]
 800af42:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800af46:	4313      	orrs	r3, r2
 800af48:	634b      	str	r3, [r1, #52]	; 0x34
 800af4a:	e105      	b.n	800b158 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800af4c:	69fb      	ldr	r3, [r7, #28]
 800af4e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800af52:	689b      	ldr	r3, [r3, #8]
 800af54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800af58:	2b00      	cmp	r3, #0
 800af5a:	d110      	bne.n	800af7e <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800af5c:	69bb      	ldr	r3, [r7, #24]
 800af5e:	015a      	lsls	r2, r3, #5
 800af60:	69fb      	ldr	r3, [r7, #28]
 800af62:	4413      	add	r3, r2
 800af64:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800af68:	681b      	ldr	r3, [r3, #0]
 800af6a:	69ba      	ldr	r2, [r7, #24]
 800af6c:	0151      	lsls	r1, r2, #5
 800af6e:	69fa      	ldr	r2, [r7, #28]
 800af70:	440a      	add	r2, r1
 800af72:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800af76:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800af7a:	6013      	str	r3, [r2, #0]
 800af7c:	e00f      	b.n	800af9e <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800af7e:	69bb      	ldr	r3, [r7, #24]
 800af80:	015a      	lsls	r2, r3, #5
 800af82:	69fb      	ldr	r3, [r7, #28]
 800af84:	4413      	add	r3, r2
 800af86:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800af8a:	681b      	ldr	r3, [r3, #0]
 800af8c:	69ba      	ldr	r2, [r7, #24]
 800af8e:	0151      	lsls	r1, r2, #5
 800af90:	69fa      	ldr	r2, [r7, #28]
 800af92:	440a      	add	r2, r1
 800af94:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800af98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800af9c:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800af9e:	68bb      	ldr	r3, [r7, #8]
 800afa0:	68d9      	ldr	r1, [r3, #12]
 800afa2:	68bb      	ldr	r3, [r7, #8]
 800afa4:	781a      	ldrb	r2, [r3, #0]
 800afa6:	68bb      	ldr	r3, [r7, #8]
 800afa8:	695b      	ldr	r3, [r3, #20]
 800afaa:	b298      	uxth	r0, r3
 800afac:	79fb      	ldrb	r3, [r7, #7]
 800afae:	9300      	str	r3, [sp, #0]
 800afb0:	4603      	mov	r3, r0
 800afb2:	68f8      	ldr	r0, [r7, #12]
 800afb4:	f000 fa2a 	bl	800b40c <USB_WritePacket>
 800afb8:	e0ce      	b.n	800b158 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800afba:	69bb      	ldr	r3, [r7, #24]
 800afbc:	015a      	lsls	r2, r3, #5
 800afbe:	69fb      	ldr	r3, [r7, #28]
 800afc0:	4413      	add	r3, r2
 800afc2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800afc6:	691b      	ldr	r3, [r3, #16]
 800afc8:	69ba      	ldr	r2, [r7, #24]
 800afca:	0151      	lsls	r1, r2, #5
 800afcc:	69fa      	ldr	r2, [r7, #28]
 800afce:	440a      	add	r2, r1
 800afd0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800afd4:	0cdb      	lsrs	r3, r3, #19
 800afd6:	04db      	lsls	r3, r3, #19
 800afd8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800afda:	69bb      	ldr	r3, [r7, #24]
 800afdc:	015a      	lsls	r2, r3, #5
 800afde:	69fb      	ldr	r3, [r7, #28]
 800afe0:	4413      	add	r3, r2
 800afe2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800afe6:	691b      	ldr	r3, [r3, #16]
 800afe8:	69ba      	ldr	r2, [r7, #24]
 800afea:	0151      	lsls	r1, r2, #5
 800afec:	69fa      	ldr	r2, [r7, #28]
 800afee:	440a      	add	r2, r1
 800aff0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800aff4:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800aff8:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800affc:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800affe:	68bb      	ldr	r3, [r7, #8]
 800b000:	695b      	ldr	r3, [r3, #20]
 800b002:	2b00      	cmp	r3, #0
 800b004:	d126      	bne.n	800b054 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800b006:	69bb      	ldr	r3, [r7, #24]
 800b008:	015a      	lsls	r2, r3, #5
 800b00a:	69fb      	ldr	r3, [r7, #28]
 800b00c:	4413      	add	r3, r2
 800b00e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b012:	691a      	ldr	r2, [r3, #16]
 800b014:	68bb      	ldr	r3, [r7, #8]
 800b016:	689b      	ldr	r3, [r3, #8]
 800b018:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b01c:	69b9      	ldr	r1, [r7, #24]
 800b01e:	0148      	lsls	r0, r1, #5
 800b020:	69f9      	ldr	r1, [r7, #28]
 800b022:	4401      	add	r1, r0
 800b024:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800b028:	4313      	orrs	r3, r2
 800b02a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b02c:	69bb      	ldr	r3, [r7, #24]
 800b02e:	015a      	lsls	r2, r3, #5
 800b030:	69fb      	ldr	r3, [r7, #28]
 800b032:	4413      	add	r3, r2
 800b034:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b038:	691b      	ldr	r3, [r3, #16]
 800b03a:	69ba      	ldr	r2, [r7, #24]
 800b03c:	0151      	lsls	r1, r2, #5
 800b03e:	69fa      	ldr	r2, [r7, #28]
 800b040:	440a      	add	r2, r1
 800b042:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b046:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b04a:	6113      	str	r3, [r2, #16]
 800b04c:	e036      	b.n	800b0bc <USB_EPStartXfer+0x3dc>
 800b04e:	bf00      	nop
 800b050:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800b054:	68bb      	ldr	r3, [r7, #8]
 800b056:	695a      	ldr	r2, [r3, #20]
 800b058:	68bb      	ldr	r3, [r7, #8]
 800b05a:	689b      	ldr	r3, [r3, #8]
 800b05c:	4413      	add	r3, r2
 800b05e:	1e5a      	subs	r2, r3, #1
 800b060:	68bb      	ldr	r3, [r7, #8]
 800b062:	689b      	ldr	r3, [r3, #8]
 800b064:	fbb2 f3f3 	udiv	r3, r2, r3
 800b068:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800b06a:	69bb      	ldr	r3, [r7, #24]
 800b06c:	015a      	lsls	r2, r3, #5
 800b06e:	69fb      	ldr	r3, [r7, #28]
 800b070:	4413      	add	r3, r2
 800b072:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b076:	691a      	ldr	r2, [r3, #16]
 800b078:	8afb      	ldrh	r3, [r7, #22]
 800b07a:	04d9      	lsls	r1, r3, #19
 800b07c:	4b39      	ldr	r3, [pc, #228]	; (800b164 <USB_EPStartXfer+0x484>)
 800b07e:	400b      	ands	r3, r1
 800b080:	69b9      	ldr	r1, [r7, #24]
 800b082:	0148      	lsls	r0, r1, #5
 800b084:	69f9      	ldr	r1, [r7, #28]
 800b086:	4401      	add	r1, r0
 800b088:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800b08c:	4313      	orrs	r3, r2
 800b08e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800b090:	69bb      	ldr	r3, [r7, #24]
 800b092:	015a      	lsls	r2, r3, #5
 800b094:	69fb      	ldr	r3, [r7, #28]
 800b096:	4413      	add	r3, r2
 800b098:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b09c:	691a      	ldr	r2, [r3, #16]
 800b09e:	68bb      	ldr	r3, [r7, #8]
 800b0a0:	689b      	ldr	r3, [r3, #8]
 800b0a2:	8af9      	ldrh	r1, [r7, #22]
 800b0a4:	fb01 f303 	mul.w	r3, r1, r3
 800b0a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b0ac:	69b9      	ldr	r1, [r7, #24]
 800b0ae:	0148      	lsls	r0, r1, #5
 800b0b0:	69f9      	ldr	r1, [r7, #28]
 800b0b2:	4401      	add	r1, r0
 800b0b4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800b0b8:	4313      	orrs	r3, r2
 800b0ba:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800b0bc:	79fb      	ldrb	r3, [r7, #7]
 800b0be:	2b01      	cmp	r3, #1
 800b0c0:	d10d      	bne.n	800b0de <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800b0c2:	68bb      	ldr	r3, [r7, #8]
 800b0c4:	68db      	ldr	r3, [r3, #12]
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	d009      	beq.n	800b0de <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800b0ca:	68bb      	ldr	r3, [r7, #8]
 800b0cc:	68d9      	ldr	r1, [r3, #12]
 800b0ce:	69bb      	ldr	r3, [r7, #24]
 800b0d0:	015a      	lsls	r2, r3, #5
 800b0d2:	69fb      	ldr	r3, [r7, #28]
 800b0d4:	4413      	add	r3, r2
 800b0d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b0da:	460a      	mov	r2, r1
 800b0dc:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800b0de:	68bb      	ldr	r3, [r7, #8]
 800b0e0:	78db      	ldrb	r3, [r3, #3]
 800b0e2:	2b01      	cmp	r3, #1
 800b0e4:	d128      	bne.n	800b138 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800b0e6:	69fb      	ldr	r3, [r7, #28]
 800b0e8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b0ec:	689b      	ldr	r3, [r3, #8]
 800b0ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	d110      	bne.n	800b118 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800b0f6:	69bb      	ldr	r3, [r7, #24]
 800b0f8:	015a      	lsls	r2, r3, #5
 800b0fa:	69fb      	ldr	r3, [r7, #28]
 800b0fc:	4413      	add	r3, r2
 800b0fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b102:	681b      	ldr	r3, [r3, #0]
 800b104:	69ba      	ldr	r2, [r7, #24]
 800b106:	0151      	lsls	r1, r2, #5
 800b108:	69fa      	ldr	r2, [r7, #28]
 800b10a:	440a      	add	r2, r1
 800b10c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b110:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800b114:	6013      	str	r3, [r2, #0]
 800b116:	e00f      	b.n	800b138 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800b118:	69bb      	ldr	r3, [r7, #24]
 800b11a:	015a      	lsls	r2, r3, #5
 800b11c:	69fb      	ldr	r3, [r7, #28]
 800b11e:	4413      	add	r3, r2
 800b120:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b124:	681b      	ldr	r3, [r3, #0]
 800b126:	69ba      	ldr	r2, [r7, #24]
 800b128:	0151      	lsls	r1, r2, #5
 800b12a:	69fa      	ldr	r2, [r7, #28]
 800b12c:	440a      	add	r2, r1
 800b12e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b132:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b136:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800b138:	69bb      	ldr	r3, [r7, #24]
 800b13a:	015a      	lsls	r2, r3, #5
 800b13c:	69fb      	ldr	r3, [r7, #28]
 800b13e:	4413      	add	r3, r2
 800b140:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b144:	681b      	ldr	r3, [r3, #0]
 800b146:	69ba      	ldr	r2, [r7, #24]
 800b148:	0151      	lsls	r1, r2, #5
 800b14a:	69fa      	ldr	r2, [r7, #28]
 800b14c:	440a      	add	r2, r1
 800b14e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b152:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b156:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b158:	2300      	movs	r3, #0
}
 800b15a:	4618      	mov	r0, r3
 800b15c:	3720      	adds	r7, #32
 800b15e:	46bd      	mov	sp, r7
 800b160:	bd80      	pop	{r7, pc}
 800b162:	bf00      	nop
 800b164:	1ff80000 	.word	0x1ff80000

0800b168 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800b168:	b480      	push	{r7}
 800b16a:	b087      	sub	sp, #28
 800b16c:	af00      	add	r7, sp, #0
 800b16e:	60f8      	str	r0, [r7, #12]
 800b170:	60b9      	str	r1, [r7, #8]
 800b172:	4613      	mov	r3, r2
 800b174:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b176:	68fb      	ldr	r3, [r7, #12]
 800b178:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800b17a:	68bb      	ldr	r3, [r7, #8]
 800b17c:	781b      	ldrb	r3, [r3, #0]
 800b17e:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800b180:	68bb      	ldr	r3, [r7, #8]
 800b182:	785b      	ldrb	r3, [r3, #1]
 800b184:	2b01      	cmp	r3, #1
 800b186:	f040 80cd 	bne.w	800b324 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800b18a:	68bb      	ldr	r3, [r7, #8]
 800b18c:	695b      	ldr	r3, [r3, #20]
 800b18e:	2b00      	cmp	r3, #0
 800b190:	d132      	bne.n	800b1f8 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b192:	693b      	ldr	r3, [r7, #16]
 800b194:	015a      	lsls	r2, r3, #5
 800b196:	697b      	ldr	r3, [r7, #20]
 800b198:	4413      	add	r3, r2
 800b19a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b19e:	691b      	ldr	r3, [r3, #16]
 800b1a0:	693a      	ldr	r2, [r7, #16]
 800b1a2:	0151      	lsls	r1, r2, #5
 800b1a4:	697a      	ldr	r2, [r7, #20]
 800b1a6:	440a      	add	r2, r1
 800b1a8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b1ac:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800b1b0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800b1b4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b1b6:	693b      	ldr	r3, [r7, #16]
 800b1b8:	015a      	lsls	r2, r3, #5
 800b1ba:	697b      	ldr	r3, [r7, #20]
 800b1bc:	4413      	add	r3, r2
 800b1be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b1c2:	691b      	ldr	r3, [r3, #16]
 800b1c4:	693a      	ldr	r2, [r7, #16]
 800b1c6:	0151      	lsls	r1, r2, #5
 800b1c8:	697a      	ldr	r2, [r7, #20]
 800b1ca:	440a      	add	r2, r1
 800b1cc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b1d0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b1d4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b1d6:	693b      	ldr	r3, [r7, #16]
 800b1d8:	015a      	lsls	r2, r3, #5
 800b1da:	697b      	ldr	r3, [r7, #20]
 800b1dc:	4413      	add	r3, r2
 800b1de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b1e2:	691b      	ldr	r3, [r3, #16]
 800b1e4:	693a      	ldr	r2, [r7, #16]
 800b1e6:	0151      	lsls	r1, r2, #5
 800b1e8:	697a      	ldr	r2, [r7, #20]
 800b1ea:	440a      	add	r2, r1
 800b1ec:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b1f0:	0cdb      	lsrs	r3, r3, #19
 800b1f2:	04db      	lsls	r3, r3, #19
 800b1f4:	6113      	str	r3, [r2, #16]
 800b1f6:	e04e      	b.n	800b296 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b1f8:	693b      	ldr	r3, [r7, #16]
 800b1fa:	015a      	lsls	r2, r3, #5
 800b1fc:	697b      	ldr	r3, [r7, #20]
 800b1fe:	4413      	add	r3, r2
 800b200:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b204:	691b      	ldr	r3, [r3, #16]
 800b206:	693a      	ldr	r2, [r7, #16]
 800b208:	0151      	lsls	r1, r2, #5
 800b20a:	697a      	ldr	r2, [r7, #20]
 800b20c:	440a      	add	r2, r1
 800b20e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b212:	0cdb      	lsrs	r3, r3, #19
 800b214:	04db      	lsls	r3, r3, #19
 800b216:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b218:	693b      	ldr	r3, [r7, #16]
 800b21a:	015a      	lsls	r2, r3, #5
 800b21c:	697b      	ldr	r3, [r7, #20]
 800b21e:	4413      	add	r3, r2
 800b220:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b224:	691b      	ldr	r3, [r3, #16]
 800b226:	693a      	ldr	r2, [r7, #16]
 800b228:	0151      	lsls	r1, r2, #5
 800b22a:	697a      	ldr	r2, [r7, #20]
 800b22c:	440a      	add	r2, r1
 800b22e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b232:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800b236:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800b23a:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800b23c:	68bb      	ldr	r3, [r7, #8]
 800b23e:	695a      	ldr	r2, [r3, #20]
 800b240:	68bb      	ldr	r3, [r7, #8]
 800b242:	689b      	ldr	r3, [r3, #8]
 800b244:	429a      	cmp	r2, r3
 800b246:	d903      	bls.n	800b250 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800b248:	68bb      	ldr	r3, [r7, #8]
 800b24a:	689a      	ldr	r2, [r3, #8]
 800b24c:	68bb      	ldr	r3, [r7, #8]
 800b24e:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b250:	693b      	ldr	r3, [r7, #16]
 800b252:	015a      	lsls	r2, r3, #5
 800b254:	697b      	ldr	r3, [r7, #20]
 800b256:	4413      	add	r3, r2
 800b258:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b25c:	691b      	ldr	r3, [r3, #16]
 800b25e:	693a      	ldr	r2, [r7, #16]
 800b260:	0151      	lsls	r1, r2, #5
 800b262:	697a      	ldr	r2, [r7, #20]
 800b264:	440a      	add	r2, r1
 800b266:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b26a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b26e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800b270:	693b      	ldr	r3, [r7, #16]
 800b272:	015a      	lsls	r2, r3, #5
 800b274:	697b      	ldr	r3, [r7, #20]
 800b276:	4413      	add	r3, r2
 800b278:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b27c:	691a      	ldr	r2, [r3, #16]
 800b27e:	68bb      	ldr	r3, [r7, #8]
 800b280:	695b      	ldr	r3, [r3, #20]
 800b282:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b286:	6939      	ldr	r1, [r7, #16]
 800b288:	0148      	lsls	r0, r1, #5
 800b28a:	6979      	ldr	r1, [r7, #20]
 800b28c:	4401      	add	r1, r0
 800b28e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800b292:	4313      	orrs	r3, r2
 800b294:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800b296:	79fb      	ldrb	r3, [r7, #7]
 800b298:	2b01      	cmp	r3, #1
 800b29a:	d11e      	bne.n	800b2da <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800b29c:	68bb      	ldr	r3, [r7, #8]
 800b29e:	691b      	ldr	r3, [r3, #16]
 800b2a0:	2b00      	cmp	r3, #0
 800b2a2:	d009      	beq.n	800b2b8 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800b2a4:	693b      	ldr	r3, [r7, #16]
 800b2a6:	015a      	lsls	r2, r3, #5
 800b2a8:	697b      	ldr	r3, [r7, #20]
 800b2aa:	4413      	add	r3, r2
 800b2ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b2b0:	461a      	mov	r2, r3
 800b2b2:	68bb      	ldr	r3, [r7, #8]
 800b2b4:	691b      	ldr	r3, [r3, #16]
 800b2b6:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b2b8:	693b      	ldr	r3, [r7, #16]
 800b2ba:	015a      	lsls	r2, r3, #5
 800b2bc:	697b      	ldr	r3, [r7, #20]
 800b2be:	4413      	add	r3, r2
 800b2c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b2c4:	681b      	ldr	r3, [r3, #0]
 800b2c6:	693a      	ldr	r2, [r7, #16]
 800b2c8:	0151      	lsls	r1, r2, #5
 800b2ca:	697a      	ldr	r2, [r7, #20]
 800b2cc:	440a      	add	r2, r1
 800b2ce:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b2d2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b2d6:	6013      	str	r3, [r2, #0]
 800b2d8:	e092      	b.n	800b400 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b2da:	693b      	ldr	r3, [r7, #16]
 800b2dc:	015a      	lsls	r2, r3, #5
 800b2de:	697b      	ldr	r3, [r7, #20]
 800b2e0:	4413      	add	r3, r2
 800b2e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b2e6:	681b      	ldr	r3, [r3, #0]
 800b2e8:	693a      	ldr	r2, [r7, #16]
 800b2ea:	0151      	lsls	r1, r2, #5
 800b2ec:	697a      	ldr	r2, [r7, #20]
 800b2ee:	440a      	add	r2, r1
 800b2f0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b2f4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b2f8:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800b2fa:	68bb      	ldr	r3, [r7, #8]
 800b2fc:	695b      	ldr	r3, [r3, #20]
 800b2fe:	2b00      	cmp	r3, #0
 800b300:	d07e      	beq.n	800b400 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800b302:	697b      	ldr	r3, [r7, #20]
 800b304:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b308:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b30a:	68bb      	ldr	r3, [r7, #8]
 800b30c:	781b      	ldrb	r3, [r3, #0]
 800b30e:	f003 030f 	and.w	r3, r3, #15
 800b312:	2101      	movs	r1, #1
 800b314:	fa01 f303 	lsl.w	r3, r1, r3
 800b318:	6979      	ldr	r1, [r7, #20]
 800b31a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b31e:	4313      	orrs	r3, r2
 800b320:	634b      	str	r3, [r1, #52]	; 0x34
 800b322:	e06d      	b.n	800b400 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800b324:	693b      	ldr	r3, [r7, #16]
 800b326:	015a      	lsls	r2, r3, #5
 800b328:	697b      	ldr	r3, [r7, #20]
 800b32a:	4413      	add	r3, r2
 800b32c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b330:	691b      	ldr	r3, [r3, #16]
 800b332:	693a      	ldr	r2, [r7, #16]
 800b334:	0151      	lsls	r1, r2, #5
 800b336:	697a      	ldr	r2, [r7, #20]
 800b338:	440a      	add	r2, r1
 800b33a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b33e:	0cdb      	lsrs	r3, r3, #19
 800b340:	04db      	lsls	r3, r3, #19
 800b342:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800b344:	693b      	ldr	r3, [r7, #16]
 800b346:	015a      	lsls	r2, r3, #5
 800b348:	697b      	ldr	r3, [r7, #20]
 800b34a:	4413      	add	r3, r2
 800b34c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b350:	691b      	ldr	r3, [r3, #16]
 800b352:	693a      	ldr	r2, [r7, #16]
 800b354:	0151      	lsls	r1, r2, #5
 800b356:	697a      	ldr	r2, [r7, #20]
 800b358:	440a      	add	r2, r1
 800b35a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b35e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800b362:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800b366:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800b368:	68bb      	ldr	r3, [r7, #8]
 800b36a:	695b      	ldr	r3, [r3, #20]
 800b36c:	2b00      	cmp	r3, #0
 800b36e:	d003      	beq.n	800b378 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 800b370:	68bb      	ldr	r3, [r7, #8]
 800b372:	689a      	ldr	r2, [r3, #8]
 800b374:	68bb      	ldr	r3, [r7, #8]
 800b376:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b378:	693b      	ldr	r3, [r7, #16]
 800b37a:	015a      	lsls	r2, r3, #5
 800b37c:	697b      	ldr	r3, [r7, #20]
 800b37e:	4413      	add	r3, r2
 800b380:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b384:	691b      	ldr	r3, [r3, #16]
 800b386:	693a      	ldr	r2, [r7, #16]
 800b388:	0151      	lsls	r1, r2, #5
 800b38a:	697a      	ldr	r2, [r7, #20]
 800b38c:	440a      	add	r2, r1
 800b38e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b392:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b396:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800b398:	693b      	ldr	r3, [r7, #16]
 800b39a:	015a      	lsls	r2, r3, #5
 800b39c:	697b      	ldr	r3, [r7, #20]
 800b39e:	4413      	add	r3, r2
 800b3a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b3a4:	691a      	ldr	r2, [r3, #16]
 800b3a6:	68bb      	ldr	r3, [r7, #8]
 800b3a8:	689b      	ldr	r3, [r3, #8]
 800b3aa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b3ae:	6939      	ldr	r1, [r7, #16]
 800b3b0:	0148      	lsls	r0, r1, #5
 800b3b2:	6979      	ldr	r1, [r7, #20]
 800b3b4:	4401      	add	r1, r0
 800b3b6:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800b3ba:	4313      	orrs	r3, r2
 800b3bc:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800b3be:	79fb      	ldrb	r3, [r7, #7]
 800b3c0:	2b01      	cmp	r3, #1
 800b3c2:	d10d      	bne.n	800b3e0 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800b3c4:	68bb      	ldr	r3, [r7, #8]
 800b3c6:	68db      	ldr	r3, [r3, #12]
 800b3c8:	2b00      	cmp	r3, #0
 800b3ca:	d009      	beq.n	800b3e0 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800b3cc:	68bb      	ldr	r3, [r7, #8]
 800b3ce:	68d9      	ldr	r1, [r3, #12]
 800b3d0:	693b      	ldr	r3, [r7, #16]
 800b3d2:	015a      	lsls	r2, r3, #5
 800b3d4:	697b      	ldr	r3, [r7, #20]
 800b3d6:	4413      	add	r3, r2
 800b3d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b3dc:	460a      	mov	r2, r1
 800b3de:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800b3e0:	693b      	ldr	r3, [r7, #16]
 800b3e2:	015a      	lsls	r2, r3, #5
 800b3e4:	697b      	ldr	r3, [r7, #20]
 800b3e6:	4413      	add	r3, r2
 800b3e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b3ec:	681b      	ldr	r3, [r3, #0]
 800b3ee:	693a      	ldr	r2, [r7, #16]
 800b3f0:	0151      	lsls	r1, r2, #5
 800b3f2:	697a      	ldr	r2, [r7, #20]
 800b3f4:	440a      	add	r2, r1
 800b3f6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b3fa:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b3fe:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b400:	2300      	movs	r3, #0
}
 800b402:	4618      	mov	r0, r3
 800b404:	371c      	adds	r7, #28
 800b406:	46bd      	mov	sp, r7
 800b408:	bc80      	pop	{r7}
 800b40a:	4770      	bx	lr

0800b40c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800b40c:	b480      	push	{r7}
 800b40e:	b089      	sub	sp, #36	; 0x24
 800b410:	af00      	add	r7, sp, #0
 800b412:	60f8      	str	r0, [r7, #12]
 800b414:	60b9      	str	r1, [r7, #8]
 800b416:	4611      	mov	r1, r2
 800b418:	461a      	mov	r2, r3
 800b41a:	460b      	mov	r3, r1
 800b41c:	71fb      	strb	r3, [r7, #7]
 800b41e:	4613      	mov	r3, r2
 800b420:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b422:	68fb      	ldr	r3, [r7, #12]
 800b424:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800b426:	68bb      	ldr	r3, [r7, #8]
 800b428:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 800b42a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800b42e:	2b00      	cmp	r3, #0
 800b430:	d11a      	bne.n	800b468 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800b432:	88bb      	ldrh	r3, [r7, #4]
 800b434:	3303      	adds	r3, #3
 800b436:	089b      	lsrs	r3, r3, #2
 800b438:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800b43a:	2300      	movs	r3, #0
 800b43c:	61bb      	str	r3, [r7, #24]
 800b43e:	e00f      	b.n	800b460 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800b440:	79fb      	ldrb	r3, [r7, #7]
 800b442:	031a      	lsls	r2, r3, #12
 800b444:	697b      	ldr	r3, [r7, #20]
 800b446:	4413      	add	r3, r2
 800b448:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b44c:	461a      	mov	r2, r3
 800b44e:	69fb      	ldr	r3, [r7, #28]
 800b450:	681b      	ldr	r3, [r3, #0]
 800b452:	6013      	str	r3, [r2, #0]
      pSrc++;
 800b454:	69fb      	ldr	r3, [r7, #28]
 800b456:	3304      	adds	r3, #4
 800b458:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800b45a:	69bb      	ldr	r3, [r7, #24]
 800b45c:	3301      	adds	r3, #1
 800b45e:	61bb      	str	r3, [r7, #24]
 800b460:	69ba      	ldr	r2, [r7, #24]
 800b462:	693b      	ldr	r3, [r7, #16]
 800b464:	429a      	cmp	r2, r3
 800b466:	d3eb      	bcc.n	800b440 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800b468:	2300      	movs	r3, #0
}
 800b46a:	4618      	mov	r0, r3
 800b46c:	3724      	adds	r7, #36	; 0x24
 800b46e:	46bd      	mov	sp, r7
 800b470:	bc80      	pop	{r7}
 800b472:	4770      	bx	lr

0800b474 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800b474:	b480      	push	{r7}
 800b476:	b089      	sub	sp, #36	; 0x24
 800b478:	af00      	add	r7, sp, #0
 800b47a:	60f8      	str	r0, [r7, #12]
 800b47c:	60b9      	str	r1, [r7, #8]
 800b47e:	4613      	mov	r3, r2
 800b480:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b482:	68fb      	ldr	r3, [r7, #12]
 800b484:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800b486:	68bb      	ldr	r3, [r7, #8]
 800b488:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800b48a:	88fb      	ldrh	r3, [r7, #6]
 800b48c:	3303      	adds	r3, #3
 800b48e:	089b      	lsrs	r3, r3, #2
 800b490:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800b492:	2300      	movs	r3, #0
 800b494:	61bb      	str	r3, [r7, #24]
 800b496:	e00b      	b.n	800b4b0 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800b498:	697b      	ldr	r3, [r7, #20]
 800b49a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b49e:	681a      	ldr	r2, [r3, #0]
 800b4a0:	69fb      	ldr	r3, [r7, #28]
 800b4a2:	601a      	str	r2, [r3, #0]
    pDest++;
 800b4a4:	69fb      	ldr	r3, [r7, #28]
 800b4a6:	3304      	adds	r3, #4
 800b4a8:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800b4aa:	69bb      	ldr	r3, [r7, #24]
 800b4ac:	3301      	adds	r3, #1
 800b4ae:	61bb      	str	r3, [r7, #24]
 800b4b0:	69ba      	ldr	r2, [r7, #24]
 800b4b2:	693b      	ldr	r3, [r7, #16]
 800b4b4:	429a      	cmp	r2, r3
 800b4b6:	d3ef      	bcc.n	800b498 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800b4b8:	69fb      	ldr	r3, [r7, #28]
}
 800b4ba:	4618      	mov	r0, r3
 800b4bc:	3724      	adds	r7, #36	; 0x24
 800b4be:	46bd      	mov	sp, r7
 800b4c0:	bc80      	pop	{r7}
 800b4c2:	4770      	bx	lr

0800b4c4 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800b4c4:	b480      	push	{r7}
 800b4c6:	b085      	sub	sp, #20
 800b4c8:	af00      	add	r7, sp, #0
 800b4ca:	6078      	str	r0, [r7, #4]
 800b4cc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b4d2:	683b      	ldr	r3, [r7, #0]
 800b4d4:	781b      	ldrb	r3, [r3, #0]
 800b4d6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b4d8:	683b      	ldr	r3, [r7, #0]
 800b4da:	785b      	ldrb	r3, [r3, #1]
 800b4dc:	2b01      	cmp	r3, #1
 800b4de:	d12c      	bne.n	800b53a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800b4e0:	68bb      	ldr	r3, [r7, #8]
 800b4e2:	015a      	lsls	r2, r3, #5
 800b4e4:	68fb      	ldr	r3, [r7, #12]
 800b4e6:	4413      	add	r3, r2
 800b4e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b4ec:	681b      	ldr	r3, [r3, #0]
 800b4ee:	2b00      	cmp	r3, #0
 800b4f0:	db12      	blt.n	800b518 <USB_EPSetStall+0x54>
 800b4f2:	68bb      	ldr	r3, [r7, #8]
 800b4f4:	2b00      	cmp	r3, #0
 800b4f6:	d00f      	beq.n	800b518 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800b4f8:	68bb      	ldr	r3, [r7, #8]
 800b4fa:	015a      	lsls	r2, r3, #5
 800b4fc:	68fb      	ldr	r3, [r7, #12]
 800b4fe:	4413      	add	r3, r2
 800b500:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b504:	681b      	ldr	r3, [r3, #0]
 800b506:	68ba      	ldr	r2, [r7, #8]
 800b508:	0151      	lsls	r1, r2, #5
 800b50a:	68fa      	ldr	r2, [r7, #12]
 800b50c:	440a      	add	r2, r1
 800b50e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b512:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800b516:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800b518:	68bb      	ldr	r3, [r7, #8]
 800b51a:	015a      	lsls	r2, r3, #5
 800b51c:	68fb      	ldr	r3, [r7, #12]
 800b51e:	4413      	add	r3, r2
 800b520:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b524:	681b      	ldr	r3, [r3, #0]
 800b526:	68ba      	ldr	r2, [r7, #8]
 800b528:	0151      	lsls	r1, r2, #5
 800b52a:	68fa      	ldr	r2, [r7, #12]
 800b52c:	440a      	add	r2, r1
 800b52e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b532:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800b536:	6013      	str	r3, [r2, #0]
 800b538:	e02b      	b.n	800b592 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800b53a:	68bb      	ldr	r3, [r7, #8]
 800b53c:	015a      	lsls	r2, r3, #5
 800b53e:	68fb      	ldr	r3, [r7, #12]
 800b540:	4413      	add	r3, r2
 800b542:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b546:	681b      	ldr	r3, [r3, #0]
 800b548:	2b00      	cmp	r3, #0
 800b54a:	db12      	blt.n	800b572 <USB_EPSetStall+0xae>
 800b54c:	68bb      	ldr	r3, [r7, #8]
 800b54e:	2b00      	cmp	r3, #0
 800b550:	d00f      	beq.n	800b572 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800b552:	68bb      	ldr	r3, [r7, #8]
 800b554:	015a      	lsls	r2, r3, #5
 800b556:	68fb      	ldr	r3, [r7, #12]
 800b558:	4413      	add	r3, r2
 800b55a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b55e:	681b      	ldr	r3, [r3, #0]
 800b560:	68ba      	ldr	r2, [r7, #8]
 800b562:	0151      	lsls	r1, r2, #5
 800b564:	68fa      	ldr	r2, [r7, #12]
 800b566:	440a      	add	r2, r1
 800b568:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b56c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800b570:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800b572:	68bb      	ldr	r3, [r7, #8]
 800b574:	015a      	lsls	r2, r3, #5
 800b576:	68fb      	ldr	r3, [r7, #12]
 800b578:	4413      	add	r3, r2
 800b57a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b57e:	681b      	ldr	r3, [r3, #0]
 800b580:	68ba      	ldr	r2, [r7, #8]
 800b582:	0151      	lsls	r1, r2, #5
 800b584:	68fa      	ldr	r2, [r7, #12]
 800b586:	440a      	add	r2, r1
 800b588:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b58c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800b590:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b592:	2300      	movs	r3, #0
}
 800b594:	4618      	mov	r0, r3
 800b596:	3714      	adds	r7, #20
 800b598:	46bd      	mov	sp, r7
 800b59a:	bc80      	pop	{r7}
 800b59c:	4770      	bx	lr

0800b59e <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800b59e:	b480      	push	{r7}
 800b5a0:	b085      	sub	sp, #20
 800b5a2:	af00      	add	r7, sp, #0
 800b5a4:	6078      	str	r0, [r7, #4]
 800b5a6:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b5ac:	683b      	ldr	r3, [r7, #0]
 800b5ae:	781b      	ldrb	r3, [r3, #0]
 800b5b0:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b5b2:	683b      	ldr	r3, [r7, #0]
 800b5b4:	785b      	ldrb	r3, [r3, #1]
 800b5b6:	2b01      	cmp	r3, #1
 800b5b8:	d128      	bne.n	800b60c <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800b5ba:	68bb      	ldr	r3, [r7, #8]
 800b5bc:	015a      	lsls	r2, r3, #5
 800b5be:	68fb      	ldr	r3, [r7, #12]
 800b5c0:	4413      	add	r3, r2
 800b5c2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b5c6:	681b      	ldr	r3, [r3, #0]
 800b5c8:	68ba      	ldr	r2, [r7, #8]
 800b5ca:	0151      	lsls	r1, r2, #5
 800b5cc:	68fa      	ldr	r2, [r7, #12]
 800b5ce:	440a      	add	r2, r1
 800b5d0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b5d4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800b5d8:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800b5da:	683b      	ldr	r3, [r7, #0]
 800b5dc:	78db      	ldrb	r3, [r3, #3]
 800b5de:	2b03      	cmp	r3, #3
 800b5e0:	d003      	beq.n	800b5ea <USB_EPClearStall+0x4c>
 800b5e2:	683b      	ldr	r3, [r7, #0]
 800b5e4:	78db      	ldrb	r3, [r3, #3]
 800b5e6:	2b02      	cmp	r3, #2
 800b5e8:	d138      	bne.n	800b65c <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800b5ea:	68bb      	ldr	r3, [r7, #8]
 800b5ec:	015a      	lsls	r2, r3, #5
 800b5ee:	68fb      	ldr	r3, [r7, #12]
 800b5f0:	4413      	add	r3, r2
 800b5f2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b5f6:	681b      	ldr	r3, [r3, #0]
 800b5f8:	68ba      	ldr	r2, [r7, #8]
 800b5fa:	0151      	lsls	r1, r2, #5
 800b5fc:	68fa      	ldr	r2, [r7, #12]
 800b5fe:	440a      	add	r2, r1
 800b600:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b604:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b608:	6013      	str	r3, [r2, #0]
 800b60a:	e027      	b.n	800b65c <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800b60c:	68bb      	ldr	r3, [r7, #8]
 800b60e:	015a      	lsls	r2, r3, #5
 800b610:	68fb      	ldr	r3, [r7, #12]
 800b612:	4413      	add	r3, r2
 800b614:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b618:	681b      	ldr	r3, [r3, #0]
 800b61a:	68ba      	ldr	r2, [r7, #8]
 800b61c:	0151      	lsls	r1, r2, #5
 800b61e:	68fa      	ldr	r2, [r7, #12]
 800b620:	440a      	add	r2, r1
 800b622:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b626:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800b62a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800b62c:	683b      	ldr	r3, [r7, #0]
 800b62e:	78db      	ldrb	r3, [r3, #3]
 800b630:	2b03      	cmp	r3, #3
 800b632:	d003      	beq.n	800b63c <USB_EPClearStall+0x9e>
 800b634:	683b      	ldr	r3, [r7, #0]
 800b636:	78db      	ldrb	r3, [r3, #3]
 800b638:	2b02      	cmp	r3, #2
 800b63a:	d10f      	bne.n	800b65c <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800b63c:	68bb      	ldr	r3, [r7, #8]
 800b63e:	015a      	lsls	r2, r3, #5
 800b640:	68fb      	ldr	r3, [r7, #12]
 800b642:	4413      	add	r3, r2
 800b644:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b648:	681b      	ldr	r3, [r3, #0]
 800b64a:	68ba      	ldr	r2, [r7, #8]
 800b64c:	0151      	lsls	r1, r2, #5
 800b64e:	68fa      	ldr	r2, [r7, #12]
 800b650:	440a      	add	r2, r1
 800b652:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b656:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b65a:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800b65c:	2300      	movs	r3, #0
}
 800b65e:	4618      	mov	r0, r3
 800b660:	3714      	adds	r7, #20
 800b662:	46bd      	mov	sp, r7
 800b664:	bc80      	pop	{r7}
 800b666:	4770      	bx	lr

0800b668 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800b668:	b480      	push	{r7}
 800b66a:	b085      	sub	sp, #20
 800b66c:	af00      	add	r7, sp, #0
 800b66e:	6078      	str	r0, [r7, #4]
 800b670:	460b      	mov	r3, r1
 800b672:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800b678:	68fb      	ldr	r3, [r7, #12]
 800b67a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b67e:	681b      	ldr	r3, [r3, #0]
 800b680:	68fa      	ldr	r2, [r7, #12]
 800b682:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b686:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800b68a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800b68c:	68fb      	ldr	r3, [r7, #12]
 800b68e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b692:	681a      	ldr	r2, [r3, #0]
 800b694:	78fb      	ldrb	r3, [r7, #3]
 800b696:	011b      	lsls	r3, r3, #4
 800b698:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800b69c:	68f9      	ldr	r1, [r7, #12]
 800b69e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b6a2:	4313      	orrs	r3, r2
 800b6a4:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800b6a6:	2300      	movs	r3, #0
}
 800b6a8:	4618      	mov	r0, r3
 800b6aa:	3714      	adds	r7, #20
 800b6ac:	46bd      	mov	sp, r7
 800b6ae:	bc80      	pop	{r7}
 800b6b0:	4770      	bx	lr

0800b6b2 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800b6b2:	b480      	push	{r7}
 800b6b4:	b085      	sub	sp, #20
 800b6b6:	af00      	add	r7, sp, #0
 800b6b8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b6be:	68fb      	ldr	r3, [r7, #12]
 800b6c0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800b6c4:	681b      	ldr	r3, [r3, #0]
 800b6c6:	68fa      	ldr	r2, [r7, #12]
 800b6c8:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800b6cc:	f023 0303 	bic.w	r3, r3, #3
 800b6d0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800b6d2:	68fb      	ldr	r3, [r7, #12]
 800b6d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b6d8:	685b      	ldr	r3, [r3, #4]
 800b6da:	68fa      	ldr	r2, [r7, #12]
 800b6dc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b6e0:	f023 0302 	bic.w	r3, r3, #2
 800b6e4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b6e6:	2300      	movs	r3, #0
}
 800b6e8:	4618      	mov	r0, r3
 800b6ea:	3714      	adds	r7, #20
 800b6ec:	46bd      	mov	sp, r7
 800b6ee:	bc80      	pop	{r7}
 800b6f0:	4770      	bx	lr

0800b6f2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800b6f2:	b480      	push	{r7}
 800b6f4:	b085      	sub	sp, #20
 800b6f6:	af00      	add	r7, sp, #0
 800b6f8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b6fe:	68fb      	ldr	r3, [r7, #12]
 800b700:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800b704:	681b      	ldr	r3, [r3, #0]
 800b706:	68fa      	ldr	r2, [r7, #12]
 800b708:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800b70c:	f023 0303 	bic.w	r3, r3, #3
 800b710:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b712:	68fb      	ldr	r3, [r7, #12]
 800b714:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b718:	685b      	ldr	r3, [r3, #4]
 800b71a:	68fa      	ldr	r2, [r7, #12]
 800b71c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b720:	f043 0302 	orr.w	r3, r3, #2
 800b724:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b726:	2300      	movs	r3, #0
}
 800b728:	4618      	mov	r0, r3
 800b72a:	3714      	adds	r7, #20
 800b72c:	46bd      	mov	sp, r7
 800b72e:	bc80      	pop	{r7}
 800b730:	4770      	bx	lr

0800b732 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800b732:	b480      	push	{r7}
 800b734:	b085      	sub	sp, #20
 800b736:	af00      	add	r7, sp, #0
 800b738:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	695b      	ldr	r3, [r3, #20]
 800b73e:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	699b      	ldr	r3, [r3, #24]
 800b744:	68fa      	ldr	r2, [r7, #12]
 800b746:	4013      	ands	r3, r2
 800b748:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800b74a:	68fb      	ldr	r3, [r7, #12]
}
 800b74c:	4618      	mov	r0, r3
 800b74e:	3714      	adds	r7, #20
 800b750:	46bd      	mov	sp, r7
 800b752:	bc80      	pop	{r7}
 800b754:	4770      	bx	lr

0800b756 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800b756:	b480      	push	{r7}
 800b758:	b085      	sub	sp, #20
 800b75a:	af00      	add	r7, sp, #0
 800b75c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800b762:	68fb      	ldr	r3, [r7, #12]
 800b764:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b768:	699b      	ldr	r3, [r3, #24]
 800b76a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800b76c:	68fb      	ldr	r3, [r7, #12]
 800b76e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b772:	69db      	ldr	r3, [r3, #28]
 800b774:	68ba      	ldr	r2, [r7, #8]
 800b776:	4013      	ands	r3, r2
 800b778:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800b77a:	68bb      	ldr	r3, [r7, #8]
 800b77c:	0c1b      	lsrs	r3, r3, #16
}
 800b77e:	4618      	mov	r0, r3
 800b780:	3714      	adds	r7, #20
 800b782:	46bd      	mov	sp, r7
 800b784:	bc80      	pop	{r7}
 800b786:	4770      	bx	lr

0800b788 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800b788:	b480      	push	{r7}
 800b78a:	b085      	sub	sp, #20
 800b78c:	af00      	add	r7, sp, #0
 800b78e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800b794:	68fb      	ldr	r3, [r7, #12]
 800b796:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b79a:	699b      	ldr	r3, [r3, #24]
 800b79c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800b79e:	68fb      	ldr	r3, [r7, #12]
 800b7a0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b7a4:	69db      	ldr	r3, [r3, #28]
 800b7a6:	68ba      	ldr	r2, [r7, #8]
 800b7a8:	4013      	ands	r3, r2
 800b7aa:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800b7ac:	68bb      	ldr	r3, [r7, #8]
 800b7ae:	b29b      	uxth	r3, r3
}
 800b7b0:	4618      	mov	r0, r3
 800b7b2:	3714      	adds	r7, #20
 800b7b4:	46bd      	mov	sp, r7
 800b7b6:	bc80      	pop	{r7}
 800b7b8:	4770      	bx	lr

0800b7ba <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800b7ba:	b480      	push	{r7}
 800b7bc:	b085      	sub	sp, #20
 800b7be:	af00      	add	r7, sp, #0
 800b7c0:	6078      	str	r0, [r7, #4]
 800b7c2:	460b      	mov	r3, r1
 800b7c4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800b7ca:	78fb      	ldrb	r3, [r7, #3]
 800b7cc:	015a      	lsls	r2, r3, #5
 800b7ce:	68fb      	ldr	r3, [r7, #12]
 800b7d0:	4413      	add	r3, r2
 800b7d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b7d6:	689b      	ldr	r3, [r3, #8]
 800b7d8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800b7da:	68fb      	ldr	r3, [r7, #12]
 800b7dc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b7e0:	695b      	ldr	r3, [r3, #20]
 800b7e2:	68ba      	ldr	r2, [r7, #8]
 800b7e4:	4013      	ands	r3, r2
 800b7e6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800b7e8:	68bb      	ldr	r3, [r7, #8]
}
 800b7ea:	4618      	mov	r0, r3
 800b7ec:	3714      	adds	r7, #20
 800b7ee:	46bd      	mov	sp, r7
 800b7f0:	bc80      	pop	{r7}
 800b7f2:	4770      	bx	lr

0800b7f4 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800b7f4:	b480      	push	{r7}
 800b7f6:	b087      	sub	sp, #28
 800b7f8:	af00      	add	r7, sp, #0
 800b7fa:	6078      	str	r0, [r7, #4]
 800b7fc:	460b      	mov	r3, r1
 800b7fe:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 800b804:	697b      	ldr	r3, [r7, #20]
 800b806:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b80a:	691b      	ldr	r3, [r3, #16]
 800b80c:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800b80e:	697b      	ldr	r3, [r7, #20]
 800b810:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b814:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b816:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800b818:	78fb      	ldrb	r3, [r7, #3]
 800b81a:	f003 030f 	and.w	r3, r3, #15
 800b81e:	68fa      	ldr	r2, [r7, #12]
 800b820:	fa22 f303 	lsr.w	r3, r2, r3
 800b824:	01db      	lsls	r3, r3, #7
 800b826:	b2db      	uxtb	r3, r3
 800b828:	693a      	ldr	r2, [r7, #16]
 800b82a:	4313      	orrs	r3, r2
 800b82c:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800b82e:	78fb      	ldrb	r3, [r7, #3]
 800b830:	015a      	lsls	r2, r3, #5
 800b832:	697b      	ldr	r3, [r7, #20]
 800b834:	4413      	add	r3, r2
 800b836:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b83a:	689b      	ldr	r3, [r3, #8]
 800b83c:	693a      	ldr	r2, [r7, #16]
 800b83e:	4013      	ands	r3, r2
 800b840:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800b842:	68bb      	ldr	r3, [r7, #8]
}
 800b844:	4618      	mov	r0, r3
 800b846:	371c      	adds	r7, #28
 800b848:	46bd      	mov	sp, r7
 800b84a:	bc80      	pop	{r7}
 800b84c:	4770      	bx	lr

0800b84e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800b84e:	b480      	push	{r7}
 800b850:	b083      	sub	sp, #12
 800b852:	af00      	add	r7, sp, #0
 800b854:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	695b      	ldr	r3, [r3, #20]
 800b85a:	f003 0301 	and.w	r3, r3, #1
}
 800b85e:	4618      	mov	r0, r3
 800b860:	370c      	adds	r7, #12
 800b862:	46bd      	mov	sp, r7
 800b864:	bc80      	pop	{r7}
 800b866:	4770      	bx	lr

0800b868 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800b868:	b480      	push	{r7}
 800b86a:	b085      	sub	sp, #20
 800b86c:	af00      	add	r7, sp, #0
 800b86e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800b874:	68fb      	ldr	r3, [r7, #12]
 800b876:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b87a:	681b      	ldr	r3, [r3, #0]
 800b87c:	68fa      	ldr	r2, [r7, #12]
 800b87e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b882:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800b886:	f023 0307 	bic.w	r3, r3, #7
 800b88a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800b88c:	68fb      	ldr	r3, [r7, #12]
 800b88e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b892:	685b      	ldr	r3, [r3, #4]
 800b894:	68fa      	ldr	r2, [r7, #12]
 800b896:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b89a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b89e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b8a0:	2300      	movs	r3, #0
}
 800b8a2:	4618      	mov	r0, r3
 800b8a4:	3714      	adds	r7, #20
 800b8a6:	46bd      	mov	sp, r7
 800b8a8:	bc80      	pop	{r7}
 800b8aa:	4770      	bx	lr

0800b8ac <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800b8ac:	b480      	push	{r7}
 800b8ae:	b087      	sub	sp, #28
 800b8b0:	af00      	add	r7, sp, #0
 800b8b2:	60f8      	str	r0, [r7, #12]
 800b8b4:	460b      	mov	r3, r1
 800b8b6:	607a      	str	r2, [r7, #4]
 800b8b8:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b8ba:	68fb      	ldr	r3, [r7, #12]
 800b8bc:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800b8be:	68fb      	ldr	r3, [r7, #12]
 800b8c0:	333c      	adds	r3, #60	; 0x3c
 800b8c2:	3304      	adds	r3, #4
 800b8c4:	681b      	ldr	r3, [r3, #0]
 800b8c6:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800b8c8:	693b      	ldr	r3, [r7, #16]
 800b8ca:	4a25      	ldr	r2, [pc, #148]	; (800b960 <USB_EP0_OutStart+0xb4>)
 800b8cc:	4293      	cmp	r3, r2
 800b8ce:	d90a      	bls.n	800b8e6 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b8d0:	697b      	ldr	r3, [r7, #20]
 800b8d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b8d6:	681b      	ldr	r3, [r3, #0]
 800b8d8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b8dc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b8e0:	d101      	bne.n	800b8e6 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800b8e2:	2300      	movs	r3, #0
 800b8e4:	e037      	b.n	800b956 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800b8e6:	697b      	ldr	r3, [r7, #20]
 800b8e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b8ec:	461a      	mov	r2, r3
 800b8ee:	2300      	movs	r3, #0
 800b8f0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b8f2:	697b      	ldr	r3, [r7, #20]
 800b8f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b8f8:	691b      	ldr	r3, [r3, #16]
 800b8fa:	697a      	ldr	r2, [r7, #20]
 800b8fc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b900:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b904:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800b906:	697b      	ldr	r3, [r7, #20]
 800b908:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b90c:	691b      	ldr	r3, [r3, #16]
 800b90e:	697a      	ldr	r2, [r7, #20]
 800b910:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b914:	f043 0318 	orr.w	r3, r3, #24
 800b918:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800b91a:	697b      	ldr	r3, [r7, #20]
 800b91c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b920:	691b      	ldr	r3, [r3, #16]
 800b922:	697a      	ldr	r2, [r7, #20]
 800b924:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b928:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800b92c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800b92e:	7afb      	ldrb	r3, [r7, #11]
 800b930:	2b01      	cmp	r3, #1
 800b932:	d10f      	bne.n	800b954 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800b934:	697b      	ldr	r3, [r7, #20]
 800b936:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b93a:	461a      	mov	r2, r3
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800b940:	697b      	ldr	r3, [r7, #20]
 800b942:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b946:	681b      	ldr	r3, [r3, #0]
 800b948:	697a      	ldr	r2, [r7, #20]
 800b94a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b94e:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800b952:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b954:	2300      	movs	r3, #0
}
 800b956:	4618      	mov	r0, r3
 800b958:	371c      	adds	r7, #28
 800b95a:	46bd      	mov	sp, r7
 800b95c:	bc80      	pop	{r7}
 800b95e:	4770      	bx	lr
 800b960:	4f54300a 	.word	0x4f54300a

0800b964 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800b964:	b480      	push	{r7}
 800b966:	b085      	sub	sp, #20
 800b968:	af00      	add	r7, sp, #0
 800b96a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800b96c:	2300      	movs	r3, #0
 800b96e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800b970:	68fb      	ldr	r3, [r7, #12]
 800b972:	3301      	adds	r3, #1
 800b974:	60fb      	str	r3, [r7, #12]
 800b976:	68fb      	ldr	r3, [r7, #12]
 800b978:	4a12      	ldr	r2, [pc, #72]	; (800b9c4 <USB_CoreReset+0x60>)
 800b97a:	4293      	cmp	r3, r2
 800b97c:	d901      	bls.n	800b982 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800b97e:	2303      	movs	r3, #3
 800b980:	e01b      	b.n	800b9ba <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	691b      	ldr	r3, [r3, #16]
 800b986:	2b00      	cmp	r3, #0
 800b988:	daf2      	bge.n	800b970 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800b98a:	2300      	movs	r3, #0
 800b98c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	691b      	ldr	r3, [r3, #16]
 800b992:	f043 0201 	orr.w	r2, r3, #1
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800b99a:	68fb      	ldr	r3, [r7, #12]
 800b99c:	3301      	adds	r3, #1
 800b99e:	60fb      	str	r3, [r7, #12]
 800b9a0:	68fb      	ldr	r3, [r7, #12]
 800b9a2:	4a08      	ldr	r2, [pc, #32]	; (800b9c4 <USB_CoreReset+0x60>)
 800b9a4:	4293      	cmp	r3, r2
 800b9a6:	d901      	bls.n	800b9ac <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800b9a8:	2303      	movs	r3, #3
 800b9aa:	e006      	b.n	800b9ba <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	691b      	ldr	r3, [r3, #16]
 800b9b0:	f003 0301 	and.w	r3, r3, #1
 800b9b4:	2b01      	cmp	r3, #1
 800b9b6:	d0f0      	beq.n	800b99a <USB_CoreReset+0x36>

  return HAL_OK;
 800b9b8:	2300      	movs	r3, #0
}
 800b9ba:	4618      	mov	r0, r3
 800b9bc:	3714      	adds	r7, #20
 800b9be:	46bd      	mov	sp, r7
 800b9c0:	bc80      	pop	{r7}
 800b9c2:	4770      	bx	lr
 800b9c4:	00030d40 	.word	0x00030d40

0800b9c8 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800b9c8:	b580      	push	{r7, lr}
 800b9ca:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, sd_path);
 800b9cc:	4904      	ldr	r1, [pc, #16]	; (800b9e0 <MX_FATFS_Init+0x18>)
 800b9ce:	4805      	ldr	r0, [pc, #20]	; (800b9e4 <MX_FATFS_Init+0x1c>)
 800b9d0:	f001 fce8 	bl	800d3a4 <FATFS_LinkDriver>
 800b9d4:	4603      	mov	r3, r0
 800b9d6:	461a      	mov	r2, r3
 800b9d8:	4b03      	ldr	r3, [pc, #12]	; (800b9e8 <MX_FATFS_Init+0x20>)
 800b9da:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800b9dc:	bf00      	nop
 800b9de:	bd80      	pop	{r7, pc}
 800b9e0:	20000ed4 	.word	0x20000ed4
 800b9e4:	080122f8 	.word	0x080122f8
 800b9e8:	20001078 	.word	0x20001078

0800b9ec <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800b9ec:	b580      	push	{r7, lr}
 800b9ee:	b082      	sub	sp, #8
 800b9f0:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800b9f2:	2300      	movs	r3, #0
 800b9f4:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800b9f6:	f000 f8a9 	bl	800bb4c <BSP_SD_IsDetected>
 800b9fa:	4603      	mov	r3, r0
 800b9fc:	2b01      	cmp	r3, #1
 800b9fe:	d001      	beq.n	800ba04 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800ba00:	2301      	movs	r3, #1
 800ba02:	e012      	b.n	800ba2a <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800ba04:	480b      	ldr	r0, [pc, #44]	; (800ba34 <BSP_SD_Init+0x48>)
 800ba06:	f7fb fb21 	bl	800704c <HAL_SD_Init>
 800ba0a:	4603      	mov	r3, r0
 800ba0c:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800ba0e:	79fb      	ldrb	r3, [r7, #7]
 800ba10:	2b00      	cmp	r3, #0
 800ba12:	d109      	bne.n	800ba28 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800ba14:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800ba18:	4806      	ldr	r0, [pc, #24]	; (800ba34 <BSP_SD_Init+0x48>)
 800ba1a:	f7fc fa95 	bl	8007f48 <HAL_SD_ConfigWideBusOperation>
 800ba1e:	4603      	mov	r3, r0
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	d001      	beq.n	800ba28 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800ba24:	2301      	movs	r3, #1
 800ba26:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800ba28:	79fb      	ldrb	r3, [r7, #7]
}
 800ba2a:	4618      	mov	r0, r3
 800ba2c:	3708      	adds	r7, #8
 800ba2e:	46bd      	mov	sp, r7
 800ba30:	bd80      	pop	{r7, pc}
 800ba32:	bf00      	nop
 800ba34:	20000ef0 	.word	0x20000ef0

0800ba38 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800ba38:	b580      	push	{r7, lr}
 800ba3a:	b088      	sub	sp, #32
 800ba3c:	af02      	add	r7, sp, #8
 800ba3e:	60f8      	str	r0, [r7, #12]
 800ba40:	60b9      	str	r1, [r7, #8]
 800ba42:	607a      	str	r2, [r7, #4]
 800ba44:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800ba46:	2300      	movs	r3, #0
 800ba48:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 800ba4a:	683b      	ldr	r3, [r7, #0]
 800ba4c:	9300      	str	r3, [sp, #0]
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	68ba      	ldr	r2, [r7, #8]
 800ba52:	68f9      	ldr	r1, [r7, #12]
 800ba54:	4806      	ldr	r0, [pc, #24]	; (800ba70 <BSP_SD_ReadBlocks+0x38>)
 800ba56:	f7fb fb89 	bl	800716c <HAL_SD_ReadBlocks>
 800ba5a:	4603      	mov	r3, r0
 800ba5c:	2b00      	cmp	r3, #0
 800ba5e:	d001      	beq.n	800ba64 <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800ba60:	2301      	movs	r3, #1
 800ba62:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800ba64:	7dfb      	ldrb	r3, [r7, #23]
}
 800ba66:	4618      	mov	r0, r3
 800ba68:	3718      	adds	r7, #24
 800ba6a:	46bd      	mov	sp, r7
 800ba6c:	bd80      	pop	{r7, pc}
 800ba6e:	bf00      	nop
 800ba70:	20000ef0 	.word	0x20000ef0

0800ba74 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800ba74:	b580      	push	{r7, lr}
 800ba76:	b088      	sub	sp, #32
 800ba78:	af02      	add	r7, sp, #8
 800ba7a:	60f8      	str	r0, [r7, #12]
 800ba7c:	60b9      	str	r1, [r7, #8]
 800ba7e:	607a      	str	r2, [r7, #4]
 800ba80:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800ba82:	2300      	movs	r3, #0
 800ba84:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 800ba86:	683b      	ldr	r3, [r7, #0]
 800ba88:	9300      	str	r3, [sp, #0]
 800ba8a:	687b      	ldr	r3, [r7, #4]
 800ba8c:	68ba      	ldr	r2, [r7, #8]
 800ba8e:	68f9      	ldr	r1, [r7, #12]
 800ba90:	4806      	ldr	r0, [pc, #24]	; (800baac <BSP_SD_WriteBlocks+0x38>)
 800ba92:	f7fb fd65 	bl	8007560 <HAL_SD_WriteBlocks>
 800ba96:	4603      	mov	r3, r0
 800ba98:	2b00      	cmp	r3, #0
 800ba9a:	d001      	beq.n	800baa0 <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800ba9c:	2301      	movs	r3, #1
 800ba9e:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800baa0:	7dfb      	ldrb	r3, [r7, #23]
}
 800baa2:	4618      	mov	r0, r3
 800baa4:	3718      	adds	r7, #24
 800baa6:	46bd      	mov	sp, r7
 800baa8:	bd80      	pop	{r7, pc}
 800baaa:	bf00      	nop
 800baac:	20000ef0 	.word	0x20000ef0

0800bab0 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800bab0:	b580      	push	{r7, lr}
 800bab2:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800bab4:	4805      	ldr	r0, [pc, #20]	; (800bacc <BSP_SD_GetCardState+0x1c>)
 800bab6:	f7fc fac3 	bl	8008040 <HAL_SD_GetCardState>
 800baba:	4603      	mov	r3, r0
 800babc:	2b04      	cmp	r3, #4
 800babe:	bf14      	ite	ne
 800bac0:	2301      	movne	r3, #1
 800bac2:	2300      	moveq	r3, #0
 800bac4:	b2db      	uxtb	r3, r3
}
 800bac6:	4618      	mov	r0, r3
 800bac8:	bd80      	pop	{r7, pc}
 800baca:	bf00      	nop
 800bacc:	20000ef0 	.word	0x20000ef0

0800bad0 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800bad0:	b580      	push	{r7, lr}
 800bad2:	b082      	sub	sp, #8
 800bad4:	af00      	add	r7, sp, #0
 800bad6:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800bad8:	6879      	ldr	r1, [r7, #4]
 800bada:	4803      	ldr	r0, [pc, #12]	; (800bae8 <BSP_SD_GetCardInfo+0x18>)
 800badc:	f7fc fa08 	bl	8007ef0 <HAL_SD_GetCardInfo>
}
 800bae0:	bf00      	nop
 800bae2:	3708      	adds	r7, #8
 800bae4:	46bd      	mov	sp, r7
 800bae6:	bd80      	pop	{r7, pc}
 800bae8:	20000ef0 	.word	0x20000ef0

0800baec <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800baec:	b580      	push	{r7, lr}
 800baee:	b082      	sub	sp, #8
 800baf0:	af00      	add	r7, sp, #0
 800baf2:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800baf4:	f000 f818 	bl	800bb28 <BSP_SD_AbortCallback>
}
 800baf8:	bf00      	nop
 800bafa:	3708      	adds	r7, #8
 800bafc:	46bd      	mov	sp, r7
 800bafe:	bd80      	pop	{r7, pc}

0800bb00 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800bb00:	b580      	push	{r7, lr}
 800bb02:	b082      	sub	sp, #8
 800bb04:	af00      	add	r7, sp, #0
 800bb06:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800bb08:	f000 f814 	bl	800bb34 <BSP_SD_WriteCpltCallback>
}
 800bb0c:	bf00      	nop
 800bb0e:	3708      	adds	r7, #8
 800bb10:	46bd      	mov	sp, r7
 800bb12:	bd80      	pop	{r7, pc}

0800bb14 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800bb14:	b580      	push	{r7, lr}
 800bb16:	b082      	sub	sp, #8
 800bb18:	af00      	add	r7, sp, #0
 800bb1a:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800bb1c:	f000 f810 	bl	800bb40 <BSP_SD_ReadCpltCallback>
}
 800bb20:	bf00      	nop
 800bb22:	3708      	adds	r7, #8
 800bb24:	46bd      	mov	sp, r7
 800bb26:	bd80      	pop	{r7, pc}

0800bb28 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 800bb28:	b480      	push	{r7}
 800bb2a:	af00      	add	r7, sp, #0

}
 800bb2c:	bf00      	nop
 800bb2e:	46bd      	mov	sp, r7
 800bb30:	bc80      	pop	{r7}
 800bb32:	4770      	bx	lr

0800bb34 <BSP_SD_WriteCpltCallback>:
  * @brief BSP Tx Transfer completed callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_WriteCpltCallback(void)
{
 800bb34:	b480      	push	{r7}
 800bb36:	af00      	add	r7, sp, #0

}
 800bb38:	bf00      	nop
 800bb3a:	46bd      	mov	sp, r7
 800bb3c:	bc80      	pop	{r7}
 800bb3e:	4770      	bx	lr

0800bb40 <BSP_SD_ReadCpltCallback>:
  * @brief BSP Rx Transfer completed callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_ReadCpltCallback(void)
{
 800bb40:	b480      	push	{r7}
 800bb42:	af00      	add	r7, sp, #0

}
 800bb44:	bf00      	nop
 800bb46:	46bd      	mov	sp, r7
 800bb48:	bc80      	pop	{r7}
 800bb4a:	4770      	bx	lr

0800bb4c <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800bb4c:	b580      	push	{r7, lr}
 800bb4e:	b082      	sub	sp, #8
 800bb50:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800bb52:	2301      	movs	r3, #1
 800bb54:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800bb56:	f000 f80b 	bl	800bb70 <BSP_PlatformIsDetected>
 800bb5a:	4603      	mov	r3, r0
 800bb5c:	2b00      	cmp	r3, #0
 800bb5e:	d101      	bne.n	800bb64 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800bb60:	2300      	movs	r3, #0
 800bb62:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800bb64:	79fb      	ldrb	r3, [r7, #7]
 800bb66:	b2db      	uxtb	r3, r3
}
 800bb68:	4618      	mov	r0, r3
 800bb6a:	3708      	adds	r7, #8
 800bb6c:	46bd      	mov	sp, r7
 800bb6e:	bd80      	pop	{r7, pc}

0800bb70 <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800bb70:	b580      	push	{r7, lr}
 800bb72:	b082      	sub	sp, #8
 800bb74:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800bb76:	2301      	movs	r3, #1
 800bb78:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800bb7a:	2104      	movs	r1, #4
 800bb7c:	4806      	ldr	r0, [pc, #24]	; (800bb98 <BSP_PlatformIsDetected+0x28>)
 800bb7e:	f7f9 fc43 	bl	8005408 <HAL_GPIO_ReadPin>
 800bb82:	4603      	mov	r3, r0
 800bb84:	2b00      	cmp	r3, #0
 800bb86:	d001      	beq.n	800bb8c <BSP_PlatformIsDetected+0x1c>
    {
        status = SD_NOT_PRESENT;
 800bb88:	2300      	movs	r3, #0
 800bb8a:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800bb8c:	79fb      	ldrb	r3, [r7, #7]
}
 800bb8e:	4618      	mov	r0, r3
 800bb90:	3708      	adds	r7, #8
 800bb92:	46bd      	mov	sp, r7
 800bb94:	bd80      	pop	{r7, pc}
 800bb96:	bf00      	nop
 800bb98:	40021800 	.word	0x40021800

0800bb9c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800bb9c:	b580      	push	{r7, lr}
 800bb9e:	b084      	sub	sp, #16
 800bba0:	af00      	add	r7, sp, #0
 800bba2:	6078      	str	r0, [r7, #4]
 800bba4:	460b      	mov	r3, r1
 800bba6:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800bba8:	2300      	movs	r3, #0
 800bbaa:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	7c1b      	ldrb	r3, [r3, #16]
 800bbb0:	2b00      	cmp	r3, #0
 800bbb2:	d115      	bne.n	800bbe0 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800bbb4:	f44f 7300 	mov.w	r3, #512	; 0x200
 800bbb8:	2202      	movs	r2, #2
 800bbba:	2181      	movs	r1, #129	; 0x81
 800bbbc:	6878      	ldr	r0, [r7, #4]
 800bbbe:	f002 fd14 	bl	800e5ea <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	2201      	movs	r2, #1
 800bbc6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800bbc8:	f44f 7300 	mov.w	r3, #512	; 0x200
 800bbcc:	2202      	movs	r2, #2
 800bbce:	2101      	movs	r1, #1
 800bbd0:	6878      	ldr	r0, [r7, #4]
 800bbd2:	f002 fd0a 	bl	800e5ea <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	2201      	movs	r2, #1
 800bbda:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 800bbde:	e012      	b.n	800bc06 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800bbe0:	2340      	movs	r3, #64	; 0x40
 800bbe2:	2202      	movs	r2, #2
 800bbe4:	2181      	movs	r1, #129	; 0x81
 800bbe6:	6878      	ldr	r0, [r7, #4]
 800bbe8:	f002 fcff 	bl	800e5ea <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	2201      	movs	r2, #1
 800bbf0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800bbf2:	2340      	movs	r3, #64	; 0x40
 800bbf4:	2202      	movs	r2, #2
 800bbf6:	2101      	movs	r1, #1
 800bbf8:	6878      	ldr	r0, [r7, #4]
 800bbfa:	f002 fcf6 	bl	800e5ea <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	2201      	movs	r2, #1
 800bc02:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800bc06:	2308      	movs	r3, #8
 800bc08:	2203      	movs	r2, #3
 800bc0a:	2182      	movs	r1, #130	; 0x82
 800bc0c:	6878      	ldr	r0, [r7, #4]
 800bc0e:	f002 fcec 	bl	800e5ea <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800bc12:	687b      	ldr	r3, [r7, #4]
 800bc14:	2201      	movs	r2, #1
 800bc16:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800bc18:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800bc1c:	f002 fe66 	bl	800e8ec <malloc>
 800bc20:	4603      	mov	r3, r0
 800bc22:	461a      	mov	r2, r3
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  memset(pdev->pClassData,0,sizeof(USBD_CDC_HandleTypeDef));
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bc30:	f44f 7207 	mov.w	r2, #540	; 0x21c
 800bc34:	2100      	movs	r1, #0
 800bc36:	4618      	mov	r0, r3
 800bc38:	f002 fe68 	bl	800e90c <memset>
  if (pdev->pClassData == NULL)
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bc42:	2b00      	cmp	r3, #0
 800bc44:	d102      	bne.n	800bc4c <USBD_CDC_Init+0xb0>
  {
    ret = 1U;
 800bc46:	2301      	movs	r3, #1
 800bc48:	73fb      	strb	r3, [r7, #15]
 800bc4a:	e02e      	b.n	800bcaa <USBD_CDC_Init+0x10e>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bc52:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bc5a:	681b      	ldr	r3, [r3, #0]
 800bc5c:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 800bc5e:	68bb      	ldr	r3, [r7, #8]
 800bc60:	2200      	movs	r2, #0
 800bc62:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 800bc66:	68bb      	ldr	r3, [r7, #8]
 800bc68:	2200      	movs	r2, #0
 800bc6a:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
    /* Init Xfer Length */
	hcdc->TxLength = 0U;
 800bc6e:	68bb      	ldr	r3, [r7, #8]
 800bc70:	2200      	movs	r2, #0
 800bc72:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
	hcdc->RxLength = 0U;
 800bc76:	68bb      	ldr	r3, [r7, #8]
 800bc78:	2200      	movs	r2, #0
 800bc7a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	7c1b      	ldrb	r3, [r3, #16]
 800bc82:	2b00      	cmp	r3, #0
 800bc84:	d109      	bne.n	800bc9a <USBD_CDC_Init+0xfe>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800bc86:	68bb      	ldr	r3, [r7, #8]
 800bc88:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800bc8c:	f44f 7300 	mov.w	r3, #512	; 0x200
 800bc90:	2101      	movs	r1, #1
 800bc92:	6878      	ldr	r0, [r7, #4]
 800bc94:	f002 fd99 	bl	800e7ca <USBD_LL_PrepareReceive>
 800bc98:	e007      	b.n	800bcaa <USBD_CDC_Init+0x10e>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800bc9a:	68bb      	ldr	r3, [r7, #8]
 800bc9c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800bca0:	2340      	movs	r3, #64	; 0x40
 800bca2:	2101      	movs	r1, #1
 800bca4:	6878      	ldr	r0, [r7, #4]
 800bca6:	f002 fd90 	bl	800e7ca <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 800bcaa:	7bfb      	ldrb	r3, [r7, #15]
}
 800bcac:	4618      	mov	r0, r3
 800bcae:	3710      	adds	r7, #16
 800bcb0:	46bd      	mov	sp, r7
 800bcb2:	bd80      	pop	{r7, pc}

0800bcb4 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800bcb4:	b580      	push	{r7, lr}
 800bcb6:	b084      	sub	sp, #16
 800bcb8:	af00      	add	r7, sp, #0
 800bcba:	6078      	str	r0, [r7, #4]
 800bcbc:	460b      	mov	r3, r1
 800bcbe:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800bcc0:	2300      	movs	r3, #0
 800bcc2:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800bcc4:	2181      	movs	r1, #129	; 0x81
 800bcc6:	6878      	ldr	r0, [r7, #4]
 800bcc8:	f002 fcb5 	bl	800e636 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	2200      	movs	r2, #0
 800bcd0:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800bcd2:	2101      	movs	r1, #1
 800bcd4:	6878      	ldr	r0, [r7, #4]
 800bcd6:	f002 fcae 	bl	800e636 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	2200      	movs	r2, #0
 800bcde:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800bce2:	2182      	movs	r1, #130	; 0x82
 800bce4:	6878      	ldr	r0, [r7, #4]
 800bce6:	f002 fca6 	bl	800e636 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	2200      	movs	r2, #0
 800bcee:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bcf6:	2b00      	cmp	r3, #0
 800bcf8:	d00e      	beq.n	800bd18 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bd00:	685b      	ldr	r3, [r3, #4]
 800bd02:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bd0a:	4618      	mov	r0, r3
 800bd0c:	f002 fdf6 	bl	800e8fc <free>
    pdev->pClassData = NULL;
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	2200      	movs	r2, #0
 800bd14:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 800bd18:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd1a:	4618      	mov	r0, r3
 800bd1c:	3710      	adds	r7, #16
 800bd1e:	46bd      	mov	sp, r7
 800bd20:	bd80      	pop	{r7, pc}

0800bd22 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800bd22:	b580      	push	{r7, lr}
 800bd24:	b086      	sub	sp, #24
 800bd26:	af00      	add	r7, sp, #0
 800bd28:	6078      	str	r0, [r7, #4]
 800bd2a:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bd32:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800bd34:	2300      	movs	r3, #0
 800bd36:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800bd38:	2300      	movs	r3, #0
 800bd3a:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 800bd3c:	2300      	movs	r3, #0
 800bd3e:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bd40:	683b      	ldr	r3, [r7, #0]
 800bd42:	781b      	ldrb	r3, [r3, #0]
 800bd44:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800bd48:	2b00      	cmp	r3, #0
 800bd4a:	d039      	beq.n	800bdc0 <USBD_CDC_Setup+0x9e>
 800bd4c:	2b20      	cmp	r3, #32
 800bd4e:	d17f      	bne.n	800be50 <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 800bd50:	683b      	ldr	r3, [r7, #0]
 800bd52:	88db      	ldrh	r3, [r3, #6]
 800bd54:	2b00      	cmp	r3, #0
 800bd56:	d029      	beq.n	800bdac <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 800bd58:	683b      	ldr	r3, [r7, #0]
 800bd5a:	781b      	ldrb	r3, [r3, #0]
 800bd5c:	b25b      	sxtb	r3, r3
 800bd5e:	2b00      	cmp	r3, #0
 800bd60:	da11      	bge.n	800bd86 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800bd62:	687b      	ldr	r3, [r7, #4]
 800bd64:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bd68:	689b      	ldr	r3, [r3, #8]
 800bd6a:	683a      	ldr	r2, [r7, #0]
 800bd6c:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 800bd6e:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800bd70:	683a      	ldr	r2, [r7, #0]
 800bd72:	88d2      	ldrh	r2, [r2, #6]
 800bd74:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800bd76:	6939      	ldr	r1, [r7, #16]
 800bd78:	683b      	ldr	r3, [r7, #0]
 800bd7a:	88db      	ldrh	r3, [r3, #6]
 800bd7c:	461a      	mov	r2, r3
 800bd7e:	6878      	ldr	r0, [r7, #4]
 800bd80:	f001 fa41 	bl	800d206 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 800bd84:	e06b      	b.n	800be5e <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 800bd86:	683b      	ldr	r3, [r7, #0]
 800bd88:	785a      	ldrb	r2, [r3, #1]
 800bd8a:	693b      	ldr	r3, [r7, #16]
 800bd8c:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800bd90:	683b      	ldr	r3, [r7, #0]
 800bd92:	88db      	ldrh	r3, [r3, #6]
 800bd94:	b2da      	uxtb	r2, r3
 800bd96:	693b      	ldr	r3, [r7, #16]
 800bd98:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800bd9c:	6939      	ldr	r1, [r7, #16]
 800bd9e:	683b      	ldr	r3, [r7, #0]
 800bda0:	88db      	ldrh	r3, [r3, #6]
 800bda2:	461a      	mov	r2, r3
 800bda4:	6878      	ldr	r0, [r7, #4]
 800bda6:	f001 fa5c 	bl	800d262 <USBD_CtlPrepareRx>
      break;
 800bdaa:	e058      	b.n	800be5e <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bdb2:	689b      	ldr	r3, [r3, #8]
 800bdb4:	683a      	ldr	r2, [r7, #0]
 800bdb6:	7850      	ldrb	r0, [r2, #1]
 800bdb8:	2200      	movs	r2, #0
 800bdba:	6839      	ldr	r1, [r7, #0]
 800bdbc:	4798      	blx	r3
      break;
 800bdbe:	e04e      	b.n	800be5e <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800bdc0:	683b      	ldr	r3, [r7, #0]
 800bdc2:	785b      	ldrb	r3, [r3, #1]
 800bdc4:	2b0b      	cmp	r3, #11
 800bdc6:	d02e      	beq.n	800be26 <USBD_CDC_Setup+0x104>
 800bdc8:	2b0b      	cmp	r3, #11
 800bdca:	dc38      	bgt.n	800be3e <USBD_CDC_Setup+0x11c>
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	d002      	beq.n	800bdd6 <USBD_CDC_Setup+0xb4>
 800bdd0:	2b0a      	cmp	r3, #10
 800bdd2:	d014      	beq.n	800bdfe <USBD_CDC_Setup+0xdc>
 800bdd4:	e033      	b.n	800be3e <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bddc:	2b03      	cmp	r3, #3
 800bdde:	d107      	bne.n	800bdf0 <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 800bde0:	f107 030c 	add.w	r3, r7, #12
 800bde4:	2202      	movs	r2, #2
 800bde6:	4619      	mov	r1, r3
 800bde8:	6878      	ldr	r0, [r7, #4]
 800bdea:	f001 fa0c 	bl	800d206 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800bdee:	e02e      	b.n	800be4e <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 800bdf0:	6839      	ldr	r1, [r7, #0]
 800bdf2:	6878      	ldr	r0, [r7, #4]
 800bdf4:	f001 f99d 	bl	800d132 <USBD_CtlError>
            ret = USBD_FAIL;
 800bdf8:	2302      	movs	r3, #2
 800bdfa:	75fb      	strb	r3, [r7, #23]
          break;
 800bdfc:	e027      	b.n	800be4e <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800be04:	2b03      	cmp	r3, #3
 800be06:	d107      	bne.n	800be18 <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 800be08:	f107 030f 	add.w	r3, r7, #15
 800be0c:	2201      	movs	r2, #1
 800be0e:	4619      	mov	r1, r3
 800be10:	6878      	ldr	r0, [r7, #4]
 800be12:	f001 f9f8 	bl	800d206 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800be16:	e01a      	b.n	800be4e <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 800be18:	6839      	ldr	r1, [r7, #0]
 800be1a:	6878      	ldr	r0, [r7, #4]
 800be1c:	f001 f989 	bl	800d132 <USBD_CtlError>
            ret = USBD_FAIL;
 800be20:	2302      	movs	r3, #2
 800be22:	75fb      	strb	r3, [r7, #23]
          break;
 800be24:	e013      	b.n	800be4e <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800be2c:	2b03      	cmp	r3, #3
 800be2e:	d00d      	beq.n	800be4c <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 800be30:	6839      	ldr	r1, [r7, #0]
 800be32:	6878      	ldr	r0, [r7, #4]
 800be34:	f001 f97d 	bl	800d132 <USBD_CtlError>
            ret = USBD_FAIL;
 800be38:	2302      	movs	r3, #2
 800be3a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800be3c:	e006      	b.n	800be4c <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 800be3e:	6839      	ldr	r1, [r7, #0]
 800be40:	6878      	ldr	r0, [r7, #4]
 800be42:	f001 f976 	bl	800d132 <USBD_CtlError>
          ret = USBD_FAIL;
 800be46:	2302      	movs	r3, #2
 800be48:	75fb      	strb	r3, [r7, #23]
          break;
 800be4a:	e000      	b.n	800be4e <USBD_CDC_Setup+0x12c>
          break;
 800be4c:	bf00      	nop
      }
      break;
 800be4e:	e006      	b.n	800be5e <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800be50:	6839      	ldr	r1, [r7, #0]
 800be52:	6878      	ldr	r0, [r7, #4]
 800be54:	f001 f96d 	bl	800d132 <USBD_CtlError>
      ret = USBD_FAIL;
 800be58:	2302      	movs	r3, #2
 800be5a:	75fb      	strb	r3, [r7, #23]
      break;
 800be5c:	bf00      	nop
  }

  return ret;
 800be5e:	7dfb      	ldrb	r3, [r7, #23]
}
 800be60:	4618      	mov	r0, r3
 800be62:	3718      	adds	r7, #24
 800be64:	46bd      	mov	sp, r7
 800be66:	bd80      	pop	{r7, pc}

0800be68 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800be68:	b580      	push	{r7, lr}
 800be6a:	b084      	sub	sp, #16
 800be6c:	af00      	add	r7, sp, #0
 800be6e:	6078      	str	r0, [r7, #4]
 800be70:	460b      	mov	r3, r1
 800be72:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800be7a:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800be82:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800be8a:	2b00      	cmp	r3, #0
 800be8c:	d03a      	beq.n	800bf04 <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800be8e:	78fa      	ldrb	r2, [r7, #3]
 800be90:	6879      	ldr	r1, [r7, #4]
 800be92:	4613      	mov	r3, r2
 800be94:	009b      	lsls	r3, r3, #2
 800be96:	4413      	add	r3, r2
 800be98:	009b      	lsls	r3, r3, #2
 800be9a:	440b      	add	r3, r1
 800be9c:	331c      	adds	r3, #28
 800be9e:	681b      	ldr	r3, [r3, #0]
 800bea0:	2b00      	cmp	r3, #0
 800bea2:	d029      	beq.n	800bef8 <USBD_CDC_DataIn+0x90>
 800bea4:	78fa      	ldrb	r2, [r7, #3]
 800bea6:	6879      	ldr	r1, [r7, #4]
 800bea8:	4613      	mov	r3, r2
 800beaa:	009b      	lsls	r3, r3, #2
 800beac:	4413      	add	r3, r2
 800beae:	009b      	lsls	r3, r3, #2
 800beb0:	440b      	add	r3, r1
 800beb2:	331c      	adds	r3, #28
 800beb4:	681a      	ldr	r2, [r3, #0]
 800beb6:	78f9      	ldrb	r1, [r7, #3]
 800beb8:	68b8      	ldr	r0, [r7, #8]
 800beba:	460b      	mov	r3, r1
 800bebc:	00db      	lsls	r3, r3, #3
 800bebe:	1a5b      	subs	r3, r3, r1
 800bec0:	009b      	lsls	r3, r3, #2
 800bec2:	4403      	add	r3, r0
 800bec4:	3344      	adds	r3, #68	; 0x44
 800bec6:	681b      	ldr	r3, [r3, #0]
 800bec8:	fbb2 f1f3 	udiv	r1, r2, r3
 800becc:	fb03 f301 	mul.w	r3, r3, r1
 800bed0:	1ad3      	subs	r3, r2, r3
 800bed2:	2b00      	cmp	r3, #0
 800bed4:	d110      	bne.n	800bef8 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 800bed6:	78fa      	ldrb	r2, [r7, #3]
 800bed8:	6879      	ldr	r1, [r7, #4]
 800beda:	4613      	mov	r3, r2
 800bedc:	009b      	lsls	r3, r3, #2
 800bede:	4413      	add	r3, r2
 800bee0:	009b      	lsls	r3, r3, #2
 800bee2:	440b      	add	r3, r1
 800bee4:	331c      	adds	r3, #28
 800bee6:	2200      	movs	r2, #0
 800bee8:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800beea:	78f9      	ldrb	r1, [r7, #3]
 800beec:	2300      	movs	r3, #0
 800beee:	2200      	movs	r2, #0
 800bef0:	6878      	ldr	r0, [r7, #4]
 800bef2:	f002 fc47 	bl	800e784 <USBD_LL_Transmit>
 800bef6:	e003      	b.n	800bf00 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 800bef8:	68fb      	ldr	r3, [r7, #12]
 800befa:	2200      	movs	r2, #0
 800befc:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 800bf00:	2300      	movs	r3, #0
 800bf02:	e000      	b.n	800bf06 <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 800bf04:	2302      	movs	r3, #2
  }
}
 800bf06:	4618      	mov	r0, r3
 800bf08:	3710      	adds	r7, #16
 800bf0a:	46bd      	mov	sp, r7
 800bf0c:	bd80      	pop	{r7, pc}

0800bf0e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800bf0e:	b580      	push	{r7, lr}
 800bf10:	b084      	sub	sp, #16
 800bf12:	af00      	add	r7, sp, #0
 800bf14:	6078      	str	r0, [r7, #4]
 800bf16:	460b      	mov	r3, r1
 800bf18:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bf20:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800bf22:	78fb      	ldrb	r3, [r7, #3]
 800bf24:	4619      	mov	r1, r3
 800bf26:	6878      	ldr	r0, [r7, #4]
 800bf28:	f002 fc72 	bl	800e810 <USBD_LL_GetRxDataSize>
 800bf2c:	4602      	mov	r2, r0
 800bf2e:	68fb      	ldr	r3, [r7, #12]
 800bf30:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bf3a:	2b00      	cmp	r3, #0
 800bf3c:	d00d      	beq.n	800bf5a <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bf44:	68db      	ldr	r3, [r3, #12]
 800bf46:	68fa      	ldr	r2, [r7, #12]
 800bf48:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800bf4c:	68fa      	ldr	r2, [r7, #12]
 800bf4e:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800bf52:	4611      	mov	r1, r2
 800bf54:	4798      	blx	r3

    return USBD_OK;
 800bf56:	2300      	movs	r3, #0
 800bf58:	e000      	b.n	800bf5c <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 800bf5a:	2302      	movs	r3, #2
  }
}
 800bf5c:	4618      	mov	r0, r3
 800bf5e:	3710      	adds	r7, #16
 800bf60:	46bd      	mov	sp, r7
 800bf62:	bd80      	pop	{r7, pc}

0800bf64 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800bf64:	b580      	push	{r7, lr}
 800bf66:	b084      	sub	sp, #16
 800bf68:	af00      	add	r7, sp, #0
 800bf6a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800bf6c:	687b      	ldr	r3, [r7, #4]
 800bf6e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bf72:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800bf74:	687b      	ldr	r3, [r7, #4]
 800bf76:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bf7a:	2b00      	cmp	r3, #0
 800bf7c:	d015      	beq.n	800bfaa <USBD_CDC_EP0_RxReady+0x46>
 800bf7e:	68fb      	ldr	r3, [r7, #12]
 800bf80:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800bf84:	2bff      	cmp	r3, #255	; 0xff
 800bf86:	d010      	beq.n	800bfaa <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bf8e:	689b      	ldr	r3, [r3, #8]
 800bf90:	68fa      	ldr	r2, [r7, #12]
 800bf92:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 800bf96:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800bf98:	68fa      	ldr	r2, [r7, #12]
 800bf9a:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800bf9e:	b292      	uxth	r2, r2
 800bfa0:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800bfa2:	68fb      	ldr	r3, [r7, #12]
 800bfa4:	22ff      	movs	r2, #255	; 0xff
 800bfa6:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 800bfaa:	2300      	movs	r3, #0
}
 800bfac:	4618      	mov	r0, r3
 800bfae:	3710      	adds	r7, #16
 800bfb0:	46bd      	mov	sp, r7
 800bfb2:	bd80      	pop	{r7, pc}

0800bfb4 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800bfb4:	b480      	push	{r7}
 800bfb6:	b083      	sub	sp, #12
 800bfb8:	af00      	add	r7, sp, #0
 800bfba:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	2243      	movs	r2, #67	; 0x43
 800bfc0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800bfc2:	4b03      	ldr	r3, [pc, #12]	; (800bfd0 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800bfc4:	4618      	mov	r0, r3
 800bfc6:	370c      	adds	r7, #12
 800bfc8:	46bd      	mov	sp, r7
 800bfca:	bc80      	pop	{r7}
 800bfcc:	4770      	bx	lr
 800bfce:	bf00      	nop
 800bfd0:	20000098 	.word	0x20000098

0800bfd4 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800bfd4:	b480      	push	{r7}
 800bfd6:	b083      	sub	sp, #12
 800bfd8:	af00      	add	r7, sp, #0
 800bfda:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	2243      	movs	r2, #67	; 0x43
 800bfe0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800bfe2:	4b03      	ldr	r3, [pc, #12]	; (800bff0 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800bfe4:	4618      	mov	r0, r3
 800bfe6:	370c      	adds	r7, #12
 800bfe8:	46bd      	mov	sp, r7
 800bfea:	bc80      	pop	{r7}
 800bfec:	4770      	bx	lr
 800bfee:	bf00      	nop
 800bff0:	20000054 	.word	0x20000054

0800bff4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800bff4:	b480      	push	{r7}
 800bff6:	b083      	sub	sp, #12
 800bff8:	af00      	add	r7, sp, #0
 800bffa:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	2243      	movs	r2, #67	; 0x43
 800c000:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800c002:	4b03      	ldr	r3, [pc, #12]	; (800c010 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800c004:	4618      	mov	r0, r3
 800c006:	370c      	adds	r7, #12
 800c008:	46bd      	mov	sp, r7
 800c00a:	bc80      	pop	{r7}
 800c00c:	4770      	bx	lr
 800c00e:	bf00      	nop
 800c010:	200000dc 	.word	0x200000dc

0800c014 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800c014:	b480      	push	{r7}
 800c016:	b083      	sub	sp, #12
 800c018:	af00      	add	r7, sp, #0
 800c01a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 800c01c:	687b      	ldr	r3, [r7, #4]
 800c01e:	220a      	movs	r2, #10
 800c020:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800c022:	4b03      	ldr	r3, [pc, #12]	; (800c030 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800c024:	4618      	mov	r0, r3
 800c026:	370c      	adds	r7, #12
 800c028:	46bd      	mov	sp, r7
 800c02a:	bc80      	pop	{r7}
 800c02c:	4770      	bx	lr
 800c02e:	bf00      	nop
 800c030:	20000010 	.word	0x20000010

0800c034 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 800c034:	b480      	push	{r7}
 800c036:	b085      	sub	sp, #20
 800c038:	af00      	add	r7, sp, #0
 800c03a:	6078      	str	r0, [r7, #4]
 800c03c:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800c03e:	2302      	movs	r3, #2
 800c040:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 800c042:	683b      	ldr	r3, [r7, #0]
 800c044:	2b00      	cmp	r3, #0
 800c046:	d005      	beq.n	800c054 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 800c048:	687b      	ldr	r3, [r7, #4]
 800c04a:	683a      	ldr	r2, [r7, #0]
 800c04c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 800c050:	2300      	movs	r3, #0
 800c052:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800c054:	7bfb      	ldrb	r3, [r7, #15]
}
 800c056:	4618      	mov	r0, r3
 800c058:	3714      	adds	r7, #20
 800c05a:	46bd      	mov	sp, r7
 800c05c:	bc80      	pop	{r7}
 800c05e:	4770      	bx	lr

0800c060 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 800c060:	b480      	push	{r7}
 800c062:	b087      	sub	sp, #28
 800c064:	af00      	add	r7, sp, #0
 800c066:	60f8      	str	r0, [r7, #12]
 800c068:	60b9      	str	r1, [r7, #8]
 800c06a:	4613      	mov	r3, r2
 800c06c:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800c06e:	68fb      	ldr	r3, [r7, #12]
 800c070:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c074:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800c076:	697b      	ldr	r3, [r7, #20]
 800c078:	68ba      	ldr	r2, [r7, #8]
 800c07a:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800c07e:	88fa      	ldrh	r2, [r7, #6]
 800c080:	697b      	ldr	r3, [r7, #20]
 800c082:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 800c086:	2300      	movs	r3, #0
}
 800c088:	4618      	mov	r0, r3
 800c08a:	371c      	adds	r7, #28
 800c08c:	46bd      	mov	sp, r7
 800c08e:	bc80      	pop	{r7}
 800c090:	4770      	bx	lr

0800c092 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 800c092:	b480      	push	{r7}
 800c094:	b085      	sub	sp, #20
 800c096:	af00      	add	r7, sp, #0
 800c098:	6078      	str	r0, [r7, #4]
 800c09a:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c0a2:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800c0a4:	68fb      	ldr	r3, [r7, #12]
 800c0a6:	683a      	ldr	r2, [r7, #0]
 800c0a8:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 800c0ac:	2300      	movs	r3, #0
}
 800c0ae:	4618      	mov	r0, r3
 800c0b0:	3714      	adds	r7, #20
 800c0b2:	46bd      	mov	sp, r7
 800c0b4:	bc80      	pop	{r7}
 800c0b6:	4770      	bx	lr

0800c0b8 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800c0b8:	b580      	push	{r7, lr}
 800c0ba:	b084      	sub	sp, #16
 800c0bc:	af00      	add	r7, sp, #0
 800c0be:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c0c6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 800c0c8:	687b      	ldr	r3, [r7, #4]
 800c0ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c0ce:	2b00      	cmp	r3, #0
 800c0d0:	d01c      	beq.n	800c10c <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 800c0d2:	68fb      	ldr	r3, [r7, #12]
 800c0d4:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800c0d8:	2b00      	cmp	r3, #0
 800c0da:	d115      	bne.n	800c108 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 800c0dc:	68fb      	ldr	r3, [r7, #12]
 800c0de:	2201      	movs	r2, #1
 800c0e0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800c0e4:	68fb      	ldr	r3, [r7, #12]
 800c0e6:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800c0ee:	68fb      	ldr	r3, [r7, #12]
 800c0f0:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 800c0f4:	68fb      	ldr	r3, [r7, #12]
 800c0f6:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800c0fa:	b29b      	uxth	r3, r3
 800c0fc:	2181      	movs	r1, #129	; 0x81
 800c0fe:	6878      	ldr	r0, [r7, #4]
 800c100:	f002 fb40 	bl	800e784 <USBD_LL_Transmit>

      return USBD_OK;
 800c104:	2300      	movs	r3, #0
 800c106:	e002      	b.n	800c10e <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 800c108:	2301      	movs	r3, #1
 800c10a:	e000      	b.n	800c10e <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 800c10c:	2302      	movs	r3, #2
  }
}
 800c10e:	4618      	mov	r0, r3
 800c110:	3710      	adds	r7, #16
 800c112:	46bd      	mov	sp, r7
 800c114:	bd80      	pop	{r7, pc}

0800c116 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800c116:	b580      	push	{r7, lr}
 800c118:	b084      	sub	sp, #16
 800c11a:	af00      	add	r7, sp, #0
 800c11c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800c11e:	687b      	ldr	r3, [r7, #4]
 800c120:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c124:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 800c126:	687b      	ldr	r3, [r7, #4]
 800c128:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c12c:	2b00      	cmp	r3, #0
 800c12e:	d017      	beq.n	800c160 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	7c1b      	ldrb	r3, [r3, #16]
 800c134:	2b00      	cmp	r3, #0
 800c136:	d109      	bne.n	800c14c <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800c138:	68fb      	ldr	r3, [r7, #12]
 800c13a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800c13e:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c142:	2101      	movs	r1, #1
 800c144:	6878      	ldr	r0, [r7, #4]
 800c146:	f002 fb40 	bl	800e7ca <USBD_LL_PrepareReceive>
 800c14a:	e007      	b.n	800c15c <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800c14c:	68fb      	ldr	r3, [r7, #12]
 800c14e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800c152:	2340      	movs	r3, #64	; 0x40
 800c154:	2101      	movs	r1, #1
 800c156:	6878      	ldr	r0, [r7, #4]
 800c158:	f002 fb37 	bl	800e7ca <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800c15c:	2300      	movs	r3, #0
 800c15e:	e000      	b.n	800c162 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 800c160:	2302      	movs	r3, #2
  }
}
 800c162:	4618      	mov	r0, r3
 800c164:	3710      	adds	r7, #16
 800c166:	46bd      	mov	sp, r7
 800c168:	bd80      	pop	{r7, pc}

0800c16a <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800c16a:	b580      	push	{r7, lr}
 800c16c:	b084      	sub	sp, #16
 800c16e:	af00      	add	r7, sp, #0
 800c170:	60f8      	str	r0, [r7, #12]
 800c172:	60b9      	str	r1, [r7, #8]
 800c174:	4613      	mov	r3, r2
 800c176:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800c178:	68fb      	ldr	r3, [r7, #12]
 800c17a:	2b00      	cmp	r3, #0
 800c17c:	d101      	bne.n	800c182 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800c17e:	2302      	movs	r3, #2
 800c180:	e01a      	b.n	800c1b8 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 800c182:	68fb      	ldr	r3, [r7, #12]
 800c184:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c188:	2b00      	cmp	r3, #0
 800c18a:	d003      	beq.n	800c194 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800c18c:	68fb      	ldr	r3, [r7, #12]
 800c18e:	2200      	movs	r2, #0
 800c190:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800c194:	68bb      	ldr	r3, [r7, #8]
 800c196:	2b00      	cmp	r3, #0
 800c198:	d003      	beq.n	800c1a2 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800c19a:	68fb      	ldr	r3, [r7, #12]
 800c19c:	68ba      	ldr	r2, [r7, #8]
 800c19e:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c1a2:	68fb      	ldr	r3, [r7, #12]
 800c1a4:	2201      	movs	r2, #1
 800c1a6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800c1aa:	68fb      	ldr	r3, [r7, #12]
 800c1ac:	79fa      	ldrb	r2, [r7, #7]
 800c1ae:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800c1b0:	68f8      	ldr	r0, [r7, #12]
 800c1b2:	f002 f9b5 	bl	800e520 <USBD_LL_Init>

  return USBD_OK;
 800c1b6:	2300      	movs	r3, #0
}
 800c1b8:	4618      	mov	r0, r3
 800c1ba:	3710      	adds	r7, #16
 800c1bc:	46bd      	mov	sp, r7
 800c1be:	bd80      	pop	{r7, pc}

0800c1c0 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800c1c0:	b480      	push	{r7}
 800c1c2:	b085      	sub	sp, #20
 800c1c4:	af00      	add	r7, sp, #0
 800c1c6:	6078      	str	r0, [r7, #4]
 800c1c8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 800c1ca:	2300      	movs	r3, #0
 800c1cc:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 800c1ce:	683b      	ldr	r3, [r7, #0]
 800c1d0:	2b00      	cmp	r3, #0
 800c1d2:	d006      	beq.n	800c1e2 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	683a      	ldr	r2, [r7, #0]
 800c1d8:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 800c1dc:	2300      	movs	r3, #0
 800c1de:	73fb      	strb	r3, [r7, #15]
 800c1e0:	e001      	b.n	800c1e6 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800c1e2:	2302      	movs	r3, #2
 800c1e4:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800c1e6:	7bfb      	ldrb	r3, [r7, #15]
}
 800c1e8:	4618      	mov	r0, r3
 800c1ea:	3714      	adds	r7, #20
 800c1ec:	46bd      	mov	sp, r7
 800c1ee:	bc80      	pop	{r7}
 800c1f0:	4770      	bx	lr

0800c1f2 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800c1f2:	b580      	push	{r7, lr}
 800c1f4:	b082      	sub	sp, #8
 800c1f6:	af00      	add	r7, sp, #0
 800c1f8:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800c1fa:	6878      	ldr	r0, [r7, #4]
 800c1fc:	f002 f9da 	bl	800e5b4 <USBD_LL_Start>

  return USBD_OK;
 800c200:	2300      	movs	r3, #0
}
 800c202:	4618      	mov	r0, r3
 800c204:	3708      	adds	r7, #8
 800c206:	46bd      	mov	sp, r7
 800c208:	bd80      	pop	{r7, pc}

0800c20a <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800c20a:	b480      	push	{r7}
 800c20c:	b083      	sub	sp, #12
 800c20e:	af00      	add	r7, sp, #0
 800c210:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800c212:	2300      	movs	r3, #0
}
 800c214:	4618      	mov	r0, r3
 800c216:	370c      	adds	r7, #12
 800c218:	46bd      	mov	sp, r7
 800c21a:	bc80      	pop	{r7}
 800c21c:	4770      	bx	lr

0800c21e <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800c21e:	b580      	push	{r7, lr}
 800c220:	b084      	sub	sp, #16
 800c222:	af00      	add	r7, sp, #0
 800c224:	6078      	str	r0, [r7, #4]
 800c226:	460b      	mov	r3, r1
 800c228:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800c22a:	2302      	movs	r3, #2
 800c22c:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800c22e:	687b      	ldr	r3, [r7, #4]
 800c230:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c234:	2b00      	cmp	r3, #0
 800c236:	d00c      	beq.n	800c252 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800c238:	687b      	ldr	r3, [r7, #4]
 800c23a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c23e:	681b      	ldr	r3, [r3, #0]
 800c240:	78fa      	ldrb	r2, [r7, #3]
 800c242:	4611      	mov	r1, r2
 800c244:	6878      	ldr	r0, [r7, #4]
 800c246:	4798      	blx	r3
 800c248:	4603      	mov	r3, r0
 800c24a:	2b00      	cmp	r3, #0
 800c24c:	d101      	bne.n	800c252 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800c24e:	2300      	movs	r3, #0
 800c250:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800c252:	7bfb      	ldrb	r3, [r7, #15]
}
 800c254:	4618      	mov	r0, r3
 800c256:	3710      	adds	r7, #16
 800c258:	46bd      	mov	sp, r7
 800c25a:	bd80      	pop	{r7, pc}

0800c25c <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800c25c:	b580      	push	{r7, lr}
 800c25e:	b082      	sub	sp, #8
 800c260:	af00      	add	r7, sp, #0
 800c262:	6078      	str	r0, [r7, #4]
 800c264:	460b      	mov	r3, r1
 800c266:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c26e:	685b      	ldr	r3, [r3, #4]
 800c270:	78fa      	ldrb	r2, [r7, #3]
 800c272:	4611      	mov	r1, r2
 800c274:	6878      	ldr	r0, [r7, #4]
 800c276:	4798      	blx	r3

  return USBD_OK;
 800c278:	2300      	movs	r3, #0
}
 800c27a:	4618      	mov	r0, r3
 800c27c:	3708      	adds	r7, #8
 800c27e:	46bd      	mov	sp, r7
 800c280:	bd80      	pop	{r7, pc}

0800c282 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800c282:	b580      	push	{r7, lr}
 800c284:	b082      	sub	sp, #8
 800c286:	af00      	add	r7, sp, #0
 800c288:	6078      	str	r0, [r7, #4]
 800c28a:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800c292:	6839      	ldr	r1, [r7, #0]
 800c294:	4618      	mov	r0, r3
 800c296:	f000 ff10 	bl	800d0ba <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	2201      	movs	r2, #1
 800c29e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800c2a8:	461a      	mov	r2, r3
 800c2aa:	687b      	ldr	r3, [r7, #4]
 800c2ac:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800c2b6:	f003 031f 	and.w	r3, r3, #31
 800c2ba:	2b02      	cmp	r3, #2
 800c2bc:	d016      	beq.n	800c2ec <USBD_LL_SetupStage+0x6a>
 800c2be:	2b02      	cmp	r3, #2
 800c2c0:	d81c      	bhi.n	800c2fc <USBD_LL_SetupStage+0x7a>
 800c2c2:	2b00      	cmp	r3, #0
 800c2c4:	d002      	beq.n	800c2cc <USBD_LL_SetupStage+0x4a>
 800c2c6:	2b01      	cmp	r3, #1
 800c2c8:	d008      	beq.n	800c2dc <USBD_LL_SetupStage+0x5a>
 800c2ca:	e017      	b.n	800c2fc <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800c2cc:	687b      	ldr	r3, [r7, #4]
 800c2ce:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800c2d2:	4619      	mov	r1, r3
 800c2d4:	6878      	ldr	r0, [r7, #4]
 800c2d6:	f000 fa03 	bl	800c6e0 <USBD_StdDevReq>
      break;
 800c2da:	e01a      	b.n	800c312 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800c2e2:	4619      	mov	r1, r3
 800c2e4:	6878      	ldr	r0, [r7, #4]
 800c2e6:	f000 fa65 	bl	800c7b4 <USBD_StdItfReq>
      break;
 800c2ea:	e012      	b.n	800c312 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800c2ec:	687b      	ldr	r3, [r7, #4]
 800c2ee:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800c2f2:	4619      	mov	r1, r3
 800c2f4:	6878      	ldr	r0, [r7, #4]
 800c2f6:	f000 faa5 	bl	800c844 <USBD_StdEPReq>
      break;
 800c2fa:	e00a      	b.n	800c312 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800c302:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800c306:	b2db      	uxtb	r3, r3
 800c308:	4619      	mov	r1, r3
 800c30a:	6878      	ldr	r0, [r7, #4]
 800c30c:	f002 f9b2 	bl	800e674 <USBD_LL_StallEP>
      break;
 800c310:	bf00      	nop
  }

  return USBD_OK;
 800c312:	2300      	movs	r3, #0
}
 800c314:	4618      	mov	r0, r3
 800c316:	3708      	adds	r7, #8
 800c318:	46bd      	mov	sp, r7
 800c31a:	bd80      	pop	{r7, pc}

0800c31c <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800c31c:	b580      	push	{r7, lr}
 800c31e:	b086      	sub	sp, #24
 800c320:	af00      	add	r7, sp, #0
 800c322:	60f8      	str	r0, [r7, #12]
 800c324:	460b      	mov	r3, r1
 800c326:	607a      	str	r2, [r7, #4]
 800c328:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800c32a:	7afb      	ldrb	r3, [r7, #11]
 800c32c:	2b00      	cmp	r3, #0
 800c32e:	d14b      	bne.n	800c3c8 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800c330:	68fb      	ldr	r3, [r7, #12]
 800c332:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800c336:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800c338:	68fb      	ldr	r3, [r7, #12]
 800c33a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800c33e:	2b03      	cmp	r3, #3
 800c340:	d134      	bne.n	800c3ac <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 800c342:	697b      	ldr	r3, [r7, #20]
 800c344:	68da      	ldr	r2, [r3, #12]
 800c346:	697b      	ldr	r3, [r7, #20]
 800c348:	691b      	ldr	r3, [r3, #16]
 800c34a:	429a      	cmp	r2, r3
 800c34c:	d919      	bls.n	800c382 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800c34e:	697b      	ldr	r3, [r7, #20]
 800c350:	68da      	ldr	r2, [r3, #12]
 800c352:	697b      	ldr	r3, [r7, #20]
 800c354:	691b      	ldr	r3, [r3, #16]
 800c356:	1ad2      	subs	r2, r2, r3
 800c358:	697b      	ldr	r3, [r7, #20]
 800c35a:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800c35c:	697b      	ldr	r3, [r7, #20]
 800c35e:	68da      	ldr	r2, [r3, #12]
 800c360:	697b      	ldr	r3, [r7, #20]
 800c362:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800c364:	429a      	cmp	r2, r3
 800c366:	d203      	bcs.n	800c370 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800c368:	697b      	ldr	r3, [r7, #20]
 800c36a:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 800c36c:	b29b      	uxth	r3, r3
 800c36e:	e002      	b.n	800c376 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800c370:	697b      	ldr	r3, [r7, #20]
 800c372:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800c374:	b29b      	uxth	r3, r3
 800c376:	461a      	mov	r2, r3
 800c378:	6879      	ldr	r1, [r7, #4]
 800c37a:	68f8      	ldr	r0, [r7, #12]
 800c37c:	f000 ff8f 	bl	800d29e <USBD_CtlContinueRx>
 800c380:	e038      	b.n	800c3f4 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800c382:	68fb      	ldr	r3, [r7, #12]
 800c384:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c388:	691b      	ldr	r3, [r3, #16]
 800c38a:	2b00      	cmp	r3, #0
 800c38c:	d00a      	beq.n	800c3a4 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800c38e:	68fb      	ldr	r3, [r7, #12]
 800c390:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800c394:	2b03      	cmp	r3, #3
 800c396:	d105      	bne.n	800c3a4 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800c398:	68fb      	ldr	r3, [r7, #12]
 800c39a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c39e:	691b      	ldr	r3, [r3, #16]
 800c3a0:	68f8      	ldr	r0, [r7, #12]
 800c3a2:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800c3a4:	68f8      	ldr	r0, [r7, #12]
 800c3a6:	f000 ff8c 	bl	800d2c2 <USBD_CtlSendStatus>
 800c3aa:	e023      	b.n	800c3f4 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800c3ac:	68fb      	ldr	r3, [r7, #12]
 800c3ae:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800c3b2:	2b05      	cmp	r3, #5
 800c3b4:	d11e      	bne.n	800c3f4 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800c3b6:	68fb      	ldr	r3, [r7, #12]
 800c3b8:	2200      	movs	r2, #0
 800c3ba:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 800c3be:	2100      	movs	r1, #0
 800c3c0:	68f8      	ldr	r0, [r7, #12]
 800c3c2:	f002 f957 	bl	800e674 <USBD_LL_StallEP>
 800c3c6:	e015      	b.n	800c3f4 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800c3c8:	68fb      	ldr	r3, [r7, #12]
 800c3ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c3ce:	699b      	ldr	r3, [r3, #24]
 800c3d0:	2b00      	cmp	r3, #0
 800c3d2:	d00d      	beq.n	800c3f0 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800c3d4:	68fb      	ldr	r3, [r7, #12]
 800c3d6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800c3da:	2b03      	cmp	r3, #3
 800c3dc:	d108      	bne.n	800c3f0 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800c3de:	68fb      	ldr	r3, [r7, #12]
 800c3e0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c3e4:	699b      	ldr	r3, [r3, #24]
 800c3e6:	7afa      	ldrb	r2, [r7, #11]
 800c3e8:	4611      	mov	r1, r2
 800c3ea:	68f8      	ldr	r0, [r7, #12]
 800c3ec:	4798      	blx	r3
 800c3ee:	e001      	b.n	800c3f4 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800c3f0:	2302      	movs	r3, #2
 800c3f2:	e000      	b.n	800c3f6 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800c3f4:	2300      	movs	r3, #0
}
 800c3f6:	4618      	mov	r0, r3
 800c3f8:	3718      	adds	r7, #24
 800c3fa:	46bd      	mov	sp, r7
 800c3fc:	bd80      	pop	{r7, pc}

0800c3fe <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800c3fe:	b580      	push	{r7, lr}
 800c400:	b086      	sub	sp, #24
 800c402:	af00      	add	r7, sp, #0
 800c404:	60f8      	str	r0, [r7, #12]
 800c406:	460b      	mov	r3, r1
 800c408:	607a      	str	r2, [r7, #4]
 800c40a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800c40c:	7afb      	ldrb	r3, [r7, #11]
 800c40e:	2b00      	cmp	r3, #0
 800c410:	d17f      	bne.n	800c512 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800c412:	68fb      	ldr	r3, [r7, #12]
 800c414:	3314      	adds	r3, #20
 800c416:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800c418:	68fb      	ldr	r3, [r7, #12]
 800c41a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800c41e:	2b02      	cmp	r3, #2
 800c420:	d15c      	bne.n	800c4dc <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 800c422:	697b      	ldr	r3, [r7, #20]
 800c424:	68da      	ldr	r2, [r3, #12]
 800c426:	697b      	ldr	r3, [r7, #20]
 800c428:	691b      	ldr	r3, [r3, #16]
 800c42a:	429a      	cmp	r2, r3
 800c42c:	d915      	bls.n	800c45a <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 800c42e:	697b      	ldr	r3, [r7, #20]
 800c430:	68da      	ldr	r2, [r3, #12]
 800c432:	697b      	ldr	r3, [r7, #20]
 800c434:	691b      	ldr	r3, [r3, #16]
 800c436:	1ad2      	subs	r2, r2, r3
 800c438:	697b      	ldr	r3, [r7, #20]
 800c43a:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800c43c:	697b      	ldr	r3, [r7, #20]
 800c43e:	68db      	ldr	r3, [r3, #12]
 800c440:	b29b      	uxth	r3, r3
 800c442:	461a      	mov	r2, r3
 800c444:	6879      	ldr	r1, [r7, #4]
 800c446:	68f8      	ldr	r0, [r7, #12]
 800c448:	f000 fef9 	bl	800d23e <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c44c:	2300      	movs	r3, #0
 800c44e:	2200      	movs	r2, #0
 800c450:	2100      	movs	r1, #0
 800c452:	68f8      	ldr	r0, [r7, #12]
 800c454:	f002 f9b9 	bl	800e7ca <USBD_LL_PrepareReceive>
 800c458:	e04e      	b.n	800c4f8 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800c45a:	697b      	ldr	r3, [r7, #20]
 800c45c:	689b      	ldr	r3, [r3, #8]
 800c45e:	697a      	ldr	r2, [r7, #20]
 800c460:	6912      	ldr	r2, [r2, #16]
 800c462:	fbb3 f1f2 	udiv	r1, r3, r2
 800c466:	fb02 f201 	mul.w	r2, r2, r1
 800c46a:	1a9b      	subs	r3, r3, r2
 800c46c:	2b00      	cmp	r3, #0
 800c46e:	d11c      	bne.n	800c4aa <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 800c470:	697b      	ldr	r3, [r7, #20]
 800c472:	689a      	ldr	r2, [r3, #8]
 800c474:	697b      	ldr	r3, [r7, #20]
 800c476:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800c478:	429a      	cmp	r2, r3
 800c47a:	d316      	bcc.n	800c4aa <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 800c47c:	697b      	ldr	r3, [r7, #20]
 800c47e:	689a      	ldr	r2, [r3, #8]
 800c480:	68fb      	ldr	r3, [r7, #12]
 800c482:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800c486:	429a      	cmp	r2, r3
 800c488:	d20f      	bcs.n	800c4aa <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800c48a:	2200      	movs	r2, #0
 800c48c:	2100      	movs	r1, #0
 800c48e:	68f8      	ldr	r0, [r7, #12]
 800c490:	f000 fed5 	bl	800d23e <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800c494:	68fb      	ldr	r3, [r7, #12]
 800c496:	2200      	movs	r2, #0
 800c498:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c49c:	2300      	movs	r3, #0
 800c49e:	2200      	movs	r2, #0
 800c4a0:	2100      	movs	r1, #0
 800c4a2:	68f8      	ldr	r0, [r7, #12]
 800c4a4:	f002 f991 	bl	800e7ca <USBD_LL_PrepareReceive>
 800c4a8:	e026      	b.n	800c4f8 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800c4aa:	68fb      	ldr	r3, [r7, #12]
 800c4ac:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c4b0:	68db      	ldr	r3, [r3, #12]
 800c4b2:	2b00      	cmp	r3, #0
 800c4b4:	d00a      	beq.n	800c4cc <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800c4b6:	68fb      	ldr	r3, [r7, #12]
 800c4b8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800c4bc:	2b03      	cmp	r3, #3
 800c4be:	d105      	bne.n	800c4cc <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800c4c0:	68fb      	ldr	r3, [r7, #12]
 800c4c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c4c6:	68db      	ldr	r3, [r3, #12]
 800c4c8:	68f8      	ldr	r0, [r7, #12]
 800c4ca:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800c4cc:	2180      	movs	r1, #128	; 0x80
 800c4ce:	68f8      	ldr	r0, [r7, #12]
 800c4d0:	f002 f8d0 	bl	800e674 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800c4d4:	68f8      	ldr	r0, [r7, #12]
 800c4d6:	f000 ff07 	bl	800d2e8 <USBD_CtlReceiveStatus>
 800c4da:	e00d      	b.n	800c4f8 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800c4dc:	68fb      	ldr	r3, [r7, #12]
 800c4de:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800c4e2:	2b04      	cmp	r3, #4
 800c4e4:	d004      	beq.n	800c4f0 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800c4e6:	68fb      	ldr	r3, [r7, #12]
 800c4e8:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800c4ec:	2b00      	cmp	r3, #0
 800c4ee:	d103      	bne.n	800c4f8 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800c4f0:	2180      	movs	r1, #128	; 0x80
 800c4f2:	68f8      	ldr	r0, [r7, #12]
 800c4f4:	f002 f8be 	bl	800e674 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800c4f8:	68fb      	ldr	r3, [r7, #12]
 800c4fa:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800c4fe:	2b01      	cmp	r3, #1
 800c500:	d11d      	bne.n	800c53e <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800c502:	68f8      	ldr	r0, [r7, #12]
 800c504:	f7ff fe81 	bl	800c20a <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800c508:	68fb      	ldr	r3, [r7, #12]
 800c50a:	2200      	movs	r2, #0
 800c50c:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800c510:	e015      	b.n	800c53e <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800c512:	68fb      	ldr	r3, [r7, #12]
 800c514:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c518:	695b      	ldr	r3, [r3, #20]
 800c51a:	2b00      	cmp	r3, #0
 800c51c:	d00d      	beq.n	800c53a <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800c51e:	68fb      	ldr	r3, [r7, #12]
 800c520:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800c524:	2b03      	cmp	r3, #3
 800c526:	d108      	bne.n	800c53a <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800c528:	68fb      	ldr	r3, [r7, #12]
 800c52a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c52e:	695b      	ldr	r3, [r3, #20]
 800c530:	7afa      	ldrb	r2, [r7, #11]
 800c532:	4611      	mov	r1, r2
 800c534:	68f8      	ldr	r0, [r7, #12]
 800c536:	4798      	blx	r3
 800c538:	e001      	b.n	800c53e <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800c53a:	2302      	movs	r3, #2
 800c53c:	e000      	b.n	800c540 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800c53e:	2300      	movs	r3, #0
}
 800c540:	4618      	mov	r0, r3
 800c542:	3718      	adds	r7, #24
 800c544:	46bd      	mov	sp, r7
 800c546:	bd80      	pop	{r7, pc}

0800c548 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800c548:	b580      	push	{r7, lr}
 800c54a:	b082      	sub	sp, #8
 800c54c:	af00      	add	r7, sp, #0
 800c54e:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c550:	2340      	movs	r3, #64	; 0x40
 800c552:	2200      	movs	r2, #0
 800c554:	2100      	movs	r1, #0
 800c556:	6878      	ldr	r0, [r7, #4]
 800c558:	f002 f847 	bl	800e5ea <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800c55c:	687b      	ldr	r3, [r7, #4]
 800c55e:	2201      	movs	r2, #1
 800c560:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800c564:	687b      	ldr	r3, [r7, #4]
 800c566:	2240      	movs	r2, #64	; 0x40
 800c568:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c56c:	2340      	movs	r3, #64	; 0x40
 800c56e:	2200      	movs	r2, #0
 800c570:	2180      	movs	r1, #128	; 0x80
 800c572:	6878      	ldr	r0, [r7, #4]
 800c574:	f002 f839 	bl	800e5ea <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	2201      	movs	r2, #1
 800c57c:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800c57e:	687b      	ldr	r3, [r7, #4]
 800c580:	2240      	movs	r2, #64	; 0x40
 800c582:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c584:	687b      	ldr	r3, [r7, #4]
 800c586:	2201      	movs	r2, #1
 800c588:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	2200      	movs	r2, #0
 800c590:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800c594:	687b      	ldr	r3, [r7, #4]
 800c596:	2200      	movs	r2, #0
 800c598:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800c59a:	687b      	ldr	r3, [r7, #4]
 800c59c:	2200      	movs	r2, #0
 800c59e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 800c5a2:	687b      	ldr	r3, [r7, #4]
 800c5a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c5a8:	2b00      	cmp	r3, #0
 800c5aa:	d009      	beq.n	800c5c0 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800c5ac:	687b      	ldr	r3, [r7, #4]
 800c5ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c5b2:	685b      	ldr	r3, [r3, #4]
 800c5b4:	687a      	ldr	r2, [r7, #4]
 800c5b6:	6852      	ldr	r2, [r2, #4]
 800c5b8:	b2d2      	uxtb	r2, r2
 800c5ba:	4611      	mov	r1, r2
 800c5bc:	6878      	ldr	r0, [r7, #4]
 800c5be:	4798      	blx	r3
  }

  return USBD_OK;
 800c5c0:	2300      	movs	r3, #0
}
 800c5c2:	4618      	mov	r0, r3
 800c5c4:	3708      	adds	r7, #8
 800c5c6:	46bd      	mov	sp, r7
 800c5c8:	bd80      	pop	{r7, pc}

0800c5ca <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800c5ca:	b480      	push	{r7}
 800c5cc:	b083      	sub	sp, #12
 800c5ce:	af00      	add	r7, sp, #0
 800c5d0:	6078      	str	r0, [r7, #4]
 800c5d2:	460b      	mov	r3, r1
 800c5d4:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	78fa      	ldrb	r2, [r7, #3]
 800c5da:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800c5dc:	2300      	movs	r3, #0
}
 800c5de:	4618      	mov	r0, r3
 800c5e0:	370c      	adds	r7, #12
 800c5e2:	46bd      	mov	sp, r7
 800c5e4:	bc80      	pop	{r7}
 800c5e6:	4770      	bx	lr

0800c5e8 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800c5e8:	b480      	push	{r7}
 800c5ea:	b083      	sub	sp, #12
 800c5ec:	af00      	add	r7, sp, #0
 800c5ee:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800c5f0:	687b      	ldr	r3, [r7, #4]
 800c5f2:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800c5f6:	687b      	ldr	r3, [r7, #4]
 800c5f8:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	2204      	movs	r2, #4
 800c600:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800c604:	2300      	movs	r3, #0
}
 800c606:	4618      	mov	r0, r3
 800c608:	370c      	adds	r7, #12
 800c60a:	46bd      	mov	sp, r7
 800c60c:	bc80      	pop	{r7}
 800c60e:	4770      	bx	lr

0800c610 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800c610:	b480      	push	{r7}
 800c612:	b083      	sub	sp, #12
 800c614:	af00      	add	r7, sp, #0
 800c616:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c61e:	2b04      	cmp	r3, #4
 800c620:	d105      	bne.n	800c62e <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800c622:	687b      	ldr	r3, [r7, #4]
 800c624:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800c628:	687b      	ldr	r3, [r7, #4]
 800c62a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800c62e:	2300      	movs	r3, #0
}
 800c630:	4618      	mov	r0, r3
 800c632:	370c      	adds	r7, #12
 800c634:	46bd      	mov	sp, r7
 800c636:	bc80      	pop	{r7}
 800c638:	4770      	bx	lr

0800c63a <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800c63a:	b580      	push	{r7, lr}
 800c63c:	b082      	sub	sp, #8
 800c63e:	af00      	add	r7, sp, #0
 800c640:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c648:	2b03      	cmp	r3, #3
 800c64a:	d10b      	bne.n	800c664 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800c64c:	687b      	ldr	r3, [r7, #4]
 800c64e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c652:	69db      	ldr	r3, [r3, #28]
 800c654:	2b00      	cmp	r3, #0
 800c656:	d005      	beq.n	800c664 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800c658:	687b      	ldr	r3, [r7, #4]
 800c65a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c65e:	69db      	ldr	r3, [r3, #28]
 800c660:	6878      	ldr	r0, [r7, #4]
 800c662:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800c664:	2300      	movs	r3, #0
}
 800c666:	4618      	mov	r0, r3
 800c668:	3708      	adds	r7, #8
 800c66a:	46bd      	mov	sp, r7
 800c66c:	bd80      	pop	{r7, pc}

0800c66e <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800c66e:	b480      	push	{r7}
 800c670:	b083      	sub	sp, #12
 800c672:	af00      	add	r7, sp, #0
 800c674:	6078      	str	r0, [r7, #4]
 800c676:	460b      	mov	r3, r1
 800c678:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800c67a:	2300      	movs	r3, #0
}
 800c67c:	4618      	mov	r0, r3
 800c67e:	370c      	adds	r7, #12
 800c680:	46bd      	mov	sp, r7
 800c682:	bc80      	pop	{r7}
 800c684:	4770      	bx	lr

0800c686 <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800c686:	b480      	push	{r7}
 800c688:	b083      	sub	sp, #12
 800c68a:	af00      	add	r7, sp, #0
 800c68c:	6078      	str	r0, [r7, #4]
 800c68e:	460b      	mov	r3, r1
 800c690:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800c692:	2300      	movs	r3, #0
}
 800c694:	4618      	mov	r0, r3
 800c696:	370c      	adds	r7, #12
 800c698:	46bd      	mov	sp, r7
 800c69a:	bc80      	pop	{r7}
 800c69c:	4770      	bx	lr

0800c69e <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800c69e:	b480      	push	{r7}
 800c6a0:	b083      	sub	sp, #12
 800c6a2:	af00      	add	r7, sp, #0
 800c6a4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800c6a6:	2300      	movs	r3, #0
}
 800c6a8:	4618      	mov	r0, r3
 800c6aa:	370c      	adds	r7, #12
 800c6ac:	46bd      	mov	sp, r7
 800c6ae:	bc80      	pop	{r7}
 800c6b0:	4770      	bx	lr

0800c6b2 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800c6b2:	b580      	push	{r7, lr}
 800c6b4:	b082      	sub	sp, #8
 800c6b6:	af00      	add	r7, sp, #0
 800c6b8:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	2201      	movs	r2, #1
 800c6be:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800c6c2:	687b      	ldr	r3, [r7, #4]
 800c6c4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c6c8:	685b      	ldr	r3, [r3, #4]
 800c6ca:	687a      	ldr	r2, [r7, #4]
 800c6cc:	6852      	ldr	r2, [r2, #4]
 800c6ce:	b2d2      	uxtb	r2, r2
 800c6d0:	4611      	mov	r1, r2
 800c6d2:	6878      	ldr	r0, [r7, #4]
 800c6d4:	4798      	blx	r3

  return USBD_OK;
 800c6d6:	2300      	movs	r3, #0
}
 800c6d8:	4618      	mov	r0, r3
 800c6da:	3708      	adds	r7, #8
 800c6dc:	46bd      	mov	sp, r7
 800c6de:	bd80      	pop	{r7, pc}

0800c6e0 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 800c6e0:	b580      	push	{r7, lr}
 800c6e2:	b084      	sub	sp, #16
 800c6e4:	af00      	add	r7, sp, #0
 800c6e6:	6078      	str	r0, [r7, #4]
 800c6e8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c6ea:	2300      	movs	r3, #0
 800c6ec:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c6ee:	683b      	ldr	r3, [r7, #0]
 800c6f0:	781b      	ldrb	r3, [r3, #0]
 800c6f2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c6f6:	2b40      	cmp	r3, #64	; 0x40
 800c6f8:	d005      	beq.n	800c706 <USBD_StdDevReq+0x26>
 800c6fa:	2b40      	cmp	r3, #64	; 0x40
 800c6fc:	d84f      	bhi.n	800c79e <USBD_StdDevReq+0xbe>
 800c6fe:	2b00      	cmp	r3, #0
 800c700:	d009      	beq.n	800c716 <USBD_StdDevReq+0x36>
 800c702:	2b20      	cmp	r3, #32
 800c704:	d14b      	bne.n	800c79e <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c70c:	689b      	ldr	r3, [r3, #8]
 800c70e:	6839      	ldr	r1, [r7, #0]
 800c710:	6878      	ldr	r0, [r7, #4]
 800c712:	4798      	blx	r3
      break;
 800c714:	e048      	b.n	800c7a8 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c716:	683b      	ldr	r3, [r7, #0]
 800c718:	785b      	ldrb	r3, [r3, #1]
 800c71a:	2b09      	cmp	r3, #9
 800c71c:	d839      	bhi.n	800c792 <USBD_StdDevReq+0xb2>
 800c71e:	a201      	add	r2, pc, #4	; (adr r2, 800c724 <USBD_StdDevReq+0x44>)
 800c720:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c724:	0800c775 	.word	0x0800c775
 800c728:	0800c789 	.word	0x0800c789
 800c72c:	0800c793 	.word	0x0800c793
 800c730:	0800c77f 	.word	0x0800c77f
 800c734:	0800c793 	.word	0x0800c793
 800c738:	0800c757 	.word	0x0800c757
 800c73c:	0800c74d 	.word	0x0800c74d
 800c740:	0800c793 	.word	0x0800c793
 800c744:	0800c76b 	.word	0x0800c76b
 800c748:	0800c761 	.word	0x0800c761
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800c74c:	6839      	ldr	r1, [r7, #0]
 800c74e:	6878      	ldr	r0, [r7, #4]
 800c750:	f000 f9dc 	bl	800cb0c <USBD_GetDescriptor>
          break;
 800c754:	e022      	b.n	800c79c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800c756:	6839      	ldr	r1, [r7, #0]
 800c758:	6878      	ldr	r0, [r7, #4]
 800c75a:	f000 fb3f 	bl	800cddc <USBD_SetAddress>
          break;
 800c75e:	e01d      	b.n	800c79c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 800c760:	6839      	ldr	r1, [r7, #0]
 800c762:	6878      	ldr	r0, [r7, #4]
 800c764:	f000 fb7e 	bl	800ce64 <USBD_SetConfig>
          break;
 800c768:	e018      	b.n	800c79c <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800c76a:	6839      	ldr	r1, [r7, #0]
 800c76c:	6878      	ldr	r0, [r7, #4]
 800c76e:	f000 fc07 	bl	800cf80 <USBD_GetConfig>
          break;
 800c772:	e013      	b.n	800c79c <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800c774:	6839      	ldr	r1, [r7, #0]
 800c776:	6878      	ldr	r0, [r7, #4]
 800c778:	f000 fc37 	bl	800cfea <USBD_GetStatus>
          break;
 800c77c:	e00e      	b.n	800c79c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800c77e:	6839      	ldr	r1, [r7, #0]
 800c780:	6878      	ldr	r0, [r7, #4]
 800c782:	f000 fc65 	bl	800d050 <USBD_SetFeature>
          break;
 800c786:	e009      	b.n	800c79c <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800c788:	6839      	ldr	r1, [r7, #0]
 800c78a:	6878      	ldr	r0, [r7, #4]
 800c78c:	f000 fc74 	bl	800d078 <USBD_ClrFeature>
          break;
 800c790:	e004      	b.n	800c79c <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 800c792:	6839      	ldr	r1, [r7, #0]
 800c794:	6878      	ldr	r0, [r7, #4]
 800c796:	f000 fccc 	bl	800d132 <USBD_CtlError>
          break;
 800c79a:	bf00      	nop
      }
      break;
 800c79c:	e004      	b.n	800c7a8 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800c79e:	6839      	ldr	r1, [r7, #0]
 800c7a0:	6878      	ldr	r0, [r7, #4]
 800c7a2:	f000 fcc6 	bl	800d132 <USBD_CtlError>
      break;
 800c7a6:	bf00      	nop
  }

  return ret;
 800c7a8:	7bfb      	ldrb	r3, [r7, #15]
}
 800c7aa:	4618      	mov	r0, r3
 800c7ac:	3710      	adds	r7, #16
 800c7ae:	46bd      	mov	sp, r7
 800c7b0:	bd80      	pop	{r7, pc}
 800c7b2:	bf00      	nop

0800c7b4 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800c7b4:	b580      	push	{r7, lr}
 800c7b6:	b084      	sub	sp, #16
 800c7b8:	af00      	add	r7, sp, #0
 800c7ba:	6078      	str	r0, [r7, #4]
 800c7bc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c7be:	2300      	movs	r3, #0
 800c7c0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c7c2:	683b      	ldr	r3, [r7, #0]
 800c7c4:	781b      	ldrb	r3, [r3, #0]
 800c7c6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c7ca:	2b40      	cmp	r3, #64	; 0x40
 800c7cc:	d005      	beq.n	800c7da <USBD_StdItfReq+0x26>
 800c7ce:	2b40      	cmp	r3, #64	; 0x40
 800c7d0:	d82e      	bhi.n	800c830 <USBD_StdItfReq+0x7c>
 800c7d2:	2b00      	cmp	r3, #0
 800c7d4:	d001      	beq.n	800c7da <USBD_StdItfReq+0x26>
 800c7d6:	2b20      	cmp	r3, #32
 800c7d8:	d12a      	bne.n	800c830 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c7e0:	3b01      	subs	r3, #1
 800c7e2:	2b02      	cmp	r3, #2
 800c7e4:	d81d      	bhi.n	800c822 <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800c7e6:	683b      	ldr	r3, [r7, #0]
 800c7e8:	889b      	ldrh	r3, [r3, #4]
 800c7ea:	b2db      	uxtb	r3, r3
 800c7ec:	2b01      	cmp	r3, #1
 800c7ee:	d813      	bhi.n	800c818 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c7f0:	687b      	ldr	r3, [r7, #4]
 800c7f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c7f6:	689b      	ldr	r3, [r3, #8]
 800c7f8:	6839      	ldr	r1, [r7, #0]
 800c7fa:	6878      	ldr	r0, [r7, #4]
 800c7fc:	4798      	blx	r3
 800c7fe:	4603      	mov	r3, r0
 800c800:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800c802:	683b      	ldr	r3, [r7, #0]
 800c804:	88db      	ldrh	r3, [r3, #6]
 800c806:	2b00      	cmp	r3, #0
 800c808:	d110      	bne.n	800c82c <USBD_StdItfReq+0x78>
 800c80a:	7bfb      	ldrb	r3, [r7, #15]
 800c80c:	2b00      	cmp	r3, #0
 800c80e:	d10d      	bne.n	800c82c <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 800c810:	6878      	ldr	r0, [r7, #4]
 800c812:	f000 fd56 	bl	800d2c2 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800c816:	e009      	b.n	800c82c <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 800c818:	6839      	ldr	r1, [r7, #0]
 800c81a:	6878      	ldr	r0, [r7, #4]
 800c81c:	f000 fc89 	bl	800d132 <USBD_CtlError>
          break;
 800c820:	e004      	b.n	800c82c <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 800c822:	6839      	ldr	r1, [r7, #0]
 800c824:	6878      	ldr	r0, [r7, #4]
 800c826:	f000 fc84 	bl	800d132 <USBD_CtlError>
          break;
 800c82a:	e000      	b.n	800c82e <USBD_StdItfReq+0x7a>
          break;
 800c82c:	bf00      	nop
      }
      break;
 800c82e:	e004      	b.n	800c83a <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 800c830:	6839      	ldr	r1, [r7, #0]
 800c832:	6878      	ldr	r0, [r7, #4]
 800c834:	f000 fc7d 	bl	800d132 <USBD_CtlError>
      break;
 800c838:	bf00      	nop
  }

  return USBD_OK;
 800c83a:	2300      	movs	r3, #0
}
 800c83c:	4618      	mov	r0, r3
 800c83e:	3710      	adds	r7, #16
 800c840:	46bd      	mov	sp, r7
 800c842:	bd80      	pop	{r7, pc}

0800c844 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800c844:	b580      	push	{r7, lr}
 800c846:	b084      	sub	sp, #16
 800c848:	af00      	add	r7, sp, #0
 800c84a:	6078      	str	r0, [r7, #4]
 800c84c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800c84e:	2300      	movs	r3, #0
 800c850:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800c852:	683b      	ldr	r3, [r7, #0]
 800c854:	889b      	ldrh	r3, [r3, #4]
 800c856:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c858:	683b      	ldr	r3, [r7, #0]
 800c85a:	781b      	ldrb	r3, [r3, #0]
 800c85c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c860:	2b40      	cmp	r3, #64	; 0x40
 800c862:	d007      	beq.n	800c874 <USBD_StdEPReq+0x30>
 800c864:	2b40      	cmp	r3, #64	; 0x40
 800c866:	f200 8146 	bhi.w	800caf6 <USBD_StdEPReq+0x2b2>
 800c86a:	2b00      	cmp	r3, #0
 800c86c:	d00a      	beq.n	800c884 <USBD_StdEPReq+0x40>
 800c86e:	2b20      	cmp	r3, #32
 800c870:	f040 8141 	bne.w	800caf6 <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800c874:	687b      	ldr	r3, [r7, #4]
 800c876:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c87a:	689b      	ldr	r3, [r3, #8]
 800c87c:	6839      	ldr	r1, [r7, #0]
 800c87e:	6878      	ldr	r0, [r7, #4]
 800c880:	4798      	blx	r3
      break;
 800c882:	e13d      	b.n	800cb00 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800c884:	683b      	ldr	r3, [r7, #0]
 800c886:	781b      	ldrb	r3, [r3, #0]
 800c888:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c88c:	2b20      	cmp	r3, #32
 800c88e:	d10a      	bne.n	800c8a6 <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c890:	687b      	ldr	r3, [r7, #4]
 800c892:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c896:	689b      	ldr	r3, [r3, #8]
 800c898:	6839      	ldr	r1, [r7, #0]
 800c89a:	6878      	ldr	r0, [r7, #4]
 800c89c:	4798      	blx	r3
 800c89e:	4603      	mov	r3, r0
 800c8a0:	73fb      	strb	r3, [r7, #15]

        return ret;
 800c8a2:	7bfb      	ldrb	r3, [r7, #15]
 800c8a4:	e12d      	b.n	800cb02 <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 800c8a6:	683b      	ldr	r3, [r7, #0]
 800c8a8:	785b      	ldrb	r3, [r3, #1]
 800c8aa:	2b03      	cmp	r3, #3
 800c8ac:	d007      	beq.n	800c8be <USBD_StdEPReq+0x7a>
 800c8ae:	2b03      	cmp	r3, #3
 800c8b0:	f300 811b 	bgt.w	800caea <USBD_StdEPReq+0x2a6>
 800c8b4:	2b00      	cmp	r3, #0
 800c8b6:	d072      	beq.n	800c99e <USBD_StdEPReq+0x15a>
 800c8b8:	2b01      	cmp	r3, #1
 800c8ba:	d03a      	beq.n	800c932 <USBD_StdEPReq+0xee>
 800c8bc:	e115      	b.n	800caea <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800c8be:	687b      	ldr	r3, [r7, #4]
 800c8c0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c8c4:	2b02      	cmp	r3, #2
 800c8c6:	d002      	beq.n	800c8ce <USBD_StdEPReq+0x8a>
 800c8c8:	2b03      	cmp	r3, #3
 800c8ca:	d015      	beq.n	800c8f8 <USBD_StdEPReq+0xb4>
 800c8cc:	e02b      	b.n	800c926 <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c8ce:	7bbb      	ldrb	r3, [r7, #14]
 800c8d0:	2b00      	cmp	r3, #0
 800c8d2:	d00c      	beq.n	800c8ee <USBD_StdEPReq+0xaa>
 800c8d4:	7bbb      	ldrb	r3, [r7, #14]
 800c8d6:	2b80      	cmp	r3, #128	; 0x80
 800c8d8:	d009      	beq.n	800c8ee <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800c8da:	7bbb      	ldrb	r3, [r7, #14]
 800c8dc:	4619      	mov	r1, r3
 800c8de:	6878      	ldr	r0, [r7, #4]
 800c8e0:	f001 fec8 	bl	800e674 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800c8e4:	2180      	movs	r1, #128	; 0x80
 800c8e6:	6878      	ldr	r0, [r7, #4]
 800c8e8:	f001 fec4 	bl	800e674 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800c8ec:	e020      	b.n	800c930 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 800c8ee:	6839      	ldr	r1, [r7, #0]
 800c8f0:	6878      	ldr	r0, [r7, #4]
 800c8f2:	f000 fc1e 	bl	800d132 <USBD_CtlError>
              break;
 800c8f6:	e01b      	b.n	800c930 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c8f8:	683b      	ldr	r3, [r7, #0]
 800c8fa:	885b      	ldrh	r3, [r3, #2]
 800c8fc:	2b00      	cmp	r3, #0
 800c8fe:	d10e      	bne.n	800c91e <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 800c900:	7bbb      	ldrb	r3, [r7, #14]
 800c902:	2b00      	cmp	r3, #0
 800c904:	d00b      	beq.n	800c91e <USBD_StdEPReq+0xda>
 800c906:	7bbb      	ldrb	r3, [r7, #14]
 800c908:	2b80      	cmp	r3, #128	; 0x80
 800c90a:	d008      	beq.n	800c91e <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800c90c:	683b      	ldr	r3, [r7, #0]
 800c90e:	88db      	ldrh	r3, [r3, #6]
 800c910:	2b00      	cmp	r3, #0
 800c912:	d104      	bne.n	800c91e <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800c914:	7bbb      	ldrb	r3, [r7, #14]
 800c916:	4619      	mov	r1, r3
 800c918:	6878      	ldr	r0, [r7, #4]
 800c91a:	f001 feab 	bl	800e674 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800c91e:	6878      	ldr	r0, [r7, #4]
 800c920:	f000 fccf 	bl	800d2c2 <USBD_CtlSendStatus>

              break;
 800c924:	e004      	b.n	800c930 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 800c926:	6839      	ldr	r1, [r7, #0]
 800c928:	6878      	ldr	r0, [r7, #4]
 800c92a:	f000 fc02 	bl	800d132 <USBD_CtlError>
              break;
 800c92e:	bf00      	nop
          }
          break;
 800c930:	e0e0      	b.n	800caf4 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800c932:	687b      	ldr	r3, [r7, #4]
 800c934:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c938:	2b02      	cmp	r3, #2
 800c93a:	d002      	beq.n	800c942 <USBD_StdEPReq+0xfe>
 800c93c:	2b03      	cmp	r3, #3
 800c93e:	d015      	beq.n	800c96c <USBD_StdEPReq+0x128>
 800c940:	e026      	b.n	800c990 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c942:	7bbb      	ldrb	r3, [r7, #14]
 800c944:	2b00      	cmp	r3, #0
 800c946:	d00c      	beq.n	800c962 <USBD_StdEPReq+0x11e>
 800c948:	7bbb      	ldrb	r3, [r7, #14]
 800c94a:	2b80      	cmp	r3, #128	; 0x80
 800c94c:	d009      	beq.n	800c962 <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800c94e:	7bbb      	ldrb	r3, [r7, #14]
 800c950:	4619      	mov	r1, r3
 800c952:	6878      	ldr	r0, [r7, #4]
 800c954:	f001 fe8e 	bl	800e674 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800c958:	2180      	movs	r1, #128	; 0x80
 800c95a:	6878      	ldr	r0, [r7, #4]
 800c95c:	f001 fe8a 	bl	800e674 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800c960:	e01c      	b.n	800c99c <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 800c962:	6839      	ldr	r1, [r7, #0]
 800c964:	6878      	ldr	r0, [r7, #4]
 800c966:	f000 fbe4 	bl	800d132 <USBD_CtlError>
              break;
 800c96a:	e017      	b.n	800c99c <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c96c:	683b      	ldr	r3, [r7, #0]
 800c96e:	885b      	ldrh	r3, [r3, #2]
 800c970:	2b00      	cmp	r3, #0
 800c972:	d112      	bne.n	800c99a <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800c974:	7bbb      	ldrb	r3, [r7, #14]
 800c976:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c97a:	2b00      	cmp	r3, #0
 800c97c:	d004      	beq.n	800c988 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800c97e:	7bbb      	ldrb	r3, [r7, #14]
 800c980:	4619      	mov	r1, r3
 800c982:	6878      	ldr	r0, [r7, #4]
 800c984:	f001 fe95 	bl	800e6b2 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800c988:	6878      	ldr	r0, [r7, #4]
 800c98a:	f000 fc9a 	bl	800d2c2 <USBD_CtlSendStatus>
              }
              break;
 800c98e:	e004      	b.n	800c99a <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 800c990:	6839      	ldr	r1, [r7, #0]
 800c992:	6878      	ldr	r0, [r7, #4]
 800c994:	f000 fbcd 	bl	800d132 <USBD_CtlError>
              break;
 800c998:	e000      	b.n	800c99c <USBD_StdEPReq+0x158>
              break;
 800c99a:	bf00      	nop
          }
          break;
 800c99c:	e0aa      	b.n	800caf4 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c9a4:	2b02      	cmp	r3, #2
 800c9a6:	d002      	beq.n	800c9ae <USBD_StdEPReq+0x16a>
 800c9a8:	2b03      	cmp	r3, #3
 800c9aa:	d032      	beq.n	800ca12 <USBD_StdEPReq+0x1ce>
 800c9ac:	e097      	b.n	800cade <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c9ae:	7bbb      	ldrb	r3, [r7, #14]
 800c9b0:	2b00      	cmp	r3, #0
 800c9b2:	d007      	beq.n	800c9c4 <USBD_StdEPReq+0x180>
 800c9b4:	7bbb      	ldrb	r3, [r7, #14]
 800c9b6:	2b80      	cmp	r3, #128	; 0x80
 800c9b8:	d004      	beq.n	800c9c4 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 800c9ba:	6839      	ldr	r1, [r7, #0]
 800c9bc:	6878      	ldr	r0, [r7, #4]
 800c9be:	f000 fbb8 	bl	800d132 <USBD_CtlError>
                break;
 800c9c2:	e091      	b.n	800cae8 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c9c4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c9c8:	2b00      	cmp	r3, #0
 800c9ca:	da0b      	bge.n	800c9e4 <USBD_StdEPReq+0x1a0>
 800c9cc:	7bbb      	ldrb	r3, [r7, #14]
 800c9ce:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800c9d2:	4613      	mov	r3, r2
 800c9d4:	009b      	lsls	r3, r3, #2
 800c9d6:	4413      	add	r3, r2
 800c9d8:	009b      	lsls	r3, r3, #2
 800c9da:	3310      	adds	r3, #16
 800c9dc:	687a      	ldr	r2, [r7, #4]
 800c9de:	4413      	add	r3, r2
 800c9e0:	3304      	adds	r3, #4
 800c9e2:	e00b      	b.n	800c9fc <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800c9e4:	7bbb      	ldrb	r3, [r7, #14]
 800c9e6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c9ea:	4613      	mov	r3, r2
 800c9ec:	009b      	lsls	r3, r3, #2
 800c9ee:	4413      	add	r3, r2
 800c9f0:	009b      	lsls	r3, r3, #2
 800c9f2:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800c9f6:	687a      	ldr	r2, [r7, #4]
 800c9f8:	4413      	add	r3, r2
 800c9fa:	3304      	adds	r3, #4
 800c9fc:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800c9fe:	68bb      	ldr	r3, [r7, #8]
 800ca00:	2200      	movs	r2, #0
 800ca02:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800ca04:	68bb      	ldr	r3, [r7, #8]
 800ca06:	2202      	movs	r2, #2
 800ca08:	4619      	mov	r1, r3
 800ca0a:	6878      	ldr	r0, [r7, #4]
 800ca0c:	f000 fbfb 	bl	800d206 <USBD_CtlSendData>
              break;
 800ca10:	e06a      	b.n	800cae8 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800ca12:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ca16:	2b00      	cmp	r3, #0
 800ca18:	da11      	bge.n	800ca3e <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800ca1a:	7bbb      	ldrb	r3, [r7, #14]
 800ca1c:	f003 020f 	and.w	r2, r3, #15
 800ca20:	6879      	ldr	r1, [r7, #4]
 800ca22:	4613      	mov	r3, r2
 800ca24:	009b      	lsls	r3, r3, #2
 800ca26:	4413      	add	r3, r2
 800ca28:	009b      	lsls	r3, r3, #2
 800ca2a:	440b      	add	r3, r1
 800ca2c:	3318      	adds	r3, #24
 800ca2e:	681b      	ldr	r3, [r3, #0]
 800ca30:	2b00      	cmp	r3, #0
 800ca32:	d117      	bne.n	800ca64 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800ca34:	6839      	ldr	r1, [r7, #0]
 800ca36:	6878      	ldr	r0, [r7, #4]
 800ca38:	f000 fb7b 	bl	800d132 <USBD_CtlError>
                  break;
 800ca3c:	e054      	b.n	800cae8 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800ca3e:	7bbb      	ldrb	r3, [r7, #14]
 800ca40:	f003 020f 	and.w	r2, r3, #15
 800ca44:	6879      	ldr	r1, [r7, #4]
 800ca46:	4613      	mov	r3, r2
 800ca48:	009b      	lsls	r3, r3, #2
 800ca4a:	4413      	add	r3, r2
 800ca4c:	009b      	lsls	r3, r3, #2
 800ca4e:	440b      	add	r3, r1
 800ca50:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 800ca54:	681b      	ldr	r3, [r3, #0]
 800ca56:	2b00      	cmp	r3, #0
 800ca58:	d104      	bne.n	800ca64 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800ca5a:	6839      	ldr	r1, [r7, #0]
 800ca5c:	6878      	ldr	r0, [r7, #4]
 800ca5e:	f000 fb68 	bl	800d132 <USBD_CtlError>
                  break;
 800ca62:	e041      	b.n	800cae8 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ca64:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ca68:	2b00      	cmp	r3, #0
 800ca6a:	da0b      	bge.n	800ca84 <USBD_StdEPReq+0x240>
 800ca6c:	7bbb      	ldrb	r3, [r7, #14]
 800ca6e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ca72:	4613      	mov	r3, r2
 800ca74:	009b      	lsls	r3, r3, #2
 800ca76:	4413      	add	r3, r2
 800ca78:	009b      	lsls	r3, r3, #2
 800ca7a:	3310      	adds	r3, #16
 800ca7c:	687a      	ldr	r2, [r7, #4]
 800ca7e:	4413      	add	r3, r2
 800ca80:	3304      	adds	r3, #4
 800ca82:	e00b      	b.n	800ca9c <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ca84:	7bbb      	ldrb	r3, [r7, #14]
 800ca86:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ca8a:	4613      	mov	r3, r2
 800ca8c:	009b      	lsls	r3, r3, #2
 800ca8e:	4413      	add	r3, r2
 800ca90:	009b      	lsls	r3, r3, #2
 800ca92:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800ca96:	687a      	ldr	r2, [r7, #4]
 800ca98:	4413      	add	r3, r2
 800ca9a:	3304      	adds	r3, #4
 800ca9c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800ca9e:	7bbb      	ldrb	r3, [r7, #14]
 800caa0:	2b00      	cmp	r3, #0
 800caa2:	d002      	beq.n	800caaa <USBD_StdEPReq+0x266>
 800caa4:	7bbb      	ldrb	r3, [r7, #14]
 800caa6:	2b80      	cmp	r3, #128	; 0x80
 800caa8:	d103      	bne.n	800cab2 <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 800caaa:	68bb      	ldr	r3, [r7, #8]
 800caac:	2200      	movs	r2, #0
 800caae:	601a      	str	r2, [r3, #0]
 800cab0:	e00e      	b.n	800cad0 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800cab2:	7bbb      	ldrb	r3, [r7, #14]
 800cab4:	4619      	mov	r1, r3
 800cab6:	6878      	ldr	r0, [r7, #4]
 800cab8:	f001 fe1a 	bl	800e6f0 <USBD_LL_IsStallEP>
 800cabc:	4603      	mov	r3, r0
 800cabe:	2b00      	cmp	r3, #0
 800cac0:	d003      	beq.n	800caca <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 800cac2:	68bb      	ldr	r3, [r7, #8]
 800cac4:	2201      	movs	r2, #1
 800cac6:	601a      	str	r2, [r3, #0]
 800cac8:	e002      	b.n	800cad0 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 800caca:	68bb      	ldr	r3, [r7, #8]
 800cacc:	2200      	movs	r2, #0
 800cace:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800cad0:	68bb      	ldr	r3, [r7, #8]
 800cad2:	2202      	movs	r2, #2
 800cad4:	4619      	mov	r1, r3
 800cad6:	6878      	ldr	r0, [r7, #4]
 800cad8:	f000 fb95 	bl	800d206 <USBD_CtlSendData>
              break;
 800cadc:	e004      	b.n	800cae8 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 800cade:	6839      	ldr	r1, [r7, #0]
 800cae0:	6878      	ldr	r0, [r7, #4]
 800cae2:	f000 fb26 	bl	800d132 <USBD_CtlError>
              break;
 800cae6:	bf00      	nop
          }
          break;
 800cae8:	e004      	b.n	800caf4 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 800caea:	6839      	ldr	r1, [r7, #0]
 800caec:	6878      	ldr	r0, [r7, #4]
 800caee:	f000 fb20 	bl	800d132 <USBD_CtlError>
          break;
 800caf2:	bf00      	nop
      }
      break;
 800caf4:	e004      	b.n	800cb00 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 800caf6:	6839      	ldr	r1, [r7, #0]
 800caf8:	6878      	ldr	r0, [r7, #4]
 800cafa:	f000 fb1a 	bl	800d132 <USBD_CtlError>
      break;
 800cafe:	bf00      	nop
  }

  return ret;
 800cb00:	7bfb      	ldrb	r3, [r7, #15]
}
 800cb02:	4618      	mov	r0, r3
 800cb04:	3710      	adds	r7, #16
 800cb06:	46bd      	mov	sp, r7
 800cb08:	bd80      	pop	{r7, pc}
	...

0800cb0c <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800cb0c:	b580      	push	{r7, lr}
 800cb0e:	b084      	sub	sp, #16
 800cb10:	af00      	add	r7, sp, #0
 800cb12:	6078      	str	r0, [r7, #4]
 800cb14:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800cb16:	2300      	movs	r3, #0
 800cb18:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800cb1a:	2300      	movs	r3, #0
 800cb1c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800cb1e:	2300      	movs	r3, #0
 800cb20:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800cb22:	683b      	ldr	r3, [r7, #0]
 800cb24:	885b      	ldrh	r3, [r3, #2]
 800cb26:	0a1b      	lsrs	r3, r3, #8
 800cb28:	b29b      	uxth	r3, r3
 800cb2a:	3b01      	subs	r3, #1
 800cb2c:	2b06      	cmp	r3, #6
 800cb2e:	f200 8128 	bhi.w	800cd82 <USBD_GetDescriptor+0x276>
 800cb32:	a201      	add	r2, pc, #4	; (adr r2, 800cb38 <USBD_GetDescriptor+0x2c>)
 800cb34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cb38:	0800cb55 	.word	0x0800cb55
 800cb3c:	0800cb6d 	.word	0x0800cb6d
 800cb40:	0800cbad 	.word	0x0800cbad
 800cb44:	0800cd83 	.word	0x0800cd83
 800cb48:	0800cd83 	.word	0x0800cd83
 800cb4c:	0800cd23 	.word	0x0800cd23
 800cb50:	0800cd4f 	.word	0x0800cd4f
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800cb5a:	681b      	ldr	r3, [r3, #0]
 800cb5c:	687a      	ldr	r2, [r7, #4]
 800cb5e:	7c12      	ldrb	r2, [r2, #16]
 800cb60:	f107 0108 	add.w	r1, r7, #8
 800cb64:	4610      	mov	r0, r2
 800cb66:	4798      	blx	r3
 800cb68:	60f8      	str	r0, [r7, #12]
      break;
 800cb6a:	e112      	b.n	800cd92 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800cb6c:	687b      	ldr	r3, [r7, #4]
 800cb6e:	7c1b      	ldrb	r3, [r3, #16]
 800cb70:	2b00      	cmp	r3, #0
 800cb72:	d10d      	bne.n	800cb90 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cb7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cb7c:	f107 0208 	add.w	r2, r7, #8
 800cb80:	4610      	mov	r0, r2
 800cb82:	4798      	blx	r3
 800cb84:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800cb86:	68fb      	ldr	r3, [r7, #12]
 800cb88:	3301      	adds	r3, #1
 800cb8a:	2202      	movs	r2, #2
 800cb8c:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800cb8e:	e100      	b.n	800cd92 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800cb90:	687b      	ldr	r3, [r7, #4]
 800cb92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cb96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cb98:	f107 0208 	add.w	r2, r7, #8
 800cb9c:	4610      	mov	r0, r2
 800cb9e:	4798      	blx	r3
 800cba0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800cba2:	68fb      	ldr	r3, [r7, #12]
 800cba4:	3301      	adds	r3, #1
 800cba6:	2202      	movs	r2, #2
 800cba8:	701a      	strb	r2, [r3, #0]
      break;
 800cbaa:	e0f2      	b.n	800cd92 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800cbac:	683b      	ldr	r3, [r7, #0]
 800cbae:	885b      	ldrh	r3, [r3, #2]
 800cbb0:	b2db      	uxtb	r3, r3
 800cbb2:	2b05      	cmp	r3, #5
 800cbb4:	f200 80ac 	bhi.w	800cd10 <USBD_GetDescriptor+0x204>
 800cbb8:	a201      	add	r2, pc, #4	; (adr r2, 800cbc0 <USBD_GetDescriptor+0xb4>)
 800cbba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cbbe:	bf00      	nop
 800cbc0:	0800cbd9 	.word	0x0800cbd9
 800cbc4:	0800cc0d 	.word	0x0800cc0d
 800cbc8:	0800cc41 	.word	0x0800cc41
 800cbcc:	0800cc75 	.word	0x0800cc75
 800cbd0:	0800cca9 	.word	0x0800cca9
 800cbd4:	0800ccdd 	.word	0x0800ccdd
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800cbde:	685b      	ldr	r3, [r3, #4]
 800cbe0:	2b00      	cmp	r3, #0
 800cbe2:	d00b      	beq.n	800cbfc <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800cbe4:	687b      	ldr	r3, [r7, #4]
 800cbe6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800cbea:	685b      	ldr	r3, [r3, #4]
 800cbec:	687a      	ldr	r2, [r7, #4]
 800cbee:	7c12      	ldrb	r2, [r2, #16]
 800cbf0:	f107 0108 	add.w	r1, r7, #8
 800cbf4:	4610      	mov	r0, r2
 800cbf6:	4798      	blx	r3
 800cbf8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cbfa:	e091      	b.n	800cd20 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800cbfc:	6839      	ldr	r1, [r7, #0]
 800cbfe:	6878      	ldr	r0, [r7, #4]
 800cc00:	f000 fa97 	bl	800d132 <USBD_CtlError>
            err++;
 800cc04:	7afb      	ldrb	r3, [r7, #11]
 800cc06:	3301      	adds	r3, #1
 800cc08:	72fb      	strb	r3, [r7, #11]
          break;
 800cc0a:	e089      	b.n	800cd20 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800cc0c:	687b      	ldr	r3, [r7, #4]
 800cc0e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800cc12:	689b      	ldr	r3, [r3, #8]
 800cc14:	2b00      	cmp	r3, #0
 800cc16:	d00b      	beq.n	800cc30 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800cc18:	687b      	ldr	r3, [r7, #4]
 800cc1a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800cc1e:	689b      	ldr	r3, [r3, #8]
 800cc20:	687a      	ldr	r2, [r7, #4]
 800cc22:	7c12      	ldrb	r2, [r2, #16]
 800cc24:	f107 0108 	add.w	r1, r7, #8
 800cc28:	4610      	mov	r0, r2
 800cc2a:	4798      	blx	r3
 800cc2c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cc2e:	e077      	b.n	800cd20 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800cc30:	6839      	ldr	r1, [r7, #0]
 800cc32:	6878      	ldr	r0, [r7, #4]
 800cc34:	f000 fa7d 	bl	800d132 <USBD_CtlError>
            err++;
 800cc38:	7afb      	ldrb	r3, [r7, #11]
 800cc3a:	3301      	adds	r3, #1
 800cc3c:	72fb      	strb	r3, [r7, #11]
          break;
 800cc3e:	e06f      	b.n	800cd20 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800cc40:	687b      	ldr	r3, [r7, #4]
 800cc42:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800cc46:	68db      	ldr	r3, [r3, #12]
 800cc48:	2b00      	cmp	r3, #0
 800cc4a:	d00b      	beq.n	800cc64 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800cc4c:	687b      	ldr	r3, [r7, #4]
 800cc4e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800cc52:	68db      	ldr	r3, [r3, #12]
 800cc54:	687a      	ldr	r2, [r7, #4]
 800cc56:	7c12      	ldrb	r2, [r2, #16]
 800cc58:	f107 0108 	add.w	r1, r7, #8
 800cc5c:	4610      	mov	r0, r2
 800cc5e:	4798      	blx	r3
 800cc60:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cc62:	e05d      	b.n	800cd20 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800cc64:	6839      	ldr	r1, [r7, #0]
 800cc66:	6878      	ldr	r0, [r7, #4]
 800cc68:	f000 fa63 	bl	800d132 <USBD_CtlError>
            err++;
 800cc6c:	7afb      	ldrb	r3, [r7, #11]
 800cc6e:	3301      	adds	r3, #1
 800cc70:	72fb      	strb	r3, [r7, #11]
          break;
 800cc72:	e055      	b.n	800cd20 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800cc74:	687b      	ldr	r3, [r7, #4]
 800cc76:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800cc7a:	691b      	ldr	r3, [r3, #16]
 800cc7c:	2b00      	cmp	r3, #0
 800cc7e:	d00b      	beq.n	800cc98 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800cc80:	687b      	ldr	r3, [r7, #4]
 800cc82:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800cc86:	691b      	ldr	r3, [r3, #16]
 800cc88:	687a      	ldr	r2, [r7, #4]
 800cc8a:	7c12      	ldrb	r2, [r2, #16]
 800cc8c:	f107 0108 	add.w	r1, r7, #8
 800cc90:	4610      	mov	r0, r2
 800cc92:	4798      	blx	r3
 800cc94:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cc96:	e043      	b.n	800cd20 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800cc98:	6839      	ldr	r1, [r7, #0]
 800cc9a:	6878      	ldr	r0, [r7, #4]
 800cc9c:	f000 fa49 	bl	800d132 <USBD_CtlError>
            err++;
 800cca0:	7afb      	ldrb	r3, [r7, #11]
 800cca2:	3301      	adds	r3, #1
 800cca4:	72fb      	strb	r3, [r7, #11]
          break;
 800cca6:	e03b      	b.n	800cd20 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800cca8:	687b      	ldr	r3, [r7, #4]
 800ccaa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800ccae:	695b      	ldr	r3, [r3, #20]
 800ccb0:	2b00      	cmp	r3, #0
 800ccb2:	d00b      	beq.n	800cccc <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800ccba:	695b      	ldr	r3, [r3, #20]
 800ccbc:	687a      	ldr	r2, [r7, #4]
 800ccbe:	7c12      	ldrb	r2, [r2, #16]
 800ccc0:	f107 0108 	add.w	r1, r7, #8
 800ccc4:	4610      	mov	r0, r2
 800ccc6:	4798      	blx	r3
 800ccc8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ccca:	e029      	b.n	800cd20 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800cccc:	6839      	ldr	r1, [r7, #0]
 800ccce:	6878      	ldr	r0, [r7, #4]
 800ccd0:	f000 fa2f 	bl	800d132 <USBD_CtlError>
            err++;
 800ccd4:	7afb      	ldrb	r3, [r7, #11]
 800ccd6:	3301      	adds	r3, #1
 800ccd8:	72fb      	strb	r3, [r7, #11]
          break;
 800ccda:	e021      	b.n	800cd20 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800cce2:	699b      	ldr	r3, [r3, #24]
 800cce4:	2b00      	cmp	r3, #0
 800cce6:	d00b      	beq.n	800cd00 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800ccee:	699b      	ldr	r3, [r3, #24]
 800ccf0:	687a      	ldr	r2, [r7, #4]
 800ccf2:	7c12      	ldrb	r2, [r2, #16]
 800ccf4:	f107 0108 	add.w	r1, r7, #8
 800ccf8:	4610      	mov	r0, r2
 800ccfa:	4798      	blx	r3
 800ccfc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ccfe:	e00f      	b.n	800cd20 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800cd00:	6839      	ldr	r1, [r7, #0]
 800cd02:	6878      	ldr	r0, [r7, #4]
 800cd04:	f000 fa15 	bl	800d132 <USBD_CtlError>
            err++;
 800cd08:	7afb      	ldrb	r3, [r7, #11]
 800cd0a:	3301      	adds	r3, #1
 800cd0c:	72fb      	strb	r3, [r7, #11]
          break;
 800cd0e:	e007      	b.n	800cd20 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800cd10:	6839      	ldr	r1, [r7, #0]
 800cd12:	6878      	ldr	r0, [r7, #4]
 800cd14:	f000 fa0d 	bl	800d132 <USBD_CtlError>
          err++;
 800cd18:	7afb      	ldrb	r3, [r7, #11]
 800cd1a:	3301      	adds	r3, #1
 800cd1c:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800cd1e:	e038      	b.n	800cd92 <USBD_GetDescriptor+0x286>
 800cd20:	e037      	b.n	800cd92 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800cd22:	687b      	ldr	r3, [r7, #4]
 800cd24:	7c1b      	ldrb	r3, [r3, #16]
 800cd26:	2b00      	cmp	r3, #0
 800cd28:	d109      	bne.n	800cd3e <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800cd2a:	687b      	ldr	r3, [r7, #4]
 800cd2c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cd30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cd32:	f107 0208 	add.w	r2, r7, #8
 800cd36:	4610      	mov	r0, r2
 800cd38:	4798      	blx	r3
 800cd3a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800cd3c:	e029      	b.n	800cd92 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800cd3e:	6839      	ldr	r1, [r7, #0]
 800cd40:	6878      	ldr	r0, [r7, #4]
 800cd42:	f000 f9f6 	bl	800d132 <USBD_CtlError>
        err++;
 800cd46:	7afb      	ldrb	r3, [r7, #11]
 800cd48:	3301      	adds	r3, #1
 800cd4a:	72fb      	strb	r3, [r7, #11]
      break;
 800cd4c:	e021      	b.n	800cd92 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800cd4e:	687b      	ldr	r3, [r7, #4]
 800cd50:	7c1b      	ldrb	r3, [r3, #16]
 800cd52:	2b00      	cmp	r3, #0
 800cd54:	d10d      	bne.n	800cd72 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800cd56:	687b      	ldr	r3, [r7, #4]
 800cd58:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cd5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cd5e:	f107 0208 	add.w	r2, r7, #8
 800cd62:	4610      	mov	r0, r2
 800cd64:	4798      	blx	r3
 800cd66:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800cd68:	68fb      	ldr	r3, [r7, #12]
 800cd6a:	3301      	adds	r3, #1
 800cd6c:	2207      	movs	r2, #7
 800cd6e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800cd70:	e00f      	b.n	800cd92 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800cd72:	6839      	ldr	r1, [r7, #0]
 800cd74:	6878      	ldr	r0, [r7, #4]
 800cd76:	f000 f9dc 	bl	800d132 <USBD_CtlError>
        err++;
 800cd7a:	7afb      	ldrb	r3, [r7, #11]
 800cd7c:	3301      	adds	r3, #1
 800cd7e:	72fb      	strb	r3, [r7, #11]
      break;
 800cd80:	e007      	b.n	800cd92 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800cd82:	6839      	ldr	r1, [r7, #0]
 800cd84:	6878      	ldr	r0, [r7, #4]
 800cd86:	f000 f9d4 	bl	800d132 <USBD_CtlError>
      err++;
 800cd8a:	7afb      	ldrb	r3, [r7, #11]
 800cd8c:	3301      	adds	r3, #1
 800cd8e:	72fb      	strb	r3, [r7, #11]
      break;
 800cd90:	bf00      	nop
  }

  if (err != 0U)
 800cd92:	7afb      	ldrb	r3, [r7, #11]
 800cd94:	2b00      	cmp	r3, #0
 800cd96:	d11c      	bne.n	800cdd2 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800cd98:	893b      	ldrh	r3, [r7, #8]
 800cd9a:	2b00      	cmp	r3, #0
 800cd9c:	d011      	beq.n	800cdc2 <USBD_GetDescriptor+0x2b6>
 800cd9e:	683b      	ldr	r3, [r7, #0]
 800cda0:	88db      	ldrh	r3, [r3, #6]
 800cda2:	2b00      	cmp	r3, #0
 800cda4:	d00d      	beq.n	800cdc2 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800cda6:	683b      	ldr	r3, [r7, #0]
 800cda8:	88da      	ldrh	r2, [r3, #6]
 800cdaa:	893b      	ldrh	r3, [r7, #8]
 800cdac:	4293      	cmp	r3, r2
 800cdae:	bf28      	it	cs
 800cdb0:	4613      	movcs	r3, r2
 800cdb2:	b29b      	uxth	r3, r3
 800cdb4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800cdb6:	893b      	ldrh	r3, [r7, #8]
 800cdb8:	461a      	mov	r2, r3
 800cdba:	68f9      	ldr	r1, [r7, #12]
 800cdbc:	6878      	ldr	r0, [r7, #4]
 800cdbe:	f000 fa22 	bl	800d206 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800cdc2:	683b      	ldr	r3, [r7, #0]
 800cdc4:	88db      	ldrh	r3, [r3, #6]
 800cdc6:	2b00      	cmp	r3, #0
 800cdc8:	d104      	bne.n	800cdd4 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800cdca:	6878      	ldr	r0, [r7, #4]
 800cdcc:	f000 fa79 	bl	800d2c2 <USBD_CtlSendStatus>
 800cdd0:	e000      	b.n	800cdd4 <USBD_GetDescriptor+0x2c8>
    return;
 800cdd2:	bf00      	nop
    }
  }
}
 800cdd4:	3710      	adds	r7, #16
 800cdd6:	46bd      	mov	sp, r7
 800cdd8:	bd80      	pop	{r7, pc}
 800cdda:	bf00      	nop

0800cddc <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800cddc:	b580      	push	{r7, lr}
 800cdde:	b084      	sub	sp, #16
 800cde0:	af00      	add	r7, sp, #0
 800cde2:	6078      	str	r0, [r7, #4]
 800cde4:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800cde6:	683b      	ldr	r3, [r7, #0]
 800cde8:	889b      	ldrh	r3, [r3, #4]
 800cdea:	2b00      	cmp	r3, #0
 800cdec:	d130      	bne.n	800ce50 <USBD_SetAddress+0x74>
 800cdee:	683b      	ldr	r3, [r7, #0]
 800cdf0:	88db      	ldrh	r3, [r3, #6]
 800cdf2:	2b00      	cmp	r3, #0
 800cdf4:	d12c      	bne.n	800ce50 <USBD_SetAddress+0x74>
 800cdf6:	683b      	ldr	r3, [r7, #0]
 800cdf8:	885b      	ldrh	r3, [r3, #2]
 800cdfa:	2b7f      	cmp	r3, #127	; 0x7f
 800cdfc:	d828      	bhi.n	800ce50 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800cdfe:	683b      	ldr	r3, [r7, #0]
 800ce00:	885b      	ldrh	r3, [r3, #2]
 800ce02:	b2db      	uxtb	r3, r3
 800ce04:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ce08:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ce0a:	687b      	ldr	r3, [r7, #4]
 800ce0c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ce10:	2b03      	cmp	r3, #3
 800ce12:	d104      	bne.n	800ce1e <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800ce14:	6839      	ldr	r1, [r7, #0]
 800ce16:	6878      	ldr	r0, [r7, #4]
 800ce18:	f000 f98b 	bl	800d132 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ce1c:	e01d      	b.n	800ce5a <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800ce1e:	687b      	ldr	r3, [r7, #4]
 800ce20:	7bfa      	ldrb	r2, [r7, #15]
 800ce22:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800ce26:	7bfb      	ldrb	r3, [r7, #15]
 800ce28:	4619      	mov	r1, r3
 800ce2a:	6878      	ldr	r0, [r7, #4]
 800ce2c:	f001 fc8b 	bl	800e746 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800ce30:	6878      	ldr	r0, [r7, #4]
 800ce32:	f000 fa46 	bl	800d2c2 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800ce36:	7bfb      	ldrb	r3, [r7, #15]
 800ce38:	2b00      	cmp	r3, #0
 800ce3a:	d004      	beq.n	800ce46 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800ce3c:	687b      	ldr	r3, [r7, #4]
 800ce3e:	2202      	movs	r2, #2
 800ce40:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ce44:	e009      	b.n	800ce5a <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800ce46:	687b      	ldr	r3, [r7, #4]
 800ce48:	2201      	movs	r2, #1
 800ce4a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ce4e:	e004      	b.n	800ce5a <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800ce50:	6839      	ldr	r1, [r7, #0]
 800ce52:	6878      	ldr	r0, [r7, #4]
 800ce54:	f000 f96d 	bl	800d132 <USBD_CtlError>
  }
}
 800ce58:	bf00      	nop
 800ce5a:	bf00      	nop
 800ce5c:	3710      	adds	r7, #16
 800ce5e:	46bd      	mov	sp, r7
 800ce60:	bd80      	pop	{r7, pc}
	...

0800ce64 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ce64:	b580      	push	{r7, lr}
 800ce66:	b082      	sub	sp, #8
 800ce68:	af00      	add	r7, sp, #0
 800ce6a:	6078      	str	r0, [r7, #4]
 800ce6c:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800ce6e:	683b      	ldr	r3, [r7, #0]
 800ce70:	885b      	ldrh	r3, [r3, #2]
 800ce72:	b2da      	uxtb	r2, r3
 800ce74:	4b41      	ldr	r3, [pc, #260]	; (800cf7c <USBD_SetConfig+0x118>)
 800ce76:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800ce78:	4b40      	ldr	r3, [pc, #256]	; (800cf7c <USBD_SetConfig+0x118>)
 800ce7a:	781b      	ldrb	r3, [r3, #0]
 800ce7c:	2b01      	cmp	r3, #1
 800ce7e:	d904      	bls.n	800ce8a <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800ce80:	6839      	ldr	r1, [r7, #0]
 800ce82:	6878      	ldr	r0, [r7, #4]
 800ce84:	f000 f955 	bl	800d132 <USBD_CtlError>
 800ce88:	e075      	b.n	800cf76 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800ce8a:	687b      	ldr	r3, [r7, #4]
 800ce8c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ce90:	2b02      	cmp	r3, #2
 800ce92:	d002      	beq.n	800ce9a <USBD_SetConfig+0x36>
 800ce94:	2b03      	cmp	r3, #3
 800ce96:	d023      	beq.n	800cee0 <USBD_SetConfig+0x7c>
 800ce98:	e062      	b.n	800cf60 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800ce9a:	4b38      	ldr	r3, [pc, #224]	; (800cf7c <USBD_SetConfig+0x118>)
 800ce9c:	781b      	ldrb	r3, [r3, #0]
 800ce9e:	2b00      	cmp	r3, #0
 800cea0:	d01a      	beq.n	800ced8 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800cea2:	4b36      	ldr	r3, [pc, #216]	; (800cf7c <USBD_SetConfig+0x118>)
 800cea4:	781b      	ldrb	r3, [r3, #0]
 800cea6:	461a      	mov	r2, r3
 800cea8:	687b      	ldr	r3, [r7, #4]
 800ceaa:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800ceac:	687b      	ldr	r3, [r7, #4]
 800ceae:	2203      	movs	r2, #3
 800ceb0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800ceb4:	4b31      	ldr	r3, [pc, #196]	; (800cf7c <USBD_SetConfig+0x118>)
 800ceb6:	781b      	ldrb	r3, [r3, #0]
 800ceb8:	4619      	mov	r1, r3
 800ceba:	6878      	ldr	r0, [r7, #4]
 800cebc:	f7ff f9af 	bl	800c21e <USBD_SetClassConfig>
 800cec0:	4603      	mov	r3, r0
 800cec2:	2b02      	cmp	r3, #2
 800cec4:	d104      	bne.n	800ced0 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800cec6:	6839      	ldr	r1, [r7, #0]
 800cec8:	6878      	ldr	r0, [r7, #4]
 800ceca:	f000 f932 	bl	800d132 <USBD_CtlError>
            return;
 800cece:	e052      	b.n	800cf76 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 800ced0:	6878      	ldr	r0, [r7, #4]
 800ced2:	f000 f9f6 	bl	800d2c2 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800ced6:	e04e      	b.n	800cf76 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800ced8:	6878      	ldr	r0, [r7, #4]
 800ceda:	f000 f9f2 	bl	800d2c2 <USBD_CtlSendStatus>
        break;
 800cede:	e04a      	b.n	800cf76 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800cee0:	4b26      	ldr	r3, [pc, #152]	; (800cf7c <USBD_SetConfig+0x118>)
 800cee2:	781b      	ldrb	r3, [r3, #0]
 800cee4:	2b00      	cmp	r3, #0
 800cee6:	d112      	bne.n	800cf0e <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800cee8:	687b      	ldr	r3, [r7, #4]
 800ceea:	2202      	movs	r2, #2
 800ceec:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 800cef0:	4b22      	ldr	r3, [pc, #136]	; (800cf7c <USBD_SetConfig+0x118>)
 800cef2:	781b      	ldrb	r3, [r3, #0]
 800cef4:	461a      	mov	r2, r3
 800cef6:	687b      	ldr	r3, [r7, #4]
 800cef8:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800cefa:	4b20      	ldr	r3, [pc, #128]	; (800cf7c <USBD_SetConfig+0x118>)
 800cefc:	781b      	ldrb	r3, [r3, #0]
 800cefe:	4619      	mov	r1, r3
 800cf00:	6878      	ldr	r0, [r7, #4]
 800cf02:	f7ff f9ab 	bl	800c25c <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800cf06:	6878      	ldr	r0, [r7, #4]
 800cf08:	f000 f9db 	bl	800d2c2 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800cf0c:	e033      	b.n	800cf76 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800cf0e:	4b1b      	ldr	r3, [pc, #108]	; (800cf7c <USBD_SetConfig+0x118>)
 800cf10:	781b      	ldrb	r3, [r3, #0]
 800cf12:	461a      	mov	r2, r3
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	685b      	ldr	r3, [r3, #4]
 800cf18:	429a      	cmp	r2, r3
 800cf1a:	d01d      	beq.n	800cf58 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	685b      	ldr	r3, [r3, #4]
 800cf20:	b2db      	uxtb	r3, r3
 800cf22:	4619      	mov	r1, r3
 800cf24:	6878      	ldr	r0, [r7, #4]
 800cf26:	f7ff f999 	bl	800c25c <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800cf2a:	4b14      	ldr	r3, [pc, #80]	; (800cf7c <USBD_SetConfig+0x118>)
 800cf2c:	781b      	ldrb	r3, [r3, #0]
 800cf2e:	461a      	mov	r2, r3
 800cf30:	687b      	ldr	r3, [r7, #4]
 800cf32:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800cf34:	4b11      	ldr	r3, [pc, #68]	; (800cf7c <USBD_SetConfig+0x118>)
 800cf36:	781b      	ldrb	r3, [r3, #0]
 800cf38:	4619      	mov	r1, r3
 800cf3a:	6878      	ldr	r0, [r7, #4]
 800cf3c:	f7ff f96f 	bl	800c21e <USBD_SetClassConfig>
 800cf40:	4603      	mov	r3, r0
 800cf42:	2b02      	cmp	r3, #2
 800cf44:	d104      	bne.n	800cf50 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800cf46:	6839      	ldr	r1, [r7, #0]
 800cf48:	6878      	ldr	r0, [r7, #4]
 800cf4a:	f000 f8f2 	bl	800d132 <USBD_CtlError>
            return;
 800cf4e:	e012      	b.n	800cf76 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800cf50:	6878      	ldr	r0, [r7, #4]
 800cf52:	f000 f9b6 	bl	800d2c2 <USBD_CtlSendStatus>
        break;
 800cf56:	e00e      	b.n	800cf76 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800cf58:	6878      	ldr	r0, [r7, #4]
 800cf5a:	f000 f9b2 	bl	800d2c2 <USBD_CtlSendStatus>
        break;
 800cf5e:	e00a      	b.n	800cf76 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800cf60:	6839      	ldr	r1, [r7, #0]
 800cf62:	6878      	ldr	r0, [r7, #4]
 800cf64:	f000 f8e5 	bl	800d132 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800cf68:	4b04      	ldr	r3, [pc, #16]	; (800cf7c <USBD_SetConfig+0x118>)
 800cf6a:	781b      	ldrb	r3, [r3, #0]
 800cf6c:	4619      	mov	r1, r3
 800cf6e:	6878      	ldr	r0, [r7, #4]
 800cf70:	f7ff f974 	bl	800c25c <USBD_ClrClassConfig>
        break;
 800cf74:	bf00      	nop
    }
  }
}
 800cf76:	3708      	adds	r7, #8
 800cf78:	46bd      	mov	sp, r7
 800cf7a:	bd80      	pop	{r7, pc}
 800cf7c:	20000560 	.word	0x20000560

0800cf80 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cf80:	b580      	push	{r7, lr}
 800cf82:	b082      	sub	sp, #8
 800cf84:	af00      	add	r7, sp, #0
 800cf86:	6078      	str	r0, [r7, #4]
 800cf88:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800cf8a:	683b      	ldr	r3, [r7, #0]
 800cf8c:	88db      	ldrh	r3, [r3, #6]
 800cf8e:	2b01      	cmp	r3, #1
 800cf90:	d004      	beq.n	800cf9c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800cf92:	6839      	ldr	r1, [r7, #0]
 800cf94:	6878      	ldr	r0, [r7, #4]
 800cf96:	f000 f8cc 	bl	800d132 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800cf9a:	e022      	b.n	800cfe2 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cfa2:	2b02      	cmp	r3, #2
 800cfa4:	dc02      	bgt.n	800cfac <USBD_GetConfig+0x2c>
 800cfa6:	2b00      	cmp	r3, #0
 800cfa8:	dc03      	bgt.n	800cfb2 <USBD_GetConfig+0x32>
 800cfaa:	e015      	b.n	800cfd8 <USBD_GetConfig+0x58>
 800cfac:	2b03      	cmp	r3, #3
 800cfae:	d00b      	beq.n	800cfc8 <USBD_GetConfig+0x48>
 800cfb0:	e012      	b.n	800cfd8 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 800cfb2:	687b      	ldr	r3, [r7, #4]
 800cfb4:	2200      	movs	r2, #0
 800cfb6:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800cfb8:	687b      	ldr	r3, [r7, #4]
 800cfba:	3308      	adds	r3, #8
 800cfbc:	2201      	movs	r2, #1
 800cfbe:	4619      	mov	r1, r3
 800cfc0:	6878      	ldr	r0, [r7, #4]
 800cfc2:	f000 f920 	bl	800d206 <USBD_CtlSendData>
        break;
 800cfc6:	e00c      	b.n	800cfe2 <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800cfc8:	687b      	ldr	r3, [r7, #4]
 800cfca:	3304      	adds	r3, #4
 800cfcc:	2201      	movs	r2, #1
 800cfce:	4619      	mov	r1, r3
 800cfd0:	6878      	ldr	r0, [r7, #4]
 800cfd2:	f000 f918 	bl	800d206 <USBD_CtlSendData>
        break;
 800cfd6:	e004      	b.n	800cfe2 <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 800cfd8:	6839      	ldr	r1, [r7, #0]
 800cfda:	6878      	ldr	r0, [r7, #4]
 800cfdc:	f000 f8a9 	bl	800d132 <USBD_CtlError>
        break;
 800cfe0:	bf00      	nop
}
 800cfe2:	bf00      	nop
 800cfe4:	3708      	adds	r7, #8
 800cfe6:	46bd      	mov	sp, r7
 800cfe8:	bd80      	pop	{r7, pc}

0800cfea <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cfea:	b580      	push	{r7, lr}
 800cfec:	b082      	sub	sp, #8
 800cfee:	af00      	add	r7, sp, #0
 800cff0:	6078      	str	r0, [r7, #4]
 800cff2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cffa:	3b01      	subs	r3, #1
 800cffc:	2b02      	cmp	r3, #2
 800cffe:	d81e      	bhi.n	800d03e <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800d000:	683b      	ldr	r3, [r7, #0]
 800d002:	88db      	ldrh	r3, [r3, #6]
 800d004:	2b02      	cmp	r3, #2
 800d006:	d004      	beq.n	800d012 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800d008:	6839      	ldr	r1, [r7, #0]
 800d00a:	6878      	ldr	r0, [r7, #4]
 800d00c:	f000 f891 	bl	800d132 <USBD_CtlError>
        break;
 800d010:	e01a      	b.n	800d048 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800d012:	687b      	ldr	r3, [r7, #4]
 800d014:	2201      	movs	r2, #1
 800d016:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800d018:	687b      	ldr	r3, [r7, #4]
 800d01a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800d01e:	2b00      	cmp	r3, #0
 800d020:	d005      	beq.n	800d02e <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800d022:	687b      	ldr	r3, [r7, #4]
 800d024:	68db      	ldr	r3, [r3, #12]
 800d026:	f043 0202 	orr.w	r2, r3, #2
 800d02a:	687b      	ldr	r3, [r7, #4]
 800d02c:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800d02e:	687b      	ldr	r3, [r7, #4]
 800d030:	330c      	adds	r3, #12
 800d032:	2202      	movs	r2, #2
 800d034:	4619      	mov	r1, r3
 800d036:	6878      	ldr	r0, [r7, #4]
 800d038:	f000 f8e5 	bl	800d206 <USBD_CtlSendData>
      break;
 800d03c:	e004      	b.n	800d048 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800d03e:	6839      	ldr	r1, [r7, #0]
 800d040:	6878      	ldr	r0, [r7, #4]
 800d042:	f000 f876 	bl	800d132 <USBD_CtlError>
      break;
 800d046:	bf00      	nop
  }
}
 800d048:	bf00      	nop
 800d04a:	3708      	adds	r7, #8
 800d04c:	46bd      	mov	sp, r7
 800d04e:	bd80      	pop	{r7, pc}

0800d050 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800d050:	b580      	push	{r7, lr}
 800d052:	b082      	sub	sp, #8
 800d054:	af00      	add	r7, sp, #0
 800d056:	6078      	str	r0, [r7, #4]
 800d058:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800d05a:	683b      	ldr	r3, [r7, #0]
 800d05c:	885b      	ldrh	r3, [r3, #2]
 800d05e:	2b01      	cmp	r3, #1
 800d060:	d106      	bne.n	800d070 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800d062:	687b      	ldr	r3, [r7, #4]
 800d064:	2201      	movs	r2, #1
 800d066:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 800d06a:	6878      	ldr	r0, [r7, #4]
 800d06c:	f000 f929 	bl	800d2c2 <USBD_CtlSendStatus>
  }
}
 800d070:	bf00      	nop
 800d072:	3708      	adds	r7, #8
 800d074:	46bd      	mov	sp, r7
 800d076:	bd80      	pop	{r7, pc}

0800d078 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800d078:	b580      	push	{r7, lr}
 800d07a:	b082      	sub	sp, #8
 800d07c:	af00      	add	r7, sp, #0
 800d07e:	6078      	str	r0, [r7, #4]
 800d080:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800d082:	687b      	ldr	r3, [r7, #4]
 800d084:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d088:	3b01      	subs	r3, #1
 800d08a:	2b02      	cmp	r3, #2
 800d08c:	d80b      	bhi.n	800d0a6 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800d08e:	683b      	ldr	r3, [r7, #0]
 800d090:	885b      	ldrh	r3, [r3, #2]
 800d092:	2b01      	cmp	r3, #1
 800d094:	d10c      	bne.n	800d0b0 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800d096:	687b      	ldr	r3, [r7, #4]
 800d098:	2200      	movs	r2, #0
 800d09a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 800d09e:	6878      	ldr	r0, [r7, #4]
 800d0a0:	f000 f90f 	bl	800d2c2 <USBD_CtlSendStatus>
      }
      break;
 800d0a4:	e004      	b.n	800d0b0 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800d0a6:	6839      	ldr	r1, [r7, #0]
 800d0a8:	6878      	ldr	r0, [r7, #4]
 800d0aa:	f000 f842 	bl	800d132 <USBD_CtlError>
      break;
 800d0ae:	e000      	b.n	800d0b2 <USBD_ClrFeature+0x3a>
      break;
 800d0b0:	bf00      	nop
  }
}
 800d0b2:	bf00      	nop
 800d0b4:	3708      	adds	r7, #8
 800d0b6:	46bd      	mov	sp, r7
 800d0b8:	bd80      	pop	{r7, pc}

0800d0ba <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800d0ba:	b480      	push	{r7}
 800d0bc:	b083      	sub	sp, #12
 800d0be:	af00      	add	r7, sp, #0
 800d0c0:	6078      	str	r0, [r7, #4]
 800d0c2:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800d0c4:	683b      	ldr	r3, [r7, #0]
 800d0c6:	781a      	ldrb	r2, [r3, #0]
 800d0c8:	687b      	ldr	r3, [r7, #4]
 800d0ca:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800d0cc:	683b      	ldr	r3, [r7, #0]
 800d0ce:	785a      	ldrb	r2, [r3, #1]
 800d0d0:	687b      	ldr	r3, [r7, #4]
 800d0d2:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800d0d4:	683b      	ldr	r3, [r7, #0]
 800d0d6:	3302      	adds	r3, #2
 800d0d8:	781b      	ldrb	r3, [r3, #0]
 800d0da:	b29a      	uxth	r2, r3
 800d0dc:	683b      	ldr	r3, [r7, #0]
 800d0de:	3303      	adds	r3, #3
 800d0e0:	781b      	ldrb	r3, [r3, #0]
 800d0e2:	b29b      	uxth	r3, r3
 800d0e4:	021b      	lsls	r3, r3, #8
 800d0e6:	b29b      	uxth	r3, r3
 800d0e8:	4413      	add	r3, r2
 800d0ea:	b29a      	uxth	r2, r3
 800d0ec:	687b      	ldr	r3, [r7, #4]
 800d0ee:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800d0f0:	683b      	ldr	r3, [r7, #0]
 800d0f2:	3304      	adds	r3, #4
 800d0f4:	781b      	ldrb	r3, [r3, #0]
 800d0f6:	b29a      	uxth	r2, r3
 800d0f8:	683b      	ldr	r3, [r7, #0]
 800d0fa:	3305      	adds	r3, #5
 800d0fc:	781b      	ldrb	r3, [r3, #0]
 800d0fe:	b29b      	uxth	r3, r3
 800d100:	021b      	lsls	r3, r3, #8
 800d102:	b29b      	uxth	r3, r3
 800d104:	4413      	add	r3, r2
 800d106:	b29a      	uxth	r2, r3
 800d108:	687b      	ldr	r3, [r7, #4]
 800d10a:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800d10c:	683b      	ldr	r3, [r7, #0]
 800d10e:	3306      	adds	r3, #6
 800d110:	781b      	ldrb	r3, [r3, #0]
 800d112:	b29a      	uxth	r2, r3
 800d114:	683b      	ldr	r3, [r7, #0]
 800d116:	3307      	adds	r3, #7
 800d118:	781b      	ldrb	r3, [r3, #0]
 800d11a:	b29b      	uxth	r3, r3
 800d11c:	021b      	lsls	r3, r3, #8
 800d11e:	b29b      	uxth	r3, r3
 800d120:	4413      	add	r3, r2
 800d122:	b29a      	uxth	r2, r3
 800d124:	687b      	ldr	r3, [r7, #4]
 800d126:	80da      	strh	r2, [r3, #6]

}
 800d128:	bf00      	nop
 800d12a:	370c      	adds	r7, #12
 800d12c:	46bd      	mov	sp, r7
 800d12e:	bc80      	pop	{r7}
 800d130:	4770      	bx	lr

0800d132 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800d132:	b580      	push	{r7, lr}
 800d134:	b082      	sub	sp, #8
 800d136:	af00      	add	r7, sp, #0
 800d138:	6078      	str	r0, [r7, #4]
 800d13a:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800d13c:	2180      	movs	r1, #128	; 0x80
 800d13e:	6878      	ldr	r0, [r7, #4]
 800d140:	f001 fa98 	bl	800e674 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800d144:	2100      	movs	r1, #0
 800d146:	6878      	ldr	r0, [r7, #4]
 800d148:	f001 fa94 	bl	800e674 <USBD_LL_StallEP>
}
 800d14c:	bf00      	nop
 800d14e:	3708      	adds	r7, #8
 800d150:	46bd      	mov	sp, r7
 800d152:	bd80      	pop	{r7, pc}

0800d154 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800d154:	b580      	push	{r7, lr}
 800d156:	b086      	sub	sp, #24
 800d158:	af00      	add	r7, sp, #0
 800d15a:	60f8      	str	r0, [r7, #12]
 800d15c:	60b9      	str	r1, [r7, #8]
 800d15e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800d160:	2300      	movs	r3, #0
 800d162:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800d164:	68fb      	ldr	r3, [r7, #12]
 800d166:	2b00      	cmp	r3, #0
 800d168:	d032      	beq.n	800d1d0 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800d16a:	68f8      	ldr	r0, [r7, #12]
 800d16c:	f000 f834 	bl	800d1d8 <USBD_GetLen>
 800d170:	4603      	mov	r3, r0
 800d172:	3301      	adds	r3, #1
 800d174:	b29b      	uxth	r3, r3
 800d176:	005b      	lsls	r3, r3, #1
 800d178:	b29a      	uxth	r2, r3
 800d17a:	687b      	ldr	r3, [r7, #4]
 800d17c:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800d17e:	7dfb      	ldrb	r3, [r7, #23]
 800d180:	1c5a      	adds	r2, r3, #1
 800d182:	75fa      	strb	r2, [r7, #23]
 800d184:	461a      	mov	r2, r3
 800d186:	68bb      	ldr	r3, [r7, #8]
 800d188:	4413      	add	r3, r2
 800d18a:	687a      	ldr	r2, [r7, #4]
 800d18c:	7812      	ldrb	r2, [r2, #0]
 800d18e:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800d190:	7dfb      	ldrb	r3, [r7, #23]
 800d192:	1c5a      	adds	r2, r3, #1
 800d194:	75fa      	strb	r2, [r7, #23]
 800d196:	461a      	mov	r2, r3
 800d198:	68bb      	ldr	r3, [r7, #8]
 800d19a:	4413      	add	r3, r2
 800d19c:	2203      	movs	r2, #3
 800d19e:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800d1a0:	e012      	b.n	800d1c8 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800d1a2:	68fb      	ldr	r3, [r7, #12]
 800d1a4:	1c5a      	adds	r2, r3, #1
 800d1a6:	60fa      	str	r2, [r7, #12]
 800d1a8:	7dfa      	ldrb	r2, [r7, #23]
 800d1aa:	1c51      	adds	r1, r2, #1
 800d1ac:	75f9      	strb	r1, [r7, #23]
 800d1ae:	4611      	mov	r1, r2
 800d1b0:	68ba      	ldr	r2, [r7, #8]
 800d1b2:	440a      	add	r2, r1
 800d1b4:	781b      	ldrb	r3, [r3, #0]
 800d1b6:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800d1b8:	7dfb      	ldrb	r3, [r7, #23]
 800d1ba:	1c5a      	adds	r2, r3, #1
 800d1bc:	75fa      	strb	r2, [r7, #23]
 800d1be:	461a      	mov	r2, r3
 800d1c0:	68bb      	ldr	r3, [r7, #8]
 800d1c2:	4413      	add	r3, r2
 800d1c4:	2200      	movs	r2, #0
 800d1c6:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800d1c8:	68fb      	ldr	r3, [r7, #12]
 800d1ca:	781b      	ldrb	r3, [r3, #0]
 800d1cc:	2b00      	cmp	r3, #0
 800d1ce:	d1e8      	bne.n	800d1a2 <USBD_GetString+0x4e>
    }
  }
}
 800d1d0:	bf00      	nop
 800d1d2:	3718      	adds	r7, #24
 800d1d4:	46bd      	mov	sp, r7
 800d1d6:	bd80      	pop	{r7, pc}

0800d1d8 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800d1d8:	b480      	push	{r7}
 800d1da:	b085      	sub	sp, #20
 800d1dc:	af00      	add	r7, sp, #0
 800d1de:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800d1e0:	2300      	movs	r3, #0
 800d1e2:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800d1e4:	e005      	b.n	800d1f2 <USBD_GetLen+0x1a>
  {
    len++;
 800d1e6:	7bfb      	ldrb	r3, [r7, #15]
 800d1e8:	3301      	adds	r3, #1
 800d1ea:	73fb      	strb	r3, [r7, #15]
    buf++;
 800d1ec:	687b      	ldr	r3, [r7, #4]
 800d1ee:	3301      	adds	r3, #1
 800d1f0:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800d1f2:	687b      	ldr	r3, [r7, #4]
 800d1f4:	781b      	ldrb	r3, [r3, #0]
 800d1f6:	2b00      	cmp	r3, #0
 800d1f8:	d1f5      	bne.n	800d1e6 <USBD_GetLen+0xe>
  }

  return len;
 800d1fa:	7bfb      	ldrb	r3, [r7, #15]
}
 800d1fc:	4618      	mov	r0, r3
 800d1fe:	3714      	adds	r7, #20
 800d200:	46bd      	mov	sp, r7
 800d202:	bc80      	pop	{r7}
 800d204:	4770      	bx	lr

0800d206 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800d206:	b580      	push	{r7, lr}
 800d208:	b084      	sub	sp, #16
 800d20a:	af00      	add	r7, sp, #0
 800d20c:	60f8      	str	r0, [r7, #12]
 800d20e:	60b9      	str	r1, [r7, #8]
 800d210:	4613      	mov	r3, r2
 800d212:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800d214:	68fb      	ldr	r3, [r7, #12]
 800d216:	2202      	movs	r2, #2
 800d218:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800d21c:	88fa      	ldrh	r2, [r7, #6]
 800d21e:	68fb      	ldr	r3, [r7, #12]
 800d220:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800d222:	88fa      	ldrh	r2, [r7, #6]
 800d224:	68fb      	ldr	r3, [r7, #12]
 800d226:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800d228:	88fb      	ldrh	r3, [r7, #6]
 800d22a:	68ba      	ldr	r2, [r7, #8]
 800d22c:	2100      	movs	r1, #0
 800d22e:	68f8      	ldr	r0, [r7, #12]
 800d230:	f001 faa8 	bl	800e784 <USBD_LL_Transmit>

  return USBD_OK;
 800d234:	2300      	movs	r3, #0
}
 800d236:	4618      	mov	r0, r3
 800d238:	3710      	adds	r7, #16
 800d23a:	46bd      	mov	sp, r7
 800d23c:	bd80      	pop	{r7, pc}

0800d23e <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800d23e:	b580      	push	{r7, lr}
 800d240:	b084      	sub	sp, #16
 800d242:	af00      	add	r7, sp, #0
 800d244:	60f8      	str	r0, [r7, #12]
 800d246:	60b9      	str	r1, [r7, #8]
 800d248:	4613      	mov	r3, r2
 800d24a:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800d24c:	88fb      	ldrh	r3, [r7, #6]
 800d24e:	68ba      	ldr	r2, [r7, #8]
 800d250:	2100      	movs	r1, #0
 800d252:	68f8      	ldr	r0, [r7, #12]
 800d254:	f001 fa96 	bl	800e784 <USBD_LL_Transmit>

  return USBD_OK;
 800d258:	2300      	movs	r3, #0
}
 800d25a:	4618      	mov	r0, r3
 800d25c:	3710      	adds	r7, #16
 800d25e:	46bd      	mov	sp, r7
 800d260:	bd80      	pop	{r7, pc}

0800d262 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800d262:	b580      	push	{r7, lr}
 800d264:	b084      	sub	sp, #16
 800d266:	af00      	add	r7, sp, #0
 800d268:	60f8      	str	r0, [r7, #12]
 800d26a:	60b9      	str	r1, [r7, #8]
 800d26c:	4613      	mov	r3, r2
 800d26e:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800d270:	68fb      	ldr	r3, [r7, #12]
 800d272:	2203      	movs	r2, #3
 800d274:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800d278:	88fa      	ldrh	r2, [r7, #6]
 800d27a:	68fb      	ldr	r3, [r7, #12]
 800d27c:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 800d280:	88fa      	ldrh	r2, [r7, #6]
 800d282:	68fb      	ldr	r3, [r7, #12]
 800d284:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800d288:	88fb      	ldrh	r3, [r7, #6]
 800d28a:	68ba      	ldr	r2, [r7, #8]
 800d28c:	2100      	movs	r1, #0
 800d28e:	68f8      	ldr	r0, [r7, #12]
 800d290:	f001 fa9b 	bl	800e7ca <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d294:	2300      	movs	r3, #0
}
 800d296:	4618      	mov	r0, r3
 800d298:	3710      	adds	r7, #16
 800d29a:	46bd      	mov	sp, r7
 800d29c:	bd80      	pop	{r7, pc}

0800d29e <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800d29e:	b580      	push	{r7, lr}
 800d2a0:	b084      	sub	sp, #16
 800d2a2:	af00      	add	r7, sp, #0
 800d2a4:	60f8      	str	r0, [r7, #12]
 800d2a6:	60b9      	str	r1, [r7, #8]
 800d2a8:	4613      	mov	r3, r2
 800d2aa:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800d2ac:	88fb      	ldrh	r3, [r7, #6]
 800d2ae:	68ba      	ldr	r2, [r7, #8]
 800d2b0:	2100      	movs	r1, #0
 800d2b2:	68f8      	ldr	r0, [r7, #12]
 800d2b4:	f001 fa89 	bl	800e7ca <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d2b8:	2300      	movs	r3, #0
}
 800d2ba:	4618      	mov	r0, r3
 800d2bc:	3710      	adds	r7, #16
 800d2be:	46bd      	mov	sp, r7
 800d2c0:	bd80      	pop	{r7, pc}

0800d2c2 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800d2c2:	b580      	push	{r7, lr}
 800d2c4:	b082      	sub	sp, #8
 800d2c6:	af00      	add	r7, sp, #0
 800d2c8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800d2ca:	687b      	ldr	r3, [r7, #4]
 800d2cc:	2204      	movs	r2, #4
 800d2ce:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800d2d2:	2300      	movs	r3, #0
 800d2d4:	2200      	movs	r2, #0
 800d2d6:	2100      	movs	r1, #0
 800d2d8:	6878      	ldr	r0, [r7, #4]
 800d2da:	f001 fa53 	bl	800e784 <USBD_LL_Transmit>

  return USBD_OK;
 800d2de:	2300      	movs	r3, #0
}
 800d2e0:	4618      	mov	r0, r3
 800d2e2:	3708      	adds	r7, #8
 800d2e4:	46bd      	mov	sp, r7
 800d2e6:	bd80      	pop	{r7, pc}

0800d2e8 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800d2e8:	b580      	push	{r7, lr}
 800d2ea:	b082      	sub	sp, #8
 800d2ec:	af00      	add	r7, sp, #0
 800d2ee:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	2205      	movs	r2, #5
 800d2f4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d2f8:	2300      	movs	r3, #0
 800d2fa:	2200      	movs	r2, #0
 800d2fc:	2100      	movs	r1, #0
 800d2fe:	6878      	ldr	r0, [r7, #4]
 800d300:	f001 fa63 	bl	800e7ca <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d304:	2300      	movs	r3, #0
}
 800d306:	4618      	mov	r0, r3
 800d308:	3708      	adds	r7, #8
 800d30a:	46bd      	mov	sp, r7
 800d30c:	bd80      	pop	{r7, pc}
	...

0800d310 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800d310:	b480      	push	{r7}
 800d312:	b087      	sub	sp, #28
 800d314:	af00      	add	r7, sp, #0
 800d316:	60f8      	str	r0, [r7, #12]
 800d318:	60b9      	str	r1, [r7, #8]
 800d31a:	4613      	mov	r3, r2
 800d31c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800d31e:	2301      	movs	r3, #1
 800d320:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800d322:	2300      	movs	r3, #0
 800d324:	75bb      	strb	r3, [r7, #22]
  
  if(disk.nbr <= _VOLUMES)
 800d326:	4b1e      	ldr	r3, [pc, #120]	; (800d3a0 <FATFS_LinkDriverEx+0x90>)
 800d328:	7a5b      	ldrb	r3, [r3, #9]
 800d32a:	b2db      	uxtb	r3, r3
 800d32c:	2b01      	cmp	r3, #1
 800d32e:	d831      	bhi.n	800d394 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800d330:	4b1b      	ldr	r3, [pc, #108]	; (800d3a0 <FATFS_LinkDriverEx+0x90>)
 800d332:	7a5b      	ldrb	r3, [r3, #9]
 800d334:	b2db      	uxtb	r3, r3
 800d336:	461a      	mov	r2, r3
 800d338:	4b19      	ldr	r3, [pc, #100]	; (800d3a0 <FATFS_LinkDriverEx+0x90>)
 800d33a:	2100      	movs	r1, #0
 800d33c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 800d33e:	4b18      	ldr	r3, [pc, #96]	; (800d3a0 <FATFS_LinkDriverEx+0x90>)
 800d340:	7a5b      	ldrb	r3, [r3, #9]
 800d342:	b2db      	uxtb	r3, r3
 800d344:	4a16      	ldr	r2, [pc, #88]	; (800d3a0 <FATFS_LinkDriverEx+0x90>)
 800d346:	009b      	lsls	r3, r3, #2
 800d348:	4413      	add	r3, r2
 800d34a:	68fa      	ldr	r2, [r7, #12]
 800d34c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;  
 800d34e:	4b14      	ldr	r3, [pc, #80]	; (800d3a0 <FATFS_LinkDriverEx+0x90>)
 800d350:	7a5b      	ldrb	r3, [r3, #9]
 800d352:	b2db      	uxtb	r3, r3
 800d354:	461a      	mov	r2, r3
 800d356:	4b12      	ldr	r3, [pc, #72]	; (800d3a0 <FATFS_LinkDriverEx+0x90>)
 800d358:	4413      	add	r3, r2
 800d35a:	79fa      	ldrb	r2, [r7, #7]
 800d35c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800d35e:	4b10      	ldr	r3, [pc, #64]	; (800d3a0 <FATFS_LinkDriverEx+0x90>)
 800d360:	7a5b      	ldrb	r3, [r3, #9]
 800d362:	b2db      	uxtb	r3, r3
 800d364:	1c5a      	adds	r2, r3, #1
 800d366:	b2d1      	uxtb	r1, r2
 800d368:	4a0d      	ldr	r2, [pc, #52]	; (800d3a0 <FATFS_LinkDriverEx+0x90>)
 800d36a:	7251      	strb	r1, [r2, #9]
 800d36c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800d36e:	7dbb      	ldrb	r3, [r7, #22]
 800d370:	3330      	adds	r3, #48	; 0x30
 800d372:	b2da      	uxtb	r2, r3
 800d374:	68bb      	ldr	r3, [r7, #8]
 800d376:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800d378:	68bb      	ldr	r3, [r7, #8]
 800d37a:	3301      	adds	r3, #1
 800d37c:	223a      	movs	r2, #58	; 0x3a
 800d37e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800d380:	68bb      	ldr	r3, [r7, #8]
 800d382:	3302      	adds	r3, #2
 800d384:	222f      	movs	r2, #47	; 0x2f
 800d386:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800d388:	68bb      	ldr	r3, [r7, #8]
 800d38a:	3303      	adds	r3, #3
 800d38c:	2200      	movs	r2, #0
 800d38e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800d390:	2300      	movs	r3, #0
 800d392:	75fb      	strb	r3, [r7, #23]
  }
  
  return ret;
 800d394:	7dfb      	ldrb	r3, [r7, #23]
}
 800d396:	4618      	mov	r0, r3
 800d398:	371c      	adds	r7, #28
 800d39a:	46bd      	mov	sp, r7
 800d39c:	bc80      	pop	{r7}
 800d39e:	4770      	bx	lr
 800d3a0:	20000564 	.word	0x20000564

0800d3a4 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 800d3a4:	b580      	push	{r7, lr}
 800d3a6:	b082      	sub	sp, #8
 800d3a8:	af00      	add	r7, sp, #0
 800d3aa:	6078      	str	r0, [r7, #4]
 800d3ac:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800d3ae:	2200      	movs	r2, #0
 800d3b0:	6839      	ldr	r1, [r7, #0]
 800d3b2:	6878      	ldr	r0, [r7, #4]
 800d3b4:	f7ff ffac 	bl	800d310 <FATFS_LinkDriverEx>
 800d3b8:	4603      	mov	r3, r0
}
 800d3ba:	4618      	mov	r0, r3
 800d3bc:	3708      	adds	r7, #8
 800d3be:	46bd      	mov	sp, r7
 800d3c0:	bd80      	pop	{r7, pc}
	...

0800d3c4 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used 
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800d3c4:	b580      	push	{r7, lr}
 800d3c6:	b082      	sub	sp, #8
 800d3c8:	af00      	add	r7, sp, #0
 800d3ca:	4603      	mov	r3, r0
 800d3cc:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800d3ce:	4b0b      	ldr	r3, [pc, #44]	; (800d3fc <SD_initialize+0x38>)
 800d3d0:	2201      	movs	r2, #1
 800d3d2:	701a      	strb	r2, [r3, #0]
  
  /* Configure the uSD device */
  if(BSP_SD_Init() == MSD_OK)
 800d3d4:	f7fe fb0a 	bl	800b9ec <BSP_SD_Init>
 800d3d8:	4603      	mov	r3, r0
 800d3da:	2b00      	cmp	r3, #0
 800d3dc:	d107      	bne.n	800d3ee <SD_initialize+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800d3de:	4b07      	ldr	r3, [pc, #28]	; (800d3fc <SD_initialize+0x38>)
 800d3e0:	781b      	ldrb	r3, [r3, #0]
 800d3e2:	b2db      	uxtb	r3, r3
 800d3e4:	f023 0301 	bic.w	r3, r3, #1
 800d3e8:	b2da      	uxtb	r2, r3
 800d3ea:	4b04      	ldr	r3, [pc, #16]	; (800d3fc <SD_initialize+0x38>)
 800d3ec:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800d3ee:	4b03      	ldr	r3, [pc, #12]	; (800d3fc <SD_initialize+0x38>)
 800d3f0:	781b      	ldrb	r3, [r3, #0]
 800d3f2:	b2db      	uxtb	r3, r3
}
 800d3f4:	4618      	mov	r0, r3
 800d3f6:	3708      	adds	r7, #8
 800d3f8:	46bd      	mov	sp, r7
 800d3fa:	bd80      	pop	{r7, pc}
 800d3fc:	2000011f 	.word	0x2000011f

0800d400 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800d400:	b580      	push	{r7, lr}
 800d402:	b082      	sub	sp, #8
 800d404:	af00      	add	r7, sp, #0
 800d406:	4603      	mov	r3, r0
 800d408:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800d40a:	4b0b      	ldr	r3, [pc, #44]	; (800d438 <SD_status+0x38>)
 800d40c:	2201      	movs	r2, #1
 800d40e:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800d410:	f7fe fb4e 	bl	800bab0 <BSP_SD_GetCardState>
 800d414:	4603      	mov	r3, r0
 800d416:	2b00      	cmp	r3, #0
 800d418:	d107      	bne.n	800d42a <SD_status+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800d41a:	4b07      	ldr	r3, [pc, #28]	; (800d438 <SD_status+0x38>)
 800d41c:	781b      	ldrb	r3, [r3, #0]
 800d41e:	b2db      	uxtb	r3, r3
 800d420:	f023 0301 	bic.w	r3, r3, #1
 800d424:	b2da      	uxtb	r2, r3
 800d426:	4b04      	ldr	r3, [pc, #16]	; (800d438 <SD_status+0x38>)
 800d428:	701a      	strb	r2, [r3, #0]
  }
  
  return Stat;
 800d42a:	4b03      	ldr	r3, [pc, #12]	; (800d438 <SD_status+0x38>)
 800d42c:	781b      	ldrb	r3, [r3, #0]
 800d42e:	b2db      	uxtb	r3, r3
}
 800d430:	4618      	mov	r0, r3
 800d432:	3708      	adds	r7, #8
 800d434:	46bd      	mov	sp, r7
 800d436:	bd80      	pop	{r7, pc}
 800d438:	2000011f 	.word	0x2000011f

0800d43c <SD_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800d43c:	b580      	push	{r7, lr}
 800d43e:	b086      	sub	sp, #24
 800d440:	af00      	add	r7, sp, #0
 800d442:	60b9      	str	r1, [r7, #8]
 800d444:	607a      	str	r2, [r7, #4]
 800d446:	603b      	str	r3, [r7, #0]
 800d448:	4603      	mov	r3, r0
 800d44a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800d44c:	2301      	movs	r3, #1
 800d44e:	75fb      	strb	r3, [r7, #23]
  uint32_t timeout = 100000;
 800d450:	4b0f      	ldr	r3, [pc, #60]	; (800d490 <SD_read+0x54>)
 800d452:	613b      	str	r3, [r7, #16]

  if(BSP_SD_ReadBlocks((uint32_t*)buff, 
 800d454:	4b0f      	ldr	r3, [pc, #60]	; (800d494 <SD_read+0x58>)
 800d456:	683a      	ldr	r2, [r7, #0]
 800d458:	6879      	ldr	r1, [r7, #4]
 800d45a:	68b8      	ldr	r0, [r7, #8]
 800d45c:	f7fe faec 	bl	800ba38 <BSP_SD_ReadBlocks>
 800d460:	4603      	mov	r3, r0
 800d462:	2b00      	cmp	r3, #0
 800d464:	d10e      	bne.n	800d484 <SD_read+0x48>
                       (uint32_t) (sector), 
                       count, SD_DATATIMEOUT) == MSD_OK)
  {
    while(BSP_SD_GetCardState()!= MSD_OK)
 800d466:	e006      	b.n	800d476 <SD_read+0x3a>
    {
      if (timeout-- == 0)
 800d468:	693b      	ldr	r3, [r7, #16]
 800d46a:	1e5a      	subs	r2, r3, #1
 800d46c:	613a      	str	r2, [r7, #16]
 800d46e:	2b00      	cmp	r3, #0
 800d470:	d101      	bne.n	800d476 <SD_read+0x3a>
      {
        return RES_ERROR;
 800d472:	2301      	movs	r3, #1
 800d474:	e007      	b.n	800d486 <SD_read+0x4a>
    while(BSP_SD_GetCardState()!= MSD_OK)
 800d476:	f7fe fb1b 	bl	800bab0 <BSP_SD_GetCardState>
 800d47a:	4603      	mov	r3, r0
 800d47c:	2b00      	cmp	r3, #0
 800d47e:	d1f3      	bne.n	800d468 <SD_read+0x2c>
      }
    }
    res = RES_OK;
 800d480:	2300      	movs	r3, #0
 800d482:	75fb      	strb	r3, [r7, #23]
  }
  
  return res;
 800d484:	7dfb      	ldrb	r3, [r7, #23]
}
 800d486:	4618      	mov	r0, r3
 800d488:	3718      	adds	r7, #24
 800d48a:	46bd      	mov	sp, r7
 800d48c:	bd80      	pop	{r7, pc}
 800d48e:	bf00      	nop
 800d490:	000186a0 	.word	0x000186a0
 800d494:	05f5e100 	.word	0x05f5e100

0800d498 <SD_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800d498:	b580      	push	{r7, lr}
 800d49a:	b086      	sub	sp, #24
 800d49c:	af00      	add	r7, sp, #0
 800d49e:	60b9      	str	r1, [r7, #8]
 800d4a0:	607a      	str	r2, [r7, #4]
 800d4a2:	603b      	str	r3, [r7, #0]
 800d4a4:	4603      	mov	r3, r0
 800d4a6:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800d4a8:	2301      	movs	r3, #1
 800d4aa:	75fb      	strb	r3, [r7, #23]
  uint32_t timeout = 100000;
 800d4ac:	4b0f      	ldr	r3, [pc, #60]	; (800d4ec <SD_write+0x54>)
 800d4ae:	613b      	str	r3, [r7, #16]

  if(BSP_SD_WriteBlocks((uint32_t*)buff, 
 800d4b0:	4b0f      	ldr	r3, [pc, #60]	; (800d4f0 <SD_write+0x58>)
 800d4b2:	683a      	ldr	r2, [r7, #0]
 800d4b4:	6879      	ldr	r1, [r7, #4]
 800d4b6:	68b8      	ldr	r0, [r7, #8]
 800d4b8:	f7fe fadc 	bl	800ba74 <BSP_SD_WriteBlocks>
 800d4bc:	4603      	mov	r3, r0
 800d4be:	2b00      	cmp	r3, #0
 800d4c0:	d10e      	bne.n	800d4e0 <SD_write+0x48>
                        (uint32_t)(sector), 
                        count, SD_DATATIMEOUT) == MSD_OK)
  {
    while(BSP_SD_GetCardState()!= MSD_OK)
 800d4c2:	e006      	b.n	800d4d2 <SD_write+0x3a>
    {
      if (timeout-- == 0)
 800d4c4:	693b      	ldr	r3, [r7, #16]
 800d4c6:	1e5a      	subs	r2, r3, #1
 800d4c8:	613a      	str	r2, [r7, #16]
 800d4ca:	2b00      	cmp	r3, #0
 800d4cc:	d101      	bne.n	800d4d2 <SD_write+0x3a>
      {
        return RES_ERROR;
 800d4ce:	2301      	movs	r3, #1
 800d4d0:	e007      	b.n	800d4e2 <SD_write+0x4a>
    while(BSP_SD_GetCardState()!= MSD_OK)
 800d4d2:	f7fe faed 	bl	800bab0 <BSP_SD_GetCardState>
 800d4d6:	4603      	mov	r3, r0
 800d4d8:	2b00      	cmp	r3, #0
 800d4da:	d1f3      	bne.n	800d4c4 <SD_write+0x2c>
      }
    }    
    res = RES_OK;
 800d4dc:	2300      	movs	r3, #0
 800d4de:	75fb      	strb	r3, [r7, #23]
  }
  
  return res;
 800d4e0:	7dfb      	ldrb	r3, [r7, #23]
}
 800d4e2:	4618      	mov	r0, r3
 800d4e4:	3718      	adds	r7, #24
 800d4e6:	46bd      	mov	sp, r7
 800d4e8:	bd80      	pop	{r7, pc}
 800d4ea:	bf00      	nop
 800d4ec:	000186a0 	.word	0x000186a0
 800d4f0:	05f5e100 	.word	0x05f5e100

0800d4f4 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800d4f4:	b580      	push	{r7, lr}
 800d4f6:	b08c      	sub	sp, #48	; 0x30
 800d4f8:	af00      	add	r7, sp, #0
 800d4fa:	4603      	mov	r3, r0
 800d4fc:	603a      	str	r2, [r7, #0]
 800d4fe:	71fb      	strb	r3, [r7, #7]
 800d500:	460b      	mov	r3, r1
 800d502:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800d504:	2301      	movs	r3, #1
 800d506:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;
  
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800d50a:	4b24      	ldr	r3, [pc, #144]	; (800d59c <SD_ioctl+0xa8>)
 800d50c:	781b      	ldrb	r3, [r3, #0]
 800d50e:	b2db      	uxtb	r3, r3
 800d510:	f003 0301 	and.w	r3, r3, #1
 800d514:	2b00      	cmp	r3, #0
 800d516:	d001      	beq.n	800d51c <SD_ioctl+0x28>
 800d518:	2303      	movs	r3, #3
 800d51a:	e03b      	b.n	800d594 <SD_ioctl+0xa0>
  
  switch (cmd)
 800d51c:	79bb      	ldrb	r3, [r7, #6]
 800d51e:	2b03      	cmp	r3, #3
 800d520:	d833      	bhi.n	800d58a <SD_ioctl+0x96>
 800d522:	a201      	add	r2, pc, #4	; (adr r2, 800d528 <SD_ioctl+0x34>)
 800d524:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d528:	0800d539 	.word	0x0800d539
 800d52c:	0800d541 	.word	0x0800d541
 800d530:	0800d559 	.word	0x0800d559
 800d534:	0800d573 	.word	0x0800d573
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800d538:	2300      	movs	r3, #0
 800d53a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800d53e:	e027      	b.n	800d590 <SD_ioctl+0x9c>
  
  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800d540:	f107 030c 	add.w	r3, r7, #12
 800d544:	4618      	mov	r0, r3
 800d546:	f7fe fac3 	bl	800bad0 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800d54a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d54c:	683b      	ldr	r3, [r7, #0]
 800d54e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800d550:	2300      	movs	r3, #0
 800d552:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800d556:	e01b      	b.n	800d590 <SD_ioctl+0x9c>
  
  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800d558:	f107 030c 	add.w	r3, r7, #12
 800d55c:	4618      	mov	r0, r3
 800d55e:	f7fe fab7 	bl	800bad0 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800d562:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d564:	b29a      	uxth	r2, r3
 800d566:	683b      	ldr	r3, [r7, #0]
 800d568:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800d56a:	2300      	movs	r3, #0
 800d56c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800d570:	e00e      	b.n	800d590 <SD_ioctl+0x9c>
  
  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800d572:	f107 030c 	add.w	r3, r7, #12
 800d576:	4618      	mov	r0, r3
 800d578:	f7fe faaa 	bl	800bad0 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize;
 800d57c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d57e:	683b      	ldr	r3, [r7, #0]
 800d580:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800d582:	2300      	movs	r3, #0
 800d584:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800d588:	e002      	b.n	800d590 <SD_ioctl+0x9c>
  
  default:
    res = RES_PARERR;
 800d58a:	2304      	movs	r3, #4
 800d58c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }
  
  return res;
 800d590:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800d594:	4618      	mov	r0, r3
 800d596:	3730      	adds	r7, #48	; 0x30
 800d598:	46bd      	mov	sp, r7
 800d59a:	bd80      	pop	{r7, pc}
 800d59c:	2000011f 	.word	0x2000011f

0800d5a0 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800d5a0:	b580      	push	{r7, lr}
 800d5a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800d5a4:	2200      	movs	r2, #0
 800d5a6:	4912      	ldr	r1, [pc, #72]	; (800d5f0 <MX_USB_DEVICE_Init+0x50>)
 800d5a8:	4812      	ldr	r0, [pc, #72]	; (800d5f4 <MX_USB_DEVICE_Init+0x54>)
 800d5aa:	f7fe fdde 	bl	800c16a <USBD_Init>
 800d5ae:	4603      	mov	r3, r0
 800d5b0:	2b00      	cmp	r3, #0
 800d5b2:	d001      	beq.n	800d5b8 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800d5b4:	f7f4 fac8 	bl	8001b48 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800d5b8:	490f      	ldr	r1, [pc, #60]	; (800d5f8 <MX_USB_DEVICE_Init+0x58>)
 800d5ba:	480e      	ldr	r0, [pc, #56]	; (800d5f4 <MX_USB_DEVICE_Init+0x54>)
 800d5bc:	f7fe fe00 	bl	800c1c0 <USBD_RegisterClass>
 800d5c0:	4603      	mov	r3, r0
 800d5c2:	2b00      	cmp	r3, #0
 800d5c4:	d001      	beq.n	800d5ca <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800d5c6:	f7f4 fabf 	bl	8001b48 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800d5ca:	490c      	ldr	r1, [pc, #48]	; (800d5fc <MX_USB_DEVICE_Init+0x5c>)
 800d5cc:	4809      	ldr	r0, [pc, #36]	; (800d5f4 <MX_USB_DEVICE_Init+0x54>)
 800d5ce:	f7fe fd31 	bl	800c034 <USBD_CDC_RegisterInterface>
 800d5d2:	4603      	mov	r3, r0
 800d5d4:	2b00      	cmp	r3, #0
 800d5d6:	d001      	beq.n	800d5dc <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800d5d8:	f7f4 fab6 	bl	8001b48 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800d5dc:	4805      	ldr	r0, [pc, #20]	; (800d5f4 <MX_USB_DEVICE_Init+0x54>)
 800d5de:	f7fe fe08 	bl	800c1f2 <USBD_Start>
 800d5e2:	4603      	mov	r3, r0
 800d5e4:	2b00      	cmp	r3, #0
 800d5e6:	d001      	beq.n	800d5ec <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800d5e8:	f7f4 faae 	bl	8001b48 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800d5ec:	bf00      	nop
 800d5ee:	bd80      	pop	{r7, pc}
 800d5f0:	2000030c 	.word	0x2000030c
 800d5f4:	200014d8 	.word	0x200014d8
 800d5f8:	2000001c 	.word	0x2000001c
 800d5fc:	200002f4 	.word	0x200002f4

0800d600 <ui_cmd_func>:
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t *pbuf, uint16_t length);
static int8_t CDC_Receive_FS(uint8_t *pbuf, uint32_t *Len);

/* USER CODE BEGIN PRIVATE_FUNCTIONS_DECLARATION */
void ui_cmd_func(uint8_t *Buf, uint32_t *Len)
{
 800d600:	b590      	push	{r4, r7, lr}
 800d602:	b091      	sub	sp, #68	; 0x44
 800d604:	af02      	add	r7, sp, #8
 800d606:	6078      	str	r0, [r7, #4]
 800d608:	6039      	str	r1, [r7, #0]
	wheel_param_t wp;
	memcpy(&wp, (void*) (BACKUP_FLASH_ADDR), sizeof(wheel_param_t));
 800d60a:	4baa      	ldr	r3, [pc, #680]	; (800d8b4 <ui_cmd_func+0x2b4>)
 800d60c:	f107 0420 	add.w	r4, r7, #32
 800d610:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800d612:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	// Manual
	if (strncmp((const char*) Buf, "m", 1) == 0
 800d616:	687b      	ldr	r3, [r7, #4]
 800d618:	781a      	ldrb	r2, [r3, #0]
 800d61a:	4ba7      	ldr	r3, [pc, #668]	; (800d8b8 <ui_cmd_func+0x2b8>)
 800d61c:	781b      	ldrb	r3, [r3, #0]
 800d61e:	1ad3      	subs	r3, r2, r3
 800d620:	2b00      	cmp	r3, #0
 800d622:	d006      	beq.n	800d632 <ui_cmd_func+0x32>
			|| strncmp((const char*) Buf, "M", 1) == 0)
 800d624:	687b      	ldr	r3, [r7, #4]
 800d626:	781a      	ldrb	r2, [r3, #0]
 800d628:	4ba4      	ldr	r3, [pc, #656]	; (800d8bc <ui_cmd_func+0x2bc>)
 800d62a:	781b      	ldrb	r3, [r3, #0]
 800d62c:	1ad3      	subs	r3, r2, r3
 800d62e:	2b00      	cmp	r3, #0
 800d630:	d10c      	bne.n	800d64c <ui_cmd_func+0x4c>
	{
		CDC_Transmit_FS((uint8_t*) ui_cmd_manual, strlen(ui_cmd_manual));
 800d632:	48a3      	ldr	r0, [pc, #652]	; (800d8c0 <ui_cmd_func+0x2c0>)
 800d634:	f7f2 fdc8 	bl	80001c8 <strlen>
 800d638:	4603      	mov	r3, r0
 800d63a:	b29b      	uxth	r3, r3
 800d63c:	4619      	mov	r1, r3
 800d63e:	48a0      	ldr	r0, [pc, #640]	; (800d8c0 <ui_cmd_func+0x2c0>)
 800d640:	f000 fce6 	bl	800e010 <CDC_Transmit_FS>
		bufptr = (char*) usb_rx_buf;
 800d644:	4b9f      	ldr	r3, [pc, #636]	; (800d8c4 <ui_cmd_func+0x2c4>)
 800d646:	4aa0      	ldr	r2, [pc, #640]	; (800d8c8 <ui_cmd_func+0x2c8>)
 800d648:	601a      	str	r2, [r3, #0]
 800d64a:	e02a      	b.n	800d6a2 <ui_cmd_func+0xa2>
	}

	// Print Status
	else if (strncmp((const char*) Buf, "p", 1) == 0
 800d64c:	687b      	ldr	r3, [r7, #4]
 800d64e:	781a      	ldrb	r2, [r3, #0]
 800d650:	4b9e      	ldr	r3, [pc, #632]	; (800d8cc <ui_cmd_func+0x2cc>)
 800d652:	781b      	ldrb	r3, [r3, #0]
 800d654:	1ad3      	subs	r3, r2, r3
 800d656:	2b00      	cmp	r3, #0
 800d658:	d006      	beq.n	800d668 <ui_cmd_func+0x68>
			|| strncmp((const char*) Buf, "P", 1) == 0)
 800d65a:	687b      	ldr	r3, [r7, #4]
 800d65c:	781a      	ldrb	r2, [r3, #0]
 800d65e:	4b9c      	ldr	r3, [pc, #624]	; (800d8d0 <ui_cmd_func+0x2d0>)
 800d660:	781b      	ldrb	r3, [r3, #0]
 800d662:	1ad3      	subs	r3, r2, r3
 800d664:	2b00      	cmp	r3, #0
 800d666:	d11c      	bne.n	800d6a2 <ui_cmd_func+0xa2>
	{
		sprintf((char*) usb_tx_buf,
 800d668:	4b9a      	ldr	r3, [pc, #616]	; (800d8d4 <ui_cmd_func+0x2d4>)
 800d66a:	6819      	ldr	r1, [r3, #0]
 800d66c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800d66e:	4b9a      	ldr	r3, [pc, #616]	; (800d8d8 <ui_cmd_func+0x2d8>)
 800d670:	681b      	ldr	r3, [r3, #0]
				"Input : Encoder value for photo distance = %d\r\n"
						"Memory : Encoder value for photo distance = %d\r\n"
						"USB Select= %d.0 (default : 2.0)\r\n"
						"Auto triggering= %s\r\n", input_enc_val,
				wp.enc_val_for_photo_dist, usbselect,
				(run_f == true) ? ("Started\r\n") : ("Disabled\r\n"));
 800d672:	4a9a      	ldr	r2, [pc, #616]	; (800d8dc <ui_cmd_func+0x2dc>)
 800d674:	7812      	ldrb	r2, [r2, #0]
		sprintf((char*) usb_tx_buf,
 800d676:	2a01      	cmp	r2, #1
 800d678:	d101      	bne.n	800d67e <ui_cmd_func+0x7e>
 800d67a:	4a99      	ldr	r2, [pc, #612]	; (800d8e0 <ui_cmd_func+0x2e0>)
 800d67c:	e000      	b.n	800d680 <ui_cmd_func+0x80>
 800d67e:	4a99      	ldr	r2, [pc, #612]	; (800d8e4 <ui_cmd_func+0x2e4>)
 800d680:	9201      	str	r2, [sp, #4]
 800d682:	9300      	str	r3, [sp, #0]
 800d684:	4603      	mov	r3, r0
 800d686:	460a      	mov	r2, r1
 800d688:	4997      	ldr	r1, [pc, #604]	; (800d8e8 <ui_cmd_func+0x2e8>)
 800d68a:	4898      	ldr	r0, [pc, #608]	; (800d8ec <ui_cmd_func+0x2ec>)
 800d68c:	f001 fe5c 	bl	800f348 <siprintf>
		CDC_Transmit_FS((uint8_t*) usb_tx_buf,
				strlen((const char*) usb_tx_buf));
 800d690:	4896      	ldr	r0, [pc, #600]	; (800d8ec <ui_cmd_func+0x2ec>)
 800d692:	f7f2 fd99 	bl	80001c8 <strlen>
 800d696:	4603      	mov	r3, r0
		CDC_Transmit_FS((uint8_t*) usb_tx_buf,
 800d698:	b29b      	uxth	r3, r3
 800d69a:	4619      	mov	r1, r3
 800d69c:	4893      	ldr	r0, [pc, #588]	; (800d8ec <ui_cmd_func+0x2ec>)
 800d69e:	f000 fcb7 	bl	800e010 <CDC_Transmit_FS>
	}

	// Input Data
	if (strncmp((const char*) Buf, "i", 1) == 0
 800d6a2:	687b      	ldr	r3, [r7, #4]
 800d6a4:	781a      	ldrb	r2, [r3, #0]
 800d6a6:	4b92      	ldr	r3, [pc, #584]	; (800d8f0 <ui_cmd_func+0x2f0>)
 800d6a8:	781b      	ldrb	r3, [r3, #0]
 800d6aa:	1ad3      	subs	r3, r2, r3
 800d6ac:	2b00      	cmp	r3, #0
 800d6ae:	d006      	beq.n	800d6be <ui_cmd_func+0xbe>
			|| strncmp((const char*) Buf, "I", 1) == 0)
 800d6b0:	687b      	ldr	r3, [r7, #4]
 800d6b2:	781a      	ldrb	r2, [r3, #0]
 800d6b4:	4b8f      	ldr	r3, [pc, #572]	; (800d8f4 <ui_cmd_func+0x2f4>)
 800d6b6:	781b      	ldrb	r3, [r3, #0]
 800d6b8:	1ad3      	subs	r3, r2, r3
 800d6ba:	2b00      	cmp	r3, #0
 800d6bc:	d103      	bne.n	800d6c6 <ui_cmd_func+0xc6>
	{
		usb_sel_f = 1;
 800d6be:	4b8e      	ldr	r3, [pc, #568]	; (800d8f8 <ui_cmd_func+0x2f8>)
 800d6c0:	2201      	movs	r2, #1
 800d6c2:	701a      	strb	r2, [r3, #0]
 800d6c4:	e176      	b.n	800d9b4 <ui_cmd_func+0x3b4>
	}

	// Save
	else if (strncmp((const char*) Buf, "h", 1) == 0
 800d6c6:	687b      	ldr	r3, [r7, #4]
 800d6c8:	781a      	ldrb	r2, [r3, #0]
 800d6ca:	4b8c      	ldr	r3, [pc, #560]	; (800d8fc <ui_cmd_func+0x2fc>)
 800d6cc:	781b      	ldrb	r3, [r3, #0]
 800d6ce:	1ad3      	subs	r3, r2, r3
 800d6d0:	2b00      	cmp	r3, #0
 800d6d2:	d007      	beq.n	800d6e4 <ui_cmd_func+0xe4>
			|| strncmp((const char*) Buf, "H", 1) == 0)
 800d6d4:	687b      	ldr	r3, [r7, #4]
 800d6d6:	781a      	ldrb	r2, [r3, #0]
 800d6d8:	4b89      	ldr	r3, [pc, #548]	; (800d900 <ui_cmd_func+0x300>)
 800d6da:	781b      	ldrb	r3, [r3, #0]
 800d6dc:	1ad3      	subs	r3, r2, r3
 800d6de:	2b00      	cmp	r3, #0
 800d6e0:	f040 80a0 	bne.w	800d824 <ui_cmd_func+0x224>

		 }
		 }
		 HAL_FLASH_Lock();
		 */
		wp.enc_val_for_photo_dist = input_enc_val;
 800d6e4:	4b7b      	ldr	r3, [pc, #492]	; (800d8d4 <ui_cmd_func+0x2d4>)
 800d6e6:	681b      	ldr	r3, [r3, #0]
 800d6e8:	62fb      	str	r3, [r7, #44]	; 0x2c
		uint32_t SectorError = 0;
 800d6ea:	2300      	movs	r3, #0
 800d6ec:	61fb      	str	r3, [r7, #28]
		HAL_FLASH_Unlock();
 800d6ee:	f7f7 fa5d 	bl	8004bac <HAL_FLASH_Unlock>
		FLASH_EraseInitTypeDef EraseInitStruct;
		EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 800d6f2:	2300      	movs	r3, #0
 800d6f4:	60bb      	str	r3, [r7, #8]
		EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 800d6f6:	2302      	movs	r3, #2
 800d6f8:	61bb      	str	r3, [r7, #24]
		EraseInitStruct.Banks = FLASH_BANK_1;
 800d6fa:	2301      	movs	r3, #1
 800d6fc:	60fb      	str	r3, [r7, #12]
		EraseInitStruct.Sector = FLASH_SECTOR_11;
 800d6fe:	230b      	movs	r3, #11
 800d700:	613b      	str	r3, [r7, #16]
		EraseInitStruct.NbSectors = 1;
 800d702:	2301      	movs	r3, #1
 800d704:	617b      	str	r3, [r7, #20]
		if (HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError) != HAL_OK)
 800d706:	f107 021c 	add.w	r2, r7, #28
 800d70a:	f107 0308 	add.w	r3, r7, #8
 800d70e:	4611      	mov	r1, r2
 800d710:	4618      	mov	r0, r3
 800d712:	f7f7 fbb3 	bl	8004e7c <HAL_FLASHEx_Erase>
 800d716:	4603      	mov	r3, r0
 800d718:	2b00      	cmp	r3, #0
 800d71a:	d012      	beq.n	800d742 <ui_cmd_func+0x142>
		{
			int errorcode = HAL_FLASH_GetError();
 800d71c:	f7f7 fa78 	bl	8004c10 <HAL_FLASH_GetError>
 800d720:	4603      	mov	r3, r0
 800d722:	633b      	str	r3, [r7, #48]	; 0x30
			sprintf((char*) usb_tx_buf, "Error Code : %d\r\n", errorcode);
 800d724:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d726:	4977      	ldr	r1, [pc, #476]	; (800d904 <ui_cmd_func+0x304>)
 800d728:	4870      	ldr	r0, [pc, #448]	; (800d8ec <ui_cmd_func+0x2ec>)
 800d72a:	f001 fe0d 	bl	800f348 <siprintf>
			CDC_Transmit_FS((uint8_t*) usb_tx_buf,
					strlen((const char*) usb_tx_buf));
 800d72e:	486f      	ldr	r0, [pc, #444]	; (800d8ec <ui_cmd_func+0x2ec>)
 800d730:	f7f2 fd4a 	bl	80001c8 <strlen>
 800d734:	4603      	mov	r3, r0
			CDC_Transmit_FS((uint8_t*) usb_tx_buf,
 800d736:	b29b      	uxth	r3, r3
 800d738:	4619      	mov	r1, r3
 800d73a:	486c      	ldr	r0, [pc, #432]	; (800d8ec <ui_cmd_func+0x2ec>)
 800d73c:	f000 fc68 	bl	800e010 <CDC_Transmit_FS>
 800d740:	e138      	b.n	800d9b4 <ui_cmd_func+0x3b4>
			return HAL_ERROR;
		}

		/* Clear cache for flash */
		__HAL_FLASH_DATA_CACHE_DISABLE();
 800d742:	4b71      	ldr	r3, [pc, #452]	; (800d908 <ui_cmd_func+0x308>)
 800d744:	681b      	ldr	r3, [r3, #0]
 800d746:	4a70      	ldr	r2, [pc, #448]	; (800d908 <ui_cmd_func+0x308>)
 800d748:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800d74c:	6013      	str	r3, [r2, #0]
		__HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 800d74e:	4b6e      	ldr	r3, [pc, #440]	; (800d908 <ui_cmd_func+0x308>)
 800d750:	681b      	ldr	r3, [r3, #0]
 800d752:	4a6d      	ldr	r2, [pc, #436]	; (800d908 <ui_cmd_func+0x308>)
 800d754:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800d758:	6013      	str	r3, [r2, #0]

		__HAL_FLASH_DATA_CACHE_RESET();
 800d75a:	4b6b      	ldr	r3, [pc, #428]	; (800d908 <ui_cmd_func+0x308>)
 800d75c:	681b      	ldr	r3, [r3, #0]
 800d75e:	4a6a      	ldr	r2, [pc, #424]	; (800d908 <ui_cmd_func+0x308>)
 800d760:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800d764:	6013      	str	r3, [r2, #0]
 800d766:	4b68      	ldr	r3, [pc, #416]	; (800d908 <ui_cmd_func+0x308>)
 800d768:	681b      	ldr	r3, [r3, #0]
 800d76a:	4a67      	ldr	r2, [pc, #412]	; (800d908 <ui_cmd_func+0x308>)
 800d76c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d770:	6013      	str	r3, [r2, #0]
		__HAL_FLASH_INSTRUCTION_CACHE_RESET();
 800d772:	4b65      	ldr	r3, [pc, #404]	; (800d908 <ui_cmd_func+0x308>)
 800d774:	681b      	ldr	r3, [r3, #0]
 800d776:	4a64      	ldr	r2, [pc, #400]	; (800d908 <ui_cmd_func+0x308>)
 800d778:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800d77c:	6013      	str	r3, [r2, #0]
 800d77e:	4b62      	ldr	r3, [pc, #392]	; (800d908 <ui_cmd_func+0x308>)
 800d780:	681b      	ldr	r3, [r3, #0]
 800d782:	4a61      	ldr	r2, [pc, #388]	; (800d908 <ui_cmd_func+0x308>)
 800d784:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800d788:	6013      	str	r3, [r2, #0]

		__HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800d78a:	4b5f      	ldr	r3, [pc, #380]	; (800d908 <ui_cmd_func+0x308>)
 800d78c:	681b      	ldr	r3, [r3, #0]
 800d78e:	4a5e      	ldr	r2, [pc, #376]	; (800d908 <ui_cmd_func+0x308>)
 800d790:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800d794:	6013      	str	r3, [r2, #0]
		__HAL_FLASH_DATA_CACHE_ENABLE();
 800d796:	4b5c      	ldr	r3, [pc, #368]	; (800d908 <ui_cmd_func+0x308>)
 800d798:	681b      	ldr	r3, [r3, #0]
 800d79a:	4a5b      	ldr	r2, [pc, #364]	; (800d908 <ui_cmd_func+0x308>)
 800d79c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800d7a0:	6013      	str	r3, [r2, #0]

		HAL_StatusTypeDef FlashStatus = HAL_OK;
 800d7a2:	2300      	movs	r3, #0
 800d7a4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		register uint32_t *_targetAddr = (uint32_t*) (&wp);
 800d7a8:	f107 0420 	add.w	r4, r7, #32
		 uint32_t errorcode = HAL_FLASH_GetError();
		 return HAL_ERROR;
		 }
		 }
		 */
		for (uint8_t i = 0; i <= (sizeof(wheel_param_t) * 2); i +=
 800d7ac:	2300      	movs	r3, #0
 800d7ae:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 800d7b2:	e01b      	b.n	800d7ec <ui_cmd_func+0x1ec>
				sizeof(uint32_t))
		{
			FlashStatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
			BACKUP_FLASH_ADDR + i, _targetAddr[i / sizeof(uint32_t)]);
 800d7b4:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800d7b8:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 800d7bc:	f503 2360 	add.w	r3, r3, #917504	; 0xe0000
			FlashStatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
 800d7c0:	4619      	mov	r1, r3
			BACKUP_FLASH_ADDR + i, _targetAddr[i / sizeof(uint32_t)]);
 800d7c2:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800d7c6:	089b      	lsrs	r3, r3, #2
 800d7c8:	b2db      	uxtb	r3, r3
 800d7ca:	009b      	lsls	r3, r3, #2
 800d7cc:	4423      	add	r3, r4
 800d7ce:	681b      	ldr	r3, [r3, #0]
			FlashStatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
 800d7d0:	461a      	mov	r2, r3
 800d7d2:	f04f 0300 	mov.w	r3, #0
 800d7d6:	2002      	movs	r0, #2
 800d7d8:	f7f7 f994 	bl	8004b04 <HAL_FLASH_Program>
 800d7dc:	4603      	mov	r3, r0
 800d7de:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		for (uint8_t i = 0; i <= (sizeof(wheel_param_t) * 2); i +=
 800d7e2:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800d7e6:	3304      	adds	r3, #4
 800d7e8:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 800d7ec:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800d7f0:	2b20      	cmp	r3, #32
 800d7f2:	d9df      	bls.n	800d7b4 <ui_cmd_func+0x1b4>
			//while (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
			//FLASH_USER_START_ADDR + i, _targetAddr[i / sizeof(uint32_t)])
			//	!= HAL_OK)
			//;
		}
		HAL_FLASH_Lock();
 800d7f4:	f7f7 f9fc 	bl	8004bf0 <HAL_FLASH_Lock>
		sprintf((char*) usb_tx_buf, "Save %s",
 800d7f8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d7fc:	2b00      	cmp	r3, #0
 800d7fe:	d101      	bne.n	800d804 <ui_cmd_func+0x204>
 800d800:	4b42      	ldr	r3, [pc, #264]	; (800d90c <ui_cmd_func+0x30c>)
 800d802:	e000      	b.n	800d806 <ui_cmd_func+0x206>
 800d804:	4b42      	ldr	r3, [pc, #264]	; (800d910 <ui_cmd_func+0x310>)
 800d806:	461a      	mov	r2, r3
 800d808:	4942      	ldr	r1, [pc, #264]	; (800d914 <ui_cmd_func+0x314>)
 800d80a:	4838      	ldr	r0, [pc, #224]	; (800d8ec <ui_cmd_func+0x2ec>)
 800d80c:	f001 fd9c 	bl	800f348 <siprintf>
				(FlashStatus == HAL_OK) ? ("Complete\r\n") : ("Fail\r\n"));
		CDC_Transmit_FS((uint8_t*) usb_tx_buf,
				strlen((const char*) usb_tx_buf));
 800d810:	4836      	ldr	r0, [pc, #216]	; (800d8ec <ui_cmd_func+0x2ec>)
 800d812:	f7f2 fcd9 	bl	80001c8 <strlen>
 800d816:	4603      	mov	r3, r0
		CDC_Transmit_FS((uint8_t*) usb_tx_buf,
 800d818:	b29b      	uxth	r3, r3
 800d81a:	4619      	mov	r1, r3
 800d81c:	4833      	ldr	r0, [pc, #204]	; (800d8ec <ui_cmd_func+0x2ec>)
 800d81e:	f000 fbf7 	bl	800e010 <CDC_Transmit_FS>
	{
 800d822:	e0c7      	b.n	800d9b4 <ui_cmd_func+0x3b4>
	}

	// USB 2.0
	else if (strncmp((const char*) Buf, "2", 1) == 0)
 800d824:	687b      	ldr	r3, [r7, #4]
 800d826:	781a      	ldrb	r2, [r3, #0]
 800d828:	4b3b      	ldr	r3, [pc, #236]	; (800d918 <ui_cmd_func+0x318>)
 800d82a:	781b      	ldrb	r3, [r3, #0]
 800d82c:	1ad3      	subs	r3, r2, r3
 800d82e:	2b00      	cmp	r3, #0
 800d830:	d10c      	bne.n	800d84c <ui_cmd_func+0x24c>
	{
		CDC_Transmit_FS((uint8_t*) "USB Select 2.0\r\n", 16);
 800d832:	2110      	movs	r1, #16
 800d834:	4839      	ldr	r0, [pc, #228]	; (800d91c <ui_cmd_func+0x31c>)
 800d836:	f000 fbeb 	bl	800e010 <CDC_Transmit_FS>
		usbselect = 2;
 800d83a:	4b27      	ldr	r3, [pc, #156]	; (800d8d8 <ui_cmd_func+0x2d8>)
 800d83c:	2202      	movs	r2, #2
 800d83e:	601a      	str	r2, [r3, #0]
		can_transmit(usbselect);
 800d840:	4b25      	ldr	r3, [pc, #148]	; (800d8d8 <ui_cmd_func+0x2d8>)
 800d842:	681b      	ldr	r3, [r3, #0]
 800d844:	4618      	mov	r0, r3
 800d846:	f7f3 fc79 	bl	800113c <can_transmit>
 800d84a:	e0b3      	b.n	800d9b4 <ui_cmd_func+0x3b4>
	}
	// USB 3.0
	else if (strncmp((const char*) Buf, "3", 1) == 0)
 800d84c:	687b      	ldr	r3, [r7, #4]
 800d84e:	781a      	ldrb	r2, [r3, #0]
 800d850:	4b33      	ldr	r3, [pc, #204]	; (800d920 <ui_cmd_func+0x320>)
 800d852:	781b      	ldrb	r3, [r3, #0]
 800d854:	1ad3      	subs	r3, r2, r3
 800d856:	2b00      	cmp	r3, #0
 800d858:	d10c      	bne.n	800d874 <ui_cmd_func+0x274>
	{
		CDC_Transmit_FS((uint8_t*) "USB Select 3.0\r\n", 16);
 800d85a:	2110      	movs	r1, #16
 800d85c:	4831      	ldr	r0, [pc, #196]	; (800d924 <ui_cmd_func+0x324>)
 800d85e:	f000 fbd7 	bl	800e010 <CDC_Transmit_FS>
		usbselect = 3;
 800d862:	4b1d      	ldr	r3, [pc, #116]	; (800d8d8 <ui_cmd_func+0x2d8>)
 800d864:	2203      	movs	r2, #3
 800d866:	601a      	str	r2, [r3, #0]
		can_transmit(usbselect);
 800d868:	4b1b      	ldr	r3, [pc, #108]	; (800d8d8 <ui_cmd_func+0x2d8>)
 800d86a:	681b      	ldr	r3, [r3, #0]
 800d86c:	4618      	mov	r0, r3
 800d86e:	f7f3 fc65 	bl	800113c <can_transmit>
 800d872:	e09f      	b.n	800d9b4 <ui_cmd_func+0x3b4>
	}

	// Force Trigger
	else if (strncmp((const char*) Buf, "f", 1) == 0
 800d874:	687b      	ldr	r3, [r7, #4]
 800d876:	781a      	ldrb	r2, [r3, #0]
 800d878:	4b2b      	ldr	r3, [pc, #172]	; (800d928 <ui_cmd_func+0x328>)
 800d87a:	781b      	ldrb	r3, [r3, #0]
 800d87c:	1ad3      	subs	r3, r2, r3
 800d87e:	2b00      	cmp	r3, #0
 800d880:	d006      	beq.n	800d890 <ui_cmd_func+0x290>
			|| strncmp((const char*) Buf, "F", 1) == 0)
 800d882:	687b      	ldr	r3, [r7, #4]
 800d884:	781a      	ldrb	r2, [r3, #0]
 800d886:	4b29      	ldr	r3, [pc, #164]	; (800d92c <ui_cmd_func+0x32c>)
 800d888:	781b      	ldrb	r3, [r3, #0]
 800d88a:	1ad3      	subs	r3, r2, r3
 800d88c:	2b00      	cmp	r3, #0
 800d88e:	d153      	bne.n	800d938 <ui_cmd_func+0x338>
	{
		HAL_GPIO_WritePin(SIG_AUTOFOCUS_GPIO_Port, SIG_AUTOFOCUS_Pin,
 800d890:	2201      	movs	r2, #1
 800d892:	2120      	movs	r1, #32
 800d894:	4826      	ldr	r0, [pc, #152]	; (800d930 <ui_cmd_func+0x330>)
 800d896:	f7f7 fdce 	bl	8005436 <HAL_GPIO_WritePin>
				GPIO_PIN_SET);
		HAL_GPIO_WritePin(SIG_SHUTTER_GPIO_Port, SIG_SHUTTER_Pin, GPIO_PIN_SET);
 800d89a:	2201      	movs	r2, #1
 800d89c:	2110      	movs	r1, #16
 800d89e:	4824      	ldr	r0, [pc, #144]	; (800d930 <ui_cmd_func+0x330>)
 800d8a0:	f7f7 fdc9 	bl	8005436 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin, GPIO_PIN_RESET);
 800d8a4:	2200      	movs	r2, #0
 800d8a6:	f44f 7100 	mov.w	r1, #512	; 0x200
 800d8aa:	4822      	ldr	r0, [pc, #136]	; (800d934 <ui_cmd_func+0x334>)
 800d8ac:	f7f7 fdc3 	bl	8005436 <HAL_GPIO_WritePin>
 800d8b0:	e080      	b.n	800d9b4 <ui_cmd_func+0x3b4>
 800d8b2:	bf00      	nop
 800d8b4:	080e0000 	.word	0x080e0000
 800d8b8:	08012048 	.word	0x08012048
 800d8bc:	0801204c 	.word	0x0801204c
 800d8c0:	20000120 	.word	0x20000120
 800d8c4:	2000179c 	.word	0x2000179c
 800d8c8:	200019f8 	.word	0x200019f8
 800d8cc:	08012050 	.word	0x08012050
 800d8d0:	08012054 	.word	0x08012054
 800d8d4:	20000554 	.word	0x20000554
 800d8d8:	20000000 	.word	0x20000000
 800d8dc:	20000548 	.word	0x20000548
 800d8e0:	08012058 	.word	0x08012058
 800d8e4:	08012064 	.word	0x08012064
 800d8e8:	08012070 	.word	0x08012070
 800d8ec:	200008dc 	.word	0x200008dc
 800d8f0:	08012108 	.word	0x08012108
 800d8f4:	0801210c 	.word	0x0801210c
 800d8f8:	20000558 	.word	0x20000558
 800d8fc:	08012110 	.word	0x08012110
 800d900:	08012114 	.word	0x08012114
 800d904:	08012118 	.word	0x08012118
 800d908:	40023c00 	.word	0x40023c00
 800d90c:	0801212c 	.word	0x0801212c
 800d910:	08012138 	.word	0x08012138
 800d914:	08012140 	.word	0x08012140
 800d918:	08012148 	.word	0x08012148
 800d91c:	0801214c 	.word	0x0801214c
 800d920:	08012160 	.word	0x08012160
 800d924:	08012164 	.word	0x08012164
 800d928:	08012178 	.word	0x08012178
 800d92c:	0801217c 	.word	0x0801217c
 800d930:	40021800 	.word	0x40021800
 800d934:	40021000 	.word	0x40021000
		//LL_TIM_ClearFlag_UPDATE(TIM3);
		//LL_TIM_EnableCounter(TIM3);
	}

	// Auto Trigger
	else if (strncmp((const char*) Buf, "a", 1) == 0
 800d938:	687b      	ldr	r3, [r7, #4]
 800d93a:	781a      	ldrb	r2, [r3, #0]
 800d93c:	4b1f      	ldr	r3, [pc, #124]	; (800d9bc <ui_cmd_func+0x3bc>)
 800d93e:	781b      	ldrb	r3, [r3, #0]
 800d940:	1ad3      	subs	r3, r2, r3
 800d942:	2b00      	cmp	r3, #0
 800d944:	d006      	beq.n	800d954 <ui_cmd_func+0x354>
			|| strncmp((const char*) Buf, "A", 1) == 0)
 800d946:	687b      	ldr	r3, [r7, #4]
 800d948:	781a      	ldrb	r2, [r3, #0]
 800d94a:	4b1d      	ldr	r3, [pc, #116]	; (800d9c0 <ui_cmd_func+0x3c0>)
 800d94c:	781b      	ldrb	r3, [r3, #0]
 800d94e:	1ad3      	subs	r3, r2, r3
 800d950:	2b00      	cmp	r3, #0
 800d952:	d110      	bne.n	800d976 <ui_cmd_func+0x376>
	{
		// CW
		TIM8->CNT = 0;
 800d954:	4b1b      	ldr	r3, [pc, #108]	; (800d9c4 <ui_cmd_func+0x3c4>)
 800d956:	2200      	movs	r2, #0
 800d958:	625a      	str	r2, [r3, #36]	; 0x24
		a_pls_cnt = 0;
 800d95a:	4b1b      	ldr	r3, [pc, #108]	; (800d9c8 <ui_cmd_func+0x3c8>)
 800d95c:	2200      	movs	r2, #0
 800d95e:	601a      	str	r2, [r3, #0]
		b_pls_cnt = 0;
 800d960:	4b1a      	ldr	r3, [pc, #104]	; (800d9cc <ui_cmd_func+0x3cc>)
 800d962:	2200      	movs	r2, #0
 800d964:	601a      	str	r2, [r3, #0]
		/*
		 TIM8->CNT = 65535;
		 A_PLS_CNT = 65535;
		 B_PLS_CNT = 65535;
		 */
		run_f = 1;
 800d966:	4b1a      	ldr	r3, [pc, #104]	; (800d9d0 <ui_cmd_func+0x3d0>)
 800d968:	2201      	movs	r2, #1
 800d96a:	701a      	strb	r2, [r3, #0]
		CDC_Transmit_FS((uint8_t*) "AutoTrigger Started!\r\n", 22); // ACK
 800d96c:	2116      	movs	r1, #22
 800d96e:	4819      	ldr	r0, [pc, #100]	; (800d9d4 <ui_cmd_func+0x3d4>)
 800d970:	f000 fb4e 	bl	800e010 <CDC_Transmit_FS>
 800d974:	e01e      	b.n	800d9b4 <ui_cmd_func+0x3b4>
	}
	// Stop
	else if (strncmp((const char*) Buf, "t", 1) == 0
 800d976:	687b      	ldr	r3, [r7, #4]
 800d978:	781a      	ldrb	r2, [r3, #0]
 800d97a:	4b17      	ldr	r3, [pc, #92]	; (800d9d8 <ui_cmd_func+0x3d8>)
 800d97c:	781b      	ldrb	r3, [r3, #0]
 800d97e:	1ad3      	subs	r3, r2, r3
 800d980:	2b00      	cmp	r3, #0
 800d982:	d006      	beq.n	800d992 <ui_cmd_func+0x392>
			|| strncmp((const char*) Buf, "T", 1) == 0)
 800d984:	687b      	ldr	r3, [r7, #4]
 800d986:	781a      	ldrb	r2, [r3, #0]
 800d988:	4b14      	ldr	r3, [pc, #80]	; (800d9dc <ui_cmd_func+0x3dc>)
 800d98a:	781b      	ldrb	r3, [r3, #0]
 800d98c:	1ad3      	subs	r3, r2, r3
 800d98e:	2b00      	cmp	r3, #0
 800d990:	d107      	bne.n	800d9a2 <ui_cmd_func+0x3a2>
	{
		run_f = 0;
 800d992:	4b0f      	ldr	r3, [pc, #60]	; (800d9d0 <ui_cmd_func+0x3d0>)
 800d994:	2200      	movs	r2, #0
 800d996:	701a      	strb	r2, [r3, #0]
		CDC_Transmit_FS((uint8_t*) "Stopped!\r\n", 10); // ACK
 800d998:	210a      	movs	r1, #10
 800d99a:	4811      	ldr	r0, [pc, #68]	; (800d9e0 <ui_cmd_func+0x3e0>)
 800d99c:	f000 fb38 	bl	800e010 <CDC_Transmit_FS>
 800d9a0:	e008      	b.n	800d9b4 <ui_cmd_func+0x3b4>
	}
	else
	{
		CDC_Transmit_FS((uint8_t*) ui_cmd_manual, strlen(ui_cmd_manual));
 800d9a2:	4810      	ldr	r0, [pc, #64]	; (800d9e4 <ui_cmd_func+0x3e4>)
 800d9a4:	f7f2 fc10 	bl	80001c8 <strlen>
 800d9a8:	4603      	mov	r3, r0
 800d9aa:	b29b      	uxth	r3, r3
 800d9ac:	4619      	mov	r1, r3
 800d9ae:	480d      	ldr	r0, [pc, #52]	; (800d9e4 <ui_cmd_func+0x3e4>)
 800d9b0:	f000 fb2e 	bl	800e010 <CDC_Transmit_FS>
	}

}
 800d9b4:	373c      	adds	r7, #60	; 0x3c
 800d9b6:	46bd      	mov	sp, r7
 800d9b8:	bd90      	pop	{r4, r7, pc}
 800d9ba:	bf00      	nop
 800d9bc:	08012180 	.word	0x08012180
 800d9c0:	08012184 	.word	0x08012184
 800d9c4:	40010400 	.word	0x40010400
 800d9c8:	2000054c 	.word	0x2000054c
 800d9cc:	20000550 	.word	0x20000550
 800d9d0:	20000548 	.word	0x20000548
 800d9d4:	08012188 	.word	0x08012188
 800d9d8:	080121a0 	.word	0x080121a0
 800d9dc:	080121a4 	.word	0x080121a4
 800d9e0:	080121a8 	.word	0x080121a8
 800d9e4:	20000120 	.word	0x20000120

0800d9e8 <serial_cmd_func>:

void serial_cmd_func(uint8_t *Buf, uint32_t *Len)
{
 800d9e8:	b590      	push	{r4, r7, lr}
 800d9ea:	b091      	sub	sp, #68	; 0x44
 800d9ec:	af02      	add	r7, sp, #8
 800d9ee:	6078      	str	r0, [r7, #4]
 800d9f0:	6039      	str	r1, [r7, #0]
	wheel_param_t wp;
	memcpy(&wp, (void*) (BACKUP_FLASH_ADDR), sizeof(wheel_param_t));
 800d9f2:	4ba3      	ldr	r3, [pc, #652]	; (800dc80 <serial_cmd_func+0x298>)
 800d9f4:	f107 0420 	add.w	r4, r7, #32
 800d9f8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800d9fa:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	// Manual
	if (strncmp((const char*) Buf, "#m", 2) == 0
 800d9fe:	2202      	movs	r2, #2
 800da00:	49a0      	ldr	r1, [pc, #640]	; (800dc84 <serial_cmd_func+0x29c>)
 800da02:	6878      	ldr	r0, [r7, #4]
 800da04:	f001 fd2f 	bl	800f466 <strncmp>
 800da08:	4603      	mov	r3, r0
 800da0a:	2b00      	cmp	r3, #0
 800da0c:	d007      	beq.n	800da1e <serial_cmd_func+0x36>
			|| strncmp((const char*) Buf, "#M", 2) == 0)
 800da0e:	2202      	movs	r2, #2
 800da10:	499d      	ldr	r1, [pc, #628]	; (800dc88 <serial_cmd_func+0x2a0>)
 800da12:	6878      	ldr	r0, [r7, #4]
 800da14:	f001 fd27 	bl	800f466 <strncmp>
 800da18:	4603      	mov	r3, r0
 800da1a:	2b00      	cmp	r3, #0
 800da1c:	d10c      	bne.n	800da38 <serial_cmd_func+0x50>
	{
		CDC_Transmit_FS((uint8_t*) serial_cmd_manual,
				strlen(serial_cmd_manual));
 800da1e:	489b      	ldr	r0, [pc, #620]	; (800dc8c <serial_cmd_func+0x2a4>)
 800da20:	f7f2 fbd2 	bl	80001c8 <strlen>
 800da24:	4603      	mov	r3, r0
		CDC_Transmit_FS((uint8_t*) serial_cmd_manual,
 800da26:	b29b      	uxth	r3, r3
 800da28:	4619      	mov	r1, r3
 800da2a:	4898      	ldr	r0, [pc, #608]	; (800dc8c <serial_cmd_func+0x2a4>)
 800da2c:	f000 faf0 	bl	800e010 <CDC_Transmit_FS>
		bufptr = (char*) usb_rx_buf;
 800da30:	4b97      	ldr	r3, [pc, #604]	; (800dc90 <serial_cmd_func+0x2a8>)
 800da32:	4a98      	ldr	r2, [pc, #608]	; (800dc94 <serial_cmd_func+0x2ac>)
 800da34:	601a      	str	r2, [r3, #0]
 800da36:	e02c      	b.n	800da92 <serial_cmd_func+0xaa>
	}

	// Print Status
	else if (strncmp((const char*) Buf, "#p", 2) == 0
 800da38:	2202      	movs	r2, #2
 800da3a:	4997      	ldr	r1, [pc, #604]	; (800dc98 <serial_cmd_func+0x2b0>)
 800da3c:	6878      	ldr	r0, [r7, #4]
 800da3e:	f001 fd12 	bl	800f466 <strncmp>
 800da42:	4603      	mov	r3, r0
 800da44:	2b00      	cmp	r3, #0
 800da46:	d007      	beq.n	800da58 <serial_cmd_func+0x70>
			|| strncmp((const char*) Buf, "#P", 2) == 0)
 800da48:	2202      	movs	r2, #2
 800da4a:	4994      	ldr	r1, [pc, #592]	; (800dc9c <serial_cmd_func+0x2b4>)
 800da4c:	6878      	ldr	r0, [r7, #4]
 800da4e:	f001 fd0a 	bl	800f466 <strncmp>
 800da52:	4603      	mov	r3, r0
 800da54:	2b00      	cmp	r3, #0
 800da56:	d11c      	bne.n	800da92 <serial_cmd_func+0xaa>
	{
		sprintf((char*) usb_tx_buf, "#INPUT,%d\n"
 800da58:	4b91      	ldr	r3, [pc, #580]	; (800dca0 <serial_cmd_func+0x2b8>)
 800da5a:	6819      	ldr	r1, [r3, #0]
 800da5c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800da5e:	4b91      	ldr	r3, [pc, #580]	; (800dca4 <serial_cmd_func+0x2bc>)
 800da60:	681b      	ldr	r3, [r3, #0]
				"#MEMORY,%d\n"
				"#USB,%d\n"
				"#TRIGGER,%s\n", input_enc_val, wp.enc_val_for_photo_dist,
				usbselect, (run_f == true) ? ("1") : ("0"));
 800da62:	4a91      	ldr	r2, [pc, #580]	; (800dca8 <serial_cmd_func+0x2c0>)
 800da64:	7812      	ldrb	r2, [r2, #0]
		sprintf((char*) usb_tx_buf, "#INPUT,%d\n"
 800da66:	2a01      	cmp	r2, #1
 800da68:	d101      	bne.n	800da6e <serial_cmd_func+0x86>
 800da6a:	4a90      	ldr	r2, [pc, #576]	; (800dcac <serial_cmd_func+0x2c4>)
 800da6c:	e000      	b.n	800da70 <serial_cmd_func+0x88>
 800da6e:	4a90      	ldr	r2, [pc, #576]	; (800dcb0 <serial_cmd_func+0x2c8>)
 800da70:	9201      	str	r2, [sp, #4]
 800da72:	9300      	str	r3, [sp, #0]
 800da74:	4603      	mov	r3, r0
 800da76:	460a      	mov	r2, r1
 800da78:	498e      	ldr	r1, [pc, #568]	; (800dcb4 <serial_cmd_func+0x2cc>)
 800da7a:	488f      	ldr	r0, [pc, #572]	; (800dcb8 <serial_cmd_func+0x2d0>)
 800da7c:	f001 fc64 	bl	800f348 <siprintf>
		CDC_Transmit_FS((uint8_t*) usb_tx_buf,
				strlen((const char*) usb_tx_buf));
 800da80:	488d      	ldr	r0, [pc, #564]	; (800dcb8 <serial_cmd_func+0x2d0>)
 800da82:	f7f2 fba1 	bl	80001c8 <strlen>
 800da86:	4603      	mov	r3, r0
		CDC_Transmit_FS((uint8_t*) usb_tx_buf,
 800da88:	b29b      	uxth	r3, r3
 800da8a:	4619      	mov	r1, r3
 800da8c:	488a      	ldr	r0, [pc, #552]	; (800dcb8 <serial_cmd_func+0x2d0>)
 800da8e:	f000 fabf 	bl	800e010 <CDC_Transmit_FS>
	}

	// Input Data
	if (strncmp((const char*) Buf, "#i", 2) == 0)
 800da92:	2202      	movs	r2, #2
 800da94:	4989      	ldr	r1, [pc, #548]	; (800dcbc <serial_cmd_func+0x2d4>)
 800da96:	6878      	ldr	r0, [r7, #4]
 800da98:	f001 fce5 	bl	800f466 <strncmp>
 800da9c:	4603      	mov	r3, r0
 800da9e:	2b00      	cmp	r3, #0
 800daa0:	d105      	bne.n	800daae <serial_cmd_func+0xc6>
	{
		sscanf((const char*) Buf, "#i%d\r\n", &input_enc_val);
 800daa2:	4a7f      	ldr	r2, [pc, #508]	; (800dca0 <serial_cmd_func+0x2b8>)
 800daa4:	4986      	ldr	r1, [pc, #536]	; (800dcc0 <serial_cmd_func+0x2d8>)
 800daa6:	6878      	ldr	r0, [r7, #4]
 800daa8:	f001 fc6e 	bl	800f388 <siscanf>
 800daac:	e187      	b.n	800ddbe <serial_cmd_func+0x3d6>
	}
	else if (strncmp((const char*) Buf, "#I", 2) == 0)
 800daae:	2202      	movs	r2, #2
 800dab0:	4984      	ldr	r1, [pc, #528]	; (800dcc4 <serial_cmd_func+0x2dc>)
 800dab2:	6878      	ldr	r0, [r7, #4]
 800dab4:	f001 fcd7 	bl	800f466 <strncmp>
 800dab8:	4603      	mov	r3, r0
 800daba:	2b00      	cmp	r3, #0
 800dabc:	d105      	bne.n	800daca <serial_cmd_func+0xe2>
	{
		sscanf((const char*) Buf, "#I%d\r\n", &input_enc_val);
 800dabe:	4a78      	ldr	r2, [pc, #480]	; (800dca0 <serial_cmd_func+0x2b8>)
 800dac0:	4981      	ldr	r1, [pc, #516]	; (800dcc8 <serial_cmd_func+0x2e0>)
 800dac2:	6878      	ldr	r0, [r7, #4]
 800dac4:	f001 fc60 	bl	800f388 <siscanf>
 800dac8:	e179      	b.n	800ddbe <serial_cmd_func+0x3d6>
	}

	// Save
	else if (strncmp((const char*) Buf, "#h", 2) == 0
 800daca:	2202      	movs	r2, #2
 800dacc:	497f      	ldr	r1, [pc, #508]	; (800dccc <serial_cmd_func+0x2e4>)
 800dace:	6878      	ldr	r0, [r7, #4]
 800dad0:	f001 fcc9 	bl	800f466 <strncmp>
 800dad4:	4603      	mov	r3, r0
 800dad6:	2b00      	cmp	r3, #0
 800dad8:	d008      	beq.n	800daec <serial_cmd_func+0x104>
			|| strncmp((const char*) Buf, "#H", 2) == 0)
 800dada:	2202      	movs	r2, #2
 800dadc:	497c      	ldr	r1, [pc, #496]	; (800dcd0 <serial_cmd_func+0x2e8>)
 800dade:	6878      	ldr	r0, [r7, #4]
 800dae0:	f001 fcc1 	bl	800f466 <strncmp>
 800dae4:	4603      	mov	r3, r0
 800dae6:	2b00      	cmp	r3, #0
 800dae8:	f040 80a0 	bne.w	800dc2c <serial_cmd_func+0x244>

		 }
		 }
		 HAL_FLASH_Lock();
		 */
		wp.enc_val_for_photo_dist = input_enc_val;
 800daec:	4b6c      	ldr	r3, [pc, #432]	; (800dca0 <serial_cmd_func+0x2b8>)
 800daee:	681b      	ldr	r3, [r3, #0]
 800daf0:	62fb      	str	r3, [r7, #44]	; 0x2c
		uint32_t SectorError = 0;
 800daf2:	2300      	movs	r3, #0
 800daf4:	61fb      	str	r3, [r7, #28]
		HAL_FLASH_Unlock();
 800daf6:	f7f7 f859 	bl	8004bac <HAL_FLASH_Unlock>
		FLASH_EraseInitTypeDef EraseInitStruct;
		EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 800dafa:	2300      	movs	r3, #0
 800dafc:	60bb      	str	r3, [r7, #8]
		EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 800dafe:	2302      	movs	r3, #2
 800db00:	61bb      	str	r3, [r7, #24]
		EraseInitStruct.Banks = FLASH_BANK_1;
 800db02:	2301      	movs	r3, #1
 800db04:	60fb      	str	r3, [r7, #12]
		EraseInitStruct.Sector = FLASH_SECTOR_11;
 800db06:	230b      	movs	r3, #11
 800db08:	613b      	str	r3, [r7, #16]
		EraseInitStruct.NbSectors = 1;
 800db0a:	2301      	movs	r3, #1
 800db0c:	617b      	str	r3, [r7, #20]
		if (HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError) != HAL_OK)
 800db0e:	f107 021c 	add.w	r2, r7, #28
 800db12:	f107 0308 	add.w	r3, r7, #8
 800db16:	4611      	mov	r1, r2
 800db18:	4618      	mov	r0, r3
 800db1a:	f7f7 f9af 	bl	8004e7c <HAL_FLASHEx_Erase>
 800db1e:	4603      	mov	r3, r0
 800db20:	2b00      	cmp	r3, #0
 800db22:	d012      	beq.n	800db4a <serial_cmd_func+0x162>
		{
			int errorcode = HAL_FLASH_GetError();
 800db24:	f7f7 f874 	bl	8004c10 <HAL_FLASH_GetError>
 800db28:	4603      	mov	r3, r0
 800db2a:	633b      	str	r3, [r7, #48]	; 0x30
			sprintf((char*) usb_tx_buf, "Error Code : %d\r\n", errorcode);
 800db2c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800db2e:	4969      	ldr	r1, [pc, #420]	; (800dcd4 <serial_cmd_func+0x2ec>)
 800db30:	4861      	ldr	r0, [pc, #388]	; (800dcb8 <serial_cmd_func+0x2d0>)
 800db32:	f001 fc09 	bl	800f348 <siprintf>
			CDC_Transmit_FS((uint8_t*) usb_tx_buf,
					strlen((const char*) usb_tx_buf));
 800db36:	4860      	ldr	r0, [pc, #384]	; (800dcb8 <serial_cmd_func+0x2d0>)
 800db38:	f7f2 fb46 	bl	80001c8 <strlen>
 800db3c:	4603      	mov	r3, r0
			CDC_Transmit_FS((uint8_t*) usb_tx_buf,
 800db3e:	b29b      	uxth	r3, r3
 800db40:	4619      	mov	r1, r3
 800db42:	485d      	ldr	r0, [pc, #372]	; (800dcb8 <serial_cmd_func+0x2d0>)
 800db44:	f000 fa64 	bl	800e010 <CDC_Transmit_FS>
 800db48:	e139      	b.n	800ddbe <serial_cmd_func+0x3d6>
			return HAL_ERROR;
		}

		/* Clear cache for flash */
		__HAL_FLASH_DATA_CACHE_DISABLE();
 800db4a:	4b63      	ldr	r3, [pc, #396]	; (800dcd8 <serial_cmd_func+0x2f0>)
 800db4c:	681b      	ldr	r3, [r3, #0]
 800db4e:	4a62      	ldr	r2, [pc, #392]	; (800dcd8 <serial_cmd_func+0x2f0>)
 800db50:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800db54:	6013      	str	r3, [r2, #0]
		__HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 800db56:	4b60      	ldr	r3, [pc, #384]	; (800dcd8 <serial_cmd_func+0x2f0>)
 800db58:	681b      	ldr	r3, [r3, #0]
 800db5a:	4a5f      	ldr	r2, [pc, #380]	; (800dcd8 <serial_cmd_func+0x2f0>)
 800db5c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800db60:	6013      	str	r3, [r2, #0]

		__HAL_FLASH_DATA_CACHE_RESET();
 800db62:	4b5d      	ldr	r3, [pc, #372]	; (800dcd8 <serial_cmd_func+0x2f0>)
 800db64:	681b      	ldr	r3, [r3, #0]
 800db66:	4a5c      	ldr	r2, [pc, #368]	; (800dcd8 <serial_cmd_func+0x2f0>)
 800db68:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800db6c:	6013      	str	r3, [r2, #0]
 800db6e:	4b5a      	ldr	r3, [pc, #360]	; (800dcd8 <serial_cmd_func+0x2f0>)
 800db70:	681b      	ldr	r3, [r3, #0]
 800db72:	4a59      	ldr	r2, [pc, #356]	; (800dcd8 <serial_cmd_func+0x2f0>)
 800db74:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800db78:	6013      	str	r3, [r2, #0]
		__HAL_FLASH_INSTRUCTION_CACHE_RESET();
 800db7a:	4b57      	ldr	r3, [pc, #348]	; (800dcd8 <serial_cmd_func+0x2f0>)
 800db7c:	681b      	ldr	r3, [r3, #0]
 800db7e:	4a56      	ldr	r2, [pc, #344]	; (800dcd8 <serial_cmd_func+0x2f0>)
 800db80:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800db84:	6013      	str	r3, [r2, #0]
 800db86:	4b54      	ldr	r3, [pc, #336]	; (800dcd8 <serial_cmd_func+0x2f0>)
 800db88:	681b      	ldr	r3, [r3, #0]
 800db8a:	4a53      	ldr	r2, [pc, #332]	; (800dcd8 <serial_cmd_func+0x2f0>)
 800db8c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800db90:	6013      	str	r3, [r2, #0]

		__HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800db92:	4b51      	ldr	r3, [pc, #324]	; (800dcd8 <serial_cmd_func+0x2f0>)
 800db94:	681b      	ldr	r3, [r3, #0]
 800db96:	4a50      	ldr	r2, [pc, #320]	; (800dcd8 <serial_cmd_func+0x2f0>)
 800db98:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800db9c:	6013      	str	r3, [r2, #0]
		__HAL_FLASH_DATA_CACHE_ENABLE();
 800db9e:	4b4e      	ldr	r3, [pc, #312]	; (800dcd8 <serial_cmd_func+0x2f0>)
 800dba0:	681b      	ldr	r3, [r3, #0]
 800dba2:	4a4d      	ldr	r2, [pc, #308]	; (800dcd8 <serial_cmd_func+0x2f0>)
 800dba4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800dba8:	6013      	str	r3, [r2, #0]

		HAL_StatusTypeDef FlashStatus = HAL_OK;
 800dbaa:	2300      	movs	r3, #0
 800dbac:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		register uint32_t *_targetAddr = (uint32_t*) (&wp);
 800dbb0:	f107 0420 	add.w	r4, r7, #32
		 uint32_t errorcode = HAL_FLASH_GetError();
		 return HAL_ERROR;
		 }
		 }
		 */
		for (uint8_t i = 0; i <= (sizeof(wheel_param_t) * 2); i +=
 800dbb4:	2300      	movs	r3, #0
 800dbb6:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 800dbba:	e01b      	b.n	800dbf4 <serial_cmd_func+0x20c>
				sizeof(uint32_t))
		{
			FlashStatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
			BACKUP_FLASH_ADDR + i, _targetAddr[i / sizeof(uint32_t)]);
 800dbbc:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800dbc0:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 800dbc4:	f503 2360 	add.w	r3, r3, #917504	; 0xe0000
			FlashStatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
 800dbc8:	4619      	mov	r1, r3
			BACKUP_FLASH_ADDR + i, _targetAddr[i / sizeof(uint32_t)]);
 800dbca:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800dbce:	089b      	lsrs	r3, r3, #2
 800dbd0:	b2db      	uxtb	r3, r3
 800dbd2:	009b      	lsls	r3, r3, #2
 800dbd4:	4423      	add	r3, r4
 800dbd6:	681b      	ldr	r3, [r3, #0]
			FlashStatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
 800dbd8:	461a      	mov	r2, r3
 800dbda:	f04f 0300 	mov.w	r3, #0
 800dbde:	2002      	movs	r0, #2
 800dbe0:	f7f6 ff90 	bl	8004b04 <HAL_FLASH_Program>
 800dbe4:	4603      	mov	r3, r0
 800dbe6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		for (uint8_t i = 0; i <= (sizeof(wheel_param_t) * 2); i +=
 800dbea:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800dbee:	3304      	adds	r3, #4
 800dbf0:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 800dbf4:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800dbf8:	2b20      	cmp	r3, #32
 800dbfa:	d9df      	bls.n	800dbbc <serial_cmd_func+0x1d4>
			//while (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
			//FLASH_USER_START_ADDR + i, _targetAddr[i / sizeof(uint32_t)])
			//	!= HAL_OK)
			//;
		}
		HAL_FLASH_Lock();
 800dbfc:	f7f6 fff8 	bl	8004bf0 <HAL_FLASH_Lock>
		sprintf((char*) usb_tx_buf, "#SAVE,%s",
 800dc00:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800dc04:	2b00      	cmp	r3, #0
 800dc06:	d101      	bne.n	800dc0c <serial_cmd_func+0x224>
 800dc08:	4b34      	ldr	r3, [pc, #208]	; (800dcdc <serial_cmd_func+0x2f4>)
 800dc0a:	e000      	b.n	800dc0e <serial_cmd_func+0x226>
 800dc0c:	4b34      	ldr	r3, [pc, #208]	; (800dce0 <serial_cmd_func+0x2f8>)
 800dc0e:	461a      	mov	r2, r3
 800dc10:	4934      	ldr	r1, [pc, #208]	; (800dce4 <serial_cmd_func+0x2fc>)
 800dc12:	4829      	ldr	r0, [pc, #164]	; (800dcb8 <serial_cmd_func+0x2d0>)
 800dc14:	f001 fb98 	bl	800f348 <siprintf>
				(FlashStatus == HAL_OK) ? ("1\n") : ("0\n"));
		CDC_Transmit_FS((uint8_t*) usb_tx_buf,
				strlen((const char*) usb_tx_buf));
 800dc18:	4827      	ldr	r0, [pc, #156]	; (800dcb8 <serial_cmd_func+0x2d0>)
 800dc1a:	f7f2 fad5 	bl	80001c8 <strlen>
 800dc1e:	4603      	mov	r3, r0
		CDC_Transmit_FS((uint8_t*) usb_tx_buf,
 800dc20:	b29b      	uxth	r3, r3
 800dc22:	4619      	mov	r1, r3
 800dc24:	4824      	ldr	r0, [pc, #144]	; (800dcb8 <serial_cmd_func+0x2d0>)
 800dc26:	f000 f9f3 	bl	800e010 <CDC_Transmit_FS>
	{
 800dc2a:	e0c8      	b.n	800ddbe <serial_cmd_func+0x3d6>
	}

	// USB 2.0
	else if (strncmp((const char*) Buf, "#2", 2) == 0)
 800dc2c:	2202      	movs	r2, #2
 800dc2e:	492e      	ldr	r1, [pc, #184]	; (800dce8 <serial_cmd_func+0x300>)
 800dc30:	6878      	ldr	r0, [r7, #4]
 800dc32:	f001 fc18 	bl	800f466 <strncmp>
 800dc36:	4603      	mov	r3, r0
 800dc38:	2b00      	cmp	r3, #0
 800dc3a:	d10c      	bne.n	800dc56 <serial_cmd_func+0x26e>
	{
		CDC_Transmit_FS((uint8_t*) "#USB Select 2.0\n", 17);
 800dc3c:	2111      	movs	r1, #17
 800dc3e:	482b      	ldr	r0, [pc, #172]	; (800dcec <serial_cmd_func+0x304>)
 800dc40:	f000 f9e6 	bl	800e010 <CDC_Transmit_FS>
		usbselect = 2;
 800dc44:	4b17      	ldr	r3, [pc, #92]	; (800dca4 <serial_cmd_func+0x2bc>)
 800dc46:	2202      	movs	r2, #2
 800dc48:	601a      	str	r2, [r3, #0]
		can_transmit(usbselect);
 800dc4a:	4b16      	ldr	r3, [pc, #88]	; (800dca4 <serial_cmd_func+0x2bc>)
 800dc4c:	681b      	ldr	r3, [r3, #0]
 800dc4e:	4618      	mov	r0, r3
 800dc50:	f7f3 fa74 	bl	800113c <can_transmit>
 800dc54:	e0b3      	b.n	800ddbe <serial_cmd_func+0x3d6>
	}
	// USB 3.0
	else if (strncmp((const char*) Buf, "#3", 2) == 0)
 800dc56:	2202      	movs	r2, #2
 800dc58:	4925      	ldr	r1, [pc, #148]	; (800dcf0 <serial_cmd_func+0x308>)
 800dc5a:	6878      	ldr	r0, [r7, #4]
 800dc5c:	f001 fc03 	bl	800f466 <strncmp>
 800dc60:	4603      	mov	r3, r0
 800dc62:	2b00      	cmp	r3, #0
 800dc64:	d148      	bne.n	800dcf8 <serial_cmd_func+0x310>
	{
		CDC_Transmit_FS((uint8_t*) "#USB Select 3.0\n", 17);
 800dc66:	2111      	movs	r1, #17
 800dc68:	4822      	ldr	r0, [pc, #136]	; (800dcf4 <serial_cmd_func+0x30c>)
 800dc6a:	f000 f9d1 	bl	800e010 <CDC_Transmit_FS>
		usbselect = 3;
 800dc6e:	4b0d      	ldr	r3, [pc, #52]	; (800dca4 <serial_cmd_func+0x2bc>)
 800dc70:	2203      	movs	r2, #3
 800dc72:	601a      	str	r2, [r3, #0]
		can_transmit(usbselect);
 800dc74:	4b0b      	ldr	r3, [pc, #44]	; (800dca4 <serial_cmd_func+0x2bc>)
 800dc76:	681b      	ldr	r3, [r3, #0]
 800dc78:	4618      	mov	r0, r3
 800dc7a:	f7f3 fa5f 	bl	800113c <can_transmit>
 800dc7e:	e09e      	b.n	800ddbe <serial_cmd_func+0x3d6>
 800dc80:	080e0000 	.word	0x080e0000
 800dc84:	080121b4 	.word	0x080121b4
 800dc88:	080121b8 	.word	0x080121b8
 800dc8c:	20000204 	.word	0x20000204
 800dc90:	2000179c 	.word	0x2000179c
 800dc94:	200019f8 	.word	0x200019f8
 800dc98:	080121bc 	.word	0x080121bc
 800dc9c:	080121c0 	.word	0x080121c0
 800dca0:	20000554 	.word	0x20000554
 800dca4:	20000000 	.word	0x20000000
 800dca8:	20000548 	.word	0x20000548
 800dcac:	080121c4 	.word	0x080121c4
 800dcb0:	080121c8 	.word	0x080121c8
 800dcb4:	080121cc 	.word	0x080121cc
 800dcb8:	200008dc 	.word	0x200008dc
 800dcbc:	080121f8 	.word	0x080121f8
 800dcc0:	080121fc 	.word	0x080121fc
 800dcc4:	08012204 	.word	0x08012204
 800dcc8:	08012208 	.word	0x08012208
 800dccc:	08012210 	.word	0x08012210
 800dcd0:	08012214 	.word	0x08012214
 800dcd4:	08012118 	.word	0x08012118
 800dcd8:	40023c00 	.word	0x40023c00
 800dcdc:	08012218 	.word	0x08012218
 800dce0:	0801221c 	.word	0x0801221c
 800dce4:	08012220 	.word	0x08012220
 800dce8:	0801222c 	.word	0x0801222c
 800dcec:	08012230 	.word	0x08012230
 800dcf0:	08012244 	.word	0x08012244
 800dcf4:	08012248 	.word	0x08012248
	}

	// Force Trigger
	else if (strncmp((const char*) Buf, "#f", 2) == 0
 800dcf8:	2202      	movs	r2, #2
 800dcfa:	4932      	ldr	r1, [pc, #200]	; (800ddc4 <serial_cmd_func+0x3dc>)
 800dcfc:	6878      	ldr	r0, [r7, #4]
 800dcfe:	f001 fbb2 	bl	800f466 <strncmp>
 800dd02:	4603      	mov	r3, r0
 800dd04:	2b00      	cmp	r3, #0
 800dd06:	d007      	beq.n	800dd18 <serial_cmd_func+0x330>
			|| strncmp((const char*) Buf, "#F", 2) == 0)
 800dd08:	2202      	movs	r2, #2
 800dd0a:	492f      	ldr	r1, [pc, #188]	; (800ddc8 <serial_cmd_func+0x3e0>)
 800dd0c:	6878      	ldr	r0, [r7, #4]
 800dd0e:	f001 fbaa 	bl	800f466 <strncmp>
 800dd12:	4603      	mov	r3, r0
 800dd14:	2b00      	cmp	r3, #0
 800dd16:	d110      	bne.n	800dd3a <serial_cmd_func+0x352>
	{
		HAL_GPIO_WritePin(SIG_AUTOFOCUS_GPIO_Port, SIG_AUTOFOCUS_Pin,
 800dd18:	2201      	movs	r2, #1
 800dd1a:	2120      	movs	r1, #32
 800dd1c:	482b      	ldr	r0, [pc, #172]	; (800ddcc <serial_cmd_func+0x3e4>)
 800dd1e:	f7f7 fb8a 	bl	8005436 <HAL_GPIO_WritePin>
				GPIO_PIN_SET);
		HAL_GPIO_WritePin(SIG_SHUTTER_GPIO_Port, SIG_SHUTTER_Pin, GPIO_PIN_SET);
 800dd22:	2201      	movs	r2, #1
 800dd24:	2110      	movs	r1, #16
 800dd26:	4829      	ldr	r0, [pc, #164]	; (800ddcc <serial_cmd_func+0x3e4>)
 800dd28:	f7f7 fb85 	bl	8005436 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin, GPIO_PIN_RESET);
 800dd2c:	2200      	movs	r2, #0
 800dd2e:	f44f 7100 	mov.w	r1, #512	; 0x200
 800dd32:	4827      	ldr	r0, [pc, #156]	; (800ddd0 <serial_cmd_func+0x3e8>)
 800dd34:	f7f7 fb7f 	bl	8005436 <HAL_GPIO_WritePin>
 800dd38:	e041      	b.n	800ddbe <serial_cmd_func+0x3d6>
		//LL_TIM_ClearFlag_UPDATE(TIM3);
		//LL_TIM_EnableCounter(TIM3);
	}

	// Auto Trigger
	else if (strncmp((const char*) Buf, "#a", 2) == 0
 800dd3a:	2202      	movs	r2, #2
 800dd3c:	4925      	ldr	r1, [pc, #148]	; (800ddd4 <serial_cmd_func+0x3ec>)
 800dd3e:	6878      	ldr	r0, [r7, #4]
 800dd40:	f001 fb91 	bl	800f466 <strncmp>
 800dd44:	4603      	mov	r3, r0
 800dd46:	2b00      	cmp	r3, #0
 800dd48:	d007      	beq.n	800dd5a <serial_cmd_func+0x372>
			|| strncmp((const char*) Buf, "#A", 2) == 0)
 800dd4a:	2202      	movs	r2, #2
 800dd4c:	4922      	ldr	r1, [pc, #136]	; (800ddd8 <serial_cmd_func+0x3f0>)
 800dd4e:	6878      	ldr	r0, [r7, #4]
 800dd50:	f001 fb89 	bl	800f466 <strncmp>
 800dd54:	4603      	mov	r3, r0
 800dd56:	2b00      	cmp	r3, #0
 800dd58:	d110      	bne.n	800dd7c <serial_cmd_func+0x394>
	{
		// CW
		TIM8->CNT = 0;
 800dd5a:	4b20      	ldr	r3, [pc, #128]	; (800dddc <serial_cmd_func+0x3f4>)
 800dd5c:	2200      	movs	r2, #0
 800dd5e:	625a      	str	r2, [r3, #36]	; 0x24
		a_pls_cnt = 0;
 800dd60:	4b1f      	ldr	r3, [pc, #124]	; (800dde0 <serial_cmd_func+0x3f8>)
 800dd62:	2200      	movs	r2, #0
 800dd64:	601a      	str	r2, [r3, #0]
		b_pls_cnt = 0;
 800dd66:	4b1f      	ldr	r3, [pc, #124]	; (800dde4 <serial_cmd_func+0x3fc>)
 800dd68:	2200      	movs	r2, #0
 800dd6a:	601a      	str	r2, [r3, #0]
		/*
		 TIM8->CNT = 65535;
		 A_PLS_CNT = 65535;
		 B_PLS_CNT = 65535;
		 */
		run_f = 1;
 800dd6c:	4b1e      	ldr	r3, [pc, #120]	; (800dde8 <serial_cmd_func+0x400>)
 800dd6e:	2201      	movs	r2, #1
 800dd70:	701a      	strb	r2, [r3, #0]
		CDC_Transmit_FS((uint8_t*) "#TRIGGER,1\r\n", 12); // AUTO TRIGGER RUN
 800dd72:	210c      	movs	r1, #12
 800dd74:	481d      	ldr	r0, [pc, #116]	; (800ddec <serial_cmd_func+0x404>)
 800dd76:	f000 f94b 	bl	800e010 <CDC_Transmit_FS>
 800dd7a:	e020      	b.n	800ddbe <serial_cmd_func+0x3d6>
	}
	// Stop
	else if (strncmp((const char*) Buf, "#t", 2) == 0
 800dd7c:	2202      	movs	r2, #2
 800dd7e:	491c      	ldr	r1, [pc, #112]	; (800ddf0 <serial_cmd_func+0x408>)
 800dd80:	6878      	ldr	r0, [r7, #4]
 800dd82:	f001 fb70 	bl	800f466 <strncmp>
 800dd86:	4603      	mov	r3, r0
 800dd88:	2b00      	cmp	r3, #0
 800dd8a:	d007      	beq.n	800dd9c <serial_cmd_func+0x3b4>
			|| strncmp((const char*) Buf, "#T", 2) == 0)
 800dd8c:	2202      	movs	r2, #2
 800dd8e:	4919      	ldr	r1, [pc, #100]	; (800ddf4 <serial_cmd_func+0x40c>)
 800dd90:	6878      	ldr	r0, [r7, #4]
 800dd92:	f001 fb68 	bl	800f466 <strncmp>
 800dd96:	4603      	mov	r3, r0
 800dd98:	2b00      	cmp	r3, #0
 800dd9a:	d107      	bne.n	800ddac <serial_cmd_func+0x3c4>
	{
		run_f = 0;
 800dd9c:	4b12      	ldr	r3, [pc, #72]	; (800dde8 <serial_cmd_func+0x400>)
 800dd9e:	2200      	movs	r2, #0
 800dda0:	701a      	strb	r2, [r3, #0]
		CDC_Transmit_FS((uint8_t*) "#TRIGGER,0\r\n", 12); // AUTO TRIGGER STOP
 800dda2:	210c      	movs	r1, #12
 800dda4:	4814      	ldr	r0, [pc, #80]	; (800ddf8 <serial_cmd_func+0x410>)
 800dda6:	f000 f933 	bl	800e010 <CDC_Transmit_FS>
 800ddaa:	e008      	b.n	800ddbe <serial_cmd_func+0x3d6>
	}
	else
	{
		CDC_Transmit_FS((uint8_t*) serial_cmd_manual,
				strlen(serial_cmd_manual));
 800ddac:	4813      	ldr	r0, [pc, #76]	; (800ddfc <serial_cmd_func+0x414>)
 800ddae:	f7f2 fa0b 	bl	80001c8 <strlen>
 800ddb2:	4603      	mov	r3, r0
		CDC_Transmit_FS((uint8_t*) serial_cmd_manual,
 800ddb4:	b29b      	uxth	r3, r3
 800ddb6:	4619      	mov	r1, r3
 800ddb8:	4810      	ldr	r0, [pc, #64]	; (800ddfc <serial_cmd_func+0x414>)
 800ddba:	f000 f929 	bl	800e010 <CDC_Transmit_FS>
	}

}
 800ddbe:	373c      	adds	r7, #60	; 0x3c
 800ddc0:	46bd      	mov	sp, r7
 800ddc2:	bd90      	pop	{r4, r7, pc}
 800ddc4:	0801225c 	.word	0x0801225c
 800ddc8:	08012260 	.word	0x08012260
 800ddcc:	40021800 	.word	0x40021800
 800ddd0:	40021000 	.word	0x40021000
 800ddd4:	08012264 	.word	0x08012264
 800ddd8:	08012268 	.word	0x08012268
 800dddc:	40010400 	.word	0x40010400
 800dde0:	2000054c 	.word	0x2000054c
 800dde4:	20000550 	.word	0x20000550
 800dde8:	20000548 	.word	0x20000548
 800ddec:	0801226c 	.word	0x0801226c
 800ddf0:	0801227c 	.word	0x0801227c
 800ddf4:	08012280 	.word	0x08012280
 800ddf8:	08012284 	.word	0x08012284
 800ddfc:	20000204 	.word	0x20000204

0800de00 <CDC_Init_FS>:
/**
 * @brief  Initializes the CDC media low layer over the FS USB IP
 * @retval USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_Init_FS(void)
{
 800de00:	b580      	push	{r7, lr}
 800de02:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 3 */
	/* Set Application Buffers */
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800de04:	2200      	movs	r2, #0
 800de06:	4905      	ldr	r1, [pc, #20]	; (800de1c <CDC_Init_FS+0x1c>)
 800de08:	4805      	ldr	r0, [pc, #20]	; (800de20 <CDC_Init_FS+0x20>)
 800de0a:	f7fe f929 	bl	800c060 <USBD_CDC_SetTxBuffer>
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800de0e:	4905      	ldr	r1, [pc, #20]	; (800de24 <CDC_Init_FS+0x24>)
 800de10:	4803      	ldr	r0, [pc, #12]	; (800de20 <CDC_Init_FS+0x20>)
 800de12:	f7fe f93e 	bl	800c092 <USBD_CDC_SetRxBuffer>
	return (USBD_OK);
 800de16:	2300      	movs	r3, #0
	/* USER CODE END 3 */
}
 800de18:	4618      	mov	r0, r3
 800de1a:	bd80      	pop	{r7, pc}
 800de1c:	200018cc 	.word	0x200018cc
 800de20:	200014d8 	.word	0x200014d8
 800de24:	200017a0 	.word	0x200017a0

0800de28 <CDC_DeInit_FS>:
/**
 * @brief  DeInitializes the CDC media low layer
 * @retval USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_DeInit_FS(void)
{
 800de28:	b480      	push	{r7}
 800de2a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 4 */
	return (USBD_OK);
 800de2c:	2300      	movs	r3, #0
	/* USER CODE END 4 */
}
 800de2e:	4618      	mov	r0, r3
 800de30:	46bd      	mov	sp, r7
 800de32:	bc80      	pop	{r7}
 800de34:	4770      	bx	lr
	...

0800de38 <CDC_Control_FS>:
 * @param  pbuf: Buffer containing command data (request parameters)
 * @param  length: Number of data to be sent (in bytes)
 * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t *pbuf, uint16_t length)
{
 800de38:	b480      	push	{r7}
 800de3a:	b083      	sub	sp, #12
 800de3c:	af00      	add	r7, sp, #0
 800de3e:	4603      	mov	r3, r0
 800de40:	6039      	str	r1, [r7, #0]
 800de42:	71fb      	strb	r3, [r7, #7]
 800de44:	4613      	mov	r3, r2
 800de46:	80bb      	strh	r3, [r7, #4]
	/* USER CODE BEGIN 5 */
	switch (cmd)
 800de48:	79fb      	ldrb	r3, [r7, #7]
 800de4a:	2b23      	cmp	r3, #35	; 0x23
 800de4c:	d85c      	bhi.n	800df08 <CDC_Control_FS+0xd0>
 800de4e:	a201      	add	r2, pc, #4	; (adr r2, 800de54 <CDC_Control_FS+0x1c>)
 800de50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800de54:	0800df09 	.word	0x0800df09
 800de58:	0800df09 	.word	0x0800df09
 800de5c:	0800df09 	.word	0x0800df09
 800de60:	0800df09 	.word	0x0800df09
 800de64:	0800df09 	.word	0x0800df09
 800de68:	0800df09 	.word	0x0800df09
 800de6c:	0800df09 	.word	0x0800df09
 800de70:	0800df09 	.word	0x0800df09
 800de74:	0800df09 	.word	0x0800df09
 800de78:	0800df09 	.word	0x0800df09
 800de7c:	0800df09 	.word	0x0800df09
 800de80:	0800df09 	.word	0x0800df09
 800de84:	0800df09 	.word	0x0800df09
 800de88:	0800df09 	.word	0x0800df09
 800de8c:	0800df09 	.word	0x0800df09
 800de90:	0800df09 	.word	0x0800df09
 800de94:	0800df09 	.word	0x0800df09
 800de98:	0800df09 	.word	0x0800df09
 800de9c:	0800df09 	.word	0x0800df09
 800dea0:	0800df09 	.word	0x0800df09
 800dea4:	0800df09 	.word	0x0800df09
 800dea8:	0800df09 	.word	0x0800df09
 800deac:	0800df09 	.word	0x0800df09
 800deb0:	0800df09 	.word	0x0800df09
 800deb4:	0800df09 	.word	0x0800df09
 800deb8:	0800df09 	.word	0x0800df09
 800debc:	0800df09 	.word	0x0800df09
 800dec0:	0800df09 	.word	0x0800df09
 800dec4:	0800df09 	.word	0x0800df09
 800dec8:	0800df09 	.word	0x0800df09
 800decc:	0800df09 	.word	0x0800df09
 800ded0:	0800df09 	.word	0x0800df09
 800ded4:	0800dee5 	.word	0x0800dee5
 800ded8:	0800def7 	.word	0x0800def7
 800dedc:	0800df09 	.word	0x0800df09
 800dee0:	0800df09 	.word	0x0800df09
		/*******************************************************************************/
		static uint8_t line_coding[7] // 115200bps, 1stop, no parity, 8bit
		=
		{ 0x00, 0xC2, 0x01, 0x00, 0x00, 0x00, 0x08 }; // 0001c200 >> 115200 arr[3],arr[2],arr[1],arr[0]
	case CDC_SET_LINE_CODING:
		memcpy(line_coding, pbuf, sizeof(line_coding));
 800dee4:	4b0c      	ldr	r3, [pc, #48]	; (800df18 <CDC_Control_FS+0xe0>)
 800dee6:	683a      	ldr	r2, [r7, #0]
 800dee8:	6810      	ldr	r0, [r2, #0]
 800deea:	6018      	str	r0, [r3, #0]
 800deec:	8891      	ldrh	r1, [r2, #4]
 800deee:	7992      	ldrb	r2, [r2, #6]
 800def0:	8099      	strh	r1, [r3, #4]
 800def2:	719a      	strb	r2, [r3, #6]
		break;
 800def4:	e009      	b.n	800df0a <CDC_Control_FS+0xd2>

	case CDC_GET_LINE_CODING:
		memcpy(pbuf, line_coding, sizeof(line_coding));
 800def6:	683b      	ldr	r3, [r7, #0]
 800def8:	4a07      	ldr	r2, [pc, #28]	; (800df18 <CDC_Control_FS+0xe0>)
 800defa:	6810      	ldr	r0, [r2, #0]
 800defc:	6018      	str	r0, [r3, #0]
 800defe:	8891      	ldrh	r1, [r2, #4]
 800df00:	7992      	ldrb	r2, [r2, #6]
 800df02:	8099      	strh	r1, [r3, #4]
 800df04:	719a      	strb	r2, [r3, #6]
		break;
 800df06:	e000      	b.n	800df0a <CDC_Control_FS+0xd2>
	case CDC_SEND_BREAK:

		break;

	default:
		break;
 800df08:	bf00      	nop
	}

	return (USBD_OK);
 800df0a:	2300      	movs	r3, #0
	/* USER CODE END 5 */
}
 800df0c:	4618      	mov	r0, r3
 800df0e:	370c      	adds	r7, #12
 800df10:	46bd      	mov	sp, r7
 800df12:	bc80      	pop	{r7}
 800df14:	4770      	bx	lr
 800df16:	bf00      	nop
 800df18:	20000304 	.word	0x20000304

0800df1c <CDC_Receive_FS>:
 * @param  Buf: Buffer of data to be received
 * @param  Len: Number of data received (in bytes)
 * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_Receive_FS(uint8_t *Buf, uint32_t *Len)
{
 800df1c:	b580      	push	{r7, lr}
 800df1e:	b084      	sub	sp, #16
 800df20:	af00      	add	r7, sp, #0
 800df22:	6078      	str	r0, [r7, #4]
 800df24:	6039      	str	r1, [r7, #0]
	/* USER CODE BEGIN 6 */
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800df26:	6879      	ldr	r1, [r7, #4]
 800df28:	4833      	ldr	r0, [pc, #204]	; (800dff8 <CDC_Receive_FS+0xdc>)
 800df2a:	f7fe f8b2 	bl	800c092 <USBD_CDC_SetRxBuffer>
	USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800df2e:	4832      	ldr	r0, [pc, #200]	; (800dff8 <CDC_Receive_FS+0xdc>)
 800df30:	f7fe f8f1 	bl	800c116 <USBD_CDC_ReceivePacket>

	if (strncmp((const char*) Buf, "#", 1) == 0)
 800df34:	687b      	ldr	r3, [r7, #4]
 800df36:	781a      	ldrb	r2, [r3, #0]
 800df38:	4b30      	ldr	r3, [pc, #192]	; (800dffc <CDC_Receive_FS+0xe0>)
 800df3a:	781b      	ldrb	r3, [r3, #0]
 800df3c:	1ad3      	subs	r3, r2, r3
 800df3e:	2b00      	cmp	r3, #0
 800df40:	d104      	bne.n	800df4c <CDC_Receive_FS+0x30>
	{
		serial_cmd_func(Buf, Len);
 800df42:	6839      	ldr	r1, [r7, #0]
 800df44:	6878      	ldr	r0, [r7, #4]
 800df46:	f7ff fd4f 	bl	800d9e8 <serial_cmd_func>
 800df4a:	e04f      	b.n	800dfec <CDC_Receive_FS+0xd0>
	}
	else if (strncmp((const char*) Buf, "#", 1) != 0 && usb_sel_f == 0)
 800df4c:	687b      	ldr	r3, [r7, #4]
 800df4e:	781a      	ldrb	r2, [r3, #0]
 800df50:	4b2a      	ldr	r3, [pc, #168]	; (800dffc <CDC_Receive_FS+0xe0>)
 800df52:	781b      	ldrb	r3, [r3, #0]
 800df54:	1ad3      	subs	r3, r2, r3
 800df56:	2b00      	cmp	r3, #0
 800df58:	d008      	beq.n	800df6c <CDC_Receive_FS+0x50>
 800df5a:	4b29      	ldr	r3, [pc, #164]	; (800e000 <CDC_Receive_FS+0xe4>)
 800df5c:	781b      	ldrb	r3, [r3, #0]
 800df5e:	2b00      	cmp	r3, #0
 800df60:	d104      	bne.n	800df6c <CDC_Receive_FS+0x50>
	{
		ui_cmd_func(Buf, Len);
 800df62:	6839      	ldr	r1, [r7, #0]
 800df64:	6878      	ldr	r0, [r7, #4]
 800df66:	f7ff fb4b 	bl	800d600 <ui_cmd_func>
 800df6a:	e03f      	b.n	800dfec <CDC_Receive_FS+0xd0>

	}

	else
	{
		for (uint16_t i = 0; i < *Len; i++)
 800df6c:	2300      	movs	r3, #0
 800df6e:	81fb      	strh	r3, [r7, #14]
 800df70:	e037      	b.n	800dfe2 <CDC_Receive_FS+0xc6>
		{
			*bufptr = Buf[i];
 800df72:	89fb      	ldrh	r3, [r7, #14]
 800df74:	687a      	ldr	r2, [r7, #4]
 800df76:	441a      	add	r2, r3
 800df78:	4b22      	ldr	r3, [pc, #136]	; (800e004 <CDC_Receive_FS+0xe8>)
 800df7a:	681b      	ldr	r3, [r3, #0]
 800df7c:	7812      	ldrb	r2, [r2, #0]
 800df7e:	701a      	strb	r2, [r3, #0]
			CDC_Transmit_FS((uint8_t*) bufptr, 1);
 800df80:	4b20      	ldr	r3, [pc, #128]	; (800e004 <CDC_Receive_FS+0xe8>)
 800df82:	681b      	ldr	r3, [r3, #0]
 800df84:	2101      	movs	r1, #1
 800df86:	4618      	mov	r0, r3
 800df88:	f000 f842 	bl	800e010 <CDC_Transmit_FS>
			bufptr++;
 800df8c:	4b1d      	ldr	r3, [pc, #116]	; (800e004 <CDC_Receive_FS+0xe8>)
 800df8e:	681b      	ldr	r3, [r3, #0]
 800df90:	3301      	adds	r3, #1
 800df92:	4a1c      	ldr	r2, [pc, #112]	; (800e004 <CDC_Receive_FS+0xe8>)
 800df94:	6013      	str	r3, [r2, #0]
			if (Buf[i] == '\r' || Buf[i] == '\n')
 800df96:	89fb      	ldrh	r3, [r7, #14]
 800df98:	687a      	ldr	r2, [r7, #4]
 800df9a:	4413      	add	r3, r2
 800df9c:	781b      	ldrb	r3, [r3, #0]
 800df9e:	2b0d      	cmp	r3, #13
 800dfa0:	d005      	beq.n	800dfae <CDC_Receive_FS+0x92>
 800dfa2:	89fb      	ldrh	r3, [r7, #14]
 800dfa4:	687a      	ldr	r2, [r7, #4]
 800dfa6:	4413      	add	r3, r2
 800dfa8:	781b      	ldrb	r3, [r3, #0]
 800dfaa:	2b0a      	cmp	r3, #10
 800dfac:	d106      	bne.n	800dfbc <CDC_Receive_FS+0xa0>
			{
				enterkey_f = 1;
 800dfae:	4b16      	ldr	r3, [pc, #88]	; (800e008 <CDC_Receive_FS+0xec>)
 800dfb0:	2201      	movs	r2, #1
 800dfb2:	701a      	strb	r2, [r3, #0]
				bufptr = (char*) usb_rx_buf;
 800dfb4:	4b13      	ldr	r3, [pc, #76]	; (800e004 <CDC_Receive_FS+0xe8>)
 800dfb6:	4a15      	ldr	r2, [pc, #84]	; (800e00c <CDC_Receive_FS+0xf0>)
 800dfb8:	601a      	str	r2, [r3, #0]
 800dfba:	e00f      	b.n	800dfdc <CDC_Receive_FS+0xc0>
			}
			else if (Buf[i] == '\b')
 800dfbc:	89fb      	ldrh	r3, [r7, #14]
 800dfbe:	687a      	ldr	r2, [r7, #4]
 800dfc0:	4413      	add	r3, r2
 800dfc2:	781b      	ldrb	r3, [r3, #0]
 800dfc4:	2b08      	cmp	r3, #8
 800dfc6:	d109      	bne.n	800dfdc <CDC_Receive_FS+0xc0>
			{
				if (bufptr != (char*) usb_rx_buf)
 800dfc8:	4b0e      	ldr	r3, [pc, #56]	; (800e004 <CDC_Receive_FS+0xe8>)
 800dfca:	681b      	ldr	r3, [r3, #0]
 800dfcc:	4a0f      	ldr	r2, [pc, #60]	; (800e00c <CDC_Receive_FS+0xf0>)
 800dfce:	4293      	cmp	r3, r2
 800dfd0:	d004      	beq.n	800dfdc <CDC_Receive_FS+0xc0>
				{
					bufptr--;
 800dfd2:	4b0c      	ldr	r3, [pc, #48]	; (800e004 <CDC_Receive_FS+0xe8>)
 800dfd4:	681b      	ldr	r3, [r3, #0]
 800dfd6:	3b01      	subs	r3, #1
 800dfd8:	4a0a      	ldr	r2, [pc, #40]	; (800e004 <CDC_Receive_FS+0xe8>)
 800dfda:	6013      	str	r3, [r2, #0]
		for (uint16_t i = 0; i < *Len; i++)
 800dfdc:	89fb      	ldrh	r3, [r7, #14]
 800dfde:	3301      	adds	r3, #1
 800dfe0:	81fb      	strh	r3, [r7, #14]
 800dfe2:	89fa      	ldrh	r2, [r7, #14]
 800dfe4:	683b      	ldr	r3, [r7, #0]
 800dfe6:	681b      	ldr	r3, [r3, #0]
 800dfe8:	429a      	cmp	r2, r3
 800dfea:	d3c2      	bcc.n	800df72 <CDC_Receive_FS+0x56>
				}
			}
		}
	}
	return (USBD_OK);
 800dfec:	2300      	movs	r3, #0
	/* USER CODE END 6 */
}
 800dfee:	4618      	mov	r0, r3
 800dff0:	3710      	adds	r7, #16
 800dff2:	46bd      	mov	sp, r7
 800dff4:	bd80      	pop	{r7, pc}
 800dff6:	bf00      	nop
 800dff8:	200014d8 	.word	0x200014d8
 800dffc:	08012294 	.word	0x08012294
 800e000:	20000558 	.word	0x20000558
 800e004:	2000179c 	.word	0x2000179c
 800e008:	20000559 	.word	0x20000559
 800e00c:	200019f8 	.word	0x200019f8

0800e010 <CDC_Transmit_FS>:
 * @param  Buf: Buffer of data to be sent
 * @param  Len: Number of data to be sent (in bytes)
 * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
 */
uint8_t CDC_Transmit_FS(uint8_t *Buf, uint16_t Len)
{
 800e010:	b580      	push	{r7, lr}
 800e012:	b084      	sub	sp, #16
 800e014:	af00      	add	r7, sp, #0
 800e016:	6078      	str	r0, [r7, #4]
 800e018:	460b      	mov	r3, r1
 800e01a:	807b      	strh	r3, [r7, #2]
	uint8_t result = USBD_OK;
 800e01c:	2300      	movs	r3, #0
 800e01e:	73fb      	strb	r3, [r7, #15]
	/* USER CODE BEGIN 7 */
	USBD_CDC_HandleTypeDef *hcdc =
 800e020:	4b0d      	ldr	r3, [pc, #52]	; (800e058 <CDC_Transmit_FS+0x48>)
 800e022:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e026:	60bb      	str	r3, [r7, #8]
			(USBD_CDC_HandleTypeDef*) hUsbDeviceFS.pClassData;
	if (hcdc->TxState != 0)
 800e028:	68bb      	ldr	r3, [r7, #8]
 800e02a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800e02e:	2b00      	cmp	r3, #0
 800e030:	d001      	beq.n	800e036 <CDC_Transmit_FS+0x26>
	{
		return USBD_BUSY;
 800e032:	2301      	movs	r3, #1
 800e034:	e00b      	b.n	800e04e <CDC_Transmit_FS+0x3e>
	}
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800e036:	887b      	ldrh	r3, [r7, #2]
 800e038:	461a      	mov	r2, r3
 800e03a:	6879      	ldr	r1, [r7, #4]
 800e03c:	4806      	ldr	r0, [pc, #24]	; (800e058 <CDC_Transmit_FS+0x48>)
 800e03e:	f7fe f80f 	bl	800c060 <USBD_CDC_SetTxBuffer>
	result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800e042:	4805      	ldr	r0, [pc, #20]	; (800e058 <CDC_Transmit_FS+0x48>)
 800e044:	f7fe f838 	bl	800c0b8 <USBD_CDC_TransmitPacket>
 800e048:	4603      	mov	r3, r0
 800e04a:	73fb      	strb	r3, [r7, #15]
	/* USER CODE END 7 */
	return result;
 800e04c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e04e:	4618      	mov	r0, r3
 800e050:	3710      	adds	r7, #16
 800e052:	46bd      	mov	sp, r7
 800e054:	bd80      	pop	{r7, pc}
 800e056:	bf00      	nop
 800e058:	200014d8 	.word	0x200014d8

0800e05c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e05c:	b480      	push	{r7}
 800e05e:	b083      	sub	sp, #12
 800e060:	af00      	add	r7, sp, #0
 800e062:	4603      	mov	r3, r0
 800e064:	6039      	str	r1, [r7, #0]
 800e066:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800e068:	683b      	ldr	r3, [r7, #0]
 800e06a:	2212      	movs	r2, #18
 800e06c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800e06e:	4b03      	ldr	r3, [pc, #12]	; (800e07c <USBD_FS_DeviceDescriptor+0x20>)
}
 800e070:	4618      	mov	r0, r3
 800e072:	370c      	adds	r7, #12
 800e074:	46bd      	mov	sp, r7
 800e076:	bc80      	pop	{r7}
 800e078:	4770      	bx	lr
 800e07a:	bf00      	nop
 800e07c:	20000328 	.word	0x20000328

0800e080 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e080:	b480      	push	{r7}
 800e082:	b083      	sub	sp, #12
 800e084:	af00      	add	r7, sp, #0
 800e086:	4603      	mov	r3, r0
 800e088:	6039      	str	r1, [r7, #0]
 800e08a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800e08c:	683b      	ldr	r3, [r7, #0]
 800e08e:	2204      	movs	r2, #4
 800e090:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800e092:	4b03      	ldr	r3, [pc, #12]	; (800e0a0 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800e094:	4618      	mov	r0, r3
 800e096:	370c      	adds	r7, #12
 800e098:	46bd      	mov	sp, r7
 800e09a:	bc80      	pop	{r7}
 800e09c:	4770      	bx	lr
 800e09e:	bf00      	nop
 800e0a0:	2000033c 	.word	0x2000033c

0800e0a4 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e0a4:	b580      	push	{r7, lr}
 800e0a6:	b082      	sub	sp, #8
 800e0a8:	af00      	add	r7, sp, #0
 800e0aa:	4603      	mov	r3, r0
 800e0ac:	6039      	str	r1, [r7, #0]
 800e0ae:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e0b0:	79fb      	ldrb	r3, [r7, #7]
 800e0b2:	2b00      	cmp	r3, #0
 800e0b4:	d105      	bne.n	800e0c2 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800e0b6:	683a      	ldr	r2, [r7, #0]
 800e0b8:	4907      	ldr	r1, [pc, #28]	; (800e0d8 <USBD_FS_ProductStrDescriptor+0x34>)
 800e0ba:	4808      	ldr	r0, [pc, #32]	; (800e0dc <USBD_FS_ProductStrDescriptor+0x38>)
 800e0bc:	f7ff f84a 	bl	800d154 <USBD_GetString>
 800e0c0:	e004      	b.n	800e0cc <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800e0c2:	683a      	ldr	r2, [r7, #0]
 800e0c4:	4904      	ldr	r1, [pc, #16]	; (800e0d8 <USBD_FS_ProductStrDescriptor+0x34>)
 800e0c6:	4805      	ldr	r0, [pc, #20]	; (800e0dc <USBD_FS_ProductStrDescriptor+0x38>)
 800e0c8:	f7ff f844 	bl	800d154 <USBD_GetString>
  }
  return USBD_StrDesc;
 800e0cc:	4b02      	ldr	r3, [pc, #8]	; (800e0d8 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800e0ce:	4618      	mov	r0, r3
 800e0d0:	3708      	adds	r7, #8
 800e0d2:	46bd      	mov	sp, r7
 800e0d4:	bd80      	pop	{r7, pc}
 800e0d6:	bf00      	nop
 800e0d8:	20001ac0 	.word	0x20001ac0
 800e0dc:	08012298 	.word	0x08012298

0800e0e0 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e0e0:	b580      	push	{r7, lr}
 800e0e2:	b082      	sub	sp, #8
 800e0e4:	af00      	add	r7, sp, #0
 800e0e6:	4603      	mov	r3, r0
 800e0e8:	6039      	str	r1, [r7, #0]
 800e0ea:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800e0ec:	683a      	ldr	r2, [r7, #0]
 800e0ee:	4904      	ldr	r1, [pc, #16]	; (800e100 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800e0f0:	4804      	ldr	r0, [pc, #16]	; (800e104 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800e0f2:	f7ff f82f 	bl	800d154 <USBD_GetString>
  return USBD_StrDesc;
 800e0f6:	4b02      	ldr	r3, [pc, #8]	; (800e100 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800e0f8:	4618      	mov	r0, r3
 800e0fa:	3708      	adds	r7, #8
 800e0fc:	46bd      	mov	sp, r7
 800e0fe:	bd80      	pop	{r7, pc}
 800e100:	20001ac0 	.word	0x20001ac0
 800e104:	080122a4 	.word	0x080122a4

0800e108 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e108:	b580      	push	{r7, lr}
 800e10a:	b082      	sub	sp, #8
 800e10c:	af00      	add	r7, sp, #0
 800e10e:	4603      	mov	r3, r0
 800e110:	6039      	str	r1, [r7, #0]
 800e112:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800e114:	683b      	ldr	r3, [r7, #0]
 800e116:	221a      	movs	r2, #26
 800e118:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800e11a:	f000 f843 	bl	800e1a4 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800e11e:	4b02      	ldr	r3, [pc, #8]	; (800e128 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800e120:	4618      	mov	r0, r3
 800e122:	3708      	adds	r7, #8
 800e124:	46bd      	mov	sp, r7
 800e126:	bd80      	pop	{r7, pc}
 800e128:	20000340 	.word	0x20000340

0800e12c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e12c:	b580      	push	{r7, lr}
 800e12e:	b082      	sub	sp, #8
 800e130:	af00      	add	r7, sp, #0
 800e132:	4603      	mov	r3, r0
 800e134:	6039      	str	r1, [r7, #0]
 800e136:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800e138:	79fb      	ldrb	r3, [r7, #7]
 800e13a:	2b00      	cmp	r3, #0
 800e13c:	d105      	bne.n	800e14a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800e13e:	683a      	ldr	r2, [r7, #0]
 800e140:	4907      	ldr	r1, [pc, #28]	; (800e160 <USBD_FS_ConfigStrDescriptor+0x34>)
 800e142:	4808      	ldr	r0, [pc, #32]	; (800e164 <USBD_FS_ConfigStrDescriptor+0x38>)
 800e144:	f7ff f806 	bl	800d154 <USBD_GetString>
 800e148:	e004      	b.n	800e154 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800e14a:	683a      	ldr	r2, [r7, #0]
 800e14c:	4904      	ldr	r1, [pc, #16]	; (800e160 <USBD_FS_ConfigStrDescriptor+0x34>)
 800e14e:	4805      	ldr	r0, [pc, #20]	; (800e164 <USBD_FS_ConfigStrDescriptor+0x38>)
 800e150:	f7ff f800 	bl	800d154 <USBD_GetString>
  }
  return USBD_StrDesc;
 800e154:	4b02      	ldr	r3, [pc, #8]	; (800e160 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800e156:	4618      	mov	r0, r3
 800e158:	3708      	adds	r7, #8
 800e15a:	46bd      	mov	sp, r7
 800e15c:	bd80      	pop	{r7, pc}
 800e15e:	bf00      	nop
 800e160:	20001ac0 	.word	0x20001ac0
 800e164:	080122b0 	.word	0x080122b0

0800e168 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e168:	b580      	push	{r7, lr}
 800e16a:	b082      	sub	sp, #8
 800e16c:	af00      	add	r7, sp, #0
 800e16e:	4603      	mov	r3, r0
 800e170:	6039      	str	r1, [r7, #0]
 800e172:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e174:	79fb      	ldrb	r3, [r7, #7]
 800e176:	2b00      	cmp	r3, #0
 800e178:	d105      	bne.n	800e186 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e17a:	683a      	ldr	r2, [r7, #0]
 800e17c:	4907      	ldr	r1, [pc, #28]	; (800e19c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800e17e:	4808      	ldr	r0, [pc, #32]	; (800e1a0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800e180:	f7fe ffe8 	bl	800d154 <USBD_GetString>
 800e184:	e004      	b.n	800e190 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e186:	683a      	ldr	r2, [r7, #0]
 800e188:	4904      	ldr	r1, [pc, #16]	; (800e19c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800e18a:	4805      	ldr	r0, [pc, #20]	; (800e1a0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800e18c:	f7fe ffe2 	bl	800d154 <USBD_GetString>
  }
  return USBD_StrDesc;
 800e190:	4b02      	ldr	r3, [pc, #8]	; (800e19c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800e192:	4618      	mov	r0, r3
 800e194:	3708      	adds	r7, #8
 800e196:	46bd      	mov	sp, r7
 800e198:	bd80      	pop	{r7, pc}
 800e19a:	bf00      	nop
 800e19c:	20001ac0 	.word	0x20001ac0
 800e1a0:	080122bc 	.word	0x080122bc

0800e1a4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800e1a4:	b580      	push	{r7, lr}
 800e1a6:	b084      	sub	sp, #16
 800e1a8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800e1aa:	4b0f      	ldr	r3, [pc, #60]	; (800e1e8 <Get_SerialNum+0x44>)
 800e1ac:	681b      	ldr	r3, [r3, #0]
 800e1ae:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800e1b0:	4b0e      	ldr	r3, [pc, #56]	; (800e1ec <Get_SerialNum+0x48>)
 800e1b2:	681b      	ldr	r3, [r3, #0]
 800e1b4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800e1b6:	4b0e      	ldr	r3, [pc, #56]	; (800e1f0 <Get_SerialNum+0x4c>)
 800e1b8:	681b      	ldr	r3, [r3, #0]
 800e1ba:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800e1bc:	68fa      	ldr	r2, [r7, #12]
 800e1be:	687b      	ldr	r3, [r7, #4]
 800e1c0:	4413      	add	r3, r2
 800e1c2:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800e1c4:	68fb      	ldr	r3, [r7, #12]
 800e1c6:	2b00      	cmp	r3, #0
 800e1c8:	d009      	beq.n	800e1de <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800e1ca:	2208      	movs	r2, #8
 800e1cc:	4909      	ldr	r1, [pc, #36]	; (800e1f4 <Get_SerialNum+0x50>)
 800e1ce:	68f8      	ldr	r0, [r7, #12]
 800e1d0:	f000 f814 	bl	800e1fc <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800e1d4:	2204      	movs	r2, #4
 800e1d6:	4908      	ldr	r1, [pc, #32]	; (800e1f8 <Get_SerialNum+0x54>)
 800e1d8:	68b8      	ldr	r0, [r7, #8]
 800e1da:	f000 f80f 	bl	800e1fc <IntToUnicode>
  }
}
 800e1de:	bf00      	nop
 800e1e0:	3710      	adds	r7, #16
 800e1e2:	46bd      	mov	sp, r7
 800e1e4:	bd80      	pop	{r7, pc}
 800e1e6:	bf00      	nop
 800e1e8:	1fff7a10 	.word	0x1fff7a10
 800e1ec:	1fff7a14 	.word	0x1fff7a14
 800e1f0:	1fff7a18 	.word	0x1fff7a18
 800e1f4:	20000342 	.word	0x20000342
 800e1f8:	20000352 	.word	0x20000352

0800e1fc <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800e1fc:	b480      	push	{r7}
 800e1fe:	b087      	sub	sp, #28
 800e200:	af00      	add	r7, sp, #0
 800e202:	60f8      	str	r0, [r7, #12]
 800e204:	60b9      	str	r1, [r7, #8]
 800e206:	4613      	mov	r3, r2
 800e208:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800e20a:	2300      	movs	r3, #0
 800e20c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800e20e:	2300      	movs	r3, #0
 800e210:	75fb      	strb	r3, [r7, #23]
 800e212:	e027      	b.n	800e264 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800e214:	68fb      	ldr	r3, [r7, #12]
 800e216:	0f1b      	lsrs	r3, r3, #28
 800e218:	2b09      	cmp	r3, #9
 800e21a:	d80b      	bhi.n	800e234 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800e21c:	68fb      	ldr	r3, [r7, #12]
 800e21e:	0f1b      	lsrs	r3, r3, #28
 800e220:	b2da      	uxtb	r2, r3
 800e222:	7dfb      	ldrb	r3, [r7, #23]
 800e224:	005b      	lsls	r3, r3, #1
 800e226:	4619      	mov	r1, r3
 800e228:	68bb      	ldr	r3, [r7, #8]
 800e22a:	440b      	add	r3, r1
 800e22c:	3230      	adds	r2, #48	; 0x30
 800e22e:	b2d2      	uxtb	r2, r2
 800e230:	701a      	strb	r2, [r3, #0]
 800e232:	e00a      	b.n	800e24a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800e234:	68fb      	ldr	r3, [r7, #12]
 800e236:	0f1b      	lsrs	r3, r3, #28
 800e238:	b2da      	uxtb	r2, r3
 800e23a:	7dfb      	ldrb	r3, [r7, #23]
 800e23c:	005b      	lsls	r3, r3, #1
 800e23e:	4619      	mov	r1, r3
 800e240:	68bb      	ldr	r3, [r7, #8]
 800e242:	440b      	add	r3, r1
 800e244:	3237      	adds	r2, #55	; 0x37
 800e246:	b2d2      	uxtb	r2, r2
 800e248:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800e24a:	68fb      	ldr	r3, [r7, #12]
 800e24c:	011b      	lsls	r3, r3, #4
 800e24e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800e250:	7dfb      	ldrb	r3, [r7, #23]
 800e252:	005b      	lsls	r3, r3, #1
 800e254:	3301      	adds	r3, #1
 800e256:	68ba      	ldr	r2, [r7, #8]
 800e258:	4413      	add	r3, r2
 800e25a:	2200      	movs	r2, #0
 800e25c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800e25e:	7dfb      	ldrb	r3, [r7, #23]
 800e260:	3301      	adds	r3, #1
 800e262:	75fb      	strb	r3, [r7, #23]
 800e264:	7dfa      	ldrb	r2, [r7, #23]
 800e266:	79fb      	ldrb	r3, [r7, #7]
 800e268:	429a      	cmp	r2, r3
 800e26a:	d3d3      	bcc.n	800e214 <IntToUnicode+0x18>
  }
}
 800e26c:	bf00      	nop
 800e26e:	bf00      	nop
 800e270:	371c      	adds	r7, #28
 800e272:	46bd      	mov	sp, r7
 800e274:	bc80      	pop	{r7}
 800e276:	4770      	bx	lr

0800e278 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800e278:	b580      	push	{r7, lr}
 800e27a:	b08a      	sub	sp, #40	; 0x28
 800e27c:	af00      	add	r7, sp, #0
 800e27e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e280:	f107 0314 	add.w	r3, r7, #20
 800e284:	2200      	movs	r2, #0
 800e286:	601a      	str	r2, [r3, #0]
 800e288:	605a      	str	r2, [r3, #4]
 800e28a:	609a      	str	r2, [r3, #8]
 800e28c:	60da      	str	r2, [r3, #12]
 800e28e:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800e290:	687b      	ldr	r3, [r7, #4]
 800e292:	681b      	ldr	r3, [r3, #0]
 800e294:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800e298:	d147      	bne.n	800e32a <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e29a:	2300      	movs	r3, #0
 800e29c:	613b      	str	r3, [r7, #16]
 800e29e:	4b25      	ldr	r3, [pc, #148]	; (800e334 <HAL_PCD_MspInit+0xbc>)
 800e2a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e2a2:	4a24      	ldr	r2, [pc, #144]	; (800e334 <HAL_PCD_MspInit+0xbc>)
 800e2a4:	f043 0301 	orr.w	r3, r3, #1
 800e2a8:	6313      	str	r3, [r2, #48]	; 0x30
 800e2aa:	4b22      	ldr	r3, [pc, #136]	; (800e334 <HAL_PCD_MspInit+0xbc>)
 800e2ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e2ae:	f003 0301 	and.w	r3, r3, #1
 800e2b2:	613b      	str	r3, [r7, #16]
 800e2b4:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 800e2b6:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 800e2ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e2bc:	2302      	movs	r3, #2
 800e2be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e2c0:	2300      	movs	r3, #0
 800e2c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e2c4:	2303      	movs	r3, #3
 800e2c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800e2c8:	230a      	movs	r3, #10
 800e2ca:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e2cc:	f107 0314 	add.w	r3, r7, #20
 800e2d0:	4619      	mov	r1, r3
 800e2d2:	4819      	ldr	r0, [pc, #100]	; (800e338 <HAL_PCD_MspInit+0xc0>)
 800e2d4:	f7f6 fefa 	bl	80050cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 800e2d8:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e2dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800e2de:	2300      	movs	r3, #0
 800e2e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e2e2:	2300      	movs	r3, #0
 800e2e4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 800e2e6:	f107 0314 	add.w	r3, r7, #20
 800e2ea:	4619      	mov	r1, r3
 800e2ec:	4812      	ldr	r0, [pc, #72]	; (800e338 <HAL_PCD_MspInit+0xc0>)
 800e2ee:	f7f6 feed 	bl	80050cc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800e2f2:	4b10      	ldr	r3, [pc, #64]	; (800e334 <HAL_PCD_MspInit+0xbc>)
 800e2f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e2f6:	4a0f      	ldr	r2, [pc, #60]	; (800e334 <HAL_PCD_MspInit+0xbc>)
 800e2f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e2fc:	6353      	str	r3, [r2, #52]	; 0x34
 800e2fe:	2300      	movs	r3, #0
 800e300:	60fb      	str	r3, [r7, #12]
 800e302:	4b0c      	ldr	r3, [pc, #48]	; (800e334 <HAL_PCD_MspInit+0xbc>)
 800e304:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e306:	4a0b      	ldr	r2, [pc, #44]	; (800e334 <HAL_PCD_MspInit+0xbc>)
 800e308:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800e30c:	6453      	str	r3, [r2, #68]	; 0x44
 800e30e:	4b09      	ldr	r3, [pc, #36]	; (800e334 <HAL_PCD_MspInit+0xbc>)
 800e310:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e312:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800e316:	60fb      	str	r3, [r7, #12]
 800e318:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 1, 0);
 800e31a:	2200      	movs	r2, #0
 800e31c:	2101      	movs	r1, #1
 800e31e:	2043      	movs	r0, #67	; 0x43
 800e320:	f7f5 fedd 	bl	80040de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800e324:	2043      	movs	r0, #67	; 0x43
 800e326:	f7f5 fef6 	bl	8004116 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800e32a:	bf00      	nop
 800e32c:	3728      	adds	r7, #40	; 0x28
 800e32e:	46bd      	mov	sp, r7
 800e330:	bd80      	pop	{r7, pc}
 800e332:	bf00      	nop
 800e334:	40023800 	.word	0x40023800
 800e338:	40020000 	.word	0x40020000

0800e33c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e33c:	b580      	push	{r7, lr}
 800e33e:	b082      	sub	sp, #8
 800e340:	af00      	add	r7, sp, #0
 800e342:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800e344:	687b      	ldr	r3, [r7, #4]
 800e346:	f8d3 23fc 	ldr.w	r2, [r3, #1020]	; 0x3fc
 800e34a:	687b      	ldr	r3, [r7, #4]
 800e34c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800e350:	4619      	mov	r1, r3
 800e352:	4610      	mov	r0, r2
 800e354:	f7fd ff95 	bl	800c282 <USBD_LL_SetupStage>
}
 800e358:	bf00      	nop
 800e35a:	3708      	adds	r7, #8
 800e35c:	46bd      	mov	sp, r7
 800e35e:	bd80      	pop	{r7, pc}

0800e360 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e360:	b580      	push	{r7, lr}
 800e362:	b082      	sub	sp, #8
 800e364:	af00      	add	r7, sp, #0
 800e366:	6078      	str	r0, [r7, #4]
 800e368:	460b      	mov	r3, r1
 800e36a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800e36c:	687b      	ldr	r3, [r7, #4]
 800e36e:	f8d3 03fc 	ldr.w	r0, [r3, #1020]	; 0x3fc
 800e372:	78fa      	ldrb	r2, [r7, #3]
 800e374:	6879      	ldr	r1, [r7, #4]
 800e376:	4613      	mov	r3, r2
 800e378:	00db      	lsls	r3, r3, #3
 800e37a:	1a9b      	subs	r3, r3, r2
 800e37c:	009b      	lsls	r3, r3, #2
 800e37e:	440b      	add	r3, r1
 800e380:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800e384:	681a      	ldr	r2, [r3, #0]
 800e386:	78fb      	ldrb	r3, [r7, #3]
 800e388:	4619      	mov	r1, r3
 800e38a:	f7fd ffc7 	bl	800c31c <USBD_LL_DataOutStage>
}
 800e38e:	bf00      	nop
 800e390:	3708      	adds	r7, #8
 800e392:	46bd      	mov	sp, r7
 800e394:	bd80      	pop	{r7, pc}

0800e396 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e396:	b580      	push	{r7, lr}
 800e398:	b082      	sub	sp, #8
 800e39a:	af00      	add	r7, sp, #0
 800e39c:	6078      	str	r0, [r7, #4]
 800e39e:	460b      	mov	r3, r1
 800e3a0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800e3a2:	687b      	ldr	r3, [r7, #4]
 800e3a4:	f8d3 03fc 	ldr.w	r0, [r3, #1020]	; 0x3fc
 800e3a8:	78fa      	ldrb	r2, [r7, #3]
 800e3aa:	6879      	ldr	r1, [r7, #4]
 800e3ac:	4613      	mov	r3, r2
 800e3ae:	00db      	lsls	r3, r3, #3
 800e3b0:	1a9b      	subs	r3, r3, r2
 800e3b2:	009b      	lsls	r3, r3, #2
 800e3b4:	440b      	add	r3, r1
 800e3b6:	3348      	adds	r3, #72	; 0x48
 800e3b8:	681a      	ldr	r2, [r3, #0]
 800e3ba:	78fb      	ldrb	r3, [r7, #3]
 800e3bc:	4619      	mov	r1, r3
 800e3be:	f7fe f81e 	bl	800c3fe <USBD_LL_DataInStage>
}
 800e3c2:	bf00      	nop
 800e3c4:	3708      	adds	r7, #8
 800e3c6:	46bd      	mov	sp, r7
 800e3c8:	bd80      	pop	{r7, pc}

0800e3ca <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e3ca:	b580      	push	{r7, lr}
 800e3cc:	b082      	sub	sp, #8
 800e3ce:	af00      	add	r7, sp, #0
 800e3d0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800e3d2:	687b      	ldr	r3, [r7, #4]
 800e3d4:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 800e3d8:	4618      	mov	r0, r3
 800e3da:	f7fe f92e 	bl	800c63a <USBD_LL_SOF>
}
 800e3de:	bf00      	nop
 800e3e0:	3708      	adds	r7, #8
 800e3e2:	46bd      	mov	sp, r7
 800e3e4:	bd80      	pop	{r7, pc}

0800e3e6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e3e6:	b580      	push	{r7, lr}
 800e3e8:	b084      	sub	sp, #16
 800e3ea:	af00      	add	r7, sp, #0
 800e3ec:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800e3ee:	2301      	movs	r3, #1
 800e3f0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800e3f2:	687b      	ldr	r3, [r7, #4]
 800e3f4:	68db      	ldr	r3, [r3, #12]
 800e3f6:	2b00      	cmp	r3, #0
 800e3f8:	d102      	bne.n	800e400 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800e3fa:	2300      	movs	r3, #0
 800e3fc:	73fb      	strb	r3, [r7, #15]
 800e3fe:	e008      	b.n	800e412 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800e400:	687b      	ldr	r3, [r7, #4]
 800e402:	68db      	ldr	r3, [r3, #12]
 800e404:	2b02      	cmp	r3, #2
 800e406:	d102      	bne.n	800e40e <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800e408:	2301      	movs	r3, #1
 800e40a:	73fb      	strb	r3, [r7, #15]
 800e40c:	e001      	b.n	800e412 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800e40e:	f7f3 fb9b 	bl	8001b48 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800e412:	687b      	ldr	r3, [r7, #4]
 800e414:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 800e418:	7bfa      	ldrb	r2, [r7, #15]
 800e41a:	4611      	mov	r1, r2
 800e41c:	4618      	mov	r0, r3
 800e41e:	f7fe f8d4 	bl	800c5ca <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800e422:	687b      	ldr	r3, [r7, #4]
 800e424:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 800e428:	4618      	mov	r0, r3
 800e42a:	f7fe f88d 	bl	800c548 <USBD_LL_Reset>
}
 800e42e:	bf00      	nop
 800e430:	3710      	adds	r7, #16
 800e432:	46bd      	mov	sp, r7
 800e434:	bd80      	pop	{r7, pc}
	...

0800e438 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e438:	b580      	push	{r7, lr}
 800e43a:	b082      	sub	sp, #8
 800e43c:	af00      	add	r7, sp, #0
 800e43e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800e440:	687b      	ldr	r3, [r7, #4]
 800e442:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 800e446:	4618      	mov	r0, r3
 800e448:	f7fe f8ce 	bl	800c5e8 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800e44c:	687b      	ldr	r3, [r7, #4]
 800e44e:	681b      	ldr	r3, [r3, #0]
 800e450:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800e454:	681b      	ldr	r3, [r3, #0]
 800e456:	687a      	ldr	r2, [r7, #4]
 800e458:	6812      	ldr	r2, [r2, #0]
 800e45a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800e45e:	f043 0301 	orr.w	r3, r3, #1
 800e462:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800e464:	687b      	ldr	r3, [r7, #4]
 800e466:	6a1b      	ldr	r3, [r3, #32]
 800e468:	2b00      	cmp	r3, #0
 800e46a:	d005      	beq.n	800e478 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e46c:	4b04      	ldr	r3, [pc, #16]	; (800e480 <HAL_PCD_SuspendCallback+0x48>)
 800e46e:	691b      	ldr	r3, [r3, #16]
 800e470:	4a03      	ldr	r2, [pc, #12]	; (800e480 <HAL_PCD_SuspendCallback+0x48>)
 800e472:	f043 0306 	orr.w	r3, r3, #6
 800e476:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800e478:	bf00      	nop
 800e47a:	3708      	adds	r7, #8
 800e47c:	46bd      	mov	sp, r7
 800e47e:	bd80      	pop	{r7, pc}
 800e480:	e000ed00 	.word	0xe000ed00

0800e484 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e484:	b580      	push	{r7, lr}
 800e486:	b082      	sub	sp, #8
 800e488:	af00      	add	r7, sp, #0
 800e48a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800e48c:	687b      	ldr	r3, [r7, #4]
 800e48e:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 800e492:	4618      	mov	r0, r3
 800e494:	f7fe f8bc 	bl	800c610 <USBD_LL_Resume>
}
 800e498:	bf00      	nop
 800e49a:	3708      	adds	r7, #8
 800e49c:	46bd      	mov	sp, r7
 800e49e:	bd80      	pop	{r7, pc}

0800e4a0 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e4a0:	b580      	push	{r7, lr}
 800e4a2:	b082      	sub	sp, #8
 800e4a4:	af00      	add	r7, sp, #0
 800e4a6:	6078      	str	r0, [r7, #4]
 800e4a8:	460b      	mov	r3, r1
 800e4aa:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800e4ac:	687b      	ldr	r3, [r7, #4]
 800e4ae:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 800e4b2:	78fa      	ldrb	r2, [r7, #3]
 800e4b4:	4611      	mov	r1, r2
 800e4b6:	4618      	mov	r0, r3
 800e4b8:	f7fe f8e5 	bl	800c686 <USBD_LL_IsoOUTIncomplete>
}
 800e4bc:	bf00      	nop
 800e4be:	3708      	adds	r7, #8
 800e4c0:	46bd      	mov	sp, r7
 800e4c2:	bd80      	pop	{r7, pc}

0800e4c4 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e4c4:	b580      	push	{r7, lr}
 800e4c6:	b082      	sub	sp, #8
 800e4c8:	af00      	add	r7, sp, #0
 800e4ca:	6078      	str	r0, [r7, #4]
 800e4cc:	460b      	mov	r3, r1
 800e4ce:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800e4d0:	687b      	ldr	r3, [r7, #4]
 800e4d2:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 800e4d6:	78fa      	ldrb	r2, [r7, #3]
 800e4d8:	4611      	mov	r1, r2
 800e4da:	4618      	mov	r0, r3
 800e4dc:	f7fe f8c7 	bl	800c66e <USBD_LL_IsoINIncomplete>
}
 800e4e0:	bf00      	nop
 800e4e2:	3708      	adds	r7, #8
 800e4e4:	46bd      	mov	sp, r7
 800e4e6:	bd80      	pop	{r7, pc}

0800e4e8 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e4e8:	b580      	push	{r7, lr}
 800e4ea:	b082      	sub	sp, #8
 800e4ec:	af00      	add	r7, sp, #0
 800e4ee:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800e4f0:	687b      	ldr	r3, [r7, #4]
 800e4f2:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 800e4f6:	4618      	mov	r0, r3
 800e4f8:	f7fe f8d1 	bl	800c69e <USBD_LL_DevConnected>
}
 800e4fc:	bf00      	nop
 800e4fe:	3708      	adds	r7, #8
 800e500:	46bd      	mov	sp, r7
 800e502:	bd80      	pop	{r7, pc}

0800e504 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e504:	b580      	push	{r7, lr}
 800e506:	b082      	sub	sp, #8
 800e508:	af00      	add	r7, sp, #0
 800e50a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800e50c:	687b      	ldr	r3, [r7, #4]
 800e50e:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 800e512:	4618      	mov	r0, r3
 800e514:	f7fe f8cd 	bl	800c6b2 <USBD_LL_DevDisconnected>
}
 800e518:	bf00      	nop
 800e51a:	3708      	adds	r7, #8
 800e51c:	46bd      	mov	sp, r7
 800e51e:	bd80      	pop	{r7, pc}

0800e520 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800e520:	b580      	push	{r7, lr}
 800e522:	b082      	sub	sp, #8
 800e524:	af00      	add	r7, sp, #0
 800e526:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800e528:	687b      	ldr	r3, [r7, #4]
 800e52a:	781b      	ldrb	r3, [r3, #0]
 800e52c:	2b00      	cmp	r3, #0
 800e52e:	d139      	bne.n	800e5a4 <USBD_LL_Init+0x84>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800e530:	4a1f      	ldr	r2, [pc, #124]	; (800e5b0 <USBD_LL_Init+0x90>)
 800e532:	687b      	ldr	r3, [r7, #4]
 800e534:	f8c2 33fc 	str.w	r3, [r2, #1020]	; 0x3fc
  pdev->pData = &hpcd_USB_OTG_FS;
 800e538:	687b      	ldr	r3, [r7, #4]
 800e53a:	4a1d      	ldr	r2, [pc, #116]	; (800e5b0 <USBD_LL_Init+0x90>)
 800e53c:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800e540:	4b1b      	ldr	r3, [pc, #108]	; (800e5b0 <USBD_LL_Init+0x90>)
 800e542:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800e546:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800e548:	4b19      	ldr	r3, [pc, #100]	; (800e5b0 <USBD_LL_Init+0x90>)
 800e54a:	2204      	movs	r2, #4
 800e54c:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800e54e:	4b18      	ldr	r3, [pc, #96]	; (800e5b0 <USBD_LL_Init+0x90>)
 800e550:	2202      	movs	r2, #2
 800e552:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800e554:	4b16      	ldr	r3, [pc, #88]	; (800e5b0 <USBD_LL_Init+0x90>)
 800e556:	2200      	movs	r2, #0
 800e558:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800e55a:	4b15      	ldr	r3, [pc, #84]	; (800e5b0 <USBD_LL_Init+0x90>)
 800e55c:	2202      	movs	r2, #2
 800e55e:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 800e560:	4b13      	ldr	r3, [pc, #76]	; (800e5b0 <USBD_LL_Init+0x90>)
 800e562:	2201      	movs	r2, #1
 800e564:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800e566:	4b12      	ldr	r3, [pc, #72]	; (800e5b0 <USBD_LL_Init+0x90>)
 800e568:	2200      	movs	r2, #0
 800e56a:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800e56c:	4b10      	ldr	r3, [pc, #64]	; (800e5b0 <USBD_LL_Init+0x90>)
 800e56e:	2201      	movs	r2, #1
 800e570:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800e572:	4b0f      	ldr	r3, [pc, #60]	; (800e5b0 <USBD_LL_Init+0x90>)
 800e574:	2200      	movs	r2, #0
 800e576:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800e578:	480d      	ldr	r0, [pc, #52]	; (800e5b0 <USBD_LL_Init+0x90>)
 800e57a:	f7f6 ffa5 	bl	80054c8 <HAL_PCD_Init>
 800e57e:	4603      	mov	r3, r0
 800e580:	2b00      	cmp	r3, #0
 800e582:	d001      	beq.n	800e588 <USBD_LL_Init+0x68>
  {
    Error_Handler( );
 800e584:	f7f3 fae0 	bl	8001b48 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800e588:	2180      	movs	r1, #128	; 0x80
 800e58a:	4809      	ldr	r0, [pc, #36]	; (800e5b0 <USBD_LL_Init+0x90>)
 800e58c:	f7f8 f8e2 	bl	8006754 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800e590:	2240      	movs	r2, #64	; 0x40
 800e592:	2100      	movs	r1, #0
 800e594:	4806      	ldr	r0, [pc, #24]	; (800e5b0 <USBD_LL_Init+0x90>)
 800e596:	f7f8 f897 	bl	80066c8 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800e59a:	2280      	movs	r2, #128	; 0x80
 800e59c:	2101      	movs	r1, #1
 800e59e:	4804      	ldr	r0, [pc, #16]	; (800e5b0 <USBD_LL_Init+0x90>)
 800e5a0:	f7f8 f892 	bl	80066c8 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800e5a4:	2300      	movs	r3, #0
}
 800e5a6:	4618      	mov	r0, r3
 800e5a8:	3708      	adds	r7, #8
 800e5aa:	46bd      	mov	sp, r7
 800e5ac:	bd80      	pop	{r7, pc}
 800e5ae:	bf00      	nop
 800e5b0:	20001cc0 	.word	0x20001cc0

0800e5b4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800e5b4:	b580      	push	{r7, lr}
 800e5b6:	b084      	sub	sp, #16
 800e5b8:	af00      	add	r7, sp, #0
 800e5ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e5bc:	2300      	movs	r3, #0
 800e5be:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e5c0:	2300      	movs	r3, #0
 800e5c2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800e5c4:	687b      	ldr	r3, [r7, #4]
 800e5c6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e5ca:	4618      	mov	r0, r3
 800e5cc:	f7f7 f899 	bl	8005702 <HAL_PCD_Start>
 800e5d0:	4603      	mov	r3, r0
 800e5d2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e5d4:	7bfb      	ldrb	r3, [r7, #15]
 800e5d6:	4618      	mov	r0, r3
 800e5d8:	f000 f92e 	bl	800e838 <USBD_Get_USB_Status>
 800e5dc:	4603      	mov	r3, r0
 800e5de:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e5e0:	7bbb      	ldrb	r3, [r7, #14]
}
 800e5e2:	4618      	mov	r0, r3
 800e5e4:	3710      	adds	r7, #16
 800e5e6:	46bd      	mov	sp, r7
 800e5e8:	bd80      	pop	{r7, pc}

0800e5ea <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800e5ea:	b580      	push	{r7, lr}
 800e5ec:	b084      	sub	sp, #16
 800e5ee:	af00      	add	r7, sp, #0
 800e5f0:	6078      	str	r0, [r7, #4]
 800e5f2:	4608      	mov	r0, r1
 800e5f4:	4611      	mov	r1, r2
 800e5f6:	461a      	mov	r2, r3
 800e5f8:	4603      	mov	r3, r0
 800e5fa:	70fb      	strb	r3, [r7, #3]
 800e5fc:	460b      	mov	r3, r1
 800e5fe:	70bb      	strb	r3, [r7, #2]
 800e600:	4613      	mov	r3, r2
 800e602:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e604:	2300      	movs	r3, #0
 800e606:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e608:	2300      	movs	r3, #0
 800e60a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800e60c:	687b      	ldr	r3, [r7, #4]
 800e60e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800e612:	78bb      	ldrb	r3, [r7, #2]
 800e614:	883a      	ldrh	r2, [r7, #0]
 800e616:	78f9      	ldrb	r1, [r7, #3]
 800e618:	f7f7 fc5e 	bl	8005ed8 <HAL_PCD_EP_Open>
 800e61c:	4603      	mov	r3, r0
 800e61e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e620:	7bfb      	ldrb	r3, [r7, #15]
 800e622:	4618      	mov	r0, r3
 800e624:	f000 f908 	bl	800e838 <USBD_Get_USB_Status>
 800e628:	4603      	mov	r3, r0
 800e62a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e62c:	7bbb      	ldrb	r3, [r7, #14]
}
 800e62e:	4618      	mov	r0, r3
 800e630:	3710      	adds	r7, #16
 800e632:	46bd      	mov	sp, r7
 800e634:	bd80      	pop	{r7, pc}

0800e636 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e636:	b580      	push	{r7, lr}
 800e638:	b084      	sub	sp, #16
 800e63a:	af00      	add	r7, sp, #0
 800e63c:	6078      	str	r0, [r7, #4]
 800e63e:	460b      	mov	r3, r1
 800e640:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e642:	2300      	movs	r3, #0
 800e644:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e646:	2300      	movs	r3, #0
 800e648:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800e64a:	687b      	ldr	r3, [r7, #4]
 800e64c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e650:	78fa      	ldrb	r2, [r7, #3]
 800e652:	4611      	mov	r1, r2
 800e654:	4618      	mov	r0, r3
 800e656:	f7f7 fca7 	bl	8005fa8 <HAL_PCD_EP_Close>
 800e65a:	4603      	mov	r3, r0
 800e65c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e65e:	7bfb      	ldrb	r3, [r7, #15]
 800e660:	4618      	mov	r0, r3
 800e662:	f000 f8e9 	bl	800e838 <USBD_Get_USB_Status>
 800e666:	4603      	mov	r3, r0
 800e668:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e66a:	7bbb      	ldrb	r3, [r7, #14]
}
 800e66c:	4618      	mov	r0, r3
 800e66e:	3710      	adds	r7, #16
 800e670:	46bd      	mov	sp, r7
 800e672:	bd80      	pop	{r7, pc}

0800e674 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e674:	b580      	push	{r7, lr}
 800e676:	b084      	sub	sp, #16
 800e678:	af00      	add	r7, sp, #0
 800e67a:	6078      	str	r0, [r7, #4]
 800e67c:	460b      	mov	r3, r1
 800e67e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e680:	2300      	movs	r3, #0
 800e682:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e684:	2300      	movs	r3, #0
 800e686:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800e688:	687b      	ldr	r3, [r7, #4]
 800e68a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e68e:	78fa      	ldrb	r2, [r7, #3]
 800e690:	4611      	mov	r1, r2
 800e692:	4618      	mov	r0, r3
 800e694:	f7f7 fd7e 	bl	8006194 <HAL_PCD_EP_SetStall>
 800e698:	4603      	mov	r3, r0
 800e69a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e69c:	7bfb      	ldrb	r3, [r7, #15]
 800e69e:	4618      	mov	r0, r3
 800e6a0:	f000 f8ca 	bl	800e838 <USBD_Get_USB_Status>
 800e6a4:	4603      	mov	r3, r0
 800e6a6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e6a8:	7bbb      	ldrb	r3, [r7, #14]
}
 800e6aa:	4618      	mov	r0, r3
 800e6ac:	3710      	adds	r7, #16
 800e6ae:	46bd      	mov	sp, r7
 800e6b0:	bd80      	pop	{r7, pc}

0800e6b2 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e6b2:	b580      	push	{r7, lr}
 800e6b4:	b084      	sub	sp, #16
 800e6b6:	af00      	add	r7, sp, #0
 800e6b8:	6078      	str	r0, [r7, #4]
 800e6ba:	460b      	mov	r3, r1
 800e6bc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e6be:	2300      	movs	r3, #0
 800e6c0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e6c2:	2300      	movs	r3, #0
 800e6c4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800e6c6:	687b      	ldr	r3, [r7, #4]
 800e6c8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e6cc:	78fa      	ldrb	r2, [r7, #3]
 800e6ce:	4611      	mov	r1, r2
 800e6d0:	4618      	mov	r0, r3
 800e6d2:	f7f7 fdc3 	bl	800625c <HAL_PCD_EP_ClrStall>
 800e6d6:	4603      	mov	r3, r0
 800e6d8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e6da:	7bfb      	ldrb	r3, [r7, #15]
 800e6dc:	4618      	mov	r0, r3
 800e6de:	f000 f8ab 	bl	800e838 <USBD_Get_USB_Status>
 800e6e2:	4603      	mov	r3, r0
 800e6e4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e6e6:	7bbb      	ldrb	r3, [r7, #14]
}
 800e6e8:	4618      	mov	r0, r3
 800e6ea:	3710      	adds	r7, #16
 800e6ec:	46bd      	mov	sp, r7
 800e6ee:	bd80      	pop	{r7, pc}

0800e6f0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e6f0:	b480      	push	{r7}
 800e6f2:	b085      	sub	sp, #20
 800e6f4:	af00      	add	r7, sp, #0
 800e6f6:	6078      	str	r0, [r7, #4]
 800e6f8:	460b      	mov	r3, r1
 800e6fa:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800e6fc:	687b      	ldr	r3, [r7, #4]
 800e6fe:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e702:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800e704:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e708:	2b00      	cmp	r3, #0
 800e70a:	da0b      	bge.n	800e724 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800e70c:	78fb      	ldrb	r3, [r7, #3]
 800e70e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e712:	68f9      	ldr	r1, [r7, #12]
 800e714:	4613      	mov	r3, r2
 800e716:	00db      	lsls	r3, r3, #3
 800e718:	1a9b      	subs	r3, r3, r2
 800e71a:	009b      	lsls	r3, r3, #2
 800e71c:	440b      	add	r3, r1
 800e71e:	333e      	adds	r3, #62	; 0x3e
 800e720:	781b      	ldrb	r3, [r3, #0]
 800e722:	e00b      	b.n	800e73c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800e724:	78fb      	ldrb	r3, [r7, #3]
 800e726:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e72a:	68f9      	ldr	r1, [r7, #12]
 800e72c:	4613      	mov	r3, r2
 800e72e:	00db      	lsls	r3, r3, #3
 800e730:	1a9b      	subs	r3, r3, r2
 800e732:	009b      	lsls	r3, r3, #2
 800e734:	440b      	add	r3, r1
 800e736:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800e73a:	781b      	ldrb	r3, [r3, #0]
  }
}
 800e73c:	4618      	mov	r0, r3
 800e73e:	3714      	adds	r7, #20
 800e740:	46bd      	mov	sp, r7
 800e742:	bc80      	pop	{r7}
 800e744:	4770      	bx	lr

0800e746 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800e746:	b580      	push	{r7, lr}
 800e748:	b084      	sub	sp, #16
 800e74a:	af00      	add	r7, sp, #0
 800e74c:	6078      	str	r0, [r7, #4]
 800e74e:	460b      	mov	r3, r1
 800e750:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e752:	2300      	movs	r3, #0
 800e754:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e756:	2300      	movs	r3, #0
 800e758:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800e75a:	687b      	ldr	r3, [r7, #4]
 800e75c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e760:	78fa      	ldrb	r2, [r7, #3]
 800e762:	4611      	mov	r1, r2
 800e764:	4618      	mov	r0, r3
 800e766:	f7f7 fb92 	bl	8005e8e <HAL_PCD_SetAddress>
 800e76a:	4603      	mov	r3, r0
 800e76c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e76e:	7bfb      	ldrb	r3, [r7, #15]
 800e770:	4618      	mov	r0, r3
 800e772:	f000 f861 	bl	800e838 <USBD_Get_USB_Status>
 800e776:	4603      	mov	r3, r0
 800e778:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e77a:	7bbb      	ldrb	r3, [r7, #14]
}
 800e77c:	4618      	mov	r0, r3
 800e77e:	3710      	adds	r7, #16
 800e780:	46bd      	mov	sp, r7
 800e782:	bd80      	pop	{r7, pc}

0800e784 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800e784:	b580      	push	{r7, lr}
 800e786:	b086      	sub	sp, #24
 800e788:	af00      	add	r7, sp, #0
 800e78a:	60f8      	str	r0, [r7, #12]
 800e78c:	607a      	str	r2, [r7, #4]
 800e78e:	461a      	mov	r2, r3
 800e790:	460b      	mov	r3, r1
 800e792:	72fb      	strb	r3, [r7, #11]
 800e794:	4613      	mov	r3, r2
 800e796:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e798:	2300      	movs	r3, #0
 800e79a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e79c:	2300      	movs	r3, #0
 800e79e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800e7a0:	68fb      	ldr	r3, [r7, #12]
 800e7a2:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800e7a6:	893b      	ldrh	r3, [r7, #8]
 800e7a8:	7af9      	ldrb	r1, [r7, #11]
 800e7aa:	687a      	ldr	r2, [r7, #4]
 800e7ac:	f7f7 fca8 	bl	8006100 <HAL_PCD_EP_Transmit>
 800e7b0:	4603      	mov	r3, r0
 800e7b2:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e7b4:	7dfb      	ldrb	r3, [r7, #23]
 800e7b6:	4618      	mov	r0, r3
 800e7b8:	f000 f83e 	bl	800e838 <USBD_Get_USB_Status>
 800e7bc:	4603      	mov	r3, r0
 800e7be:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e7c0:	7dbb      	ldrb	r3, [r7, #22]
}
 800e7c2:	4618      	mov	r0, r3
 800e7c4:	3718      	adds	r7, #24
 800e7c6:	46bd      	mov	sp, r7
 800e7c8:	bd80      	pop	{r7, pc}

0800e7ca <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800e7ca:	b580      	push	{r7, lr}
 800e7cc:	b086      	sub	sp, #24
 800e7ce:	af00      	add	r7, sp, #0
 800e7d0:	60f8      	str	r0, [r7, #12]
 800e7d2:	607a      	str	r2, [r7, #4]
 800e7d4:	461a      	mov	r2, r3
 800e7d6:	460b      	mov	r3, r1
 800e7d8:	72fb      	strb	r3, [r7, #11]
 800e7da:	4613      	mov	r3, r2
 800e7dc:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e7de:	2300      	movs	r3, #0
 800e7e0:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e7e2:	2300      	movs	r3, #0
 800e7e4:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800e7e6:	68fb      	ldr	r3, [r7, #12]
 800e7e8:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800e7ec:	893b      	ldrh	r3, [r7, #8]
 800e7ee:	7af9      	ldrb	r1, [r7, #11]
 800e7f0:	687a      	ldr	r2, [r7, #4]
 800e7f2:	f7f7 fc23 	bl	800603c <HAL_PCD_EP_Receive>
 800e7f6:	4603      	mov	r3, r0
 800e7f8:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e7fa:	7dfb      	ldrb	r3, [r7, #23]
 800e7fc:	4618      	mov	r0, r3
 800e7fe:	f000 f81b 	bl	800e838 <USBD_Get_USB_Status>
 800e802:	4603      	mov	r3, r0
 800e804:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e806:	7dbb      	ldrb	r3, [r7, #22]
}
 800e808:	4618      	mov	r0, r3
 800e80a:	3718      	adds	r7, #24
 800e80c:	46bd      	mov	sp, r7
 800e80e:	bd80      	pop	{r7, pc}

0800e810 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e810:	b580      	push	{r7, lr}
 800e812:	b082      	sub	sp, #8
 800e814:	af00      	add	r7, sp, #0
 800e816:	6078      	str	r0, [r7, #4]
 800e818:	460b      	mov	r3, r1
 800e81a:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800e81c:	687b      	ldr	r3, [r7, #4]
 800e81e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e822:	78fa      	ldrb	r2, [r7, #3]
 800e824:	4611      	mov	r1, r2
 800e826:	4618      	mov	r0, r3
 800e828:	f7f7 fc53 	bl	80060d2 <HAL_PCD_EP_GetRxCount>
 800e82c:	4603      	mov	r3, r0
}
 800e82e:	4618      	mov	r0, r3
 800e830:	3708      	adds	r7, #8
 800e832:	46bd      	mov	sp, r7
 800e834:	bd80      	pop	{r7, pc}
	...

0800e838 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800e838:	b480      	push	{r7}
 800e83a:	b085      	sub	sp, #20
 800e83c:	af00      	add	r7, sp, #0
 800e83e:	4603      	mov	r3, r0
 800e840:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e842:	2300      	movs	r3, #0
 800e844:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800e846:	79fb      	ldrb	r3, [r7, #7]
 800e848:	2b03      	cmp	r3, #3
 800e84a:	d817      	bhi.n	800e87c <USBD_Get_USB_Status+0x44>
 800e84c:	a201      	add	r2, pc, #4	; (adr r2, 800e854 <USBD_Get_USB_Status+0x1c>)
 800e84e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e852:	bf00      	nop
 800e854:	0800e865 	.word	0x0800e865
 800e858:	0800e86b 	.word	0x0800e86b
 800e85c:	0800e871 	.word	0x0800e871
 800e860:	0800e877 	.word	0x0800e877
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800e864:	2300      	movs	r3, #0
 800e866:	73fb      	strb	r3, [r7, #15]
    break;
 800e868:	e00b      	b.n	800e882 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800e86a:	2302      	movs	r3, #2
 800e86c:	73fb      	strb	r3, [r7, #15]
    break;
 800e86e:	e008      	b.n	800e882 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800e870:	2301      	movs	r3, #1
 800e872:	73fb      	strb	r3, [r7, #15]
    break;
 800e874:	e005      	b.n	800e882 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800e876:	2302      	movs	r3, #2
 800e878:	73fb      	strb	r3, [r7, #15]
    break;
 800e87a:	e002      	b.n	800e882 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800e87c:	2302      	movs	r3, #2
 800e87e:	73fb      	strb	r3, [r7, #15]
    break;
 800e880:	bf00      	nop
  }
  return usb_status;
 800e882:	7bfb      	ldrb	r3, [r7, #15]
}
 800e884:	4618      	mov	r0, r3
 800e886:	3714      	adds	r7, #20
 800e888:	46bd      	mov	sp, r7
 800e88a:	bc80      	pop	{r7}
 800e88c:	4770      	bx	lr
 800e88e:	bf00      	nop

0800e890 <atoi>:
 800e890:	220a      	movs	r2, #10
 800e892:	2100      	movs	r1, #0
 800e894:	f000 be82 	b.w	800f59c <strtol>

0800e898 <__errno>:
 800e898:	4b01      	ldr	r3, [pc, #4]	; (800e8a0 <__errno+0x8>)
 800e89a:	6818      	ldr	r0, [r3, #0]
 800e89c:	4770      	bx	lr
 800e89e:	bf00      	nop
 800e8a0:	2000035c 	.word	0x2000035c

0800e8a4 <__libc_init_array>:
 800e8a4:	b570      	push	{r4, r5, r6, lr}
 800e8a6:	2600      	movs	r6, #0
 800e8a8:	4d0c      	ldr	r5, [pc, #48]	; (800e8dc <__libc_init_array+0x38>)
 800e8aa:	4c0d      	ldr	r4, [pc, #52]	; (800e8e0 <__libc_init_array+0x3c>)
 800e8ac:	1b64      	subs	r4, r4, r5
 800e8ae:	10a4      	asrs	r4, r4, #2
 800e8b0:	42a6      	cmp	r6, r4
 800e8b2:	d109      	bne.n	800e8c8 <__libc_init_array+0x24>
 800e8b4:	f003 fba0 	bl	8011ff8 <_init>
 800e8b8:	2600      	movs	r6, #0
 800e8ba:	4d0a      	ldr	r5, [pc, #40]	; (800e8e4 <__libc_init_array+0x40>)
 800e8bc:	4c0a      	ldr	r4, [pc, #40]	; (800e8e8 <__libc_init_array+0x44>)
 800e8be:	1b64      	subs	r4, r4, r5
 800e8c0:	10a4      	asrs	r4, r4, #2
 800e8c2:	42a6      	cmp	r6, r4
 800e8c4:	d105      	bne.n	800e8d2 <__libc_init_array+0x2e>
 800e8c6:	bd70      	pop	{r4, r5, r6, pc}
 800e8c8:	f855 3b04 	ldr.w	r3, [r5], #4
 800e8cc:	4798      	blx	r3
 800e8ce:	3601      	adds	r6, #1
 800e8d0:	e7ee      	b.n	800e8b0 <__libc_init_array+0xc>
 800e8d2:	f855 3b04 	ldr.w	r3, [r5], #4
 800e8d6:	4798      	blx	r3
 800e8d8:	3601      	adds	r6, #1
 800e8da:	e7f2      	b.n	800e8c2 <__libc_init_array+0x1e>
 800e8dc:	08012710 	.word	0x08012710
 800e8e0:	08012710 	.word	0x08012710
 800e8e4:	08012710 	.word	0x08012710
 800e8e8:	08012714 	.word	0x08012714

0800e8ec <malloc>:
 800e8ec:	4b02      	ldr	r3, [pc, #8]	; (800e8f8 <malloc+0xc>)
 800e8ee:	4601      	mov	r1, r0
 800e8f0:	6818      	ldr	r0, [r3, #0]
 800e8f2:	f000 b85f 	b.w	800e9b4 <_malloc_r>
 800e8f6:	bf00      	nop
 800e8f8:	2000035c 	.word	0x2000035c

0800e8fc <free>:
 800e8fc:	4b02      	ldr	r3, [pc, #8]	; (800e908 <free+0xc>)
 800e8fe:	4601      	mov	r1, r0
 800e900:	6818      	ldr	r0, [r3, #0]
 800e902:	f000 b80b 	b.w	800e91c <_free_r>
 800e906:	bf00      	nop
 800e908:	2000035c 	.word	0x2000035c

0800e90c <memset>:
 800e90c:	4603      	mov	r3, r0
 800e90e:	4402      	add	r2, r0
 800e910:	4293      	cmp	r3, r2
 800e912:	d100      	bne.n	800e916 <memset+0xa>
 800e914:	4770      	bx	lr
 800e916:	f803 1b01 	strb.w	r1, [r3], #1
 800e91a:	e7f9      	b.n	800e910 <memset+0x4>

0800e91c <_free_r>:
 800e91c:	b538      	push	{r3, r4, r5, lr}
 800e91e:	4605      	mov	r5, r0
 800e920:	2900      	cmp	r1, #0
 800e922:	d043      	beq.n	800e9ac <_free_r+0x90>
 800e924:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e928:	1f0c      	subs	r4, r1, #4
 800e92a:	2b00      	cmp	r3, #0
 800e92c:	bfb8      	it	lt
 800e92e:	18e4      	addlt	r4, r4, r3
 800e930:	f001 fd0e 	bl	8010350 <__malloc_lock>
 800e934:	4a1e      	ldr	r2, [pc, #120]	; (800e9b0 <_free_r+0x94>)
 800e936:	6813      	ldr	r3, [r2, #0]
 800e938:	4610      	mov	r0, r2
 800e93a:	b933      	cbnz	r3, 800e94a <_free_r+0x2e>
 800e93c:	6063      	str	r3, [r4, #4]
 800e93e:	6014      	str	r4, [r2, #0]
 800e940:	4628      	mov	r0, r5
 800e942:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e946:	f001 bd09 	b.w	801035c <__malloc_unlock>
 800e94a:	42a3      	cmp	r3, r4
 800e94c:	d90a      	bls.n	800e964 <_free_r+0x48>
 800e94e:	6821      	ldr	r1, [r4, #0]
 800e950:	1862      	adds	r2, r4, r1
 800e952:	4293      	cmp	r3, r2
 800e954:	bf01      	itttt	eq
 800e956:	681a      	ldreq	r2, [r3, #0]
 800e958:	685b      	ldreq	r3, [r3, #4]
 800e95a:	1852      	addeq	r2, r2, r1
 800e95c:	6022      	streq	r2, [r4, #0]
 800e95e:	6063      	str	r3, [r4, #4]
 800e960:	6004      	str	r4, [r0, #0]
 800e962:	e7ed      	b.n	800e940 <_free_r+0x24>
 800e964:	461a      	mov	r2, r3
 800e966:	685b      	ldr	r3, [r3, #4]
 800e968:	b10b      	cbz	r3, 800e96e <_free_r+0x52>
 800e96a:	42a3      	cmp	r3, r4
 800e96c:	d9fa      	bls.n	800e964 <_free_r+0x48>
 800e96e:	6811      	ldr	r1, [r2, #0]
 800e970:	1850      	adds	r0, r2, r1
 800e972:	42a0      	cmp	r0, r4
 800e974:	d10b      	bne.n	800e98e <_free_r+0x72>
 800e976:	6820      	ldr	r0, [r4, #0]
 800e978:	4401      	add	r1, r0
 800e97a:	1850      	adds	r0, r2, r1
 800e97c:	4283      	cmp	r3, r0
 800e97e:	6011      	str	r1, [r2, #0]
 800e980:	d1de      	bne.n	800e940 <_free_r+0x24>
 800e982:	6818      	ldr	r0, [r3, #0]
 800e984:	685b      	ldr	r3, [r3, #4]
 800e986:	4401      	add	r1, r0
 800e988:	6011      	str	r1, [r2, #0]
 800e98a:	6053      	str	r3, [r2, #4]
 800e98c:	e7d8      	b.n	800e940 <_free_r+0x24>
 800e98e:	d902      	bls.n	800e996 <_free_r+0x7a>
 800e990:	230c      	movs	r3, #12
 800e992:	602b      	str	r3, [r5, #0]
 800e994:	e7d4      	b.n	800e940 <_free_r+0x24>
 800e996:	6820      	ldr	r0, [r4, #0]
 800e998:	1821      	adds	r1, r4, r0
 800e99a:	428b      	cmp	r3, r1
 800e99c:	bf01      	itttt	eq
 800e99e:	6819      	ldreq	r1, [r3, #0]
 800e9a0:	685b      	ldreq	r3, [r3, #4]
 800e9a2:	1809      	addeq	r1, r1, r0
 800e9a4:	6021      	streq	r1, [r4, #0]
 800e9a6:	6063      	str	r3, [r4, #4]
 800e9a8:	6054      	str	r4, [r2, #4]
 800e9aa:	e7c9      	b.n	800e940 <_free_r+0x24>
 800e9ac:	bd38      	pop	{r3, r4, r5, pc}
 800e9ae:	bf00      	nop
 800e9b0:	20000570 	.word	0x20000570

0800e9b4 <_malloc_r>:
 800e9b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e9b6:	1ccd      	adds	r5, r1, #3
 800e9b8:	f025 0503 	bic.w	r5, r5, #3
 800e9bc:	3508      	adds	r5, #8
 800e9be:	2d0c      	cmp	r5, #12
 800e9c0:	bf38      	it	cc
 800e9c2:	250c      	movcc	r5, #12
 800e9c4:	2d00      	cmp	r5, #0
 800e9c6:	4606      	mov	r6, r0
 800e9c8:	db01      	blt.n	800e9ce <_malloc_r+0x1a>
 800e9ca:	42a9      	cmp	r1, r5
 800e9cc:	d903      	bls.n	800e9d6 <_malloc_r+0x22>
 800e9ce:	230c      	movs	r3, #12
 800e9d0:	6033      	str	r3, [r6, #0]
 800e9d2:	2000      	movs	r0, #0
 800e9d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e9d6:	f001 fcbb 	bl	8010350 <__malloc_lock>
 800e9da:	4921      	ldr	r1, [pc, #132]	; (800ea60 <_malloc_r+0xac>)
 800e9dc:	680a      	ldr	r2, [r1, #0]
 800e9de:	4614      	mov	r4, r2
 800e9e0:	b99c      	cbnz	r4, 800ea0a <_malloc_r+0x56>
 800e9e2:	4f20      	ldr	r7, [pc, #128]	; (800ea64 <_malloc_r+0xb0>)
 800e9e4:	683b      	ldr	r3, [r7, #0]
 800e9e6:	b923      	cbnz	r3, 800e9f2 <_malloc_r+0x3e>
 800e9e8:	4621      	mov	r1, r4
 800e9ea:	4630      	mov	r0, r6
 800e9ec:	f000 fc9c 	bl	800f328 <_sbrk_r>
 800e9f0:	6038      	str	r0, [r7, #0]
 800e9f2:	4629      	mov	r1, r5
 800e9f4:	4630      	mov	r0, r6
 800e9f6:	f000 fc97 	bl	800f328 <_sbrk_r>
 800e9fa:	1c43      	adds	r3, r0, #1
 800e9fc:	d123      	bne.n	800ea46 <_malloc_r+0x92>
 800e9fe:	230c      	movs	r3, #12
 800ea00:	4630      	mov	r0, r6
 800ea02:	6033      	str	r3, [r6, #0]
 800ea04:	f001 fcaa 	bl	801035c <__malloc_unlock>
 800ea08:	e7e3      	b.n	800e9d2 <_malloc_r+0x1e>
 800ea0a:	6823      	ldr	r3, [r4, #0]
 800ea0c:	1b5b      	subs	r3, r3, r5
 800ea0e:	d417      	bmi.n	800ea40 <_malloc_r+0x8c>
 800ea10:	2b0b      	cmp	r3, #11
 800ea12:	d903      	bls.n	800ea1c <_malloc_r+0x68>
 800ea14:	6023      	str	r3, [r4, #0]
 800ea16:	441c      	add	r4, r3
 800ea18:	6025      	str	r5, [r4, #0]
 800ea1a:	e004      	b.n	800ea26 <_malloc_r+0x72>
 800ea1c:	6863      	ldr	r3, [r4, #4]
 800ea1e:	42a2      	cmp	r2, r4
 800ea20:	bf0c      	ite	eq
 800ea22:	600b      	streq	r3, [r1, #0]
 800ea24:	6053      	strne	r3, [r2, #4]
 800ea26:	4630      	mov	r0, r6
 800ea28:	f001 fc98 	bl	801035c <__malloc_unlock>
 800ea2c:	f104 000b 	add.w	r0, r4, #11
 800ea30:	1d23      	adds	r3, r4, #4
 800ea32:	f020 0007 	bic.w	r0, r0, #7
 800ea36:	1ac2      	subs	r2, r0, r3
 800ea38:	d0cc      	beq.n	800e9d4 <_malloc_r+0x20>
 800ea3a:	1a1b      	subs	r3, r3, r0
 800ea3c:	50a3      	str	r3, [r4, r2]
 800ea3e:	e7c9      	b.n	800e9d4 <_malloc_r+0x20>
 800ea40:	4622      	mov	r2, r4
 800ea42:	6864      	ldr	r4, [r4, #4]
 800ea44:	e7cc      	b.n	800e9e0 <_malloc_r+0x2c>
 800ea46:	1cc4      	adds	r4, r0, #3
 800ea48:	f024 0403 	bic.w	r4, r4, #3
 800ea4c:	42a0      	cmp	r0, r4
 800ea4e:	d0e3      	beq.n	800ea18 <_malloc_r+0x64>
 800ea50:	1a21      	subs	r1, r4, r0
 800ea52:	4630      	mov	r0, r6
 800ea54:	f000 fc68 	bl	800f328 <_sbrk_r>
 800ea58:	3001      	adds	r0, #1
 800ea5a:	d1dd      	bne.n	800ea18 <_malloc_r+0x64>
 800ea5c:	e7cf      	b.n	800e9fe <_malloc_r+0x4a>
 800ea5e:	bf00      	nop
 800ea60:	20000570 	.word	0x20000570
 800ea64:	20000574 	.word	0x20000574

0800ea68 <__cvt>:
 800ea68:	2b00      	cmp	r3, #0
 800ea6a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ea6e:	461f      	mov	r7, r3
 800ea70:	bfbb      	ittet	lt
 800ea72:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800ea76:	461f      	movlt	r7, r3
 800ea78:	2300      	movge	r3, #0
 800ea7a:	232d      	movlt	r3, #45	; 0x2d
 800ea7c:	b088      	sub	sp, #32
 800ea7e:	4614      	mov	r4, r2
 800ea80:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ea82:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800ea84:	7013      	strb	r3, [r2, #0]
 800ea86:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ea88:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 800ea8c:	f023 0820 	bic.w	r8, r3, #32
 800ea90:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800ea94:	d005      	beq.n	800eaa2 <__cvt+0x3a>
 800ea96:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800ea9a:	d100      	bne.n	800ea9e <__cvt+0x36>
 800ea9c:	3501      	adds	r5, #1
 800ea9e:	2302      	movs	r3, #2
 800eaa0:	e000      	b.n	800eaa4 <__cvt+0x3c>
 800eaa2:	2303      	movs	r3, #3
 800eaa4:	aa07      	add	r2, sp, #28
 800eaa6:	9204      	str	r2, [sp, #16]
 800eaa8:	aa06      	add	r2, sp, #24
 800eaaa:	e9cd a202 	strd	sl, r2, [sp, #8]
 800eaae:	e9cd 3500 	strd	r3, r5, [sp]
 800eab2:	4622      	mov	r2, r4
 800eab4:	463b      	mov	r3, r7
 800eab6:	f000 fe2b 	bl	800f710 <_dtoa_r>
 800eaba:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800eabe:	4606      	mov	r6, r0
 800eac0:	d102      	bne.n	800eac8 <__cvt+0x60>
 800eac2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800eac4:	07db      	lsls	r3, r3, #31
 800eac6:	d522      	bpl.n	800eb0e <__cvt+0xa6>
 800eac8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800eacc:	eb06 0905 	add.w	r9, r6, r5
 800ead0:	d110      	bne.n	800eaf4 <__cvt+0x8c>
 800ead2:	7833      	ldrb	r3, [r6, #0]
 800ead4:	2b30      	cmp	r3, #48	; 0x30
 800ead6:	d10a      	bne.n	800eaee <__cvt+0x86>
 800ead8:	2200      	movs	r2, #0
 800eada:	2300      	movs	r3, #0
 800eadc:	4620      	mov	r0, r4
 800eade:	4639      	mov	r1, r7
 800eae0:	f7f1 ff9e 	bl	8000a20 <__aeabi_dcmpeq>
 800eae4:	b918      	cbnz	r0, 800eaee <__cvt+0x86>
 800eae6:	f1c5 0501 	rsb	r5, r5, #1
 800eaea:	f8ca 5000 	str.w	r5, [sl]
 800eaee:	f8da 3000 	ldr.w	r3, [sl]
 800eaf2:	4499      	add	r9, r3
 800eaf4:	2200      	movs	r2, #0
 800eaf6:	2300      	movs	r3, #0
 800eaf8:	4620      	mov	r0, r4
 800eafa:	4639      	mov	r1, r7
 800eafc:	f7f1 ff90 	bl	8000a20 <__aeabi_dcmpeq>
 800eb00:	b108      	cbz	r0, 800eb06 <__cvt+0x9e>
 800eb02:	f8cd 901c 	str.w	r9, [sp, #28]
 800eb06:	2230      	movs	r2, #48	; 0x30
 800eb08:	9b07      	ldr	r3, [sp, #28]
 800eb0a:	454b      	cmp	r3, r9
 800eb0c:	d307      	bcc.n	800eb1e <__cvt+0xb6>
 800eb0e:	4630      	mov	r0, r6
 800eb10:	9b07      	ldr	r3, [sp, #28]
 800eb12:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800eb14:	1b9b      	subs	r3, r3, r6
 800eb16:	6013      	str	r3, [r2, #0]
 800eb18:	b008      	add	sp, #32
 800eb1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800eb1e:	1c59      	adds	r1, r3, #1
 800eb20:	9107      	str	r1, [sp, #28]
 800eb22:	701a      	strb	r2, [r3, #0]
 800eb24:	e7f0      	b.n	800eb08 <__cvt+0xa0>

0800eb26 <__exponent>:
 800eb26:	4603      	mov	r3, r0
 800eb28:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800eb2a:	2900      	cmp	r1, #0
 800eb2c:	f803 2b02 	strb.w	r2, [r3], #2
 800eb30:	bfb6      	itet	lt
 800eb32:	222d      	movlt	r2, #45	; 0x2d
 800eb34:	222b      	movge	r2, #43	; 0x2b
 800eb36:	4249      	neglt	r1, r1
 800eb38:	2909      	cmp	r1, #9
 800eb3a:	7042      	strb	r2, [r0, #1]
 800eb3c:	dd2b      	ble.n	800eb96 <__exponent+0x70>
 800eb3e:	f10d 0407 	add.w	r4, sp, #7
 800eb42:	46a4      	mov	ip, r4
 800eb44:	270a      	movs	r7, #10
 800eb46:	fb91 f6f7 	sdiv	r6, r1, r7
 800eb4a:	460a      	mov	r2, r1
 800eb4c:	46a6      	mov	lr, r4
 800eb4e:	fb07 1516 	mls	r5, r7, r6, r1
 800eb52:	2a63      	cmp	r2, #99	; 0x63
 800eb54:	f105 0530 	add.w	r5, r5, #48	; 0x30
 800eb58:	4631      	mov	r1, r6
 800eb5a:	f104 34ff 	add.w	r4, r4, #4294967295
 800eb5e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800eb62:	dcf0      	bgt.n	800eb46 <__exponent+0x20>
 800eb64:	3130      	adds	r1, #48	; 0x30
 800eb66:	f1ae 0502 	sub.w	r5, lr, #2
 800eb6a:	f804 1c01 	strb.w	r1, [r4, #-1]
 800eb6e:	4629      	mov	r1, r5
 800eb70:	1c44      	adds	r4, r0, #1
 800eb72:	4561      	cmp	r1, ip
 800eb74:	d30a      	bcc.n	800eb8c <__exponent+0x66>
 800eb76:	f10d 0209 	add.w	r2, sp, #9
 800eb7a:	eba2 020e 	sub.w	r2, r2, lr
 800eb7e:	4565      	cmp	r5, ip
 800eb80:	bf88      	it	hi
 800eb82:	2200      	movhi	r2, #0
 800eb84:	4413      	add	r3, r2
 800eb86:	1a18      	subs	r0, r3, r0
 800eb88:	b003      	add	sp, #12
 800eb8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800eb8c:	f811 2b01 	ldrb.w	r2, [r1], #1
 800eb90:	f804 2f01 	strb.w	r2, [r4, #1]!
 800eb94:	e7ed      	b.n	800eb72 <__exponent+0x4c>
 800eb96:	2330      	movs	r3, #48	; 0x30
 800eb98:	3130      	adds	r1, #48	; 0x30
 800eb9a:	7083      	strb	r3, [r0, #2]
 800eb9c:	70c1      	strb	r1, [r0, #3]
 800eb9e:	1d03      	adds	r3, r0, #4
 800eba0:	e7f1      	b.n	800eb86 <__exponent+0x60>
	...

0800eba4 <_printf_float>:
 800eba4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eba8:	b091      	sub	sp, #68	; 0x44
 800ebaa:	460c      	mov	r4, r1
 800ebac:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 800ebb0:	4616      	mov	r6, r2
 800ebb2:	461f      	mov	r7, r3
 800ebb4:	4605      	mov	r5, r0
 800ebb6:	f001 fb99 	bl	80102ec <_localeconv_r>
 800ebba:	6803      	ldr	r3, [r0, #0]
 800ebbc:	4618      	mov	r0, r3
 800ebbe:	9309      	str	r3, [sp, #36]	; 0x24
 800ebc0:	f7f1 fb02 	bl	80001c8 <strlen>
 800ebc4:	2300      	movs	r3, #0
 800ebc6:	930e      	str	r3, [sp, #56]	; 0x38
 800ebc8:	f8d8 3000 	ldr.w	r3, [r8]
 800ebcc:	900a      	str	r0, [sp, #40]	; 0x28
 800ebce:	3307      	adds	r3, #7
 800ebd0:	f023 0307 	bic.w	r3, r3, #7
 800ebd4:	f103 0208 	add.w	r2, r3, #8
 800ebd8:	f894 9018 	ldrb.w	r9, [r4, #24]
 800ebdc:	f8d4 b000 	ldr.w	fp, [r4]
 800ebe0:	f8c8 2000 	str.w	r2, [r8]
 800ebe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ebe8:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800ebec:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 800ebf0:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 800ebf4:	930b      	str	r3, [sp, #44]	; 0x2c
 800ebf6:	f04f 32ff 	mov.w	r2, #4294967295
 800ebfa:	4640      	mov	r0, r8
 800ebfc:	4b9c      	ldr	r3, [pc, #624]	; (800ee70 <_printf_float+0x2cc>)
 800ebfe:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ec00:	f7f1 ff40 	bl	8000a84 <__aeabi_dcmpun>
 800ec04:	bb70      	cbnz	r0, 800ec64 <_printf_float+0xc0>
 800ec06:	f04f 32ff 	mov.w	r2, #4294967295
 800ec0a:	4640      	mov	r0, r8
 800ec0c:	4b98      	ldr	r3, [pc, #608]	; (800ee70 <_printf_float+0x2cc>)
 800ec0e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ec10:	f7f1 ff1a 	bl	8000a48 <__aeabi_dcmple>
 800ec14:	bb30      	cbnz	r0, 800ec64 <_printf_float+0xc0>
 800ec16:	2200      	movs	r2, #0
 800ec18:	2300      	movs	r3, #0
 800ec1a:	4640      	mov	r0, r8
 800ec1c:	4651      	mov	r1, sl
 800ec1e:	f7f1 ff09 	bl	8000a34 <__aeabi_dcmplt>
 800ec22:	b110      	cbz	r0, 800ec2a <_printf_float+0x86>
 800ec24:	232d      	movs	r3, #45	; 0x2d
 800ec26:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ec2a:	4b92      	ldr	r3, [pc, #584]	; (800ee74 <_printf_float+0x2d0>)
 800ec2c:	4892      	ldr	r0, [pc, #584]	; (800ee78 <_printf_float+0x2d4>)
 800ec2e:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800ec32:	bf94      	ite	ls
 800ec34:	4698      	movls	r8, r3
 800ec36:	4680      	movhi	r8, r0
 800ec38:	2303      	movs	r3, #3
 800ec3a:	f04f 0a00 	mov.w	sl, #0
 800ec3e:	6123      	str	r3, [r4, #16]
 800ec40:	f02b 0304 	bic.w	r3, fp, #4
 800ec44:	6023      	str	r3, [r4, #0]
 800ec46:	4633      	mov	r3, r6
 800ec48:	4621      	mov	r1, r4
 800ec4a:	4628      	mov	r0, r5
 800ec4c:	9700      	str	r7, [sp, #0]
 800ec4e:	aa0f      	add	r2, sp, #60	; 0x3c
 800ec50:	f000 f9d4 	bl	800effc <_printf_common>
 800ec54:	3001      	adds	r0, #1
 800ec56:	f040 8090 	bne.w	800ed7a <_printf_float+0x1d6>
 800ec5a:	f04f 30ff 	mov.w	r0, #4294967295
 800ec5e:	b011      	add	sp, #68	; 0x44
 800ec60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec64:	4642      	mov	r2, r8
 800ec66:	4653      	mov	r3, sl
 800ec68:	4640      	mov	r0, r8
 800ec6a:	4651      	mov	r1, sl
 800ec6c:	f7f1 ff0a 	bl	8000a84 <__aeabi_dcmpun>
 800ec70:	b148      	cbz	r0, 800ec86 <_printf_float+0xe2>
 800ec72:	f1ba 0f00 	cmp.w	sl, #0
 800ec76:	bfb8      	it	lt
 800ec78:	232d      	movlt	r3, #45	; 0x2d
 800ec7a:	4880      	ldr	r0, [pc, #512]	; (800ee7c <_printf_float+0x2d8>)
 800ec7c:	bfb8      	it	lt
 800ec7e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800ec82:	4b7f      	ldr	r3, [pc, #508]	; (800ee80 <_printf_float+0x2dc>)
 800ec84:	e7d3      	b.n	800ec2e <_printf_float+0x8a>
 800ec86:	6863      	ldr	r3, [r4, #4]
 800ec88:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800ec8c:	1c5a      	adds	r2, r3, #1
 800ec8e:	d142      	bne.n	800ed16 <_printf_float+0x172>
 800ec90:	2306      	movs	r3, #6
 800ec92:	6063      	str	r3, [r4, #4]
 800ec94:	2200      	movs	r2, #0
 800ec96:	9206      	str	r2, [sp, #24]
 800ec98:	aa0e      	add	r2, sp, #56	; 0x38
 800ec9a:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800ec9e:	aa0d      	add	r2, sp, #52	; 0x34
 800eca0:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 800eca4:	9203      	str	r2, [sp, #12]
 800eca6:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800ecaa:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800ecae:	6023      	str	r3, [r4, #0]
 800ecb0:	6863      	ldr	r3, [r4, #4]
 800ecb2:	4642      	mov	r2, r8
 800ecb4:	9300      	str	r3, [sp, #0]
 800ecb6:	4628      	mov	r0, r5
 800ecb8:	4653      	mov	r3, sl
 800ecba:	910b      	str	r1, [sp, #44]	; 0x2c
 800ecbc:	f7ff fed4 	bl	800ea68 <__cvt>
 800ecc0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ecc2:	4680      	mov	r8, r0
 800ecc4:	2947      	cmp	r1, #71	; 0x47
 800ecc6:	990d      	ldr	r1, [sp, #52]	; 0x34
 800ecc8:	d108      	bne.n	800ecdc <_printf_float+0x138>
 800ecca:	1cc8      	adds	r0, r1, #3
 800eccc:	db02      	blt.n	800ecd4 <_printf_float+0x130>
 800ecce:	6863      	ldr	r3, [r4, #4]
 800ecd0:	4299      	cmp	r1, r3
 800ecd2:	dd40      	ble.n	800ed56 <_printf_float+0x1b2>
 800ecd4:	f1a9 0902 	sub.w	r9, r9, #2
 800ecd8:	fa5f f989 	uxtb.w	r9, r9
 800ecdc:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800ece0:	d81f      	bhi.n	800ed22 <_printf_float+0x17e>
 800ece2:	464a      	mov	r2, r9
 800ece4:	3901      	subs	r1, #1
 800ece6:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800ecea:	910d      	str	r1, [sp, #52]	; 0x34
 800ecec:	f7ff ff1b 	bl	800eb26 <__exponent>
 800ecf0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ecf2:	4682      	mov	sl, r0
 800ecf4:	1813      	adds	r3, r2, r0
 800ecf6:	2a01      	cmp	r2, #1
 800ecf8:	6123      	str	r3, [r4, #16]
 800ecfa:	dc02      	bgt.n	800ed02 <_printf_float+0x15e>
 800ecfc:	6822      	ldr	r2, [r4, #0]
 800ecfe:	07d2      	lsls	r2, r2, #31
 800ed00:	d501      	bpl.n	800ed06 <_printf_float+0x162>
 800ed02:	3301      	adds	r3, #1
 800ed04:	6123      	str	r3, [r4, #16]
 800ed06:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800ed0a:	2b00      	cmp	r3, #0
 800ed0c:	d09b      	beq.n	800ec46 <_printf_float+0xa2>
 800ed0e:	232d      	movs	r3, #45	; 0x2d
 800ed10:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ed14:	e797      	b.n	800ec46 <_printf_float+0xa2>
 800ed16:	2947      	cmp	r1, #71	; 0x47
 800ed18:	d1bc      	bne.n	800ec94 <_printf_float+0xf0>
 800ed1a:	2b00      	cmp	r3, #0
 800ed1c:	d1ba      	bne.n	800ec94 <_printf_float+0xf0>
 800ed1e:	2301      	movs	r3, #1
 800ed20:	e7b7      	b.n	800ec92 <_printf_float+0xee>
 800ed22:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800ed26:	d118      	bne.n	800ed5a <_printf_float+0x1b6>
 800ed28:	2900      	cmp	r1, #0
 800ed2a:	6863      	ldr	r3, [r4, #4]
 800ed2c:	dd0b      	ble.n	800ed46 <_printf_float+0x1a2>
 800ed2e:	6121      	str	r1, [r4, #16]
 800ed30:	b913      	cbnz	r3, 800ed38 <_printf_float+0x194>
 800ed32:	6822      	ldr	r2, [r4, #0]
 800ed34:	07d0      	lsls	r0, r2, #31
 800ed36:	d502      	bpl.n	800ed3e <_printf_float+0x19a>
 800ed38:	3301      	adds	r3, #1
 800ed3a:	440b      	add	r3, r1
 800ed3c:	6123      	str	r3, [r4, #16]
 800ed3e:	f04f 0a00 	mov.w	sl, #0
 800ed42:	65a1      	str	r1, [r4, #88]	; 0x58
 800ed44:	e7df      	b.n	800ed06 <_printf_float+0x162>
 800ed46:	b913      	cbnz	r3, 800ed4e <_printf_float+0x1aa>
 800ed48:	6822      	ldr	r2, [r4, #0]
 800ed4a:	07d2      	lsls	r2, r2, #31
 800ed4c:	d501      	bpl.n	800ed52 <_printf_float+0x1ae>
 800ed4e:	3302      	adds	r3, #2
 800ed50:	e7f4      	b.n	800ed3c <_printf_float+0x198>
 800ed52:	2301      	movs	r3, #1
 800ed54:	e7f2      	b.n	800ed3c <_printf_float+0x198>
 800ed56:	f04f 0967 	mov.w	r9, #103	; 0x67
 800ed5a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ed5c:	4299      	cmp	r1, r3
 800ed5e:	db05      	blt.n	800ed6c <_printf_float+0x1c8>
 800ed60:	6823      	ldr	r3, [r4, #0]
 800ed62:	6121      	str	r1, [r4, #16]
 800ed64:	07d8      	lsls	r0, r3, #31
 800ed66:	d5ea      	bpl.n	800ed3e <_printf_float+0x19a>
 800ed68:	1c4b      	adds	r3, r1, #1
 800ed6a:	e7e7      	b.n	800ed3c <_printf_float+0x198>
 800ed6c:	2900      	cmp	r1, #0
 800ed6e:	bfcc      	ite	gt
 800ed70:	2201      	movgt	r2, #1
 800ed72:	f1c1 0202 	rsble	r2, r1, #2
 800ed76:	4413      	add	r3, r2
 800ed78:	e7e0      	b.n	800ed3c <_printf_float+0x198>
 800ed7a:	6823      	ldr	r3, [r4, #0]
 800ed7c:	055a      	lsls	r2, r3, #21
 800ed7e:	d407      	bmi.n	800ed90 <_printf_float+0x1ec>
 800ed80:	6923      	ldr	r3, [r4, #16]
 800ed82:	4642      	mov	r2, r8
 800ed84:	4631      	mov	r1, r6
 800ed86:	4628      	mov	r0, r5
 800ed88:	47b8      	blx	r7
 800ed8a:	3001      	adds	r0, #1
 800ed8c:	d12b      	bne.n	800ede6 <_printf_float+0x242>
 800ed8e:	e764      	b.n	800ec5a <_printf_float+0xb6>
 800ed90:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800ed94:	f240 80dd 	bls.w	800ef52 <_printf_float+0x3ae>
 800ed98:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ed9c:	2200      	movs	r2, #0
 800ed9e:	2300      	movs	r3, #0
 800eda0:	f7f1 fe3e 	bl	8000a20 <__aeabi_dcmpeq>
 800eda4:	2800      	cmp	r0, #0
 800eda6:	d033      	beq.n	800ee10 <_printf_float+0x26c>
 800eda8:	2301      	movs	r3, #1
 800edaa:	4631      	mov	r1, r6
 800edac:	4628      	mov	r0, r5
 800edae:	4a35      	ldr	r2, [pc, #212]	; (800ee84 <_printf_float+0x2e0>)
 800edb0:	47b8      	blx	r7
 800edb2:	3001      	adds	r0, #1
 800edb4:	f43f af51 	beq.w	800ec5a <_printf_float+0xb6>
 800edb8:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800edbc:	429a      	cmp	r2, r3
 800edbe:	db02      	blt.n	800edc6 <_printf_float+0x222>
 800edc0:	6823      	ldr	r3, [r4, #0]
 800edc2:	07d8      	lsls	r0, r3, #31
 800edc4:	d50f      	bpl.n	800ede6 <_printf_float+0x242>
 800edc6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800edca:	4631      	mov	r1, r6
 800edcc:	4628      	mov	r0, r5
 800edce:	47b8      	blx	r7
 800edd0:	3001      	adds	r0, #1
 800edd2:	f43f af42 	beq.w	800ec5a <_printf_float+0xb6>
 800edd6:	f04f 0800 	mov.w	r8, #0
 800edda:	f104 091a 	add.w	r9, r4, #26
 800edde:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ede0:	3b01      	subs	r3, #1
 800ede2:	4543      	cmp	r3, r8
 800ede4:	dc09      	bgt.n	800edfa <_printf_float+0x256>
 800ede6:	6823      	ldr	r3, [r4, #0]
 800ede8:	079b      	lsls	r3, r3, #30
 800edea:	f100 8102 	bmi.w	800eff2 <_printf_float+0x44e>
 800edee:	68e0      	ldr	r0, [r4, #12]
 800edf0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800edf2:	4298      	cmp	r0, r3
 800edf4:	bfb8      	it	lt
 800edf6:	4618      	movlt	r0, r3
 800edf8:	e731      	b.n	800ec5e <_printf_float+0xba>
 800edfa:	2301      	movs	r3, #1
 800edfc:	464a      	mov	r2, r9
 800edfe:	4631      	mov	r1, r6
 800ee00:	4628      	mov	r0, r5
 800ee02:	47b8      	blx	r7
 800ee04:	3001      	adds	r0, #1
 800ee06:	f43f af28 	beq.w	800ec5a <_printf_float+0xb6>
 800ee0a:	f108 0801 	add.w	r8, r8, #1
 800ee0e:	e7e6      	b.n	800edde <_printf_float+0x23a>
 800ee10:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ee12:	2b00      	cmp	r3, #0
 800ee14:	dc38      	bgt.n	800ee88 <_printf_float+0x2e4>
 800ee16:	2301      	movs	r3, #1
 800ee18:	4631      	mov	r1, r6
 800ee1a:	4628      	mov	r0, r5
 800ee1c:	4a19      	ldr	r2, [pc, #100]	; (800ee84 <_printf_float+0x2e0>)
 800ee1e:	47b8      	blx	r7
 800ee20:	3001      	adds	r0, #1
 800ee22:	f43f af1a 	beq.w	800ec5a <_printf_float+0xb6>
 800ee26:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800ee2a:	4313      	orrs	r3, r2
 800ee2c:	d102      	bne.n	800ee34 <_printf_float+0x290>
 800ee2e:	6823      	ldr	r3, [r4, #0]
 800ee30:	07d9      	lsls	r1, r3, #31
 800ee32:	d5d8      	bpl.n	800ede6 <_printf_float+0x242>
 800ee34:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ee38:	4631      	mov	r1, r6
 800ee3a:	4628      	mov	r0, r5
 800ee3c:	47b8      	blx	r7
 800ee3e:	3001      	adds	r0, #1
 800ee40:	f43f af0b 	beq.w	800ec5a <_printf_float+0xb6>
 800ee44:	f04f 0900 	mov.w	r9, #0
 800ee48:	f104 0a1a 	add.w	sl, r4, #26
 800ee4c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ee4e:	425b      	negs	r3, r3
 800ee50:	454b      	cmp	r3, r9
 800ee52:	dc01      	bgt.n	800ee58 <_printf_float+0x2b4>
 800ee54:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ee56:	e794      	b.n	800ed82 <_printf_float+0x1de>
 800ee58:	2301      	movs	r3, #1
 800ee5a:	4652      	mov	r2, sl
 800ee5c:	4631      	mov	r1, r6
 800ee5e:	4628      	mov	r0, r5
 800ee60:	47b8      	blx	r7
 800ee62:	3001      	adds	r0, #1
 800ee64:	f43f aef9 	beq.w	800ec5a <_printf_float+0xb6>
 800ee68:	f109 0901 	add.w	r9, r9, #1
 800ee6c:	e7ee      	b.n	800ee4c <_printf_float+0x2a8>
 800ee6e:	bf00      	nop
 800ee70:	7fefffff 	.word	0x7fefffff
 800ee74:	08012310 	.word	0x08012310
 800ee78:	08012314 	.word	0x08012314
 800ee7c:	0801231c 	.word	0x0801231c
 800ee80:	08012318 	.word	0x08012318
 800ee84:	08012649 	.word	0x08012649
 800ee88:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ee8a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800ee8c:	429a      	cmp	r2, r3
 800ee8e:	bfa8      	it	ge
 800ee90:	461a      	movge	r2, r3
 800ee92:	2a00      	cmp	r2, #0
 800ee94:	4691      	mov	r9, r2
 800ee96:	dc37      	bgt.n	800ef08 <_printf_float+0x364>
 800ee98:	f04f 0b00 	mov.w	fp, #0
 800ee9c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800eea0:	f104 021a 	add.w	r2, r4, #26
 800eea4:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800eea8:	ebaa 0309 	sub.w	r3, sl, r9
 800eeac:	455b      	cmp	r3, fp
 800eeae:	dc33      	bgt.n	800ef18 <_printf_float+0x374>
 800eeb0:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800eeb4:	429a      	cmp	r2, r3
 800eeb6:	db3b      	blt.n	800ef30 <_printf_float+0x38c>
 800eeb8:	6823      	ldr	r3, [r4, #0]
 800eeba:	07da      	lsls	r2, r3, #31
 800eebc:	d438      	bmi.n	800ef30 <_printf_float+0x38c>
 800eebe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800eec0:	990d      	ldr	r1, [sp, #52]	; 0x34
 800eec2:	eba2 030a 	sub.w	r3, r2, sl
 800eec6:	eba2 0901 	sub.w	r9, r2, r1
 800eeca:	4599      	cmp	r9, r3
 800eecc:	bfa8      	it	ge
 800eece:	4699      	movge	r9, r3
 800eed0:	f1b9 0f00 	cmp.w	r9, #0
 800eed4:	dc34      	bgt.n	800ef40 <_printf_float+0x39c>
 800eed6:	f04f 0800 	mov.w	r8, #0
 800eeda:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800eede:	f104 0a1a 	add.w	sl, r4, #26
 800eee2:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800eee6:	1a9b      	subs	r3, r3, r2
 800eee8:	eba3 0309 	sub.w	r3, r3, r9
 800eeec:	4543      	cmp	r3, r8
 800eeee:	f77f af7a 	ble.w	800ede6 <_printf_float+0x242>
 800eef2:	2301      	movs	r3, #1
 800eef4:	4652      	mov	r2, sl
 800eef6:	4631      	mov	r1, r6
 800eef8:	4628      	mov	r0, r5
 800eefa:	47b8      	blx	r7
 800eefc:	3001      	adds	r0, #1
 800eefe:	f43f aeac 	beq.w	800ec5a <_printf_float+0xb6>
 800ef02:	f108 0801 	add.w	r8, r8, #1
 800ef06:	e7ec      	b.n	800eee2 <_printf_float+0x33e>
 800ef08:	4613      	mov	r3, r2
 800ef0a:	4631      	mov	r1, r6
 800ef0c:	4642      	mov	r2, r8
 800ef0e:	4628      	mov	r0, r5
 800ef10:	47b8      	blx	r7
 800ef12:	3001      	adds	r0, #1
 800ef14:	d1c0      	bne.n	800ee98 <_printf_float+0x2f4>
 800ef16:	e6a0      	b.n	800ec5a <_printf_float+0xb6>
 800ef18:	2301      	movs	r3, #1
 800ef1a:	4631      	mov	r1, r6
 800ef1c:	4628      	mov	r0, r5
 800ef1e:	920b      	str	r2, [sp, #44]	; 0x2c
 800ef20:	47b8      	blx	r7
 800ef22:	3001      	adds	r0, #1
 800ef24:	f43f ae99 	beq.w	800ec5a <_printf_float+0xb6>
 800ef28:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ef2a:	f10b 0b01 	add.w	fp, fp, #1
 800ef2e:	e7b9      	b.n	800eea4 <_printf_float+0x300>
 800ef30:	4631      	mov	r1, r6
 800ef32:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ef36:	4628      	mov	r0, r5
 800ef38:	47b8      	blx	r7
 800ef3a:	3001      	adds	r0, #1
 800ef3c:	d1bf      	bne.n	800eebe <_printf_float+0x31a>
 800ef3e:	e68c      	b.n	800ec5a <_printf_float+0xb6>
 800ef40:	464b      	mov	r3, r9
 800ef42:	4631      	mov	r1, r6
 800ef44:	4628      	mov	r0, r5
 800ef46:	eb08 020a 	add.w	r2, r8, sl
 800ef4a:	47b8      	blx	r7
 800ef4c:	3001      	adds	r0, #1
 800ef4e:	d1c2      	bne.n	800eed6 <_printf_float+0x332>
 800ef50:	e683      	b.n	800ec5a <_printf_float+0xb6>
 800ef52:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ef54:	2a01      	cmp	r2, #1
 800ef56:	dc01      	bgt.n	800ef5c <_printf_float+0x3b8>
 800ef58:	07db      	lsls	r3, r3, #31
 800ef5a:	d537      	bpl.n	800efcc <_printf_float+0x428>
 800ef5c:	2301      	movs	r3, #1
 800ef5e:	4642      	mov	r2, r8
 800ef60:	4631      	mov	r1, r6
 800ef62:	4628      	mov	r0, r5
 800ef64:	47b8      	blx	r7
 800ef66:	3001      	adds	r0, #1
 800ef68:	f43f ae77 	beq.w	800ec5a <_printf_float+0xb6>
 800ef6c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ef70:	4631      	mov	r1, r6
 800ef72:	4628      	mov	r0, r5
 800ef74:	47b8      	blx	r7
 800ef76:	3001      	adds	r0, #1
 800ef78:	f43f ae6f 	beq.w	800ec5a <_printf_float+0xb6>
 800ef7c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ef80:	2200      	movs	r2, #0
 800ef82:	2300      	movs	r3, #0
 800ef84:	f7f1 fd4c 	bl	8000a20 <__aeabi_dcmpeq>
 800ef88:	b9d8      	cbnz	r0, 800efc2 <_printf_float+0x41e>
 800ef8a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ef8c:	f108 0201 	add.w	r2, r8, #1
 800ef90:	3b01      	subs	r3, #1
 800ef92:	4631      	mov	r1, r6
 800ef94:	4628      	mov	r0, r5
 800ef96:	47b8      	blx	r7
 800ef98:	3001      	adds	r0, #1
 800ef9a:	d10e      	bne.n	800efba <_printf_float+0x416>
 800ef9c:	e65d      	b.n	800ec5a <_printf_float+0xb6>
 800ef9e:	2301      	movs	r3, #1
 800efa0:	464a      	mov	r2, r9
 800efa2:	4631      	mov	r1, r6
 800efa4:	4628      	mov	r0, r5
 800efa6:	47b8      	blx	r7
 800efa8:	3001      	adds	r0, #1
 800efaa:	f43f ae56 	beq.w	800ec5a <_printf_float+0xb6>
 800efae:	f108 0801 	add.w	r8, r8, #1
 800efb2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800efb4:	3b01      	subs	r3, #1
 800efb6:	4543      	cmp	r3, r8
 800efb8:	dcf1      	bgt.n	800ef9e <_printf_float+0x3fa>
 800efba:	4653      	mov	r3, sl
 800efbc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800efc0:	e6e0      	b.n	800ed84 <_printf_float+0x1e0>
 800efc2:	f04f 0800 	mov.w	r8, #0
 800efc6:	f104 091a 	add.w	r9, r4, #26
 800efca:	e7f2      	b.n	800efb2 <_printf_float+0x40e>
 800efcc:	2301      	movs	r3, #1
 800efce:	4642      	mov	r2, r8
 800efd0:	e7df      	b.n	800ef92 <_printf_float+0x3ee>
 800efd2:	2301      	movs	r3, #1
 800efd4:	464a      	mov	r2, r9
 800efd6:	4631      	mov	r1, r6
 800efd8:	4628      	mov	r0, r5
 800efda:	47b8      	blx	r7
 800efdc:	3001      	adds	r0, #1
 800efde:	f43f ae3c 	beq.w	800ec5a <_printf_float+0xb6>
 800efe2:	f108 0801 	add.w	r8, r8, #1
 800efe6:	68e3      	ldr	r3, [r4, #12]
 800efe8:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800efea:	1a5b      	subs	r3, r3, r1
 800efec:	4543      	cmp	r3, r8
 800efee:	dcf0      	bgt.n	800efd2 <_printf_float+0x42e>
 800eff0:	e6fd      	b.n	800edee <_printf_float+0x24a>
 800eff2:	f04f 0800 	mov.w	r8, #0
 800eff6:	f104 0919 	add.w	r9, r4, #25
 800effa:	e7f4      	b.n	800efe6 <_printf_float+0x442>

0800effc <_printf_common>:
 800effc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f000:	4616      	mov	r6, r2
 800f002:	4699      	mov	r9, r3
 800f004:	688a      	ldr	r2, [r1, #8]
 800f006:	690b      	ldr	r3, [r1, #16]
 800f008:	4607      	mov	r7, r0
 800f00a:	4293      	cmp	r3, r2
 800f00c:	bfb8      	it	lt
 800f00e:	4613      	movlt	r3, r2
 800f010:	6033      	str	r3, [r6, #0]
 800f012:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800f016:	460c      	mov	r4, r1
 800f018:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800f01c:	b10a      	cbz	r2, 800f022 <_printf_common+0x26>
 800f01e:	3301      	adds	r3, #1
 800f020:	6033      	str	r3, [r6, #0]
 800f022:	6823      	ldr	r3, [r4, #0]
 800f024:	0699      	lsls	r1, r3, #26
 800f026:	bf42      	ittt	mi
 800f028:	6833      	ldrmi	r3, [r6, #0]
 800f02a:	3302      	addmi	r3, #2
 800f02c:	6033      	strmi	r3, [r6, #0]
 800f02e:	6825      	ldr	r5, [r4, #0]
 800f030:	f015 0506 	ands.w	r5, r5, #6
 800f034:	d106      	bne.n	800f044 <_printf_common+0x48>
 800f036:	f104 0a19 	add.w	sl, r4, #25
 800f03a:	68e3      	ldr	r3, [r4, #12]
 800f03c:	6832      	ldr	r2, [r6, #0]
 800f03e:	1a9b      	subs	r3, r3, r2
 800f040:	42ab      	cmp	r3, r5
 800f042:	dc28      	bgt.n	800f096 <_printf_common+0x9a>
 800f044:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800f048:	1e13      	subs	r3, r2, #0
 800f04a:	6822      	ldr	r2, [r4, #0]
 800f04c:	bf18      	it	ne
 800f04e:	2301      	movne	r3, #1
 800f050:	0692      	lsls	r2, r2, #26
 800f052:	d42d      	bmi.n	800f0b0 <_printf_common+0xb4>
 800f054:	4649      	mov	r1, r9
 800f056:	4638      	mov	r0, r7
 800f058:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800f05c:	47c0      	blx	r8
 800f05e:	3001      	adds	r0, #1
 800f060:	d020      	beq.n	800f0a4 <_printf_common+0xa8>
 800f062:	6823      	ldr	r3, [r4, #0]
 800f064:	68e5      	ldr	r5, [r4, #12]
 800f066:	f003 0306 	and.w	r3, r3, #6
 800f06a:	2b04      	cmp	r3, #4
 800f06c:	bf18      	it	ne
 800f06e:	2500      	movne	r5, #0
 800f070:	6832      	ldr	r2, [r6, #0]
 800f072:	f04f 0600 	mov.w	r6, #0
 800f076:	68a3      	ldr	r3, [r4, #8]
 800f078:	bf08      	it	eq
 800f07a:	1aad      	subeq	r5, r5, r2
 800f07c:	6922      	ldr	r2, [r4, #16]
 800f07e:	bf08      	it	eq
 800f080:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f084:	4293      	cmp	r3, r2
 800f086:	bfc4      	itt	gt
 800f088:	1a9b      	subgt	r3, r3, r2
 800f08a:	18ed      	addgt	r5, r5, r3
 800f08c:	341a      	adds	r4, #26
 800f08e:	42b5      	cmp	r5, r6
 800f090:	d11a      	bne.n	800f0c8 <_printf_common+0xcc>
 800f092:	2000      	movs	r0, #0
 800f094:	e008      	b.n	800f0a8 <_printf_common+0xac>
 800f096:	2301      	movs	r3, #1
 800f098:	4652      	mov	r2, sl
 800f09a:	4649      	mov	r1, r9
 800f09c:	4638      	mov	r0, r7
 800f09e:	47c0      	blx	r8
 800f0a0:	3001      	adds	r0, #1
 800f0a2:	d103      	bne.n	800f0ac <_printf_common+0xb0>
 800f0a4:	f04f 30ff 	mov.w	r0, #4294967295
 800f0a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f0ac:	3501      	adds	r5, #1
 800f0ae:	e7c4      	b.n	800f03a <_printf_common+0x3e>
 800f0b0:	2030      	movs	r0, #48	; 0x30
 800f0b2:	18e1      	adds	r1, r4, r3
 800f0b4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800f0b8:	1c5a      	adds	r2, r3, #1
 800f0ba:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800f0be:	4422      	add	r2, r4
 800f0c0:	3302      	adds	r3, #2
 800f0c2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800f0c6:	e7c5      	b.n	800f054 <_printf_common+0x58>
 800f0c8:	2301      	movs	r3, #1
 800f0ca:	4622      	mov	r2, r4
 800f0cc:	4649      	mov	r1, r9
 800f0ce:	4638      	mov	r0, r7
 800f0d0:	47c0      	blx	r8
 800f0d2:	3001      	adds	r0, #1
 800f0d4:	d0e6      	beq.n	800f0a4 <_printf_common+0xa8>
 800f0d6:	3601      	adds	r6, #1
 800f0d8:	e7d9      	b.n	800f08e <_printf_common+0x92>
	...

0800f0dc <_printf_i>:
 800f0dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f0e0:	460c      	mov	r4, r1
 800f0e2:	7e27      	ldrb	r7, [r4, #24]
 800f0e4:	4691      	mov	r9, r2
 800f0e6:	2f78      	cmp	r7, #120	; 0x78
 800f0e8:	4680      	mov	r8, r0
 800f0ea:	469a      	mov	sl, r3
 800f0ec:	990c      	ldr	r1, [sp, #48]	; 0x30
 800f0ee:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800f0f2:	d807      	bhi.n	800f104 <_printf_i+0x28>
 800f0f4:	2f62      	cmp	r7, #98	; 0x62
 800f0f6:	d80a      	bhi.n	800f10e <_printf_i+0x32>
 800f0f8:	2f00      	cmp	r7, #0
 800f0fa:	f000 80d9 	beq.w	800f2b0 <_printf_i+0x1d4>
 800f0fe:	2f58      	cmp	r7, #88	; 0x58
 800f100:	f000 80a4 	beq.w	800f24c <_printf_i+0x170>
 800f104:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800f108:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800f10c:	e03a      	b.n	800f184 <_printf_i+0xa8>
 800f10e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800f112:	2b15      	cmp	r3, #21
 800f114:	d8f6      	bhi.n	800f104 <_printf_i+0x28>
 800f116:	a001      	add	r0, pc, #4	; (adr r0, 800f11c <_printf_i+0x40>)
 800f118:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800f11c:	0800f175 	.word	0x0800f175
 800f120:	0800f189 	.word	0x0800f189
 800f124:	0800f105 	.word	0x0800f105
 800f128:	0800f105 	.word	0x0800f105
 800f12c:	0800f105 	.word	0x0800f105
 800f130:	0800f105 	.word	0x0800f105
 800f134:	0800f189 	.word	0x0800f189
 800f138:	0800f105 	.word	0x0800f105
 800f13c:	0800f105 	.word	0x0800f105
 800f140:	0800f105 	.word	0x0800f105
 800f144:	0800f105 	.word	0x0800f105
 800f148:	0800f297 	.word	0x0800f297
 800f14c:	0800f1b9 	.word	0x0800f1b9
 800f150:	0800f279 	.word	0x0800f279
 800f154:	0800f105 	.word	0x0800f105
 800f158:	0800f105 	.word	0x0800f105
 800f15c:	0800f2b9 	.word	0x0800f2b9
 800f160:	0800f105 	.word	0x0800f105
 800f164:	0800f1b9 	.word	0x0800f1b9
 800f168:	0800f105 	.word	0x0800f105
 800f16c:	0800f105 	.word	0x0800f105
 800f170:	0800f281 	.word	0x0800f281
 800f174:	680b      	ldr	r3, [r1, #0]
 800f176:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800f17a:	1d1a      	adds	r2, r3, #4
 800f17c:	681b      	ldr	r3, [r3, #0]
 800f17e:	600a      	str	r2, [r1, #0]
 800f180:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800f184:	2301      	movs	r3, #1
 800f186:	e0a4      	b.n	800f2d2 <_printf_i+0x1f6>
 800f188:	6825      	ldr	r5, [r4, #0]
 800f18a:	6808      	ldr	r0, [r1, #0]
 800f18c:	062e      	lsls	r6, r5, #24
 800f18e:	f100 0304 	add.w	r3, r0, #4
 800f192:	d50a      	bpl.n	800f1aa <_printf_i+0xce>
 800f194:	6805      	ldr	r5, [r0, #0]
 800f196:	600b      	str	r3, [r1, #0]
 800f198:	2d00      	cmp	r5, #0
 800f19a:	da03      	bge.n	800f1a4 <_printf_i+0xc8>
 800f19c:	232d      	movs	r3, #45	; 0x2d
 800f19e:	426d      	negs	r5, r5
 800f1a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f1a4:	230a      	movs	r3, #10
 800f1a6:	485e      	ldr	r0, [pc, #376]	; (800f320 <_printf_i+0x244>)
 800f1a8:	e019      	b.n	800f1de <_printf_i+0x102>
 800f1aa:	f015 0f40 	tst.w	r5, #64	; 0x40
 800f1ae:	6805      	ldr	r5, [r0, #0]
 800f1b0:	600b      	str	r3, [r1, #0]
 800f1b2:	bf18      	it	ne
 800f1b4:	b22d      	sxthne	r5, r5
 800f1b6:	e7ef      	b.n	800f198 <_printf_i+0xbc>
 800f1b8:	680b      	ldr	r3, [r1, #0]
 800f1ba:	6825      	ldr	r5, [r4, #0]
 800f1bc:	1d18      	adds	r0, r3, #4
 800f1be:	6008      	str	r0, [r1, #0]
 800f1c0:	0628      	lsls	r0, r5, #24
 800f1c2:	d501      	bpl.n	800f1c8 <_printf_i+0xec>
 800f1c4:	681d      	ldr	r5, [r3, #0]
 800f1c6:	e002      	b.n	800f1ce <_printf_i+0xf2>
 800f1c8:	0669      	lsls	r1, r5, #25
 800f1ca:	d5fb      	bpl.n	800f1c4 <_printf_i+0xe8>
 800f1cc:	881d      	ldrh	r5, [r3, #0]
 800f1ce:	2f6f      	cmp	r7, #111	; 0x6f
 800f1d0:	bf0c      	ite	eq
 800f1d2:	2308      	moveq	r3, #8
 800f1d4:	230a      	movne	r3, #10
 800f1d6:	4852      	ldr	r0, [pc, #328]	; (800f320 <_printf_i+0x244>)
 800f1d8:	2100      	movs	r1, #0
 800f1da:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800f1de:	6866      	ldr	r6, [r4, #4]
 800f1e0:	2e00      	cmp	r6, #0
 800f1e2:	bfa8      	it	ge
 800f1e4:	6821      	ldrge	r1, [r4, #0]
 800f1e6:	60a6      	str	r6, [r4, #8]
 800f1e8:	bfa4      	itt	ge
 800f1ea:	f021 0104 	bicge.w	r1, r1, #4
 800f1ee:	6021      	strge	r1, [r4, #0]
 800f1f0:	b90d      	cbnz	r5, 800f1f6 <_printf_i+0x11a>
 800f1f2:	2e00      	cmp	r6, #0
 800f1f4:	d04d      	beq.n	800f292 <_printf_i+0x1b6>
 800f1f6:	4616      	mov	r6, r2
 800f1f8:	fbb5 f1f3 	udiv	r1, r5, r3
 800f1fc:	fb03 5711 	mls	r7, r3, r1, r5
 800f200:	5dc7      	ldrb	r7, [r0, r7]
 800f202:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800f206:	462f      	mov	r7, r5
 800f208:	42bb      	cmp	r3, r7
 800f20a:	460d      	mov	r5, r1
 800f20c:	d9f4      	bls.n	800f1f8 <_printf_i+0x11c>
 800f20e:	2b08      	cmp	r3, #8
 800f210:	d10b      	bne.n	800f22a <_printf_i+0x14e>
 800f212:	6823      	ldr	r3, [r4, #0]
 800f214:	07df      	lsls	r7, r3, #31
 800f216:	d508      	bpl.n	800f22a <_printf_i+0x14e>
 800f218:	6923      	ldr	r3, [r4, #16]
 800f21a:	6861      	ldr	r1, [r4, #4]
 800f21c:	4299      	cmp	r1, r3
 800f21e:	bfde      	ittt	le
 800f220:	2330      	movle	r3, #48	; 0x30
 800f222:	f806 3c01 	strble.w	r3, [r6, #-1]
 800f226:	f106 36ff 	addle.w	r6, r6, #4294967295
 800f22a:	1b92      	subs	r2, r2, r6
 800f22c:	6122      	str	r2, [r4, #16]
 800f22e:	464b      	mov	r3, r9
 800f230:	4621      	mov	r1, r4
 800f232:	4640      	mov	r0, r8
 800f234:	f8cd a000 	str.w	sl, [sp]
 800f238:	aa03      	add	r2, sp, #12
 800f23a:	f7ff fedf 	bl	800effc <_printf_common>
 800f23e:	3001      	adds	r0, #1
 800f240:	d14c      	bne.n	800f2dc <_printf_i+0x200>
 800f242:	f04f 30ff 	mov.w	r0, #4294967295
 800f246:	b004      	add	sp, #16
 800f248:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f24c:	4834      	ldr	r0, [pc, #208]	; (800f320 <_printf_i+0x244>)
 800f24e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800f252:	680e      	ldr	r6, [r1, #0]
 800f254:	6823      	ldr	r3, [r4, #0]
 800f256:	f856 5b04 	ldr.w	r5, [r6], #4
 800f25a:	061f      	lsls	r7, r3, #24
 800f25c:	600e      	str	r6, [r1, #0]
 800f25e:	d514      	bpl.n	800f28a <_printf_i+0x1ae>
 800f260:	07d9      	lsls	r1, r3, #31
 800f262:	bf44      	itt	mi
 800f264:	f043 0320 	orrmi.w	r3, r3, #32
 800f268:	6023      	strmi	r3, [r4, #0]
 800f26a:	b91d      	cbnz	r5, 800f274 <_printf_i+0x198>
 800f26c:	6823      	ldr	r3, [r4, #0]
 800f26e:	f023 0320 	bic.w	r3, r3, #32
 800f272:	6023      	str	r3, [r4, #0]
 800f274:	2310      	movs	r3, #16
 800f276:	e7af      	b.n	800f1d8 <_printf_i+0xfc>
 800f278:	6823      	ldr	r3, [r4, #0]
 800f27a:	f043 0320 	orr.w	r3, r3, #32
 800f27e:	6023      	str	r3, [r4, #0]
 800f280:	2378      	movs	r3, #120	; 0x78
 800f282:	4828      	ldr	r0, [pc, #160]	; (800f324 <_printf_i+0x248>)
 800f284:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800f288:	e7e3      	b.n	800f252 <_printf_i+0x176>
 800f28a:	065e      	lsls	r6, r3, #25
 800f28c:	bf48      	it	mi
 800f28e:	b2ad      	uxthmi	r5, r5
 800f290:	e7e6      	b.n	800f260 <_printf_i+0x184>
 800f292:	4616      	mov	r6, r2
 800f294:	e7bb      	b.n	800f20e <_printf_i+0x132>
 800f296:	680b      	ldr	r3, [r1, #0]
 800f298:	6826      	ldr	r6, [r4, #0]
 800f29a:	1d1d      	adds	r5, r3, #4
 800f29c:	6960      	ldr	r0, [r4, #20]
 800f29e:	600d      	str	r5, [r1, #0]
 800f2a0:	0635      	lsls	r5, r6, #24
 800f2a2:	681b      	ldr	r3, [r3, #0]
 800f2a4:	d501      	bpl.n	800f2aa <_printf_i+0x1ce>
 800f2a6:	6018      	str	r0, [r3, #0]
 800f2a8:	e002      	b.n	800f2b0 <_printf_i+0x1d4>
 800f2aa:	0671      	lsls	r1, r6, #25
 800f2ac:	d5fb      	bpl.n	800f2a6 <_printf_i+0x1ca>
 800f2ae:	8018      	strh	r0, [r3, #0]
 800f2b0:	2300      	movs	r3, #0
 800f2b2:	4616      	mov	r6, r2
 800f2b4:	6123      	str	r3, [r4, #16]
 800f2b6:	e7ba      	b.n	800f22e <_printf_i+0x152>
 800f2b8:	680b      	ldr	r3, [r1, #0]
 800f2ba:	1d1a      	adds	r2, r3, #4
 800f2bc:	600a      	str	r2, [r1, #0]
 800f2be:	681e      	ldr	r6, [r3, #0]
 800f2c0:	2100      	movs	r1, #0
 800f2c2:	4630      	mov	r0, r6
 800f2c4:	6862      	ldr	r2, [r4, #4]
 800f2c6:	f001 f827 	bl	8010318 <memchr>
 800f2ca:	b108      	cbz	r0, 800f2d0 <_printf_i+0x1f4>
 800f2cc:	1b80      	subs	r0, r0, r6
 800f2ce:	6060      	str	r0, [r4, #4]
 800f2d0:	6863      	ldr	r3, [r4, #4]
 800f2d2:	6123      	str	r3, [r4, #16]
 800f2d4:	2300      	movs	r3, #0
 800f2d6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f2da:	e7a8      	b.n	800f22e <_printf_i+0x152>
 800f2dc:	4632      	mov	r2, r6
 800f2de:	4649      	mov	r1, r9
 800f2e0:	4640      	mov	r0, r8
 800f2e2:	6923      	ldr	r3, [r4, #16]
 800f2e4:	47d0      	blx	sl
 800f2e6:	3001      	adds	r0, #1
 800f2e8:	d0ab      	beq.n	800f242 <_printf_i+0x166>
 800f2ea:	6823      	ldr	r3, [r4, #0]
 800f2ec:	079b      	lsls	r3, r3, #30
 800f2ee:	d413      	bmi.n	800f318 <_printf_i+0x23c>
 800f2f0:	68e0      	ldr	r0, [r4, #12]
 800f2f2:	9b03      	ldr	r3, [sp, #12]
 800f2f4:	4298      	cmp	r0, r3
 800f2f6:	bfb8      	it	lt
 800f2f8:	4618      	movlt	r0, r3
 800f2fa:	e7a4      	b.n	800f246 <_printf_i+0x16a>
 800f2fc:	2301      	movs	r3, #1
 800f2fe:	4632      	mov	r2, r6
 800f300:	4649      	mov	r1, r9
 800f302:	4640      	mov	r0, r8
 800f304:	47d0      	blx	sl
 800f306:	3001      	adds	r0, #1
 800f308:	d09b      	beq.n	800f242 <_printf_i+0x166>
 800f30a:	3501      	adds	r5, #1
 800f30c:	68e3      	ldr	r3, [r4, #12]
 800f30e:	9903      	ldr	r1, [sp, #12]
 800f310:	1a5b      	subs	r3, r3, r1
 800f312:	42ab      	cmp	r3, r5
 800f314:	dcf2      	bgt.n	800f2fc <_printf_i+0x220>
 800f316:	e7eb      	b.n	800f2f0 <_printf_i+0x214>
 800f318:	2500      	movs	r5, #0
 800f31a:	f104 0619 	add.w	r6, r4, #25
 800f31e:	e7f5      	b.n	800f30c <_printf_i+0x230>
 800f320:	08012320 	.word	0x08012320
 800f324:	08012331 	.word	0x08012331

0800f328 <_sbrk_r>:
 800f328:	b538      	push	{r3, r4, r5, lr}
 800f32a:	2300      	movs	r3, #0
 800f32c:	4d05      	ldr	r5, [pc, #20]	; (800f344 <_sbrk_r+0x1c>)
 800f32e:	4604      	mov	r4, r0
 800f330:	4608      	mov	r0, r1
 800f332:	602b      	str	r3, [r5, #0]
 800f334:	f7f3 f9d4 	bl	80026e0 <_sbrk>
 800f338:	1c43      	adds	r3, r0, #1
 800f33a:	d102      	bne.n	800f342 <_sbrk_r+0x1a>
 800f33c:	682b      	ldr	r3, [r5, #0]
 800f33e:	b103      	cbz	r3, 800f342 <_sbrk_r+0x1a>
 800f340:	6023      	str	r3, [r4, #0]
 800f342:	bd38      	pop	{r3, r4, r5, pc}
 800f344:	200020c0 	.word	0x200020c0

0800f348 <siprintf>:
 800f348:	b40e      	push	{r1, r2, r3}
 800f34a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800f34e:	b500      	push	{lr}
 800f350:	b09c      	sub	sp, #112	; 0x70
 800f352:	ab1d      	add	r3, sp, #116	; 0x74
 800f354:	9002      	str	r0, [sp, #8]
 800f356:	9006      	str	r0, [sp, #24]
 800f358:	9107      	str	r1, [sp, #28]
 800f35a:	9104      	str	r1, [sp, #16]
 800f35c:	4808      	ldr	r0, [pc, #32]	; (800f380 <siprintf+0x38>)
 800f35e:	4909      	ldr	r1, [pc, #36]	; (800f384 <siprintf+0x3c>)
 800f360:	f853 2b04 	ldr.w	r2, [r3], #4
 800f364:	9105      	str	r1, [sp, #20]
 800f366:	6800      	ldr	r0, [r0, #0]
 800f368:	a902      	add	r1, sp, #8
 800f36a:	9301      	str	r3, [sp, #4]
 800f36c:	f001 fbe8 	bl	8010b40 <_svfiprintf_r>
 800f370:	2200      	movs	r2, #0
 800f372:	9b02      	ldr	r3, [sp, #8]
 800f374:	701a      	strb	r2, [r3, #0]
 800f376:	b01c      	add	sp, #112	; 0x70
 800f378:	f85d eb04 	ldr.w	lr, [sp], #4
 800f37c:	b003      	add	sp, #12
 800f37e:	4770      	bx	lr
 800f380:	2000035c 	.word	0x2000035c
 800f384:	ffff0208 	.word	0xffff0208

0800f388 <siscanf>:
 800f388:	b40e      	push	{r1, r2, r3}
 800f38a:	f44f 7201 	mov.w	r2, #516	; 0x204
 800f38e:	b530      	push	{r4, r5, lr}
 800f390:	b09c      	sub	sp, #112	; 0x70
 800f392:	ac1f      	add	r4, sp, #124	; 0x7c
 800f394:	f854 5b04 	ldr.w	r5, [r4], #4
 800f398:	f8ad 2014 	strh.w	r2, [sp, #20]
 800f39c:	9002      	str	r0, [sp, #8]
 800f39e:	9006      	str	r0, [sp, #24]
 800f3a0:	f7f0 ff12 	bl	80001c8 <strlen>
 800f3a4:	4b0b      	ldr	r3, [pc, #44]	; (800f3d4 <siscanf+0x4c>)
 800f3a6:	9003      	str	r0, [sp, #12]
 800f3a8:	930b      	str	r3, [sp, #44]	; 0x2c
 800f3aa:	2300      	movs	r3, #0
 800f3ac:	930f      	str	r3, [sp, #60]	; 0x3c
 800f3ae:	9314      	str	r3, [sp, #80]	; 0x50
 800f3b0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800f3b4:	9007      	str	r0, [sp, #28]
 800f3b6:	4808      	ldr	r0, [pc, #32]	; (800f3d8 <siscanf+0x50>)
 800f3b8:	f8ad 3016 	strh.w	r3, [sp, #22]
 800f3bc:	462a      	mov	r2, r5
 800f3be:	4623      	mov	r3, r4
 800f3c0:	a902      	add	r1, sp, #8
 800f3c2:	6800      	ldr	r0, [r0, #0]
 800f3c4:	9401      	str	r4, [sp, #4]
 800f3c6:	f001 fd15 	bl	8010df4 <__ssvfiscanf_r>
 800f3ca:	b01c      	add	sp, #112	; 0x70
 800f3cc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f3d0:	b003      	add	sp, #12
 800f3d2:	4770      	bx	lr
 800f3d4:	0800f3ff 	.word	0x0800f3ff
 800f3d8:	2000035c 	.word	0x2000035c

0800f3dc <__sread>:
 800f3dc:	b510      	push	{r4, lr}
 800f3de:	460c      	mov	r4, r1
 800f3e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f3e4:	f001 ffca 	bl	801137c <_read_r>
 800f3e8:	2800      	cmp	r0, #0
 800f3ea:	bfab      	itete	ge
 800f3ec:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800f3ee:	89a3      	ldrhlt	r3, [r4, #12]
 800f3f0:	181b      	addge	r3, r3, r0
 800f3f2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800f3f6:	bfac      	ite	ge
 800f3f8:	6563      	strge	r3, [r4, #84]	; 0x54
 800f3fa:	81a3      	strhlt	r3, [r4, #12]
 800f3fc:	bd10      	pop	{r4, pc}

0800f3fe <__seofread>:
 800f3fe:	2000      	movs	r0, #0
 800f400:	4770      	bx	lr

0800f402 <__swrite>:
 800f402:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f406:	461f      	mov	r7, r3
 800f408:	898b      	ldrh	r3, [r1, #12]
 800f40a:	4605      	mov	r5, r0
 800f40c:	05db      	lsls	r3, r3, #23
 800f40e:	460c      	mov	r4, r1
 800f410:	4616      	mov	r6, r2
 800f412:	d505      	bpl.n	800f420 <__swrite+0x1e>
 800f414:	2302      	movs	r3, #2
 800f416:	2200      	movs	r2, #0
 800f418:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f41c:	f000 ff6a 	bl	80102f4 <_lseek_r>
 800f420:	89a3      	ldrh	r3, [r4, #12]
 800f422:	4632      	mov	r2, r6
 800f424:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800f428:	81a3      	strh	r3, [r4, #12]
 800f42a:	4628      	mov	r0, r5
 800f42c:	463b      	mov	r3, r7
 800f42e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f432:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f436:	f000 b8bb 	b.w	800f5b0 <_write_r>

0800f43a <__sseek>:
 800f43a:	b510      	push	{r4, lr}
 800f43c:	460c      	mov	r4, r1
 800f43e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f442:	f000 ff57 	bl	80102f4 <_lseek_r>
 800f446:	1c43      	adds	r3, r0, #1
 800f448:	89a3      	ldrh	r3, [r4, #12]
 800f44a:	bf15      	itete	ne
 800f44c:	6560      	strne	r0, [r4, #84]	; 0x54
 800f44e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800f452:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800f456:	81a3      	strheq	r3, [r4, #12]
 800f458:	bf18      	it	ne
 800f45a:	81a3      	strhne	r3, [r4, #12]
 800f45c:	bd10      	pop	{r4, pc}

0800f45e <__sclose>:
 800f45e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f462:	f000 b8b7 	b.w	800f5d4 <_close_r>

0800f466 <strncmp>:
 800f466:	b510      	push	{r4, lr}
 800f468:	b16a      	cbz	r2, 800f486 <strncmp+0x20>
 800f46a:	3901      	subs	r1, #1
 800f46c:	1884      	adds	r4, r0, r2
 800f46e:	f810 3b01 	ldrb.w	r3, [r0], #1
 800f472:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800f476:	4293      	cmp	r3, r2
 800f478:	d103      	bne.n	800f482 <strncmp+0x1c>
 800f47a:	42a0      	cmp	r0, r4
 800f47c:	d001      	beq.n	800f482 <strncmp+0x1c>
 800f47e:	2b00      	cmp	r3, #0
 800f480:	d1f5      	bne.n	800f46e <strncmp+0x8>
 800f482:	1a98      	subs	r0, r3, r2
 800f484:	bd10      	pop	{r4, pc}
 800f486:	4610      	mov	r0, r2
 800f488:	e7fc      	b.n	800f484 <strncmp+0x1e>
	...

0800f48c <_strtol_l.isra.0>:
 800f48c:	2b01      	cmp	r3, #1
 800f48e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f492:	4686      	mov	lr, r0
 800f494:	d001      	beq.n	800f49a <_strtol_l.isra.0+0xe>
 800f496:	2b24      	cmp	r3, #36	; 0x24
 800f498:	d906      	bls.n	800f4a8 <_strtol_l.isra.0+0x1c>
 800f49a:	f7ff f9fd 	bl	800e898 <__errno>
 800f49e:	2316      	movs	r3, #22
 800f4a0:	6003      	str	r3, [r0, #0]
 800f4a2:	2000      	movs	r0, #0
 800f4a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f4a8:	468c      	mov	ip, r1
 800f4aa:	4e3a      	ldr	r6, [pc, #232]	; (800f594 <_strtol_l.isra.0+0x108>)
 800f4ac:	4660      	mov	r0, ip
 800f4ae:	f81c 4b01 	ldrb.w	r4, [ip], #1
 800f4b2:	5da5      	ldrb	r5, [r4, r6]
 800f4b4:	f015 0508 	ands.w	r5, r5, #8
 800f4b8:	d1f8      	bne.n	800f4ac <_strtol_l.isra.0+0x20>
 800f4ba:	2c2d      	cmp	r4, #45	; 0x2d
 800f4bc:	d133      	bne.n	800f526 <_strtol_l.isra.0+0x9a>
 800f4be:	f04f 0801 	mov.w	r8, #1
 800f4c2:	f89c 4000 	ldrb.w	r4, [ip]
 800f4c6:	f100 0c02 	add.w	ip, r0, #2
 800f4ca:	2b00      	cmp	r3, #0
 800f4cc:	d05d      	beq.n	800f58a <_strtol_l.isra.0+0xfe>
 800f4ce:	2b10      	cmp	r3, #16
 800f4d0:	d10c      	bne.n	800f4ec <_strtol_l.isra.0+0x60>
 800f4d2:	2c30      	cmp	r4, #48	; 0x30
 800f4d4:	d10a      	bne.n	800f4ec <_strtol_l.isra.0+0x60>
 800f4d6:	f89c 0000 	ldrb.w	r0, [ip]
 800f4da:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800f4de:	2858      	cmp	r0, #88	; 0x58
 800f4e0:	d14e      	bne.n	800f580 <_strtol_l.isra.0+0xf4>
 800f4e2:	2310      	movs	r3, #16
 800f4e4:	f89c 4001 	ldrb.w	r4, [ip, #1]
 800f4e8:	f10c 0c02 	add.w	ip, ip, #2
 800f4ec:	2500      	movs	r5, #0
 800f4ee:	f108 4700 	add.w	r7, r8, #2147483648	; 0x80000000
 800f4f2:	3f01      	subs	r7, #1
 800f4f4:	fbb7 f9f3 	udiv	r9, r7, r3
 800f4f8:	4628      	mov	r0, r5
 800f4fa:	fb03 7a19 	mls	sl, r3, r9, r7
 800f4fe:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 800f502:	2e09      	cmp	r6, #9
 800f504:	d818      	bhi.n	800f538 <_strtol_l.isra.0+0xac>
 800f506:	4634      	mov	r4, r6
 800f508:	42a3      	cmp	r3, r4
 800f50a:	dd24      	ble.n	800f556 <_strtol_l.isra.0+0xca>
 800f50c:	2d00      	cmp	r5, #0
 800f50e:	db1f      	blt.n	800f550 <_strtol_l.isra.0+0xc4>
 800f510:	4581      	cmp	r9, r0
 800f512:	d31d      	bcc.n	800f550 <_strtol_l.isra.0+0xc4>
 800f514:	d101      	bne.n	800f51a <_strtol_l.isra.0+0x8e>
 800f516:	45a2      	cmp	sl, r4
 800f518:	db1a      	blt.n	800f550 <_strtol_l.isra.0+0xc4>
 800f51a:	2501      	movs	r5, #1
 800f51c:	fb00 4003 	mla	r0, r0, r3, r4
 800f520:	f81c 4b01 	ldrb.w	r4, [ip], #1
 800f524:	e7eb      	b.n	800f4fe <_strtol_l.isra.0+0x72>
 800f526:	2c2b      	cmp	r4, #43	; 0x2b
 800f528:	bf08      	it	eq
 800f52a:	f89c 4000 	ldrbeq.w	r4, [ip]
 800f52e:	46a8      	mov	r8, r5
 800f530:	bf08      	it	eq
 800f532:	f100 0c02 	addeq.w	ip, r0, #2
 800f536:	e7c8      	b.n	800f4ca <_strtol_l.isra.0+0x3e>
 800f538:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 800f53c:	2e19      	cmp	r6, #25
 800f53e:	d801      	bhi.n	800f544 <_strtol_l.isra.0+0xb8>
 800f540:	3c37      	subs	r4, #55	; 0x37
 800f542:	e7e1      	b.n	800f508 <_strtol_l.isra.0+0x7c>
 800f544:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 800f548:	2e19      	cmp	r6, #25
 800f54a:	d804      	bhi.n	800f556 <_strtol_l.isra.0+0xca>
 800f54c:	3c57      	subs	r4, #87	; 0x57
 800f54e:	e7db      	b.n	800f508 <_strtol_l.isra.0+0x7c>
 800f550:	f04f 35ff 	mov.w	r5, #4294967295
 800f554:	e7e4      	b.n	800f520 <_strtol_l.isra.0+0x94>
 800f556:	2d00      	cmp	r5, #0
 800f558:	da08      	bge.n	800f56c <_strtol_l.isra.0+0xe0>
 800f55a:	2322      	movs	r3, #34	; 0x22
 800f55c:	4638      	mov	r0, r7
 800f55e:	f8ce 3000 	str.w	r3, [lr]
 800f562:	2a00      	cmp	r2, #0
 800f564:	d09e      	beq.n	800f4a4 <_strtol_l.isra.0+0x18>
 800f566:	f10c 31ff 	add.w	r1, ip, #4294967295
 800f56a:	e007      	b.n	800f57c <_strtol_l.isra.0+0xf0>
 800f56c:	f1b8 0f00 	cmp.w	r8, #0
 800f570:	d000      	beq.n	800f574 <_strtol_l.isra.0+0xe8>
 800f572:	4240      	negs	r0, r0
 800f574:	2a00      	cmp	r2, #0
 800f576:	d095      	beq.n	800f4a4 <_strtol_l.isra.0+0x18>
 800f578:	2d00      	cmp	r5, #0
 800f57a:	d1f4      	bne.n	800f566 <_strtol_l.isra.0+0xda>
 800f57c:	6011      	str	r1, [r2, #0]
 800f57e:	e791      	b.n	800f4a4 <_strtol_l.isra.0+0x18>
 800f580:	2430      	movs	r4, #48	; 0x30
 800f582:	2b00      	cmp	r3, #0
 800f584:	d1b2      	bne.n	800f4ec <_strtol_l.isra.0+0x60>
 800f586:	2308      	movs	r3, #8
 800f588:	e7b0      	b.n	800f4ec <_strtol_l.isra.0+0x60>
 800f58a:	2c30      	cmp	r4, #48	; 0x30
 800f58c:	d0a3      	beq.n	800f4d6 <_strtol_l.isra.0+0x4a>
 800f58e:	230a      	movs	r3, #10
 800f590:	e7ac      	b.n	800f4ec <_strtol_l.isra.0+0x60>
 800f592:	bf00      	nop
 800f594:	08012343 	.word	0x08012343

0800f598 <_strtol_r>:
 800f598:	f7ff bf78 	b.w	800f48c <_strtol_l.isra.0>

0800f59c <strtol>:
 800f59c:	4613      	mov	r3, r2
 800f59e:	460a      	mov	r2, r1
 800f5a0:	4601      	mov	r1, r0
 800f5a2:	4802      	ldr	r0, [pc, #8]	; (800f5ac <strtol+0x10>)
 800f5a4:	6800      	ldr	r0, [r0, #0]
 800f5a6:	f7ff bf71 	b.w	800f48c <_strtol_l.isra.0>
 800f5aa:	bf00      	nop
 800f5ac:	2000035c 	.word	0x2000035c

0800f5b0 <_write_r>:
 800f5b0:	b538      	push	{r3, r4, r5, lr}
 800f5b2:	4604      	mov	r4, r0
 800f5b4:	4608      	mov	r0, r1
 800f5b6:	4611      	mov	r1, r2
 800f5b8:	2200      	movs	r2, #0
 800f5ba:	4d05      	ldr	r5, [pc, #20]	; (800f5d0 <_write_r+0x20>)
 800f5bc:	602a      	str	r2, [r5, #0]
 800f5be:	461a      	mov	r2, r3
 800f5c0:	f7f3 f842 	bl	8002648 <_write>
 800f5c4:	1c43      	adds	r3, r0, #1
 800f5c6:	d102      	bne.n	800f5ce <_write_r+0x1e>
 800f5c8:	682b      	ldr	r3, [r5, #0]
 800f5ca:	b103      	cbz	r3, 800f5ce <_write_r+0x1e>
 800f5cc:	6023      	str	r3, [r4, #0]
 800f5ce:	bd38      	pop	{r3, r4, r5, pc}
 800f5d0:	200020c0 	.word	0x200020c0

0800f5d4 <_close_r>:
 800f5d4:	b538      	push	{r3, r4, r5, lr}
 800f5d6:	2300      	movs	r3, #0
 800f5d8:	4d05      	ldr	r5, [pc, #20]	; (800f5f0 <_close_r+0x1c>)
 800f5da:	4604      	mov	r4, r0
 800f5dc:	4608      	mov	r0, r1
 800f5de:	602b      	str	r3, [r5, #0]
 800f5e0:	f7f3 f84e 	bl	8002680 <_close>
 800f5e4:	1c43      	adds	r3, r0, #1
 800f5e6:	d102      	bne.n	800f5ee <_close_r+0x1a>
 800f5e8:	682b      	ldr	r3, [r5, #0]
 800f5ea:	b103      	cbz	r3, 800f5ee <_close_r+0x1a>
 800f5ec:	6023      	str	r3, [r4, #0]
 800f5ee:	bd38      	pop	{r3, r4, r5, pc}
 800f5f0:	200020c0 	.word	0x200020c0

0800f5f4 <quorem>:
 800f5f4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f5f8:	6903      	ldr	r3, [r0, #16]
 800f5fa:	690c      	ldr	r4, [r1, #16]
 800f5fc:	4607      	mov	r7, r0
 800f5fe:	42a3      	cmp	r3, r4
 800f600:	f2c0 8083 	blt.w	800f70a <quorem+0x116>
 800f604:	3c01      	subs	r4, #1
 800f606:	f100 0514 	add.w	r5, r0, #20
 800f60a:	f101 0814 	add.w	r8, r1, #20
 800f60e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f612:	9301      	str	r3, [sp, #4]
 800f614:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800f618:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f61c:	3301      	adds	r3, #1
 800f61e:	429a      	cmp	r2, r3
 800f620:	fbb2 f6f3 	udiv	r6, r2, r3
 800f624:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800f628:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800f62c:	d332      	bcc.n	800f694 <quorem+0xa0>
 800f62e:	f04f 0e00 	mov.w	lr, #0
 800f632:	4640      	mov	r0, r8
 800f634:	46ac      	mov	ip, r5
 800f636:	46f2      	mov	sl, lr
 800f638:	f850 2b04 	ldr.w	r2, [r0], #4
 800f63c:	b293      	uxth	r3, r2
 800f63e:	fb06 e303 	mla	r3, r6, r3, lr
 800f642:	0c12      	lsrs	r2, r2, #16
 800f644:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800f648:	fb06 e202 	mla	r2, r6, r2, lr
 800f64c:	b29b      	uxth	r3, r3
 800f64e:	ebaa 0303 	sub.w	r3, sl, r3
 800f652:	f8dc a000 	ldr.w	sl, [ip]
 800f656:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800f65a:	fa1f fa8a 	uxth.w	sl, sl
 800f65e:	4453      	add	r3, sl
 800f660:	fa1f fa82 	uxth.w	sl, r2
 800f664:	f8dc 2000 	ldr.w	r2, [ip]
 800f668:	4581      	cmp	r9, r0
 800f66a:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800f66e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f672:	b29b      	uxth	r3, r3
 800f674:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f678:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800f67c:	f84c 3b04 	str.w	r3, [ip], #4
 800f680:	d2da      	bcs.n	800f638 <quorem+0x44>
 800f682:	f855 300b 	ldr.w	r3, [r5, fp]
 800f686:	b92b      	cbnz	r3, 800f694 <quorem+0xa0>
 800f688:	9b01      	ldr	r3, [sp, #4]
 800f68a:	3b04      	subs	r3, #4
 800f68c:	429d      	cmp	r5, r3
 800f68e:	461a      	mov	r2, r3
 800f690:	d32f      	bcc.n	800f6f2 <quorem+0xfe>
 800f692:	613c      	str	r4, [r7, #16]
 800f694:	4638      	mov	r0, r7
 800f696:	f001 f8e1 	bl	801085c <__mcmp>
 800f69a:	2800      	cmp	r0, #0
 800f69c:	db25      	blt.n	800f6ea <quorem+0xf6>
 800f69e:	4628      	mov	r0, r5
 800f6a0:	f04f 0c00 	mov.w	ip, #0
 800f6a4:	3601      	adds	r6, #1
 800f6a6:	f858 1b04 	ldr.w	r1, [r8], #4
 800f6aa:	f8d0 e000 	ldr.w	lr, [r0]
 800f6ae:	b28b      	uxth	r3, r1
 800f6b0:	ebac 0303 	sub.w	r3, ip, r3
 800f6b4:	fa1f f28e 	uxth.w	r2, lr
 800f6b8:	4413      	add	r3, r2
 800f6ba:	0c0a      	lsrs	r2, r1, #16
 800f6bc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800f6c0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f6c4:	b29b      	uxth	r3, r3
 800f6c6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f6ca:	45c1      	cmp	r9, r8
 800f6cc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800f6d0:	f840 3b04 	str.w	r3, [r0], #4
 800f6d4:	d2e7      	bcs.n	800f6a6 <quorem+0xb2>
 800f6d6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f6da:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f6de:	b922      	cbnz	r2, 800f6ea <quorem+0xf6>
 800f6e0:	3b04      	subs	r3, #4
 800f6e2:	429d      	cmp	r5, r3
 800f6e4:	461a      	mov	r2, r3
 800f6e6:	d30a      	bcc.n	800f6fe <quorem+0x10a>
 800f6e8:	613c      	str	r4, [r7, #16]
 800f6ea:	4630      	mov	r0, r6
 800f6ec:	b003      	add	sp, #12
 800f6ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f6f2:	6812      	ldr	r2, [r2, #0]
 800f6f4:	3b04      	subs	r3, #4
 800f6f6:	2a00      	cmp	r2, #0
 800f6f8:	d1cb      	bne.n	800f692 <quorem+0x9e>
 800f6fa:	3c01      	subs	r4, #1
 800f6fc:	e7c6      	b.n	800f68c <quorem+0x98>
 800f6fe:	6812      	ldr	r2, [r2, #0]
 800f700:	3b04      	subs	r3, #4
 800f702:	2a00      	cmp	r2, #0
 800f704:	d1f0      	bne.n	800f6e8 <quorem+0xf4>
 800f706:	3c01      	subs	r4, #1
 800f708:	e7eb      	b.n	800f6e2 <quorem+0xee>
 800f70a:	2000      	movs	r0, #0
 800f70c:	e7ee      	b.n	800f6ec <quorem+0xf8>
	...

0800f710 <_dtoa_r>:
 800f710:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f714:	4616      	mov	r6, r2
 800f716:	461f      	mov	r7, r3
 800f718:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800f71a:	b099      	sub	sp, #100	; 0x64
 800f71c:	4605      	mov	r5, r0
 800f71e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800f722:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800f726:	b974      	cbnz	r4, 800f746 <_dtoa_r+0x36>
 800f728:	2010      	movs	r0, #16
 800f72a:	f7ff f8df 	bl	800e8ec <malloc>
 800f72e:	4602      	mov	r2, r0
 800f730:	6268      	str	r0, [r5, #36]	; 0x24
 800f732:	b920      	cbnz	r0, 800f73e <_dtoa_r+0x2e>
 800f734:	21ea      	movs	r1, #234	; 0xea
 800f736:	4bae      	ldr	r3, [pc, #696]	; (800f9f0 <_dtoa_r+0x2e0>)
 800f738:	48ae      	ldr	r0, [pc, #696]	; (800f9f4 <_dtoa_r+0x2e4>)
 800f73a:	f001 ff21 	bl	8011580 <__assert_func>
 800f73e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f742:	6004      	str	r4, [r0, #0]
 800f744:	60c4      	str	r4, [r0, #12]
 800f746:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800f748:	6819      	ldr	r1, [r3, #0]
 800f74a:	b151      	cbz	r1, 800f762 <_dtoa_r+0x52>
 800f74c:	685a      	ldr	r2, [r3, #4]
 800f74e:	2301      	movs	r3, #1
 800f750:	4093      	lsls	r3, r2
 800f752:	604a      	str	r2, [r1, #4]
 800f754:	608b      	str	r3, [r1, #8]
 800f756:	4628      	mov	r0, r5
 800f758:	f000 fe46 	bl	80103e8 <_Bfree>
 800f75c:	2200      	movs	r2, #0
 800f75e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800f760:	601a      	str	r2, [r3, #0]
 800f762:	1e3b      	subs	r3, r7, #0
 800f764:	bfaf      	iteee	ge
 800f766:	2300      	movge	r3, #0
 800f768:	2201      	movlt	r2, #1
 800f76a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800f76e:	9305      	strlt	r3, [sp, #20]
 800f770:	bfa8      	it	ge
 800f772:	f8c8 3000 	strge.w	r3, [r8]
 800f776:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800f77a:	4b9f      	ldr	r3, [pc, #636]	; (800f9f8 <_dtoa_r+0x2e8>)
 800f77c:	bfb8      	it	lt
 800f77e:	f8c8 2000 	strlt.w	r2, [r8]
 800f782:	ea33 0309 	bics.w	r3, r3, r9
 800f786:	d119      	bne.n	800f7bc <_dtoa_r+0xac>
 800f788:	f242 730f 	movw	r3, #9999	; 0x270f
 800f78c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800f78e:	6013      	str	r3, [r2, #0]
 800f790:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800f794:	4333      	orrs	r3, r6
 800f796:	f000 8580 	beq.w	801029a <_dtoa_r+0xb8a>
 800f79a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800f79c:	b953      	cbnz	r3, 800f7b4 <_dtoa_r+0xa4>
 800f79e:	4b97      	ldr	r3, [pc, #604]	; (800f9fc <_dtoa_r+0x2ec>)
 800f7a0:	e022      	b.n	800f7e8 <_dtoa_r+0xd8>
 800f7a2:	4b97      	ldr	r3, [pc, #604]	; (800fa00 <_dtoa_r+0x2f0>)
 800f7a4:	9308      	str	r3, [sp, #32]
 800f7a6:	3308      	adds	r3, #8
 800f7a8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800f7aa:	6013      	str	r3, [r2, #0]
 800f7ac:	9808      	ldr	r0, [sp, #32]
 800f7ae:	b019      	add	sp, #100	; 0x64
 800f7b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f7b4:	4b91      	ldr	r3, [pc, #580]	; (800f9fc <_dtoa_r+0x2ec>)
 800f7b6:	9308      	str	r3, [sp, #32]
 800f7b8:	3303      	adds	r3, #3
 800f7ba:	e7f5      	b.n	800f7a8 <_dtoa_r+0x98>
 800f7bc:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800f7c0:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800f7c4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800f7c8:	2200      	movs	r2, #0
 800f7ca:	2300      	movs	r3, #0
 800f7cc:	f7f1 f928 	bl	8000a20 <__aeabi_dcmpeq>
 800f7d0:	4680      	mov	r8, r0
 800f7d2:	b158      	cbz	r0, 800f7ec <_dtoa_r+0xdc>
 800f7d4:	2301      	movs	r3, #1
 800f7d6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800f7d8:	6013      	str	r3, [r2, #0]
 800f7da:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800f7dc:	2b00      	cmp	r3, #0
 800f7de:	f000 8559 	beq.w	8010294 <_dtoa_r+0xb84>
 800f7e2:	4888      	ldr	r0, [pc, #544]	; (800fa04 <_dtoa_r+0x2f4>)
 800f7e4:	6018      	str	r0, [r3, #0]
 800f7e6:	1e43      	subs	r3, r0, #1
 800f7e8:	9308      	str	r3, [sp, #32]
 800f7ea:	e7df      	b.n	800f7ac <_dtoa_r+0x9c>
 800f7ec:	ab16      	add	r3, sp, #88	; 0x58
 800f7ee:	9301      	str	r3, [sp, #4]
 800f7f0:	ab17      	add	r3, sp, #92	; 0x5c
 800f7f2:	9300      	str	r3, [sp, #0]
 800f7f4:	4628      	mov	r0, r5
 800f7f6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800f7fa:	f001 f8db 	bl	80109b4 <__d2b>
 800f7fe:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800f802:	4682      	mov	sl, r0
 800f804:	2c00      	cmp	r4, #0
 800f806:	d07e      	beq.n	800f906 <_dtoa_r+0x1f6>
 800f808:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800f80c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f80e:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800f812:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f816:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800f81a:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800f81e:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800f822:	2200      	movs	r2, #0
 800f824:	4b78      	ldr	r3, [pc, #480]	; (800fa08 <_dtoa_r+0x2f8>)
 800f826:	f7f0 fcdb 	bl	80001e0 <__aeabi_dsub>
 800f82a:	a36b      	add	r3, pc, #428	; (adr r3, 800f9d8 <_dtoa_r+0x2c8>)
 800f82c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f830:	f7f0 fe8e 	bl	8000550 <__aeabi_dmul>
 800f834:	a36a      	add	r3, pc, #424	; (adr r3, 800f9e0 <_dtoa_r+0x2d0>)
 800f836:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f83a:	f7f0 fcd3 	bl	80001e4 <__adddf3>
 800f83e:	4606      	mov	r6, r0
 800f840:	4620      	mov	r0, r4
 800f842:	460f      	mov	r7, r1
 800f844:	f7f0 fe1a 	bl	800047c <__aeabi_i2d>
 800f848:	a367      	add	r3, pc, #412	; (adr r3, 800f9e8 <_dtoa_r+0x2d8>)
 800f84a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f84e:	f7f0 fe7f 	bl	8000550 <__aeabi_dmul>
 800f852:	4602      	mov	r2, r0
 800f854:	460b      	mov	r3, r1
 800f856:	4630      	mov	r0, r6
 800f858:	4639      	mov	r1, r7
 800f85a:	f7f0 fcc3 	bl	80001e4 <__adddf3>
 800f85e:	4606      	mov	r6, r0
 800f860:	460f      	mov	r7, r1
 800f862:	f7f1 f925 	bl	8000ab0 <__aeabi_d2iz>
 800f866:	2200      	movs	r2, #0
 800f868:	4681      	mov	r9, r0
 800f86a:	2300      	movs	r3, #0
 800f86c:	4630      	mov	r0, r6
 800f86e:	4639      	mov	r1, r7
 800f870:	f7f1 f8e0 	bl	8000a34 <__aeabi_dcmplt>
 800f874:	b148      	cbz	r0, 800f88a <_dtoa_r+0x17a>
 800f876:	4648      	mov	r0, r9
 800f878:	f7f0 fe00 	bl	800047c <__aeabi_i2d>
 800f87c:	4632      	mov	r2, r6
 800f87e:	463b      	mov	r3, r7
 800f880:	f7f1 f8ce 	bl	8000a20 <__aeabi_dcmpeq>
 800f884:	b908      	cbnz	r0, 800f88a <_dtoa_r+0x17a>
 800f886:	f109 39ff 	add.w	r9, r9, #4294967295
 800f88a:	f1b9 0f16 	cmp.w	r9, #22
 800f88e:	d857      	bhi.n	800f940 <_dtoa_r+0x230>
 800f890:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800f894:	4b5d      	ldr	r3, [pc, #372]	; (800fa0c <_dtoa_r+0x2fc>)
 800f896:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800f89a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f89e:	f7f1 f8c9 	bl	8000a34 <__aeabi_dcmplt>
 800f8a2:	2800      	cmp	r0, #0
 800f8a4:	d04e      	beq.n	800f944 <_dtoa_r+0x234>
 800f8a6:	2300      	movs	r3, #0
 800f8a8:	f109 39ff 	add.w	r9, r9, #4294967295
 800f8ac:	930f      	str	r3, [sp, #60]	; 0x3c
 800f8ae:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800f8b0:	1b1c      	subs	r4, r3, r4
 800f8b2:	1e63      	subs	r3, r4, #1
 800f8b4:	9309      	str	r3, [sp, #36]	; 0x24
 800f8b6:	bf49      	itett	mi
 800f8b8:	f1c4 0301 	rsbmi	r3, r4, #1
 800f8bc:	2300      	movpl	r3, #0
 800f8be:	9306      	strmi	r3, [sp, #24]
 800f8c0:	2300      	movmi	r3, #0
 800f8c2:	bf54      	ite	pl
 800f8c4:	9306      	strpl	r3, [sp, #24]
 800f8c6:	9309      	strmi	r3, [sp, #36]	; 0x24
 800f8c8:	f1b9 0f00 	cmp.w	r9, #0
 800f8cc:	db3c      	blt.n	800f948 <_dtoa_r+0x238>
 800f8ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f8d0:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800f8d4:	444b      	add	r3, r9
 800f8d6:	9309      	str	r3, [sp, #36]	; 0x24
 800f8d8:	2300      	movs	r3, #0
 800f8da:	930a      	str	r3, [sp, #40]	; 0x28
 800f8dc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800f8de:	2b09      	cmp	r3, #9
 800f8e0:	d86c      	bhi.n	800f9bc <_dtoa_r+0x2ac>
 800f8e2:	2b05      	cmp	r3, #5
 800f8e4:	bfc4      	itt	gt
 800f8e6:	3b04      	subgt	r3, #4
 800f8e8:	9322      	strgt	r3, [sp, #136]	; 0x88
 800f8ea:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800f8ec:	bfc8      	it	gt
 800f8ee:	2400      	movgt	r4, #0
 800f8f0:	f1a3 0302 	sub.w	r3, r3, #2
 800f8f4:	bfd8      	it	le
 800f8f6:	2401      	movle	r4, #1
 800f8f8:	2b03      	cmp	r3, #3
 800f8fa:	f200 808b 	bhi.w	800fa14 <_dtoa_r+0x304>
 800f8fe:	e8df f003 	tbb	[pc, r3]
 800f902:	4f2d      	.short	0x4f2d
 800f904:	5b4d      	.short	0x5b4d
 800f906:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800f90a:	441c      	add	r4, r3
 800f90c:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800f910:	2b20      	cmp	r3, #32
 800f912:	bfc3      	ittte	gt
 800f914:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800f918:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 800f91c:	fa09 f303 	lslgt.w	r3, r9, r3
 800f920:	f1c3 0320 	rsble	r3, r3, #32
 800f924:	bfc6      	itte	gt
 800f926:	fa26 f000 	lsrgt.w	r0, r6, r0
 800f92a:	4318      	orrgt	r0, r3
 800f92c:	fa06 f003 	lslle.w	r0, r6, r3
 800f930:	f7f0 fd94 	bl	800045c <__aeabi_ui2d>
 800f934:	2301      	movs	r3, #1
 800f936:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800f93a:	3c01      	subs	r4, #1
 800f93c:	9313      	str	r3, [sp, #76]	; 0x4c
 800f93e:	e770      	b.n	800f822 <_dtoa_r+0x112>
 800f940:	2301      	movs	r3, #1
 800f942:	e7b3      	b.n	800f8ac <_dtoa_r+0x19c>
 800f944:	900f      	str	r0, [sp, #60]	; 0x3c
 800f946:	e7b2      	b.n	800f8ae <_dtoa_r+0x19e>
 800f948:	9b06      	ldr	r3, [sp, #24]
 800f94a:	eba3 0309 	sub.w	r3, r3, r9
 800f94e:	9306      	str	r3, [sp, #24]
 800f950:	f1c9 0300 	rsb	r3, r9, #0
 800f954:	930a      	str	r3, [sp, #40]	; 0x28
 800f956:	2300      	movs	r3, #0
 800f958:	930e      	str	r3, [sp, #56]	; 0x38
 800f95a:	e7bf      	b.n	800f8dc <_dtoa_r+0x1cc>
 800f95c:	2300      	movs	r3, #0
 800f95e:	930b      	str	r3, [sp, #44]	; 0x2c
 800f960:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800f962:	2b00      	cmp	r3, #0
 800f964:	dc59      	bgt.n	800fa1a <_dtoa_r+0x30a>
 800f966:	f04f 0b01 	mov.w	fp, #1
 800f96a:	465b      	mov	r3, fp
 800f96c:	f8cd b008 	str.w	fp, [sp, #8]
 800f970:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 800f974:	2200      	movs	r2, #0
 800f976:	6a68      	ldr	r0, [r5, #36]	; 0x24
 800f978:	6042      	str	r2, [r0, #4]
 800f97a:	2204      	movs	r2, #4
 800f97c:	f102 0614 	add.w	r6, r2, #20
 800f980:	429e      	cmp	r6, r3
 800f982:	6841      	ldr	r1, [r0, #4]
 800f984:	d94f      	bls.n	800fa26 <_dtoa_r+0x316>
 800f986:	4628      	mov	r0, r5
 800f988:	f000 fcee 	bl	8010368 <_Balloc>
 800f98c:	9008      	str	r0, [sp, #32]
 800f98e:	2800      	cmp	r0, #0
 800f990:	d14d      	bne.n	800fa2e <_dtoa_r+0x31e>
 800f992:	4602      	mov	r2, r0
 800f994:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800f998:	4b1d      	ldr	r3, [pc, #116]	; (800fa10 <_dtoa_r+0x300>)
 800f99a:	e6cd      	b.n	800f738 <_dtoa_r+0x28>
 800f99c:	2301      	movs	r3, #1
 800f99e:	e7de      	b.n	800f95e <_dtoa_r+0x24e>
 800f9a0:	2300      	movs	r3, #0
 800f9a2:	930b      	str	r3, [sp, #44]	; 0x2c
 800f9a4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800f9a6:	eb09 0b03 	add.w	fp, r9, r3
 800f9aa:	f10b 0301 	add.w	r3, fp, #1
 800f9ae:	2b01      	cmp	r3, #1
 800f9b0:	9302      	str	r3, [sp, #8]
 800f9b2:	bfb8      	it	lt
 800f9b4:	2301      	movlt	r3, #1
 800f9b6:	e7dd      	b.n	800f974 <_dtoa_r+0x264>
 800f9b8:	2301      	movs	r3, #1
 800f9ba:	e7f2      	b.n	800f9a2 <_dtoa_r+0x292>
 800f9bc:	2401      	movs	r4, #1
 800f9be:	2300      	movs	r3, #0
 800f9c0:	940b      	str	r4, [sp, #44]	; 0x2c
 800f9c2:	9322      	str	r3, [sp, #136]	; 0x88
 800f9c4:	f04f 3bff 	mov.w	fp, #4294967295
 800f9c8:	2200      	movs	r2, #0
 800f9ca:	2312      	movs	r3, #18
 800f9cc:	f8cd b008 	str.w	fp, [sp, #8]
 800f9d0:	9223      	str	r2, [sp, #140]	; 0x8c
 800f9d2:	e7cf      	b.n	800f974 <_dtoa_r+0x264>
 800f9d4:	f3af 8000 	nop.w
 800f9d8:	636f4361 	.word	0x636f4361
 800f9dc:	3fd287a7 	.word	0x3fd287a7
 800f9e0:	8b60c8b3 	.word	0x8b60c8b3
 800f9e4:	3fc68a28 	.word	0x3fc68a28
 800f9e8:	509f79fb 	.word	0x509f79fb
 800f9ec:	3fd34413 	.word	0x3fd34413
 800f9f0:	08012450 	.word	0x08012450
 800f9f4:	08012467 	.word	0x08012467
 800f9f8:	7ff00000 	.word	0x7ff00000
 800f9fc:	0801244c 	.word	0x0801244c
 800fa00:	08012443 	.word	0x08012443
 800fa04:	0801264a 	.word	0x0801264a
 800fa08:	3ff80000 	.word	0x3ff80000
 800fa0c:	08012560 	.word	0x08012560
 800fa10:	080124c6 	.word	0x080124c6
 800fa14:	2301      	movs	r3, #1
 800fa16:	930b      	str	r3, [sp, #44]	; 0x2c
 800fa18:	e7d4      	b.n	800f9c4 <_dtoa_r+0x2b4>
 800fa1a:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 800fa1e:	465b      	mov	r3, fp
 800fa20:	f8cd b008 	str.w	fp, [sp, #8]
 800fa24:	e7a6      	b.n	800f974 <_dtoa_r+0x264>
 800fa26:	3101      	adds	r1, #1
 800fa28:	6041      	str	r1, [r0, #4]
 800fa2a:	0052      	lsls	r2, r2, #1
 800fa2c:	e7a6      	b.n	800f97c <_dtoa_r+0x26c>
 800fa2e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800fa30:	9a08      	ldr	r2, [sp, #32]
 800fa32:	601a      	str	r2, [r3, #0]
 800fa34:	9b02      	ldr	r3, [sp, #8]
 800fa36:	2b0e      	cmp	r3, #14
 800fa38:	f200 80a8 	bhi.w	800fb8c <_dtoa_r+0x47c>
 800fa3c:	2c00      	cmp	r4, #0
 800fa3e:	f000 80a5 	beq.w	800fb8c <_dtoa_r+0x47c>
 800fa42:	f1b9 0f00 	cmp.w	r9, #0
 800fa46:	dd34      	ble.n	800fab2 <_dtoa_r+0x3a2>
 800fa48:	4a9a      	ldr	r2, [pc, #616]	; (800fcb4 <_dtoa_r+0x5a4>)
 800fa4a:	f009 030f 	and.w	r3, r9, #15
 800fa4e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800fa52:	f419 7f80 	tst.w	r9, #256	; 0x100
 800fa56:	e9d3 3400 	ldrd	r3, r4, [r3]
 800fa5a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800fa5e:	ea4f 1429 	mov.w	r4, r9, asr #4
 800fa62:	d016      	beq.n	800fa92 <_dtoa_r+0x382>
 800fa64:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800fa68:	4b93      	ldr	r3, [pc, #588]	; (800fcb8 <_dtoa_r+0x5a8>)
 800fa6a:	2703      	movs	r7, #3
 800fa6c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800fa70:	f7f0 fe98 	bl	80007a4 <__aeabi_ddiv>
 800fa74:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800fa78:	f004 040f 	and.w	r4, r4, #15
 800fa7c:	4e8e      	ldr	r6, [pc, #568]	; (800fcb8 <_dtoa_r+0x5a8>)
 800fa7e:	b954      	cbnz	r4, 800fa96 <_dtoa_r+0x386>
 800fa80:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800fa84:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800fa88:	f7f0 fe8c 	bl	80007a4 <__aeabi_ddiv>
 800fa8c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800fa90:	e029      	b.n	800fae6 <_dtoa_r+0x3d6>
 800fa92:	2702      	movs	r7, #2
 800fa94:	e7f2      	b.n	800fa7c <_dtoa_r+0x36c>
 800fa96:	07e1      	lsls	r1, r4, #31
 800fa98:	d508      	bpl.n	800faac <_dtoa_r+0x39c>
 800fa9a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800fa9e:	e9d6 2300 	ldrd	r2, r3, [r6]
 800faa2:	f7f0 fd55 	bl	8000550 <__aeabi_dmul>
 800faa6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800faaa:	3701      	adds	r7, #1
 800faac:	1064      	asrs	r4, r4, #1
 800faae:	3608      	adds	r6, #8
 800fab0:	e7e5      	b.n	800fa7e <_dtoa_r+0x36e>
 800fab2:	f000 80a5 	beq.w	800fc00 <_dtoa_r+0x4f0>
 800fab6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800faba:	f1c9 0400 	rsb	r4, r9, #0
 800fabe:	4b7d      	ldr	r3, [pc, #500]	; (800fcb4 <_dtoa_r+0x5a4>)
 800fac0:	f004 020f 	and.w	r2, r4, #15
 800fac4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800fac8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800facc:	f7f0 fd40 	bl	8000550 <__aeabi_dmul>
 800fad0:	2702      	movs	r7, #2
 800fad2:	2300      	movs	r3, #0
 800fad4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800fad8:	4e77      	ldr	r6, [pc, #476]	; (800fcb8 <_dtoa_r+0x5a8>)
 800fada:	1124      	asrs	r4, r4, #4
 800fadc:	2c00      	cmp	r4, #0
 800fade:	f040 8084 	bne.w	800fbea <_dtoa_r+0x4da>
 800fae2:	2b00      	cmp	r3, #0
 800fae4:	d1d2      	bne.n	800fa8c <_dtoa_r+0x37c>
 800fae6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800fae8:	2b00      	cmp	r3, #0
 800faea:	f000 808b 	beq.w	800fc04 <_dtoa_r+0x4f4>
 800faee:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800faf2:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800faf6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800fafa:	2200      	movs	r2, #0
 800fafc:	4b6f      	ldr	r3, [pc, #444]	; (800fcbc <_dtoa_r+0x5ac>)
 800fafe:	f7f0 ff99 	bl	8000a34 <__aeabi_dcmplt>
 800fb02:	2800      	cmp	r0, #0
 800fb04:	d07e      	beq.n	800fc04 <_dtoa_r+0x4f4>
 800fb06:	9b02      	ldr	r3, [sp, #8]
 800fb08:	2b00      	cmp	r3, #0
 800fb0a:	d07b      	beq.n	800fc04 <_dtoa_r+0x4f4>
 800fb0c:	f1bb 0f00 	cmp.w	fp, #0
 800fb10:	dd38      	ble.n	800fb84 <_dtoa_r+0x474>
 800fb12:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800fb16:	2200      	movs	r2, #0
 800fb18:	4b69      	ldr	r3, [pc, #420]	; (800fcc0 <_dtoa_r+0x5b0>)
 800fb1a:	f7f0 fd19 	bl	8000550 <__aeabi_dmul>
 800fb1e:	465c      	mov	r4, fp
 800fb20:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800fb24:	f109 38ff 	add.w	r8, r9, #4294967295
 800fb28:	3701      	adds	r7, #1
 800fb2a:	4638      	mov	r0, r7
 800fb2c:	f7f0 fca6 	bl	800047c <__aeabi_i2d>
 800fb30:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800fb34:	f7f0 fd0c 	bl	8000550 <__aeabi_dmul>
 800fb38:	2200      	movs	r2, #0
 800fb3a:	4b62      	ldr	r3, [pc, #392]	; (800fcc4 <_dtoa_r+0x5b4>)
 800fb3c:	f7f0 fb52 	bl	80001e4 <__adddf3>
 800fb40:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800fb44:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800fb48:	9611      	str	r6, [sp, #68]	; 0x44
 800fb4a:	2c00      	cmp	r4, #0
 800fb4c:	d15d      	bne.n	800fc0a <_dtoa_r+0x4fa>
 800fb4e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800fb52:	2200      	movs	r2, #0
 800fb54:	4b5c      	ldr	r3, [pc, #368]	; (800fcc8 <_dtoa_r+0x5b8>)
 800fb56:	f7f0 fb43 	bl	80001e0 <__aeabi_dsub>
 800fb5a:	4602      	mov	r2, r0
 800fb5c:	460b      	mov	r3, r1
 800fb5e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800fb62:	4633      	mov	r3, r6
 800fb64:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800fb66:	f7f0 ff83 	bl	8000a70 <__aeabi_dcmpgt>
 800fb6a:	2800      	cmp	r0, #0
 800fb6c:	f040 829e 	bne.w	80100ac <_dtoa_r+0x99c>
 800fb70:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800fb74:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800fb76:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800fb7a:	f7f0 ff5b 	bl	8000a34 <__aeabi_dcmplt>
 800fb7e:	2800      	cmp	r0, #0
 800fb80:	f040 8292 	bne.w	80100a8 <_dtoa_r+0x998>
 800fb84:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 800fb88:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800fb8c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800fb8e:	2b00      	cmp	r3, #0
 800fb90:	f2c0 8153 	blt.w	800fe3a <_dtoa_r+0x72a>
 800fb94:	f1b9 0f0e 	cmp.w	r9, #14
 800fb98:	f300 814f 	bgt.w	800fe3a <_dtoa_r+0x72a>
 800fb9c:	4b45      	ldr	r3, [pc, #276]	; (800fcb4 <_dtoa_r+0x5a4>)
 800fb9e:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800fba2:	e9d3 3400 	ldrd	r3, r4, [r3]
 800fba6:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800fbaa:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800fbac:	2b00      	cmp	r3, #0
 800fbae:	f280 80db 	bge.w	800fd68 <_dtoa_r+0x658>
 800fbb2:	9b02      	ldr	r3, [sp, #8]
 800fbb4:	2b00      	cmp	r3, #0
 800fbb6:	f300 80d7 	bgt.w	800fd68 <_dtoa_r+0x658>
 800fbba:	f040 8274 	bne.w	80100a6 <_dtoa_r+0x996>
 800fbbe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800fbc2:	2200      	movs	r2, #0
 800fbc4:	4b40      	ldr	r3, [pc, #256]	; (800fcc8 <_dtoa_r+0x5b8>)
 800fbc6:	f7f0 fcc3 	bl	8000550 <__aeabi_dmul>
 800fbca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800fbce:	f7f0 ff45 	bl	8000a5c <__aeabi_dcmpge>
 800fbd2:	9c02      	ldr	r4, [sp, #8]
 800fbd4:	4626      	mov	r6, r4
 800fbd6:	2800      	cmp	r0, #0
 800fbd8:	f040 824a 	bne.w	8010070 <_dtoa_r+0x960>
 800fbdc:	2331      	movs	r3, #49	; 0x31
 800fbde:	9f08      	ldr	r7, [sp, #32]
 800fbe0:	f109 0901 	add.w	r9, r9, #1
 800fbe4:	f807 3b01 	strb.w	r3, [r7], #1
 800fbe8:	e246      	b.n	8010078 <_dtoa_r+0x968>
 800fbea:	07e2      	lsls	r2, r4, #31
 800fbec:	d505      	bpl.n	800fbfa <_dtoa_r+0x4ea>
 800fbee:	e9d6 2300 	ldrd	r2, r3, [r6]
 800fbf2:	f7f0 fcad 	bl	8000550 <__aeabi_dmul>
 800fbf6:	2301      	movs	r3, #1
 800fbf8:	3701      	adds	r7, #1
 800fbfa:	1064      	asrs	r4, r4, #1
 800fbfc:	3608      	adds	r6, #8
 800fbfe:	e76d      	b.n	800fadc <_dtoa_r+0x3cc>
 800fc00:	2702      	movs	r7, #2
 800fc02:	e770      	b.n	800fae6 <_dtoa_r+0x3d6>
 800fc04:	46c8      	mov	r8, r9
 800fc06:	9c02      	ldr	r4, [sp, #8]
 800fc08:	e78f      	b.n	800fb2a <_dtoa_r+0x41a>
 800fc0a:	9908      	ldr	r1, [sp, #32]
 800fc0c:	4b29      	ldr	r3, [pc, #164]	; (800fcb4 <_dtoa_r+0x5a4>)
 800fc0e:	4421      	add	r1, r4
 800fc10:	9112      	str	r1, [sp, #72]	; 0x48
 800fc12:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800fc14:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800fc18:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800fc1c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800fc20:	2900      	cmp	r1, #0
 800fc22:	d055      	beq.n	800fcd0 <_dtoa_r+0x5c0>
 800fc24:	2000      	movs	r0, #0
 800fc26:	4929      	ldr	r1, [pc, #164]	; (800fccc <_dtoa_r+0x5bc>)
 800fc28:	f7f0 fdbc 	bl	80007a4 <__aeabi_ddiv>
 800fc2c:	463b      	mov	r3, r7
 800fc2e:	4632      	mov	r2, r6
 800fc30:	f7f0 fad6 	bl	80001e0 <__aeabi_dsub>
 800fc34:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800fc38:	9f08      	ldr	r7, [sp, #32]
 800fc3a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800fc3e:	f7f0 ff37 	bl	8000ab0 <__aeabi_d2iz>
 800fc42:	4604      	mov	r4, r0
 800fc44:	f7f0 fc1a 	bl	800047c <__aeabi_i2d>
 800fc48:	4602      	mov	r2, r0
 800fc4a:	460b      	mov	r3, r1
 800fc4c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800fc50:	f7f0 fac6 	bl	80001e0 <__aeabi_dsub>
 800fc54:	4602      	mov	r2, r0
 800fc56:	460b      	mov	r3, r1
 800fc58:	3430      	adds	r4, #48	; 0x30
 800fc5a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800fc5e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800fc62:	f807 4b01 	strb.w	r4, [r7], #1
 800fc66:	f7f0 fee5 	bl	8000a34 <__aeabi_dcmplt>
 800fc6a:	2800      	cmp	r0, #0
 800fc6c:	d174      	bne.n	800fd58 <_dtoa_r+0x648>
 800fc6e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800fc72:	2000      	movs	r0, #0
 800fc74:	4911      	ldr	r1, [pc, #68]	; (800fcbc <_dtoa_r+0x5ac>)
 800fc76:	f7f0 fab3 	bl	80001e0 <__aeabi_dsub>
 800fc7a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800fc7e:	f7f0 fed9 	bl	8000a34 <__aeabi_dcmplt>
 800fc82:	2800      	cmp	r0, #0
 800fc84:	f040 80b6 	bne.w	800fdf4 <_dtoa_r+0x6e4>
 800fc88:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800fc8a:	429f      	cmp	r7, r3
 800fc8c:	f43f af7a 	beq.w	800fb84 <_dtoa_r+0x474>
 800fc90:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800fc94:	2200      	movs	r2, #0
 800fc96:	4b0a      	ldr	r3, [pc, #40]	; (800fcc0 <_dtoa_r+0x5b0>)
 800fc98:	f7f0 fc5a 	bl	8000550 <__aeabi_dmul>
 800fc9c:	2200      	movs	r2, #0
 800fc9e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800fca2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800fca6:	4b06      	ldr	r3, [pc, #24]	; (800fcc0 <_dtoa_r+0x5b0>)
 800fca8:	f7f0 fc52 	bl	8000550 <__aeabi_dmul>
 800fcac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800fcb0:	e7c3      	b.n	800fc3a <_dtoa_r+0x52a>
 800fcb2:	bf00      	nop
 800fcb4:	08012560 	.word	0x08012560
 800fcb8:	08012538 	.word	0x08012538
 800fcbc:	3ff00000 	.word	0x3ff00000
 800fcc0:	40240000 	.word	0x40240000
 800fcc4:	401c0000 	.word	0x401c0000
 800fcc8:	40140000 	.word	0x40140000
 800fccc:	3fe00000 	.word	0x3fe00000
 800fcd0:	4630      	mov	r0, r6
 800fcd2:	4639      	mov	r1, r7
 800fcd4:	f7f0 fc3c 	bl	8000550 <__aeabi_dmul>
 800fcd8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800fcda:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800fcde:	9c08      	ldr	r4, [sp, #32]
 800fce0:	9314      	str	r3, [sp, #80]	; 0x50
 800fce2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800fce6:	f7f0 fee3 	bl	8000ab0 <__aeabi_d2iz>
 800fcea:	9015      	str	r0, [sp, #84]	; 0x54
 800fcec:	f7f0 fbc6 	bl	800047c <__aeabi_i2d>
 800fcf0:	4602      	mov	r2, r0
 800fcf2:	460b      	mov	r3, r1
 800fcf4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800fcf8:	f7f0 fa72 	bl	80001e0 <__aeabi_dsub>
 800fcfc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800fcfe:	4606      	mov	r6, r0
 800fd00:	3330      	adds	r3, #48	; 0x30
 800fd02:	f804 3b01 	strb.w	r3, [r4], #1
 800fd06:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800fd08:	460f      	mov	r7, r1
 800fd0a:	429c      	cmp	r4, r3
 800fd0c:	f04f 0200 	mov.w	r2, #0
 800fd10:	d124      	bne.n	800fd5c <_dtoa_r+0x64c>
 800fd12:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800fd16:	4bb3      	ldr	r3, [pc, #716]	; (800ffe4 <_dtoa_r+0x8d4>)
 800fd18:	f7f0 fa64 	bl	80001e4 <__adddf3>
 800fd1c:	4602      	mov	r2, r0
 800fd1e:	460b      	mov	r3, r1
 800fd20:	4630      	mov	r0, r6
 800fd22:	4639      	mov	r1, r7
 800fd24:	f7f0 fea4 	bl	8000a70 <__aeabi_dcmpgt>
 800fd28:	2800      	cmp	r0, #0
 800fd2a:	d162      	bne.n	800fdf2 <_dtoa_r+0x6e2>
 800fd2c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800fd30:	2000      	movs	r0, #0
 800fd32:	49ac      	ldr	r1, [pc, #688]	; (800ffe4 <_dtoa_r+0x8d4>)
 800fd34:	f7f0 fa54 	bl	80001e0 <__aeabi_dsub>
 800fd38:	4602      	mov	r2, r0
 800fd3a:	460b      	mov	r3, r1
 800fd3c:	4630      	mov	r0, r6
 800fd3e:	4639      	mov	r1, r7
 800fd40:	f7f0 fe78 	bl	8000a34 <__aeabi_dcmplt>
 800fd44:	2800      	cmp	r0, #0
 800fd46:	f43f af1d 	beq.w	800fb84 <_dtoa_r+0x474>
 800fd4a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800fd4c:	1e7b      	subs	r3, r7, #1
 800fd4e:	9314      	str	r3, [sp, #80]	; 0x50
 800fd50:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800fd54:	2b30      	cmp	r3, #48	; 0x30
 800fd56:	d0f8      	beq.n	800fd4a <_dtoa_r+0x63a>
 800fd58:	46c1      	mov	r9, r8
 800fd5a:	e03a      	b.n	800fdd2 <_dtoa_r+0x6c2>
 800fd5c:	4ba2      	ldr	r3, [pc, #648]	; (800ffe8 <_dtoa_r+0x8d8>)
 800fd5e:	f7f0 fbf7 	bl	8000550 <__aeabi_dmul>
 800fd62:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800fd66:	e7bc      	b.n	800fce2 <_dtoa_r+0x5d2>
 800fd68:	9f08      	ldr	r7, [sp, #32]
 800fd6a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800fd6e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800fd72:	f7f0 fd17 	bl	80007a4 <__aeabi_ddiv>
 800fd76:	f7f0 fe9b 	bl	8000ab0 <__aeabi_d2iz>
 800fd7a:	4604      	mov	r4, r0
 800fd7c:	f7f0 fb7e 	bl	800047c <__aeabi_i2d>
 800fd80:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800fd84:	f7f0 fbe4 	bl	8000550 <__aeabi_dmul>
 800fd88:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800fd8c:	460b      	mov	r3, r1
 800fd8e:	4602      	mov	r2, r0
 800fd90:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800fd94:	f7f0 fa24 	bl	80001e0 <__aeabi_dsub>
 800fd98:	f807 6b01 	strb.w	r6, [r7], #1
 800fd9c:	9e08      	ldr	r6, [sp, #32]
 800fd9e:	9b02      	ldr	r3, [sp, #8]
 800fda0:	1bbe      	subs	r6, r7, r6
 800fda2:	42b3      	cmp	r3, r6
 800fda4:	d13a      	bne.n	800fe1c <_dtoa_r+0x70c>
 800fda6:	4602      	mov	r2, r0
 800fda8:	460b      	mov	r3, r1
 800fdaa:	f7f0 fa1b 	bl	80001e4 <__adddf3>
 800fdae:	4602      	mov	r2, r0
 800fdb0:	460b      	mov	r3, r1
 800fdb2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800fdb6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800fdba:	f7f0 fe59 	bl	8000a70 <__aeabi_dcmpgt>
 800fdbe:	bb58      	cbnz	r0, 800fe18 <_dtoa_r+0x708>
 800fdc0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800fdc4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fdc8:	f7f0 fe2a 	bl	8000a20 <__aeabi_dcmpeq>
 800fdcc:	b108      	cbz	r0, 800fdd2 <_dtoa_r+0x6c2>
 800fdce:	07e1      	lsls	r1, r4, #31
 800fdd0:	d422      	bmi.n	800fe18 <_dtoa_r+0x708>
 800fdd2:	4628      	mov	r0, r5
 800fdd4:	4651      	mov	r1, sl
 800fdd6:	f000 fb07 	bl	80103e8 <_Bfree>
 800fdda:	2300      	movs	r3, #0
 800fddc:	703b      	strb	r3, [r7, #0]
 800fdde:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800fde0:	f109 0001 	add.w	r0, r9, #1
 800fde4:	6018      	str	r0, [r3, #0]
 800fde6:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800fde8:	2b00      	cmp	r3, #0
 800fdea:	f43f acdf 	beq.w	800f7ac <_dtoa_r+0x9c>
 800fdee:	601f      	str	r7, [r3, #0]
 800fdf0:	e4dc      	b.n	800f7ac <_dtoa_r+0x9c>
 800fdf2:	4627      	mov	r7, r4
 800fdf4:	463b      	mov	r3, r7
 800fdf6:	461f      	mov	r7, r3
 800fdf8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800fdfc:	2a39      	cmp	r2, #57	; 0x39
 800fdfe:	d107      	bne.n	800fe10 <_dtoa_r+0x700>
 800fe00:	9a08      	ldr	r2, [sp, #32]
 800fe02:	429a      	cmp	r2, r3
 800fe04:	d1f7      	bne.n	800fdf6 <_dtoa_r+0x6e6>
 800fe06:	2230      	movs	r2, #48	; 0x30
 800fe08:	9908      	ldr	r1, [sp, #32]
 800fe0a:	f108 0801 	add.w	r8, r8, #1
 800fe0e:	700a      	strb	r2, [r1, #0]
 800fe10:	781a      	ldrb	r2, [r3, #0]
 800fe12:	3201      	adds	r2, #1
 800fe14:	701a      	strb	r2, [r3, #0]
 800fe16:	e79f      	b.n	800fd58 <_dtoa_r+0x648>
 800fe18:	46c8      	mov	r8, r9
 800fe1a:	e7eb      	b.n	800fdf4 <_dtoa_r+0x6e4>
 800fe1c:	2200      	movs	r2, #0
 800fe1e:	4b72      	ldr	r3, [pc, #456]	; (800ffe8 <_dtoa_r+0x8d8>)
 800fe20:	f7f0 fb96 	bl	8000550 <__aeabi_dmul>
 800fe24:	4602      	mov	r2, r0
 800fe26:	460b      	mov	r3, r1
 800fe28:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800fe2c:	2200      	movs	r2, #0
 800fe2e:	2300      	movs	r3, #0
 800fe30:	f7f0 fdf6 	bl	8000a20 <__aeabi_dcmpeq>
 800fe34:	2800      	cmp	r0, #0
 800fe36:	d098      	beq.n	800fd6a <_dtoa_r+0x65a>
 800fe38:	e7cb      	b.n	800fdd2 <_dtoa_r+0x6c2>
 800fe3a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800fe3c:	2a00      	cmp	r2, #0
 800fe3e:	f000 80cd 	beq.w	800ffdc <_dtoa_r+0x8cc>
 800fe42:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800fe44:	2a01      	cmp	r2, #1
 800fe46:	f300 80af 	bgt.w	800ffa8 <_dtoa_r+0x898>
 800fe4a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800fe4c:	2a00      	cmp	r2, #0
 800fe4e:	f000 80a7 	beq.w	800ffa0 <_dtoa_r+0x890>
 800fe52:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800fe56:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800fe58:	9f06      	ldr	r7, [sp, #24]
 800fe5a:	9a06      	ldr	r2, [sp, #24]
 800fe5c:	2101      	movs	r1, #1
 800fe5e:	441a      	add	r2, r3
 800fe60:	9206      	str	r2, [sp, #24]
 800fe62:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800fe64:	4628      	mov	r0, r5
 800fe66:	441a      	add	r2, r3
 800fe68:	9209      	str	r2, [sp, #36]	; 0x24
 800fe6a:	f000 fb77 	bl	801055c <__i2b>
 800fe6e:	4606      	mov	r6, r0
 800fe70:	2f00      	cmp	r7, #0
 800fe72:	dd0c      	ble.n	800fe8e <_dtoa_r+0x77e>
 800fe74:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fe76:	2b00      	cmp	r3, #0
 800fe78:	dd09      	ble.n	800fe8e <_dtoa_r+0x77e>
 800fe7a:	42bb      	cmp	r3, r7
 800fe7c:	bfa8      	it	ge
 800fe7e:	463b      	movge	r3, r7
 800fe80:	9a06      	ldr	r2, [sp, #24]
 800fe82:	1aff      	subs	r7, r7, r3
 800fe84:	1ad2      	subs	r2, r2, r3
 800fe86:	9206      	str	r2, [sp, #24]
 800fe88:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800fe8a:	1ad3      	subs	r3, r2, r3
 800fe8c:	9309      	str	r3, [sp, #36]	; 0x24
 800fe8e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fe90:	b1f3      	cbz	r3, 800fed0 <_dtoa_r+0x7c0>
 800fe92:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fe94:	2b00      	cmp	r3, #0
 800fe96:	f000 80a9 	beq.w	800ffec <_dtoa_r+0x8dc>
 800fe9a:	2c00      	cmp	r4, #0
 800fe9c:	dd10      	ble.n	800fec0 <_dtoa_r+0x7b0>
 800fe9e:	4631      	mov	r1, r6
 800fea0:	4622      	mov	r2, r4
 800fea2:	4628      	mov	r0, r5
 800fea4:	f000 fc14 	bl	80106d0 <__pow5mult>
 800fea8:	4652      	mov	r2, sl
 800feaa:	4601      	mov	r1, r0
 800feac:	4606      	mov	r6, r0
 800feae:	4628      	mov	r0, r5
 800feb0:	f000 fb6a 	bl	8010588 <__multiply>
 800feb4:	4680      	mov	r8, r0
 800feb6:	4651      	mov	r1, sl
 800feb8:	4628      	mov	r0, r5
 800feba:	f000 fa95 	bl	80103e8 <_Bfree>
 800febe:	46c2      	mov	sl, r8
 800fec0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fec2:	1b1a      	subs	r2, r3, r4
 800fec4:	d004      	beq.n	800fed0 <_dtoa_r+0x7c0>
 800fec6:	4651      	mov	r1, sl
 800fec8:	4628      	mov	r0, r5
 800feca:	f000 fc01 	bl	80106d0 <__pow5mult>
 800fece:	4682      	mov	sl, r0
 800fed0:	2101      	movs	r1, #1
 800fed2:	4628      	mov	r0, r5
 800fed4:	f000 fb42 	bl	801055c <__i2b>
 800fed8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800feda:	4604      	mov	r4, r0
 800fedc:	2b00      	cmp	r3, #0
 800fede:	f340 8087 	ble.w	800fff0 <_dtoa_r+0x8e0>
 800fee2:	461a      	mov	r2, r3
 800fee4:	4601      	mov	r1, r0
 800fee6:	4628      	mov	r0, r5
 800fee8:	f000 fbf2 	bl	80106d0 <__pow5mult>
 800feec:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800feee:	4604      	mov	r4, r0
 800fef0:	2b01      	cmp	r3, #1
 800fef2:	f340 8080 	ble.w	800fff6 <_dtoa_r+0x8e6>
 800fef6:	f04f 0800 	mov.w	r8, #0
 800fefa:	6923      	ldr	r3, [r4, #16]
 800fefc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ff00:	6918      	ldr	r0, [r3, #16]
 800ff02:	f000 fadd 	bl	80104c0 <__hi0bits>
 800ff06:	f1c0 0020 	rsb	r0, r0, #32
 800ff0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ff0c:	4418      	add	r0, r3
 800ff0e:	f010 001f 	ands.w	r0, r0, #31
 800ff12:	f000 8092 	beq.w	801003a <_dtoa_r+0x92a>
 800ff16:	f1c0 0320 	rsb	r3, r0, #32
 800ff1a:	2b04      	cmp	r3, #4
 800ff1c:	f340 808a 	ble.w	8010034 <_dtoa_r+0x924>
 800ff20:	f1c0 001c 	rsb	r0, r0, #28
 800ff24:	9b06      	ldr	r3, [sp, #24]
 800ff26:	4407      	add	r7, r0
 800ff28:	4403      	add	r3, r0
 800ff2a:	9306      	str	r3, [sp, #24]
 800ff2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ff2e:	4403      	add	r3, r0
 800ff30:	9309      	str	r3, [sp, #36]	; 0x24
 800ff32:	9b06      	ldr	r3, [sp, #24]
 800ff34:	2b00      	cmp	r3, #0
 800ff36:	dd05      	ble.n	800ff44 <_dtoa_r+0x834>
 800ff38:	4651      	mov	r1, sl
 800ff3a:	461a      	mov	r2, r3
 800ff3c:	4628      	mov	r0, r5
 800ff3e:	f000 fc21 	bl	8010784 <__lshift>
 800ff42:	4682      	mov	sl, r0
 800ff44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ff46:	2b00      	cmp	r3, #0
 800ff48:	dd05      	ble.n	800ff56 <_dtoa_r+0x846>
 800ff4a:	4621      	mov	r1, r4
 800ff4c:	461a      	mov	r2, r3
 800ff4e:	4628      	mov	r0, r5
 800ff50:	f000 fc18 	bl	8010784 <__lshift>
 800ff54:	4604      	mov	r4, r0
 800ff56:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ff58:	2b00      	cmp	r3, #0
 800ff5a:	d070      	beq.n	801003e <_dtoa_r+0x92e>
 800ff5c:	4621      	mov	r1, r4
 800ff5e:	4650      	mov	r0, sl
 800ff60:	f000 fc7c 	bl	801085c <__mcmp>
 800ff64:	2800      	cmp	r0, #0
 800ff66:	da6a      	bge.n	801003e <_dtoa_r+0x92e>
 800ff68:	2300      	movs	r3, #0
 800ff6a:	4651      	mov	r1, sl
 800ff6c:	220a      	movs	r2, #10
 800ff6e:	4628      	mov	r0, r5
 800ff70:	f000 fa5c 	bl	801042c <__multadd>
 800ff74:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ff76:	4682      	mov	sl, r0
 800ff78:	f109 39ff 	add.w	r9, r9, #4294967295
 800ff7c:	2b00      	cmp	r3, #0
 800ff7e:	f000 8193 	beq.w	80102a8 <_dtoa_r+0xb98>
 800ff82:	4631      	mov	r1, r6
 800ff84:	2300      	movs	r3, #0
 800ff86:	220a      	movs	r2, #10
 800ff88:	4628      	mov	r0, r5
 800ff8a:	f000 fa4f 	bl	801042c <__multadd>
 800ff8e:	f1bb 0f00 	cmp.w	fp, #0
 800ff92:	4606      	mov	r6, r0
 800ff94:	f300 8093 	bgt.w	80100be <_dtoa_r+0x9ae>
 800ff98:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ff9a:	2b02      	cmp	r3, #2
 800ff9c:	dc57      	bgt.n	801004e <_dtoa_r+0x93e>
 800ff9e:	e08e      	b.n	80100be <_dtoa_r+0x9ae>
 800ffa0:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800ffa2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800ffa6:	e756      	b.n	800fe56 <_dtoa_r+0x746>
 800ffa8:	9b02      	ldr	r3, [sp, #8]
 800ffaa:	1e5c      	subs	r4, r3, #1
 800ffac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ffae:	42a3      	cmp	r3, r4
 800ffb0:	bfb7      	itett	lt
 800ffb2:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800ffb4:	1b1c      	subge	r4, r3, r4
 800ffb6:	1ae2      	sublt	r2, r4, r3
 800ffb8:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800ffba:	bfbe      	ittt	lt
 800ffbc:	940a      	strlt	r4, [sp, #40]	; 0x28
 800ffbe:	189b      	addlt	r3, r3, r2
 800ffc0:	930e      	strlt	r3, [sp, #56]	; 0x38
 800ffc2:	9b02      	ldr	r3, [sp, #8]
 800ffc4:	bfb8      	it	lt
 800ffc6:	2400      	movlt	r4, #0
 800ffc8:	2b00      	cmp	r3, #0
 800ffca:	bfbb      	ittet	lt
 800ffcc:	9b06      	ldrlt	r3, [sp, #24]
 800ffce:	9a02      	ldrlt	r2, [sp, #8]
 800ffd0:	9f06      	ldrge	r7, [sp, #24]
 800ffd2:	1a9f      	sublt	r7, r3, r2
 800ffd4:	bfac      	ite	ge
 800ffd6:	9b02      	ldrge	r3, [sp, #8]
 800ffd8:	2300      	movlt	r3, #0
 800ffda:	e73e      	b.n	800fe5a <_dtoa_r+0x74a>
 800ffdc:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800ffde:	9f06      	ldr	r7, [sp, #24]
 800ffe0:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800ffe2:	e745      	b.n	800fe70 <_dtoa_r+0x760>
 800ffe4:	3fe00000 	.word	0x3fe00000
 800ffe8:	40240000 	.word	0x40240000
 800ffec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ffee:	e76a      	b.n	800fec6 <_dtoa_r+0x7b6>
 800fff0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800fff2:	2b01      	cmp	r3, #1
 800fff4:	dc19      	bgt.n	801002a <_dtoa_r+0x91a>
 800fff6:	9b04      	ldr	r3, [sp, #16]
 800fff8:	b9bb      	cbnz	r3, 801002a <_dtoa_r+0x91a>
 800fffa:	9b05      	ldr	r3, [sp, #20]
 800fffc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010000:	b99b      	cbnz	r3, 801002a <_dtoa_r+0x91a>
 8010002:	9b05      	ldr	r3, [sp, #20]
 8010004:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8010008:	0d1b      	lsrs	r3, r3, #20
 801000a:	051b      	lsls	r3, r3, #20
 801000c:	b183      	cbz	r3, 8010030 <_dtoa_r+0x920>
 801000e:	f04f 0801 	mov.w	r8, #1
 8010012:	9b06      	ldr	r3, [sp, #24]
 8010014:	3301      	adds	r3, #1
 8010016:	9306      	str	r3, [sp, #24]
 8010018:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801001a:	3301      	adds	r3, #1
 801001c:	9309      	str	r3, [sp, #36]	; 0x24
 801001e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010020:	2b00      	cmp	r3, #0
 8010022:	f47f af6a 	bne.w	800fefa <_dtoa_r+0x7ea>
 8010026:	2001      	movs	r0, #1
 8010028:	e76f      	b.n	800ff0a <_dtoa_r+0x7fa>
 801002a:	f04f 0800 	mov.w	r8, #0
 801002e:	e7f6      	b.n	801001e <_dtoa_r+0x90e>
 8010030:	4698      	mov	r8, r3
 8010032:	e7f4      	b.n	801001e <_dtoa_r+0x90e>
 8010034:	f43f af7d 	beq.w	800ff32 <_dtoa_r+0x822>
 8010038:	4618      	mov	r0, r3
 801003a:	301c      	adds	r0, #28
 801003c:	e772      	b.n	800ff24 <_dtoa_r+0x814>
 801003e:	9b02      	ldr	r3, [sp, #8]
 8010040:	2b00      	cmp	r3, #0
 8010042:	dc36      	bgt.n	80100b2 <_dtoa_r+0x9a2>
 8010044:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010046:	2b02      	cmp	r3, #2
 8010048:	dd33      	ble.n	80100b2 <_dtoa_r+0x9a2>
 801004a:	f8dd b008 	ldr.w	fp, [sp, #8]
 801004e:	f1bb 0f00 	cmp.w	fp, #0
 8010052:	d10d      	bne.n	8010070 <_dtoa_r+0x960>
 8010054:	4621      	mov	r1, r4
 8010056:	465b      	mov	r3, fp
 8010058:	2205      	movs	r2, #5
 801005a:	4628      	mov	r0, r5
 801005c:	f000 f9e6 	bl	801042c <__multadd>
 8010060:	4601      	mov	r1, r0
 8010062:	4604      	mov	r4, r0
 8010064:	4650      	mov	r0, sl
 8010066:	f000 fbf9 	bl	801085c <__mcmp>
 801006a:	2800      	cmp	r0, #0
 801006c:	f73f adb6 	bgt.w	800fbdc <_dtoa_r+0x4cc>
 8010070:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8010072:	9f08      	ldr	r7, [sp, #32]
 8010074:	ea6f 0903 	mvn.w	r9, r3
 8010078:	f04f 0800 	mov.w	r8, #0
 801007c:	4621      	mov	r1, r4
 801007e:	4628      	mov	r0, r5
 8010080:	f000 f9b2 	bl	80103e8 <_Bfree>
 8010084:	2e00      	cmp	r6, #0
 8010086:	f43f aea4 	beq.w	800fdd2 <_dtoa_r+0x6c2>
 801008a:	f1b8 0f00 	cmp.w	r8, #0
 801008e:	d005      	beq.n	801009c <_dtoa_r+0x98c>
 8010090:	45b0      	cmp	r8, r6
 8010092:	d003      	beq.n	801009c <_dtoa_r+0x98c>
 8010094:	4641      	mov	r1, r8
 8010096:	4628      	mov	r0, r5
 8010098:	f000 f9a6 	bl	80103e8 <_Bfree>
 801009c:	4631      	mov	r1, r6
 801009e:	4628      	mov	r0, r5
 80100a0:	f000 f9a2 	bl	80103e8 <_Bfree>
 80100a4:	e695      	b.n	800fdd2 <_dtoa_r+0x6c2>
 80100a6:	2400      	movs	r4, #0
 80100a8:	4626      	mov	r6, r4
 80100aa:	e7e1      	b.n	8010070 <_dtoa_r+0x960>
 80100ac:	46c1      	mov	r9, r8
 80100ae:	4626      	mov	r6, r4
 80100b0:	e594      	b.n	800fbdc <_dtoa_r+0x4cc>
 80100b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80100b4:	f8dd b008 	ldr.w	fp, [sp, #8]
 80100b8:	2b00      	cmp	r3, #0
 80100ba:	f000 80fc 	beq.w	80102b6 <_dtoa_r+0xba6>
 80100be:	2f00      	cmp	r7, #0
 80100c0:	dd05      	ble.n	80100ce <_dtoa_r+0x9be>
 80100c2:	4631      	mov	r1, r6
 80100c4:	463a      	mov	r2, r7
 80100c6:	4628      	mov	r0, r5
 80100c8:	f000 fb5c 	bl	8010784 <__lshift>
 80100cc:	4606      	mov	r6, r0
 80100ce:	f1b8 0f00 	cmp.w	r8, #0
 80100d2:	d05c      	beq.n	801018e <_dtoa_r+0xa7e>
 80100d4:	4628      	mov	r0, r5
 80100d6:	6871      	ldr	r1, [r6, #4]
 80100d8:	f000 f946 	bl	8010368 <_Balloc>
 80100dc:	4607      	mov	r7, r0
 80100de:	b928      	cbnz	r0, 80100ec <_dtoa_r+0x9dc>
 80100e0:	4602      	mov	r2, r0
 80100e2:	f240 21ea 	movw	r1, #746	; 0x2ea
 80100e6:	4b7e      	ldr	r3, [pc, #504]	; (80102e0 <_dtoa_r+0xbd0>)
 80100e8:	f7ff bb26 	b.w	800f738 <_dtoa_r+0x28>
 80100ec:	6932      	ldr	r2, [r6, #16]
 80100ee:	f106 010c 	add.w	r1, r6, #12
 80100f2:	3202      	adds	r2, #2
 80100f4:	0092      	lsls	r2, r2, #2
 80100f6:	300c      	adds	r0, #12
 80100f8:	f000 f91c 	bl	8010334 <memcpy>
 80100fc:	2201      	movs	r2, #1
 80100fe:	4639      	mov	r1, r7
 8010100:	4628      	mov	r0, r5
 8010102:	f000 fb3f 	bl	8010784 <__lshift>
 8010106:	46b0      	mov	r8, r6
 8010108:	4606      	mov	r6, r0
 801010a:	9b08      	ldr	r3, [sp, #32]
 801010c:	3301      	adds	r3, #1
 801010e:	9302      	str	r3, [sp, #8]
 8010110:	9b08      	ldr	r3, [sp, #32]
 8010112:	445b      	add	r3, fp
 8010114:	930a      	str	r3, [sp, #40]	; 0x28
 8010116:	9b04      	ldr	r3, [sp, #16]
 8010118:	f003 0301 	and.w	r3, r3, #1
 801011c:	9309      	str	r3, [sp, #36]	; 0x24
 801011e:	9b02      	ldr	r3, [sp, #8]
 8010120:	4621      	mov	r1, r4
 8010122:	4650      	mov	r0, sl
 8010124:	f103 3bff 	add.w	fp, r3, #4294967295
 8010128:	f7ff fa64 	bl	800f5f4 <quorem>
 801012c:	4603      	mov	r3, r0
 801012e:	4641      	mov	r1, r8
 8010130:	3330      	adds	r3, #48	; 0x30
 8010132:	9004      	str	r0, [sp, #16]
 8010134:	4650      	mov	r0, sl
 8010136:	930b      	str	r3, [sp, #44]	; 0x2c
 8010138:	f000 fb90 	bl	801085c <__mcmp>
 801013c:	4632      	mov	r2, r6
 801013e:	9006      	str	r0, [sp, #24]
 8010140:	4621      	mov	r1, r4
 8010142:	4628      	mov	r0, r5
 8010144:	f000 fba6 	bl	8010894 <__mdiff>
 8010148:	68c2      	ldr	r2, [r0, #12]
 801014a:	4607      	mov	r7, r0
 801014c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801014e:	bb02      	cbnz	r2, 8010192 <_dtoa_r+0xa82>
 8010150:	4601      	mov	r1, r0
 8010152:	4650      	mov	r0, sl
 8010154:	f000 fb82 	bl	801085c <__mcmp>
 8010158:	4602      	mov	r2, r0
 801015a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801015c:	4639      	mov	r1, r7
 801015e:	4628      	mov	r0, r5
 8010160:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8010164:	f000 f940 	bl	80103e8 <_Bfree>
 8010168:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801016a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801016c:	9f02      	ldr	r7, [sp, #8]
 801016e:	ea43 0102 	orr.w	r1, r3, r2
 8010172:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010174:	430b      	orrs	r3, r1
 8010176:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010178:	d10d      	bne.n	8010196 <_dtoa_r+0xa86>
 801017a:	2b39      	cmp	r3, #57	; 0x39
 801017c:	d027      	beq.n	80101ce <_dtoa_r+0xabe>
 801017e:	9a06      	ldr	r2, [sp, #24]
 8010180:	2a00      	cmp	r2, #0
 8010182:	dd01      	ble.n	8010188 <_dtoa_r+0xa78>
 8010184:	9b04      	ldr	r3, [sp, #16]
 8010186:	3331      	adds	r3, #49	; 0x31
 8010188:	f88b 3000 	strb.w	r3, [fp]
 801018c:	e776      	b.n	801007c <_dtoa_r+0x96c>
 801018e:	4630      	mov	r0, r6
 8010190:	e7b9      	b.n	8010106 <_dtoa_r+0x9f6>
 8010192:	2201      	movs	r2, #1
 8010194:	e7e2      	b.n	801015c <_dtoa_r+0xa4c>
 8010196:	9906      	ldr	r1, [sp, #24]
 8010198:	2900      	cmp	r1, #0
 801019a:	db04      	blt.n	80101a6 <_dtoa_r+0xa96>
 801019c:	9822      	ldr	r0, [sp, #136]	; 0x88
 801019e:	4301      	orrs	r1, r0
 80101a0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80101a2:	4301      	orrs	r1, r0
 80101a4:	d120      	bne.n	80101e8 <_dtoa_r+0xad8>
 80101a6:	2a00      	cmp	r2, #0
 80101a8:	ddee      	ble.n	8010188 <_dtoa_r+0xa78>
 80101aa:	4651      	mov	r1, sl
 80101ac:	2201      	movs	r2, #1
 80101ae:	4628      	mov	r0, r5
 80101b0:	9302      	str	r3, [sp, #8]
 80101b2:	f000 fae7 	bl	8010784 <__lshift>
 80101b6:	4621      	mov	r1, r4
 80101b8:	4682      	mov	sl, r0
 80101ba:	f000 fb4f 	bl	801085c <__mcmp>
 80101be:	2800      	cmp	r0, #0
 80101c0:	9b02      	ldr	r3, [sp, #8]
 80101c2:	dc02      	bgt.n	80101ca <_dtoa_r+0xaba>
 80101c4:	d1e0      	bne.n	8010188 <_dtoa_r+0xa78>
 80101c6:	07da      	lsls	r2, r3, #31
 80101c8:	d5de      	bpl.n	8010188 <_dtoa_r+0xa78>
 80101ca:	2b39      	cmp	r3, #57	; 0x39
 80101cc:	d1da      	bne.n	8010184 <_dtoa_r+0xa74>
 80101ce:	2339      	movs	r3, #57	; 0x39
 80101d0:	f88b 3000 	strb.w	r3, [fp]
 80101d4:	463b      	mov	r3, r7
 80101d6:	461f      	mov	r7, r3
 80101d8:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 80101dc:	3b01      	subs	r3, #1
 80101de:	2a39      	cmp	r2, #57	; 0x39
 80101e0:	d050      	beq.n	8010284 <_dtoa_r+0xb74>
 80101e2:	3201      	adds	r2, #1
 80101e4:	701a      	strb	r2, [r3, #0]
 80101e6:	e749      	b.n	801007c <_dtoa_r+0x96c>
 80101e8:	2a00      	cmp	r2, #0
 80101ea:	dd03      	ble.n	80101f4 <_dtoa_r+0xae4>
 80101ec:	2b39      	cmp	r3, #57	; 0x39
 80101ee:	d0ee      	beq.n	80101ce <_dtoa_r+0xabe>
 80101f0:	3301      	adds	r3, #1
 80101f2:	e7c9      	b.n	8010188 <_dtoa_r+0xa78>
 80101f4:	9a02      	ldr	r2, [sp, #8]
 80101f6:	990a      	ldr	r1, [sp, #40]	; 0x28
 80101f8:	f802 3c01 	strb.w	r3, [r2, #-1]
 80101fc:	428a      	cmp	r2, r1
 80101fe:	d02a      	beq.n	8010256 <_dtoa_r+0xb46>
 8010200:	4651      	mov	r1, sl
 8010202:	2300      	movs	r3, #0
 8010204:	220a      	movs	r2, #10
 8010206:	4628      	mov	r0, r5
 8010208:	f000 f910 	bl	801042c <__multadd>
 801020c:	45b0      	cmp	r8, r6
 801020e:	4682      	mov	sl, r0
 8010210:	f04f 0300 	mov.w	r3, #0
 8010214:	f04f 020a 	mov.w	r2, #10
 8010218:	4641      	mov	r1, r8
 801021a:	4628      	mov	r0, r5
 801021c:	d107      	bne.n	801022e <_dtoa_r+0xb1e>
 801021e:	f000 f905 	bl	801042c <__multadd>
 8010222:	4680      	mov	r8, r0
 8010224:	4606      	mov	r6, r0
 8010226:	9b02      	ldr	r3, [sp, #8]
 8010228:	3301      	adds	r3, #1
 801022a:	9302      	str	r3, [sp, #8]
 801022c:	e777      	b.n	801011e <_dtoa_r+0xa0e>
 801022e:	f000 f8fd 	bl	801042c <__multadd>
 8010232:	4631      	mov	r1, r6
 8010234:	4680      	mov	r8, r0
 8010236:	2300      	movs	r3, #0
 8010238:	220a      	movs	r2, #10
 801023a:	4628      	mov	r0, r5
 801023c:	f000 f8f6 	bl	801042c <__multadd>
 8010240:	4606      	mov	r6, r0
 8010242:	e7f0      	b.n	8010226 <_dtoa_r+0xb16>
 8010244:	f1bb 0f00 	cmp.w	fp, #0
 8010248:	bfcc      	ite	gt
 801024a:	465f      	movgt	r7, fp
 801024c:	2701      	movle	r7, #1
 801024e:	f04f 0800 	mov.w	r8, #0
 8010252:	9a08      	ldr	r2, [sp, #32]
 8010254:	4417      	add	r7, r2
 8010256:	4651      	mov	r1, sl
 8010258:	2201      	movs	r2, #1
 801025a:	4628      	mov	r0, r5
 801025c:	9302      	str	r3, [sp, #8]
 801025e:	f000 fa91 	bl	8010784 <__lshift>
 8010262:	4621      	mov	r1, r4
 8010264:	4682      	mov	sl, r0
 8010266:	f000 faf9 	bl	801085c <__mcmp>
 801026a:	2800      	cmp	r0, #0
 801026c:	dcb2      	bgt.n	80101d4 <_dtoa_r+0xac4>
 801026e:	d102      	bne.n	8010276 <_dtoa_r+0xb66>
 8010270:	9b02      	ldr	r3, [sp, #8]
 8010272:	07db      	lsls	r3, r3, #31
 8010274:	d4ae      	bmi.n	80101d4 <_dtoa_r+0xac4>
 8010276:	463b      	mov	r3, r7
 8010278:	461f      	mov	r7, r3
 801027a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801027e:	2a30      	cmp	r2, #48	; 0x30
 8010280:	d0fa      	beq.n	8010278 <_dtoa_r+0xb68>
 8010282:	e6fb      	b.n	801007c <_dtoa_r+0x96c>
 8010284:	9a08      	ldr	r2, [sp, #32]
 8010286:	429a      	cmp	r2, r3
 8010288:	d1a5      	bne.n	80101d6 <_dtoa_r+0xac6>
 801028a:	2331      	movs	r3, #49	; 0x31
 801028c:	f109 0901 	add.w	r9, r9, #1
 8010290:	7013      	strb	r3, [r2, #0]
 8010292:	e6f3      	b.n	801007c <_dtoa_r+0x96c>
 8010294:	4b13      	ldr	r3, [pc, #76]	; (80102e4 <_dtoa_r+0xbd4>)
 8010296:	f7ff baa7 	b.w	800f7e8 <_dtoa_r+0xd8>
 801029a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 801029c:	2b00      	cmp	r3, #0
 801029e:	f47f aa80 	bne.w	800f7a2 <_dtoa_r+0x92>
 80102a2:	4b11      	ldr	r3, [pc, #68]	; (80102e8 <_dtoa_r+0xbd8>)
 80102a4:	f7ff baa0 	b.w	800f7e8 <_dtoa_r+0xd8>
 80102a8:	f1bb 0f00 	cmp.w	fp, #0
 80102ac:	dc03      	bgt.n	80102b6 <_dtoa_r+0xba6>
 80102ae:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80102b0:	2b02      	cmp	r3, #2
 80102b2:	f73f aecc 	bgt.w	801004e <_dtoa_r+0x93e>
 80102b6:	9f08      	ldr	r7, [sp, #32]
 80102b8:	4621      	mov	r1, r4
 80102ba:	4650      	mov	r0, sl
 80102bc:	f7ff f99a 	bl	800f5f4 <quorem>
 80102c0:	9a08      	ldr	r2, [sp, #32]
 80102c2:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80102c6:	f807 3b01 	strb.w	r3, [r7], #1
 80102ca:	1aba      	subs	r2, r7, r2
 80102cc:	4593      	cmp	fp, r2
 80102ce:	ddb9      	ble.n	8010244 <_dtoa_r+0xb34>
 80102d0:	4651      	mov	r1, sl
 80102d2:	2300      	movs	r3, #0
 80102d4:	220a      	movs	r2, #10
 80102d6:	4628      	mov	r0, r5
 80102d8:	f000 f8a8 	bl	801042c <__multadd>
 80102dc:	4682      	mov	sl, r0
 80102de:	e7eb      	b.n	80102b8 <_dtoa_r+0xba8>
 80102e0:	080124c6 	.word	0x080124c6
 80102e4:	08012649 	.word	0x08012649
 80102e8:	08012443 	.word	0x08012443

080102ec <_localeconv_r>:
 80102ec:	4800      	ldr	r0, [pc, #0]	; (80102f0 <_localeconv_r+0x4>)
 80102ee:	4770      	bx	lr
 80102f0:	200004b0 	.word	0x200004b0

080102f4 <_lseek_r>:
 80102f4:	b538      	push	{r3, r4, r5, lr}
 80102f6:	4604      	mov	r4, r0
 80102f8:	4608      	mov	r0, r1
 80102fa:	4611      	mov	r1, r2
 80102fc:	2200      	movs	r2, #0
 80102fe:	4d05      	ldr	r5, [pc, #20]	; (8010314 <_lseek_r+0x20>)
 8010300:	602a      	str	r2, [r5, #0]
 8010302:	461a      	mov	r2, r3
 8010304:	f7f2 f9e0 	bl	80026c8 <_lseek>
 8010308:	1c43      	adds	r3, r0, #1
 801030a:	d102      	bne.n	8010312 <_lseek_r+0x1e>
 801030c:	682b      	ldr	r3, [r5, #0]
 801030e:	b103      	cbz	r3, 8010312 <_lseek_r+0x1e>
 8010310:	6023      	str	r3, [r4, #0]
 8010312:	bd38      	pop	{r3, r4, r5, pc}
 8010314:	200020c0 	.word	0x200020c0

08010318 <memchr>:
 8010318:	4603      	mov	r3, r0
 801031a:	b510      	push	{r4, lr}
 801031c:	b2c9      	uxtb	r1, r1
 801031e:	4402      	add	r2, r0
 8010320:	4293      	cmp	r3, r2
 8010322:	4618      	mov	r0, r3
 8010324:	d101      	bne.n	801032a <memchr+0x12>
 8010326:	2000      	movs	r0, #0
 8010328:	e003      	b.n	8010332 <memchr+0x1a>
 801032a:	7804      	ldrb	r4, [r0, #0]
 801032c:	3301      	adds	r3, #1
 801032e:	428c      	cmp	r4, r1
 8010330:	d1f6      	bne.n	8010320 <memchr+0x8>
 8010332:	bd10      	pop	{r4, pc}

08010334 <memcpy>:
 8010334:	440a      	add	r2, r1
 8010336:	4291      	cmp	r1, r2
 8010338:	f100 33ff 	add.w	r3, r0, #4294967295
 801033c:	d100      	bne.n	8010340 <memcpy+0xc>
 801033e:	4770      	bx	lr
 8010340:	b510      	push	{r4, lr}
 8010342:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010346:	4291      	cmp	r1, r2
 8010348:	f803 4f01 	strb.w	r4, [r3, #1]!
 801034c:	d1f9      	bne.n	8010342 <memcpy+0xe>
 801034e:	bd10      	pop	{r4, pc}

08010350 <__malloc_lock>:
 8010350:	4801      	ldr	r0, [pc, #4]	; (8010358 <__malloc_lock+0x8>)
 8010352:	f001 bafd 	b.w	8011950 <__retarget_lock_acquire_recursive>
 8010356:	bf00      	nop
 8010358:	200020c8 	.word	0x200020c8

0801035c <__malloc_unlock>:
 801035c:	4801      	ldr	r0, [pc, #4]	; (8010364 <__malloc_unlock+0x8>)
 801035e:	f001 baf8 	b.w	8011952 <__retarget_lock_release_recursive>
 8010362:	bf00      	nop
 8010364:	200020c8 	.word	0x200020c8

08010368 <_Balloc>:
 8010368:	b570      	push	{r4, r5, r6, lr}
 801036a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801036c:	4604      	mov	r4, r0
 801036e:	460d      	mov	r5, r1
 8010370:	b976      	cbnz	r6, 8010390 <_Balloc+0x28>
 8010372:	2010      	movs	r0, #16
 8010374:	f7fe faba 	bl	800e8ec <malloc>
 8010378:	4602      	mov	r2, r0
 801037a:	6260      	str	r0, [r4, #36]	; 0x24
 801037c:	b920      	cbnz	r0, 8010388 <_Balloc+0x20>
 801037e:	2166      	movs	r1, #102	; 0x66
 8010380:	4b17      	ldr	r3, [pc, #92]	; (80103e0 <_Balloc+0x78>)
 8010382:	4818      	ldr	r0, [pc, #96]	; (80103e4 <_Balloc+0x7c>)
 8010384:	f001 f8fc 	bl	8011580 <__assert_func>
 8010388:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801038c:	6006      	str	r6, [r0, #0]
 801038e:	60c6      	str	r6, [r0, #12]
 8010390:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8010392:	68f3      	ldr	r3, [r6, #12]
 8010394:	b183      	cbz	r3, 80103b8 <_Balloc+0x50>
 8010396:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010398:	68db      	ldr	r3, [r3, #12]
 801039a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801039e:	b9b8      	cbnz	r0, 80103d0 <_Balloc+0x68>
 80103a0:	2101      	movs	r1, #1
 80103a2:	fa01 f605 	lsl.w	r6, r1, r5
 80103a6:	1d72      	adds	r2, r6, #5
 80103a8:	4620      	mov	r0, r4
 80103aa:	0092      	lsls	r2, r2, #2
 80103ac:	f000 fb5e 	bl	8010a6c <_calloc_r>
 80103b0:	b160      	cbz	r0, 80103cc <_Balloc+0x64>
 80103b2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80103b6:	e00e      	b.n	80103d6 <_Balloc+0x6e>
 80103b8:	2221      	movs	r2, #33	; 0x21
 80103ba:	2104      	movs	r1, #4
 80103bc:	4620      	mov	r0, r4
 80103be:	f000 fb55 	bl	8010a6c <_calloc_r>
 80103c2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80103c4:	60f0      	str	r0, [r6, #12]
 80103c6:	68db      	ldr	r3, [r3, #12]
 80103c8:	2b00      	cmp	r3, #0
 80103ca:	d1e4      	bne.n	8010396 <_Balloc+0x2e>
 80103cc:	2000      	movs	r0, #0
 80103ce:	bd70      	pop	{r4, r5, r6, pc}
 80103d0:	6802      	ldr	r2, [r0, #0]
 80103d2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80103d6:	2300      	movs	r3, #0
 80103d8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80103dc:	e7f7      	b.n	80103ce <_Balloc+0x66>
 80103de:	bf00      	nop
 80103e0:	08012450 	.word	0x08012450
 80103e4:	080124d7 	.word	0x080124d7

080103e8 <_Bfree>:
 80103e8:	b570      	push	{r4, r5, r6, lr}
 80103ea:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80103ec:	4605      	mov	r5, r0
 80103ee:	460c      	mov	r4, r1
 80103f0:	b976      	cbnz	r6, 8010410 <_Bfree+0x28>
 80103f2:	2010      	movs	r0, #16
 80103f4:	f7fe fa7a 	bl	800e8ec <malloc>
 80103f8:	4602      	mov	r2, r0
 80103fa:	6268      	str	r0, [r5, #36]	; 0x24
 80103fc:	b920      	cbnz	r0, 8010408 <_Bfree+0x20>
 80103fe:	218a      	movs	r1, #138	; 0x8a
 8010400:	4b08      	ldr	r3, [pc, #32]	; (8010424 <_Bfree+0x3c>)
 8010402:	4809      	ldr	r0, [pc, #36]	; (8010428 <_Bfree+0x40>)
 8010404:	f001 f8bc 	bl	8011580 <__assert_func>
 8010408:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801040c:	6006      	str	r6, [r0, #0]
 801040e:	60c6      	str	r6, [r0, #12]
 8010410:	b13c      	cbz	r4, 8010422 <_Bfree+0x3a>
 8010412:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8010414:	6862      	ldr	r2, [r4, #4]
 8010416:	68db      	ldr	r3, [r3, #12]
 8010418:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801041c:	6021      	str	r1, [r4, #0]
 801041e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8010422:	bd70      	pop	{r4, r5, r6, pc}
 8010424:	08012450 	.word	0x08012450
 8010428:	080124d7 	.word	0x080124d7

0801042c <__multadd>:
 801042c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010430:	4698      	mov	r8, r3
 8010432:	460c      	mov	r4, r1
 8010434:	2300      	movs	r3, #0
 8010436:	690e      	ldr	r6, [r1, #16]
 8010438:	4607      	mov	r7, r0
 801043a:	f101 0014 	add.w	r0, r1, #20
 801043e:	6805      	ldr	r5, [r0, #0]
 8010440:	3301      	adds	r3, #1
 8010442:	b2a9      	uxth	r1, r5
 8010444:	fb02 8101 	mla	r1, r2, r1, r8
 8010448:	0c2d      	lsrs	r5, r5, #16
 801044a:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 801044e:	fb02 c505 	mla	r5, r2, r5, ip
 8010452:	b289      	uxth	r1, r1
 8010454:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8010458:	429e      	cmp	r6, r3
 801045a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 801045e:	f840 1b04 	str.w	r1, [r0], #4
 8010462:	dcec      	bgt.n	801043e <__multadd+0x12>
 8010464:	f1b8 0f00 	cmp.w	r8, #0
 8010468:	d022      	beq.n	80104b0 <__multadd+0x84>
 801046a:	68a3      	ldr	r3, [r4, #8]
 801046c:	42b3      	cmp	r3, r6
 801046e:	dc19      	bgt.n	80104a4 <__multadd+0x78>
 8010470:	6861      	ldr	r1, [r4, #4]
 8010472:	4638      	mov	r0, r7
 8010474:	3101      	adds	r1, #1
 8010476:	f7ff ff77 	bl	8010368 <_Balloc>
 801047a:	4605      	mov	r5, r0
 801047c:	b928      	cbnz	r0, 801048a <__multadd+0x5e>
 801047e:	4602      	mov	r2, r0
 8010480:	21b5      	movs	r1, #181	; 0xb5
 8010482:	4b0d      	ldr	r3, [pc, #52]	; (80104b8 <__multadd+0x8c>)
 8010484:	480d      	ldr	r0, [pc, #52]	; (80104bc <__multadd+0x90>)
 8010486:	f001 f87b 	bl	8011580 <__assert_func>
 801048a:	6922      	ldr	r2, [r4, #16]
 801048c:	f104 010c 	add.w	r1, r4, #12
 8010490:	3202      	adds	r2, #2
 8010492:	0092      	lsls	r2, r2, #2
 8010494:	300c      	adds	r0, #12
 8010496:	f7ff ff4d 	bl	8010334 <memcpy>
 801049a:	4621      	mov	r1, r4
 801049c:	4638      	mov	r0, r7
 801049e:	f7ff ffa3 	bl	80103e8 <_Bfree>
 80104a2:	462c      	mov	r4, r5
 80104a4:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80104a8:	3601      	adds	r6, #1
 80104aa:	f8c3 8014 	str.w	r8, [r3, #20]
 80104ae:	6126      	str	r6, [r4, #16]
 80104b0:	4620      	mov	r0, r4
 80104b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80104b6:	bf00      	nop
 80104b8:	080124c6 	.word	0x080124c6
 80104bc:	080124d7 	.word	0x080124d7

080104c0 <__hi0bits>:
 80104c0:	0c02      	lsrs	r2, r0, #16
 80104c2:	0412      	lsls	r2, r2, #16
 80104c4:	4603      	mov	r3, r0
 80104c6:	b9ca      	cbnz	r2, 80104fc <__hi0bits+0x3c>
 80104c8:	0403      	lsls	r3, r0, #16
 80104ca:	2010      	movs	r0, #16
 80104cc:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80104d0:	bf04      	itt	eq
 80104d2:	021b      	lsleq	r3, r3, #8
 80104d4:	3008      	addeq	r0, #8
 80104d6:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80104da:	bf04      	itt	eq
 80104dc:	011b      	lsleq	r3, r3, #4
 80104de:	3004      	addeq	r0, #4
 80104e0:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80104e4:	bf04      	itt	eq
 80104e6:	009b      	lsleq	r3, r3, #2
 80104e8:	3002      	addeq	r0, #2
 80104ea:	2b00      	cmp	r3, #0
 80104ec:	db05      	blt.n	80104fa <__hi0bits+0x3a>
 80104ee:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 80104f2:	f100 0001 	add.w	r0, r0, #1
 80104f6:	bf08      	it	eq
 80104f8:	2020      	moveq	r0, #32
 80104fa:	4770      	bx	lr
 80104fc:	2000      	movs	r0, #0
 80104fe:	e7e5      	b.n	80104cc <__hi0bits+0xc>

08010500 <__lo0bits>:
 8010500:	6803      	ldr	r3, [r0, #0]
 8010502:	4602      	mov	r2, r0
 8010504:	f013 0007 	ands.w	r0, r3, #7
 8010508:	d00b      	beq.n	8010522 <__lo0bits+0x22>
 801050a:	07d9      	lsls	r1, r3, #31
 801050c:	d422      	bmi.n	8010554 <__lo0bits+0x54>
 801050e:	0798      	lsls	r0, r3, #30
 8010510:	bf49      	itett	mi
 8010512:	085b      	lsrmi	r3, r3, #1
 8010514:	089b      	lsrpl	r3, r3, #2
 8010516:	2001      	movmi	r0, #1
 8010518:	6013      	strmi	r3, [r2, #0]
 801051a:	bf5c      	itt	pl
 801051c:	2002      	movpl	r0, #2
 801051e:	6013      	strpl	r3, [r2, #0]
 8010520:	4770      	bx	lr
 8010522:	b299      	uxth	r1, r3
 8010524:	b909      	cbnz	r1, 801052a <__lo0bits+0x2a>
 8010526:	2010      	movs	r0, #16
 8010528:	0c1b      	lsrs	r3, r3, #16
 801052a:	f013 0fff 	tst.w	r3, #255	; 0xff
 801052e:	bf04      	itt	eq
 8010530:	0a1b      	lsreq	r3, r3, #8
 8010532:	3008      	addeq	r0, #8
 8010534:	0719      	lsls	r1, r3, #28
 8010536:	bf04      	itt	eq
 8010538:	091b      	lsreq	r3, r3, #4
 801053a:	3004      	addeq	r0, #4
 801053c:	0799      	lsls	r1, r3, #30
 801053e:	bf04      	itt	eq
 8010540:	089b      	lsreq	r3, r3, #2
 8010542:	3002      	addeq	r0, #2
 8010544:	07d9      	lsls	r1, r3, #31
 8010546:	d403      	bmi.n	8010550 <__lo0bits+0x50>
 8010548:	085b      	lsrs	r3, r3, #1
 801054a:	f100 0001 	add.w	r0, r0, #1
 801054e:	d003      	beq.n	8010558 <__lo0bits+0x58>
 8010550:	6013      	str	r3, [r2, #0]
 8010552:	4770      	bx	lr
 8010554:	2000      	movs	r0, #0
 8010556:	4770      	bx	lr
 8010558:	2020      	movs	r0, #32
 801055a:	4770      	bx	lr

0801055c <__i2b>:
 801055c:	b510      	push	{r4, lr}
 801055e:	460c      	mov	r4, r1
 8010560:	2101      	movs	r1, #1
 8010562:	f7ff ff01 	bl	8010368 <_Balloc>
 8010566:	4602      	mov	r2, r0
 8010568:	b928      	cbnz	r0, 8010576 <__i2b+0x1a>
 801056a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 801056e:	4b04      	ldr	r3, [pc, #16]	; (8010580 <__i2b+0x24>)
 8010570:	4804      	ldr	r0, [pc, #16]	; (8010584 <__i2b+0x28>)
 8010572:	f001 f805 	bl	8011580 <__assert_func>
 8010576:	2301      	movs	r3, #1
 8010578:	6144      	str	r4, [r0, #20]
 801057a:	6103      	str	r3, [r0, #16]
 801057c:	bd10      	pop	{r4, pc}
 801057e:	bf00      	nop
 8010580:	080124c6 	.word	0x080124c6
 8010584:	080124d7 	.word	0x080124d7

08010588 <__multiply>:
 8010588:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801058c:	4614      	mov	r4, r2
 801058e:	690a      	ldr	r2, [r1, #16]
 8010590:	6923      	ldr	r3, [r4, #16]
 8010592:	460d      	mov	r5, r1
 8010594:	429a      	cmp	r2, r3
 8010596:	bfbe      	ittt	lt
 8010598:	460b      	movlt	r3, r1
 801059a:	4625      	movlt	r5, r4
 801059c:	461c      	movlt	r4, r3
 801059e:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80105a2:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80105a6:	68ab      	ldr	r3, [r5, #8]
 80105a8:	6869      	ldr	r1, [r5, #4]
 80105aa:	eb0a 0709 	add.w	r7, sl, r9
 80105ae:	42bb      	cmp	r3, r7
 80105b0:	b085      	sub	sp, #20
 80105b2:	bfb8      	it	lt
 80105b4:	3101      	addlt	r1, #1
 80105b6:	f7ff fed7 	bl	8010368 <_Balloc>
 80105ba:	b930      	cbnz	r0, 80105ca <__multiply+0x42>
 80105bc:	4602      	mov	r2, r0
 80105be:	f240 115d 	movw	r1, #349	; 0x15d
 80105c2:	4b41      	ldr	r3, [pc, #260]	; (80106c8 <__multiply+0x140>)
 80105c4:	4841      	ldr	r0, [pc, #260]	; (80106cc <__multiply+0x144>)
 80105c6:	f000 ffdb 	bl	8011580 <__assert_func>
 80105ca:	f100 0614 	add.w	r6, r0, #20
 80105ce:	4633      	mov	r3, r6
 80105d0:	2200      	movs	r2, #0
 80105d2:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80105d6:	4543      	cmp	r3, r8
 80105d8:	d31e      	bcc.n	8010618 <__multiply+0x90>
 80105da:	f105 0c14 	add.w	ip, r5, #20
 80105de:	f104 0314 	add.w	r3, r4, #20
 80105e2:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 80105e6:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 80105ea:	9202      	str	r2, [sp, #8]
 80105ec:	ebac 0205 	sub.w	r2, ip, r5
 80105f0:	3a15      	subs	r2, #21
 80105f2:	f022 0203 	bic.w	r2, r2, #3
 80105f6:	3204      	adds	r2, #4
 80105f8:	f105 0115 	add.w	r1, r5, #21
 80105fc:	458c      	cmp	ip, r1
 80105fe:	bf38      	it	cc
 8010600:	2204      	movcc	r2, #4
 8010602:	9201      	str	r2, [sp, #4]
 8010604:	9a02      	ldr	r2, [sp, #8]
 8010606:	9303      	str	r3, [sp, #12]
 8010608:	429a      	cmp	r2, r3
 801060a:	d808      	bhi.n	801061e <__multiply+0x96>
 801060c:	2f00      	cmp	r7, #0
 801060e:	dc55      	bgt.n	80106bc <__multiply+0x134>
 8010610:	6107      	str	r7, [r0, #16]
 8010612:	b005      	add	sp, #20
 8010614:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010618:	f843 2b04 	str.w	r2, [r3], #4
 801061c:	e7db      	b.n	80105d6 <__multiply+0x4e>
 801061e:	f8b3 a000 	ldrh.w	sl, [r3]
 8010622:	f1ba 0f00 	cmp.w	sl, #0
 8010626:	d020      	beq.n	801066a <__multiply+0xe2>
 8010628:	46b1      	mov	r9, r6
 801062a:	2200      	movs	r2, #0
 801062c:	f105 0e14 	add.w	lr, r5, #20
 8010630:	f85e 4b04 	ldr.w	r4, [lr], #4
 8010634:	f8d9 b000 	ldr.w	fp, [r9]
 8010638:	b2a1      	uxth	r1, r4
 801063a:	fa1f fb8b 	uxth.w	fp, fp
 801063e:	fb0a b101 	mla	r1, sl, r1, fp
 8010642:	4411      	add	r1, r2
 8010644:	f8d9 2000 	ldr.w	r2, [r9]
 8010648:	0c24      	lsrs	r4, r4, #16
 801064a:	0c12      	lsrs	r2, r2, #16
 801064c:	fb0a 2404 	mla	r4, sl, r4, r2
 8010650:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8010654:	b289      	uxth	r1, r1
 8010656:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 801065a:	45f4      	cmp	ip, lr
 801065c:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8010660:	f849 1b04 	str.w	r1, [r9], #4
 8010664:	d8e4      	bhi.n	8010630 <__multiply+0xa8>
 8010666:	9901      	ldr	r1, [sp, #4]
 8010668:	5072      	str	r2, [r6, r1]
 801066a:	9a03      	ldr	r2, [sp, #12]
 801066c:	3304      	adds	r3, #4
 801066e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8010672:	f1b9 0f00 	cmp.w	r9, #0
 8010676:	d01f      	beq.n	80106b8 <__multiply+0x130>
 8010678:	46b6      	mov	lr, r6
 801067a:	f04f 0a00 	mov.w	sl, #0
 801067e:	6834      	ldr	r4, [r6, #0]
 8010680:	f105 0114 	add.w	r1, r5, #20
 8010684:	880a      	ldrh	r2, [r1, #0]
 8010686:	f8be b002 	ldrh.w	fp, [lr, #2]
 801068a:	b2a4      	uxth	r4, r4
 801068c:	fb09 b202 	mla	r2, r9, r2, fp
 8010690:	4492      	add	sl, r2
 8010692:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8010696:	f84e 4b04 	str.w	r4, [lr], #4
 801069a:	f851 4b04 	ldr.w	r4, [r1], #4
 801069e:	f8be 2000 	ldrh.w	r2, [lr]
 80106a2:	0c24      	lsrs	r4, r4, #16
 80106a4:	fb09 2404 	mla	r4, r9, r4, r2
 80106a8:	458c      	cmp	ip, r1
 80106aa:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 80106ae:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80106b2:	d8e7      	bhi.n	8010684 <__multiply+0xfc>
 80106b4:	9a01      	ldr	r2, [sp, #4]
 80106b6:	50b4      	str	r4, [r6, r2]
 80106b8:	3604      	adds	r6, #4
 80106ba:	e7a3      	b.n	8010604 <__multiply+0x7c>
 80106bc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80106c0:	2b00      	cmp	r3, #0
 80106c2:	d1a5      	bne.n	8010610 <__multiply+0x88>
 80106c4:	3f01      	subs	r7, #1
 80106c6:	e7a1      	b.n	801060c <__multiply+0x84>
 80106c8:	080124c6 	.word	0x080124c6
 80106cc:	080124d7 	.word	0x080124d7

080106d0 <__pow5mult>:
 80106d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80106d4:	4615      	mov	r5, r2
 80106d6:	f012 0203 	ands.w	r2, r2, #3
 80106da:	4606      	mov	r6, r0
 80106dc:	460f      	mov	r7, r1
 80106de:	d007      	beq.n	80106f0 <__pow5mult+0x20>
 80106e0:	4c25      	ldr	r4, [pc, #148]	; (8010778 <__pow5mult+0xa8>)
 80106e2:	3a01      	subs	r2, #1
 80106e4:	2300      	movs	r3, #0
 80106e6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80106ea:	f7ff fe9f 	bl	801042c <__multadd>
 80106ee:	4607      	mov	r7, r0
 80106f0:	10ad      	asrs	r5, r5, #2
 80106f2:	d03d      	beq.n	8010770 <__pow5mult+0xa0>
 80106f4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80106f6:	b97c      	cbnz	r4, 8010718 <__pow5mult+0x48>
 80106f8:	2010      	movs	r0, #16
 80106fa:	f7fe f8f7 	bl	800e8ec <malloc>
 80106fe:	4602      	mov	r2, r0
 8010700:	6270      	str	r0, [r6, #36]	; 0x24
 8010702:	b928      	cbnz	r0, 8010710 <__pow5mult+0x40>
 8010704:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8010708:	4b1c      	ldr	r3, [pc, #112]	; (801077c <__pow5mult+0xac>)
 801070a:	481d      	ldr	r0, [pc, #116]	; (8010780 <__pow5mult+0xb0>)
 801070c:	f000 ff38 	bl	8011580 <__assert_func>
 8010710:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8010714:	6004      	str	r4, [r0, #0]
 8010716:	60c4      	str	r4, [r0, #12]
 8010718:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 801071c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8010720:	b94c      	cbnz	r4, 8010736 <__pow5mult+0x66>
 8010722:	f240 2171 	movw	r1, #625	; 0x271
 8010726:	4630      	mov	r0, r6
 8010728:	f7ff ff18 	bl	801055c <__i2b>
 801072c:	2300      	movs	r3, #0
 801072e:	4604      	mov	r4, r0
 8010730:	f8c8 0008 	str.w	r0, [r8, #8]
 8010734:	6003      	str	r3, [r0, #0]
 8010736:	f04f 0900 	mov.w	r9, #0
 801073a:	07eb      	lsls	r3, r5, #31
 801073c:	d50a      	bpl.n	8010754 <__pow5mult+0x84>
 801073e:	4639      	mov	r1, r7
 8010740:	4622      	mov	r2, r4
 8010742:	4630      	mov	r0, r6
 8010744:	f7ff ff20 	bl	8010588 <__multiply>
 8010748:	4680      	mov	r8, r0
 801074a:	4639      	mov	r1, r7
 801074c:	4630      	mov	r0, r6
 801074e:	f7ff fe4b 	bl	80103e8 <_Bfree>
 8010752:	4647      	mov	r7, r8
 8010754:	106d      	asrs	r5, r5, #1
 8010756:	d00b      	beq.n	8010770 <__pow5mult+0xa0>
 8010758:	6820      	ldr	r0, [r4, #0]
 801075a:	b938      	cbnz	r0, 801076c <__pow5mult+0x9c>
 801075c:	4622      	mov	r2, r4
 801075e:	4621      	mov	r1, r4
 8010760:	4630      	mov	r0, r6
 8010762:	f7ff ff11 	bl	8010588 <__multiply>
 8010766:	6020      	str	r0, [r4, #0]
 8010768:	f8c0 9000 	str.w	r9, [r0]
 801076c:	4604      	mov	r4, r0
 801076e:	e7e4      	b.n	801073a <__pow5mult+0x6a>
 8010770:	4638      	mov	r0, r7
 8010772:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010776:	bf00      	nop
 8010778:	08012628 	.word	0x08012628
 801077c:	08012450 	.word	0x08012450
 8010780:	080124d7 	.word	0x080124d7

08010784 <__lshift>:
 8010784:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010788:	460c      	mov	r4, r1
 801078a:	4607      	mov	r7, r0
 801078c:	4691      	mov	r9, r2
 801078e:	6923      	ldr	r3, [r4, #16]
 8010790:	6849      	ldr	r1, [r1, #4]
 8010792:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8010796:	68a3      	ldr	r3, [r4, #8]
 8010798:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801079c:	f108 0601 	add.w	r6, r8, #1
 80107a0:	42b3      	cmp	r3, r6
 80107a2:	db0b      	blt.n	80107bc <__lshift+0x38>
 80107a4:	4638      	mov	r0, r7
 80107a6:	f7ff fddf 	bl	8010368 <_Balloc>
 80107aa:	4605      	mov	r5, r0
 80107ac:	b948      	cbnz	r0, 80107c2 <__lshift+0x3e>
 80107ae:	4602      	mov	r2, r0
 80107b0:	f240 11d9 	movw	r1, #473	; 0x1d9
 80107b4:	4b27      	ldr	r3, [pc, #156]	; (8010854 <__lshift+0xd0>)
 80107b6:	4828      	ldr	r0, [pc, #160]	; (8010858 <__lshift+0xd4>)
 80107b8:	f000 fee2 	bl	8011580 <__assert_func>
 80107bc:	3101      	adds	r1, #1
 80107be:	005b      	lsls	r3, r3, #1
 80107c0:	e7ee      	b.n	80107a0 <__lshift+0x1c>
 80107c2:	2300      	movs	r3, #0
 80107c4:	f100 0114 	add.w	r1, r0, #20
 80107c8:	f100 0210 	add.w	r2, r0, #16
 80107cc:	4618      	mov	r0, r3
 80107ce:	4553      	cmp	r3, sl
 80107d0:	db33      	blt.n	801083a <__lshift+0xb6>
 80107d2:	6920      	ldr	r0, [r4, #16]
 80107d4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80107d8:	f104 0314 	add.w	r3, r4, #20
 80107dc:	f019 091f 	ands.w	r9, r9, #31
 80107e0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80107e4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80107e8:	d02b      	beq.n	8010842 <__lshift+0xbe>
 80107ea:	468a      	mov	sl, r1
 80107ec:	2200      	movs	r2, #0
 80107ee:	f1c9 0e20 	rsb	lr, r9, #32
 80107f2:	6818      	ldr	r0, [r3, #0]
 80107f4:	fa00 f009 	lsl.w	r0, r0, r9
 80107f8:	4302      	orrs	r2, r0
 80107fa:	f84a 2b04 	str.w	r2, [sl], #4
 80107fe:	f853 2b04 	ldr.w	r2, [r3], #4
 8010802:	459c      	cmp	ip, r3
 8010804:	fa22 f20e 	lsr.w	r2, r2, lr
 8010808:	d8f3      	bhi.n	80107f2 <__lshift+0x6e>
 801080a:	ebac 0304 	sub.w	r3, ip, r4
 801080e:	3b15      	subs	r3, #21
 8010810:	f023 0303 	bic.w	r3, r3, #3
 8010814:	3304      	adds	r3, #4
 8010816:	f104 0015 	add.w	r0, r4, #21
 801081a:	4584      	cmp	ip, r0
 801081c:	bf38      	it	cc
 801081e:	2304      	movcc	r3, #4
 8010820:	50ca      	str	r2, [r1, r3]
 8010822:	b10a      	cbz	r2, 8010828 <__lshift+0xa4>
 8010824:	f108 0602 	add.w	r6, r8, #2
 8010828:	3e01      	subs	r6, #1
 801082a:	4638      	mov	r0, r7
 801082c:	4621      	mov	r1, r4
 801082e:	612e      	str	r6, [r5, #16]
 8010830:	f7ff fdda 	bl	80103e8 <_Bfree>
 8010834:	4628      	mov	r0, r5
 8010836:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801083a:	f842 0f04 	str.w	r0, [r2, #4]!
 801083e:	3301      	adds	r3, #1
 8010840:	e7c5      	b.n	80107ce <__lshift+0x4a>
 8010842:	3904      	subs	r1, #4
 8010844:	f853 2b04 	ldr.w	r2, [r3], #4
 8010848:	459c      	cmp	ip, r3
 801084a:	f841 2f04 	str.w	r2, [r1, #4]!
 801084e:	d8f9      	bhi.n	8010844 <__lshift+0xc0>
 8010850:	e7ea      	b.n	8010828 <__lshift+0xa4>
 8010852:	bf00      	nop
 8010854:	080124c6 	.word	0x080124c6
 8010858:	080124d7 	.word	0x080124d7

0801085c <__mcmp>:
 801085c:	4603      	mov	r3, r0
 801085e:	690a      	ldr	r2, [r1, #16]
 8010860:	6900      	ldr	r0, [r0, #16]
 8010862:	b530      	push	{r4, r5, lr}
 8010864:	1a80      	subs	r0, r0, r2
 8010866:	d10d      	bne.n	8010884 <__mcmp+0x28>
 8010868:	3314      	adds	r3, #20
 801086a:	3114      	adds	r1, #20
 801086c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8010870:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8010874:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8010878:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801087c:	4295      	cmp	r5, r2
 801087e:	d002      	beq.n	8010886 <__mcmp+0x2a>
 8010880:	d304      	bcc.n	801088c <__mcmp+0x30>
 8010882:	2001      	movs	r0, #1
 8010884:	bd30      	pop	{r4, r5, pc}
 8010886:	42a3      	cmp	r3, r4
 8010888:	d3f4      	bcc.n	8010874 <__mcmp+0x18>
 801088a:	e7fb      	b.n	8010884 <__mcmp+0x28>
 801088c:	f04f 30ff 	mov.w	r0, #4294967295
 8010890:	e7f8      	b.n	8010884 <__mcmp+0x28>
	...

08010894 <__mdiff>:
 8010894:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010898:	460c      	mov	r4, r1
 801089a:	4606      	mov	r6, r0
 801089c:	4611      	mov	r1, r2
 801089e:	4620      	mov	r0, r4
 80108a0:	4692      	mov	sl, r2
 80108a2:	f7ff ffdb 	bl	801085c <__mcmp>
 80108a6:	1e05      	subs	r5, r0, #0
 80108a8:	d111      	bne.n	80108ce <__mdiff+0x3a>
 80108aa:	4629      	mov	r1, r5
 80108ac:	4630      	mov	r0, r6
 80108ae:	f7ff fd5b 	bl	8010368 <_Balloc>
 80108b2:	4602      	mov	r2, r0
 80108b4:	b928      	cbnz	r0, 80108c2 <__mdiff+0x2e>
 80108b6:	f240 2132 	movw	r1, #562	; 0x232
 80108ba:	4b3c      	ldr	r3, [pc, #240]	; (80109ac <__mdiff+0x118>)
 80108bc:	483c      	ldr	r0, [pc, #240]	; (80109b0 <__mdiff+0x11c>)
 80108be:	f000 fe5f 	bl	8011580 <__assert_func>
 80108c2:	2301      	movs	r3, #1
 80108c4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80108c8:	4610      	mov	r0, r2
 80108ca:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80108ce:	bfa4      	itt	ge
 80108d0:	4653      	movge	r3, sl
 80108d2:	46a2      	movge	sl, r4
 80108d4:	4630      	mov	r0, r6
 80108d6:	f8da 1004 	ldr.w	r1, [sl, #4]
 80108da:	bfa6      	itte	ge
 80108dc:	461c      	movge	r4, r3
 80108de:	2500      	movge	r5, #0
 80108e0:	2501      	movlt	r5, #1
 80108e2:	f7ff fd41 	bl	8010368 <_Balloc>
 80108e6:	4602      	mov	r2, r0
 80108e8:	b918      	cbnz	r0, 80108f2 <__mdiff+0x5e>
 80108ea:	f44f 7110 	mov.w	r1, #576	; 0x240
 80108ee:	4b2f      	ldr	r3, [pc, #188]	; (80109ac <__mdiff+0x118>)
 80108f0:	e7e4      	b.n	80108bc <__mdiff+0x28>
 80108f2:	f100 0814 	add.w	r8, r0, #20
 80108f6:	f8da 7010 	ldr.w	r7, [sl, #16]
 80108fa:	60c5      	str	r5, [r0, #12]
 80108fc:	f04f 0c00 	mov.w	ip, #0
 8010900:	f10a 0514 	add.w	r5, sl, #20
 8010904:	f10a 0010 	add.w	r0, sl, #16
 8010908:	46c2      	mov	sl, r8
 801090a:	6926      	ldr	r6, [r4, #16]
 801090c:	f104 0914 	add.w	r9, r4, #20
 8010910:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 8010914:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8010918:	f850 bf04 	ldr.w	fp, [r0, #4]!
 801091c:	f859 3b04 	ldr.w	r3, [r9], #4
 8010920:	fa1f f18b 	uxth.w	r1, fp
 8010924:	4461      	add	r1, ip
 8010926:	fa1f fc83 	uxth.w	ip, r3
 801092a:	0c1b      	lsrs	r3, r3, #16
 801092c:	eba1 010c 	sub.w	r1, r1, ip
 8010930:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8010934:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8010938:	b289      	uxth	r1, r1
 801093a:	ea4f 4c23 	mov.w	ip, r3, asr #16
 801093e:	454e      	cmp	r6, r9
 8010940:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8010944:	f84a 3b04 	str.w	r3, [sl], #4
 8010948:	d8e6      	bhi.n	8010918 <__mdiff+0x84>
 801094a:	1b33      	subs	r3, r6, r4
 801094c:	3b15      	subs	r3, #21
 801094e:	f023 0303 	bic.w	r3, r3, #3
 8010952:	3415      	adds	r4, #21
 8010954:	3304      	adds	r3, #4
 8010956:	42a6      	cmp	r6, r4
 8010958:	bf38      	it	cc
 801095a:	2304      	movcc	r3, #4
 801095c:	441d      	add	r5, r3
 801095e:	4443      	add	r3, r8
 8010960:	461e      	mov	r6, r3
 8010962:	462c      	mov	r4, r5
 8010964:	4574      	cmp	r4, lr
 8010966:	d30e      	bcc.n	8010986 <__mdiff+0xf2>
 8010968:	f10e 0103 	add.w	r1, lr, #3
 801096c:	1b49      	subs	r1, r1, r5
 801096e:	f021 0103 	bic.w	r1, r1, #3
 8010972:	3d03      	subs	r5, #3
 8010974:	45ae      	cmp	lr, r5
 8010976:	bf38      	it	cc
 8010978:	2100      	movcc	r1, #0
 801097a:	4419      	add	r1, r3
 801097c:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8010980:	b18b      	cbz	r3, 80109a6 <__mdiff+0x112>
 8010982:	6117      	str	r7, [r2, #16]
 8010984:	e7a0      	b.n	80108c8 <__mdiff+0x34>
 8010986:	f854 8b04 	ldr.w	r8, [r4], #4
 801098a:	fa1f f188 	uxth.w	r1, r8
 801098e:	4461      	add	r1, ip
 8010990:	1408      	asrs	r0, r1, #16
 8010992:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 8010996:	b289      	uxth	r1, r1
 8010998:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 801099c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80109a0:	f846 1b04 	str.w	r1, [r6], #4
 80109a4:	e7de      	b.n	8010964 <__mdiff+0xd0>
 80109a6:	3f01      	subs	r7, #1
 80109a8:	e7e8      	b.n	801097c <__mdiff+0xe8>
 80109aa:	bf00      	nop
 80109ac:	080124c6 	.word	0x080124c6
 80109b0:	080124d7 	.word	0x080124d7

080109b4 <__d2b>:
 80109b4:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80109b8:	2101      	movs	r1, #1
 80109ba:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 80109be:	4690      	mov	r8, r2
 80109c0:	461d      	mov	r5, r3
 80109c2:	f7ff fcd1 	bl	8010368 <_Balloc>
 80109c6:	4604      	mov	r4, r0
 80109c8:	b930      	cbnz	r0, 80109d8 <__d2b+0x24>
 80109ca:	4602      	mov	r2, r0
 80109cc:	f240 310a 	movw	r1, #778	; 0x30a
 80109d0:	4b24      	ldr	r3, [pc, #144]	; (8010a64 <__d2b+0xb0>)
 80109d2:	4825      	ldr	r0, [pc, #148]	; (8010a68 <__d2b+0xb4>)
 80109d4:	f000 fdd4 	bl	8011580 <__assert_func>
 80109d8:	f3c5 0313 	ubfx	r3, r5, #0, #20
 80109dc:	f3c5 550a 	ubfx	r5, r5, #20, #11
 80109e0:	bb2d      	cbnz	r5, 8010a2e <__d2b+0x7a>
 80109e2:	9301      	str	r3, [sp, #4]
 80109e4:	f1b8 0300 	subs.w	r3, r8, #0
 80109e8:	d026      	beq.n	8010a38 <__d2b+0x84>
 80109ea:	4668      	mov	r0, sp
 80109ec:	9300      	str	r3, [sp, #0]
 80109ee:	f7ff fd87 	bl	8010500 <__lo0bits>
 80109f2:	9900      	ldr	r1, [sp, #0]
 80109f4:	b1f0      	cbz	r0, 8010a34 <__d2b+0x80>
 80109f6:	9a01      	ldr	r2, [sp, #4]
 80109f8:	f1c0 0320 	rsb	r3, r0, #32
 80109fc:	fa02 f303 	lsl.w	r3, r2, r3
 8010a00:	430b      	orrs	r3, r1
 8010a02:	40c2      	lsrs	r2, r0
 8010a04:	6163      	str	r3, [r4, #20]
 8010a06:	9201      	str	r2, [sp, #4]
 8010a08:	9b01      	ldr	r3, [sp, #4]
 8010a0a:	2b00      	cmp	r3, #0
 8010a0c:	bf14      	ite	ne
 8010a0e:	2102      	movne	r1, #2
 8010a10:	2101      	moveq	r1, #1
 8010a12:	61a3      	str	r3, [r4, #24]
 8010a14:	6121      	str	r1, [r4, #16]
 8010a16:	b1c5      	cbz	r5, 8010a4a <__d2b+0x96>
 8010a18:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8010a1c:	4405      	add	r5, r0
 8010a1e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8010a22:	603d      	str	r5, [r7, #0]
 8010a24:	6030      	str	r0, [r6, #0]
 8010a26:	4620      	mov	r0, r4
 8010a28:	b002      	add	sp, #8
 8010a2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010a2e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8010a32:	e7d6      	b.n	80109e2 <__d2b+0x2e>
 8010a34:	6161      	str	r1, [r4, #20]
 8010a36:	e7e7      	b.n	8010a08 <__d2b+0x54>
 8010a38:	a801      	add	r0, sp, #4
 8010a3a:	f7ff fd61 	bl	8010500 <__lo0bits>
 8010a3e:	2101      	movs	r1, #1
 8010a40:	9b01      	ldr	r3, [sp, #4]
 8010a42:	6121      	str	r1, [r4, #16]
 8010a44:	6163      	str	r3, [r4, #20]
 8010a46:	3020      	adds	r0, #32
 8010a48:	e7e5      	b.n	8010a16 <__d2b+0x62>
 8010a4a:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8010a4e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8010a52:	6038      	str	r0, [r7, #0]
 8010a54:	6918      	ldr	r0, [r3, #16]
 8010a56:	f7ff fd33 	bl	80104c0 <__hi0bits>
 8010a5a:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8010a5e:	6031      	str	r1, [r6, #0]
 8010a60:	e7e1      	b.n	8010a26 <__d2b+0x72>
 8010a62:	bf00      	nop
 8010a64:	080124c6 	.word	0x080124c6
 8010a68:	080124d7 	.word	0x080124d7

08010a6c <_calloc_r>:
 8010a6c:	b538      	push	{r3, r4, r5, lr}
 8010a6e:	fb02 f501 	mul.w	r5, r2, r1
 8010a72:	4629      	mov	r1, r5
 8010a74:	f7fd ff9e 	bl	800e9b4 <_malloc_r>
 8010a78:	4604      	mov	r4, r0
 8010a7a:	b118      	cbz	r0, 8010a84 <_calloc_r+0x18>
 8010a7c:	462a      	mov	r2, r5
 8010a7e:	2100      	movs	r1, #0
 8010a80:	f7fd ff44 	bl	800e90c <memset>
 8010a84:	4620      	mov	r0, r4
 8010a86:	bd38      	pop	{r3, r4, r5, pc}

08010a88 <__ssputs_r>:
 8010a88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010a8c:	688e      	ldr	r6, [r1, #8]
 8010a8e:	4682      	mov	sl, r0
 8010a90:	429e      	cmp	r6, r3
 8010a92:	460c      	mov	r4, r1
 8010a94:	4690      	mov	r8, r2
 8010a96:	461f      	mov	r7, r3
 8010a98:	d838      	bhi.n	8010b0c <__ssputs_r+0x84>
 8010a9a:	898a      	ldrh	r2, [r1, #12]
 8010a9c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8010aa0:	d032      	beq.n	8010b08 <__ssputs_r+0x80>
 8010aa2:	6825      	ldr	r5, [r4, #0]
 8010aa4:	6909      	ldr	r1, [r1, #16]
 8010aa6:	3301      	adds	r3, #1
 8010aa8:	eba5 0901 	sub.w	r9, r5, r1
 8010aac:	6965      	ldr	r5, [r4, #20]
 8010aae:	444b      	add	r3, r9
 8010ab0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010ab4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8010ab8:	106d      	asrs	r5, r5, #1
 8010aba:	429d      	cmp	r5, r3
 8010abc:	bf38      	it	cc
 8010abe:	461d      	movcc	r5, r3
 8010ac0:	0553      	lsls	r3, r2, #21
 8010ac2:	d531      	bpl.n	8010b28 <__ssputs_r+0xa0>
 8010ac4:	4629      	mov	r1, r5
 8010ac6:	f7fd ff75 	bl	800e9b4 <_malloc_r>
 8010aca:	4606      	mov	r6, r0
 8010acc:	b950      	cbnz	r0, 8010ae4 <__ssputs_r+0x5c>
 8010ace:	230c      	movs	r3, #12
 8010ad0:	f04f 30ff 	mov.w	r0, #4294967295
 8010ad4:	f8ca 3000 	str.w	r3, [sl]
 8010ad8:	89a3      	ldrh	r3, [r4, #12]
 8010ada:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010ade:	81a3      	strh	r3, [r4, #12]
 8010ae0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010ae4:	464a      	mov	r2, r9
 8010ae6:	6921      	ldr	r1, [r4, #16]
 8010ae8:	f7ff fc24 	bl	8010334 <memcpy>
 8010aec:	89a3      	ldrh	r3, [r4, #12]
 8010aee:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8010af2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010af6:	81a3      	strh	r3, [r4, #12]
 8010af8:	6126      	str	r6, [r4, #16]
 8010afa:	444e      	add	r6, r9
 8010afc:	6026      	str	r6, [r4, #0]
 8010afe:	463e      	mov	r6, r7
 8010b00:	6165      	str	r5, [r4, #20]
 8010b02:	eba5 0509 	sub.w	r5, r5, r9
 8010b06:	60a5      	str	r5, [r4, #8]
 8010b08:	42be      	cmp	r6, r7
 8010b0a:	d900      	bls.n	8010b0e <__ssputs_r+0x86>
 8010b0c:	463e      	mov	r6, r7
 8010b0e:	4632      	mov	r2, r6
 8010b10:	4641      	mov	r1, r8
 8010b12:	6820      	ldr	r0, [r4, #0]
 8010b14:	f000 ff30 	bl	8011978 <memmove>
 8010b18:	68a3      	ldr	r3, [r4, #8]
 8010b1a:	6822      	ldr	r2, [r4, #0]
 8010b1c:	1b9b      	subs	r3, r3, r6
 8010b1e:	4432      	add	r2, r6
 8010b20:	2000      	movs	r0, #0
 8010b22:	60a3      	str	r3, [r4, #8]
 8010b24:	6022      	str	r2, [r4, #0]
 8010b26:	e7db      	b.n	8010ae0 <__ssputs_r+0x58>
 8010b28:	462a      	mov	r2, r5
 8010b2a:	f000 ff3f 	bl	80119ac <_realloc_r>
 8010b2e:	4606      	mov	r6, r0
 8010b30:	2800      	cmp	r0, #0
 8010b32:	d1e1      	bne.n	8010af8 <__ssputs_r+0x70>
 8010b34:	4650      	mov	r0, sl
 8010b36:	6921      	ldr	r1, [r4, #16]
 8010b38:	f7fd fef0 	bl	800e91c <_free_r>
 8010b3c:	e7c7      	b.n	8010ace <__ssputs_r+0x46>
	...

08010b40 <_svfiprintf_r>:
 8010b40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010b44:	4698      	mov	r8, r3
 8010b46:	898b      	ldrh	r3, [r1, #12]
 8010b48:	4607      	mov	r7, r0
 8010b4a:	061b      	lsls	r3, r3, #24
 8010b4c:	460d      	mov	r5, r1
 8010b4e:	4614      	mov	r4, r2
 8010b50:	b09d      	sub	sp, #116	; 0x74
 8010b52:	d50e      	bpl.n	8010b72 <_svfiprintf_r+0x32>
 8010b54:	690b      	ldr	r3, [r1, #16]
 8010b56:	b963      	cbnz	r3, 8010b72 <_svfiprintf_r+0x32>
 8010b58:	2140      	movs	r1, #64	; 0x40
 8010b5a:	f7fd ff2b 	bl	800e9b4 <_malloc_r>
 8010b5e:	6028      	str	r0, [r5, #0]
 8010b60:	6128      	str	r0, [r5, #16]
 8010b62:	b920      	cbnz	r0, 8010b6e <_svfiprintf_r+0x2e>
 8010b64:	230c      	movs	r3, #12
 8010b66:	603b      	str	r3, [r7, #0]
 8010b68:	f04f 30ff 	mov.w	r0, #4294967295
 8010b6c:	e0d1      	b.n	8010d12 <_svfiprintf_r+0x1d2>
 8010b6e:	2340      	movs	r3, #64	; 0x40
 8010b70:	616b      	str	r3, [r5, #20]
 8010b72:	2300      	movs	r3, #0
 8010b74:	9309      	str	r3, [sp, #36]	; 0x24
 8010b76:	2320      	movs	r3, #32
 8010b78:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8010b7c:	2330      	movs	r3, #48	; 0x30
 8010b7e:	f04f 0901 	mov.w	r9, #1
 8010b82:	f8cd 800c 	str.w	r8, [sp, #12]
 8010b86:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8010d2c <_svfiprintf_r+0x1ec>
 8010b8a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010b8e:	4623      	mov	r3, r4
 8010b90:	469a      	mov	sl, r3
 8010b92:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010b96:	b10a      	cbz	r2, 8010b9c <_svfiprintf_r+0x5c>
 8010b98:	2a25      	cmp	r2, #37	; 0x25
 8010b9a:	d1f9      	bne.n	8010b90 <_svfiprintf_r+0x50>
 8010b9c:	ebba 0b04 	subs.w	fp, sl, r4
 8010ba0:	d00b      	beq.n	8010bba <_svfiprintf_r+0x7a>
 8010ba2:	465b      	mov	r3, fp
 8010ba4:	4622      	mov	r2, r4
 8010ba6:	4629      	mov	r1, r5
 8010ba8:	4638      	mov	r0, r7
 8010baa:	f7ff ff6d 	bl	8010a88 <__ssputs_r>
 8010bae:	3001      	adds	r0, #1
 8010bb0:	f000 80aa 	beq.w	8010d08 <_svfiprintf_r+0x1c8>
 8010bb4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010bb6:	445a      	add	r2, fp
 8010bb8:	9209      	str	r2, [sp, #36]	; 0x24
 8010bba:	f89a 3000 	ldrb.w	r3, [sl]
 8010bbe:	2b00      	cmp	r3, #0
 8010bc0:	f000 80a2 	beq.w	8010d08 <_svfiprintf_r+0x1c8>
 8010bc4:	2300      	movs	r3, #0
 8010bc6:	f04f 32ff 	mov.w	r2, #4294967295
 8010bca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010bce:	f10a 0a01 	add.w	sl, sl, #1
 8010bd2:	9304      	str	r3, [sp, #16]
 8010bd4:	9307      	str	r3, [sp, #28]
 8010bd6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8010bda:	931a      	str	r3, [sp, #104]	; 0x68
 8010bdc:	4654      	mov	r4, sl
 8010bde:	2205      	movs	r2, #5
 8010be0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010be4:	4851      	ldr	r0, [pc, #324]	; (8010d2c <_svfiprintf_r+0x1ec>)
 8010be6:	f7ff fb97 	bl	8010318 <memchr>
 8010bea:	9a04      	ldr	r2, [sp, #16]
 8010bec:	b9d8      	cbnz	r0, 8010c26 <_svfiprintf_r+0xe6>
 8010bee:	06d0      	lsls	r0, r2, #27
 8010bf0:	bf44      	itt	mi
 8010bf2:	2320      	movmi	r3, #32
 8010bf4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010bf8:	0711      	lsls	r1, r2, #28
 8010bfa:	bf44      	itt	mi
 8010bfc:	232b      	movmi	r3, #43	; 0x2b
 8010bfe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010c02:	f89a 3000 	ldrb.w	r3, [sl]
 8010c06:	2b2a      	cmp	r3, #42	; 0x2a
 8010c08:	d015      	beq.n	8010c36 <_svfiprintf_r+0xf6>
 8010c0a:	4654      	mov	r4, sl
 8010c0c:	2000      	movs	r0, #0
 8010c0e:	f04f 0c0a 	mov.w	ip, #10
 8010c12:	9a07      	ldr	r2, [sp, #28]
 8010c14:	4621      	mov	r1, r4
 8010c16:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010c1a:	3b30      	subs	r3, #48	; 0x30
 8010c1c:	2b09      	cmp	r3, #9
 8010c1e:	d94e      	bls.n	8010cbe <_svfiprintf_r+0x17e>
 8010c20:	b1b0      	cbz	r0, 8010c50 <_svfiprintf_r+0x110>
 8010c22:	9207      	str	r2, [sp, #28]
 8010c24:	e014      	b.n	8010c50 <_svfiprintf_r+0x110>
 8010c26:	eba0 0308 	sub.w	r3, r0, r8
 8010c2a:	fa09 f303 	lsl.w	r3, r9, r3
 8010c2e:	4313      	orrs	r3, r2
 8010c30:	46a2      	mov	sl, r4
 8010c32:	9304      	str	r3, [sp, #16]
 8010c34:	e7d2      	b.n	8010bdc <_svfiprintf_r+0x9c>
 8010c36:	9b03      	ldr	r3, [sp, #12]
 8010c38:	1d19      	adds	r1, r3, #4
 8010c3a:	681b      	ldr	r3, [r3, #0]
 8010c3c:	9103      	str	r1, [sp, #12]
 8010c3e:	2b00      	cmp	r3, #0
 8010c40:	bfbb      	ittet	lt
 8010c42:	425b      	neglt	r3, r3
 8010c44:	f042 0202 	orrlt.w	r2, r2, #2
 8010c48:	9307      	strge	r3, [sp, #28]
 8010c4a:	9307      	strlt	r3, [sp, #28]
 8010c4c:	bfb8      	it	lt
 8010c4e:	9204      	strlt	r2, [sp, #16]
 8010c50:	7823      	ldrb	r3, [r4, #0]
 8010c52:	2b2e      	cmp	r3, #46	; 0x2e
 8010c54:	d10c      	bne.n	8010c70 <_svfiprintf_r+0x130>
 8010c56:	7863      	ldrb	r3, [r4, #1]
 8010c58:	2b2a      	cmp	r3, #42	; 0x2a
 8010c5a:	d135      	bne.n	8010cc8 <_svfiprintf_r+0x188>
 8010c5c:	9b03      	ldr	r3, [sp, #12]
 8010c5e:	3402      	adds	r4, #2
 8010c60:	1d1a      	adds	r2, r3, #4
 8010c62:	681b      	ldr	r3, [r3, #0]
 8010c64:	9203      	str	r2, [sp, #12]
 8010c66:	2b00      	cmp	r3, #0
 8010c68:	bfb8      	it	lt
 8010c6a:	f04f 33ff 	movlt.w	r3, #4294967295
 8010c6e:	9305      	str	r3, [sp, #20]
 8010c70:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8010d3c <_svfiprintf_r+0x1fc>
 8010c74:	2203      	movs	r2, #3
 8010c76:	4650      	mov	r0, sl
 8010c78:	7821      	ldrb	r1, [r4, #0]
 8010c7a:	f7ff fb4d 	bl	8010318 <memchr>
 8010c7e:	b140      	cbz	r0, 8010c92 <_svfiprintf_r+0x152>
 8010c80:	2340      	movs	r3, #64	; 0x40
 8010c82:	eba0 000a 	sub.w	r0, r0, sl
 8010c86:	fa03 f000 	lsl.w	r0, r3, r0
 8010c8a:	9b04      	ldr	r3, [sp, #16]
 8010c8c:	3401      	adds	r4, #1
 8010c8e:	4303      	orrs	r3, r0
 8010c90:	9304      	str	r3, [sp, #16]
 8010c92:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010c96:	2206      	movs	r2, #6
 8010c98:	4825      	ldr	r0, [pc, #148]	; (8010d30 <_svfiprintf_r+0x1f0>)
 8010c9a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8010c9e:	f7ff fb3b 	bl	8010318 <memchr>
 8010ca2:	2800      	cmp	r0, #0
 8010ca4:	d038      	beq.n	8010d18 <_svfiprintf_r+0x1d8>
 8010ca6:	4b23      	ldr	r3, [pc, #140]	; (8010d34 <_svfiprintf_r+0x1f4>)
 8010ca8:	bb1b      	cbnz	r3, 8010cf2 <_svfiprintf_r+0x1b2>
 8010caa:	9b03      	ldr	r3, [sp, #12]
 8010cac:	3307      	adds	r3, #7
 8010cae:	f023 0307 	bic.w	r3, r3, #7
 8010cb2:	3308      	adds	r3, #8
 8010cb4:	9303      	str	r3, [sp, #12]
 8010cb6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010cb8:	4433      	add	r3, r6
 8010cba:	9309      	str	r3, [sp, #36]	; 0x24
 8010cbc:	e767      	b.n	8010b8e <_svfiprintf_r+0x4e>
 8010cbe:	460c      	mov	r4, r1
 8010cc0:	2001      	movs	r0, #1
 8010cc2:	fb0c 3202 	mla	r2, ip, r2, r3
 8010cc6:	e7a5      	b.n	8010c14 <_svfiprintf_r+0xd4>
 8010cc8:	2300      	movs	r3, #0
 8010cca:	f04f 0c0a 	mov.w	ip, #10
 8010cce:	4619      	mov	r1, r3
 8010cd0:	3401      	adds	r4, #1
 8010cd2:	9305      	str	r3, [sp, #20]
 8010cd4:	4620      	mov	r0, r4
 8010cd6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010cda:	3a30      	subs	r2, #48	; 0x30
 8010cdc:	2a09      	cmp	r2, #9
 8010cde:	d903      	bls.n	8010ce8 <_svfiprintf_r+0x1a8>
 8010ce0:	2b00      	cmp	r3, #0
 8010ce2:	d0c5      	beq.n	8010c70 <_svfiprintf_r+0x130>
 8010ce4:	9105      	str	r1, [sp, #20]
 8010ce6:	e7c3      	b.n	8010c70 <_svfiprintf_r+0x130>
 8010ce8:	4604      	mov	r4, r0
 8010cea:	2301      	movs	r3, #1
 8010cec:	fb0c 2101 	mla	r1, ip, r1, r2
 8010cf0:	e7f0      	b.n	8010cd4 <_svfiprintf_r+0x194>
 8010cf2:	ab03      	add	r3, sp, #12
 8010cf4:	9300      	str	r3, [sp, #0]
 8010cf6:	462a      	mov	r2, r5
 8010cf8:	4638      	mov	r0, r7
 8010cfa:	4b0f      	ldr	r3, [pc, #60]	; (8010d38 <_svfiprintf_r+0x1f8>)
 8010cfc:	a904      	add	r1, sp, #16
 8010cfe:	f7fd ff51 	bl	800eba4 <_printf_float>
 8010d02:	1c42      	adds	r2, r0, #1
 8010d04:	4606      	mov	r6, r0
 8010d06:	d1d6      	bne.n	8010cb6 <_svfiprintf_r+0x176>
 8010d08:	89ab      	ldrh	r3, [r5, #12]
 8010d0a:	065b      	lsls	r3, r3, #25
 8010d0c:	f53f af2c 	bmi.w	8010b68 <_svfiprintf_r+0x28>
 8010d10:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010d12:	b01d      	add	sp, #116	; 0x74
 8010d14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010d18:	ab03      	add	r3, sp, #12
 8010d1a:	9300      	str	r3, [sp, #0]
 8010d1c:	462a      	mov	r2, r5
 8010d1e:	4638      	mov	r0, r7
 8010d20:	4b05      	ldr	r3, [pc, #20]	; (8010d38 <_svfiprintf_r+0x1f8>)
 8010d22:	a904      	add	r1, sp, #16
 8010d24:	f7fe f9da 	bl	800f0dc <_printf_i>
 8010d28:	e7eb      	b.n	8010d02 <_svfiprintf_r+0x1c2>
 8010d2a:	bf00      	nop
 8010d2c:	08012634 	.word	0x08012634
 8010d30:	0801263e 	.word	0x0801263e
 8010d34:	0800eba5 	.word	0x0800eba5
 8010d38:	08010a89 	.word	0x08010a89
 8010d3c:	0801263a 	.word	0x0801263a

08010d40 <_sungetc_r>:
 8010d40:	b538      	push	{r3, r4, r5, lr}
 8010d42:	1c4b      	adds	r3, r1, #1
 8010d44:	4614      	mov	r4, r2
 8010d46:	d103      	bne.n	8010d50 <_sungetc_r+0x10>
 8010d48:	f04f 35ff 	mov.w	r5, #4294967295
 8010d4c:	4628      	mov	r0, r5
 8010d4e:	bd38      	pop	{r3, r4, r5, pc}
 8010d50:	8993      	ldrh	r3, [r2, #12]
 8010d52:	b2cd      	uxtb	r5, r1
 8010d54:	f023 0320 	bic.w	r3, r3, #32
 8010d58:	8193      	strh	r3, [r2, #12]
 8010d5a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8010d5c:	6852      	ldr	r2, [r2, #4]
 8010d5e:	b18b      	cbz	r3, 8010d84 <_sungetc_r+0x44>
 8010d60:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8010d62:	4293      	cmp	r3, r2
 8010d64:	dd08      	ble.n	8010d78 <_sungetc_r+0x38>
 8010d66:	6823      	ldr	r3, [r4, #0]
 8010d68:	1e5a      	subs	r2, r3, #1
 8010d6a:	6022      	str	r2, [r4, #0]
 8010d6c:	f803 5c01 	strb.w	r5, [r3, #-1]
 8010d70:	6863      	ldr	r3, [r4, #4]
 8010d72:	3301      	adds	r3, #1
 8010d74:	6063      	str	r3, [r4, #4]
 8010d76:	e7e9      	b.n	8010d4c <_sungetc_r+0xc>
 8010d78:	4621      	mov	r1, r4
 8010d7a:	f000 fbc9 	bl	8011510 <__submore>
 8010d7e:	2800      	cmp	r0, #0
 8010d80:	d0f1      	beq.n	8010d66 <_sungetc_r+0x26>
 8010d82:	e7e1      	b.n	8010d48 <_sungetc_r+0x8>
 8010d84:	6921      	ldr	r1, [r4, #16]
 8010d86:	6823      	ldr	r3, [r4, #0]
 8010d88:	b151      	cbz	r1, 8010da0 <_sungetc_r+0x60>
 8010d8a:	4299      	cmp	r1, r3
 8010d8c:	d208      	bcs.n	8010da0 <_sungetc_r+0x60>
 8010d8e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8010d92:	42a9      	cmp	r1, r5
 8010d94:	d104      	bne.n	8010da0 <_sungetc_r+0x60>
 8010d96:	3b01      	subs	r3, #1
 8010d98:	3201      	adds	r2, #1
 8010d9a:	6023      	str	r3, [r4, #0]
 8010d9c:	6062      	str	r2, [r4, #4]
 8010d9e:	e7d5      	b.n	8010d4c <_sungetc_r+0xc>
 8010da0:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8010da4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010da8:	6363      	str	r3, [r4, #52]	; 0x34
 8010daa:	2303      	movs	r3, #3
 8010dac:	63a3      	str	r3, [r4, #56]	; 0x38
 8010dae:	4623      	mov	r3, r4
 8010db0:	f803 5f46 	strb.w	r5, [r3, #70]!
 8010db4:	6023      	str	r3, [r4, #0]
 8010db6:	2301      	movs	r3, #1
 8010db8:	e7dc      	b.n	8010d74 <_sungetc_r+0x34>

08010dba <__ssrefill_r>:
 8010dba:	b510      	push	{r4, lr}
 8010dbc:	460c      	mov	r4, r1
 8010dbe:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8010dc0:	b169      	cbz	r1, 8010dde <__ssrefill_r+0x24>
 8010dc2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010dc6:	4299      	cmp	r1, r3
 8010dc8:	d001      	beq.n	8010dce <__ssrefill_r+0x14>
 8010dca:	f7fd fda7 	bl	800e91c <_free_r>
 8010dce:	2000      	movs	r0, #0
 8010dd0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8010dd2:	6360      	str	r0, [r4, #52]	; 0x34
 8010dd4:	6063      	str	r3, [r4, #4]
 8010dd6:	b113      	cbz	r3, 8010dde <__ssrefill_r+0x24>
 8010dd8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8010dda:	6023      	str	r3, [r4, #0]
 8010ddc:	bd10      	pop	{r4, pc}
 8010dde:	6923      	ldr	r3, [r4, #16]
 8010de0:	f04f 30ff 	mov.w	r0, #4294967295
 8010de4:	6023      	str	r3, [r4, #0]
 8010de6:	2300      	movs	r3, #0
 8010de8:	6063      	str	r3, [r4, #4]
 8010dea:	89a3      	ldrh	r3, [r4, #12]
 8010dec:	f043 0320 	orr.w	r3, r3, #32
 8010df0:	81a3      	strh	r3, [r4, #12]
 8010df2:	e7f3      	b.n	8010ddc <__ssrefill_r+0x22>

08010df4 <__ssvfiscanf_r>:
 8010df4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010df8:	460c      	mov	r4, r1
 8010dfa:	2100      	movs	r1, #0
 8010dfc:	4606      	mov	r6, r0
 8010dfe:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 8010e02:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 8010e06:	49b3      	ldr	r1, [pc, #716]	; (80110d4 <__ssvfiscanf_r+0x2e0>)
 8010e08:	f10d 0804 	add.w	r8, sp, #4
 8010e0c:	91a0      	str	r1, [sp, #640]	; 0x280
 8010e0e:	49b2      	ldr	r1, [pc, #712]	; (80110d8 <__ssvfiscanf_r+0x2e4>)
 8010e10:	4fb2      	ldr	r7, [pc, #712]	; (80110dc <__ssvfiscanf_r+0x2e8>)
 8010e12:	f8df 92cc 	ldr.w	r9, [pc, #716]	; 80110e0 <__ssvfiscanf_r+0x2ec>
 8010e16:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8010e1a:	91a1      	str	r1, [sp, #644]	; 0x284
 8010e1c:	9300      	str	r3, [sp, #0]
 8010e1e:	f892 a000 	ldrb.w	sl, [r2]
 8010e22:	f1ba 0f00 	cmp.w	sl, #0
 8010e26:	f000 8153 	beq.w	80110d0 <__ssvfiscanf_r+0x2dc>
 8010e2a:	f81a 3007 	ldrb.w	r3, [sl, r7]
 8010e2e:	1c55      	adds	r5, r2, #1
 8010e30:	f013 0308 	ands.w	r3, r3, #8
 8010e34:	d019      	beq.n	8010e6a <__ssvfiscanf_r+0x76>
 8010e36:	6863      	ldr	r3, [r4, #4]
 8010e38:	2b00      	cmp	r3, #0
 8010e3a:	dd0f      	ble.n	8010e5c <__ssvfiscanf_r+0x68>
 8010e3c:	6823      	ldr	r3, [r4, #0]
 8010e3e:	781a      	ldrb	r2, [r3, #0]
 8010e40:	5cba      	ldrb	r2, [r7, r2]
 8010e42:	0712      	lsls	r2, r2, #28
 8010e44:	d401      	bmi.n	8010e4a <__ssvfiscanf_r+0x56>
 8010e46:	462a      	mov	r2, r5
 8010e48:	e7e9      	b.n	8010e1e <__ssvfiscanf_r+0x2a>
 8010e4a:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8010e4c:	3301      	adds	r3, #1
 8010e4e:	3201      	adds	r2, #1
 8010e50:	9245      	str	r2, [sp, #276]	; 0x114
 8010e52:	6862      	ldr	r2, [r4, #4]
 8010e54:	6023      	str	r3, [r4, #0]
 8010e56:	3a01      	subs	r2, #1
 8010e58:	6062      	str	r2, [r4, #4]
 8010e5a:	e7ec      	b.n	8010e36 <__ssvfiscanf_r+0x42>
 8010e5c:	4621      	mov	r1, r4
 8010e5e:	4630      	mov	r0, r6
 8010e60:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8010e62:	4798      	blx	r3
 8010e64:	2800      	cmp	r0, #0
 8010e66:	d0e9      	beq.n	8010e3c <__ssvfiscanf_r+0x48>
 8010e68:	e7ed      	b.n	8010e46 <__ssvfiscanf_r+0x52>
 8010e6a:	f1ba 0f25 	cmp.w	sl, #37	; 0x25
 8010e6e:	f040 8086 	bne.w	8010f7e <__ssvfiscanf_r+0x18a>
 8010e72:	9341      	str	r3, [sp, #260]	; 0x104
 8010e74:	9343      	str	r3, [sp, #268]	; 0x10c
 8010e76:	7853      	ldrb	r3, [r2, #1]
 8010e78:	2b2a      	cmp	r3, #42	; 0x2a
 8010e7a:	bf04      	itt	eq
 8010e7c:	2310      	moveq	r3, #16
 8010e7e:	1c95      	addeq	r5, r2, #2
 8010e80:	f04f 020a 	mov.w	r2, #10
 8010e84:	bf08      	it	eq
 8010e86:	9341      	streq	r3, [sp, #260]	; 0x104
 8010e88:	46ab      	mov	fp, r5
 8010e8a:	f81b 1b01 	ldrb.w	r1, [fp], #1
 8010e8e:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8010e92:	2b09      	cmp	r3, #9
 8010e94:	d91d      	bls.n	8010ed2 <__ssvfiscanf_r+0xde>
 8010e96:	2203      	movs	r2, #3
 8010e98:	4891      	ldr	r0, [pc, #580]	; (80110e0 <__ssvfiscanf_r+0x2ec>)
 8010e9a:	f7ff fa3d 	bl	8010318 <memchr>
 8010e9e:	b140      	cbz	r0, 8010eb2 <__ssvfiscanf_r+0xbe>
 8010ea0:	2301      	movs	r3, #1
 8010ea2:	465d      	mov	r5, fp
 8010ea4:	eba0 0009 	sub.w	r0, r0, r9
 8010ea8:	fa03 f000 	lsl.w	r0, r3, r0
 8010eac:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8010eae:	4318      	orrs	r0, r3
 8010eb0:	9041      	str	r0, [sp, #260]	; 0x104
 8010eb2:	f815 3b01 	ldrb.w	r3, [r5], #1
 8010eb6:	2b78      	cmp	r3, #120	; 0x78
 8010eb8:	d806      	bhi.n	8010ec8 <__ssvfiscanf_r+0xd4>
 8010eba:	2b57      	cmp	r3, #87	; 0x57
 8010ebc:	d810      	bhi.n	8010ee0 <__ssvfiscanf_r+0xec>
 8010ebe:	2b25      	cmp	r3, #37	; 0x25
 8010ec0:	d05d      	beq.n	8010f7e <__ssvfiscanf_r+0x18a>
 8010ec2:	d857      	bhi.n	8010f74 <__ssvfiscanf_r+0x180>
 8010ec4:	2b00      	cmp	r3, #0
 8010ec6:	d075      	beq.n	8010fb4 <__ssvfiscanf_r+0x1c0>
 8010ec8:	2303      	movs	r3, #3
 8010eca:	9347      	str	r3, [sp, #284]	; 0x11c
 8010ecc:	230a      	movs	r3, #10
 8010ece:	9342      	str	r3, [sp, #264]	; 0x108
 8010ed0:	e082      	b.n	8010fd8 <__ssvfiscanf_r+0x1e4>
 8010ed2:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8010ed4:	465d      	mov	r5, fp
 8010ed6:	fb02 1303 	mla	r3, r2, r3, r1
 8010eda:	3b30      	subs	r3, #48	; 0x30
 8010edc:	9343      	str	r3, [sp, #268]	; 0x10c
 8010ede:	e7d3      	b.n	8010e88 <__ssvfiscanf_r+0x94>
 8010ee0:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 8010ee4:	2a20      	cmp	r2, #32
 8010ee6:	d8ef      	bhi.n	8010ec8 <__ssvfiscanf_r+0xd4>
 8010ee8:	a101      	add	r1, pc, #4	; (adr r1, 8010ef0 <__ssvfiscanf_r+0xfc>)
 8010eea:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8010eee:	bf00      	nop
 8010ef0:	08010fc3 	.word	0x08010fc3
 8010ef4:	08010ec9 	.word	0x08010ec9
 8010ef8:	08010ec9 	.word	0x08010ec9
 8010efc:	08011021 	.word	0x08011021
 8010f00:	08010ec9 	.word	0x08010ec9
 8010f04:	08010ec9 	.word	0x08010ec9
 8010f08:	08010ec9 	.word	0x08010ec9
 8010f0c:	08010ec9 	.word	0x08010ec9
 8010f10:	08010ec9 	.word	0x08010ec9
 8010f14:	08010ec9 	.word	0x08010ec9
 8010f18:	08010ec9 	.word	0x08010ec9
 8010f1c:	08011037 	.word	0x08011037
 8010f20:	0801100d 	.word	0x0801100d
 8010f24:	08010f7b 	.word	0x08010f7b
 8010f28:	08010f7b 	.word	0x08010f7b
 8010f2c:	08010f7b 	.word	0x08010f7b
 8010f30:	08010ec9 	.word	0x08010ec9
 8010f34:	08011011 	.word	0x08011011
 8010f38:	08010ec9 	.word	0x08010ec9
 8010f3c:	08010ec9 	.word	0x08010ec9
 8010f40:	08010ec9 	.word	0x08010ec9
 8010f44:	08010ec9 	.word	0x08010ec9
 8010f48:	08011047 	.word	0x08011047
 8010f4c:	08011019 	.word	0x08011019
 8010f50:	08010fbb 	.word	0x08010fbb
 8010f54:	08010ec9 	.word	0x08010ec9
 8010f58:	08010ec9 	.word	0x08010ec9
 8010f5c:	08011043 	.word	0x08011043
 8010f60:	08010ec9 	.word	0x08010ec9
 8010f64:	0801100d 	.word	0x0801100d
 8010f68:	08010ec9 	.word	0x08010ec9
 8010f6c:	08010ec9 	.word	0x08010ec9
 8010f70:	08010fc3 	.word	0x08010fc3
 8010f74:	3b45      	subs	r3, #69	; 0x45
 8010f76:	2b02      	cmp	r3, #2
 8010f78:	d8a6      	bhi.n	8010ec8 <__ssvfiscanf_r+0xd4>
 8010f7a:	2305      	movs	r3, #5
 8010f7c:	e02b      	b.n	8010fd6 <__ssvfiscanf_r+0x1e2>
 8010f7e:	6863      	ldr	r3, [r4, #4]
 8010f80:	2b00      	cmp	r3, #0
 8010f82:	dd0d      	ble.n	8010fa0 <__ssvfiscanf_r+0x1ac>
 8010f84:	6823      	ldr	r3, [r4, #0]
 8010f86:	781a      	ldrb	r2, [r3, #0]
 8010f88:	4552      	cmp	r2, sl
 8010f8a:	f040 80a1 	bne.w	80110d0 <__ssvfiscanf_r+0x2dc>
 8010f8e:	3301      	adds	r3, #1
 8010f90:	6862      	ldr	r2, [r4, #4]
 8010f92:	6023      	str	r3, [r4, #0]
 8010f94:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8010f96:	3a01      	subs	r2, #1
 8010f98:	3301      	adds	r3, #1
 8010f9a:	6062      	str	r2, [r4, #4]
 8010f9c:	9345      	str	r3, [sp, #276]	; 0x114
 8010f9e:	e752      	b.n	8010e46 <__ssvfiscanf_r+0x52>
 8010fa0:	4621      	mov	r1, r4
 8010fa2:	4630      	mov	r0, r6
 8010fa4:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8010fa6:	4798      	blx	r3
 8010fa8:	2800      	cmp	r0, #0
 8010faa:	d0eb      	beq.n	8010f84 <__ssvfiscanf_r+0x190>
 8010fac:	9844      	ldr	r0, [sp, #272]	; 0x110
 8010fae:	2800      	cmp	r0, #0
 8010fb0:	f040 8084 	bne.w	80110bc <__ssvfiscanf_r+0x2c8>
 8010fb4:	f04f 30ff 	mov.w	r0, #4294967295
 8010fb8:	e086      	b.n	80110c8 <__ssvfiscanf_r+0x2d4>
 8010fba:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8010fbc:	f042 0220 	orr.w	r2, r2, #32
 8010fc0:	9241      	str	r2, [sp, #260]	; 0x104
 8010fc2:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8010fc4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8010fc8:	9241      	str	r2, [sp, #260]	; 0x104
 8010fca:	2210      	movs	r2, #16
 8010fcc:	2b6f      	cmp	r3, #111	; 0x6f
 8010fce:	bf34      	ite	cc
 8010fd0:	2303      	movcc	r3, #3
 8010fd2:	2304      	movcs	r3, #4
 8010fd4:	9242      	str	r2, [sp, #264]	; 0x108
 8010fd6:	9347      	str	r3, [sp, #284]	; 0x11c
 8010fd8:	6863      	ldr	r3, [r4, #4]
 8010fda:	2b00      	cmp	r3, #0
 8010fdc:	dd41      	ble.n	8011062 <__ssvfiscanf_r+0x26e>
 8010fde:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8010fe0:	0659      	lsls	r1, r3, #25
 8010fe2:	d404      	bmi.n	8010fee <__ssvfiscanf_r+0x1fa>
 8010fe4:	6823      	ldr	r3, [r4, #0]
 8010fe6:	781a      	ldrb	r2, [r3, #0]
 8010fe8:	5cba      	ldrb	r2, [r7, r2]
 8010fea:	0712      	lsls	r2, r2, #28
 8010fec:	d440      	bmi.n	8011070 <__ssvfiscanf_r+0x27c>
 8010fee:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8010ff0:	2b02      	cmp	r3, #2
 8010ff2:	dc4f      	bgt.n	8011094 <__ssvfiscanf_r+0x2a0>
 8010ff4:	466b      	mov	r3, sp
 8010ff6:	4622      	mov	r2, r4
 8010ff8:	4630      	mov	r0, r6
 8010ffa:	a941      	add	r1, sp, #260	; 0x104
 8010ffc:	f000 f874 	bl	80110e8 <_scanf_chars>
 8011000:	2801      	cmp	r0, #1
 8011002:	d065      	beq.n	80110d0 <__ssvfiscanf_r+0x2dc>
 8011004:	2802      	cmp	r0, #2
 8011006:	f47f af1e 	bne.w	8010e46 <__ssvfiscanf_r+0x52>
 801100a:	e7cf      	b.n	8010fac <__ssvfiscanf_r+0x1b8>
 801100c:	220a      	movs	r2, #10
 801100e:	e7dd      	b.n	8010fcc <__ssvfiscanf_r+0x1d8>
 8011010:	2300      	movs	r3, #0
 8011012:	9342      	str	r3, [sp, #264]	; 0x108
 8011014:	2303      	movs	r3, #3
 8011016:	e7de      	b.n	8010fd6 <__ssvfiscanf_r+0x1e2>
 8011018:	2308      	movs	r3, #8
 801101a:	9342      	str	r3, [sp, #264]	; 0x108
 801101c:	2304      	movs	r3, #4
 801101e:	e7da      	b.n	8010fd6 <__ssvfiscanf_r+0x1e2>
 8011020:	4629      	mov	r1, r5
 8011022:	4640      	mov	r0, r8
 8011024:	f000 f9bc 	bl	80113a0 <__sccl>
 8011028:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801102a:	4605      	mov	r5, r0
 801102c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011030:	9341      	str	r3, [sp, #260]	; 0x104
 8011032:	2301      	movs	r3, #1
 8011034:	e7cf      	b.n	8010fd6 <__ssvfiscanf_r+0x1e2>
 8011036:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8011038:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801103c:	9341      	str	r3, [sp, #260]	; 0x104
 801103e:	2300      	movs	r3, #0
 8011040:	e7c9      	b.n	8010fd6 <__ssvfiscanf_r+0x1e2>
 8011042:	2302      	movs	r3, #2
 8011044:	e7c7      	b.n	8010fd6 <__ssvfiscanf_r+0x1e2>
 8011046:	9841      	ldr	r0, [sp, #260]	; 0x104
 8011048:	06c3      	lsls	r3, r0, #27
 801104a:	f53f aefc 	bmi.w	8010e46 <__ssvfiscanf_r+0x52>
 801104e:	9b00      	ldr	r3, [sp, #0]
 8011050:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8011052:	1d19      	adds	r1, r3, #4
 8011054:	9100      	str	r1, [sp, #0]
 8011056:	681b      	ldr	r3, [r3, #0]
 8011058:	07c0      	lsls	r0, r0, #31
 801105a:	bf4c      	ite	mi
 801105c:	801a      	strhmi	r2, [r3, #0]
 801105e:	601a      	strpl	r2, [r3, #0]
 8011060:	e6f1      	b.n	8010e46 <__ssvfiscanf_r+0x52>
 8011062:	4621      	mov	r1, r4
 8011064:	4630      	mov	r0, r6
 8011066:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8011068:	4798      	blx	r3
 801106a:	2800      	cmp	r0, #0
 801106c:	d0b7      	beq.n	8010fde <__ssvfiscanf_r+0x1ea>
 801106e:	e79d      	b.n	8010fac <__ssvfiscanf_r+0x1b8>
 8011070:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8011072:	3201      	adds	r2, #1
 8011074:	9245      	str	r2, [sp, #276]	; 0x114
 8011076:	6862      	ldr	r2, [r4, #4]
 8011078:	3a01      	subs	r2, #1
 801107a:	2a00      	cmp	r2, #0
 801107c:	6062      	str	r2, [r4, #4]
 801107e:	dd02      	ble.n	8011086 <__ssvfiscanf_r+0x292>
 8011080:	3301      	adds	r3, #1
 8011082:	6023      	str	r3, [r4, #0]
 8011084:	e7ae      	b.n	8010fe4 <__ssvfiscanf_r+0x1f0>
 8011086:	4621      	mov	r1, r4
 8011088:	4630      	mov	r0, r6
 801108a:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801108c:	4798      	blx	r3
 801108e:	2800      	cmp	r0, #0
 8011090:	d0a8      	beq.n	8010fe4 <__ssvfiscanf_r+0x1f0>
 8011092:	e78b      	b.n	8010fac <__ssvfiscanf_r+0x1b8>
 8011094:	2b04      	cmp	r3, #4
 8011096:	dc06      	bgt.n	80110a6 <__ssvfiscanf_r+0x2b2>
 8011098:	466b      	mov	r3, sp
 801109a:	4622      	mov	r2, r4
 801109c:	4630      	mov	r0, r6
 801109e:	a941      	add	r1, sp, #260	; 0x104
 80110a0:	f000 f87a 	bl	8011198 <_scanf_i>
 80110a4:	e7ac      	b.n	8011000 <__ssvfiscanf_r+0x20c>
 80110a6:	4b0f      	ldr	r3, [pc, #60]	; (80110e4 <__ssvfiscanf_r+0x2f0>)
 80110a8:	2b00      	cmp	r3, #0
 80110aa:	f43f aecc 	beq.w	8010e46 <__ssvfiscanf_r+0x52>
 80110ae:	466b      	mov	r3, sp
 80110b0:	4622      	mov	r2, r4
 80110b2:	4630      	mov	r0, r6
 80110b4:	a941      	add	r1, sp, #260	; 0x104
 80110b6:	f3af 8000 	nop.w
 80110ba:	e7a1      	b.n	8011000 <__ssvfiscanf_r+0x20c>
 80110bc:	89a3      	ldrh	r3, [r4, #12]
 80110be:	f013 0f40 	tst.w	r3, #64	; 0x40
 80110c2:	bf18      	it	ne
 80110c4:	f04f 30ff 	movne.w	r0, #4294967295
 80110c8:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 80110cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80110d0:	9844      	ldr	r0, [sp, #272]	; 0x110
 80110d2:	e7f9      	b.n	80110c8 <__ssvfiscanf_r+0x2d4>
 80110d4:	08010d41 	.word	0x08010d41
 80110d8:	08010dbb 	.word	0x08010dbb
 80110dc:	08012343 	.word	0x08012343
 80110e0:	0801263a 	.word	0x0801263a
 80110e4:	00000000 	.word	0x00000000

080110e8 <_scanf_chars>:
 80110e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80110ec:	4615      	mov	r5, r2
 80110ee:	688a      	ldr	r2, [r1, #8]
 80110f0:	4680      	mov	r8, r0
 80110f2:	460c      	mov	r4, r1
 80110f4:	b932      	cbnz	r2, 8011104 <_scanf_chars+0x1c>
 80110f6:	698a      	ldr	r2, [r1, #24]
 80110f8:	2a00      	cmp	r2, #0
 80110fa:	bf0c      	ite	eq
 80110fc:	2201      	moveq	r2, #1
 80110fe:	f04f 32ff 	movne.w	r2, #4294967295
 8011102:	608a      	str	r2, [r1, #8]
 8011104:	2700      	movs	r7, #0
 8011106:	6822      	ldr	r2, [r4, #0]
 8011108:	f8df 9088 	ldr.w	r9, [pc, #136]	; 8011194 <_scanf_chars+0xac>
 801110c:	06d1      	lsls	r1, r2, #27
 801110e:	bf5f      	itttt	pl
 8011110:	681a      	ldrpl	r2, [r3, #0]
 8011112:	1d11      	addpl	r1, r2, #4
 8011114:	6019      	strpl	r1, [r3, #0]
 8011116:	6816      	ldrpl	r6, [r2, #0]
 8011118:	69a0      	ldr	r0, [r4, #24]
 801111a:	b188      	cbz	r0, 8011140 <_scanf_chars+0x58>
 801111c:	2801      	cmp	r0, #1
 801111e:	d107      	bne.n	8011130 <_scanf_chars+0x48>
 8011120:	682b      	ldr	r3, [r5, #0]
 8011122:	781a      	ldrb	r2, [r3, #0]
 8011124:	6963      	ldr	r3, [r4, #20]
 8011126:	5c9b      	ldrb	r3, [r3, r2]
 8011128:	b953      	cbnz	r3, 8011140 <_scanf_chars+0x58>
 801112a:	bb27      	cbnz	r7, 8011176 <_scanf_chars+0x8e>
 801112c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011130:	2802      	cmp	r0, #2
 8011132:	d120      	bne.n	8011176 <_scanf_chars+0x8e>
 8011134:	682b      	ldr	r3, [r5, #0]
 8011136:	781b      	ldrb	r3, [r3, #0]
 8011138:	f813 3009 	ldrb.w	r3, [r3, r9]
 801113c:	071b      	lsls	r3, r3, #28
 801113e:	d41a      	bmi.n	8011176 <_scanf_chars+0x8e>
 8011140:	6823      	ldr	r3, [r4, #0]
 8011142:	3701      	adds	r7, #1
 8011144:	06da      	lsls	r2, r3, #27
 8011146:	bf5e      	ittt	pl
 8011148:	682b      	ldrpl	r3, [r5, #0]
 801114a:	781b      	ldrbpl	r3, [r3, #0]
 801114c:	f806 3b01 	strbpl.w	r3, [r6], #1
 8011150:	682a      	ldr	r2, [r5, #0]
 8011152:	686b      	ldr	r3, [r5, #4]
 8011154:	3201      	adds	r2, #1
 8011156:	602a      	str	r2, [r5, #0]
 8011158:	68a2      	ldr	r2, [r4, #8]
 801115a:	3b01      	subs	r3, #1
 801115c:	3a01      	subs	r2, #1
 801115e:	606b      	str	r3, [r5, #4]
 8011160:	60a2      	str	r2, [r4, #8]
 8011162:	b142      	cbz	r2, 8011176 <_scanf_chars+0x8e>
 8011164:	2b00      	cmp	r3, #0
 8011166:	dcd7      	bgt.n	8011118 <_scanf_chars+0x30>
 8011168:	4629      	mov	r1, r5
 801116a:	4640      	mov	r0, r8
 801116c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8011170:	4798      	blx	r3
 8011172:	2800      	cmp	r0, #0
 8011174:	d0d0      	beq.n	8011118 <_scanf_chars+0x30>
 8011176:	6823      	ldr	r3, [r4, #0]
 8011178:	f013 0310 	ands.w	r3, r3, #16
 801117c:	d105      	bne.n	801118a <_scanf_chars+0xa2>
 801117e:	68e2      	ldr	r2, [r4, #12]
 8011180:	3201      	adds	r2, #1
 8011182:	60e2      	str	r2, [r4, #12]
 8011184:	69a2      	ldr	r2, [r4, #24]
 8011186:	b102      	cbz	r2, 801118a <_scanf_chars+0xa2>
 8011188:	7033      	strb	r3, [r6, #0]
 801118a:	6923      	ldr	r3, [r4, #16]
 801118c:	2000      	movs	r0, #0
 801118e:	441f      	add	r7, r3
 8011190:	6127      	str	r7, [r4, #16]
 8011192:	e7cb      	b.n	801112c <_scanf_chars+0x44>
 8011194:	08012343 	.word	0x08012343

08011198 <_scanf_i>:
 8011198:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801119c:	460c      	mov	r4, r1
 801119e:	4698      	mov	r8, r3
 80111a0:	4b72      	ldr	r3, [pc, #456]	; (801136c <_scanf_i+0x1d4>)
 80111a2:	b087      	sub	sp, #28
 80111a4:	4682      	mov	sl, r0
 80111a6:	4616      	mov	r6, r2
 80111a8:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80111ac:	ab03      	add	r3, sp, #12
 80111ae:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80111b2:	4b6f      	ldr	r3, [pc, #444]	; (8011370 <_scanf_i+0x1d8>)
 80111b4:	69a1      	ldr	r1, [r4, #24]
 80111b6:	4a6f      	ldr	r2, [pc, #444]	; (8011374 <_scanf_i+0x1dc>)
 80111b8:	4627      	mov	r7, r4
 80111ba:	2903      	cmp	r1, #3
 80111bc:	bf18      	it	ne
 80111be:	461a      	movne	r2, r3
 80111c0:	68a3      	ldr	r3, [r4, #8]
 80111c2:	9201      	str	r2, [sp, #4]
 80111c4:	1e5a      	subs	r2, r3, #1
 80111c6:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80111ca:	bf81      	itttt	hi
 80111cc:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80111d0:	eb03 0905 	addhi.w	r9, r3, r5
 80111d4:	f240 135d 	movwhi	r3, #349	; 0x15d
 80111d8:	60a3      	strhi	r3, [r4, #8]
 80111da:	f857 3b1c 	ldr.w	r3, [r7], #28
 80111de:	bf98      	it	ls
 80111e0:	f04f 0900 	movls.w	r9, #0
 80111e4:	463d      	mov	r5, r7
 80111e6:	f04f 0b00 	mov.w	fp, #0
 80111ea:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 80111ee:	6023      	str	r3, [r4, #0]
 80111f0:	6831      	ldr	r1, [r6, #0]
 80111f2:	ab03      	add	r3, sp, #12
 80111f4:	2202      	movs	r2, #2
 80111f6:	7809      	ldrb	r1, [r1, #0]
 80111f8:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 80111fc:	f7ff f88c 	bl	8010318 <memchr>
 8011200:	b328      	cbz	r0, 801124e <_scanf_i+0xb6>
 8011202:	f1bb 0f01 	cmp.w	fp, #1
 8011206:	d159      	bne.n	80112bc <_scanf_i+0x124>
 8011208:	6862      	ldr	r2, [r4, #4]
 801120a:	b92a      	cbnz	r2, 8011218 <_scanf_i+0x80>
 801120c:	2308      	movs	r3, #8
 801120e:	6822      	ldr	r2, [r4, #0]
 8011210:	6063      	str	r3, [r4, #4]
 8011212:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8011216:	6022      	str	r2, [r4, #0]
 8011218:	6822      	ldr	r2, [r4, #0]
 801121a:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 801121e:	6022      	str	r2, [r4, #0]
 8011220:	68a2      	ldr	r2, [r4, #8]
 8011222:	1e51      	subs	r1, r2, #1
 8011224:	60a1      	str	r1, [r4, #8]
 8011226:	b192      	cbz	r2, 801124e <_scanf_i+0xb6>
 8011228:	6832      	ldr	r2, [r6, #0]
 801122a:	1c51      	adds	r1, r2, #1
 801122c:	6031      	str	r1, [r6, #0]
 801122e:	7812      	ldrb	r2, [r2, #0]
 8011230:	f805 2b01 	strb.w	r2, [r5], #1
 8011234:	6872      	ldr	r2, [r6, #4]
 8011236:	3a01      	subs	r2, #1
 8011238:	2a00      	cmp	r2, #0
 801123a:	6072      	str	r2, [r6, #4]
 801123c:	dc07      	bgt.n	801124e <_scanf_i+0xb6>
 801123e:	4631      	mov	r1, r6
 8011240:	4650      	mov	r0, sl
 8011242:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 8011246:	4790      	blx	r2
 8011248:	2800      	cmp	r0, #0
 801124a:	f040 8085 	bne.w	8011358 <_scanf_i+0x1c0>
 801124e:	f10b 0b01 	add.w	fp, fp, #1
 8011252:	f1bb 0f03 	cmp.w	fp, #3
 8011256:	d1cb      	bne.n	80111f0 <_scanf_i+0x58>
 8011258:	6863      	ldr	r3, [r4, #4]
 801125a:	b90b      	cbnz	r3, 8011260 <_scanf_i+0xc8>
 801125c:	230a      	movs	r3, #10
 801125e:	6063      	str	r3, [r4, #4]
 8011260:	6863      	ldr	r3, [r4, #4]
 8011262:	4945      	ldr	r1, [pc, #276]	; (8011378 <_scanf_i+0x1e0>)
 8011264:	6960      	ldr	r0, [r4, #20]
 8011266:	1ac9      	subs	r1, r1, r3
 8011268:	f000 f89a 	bl	80113a0 <__sccl>
 801126c:	f04f 0b00 	mov.w	fp, #0
 8011270:	68a3      	ldr	r3, [r4, #8]
 8011272:	6822      	ldr	r2, [r4, #0]
 8011274:	2b00      	cmp	r3, #0
 8011276:	d03d      	beq.n	80112f4 <_scanf_i+0x15c>
 8011278:	6831      	ldr	r1, [r6, #0]
 801127a:	6960      	ldr	r0, [r4, #20]
 801127c:	f891 c000 	ldrb.w	ip, [r1]
 8011280:	f810 000c 	ldrb.w	r0, [r0, ip]
 8011284:	2800      	cmp	r0, #0
 8011286:	d035      	beq.n	80112f4 <_scanf_i+0x15c>
 8011288:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 801128c:	d124      	bne.n	80112d8 <_scanf_i+0x140>
 801128e:	0510      	lsls	r0, r2, #20
 8011290:	d522      	bpl.n	80112d8 <_scanf_i+0x140>
 8011292:	f10b 0b01 	add.w	fp, fp, #1
 8011296:	f1b9 0f00 	cmp.w	r9, #0
 801129a:	d003      	beq.n	80112a4 <_scanf_i+0x10c>
 801129c:	3301      	adds	r3, #1
 801129e:	f109 39ff 	add.w	r9, r9, #4294967295
 80112a2:	60a3      	str	r3, [r4, #8]
 80112a4:	6873      	ldr	r3, [r6, #4]
 80112a6:	3b01      	subs	r3, #1
 80112a8:	2b00      	cmp	r3, #0
 80112aa:	6073      	str	r3, [r6, #4]
 80112ac:	dd1b      	ble.n	80112e6 <_scanf_i+0x14e>
 80112ae:	6833      	ldr	r3, [r6, #0]
 80112b0:	3301      	adds	r3, #1
 80112b2:	6033      	str	r3, [r6, #0]
 80112b4:	68a3      	ldr	r3, [r4, #8]
 80112b6:	3b01      	subs	r3, #1
 80112b8:	60a3      	str	r3, [r4, #8]
 80112ba:	e7d9      	b.n	8011270 <_scanf_i+0xd8>
 80112bc:	f1bb 0f02 	cmp.w	fp, #2
 80112c0:	d1ae      	bne.n	8011220 <_scanf_i+0x88>
 80112c2:	6822      	ldr	r2, [r4, #0]
 80112c4:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 80112c8:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 80112cc:	d1bf      	bne.n	801124e <_scanf_i+0xb6>
 80112ce:	2310      	movs	r3, #16
 80112d0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80112d4:	6063      	str	r3, [r4, #4]
 80112d6:	e7a2      	b.n	801121e <_scanf_i+0x86>
 80112d8:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 80112dc:	6022      	str	r2, [r4, #0]
 80112de:	780b      	ldrb	r3, [r1, #0]
 80112e0:	f805 3b01 	strb.w	r3, [r5], #1
 80112e4:	e7de      	b.n	80112a4 <_scanf_i+0x10c>
 80112e6:	4631      	mov	r1, r6
 80112e8:	4650      	mov	r0, sl
 80112ea:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80112ee:	4798      	blx	r3
 80112f0:	2800      	cmp	r0, #0
 80112f2:	d0df      	beq.n	80112b4 <_scanf_i+0x11c>
 80112f4:	6823      	ldr	r3, [r4, #0]
 80112f6:	05d9      	lsls	r1, r3, #23
 80112f8:	d50d      	bpl.n	8011316 <_scanf_i+0x17e>
 80112fa:	42bd      	cmp	r5, r7
 80112fc:	d909      	bls.n	8011312 <_scanf_i+0x17a>
 80112fe:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8011302:	4632      	mov	r2, r6
 8011304:	4650      	mov	r0, sl
 8011306:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801130a:	f105 39ff 	add.w	r9, r5, #4294967295
 801130e:	4798      	blx	r3
 8011310:	464d      	mov	r5, r9
 8011312:	42bd      	cmp	r5, r7
 8011314:	d028      	beq.n	8011368 <_scanf_i+0x1d0>
 8011316:	6822      	ldr	r2, [r4, #0]
 8011318:	f012 0210 	ands.w	r2, r2, #16
 801131c:	d113      	bne.n	8011346 <_scanf_i+0x1ae>
 801131e:	702a      	strb	r2, [r5, #0]
 8011320:	4639      	mov	r1, r7
 8011322:	6863      	ldr	r3, [r4, #4]
 8011324:	4650      	mov	r0, sl
 8011326:	9e01      	ldr	r6, [sp, #4]
 8011328:	47b0      	blx	r6
 801132a:	f8d8 3000 	ldr.w	r3, [r8]
 801132e:	6821      	ldr	r1, [r4, #0]
 8011330:	1d1a      	adds	r2, r3, #4
 8011332:	f8c8 2000 	str.w	r2, [r8]
 8011336:	f011 0f20 	tst.w	r1, #32
 801133a:	681b      	ldr	r3, [r3, #0]
 801133c:	d00f      	beq.n	801135e <_scanf_i+0x1c6>
 801133e:	6018      	str	r0, [r3, #0]
 8011340:	68e3      	ldr	r3, [r4, #12]
 8011342:	3301      	adds	r3, #1
 8011344:	60e3      	str	r3, [r4, #12]
 8011346:	2000      	movs	r0, #0
 8011348:	1bed      	subs	r5, r5, r7
 801134a:	44ab      	add	fp, r5
 801134c:	6925      	ldr	r5, [r4, #16]
 801134e:	445d      	add	r5, fp
 8011350:	6125      	str	r5, [r4, #16]
 8011352:	b007      	add	sp, #28
 8011354:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011358:	f04f 0b00 	mov.w	fp, #0
 801135c:	e7ca      	b.n	80112f4 <_scanf_i+0x15c>
 801135e:	07ca      	lsls	r2, r1, #31
 8011360:	bf4c      	ite	mi
 8011362:	8018      	strhmi	r0, [r3, #0]
 8011364:	6018      	strpl	r0, [r3, #0]
 8011366:	e7eb      	b.n	8011340 <_scanf_i+0x1a8>
 8011368:	2001      	movs	r0, #1
 801136a:	e7f2      	b.n	8011352 <_scanf_i+0x1ba>
 801136c:	080122cc 	.word	0x080122cc
 8011370:	0801150d 	.word	0x0801150d
 8011374:	0800f599 	.word	0x0800f599
 8011378:	0801265e 	.word	0x0801265e

0801137c <_read_r>:
 801137c:	b538      	push	{r3, r4, r5, lr}
 801137e:	4604      	mov	r4, r0
 8011380:	4608      	mov	r0, r1
 8011382:	4611      	mov	r1, r2
 8011384:	2200      	movs	r2, #0
 8011386:	4d05      	ldr	r5, [pc, #20]	; (801139c <_read_r+0x20>)
 8011388:	602a      	str	r2, [r5, #0]
 801138a:	461a      	mov	r2, r3
 801138c:	f7f1 f93f 	bl	800260e <_read>
 8011390:	1c43      	adds	r3, r0, #1
 8011392:	d102      	bne.n	801139a <_read_r+0x1e>
 8011394:	682b      	ldr	r3, [r5, #0]
 8011396:	b103      	cbz	r3, 801139a <_read_r+0x1e>
 8011398:	6023      	str	r3, [r4, #0]
 801139a:	bd38      	pop	{r3, r4, r5, pc}
 801139c:	200020c0 	.word	0x200020c0

080113a0 <__sccl>:
 80113a0:	b570      	push	{r4, r5, r6, lr}
 80113a2:	780b      	ldrb	r3, [r1, #0]
 80113a4:	4604      	mov	r4, r0
 80113a6:	2b5e      	cmp	r3, #94	; 0x5e
 80113a8:	bf13      	iteet	ne
 80113aa:	2200      	movne	r2, #0
 80113ac:	2201      	moveq	r2, #1
 80113ae:	784b      	ldrbeq	r3, [r1, #1]
 80113b0:	1c48      	addne	r0, r1, #1
 80113b2:	bf08      	it	eq
 80113b4:	1c88      	addeq	r0, r1, #2
 80113b6:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 80113ba:	1e61      	subs	r1, r4, #1
 80113bc:	f801 2f01 	strb.w	r2, [r1, #1]!
 80113c0:	42a9      	cmp	r1, r5
 80113c2:	d1fb      	bne.n	80113bc <__sccl+0x1c>
 80113c4:	b90b      	cbnz	r3, 80113ca <__sccl+0x2a>
 80113c6:	3801      	subs	r0, #1
 80113c8:	bd70      	pop	{r4, r5, r6, pc}
 80113ca:	f082 0101 	eor.w	r1, r2, #1
 80113ce:	54e1      	strb	r1, [r4, r3]
 80113d0:	1c42      	adds	r2, r0, #1
 80113d2:	f812 5c01 	ldrb.w	r5, [r2, #-1]
 80113d6:	4610      	mov	r0, r2
 80113d8:	2d2d      	cmp	r5, #45	; 0x2d
 80113da:	f102 36ff 	add.w	r6, r2, #4294967295
 80113de:	d006      	beq.n	80113ee <__sccl+0x4e>
 80113e0:	2d5d      	cmp	r5, #93	; 0x5d
 80113e2:	d0f1      	beq.n	80113c8 <__sccl+0x28>
 80113e4:	b90d      	cbnz	r5, 80113ea <__sccl+0x4a>
 80113e6:	4630      	mov	r0, r6
 80113e8:	e7ee      	b.n	80113c8 <__sccl+0x28>
 80113ea:	462b      	mov	r3, r5
 80113ec:	e7ef      	b.n	80113ce <__sccl+0x2e>
 80113ee:	7816      	ldrb	r6, [r2, #0]
 80113f0:	2e5d      	cmp	r6, #93	; 0x5d
 80113f2:	d0fa      	beq.n	80113ea <__sccl+0x4a>
 80113f4:	42b3      	cmp	r3, r6
 80113f6:	dcf8      	bgt.n	80113ea <__sccl+0x4a>
 80113f8:	4618      	mov	r0, r3
 80113fa:	3001      	adds	r0, #1
 80113fc:	4286      	cmp	r6, r0
 80113fe:	5421      	strb	r1, [r4, r0]
 8011400:	dcfb      	bgt.n	80113fa <__sccl+0x5a>
 8011402:	43d8      	mvns	r0, r3
 8011404:	4430      	add	r0, r6
 8011406:	42b3      	cmp	r3, r6
 8011408:	bfa8      	it	ge
 801140a:	2000      	movge	r0, #0
 801140c:	1c5d      	adds	r5, r3, #1
 801140e:	182b      	adds	r3, r5, r0
 8011410:	3202      	adds	r2, #2
 8011412:	e7de      	b.n	80113d2 <__sccl+0x32>

08011414 <_strtoul_l.isra.0>:
 8011414:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011418:	468c      	mov	ip, r1
 801141a:	4686      	mov	lr, r0
 801141c:	4e3a      	ldr	r6, [pc, #232]	; (8011508 <_strtoul_l.isra.0+0xf4>)
 801141e:	4660      	mov	r0, ip
 8011420:	f81c 4b01 	ldrb.w	r4, [ip], #1
 8011424:	5da5      	ldrb	r5, [r4, r6]
 8011426:	f015 0508 	ands.w	r5, r5, #8
 801142a:	d1f8      	bne.n	801141e <_strtoul_l.isra.0+0xa>
 801142c:	2c2d      	cmp	r4, #45	; 0x2d
 801142e:	d134      	bne.n	801149a <_strtoul_l.isra.0+0x86>
 8011430:	f04f 0801 	mov.w	r8, #1
 8011434:	f89c 4000 	ldrb.w	r4, [ip]
 8011438:	f100 0c02 	add.w	ip, r0, #2
 801143c:	2b00      	cmp	r3, #0
 801143e:	d05e      	beq.n	80114fe <_strtoul_l.isra.0+0xea>
 8011440:	2b10      	cmp	r3, #16
 8011442:	d10c      	bne.n	801145e <_strtoul_l.isra.0+0x4a>
 8011444:	2c30      	cmp	r4, #48	; 0x30
 8011446:	d10a      	bne.n	801145e <_strtoul_l.isra.0+0x4a>
 8011448:	f89c 0000 	ldrb.w	r0, [ip]
 801144c:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8011450:	2858      	cmp	r0, #88	; 0x58
 8011452:	d14f      	bne.n	80114f4 <_strtoul_l.isra.0+0xe0>
 8011454:	2310      	movs	r3, #16
 8011456:	f89c 4001 	ldrb.w	r4, [ip, #1]
 801145a:	f10c 0c02 	add.w	ip, ip, #2
 801145e:	f04f 37ff 	mov.w	r7, #4294967295
 8011462:	fbb7 f7f3 	udiv	r7, r7, r3
 8011466:	2500      	movs	r5, #0
 8011468:	fb03 f907 	mul.w	r9, r3, r7
 801146c:	4628      	mov	r0, r5
 801146e:	ea6f 0909 	mvn.w	r9, r9
 8011472:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 8011476:	2e09      	cmp	r6, #9
 8011478:	d818      	bhi.n	80114ac <_strtoul_l.isra.0+0x98>
 801147a:	4634      	mov	r4, r6
 801147c:	42a3      	cmp	r3, r4
 801147e:	dd24      	ble.n	80114ca <_strtoul_l.isra.0+0xb6>
 8011480:	2d00      	cmp	r5, #0
 8011482:	db1f      	blt.n	80114c4 <_strtoul_l.isra.0+0xb0>
 8011484:	4287      	cmp	r7, r0
 8011486:	d31d      	bcc.n	80114c4 <_strtoul_l.isra.0+0xb0>
 8011488:	d101      	bne.n	801148e <_strtoul_l.isra.0+0x7a>
 801148a:	45a1      	cmp	r9, r4
 801148c:	db1a      	blt.n	80114c4 <_strtoul_l.isra.0+0xb0>
 801148e:	2501      	movs	r5, #1
 8011490:	fb00 4003 	mla	r0, r0, r3, r4
 8011494:	f81c 4b01 	ldrb.w	r4, [ip], #1
 8011498:	e7eb      	b.n	8011472 <_strtoul_l.isra.0+0x5e>
 801149a:	2c2b      	cmp	r4, #43	; 0x2b
 801149c:	bf08      	it	eq
 801149e:	f89c 4000 	ldrbeq.w	r4, [ip]
 80114a2:	46a8      	mov	r8, r5
 80114a4:	bf08      	it	eq
 80114a6:	f100 0c02 	addeq.w	ip, r0, #2
 80114aa:	e7c7      	b.n	801143c <_strtoul_l.isra.0+0x28>
 80114ac:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 80114b0:	2e19      	cmp	r6, #25
 80114b2:	d801      	bhi.n	80114b8 <_strtoul_l.isra.0+0xa4>
 80114b4:	3c37      	subs	r4, #55	; 0x37
 80114b6:	e7e1      	b.n	801147c <_strtoul_l.isra.0+0x68>
 80114b8:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 80114bc:	2e19      	cmp	r6, #25
 80114be:	d804      	bhi.n	80114ca <_strtoul_l.isra.0+0xb6>
 80114c0:	3c57      	subs	r4, #87	; 0x57
 80114c2:	e7db      	b.n	801147c <_strtoul_l.isra.0+0x68>
 80114c4:	f04f 35ff 	mov.w	r5, #4294967295
 80114c8:	e7e4      	b.n	8011494 <_strtoul_l.isra.0+0x80>
 80114ca:	2d00      	cmp	r5, #0
 80114cc:	da07      	bge.n	80114de <_strtoul_l.isra.0+0xca>
 80114ce:	2322      	movs	r3, #34	; 0x22
 80114d0:	f04f 30ff 	mov.w	r0, #4294967295
 80114d4:	f8ce 3000 	str.w	r3, [lr]
 80114d8:	b942      	cbnz	r2, 80114ec <_strtoul_l.isra.0+0xd8>
 80114da:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80114de:	f1b8 0f00 	cmp.w	r8, #0
 80114e2:	d000      	beq.n	80114e6 <_strtoul_l.isra.0+0xd2>
 80114e4:	4240      	negs	r0, r0
 80114e6:	2a00      	cmp	r2, #0
 80114e8:	d0f7      	beq.n	80114da <_strtoul_l.isra.0+0xc6>
 80114ea:	b10d      	cbz	r5, 80114f0 <_strtoul_l.isra.0+0xdc>
 80114ec:	f10c 31ff 	add.w	r1, ip, #4294967295
 80114f0:	6011      	str	r1, [r2, #0]
 80114f2:	e7f2      	b.n	80114da <_strtoul_l.isra.0+0xc6>
 80114f4:	2430      	movs	r4, #48	; 0x30
 80114f6:	2b00      	cmp	r3, #0
 80114f8:	d1b1      	bne.n	801145e <_strtoul_l.isra.0+0x4a>
 80114fa:	2308      	movs	r3, #8
 80114fc:	e7af      	b.n	801145e <_strtoul_l.isra.0+0x4a>
 80114fe:	2c30      	cmp	r4, #48	; 0x30
 8011500:	d0a2      	beq.n	8011448 <_strtoul_l.isra.0+0x34>
 8011502:	230a      	movs	r3, #10
 8011504:	e7ab      	b.n	801145e <_strtoul_l.isra.0+0x4a>
 8011506:	bf00      	nop
 8011508:	08012343 	.word	0x08012343

0801150c <_strtoul_r>:
 801150c:	f7ff bf82 	b.w	8011414 <_strtoul_l.isra.0>

08011510 <__submore>:
 8011510:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011514:	460c      	mov	r4, r1
 8011516:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8011518:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801151c:	4299      	cmp	r1, r3
 801151e:	d11b      	bne.n	8011558 <__submore+0x48>
 8011520:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8011524:	f7fd fa46 	bl	800e9b4 <_malloc_r>
 8011528:	b918      	cbnz	r0, 8011532 <__submore+0x22>
 801152a:	f04f 30ff 	mov.w	r0, #4294967295
 801152e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011532:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011536:	63a3      	str	r3, [r4, #56]	; 0x38
 8011538:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 801153c:	6360      	str	r0, [r4, #52]	; 0x34
 801153e:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8011542:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8011546:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 801154a:	7043      	strb	r3, [r0, #1]
 801154c:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8011550:	7003      	strb	r3, [r0, #0]
 8011552:	6020      	str	r0, [r4, #0]
 8011554:	2000      	movs	r0, #0
 8011556:	e7ea      	b.n	801152e <__submore+0x1e>
 8011558:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 801155a:	0077      	lsls	r7, r6, #1
 801155c:	463a      	mov	r2, r7
 801155e:	f000 fa25 	bl	80119ac <_realloc_r>
 8011562:	4605      	mov	r5, r0
 8011564:	2800      	cmp	r0, #0
 8011566:	d0e0      	beq.n	801152a <__submore+0x1a>
 8011568:	eb00 0806 	add.w	r8, r0, r6
 801156c:	4601      	mov	r1, r0
 801156e:	4632      	mov	r2, r6
 8011570:	4640      	mov	r0, r8
 8011572:	f7fe fedf 	bl	8010334 <memcpy>
 8011576:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 801157a:	f8c4 8000 	str.w	r8, [r4]
 801157e:	e7e9      	b.n	8011554 <__submore+0x44>

08011580 <__assert_func>:
 8011580:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011582:	4614      	mov	r4, r2
 8011584:	461a      	mov	r2, r3
 8011586:	4b09      	ldr	r3, [pc, #36]	; (80115ac <__assert_func+0x2c>)
 8011588:	4605      	mov	r5, r0
 801158a:	681b      	ldr	r3, [r3, #0]
 801158c:	68d8      	ldr	r0, [r3, #12]
 801158e:	b14c      	cbz	r4, 80115a4 <__assert_func+0x24>
 8011590:	4b07      	ldr	r3, [pc, #28]	; (80115b0 <__assert_func+0x30>)
 8011592:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8011596:	9100      	str	r1, [sp, #0]
 8011598:	462b      	mov	r3, r5
 801159a:	4906      	ldr	r1, [pc, #24]	; (80115b4 <__assert_func+0x34>)
 801159c:	f000 f9a6 	bl	80118ec <fiprintf>
 80115a0:	f000 fc50 	bl	8011e44 <abort>
 80115a4:	4b04      	ldr	r3, [pc, #16]	; (80115b8 <__assert_func+0x38>)
 80115a6:	461c      	mov	r4, r3
 80115a8:	e7f3      	b.n	8011592 <__assert_func+0x12>
 80115aa:	bf00      	nop
 80115ac:	2000035c 	.word	0x2000035c
 80115b0:	08012660 	.word	0x08012660
 80115b4:	0801266d 	.word	0x0801266d
 80115b8:	0801269b 	.word	0x0801269b

080115bc <__sflush_r>:
 80115bc:	898a      	ldrh	r2, [r1, #12]
 80115be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80115c2:	4605      	mov	r5, r0
 80115c4:	0710      	lsls	r0, r2, #28
 80115c6:	460c      	mov	r4, r1
 80115c8:	d458      	bmi.n	801167c <__sflush_r+0xc0>
 80115ca:	684b      	ldr	r3, [r1, #4]
 80115cc:	2b00      	cmp	r3, #0
 80115ce:	dc05      	bgt.n	80115dc <__sflush_r+0x20>
 80115d0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80115d2:	2b00      	cmp	r3, #0
 80115d4:	dc02      	bgt.n	80115dc <__sflush_r+0x20>
 80115d6:	2000      	movs	r0, #0
 80115d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80115dc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80115de:	2e00      	cmp	r6, #0
 80115e0:	d0f9      	beq.n	80115d6 <__sflush_r+0x1a>
 80115e2:	2300      	movs	r3, #0
 80115e4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80115e8:	682f      	ldr	r7, [r5, #0]
 80115ea:	602b      	str	r3, [r5, #0]
 80115ec:	d032      	beq.n	8011654 <__sflush_r+0x98>
 80115ee:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80115f0:	89a3      	ldrh	r3, [r4, #12]
 80115f2:	075a      	lsls	r2, r3, #29
 80115f4:	d505      	bpl.n	8011602 <__sflush_r+0x46>
 80115f6:	6863      	ldr	r3, [r4, #4]
 80115f8:	1ac0      	subs	r0, r0, r3
 80115fa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80115fc:	b10b      	cbz	r3, 8011602 <__sflush_r+0x46>
 80115fe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8011600:	1ac0      	subs	r0, r0, r3
 8011602:	2300      	movs	r3, #0
 8011604:	4602      	mov	r2, r0
 8011606:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011608:	4628      	mov	r0, r5
 801160a:	6a21      	ldr	r1, [r4, #32]
 801160c:	47b0      	blx	r6
 801160e:	1c43      	adds	r3, r0, #1
 8011610:	89a3      	ldrh	r3, [r4, #12]
 8011612:	d106      	bne.n	8011622 <__sflush_r+0x66>
 8011614:	6829      	ldr	r1, [r5, #0]
 8011616:	291d      	cmp	r1, #29
 8011618:	d82c      	bhi.n	8011674 <__sflush_r+0xb8>
 801161a:	4a2a      	ldr	r2, [pc, #168]	; (80116c4 <__sflush_r+0x108>)
 801161c:	40ca      	lsrs	r2, r1
 801161e:	07d6      	lsls	r6, r2, #31
 8011620:	d528      	bpl.n	8011674 <__sflush_r+0xb8>
 8011622:	2200      	movs	r2, #0
 8011624:	6062      	str	r2, [r4, #4]
 8011626:	6922      	ldr	r2, [r4, #16]
 8011628:	04d9      	lsls	r1, r3, #19
 801162a:	6022      	str	r2, [r4, #0]
 801162c:	d504      	bpl.n	8011638 <__sflush_r+0x7c>
 801162e:	1c42      	adds	r2, r0, #1
 8011630:	d101      	bne.n	8011636 <__sflush_r+0x7a>
 8011632:	682b      	ldr	r3, [r5, #0]
 8011634:	b903      	cbnz	r3, 8011638 <__sflush_r+0x7c>
 8011636:	6560      	str	r0, [r4, #84]	; 0x54
 8011638:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801163a:	602f      	str	r7, [r5, #0]
 801163c:	2900      	cmp	r1, #0
 801163e:	d0ca      	beq.n	80115d6 <__sflush_r+0x1a>
 8011640:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011644:	4299      	cmp	r1, r3
 8011646:	d002      	beq.n	801164e <__sflush_r+0x92>
 8011648:	4628      	mov	r0, r5
 801164a:	f7fd f967 	bl	800e91c <_free_r>
 801164e:	2000      	movs	r0, #0
 8011650:	6360      	str	r0, [r4, #52]	; 0x34
 8011652:	e7c1      	b.n	80115d8 <__sflush_r+0x1c>
 8011654:	6a21      	ldr	r1, [r4, #32]
 8011656:	2301      	movs	r3, #1
 8011658:	4628      	mov	r0, r5
 801165a:	47b0      	blx	r6
 801165c:	1c41      	adds	r1, r0, #1
 801165e:	d1c7      	bne.n	80115f0 <__sflush_r+0x34>
 8011660:	682b      	ldr	r3, [r5, #0]
 8011662:	2b00      	cmp	r3, #0
 8011664:	d0c4      	beq.n	80115f0 <__sflush_r+0x34>
 8011666:	2b1d      	cmp	r3, #29
 8011668:	d001      	beq.n	801166e <__sflush_r+0xb2>
 801166a:	2b16      	cmp	r3, #22
 801166c:	d101      	bne.n	8011672 <__sflush_r+0xb6>
 801166e:	602f      	str	r7, [r5, #0]
 8011670:	e7b1      	b.n	80115d6 <__sflush_r+0x1a>
 8011672:	89a3      	ldrh	r3, [r4, #12]
 8011674:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011678:	81a3      	strh	r3, [r4, #12]
 801167a:	e7ad      	b.n	80115d8 <__sflush_r+0x1c>
 801167c:	690f      	ldr	r7, [r1, #16]
 801167e:	2f00      	cmp	r7, #0
 8011680:	d0a9      	beq.n	80115d6 <__sflush_r+0x1a>
 8011682:	0793      	lsls	r3, r2, #30
 8011684:	bf18      	it	ne
 8011686:	2300      	movne	r3, #0
 8011688:	680e      	ldr	r6, [r1, #0]
 801168a:	bf08      	it	eq
 801168c:	694b      	ldreq	r3, [r1, #20]
 801168e:	eba6 0807 	sub.w	r8, r6, r7
 8011692:	600f      	str	r7, [r1, #0]
 8011694:	608b      	str	r3, [r1, #8]
 8011696:	f1b8 0f00 	cmp.w	r8, #0
 801169a:	dd9c      	ble.n	80115d6 <__sflush_r+0x1a>
 801169c:	4643      	mov	r3, r8
 801169e:	463a      	mov	r2, r7
 80116a0:	4628      	mov	r0, r5
 80116a2:	6a21      	ldr	r1, [r4, #32]
 80116a4:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80116a6:	47b0      	blx	r6
 80116a8:	2800      	cmp	r0, #0
 80116aa:	dc06      	bgt.n	80116ba <__sflush_r+0xfe>
 80116ac:	89a3      	ldrh	r3, [r4, #12]
 80116ae:	f04f 30ff 	mov.w	r0, #4294967295
 80116b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80116b6:	81a3      	strh	r3, [r4, #12]
 80116b8:	e78e      	b.n	80115d8 <__sflush_r+0x1c>
 80116ba:	4407      	add	r7, r0
 80116bc:	eba8 0800 	sub.w	r8, r8, r0
 80116c0:	e7e9      	b.n	8011696 <__sflush_r+0xda>
 80116c2:	bf00      	nop
 80116c4:	20400001 	.word	0x20400001

080116c8 <_fflush_r>:
 80116c8:	b538      	push	{r3, r4, r5, lr}
 80116ca:	690b      	ldr	r3, [r1, #16]
 80116cc:	4605      	mov	r5, r0
 80116ce:	460c      	mov	r4, r1
 80116d0:	b913      	cbnz	r3, 80116d8 <_fflush_r+0x10>
 80116d2:	2500      	movs	r5, #0
 80116d4:	4628      	mov	r0, r5
 80116d6:	bd38      	pop	{r3, r4, r5, pc}
 80116d8:	b118      	cbz	r0, 80116e2 <_fflush_r+0x1a>
 80116da:	6983      	ldr	r3, [r0, #24]
 80116dc:	b90b      	cbnz	r3, 80116e2 <_fflush_r+0x1a>
 80116de:	f000 f887 	bl	80117f0 <__sinit>
 80116e2:	4b14      	ldr	r3, [pc, #80]	; (8011734 <_fflush_r+0x6c>)
 80116e4:	429c      	cmp	r4, r3
 80116e6:	d11b      	bne.n	8011720 <_fflush_r+0x58>
 80116e8:	686c      	ldr	r4, [r5, #4]
 80116ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80116ee:	2b00      	cmp	r3, #0
 80116f0:	d0ef      	beq.n	80116d2 <_fflush_r+0xa>
 80116f2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80116f4:	07d0      	lsls	r0, r2, #31
 80116f6:	d404      	bmi.n	8011702 <_fflush_r+0x3a>
 80116f8:	0599      	lsls	r1, r3, #22
 80116fa:	d402      	bmi.n	8011702 <_fflush_r+0x3a>
 80116fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80116fe:	f000 f927 	bl	8011950 <__retarget_lock_acquire_recursive>
 8011702:	4628      	mov	r0, r5
 8011704:	4621      	mov	r1, r4
 8011706:	f7ff ff59 	bl	80115bc <__sflush_r>
 801170a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801170c:	4605      	mov	r5, r0
 801170e:	07da      	lsls	r2, r3, #31
 8011710:	d4e0      	bmi.n	80116d4 <_fflush_r+0xc>
 8011712:	89a3      	ldrh	r3, [r4, #12]
 8011714:	059b      	lsls	r3, r3, #22
 8011716:	d4dd      	bmi.n	80116d4 <_fflush_r+0xc>
 8011718:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801171a:	f000 f91a 	bl	8011952 <__retarget_lock_release_recursive>
 801171e:	e7d9      	b.n	80116d4 <_fflush_r+0xc>
 8011720:	4b05      	ldr	r3, [pc, #20]	; (8011738 <_fflush_r+0x70>)
 8011722:	429c      	cmp	r4, r3
 8011724:	d101      	bne.n	801172a <_fflush_r+0x62>
 8011726:	68ac      	ldr	r4, [r5, #8]
 8011728:	e7df      	b.n	80116ea <_fflush_r+0x22>
 801172a:	4b04      	ldr	r3, [pc, #16]	; (801173c <_fflush_r+0x74>)
 801172c:	429c      	cmp	r4, r3
 801172e:	bf08      	it	eq
 8011730:	68ec      	ldreq	r4, [r5, #12]
 8011732:	e7da      	b.n	80116ea <_fflush_r+0x22>
 8011734:	080126bc 	.word	0x080126bc
 8011738:	080126dc 	.word	0x080126dc
 801173c:	0801269c 	.word	0x0801269c

08011740 <std>:
 8011740:	2300      	movs	r3, #0
 8011742:	b510      	push	{r4, lr}
 8011744:	4604      	mov	r4, r0
 8011746:	e9c0 3300 	strd	r3, r3, [r0]
 801174a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801174e:	6083      	str	r3, [r0, #8]
 8011750:	8181      	strh	r1, [r0, #12]
 8011752:	6643      	str	r3, [r0, #100]	; 0x64
 8011754:	81c2      	strh	r2, [r0, #14]
 8011756:	6183      	str	r3, [r0, #24]
 8011758:	4619      	mov	r1, r3
 801175a:	2208      	movs	r2, #8
 801175c:	305c      	adds	r0, #92	; 0x5c
 801175e:	f7fd f8d5 	bl	800e90c <memset>
 8011762:	4b05      	ldr	r3, [pc, #20]	; (8011778 <std+0x38>)
 8011764:	6224      	str	r4, [r4, #32]
 8011766:	6263      	str	r3, [r4, #36]	; 0x24
 8011768:	4b04      	ldr	r3, [pc, #16]	; (801177c <std+0x3c>)
 801176a:	62a3      	str	r3, [r4, #40]	; 0x28
 801176c:	4b04      	ldr	r3, [pc, #16]	; (8011780 <std+0x40>)
 801176e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8011770:	4b04      	ldr	r3, [pc, #16]	; (8011784 <std+0x44>)
 8011772:	6323      	str	r3, [r4, #48]	; 0x30
 8011774:	bd10      	pop	{r4, pc}
 8011776:	bf00      	nop
 8011778:	0800f3dd 	.word	0x0800f3dd
 801177c:	0800f403 	.word	0x0800f403
 8011780:	0800f43b 	.word	0x0800f43b
 8011784:	0800f45f 	.word	0x0800f45f

08011788 <_cleanup_r>:
 8011788:	4901      	ldr	r1, [pc, #4]	; (8011790 <_cleanup_r+0x8>)
 801178a:	f000 b8c1 	b.w	8011910 <_fwalk_reent>
 801178e:	bf00      	nop
 8011790:	080116c9 	.word	0x080116c9

08011794 <__sfmoreglue>:
 8011794:	b570      	push	{r4, r5, r6, lr}
 8011796:	2568      	movs	r5, #104	; 0x68
 8011798:	1e4a      	subs	r2, r1, #1
 801179a:	4355      	muls	r5, r2
 801179c:	460e      	mov	r6, r1
 801179e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80117a2:	f7fd f907 	bl	800e9b4 <_malloc_r>
 80117a6:	4604      	mov	r4, r0
 80117a8:	b140      	cbz	r0, 80117bc <__sfmoreglue+0x28>
 80117aa:	2100      	movs	r1, #0
 80117ac:	e9c0 1600 	strd	r1, r6, [r0]
 80117b0:	300c      	adds	r0, #12
 80117b2:	60a0      	str	r0, [r4, #8]
 80117b4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80117b8:	f7fd f8a8 	bl	800e90c <memset>
 80117bc:	4620      	mov	r0, r4
 80117be:	bd70      	pop	{r4, r5, r6, pc}

080117c0 <__sfp_lock_acquire>:
 80117c0:	4801      	ldr	r0, [pc, #4]	; (80117c8 <__sfp_lock_acquire+0x8>)
 80117c2:	f000 b8c5 	b.w	8011950 <__retarget_lock_acquire_recursive>
 80117c6:	bf00      	nop
 80117c8:	200020cc 	.word	0x200020cc

080117cc <__sfp_lock_release>:
 80117cc:	4801      	ldr	r0, [pc, #4]	; (80117d4 <__sfp_lock_release+0x8>)
 80117ce:	f000 b8c0 	b.w	8011952 <__retarget_lock_release_recursive>
 80117d2:	bf00      	nop
 80117d4:	200020cc 	.word	0x200020cc

080117d8 <__sinit_lock_acquire>:
 80117d8:	4801      	ldr	r0, [pc, #4]	; (80117e0 <__sinit_lock_acquire+0x8>)
 80117da:	f000 b8b9 	b.w	8011950 <__retarget_lock_acquire_recursive>
 80117de:	bf00      	nop
 80117e0:	200020c7 	.word	0x200020c7

080117e4 <__sinit_lock_release>:
 80117e4:	4801      	ldr	r0, [pc, #4]	; (80117ec <__sinit_lock_release+0x8>)
 80117e6:	f000 b8b4 	b.w	8011952 <__retarget_lock_release_recursive>
 80117ea:	bf00      	nop
 80117ec:	200020c7 	.word	0x200020c7

080117f0 <__sinit>:
 80117f0:	b510      	push	{r4, lr}
 80117f2:	4604      	mov	r4, r0
 80117f4:	f7ff fff0 	bl	80117d8 <__sinit_lock_acquire>
 80117f8:	69a3      	ldr	r3, [r4, #24]
 80117fa:	b11b      	cbz	r3, 8011804 <__sinit+0x14>
 80117fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011800:	f7ff bff0 	b.w	80117e4 <__sinit_lock_release>
 8011804:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8011808:	6523      	str	r3, [r4, #80]	; 0x50
 801180a:	4b13      	ldr	r3, [pc, #76]	; (8011858 <__sinit+0x68>)
 801180c:	4a13      	ldr	r2, [pc, #76]	; (801185c <__sinit+0x6c>)
 801180e:	681b      	ldr	r3, [r3, #0]
 8011810:	62a2      	str	r2, [r4, #40]	; 0x28
 8011812:	42a3      	cmp	r3, r4
 8011814:	bf08      	it	eq
 8011816:	2301      	moveq	r3, #1
 8011818:	4620      	mov	r0, r4
 801181a:	bf08      	it	eq
 801181c:	61a3      	streq	r3, [r4, #24]
 801181e:	f000 f81f 	bl	8011860 <__sfp>
 8011822:	6060      	str	r0, [r4, #4]
 8011824:	4620      	mov	r0, r4
 8011826:	f000 f81b 	bl	8011860 <__sfp>
 801182a:	60a0      	str	r0, [r4, #8]
 801182c:	4620      	mov	r0, r4
 801182e:	f000 f817 	bl	8011860 <__sfp>
 8011832:	2200      	movs	r2, #0
 8011834:	2104      	movs	r1, #4
 8011836:	60e0      	str	r0, [r4, #12]
 8011838:	6860      	ldr	r0, [r4, #4]
 801183a:	f7ff ff81 	bl	8011740 <std>
 801183e:	2201      	movs	r2, #1
 8011840:	2109      	movs	r1, #9
 8011842:	68a0      	ldr	r0, [r4, #8]
 8011844:	f7ff ff7c 	bl	8011740 <std>
 8011848:	2202      	movs	r2, #2
 801184a:	2112      	movs	r1, #18
 801184c:	68e0      	ldr	r0, [r4, #12]
 801184e:	f7ff ff77 	bl	8011740 <std>
 8011852:	2301      	movs	r3, #1
 8011854:	61a3      	str	r3, [r4, #24]
 8011856:	e7d1      	b.n	80117fc <__sinit+0xc>
 8011858:	0801230c 	.word	0x0801230c
 801185c:	08011789 	.word	0x08011789

08011860 <__sfp>:
 8011860:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011862:	4607      	mov	r7, r0
 8011864:	f7ff ffac 	bl	80117c0 <__sfp_lock_acquire>
 8011868:	4b1e      	ldr	r3, [pc, #120]	; (80118e4 <__sfp+0x84>)
 801186a:	681e      	ldr	r6, [r3, #0]
 801186c:	69b3      	ldr	r3, [r6, #24]
 801186e:	b913      	cbnz	r3, 8011876 <__sfp+0x16>
 8011870:	4630      	mov	r0, r6
 8011872:	f7ff ffbd 	bl	80117f0 <__sinit>
 8011876:	3648      	adds	r6, #72	; 0x48
 8011878:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 801187c:	3b01      	subs	r3, #1
 801187e:	d503      	bpl.n	8011888 <__sfp+0x28>
 8011880:	6833      	ldr	r3, [r6, #0]
 8011882:	b30b      	cbz	r3, 80118c8 <__sfp+0x68>
 8011884:	6836      	ldr	r6, [r6, #0]
 8011886:	e7f7      	b.n	8011878 <__sfp+0x18>
 8011888:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801188c:	b9d5      	cbnz	r5, 80118c4 <__sfp+0x64>
 801188e:	4b16      	ldr	r3, [pc, #88]	; (80118e8 <__sfp+0x88>)
 8011890:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8011894:	60e3      	str	r3, [r4, #12]
 8011896:	6665      	str	r5, [r4, #100]	; 0x64
 8011898:	f000 f859 	bl	801194e <__retarget_lock_init_recursive>
 801189c:	f7ff ff96 	bl	80117cc <__sfp_lock_release>
 80118a0:	2208      	movs	r2, #8
 80118a2:	4629      	mov	r1, r5
 80118a4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80118a8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80118ac:	6025      	str	r5, [r4, #0]
 80118ae:	61a5      	str	r5, [r4, #24]
 80118b0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80118b4:	f7fd f82a 	bl	800e90c <memset>
 80118b8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80118bc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80118c0:	4620      	mov	r0, r4
 80118c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80118c4:	3468      	adds	r4, #104	; 0x68
 80118c6:	e7d9      	b.n	801187c <__sfp+0x1c>
 80118c8:	2104      	movs	r1, #4
 80118ca:	4638      	mov	r0, r7
 80118cc:	f7ff ff62 	bl	8011794 <__sfmoreglue>
 80118d0:	4604      	mov	r4, r0
 80118d2:	6030      	str	r0, [r6, #0]
 80118d4:	2800      	cmp	r0, #0
 80118d6:	d1d5      	bne.n	8011884 <__sfp+0x24>
 80118d8:	f7ff ff78 	bl	80117cc <__sfp_lock_release>
 80118dc:	230c      	movs	r3, #12
 80118de:	603b      	str	r3, [r7, #0]
 80118e0:	e7ee      	b.n	80118c0 <__sfp+0x60>
 80118e2:	bf00      	nop
 80118e4:	0801230c 	.word	0x0801230c
 80118e8:	ffff0001 	.word	0xffff0001

080118ec <fiprintf>:
 80118ec:	b40e      	push	{r1, r2, r3}
 80118ee:	b503      	push	{r0, r1, lr}
 80118f0:	4601      	mov	r1, r0
 80118f2:	ab03      	add	r3, sp, #12
 80118f4:	4805      	ldr	r0, [pc, #20]	; (801190c <fiprintf+0x20>)
 80118f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80118fa:	6800      	ldr	r0, [r0, #0]
 80118fc:	9301      	str	r3, [sp, #4]
 80118fe:	f000 f8a3 	bl	8011a48 <_vfiprintf_r>
 8011902:	b002      	add	sp, #8
 8011904:	f85d eb04 	ldr.w	lr, [sp], #4
 8011908:	b003      	add	sp, #12
 801190a:	4770      	bx	lr
 801190c:	2000035c 	.word	0x2000035c

08011910 <_fwalk_reent>:
 8011910:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011914:	4606      	mov	r6, r0
 8011916:	4688      	mov	r8, r1
 8011918:	2700      	movs	r7, #0
 801191a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801191e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8011922:	f1b9 0901 	subs.w	r9, r9, #1
 8011926:	d505      	bpl.n	8011934 <_fwalk_reent+0x24>
 8011928:	6824      	ldr	r4, [r4, #0]
 801192a:	2c00      	cmp	r4, #0
 801192c:	d1f7      	bne.n	801191e <_fwalk_reent+0xe>
 801192e:	4638      	mov	r0, r7
 8011930:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011934:	89ab      	ldrh	r3, [r5, #12]
 8011936:	2b01      	cmp	r3, #1
 8011938:	d907      	bls.n	801194a <_fwalk_reent+0x3a>
 801193a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801193e:	3301      	adds	r3, #1
 8011940:	d003      	beq.n	801194a <_fwalk_reent+0x3a>
 8011942:	4629      	mov	r1, r5
 8011944:	4630      	mov	r0, r6
 8011946:	47c0      	blx	r8
 8011948:	4307      	orrs	r7, r0
 801194a:	3568      	adds	r5, #104	; 0x68
 801194c:	e7e9      	b.n	8011922 <_fwalk_reent+0x12>

0801194e <__retarget_lock_init_recursive>:
 801194e:	4770      	bx	lr

08011950 <__retarget_lock_acquire_recursive>:
 8011950:	4770      	bx	lr

08011952 <__retarget_lock_release_recursive>:
 8011952:	4770      	bx	lr

08011954 <__ascii_mbtowc>:
 8011954:	b082      	sub	sp, #8
 8011956:	b901      	cbnz	r1, 801195a <__ascii_mbtowc+0x6>
 8011958:	a901      	add	r1, sp, #4
 801195a:	b142      	cbz	r2, 801196e <__ascii_mbtowc+0x1a>
 801195c:	b14b      	cbz	r3, 8011972 <__ascii_mbtowc+0x1e>
 801195e:	7813      	ldrb	r3, [r2, #0]
 8011960:	600b      	str	r3, [r1, #0]
 8011962:	7812      	ldrb	r2, [r2, #0]
 8011964:	1e10      	subs	r0, r2, #0
 8011966:	bf18      	it	ne
 8011968:	2001      	movne	r0, #1
 801196a:	b002      	add	sp, #8
 801196c:	4770      	bx	lr
 801196e:	4610      	mov	r0, r2
 8011970:	e7fb      	b.n	801196a <__ascii_mbtowc+0x16>
 8011972:	f06f 0001 	mvn.w	r0, #1
 8011976:	e7f8      	b.n	801196a <__ascii_mbtowc+0x16>

08011978 <memmove>:
 8011978:	4288      	cmp	r0, r1
 801197a:	b510      	push	{r4, lr}
 801197c:	eb01 0402 	add.w	r4, r1, r2
 8011980:	d902      	bls.n	8011988 <memmove+0x10>
 8011982:	4284      	cmp	r4, r0
 8011984:	4623      	mov	r3, r4
 8011986:	d807      	bhi.n	8011998 <memmove+0x20>
 8011988:	1e43      	subs	r3, r0, #1
 801198a:	42a1      	cmp	r1, r4
 801198c:	d008      	beq.n	80119a0 <memmove+0x28>
 801198e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011992:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011996:	e7f8      	b.n	801198a <memmove+0x12>
 8011998:	4601      	mov	r1, r0
 801199a:	4402      	add	r2, r0
 801199c:	428a      	cmp	r2, r1
 801199e:	d100      	bne.n	80119a2 <memmove+0x2a>
 80119a0:	bd10      	pop	{r4, pc}
 80119a2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80119a6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80119aa:	e7f7      	b.n	801199c <memmove+0x24>

080119ac <_realloc_r>:
 80119ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80119ae:	4607      	mov	r7, r0
 80119b0:	4614      	mov	r4, r2
 80119b2:	460e      	mov	r6, r1
 80119b4:	b921      	cbnz	r1, 80119c0 <_realloc_r+0x14>
 80119b6:	4611      	mov	r1, r2
 80119b8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80119bc:	f7fc bffa 	b.w	800e9b4 <_malloc_r>
 80119c0:	b922      	cbnz	r2, 80119cc <_realloc_r+0x20>
 80119c2:	f7fc ffab 	bl	800e91c <_free_r>
 80119c6:	4625      	mov	r5, r4
 80119c8:	4628      	mov	r0, r5
 80119ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80119cc:	f000 faa6 	bl	8011f1c <_malloc_usable_size_r>
 80119d0:	42a0      	cmp	r0, r4
 80119d2:	d20f      	bcs.n	80119f4 <_realloc_r+0x48>
 80119d4:	4621      	mov	r1, r4
 80119d6:	4638      	mov	r0, r7
 80119d8:	f7fc ffec 	bl	800e9b4 <_malloc_r>
 80119dc:	4605      	mov	r5, r0
 80119de:	2800      	cmp	r0, #0
 80119e0:	d0f2      	beq.n	80119c8 <_realloc_r+0x1c>
 80119e2:	4631      	mov	r1, r6
 80119e4:	4622      	mov	r2, r4
 80119e6:	f7fe fca5 	bl	8010334 <memcpy>
 80119ea:	4631      	mov	r1, r6
 80119ec:	4638      	mov	r0, r7
 80119ee:	f7fc ff95 	bl	800e91c <_free_r>
 80119f2:	e7e9      	b.n	80119c8 <_realloc_r+0x1c>
 80119f4:	4635      	mov	r5, r6
 80119f6:	e7e7      	b.n	80119c8 <_realloc_r+0x1c>

080119f8 <__sfputc_r>:
 80119f8:	6893      	ldr	r3, [r2, #8]
 80119fa:	b410      	push	{r4}
 80119fc:	3b01      	subs	r3, #1
 80119fe:	2b00      	cmp	r3, #0
 8011a00:	6093      	str	r3, [r2, #8]
 8011a02:	da07      	bge.n	8011a14 <__sfputc_r+0x1c>
 8011a04:	6994      	ldr	r4, [r2, #24]
 8011a06:	42a3      	cmp	r3, r4
 8011a08:	db01      	blt.n	8011a0e <__sfputc_r+0x16>
 8011a0a:	290a      	cmp	r1, #10
 8011a0c:	d102      	bne.n	8011a14 <__sfputc_r+0x1c>
 8011a0e:	bc10      	pop	{r4}
 8011a10:	f000 b94a 	b.w	8011ca8 <__swbuf_r>
 8011a14:	6813      	ldr	r3, [r2, #0]
 8011a16:	1c58      	adds	r0, r3, #1
 8011a18:	6010      	str	r0, [r2, #0]
 8011a1a:	7019      	strb	r1, [r3, #0]
 8011a1c:	4608      	mov	r0, r1
 8011a1e:	bc10      	pop	{r4}
 8011a20:	4770      	bx	lr

08011a22 <__sfputs_r>:
 8011a22:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011a24:	4606      	mov	r6, r0
 8011a26:	460f      	mov	r7, r1
 8011a28:	4614      	mov	r4, r2
 8011a2a:	18d5      	adds	r5, r2, r3
 8011a2c:	42ac      	cmp	r4, r5
 8011a2e:	d101      	bne.n	8011a34 <__sfputs_r+0x12>
 8011a30:	2000      	movs	r0, #0
 8011a32:	e007      	b.n	8011a44 <__sfputs_r+0x22>
 8011a34:	463a      	mov	r2, r7
 8011a36:	4630      	mov	r0, r6
 8011a38:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011a3c:	f7ff ffdc 	bl	80119f8 <__sfputc_r>
 8011a40:	1c43      	adds	r3, r0, #1
 8011a42:	d1f3      	bne.n	8011a2c <__sfputs_r+0xa>
 8011a44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08011a48 <_vfiprintf_r>:
 8011a48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011a4c:	460d      	mov	r5, r1
 8011a4e:	4614      	mov	r4, r2
 8011a50:	4698      	mov	r8, r3
 8011a52:	4606      	mov	r6, r0
 8011a54:	b09d      	sub	sp, #116	; 0x74
 8011a56:	b118      	cbz	r0, 8011a60 <_vfiprintf_r+0x18>
 8011a58:	6983      	ldr	r3, [r0, #24]
 8011a5a:	b90b      	cbnz	r3, 8011a60 <_vfiprintf_r+0x18>
 8011a5c:	f7ff fec8 	bl	80117f0 <__sinit>
 8011a60:	4b89      	ldr	r3, [pc, #548]	; (8011c88 <_vfiprintf_r+0x240>)
 8011a62:	429d      	cmp	r5, r3
 8011a64:	d11b      	bne.n	8011a9e <_vfiprintf_r+0x56>
 8011a66:	6875      	ldr	r5, [r6, #4]
 8011a68:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011a6a:	07d9      	lsls	r1, r3, #31
 8011a6c:	d405      	bmi.n	8011a7a <_vfiprintf_r+0x32>
 8011a6e:	89ab      	ldrh	r3, [r5, #12]
 8011a70:	059a      	lsls	r2, r3, #22
 8011a72:	d402      	bmi.n	8011a7a <_vfiprintf_r+0x32>
 8011a74:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011a76:	f7ff ff6b 	bl	8011950 <__retarget_lock_acquire_recursive>
 8011a7a:	89ab      	ldrh	r3, [r5, #12]
 8011a7c:	071b      	lsls	r3, r3, #28
 8011a7e:	d501      	bpl.n	8011a84 <_vfiprintf_r+0x3c>
 8011a80:	692b      	ldr	r3, [r5, #16]
 8011a82:	b9eb      	cbnz	r3, 8011ac0 <_vfiprintf_r+0x78>
 8011a84:	4629      	mov	r1, r5
 8011a86:	4630      	mov	r0, r6
 8011a88:	f000 f96e 	bl	8011d68 <__swsetup_r>
 8011a8c:	b1c0      	cbz	r0, 8011ac0 <_vfiprintf_r+0x78>
 8011a8e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011a90:	07dc      	lsls	r4, r3, #31
 8011a92:	d50e      	bpl.n	8011ab2 <_vfiprintf_r+0x6a>
 8011a94:	f04f 30ff 	mov.w	r0, #4294967295
 8011a98:	b01d      	add	sp, #116	; 0x74
 8011a9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011a9e:	4b7b      	ldr	r3, [pc, #492]	; (8011c8c <_vfiprintf_r+0x244>)
 8011aa0:	429d      	cmp	r5, r3
 8011aa2:	d101      	bne.n	8011aa8 <_vfiprintf_r+0x60>
 8011aa4:	68b5      	ldr	r5, [r6, #8]
 8011aa6:	e7df      	b.n	8011a68 <_vfiprintf_r+0x20>
 8011aa8:	4b79      	ldr	r3, [pc, #484]	; (8011c90 <_vfiprintf_r+0x248>)
 8011aaa:	429d      	cmp	r5, r3
 8011aac:	bf08      	it	eq
 8011aae:	68f5      	ldreq	r5, [r6, #12]
 8011ab0:	e7da      	b.n	8011a68 <_vfiprintf_r+0x20>
 8011ab2:	89ab      	ldrh	r3, [r5, #12]
 8011ab4:	0598      	lsls	r0, r3, #22
 8011ab6:	d4ed      	bmi.n	8011a94 <_vfiprintf_r+0x4c>
 8011ab8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011aba:	f7ff ff4a 	bl	8011952 <__retarget_lock_release_recursive>
 8011abe:	e7e9      	b.n	8011a94 <_vfiprintf_r+0x4c>
 8011ac0:	2300      	movs	r3, #0
 8011ac2:	9309      	str	r3, [sp, #36]	; 0x24
 8011ac4:	2320      	movs	r3, #32
 8011ac6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011aca:	2330      	movs	r3, #48	; 0x30
 8011acc:	f04f 0901 	mov.w	r9, #1
 8011ad0:	f8cd 800c 	str.w	r8, [sp, #12]
 8011ad4:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8011c94 <_vfiprintf_r+0x24c>
 8011ad8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011adc:	4623      	mov	r3, r4
 8011ade:	469a      	mov	sl, r3
 8011ae0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011ae4:	b10a      	cbz	r2, 8011aea <_vfiprintf_r+0xa2>
 8011ae6:	2a25      	cmp	r2, #37	; 0x25
 8011ae8:	d1f9      	bne.n	8011ade <_vfiprintf_r+0x96>
 8011aea:	ebba 0b04 	subs.w	fp, sl, r4
 8011aee:	d00b      	beq.n	8011b08 <_vfiprintf_r+0xc0>
 8011af0:	465b      	mov	r3, fp
 8011af2:	4622      	mov	r2, r4
 8011af4:	4629      	mov	r1, r5
 8011af6:	4630      	mov	r0, r6
 8011af8:	f7ff ff93 	bl	8011a22 <__sfputs_r>
 8011afc:	3001      	adds	r0, #1
 8011afe:	f000 80aa 	beq.w	8011c56 <_vfiprintf_r+0x20e>
 8011b02:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011b04:	445a      	add	r2, fp
 8011b06:	9209      	str	r2, [sp, #36]	; 0x24
 8011b08:	f89a 3000 	ldrb.w	r3, [sl]
 8011b0c:	2b00      	cmp	r3, #0
 8011b0e:	f000 80a2 	beq.w	8011c56 <_vfiprintf_r+0x20e>
 8011b12:	2300      	movs	r3, #0
 8011b14:	f04f 32ff 	mov.w	r2, #4294967295
 8011b18:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011b1c:	f10a 0a01 	add.w	sl, sl, #1
 8011b20:	9304      	str	r3, [sp, #16]
 8011b22:	9307      	str	r3, [sp, #28]
 8011b24:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011b28:	931a      	str	r3, [sp, #104]	; 0x68
 8011b2a:	4654      	mov	r4, sl
 8011b2c:	2205      	movs	r2, #5
 8011b2e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011b32:	4858      	ldr	r0, [pc, #352]	; (8011c94 <_vfiprintf_r+0x24c>)
 8011b34:	f7fe fbf0 	bl	8010318 <memchr>
 8011b38:	9a04      	ldr	r2, [sp, #16]
 8011b3a:	b9d8      	cbnz	r0, 8011b74 <_vfiprintf_r+0x12c>
 8011b3c:	06d1      	lsls	r1, r2, #27
 8011b3e:	bf44      	itt	mi
 8011b40:	2320      	movmi	r3, #32
 8011b42:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011b46:	0713      	lsls	r3, r2, #28
 8011b48:	bf44      	itt	mi
 8011b4a:	232b      	movmi	r3, #43	; 0x2b
 8011b4c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011b50:	f89a 3000 	ldrb.w	r3, [sl]
 8011b54:	2b2a      	cmp	r3, #42	; 0x2a
 8011b56:	d015      	beq.n	8011b84 <_vfiprintf_r+0x13c>
 8011b58:	4654      	mov	r4, sl
 8011b5a:	2000      	movs	r0, #0
 8011b5c:	f04f 0c0a 	mov.w	ip, #10
 8011b60:	9a07      	ldr	r2, [sp, #28]
 8011b62:	4621      	mov	r1, r4
 8011b64:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011b68:	3b30      	subs	r3, #48	; 0x30
 8011b6a:	2b09      	cmp	r3, #9
 8011b6c:	d94e      	bls.n	8011c0c <_vfiprintf_r+0x1c4>
 8011b6e:	b1b0      	cbz	r0, 8011b9e <_vfiprintf_r+0x156>
 8011b70:	9207      	str	r2, [sp, #28]
 8011b72:	e014      	b.n	8011b9e <_vfiprintf_r+0x156>
 8011b74:	eba0 0308 	sub.w	r3, r0, r8
 8011b78:	fa09 f303 	lsl.w	r3, r9, r3
 8011b7c:	4313      	orrs	r3, r2
 8011b7e:	46a2      	mov	sl, r4
 8011b80:	9304      	str	r3, [sp, #16]
 8011b82:	e7d2      	b.n	8011b2a <_vfiprintf_r+0xe2>
 8011b84:	9b03      	ldr	r3, [sp, #12]
 8011b86:	1d19      	adds	r1, r3, #4
 8011b88:	681b      	ldr	r3, [r3, #0]
 8011b8a:	9103      	str	r1, [sp, #12]
 8011b8c:	2b00      	cmp	r3, #0
 8011b8e:	bfbb      	ittet	lt
 8011b90:	425b      	neglt	r3, r3
 8011b92:	f042 0202 	orrlt.w	r2, r2, #2
 8011b96:	9307      	strge	r3, [sp, #28]
 8011b98:	9307      	strlt	r3, [sp, #28]
 8011b9a:	bfb8      	it	lt
 8011b9c:	9204      	strlt	r2, [sp, #16]
 8011b9e:	7823      	ldrb	r3, [r4, #0]
 8011ba0:	2b2e      	cmp	r3, #46	; 0x2e
 8011ba2:	d10c      	bne.n	8011bbe <_vfiprintf_r+0x176>
 8011ba4:	7863      	ldrb	r3, [r4, #1]
 8011ba6:	2b2a      	cmp	r3, #42	; 0x2a
 8011ba8:	d135      	bne.n	8011c16 <_vfiprintf_r+0x1ce>
 8011baa:	9b03      	ldr	r3, [sp, #12]
 8011bac:	3402      	adds	r4, #2
 8011bae:	1d1a      	adds	r2, r3, #4
 8011bb0:	681b      	ldr	r3, [r3, #0]
 8011bb2:	9203      	str	r2, [sp, #12]
 8011bb4:	2b00      	cmp	r3, #0
 8011bb6:	bfb8      	it	lt
 8011bb8:	f04f 33ff 	movlt.w	r3, #4294967295
 8011bbc:	9305      	str	r3, [sp, #20]
 8011bbe:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8011ca4 <_vfiprintf_r+0x25c>
 8011bc2:	2203      	movs	r2, #3
 8011bc4:	4650      	mov	r0, sl
 8011bc6:	7821      	ldrb	r1, [r4, #0]
 8011bc8:	f7fe fba6 	bl	8010318 <memchr>
 8011bcc:	b140      	cbz	r0, 8011be0 <_vfiprintf_r+0x198>
 8011bce:	2340      	movs	r3, #64	; 0x40
 8011bd0:	eba0 000a 	sub.w	r0, r0, sl
 8011bd4:	fa03 f000 	lsl.w	r0, r3, r0
 8011bd8:	9b04      	ldr	r3, [sp, #16]
 8011bda:	3401      	adds	r4, #1
 8011bdc:	4303      	orrs	r3, r0
 8011bde:	9304      	str	r3, [sp, #16]
 8011be0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011be4:	2206      	movs	r2, #6
 8011be6:	482c      	ldr	r0, [pc, #176]	; (8011c98 <_vfiprintf_r+0x250>)
 8011be8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011bec:	f7fe fb94 	bl	8010318 <memchr>
 8011bf0:	2800      	cmp	r0, #0
 8011bf2:	d03f      	beq.n	8011c74 <_vfiprintf_r+0x22c>
 8011bf4:	4b29      	ldr	r3, [pc, #164]	; (8011c9c <_vfiprintf_r+0x254>)
 8011bf6:	bb1b      	cbnz	r3, 8011c40 <_vfiprintf_r+0x1f8>
 8011bf8:	9b03      	ldr	r3, [sp, #12]
 8011bfa:	3307      	adds	r3, #7
 8011bfc:	f023 0307 	bic.w	r3, r3, #7
 8011c00:	3308      	adds	r3, #8
 8011c02:	9303      	str	r3, [sp, #12]
 8011c04:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011c06:	443b      	add	r3, r7
 8011c08:	9309      	str	r3, [sp, #36]	; 0x24
 8011c0a:	e767      	b.n	8011adc <_vfiprintf_r+0x94>
 8011c0c:	460c      	mov	r4, r1
 8011c0e:	2001      	movs	r0, #1
 8011c10:	fb0c 3202 	mla	r2, ip, r2, r3
 8011c14:	e7a5      	b.n	8011b62 <_vfiprintf_r+0x11a>
 8011c16:	2300      	movs	r3, #0
 8011c18:	f04f 0c0a 	mov.w	ip, #10
 8011c1c:	4619      	mov	r1, r3
 8011c1e:	3401      	adds	r4, #1
 8011c20:	9305      	str	r3, [sp, #20]
 8011c22:	4620      	mov	r0, r4
 8011c24:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011c28:	3a30      	subs	r2, #48	; 0x30
 8011c2a:	2a09      	cmp	r2, #9
 8011c2c:	d903      	bls.n	8011c36 <_vfiprintf_r+0x1ee>
 8011c2e:	2b00      	cmp	r3, #0
 8011c30:	d0c5      	beq.n	8011bbe <_vfiprintf_r+0x176>
 8011c32:	9105      	str	r1, [sp, #20]
 8011c34:	e7c3      	b.n	8011bbe <_vfiprintf_r+0x176>
 8011c36:	4604      	mov	r4, r0
 8011c38:	2301      	movs	r3, #1
 8011c3a:	fb0c 2101 	mla	r1, ip, r1, r2
 8011c3e:	e7f0      	b.n	8011c22 <_vfiprintf_r+0x1da>
 8011c40:	ab03      	add	r3, sp, #12
 8011c42:	9300      	str	r3, [sp, #0]
 8011c44:	462a      	mov	r2, r5
 8011c46:	4630      	mov	r0, r6
 8011c48:	4b15      	ldr	r3, [pc, #84]	; (8011ca0 <_vfiprintf_r+0x258>)
 8011c4a:	a904      	add	r1, sp, #16
 8011c4c:	f7fc ffaa 	bl	800eba4 <_printf_float>
 8011c50:	4607      	mov	r7, r0
 8011c52:	1c78      	adds	r0, r7, #1
 8011c54:	d1d6      	bne.n	8011c04 <_vfiprintf_r+0x1bc>
 8011c56:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011c58:	07d9      	lsls	r1, r3, #31
 8011c5a:	d405      	bmi.n	8011c68 <_vfiprintf_r+0x220>
 8011c5c:	89ab      	ldrh	r3, [r5, #12]
 8011c5e:	059a      	lsls	r2, r3, #22
 8011c60:	d402      	bmi.n	8011c68 <_vfiprintf_r+0x220>
 8011c62:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011c64:	f7ff fe75 	bl	8011952 <__retarget_lock_release_recursive>
 8011c68:	89ab      	ldrh	r3, [r5, #12]
 8011c6a:	065b      	lsls	r3, r3, #25
 8011c6c:	f53f af12 	bmi.w	8011a94 <_vfiprintf_r+0x4c>
 8011c70:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011c72:	e711      	b.n	8011a98 <_vfiprintf_r+0x50>
 8011c74:	ab03      	add	r3, sp, #12
 8011c76:	9300      	str	r3, [sp, #0]
 8011c78:	462a      	mov	r2, r5
 8011c7a:	4630      	mov	r0, r6
 8011c7c:	4b08      	ldr	r3, [pc, #32]	; (8011ca0 <_vfiprintf_r+0x258>)
 8011c7e:	a904      	add	r1, sp, #16
 8011c80:	f7fd fa2c 	bl	800f0dc <_printf_i>
 8011c84:	e7e4      	b.n	8011c50 <_vfiprintf_r+0x208>
 8011c86:	bf00      	nop
 8011c88:	080126bc 	.word	0x080126bc
 8011c8c:	080126dc 	.word	0x080126dc
 8011c90:	0801269c 	.word	0x0801269c
 8011c94:	08012634 	.word	0x08012634
 8011c98:	0801263e 	.word	0x0801263e
 8011c9c:	0800eba5 	.word	0x0800eba5
 8011ca0:	08011a23 	.word	0x08011a23
 8011ca4:	0801263a 	.word	0x0801263a

08011ca8 <__swbuf_r>:
 8011ca8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011caa:	460e      	mov	r6, r1
 8011cac:	4614      	mov	r4, r2
 8011cae:	4605      	mov	r5, r0
 8011cb0:	b118      	cbz	r0, 8011cba <__swbuf_r+0x12>
 8011cb2:	6983      	ldr	r3, [r0, #24]
 8011cb4:	b90b      	cbnz	r3, 8011cba <__swbuf_r+0x12>
 8011cb6:	f7ff fd9b 	bl	80117f0 <__sinit>
 8011cba:	4b21      	ldr	r3, [pc, #132]	; (8011d40 <__swbuf_r+0x98>)
 8011cbc:	429c      	cmp	r4, r3
 8011cbe:	d12b      	bne.n	8011d18 <__swbuf_r+0x70>
 8011cc0:	686c      	ldr	r4, [r5, #4]
 8011cc2:	69a3      	ldr	r3, [r4, #24]
 8011cc4:	60a3      	str	r3, [r4, #8]
 8011cc6:	89a3      	ldrh	r3, [r4, #12]
 8011cc8:	071a      	lsls	r2, r3, #28
 8011cca:	d52f      	bpl.n	8011d2c <__swbuf_r+0x84>
 8011ccc:	6923      	ldr	r3, [r4, #16]
 8011cce:	b36b      	cbz	r3, 8011d2c <__swbuf_r+0x84>
 8011cd0:	6923      	ldr	r3, [r4, #16]
 8011cd2:	6820      	ldr	r0, [r4, #0]
 8011cd4:	b2f6      	uxtb	r6, r6
 8011cd6:	1ac0      	subs	r0, r0, r3
 8011cd8:	6963      	ldr	r3, [r4, #20]
 8011cda:	4637      	mov	r7, r6
 8011cdc:	4283      	cmp	r3, r0
 8011cde:	dc04      	bgt.n	8011cea <__swbuf_r+0x42>
 8011ce0:	4621      	mov	r1, r4
 8011ce2:	4628      	mov	r0, r5
 8011ce4:	f7ff fcf0 	bl	80116c8 <_fflush_r>
 8011ce8:	bb30      	cbnz	r0, 8011d38 <__swbuf_r+0x90>
 8011cea:	68a3      	ldr	r3, [r4, #8]
 8011cec:	3001      	adds	r0, #1
 8011cee:	3b01      	subs	r3, #1
 8011cf0:	60a3      	str	r3, [r4, #8]
 8011cf2:	6823      	ldr	r3, [r4, #0]
 8011cf4:	1c5a      	adds	r2, r3, #1
 8011cf6:	6022      	str	r2, [r4, #0]
 8011cf8:	701e      	strb	r6, [r3, #0]
 8011cfa:	6963      	ldr	r3, [r4, #20]
 8011cfc:	4283      	cmp	r3, r0
 8011cfe:	d004      	beq.n	8011d0a <__swbuf_r+0x62>
 8011d00:	89a3      	ldrh	r3, [r4, #12]
 8011d02:	07db      	lsls	r3, r3, #31
 8011d04:	d506      	bpl.n	8011d14 <__swbuf_r+0x6c>
 8011d06:	2e0a      	cmp	r6, #10
 8011d08:	d104      	bne.n	8011d14 <__swbuf_r+0x6c>
 8011d0a:	4621      	mov	r1, r4
 8011d0c:	4628      	mov	r0, r5
 8011d0e:	f7ff fcdb 	bl	80116c8 <_fflush_r>
 8011d12:	b988      	cbnz	r0, 8011d38 <__swbuf_r+0x90>
 8011d14:	4638      	mov	r0, r7
 8011d16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011d18:	4b0a      	ldr	r3, [pc, #40]	; (8011d44 <__swbuf_r+0x9c>)
 8011d1a:	429c      	cmp	r4, r3
 8011d1c:	d101      	bne.n	8011d22 <__swbuf_r+0x7a>
 8011d1e:	68ac      	ldr	r4, [r5, #8]
 8011d20:	e7cf      	b.n	8011cc2 <__swbuf_r+0x1a>
 8011d22:	4b09      	ldr	r3, [pc, #36]	; (8011d48 <__swbuf_r+0xa0>)
 8011d24:	429c      	cmp	r4, r3
 8011d26:	bf08      	it	eq
 8011d28:	68ec      	ldreq	r4, [r5, #12]
 8011d2a:	e7ca      	b.n	8011cc2 <__swbuf_r+0x1a>
 8011d2c:	4621      	mov	r1, r4
 8011d2e:	4628      	mov	r0, r5
 8011d30:	f000 f81a 	bl	8011d68 <__swsetup_r>
 8011d34:	2800      	cmp	r0, #0
 8011d36:	d0cb      	beq.n	8011cd0 <__swbuf_r+0x28>
 8011d38:	f04f 37ff 	mov.w	r7, #4294967295
 8011d3c:	e7ea      	b.n	8011d14 <__swbuf_r+0x6c>
 8011d3e:	bf00      	nop
 8011d40:	080126bc 	.word	0x080126bc
 8011d44:	080126dc 	.word	0x080126dc
 8011d48:	0801269c 	.word	0x0801269c

08011d4c <__ascii_wctomb>:
 8011d4c:	4603      	mov	r3, r0
 8011d4e:	4608      	mov	r0, r1
 8011d50:	b141      	cbz	r1, 8011d64 <__ascii_wctomb+0x18>
 8011d52:	2aff      	cmp	r2, #255	; 0xff
 8011d54:	d904      	bls.n	8011d60 <__ascii_wctomb+0x14>
 8011d56:	228a      	movs	r2, #138	; 0x8a
 8011d58:	f04f 30ff 	mov.w	r0, #4294967295
 8011d5c:	601a      	str	r2, [r3, #0]
 8011d5e:	4770      	bx	lr
 8011d60:	2001      	movs	r0, #1
 8011d62:	700a      	strb	r2, [r1, #0]
 8011d64:	4770      	bx	lr
	...

08011d68 <__swsetup_r>:
 8011d68:	4b32      	ldr	r3, [pc, #200]	; (8011e34 <__swsetup_r+0xcc>)
 8011d6a:	b570      	push	{r4, r5, r6, lr}
 8011d6c:	681d      	ldr	r5, [r3, #0]
 8011d6e:	4606      	mov	r6, r0
 8011d70:	460c      	mov	r4, r1
 8011d72:	b125      	cbz	r5, 8011d7e <__swsetup_r+0x16>
 8011d74:	69ab      	ldr	r3, [r5, #24]
 8011d76:	b913      	cbnz	r3, 8011d7e <__swsetup_r+0x16>
 8011d78:	4628      	mov	r0, r5
 8011d7a:	f7ff fd39 	bl	80117f0 <__sinit>
 8011d7e:	4b2e      	ldr	r3, [pc, #184]	; (8011e38 <__swsetup_r+0xd0>)
 8011d80:	429c      	cmp	r4, r3
 8011d82:	d10f      	bne.n	8011da4 <__swsetup_r+0x3c>
 8011d84:	686c      	ldr	r4, [r5, #4]
 8011d86:	89a3      	ldrh	r3, [r4, #12]
 8011d88:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8011d8c:	0719      	lsls	r1, r3, #28
 8011d8e:	d42c      	bmi.n	8011dea <__swsetup_r+0x82>
 8011d90:	06dd      	lsls	r5, r3, #27
 8011d92:	d411      	bmi.n	8011db8 <__swsetup_r+0x50>
 8011d94:	2309      	movs	r3, #9
 8011d96:	6033      	str	r3, [r6, #0]
 8011d98:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8011d9c:	f04f 30ff 	mov.w	r0, #4294967295
 8011da0:	81a3      	strh	r3, [r4, #12]
 8011da2:	e03e      	b.n	8011e22 <__swsetup_r+0xba>
 8011da4:	4b25      	ldr	r3, [pc, #148]	; (8011e3c <__swsetup_r+0xd4>)
 8011da6:	429c      	cmp	r4, r3
 8011da8:	d101      	bne.n	8011dae <__swsetup_r+0x46>
 8011daa:	68ac      	ldr	r4, [r5, #8]
 8011dac:	e7eb      	b.n	8011d86 <__swsetup_r+0x1e>
 8011dae:	4b24      	ldr	r3, [pc, #144]	; (8011e40 <__swsetup_r+0xd8>)
 8011db0:	429c      	cmp	r4, r3
 8011db2:	bf08      	it	eq
 8011db4:	68ec      	ldreq	r4, [r5, #12]
 8011db6:	e7e6      	b.n	8011d86 <__swsetup_r+0x1e>
 8011db8:	0758      	lsls	r0, r3, #29
 8011dba:	d512      	bpl.n	8011de2 <__swsetup_r+0x7a>
 8011dbc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011dbe:	b141      	cbz	r1, 8011dd2 <__swsetup_r+0x6a>
 8011dc0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011dc4:	4299      	cmp	r1, r3
 8011dc6:	d002      	beq.n	8011dce <__swsetup_r+0x66>
 8011dc8:	4630      	mov	r0, r6
 8011dca:	f7fc fda7 	bl	800e91c <_free_r>
 8011dce:	2300      	movs	r3, #0
 8011dd0:	6363      	str	r3, [r4, #52]	; 0x34
 8011dd2:	89a3      	ldrh	r3, [r4, #12]
 8011dd4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8011dd8:	81a3      	strh	r3, [r4, #12]
 8011dda:	2300      	movs	r3, #0
 8011ddc:	6063      	str	r3, [r4, #4]
 8011dde:	6923      	ldr	r3, [r4, #16]
 8011de0:	6023      	str	r3, [r4, #0]
 8011de2:	89a3      	ldrh	r3, [r4, #12]
 8011de4:	f043 0308 	orr.w	r3, r3, #8
 8011de8:	81a3      	strh	r3, [r4, #12]
 8011dea:	6923      	ldr	r3, [r4, #16]
 8011dec:	b94b      	cbnz	r3, 8011e02 <__swsetup_r+0x9a>
 8011dee:	89a3      	ldrh	r3, [r4, #12]
 8011df0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8011df4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8011df8:	d003      	beq.n	8011e02 <__swsetup_r+0x9a>
 8011dfa:	4621      	mov	r1, r4
 8011dfc:	4630      	mov	r0, r6
 8011dfe:	f000 f84d 	bl	8011e9c <__smakebuf_r>
 8011e02:	89a0      	ldrh	r0, [r4, #12]
 8011e04:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8011e08:	f010 0301 	ands.w	r3, r0, #1
 8011e0c:	d00a      	beq.n	8011e24 <__swsetup_r+0xbc>
 8011e0e:	2300      	movs	r3, #0
 8011e10:	60a3      	str	r3, [r4, #8]
 8011e12:	6963      	ldr	r3, [r4, #20]
 8011e14:	425b      	negs	r3, r3
 8011e16:	61a3      	str	r3, [r4, #24]
 8011e18:	6923      	ldr	r3, [r4, #16]
 8011e1a:	b943      	cbnz	r3, 8011e2e <__swsetup_r+0xc6>
 8011e1c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8011e20:	d1ba      	bne.n	8011d98 <__swsetup_r+0x30>
 8011e22:	bd70      	pop	{r4, r5, r6, pc}
 8011e24:	0781      	lsls	r1, r0, #30
 8011e26:	bf58      	it	pl
 8011e28:	6963      	ldrpl	r3, [r4, #20]
 8011e2a:	60a3      	str	r3, [r4, #8]
 8011e2c:	e7f4      	b.n	8011e18 <__swsetup_r+0xb0>
 8011e2e:	2000      	movs	r0, #0
 8011e30:	e7f7      	b.n	8011e22 <__swsetup_r+0xba>
 8011e32:	bf00      	nop
 8011e34:	2000035c 	.word	0x2000035c
 8011e38:	080126bc 	.word	0x080126bc
 8011e3c:	080126dc 	.word	0x080126dc
 8011e40:	0801269c 	.word	0x0801269c

08011e44 <abort>:
 8011e44:	2006      	movs	r0, #6
 8011e46:	b508      	push	{r3, lr}
 8011e48:	f000 f898 	bl	8011f7c <raise>
 8011e4c:	2001      	movs	r0, #1
 8011e4e:	f7f0 fbd4 	bl	80025fa <_exit>

08011e52 <__swhatbuf_r>:
 8011e52:	b570      	push	{r4, r5, r6, lr}
 8011e54:	460e      	mov	r6, r1
 8011e56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011e5a:	4614      	mov	r4, r2
 8011e5c:	2900      	cmp	r1, #0
 8011e5e:	461d      	mov	r5, r3
 8011e60:	b096      	sub	sp, #88	; 0x58
 8011e62:	da07      	bge.n	8011e74 <__swhatbuf_r+0x22>
 8011e64:	2300      	movs	r3, #0
 8011e66:	602b      	str	r3, [r5, #0]
 8011e68:	89b3      	ldrh	r3, [r6, #12]
 8011e6a:	061a      	lsls	r2, r3, #24
 8011e6c:	d410      	bmi.n	8011e90 <__swhatbuf_r+0x3e>
 8011e6e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011e72:	e00e      	b.n	8011e92 <__swhatbuf_r+0x40>
 8011e74:	466a      	mov	r2, sp
 8011e76:	f000 f89d 	bl	8011fb4 <_fstat_r>
 8011e7a:	2800      	cmp	r0, #0
 8011e7c:	dbf2      	blt.n	8011e64 <__swhatbuf_r+0x12>
 8011e7e:	9a01      	ldr	r2, [sp, #4]
 8011e80:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8011e84:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8011e88:	425a      	negs	r2, r3
 8011e8a:	415a      	adcs	r2, r3
 8011e8c:	602a      	str	r2, [r5, #0]
 8011e8e:	e7ee      	b.n	8011e6e <__swhatbuf_r+0x1c>
 8011e90:	2340      	movs	r3, #64	; 0x40
 8011e92:	2000      	movs	r0, #0
 8011e94:	6023      	str	r3, [r4, #0]
 8011e96:	b016      	add	sp, #88	; 0x58
 8011e98:	bd70      	pop	{r4, r5, r6, pc}
	...

08011e9c <__smakebuf_r>:
 8011e9c:	898b      	ldrh	r3, [r1, #12]
 8011e9e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8011ea0:	079d      	lsls	r5, r3, #30
 8011ea2:	4606      	mov	r6, r0
 8011ea4:	460c      	mov	r4, r1
 8011ea6:	d507      	bpl.n	8011eb8 <__smakebuf_r+0x1c>
 8011ea8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8011eac:	6023      	str	r3, [r4, #0]
 8011eae:	6123      	str	r3, [r4, #16]
 8011eb0:	2301      	movs	r3, #1
 8011eb2:	6163      	str	r3, [r4, #20]
 8011eb4:	b002      	add	sp, #8
 8011eb6:	bd70      	pop	{r4, r5, r6, pc}
 8011eb8:	466a      	mov	r2, sp
 8011eba:	ab01      	add	r3, sp, #4
 8011ebc:	f7ff ffc9 	bl	8011e52 <__swhatbuf_r>
 8011ec0:	9900      	ldr	r1, [sp, #0]
 8011ec2:	4605      	mov	r5, r0
 8011ec4:	4630      	mov	r0, r6
 8011ec6:	f7fc fd75 	bl	800e9b4 <_malloc_r>
 8011eca:	b948      	cbnz	r0, 8011ee0 <__smakebuf_r+0x44>
 8011ecc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011ed0:	059a      	lsls	r2, r3, #22
 8011ed2:	d4ef      	bmi.n	8011eb4 <__smakebuf_r+0x18>
 8011ed4:	f023 0303 	bic.w	r3, r3, #3
 8011ed8:	f043 0302 	orr.w	r3, r3, #2
 8011edc:	81a3      	strh	r3, [r4, #12]
 8011ede:	e7e3      	b.n	8011ea8 <__smakebuf_r+0xc>
 8011ee0:	4b0d      	ldr	r3, [pc, #52]	; (8011f18 <__smakebuf_r+0x7c>)
 8011ee2:	62b3      	str	r3, [r6, #40]	; 0x28
 8011ee4:	89a3      	ldrh	r3, [r4, #12]
 8011ee6:	6020      	str	r0, [r4, #0]
 8011ee8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011eec:	81a3      	strh	r3, [r4, #12]
 8011eee:	9b00      	ldr	r3, [sp, #0]
 8011ef0:	6120      	str	r0, [r4, #16]
 8011ef2:	6163      	str	r3, [r4, #20]
 8011ef4:	9b01      	ldr	r3, [sp, #4]
 8011ef6:	b15b      	cbz	r3, 8011f10 <__smakebuf_r+0x74>
 8011ef8:	4630      	mov	r0, r6
 8011efa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011efe:	f000 f86b 	bl	8011fd8 <_isatty_r>
 8011f02:	b128      	cbz	r0, 8011f10 <__smakebuf_r+0x74>
 8011f04:	89a3      	ldrh	r3, [r4, #12]
 8011f06:	f023 0303 	bic.w	r3, r3, #3
 8011f0a:	f043 0301 	orr.w	r3, r3, #1
 8011f0e:	81a3      	strh	r3, [r4, #12]
 8011f10:	89a0      	ldrh	r0, [r4, #12]
 8011f12:	4305      	orrs	r5, r0
 8011f14:	81a5      	strh	r5, [r4, #12]
 8011f16:	e7cd      	b.n	8011eb4 <__smakebuf_r+0x18>
 8011f18:	08011789 	.word	0x08011789

08011f1c <_malloc_usable_size_r>:
 8011f1c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011f20:	1f18      	subs	r0, r3, #4
 8011f22:	2b00      	cmp	r3, #0
 8011f24:	bfbc      	itt	lt
 8011f26:	580b      	ldrlt	r3, [r1, r0]
 8011f28:	18c0      	addlt	r0, r0, r3
 8011f2a:	4770      	bx	lr

08011f2c <_raise_r>:
 8011f2c:	291f      	cmp	r1, #31
 8011f2e:	b538      	push	{r3, r4, r5, lr}
 8011f30:	4604      	mov	r4, r0
 8011f32:	460d      	mov	r5, r1
 8011f34:	d904      	bls.n	8011f40 <_raise_r+0x14>
 8011f36:	2316      	movs	r3, #22
 8011f38:	6003      	str	r3, [r0, #0]
 8011f3a:	f04f 30ff 	mov.w	r0, #4294967295
 8011f3e:	bd38      	pop	{r3, r4, r5, pc}
 8011f40:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8011f42:	b112      	cbz	r2, 8011f4a <_raise_r+0x1e>
 8011f44:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8011f48:	b94b      	cbnz	r3, 8011f5e <_raise_r+0x32>
 8011f4a:	4620      	mov	r0, r4
 8011f4c:	f000 f830 	bl	8011fb0 <_getpid_r>
 8011f50:	462a      	mov	r2, r5
 8011f52:	4601      	mov	r1, r0
 8011f54:	4620      	mov	r0, r4
 8011f56:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011f5a:	f000 b817 	b.w	8011f8c <_kill_r>
 8011f5e:	2b01      	cmp	r3, #1
 8011f60:	d00a      	beq.n	8011f78 <_raise_r+0x4c>
 8011f62:	1c59      	adds	r1, r3, #1
 8011f64:	d103      	bne.n	8011f6e <_raise_r+0x42>
 8011f66:	2316      	movs	r3, #22
 8011f68:	6003      	str	r3, [r0, #0]
 8011f6a:	2001      	movs	r0, #1
 8011f6c:	e7e7      	b.n	8011f3e <_raise_r+0x12>
 8011f6e:	2400      	movs	r4, #0
 8011f70:	4628      	mov	r0, r5
 8011f72:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8011f76:	4798      	blx	r3
 8011f78:	2000      	movs	r0, #0
 8011f7a:	e7e0      	b.n	8011f3e <_raise_r+0x12>

08011f7c <raise>:
 8011f7c:	4b02      	ldr	r3, [pc, #8]	; (8011f88 <raise+0xc>)
 8011f7e:	4601      	mov	r1, r0
 8011f80:	6818      	ldr	r0, [r3, #0]
 8011f82:	f7ff bfd3 	b.w	8011f2c <_raise_r>
 8011f86:	bf00      	nop
 8011f88:	2000035c 	.word	0x2000035c

08011f8c <_kill_r>:
 8011f8c:	b538      	push	{r3, r4, r5, lr}
 8011f8e:	2300      	movs	r3, #0
 8011f90:	4d06      	ldr	r5, [pc, #24]	; (8011fac <_kill_r+0x20>)
 8011f92:	4604      	mov	r4, r0
 8011f94:	4608      	mov	r0, r1
 8011f96:	4611      	mov	r1, r2
 8011f98:	602b      	str	r3, [r5, #0]
 8011f9a:	f7f0 fb1e 	bl	80025da <_kill>
 8011f9e:	1c43      	adds	r3, r0, #1
 8011fa0:	d102      	bne.n	8011fa8 <_kill_r+0x1c>
 8011fa2:	682b      	ldr	r3, [r5, #0]
 8011fa4:	b103      	cbz	r3, 8011fa8 <_kill_r+0x1c>
 8011fa6:	6023      	str	r3, [r4, #0]
 8011fa8:	bd38      	pop	{r3, r4, r5, pc}
 8011faa:	bf00      	nop
 8011fac:	200020c0 	.word	0x200020c0

08011fb0 <_getpid_r>:
 8011fb0:	f7f0 bb0c 	b.w	80025cc <_getpid>

08011fb4 <_fstat_r>:
 8011fb4:	b538      	push	{r3, r4, r5, lr}
 8011fb6:	2300      	movs	r3, #0
 8011fb8:	4d06      	ldr	r5, [pc, #24]	; (8011fd4 <_fstat_r+0x20>)
 8011fba:	4604      	mov	r4, r0
 8011fbc:	4608      	mov	r0, r1
 8011fbe:	4611      	mov	r1, r2
 8011fc0:	602b      	str	r3, [r5, #0]
 8011fc2:	f7f0 fb68 	bl	8002696 <_fstat>
 8011fc6:	1c43      	adds	r3, r0, #1
 8011fc8:	d102      	bne.n	8011fd0 <_fstat_r+0x1c>
 8011fca:	682b      	ldr	r3, [r5, #0]
 8011fcc:	b103      	cbz	r3, 8011fd0 <_fstat_r+0x1c>
 8011fce:	6023      	str	r3, [r4, #0]
 8011fd0:	bd38      	pop	{r3, r4, r5, pc}
 8011fd2:	bf00      	nop
 8011fd4:	200020c0 	.word	0x200020c0

08011fd8 <_isatty_r>:
 8011fd8:	b538      	push	{r3, r4, r5, lr}
 8011fda:	2300      	movs	r3, #0
 8011fdc:	4d05      	ldr	r5, [pc, #20]	; (8011ff4 <_isatty_r+0x1c>)
 8011fde:	4604      	mov	r4, r0
 8011fe0:	4608      	mov	r0, r1
 8011fe2:	602b      	str	r3, [r5, #0]
 8011fe4:	f7f0 fb66 	bl	80026b4 <_isatty>
 8011fe8:	1c43      	adds	r3, r0, #1
 8011fea:	d102      	bne.n	8011ff2 <_isatty_r+0x1a>
 8011fec:	682b      	ldr	r3, [r5, #0]
 8011fee:	b103      	cbz	r3, 8011ff2 <_isatty_r+0x1a>
 8011ff0:	6023      	str	r3, [r4, #0]
 8011ff2:	bd38      	pop	{r3, r4, r5, pc}
 8011ff4:	200020c0 	.word	0x200020c0

08011ff8 <_init>:
 8011ff8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011ffa:	bf00      	nop
 8011ffc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011ffe:	bc08      	pop	{r3}
 8012000:	469e      	mov	lr, r3
 8012002:	4770      	bx	lr

08012004 <_fini>:
 8012004:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012006:	bf00      	nop
 8012008:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801200a:	bc08      	pop	{r3}
 801200c:	469e      	mov	lr, r3
 801200e:	4770      	bx	lr
