--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10224 paths analyzed, 731 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.914ns.
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_12 (SLICE_X62Y54.C5), 86 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.606ns (Levels of Logic = 7)
  Clock Path Skew:      -0.316ns (0.991 - 1.307)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y8.DOADO27  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X65Y50.C6      net (fanout=1)        0.503   ram_data_out<27>
    SLICE_X65Y50.C       Tilo                  0.043   U1/DataPath/U2/register_31<987>
                                                       U4/Mmux_Cpu_data4bus201
    SLICE_X64Y52.C6      net (fanout=32)       0.210   Data_in<27>
    SLICE_X64Y52.CMUX    Tilo                  0.239   Disp_num<27>
                                                       U5/MUX1_DispData/Mmux_o_319
                                                       U5/MUX1_DispData/Mmux_o_2_f7_18
    SLICE_X63Y52.C3      net (fanout=13)       0.798   Disp_num<27>
    SLICE_X63Y52.C       Tilo                  0.043   U10/counter0_Lock<31>
                                                       U6/SM1/HTS1/MSEG/XLXI_5
    SLICE_X62Y53.B6      net (fanout=2)        0.197   U6/SM1/HTS1/MSEG/XLXN_119
    SLICE_X62Y53.B       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_211
                                                       U6/SM1/HTS1/MSEG/XLXI_29
    SLICE_X62Y53.A4      net (fanout=1)        0.244   U6/SM1/HTS1/MSEG/XLXN_211
    SLICE_X62Y53.A       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_211
                                                       U6/SM1/HTS1/MSEG/XLXI_50
    SLICE_X62Y54.D5      net (fanout=1)        0.259   U6/XLXN_390<12>
    SLICE_X62Y54.D       Tilo                  0.043   U6/M2/buffer<12>
                                                       U6/M2/mux6711
    SLICE_X62Y54.C5      net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<12>
    SLICE_X62Y54.CLK     Tas                  -0.023   U6/M2/buffer<12>
                                                       U6/M2/buffer_12_rstpot
                                                       U6/M2/buffer_12
    -------------------------------------------------  ---------------------------
    Total                                      4.606ns (2.231ns logic, 2.375ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.574ns (Levels of Logic = 6)
  Clock Path Skew:      -0.316ns (0.991 - 1.307)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y8.DOADO27  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X65Y50.C6      net (fanout=1)        0.503   ram_data_out<27>
    SLICE_X65Y50.C       Tilo                  0.043   U1/DataPath/U2/register_31<987>
                                                       U4/Mmux_Cpu_data4bus201
    SLICE_X64Y52.C6      net (fanout=32)       0.210   Data_in<27>
    SLICE_X64Y52.CMUX    Tilo                  0.239   Disp_num<27>
                                                       U5/MUX1_DispData/Mmux_o_319
                                                       U5/MUX1_DispData/Mmux_o_2_f7_18
    SLICE_X62Y53.B2      net (fanout=13)       1.006   Disp_num<27>
    SLICE_X62Y53.B       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_211
                                                       U6/SM1/HTS1/MSEG/XLXI_29
    SLICE_X62Y53.A4      net (fanout=1)        0.244   U6/SM1/HTS1/MSEG/XLXN_211
    SLICE_X62Y53.A       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_211
                                                       U6/SM1/HTS1/MSEG/XLXI_50
    SLICE_X62Y54.D5      net (fanout=1)        0.259   U6/XLXN_390<12>
    SLICE_X62Y54.D       Tilo                  0.043   U6/M2/buffer<12>
                                                       U6/M2/mux6711
    SLICE_X62Y54.C5      net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<12>
    SLICE_X62Y54.CLK     Tas                  -0.023   U6/M2/buffer<12>
                                                       U6/M2/buffer_12_rstpot
                                                       U6/M2/buffer_12
    -------------------------------------------------  ---------------------------
    Total                                      4.574ns (2.188ns logic, 2.386ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.564ns (Levels of Logic = 7)
  Clock Path Skew:      -0.316ns (0.991 - 1.307)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y8.DOADO25  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X62Y51.A5      net (fanout=1)        0.567   ram_data_out<25>
    SLICE_X62Y51.A       Tilo                  0.043   U1/DataPath/U2/register_31<985>
                                                       U4/Mmux_Cpu_data4bus181
    SLICE_X62Y51.C6      net (fanout=32)       0.312   Data_in<25>
    SLICE_X62Y51.CMUX    Tilo                  0.239   U1/DataPath/U2/register_31<985>
                                                       U5/MUX1_DispData/Mmux_o_317
                                                       U5/MUX1_DispData/Mmux_o_2_f7_16
    SLICE_X63Y53.B5      net (fanout=12)       0.508   Disp_num<25>
    SLICE_X63Y53.B       Tilo                  0.043   U6/M2/buffer<14>
                                                       U6/SM1/HTS1/MSEG/XLXI_6
    SLICE_X62Y53.B5      net (fanout=2)        0.279   U6/SM1/HTS1/MSEG/XLXN_26
    SLICE_X62Y53.B       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_211
                                                       U6/SM1/HTS1/MSEG/XLXI_29
    SLICE_X62Y53.A4      net (fanout=1)        0.244   U6/SM1/HTS1/MSEG/XLXN_211
    SLICE_X62Y53.A       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_211
                                                       U6/SM1/HTS1/MSEG/XLXI_50
    SLICE_X62Y54.D5      net (fanout=1)        0.259   U6/XLXN_390<12>
    SLICE_X62Y54.D       Tilo                  0.043   U6/M2/buffer<12>
                                                       U6/M2/mux6711
    SLICE_X62Y54.C5      net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<12>
    SLICE_X62Y54.CLK     Tas                  -0.023   U6/M2/buffer<12>
                                                       U6/M2/buffer_12_rstpot
                                                       U6/M2/buffer_12
    -------------------------------------------------  ---------------------------
    Total                                      4.564ns (2.231ns logic, 2.333ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_13 (SLICE_X63Y54.A4), 56 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.517ns (Levels of Logic = 6)
  Clock Path Skew:      -0.316ns (0.991 - 1.307)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y8.DOADO27  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X65Y50.C6      net (fanout=1)        0.503   ram_data_out<27>
    SLICE_X65Y50.C       Tilo                  0.043   U1/DataPath/U2/register_31<987>
                                                       U4/Mmux_Cpu_data4bus201
    SLICE_X64Y52.C6      net (fanout=32)       0.210   Data_in<27>
    SLICE_X64Y52.CMUX    Tilo                  0.239   Disp_num<27>
                                                       U5/MUX1_DispData/Mmux_o_319
                                                       U5/MUX1_DispData/Mmux_o_2_f7_18
    SLICE_X63Y52.A4      net (fanout=13)       0.787   Disp_num<27>
    SLICE_X63Y52.A       Tilo                  0.043   U10/counter0_Lock<31>
                                                       U6/SM1/HTS1/MSEG/XLXI_20
    SLICE_X63Y53.A5      net (fanout=2)        0.332   U6/SM1/HTS1/MSEG/XLXN_74
    SLICE_X63Y53.A       Tilo                  0.043   U6/M2/buffer<14>
                                                       U6/SM1/HTS1/MSEG/XLXI_49
    SLICE_X63Y54.B5      net (fanout=1)        0.233   U6/XLXN_390<13>
    SLICE_X63Y54.B       Tilo                  0.043   U6/M2/buffer<13>
                                                       U6/M2/mux6811
    SLICE_X63Y54.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<13>
    SLICE_X63Y54.CLK     Tas                   0.009   U6/M2/buffer<13>
                                                       U6/M2/buffer_13_rstpot
                                                       U6/M2/buffer_13
    -------------------------------------------------  ---------------------------
    Total                                      4.517ns (2.220ns logic, 2.297ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.254ns (Levels of Logic = 5)
  Clock Path Skew:      -0.316ns (0.991 - 1.307)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y8.DOADO27  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X65Y50.C6      net (fanout=1)        0.503   ram_data_out<27>
    SLICE_X65Y50.C       Tilo                  0.043   U1/DataPath/U2/register_31<987>
                                                       U4/Mmux_Cpu_data4bus201
    SLICE_X64Y52.C6      net (fanout=32)       0.210   Data_in<27>
    SLICE_X64Y52.CMUX    Tilo                  0.239   Disp_num<27>
                                                       U5/MUX1_DispData/Mmux_o_319
                                                       U5/MUX1_DispData/Mmux_o_2_f7_18
    SLICE_X63Y53.A1      net (fanout=13)       0.899   Disp_num<27>
    SLICE_X63Y53.A       Tilo                  0.043   U6/M2/buffer<14>
                                                       U6/SM1/HTS1/MSEG/XLXI_49
    SLICE_X63Y54.B5      net (fanout=1)        0.233   U6/XLXN_390<13>
    SLICE_X63Y54.B       Tilo                  0.043   U6/M2/buffer<13>
                                                       U6/M2/mux6811
    SLICE_X63Y54.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<13>
    SLICE_X63Y54.CLK     Tas                   0.009   U6/M2/buffer<13>
                                                       U6/M2/buffer_13_rstpot
                                                       U6/M2/buffer_13
    -------------------------------------------------  ---------------------------
    Total                                      4.254ns (2.177ns logic, 2.077ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.222ns (Levels of Logic = 6)
  Clock Path Skew:      -0.316ns (0.991 - 1.307)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y8.DOADO26  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X63Y48.A6      net (fanout=1)        0.511   ram_data_out<26>
    SLICE_X63Y48.A       Tilo                  0.043   U1/DataPath/U2/register_31<984>
                                                       U4/Mmux_Cpu_data4bus191
    SLICE_X65Y52.C6      net (fanout=32)       0.344   Data_in<26>
    SLICE_X65Y52.CMUX    Tilo                  0.244   U6/SM1/HTS1/MSEG/XLXN_28
                                                       U5/MUX1_DispData/Mmux_o_318
                                                       U5/MUX1_DispData/Mmux_o_2_f7_17
    SLICE_X63Y52.A6      net (fanout=13)       0.345   Disp_num<26>
    SLICE_X63Y52.A       Tilo                  0.043   U10/counter0_Lock<31>
                                                       U6/SM1/HTS1/MSEG/XLXI_20
    SLICE_X63Y53.A5      net (fanout=2)        0.332   U6/SM1/HTS1/MSEG/XLXN_74
    SLICE_X63Y53.A       Tilo                  0.043   U6/M2/buffer<14>
                                                       U6/SM1/HTS1/MSEG/XLXI_49
    SLICE_X63Y54.B5      net (fanout=1)        0.233   U6/XLXN_390<13>
    SLICE_X63Y54.B       Tilo                  0.043   U6/M2/buffer<13>
                                                       U6/M2/mux6811
    SLICE_X63Y54.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<13>
    SLICE_X63Y54.CLK     Tas                   0.009   U6/M2/buffer<13>
                                                       U6/M2/buffer_13_rstpot
                                                       U6/M2/buffer_13
    -------------------------------------------------  ---------------------------
    Total                                      4.222ns (2.225ns logic, 1.997ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_7 (SLICE_X60Y52.A4), 111 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.455ns (Levels of Logic = 6)
  Clock Path Skew:      -0.319ns (0.988 - 1.307)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y8.DOADO28  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X61Y48.A6      net (fanout=1)        0.462   ram_data_out<28>
    SLICE_X61Y48.A       Tilo                  0.043   U1/DataPath/U2/register_31<988>
                                                       U4/Mmux_Cpu_data4bus211
    SLICE_X59Y50.C6      net (fanout=32)       0.303   Data_in<28>
    SLICE_X59Y50.CMUX    Tilo                  0.244   U6/SM1/HTS0/MSEG/XLXN_28
                                                       U5/MUX1_DispData/Mmux_o_320
                                                       U5/MUX1_DispData/Mmux_o_2_f7_19
    SLICE_X57Y52.A5      net (fanout=13)       0.551   Disp_num<28>
    SLICE_X57Y52.A       Tilo                  0.043   U6/XLXN_390<2>
                                                       U6/SM1/HTS0/MSEG/XLXI_7
    SLICE_X59Y51.D5      net (fanout=2)        0.424   U6/SM1/HTS0/MSEG/XLXN_27
    SLICE_X59Y51.D       Tilo                  0.043   U6/XLXN_390<7>
                                                       U6/SM1/HTS0/MSEG/XLXI_47
    SLICE_X60Y52.B5      net (fanout=1)        0.251   U6/XLXN_390<7>
    SLICE_X60Y52.B       Tilo                  0.043   U6/M2/buffer<6>
                                                       U6/M2/mux12511
    SLICE_X60Y52.A4      net (fanout=1)        0.239   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<7>
    SLICE_X60Y52.CLK     Tas                   0.009   U6/M2/buffer<6>
                                                       U6/M2/buffer_7_rstpot
                                                       U6/M2/buffer_7
    -------------------------------------------------  ---------------------------
    Total                                      4.455ns (2.225ns logic, 2.230ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.310ns (Levels of Logic = 6)
  Clock Path Skew:      -0.319ns (0.988 - 1.307)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y8.DOADO30  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X59Y52.A6      net (fanout=1)        0.574   ram_data_out<30>
    SLICE_X59Y52.A       Tilo                  0.043   U1/DataPath/U2/register_31<991>
                                                       U4/Mmux_Cpu_data4bus241
    SLICE_X58Y52.C6      net (fanout=32)       0.230   Data_in<30>
    SLICE_X58Y52.CMUX    Tilo                  0.239   U6/SM1/HTS0/MSEG/XLXN_211
                                                       U5/MUX1_DispData/Mmux_o_323
                                                       U5/MUX1_DispData/Mmux_o_2_f7_22
    SLICE_X57Y52.A4      net (fanout=13)       0.372   Disp_num<30>
    SLICE_X57Y52.A       Tilo                  0.043   U6/XLXN_390<2>
                                                       U6/SM1/HTS0/MSEG/XLXI_7
    SLICE_X59Y51.D5      net (fanout=2)        0.424   U6/SM1/HTS0/MSEG/XLXN_27
    SLICE_X59Y51.D       Tilo                  0.043   U6/XLXN_390<7>
                                                       U6/SM1/HTS0/MSEG/XLXI_47
    SLICE_X60Y52.B5      net (fanout=1)        0.251   U6/XLXN_390<7>
    SLICE_X60Y52.B       Tilo                  0.043   U6/M2/buffer<6>
                                                       U6/M2/mux12511
    SLICE_X60Y52.A4      net (fanout=1)        0.239   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<7>
    SLICE_X60Y52.CLK     Tas                   0.009   U6/M2/buffer<6>
                                                       U6/M2/buffer_7_rstpot
                                                       U6/M2/buffer_7
    -------------------------------------------------  ---------------------------
    Total                                      4.310ns (2.220ns logic, 2.090ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.288ns (Levels of Logic = 6)
  Clock Path Skew:      -0.319ns (0.988 - 1.307)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y8.DOADO29  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X57Y50.C6      net (fanout=1)        0.565   ram_data_out<29>
    SLICE_X57Y50.C       Tilo                  0.043   U1/DataPath/U2/register_31<989>
                                                       U4/Mmux_Cpu_data4bus221
    SLICE_X57Y51.C6      net (fanout=32)       0.193   Data_in<29>
    SLICE_X57Y51.CMUX    Tilo                  0.244   U6/XLXN_390<1>
                                                       U5/MUX1_DispData/Mmux_o_321
                                                       U5/MUX1_DispData/Mmux_o_2_f7_20
    SLICE_X57Y52.A3      net (fanout=12)       0.391   Disp_num<29>
    SLICE_X57Y52.A       Tilo                  0.043   U6/XLXN_390<2>
                                                       U6/SM1/HTS0/MSEG/XLXI_7
    SLICE_X59Y51.D5      net (fanout=2)        0.424   U6/SM1/HTS0/MSEG/XLXN_27
    SLICE_X59Y51.D       Tilo                  0.043   U6/XLXN_390<7>
                                                       U6/SM1/HTS0/MSEG/XLXI_47
    SLICE_X60Y52.B5      net (fanout=1)        0.251   U6/XLXN_390<7>
    SLICE_X60Y52.B       Tilo                  0.043   U6/M2/buffer<6>
                                                       U6/M2/mux12511
    SLICE_X60Y52.A4      net (fanout=1)        0.239   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<7>
    SLICE_X60Y52.CLK     Tas                   0.009   U6/M2/buffer<6>
                                                       U6/M2/buffer_7_rstpot
                                                       U6/M2/buffer_7
    -------------------------------------------------  ---------------------------
    Total                                      4.288ns (2.225ns logic, 2.063ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/M2/shift_count_0 (SLICE_X38Y56.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.125ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd2 (FF)
  Destination:          U6/M2/shift_count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.136ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd2 to U6/M2/shift_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y56.CQ      Tcko                  0.100   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd2
    SLICE_X38Y56.A6      net (fanout=74)       0.095   U6/M2/state_FSM_FFd2
    SLICE_X38Y56.CLK     Tah         (-Th)     0.059   U6/M2/shift_count<1>
                                                       U6/M2/shift_count_0_rstpot
                                                       U6/M2/shift_count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.136ns (0.041ns logic, 0.095ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_31 (SLICE_X55Y43.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.167ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_31 (FF)
  Destination:          U6/M2/buffer_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.167ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_31 to U6/M2/buffer_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y43.AQ      Tcko                  0.100   U6/M2/buffer<30>
                                                       U6/M2/buffer_31
    SLICE_X55Y43.A6      net (fanout=2)        0.099   U6/M2/buffer<31>
    SLICE_X55Y43.CLK     Tah         (-Th)     0.032   U6/M2/buffer<30>
                                                       U6/M2/buffer_31_rstpot
                                                       U6/M2/buffer_31
    -------------------------------------------------  ---------------------------
    Total                                      0.167ns (0.068ns logic, 0.099ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/state_FSM_FFd1 (SLICE_X39Y56.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.169ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/shift_count_3 (FF)
  Destination:          U6/M2/state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.184ns (Levels of Logic = 1)
  Clock Path Skew:      0.015ns (0.079 - 0.064)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/shift_count_3 to U6/M2/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y57.BQ      Tcko                  0.100   U6/M2/shift_count<5>
                                                       U6/M2/shift_count_3
    SLICE_X39Y56.A6      net (fanout=5)        0.116   U6/M2/shift_count<3>
    SLICE_X39Y56.CLK     Tah         (-Th)     0.032   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd1-In11
                                                       U6/M2/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.184ns (0.068ns logic, 0.116ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y8.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X3Y8.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y8.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    5.068|    4.957|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10224 paths, 0 nets, and 2184 connections

Design statistics:
   Minimum period:   9.914ns{1}   (Maximum frequency: 100.867MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 30 21:51:45 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 721 MB



