Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Apr 19 17:51:59 2023
| Host         : slabhg147 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Alu_timing_summary_routed.rpt -pb Alu_timing_summary_routed.pb -rpx Alu_timing_summary_routed.rpx -warn_on_violation
| Design       : Alu
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: AluOp[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: AluOp[3] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 68 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.927        0.000                      0                   33           NA           NA                     NA                   NA           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        ----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**default**       input port clock                          0.927        0.000                      0                   33                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  input port clock
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        0.927ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.927ns  (required time - arrival time)
  Source:                 A[1]
                            (input port)
  Destination:            flag
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        19.073ns  (logic 5.513ns (28.904%)  route 13.560ns (71.096%))
  Logic Levels:           18  (IBUF=1 LUT6=16 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  A_IBUF[1]_inst/O
                         net (fo=3, routed)           3.889     4.820    A_IBUF[1]
    SLICE_X52Y57         LUT6 (Prop_lut6_I0_O)        0.124     4.944 r  Out_OBUF[2]_inst_i_2/O
                         net (fo=5, routed)           0.525     5.470    Out_OBUF[2]_inst_i_2_n_0
    SLICE_X52Y57         LUT6 (Prop_lut6_I0_O)        0.124     5.594 r  Out_OBUF[9]_inst_i_7/O
                         net (fo=1, routed)           0.306     5.899    Out_OBUF[9]_inst_i_7_n_0
    SLICE_X52Y58         LUT6 (Prop_lut6_I5_O)        0.124     6.023 r  Out_OBUF[9]_inst_i_3/O
                         net (fo=2, routed)           0.441     6.465    Out_OBUF[9]_inst_i_3_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I0_O)        0.124     6.589 r  Out_OBUF[14]_inst_i_7/O
                         net (fo=1, routed)           0.340     6.929    Out_OBUF[14]_inst_i_7_n_0
    SLICE_X53Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.053 r  Out_OBUF[14]_inst_i_3/O
                         net (fo=2, routed)           0.166     7.219    Out_OBUF[14]_inst_i_3_n_0
    SLICE_X53Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.343 r  Out_OBUF[19]_inst_i_7/O
                         net (fo=1, routed)           0.263     7.606    Out_OBUF[19]_inst_i_7_n_0
    SLICE_X53Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.730 r  Out_OBUF[19]_inst_i_3/O
                         net (fo=2, routed)           0.454     8.184    Out_OBUF[19]_inst_i_3_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I0_O)        0.124     8.308 r  Out_OBUF[24]_inst_i_7/O
                         net (fo=1, routed)           0.151     8.459    Out_OBUF[24]_inst_i_7_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I5_O)        0.124     8.583 r  Out_OBUF[24]_inst_i_3/O
                         net (fo=2, routed)           0.527     9.110    Out_OBUF[24]_inst_i_3_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I0_O)        0.124     9.234 r  Out_OBUF[29]_inst_i_7/O
                         net (fo=1, routed)           0.506     9.740    Out_OBUF[29]_inst_i_7_n_0
    SLICE_X54Y71         LUT6 (Prop_lut6_I5_O)        0.124     9.864 r  Out_OBUF[29]_inst_i_3/O
                         net (fo=1, routed)           0.291    10.155    Out_OBUF[29]_inst_i_3_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I5_O)        0.124    10.279 r  Out_OBUF[29]_inst_i_2/O
                         net (fo=2, routed)           0.445    10.724    Out_OBUF[29]_inst_i_2_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I2_O)        0.124    10.848 r  Out_OBUF[31]_inst_i_2/O
                         net (fo=36, routed)          0.893    11.741    Out_OBUF[31]_inst_i_2_n_0
    SLICE_X54Y67         LUT6 (Prop_lut6_I2_O)        0.124    11.865 f  flag_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.804    12.669    LogicPart/flag_OBUF_inst_i_1_1
    SLICE_X54Y70         LUT6 (Prop_lut6_I3_O)        0.124    12.793 r  LogicPart/flag_OBUF_inst_i_4/O
                         net (fo=1, routed)           1.499    14.292    LogicPart/flag_OBUF_inst_i_4_n_0
    SLICE_X58Y84         LUT6 (Prop_lut6_I2_O)        0.124    14.416 r  LogicPart/flag_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.059    16.475    flag_OBUF
    J1                   OBUF (Prop_obuf_I_O)         2.598    19.073 r  flag_OBUF_inst/O
                         net (fo=0)                   0.000    19.073    flag
    J1                                                                r  flag (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -19.073    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             1.193ns  (required time - arrival time)
  Source:                 A[1]
                            (input port)
  Destination:            Out[24]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        18.807ns  (logic 5.268ns (28.009%)  route 13.540ns (71.991%))
  Logic Levels:           16  (IBUF=1 LUT6=14 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  A_IBUF[1]_inst/O
                         net (fo=3, routed)           3.889     4.820    A_IBUF[1]
    SLICE_X52Y57         LUT6 (Prop_lut6_I0_O)        0.124     4.944 r  Out_OBUF[2]_inst_i_2/O
                         net (fo=5, routed)           0.525     5.470    Out_OBUF[2]_inst_i_2_n_0
    SLICE_X52Y57         LUT6 (Prop_lut6_I0_O)        0.124     5.594 r  Out_OBUF[9]_inst_i_7/O
                         net (fo=1, routed)           0.306     5.899    Out_OBUF[9]_inst_i_7_n_0
    SLICE_X52Y58         LUT6 (Prop_lut6_I5_O)        0.124     6.023 r  Out_OBUF[9]_inst_i_3/O
                         net (fo=2, routed)           0.441     6.465    Out_OBUF[9]_inst_i_3_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I0_O)        0.124     6.589 r  Out_OBUF[14]_inst_i_7/O
                         net (fo=1, routed)           0.340     6.929    Out_OBUF[14]_inst_i_7_n_0
    SLICE_X53Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.053 r  Out_OBUF[14]_inst_i_3/O
                         net (fo=2, routed)           0.166     7.219    Out_OBUF[14]_inst_i_3_n_0
    SLICE_X53Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.343 r  Out_OBUF[19]_inst_i_7/O
                         net (fo=1, routed)           0.263     7.606    Out_OBUF[19]_inst_i_7_n_0
    SLICE_X53Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.730 r  Out_OBUF[19]_inst_i_3/O
                         net (fo=2, routed)           0.454     8.184    Out_OBUF[19]_inst_i_3_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I0_O)        0.124     8.308 r  Out_OBUF[24]_inst_i_7/O
                         net (fo=1, routed)           0.151     8.459    Out_OBUF[24]_inst_i_7_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I5_O)        0.124     8.583 r  Out_OBUF[24]_inst_i_3/O
                         net (fo=2, routed)           0.527     9.110    Out_OBUF[24]_inst_i_3_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I0_O)        0.124     9.234 r  Out_OBUF[29]_inst_i_7/O
                         net (fo=1, routed)           0.506     9.740    Out_OBUF[29]_inst_i_7_n_0
    SLICE_X54Y71         LUT6 (Prop_lut6_I5_O)        0.124     9.864 r  Out_OBUF[29]_inst_i_3/O
                         net (fo=1, routed)           0.291    10.155    Out_OBUF[29]_inst_i_3_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I5_O)        0.124    10.279 r  Out_OBUF[29]_inst_i_2/O
                         net (fo=2, routed)           0.445    10.724    Out_OBUF[29]_inst_i_2_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I2_O)        0.124    10.848 f  Out_OBUF[31]_inst_i_2/O
                         net (fo=36, routed)          0.918    11.766    Out_OBUF[31]_inst_i_2_n_0
    SLICE_X54Y67         LUT6 (Prop_lut6_I5_O)        0.124    11.890 r  Out_OBUF[24]_inst_i_1/O
                         net (fo=2, routed)           4.317    16.206    Out_OBUF[24]
    A17                  OBUF (Prop_obuf_I_O)         2.601    18.807 r  Out_OBUF[24]_inst/O
                         net (fo=0)                   0.000    18.807    Out[24]
    A17                                                               r  Out[24] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -18.807    
  -------------------------------------------------------------------
                         slack                                  1.193    

Slack (MET) :             1.231ns  (required time - arrival time)
  Source:                 A[1]
                            (input port)
  Destination:            Out[25]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        18.769ns  (logic 5.272ns (28.087%)  route 13.497ns (71.913%))
  Logic Levels:           16  (IBUF=1 LUT6=14 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  A_IBUF[1]_inst/O
                         net (fo=3, routed)           3.889     4.820    A_IBUF[1]
    SLICE_X52Y57         LUT6 (Prop_lut6_I0_O)        0.124     4.944 r  Out_OBUF[2]_inst_i_2/O
                         net (fo=5, routed)           0.525     5.470    Out_OBUF[2]_inst_i_2_n_0
    SLICE_X52Y57         LUT6 (Prop_lut6_I0_O)        0.124     5.594 r  Out_OBUF[9]_inst_i_7/O
                         net (fo=1, routed)           0.306     5.899    Out_OBUF[9]_inst_i_7_n_0
    SLICE_X52Y58         LUT6 (Prop_lut6_I5_O)        0.124     6.023 r  Out_OBUF[9]_inst_i_3/O
                         net (fo=2, routed)           0.441     6.465    Out_OBUF[9]_inst_i_3_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I0_O)        0.124     6.589 r  Out_OBUF[14]_inst_i_7/O
                         net (fo=1, routed)           0.340     6.929    Out_OBUF[14]_inst_i_7_n_0
    SLICE_X53Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.053 r  Out_OBUF[14]_inst_i_3/O
                         net (fo=2, routed)           0.166     7.219    Out_OBUF[14]_inst_i_3_n_0
    SLICE_X53Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.343 r  Out_OBUF[19]_inst_i_7/O
                         net (fo=1, routed)           0.263     7.606    Out_OBUF[19]_inst_i_7_n_0
    SLICE_X53Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.730 r  Out_OBUF[19]_inst_i_3/O
                         net (fo=2, routed)           0.454     8.184    Out_OBUF[19]_inst_i_3_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I0_O)        0.124     8.308 r  Out_OBUF[24]_inst_i_7/O
                         net (fo=1, routed)           0.151     8.459    Out_OBUF[24]_inst_i_7_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I5_O)        0.124     8.583 r  Out_OBUF[24]_inst_i_3/O
                         net (fo=2, routed)           0.527     9.110    Out_OBUF[24]_inst_i_3_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I0_O)        0.124     9.234 r  Out_OBUF[29]_inst_i_7/O
                         net (fo=1, routed)           0.506     9.740    Out_OBUF[29]_inst_i_7_n_0
    SLICE_X54Y71         LUT6 (Prop_lut6_I5_O)        0.124     9.864 r  Out_OBUF[29]_inst_i_3/O
                         net (fo=1, routed)           0.291    10.155    Out_OBUF[29]_inst_i_3_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I5_O)        0.124    10.279 r  Out_OBUF[29]_inst_i_2/O
                         net (fo=2, routed)           0.445    10.724    Out_OBUF[29]_inst_i_2_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I2_O)        0.124    10.848 f  Out_OBUF[31]_inst_i_2/O
                         net (fo=36, routed)          0.798    11.645    Out_OBUF[31]_inst_i_2_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I5_O)        0.124    11.769 r  Out_OBUF[25]_inst_i_1/O
                         net (fo=2, routed)           4.395    16.164    Out_OBUF[25]
    A16                  OBUF (Prop_obuf_I_O)         2.605    18.769 r  Out_OBUF[25]_inst/O
                         net (fo=0)                   0.000    18.769    Out[25]
    A16                                                               r  Out[25] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -18.769    
  -------------------------------------------------------------------
                         slack                                  1.231    

Slack (MET) :             1.263ns  (required time - arrival time)
  Source:                 A[1]
                            (input port)
  Destination:            Out[29]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        18.737ns  (logic 5.280ns (28.178%)  route 13.458ns (71.822%))
  Logic Levels:           16  (IBUF=1 LUT6=14 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  A_IBUF[1]_inst/O
                         net (fo=3, routed)           3.889     4.820    A_IBUF[1]
    SLICE_X52Y57         LUT6 (Prop_lut6_I0_O)        0.124     4.944 r  Out_OBUF[2]_inst_i_2/O
                         net (fo=5, routed)           0.525     5.470    Out_OBUF[2]_inst_i_2_n_0
    SLICE_X52Y57         LUT6 (Prop_lut6_I0_O)        0.124     5.594 r  Out_OBUF[9]_inst_i_7/O
                         net (fo=1, routed)           0.306     5.899    Out_OBUF[9]_inst_i_7_n_0
    SLICE_X52Y58         LUT6 (Prop_lut6_I5_O)        0.124     6.023 r  Out_OBUF[9]_inst_i_3/O
                         net (fo=2, routed)           0.441     6.465    Out_OBUF[9]_inst_i_3_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I0_O)        0.124     6.589 r  Out_OBUF[14]_inst_i_7/O
                         net (fo=1, routed)           0.340     6.929    Out_OBUF[14]_inst_i_7_n_0
    SLICE_X53Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.053 r  Out_OBUF[14]_inst_i_3/O
                         net (fo=2, routed)           0.166     7.219    Out_OBUF[14]_inst_i_3_n_0
    SLICE_X53Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.343 r  Out_OBUF[19]_inst_i_7/O
                         net (fo=1, routed)           0.263     7.606    Out_OBUF[19]_inst_i_7_n_0
    SLICE_X53Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.730 r  Out_OBUF[19]_inst_i_3/O
                         net (fo=2, routed)           0.454     8.184    Out_OBUF[19]_inst_i_3_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I0_O)        0.124     8.308 r  Out_OBUF[24]_inst_i_7/O
                         net (fo=1, routed)           0.151     8.459    Out_OBUF[24]_inst_i_7_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I5_O)        0.124     8.583 r  Out_OBUF[24]_inst_i_3/O
                         net (fo=2, routed)           0.527     9.110    Out_OBUF[24]_inst_i_3_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I0_O)        0.124     9.234 r  Out_OBUF[29]_inst_i_7/O
                         net (fo=1, routed)           0.506     9.740    Out_OBUF[29]_inst_i_7_n_0
    SLICE_X54Y71         LUT6 (Prop_lut6_I5_O)        0.124     9.864 r  Out_OBUF[29]_inst_i_3/O
                         net (fo=1, routed)           0.291    10.155    Out_OBUF[29]_inst_i_3_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I5_O)        0.124    10.279 r  Out_OBUF[29]_inst_i_2/O
                         net (fo=2, routed)           0.445    10.724    Out_OBUF[29]_inst_i_2_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I2_O)        0.124    10.848 f  Out_OBUF[31]_inst_i_2/O
                         net (fo=36, routed)          0.793    11.641    Out_OBUF[31]_inst_i_2_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I5_O)        0.124    11.765 r  Out_OBUF[29]_inst_i_1/O
                         net (fo=2, routed)           4.360    16.125    Out_OBUF[29]
    A14                  OBUF (Prop_obuf_I_O)         2.613    18.737 r  Out_OBUF[29]_inst/O
                         net (fo=0)                   0.000    18.737    Out[29]
    A14                                                               r  Out[29] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -18.737    
  -------------------------------------------------------------------
                         slack                                  1.263    

Slack (MET) :             1.265ns  (required time - arrival time)
  Source:                 A[1]
                            (input port)
  Destination:            Out[26]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        18.735ns  (logic 5.285ns (28.207%)  route 13.450ns (71.793%))
  Logic Levels:           16  (IBUF=1 LUT6=14 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  A_IBUF[1]_inst/O
                         net (fo=3, routed)           3.889     4.820    A_IBUF[1]
    SLICE_X52Y57         LUT6 (Prop_lut6_I0_O)        0.124     4.944 r  Out_OBUF[2]_inst_i_2/O
                         net (fo=5, routed)           0.525     5.470    Out_OBUF[2]_inst_i_2_n_0
    SLICE_X52Y57         LUT6 (Prop_lut6_I0_O)        0.124     5.594 r  Out_OBUF[9]_inst_i_7/O
                         net (fo=1, routed)           0.306     5.899    Out_OBUF[9]_inst_i_7_n_0
    SLICE_X52Y58         LUT6 (Prop_lut6_I5_O)        0.124     6.023 r  Out_OBUF[9]_inst_i_3/O
                         net (fo=2, routed)           0.441     6.465    Out_OBUF[9]_inst_i_3_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I0_O)        0.124     6.589 r  Out_OBUF[14]_inst_i_7/O
                         net (fo=1, routed)           0.340     6.929    Out_OBUF[14]_inst_i_7_n_0
    SLICE_X53Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.053 r  Out_OBUF[14]_inst_i_3/O
                         net (fo=2, routed)           0.166     7.219    Out_OBUF[14]_inst_i_3_n_0
    SLICE_X53Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.343 r  Out_OBUF[19]_inst_i_7/O
                         net (fo=1, routed)           0.263     7.606    Out_OBUF[19]_inst_i_7_n_0
    SLICE_X53Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.730 r  Out_OBUF[19]_inst_i_3/O
                         net (fo=2, routed)           0.454     8.184    Out_OBUF[19]_inst_i_3_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I0_O)        0.124     8.308 r  Out_OBUF[24]_inst_i_7/O
                         net (fo=1, routed)           0.151     8.459    Out_OBUF[24]_inst_i_7_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I5_O)        0.124     8.583 r  Out_OBUF[24]_inst_i_3/O
                         net (fo=2, routed)           0.527     9.110    Out_OBUF[24]_inst_i_3_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I0_O)        0.124     9.234 r  Out_OBUF[29]_inst_i_7/O
                         net (fo=1, routed)           0.506     9.740    Out_OBUF[29]_inst_i_7_n_0
    SLICE_X54Y71         LUT6 (Prop_lut6_I5_O)        0.124     9.864 r  Out_OBUF[29]_inst_i_3/O
                         net (fo=1, routed)           0.291    10.155    Out_OBUF[29]_inst_i_3_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I5_O)        0.124    10.279 r  Out_OBUF[29]_inst_i_2/O
                         net (fo=2, routed)           0.445    10.724    Out_OBUF[29]_inst_i_2_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I2_O)        0.124    10.848 f  Out_OBUF[31]_inst_i_2/O
                         net (fo=36, routed)          0.786    11.634    Out_OBUF[31]_inst_i_2_n_0
    SLICE_X56Y76         LUT6 (Prop_lut6_I5_O)        0.124    11.758 r  Out_OBUF[26]_inst_i_1/O
                         net (fo=2, routed)           4.359    16.117    Out_OBUF[26]
    B15                  OBUF (Prop_obuf_I_O)         2.618    18.735 r  Out_OBUF[26]_inst/O
                         net (fo=0)                   0.000    18.735    Out[26]
    B15                                                               r  Out[26] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -18.735    
  -------------------------------------------------------------------
                         slack                                  1.265    

Slack (MET) :             1.304ns  (required time - arrival time)
  Source:                 A[1]
                            (input port)
  Destination:            Out[18]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        18.696ns  (logic 5.278ns (28.228%)  route 13.419ns (71.772%))
  Logic Levels:           16  (IBUF=1 LUT6=14 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  A_IBUF[1]_inst/O
                         net (fo=3, routed)           3.889     4.820    A_IBUF[1]
    SLICE_X52Y57         LUT6 (Prop_lut6_I0_O)        0.124     4.944 r  Out_OBUF[2]_inst_i_2/O
                         net (fo=5, routed)           0.525     5.470    Out_OBUF[2]_inst_i_2_n_0
    SLICE_X52Y57         LUT6 (Prop_lut6_I0_O)        0.124     5.594 r  Out_OBUF[9]_inst_i_7/O
                         net (fo=1, routed)           0.306     5.899    Out_OBUF[9]_inst_i_7_n_0
    SLICE_X52Y58         LUT6 (Prop_lut6_I5_O)        0.124     6.023 r  Out_OBUF[9]_inst_i_3/O
                         net (fo=2, routed)           0.441     6.465    Out_OBUF[9]_inst_i_3_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I0_O)        0.124     6.589 r  Out_OBUF[14]_inst_i_7/O
                         net (fo=1, routed)           0.340     6.929    Out_OBUF[14]_inst_i_7_n_0
    SLICE_X53Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.053 r  Out_OBUF[14]_inst_i_3/O
                         net (fo=2, routed)           0.166     7.219    Out_OBUF[14]_inst_i_3_n_0
    SLICE_X53Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.343 r  Out_OBUF[19]_inst_i_7/O
                         net (fo=1, routed)           0.263     7.606    Out_OBUF[19]_inst_i_7_n_0
    SLICE_X53Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.730 r  Out_OBUF[19]_inst_i_3/O
                         net (fo=2, routed)           0.454     8.184    Out_OBUF[19]_inst_i_3_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I0_O)        0.124     8.308 r  Out_OBUF[24]_inst_i_7/O
                         net (fo=1, routed)           0.151     8.459    Out_OBUF[24]_inst_i_7_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I5_O)        0.124     8.583 r  Out_OBUF[24]_inst_i_3/O
                         net (fo=2, routed)           0.527     9.110    Out_OBUF[24]_inst_i_3_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I0_O)        0.124     9.234 r  Out_OBUF[29]_inst_i_7/O
                         net (fo=1, routed)           0.506     9.740    Out_OBUF[29]_inst_i_7_n_0
    SLICE_X54Y71         LUT6 (Prop_lut6_I5_O)        0.124     9.864 r  Out_OBUF[29]_inst_i_3/O
                         net (fo=1, routed)           0.291    10.155    Out_OBUF[29]_inst_i_3_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I5_O)        0.124    10.279 r  Out_OBUF[29]_inst_i_2/O
                         net (fo=2, routed)           0.445    10.724    Out_OBUF[29]_inst_i_2_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I2_O)        0.124    10.848 f  Out_OBUF[31]_inst_i_2/O
                         net (fo=36, routed)          0.850    11.698    Out_OBUF[31]_inst_i_2_n_0
    SLICE_X54Y64         LUT6 (Prop_lut6_I5_O)        0.124    11.822 r  Out_OBUF[18]_inst_i_1/O
                         net (fo=2, routed)           4.264    16.085    Out_OBUF[18]
    A18                  OBUF (Prop_obuf_I_O)         2.611    18.696 r  Out_OBUF[18]_inst/O
                         net (fo=0)                   0.000    18.696    Out[18]
    A18                                                               r  Out[18] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -18.696    
  -------------------------------------------------------------------
                         slack                                  1.304    

Slack (MET) :             1.337ns  (required time - arrival time)
  Source:                 A[1]
                            (input port)
  Destination:            Out[22]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        18.663ns  (logic 5.263ns (28.200%)  route 13.400ns (71.800%))
  Logic Levels:           16  (IBUF=1 LUT4=1 LUT6=13 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  A_IBUF[1]_inst/O
                         net (fo=3, routed)           3.889     4.820    A_IBUF[1]
    SLICE_X52Y57         LUT6 (Prop_lut6_I0_O)        0.124     4.944 r  Out_OBUF[2]_inst_i_2/O
                         net (fo=5, routed)           0.525     5.470    Out_OBUF[2]_inst_i_2_n_0
    SLICE_X52Y57         LUT6 (Prop_lut6_I0_O)        0.124     5.594 r  Out_OBUF[9]_inst_i_7/O
                         net (fo=1, routed)           0.306     5.899    Out_OBUF[9]_inst_i_7_n_0
    SLICE_X52Y58         LUT6 (Prop_lut6_I5_O)        0.124     6.023 r  Out_OBUF[9]_inst_i_3/O
                         net (fo=2, routed)           0.441     6.465    Out_OBUF[9]_inst_i_3_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I0_O)        0.124     6.589 r  Out_OBUF[14]_inst_i_7/O
                         net (fo=1, routed)           0.340     6.929    Out_OBUF[14]_inst_i_7_n_0
    SLICE_X53Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.053 r  Out_OBUF[14]_inst_i_3/O
                         net (fo=2, routed)           0.166     7.219    Out_OBUF[14]_inst_i_3_n_0
    SLICE_X53Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.343 r  Out_OBUF[19]_inst_i_7/O
                         net (fo=1, routed)           0.263     7.606    Out_OBUF[19]_inst_i_7_n_0
    SLICE_X53Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.730 r  Out_OBUF[19]_inst_i_3/O
                         net (fo=2, routed)           0.454     8.184    Out_OBUF[19]_inst_i_3_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I0_O)        0.124     8.308 r  Out_OBUF[24]_inst_i_7/O
                         net (fo=1, routed)           0.151     8.459    Out_OBUF[24]_inst_i_7_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I5_O)        0.124     8.583 r  Out_OBUF[24]_inst_i_3/O
                         net (fo=2, routed)           0.527     9.110    Out_OBUF[24]_inst_i_3_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I0_O)        0.124     9.234 r  Out_OBUF[29]_inst_i_7/O
                         net (fo=1, routed)           0.506     9.740    Out_OBUF[29]_inst_i_7_n_0
    SLICE_X54Y71         LUT6 (Prop_lut6_I5_O)        0.124     9.864 r  Out_OBUF[29]_inst_i_3/O
                         net (fo=1, routed)           0.291    10.155    Out_OBUF[29]_inst_i_3_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I5_O)        0.124    10.279 r  Out_OBUF[29]_inst_i_2/O
                         net (fo=2, routed)           0.445    10.724    Out_OBUF[29]_inst_i_2_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I2_O)        0.124    10.848 f  Out_OBUF[31]_inst_i_2/O
                         net (fo=36, routed)          0.990    11.838    Out_OBUF[31]_inst_i_2_n_0
    SLICE_X54Y82         LUT4 (Prop_lut4_I3_O)        0.124    11.962 r  Out_OBUF[22]_inst_i_1/O
                         net (fo=2, routed)           4.105    16.067    Out_OBUF[22]
    B16                  OBUF (Prop_obuf_I_O)         2.596    18.663 r  Out_OBUF[22]_inst/O
                         net (fo=0)                   0.000    18.663    Out[22]
    B16                                                               r  Out[22] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -18.663    
  -------------------------------------------------------------------
                         slack                                  1.337    

Slack (MET) :             1.394ns  (required time - arrival time)
  Source:                 A[1]
                            (input port)
  Destination:            Out[27]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        18.606ns  (logic 5.265ns (28.296%)  route 13.341ns (71.704%))
  Logic Levels:           16  (IBUF=1 LUT4=1 LUT6=13 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  A_IBUF[1]_inst/O
                         net (fo=3, routed)           3.889     4.820    A_IBUF[1]
    SLICE_X52Y57         LUT6 (Prop_lut6_I0_O)        0.124     4.944 r  Out_OBUF[2]_inst_i_2/O
                         net (fo=5, routed)           0.525     5.470    Out_OBUF[2]_inst_i_2_n_0
    SLICE_X52Y57         LUT6 (Prop_lut6_I0_O)        0.124     5.594 r  Out_OBUF[9]_inst_i_7/O
                         net (fo=1, routed)           0.306     5.899    Out_OBUF[9]_inst_i_7_n_0
    SLICE_X52Y58         LUT6 (Prop_lut6_I5_O)        0.124     6.023 r  Out_OBUF[9]_inst_i_3/O
                         net (fo=2, routed)           0.441     6.465    Out_OBUF[9]_inst_i_3_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I0_O)        0.124     6.589 r  Out_OBUF[14]_inst_i_7/O
                         net (fo=1, routed)           0.340     6.929    Out_OBUF[14]_inst_i_7_n_0
    SLICE_X53Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.053 r  Out_OBUF[14]_inst_i_3/O
                         net (fo=2, routed)           0.166     7.219    Out_OBUF[14]_inst_i_3_n_0
    SLICE_X53Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.343 r  Out_OBUF[19]_inst_i_7/O
                         net (fo=1, routed)           0.263     7.606    Out_OBUF[19]_inst_i_7_n_0
    SLICE_X53Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.730 r  Out_OBUF[19]_inst_i_3/O
                         net (fo=2, routed)           0.454     8.184    Out_OBUF[19]_inst_i_3_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I0_O)        0.124     8.308 r  Out_OBUF[24]_inst_i_7/O
                         net (fo=1, routed)           0.151     8.459    Out_OBUF[24]_inst_i_7_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I5_O)        0.124     8.583 r  Out_OBUF[24]_inst_i_3/O
                         net (fo=2, routed)           0.527     9.110    Out_OBUF[24]_inst_i_3_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I0_O)        0.124     9.234 r  Out_OBUF[29]_inst_i_7/O
                         net (fo=1, routed)           0.506     9.740    Out_OBUF[29]_inst_i_7_n_0
    SLICE_X54Y71         LUT6 (Prop_lut6_I5_O)        0.124     9.864 r  Out_OBUF[29]_inst_i_3/O
                         net (fo=1, routed)           0.291    10.155    Out_OBUF[29]_inst_i_3_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I5_O)        0.124    10.279 r  Out_OBUF[29]_inst_i_2/O
                         net (fo=2, routed)           0.445    10.724    Out_OBUF[29]_inst_i_2_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I2_O)        0.124    10.848 f  Out_OBUF[31]_inst_i_2/O
                         net (fo=36, routed)          0.790    11.638    Out_OBUF[31]_inst_i_2_n_0
    SLICE_X54Y76         LUT4 (Prop_lut4_I3_O)        0.124    11.762 r  Out_OBUF[27]_inst_i_1/O
                         net (fo=2, routed)           4.247    16.008    Out_OBUF[27]
    C15                  OBUF (Prop_obuf_I_O)         2.598    18.606 r  Out_OBUF[27]_inst/O
                         net (fo=0)                   0.000    18.606    Out[27]
    C15                                                               r  Out[27] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -18.606    
  -------------------------------------------------------------------
                         slack                                  1.394    

Slack (MET) :             1.439ns  (required time - arrival time)
  Source:                 A[1]
                            (input port)
  Destination:            Out[20]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        18.561ns  (logic 5.267ns (28.375%)  route 13.294ns (71.625%))
  Logic Levels:           16  (IBUF=1 LUT6=14 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  A_IBUF[1]_inst/O
                         net (fo=3, routed)           3.889     4.820    A_IBUF[1]
    SLICE_X52Y57         LUT6 (Prop_lut6_I0_O)        0.124     4.944 r  Out_OBUF[2]_inst_i_2/O
                         net (fo=5, routed)           0.525     5.470    Out_OBUF[2]_inst_i_2_n_0
    SLICE_X52Y57         LUT6 (Prop_lut6_I0_O)        0.124     5.594 r  Out_OBUF[9]_inst_i_7/O
                         net (fo=1, routed)           0.306     5.899    Out_OBUF[9]_inst_i_7_n_0
    SLICE_X52Y58         LUT6 (Prop_lut6_I5_O)        0.124     6.023 r  Out_OBUF[9]_inst_i_3/O
                         net (fo=2, routed)           0.441     6.465    Out_OBUF[9]_inst_i_3_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I0_O)        0.124     6.589 r  Out_OBUF[14]_inst_i_7/O
                         net (fo=1, routed)           0.340     6.929    Out_OBUF[14]_inst_i_7_n_0
    SLICE_X53Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.053 r  Out_OBUF[14]_inst_i_3/O
                         net (fo=2, routed)           0.166     7.219    Out_OBUF[14]_inst_i_3_n_0
    SLICE_X53Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.343 r  Out_OBUF[19]_inst_i_7/O
                         net (fo=1, routed)           0.263     7.606    Out_OBUF[19]_inst_i_7_n_0
    SLICE_X53Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.730 r  Out_OBUF[19]_inst_i_3/O
                         net (fo=2, routed)           0.454     8.184    Out_OBUF[19]_inst_i_3_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I0_O)        0.124     8.308 r  Out_OBUF[24]_inst_i_7/O
                         net (fo=1, routed)           0.151     8.459    Out_OBUF[24]_inst_i_7_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I5_O)        0.124     8.583 r  Out_OBUF[24]_inst_i_3/O
                         net (fo=2, routed)           0.527     9.110    Out_OBUF[24]_inst_i_3_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I0_O)        0.124     9.234 r  Out_OBUF[29]_inst_i_7/O
                         net (fo=1, routed)           0.506     9.740    Out_OBUF[29]_inst_i_7_n_0
    SLICE_X54Y71         LUT6 (Prop_lut6_I5_O)        0.124     9.864 r  Out_OBUF[29]_inst_i_3/O
                         net (fo=1, routed)           0.291    10.155    Out_OBUF[29]_inst_i_3_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I5_O)        0.124    10.279 r  Out_OBUF[29]_inst_i_2/O
                         net (fo=2, routed)           0.445    10.724    Out_OBUF[29]_inst_i_2_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I2_O)        0.124    10.848 f  Out_OBUF[31]_inst_i_2/O
                         net (fo=36, routed)          0.880    11.728    Out_OBUF[31]_inst_i_2_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I5_O)        0.124    11.852 r  Out_OBUF[20]_inst_i_1/O
                         net (fo=1, routed)           4.109    15.961    Out_OBUF[20]
    B17                  OBUF (Prop_obuf_I_O)         2.600    18.561 r  Out_OBUF[20]_inst/O
                         net (fo=0)                   0.000    18.561    Out[20]
    B17                                                               r  Out[20] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -18.561    
  -------------------------------------------------------------------
                         slack                                  1.439    

Slack (MET) :             1.447ns  (required time - arrival time)
  Source:                 A[1]
                            (input port)
  Destination:            Out[1]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        18.553ns  (logic 5.279ns (28.452%)  route 13.274ns (71.548%))
  Logic Levels:           16  (IBUF=1 LUT6=14 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  A_IBUF[1]_inst/O
                         net (fo=3, routed)           3.889     4.820    A_IBUF[1]
    SLICE_X52Y57         LUT6 (Prop_lut6_I0_O)        0.124     4.944 r  Out_OBUF[2]_inst_i_2/O
                         net (fo=5, routed)           0.525     5.470    Out_OBUF[2]_inst_i_2_n_0
    SLICE_X52Y57         LUT6 (Prop_lut6_I0_O)        0.124     5.594 r  Out_OBUF[9]_inst_i_7/O
                         net (fo=1, routed)           0.306     5.899    Out_OBUF[9]_inst_i_7_n_0
    SLICE_X52Y58         LUT6 (Prop_lut6_I5_O)        0.124     6.023 r  Out_OBUF[9]_inst_i_3/O
                         net (fo=2, routed)           0.441     6.465    Out_OBUF[9]_inst_i_3_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I0_O)        0.124     6.589 r  Out_OBUF[14]_inst_i_7/O
                         net (fo=1, routed)           0.340     6.929    Out_OBUF[14]_inst_i_7_n_0
    SLICE_X53Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.053 r  Out_OBUF[14]_inst_i_3/O
                         net (fo=2, routed)           0.166     7.219    Out_OBUF[14]_inst_i_3_n_0
    SLICE_X53Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.343 r  Out_OBUF[19]_inst_i_7/O
                         net (fo=1, routed)           0.263     7.606    Out_OBUF[19]_inst_i_7_n_0
    SLICE_X53Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.730 r  Out_OBUF[19]_inst_i_3/O
                         net (fo=2, routed)           0.454     8.184    Out_OBUF[19]_inst_i_3_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I0_O)        0.124     8.308 r  Out_OBUF[24]_inst_i_7/O
                         net (fo=1, routed)           0.151     8.459    Out_OBUF[24]_inst_i_7_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I5_O)        0.124     8.583 r  Out_OBUF[24]_inst_i_3/O
                         net (fo=2, routed)           0.527     9.110    Out_OBUF[24]_inst_i_3_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I0_O)        0.124     9.234 r  Out_OBUF[29]_inst_i_7/O
                         net (fo=1, routed)           0.506     9.740    Out_OBUF[29]_inst_i_7_n_0
    SLICE_X54Y71         LUT6 (Prop_lut6_I5_O)        0.124     9.864 r  Out_OBUF[29]_inst_i_3/O
                         net (fo=1, routed)           0.291    10.155    Out_OBUF[29]_inst_i_3_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I5_O)        0.124    10.279 r  Out_OBUF[29]_inst_i_2/O
                         net (fo=2, routed)           0.445    10.724    Out_OBUF[29]_inst_i_2_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I2_O)        0.124    10.848 f  Out_OBUF[31]_inst_i_2/O
                         net (fo=36, routed)          1.290    12.138    Out_OBUF[31]_inst_i_2_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I5_O)        0.124    12.262 r  Out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.679    15.941    Out_OBUF[1]
    K18                  OBUF (Prop_obuf_I_O)         2.612    18.553 r  Out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.553    Out[1]
    K18                                                               r  Out[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -18.553    
  -------------------------------------------------------------------
                         slack                                  1.447    





