- 👋 Hi, I’m @divyauyyala
- 👀 I’m interested in VLSI Design Verification.
- 🌱 I’m currently learning System Verilog
- 💞️ I’m looking to collaborate on verilog, system verilog, UVM projects
- 📫 How to reach me : unbdivya@gmail.com

<!---
divyauyyala/divyauyyala is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
