Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Nov 14 17:28:38 2022
| Host         : LAPTOP-4970DKBC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file seven_seg_refresh_timing_summary_routed.rpt -pb seven_seg_refresh_timing_summary_routed.pb -rpx seven_seg_refresh_timing_summary_routed.rpx -warn_on_violation
| Design       : seven_seg_refresh
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (13)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (17)
5. checking no_input_delay (16)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (13)
-------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: refresh_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (17)
-------------------------------------------------
 There are 17 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.941        0.000                      0                   37        0.247        0.000                      0                   37        4.500        0.000                       0                    20  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys.clk.pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys.clk.pin         5.941        0.000                      0                   37        0.247        0.000                      0                   37        4.500        0.000                       0                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys.clk.pin
  To Clock:  sys.clk.pin

Setup :            0  Failing Endpoints,  Worst Slack        5.941ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.941ns  (required time - arrival time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys.clk.pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys.clk.pin rise@10.000ns - sys.clk.pin rise@0.000ns)
  Data Path Delay:        3.477ns  (logic 0.890ns (25.597%)  route 2.587ns (74.403%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.625     5.146    clk_IBUF_BUFG
    SLICE_X60Y30         FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDRE (Prop_fdre_C_Q)         0.518     5.664 f  count_reg[12]/Q
                         net (fo=2, routed)           0.840     6.505    count[12]
    SLICE_X60Y31         LUT4 (Prop_lut4_I0_O)        0.124     6.629 f  count[17]_i_6/O
                         net (fo=20, routed)          0.881     7.510    count[17]_i_6_n_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.634 f  count[17]_i_4/O
                         net (fo=1, routed)           0.162     7.796    count[17]_i_4_n_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.920 r  count[17]_i_1/O
                         net (fo=18, routed)          0.703     8.623    refresh_clk
    SLICE_X60Y31         FDRE                                         r  count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys.clk.pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X60Y31         FDRE                                         r  count_reg[13]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X60Y31         FDRE (Setup_fdre_C_R)       -0.524    14.564    count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -8.623    
  -------------------------------------------------------------------
                         slack                                  5.941    

Slack (MET) :             5.941ns  (required time - arrival time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys.clk.pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys.clk.pin rise@10.000ns - sys.clk.pin rise@0.000ns)
  Data Path Delay:        3.477ns  (logic 0.890ns (25.597%)  route 2.587ns (74.403%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.625     5.146    clk_IBUF_BUFG
    SLICE_X60Y30         FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDRE (Prop_fdre_C_Q)         0.518     5.664 f  count_reg[12]/Q
                         net (fo=2, routed)           0.840     6.505    count[12]
    SLICE_X60Y31         LUT4 (Prop_lut4_I0_O)        0.124     6.629 f  count[17]_i_6/O
                         net (fo=20, routed)          0.881     7.510    count[17]_i_6_n_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.634 f  count[17]_i_4/O
                         net (fo=1, routed)           0.162     7.796    count[17]_i_4_n_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.920 r  count[17]_i_1/O
                         net (fo=18, routed)          0.703     8.623    refresh_clk
    SLICE_X60Y31         FDRE                                         r  count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys.clk.pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X60Y31         FDRE                                         r  count_reg[14]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X60Y31         FDRE (Setup_fdre_C_R)       -0.524    14.564    count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -8.623    
  -------------------------------------------------------------------
                         slack                                  5.941    

Slack (MET) :             5.941ns  (required time - arrival time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys.clk.pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys.clk.pin rise@10.000ns - sys.clk.pin rise@0.000ns)
  Data Path Delay:        3.477ns  (logic 0.890ns (25.597%)  route 2.587ns (74.403%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.625     5.146    clk_IBUF_BUFG
    SLICE_X60Y30         FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDRE (Prop_fdre_C_Q)         0.518     5.664 f  count_reg[12]/Q
                         net (fo=2, routed)           0.840     6.505    count[12]
    SLICE_X60Y31         LUT4 (Prop_lut4_I0_O)        0.124     6.629 f  count[17]_i_6/O
                         net (fo=20, routed)          0.881     7.510    count[17]_i_6_n_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.634 f  count[17]_i_4/O
                         net (fo=1, routed)           0.162     7.796    count[17]_i_4_n_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.920 r  count[17]_i_1/O
                         net (fo=18, routed)          0.703     8.623    refresh_clk
    SLICE_X60Y31         FDRE                                         r  count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys.clk.pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X60Y31         FDRE                                         r  count_reg[15]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X60Y31         FDRE (Setup_fdre_C_R)       -0.524    14.564    count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -8.623    
  -------------------------------------------------------------------
                         slack                                  5.941    

Slack (MET) :             5.983ns  (required time - arrival time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys.clk.pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys.clk.pin rise@10.000ns - sys.clk.pin rise@0.000ns)
  Data Path Delay:        3.516ns  (logic 0.890ns (25.312%)  route 2.626ns (74.688%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.625     5.146    clk_IBUF_BUFG
    SLICE_X60Y30         FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDRE (Prop_fdre_C_Q)         0.518     5.664 f  count_reg[12]/Q
                         net (fo=2, routed)           0.840     6.505    count[12]
    SLICE_X60Y31         LUT4 (Prop_lut4_I0_O)        0.124     6.629 f  count[17]_i_6/O
                         net (fo=20, routed)          0.881     7.510    count[17]_i_6_n_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.634 f  count[17]_i_4/O
                         net (fo=1, routed)           0.162     7.796    count[17]_i_4_n_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.920 r  count[17]_i_1/O
                         net (fo=18, routed)          0.743     8.662    refresh_clk
    SLICE_X62Y31         FDRE                                         r  count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys.clk.pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  count_reg[16]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X62Y31         FDRE (Setup_fdre_C_R)       -0.429    14.646    count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -8.662    
  -------------------------------------------------------------------
                         slack                                  5.983    

Slack (MET) :             5.983ns  (required time - arrival time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys.clk.pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys.clk.pin rise@10.000ns - sys.clk.pin rise@0.000ns)
  Data Path Delay:        3.516ns  (logic 0.890ns (25.312%)  route 2.626ns (74.688%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.625     5.146    clk_IBUF_BUFG
    SLICE_X60Y30         FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDRE (Prop_fdre_C_Q)         0.518     5.664 f  count_reg[12]/Q
                         net (fo=2, routed)           0.840     6.505    count[12]
    SLICE_X60Y31         LUT4 (Prop_lut4_I0_O)        0.124     6.629 f  count[17]_i_6/O
                         net (fo=20, routed)          0.881     7.510    count[17]_i_6_n_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.634 f  count[17]_i_4/O
                         net (fo=1, routed)           0.162     7.796    count[17]_i_4_n_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.920 r  count[17]_i_1/O
                         net (fo=18, routed)          0.743     8.662    refresh_clk
    SLICE_X62Y31         FDRE                                         r  count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys.clk.pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  count_reg[17]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X62Y31         FDRE (Setup_fdre_C_R)       -0.429    14.646    count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -8.662    
  -------------------------------------------------------------------
                         slack                                  5.983    

Slack (MET) :             6.114ns  (required time - arrival time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys.clk.pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys.clk.pin rise@10.000ns - sys.clk.pin rise@0.000ns)
  Data Path Delay:        3.326ns  (logic 0.890ns (26.756%)  route 2.436ns (73.244%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.625     5.146    clk_IBUF_BUFG
    SLICE_X60Y30         FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDRE (Prop_fdre_C_Q)         0.518     5.664 f  count_reg[12]/Q
                         net (fo=2, routed)           0.840     6.505    count[12]
    SLICE_X60Y31         LUT4 (Prop_lut4_I0_O)        0.124     6.629 f  count[17]_i_6/O
                         net (fo=20, routed)          0.881     7.510    count[17]_i_6_n_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.634 f  count[17]_i_4/O
                         net (fo=1, routed)           0.162     7.796    count[17]_i_4_n_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.920 r  count[17]_i_1/O
                         net (fo=18, routed)          0.553     8.473    refresh_clk
    SLICE_X60Y30         FDRE                                         r  count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys.clk.pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.507    14.848    clk_IBUF_BUFG
    SLICE_X60Y30         FDRE                                         r  count_reg[10]/C
                         clock pessimism              0.298    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X60Y30         FDRE (Setup_fdre_C_R)       -0.524    14.587    count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -8.473    
  -------------------------------------------------------------------
                         slack                                  6.114    

Slack (MET) :             6.114ns  (required time - arrival time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys.clk.pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys.clk.pin rise@10.000ns - sys.clk.pin rise@0.000ns)
  Data Path Delay:        3.326ns  (logic 0.890ns (26.756%)  route 2.436ns (73.244%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.625     5.146    clk_IBUF_BUFG
    SLICE_X60Y30         FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDRE (Prop_fdre_C_Q)         0.518     5.664 f  count_reg[12]/Q
                         net (fo=2, routed)           0.840     6.505    count[12]
    SLICE_X60Y31         LUT4 (Prop_lut4_I0_O)        0.124     6.629 f  count[17]_i_6/O
                         net (fo=20, routed)          0.881     7.510    count[17]_i_6_n_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.634 f  count[17]_i_4/O
                         net (fo=1, routed)           0.162     7.796    count[17]_i_4_n_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.920 r  count[17]_i_1/O
                         net (fo=18, routed)          0.553     8.473    refresh_clk
    SLICE_X60Y30         FDRE                                         r  count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys.clk.pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.507    14.848    clk_IBUF_BUFG
    SLICE_X60Y30         FDRE                                         r  count_reg[11]/C
                         clock pessimism              0.298    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X60Y30         FDRE (Setup_fdre_C_R)       -0.524    14.587    count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -8.473    
  -------------------------------------------------------------------
                         slack                                  6.114    

Slack (MET) :             6.114ns  (required time - arrival time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys.clk.pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys.clk.pin rise@10.000ns - sys.clk.pin rise@0.000ns)
  Data Path Delay:        3.326ns  (logic 0.890ns (26.756%)  route 2.436ns (73.244%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.625     5.146    clk_IBUF_BUFG
    SLICE_X60Y30         FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDRE (Prop_fdre_C_Q)         0.518     5.664 f  count_reg[12]/Q
                         net (fo=2, routed)           0.840     6.505    count[12]
    SLICE_X60Y31         LUT4 (Prop_lut4_I0_O)        0.124     6.629 f  count[17]_i_6/O
                         net (fo=20, routed)          0.881     7.510    count[17]_i_6_n_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.634 f  count[17]_i_4/O
                         net (fo=1, routed)           0.162     7.796    count[17]_i_4_n_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.920 r  count[17]_i_1/O
                         net (fo=18, routed)          0.553     8.473    refresh_clk
    SLICE_X60Y30         FDRE                                         r  count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys.clk.pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.507    14.848    clk_IBUF_BUFG
    SLICE_X60Y30         FDRE                                         r  count_reg[12]/C
                         clock pessimism              0.298    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X60Y30         FDRE (Setup_fdre_C_R)       -0.524    14.587    count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -8.473    
  -------------------------------------------------------------------
                         slack                                  6.114    

Slack (MET) :             6.114ns  (required time - arrival time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys.clk.pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys.clk.pin rise@10.000ns - sys.clk.pin rise@0.000ns)
  Data Path Delay:        3.326ns  (logic 0.890ns (26.756%)  route 2.436ns (73.244%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.625     5.146    clk_IBUF_BUFG
    SLICE_X60Y30         FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDRE (Prop_fdre_C_Q)         0.518     5.664 f  count_reg[12]/Q
                         net (fo=2, routed)           0.840     6.505    count[12]
    SLICE_X60Y31         LUT4 (Prop_lut4_I0_O)        0.124     6.629 f  count[17]_i_6/O
                         net (fo=20, routed)          0.881     7.510    count[17]_i_6_n_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.634 f  count[17]_i_4/O
                         net (fo=1, routed)           0.162     7.796    count[17]_i_4_n_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.920 r  count[17]_i_1/O
                         net (fo=18, routed)          0.553     8.473    refresh_clk
    SLICE_X60Y30         FDRE                                         r  count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys.clk.pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.507    14.848    clk_IBUF_BUFG
    SLICE_X60Y30         FDRE                                         r  count_reg[9]/C
                         clock pessimism              0.298    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X60Y30         FDRE (Setup_fdre_C_R)       -0.524    14.587    count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -8.473    
  -------------------------------------------------------------------
                         slack                                  6.114    

Slack (MET) :             6.202ns  (required time - arrival time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys.clk.pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys.clk.pin rise@10.000ns - sys.clk.pin rise@0.000ns)
  Data Path Delay:        3.295ns  (logic 0.890ns (27.008%)  route 2.405ns (72.992%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.625     5.146    clk_IBUF_BUFG
    SLICE_X60Y30         FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDRE (Prop_fdre_C_Q)         0.518     5.664 f  count_reg[12]/Q
                         net (fo=2, routed)           0.840     6.505    count[12]
    SLICE_X60Y31         LUT4 (Prop_lut4_I0_O)        0.124     6.629 f  count[17]_i_6/O
                         net (fo=20, routed)          0.881     7.510    count[17]_i_6_n_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.634 f  count[17]_i_4/O
                         net (fo=1, routed)           0.162     7.796    count[17]_i_4_n_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.920 r  count[17]_i_1/O
                         net (fo=18, routed)          0.522     8.442    refresh_clk
    SLICE_X63Y28         FDSE                                         r  count_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys.clk.pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.507    14.848    clk_IBUF_BUFG
    SLICE_X63Y28         FDSE                                         r  count_reg[0]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X63Y28         FDSE (Setup_fdse_C_S)       -0.429    14.644    count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                          -8.442    
  -------------------------------------------------------------------
                         slack                                  6.202    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys.clk.pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys.clk.pin rise@0.000ns - sys.clk.pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.391%)  route 0.215ns (53.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  count_reg[17]/Q
                         net (fo=21, routed)          0.215     1.827    count[17]
    SLICE_X60Y31         LUT6 (Prop_lut6_I1_O)        0.045     1.872 r  count[14]_i_1/O
                         net (fo=1, routed)           0.000     1.872    p_1_in[14]
    SLICE_X60Y31         FDRE                                         r  count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X60Y31         FDRE                                         r  count_reg[14]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X60Y31         FDRE (Hold_fdre_C_D)         0.121     1.625    count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys.clk.pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys.clk.pin rise@0.000ns - sys.clk.pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.949%)  route 0.228ns (55.051%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  count_reg[16]/Q
                         net (fo=21, routed)          0.228     1.840    count[16]
    SLICE_X60Y31         LUT6 (Prop_lut6_I0_O)        0.045     1.885 r  count[13]_i_1/O
                         net (fo=1, routed)           0.000     1.885    p_1_in[13]
    SLICE_X60Y31         FDRE                                         r  count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X60Y31         FDRE                                         r  count_reg[13]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X60Y31         FDRE (Hold_fdre_C_D)         0.120     1.624    count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys.clk.pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys.clk.pin rise@0.000ns - sys.clk.pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.733%)  route 0.230ns (55.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  count_reg[16]/Q
                         net (fo=21, routed)          0.230     1.842    count[16]
    SLICE_X60Y30         LUT6 (Prop_lut6_I0_O)        0.045     1.887 r  count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.887    p_1_in[9]
    SLICE_X60Y30         FDRE                                         r  count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.854     1.981    clk_IBUF_BUFG
    SLICE_X60Y30         FDRE                                         r  count_reg[9]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X60Y30         FDRE (Hold_fdre_C_D)         0.121     1.624    count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys.clk.pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys.clk.pin rise@0.000ns - sys.clk.pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X63Y28         FDSE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDSE (Prop_fdse_C_Q)         0.141     1.609 f  count_reg[0]/Q
                         net (fo=4, routed)           0.181     1.790    count[0]
    SLICE_X63Y28         LUT6 (Prop_lut6_I5_O)        0.045     1.835 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.835    p_1_in[0]
    SLICE_X63Y28         FDSE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.854     1.981    clk_IBUF_BUFG
    SLICE_X63Y28         FDSE                                         r  count_reg[0]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y28         FDSE (Hold_fdse_C_D)         0.091     1.559    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys.clk.pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys.clk.pin rise@0.000ns - sys.clk.pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.186ns (42.436%)  route 0.252ns (57.564%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  count_reg[16]/Q
                         net (fo=21, routed)          0.252     1.864    count[16]
    SLICE_X60Y31         LUT6 (Prop_lut6_I0_O)        0.045     1.909 r  count[15]_i_1/O
                         net (fo=1, routed)           0.000     1.909    p_1_in[15]
    SLICE_X60Y31         FDRE                                         r  count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X60Y31         FDRE                                         r  count_reg[15]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X60Y31         FDRE (Hold_fdre_C_D)         0.121     1.625    count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 refresh_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys.clk.pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys.clk.pin rise@0.000ns - sys.clk.pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.146%)  route 0.200ns (48.854%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X60Y29         FDRE                                         r  refresh_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  refresh_clk_reg/Q
                         net (fo=14, routed)          0.200     1.832    refresh_clk_reg_n_0
    SLICE_X60Y29         LUT5 (Prop_lut5_I4_O)        0.045     1.877 r  refresh_clk_i_1/O
                         net (fo=1, routed)           0.000     1.877    refresh_clk_i_1_n_0
    SLICE_X60Y29         FDRE                                         r  refresh_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.853     1.980    clk_IBUF_BUFG
    SLICE_X60Y29         FDRE                                         r  refresh_clk_reg/C
                         clock pessimism             -0.512     1.468    
    SLICE_X60Y29         FDRE (Hold_fdre_C_D)         0.120     1.588    refresh_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys.clk.pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys.clk.pin rise@0.000ns - sys.clk.pin rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.186ns (39.923%)  route 0.280ns (60.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  count_reg[17]/Q
                         net (fo=21, routed)          0.280     1.892    count[17]
    SLICE_X60Y30         LUT6 (Prop_lut6_I1_O)        0.045     1.937 r  count[12]_i_1/O
                         net (fo=1, routed)           0.000     1.937    p_1_in[12]
    SLICE_X60Y30         FDRE                                         r  count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.854     1.981    clk_IBUF_BUFG
    SLICE_X60Y30         FDRE                                         r  count_reg[12]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X60Y30         FDRE (Hold_fdre_C_D)         0.121     1.624    count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys.clk.pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys.clk.pin rise@0.000ns - sys.clk.pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.673%)  route 0.221ns (54.327%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  count_reg[16]/Q
                         net (fo=21, routed)          0.221     1.833    count[16]
    SLICE_X62Y31         LUT6 (Prop_lut6_I0_O)        0.045     1.878 r  count[17]_i_2/O
                         net (fo=1, routed)           0.000     1.878    p_1_in[17]
    SLICE_X62Y31         FDRE                                         r  count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.857     1.984    clk_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  count_reg[17]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X62Y31         FDRE (Hold_fdre_C_D)         0.092     1.563    count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys.clk.pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys.clk.pin rise@0.000ns - sys.clk.pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.333%)  route 0.243ns (56.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  count_reg[16]/Q
                         net (fo=21, routed)          0.243     1.855    count[16]
    SLICE_X63Y29         LUT6 (Prop_lut6_I0_O)        0.045     1.900 r  count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.900    p_1_in[6]
    SLICE_X63Y29         FDRE                                         r  count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  count_reg[6]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X63Y29         FDRE (Hold_fdre_C_D)         0.092     1.575    count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys.clk.pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys.clk.pin rise@0.000ns - sys.clk.pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.239%)  route 0.244ns (56.761%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  count_reg[17]/Q
                         net (fo=21, routed)          0.244     1.856    count[17]
    SLICE_X62Y31         LUT6 (Prop_lut6_I1_O)        0.045     1.901 r  count[16]_i_1/O
                         net (fo=1, routed)           0.000     1.901    p_1_in[16]
    SLICE_X62Y31         FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.857     1.984    clk_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  count_reg[16]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X62Y31         FDRE (Hold_fdre_C_D)         0.091     1.562    count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.339    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys.clk.pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X63Y28   count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y30   count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y30   count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y30   count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y31   count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y31   count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y31   count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y31   count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y31   count_reg[17]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X63Y28   count_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X63Y28   count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y31   count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y31   count_reg[13]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X63Y28   count_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X63Y28   count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y31   count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y31   count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 digit2[3]
                            (input port)
  Destination:            Cth_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.316ns  (logic 2.154ns (29.439%)  route 5.163ns (70.561%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  digit2[3] (IN)
                         net (fo=0)                   0.000     0.000    digit2[3]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  digit2_IBUF[3]_inst/O
                         net (fo=7, routed)           3.775     5.234    digit2_IBUF[3]
    SLICE_X62Y17         LUT4 (Prop_lut4_I0_O)        0.152     5.386 r  Cth[6]_i_5/O
                         net (fo=1, routed)           1.388     6.773    Cth[6]_i_5_n_0
    SLICE_X65Y27         LUT6 (Prop_lut6_I5_O)        0.326     7.099 r  Cth[6]_i_3/O
                         net (fo=1, routed)           0.000     7.099    Cth[6]_i_3_n_0
    SLICE_X65Y27         MUXF7 (Prop_muxf7_I1_O)      0.217     7.316 r  Cth_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     7.316    Cth_reg[6]_i_1_n_0
    SLICE_X65Y27         FDRE                                         r  Cth_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit2[0]
                            (input port)
  Destination:            Cth_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.197ns  (logic 1.944ns (27.009%)  route 5.253ns (72.991%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  digit2[0] (IN)
                         net (fo=0)                   0.000     0.000    digit2[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  digit2_IBUF[0]_inst/O
                         net (fo=7, routed)           3.740     5.190    digit2_IBUF[0]
    SLICE_X62Y17         LUT4 (Prop_lut4_I2_O)        0.124     5.314 r  Cth[1]_i_5/O
                         net (fo=1, routed)           1.513     6.828    Cth[1]_i_5_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I5_O)        0.124     6.952 r  Cth[1]_i_3/O
                         net (fo=1, routed)           0.000     6.952    Cth[1]_i_3_n_0
    SLICE_X62Y27         MUXF7 (Prop_muxf7_I1_O)      0.245     7.197 r  Cth_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     7.197    Cth_reg[1]_i_1_n_0
    SLICE_X62Y27         FDRE                                         r  Cth_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit2[0]
                            (input port)
  Destination:            Cth_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.155ns  (logic 2.152ns (30.073%)  route 5.003ns (69.927%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  digit2[0] (IN)
                         net (fo=0)                   0.000     0.000    digit2[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  digit2_IBUF[0]_inst/O
                         net (fo=7, routed)           3.740     5.190    digit2_IBUF[0]
    SLICE_X62Y17         LUT4 (Prop_lut4_I3_O)        0.152     5.342 r  Cth[3]_i_5/O
                         net (fo=1, routed)           1.264     6.606    Cth[3]_i_5_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I5_O)        0.332     6.938 r  Cth[3]_i_3/O
                         net (fo=1, routed)           0.000     6.938    Cth[3]_i_3_n_0
    SLICE_X62Y28         MUXF7 (Prop_muxf7_I1_O)      0.217     7.155 r  Cth_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     7.155    Cth_reg[3]_i_1_n_0
    SLICE_X62Y28         FDRE                                         r  Cth_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit1[3]
                            (input port)
  Destination:            Cth_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.108ns  (logic 2.186ns (30.762%)  route 4.921ns (69.238%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  digit1[3] (IN)
                         net (fo=0)                   0.000     0.000    digit1[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  digit1_IBUF[3]_inst/O
                         net (fo=7, routed)           3.713     5.161    digit1_IBUF[3]
    SLICE_X54Y25         LUT4 (Prop_lut4_I3_O)        0.152     5.313 r  Cth[4]_i_4/O
                         net (fo=1, routed)           1.209     6.522    Cth[4]_i_4_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I5_O)        0.348     6.870 r  Cth[4]_i_2/O
                         net (fo=1, routed)           0.000     6.870    Cth[4]_i_2_n_0
    SLICE_X63Y27         MUXF7 (Prop_muxf7_I0_O)      0.238     7.108 r  Cth_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     7.108    Cth_reg[4]_i_1_n_0
    SLICE_X63Y27         FDRE                                         r  Cth_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit2[3]
                            (input port)
  Destination:            Cth_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.073ns  (logic 1.924ns (27.202%)  route 5.149ns (72.798%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  digit2[3] (IN)
                         net (fo=0)                   0.000     0.000    digit2[3]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  digit2_IBUF[3]_inst/O
                         net (fo=7, routed)           3.775     5.234    digit2_IBUF[3]
    SLICE_X62Y17         LUT4 (Prop_lut4_I0_O)        0.124     5.358 r  Cth[0]_i_5/O
                         net (fo=1, routed)           1.374     6.732    Cth[0]_i_5_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I5_O)        0.124     6.856 r  Cth[0]_i_3/O
                         net (fo=1, routed)           0.000     6.856    Cth[0]_i_3_n_0
    SLICE_X62Y27         MUXF7 (Prop_muxf7_I1_O)      0.217     7.073 r  Cth_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     7.073    Cth_reg[0]_i_1_n_0
    SLICE_X62Y27         FDRE                                         r  Cth_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit1[1]
                            (input port)
  Destination:            Cth_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.768ns  (logic 2.177ns (32.171%)  route 4.591ns (67.829%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  digit1[1] (IN)
                         net (fo=0)                   0.000     0.000    digit1[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  digit1_IBUF[1]_inst/O
                         net (fo=7, routed)           3.556     5.017    digit1_IBUF[1]
    SLICE_X54Y25         LUT4 (Prop_lut4_I2_O)        0.150     5.167 r  Cth[5]_i_4/O
                         net (fo=1, routed)           1.035     6.202    Cth[5]_i_4_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I5_O)        0.328     6.530 r  Cth[5]_i_2/O
                         net (fo=1, routed)           0.000     6.530    Cth[5]_i_2_n_0
    SLICE_X62Y28         MUXF7 (Prop_muxf7_I0_O)      0.238     6.768 r  Cth_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     6.768    Cth_reg[5]_i_1_n_0
    SLICE_X62Y28         FDRE                                         r  Cth_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit1[1]
                            (input port)
  Destination:            Cth_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.533ns  (logic 1.921ns (29.408%)  route 4.612ns (70.592%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  digit1[1] (IN)
                         net (fo=0)                   0.000     0.000    digit1[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  digit1_IBUF[1]_inst/O
                         net (fo=7, routed)           3.556     5.017    digit1_IBUF[1]
    SLICE_X54Y25         LUT4 (Prop_lut4_I1_O)        0.124     5.141 r  Cth[2]_i_4/O
                         net (fo=1, routed)           1.056     6.197    Cth[2]_i_4_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I5_O)        0.124     6.321 r  Cth[2]_i_2/O
                         net (fo=1, routed)           0.000     6.321    Cth[2]_i_2_n_0
    SLICE_X63Y27         MUXF7 (Prop_muxf7_I0_O)      0.212     6.533 r  Cth_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     6.533    Cth_reg[2]_i_1_n_0
    SLICE_X63Y27         FDRE                                         r  Cth_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cth_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Cth[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.284ns  (logic 3.987ns (63.452%)  route 2.297ns (36.548%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE                         0.000     0.000 r  Cth_reg[0]/C
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Cth_reg[0]/Q
                         net (fo=1, routed)           2.297     2.753    Cth_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531     6.284 r  Cth_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.284    Cth[0]
    U7                                                                r  Cth[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cth_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Cth[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.058ns  (logic 3.976ns (65.629%)  route 2.082ns (34.371%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE                         0.000     0.000 r  Cth_reg[2]/C
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Cth_reg[2]/Q
                         net (fo=1, routed)           2.082     2.538    Cth_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520     6.058 r  Cth_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.058    Cth[2]
    U5                                                                r  Cth[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cth_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Cth[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.923ns  (logic 3.992ns (67.397%)  route 1.931ns (32.603%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE                         0.000     0.000 r  Cth_reg[3]/C
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Cth_reg[3]/Q
                         net (fo=1, routed)           1.931     2.387    Cth_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     5.923 r  Cth_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.923    Cth[3]
    V8                                                                r  Cth[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            An_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.141ns (46.313%)  route 0.163ns (53.687%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE                         0.000     0.000 r  digit_reg[1]/C
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  digit_reg[1]/Q
                         net (fo=18, routed)          0.163     0.304    sel0[5]
    SLICE_X64Y27         FDSE                                         r  An_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            An_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.141ns (40.675%)  route 0.206ns (59.325%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE                         0.000     0.000 r  digit_reg[1]/C
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  digit_reg[1]/Q
                         net (fo=18, routed)          0.206     0.347    sel0[5]
    SLICE_X64Y28         FDSE                                         r  An_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            digit_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.864%)  route 0.180ns (49.136%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE                         0.000     0.000 r  digit_reg[1]/C
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  digit_reg[1]/Q
                         net (fo=18, routed)          0.124     0.265    sel0[5]
    SLICE_X64Y28         LUT2 (Prop_lut2_I1_O)        0.045     0.310 r  digit[1]_i_1/O
                         net (fo=1, routed)           0.056     0.366    digit[1]_i_1_n_0
    SLICE_X65Y28         FDRE                                         r  digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Cth_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.226ns (59.888%)  route 0.151ns (40.112%))
  Logic Levels:           2  (FDRE=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  digit_reg[0]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  digit_reg[0]/Q
                         net (fo=11, routed)          0.151     0.292    sel0[4]
    SLICE_X62Y28         MUXF7 (Prop_muxf7_S_O)       0.085     0.377 r  Cth_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.377    Cth_reg[3]_i_1_n_0
    SLICE_X62Y28         FDRE                                         r  Cth_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            An_reg[0]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.141ns (36.481%)  route 0.245ns (63.519%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  digit_reg[0]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  digit_reg[0]/Q
                         net (fo=11, routed)          0.245     0.386    sel0[4]
    SLICE_X64Y28         FDSE                                         r  An_reg[0]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            An_reg[2]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.141ns (36.481%)  route 0.245ns (63.519%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  digit_reg[0]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  digit_reg[0]/Q
                         net (fo=11, routed)          0.245     0.386    sel0[4]
    SLICE_X64Y28         FDSE                                         r  An_reg[2]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Cth_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.226ns (57.788%)  route 0.165ns (42.212%))
  Logic Levels:           2  (FDRE=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  digit_reg[0]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  digit_reg[0]/Q
                         net (fo=11, routed)          0.165     0.306    sel0[4]
    SLICE_X63Y27         MUXF7 (Prop_muxf7_S_O)       0.085     0.391 r  Cth_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.391    Cth_reg[2]_i_1_n_0
    SLICE_X63Y27         FDRE                                         r  Cth_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Cth_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.226ns (56.935%)  route 0.171ns (43.065%))
  Logic Levels:           2  (FDRE=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  digit_reg[0]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  digit_reg[0]/Q
                         net (fo=11, routed)          0.171     0.312    sel0[4]
    SLICE_X62Y27         MUXF7 (Prop_muxf7_S_O)       0.085     0.397 r  Cth_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.397    Cth_reg[0]_i_1_n_0
    SLICE_X62Y27         FDRE                                         r  Cth_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Cth_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.438ns  (logic 0.248ns (56.562%)  route 0.190ns (43.438%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE                         0.000     0.000 r  digit_reg[1]/C
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  digit_reg[1]/Q
                         net (fo=18, routed)          0.190     0.331    sel0[5]
    SLICE_X65Y27         LUT6 (Prop_lut6_I4_O)        0.045     0.376 r  Cth[6]_i_2/O
                         net (fo=1, routed)           0.000     0.376    Cth[6]_i_2_n_0
    SLICE_X65Y27         MUXF7 (Prop_muxf7_I0_O)      0.062     0.438 r  Cth_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.438    Cth_reg[6]_i_1_n_0
    SLICE_X65Y27         FDRE                                         r  Cth_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            An_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.447ns  (logic 0.189ns (42.241%)  route 0.258ns (57.759%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE                         0.000     0.000 r  digit_reg[1]/C
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  digit_reg[1]/Q
                         net (fo=18, routed)          0.124     0.265    sel0[5]
    SLICE_X64Y28         LUT1 (Prop_lut1_I0_O)        0.048     0.313 r  An[2]_i_1/O
                         net (fo=2, routed)           0.135     0.447    An[2]_i_1_n_0
    SLICE_X64Y28         FDSE                                         r  An_reg[2]/D
  -------------------------------------------------------------------    -------------------





