#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000017a290dc3b0 .scope module, "tb_top_module" "tb_top_module" 2 5;
 .timescale -9 -12;
P_0000017a290576d0 .param/l "LARGE_NUMBER" 0 2 8, +C4<00000000000000000010011100001111>;
P_0000017a29057708 .param/l "PERIOD" 0 2 7, +C4<00000000000000000000000000001010>;
v0000017a29056d10_0 .var "clk", 0 0;
v0000017a290e43d0_0 .var/i "error", 31 0;
v0000017a290e4290_0 .var/i "i", 31 0;
v0000017a290e39d0_0 .var "in_binary", 13 0;
v0000017a290e3f70_0 .var/i "j", 31 0;
v0000017a290e3930_0 .net "packed_bcd", 15 0, v0000017a290e7cc0_0;  1 drivers
v0000017a290e3bb0_0 .var "rst_n", 0 0;
v0000017a290e4010 .array "solution", 9999 0, 15 0;
E_0000017a290d7d30 .event anyedge, v0000017a29056c70_0;
E_0000017a290d6f70 .event negedge, v0000017a2905bb00_0;
S_0000017a290e79a0 .scope module, "u_top_module" "top_module" 2 20, 3 1 0, S_0000017a290dc3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 14 "in_binary";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst_n";
    .port_info 3 /OUTPUT 16 "packed_bcd";
v0000017a2905bb00_0 .net "clk", 0 0, v0000017a29056d10_0;  1 drivers
v0000017a290dc540_0 .net "in_binary", 13 0, v0000017a290e39d0_0;  1 drivers
v0000017a290dc5e0_0 .var "in_binary_", 13 0;
v0000017a290e7cc0_0 .var "packed_bcd", 15 0;
v0000017a290e7d60_0 .net "packed_bcd_", 15 0, L_0000017a290e3c50;  1 drivers
v0000017a29056c70_0 .net "rst_n", 0 0, v0000017a290e3bb0_0;  1 drivers
E_0000017a290d7a30 .event posedge, v0000017a2905bb00_0;
S_0000017a290e7b30 .scope module, "ins1" "binary2bcd_div" 3 22, 3 26 0, S_0000017a290e79a0;
 .timescale 0 0;
    .port_info 0 /INPUT 14 "in_binary";
    .port_info 1 /OUTPUT 16 "packed_bcd";
v0000017a2905b9c0_0 .var "a", 13 0;
v0000017a290da730 .array "digit", 3 0, 3 0;
v0000017a290dab90_0 .var/i "i", 31 0;
v0000017a290d7f40_0 .net "in_binary", 13 0, v0000017a290dc5e0_0;  1 drivers
v0000017a290e6e60_0 .net "packed_bcd", 15 0, L_0000017a290e3c50;  alias, 1 drivers
E_0000017a290d7ab0 .event anyedge, v0000017a290d7f40_0, v0000017a2905b9c0_0;
v0000017a290da730_0 .array/port v0000017a290da730, 0;
v0000017a290da730_1 .array/port v0000017a290da730, 1;
v0000017a290da730_2 .array/port v0000017a290da730, 2;
v0000017a290da730_3 .array/port v0000017a290da730, 3;
L_0000017a290e3c50 .concat [ 4 4 4 4], v0000017a290da730_0, v0000017a290da730_1, v0000017a290da730_2, v0000017a290da730_3;
    .scope S_0000017a290e7b30;
T_0 ;
    %wait E_0000017a290d7ab0;
    %load/vec4 v0000017a290d7f40_0;
    %store/vec4 v0000017a2905b9c0_0, 0, 14;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017a290dab90_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000017a290dab90_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0000017a2905b9c0_0;
    %pad/u 32;
    %pushi/vec4 10, 0, 32;
    %mod;
    %pad/u 4;
    %ix/getv/s 4, v0000017a290dab90_0;
    %store/vec4a v0000017a290da730, 4, 0;
    %load/vec4 v0000017a2905b9c0_0;
    %pad/u 32;
    %pushi/vec4 10, 0, 32;
    %div;
    %pad/u 14;
    %store/vec4 v0000017a2905b9c0_0, 0, 14;
    %load/vec4 v0000017a290dab90_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017a290dab90_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000017a290e79a0;
T_1 ;
    %wait E_0000017a290d7a30;
    %load/vec4 v0000017a29056c70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0000017a290dc5e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000017a290e7cc0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000017a290dc540_0;
    %assign/vec4 v0000017a290dc5e0_0, 0;
    %load/vec4 v0000017a290e7d60_0;
    %assign/vec4 v0000017a290e7cc0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000017a290dc3b0;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0000017a29056d10_0;
    %inv;
    %store/vec4 v0000017a29056d10_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000017a290dc3b0;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017a29056d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017a290e3bb0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017a290e3bb0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017a290e3bb0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0000017a290dc3b0;
T_4 ;
    %vpi_call 2 42 "$dumpfile", "binary2bcd_div.vcd" {0 0 0};
    %vpi_call 2 43 "$dumpvars" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000017a290dc3b0;
T_5 ;
    %vpi_call 2 49 "$readmemb", "solution.dat", v0000017a290e4010 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0000017a290dc3b0;
T_6 ;
T_6.0 ;
    %load/vec4 v0000017a290e3bb0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_6.1, 6;
    %wait E_0000017a290d7d30;
    %jmp T_6.0;
T_6.1 ;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v0000017a290e39d0_0, 0, 14;
T_6.2 ;
    %load/vec4 v0000017a290e3bb0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_6.3, 6;
    %wait E_0000017a290d7d30;
    %jmp T_6.2;
T_6.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017a290e4290_0, 0, 32;
T_6.4 ;
    %load/vec4 v0000017a290e4290_0;
    %cmpi/s 9999, 0, 32;
    %jmp/0xz T_6.5, 5;
    %wait E_0000017a290d6f70;
    %load/vec4 v0000017a290e39d0_0;
    %addi 1, 0, 14;
    %store/vec4 v0000017a290e39d0_0, 0, 14;
    %delay 40000, 0;
    %load/vec4 v0000017a290e4290_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017a290e4290_0, 0, 32;
    %jmp T_6.4;
T_6.5 ;
    %end;
    .thread T_6;
    .scope S_0000017a290dc3b0;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017a290e43d0_0, 0, 32;
T_7.0 ;
    %load/vec4 v0000017a290e3bb0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_7.1, 6;
    %wait E_0000017a290d7d30;
    %jmp T_7.0;
T_7.1 ;
T_7.2 ;
    %load/vec4 v0000017a290e3bb0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_7.3, 6;
    %wait E_0000017a290d7d30;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017a290e3f70_0, 0, 32;
T_7.4 ;
    %load/vec4 v0000017a290e3f70_0;
    %cmpi/s 9999, 0, 32;
    %jmp/0xz T_7.5, 5;
    %wait E_0000017a290d7a30;
    %delay 10000, 0;
    %load/vec4 v0000017a290e3930_0;
    %ix/getv/s 4, v0000017a290e3f70_0;
    %load/vec4a v0000017a290e4010, 4;
    %cmp/ne;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v0000017a290e43d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017a290e43d0_0, 0, 32;
    %vpi_call 2 73 "$display", "pattern number No.%d is wrong at %t", v0000017a290e3f70_0, $time {0 0 0};
    %vpi_call 2 74 "$display", "your answer is %b, but the correct answer is %b", v0000017a290e3930_0, &A<v0000017a290e4010, v0000017a290e3f70_0 > {0 0 0};
T_7.6 ;
    %delay 30000, 0;
    %load/vec4 v0000017a290e3f70_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017a290e3f70_0, 0, 32;
    %jmp T_7.4;
T_7.5 ;
    %load/vec4 v0000017a290e43d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.8, 4;
    %vpi_call 2 80 "$display", "Your answer is correct!" {0 0 0};
    %jmp T_7.9;
T_7.8 ;
    %vpi_call 2 82 "$display", "Your answer is wrong!" {0 0 0};
T_7.9 ;
    %delay 10000, 0;
    %vpi_call 2 85 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "binary2bcd_div_tb.v";
    "./binary2bcd_div.v";
