`timescale 1ns/1ps

module test_core();
`include "parameters.vh"

    /*AUTOREGINPUT*/

    /*AUTOWIRE*/

    //clock
    always
    begin
        clk = 0;
        #(STEP/2);
        clk = 1;
        #(STEP/2);
    end

    //flow
    initial
    begin
        
    end

    //display
    always
    begin
        #(STEP/2-1);
        $display(
            "%d: ", $time/STEP,
            "| ",
        );
        #(STEP/2+1);
    end

    core dut0(/*AUTOINST*/);

endmodule
