const e=JSON.parse('{"key":"v-ce61883a","path":"/train/practice/models/m2.html","title":"M2-时序矫正","lang":"zh-CN","frontmatter":{"title":"M2-时序矫正","order":2},"headers":[{"level":3,"title":"1 问题背景","slug":"_1-问题背景","link":"#_1-问题背景","children":[]},{"level":3,"title":"2 问题描述","slug":"_2-问题描述","link":"#_2-问题描述","children":[]},{"level":3,"title":"3 输入输出","slug":"_3-输入输出","link":"#_3-输入输出","children":[]},{"level":3,"title":"4 评估指标","slug":"_4-评估指标","link":"#_4-评估指标","children":[]},{"level":3,"title":"5 参考模型","slug":"_5-参考模型","link":"#_5-参考模型","children":[]}],"git":{"createdTime":1719138368000,"updatedTime":1720143689000,"contributors":[{"name":"simintao","email":"simintao@126.com","commits":4},{"name":"liuh0326@163.com","email":"liuh0326@163.com","commits":3},{"name":"Xingquan-Li","email":"fzulxq@gmail.com","commits":2}]},"readingTime":{"minutes":4.53,"words":1358},"filePathRelative":"train/practice/models/m2.md","localizedDate":"2024年6月23日","excerpt":"<h3> <strong>1 问题背景</strong></h3>\\n<p>对于高性能芯片的设计，时序收敛是最关键的要求，为了获得时序精确的芯片设计，需要在物理设计的各个阶段调用时序分析工具分析时序裕量，以此指导芯片设计过程。因此，准确的时序分析结果对于芯片指导设计的迭代优化，以及取得较好的时序收敛的结果至关重要。对于广泛使用的时序路径时延计算方法，通过查找表(LUT)的方法计算单元时延，使用经典的Elmore模型计算互连线时延。通过时序路径中的每一级的单元和互连线的时延进行累加得到每一条时序路径的时延。Slew在时序路径中从驱动到负载传播过程计算误差会逐渐累积，单元时延和互连线时延在该过程也会逐渐累积误差。由于分析时延的方法比较简单，未考虑串扰、噪声等因素的影响，因此与商业工具对时延的分析结果存在一定偏差。为了得到较为准确的结果，通过机器学习的方法对该偏差进行矫正。</p>","copyright":{"author":"iEDA","license":"GPL-3.0"}}');export{e as data};
