\hypertarget{group__UART__17XX__40XX}{}\section{C\+H\+IP\+: L\+P\+C17xx/40xx U\+A\+RT driver}
\label{group__UART__17XX__40XX}\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{structLPC__USART__T}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}
\begin{DoxyCompactList}\small\item\em U\+S\+A\+RT register block structure. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group__UART__17XX__40XX_ga145046fd9bd1d318acffd4770a7432ec}{U\+A\+R\+T1\+\_\+\+I\+E\+R\+\_\+\+B\+I\+T\+M\+A\+SK}~(0x30\+F)
\item 
\#define \hyperlink{group__UART__17XX__40XX_gad567d8ee9c41def9dea3d84c4633ac27}{U\+A\+R\+T1\+\_\+\+L\+S\+R\+\_\+\+B\+I\+T\+M\+A\+SK}~(0x1\+F\+F)
\item 
\#define \hyperlink{group__UART__17XX__40XX_gaab8a4f7c6e8d2cf24b5f7d58cc16f8f7}{U\+A\+R\+T2\+\_\+\+I\+E\+R\+\_\+\+B\+I\+T\+M\+A\+SK}~(0x38\+F)
\item 
\#define \hyperlink{group__UART__17XX__40XX_ga77450ebf0f86b6b7ea363927f0cd40c2}{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+A\+B\+E\+O\+I\+N\+T\+\_\+\+C\+LR}~(1 $<$$<$ 8)
\item 
\#define \hyperlink{group__UART__17XX__40XX_ga2e12222f359d7a5a41668cd729b0731d}{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+A\+B\+T\+O\+I\+N\+T\+\_\+\+C\+LR}~(1 $<$$<$ 9)
\item 
\#define \hyperlink{group__UART__17XX__40XX_ga20674ae8e687d2161ef3fd88f2649036}{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+A\+U\+T\+O\+\_\+\+R\+E\+S\+T\+A\+RT}~(1 $<$$<$ 2)
\item 
\#define \hyperlink{group__UART__17XX__40XX_gae83190d58b42771ee951dfe88aada715}{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK}~(0x307)
\item 
\#define \hyperlink{group__UART__17XX__40XX_ga706e927ee7abf7027eb88b1e13dd2a92}{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+M\+O\+DE}~(1 $<$$<$ 1)
\item 
\#define \hyperlink{group__UART__17XX__40XX_ga31933a99dfe9a8afac45c1f26b0cf021}{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+M\+O\+D\+E0}~(0)
\item 
\#define \hyperlink{group__UART__17XX__40XX_ga25d690e49a3ccc696e031e8a1480dc1d}{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+M\+O\+D\+E1}~(1)
\item 
\#define \hyperlink{group__UART__17XX__40XX_gaf6a6a4cb65edff2871ba48d3f2b445dc}{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+S\+T\+A\+RT}~(1 $<$$<$ 0)
\begin{DoxyCompactList}\small\item\em Macro defines for U\+A\+RT Auto baudrate control register. \end{DoxyCompactList}\item 
\#define \hyperlink{group__UART__17XX__40XX_ga85050a24048ffc2de997cd60ea67f9df}{U\+A\+R\+T\+\_\+\+D\+L\+L\+\_\+\+M\+A\+S\+K\+B\+IT}~(0x\+F\+F)
\item 
\#define \hyperlink{group__UART__17XX__40XX_gaf4d480e07f82896893e45b572adeffcd}{U\+A\+R\+T\+\_\+\+D\+L\+M\+\_\+\+M\+A\+S\+K\+B\+IT}~(0x\+F\+F)
\item 
\#define \hyperlink{group__UART__17XX__40XX_ga2dd6b12c7c237b0a52c6a82698f85b04}{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK}~(0x\+C\+F)
\item 
\#define \hyperlink{group__UART__17XX__40XX_ga996e144f7d08cb36aa729f28d74b5801}{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+D\+M\+A\+M\+O\+D\+E\+\_\+\+S\+EL}~(1 $<$$<$ 3)
\item 
\#define \hyperlink{group__UART__17XX__40XX_gadec12ecfc7ae1198cee68f2cad982bcb}{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+F\+I\+F\+O\+\_\+\+EN}~(1 $<$$<$ 0)
\begin{DoxyCompactList}\small\item\em Macro defines for U\+A\+RT F\+I\+FO Control Register. \end{DoxyCompactList}\item 
\#define \hyperlink{group__UART__17XX__40XX_ga246b37ccd6137c0bb51eb32760cb228e}{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+R\+X\+\_\+\+RS}~(1 $<$$<$ 1)
\item 
\#define \hyperlink{group__UART__17XX__40XX_gaba4b4e15936a075bf5054776fbd59676}{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+R\+G\+\_\+\+L\+E\+V0}~(0)
\item 
\#define \hyperlink{group__UART__17XX__40XX_ga264238c2dde9248a73d679c32a74004b}{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+R\+G\+\_\+\+L\+E\+V1}~(1 $<$$<$ 6)
\item 
\#define \hyperlink{group__UART__17XX__40XX_ga7b655aba90b695210e7ce9f7b00cea89}{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+R\+G\+\_\+\+L\+E\+V2}~(2 $<$$<$ 6)
\item 
\#define \hyperlink{group__UART__17XX__40XX_ga9e6ef12c7a1f3514d6e30d7548ed3e46}{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+R\+G\+\_\+\+L\+E\+V3}~(3 $<$$<$ 6)
\item 
\#define \hyperlink{group__UART__17XX__40XX_ga1c1a83fcacf333309330eea460d8a6a6}{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+X\+\_\+\+RS}~(1 $<$$<$ 2)
\item 
\#define \hyperlink{group__UART__17XX__40XX_ga61a8f74c3fc22574793c6218b90fec50}{U\+A\+R\+T\+\_\+\+F\+D\+R\+\_\+\+B\+I\+T\+M\+A\+SK}~(0x\+F\+F)
\item 
\#define \hyperlink{group__UART__17XX__40XX_ga54333a655fc8855d2a40b69ca777ff26}{U\+A\+R\+T\+\_\+\+F\+D\+R\+\_\+\+D\+I\+V\+A\+D\+D\+V\+AL}(n)  ~(n \& 0x0\+F)
\begin{DoxyCompactList}\small\item\em Macro defines for U\+A\+RT Fractional Divider Register. \end{DoxyCompactList}\item 
\#define \hyperlink{group__UART__17XX__40XX_ga3461adc8efd72186d4899b793d6919a3}{U\+A\+R\+T\+\_\+\+F\+D\+R\+\_\+\+M\+U\+L\+V\+AL}(n)        ~((n $<$$<$ 4) \& 0x\+F0)
\item 
\#define \hyperlink{group__UART__17XX__40XX_ga3affaa6bd622295bd6ea0c9f4a70b19c}{U\+A\+R\+T\+\_\+\+H\+D\+E\+N\+\_\+\+H\+D\+EN}~((1 $<$$<$ 0))
\begin{DoxyCompactList}\small\item\em Macro defines for U\+A\+RT half duplex register -\/ ???? \end{DoxyCompactList}\item 
\#define \hyperlink{group__UART__17XX__40XX_ga822d618fad4a8a146fd8113f827b5d09}{U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK}~(0x3\+F)
\item 
\#define \hyperlink{group__UART__17XX__40XX_gae022dc3e5ad94f95d2805294d97594cd}{U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+F\+I\+X\+P\+U\+L\+S\+E\+\_\+\+EN}~(1 $<$$<$ 2)
\item 
\#define \hyperlink{group__UART__17XX__40XX_ga716e4830450b44e4f290e6c99879ba99}{U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+I\+R\+D\+A\+EN}~(1 $<$$<$ 0)
\begin{DoxyCompactList}\small\item\em Macro defines for U\+A\+RT Ir\+DA Control Register -\/ valid for 11xx, 17xx/40xx U\+A\+R\+T0/2/3, 18xx/43xx U\+A\+R\+T3 only. \end{DoxyCompactList}\item 
\#define \hyperlink{group__UART__17XX__40XX_gabee5ba619dd3c8f28a7d2ec488614f06}{U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+I\+R\+D\+A\+I\+NV}~(1 $<$$<$ 1)
\item 
\#define \hyperlink{group__UART__17XX__40XX_ga53fba58dcec65ff9cddb35c68b803a07}{U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+P\+U\+L\+S\+E\+D\+IV}(n)    ~((n \& 0x07) $<$$<$ 3)
\item 
\#define \hyperlink{group__UART__17XX__40XX_gaab2fcb3a77f3c010d56fccebf59b4cb1}{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+A\+B\+E\+O\+I\+NT}~(1 $<$$<$ 8)
\item 
\#define \hyperlink{group__UART__17XX__40XX_ga5ddbca0802fdc260ac7966455d53761b}{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+A\+B\+T\+O\+I\+NT}~(1 $<$$<$ 9)
\item 
\#define \hyperlink{group__UART__17XX__40XX_ga101e57e41855d1262e9d9b747854542f}{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+B\+I\+T\+M\+A\+SK}~(0x307)
\item 
\#define \hyperlink{group__UART__17XX__40XX_ga1dd8f89b44fd3a2b0d22dd7c6ad4fe5f}{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+C\+T\+S\+I\+NT}~(1 $<$$<$ 7)
\item 
\#define \hyperlink{group__UART__17XX__40XX_ga149affc2ce17a660a640f26d3212a624}{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+M\+S\+I\+NT}~(1 $<$$<$ 3)
\item 
\#define \hyperlink{group__UART__17XX__40XX_gafe8ecd345fb121d6b0ce19f4ce6672ba}{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+R\+B\+R\+I\+NT}~(1 $<$$<$ 0)
\begin{DoxyCompactList}\small\item\em Macro defines for U\+A\+RT Interrupt Enable Register. \end{DoxyCompactList}\item 
\#define \hyperlink{group__UART__17XX__40XX_ga79f6b167debe3a8e37d40e4d30f1daec}{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+R\+L\+S\+I\+NT}~(1 $<$$<$ 2)
\item 
\#define \hyperlink{group__UART__17XX__40XX_gaa0d5f875782af503852f8b8f93292673}{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+T\+H\+R\+E\+I\+NT}~(1 $<$$<$ 1)
\item 
\#define \hyperlink{group__UART__17XX__40XX_ga6ce7f02b02e196d84ef8f6066dd2b9d4}{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+A\+B\+E\+O\+\_\+\+I\+NT}~(1 $<$$<$ 8)
\item 
\#define \hyperlink{group__UART__17XX__40XX_ga29486c78b0afdb4b3943defe36d5404c}{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+A\+B\+T\+O\+\_\+\+I\+NT}~(1 $<$$<$ 9)
\item 
\#define \hyperlink{group__UART__17XX__40XX_gad443b74131fa7b7aecf0f1c581172faa}{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+B\+I\+T\+M\+A\+SK}~(0x3\+C\+F)
\item 
\#define \hyperlink{group__UART__17XX__40XX_ga29b20e73585acb416f112502d29554d7}{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+F\+I\+F\+O\+\_\+\+EN}~(3 $<$$<$ 6)
\item 
\#define \hyperlink{group__UART__17XX__40XX_ga965ba229214955385f11277549b7ecce}{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+C\+TI}~(6 $<$$<$ 1)
\item 
\#define \hyperlink{group__UART__17XX__40XX_ga6f78952aec5835ac753718323b681910}{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+M\+A\+SK}~(7 $<$$<$ 1)
\item 
\#define \hyperlink{group__UART__17XX__40XX_gaf02dabd5f0b60345c70379ab8df3e899}{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+M\+O\+D\+EM}~(0 $<$$<$ 1)
\item 
\#define \hyperlink{group__UART__17XX__40XX_gac646d8f797f3e71e01f4361997fc581b}{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+R\+DA}~(2 $<$$<$ 1)
\item 
\#define \hyperlink{group__UART__17XX__40XX_ga4441660d2a99f6b17a79eafbfb0424dd}{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+R\+LS}~(3 $<$$<$ 1)
\item 
\#define \hyperlink{group__UART__17XX__40XX_gafb93160677afbc9c90f7a0baa917a435}{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+T\+H\+RE}~(1 $<$$<$ 1)
\item 
\#define \hyperlink{group__UART__17XX__40XX_gab5fadcd32fca709aece83c05f8be1901}{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+S\+T\+A\+T\+\_\+\+P\+E\+ND}~(1 $<$$<$ 0)
\begin{DoxyCompactList}\small\item\em Macro defines for U\+A\+RT Interrupt Identification Register. \end{DoxyCompactList}\item 
\#define \hyperlink{group__UART__17XX__40XX_ga28e31fe85eeeb124ff6a471978155356}{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK}~(0x\+F\+F)
\item 
\#define \hyperlink{group__UART__17XX__40XX_ga2f83aa82aecd63cf457ea423be643d57}{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+B\+R\+E\+A\+K\+\_\+\+EN}~(1 $<$$<$ 6)
\item 
\#define \hyperlink{group__UART__17XX__40XX_gaae9c53e30321d4cac13137c66b022e9e}{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+D\+L\+A\+B\+\_\+\+EN}~(1 $<$$<$ 7)
\item 
\#define \hyperlink{group__UART__17XX__40XX_ga91bc2978f5af5ac9a1f18af284275b39}{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+D\+IS}~(0 $<$$<$ 3)
\item 
\#define \hyperlink{group__UART__17XX__40XX_ga4fba4b3d639bdfa713d12466d411f57c}{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+EN}~(1 $<$$<$ 3)
\item 
\#define \hyperlink{group__UART__17XX__40XX_ga48df31af63d9e3a65b13a32880bb0b36}{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+V\+EN}~(1 $<$$<$ 4)
\item 
\#define \hyperlink{group__UART__17XX__40XX_gaa5d9db8e53dae40ddaa70204fa1b60a3}{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+F\+\_\+0}~(3 $<$$<$ 4)
\item 
\#define \hyperlink{group__UART__17XX__40XX_ga17566959150e60563687a91817ddf844}{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+F\+\_\+1}~(2 $<$$<$ 4)
\item 
\#define \hyperlink{group__UART__17XX__40XX_ga5ef9bdb85d3f5c3823d667190b19bb40}{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+O\+DD}~(0 $<$$<$ 4)
\item 
\#define \hyperlink{group__UART__17XX__40XX_ga70ccdedb76a079b8e7c87e5c3709469c}{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+S\+B\+S\+\_\+1\+B\+IT}~(0 $<$$<$ 2)
\item 
\#define \hyperlink{group__UART__17XX__40XX_ga6d36ad770b49b2354ed5cefbc066b7e2}{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+S\+B\+S\+\_\+2\+B\+IT}~(1 $<$$<$ 2)
\item 
\#define \hyperlink{group__UART__17XX__40XX_ga99a703d7a010edb3c940b54537ccdb08}{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+S\+B\+S\+\_\+\+M\+A\+SK}~(1 $<$$<$ 2)
\item 
\#define \hyperlink{group__UART__17XX__40XX_ga2c64fd92092b8ac1e64b6b1204927682}{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N5}~(0 $<$$<$ 0)
\item 
\#define \hyperlink{group__UART__17XX__40XX_ga916fcefe6db8651be1cb1c066726381d}{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N6}~(1 $<$$<$ 0)
\item 
\#define \hyperlink{group__UART__17XX__40XX_ga7746eb5a2aac4b9f86e97ee82e5e2a10}{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N7}~(2 $<$$<$ 0)
\item 
\#define \hyperlink{group__UART__17XX__40XX_ga71ecde192fb0c9facb9ef9c6b77cc687}{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N8}~(3 $<$$<$ 0)
\item 
\#define \hyperlink{group__UART__17XX__40XX_ga0d00b51fd6ca0b80b89af4044d94bbc0}{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N\+\_\+\+M\+A\+SK}~(3 $<$$<$ 0)
\begin{DoxyCompactList}\small\item\em Macro defines for U\+A\+RT Line Control Register. \end{DoxyCompactList}\item 
\#define \hyperlink{group__UART__17XX__40XX_ga55a89461d99a43769772276e51a6710a}{U\+A\+R\+T\+\_\+\+L\+O\+A\+D\+\_\+\+D\+LL}(div)~((div) \& 0x\+F\+F)
\begin{DoxyCompactList}\small\item\em Macro defines for U\+A\+RT Divisor Latch L\+SB register. \end{DoxyCompactList}\item 
\#define \hyperlink{group__UART__17XX__40XX_gac53f4cc36f13edd3fdf7fd9bab1360e2}{U\+A\+R\+T\+\_\+\+L\+O\+A\+D\+\_\+\+D\+LM}(div)~(((div) $>$$>$ 8) \& 0x\+F\+F)
\begin{DoxyCompactList}\small\item\em Macro defines for U\+A\+RT Divisor Latch M\+SB register. \end{DoxyCompactList}\item 
\#define \hyperlink{group__UART__17XX__40XX_gaaca4bb43e62c7085534b67576e1ddbeb}{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+BI}~(1 $<$$<$ 4)
\item 
\#define \hyperlink{group__UART__17XX__40XX_ga3643d58e12f1d3bf342d140a5e3cb1ae}{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+B\+I\+T\+M\+A\+SK}~(0x\+F\+F)
\item 
\#define \hyperlink{group__UART__17XX__40XX_ga18b1661d7c37ab40c9310311dd4f647d}{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+FE}~(1 $<$$<$ 3)
\item 
\#define \hyperlink{group__UART__17XX__40XX_ga85c4312a700f6033bf0a075ae41de57c}{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+OE}~(1 $<$$<$ 1)
\item 
\#define \hyperlink{group__UART__17XX__40XX_ga3ae0ee26be22b855aa08d68a2801d3d2}{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+PE}~(1 $<$$<$ 2)
\item 
\#define \hyperlink{group__UART__17XX__40XX_ga3d83de31d722cd373ee69a2a38aaed43}{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+R\+DR}~(1 $<$$<$ 0)
\begin{DoxyCompactList}\small\item\em Macro defines for U\+A\+RT Line Status Register. \end{DoxyCompactList}\item 
\#define \hyperlink{group__UART__17XX__40XX_ga5972ac77db6249142b482356427dcf7c}{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+R\+X\+FE}~(1 $<$$<$ 7)
\item 
\#define \hyperlink{group__UART__17XX__40XX_gadb3f8bb82f0a253700fdb88d8c609710}{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+T\+E\+MT}~(1 $<$$<$ 6)
\item 
\#define \hyperlink{group__UART__17XX__40XX_gae05118527ef8873b9d7b1b0be0153019}{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+T\+H\+RE}~(1 $<$$<$ 5)
\item 
\#define \hyperlink{group__UART__17XX__40XX_ga1abf066d0f8b3400880a1909373cf699}{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+T\+X\+FE}~(1 $<$$<$ 8)
\item 
\#define \hyperlink{group__UART__17XX__40XX_ga7769292aa692cb12dce90893fc992d2f}{U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+A\+U\+T\+O\+\_\+\+C\+T\+S\+\_\+\+EN}~(1 $<$$<$ 7)
\item 
\#define \hyperlink{group__UART__17XX__40XX_gae26cd92b527d6d6ec9f7fd98aeefd94a}{U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+A\+U\+T\+O\+\_\+\+R\+T\+S\+\_\+\+EN}~(1 $<$$<$ 6)
\item 
\#define \hyperlink{group__UART__17XX__40XX_ga0cc006116ea98bd8b00e948073b8d749}{U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK}~(0x\+D3)
\item 
\#define \hyperlink{group__UART__17XX__40XX_ga9fdc7f45b2fb3679b64164b34afb9350}{U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+D\+T\+R\+\_\+\+C\+T\+RL}~(1 $<$$<$ 0)
\begin{DoxyCompactList}\small\item\em Macro defines for U\+A\+RT Modem Control Register. \end{DoxyCompactList}\item 
\#define \hyperlink{group__UART__17XX__40XX_ga879d10e97b9b5e01f2b25037aa3d3c96}{U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+L\+O\+O\+P\+B\+\_\+\+EN}~(1 $<$$<$ 4)
\item 
\#define \hyperlink{group__UART__17XX__40XX_gabf6b55840dea19f6dbc8c8c7077796b3}{U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+R\+T\+S\+\_\+\+C\+T\+RL}~(1 $<$$<$ 1)
\item 
\#define \hyperlink{group__UART__17XX__40XX_ga79745d229ade663104e0a00c7597aa45}{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+B\+I\+T\+M\+A\+SK}~(0x\+F\+F)
\item 
\#define \hyperlink{group__UART__17XX__40XX_ga2cd867126cafb765b3d690e10f79b4c0}{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+C\+TS}~(1 $<$$<$ 4)
\item 
\#define \hyperlink{group__UART__17XX__40XX_ga9a85f5379c5d15ebc486c4b174196afb}{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+CD}~(1 $<$$<$ 7)
\item 
\#define \hyperlink{group__UART__17XX__40XX_gad236b1cf377bf1b4600820b8a37c66ca}{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+E\+L\+T\+A\+\_\+\+C\+TS}~(1 $<$$<$ 0)
\begin{DoxyCompactList}\small\item\em Macro defines for U\+A\+RT Modem Status Register. \end{DoxyCompactList}\item 
\#define \hyperlink{group__UART__17XX__40XX_ga0b880ad272a1356b38bb5ff30d972378}{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+E\+L\+T\+A\+\_\+\+D\+CD}~(1 $<$$<$ 3)
\item 
\#define \hyperlink{group__UART__17XX__40XX_ga2b5cee7872a43558a4c2631459198f9b}{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+E\+L\+T\+A\+\_\+\+D\+SR}~(1 $<$$<$ 1)
\item 
\#define \hyperlink{group__UART__17XX__40XX_gae4270c77bd681dee743930df8841765e}{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+SR}~(1 $<$$<$ 5)
\item 
\#define \hyperlink{group__UART__17XX__40XX_ga5b2defd6ffec805753fbf799838984ed}{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+L\+O2\+H\+I\+\_\+\+RI}~(1 $<$$<$ 2)
\item 
\#define \hyperlink{group__UART__17XX__40XX_ga1f4efd8727007b41de36b8b6ab9d4f6b}{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+RI}~(1 $<$$<$ 6)
\item 
\#define \hyperlink{group__UART__17XX__40XX_ga06774e65c2ca095c4373122ed9a390b8}{U\+A\+R\+T\+\_\+\+R\+B\+R\+\_\+\+M\+A\+S\+K\+B\+IT}~(0x\+F\+F)
\begin{DoxyCompactList}\small\item\em Macro defines for U\+A\+RT Receive Buffer register. \end{DoxyCompactList}\item 
\#define \hyperlink{group__UART__17XX__40XX_ga1e4adf900200efcdfaab657b180b30d1}{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+A\+A\+D\+EN}~(1 $<$$<$ 2)
\item 
\#define \hyperlink{group__UART__17XX__40XX_ga4ab3c90d083989134e4881e0b82e7364}{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+B\+I\+T\+M\+A\+SK}~(0x3\+F)
\item 
\#define \hyperlink{group__UART__17XX__40XX_gaa00bb66207fce982ed0dbd6325d8fb66}{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+D\+C\+T\+R\+L\+\_\+\+EN}~(1 $<$$<$ 4)
\item 
\#define \hyperlink{group__UART__17XX__40XX_ga0b5e5ccc3ad07acad2bfa3f0846cbfd0}{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+N\+M\+M\+\_\+\+EN}~(1 $<$$<$ 0)
\begin{DoxyCompactList}\small\item\em Macro defines for U\+A\+RT R\+S485 Control register. \end{DoxyCompactList}\item 
\#define \hyperlink{group__UART__17XX__40XX_gaadf3ec8419a76ba6c3ccd2a4eb9b233b}{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+O\+I\+N\+V\+\_\+1}~(1 $<$$<$ 5)
\item 
\#define \hyperlink{group__UART__17XX__40XX_gacdaee14296a914ca14d877069414f88f}{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+R\+X\+\_\+\+D\+IS}~(1 $<$$<$ 1)
\item 
\#define \hyperlink{group__UART__17XX__40XX_ga0632053088b7e65c6000274a90a76091}{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+S\+E\+L\+\_\+\+D\+TR}~(1 $<$$<$ 3)
\item 
\#define \hyperlink{group__UART__17XX__40XX_gac74665d22f8c0c1b18f46a65bbe5031a}{U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+G\+U\+A\+R\+D\+T\+I\+ME}(n)~((n \& 0x\+F\+F) $<$$<$ 8)
\item 
\#define \hyperlink{group__UART__17XX__40XX_ga49ad93a6f4c7175b6111716e329bfb36}{U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+N\+A\+C\+K\+D\+IS}~(1 $<$$<$ 1)
\item 
\#define \hyperlink{group__UART__17XX__40XX_ga48e869912cabe85bef5d11cda3b773f4}{U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+P\+R\+O\+T\+S\+E\+L\+\_\+\+T1}~(1 $<$$<$ 2)
\item 
\#define \hyperlink{group__UART__17XX__40XX_gac14d3bf09ef0b0956626afe3e0fcf83a}{U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+S\+C\+I\+EN}~(1 $<$$<$ 0)
\begin{DoxyCompactList}\small\item\em Macro defines for U\+A\+RT Smart card interface Control Register -\/ valid for 11xx, 18xx/43xx U\+A\+R\+T0/2/3 only. \end{DoxyCompactList}\item 
\#define \hyperlink{group__UART__17XX__40XX_gaf805070e349fcec06c6dc9605bbb3c65}{U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+T\+X\+R\+E\+T\+RY}(n)  ~((n \& 0x07) $<$$<$ 5)
\item 
\#define \hyperlink{group__UART__17XX__40XX_gaedc6fb3d7ba9d561d91f3fdcddcaccce}{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+C\+C\+C\+LR}~(1 $<$$<$ 6)
\item 
\#define \hyperlink{group__UART__17XX__40XX_ga17ff94fa4369905ab4a5f3bf28f44ced}{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+C\+S\+C\+EN}~(1 $<$$<$ 4)
\item 
\#define \hyperlink{group__UART__17XX__40XX_ga4776a7aa288f3c34e56db78cfb7032eb}{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+C\+S\+R\+C\+\_\+\+M\+A\+S\+T\+ER}~(1 $<$$<$ 1)
\item 
\#define \hyperlink{group__UART__17XX__40XX_ga5263f24b5804673c99e8c6f09c95aed4}{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+F\+ES}~(1 $<$$<$ 2)
\item 
\#define \hyperlink{group__UART__17XX__40XX_ga5ebb09ebb7c6794ae8b2d1cd2c5fb193}{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+S\+T\+A\+R\+T\+S\+T\+O\+P\+D\+I\+S\+A\+B\+LE}~(1 $<$$<$ 5)
\item 
\#define \hyperlink{group__UART__17XX__40XX_ga03c124f3fc8b888e5ee5a3fc7660bb7d}{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+S\+Y\+NC}~(1 $<$$<$ 0)
\begin{DoxyCompactList}\small\item\em Macro defines for U\+A\+RT Synchronous Control Register -\/ 11xx, 18xx/43xx U\+A\+R\+T0/2/3 only. \end{DoxyCompactList}\item 
\#define \hyperlink{group__UART__17XX__40XX_gaea12c85ea0d6a9fa91242904c707a285}{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+T\+S\+B\+Y\+P\+A\+SS}~(1 $<$$<$ 3)
\item 
\#define \hyperlink{group__UART__17XX__40XX_ga78f0ee43aa0e7c030a3cfa1dca5ff072}{U\+A\+R\+T\+\_\+\+T\+E\+R1\+\_\+\+T\+X\+EN}~(1 $<$$<$ 7)
\begin{DoxyCompactList}\small\item\em Macro defines for U\+A\+RT Tx Enable Register. \end{DoxyCompactList}\item 
\#define \hyperlink{group__UART__17XX__40XX_gac9ec0de9b40d5d9dd9fed4836a31122f}{U\+A\+R\+T\+\_\+\+T\+E\+R2\+\_\+\+T\+X\+EN}~(1 $<$$<$ 0)
\item 
\#define \hyperlink{group__UART__17XX__40XX_ga94b76465adbb4fb96c821ef0866cbd0f}{U\+A\+R\+T\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}~(16)
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{group__UART__17XX__40XX_ga9aa733f176891043bb1dd4d87940187f}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+A\+B\+Cmd} (\hyperlink{structLPC__USART__T}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, uint32\+\_\+t mode, bool autorestart, \hyperlink{group__LPC__Types__Public__Types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Start/stop autobaud operation. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Types_ga89136caac2e14c55151f527ac02daaff}{Flag\+Status} \hyperlink{group__UART__17XX__40XX_ga1b5b93f60a5b0a28e5af5f3f3311bcba}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Check\+Busy} (\hyperlink{structLPC__USART__T}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT)
\begin{DoxyCompactList}\small\item\em Check whether if U\+A\+RT is busy or not. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group__UART__17XX__40XX_ga6a6d30f304047175780d16207bab2b09}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Clear\+Auto\+Baud\+Reg} (\hyperlink{structLPC__USART__T}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, uint32\+\_\+t acr)
\begin{DoxyCompactList}\small\item\em Clear autobaud register options. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group__UART__17XX__40XX_gabdcefa8f847cfa0de2f9292405827874}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Clear\+Modem\+Control} (\hyperlink{structLPC__USART__T}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, uint32\+\_\+t mcr)
\begin{DoxyCompactList}\small\item\em Clear modem control register/status. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group__UART__17XX__40XX_ga27379f3351109d53453dfe4833e3f350}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Clear\+R\+S485\+Flags} (\hyperlink{structLPC__USART__T}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, uint32\+\_\+t ctrl)
\begin{DoxyCompactList}\small\item\em Clear R\+S485 control register options. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group__UART__17XX__40XX_ga26626229fe35e820bf2daf6a87c43155}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Config\+Data} (\hyperlink{structLPC__USART__T}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, uint32\+\_\+t config)
\begin{DoxyCompactList}\small\item\em Configure data width, parity and stop bits. \end{DoxyCompactList}\item 
void \hyperlink{group__UART__17XX__40XX_gaa18c4ebd4be27643e6f848472e778989}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+De\+Init} (\hyperlink{structLPC__USART__T}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT)
\begin{DoxyCompactList}\small\item\em De-\/initializes the p\+U\+A\+RT peripheral. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group__UART__17XX__40XX_ga81a3df6028c4b08dba38e4f6330d41d7}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Disable\+Divisor\+Access} (\hyperlink{structLPC__USART__T}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT)
\begin{DoxyCompactList}\small\item\em Disable access to Divisor Latches. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group__UART__17XX__40XX_ga7a8e9260541ab5cacefcacbd94725d52}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Enable\+Divisor\+Access} (\hyperlink{structLPC__USART__T}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT)
\begin{DoxyCompactList}\small\item\em Enable access to Divisor Latches. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Types_ga89136caac2e14c55151f527ac02daaff}{Flag\+Status} \hyperlink{group__UART__17XX__40XX_ga6d1d74a73290b145868a88e6b5635093}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+A\+B\+E\+O\+Status} (\hyperlink{structLPC__USART__T}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT)
\begin{DoxyCompactList}\small\item\em Returns the Auto Baud status. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t \hyperlink{group__UART__17XX__40XX_ga090e960cbbcc79be17bf52a52ec3595c}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+Ints\+Enabled} (\hyperlink{structLPC__USART__T}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT)
\begin{DoxyCompactList}\small\item\em Returns U\+A\+RT interrupts that are enabled. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint8\+\_\+t \hyperlink{group__UART__17XX__40XX_ga1c96142bb767ca604ad468977c5e546c}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+R\+S485\+Addr} (\hyperlink{structLPC__USART__T}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT)
\begin{DoxyCompactList}\small\item\em Read R\+S485 address match value. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint8\+\_\+t \hyperlink{group__UART__17XX__40XX_ga5394200f985c69d25fd0c7434588cf88}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+R\+S485\+Delay} (\hyperlink{structLPC__USART__T}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT)
\begin{DoxyCompactList}\small\item\em Read R\+S485 direction control (R\+TS or D\+TR) delay value. \end{DoxyCompactList}\item 
void \hyperlink{group__UART__17XX__40XX_gaf024084be4068e407aab7c30e105f7af}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Init} (\hyperlink{structLPC__USART__T}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT)
\begin{DoxyCompactList}\small\item\em Initializes the p\+U\+A\+RT peripheral. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group__UART__17XX__40XX_gaf92136333a1b6efdfd40e96f97d4a24e}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Int\+Disable} (\hyperlink{structLPC__USART__T}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, uint32\+\_\+t int\+Mask)
\begin{DoxyCompactList}\small\item\em Disable U\+A\+RT interrupts. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group__UART__17XX__40XX_ga5a816f48dc294f330cc2cc7b32f9e88b}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Int\+Enable} (\hyperlink{structLPC__USART__T}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, uint32\+\_\+t int\+Mask)
\begin{DoxyCompactList}\small\item\em Enable U\+A\+RT interrupts. \end{DoxyCompactList}\item 
void \hyperlink{group__UART__17XX__40XX_ga8ab537af48951658e60af145690b656e}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+I\+R\+Q\+R\+B\+Handler} (\hyperlink{structLPC__USART__T}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, \hyperlink{structRINGBUFF__T}{R\+I\+N\+G\+B\+U\+F\+F\+\_\+T} $\ast$p\+R\+X\+RB, \hyperlink{structRINGBUFF__T}{R\+I\+N\+G\+B\+U\+F\+F\+\_\+T} $\ast$p\+T\+X\+RB)
\begin{DoxyCompactList}\small\item\em U\+A\+RT receive/transmit interrupt handler for ring buffers. \end{DoxyCompactList}\item 
int \hyperlink{group__UART__17XX__40XX_ga06dd61ee7d8483847fea746978cb1c93}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read} (\hyperlink{structLPC__USART__T}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, void $\ast$data, int num\+Bytes)
\begin{DoxyCompactList}\small\item\em Read data through the U\+A\+RT peripheral (non-\/blocking) \end{DoxyCompactList}\item 
int \hyperlink{group__UART__17XX__40XX_ga2b256d39f2fde9f8b923a2f341f5fea3}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Blocking} (\hyperlink{structLPC__USART__T}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, void $\ast$data, int num\+Bytes)
\begin{DoxyCompactList}\small\item\em Read data through the U\+A\+RT peripheral (blocking) \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint8\+\_\+t \hyperlink{group__UART__17XX__40XX_ga8eec9067080637eea7ecfedac6586fe9}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Byte} (\hyperlink{structLPC__USART__T}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT)
\begin{DoxyCompactList}\small\item\em Read a single byte data from the U\+A\+RT peripheral. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t \hyperlink{group__UART__17XX__40XX_ga6a69343d3d7025055dd2326a8fdd3c74}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Int\+I\+D\+Reg} (\hyperlink{structLPC__USART__T}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT)
\begin{DoxyCompactList}\small\item\em Read the Interrupt Identification Register (I\+IR) \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t \hyperlink{group__UART__17XX__40XX_gaf15ab7a9529d102b91760ed5587b279a}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Line\+Status} (\hyperlink{structLPC__USART__T}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT)
\begin{DoxyCompactList}\small\item\em Return Line Status register/status (L\+SR) \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t \hyperlink{group__UART__17XX__40XX_gadef0e0d2ea30182cd99561efe9909707}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Modem\+Control} (\hyperlink{structLPC__USART__T}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT)
\begin{DoxyCompactList}\small\item\em Return modem control register/status. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t \hyperlink{group__UART__17XX__40XX_gacd3d5239dec0378e52602633c183e942}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Modem\+Status} (\hyperlink{structLPC__USART__T}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT)
\begin{DoxyCompactList}\small\item\em Return Modem Status register/status (M\+SR) \end{DoxyCompactList}\item 
int \hyperlink{group__UART__17XX__40XX_gab54219751466a0fa8d9e75f8689ac99d}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+RB} (\hyperlink{structLPC__USART__T}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, \hyperlink{structRINGBUFF__T}{R\+I\+N\+G\+B\+U\+F\+F\+\_\+T} $\ast$p\+RB, void $\ast$data, int bytes)
\begin{DoxyCompactList}\small\item\em Copy data from a receive ring buffer. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint8\+\_\+t \hyperlink{group__UART__17XX__40XX_gafa7b67254c1f19bb0b085736049d9879}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Scratch} (\hyperlink{structLPC__USART__T}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT)
\begin{DoxyCompactList}\small\item\em Returns current byte value in the scratchpad register. \end{DoxyCompactList}\item 
void \hyperlink{group__UART__17XX__40XX_gafdd19a312a2bed6ff1ccb47d5b68c248}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+R\+X\+Int\+Handler\+RB} (\hyperlink{structLPC__USART__T}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, \hyperlink{structRINGBUFF__T}{R\+I\+N\+G\+B\+U\+F\+F\+\_\+T} $\ast$p\+RB)
\begin{DoxyCompactList}\small\item\em U\+A\+RT receive-\/only interrupt handler for ring buffers. \end{DoxyCompactList}\item 
int \hyperlink{group__UART__17XX__40XX_gacbd726b1450510892272857e43854c4c}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Send} (\hyperlink{structLPC__USART__T}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, const void $\ast$data, int num\+Bytes)
\begin{DoxyCompactList}\small\item\em Transmit a byte array through the U\+A\+RT peripheral (non-\/blocking) \end{DoxyCompactList}\item 
int \hyperlink{group__UART__17XX__40XX_gad2e45d820abdd0e1790ebd61938c100a}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Send\+Blocking} (\hyperlink{structLPC__USART__T}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, const void $\ast$data, int num\+Bytes)
\begin{DoxyCompactList}\small\item\em Transmit a byte array through the U\+A\+RT peripheral (blocking) \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group__UART__17XX__40XX_gaa600b8621d1425b1b493238a68f38088}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Send\+Byte} (\hyperlink{structLPC__USART__T}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, uint8\+\_\+t data)
\begin{DoxyCompactList}\small\item\em Transmit a single data byte through the U\+A\+RT peripheral. \end{DoxyCompactList}\item 
uint32\+\_\+t \hyperlink{group__UART__17XX__40XX_ga6ed43ed19b9d2a32ece3e50bc2f651a9}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Send\+RB} (\hyperlink{structLPC__USART__T}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, \hyperlink{structRINGBUFF__T}{R\+I\+N\+G\+B\+U\+F\+F\+\_\+T} $\ast$p\+RB, const void $\ast$data, int bytes)
\begin{DoxyCompactList}\small\item\em Populate a transmit ring buffer and start U\+A\+RT transmit. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group__UART__17XX__40XX_ga4ae4f3c36bdae1bf8a93c0420ee74b40}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Auto\+Baud\+Reg} (\hyperlink{structLPC__USART__T}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, uint32\+\_\+t acr)
\begin{DoxyCompactList}\small\item\em Set autobaud register options. \end{DoxyCompactList}\item 
uint32\+\_\+t \hyperlink{group__UART__17XX__40XX_ga19f24dcf53316cbfb204003f506d5be5}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Baud} (\hyperlink{structLPC__USART__T}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, uint32\+\_\+t baudrate)
\begin{DoxyCompactList}\small\item\em Sets best dividers to get a target bit rate (without fractional divider) \end{DoxyCompactList}\item 
uint32\+\_\+t \hyperlink{group__UART__17XX__40XX_gad22ce7fc8360c02aab39b2dd586088fd}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Baud\+F\+DR} (\hyperlink{structLPC__USART__T}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, uint32\+\_\+t baudrate)
\begin{DoxyCompactList}\small\item\em Sets best dividers to get a target bit rate (with fractional divider) \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group__UART__17XX__40XX_ga267fa73ca52d35a7f60f849727c3d2b6}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Divisor\+Latches} (\hyperlink{structLPC__USART__T}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, uint8\+\_\+t dll, uint8\+\_\+t dlm)
\begin{DoxyCompactList}\small\item\em Set L\+SB and M\+SB divisor latch registers. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group__UART__17XX__40XX_gad617968b795061ad0e4578aa79c4537d}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Modem\+Control} (\hyperlink{structLPC__USART__T}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, uint32\+\_\+t mcr)
\begin{DoxyCompactList}\small\item\em Set modem control register/status. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group__UART__17XX__40XX_ga72a3d146a8d6f8a8276080f91c3703e1}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+R\+S485\+Addr} (\hyperlink{structLPC__USART__T}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, uint8\+\_\+t addr)
\begin{DoxyCompactList}\small\item\em Set R\+S485 address match value. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group__UART__17XX__40XX_ga4aa983b3f076828ee460a1c7146b3eac}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+R\+S485\+Delay} (\hyperlink{structLPC__USART__T}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, uint8\+\_\+t dly)
\begin{DoxyCompactList}\small\item\em Set R\+S485 direction control (R\+TS or D\+TR) delay value. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group__UART__17XX__40XX_ga0bf41455dd390ae86f95f4bfe43a49a2}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+R\+S485\+Flags} (\hyperlink{structLPC__USART__T}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, uint32\+\_\+t ctrl)
\begin{DoxyCompactList}\small\item\em Set R\+S485 control register options. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group__UART__17XX__40XX_ga67cb62756a430156bc754a57c72372bd}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Scratch} (\hyperlink{structLPC__USART__T}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, uint8\+\_\+t data)
\begin{DoxyCompactList}\small\item\em Write a byte to the scratchpad register. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group__UART__17XX__40XX_gac1a9d00d4f324e319e1486138b097874}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Setup\+F\+I\+F\+OS} (\hyperlink{structLPC__USART__T}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, uint32\+\_\+t fcr)
\begin{DoxyCompactList}\small\item\em Setup the U\+A\+RT F\+I\+F\+Os. \end{DoxyCompactList}\item 
void \hyperlink{group__UART__17XX__40XX_ga96589453d52bc5e208ffbeced9a49dab}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+T\+X\+Disable} (\hyperlink{structLPC__USART__T}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT)
\begin{DoxyCompactList}\small\item\em Disable transmission on U\+A\+RT TxD pin. \end{DoxyCompactList}\item 
void \hyperlink{group__UART__17XX__40XX_gafe3fef953086848a51b8ec148c9fff2a}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+T\+X\+Enable} (\hyperlink{structLPC__USART__T}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT)
\begin{DoxyCompactList}\small\item\em Enable transmission on U\+A\+RT TxD pin. \end{DoxyCompactList}\item 
void \hyperlink{group__UART__17XX__40XX_ga74df5e39960a1535118fcfe2fbe90d30}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+T\+X\+Int\+Handler\+RB} (\hyperlink{structLPC__USART__T}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, \hyperlink{structRINGBUFF__T}{R\+I\+N\+G\+B\+U\+F\+F\+\_\+T} $\ast$p\+RB)
\begin{DoxyCompactList}\small\item\em U\+A\+RT transmit-\/only interrupt handler for ring buffers. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T1\+\_\+\+I\+E\+R\+\_\+\+B\+I\+T\+M\+A\+SK@{U\+A\+R\+T1\+\_\+\+I\+E\+R\+\_\+\+B\+I\+T\+M\+A\+SK}}
\index{U\+A\+R\+T1\+\_\+\+I\+E\+R\+\_\+\+B\+I\+T\+M\+A\+SK@{U\+A\+R\+T1\+\_\+\+I\+E\+R\+\_\+\+B\+I\+T\+M\+A\+SK}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T1\+\_\+\+I\+E\+R\+\_\+\+B\+I\+T\+M\+A\+SK}{UART1_IER_BITMASK}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T1\+\_\+\+I\+E\+R\+\_\+\+B\+I\+T\+M\+A\+SK~(0x30\+F)}\hypertarget{group__UART__17XX__40XX_ga145046fd9bd1d318acffd4770a7432ec}{}\label{group__UART__17XX__40XX_ga145046fd9bd1d318acffd4770a7432ec}
U\+A\+R\+T1 interrupt enable register bit mask -\/ valid for 11xx only 

Definition at line 123 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T1\+\_\+\+L\+S\+R\+\_\+\+B\+I\+T\+M\+A\+SK@{U\+A\+R\+T1\+\_\+\+L\+S\+R\+\_\+\+B\+I\+T\+M\+A\+SK}}
\index{U\+A\+R\+T1\+\_\+\+L\+S\+R\+\_\+\+B\+I\+T\+M\+A\+SK@{U\+A\+R\+T1\+\_\+\+L\+S\+R\+\_\+\+B\+I\+T\+M\+A\+SK}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T1\+\_\+\+L\+S\+R\+\_\+\+B\+I\+T\+M\+A\+SK}{UART1_LSR_BITMASK}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T1\+\_\+\+L\+S\+R\+\_\+\+B\+I\+T\+M\+A\+SK~(0x1\+F\+F)}\hypertarget{group__UART__17XX__40XX_gad567d8ee9c41def9dea3d84c4633ac27}{}\label{group__UART__17XX__40XX_gad567d8ee9c41def9dea3d84c4633ac27}
U\+A\+R\+T1 Line status bit mask -\/ valid for 11xx, 18xx/43xx U\+A\+R\+T0/2/3 only 

Definition at line 209 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T2\+\_\+\+I\+E\+R\+\_\+\+B\+I\+T\+M\+A\+SK@{U\+A\+R\+T2\+\_\+\+I\+E\+R\+\_\+\+B\+I\+T\+M\+A\+SK}}
\index{U\+A\+R\+T2\+\_\+\+I\+E\+R\+\_\+\+B\+I\+T\+M\+A\+SK@{U\+A\+R\+T2\+\_\+\+I\+E\+R\+\_\+\+B\+I\+T\+M\+A\+SK}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T2\+\_\+\+I\+E\+R\+\_\+\+B\+I\+T\+M\+A\+SK}{UART2_IER_BITMASK}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T2\+\_\+\+I\+E\+R\+\_\+\+B\+I\+T\+M\+A\+SK~(0x38\+F)}\hypertarget{group__UART__17XX__40XX_gaab8a4f7c6e8d2cf24b5f7d58cc16f8f7}{}\label{group__UART__17XX__40XX_gaab8a4f7c6e8d2cf24b5f7d58cc16f8f7}
U\+A\+R\+T2 interrupt enable register bit mask -\/ valid for 17xx/40xx U\+A\+R\+T1, 18xx/43xx U\+A\+R\+T1 only 

Definition at line 124 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+A\+B\+E\+O\+I\+N\+T\+\_\+\+C\+LR@{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+A\+B\+E\+O\+I\+N\+T\+\_\+\+C\+LR}}
\index{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+A\+B\+E\+O\+I\+N\+T\+\_\+\+C\+LR@{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+A\+B\+E\+O\+I\+N\+T\+\_\+\+C\+LR}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+A\+B\+E\+O\+I\+N\+T\+\_\+\+C\+LR}{UART_ACR_ABEOINT_CLR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+A\+B\+E\+O\+I\+N\+T\+\_\+\+C\+LR~(1 $<$$<$ 8)}\hypertarget{group__UART__17XX__40XX_ga77450ebf0f86b6b7ea363927f0cd40c2}{}\label{group__UART__17XX__40XX_ga77450ebf0f86b6b7ea363927f0cd40c2}
U\+A\+RT End of auto-\/baud interrupt clear 

Definition at line 230 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+A\+B\+T\+O\+I\+N\+T\+\_\+\+C\+LR@{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+A\+B\+T\+O\+I\+N\+T\+\_\+\+C\+LR}}
\index{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+A\+B\+T\+O\+I\+N\+T\+\_\+\+C\+LR@{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+A\+B\+T\+O\+I\+N\+T\+\_\+\+C\+LR}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+A\+B\+T\+O\+I\+N\+T\+\_\+\+C\+LR}{UART_ACR_ABTOINT_CLR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+A\+B\+T\+O\+I\+N\+T\+\_\+\+C\+LR~(1 $<$$<$ 9)}\hypertarget{group__UART__17XX__40XX_ga2e12222f359d7a5a41668cd729b0731d}{}\label{group__UART__17XX__40XX_ga2e12222f359d7a5a41668cd729b0731d}
U\+A\+RT Auto-\/baud time-\/out interrupt clear 

Definition at line 231 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+A\+U\+T\+O\+\_\+\+R\+E\+S\+T\+A\+RT@{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+A\+U\+T\+O\+\_\+\+R\+E\+S\+T\+A\+RT}}
\index{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+A\+U\+T\+O\+\_\+\+R\+E\+S\+T\+A\+RT@{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+A\+U\+T\+O\+\_\+\+R\+E\+S\+T\+A\+RT}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+A\+U\+T\+O\+\_\+\+R\+E\+S\+T\+A\+RT}{UART_ACR_AUTO_RESTART}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+A\+U\+T\+O\+\_\+\+R\+E\+S\+T\+A\+RT~(1 $<$$<$ 2)}\hypertarget{group__UART__17XX__40XX_ga20674ae8e687d2161ef3fd88f2649036}{}\label{group__UART__17XX__40XX_ga20674ae8e687d2161ef3fd88f2649036}
U\+A\+RT Auto baudrate restart 

Definition at line 229 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK@{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK}}
\index{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK@{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK}{UART_ACR_BITMASK}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK~(0x307)}\hypertarget{group__UART__17XX__40XX_gae83190d58b42771ee951dfe88aada715}{}\label{group__UART__17XX__40XX_gae83190d58b42771ee951dfe88aada715}
U\+A\+RT Auto Baudrate register bit mask 

Definition at line 232 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+M\+O\+DE@{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+M\+O\+DE}}
\index{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+M\+O\+DE@{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+M\+O\+DE}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+M\+O\+DE}{UART_ACR_MODE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+M\+O\+DE~(1 $<$$<$ 1)}\hypertarget{group__UART__17XX__40XX_ga706e927ee7abf7027eb88b1e13dd2a92}{}\label{group__UART__17XX__40XX_ga706e927ee7abf7027eb88b1e13dd2a92}
U\+A\+RT Auto baudrate Mode 1 

Definition at line 228 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+M\+O\+D\+E0@{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+M\+O\+D\+E0}}
\index{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+M\+O\+D\+E0@{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+M\+O\+D\+E0}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+M\+O\+D\+E0}{UART_ACR_MODE0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+M\+O\+D\+E0~(0)}\hypertarget{group__UART__17XX__40XX_ga31933a99dfe9a8afac45c1f26b0cf021}{}\label{group__UART__17XX__40XX_ga31933a99dfe9a8afac45c1f26b0cf021}
Autobaud modes\+Auto baudrate Mode 0 

Definition at line 237 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+M\+O\+D\+E1@{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+M\+O\+D\+E1}}
\index{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+M\+O\+D\+E1@{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+M\+O\+D\+E1}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+M\+O\+D\+E1}{UART_ACR_MODE1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+M\+O\+D\+E1~(1)}\hypertarget{group__UART__17XX__40XX_ga25d690e49a3ccc696e031e8a1480dc1d}{}\label{group__UART__17XX__40XX_ga25d690e49a3ccc696e031e8a1480dc1d}
Auto baudrate Mode 1 

Definition at line 238 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+S\+T\+A\+RT@{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+S\+T\+A\+RT}}
\index{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+S\+T\+A\+RT@{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+S\+T\+A\+RT}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+S\+T\+A\+RT}{UART_ACR_START}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+S\+T\+A\+RT~(1 $<$$<$ 0)}\hypertarget{group__UART__17XX__40XX_gaf6a6a4cb65edff2871ba48d3f2b445dc}{}\label{group__UART__17XX__40XX_gaf6a6a4cb65edff2871ba48d3f2b445dc}


Macro defines for U\+A\+RT Auto baudrate control register. 

U\+A\+RT Auto-\/baud start 

Definition at line 227 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+D\+L\+L\+\_\+\+M\+A\+S\+K\+B\+IT@{U\+A\+R\+T\+\_\+\+D\+L\+L\+\_\+\+M\+A\+S\+K\+B\+IT}}
\index{U\+A\+R\+T\+\_\+\+D\+L\+L\+\_\+\+M\+A\+S\+K\+B\+IT@{U\+A\+R\+T\+\_\+\+D\+L\+L\+\_\+\+M\+A\+S\+K\+B\+IT}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+D\+L\+L\+\_\+\+M\+A\+S\+K\+B\+IT}{UART_DLL_MASKBIT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+D\+L\+L\+\_\+\+M\+A\+S\+K\+B\+IT~(0x\+F\+F)}\hypertarget{group__UART__17XX__40XX_ga85050a24048ffc2de997cd60ea67f9df}{}\label{group__UART__17XX__40XX_ga85050a24048ffc2de997cd60ea67f9df}
Divisor latch L\+SB bit mask 

Definition at line 104 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+D\+L\+M\+\_\+\+M\+A\+S\+K\+B\+IT@{U\+A\+R\+T\+\_\+\+D\+L\+M\+\_\+\+M\+A\+S\+K\+B\+IT}}
\index{U\+A\+R\+T\+\_\+\+D\+L\+M\+\_\+\+M\+A\+S\+K\+B\+IT@{U\+A\+R\+T\+\_\+\+D\+L\+M\+\_\+\+M\+A\+S\+K\+B\+IT}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+D\+L\+M\+\_\+\+M\+A\+S\+K\+B\+IT}{UART_DLM_MASKBIT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+D\+L\+M\+\_\+\+M\+A\+S\+K\+B\+IT~(0x\+F\+F)}\hypertarget{group__UART__17XX__40XX_gaf4d480e07f82896893e45b572adeffcd}{}\label{group__UART__17XX__40XX_gaf4d480e07f82896893e45b572adeffcd}
Divisor latch M\+SB bit mask 

Definition at line 110 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK@{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK}}
\index{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK@{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK}{UART_FCR_BITMASK}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK~(0x\+C\+F)}\hypertarget{group__UART__17XX__40XX_ga2dd6b12c7c237b0a52c6a82698f85b04}{}\label{group__UART__17XX__40XX_ga2dd6b12c7c237b0a52c6a82698f85b04}
U\+A\+RT F\+I\+FO control bit mask 

Definition at line 150 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+D\+M\+A\+M\+O\+D\+E\+\_\+\+S\+EL@{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+D\+M\+A\+M\+O\+D\+E\+\_\+\+S\+EL}}
\index{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+D\+M\+A\+M\+O\+D\+E\+\_\+\+S\+EL@{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+D\+M\+A\+M\+O\+D\+E\+\_\+\+S\+EL}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+D\+M\+A\+M\+O\+D\+E\+\_\+\+S\+EL}{UART_FCR_DMAMODE_SEL}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+D\+M\+A\+M\+O\+D\+E\+\_\+\+S\+EL~(1 $<$$<$ 3)}\hypertarget{group__UART__17XX__40XX_ga996e144f7d08cb36aa729f28d74b5801}{}\label{group__UART__17XX__40XX_ga996e144f7d08cb36aa729f28d74b5801}
U\+A\+RT D\+MA mode selection -\/ valid for 17xx/40xx, 18xx/43xx only 

Definition at line 149 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+F\+I\+F\+O\+\_\+\+EN@{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+F\+I\+F\+O\+\_\+\+EN}}
\index{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+F\+I\+F\+O\+\_\+\+EN@{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+F\+I\+F\+O\+\_\+\+EN}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+F\+I\+F\+O\+\_\+\+EN}{UART_FCR_FIFO_EN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+F\+I\+F\+O\+\_\+\+EN~(1 $<$$<$ 0)}\hypertarget{group__UART__17XX__40XX_gadec12ecfc7ae1198cee68f2cad982bcb}{}\label{group__UART__17XX__40XX_gadec12ecfc7ae1198cee68f2cad982bcb}


Macro defines for U\+A\+RT F\+I\+FO Control Register. 

U\+A\+RT F\+I\+FO enable 

Definition at line 146 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+R\+X\+\_\+\+RS@{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+R\+X\+\_\+\+RS}}
\index{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+R\+X\+\_\+\+RS@{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+R\+X\+\_\+\+RS}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+R\+X\+\_\+\+RS}{UART_FCR_RX_RS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+R\+X\+\_\+\+RS~(1 $<$$<$ 1)}\hypertarget{group__UART__17XX__40XX_ga246b37ccd6137c0bb51eb32760cb228e}{}\label{group__UART__17XX__40XX_ga246b37ccd6137c0bb51eb32760cb228e}
U\+A\+RT RX F\+I\+FO reset 

Definition at line 147 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+R\+G\+\_\+\+L\+E\+V0@{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+R\+G\+\_\+\+L\+E\+V0}}
\index{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+R\+G\+\_\+\+L\+E\+V0@{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+R\+G\+\_\+\+L\+E\+V0}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+R\+G\+\_\+\+L\+E\+V0}{UART_FCR_TRG_LEV0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+R\+G\+\_\+\+L\+E\+V0~(0)}\hypertarget{group__UART__17XX__40XX_gaba4b4e15936a075bf5054776fbd59676}{}\label{group__UART__17XX__40XX_gaba4b4e15936a075bf5054776fbd59676}
U\+A\+RT F\+I\+FO trigger level 0\+: 1 character 

Definition at line 155 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+R\+G\+\_\+\+L\+E\+V1@{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+R\+G\+\_\+\+L\+E\+V1}}
\index{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+R\+G\+\_\+\+L\+E\+V1@{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+R\+G\+\_\+\+L\+E\+V1}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+R\+G\+\_\+\+L\+E\+V1}{UART_FCR_TRG_LEV1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+R\+G\+\_\+\+L\+E\+V1~(1 $<$$<$ 6)}\hypertarget{group__UART__17XX__40XX_ga264238c2dde9248a73d679c32a74004b}{}\label{group__UART__17XX__40XX_ga264238c2dde9248a73d679c32a74004b}
U\+A\+RT F\+I\+FO trigger level 1\+: 4 character 

Definition at line 156 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+R\+G\+\_\+\+L\+E\+V2@{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+R\+G\+\_\+\+L\+E\+V2}}
\index{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+R\+G\+\_\+\+L\+E\+V2@{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+R\+G\+\_\+\+L\+E\+V2}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+R\+G\+\_\+\+L\+E\+V2}{UART_FCR_TRG_LEV2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+R\+G\+\_\+\+L\+E\+V2~(2 $<$$<$ 6)}\hypertarget{group__UART__17XX__40XX_ga7b655aba90b695210e7ce9f7b00cea89}{}\label{group__UART__17XX__40XX_ga7b655aba90b695210e7ce9f7b00cea89}
U\+A\+RT F\+I\+FO trigger level 2\+: 8 character 

Definition at line 157 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+R\+G\+\_\+\+L\+E\+V3@{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+R\+G\+\_\+\+L\+E\+V3}}
\index{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+R\+G\+\_\+\+L\+E\+V3@{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+R\+G\+\_\+\+L\+E\+V3}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+R\+G\+\_\+\+L\+E\+V3}{UART_FCR_TRG_LEV3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+R\+G\+\_\+\+L\+E\+V3~(3 $<$$<$ 6)}\hypertarget{group__UART__17XX__40XX_ga9e6ef12c7a1f3514d6e30d7548ed3e46}{}\label{group__UART__17XX__40XX_ga9e6ef12c7a1f3514d6e30d7548ed3e46}
U\+A\+RT F\+I\+FO trigger level 3\+: 14 character 

Definition at line 158 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+X\+\_\+\+RS@{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+X\+\_\+\+RS}}
\index{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+X\+\_\+\+RS@{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+X\+\_\+\+RS}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+X\+\_\+\+RS}{UART_FCR_TX_RS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+X\+\_\+\+RS~(1 $<$$<$ 2)}\hypertarget{group__UART__17XX__40XX_ga1c1a83fcacf333309330eea460d8a6a6}{}\label{group__UART__17XX__40XX_ga1c1a83fcacf333309330eea460d8a6a6}
U\+A\+RT TX F\+I\+FO reset 

Definition at line 148 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+F\+D\+R\+\_\+\+B\+I\+T\+M\+A\+SK@{U\+A\+R\+T\+\_\+\+F\+D\+R\+\_\+\+B\+I\+T\+M\+A\+SK}}
\index{U\+A\+R\+T\+\_\+\+F\+D\+R\+\_\+\+B\+I\+T\+M\+A\+SK@{U\+A\+R\+T\+\_\+\+F\+D\+R\+\_\+\+B\+I\+T\+M\+A\+SK}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+F\+D\+R\+\_\+\+B\+I\+T\+M\+A\+SK}{UART_FDR_BITMASK}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+F\+D\+R\+\_\+\+B\+I\+T\+M\+A\+SK~(0x\+F\+F)}\hypertarget{group__UART__17XX__40XX_ga61a8f74c3fc22574793c6218b90fec50}{}\label{group__UART__17XX__40XX_ga61a8f74c3fc22574793c6218b90fec50}
U\+A\+RT Fractional Divider register bit mask 

Definition at line 285 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+F\+D\+R\+\_\+\+D\+I\+V\+A\+D\+D\+V\+AL@{U\+A\+R\+T\+\_\+\+F\+D\+R\+\_\+\+D\+I\+V\+A\+D\+D\+V\+AL}}
\index{U\+A\+R\+T\+\_\+\+F\+D\+R\+\_\+\+D\+I\+V\+A\+D\+D\+V\+AL@{U\+A\+R\+T\+\_\+\+F\+D\+R\+\_\+\+D\+I\+V\+A\+D\+D\+V\+AL}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+F\+D\+R\+\_\+\+D\+I\+V\+A\+D\+D\+V\+AL}{UART_FDR_DIVADDVAL}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+F\+D\+R\+\_\+\+D\+I\+V\+A\+D\+D\+V\+AL(
\begin{DoxyParamCaption}
\item[{}]{n}
\end{DoxyParamCaption}
)~(n \& 0x0\+F)}\hypertarget{group__UART__17XX__40XX_ga54333a655fc8855d2a40b69ca777ff26}{}\label{group__UART__17XX__40XX_ga54333a655fc8855d2a40b69ca777ff26}


Macro defines for U\+A\+RT Fractional Divider Register. 

Baud-\/rate generation pre-\/scaler divisor 

Definition at line 283 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+F\+D\+R\+\_\+\+M\+U\+L\+V\+AL@{U\+A\+R\+T\+\_\+\+F\+D\+R\+\_\+\+M\+U\+L\+V\+AL}}
\index{U\+A\+R\+T\+\_\+\+F\+D\+R\+\_\+\+M\+U\+L\+V\+AL@{U\+A\+R\+T\+\_\+\+F\+D\+R\+\_\+\+M\+U\+L\+V\+AL}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+F\+D\+R\+\_\+\+M\+U\+L\+V\+AL}{UART_FDR_MULVAL}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+F\+D\+R\+\_\+\+M\+U\+L\+V\+AL(
\begin{DoxyParamCaption}
\item[{}]{n}
\end{DoxyParamCaption}
)~((n $<$$<$ 4) \& 0x\+F0)}\hypertarget{group__UART__17XX__40XX_ga3461adc8efd72186d4899b793d6919a3}{}\label{group__UART__17XX__40XX_ga3461adc8efd72186d4899b793d6919a3}
Baud-\/rate pre-\/scaler multiplier value 

Definition at line 284 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+H\+D\+E\+N\+\_\+\+H\+D\+EN@{U\+A\+R\+T\+\_\+\+H\+D\+E\+N\+\_\+\+H\+D\+EN}}
\index{U\+A\+R\+T\+\_\+\+H\+D\+E\+N\+\_\+\+H\+D\+EN@{U\+A\+R\+T\+\_\+\+H\+D\+E\+N\+\_\+\+H\+D\+EN}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+H\+D\+E\+N\+\_\+\+H\+D\+EN}{UART_HDEN_HDEN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+H\+D\+E\+N\+\_\+\+H\+D\+EN~((1 $<$$<$ 0))}\hypertarget{group__UART__17XX__40XX_ga3affaa6bd622295bd6ea0c9f4a70b19c}{}\label{group__UART__17XX__40XX_ga3affaa6bd622295bd6ea0c9f4a70b19c}


Macro defines for U\+A\+RT half duplex register -\/ ???? 

enable half-\/duplex mode 

Definition at line 269 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK@{U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK}}
\index{U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK@{U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK}{UART_ICR_BITMASK}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK~(0x3\+F)}\hypertarget{group__UART__17XX__40XX_ga822d618fad4a8a146fd8113f827b5d09}{}\label{group__UART__17XX__40XX_ga822d618fad4a8a146fd8113f827b5d09}
U\+A\+RT I\+R\+DA bit mask 

Definition at line 264 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+F\+I\+X\+P\+U\+L\+S\+E\+\_\+\+EN@{U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+F\+I\+X\+P\+U\+L\+S\+E\+\_\+\+EN}}
\index{U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+F\+I\+X\+P\+U\+L\+S\+E\+\_\+\+EN@{U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+F\+I\+X\+P\+U\+L\+S\+E\+\_\+\+EN}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+F\+I\+X\+P\+U\+L\+S\+E\+\_\+\+EN}{UART_ICR_FIXPULSE_EN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+F\+I\+X\+P\+U\+L\+S\+E\+\_\+\+EN~(1 $<$$<$ 2)}\hypertarget{group__UART__17XX__40XX_gae022dc3e5ad94f95d2805294d97594cd}{}\label{group__UART__17XX__40XX_gae022dc3e5ad94f95d2805294d97594cd}
Ir\+DA fixed pulse width mode 

Definition at line 262 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+I\+R\+D\+A\+EN@{U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+I\+R\+D\+A\+EN}}
\index{U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+I\+R\+D\+A\+EN@{U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+I\+R\+D\+A\+EN}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+I\+R\+D\+A\+EN}{UART_ICR_IRDAEN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+I\+R\+D\+A\+EN~(1 $<$$<$ 0)}\hypertarget{group__UART__17XX__40XX_ga716e4830450b44e4f290e6c99879ba99}{}\label{group__UART__17XX__40XX_ga716e4830450b44e4f290e6c99879ba99}


Macro defines for U\+A\+RT Ir\+DA Control Register -\/ valid for 11xx, 17xx/40xx U\+A\+R\+T0/2/3, 18xx/43xx U\+A\+R\+T3 only. 

Ir\+DA mode enable 

Definition at line 260 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+I\+R\+D\+A\+I\+NV@{U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+I\+R\+D\+A\+I\+NV}}
\index{U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+I\+R\+D\+A\+I\+NV@{U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+I\+R\+D\+A\+I\+NV}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+I\+R\+D\+A\+I\+NV}{UART_ICR_IRDAINV}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+I\+R\+D\+A\+I\+NV~(1 $<$$<$ 1)}\hypertarget{group__UART__17XX__40XX_gabee5ba619dd3c8f28a7d2ec488614f06}{}\label{group__UART__17XX__40XX_gabee5ba619dd3c8f28a7d2ec488614f06}
Ir\+DA serial input inverted 

Definition at line 261 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+P\+U\+L\+S\+E\+D\+IV@{U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+P\+U\+L\+S\+E\+D\+IV}}
\index{U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+P\+U\+L\+S\+E\+D\+IV@{U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+P\+U\+L\+S\+E\+D\+IV}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+P\+U\+L\+S\+E\+D\+IV}{UART_ICR_PULSEDIV}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+P\+U\+L\+S\+E\+D\+IV(
\begin{DoxyParamCaption}
\item[{}]{n}
\end{DoxyParamCaption}
)~((n \& 0x07) $<$$<$ 3)}\hypertarget{group__UART__17XX__40XX_ga53fba58dcec65ff9cddb35c68b803a07}{}\label{group__UART__17XX__40XX_ga53fba58dcec65ff9cddb35c68b803a07}
Pulse\+Div -\/ Configures the pulse when Fix\+Pulse\+En = 1 

Definition at line 263 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+A\+B\+E\+O\+I\+NT@{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+A\+B\+E\+O\+I\+NT}}
\index{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+A\+B\+E\+O\+I\+NT@{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+A\+B\+E\+O\+I\+NT}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+A\+B\+E\+O\+I\+NT}{UART_IER_ABEOINT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+A\+B\+E\+O\+I\+NT~(1 $<$$<$ 8)}\hypertarget{group__UART__17XX__40XX_gaab2fcb3a77f3c010d56fccebf59b4cb1}{}\label{group__UART__17XX__40XX_gaab2fcb3a77f3c010d56fccebf59b4cb1}
Enables the end of auto-\/baud interrupt 

Definition at line 120 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+A\+B\+T\+O\+I\+NT@{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+A\+B\+T\+O\+I\+NT}}
\index{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+A\+B\+T\+O\+I\+NT@{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+A\+B\+T\+O\+I\+NT}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+A\+B\+T\+O\+I\+NT}{UART_IER_ABTOINT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+A\+B\+T\+O\+I\+NT~(1 $<$$<$ 9)}\hypertarget{group__UART__17XX__40XX_ga5ddbca0802fdc260ac7966455d53761b}{}\label{group__UART__17XX__40XX_ga5ddbca0802fdc260ac7966455d53761b}
Enables the auto-\/baud time-\/out interrupt 

Definition at line 121 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+B\+I\+T\+M\+A\+SK@{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+B\+I\+T\+M\+A\+SK}}
\index{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+B\+I\+T\+M\+A\+SK@{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+B\+I\+T\+M\+A\+SK}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+B\+I\+T\+M\+A\+SK}{UART_IER_BITMASK}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+B\+I\+T\+M\+A\+SK~(0x307)}\hypertarget{group__UART__17XX__40XX_ga101e57e41855d1262e9d9b747854542f}{}\label{group__UART__17XX__40XX_ga101e57e41855d1262e9d9b747854542f}
U\+A\+RT interrupt enable register bit mask -\/ valid for 13xx, 17xx/40xx U\+A\+R\+T0/2/3, 18xx/43xx U\+A\+R\+T0/2/3 only 

Definition at line 122 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+C\+T\+S\+I\+NT@{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+C\+T\+S\+I\+NT}}
\index{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+C\+T\+S\+I\+NT@{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+C\+T\+S\+I\+NT}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+C\+T\+S\+I\+NT}{UART_IER_CTSINT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+C\+T\+S\+I\+NT~(1 $<$$<$ 7)}\hypertarget{group__UART__17XX__40XX_ga1dd8f89b44fd3a2b0d22dd7c6ad4fe5f}{}\label{group__UART__17XX__40XX_ga1dd8f89b44fd3a2b0d22dd7c6ad4fe5f}
C\+TS signal transition interrupt enable -\/ valid for 17xx/40xx U\+A\+R\+T1, 18xx/43xx U\+A\+R\+T1 only 

Definition at line 119 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+M\+S\+I\+NT@{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+M\+S\+I\+NT}}
\index{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+M\+S\+I\+NT@{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+M\+S\+I\+NT}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+M\+S\+I\+NT}{UART_IER_MSINT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+M\+S\+I\+NT~(1 $<$$<$ 3)}\hypertarget{group__UART__17XX__40XX_ga149affc2ce17a660a640f26d3212a624}{}\label{group__UART__17XX__40XX_ga149affc2ce17a660a640f26d3212a624}
Modem status interrupt enable -\/ valid for 11xx, 17xx/40xx U\+A\+R\+T1, 18xx/43xx U\+A\+R\+T1 only 

Definition at line 118 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+R\+B\+R\+I\+NT@{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+R\+B\+R\+I\+NT}}
\index{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+R\+B\+R\+I\+NT@{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+R\+B\+R\+I\+NT}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+R\+B\+R\+I\+NT}{UART_IER_RBRINT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+R\+B\+R\+I\+NT~(1 $<$$<$ 0)}\hypertarget{group__UART__17XX__40XX_gafe8ecd345fb121d6b0ce19f4ce6672ba}{}\label{group__UART__17XX__40XX_gafe8ecd345fb121d6b0ce19f4ce6672ba}


Macro defines for U\+A\+RT Interrupt Enable Register. 

R\+BR Interrupt enable 

Definition at line 115 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+R\+L\+S\+I\+NT@{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+R\+L\+S\+I\+NT}}
\index{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+R\+L\+S\+I\+NT@{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+R\+L\+S\+I\+NT}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+R\+L\+S\+I\+NT}{UART_IER_RLSINT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+R\+L\+S\+I\+NT~(1 $<$$<$ 2)}\hypertarget{group__UART__17XX__40XX_ga79f6b167debe3a8e37d40e4d30f1daec}{}\label{group__UART__17XX__40XX_ga79f6b167debe3a8e37d40e4d30f1daec}
RX line status interrupt enable 

Definition at line 117 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+T\+H\+R\+E\+I\+NT@{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+T\+H\+R\+E\+I\+NT}}
\index{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+T\+H\+R\+E\+I\+NT@{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+T\+H\+R\+E\+I\+NT}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+T\+H\+R\+E\+I\+NT}{UART_IER_THREINT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+T\+H\+R\+E\+I\+NT~(1 $<$$<$ 1)}\hypertarget{group__UART__17XX__40XX_gaa0d5f875782af503852f8b8f93292673}{}\label{group__UART__17XX__40XX_gaa0d5f875782af503852f8b8f93292673}
T\+HR Interrupt enable 

Definition at line 116 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+A\+B\+E\+O\+\_\+\+I\+NT@{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+A\+B\+E\+O\+\_\+\+I\+NT}}
\index{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+A\+B\+E\+O\+\_\+\+I\+NT@{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+A\+B\+E\+O\+\_\+\+I\+NT}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+A\+B\+E\+O\+\_\+\+I\+NT}{UART_IIR_ABEO_INT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+A\+B\+E\+O\+\_\+\+I\+NT~(1 $<$$<$ 8)}\hypertarget{group__UART__17XX__40XX_ga6ce7f02b02e196d84ef8f6066dd2b9d4}{}\label{group__UART__17XX__40XX_ga6ce7f02b02e196d84ef8f6066dd2b9d4}
End of auto-\/baud interrupt 

Definition at line 131 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+A\+B\+T\+O\+\_\+\+I\+NT@{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+A\+B\+T\+O\+\_\+\+I\+NT}}
\index{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+A\+B\+T\+O\+\_\+\+I\+NT@{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+A\+B\+T\+O\+\_\+\+I\+NT}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+A\+B\+T\+O\+\_\+\+I\+NT}{UART_IIR_ABTO_INT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+A\+B\+T\+O\+\_\+\+I\+NT~(1 $<$$<$ 9)}\hypertarget{group__UART__17XX__40XX_ga29486c78b0afdb4b3943defe36d5404c}{}\label{group__UART__17XX__40XX_ga29486c78b0afdb4b3943defe36d5404c}
Auto-\/baud time-\/out interrupt 

Definition at line 132 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+B\+I\+T\+M\+A\+SK@{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+B\+I\+T\+M\+A\+SK}}
\index{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+B\+I\+T\+M\+A\+SK@{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+B\+I\+T\+M\+A\+SK}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+B\+I\+T\+M\+A\+SK}{UART_IIR_BITMASK}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+B\+I\+T\+M\+A\+SK~(0x3\+C\+F)}\hypertarget{group__UART__17XX__40XX_gad443b74131fa7b7aecf0f1c581172faa}{}\label{group__UART__17XX__40XX_gad443b74131fa7b7aecf0f1c581172faa}
U\+A\+RT interrupt identification register bit mask 

Definition at line 133 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+F\+I\+F\+O\+\_\+\+EN@{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+F\+I\+F\+O\+\_\+\+EN}}
\index{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+F\+I\+F\+O\+\_\+\+EN@{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+F\+I\+F\+O\+\_\+\+EN}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+F\+I\+F\+O\+\_\+\+EN}{UART_IIR_FIFO_EN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+F\+I\+F\+O\+\_\+\+EN~(3 $<$$<$ 6)}\hypertarget{group__UART__17XX__40XX_ga29b20e73585acb416f112502d29554d7}{}\label{group__UART__17XX__40XX_ga29b20e73585acb416f112502d29554d7}
These bits are equivalent to F\+CR\mbox{[}0\mbox{]} 

Definition at line 130 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+C\+TI@{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+C\+TI}}
\index{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+C\+TI@{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+C\+TI}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+C\+TI}{UART_IIR_INTID_CTI}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+C\+TI~(6 $<$$<$ 1)}\hypertarget{group__UART__17XX__40XX_ga965ba229214955385f11277549b7ecce}{}\label{group__UART__17XX__40XX_ga965ba229214955385f11277549b7ecce}
Interrupt identification\+: Character time-\/out indicator interrupt 

Definition at line 139 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+M\+A\+SK@{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+M\+A\+SK}}
\index{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+M\+A\+SK@{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+M\+A\+SK}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+M\+A\+SK}{UART_IIR_INTID_MASK}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+M\+A\+SK~(7 $<$$<$ 1)}\hypertarget{group__UART__17XX__40XX_ga6f78952aec5835ac753718323b681910}{}\label{group__UART__17XX__40XX_ga6f78952aec5835ac753718323b681910}
Interrupt identification\+: Interrupt ID mask 

Definition at line 136 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+M\+O\+D\+EM@{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+M\+O\+D\+EM}}
\index{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+M\+O\+D\+EM@{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+M\+O\+D\+EM}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+M\+O\+D\+EM}{UART_IIR_INTID_MODEM}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+M\+O\+D\+EM~(0 $<$$<$ 1)}\hypertarget{group__UART__17XX__40XX_gaf02dabd5f0b60345c70379ab8df3e899}{}\label{group__UART__17XX__40XX_gaf02dabd5f0b60345c70379ab8df3e899}
Interrupt identification\+: Modem interrupt 

Definition at line 141 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+R\+DA@{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+R\+DA}}
\index{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+R\+DA@{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+R\+DA}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+R\+DA}{UART_IIR_INTID_RDA}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+R\+DA~(2 $<$$<$ 1)}\hypertarget{group__UART__17XX__40XX_gac646d8f797f3e71e01f4361997fc581b}{}\label{group__UART__17XX__40XX_gac646d8f797f3e71e01f4361997fc581b}
Interrupt identification\+: Receive data available interrupt 

Definition at line 138 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+R\+LS@{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+R\+LS}}
\index{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+R\+LS@{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+R\+LS}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+R\+LS}{UART_IIR_INTID_RLS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+R\+LS~(3 $<$$<$ 1)}\hypertarget{group__UART__17XX__40XX_ga4441660d2a99f6b17a79eafbfb0424dd}{}\label{group__UART__17XX__40XX_ga4441660d2a99f6b17a79eafbfb0424dd}
Interrupt identification\+: Receive line interrupt 

Definition at line 137 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+T\+H\+RE@{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+T\+H\+RE}}
\index{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+T\+H\+RE@{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+T\+H\+RE}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+T\+H\+RE}{UART_IIR_INTID_THRE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+T\+H\+RE~(1 $<$$<$ 1)}\hypertarget{group__UART__17XX__40XX_gafb93160677afbc9c90f7a0baa917a435}{}\label{group__UART__17XX__40XX_gafb93160677afbc9c90f7a0baa917a435}
Interrupt identification\+: T\+H\+RE interrupt 

Definition at line 140 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+S\+T\+A\+T\+\_\+\+P\+E\+ND@{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+S\+T\+A\+T\+\_\+\+P\+E\+ND}}
\index{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+S\+T\+A\+T\+\_\+\+P\+E\+ND@{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+S\+T\+A\+T\+\_\+\+P\+E\+ND}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+S\+T\+A\+T\+\_\+\+P\+E\+ND}{UART_IIR_INTSTAT_PEND}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+S\+T\+A\+T\+\_\+\+P\+E\+ND~(1 $<$$<$ 0)}\hypertarget{group__UART__17XX__40XX_gab5fadcd32fca709aece83c05f8be1901}{}\label{group__UART__17XX__40XX_gab5fadcd32fca709aece83c05f8be1901}


Macro defines for U\+A\+RT Interrupt Identification Register. 

Interrupt pending status -\/ Active low 

Definition at line 129 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK@{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK}}
\index{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK@{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK}{UART_LCR_BITMASK}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK~(0x\+F\+F)}\hypertarget{group__UART__17XX__40XX_ga28e31fe85eeeb124ff6a471978155356}{}\label{group__UART__17XX__40XX_ga28e31fe85eeeb124ff6a471978155356}
U\+A\+RT line control bit mask 

Definition at line 184 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+B\+R\+E\+A\+K\+\_\+\+EN@{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+B\+R\+E\+A\+K\+\_\+\+EN}}
\index{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+B\+R\+E\+A\+K\+\_\+\+EN@{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+B\+R\+E\+A\+K\+\_\+\+EN}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+B\+R\+E\+A\+K\+\_\+\+EN}{UART_LCR_BREAK_EN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+B\+R\+E\+A\+K\+\_\+\+EN~(1 $<$$<$ 6)}\hypertarget{group__UART__17XX__40XX_ga2f83aa82aecd63cf457ea423be643d57}{}\label{group__UART__17XX__40XX_ga2f83aa82aecd63cf457ea423be643d57}
U\+A\+RT Break transmission enable 

Definition at line 182 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+D\+L\+A\+B\+\_\+\+EN@{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+D\+L\+A\+B\+\_\+\+EN}}
\index{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+D\+L\+A\+B\+\_\+\+EN@{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+D\+L\+A\+B\+\_\+\+EN}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+D\+L\+A\+B\+\_\+\+EN}{UART_LCR_DLAB_EN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+D\+L\+A\+B\+\_\+\+EN~(1 $<$$<$ 7)}\hypertarget{group__UART__17XX__40XX_gaae9c53e30321d4cac13137c66b022e9e}{}\label{group__UART__17XX__40XX_gaae9c53e30321d4cac13137c66b022e9e}
U\+A\+RT Divisor Latches Access bit enable 

Definition at line 183 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+D\+IS@{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+D\+IS}}
\index{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+D\+IS@{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+D\+IS}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+D\+IS}{UART_LCR_PARITY_DIS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+D\+IS~(0 $<$$<$ 3)}\hypertarget{group__UART__17XX__40XX_ga91bc2978f5af5ac9a1f18af284275b39}{}\label{group__UART__17XX__40XX_ga91bc2978f5af5ac9a1f18af284275b39}
U\+A\+RT Parity Disable 

Definition at line 177 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+EN@{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+EN}}
\index{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+EN@{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+EN}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+EN}{UART_LCR_PARITY_EN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+EN~(1 $<$$<$ 3)}\hypertarget{group__UART__17XX__40XX_ga4fba4b3d639bdfa713d12466d411f57c}{}\label{group__UART__17XX__40XX_ga4fba4b3d639bdfa713d12466d411f57c}
U\+A\+RT Parity Enable 

Definition at line 176 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+V\+EN@{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+V\+EN}}
\index{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+V\+EN@{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+V\+EN}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+V\+EN}{UART_LCR_PARITY_EVEN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+V\+EN~(1 $<$$<$ 4)}\hypertarget{group__UART__17XX__40XX_ga48df31af63d9e3a65b13a32880bb0b36}{}\label{group__UART__17XX__40XX_ga48df31af63d9e3a65b13a32880bb0b36}
U\+A\+RT Parity select\+: Even parity 

Definition at line 179 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+F\+\_\+0@{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+F\+\_\+0}}
\index{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+F\+\_\+0@{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+F\+\_\+0}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+F\+\_\+0}{UART_LCR_PARITY_F_0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+F\+\_\+0~(3 $<$$<$ 4)}\hypertarget{group__UART__17XX__40XX_gaa5d9db8e53dae40ddaa70204fa1b60a3}{}\label{group__UART__17XX__40XX_gaa5d9db8e53dae40ddaa70204fa1b60a3}
U\+A\+RT Parity select\+: Forced 0 stick parity 

Definition at line 181 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+F\+\_\+1@{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+F\+\_\+1}}
\index{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+F\+\_\+1@{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+F\+\_\+1}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+F\+\_\+1}{UART_LCR_PARITY_F_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+F\+\_\+1~(2 $<$$<$ 4)}\hypertarget{group__UART__17XX__40XX_ga17566959150e60563687a91817ddf844}{}\label{group__UART__17XX__40XX_ga17566959150e60563687a91817ddf844}
U\+A\+RT Parity select\+: Forced 1 stick parity 

Definition at line 180 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+O\+DD@{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+O\+DD}}
\index{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+O\+DD@{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+O\+DD}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+O\+DD}{UART_LCR_PARITY_ODD}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+O\+DD~(0 $<$$<$ 4)}\hypertarget{group__UART__17XX__40XX_ga5ef9bdb85d3f5c3823d667190b19bb40}{}\label{group__UART__17XX__40XX_ga5ef9bdb85d3f5c3823d667190b19bb40}
U\+A\+RT Parity select\+: Odd parity 

Definition at line 178 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+S\+B\+S\+\_\+1\+B\+IT@{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+S\+B\+S\+\_\+1\+B\+IT}}
\index{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+S\+B\+S\+\_\+1\+B\+IT@{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+S\+B\+S\+\_\+1\+B\+IT}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+S\+B\+S\+\_\+1\+B\+IT}{UART_LCR_SBS_1BIT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+S\+B\+S\+\_\+1\+B\+IT~(0 $<$$<$ 2)}\hypertarget{group__UART__17XX__40XX_ga70ccdedb76a079b8e7c87e5c3709469c}{}\label{group__UART__17XX__40XX_ga70ccdedb76a079b8e7c87e5c3709469c}
U\+A\+RT stop bit select\+: 1 stop bit 

Definition at line 172 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+S\+B\+S\+\_\+2\+B\+IT@{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+S\+B\+S\+\_\+2\+B\+IT}}
\index{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+S\+B\+S\+\_\+2\+B\+IT@{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+S\+B\+S\+\_\+2\+B\+IT}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+S\+B\+S\+\_\+2\+B\+IT}{UART_LCR_SBS_2BIT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+S\+B\+S\+\_\+2\+B\+IT~(1 $<$$<$ 2)}\hypertarget{group__UART__17XX__40XX_ga6d36ad770b49b2354ed5cefbc066b7e2}{}\label{group__UART__17XX__40XX_ga6d36ad770b49b2354ed5cefbc066b7e2}
U\+A\+RT stop bit select\+: 2 stop bits (in 5 bit data mode, 1.\+5 stop bits) 

Definition at line 173 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+S\+B\+S\+\_\+\+M\+A\+SK@{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+S\+B\+S\+\_\+\+M\+A\+SK}}
\index{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+S\+B\+S\+\_\+\+M\+A\+SK@{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+S\+B\+S\+\_\+\+M\+A\+SK}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+S\+B\+S\+\_\+\+M\+A\+SK}{UART_LCR_SBS_MASK}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+S\+B\+S\+\_\+\+M\+A\+SK~(1 $<$$<$ 2)}\hypertarget{group__UART__17XX__40XX_ga99a703d7a010edb3c940b54537ccdb08}{}\label{group__UART__17XX__40XX_ga99a703d7a010edb3c940b54537ccdb08}
U\+A\+RT stop bit select\+: bit mask 

Definition at line 171 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N5@{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N5}}
\index{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N5@{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N5}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N5}{UART_LCR_WLEN5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N5~(0 $<$$<$ 0)}\hypertarget{group__UART__17XX__40XX_ga2c64fd92092b8ac1e64b6b1204927682}{}\label{group__UART__17XX__40XX_ga2c64fd92092b8ac1e64b6b1204927682}
U\+A\+RT word length select\+: 5 bit data mode 

Definition at line 165 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N6@{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N6}}
\index{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N6@{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N6}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N6}{UART_LCR_WLEN6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N6~(1 $<$$<$ 0)}\hypertarget{group__UART__17XX__40XX_ga916fcefe6db8651be1cb1c066726381d}{}\label{group__UART__17XX__40XX_ga916fcefe6db8651be1cb1c066726381d}
U\+A\+RT word length select\+: 6 bit data mode 

Definition at line 166 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N7@{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N7}}
\index{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N7@{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N7}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N7}{UART_LCR_WLEN7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N7~(2 $<$$<$ 0)}\hypertarget{group__UART__17XX__40XX_ga7746eb5a2aac4b9f86e97ee82e5e2a10}{}\label{group__UART__17XX__40XX_ga7746eb5a2aac4b9f86e97ee82e5e2a10}
U\+A\+RT word length select\+: 7 bit data mode 

Definition at line 167 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N8@{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N8}}
\index{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N8@{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N8}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N8}{UART_LCR_WLEN8}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N8~(3 $<$$<$ 0)}\hypertarget{group__UART__17XX__40XX_ga71ecde192fb0c9facb9ef9c6b77cc687}{}\label{group__UART__17XX__40XX_ga71ecde192fb0c9facb9ef9c6b77cc687}
U\+A\+RT word length select\+: 8 bit data mode 

Definition at line 168 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N\+\_\+\+M\+A\+SK@{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N\+\_\+\+M\+A\+SK}}
\index{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N\+\_\+\+M\+A\+SK@{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N\+\_\+\+M\+A\+SK}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N\+\_\+\+M\+A\+SK}{UART_LCR_WLEN_MASK}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N\+\_\+\+M\+A\+SK~(3 $<$$<$ 0)}\hypertarget{group__UART__17XX__40XX_ga0d00b51fd6ca0b80b89af4044d94bbc0}{}\label{group__UART__17XX__40XX_ga0d00b51fd6ca0b80b89af4044d94bbc0}


Macro defines for U\+A\+RT Line Control Register. 

U\+A\+RT word length select bit mask 

Definition at line 164 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+L\+O\+A\+D\+\_\+\+D\+LL@{U\+A\+R\+T\+\_\+\+L\+O\+A\+D\+\_\+\+D\+LL}}
\index{U\+A\+R\+T\+\_\+\+L\+O\+A\+D\+\_\+\+D\+LL@{U\+A\+R\+T\+\_\+\+L\+O\+A\+D\+\_\+\+D\+LL}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+L\+O\+A\+D\+\_\+\+D\+LL}{UART_LOAD_DLL}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+L\+O\+A\+D\+\_\+\+D\+LL(
\begin{DoxyParamCaption}
\item[{}]{div}
\end{DoxyParamCaption}
)~((div) \& 0x\+F\+F)}\hypertarget{group__UART__17XX__40XX_ga55a89461d99a43769772276e51a6710a}{}\label{group__UART__17XX__40XX_ga55a89461d99a43769772276e51a6710a}


Macro defines for U\+A\+RT Divisor Latch L\+SB register. 

Macro for loading L\+SB of divisor 

Definition at line 103 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+L\+O\+A\+D\+\_\+\+D\+LM@{U\+A\+R\+T\+\_\+\+L\+O\+A\+D\+\_\+\+D\+LM}}
\index{U\+A\+R\+T\+\_\+\+L\+O\+A\+D\+\_\+\+D\+LM@{U\+A\+R\+T\+\_\+\+L\+O\+A\+D\+\_\+\+D\+LM}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+L\+O\+A\+D\+\_\+\+D\+LM}{UART_LOAD_DLM}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+L\+O\+A\+D\+\_\+\+D\+LM(
\begin{DoxyParamCaption}
\item[{}]{div}
\end{DoxyParamCaption}
)~(((div) $>$$>$ 8) \& 0x\+F\+F)}\hypertarget{group__UART__17XX__40XX_gac53f4cc36f13edd3fdf7fd9bab1360e2}{}\label{group__UART__17XX__40XX_gac53f4cc36f13edd3fdf7fd9bab1360e2}


Macro defines for U\+A\+RT Divisor Latch M\+SB register. 

Macro for loading M\+SB of divisors 

Definition at line 109 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+BI@{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+BI}}
\index{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+BI@{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+BI}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+BI}{UART_LSR_BI}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+BI~(1 $<$$<$ 4)}\hypertarget{group__UART__17XX__40XX_gaaca4bb43e62c7085534b67576e1ddbeb}{}\label{group__UART__17XX__40XX_gaaca4bb43e62c7085534b67576e1ddbeb}
Line status\+: Break interrupt 

Definition at line 203 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+B\+I\+T\+M\+A\+SK@{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+B\+I\+T\+M\+A\+SK}}
\index{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+B\+I\+T\+M\+A\+SK@{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+B\+I\+T\+M\+A\+SK}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+B\+I\+T\+M\+A\+SK}{UART_LSR_BITMASK}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+B\+I\+T\+M\+A\+SK~(0x\+F\+F)}\hypertarget{group__UART__17XX__40XX_ga3643d58e12f1d3bf342d140a5e3cb1ae}{}\label{group__UART__17XX__40XX_ga3643d58e12f1d3bf342d140a5e3cb1ae}
U\+A\+RT Line status bit mask 

Definition at line 208 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+FE@{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+FE}}
\index{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+FE@{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+FE}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+FE}{UART_LSR_FE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+FE~(1 $<$$<$ 3)}\hypertarget{group__UART__17XX__40XX_ga18b1661d7c37ab40c9310311dd4f647d}{}\label{group__UART__17XX__40XX_ga18b1661d7c37ab40c9310311dd4f647d}
Line status\+: Framing error 

Definition at line 202 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+OE@{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+OE}}
\index{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+OE@{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+OE}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+OE}{UART_LSR_OE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+OE~(1 $<$$<$ 1)}\hypertarget{group__UART__17XX__40XX_ga85c4312a700f6033bf0a075ae41de57c}{}\label{group__UART__17XX__40XX_ga85c4312a700f6033bf0a075ae41de57c}
Line status\+: Overrun error 

Definition at line 200 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+PE@{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+PE}}
\index{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+PE@{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+PE}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+PE}{UART_LSR_PE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+PE~(1 $<$$<$ 2)}\hypertarget{group__UART__17XX__40XX_ga3ae0ee26be22b855aa08d68a2801d3d2}{}\label{group__UART__17XX__40XX_ga3ae0ee26be22b855aa08d68a2801d3d2}
Line status\+: Parity error 

Definition at line 201 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+R\+DR@{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+R\+DR}}
\index{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+R\+DR@{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+R\+DR}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+R\+DR}{UART_LSR_RDR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+R\+DR~(1 $<$$<$ 0)}\hypertarget{group__UART__17XX__40XX_ga3d83de31d722cd373ee69a2a38aaed43}{}\label{group__UART__17XX__40XX_ga3d83de31d722cd373ee69a2a38aaed43}


Macro defines for U\+A\+RT Line Status Register. 

Line status\+: Receive data ready 

Definition at line 199 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+R\+X\+FE@{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+R\+X\+FE}}
\index{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+R\+X\+FE@{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+R\+X\+FE}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+R\+X\+FE}{UART_LSR_RXFE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+R\+X\+FE~(1 $<$$<$ 7)}\hypertarget{group__UART__17XX__40XX_ga5972ac77db6249142b482356427dcf7c}{}\label{group__UART__17XX__40XX_ga5972ac77db6249142b482356427dcf7c}
Line status\+: Error in RX F\+I\+FO 

Definition at line 206 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+T\+E\+MT@{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+T\+E\+MT}}
\index{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+T\+E\+MT@{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+T\+E\+MT}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+T\+E\+MT}{UART_LSR_TEMT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+T\+E\+MT~(1 $<$$<$ 6)}\hypertarget{group__UART__17XX__40XX_gadb3f8bb82f0a253700fdb88d8c609710}{}\label{group__UART__17XX__40XX_gadb3f8bb82f0a253700fdb88d8c609710}
Line status\+: Transmitter empty 

Definition at line 205 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+T\+H\+RE@{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+T\+H\+RE}}
\index{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+T\+H\+RE@{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+T\+H\+RE}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+T\+H\+RE}{UART_LSR_THRE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+T\+H\+RE~(1 $<$$<$ 5)}\hypertarget{group__UART__17XX__40XX_gae05118527ef8873b9d7b1b0be0153019}{}\label{group__UART__17XX__40XX_gae05118527ef8873b9d7b1b0be0153019}
Line status\+: Transmit holding register empty 

Definition at line 204 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+T\+X\+FE@{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+T\+X\+FE}}
\index{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+T\+X\+FE@{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+T\+X\+FE}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+T\+X\+FE}{UART_LSR_TXFE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+T\+X\+FE~(1 $<$$<$ 8)}\hypertarget{group__UART__17XX__40XX_ga1abf066d0f8b3400880a1909373cf699}{}\label{group__UART__17XX__40XX_ga1abf066d0f8b3400880a1909373cf699}
Line status\+: Error in RX F\+I\+FO 

Definition at line 207 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+A\+U\+T\+O\+\_\+\+C\+T\+S\+\_\+\+EN@{U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+A\+U\+T\+O\+\_\+\+C\+T\+S\+\_\+\+EN}}
\index{U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+A\+U\+T\+O\+\_\+\+C\+T\+S\+\_\+\+EN@{U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+A\+U\+T\+O\+\_\+\+C\+T\+S\+\_\+\+EN}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+A\+U\+T\+O\+\_\+\+C\+T\+S\+\_\+\+EN}{UART_MCR_AUTO_CTS_EN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+A\+U\+T\+O\+\_\+\+C\+T\+S\+\_\+\+EN~(1 $<$$<$ 7)}\hypertarget{group__UART__17XX__40XX_ga7769292aa692cb12dce90893fc992d2f}{}\label{group__UART__17XX__40XX_ga7769292aa692cb12dce90893fc992d2f}
Enable Auto C\+TS flow-\/control 

Definition at line 193 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+A\+U\+T\+O\+\_\+\+R\+T\+S\+\_\+\+EN@{U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+A\+U\+T\+O\+\_\+\+R\+T\+S\+\_\+\+EN}}
\index{U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+A\+U\+T\+O\+\_\+\+R\+T\+S\+\_\+\+EN@{U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+A\+U\+T\+O\+\_\+\+R\+T\+S\+\_\+\+EN}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+A\+U\+T\+O\+\_\+\+R\+T\+S\+\_\+\+EN}{UART_MCR_AUTO_RTS_EN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+A\+U\+T\+O\+\_\+\+R\+T\+S\+\_\+\+EN~(1 $<$$<$ 6)}\hypertarget{group__UART__17XX__40XX_gae26cd92b527d6d6ec9f7fd98aeefd94a}{}\label{group__UART__17XX__40XX_gae26cd92b527d6d6ec9f7fd98aeefd94a}
Enable Auto R\+TS flow-\/control 

Definition at line 192 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK@{U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK}}
\index{U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK@{U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK}{UART_MCR_BITMASK}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK~(0x\+D3)}\hypertarget{group__UART__17XX__40XX_ga0cc006116ea98bd8b00e948073b8d749}{}\label{group__UART__17XX__40XX_ga0cc006116ea98bd8b00e948073b8d749}
U\+A\+RT bit mask value 

Definition at line 194 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+D\+T\+R\+\_\+\+C\+T\+RL@{U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+D\+T\+R\+\_\+\+C\+T\+RL}}
\index{U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+D\+T\+R\+\_\+\+C\+T\+RL@{U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+D\+T\+R\+\_\+\+C\+T\+RL}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+D\+T\+R\+\_\+\+C\+T\+RL}{UART_MCR_DTR_CTRL}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+D\+T\+R\+\_\+\+C\+T\+RL~(1 $<$$<$ 0)}\hypertarget{group__UART__17XX__40XX_ga9fdc7f45b2fb3679b64164b34afb9350}{}\label{group__UART__17XX__40XX_ga9fdc7f45b2fb3679b64164b34afb9350}


Macro defines for U\+A\+RT Modem Control Register. 

Source for modem output pin D\+TR 

Definition at line 189 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+L\+O\+O\+P\+B\+\_\+\+EN@{U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+L\+O\+O\+P\+B\+\_\+\+EN}}
\index{U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+L\+O\+O\+P\+B\+\_\+\+EN@{U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+L\+O\+O\+P\+B\+\_\+\+EN}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+L\+O\+O\+P\+B\+\_\+\+EN}{UART_MCR_LOOPB_EN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+L\+O\+O\+P\+B\+\_\+\+EN~(1 $<$$<$ 4)}\hypertarget{group__UART__17XX__40XX_ga879d10e97b9b5e01f2b25037aa3d3c96}{}\label{group__UART__17XX__40XX_ga879d10e97b9b5e01f2b25037aa3d3c96}
Loop back mode select 

Definition at line 191 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+R\+T\+S\+\_\+\+C\+T\+RL@{U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+R\+T\+S\+\_\+\+C\+T\+RL}}
\index{U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+R\+T\+S\+\_\+\+C\+T\+RL@{U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+R\+T\+S\+\_\+\+C\+T\+RL}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+R\+T\+S\+\_\+\+C\+T\+RL}{UART_MCR_RTS_CTRL}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+R\+T\+S\+\_\+\+C\+T\+RL~(1 $<$$<$ 1)}\hypertarget{group__UART__17XX__40XX_gabf6b55840dea19f6dbc8c8c7077796b3}{}\label{group__UART__17XX__40XX_gabf6b55840dea19f6dbc8c8c7077796b3}
Source for modem output pin R\+TS 

Definition at line 190 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+B\+I\+T\+M\+A\+SK@{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+B\+I\+T\+M\+A\+SK}}
\index{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+B\+I\+T\+M\+A\+SK@{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+B\+I\+T\+M\+A\+SK}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+B\+I\+T\+M\+A\+SK}{UART_MSR_BITMASK}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+B\+I\+T\+M\+A\+SK~(0x\+F\+F)}\hypertarget{group__UART__17XX__40XX_ga79745d229ade663104e0a00c7597aa45}{}\label{group__UART__17XX__40XX_ga79745d229ade663104e0a00c7597aa45}
Modem status\+: M\+SR register bit-\/mask value 

Definition at line 222 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+C\+TS@{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+C\+TS}}
\index{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+C\+TS@{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+C\+TS}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+C\+TS}{UART_MSR_CTS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+C\+TS~(1 $<$$<$ 4)}\hypertarget{group__UART__17XX__40XX_ga2cd867126cafb765b3d690e10f79b4c0}{}\label{group__UART__17XX__40XX_ga2cd867126cafb765b3d690e10f79b4c0}
Modem status\+: Clear To Send State 

Definition at line 218 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+CD@{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+CD}}
\index{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+CD@{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+CD}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+CD}{UART_MSR_DCD}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+CD~(1 $<$$<$ 7)}\hypertarget{group__UART__17XX__40XX_ga9a85f5379c5d15ebc486c4b174196afb}{}\label{group__UART__17XX__40XX_ga9a85f5379c5d15ebc486c4b174196afb}
Modem status\+: Data Carrier Detect State 

Definition at line 221 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+E\+L\+T\+A\+\_\+\+C\+TS@{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+E\+L\+T\+A\+\_\+\+C\+TS}}
\index{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+E\+L\+T\+A\+\_\+\+C\+TS@{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+E\+L\+T\+A\+\_\+\+C\+TS}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+E\+L\+T\+A\+\_\+\+C\+TS}{UART_MSR_DELTA_CTS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+E\+L\+T\+A\+\_\+\+C\+TS~(1 $<$$<$ 0)}\hypertarget{group__UART__17XX__40XX_gad236b1cf377bf1b4600820b8a37c66ca}{}\label{group__UART__17XX__40XX_gad236b1cf377bf1b4600820b8a37c66ca}


Macro defines for U\+A\+RT Modem Status Register. 

Modem status\+: State change of input C\+TS 

Definition at line 214 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+E\+L\+T\+A\+\_\+\+D\+CD@{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+E\+L\+T\+A\+\_\+\+D\+CD}}
\index{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+E\+L\+T\+A\+\_\+\+D\+CD@{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+E\+L\+T\+A\+\_\+\+D\+CD}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+E\+L\+T\+A\+\_\+\+D\+CD}{UART_MSR_DELTA_DCD}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+E\+L\+T\+A\+\_\+\+D\+CD~(1 $<$$<$ 3)}\hypertarget{group__UART__17XX__40XX_ga0b880ad272a1356b38bb5ff30d972378}{}\label{group__UART__17XX__40XX_ga0b880ad272a1356b38bb5ff30d972378}
Modem status\+: State change of input D\+CD 

Definition at line 217 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+E\+L\+T\+A\+\_\+\+D\+SR@{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+E\+L\+T\+A\+\_\+\+D\+SR}}
\index{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+E\+L\+T\+A\+\_\+\+D\+SR@{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+E\+L\+T\+A\+\_\+\+D\+SR}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+E\+L\+T\+A\+\_\+\+D\+SR}{UART_MSR_DELTA_DSR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+E\+L\+T\+A\+\_\+\+D\+SR~(1 $<$$<$ 1)}\hypertarget{group__UART__17XX__40XX_ga2b5cee7872a43558a4c2631459198f9b}{}\label{group__UART__17XX__40XX_ga2b5cee7872a43558a4c2631459198f9b}
Modem status\+: State change of input D\+SR 

Definition at line 215 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+SR@{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+SR}}
\index{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+SR@{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+SR}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+SR}{UART_MSR_DSR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+SR~(1 $<$$<$ 5)}\hypertarget{group__UART__17XX__40XX_gae4270c77bd681dee743930df8841765e}{}\label{group__UART__17XX__40XX_gae4270c77bd681dee743930df8841765e}
Modem status\+: Data Set Ready State 

Definition at line 219 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+L\+O2\+H\+I\+\_\+\+RI@{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+L\+O2\+H\+I\+\_\+\+RI}}
\index{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+L\+O2\+H\+I\+\_\+\+RI@{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+L\+O2\+H\+I\+\_\+\+RI}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+L\+O2\+H\+I\+\_\+\+RI}{UART_MSR_LO2HI_RI}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+L\+O2\+H\+I\+\_\+\+RI~(1 $<$$<$ 2)}\hypertarget{group__UART__17XX__40XX_ga5b2defd6ffec805753fbf799838984ed}{}\label{group__UART__17XX__40XX_ga5b2defd6ffec805753fbf799838984ed}
Modem status\+: Low to high transition of input RI 

Definition at line 216 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+RI@{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+RI}}
\index{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+RI@{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+RI}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+RI}{UART_MSR_RI}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+RI~(1 $<$$<$ 6)}\hypertarget{group__UART__17XX__40XX_ga1f4efd8727007b41de36b8b6ab9d4f6b}{}\label{group__UART__17XX__40XX_ga1f4efd8727007b41de36b8b6ab9d4f6b}
Modem status\+: Ring Indicator State 

Definition at line 220 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+R\+B\+R\+\_\+\+M\+A\+S\+K\+B\+IT@{U\+A\+R\+T\+\_\+\+R\+B\+R\+\_\+\+M\+A\+S\+K\+B\+IT}}
\index{U\+A\+R\+T\+\_\+\+R\+B\+R\+\_\+\+M\+A\+S\+K\+B\+IT@{U\+A\+R\+T\+\_\+\+R\+B\+R\+\_\+\+M\+A\+S\+K\+B\+IT}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+R\+B\+R\+\_\+\+M\+A\+S\+K\+B\+IT}{UART_RBR_MASKBIT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+R\+B\+R\+\_\+\+M\+A\+S\+K\+B\+IT~(0x\+F\+F)}\hypertarget{group__UART__17XX__40XX_ga06774e65c2ca095c4373122ed9a390b8}{}\label{group__UART__17XX__40XX_ga06774e65c2ca095c4373122ed9a390b8}


Macro defines for U\+A\+RT Receive Buffer register. 

U\+A\+RT Received Buffer mask bit (8 bits) 

Definition at line 98 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+A\+A\+D\+EN@{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+A\+A\+D\+EN}}
\index{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+A\+A\+D\+EN@{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+A\+A\+D\+EN}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+A\+A\+D\+EN}{UART_RS485CTRL_AADEN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+A\+A\+D\+EN~(1 $<$$<$ 2)}\hypertarget{group__UART__17XX__40XX_ga1e4adf900200efcdfaab657b180b30d1}{}\label{group__UART__17XX__40XX_ga1e4adf900200efcdfaab657b180b30d1}
Auto Address Detect (A\+AD) is enabled 

Definition at line 245 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+B\+I\+T\+M\+A\+SK@{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+B\+I\+T\+M\+A\+SK}}
\index{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+B\+I\+T\+M\+A\+SK@{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+B\+I\+T\+M\+A\+SK}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+B\+I\+T\+M\+A\+SK}{UART_RS485CTRL_BITMASK}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+B\+I\+T\+M\+A\+SK~(0x3\+F)}\hypertarget{group__UART__17XX__40XX_ga4ab3c90d083989134e4881e0b82e7364}{}\label{group__UART__17XX__40XX_ga4ab3c90d083989134e4881e0b82e7364}
R\+S485 control bit-\/mask value 

Definition at line 255 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+D\+C\+T\+R\+L\+\_\+\+EN@{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+D\+C\+T\+R\+L\+\_\+\+EN}}
\index{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+D\+C\+T\+R\+L\+\_\+\+EN@{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+D\+C\+T\+R\+L\+\_\+\+EN}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+D\+C\+T\+R\+L\+\_\+\+EN}{UART_RS485CTRL_DCTRL_EN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+D\+C\+T\+R\+L\+\_\+\+EN~(1 $<$$<$ 4)}\hypertarget{group__UART__17XX__40XX_gaa00bb66207fce982ed0dbd6325d8fb66}{}\label{group__UART__17XX__40XX_gaa00bb66207fce982ed0dbd6325d8fb66}
Enable Auto Direction Control 

Definition at line 249 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+N\+M\+M\+\_\+\+EN@{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+N\+M\+M\+\_\+\+EN}}
\index{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+N\+M\+M\+\_\+\+EN@{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+N\+M\+M\+\_\+\+EN}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+N\+M\+M\+\_\+\+EN}{UART_RS485CTRL_NMM_EN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+N\+M\+M\+\_\+\+EN~(1 $<$$<$ 0)}\hypertarget{group__UART__17XX__40XX_ga0b5e5ccc3ad07acad2bfa3f0846cbfd0}{}\label{group__UART__17XX__40XX_ga0b5e5ccc3ad07acad2bfa3f0846cbfd0}


Macro defines for U\+A\+RT R\+S485 Control register. 

R\+S-\/485/\+E\+I\+A-\/485 Normal Multi-\/drop Mode (N\+MM) is disabled 

Definition at line 243 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+O\+I\+N\+V\+\_\+1@{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+O\+I\+N\+V\+\_\+1}}
\index{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+O\+I\+N\+V\+\_\+1@{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+O\+I\+N\+V\+\_\+1}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+O\+I\+N\+V\+\_\+1}{UART_RS485CTRL_OINV_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+O\+I\+N\+V\+\_\+1~(1 $<$$<$ 5)}\hypertarget{group__UART__17XX__40XX_gaadf3ec8419a76ba6c3ccd2a4eb9b233b}{}\label{group__UART__17XX__40XX_gaadf3ec8419a76ba6c3ccd2a4eb9b233b}
This bit reverses the polarity of the direction control signal on the R\+TS (or D\+TR) pin. The direction control pin will be driven to logic \char`\"{}1\char`\"{} when the transmitter has data to be sent 

Definition at line 250 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+R\+X\+\_\+\+D\+IS@{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+R\+X\+\_\+\+D\+IS}}
\index{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+R\+X\+\_\+\+D\+IS@{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+R\+X\+\_\+\+D\+IS}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+R\+X\+\_\+\+D\+IS}{UART_RS485CTRL_RX_DIS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+R\+X\+\_\+\+D\+IS~(1 $<$$<$ 1)}\hypertarget{group__UART__17XX__40XX_gacdaee14296a914ca14d877069414f88f}{}\label{group__UART__17XX__40XX_gacdaee14296a914ca14d877069414f88f}
The receiver is disabled 

Definition at line 244 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+S\+E\+L\+\_\+\+D\+TR@{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+S\+E\+L\+\_\+\+D\+TR}}
\index{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+S\+E\+L\+\_\+\+D\+TR@{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+S\+E\+L\+\_\+\+D\+TR}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+S\+E\+L\+\_\+\+D\+TR}{UART_RS485CTRL_SEL_DTR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+S\+E\+L\+\_\+\+D\+TR~(1 $<$$<$ 3)}\hypertarget{group__UART__17XX__40XX_ga0632053088b7e65c6000274a90a76091}{}\label{group__UART__17XX__40XX_ga0632053088b7e65c6000274a90a76091}
If direction control is enabled (bit D\+C\+T\+RL = 1), pin D\+TR is used for direction control 

Definition at line 246 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+G\+U\+A\+R\+D\+T\+I\+ME@{U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+G\+U\+A\+R\+D\+T\+I\+ME}}
\index{U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+G\+U\+A\+R\+D\+T\+I\+ME@{U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+G\+U\+A\+R\+D\+T\+I\+ME}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+G\+U\+A\+R\+D\+T\+I\+ME}{UART_SCICTRL_GUARDTIME}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+G\+U\+A\+R\+D\+T\+I\+ME(
\begin{DoxyParamCaption}
\item[{}]{n}
\end{DoxyParamCaption}
)~((n \& 0x\+F\+F) $<$$<$ 8)}\hypertarget{group__UART__17XX__40XX_gac74665d22f8c0c1b18f46a65bbe5031a}{}\label{group__UART__17XX__40XX_gac74665d22f8c0c1b18f46a65bbe5031a}
Extra guard time 

Definition at line 278 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+N\+A\+C\+K\+D\+IS@{U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+N\+A\+C\+K\+D\+IS}}
\index{U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+N\+A\+C\+K\+D\+IS@{U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+N\+A\+C\+K\+D\+IS}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+N\+A\+C\+K\+D\+IS}{UART_SCICTRL_NACKDIS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+N\+A\+C\+K\+D\+IS~(1 $<$$<$ 1)}\hypertarget{group__UART__17XX__40XX_ga49ad93a6f4c7175b6111716e329bfb36}{}\label{group__UART__17XX__40XX_ga49ad93a6f4c7175b6111716e329bfb36}
N\+A\+CK response is inhibited 

Definition at line 275 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+P\+R\+O\+T\+S\+E\+L\+\_\+\+T1@{U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+P\+R\+O\+T\+S\+E\+L\+\_\+\+T1}}
\index{U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+P\+R\+O\+T\+S\+E\+L\+\_\+\+T1@{U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+P\+R\+O\+T\+S\+E\+L\+\_\+\+T1}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+P\+R\+O\+T\+S\+E\+L\+\_\+\+T1}{UART_SCICTRL_PROTSEL_T1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+P\+R\+O\+T\+S\+E\+L\+\_\+\+T1~(1 $<$$<$ 2)}\hypertarget{group__UART__17XX__40XX_ga48e869912cabe85bef5d11cda3b773f4}{}\label{group__UART__17XX__40XX_ga48e869912cabe85bef5d11cda3b773f4}
I\+S\+O7816-\/3 protocol T1 is selected 

Definition at line 276 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+S\+C\+I\+EN@{U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+S\+C\+I\+EN}}
\index{U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+S\+C\+I\+EN@{U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+S\+C\+I\+EN}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+S\+C\+I\+EN}{UART_SCICTRL_SCIEN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+S\+C\+I\+EN~(1 $<$$<$ 0)}\hypertarget{group__UART__17XX__40XX_gac14d3bf09ef0b0956626afe3e0fcf83a}{}\label{group__UART__17XX__40XX_gac14d3bf09ef0b0956626afe3e0fcf83a}


Macro defines for U\+A\+RT Smart card interface Control Register -\/ valid for 11xx, 18xx/43xx U\+A\+R\+T0/2/3 only. 

enable asynchronous half-\/duplex smart card interface 

Definition at line 274 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+T\+X\+R\+E\+T\+RY@{U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+T\+X\+R\+E\+T\+RY}}
\index{U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+T\+X\+R\+E\+T\+RY@{U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+T\+X\+R\+E\+T\+RY}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+T\+X\+R\+E\+T\+RY}{UART_SCICTRL_TXRETRY}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+T\+X\+R\+E\+T\+RY(
\begin{DoxyParamCaption}
\item[{}]{n}
\end{DoxyParamCaption}
)~((n \& 0x07) $<$$<$ 5)}\hypertarget{group__UART__17XX__40XX_gaf805070e349fcec06c6dc9605bbb3c65}{}\label{group__UART__17XX__40XX_gaf805070e349fcec06c6dc9605bbb3c65}
number of retransmission 

Definition at line 277 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+C\+C\+C\+LR@{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+C\+C\+C\+LR}}
\index{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+C\+C\+C\+LR@{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+C\+C\+C\+LR}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+C\+C\+C\+LR}{UART_SYNCCTRL_CCCLR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+C\+C\+C\+LR~(1 $<$$<$ 6)}\hypertarget{group__UART__17XX__40XX_gaedc6fb3d7ba9d561d91f3fdcddcaccce}{}\label{group__UART__17XX__40XX_gaedc6fb3d7ba9d561d91f3fdcddcaccce}
stop continuous clock 

Definition at line 302 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+C\+S\+C\+EN@{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+C\+S\+C\+EN}}
\index{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+C\+S\+C\+EN@{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+C\+S\+C\+EN}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+C\+S\+C\+EN}{UART_SYNCCTRL_CSCEN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+C\+S\+C\+EN~(1 $<$$<$ 4)}\hypertarget{group__UART__17XX__40XX_ga17ff94fa4369905ab4a5f3bf28f44ced}{}\label{group__UART__17XX__40XX_ga17ff94fa4369905ab4a5f3bf28f44ced}
Continuous running clock enable (master mode only) 

Definition at line 300 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+C\+S\+R\+C\+\_\+\+M\+A\+S\+T\+ER@{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+C\+S\+R\+C\+\_\+\+M\+A\+S\+T\+ER}}
\index{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+C\+S\+R\+C\+\_\+\+M\+A\+S\+T\+ER@{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+C\+S\+R\+C\+\_\+\+M\+A\+S\+T\+ER}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+C\+S\+R\+C\+\_\+\+M\+A\+S\+T\+ER}{UART_SYNCCTRL_CSRC_MASTER}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+C\+S\+R\+C\+\_\+\+M\+A\+S\+T\+ER~(1 $<$$<$ 1)}\hypertarget{group__UART__17XX__40XX_ga4776a7aa288f3c34e56db78cfb7032eb}{}\label{group__UART__17XX__40XX_ga4776a7aa288f3c34e56db78cfb7032eb}
synchronous master mode 

Definition at line 297 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+F\+ES@{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+F\+ES}}
\index{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+F\+ES@{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+F\+ES}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+F\+ES}{UART_SYNCCTRL_FES}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+F\+ES~(1 $<$$<$ 2)}\hypertarget{group__UART__17XX__40XX_ga5263f24b5804673c99e8c6f09c95aed4}{}\label{group__UART__17XX__40XX_ga5263f24b5804673c99e8c6f09c95aed4}
sample on falling edge 

Definition at line 298 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+S\+T\+A\+R\+T\+S\+T\+O\+P\+D\+I\+S\+A\+B\+LE@{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+S\+T\+A\+R\+T\+S\+T\+O\+P\+D\+I\+S\+A\+B\+LE}}
\index{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+S\+T\+A\+R\+T\+S\+T\+O\+P\+D\+I\+S\+A\+B\+LE@{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+S\+T\+A\+R\+T\+S\+T\+O\+P\+D\+I\+S\+A\+B\+LE}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+S\+T\+A\+R\+T\+S\+T\+O\+P\+D\+I\+S\+A\+B\+LE}{UART_SYNCCTRL_STARTSTOPDISABLE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+S\+T\+A\+R\+T\+S\+T\+O\+P\+D\+I\+S\+A\+B\+LE~(1 $<$$<$ 5)}\hypertarget{group__UART__17XX__40XX_ga5ebb09ebb7c6794ae8b2d1cd2c5fb193}{}\label{group__UART__17XX__40XX_ga5ebb09ebb7c6794ae8b2d1cd2c5fb193}
Do not send start/stop bit 

Definition at line 301 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+S\+Y\+NC@{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+S\+Y\+NC}}
\index{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+S\+Y\+NC@{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+S\+Y\+NC}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+S\+Y\+NC}{UART_SYNCCTRL_SYNC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+S\+Y\+NC~(1 $<$$<$ 0)}\hypertarget{group__UART__17XX__40XX_ga03c124f3fc8b888e5ee5a3fc7660bb7d}{}\label{group__UART__17XX__40XX_ga03c124f3fc8b888e5ee5a3fc7660bb7d}


Macro defines for U\+A\+RT Synchronous Control Register -\/ 11xx, 18xx/43xx U\+A\+R\+T0/2/3 only. 

enable synchronous mode 

Definition at line 296 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+T\+S\+B\+Y\+P\+A\+SS@{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+T\+S\+B\+Y\+P\+A\+SS}}
\index{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+T\+S\+B\+Y\+P\+A\+SS@{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+T\+S\+B\+Y\+P\+A\+SS}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+T\+S\+B\+Y\+P\+A\+SS}{UART_SYNCCTRL_TSBYPASS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+T\+S\+B\+Y\+P\+A\+SS~(1 $<$$<$ 3)}\hypertarget{group__UART__17XX__40XX_gaea12c85ea0d6a9fa91242904c707a285}{}\label{group__UART__17XX__40XX_gaea12c85ea0d6a9fa91242904c707a285}
to be defined 

Definition at line 299 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+T\+E\+R1\+\_\+\+T\+X\+EN@{U\+A\+R\+T\+\_\+\+T\+E\+R1\+\_\+\+T\+X\+EN}}
\index{U\+A\+R\+T\+\_\+\+T\+E\+R1\+\_\+\+T\+X\+EN@{U\+A\+R\+T\+\_\+\+T\+E\+R1\+\_\+\+T\+X\+EN}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+T\+E\+R1\+\_\+\+T\+X\+EN}{UART_TER1_TXEN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+T\+E\+R1\+\_\+\+T\+X\+EN~(1 $<$$<$ 7)}\hypertarget{group__UART__17XX__40XX_ga78f0ee43aa0e7c030a3cfa1dca5ff072}{}\label{group__UART__17XX__40XX_ga78f0ee43aa0e7c030a3cfa1dca5ff072}


Macro defines for U\+A\+RT Tx Enable Register. 

Transmit enable bit -\/ valid for 11xx, 13xx, 17xx/40xx only 

Definition at line 290 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+T\+E\+R2\+\_\+\+T\+X\+EN@{U\+A\+R\+T\+\_\+\+T\+E\+R2\+\_\+\+T\+X\+EN}}
\index{U\+A\+R\+T\+\_\+\+T\+E\+R2\+\_\+\+T\+X\+EN@{U\+A\+R\+T\+\_\+\+T\+E\+R2\+\_\+\+T\+X\+EN}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+T\+E\+R2\+\_\+\+T\+X\+EN}{UART_TER2_TXEN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+T\+E\+R2\+\_\+\+T\+X\+EN~(1 $<$$<$ 0)}\hypertarget{group__UART__17XX__40XX_gac9ec0de9b40d5d9dd9fed4836a31122f}{}\label{group__UART__17XX__40XX_gac9ec0de9b40d5d9dd9fed4836a31122f}
Transmit enable bit -\/ valid for 18xx/43xx only 

Definition at line 291 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE@{U\+A\+R\+T\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}}
\index{U\+A\+R\+T\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE@{U\+A\+R\+T\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}{UART_TX_FIFO_SIZE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE~(16)}\hypertarget{group__UART__17XX__40XX_ga94b76465adbb4fb96c821ef0866cbd0f}{}\label{group__UART__17XX__40XX_ga94b76465adbb4fb96c821ef0866cbd0f}


Definition at line 152 of file uart\+\_\+17xx\+\_\+40xx.\+h.



\subsection{Function Documentation}
\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+A\+B\+Cmd@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+A\+B\+Cmd}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+A\+B\+Cmd@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+A\+B\+Cmd}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+A\+B\+Cmd(\+L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T $\ast$p\+U\+A\+R\+T, uint32\+\_\+t mode, bool autorestart, Functional\+State New\+State)}{Chip_UART_ABCmd(LPC_USART_T *pUART, uint32_t mode, bool autorestart, FunctionalState NewState)}}]{\setlength{\rightskip}{0pt plus 5cm}void Chip\+\_\+\+U\+A\+R\+T\+\_\+\+A\+B\+Cmd (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT, }
\item[{uint32\+\_\+t}]{mode, }
\item[{bool}]{autorestart, }
\item[{{\bf Functional\+State}}]{New\+State}
\end{DoxyParamCaption}
)}\hypertarget{group__UART__17XX__40XX_ga9aa733f176891043bb1dd4d87940187f}{}\label{group__UART__17XX__40XX_ga9aa733f176891043bb1dd4d87940187f}


Start/stop autobaud operation. 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
{\em mode} & \+: Autobaud mode (U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+M\+O\+D\+E0 or U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+M\+O\+D\+E1) \\
\hline
{\em autorestart} & \+: Enable autorestart (true to enable or false to disable) \\
\hline
{\em New\+State} & \+: E\+N\+A\+B\+LE to start autobaud operation, D\+I\+S\+A\+B\+LE to stop autobaud operation \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 503 of file uart\+\_\+17xx\+\_\+40xx.\+c.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Check\+Busy@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Check\+Busy}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Check\+Busy@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Check\+Busy}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Check\+Busy(\+L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T $\ast$p\+U\+A\+R\+T)}{Chip_UART_CheckBusy(LPC_USART_T *pUART)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Flag\+Status} Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Check\+Busy (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT}
\end{DoxyParamCaption}
)}\hypertarget{group__UART__17XX__40XX_ga1b5b93f60a5b0a28e5af5f3f3311bcba}{}\label{group__UART__17XX__40XX_ga1b5b93f60a5b0a28e5af5f3f3311bcba}


Check whether if U\+A\+RT is busy or not. 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected p\+U\+A\+RT peripheral \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
R\+E\+S\+ET if U\+A\+RT is not busy, otherwise return S\+ET 
\end{DoxyReturn}


Definition at line 223 of file uart\+\_\+17xx\+\_\+40xx.\+c.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Clear\+Auto\+Baud\+Reg@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Clear\+Auto\+Baud\+Reg}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Clear\+Auto\+Baud\+Reg@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Clear\+Auto\+Baud\+Reg}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Clear\+Auto\+Baud\+Reg(\+L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T $\ast$p\+U\+A\+R\+T, uint32\+\_\+t acr)}{Chip_UART_ClearAutoBaudReg(LPC_USART_T *pUART, uint32_t acr)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Clear\+Auto\+Baud\+Reg (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT, }
\item[{uint32\+\_\+t}]{acr}
\end{DoxyParamCaption}
)}\hypertarget{group__UART__17XX__40XX_ga6a6d30f304047175780d16207bab2b09}{}\label{group__UART__17XX__40XX_ga6a6d30f304047175780d16207bab2b09}


Clear autobaud register options. 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
{\em acr} & \+: Or\textquotesingle{}ed values to clear for A\+CR register \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Use an Or\textquotesingle{}ed value of U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+$\ast$ definitions with this call to clear specific options. 
\end{DoxyNote}


Definition at line 554 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Clear\+Modem\+Control@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Clear\+Modem\+Control}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Clear\+Modem\+Control@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Clear\+Modem\+Control}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Clear\+Modem\+Control(\+L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T $\ast$p\+U\+A\+R\+T, uint32\+\_\+t mcr)}{Chip_UART_ClearModemControl(LPC_USART_T *pUART, uint32_t mcr)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Clear\+Modem\+Control (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT, }
\item[{uint32\+\_\+t}]{mcr}
\end{DoxyParamCaption}
)}\hypertarget{group__UART__17XX__40XX_gabdcefa8f847cfa0de2f9292405827874}{}\label{group__UART__17XX__40XX_gabdcefa8f847cfa0de2f9292405827874}


Clear modem control register/status. 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
{\em mcr} & \+: Modem control register flags to clear \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Use an Or\textquotesingle{}ed value of U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+$\ast$ definitions with this call to clear specific options. 
\end{DoxyNote}


Definition at line 483 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Clear\+R\+S485\+Flags@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Clear\+R\+S485\+Flags}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Clear\+R\+S485\+Flags@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Clear\+R\+S485\+Flags}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Clear\+R\+S485\+Flags(\+L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T $\ast$p\+U\+A\+R\+T, uint32\+\_\+t ctrl)}{Chip_UART_ClearRS485Flags(LPC_USART_T *pUART, uint32_t ctrl)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Clear\+R\+S485\+Flags (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT, }
\item[{uint32\+\_\+t}]{ctrl}
\end{DoxyParamCaption}
)}\hypertarget{group__UART__17XX__40XX_ga27379f3351109d53453dfe4833e3f350}{}\label{group__UART__17XX__40XX_ga27379f3351109d53453dfe4833e3f350}


Clear R\+S485 control register options. 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
{\em ctrl} & \+: Or\textquotesingle{}ed values to clear for R\+S485 control register \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Use an Or\textquotesingle{}ed value of U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+$\ast$ definitions with this call to clear specific options. 
\end{DoxyNote}


Definition at line 580 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Config\+Data@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Config\+Data}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Config\+Data@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Config\+Data}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Config\+Data(\+L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T $\ast$p\+U\+A\+R\+T, uint32\+\_\+t config)}{Chip_UART_ConfigData(LPC_USART_T *pUART, uint32_t config)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Config\+Data (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT, }
\item[{uint32\+\_\+t}]{config}
\end{DoxyParamCaption}
)}\hypertarget{group__UART__17XX__40XX_ga26626229fe35e820bf2daf6a87c43155}{}\label{group__UART__17XX__40XX_ga26626229fe35e820bf2daf6a87c43155}


Configure data width, parity and stop bits. 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected p\+U\+A\+RT peripheral \\
\hline
{\em config} & \+: U\+A\+RT configuration, OR\textquotesingle{}ed values of U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+$\ast$ defines \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Select OR\textquotesingle{}ed config options for the U\+A\+RT from the U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+$\ast$ definitions. For example, a configuration of 8 data bits, 1 stop bit, and even (enabled) parity would be (U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N8 $\vert$ U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+S\+B\+S\+\_\+1\+B\+IT $\vert$ U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+EN $\vert$ U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+V\+EN) 
\end{DoxyNote}


Definition at line 408 of file uart\+\_\+17xx\+\_\+40xx.\+h.



Here is the caller graph for this function\+:
% FIG 0


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+De\+Init@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+De\+Init}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+De\+Init@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+De\+Init}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+De\+Init(\+L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T $\ast$p\+U\+A\+R\+T)}{Chip_UART_DeInit(LPC_USART_T *pUART)}}]{\setlength{\rightskip}{0pt plus 5cm}void Chip\+\_\+\+U\+A\+R\+T\+\_\+\+De\+Init (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT}
\end{DoxyParamCaption}
)}\hypertarget{group__UART__17XX__40XX_gaa18c4ebd4be27643e6f848472e778989}{}\label{group__UART__17XX__40XX_gaa18c4ebd4be27643e6f848472e778989}


De-\/initializes the p\+U\+A\+RT peripheral. 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected p\+U\+A\+RT peripheral \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 166 of file uart\+\_\+17xx\+\_\+40xx.\+c.



Here is the call graph for this function\+:
% FIG 1




Here is the caller graph for this function\+:
% FIG 2


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Disable\+Divisor\+Access@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Disable\+Divisor\+Access}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Disable\+Divisor\+Access@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Disable\+Divisor\+Access}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Disable\+Divisor\+Access(\+L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T $\ast$p\+U\+A\+R\+T)}{Chip_UART_DisableDivisorAccess(LPC_USART_T *pUART)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Disable\+Divisor\+Access (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT}
\end{DoxyParamCaption}
)}\hypertarget{group__UART__17XX__40XX_ga81a3df6028c4b08dba38e4f6330d41d7}{}\label{group__UART__17XX__40XX_ga81a3df6028c4b08dba38e4f6330d41d7}


Disable access to Divisor Latches. 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 428 of file uart\+\_\+17xx\+\_\+40xx.\+h.



Here is the caller graph for this function\+:
% FIG 3


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Enable\+Divisor\+Access@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Enable\+Divisor\+Access}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Enable\+Divisor\+Access@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Enable\+Divisor\+Access}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Enable\+Divisor\+Access(\+L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T $\ast$p\+U\+A\+R\+T)}{Chip_UART_EnableDivisorAccess(LPC_USART_T *pUART)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Enable\+Divisor\+Access (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT}
\end{DoxyParamCaption}
)}\hypertarget{group__UART__17XX__40XX_ga7a8e9260541ab5cacefcacbd94725d52}{}\label{group__UART__17XX__40XX_ga7a8e9260541ab5cacefcacbd94725d52}


Enable access to Divisor Latches. 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 418 of file uart\+\_\+17xx\+\_\+40xx.\+h.



Here is the caller graph for this function\+:
% FIG 4


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+A\+B\+E\+O\+Status@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+A\+B\+E\+O\+Status}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+A\+B\+E\+O\+Status@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+A\+B\+E\+O\+Status}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+A\+B\+E\+O\+Status(\+L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T $\ast$p\+U\+A\+R\+T)}{Chip_UART_GetABEOStatus(LPC_USART_T *pUART)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Flag\+Status} Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+A\+B\+E\+O\+Status (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT}
\end{DoxyParamCaption}
)}\hypertarget{group__UART__17XX__40XX_ga6d1d74a73290b145868a88e6b5635093}{}\label{group__UART__17XX__40XX_ga6d1d74a73290b145868a88e6b5635093}


Returns the Auto Baud status. 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
R\+E\+S\+ET if autobaud not completed, S\+ET if autobaud completed 
\end{DoxyReturn}


Definition at line 496 of file uart\+\_\+17xx\+\_\+40xx.\+c.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+Ints\+Enabled@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+Ints\+Enabled}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+Ints\+Enabled@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+Ints\+Enabled}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+Ints\+Enabled(\+L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T $\ast$p\+U\+A\+R\+T)}{Chip_UART_GetIntsEnabled(LPC_USART_T *pUART)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} uint32\+\_\+t Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+Ints\+Enabled (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT}
\end{DoxyParamCaption}
)}\hypertarget{group__UART__17XX__40XX_ga090e960cbbcc79be17bf52a52ec3595c}{}\label{group__UART__17XX__40XX_ga090e960cbbcc79be17bf52a52ec3595c}


Returns U\+A\+RT interrupts that are enabled. 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns the enabled U\+A\+RT interrupts 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Use an OR\textquotesingle{}ed value of U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+$\ast$ definitions with this function to determine which interrupts are enabled. You can check for multiple enabled bits if needed. 
\end{DoxyNote}


Definition at line 368 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+R\+S485\+Addr@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+R\+S485\+Addr}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+R\+S485\+Addr@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+R\+S485\+Addr}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+R\+S485\+Addr(\+L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T $\ast$p\+U\+A\+R\+T)}{Chip_UART_GetRS485Addr(LPC_USART_T *pUART)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} uint8\+\_\+t Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+R\+S485\+Addr (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT}
\end{DoxyParamCaption}
)}\hypertarget{group__UART__17XX__40XX_ga1c96142bb767ca604ad468977c5e546c}{}\label{group__UART__17XX__40XX_ga1c96142bb767ca604ad468977c5e546c}


Read R\+S485 address match value. 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Address match value for R\+S-\/485/\+E\+I\+A-\/485 mode 
\end{DoxyReturn}


Definition at line 601 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+R\+S485\+Delay@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+R\+S485\+Delay}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+R\+S485\+Delay@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+R\+S485\+Delay}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+R\+S485\+Delay(\+L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T $\ast$p\+U\+A\+R\+T)}{Chip_UART_GetRS485Delay(LPC_USART_T *pUART)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} uint8\+\_\+t Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+R\+S485\+Delay (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT}
\end{DoxyParamCaption}
)}\hypertarget{group__UART__17XX__40XX_ga5394200f985c69d25fd0c7434588cf88}{}\label{group__UART__17XX__40XX_ga5394200f985c69d25fd0c7434588cf88}


Read R\+S485 direction control (R\+TS or D\+TR) delay value. 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
direction control (R\+TS or D\+TR) delay value 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
This delay time is in periods of the baud clock. Any delay time from 0 to 255 bit times may be programmed. 
\end{DoxyNote}


Definition at line 626 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Init@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Init}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Init@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Init}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Init(\+L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T $\ast$p\+U\+A\+R\+T)}{Chip_UART_Init(LPC_USART_T *pUART)}}]{\setlength{\rightskip}{0pt plus 5cm}void Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Init (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT}
\end{DoxyParamCaption}
)}\hypertarget{group__UART__17XX__40XX_gaf024084be4068e407aab7c30e105f7af}{}\label{group__UART__17XX__40XX_gaf024084be4068e407aab7c30e105f7af}


Initializes the p\+U\+A\+RT peripheral. 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected p\+U\+A\+RT peripheral \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 122 of file uart\+\_\+17xx\+\_\+40xx.\+c.



Here is the call graph for this function\+:
% FIG 5




Here is the caller graph for this function\+:
% FIG 6


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Int\+Disable@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Int\+Disable}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Int\+Disable@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Int\+Disable}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Int\+Disable(\+L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T $\ast$p\+U\+A\+R\+T, uint32\+\_\+t int\+Mask)}{Chip_UART_IntDisable(LPC_USART_T *pUART, uint32_t intMask)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Int\+Disable (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT, }
\item[{uint32\+\_\+t}]{int\+Mask}
\end{DoxyParamCaption}
)}\hypertarget{group__UART__17XX__40XX_gaf92136333a1b6efdfd40e96f97d4a24e}{}\label{group__UART__17XX__40XX_gaf92136333a1b6efdfd40e96f97d4a24e}


Disable U\+A\+RT interrupts. 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
{\em int\+Mask} & \+: OR\textquotesingle{}ed Interrupts to disable in the Interrupt Enable Register (I\+ER) \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Use an OR\textquotesingle{}ed value of U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+$\ast$ definitions with this function to disable specific U\+A\+RT interrupts. The Divisor Latch Access Bit (D\+L\+AB) in L\+CR must be cleared in order to access the I\+ER register. This function doesn\textquotesingle{}t alter the D\+L\+AB state 
\end{DoxyNote}


Definition at line 355 of file uart\+\_\+17xx\+\_\+40xx.\+h.



Here is the caller graph for this function\+:
% FIG 7


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Int\+Enable@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Int\+Enable}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Int\+Enable@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Int\+Enable}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Int\+Enable(\+L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T $\ast$p\+U\+A\+R\+T, uint32\+\_\+t int\+Mask)}{Chip_UART_IntEnable(LPC_USART_T *pUART, uint32_t intMask)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Int\+Enable (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT, }
\item[{uint32\+\_\+t}]{int\+Mask}
\end{DoxyParamCaption}
)}\hypertarget{group__UART__17XX__40XX_ga5a816f48dc294f330cc2cc7b32f9e88b}{}\label{group__UART__17XX__40XX_ga5a816f48dc294f330cc2cc7b32f9e88b}


Enable U\+A\+RT interrupts. 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
{\em int\+Mask} & \+: OR\textquotesingle{}ed Interrupts to enable in the Interrupt Enable Register (I\+ER) \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Use an OR\textquotesingle{}ed value of U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+$\ast$ definitions with this function to enable specific U\+A\+RT interrupts. The Divisor Latch Access Bit (D\+L\+AB) in L\+CR must be cleared in order to access the I\+ER register. This function doesn\textquotesingle{}t alter the D\+L\+AB state 
\end{DoxyNote}


Definition at line 340 of file uart\+\_\+17xx\+\_\+40xx.\+h.



Here is the caller graph for this function\+:
% FIG 8


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+I\+R\+Q\+R\+B\+Handler@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+I\+R\+Q\+R\+B\+Handler}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+I\+R\+Q\+R\+B\+Handler@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+I\+R\+Q\+R\+B\+Handler}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+I\+R\+Q\+R\+B\+Handler(\+L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T $\ast$p\+U\+A\+R\+T, R\+I\+N\+G\+B\+U\+F\+F\+\_\+\+T $\ast$p\+R\+X\+R\+B, R\+I\+N\+G\+B\+U\+F\+F\+\_\+\+T $\ast$p\+T\+X\+R\+B)}{Chip_UART_IRQRBHandler(LPC_USART_T *pUART, RINGBUFF_T *pRXRB, RINGBUFF_T *pTXRB)}}]{\setlength{\rightskip}{0pt plus 5cm}void Chip\+\_\+\+U\+A\+R\+T\+\_\+\+I\+R\+Q\+R\+B\+Handler (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT, }
\item[{{\bf R\+I\+N\+G\+B\+U\+F\+F\+\_\+T} $\ast$}]{p\+R\+X\+RB, }
\item[{{\bf R\+I\+N\+G\+B\+U\+F\+F\+\_\+T} $\ast$}]{p\+T\+X\+RB}
\end{DoxyParamCaption}
)}\hypertarget{group__UART__17XX__40XX_ga8ab537af48951658e60af145690b656e}{}\label{group__UART__17XX__40XX_ga8ab537af48951658e60af145690b656e}


U\+A\+RT receive/transmit interrupt handler for ring buffers. 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
{\em p\+R\+X\+RB} & \+: Pointer to transmit ring buffer \\
\hline
{\em p\+T\+X\+RB} & \+: Pointer to receive ring buffer \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
This provides a basic implementation of the U\+A\+RT I\+RQ handler for support of a ring buffer implementation for transmit and receive. 
\end{DoxyNote}


Definition at line 361 of file uart\+\_\+17xx\+\_\+40xx.\+c.



Here is the call graph for this function\+:
% FIG 9


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read(\+L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T $\ast$p\+U\+A\+R\+T, void $\ast$data, int num\+Bytes)}{Chip_UART_Read(LPC_USART_T *pUART, void *data, int numBytes)}}]{\setlength{\rightskip}{0pt plus 5cm}int Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT, }
\item[{void $\ast$}]{data, }
\item[{int}]{num\+Bytes}
\end{DoxyParamCaption}
)}\hypertarget{group__UART__17XX__40XX_ga06dd61ee7d8483847fea746978cb1c93}{}\label{group__UART__17XX__40XX_ga06dd61ee7d8483847fea746978cb1c93}


Read data through the U\+A\+RT peripheral (non-\/blocking) 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
{\em data} & \+: Pointer to bytes array to fill \\
\hline
{\em num\+Bytes} & \+: Size of the passed data array \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
The actual number of bytes read 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
This function reads data from the receive F\+I\+FO until either all the data has been read or the passed buffer is completely full. This function will not block. This function ignores errors. 
\end{DoxyNote}


Definition at line 250 of file uart\+\_\+17xx\+\_\+40xx.\+c.



Here is the call graph for this function\+:
% FIG 10




Here is the caller graph for this function\+:
% FIG 11


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Blocking@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Blocking}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Blocking@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Blocking}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Blocking(\+L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T $\ast$p\+U\+A\+R\+T, void $\ast$data, int num\+Bytes)}{Chip_UART_ReadBlocking(LPC_USART_T *pUART, void *data, int numBytes)}}]{\setlength{\rightskip}{0pt plus 5cm}int Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Blocking (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT, }
\item[{void $\ast$}]{data, }
\item[{int}]{num\+Bytes}
\end{DoxyParamCaption}
)}\hypertarget{group__UART__17XX__40XX_ga2b256d39f2fde9f8b923a2f341f5fea3}{}\label{group__UART__17XX__40XX_ga2b256d39f2fde9f8b923a2f341f5fea3}


Read data through the U\+A\+RT peripheral (blocking) 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
{\em data} & \+: Pointer to data array to fill \\
\hline
{\em num\+Bytes} & \+: Size of the passed data array \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
The size of the dat array 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
This function reads data from the receive F\+I\+FO until the passed buffer is completely full. The function will block until full. This function ignores errors. 
\end{DoxyNote}


Definition at line 267 of file uart\+\_\+17xx\+\_\+40xx.\+c.



Here is the call graph for this function\+:
% FIG 12


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Byte@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Byte}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Byte@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Byte}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Byte(\+L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T $\ast$p\+U\+A\+R\+T)}{Chip_UART_ReadByte(LPC_USART_T *pUART)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} uint8\+\_\+t Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Byte (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT}
\end{DoxyParamCaption}
)}\hypertarget{group__UART__17XX__40XX_ga8eec9067080637eea7ecfedac6586fe9}{}\label{group__UART__17XX__40XX_ga8eec9067080637eea7ecfedac6586fe9}


Read a single byte data from the U\+A\+RT peripheral. 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
A single byte of data read 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
This function reads a byte from the U\+A\+RT receive F\+I\+FO or receive hold register regard regardless of U\+A\+RT state. The F\+I\+FO status should be read first prior to using this function 
\end{DoxyNote}


Definition at line 325 of file uart\+\_\+17xx\+\_\+40xx.\+h.



Here is the caller graph for this function\+:
% FIG 13


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Int\+I\+D\+Reg@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Int\+I\+D\+Reg}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Int\+I\+D\+Reg@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Int\+I\+D\+Reg}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Int\+I\+D\+Reg(\+L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T $\ast$p\+U\+A\+R\+T)}{Chip_UART_ReadIntIDReg(LPC_USART_T *pUART)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} uint32\+\_\+t Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Int\+I\+D\+Reg (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT}
\end{DoxyParamCaption}
)}\hypertarget{group__UART__17XX__40XX_ga6a69343d3d7025055dd2326a8fdd3c74}{}\label{group__UART__17XX__40XX_ga6a69343d3d7025055dd2326a8fdd3c74}


Read the Interrupt Identification Register (I\+IR) 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Current pending interrupt status per the I\+IR register 
\end{DoxyReturn}


Definition at line 378 of file uart\+\_\+17xx\+\_\+40xx.\+h.



Here is the caller graph for this function\+:
% FIG 14


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Line\+Status@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Line\+Status}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Line\+Status@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Line\+Status}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Line\+Status(\+L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T $\ast$p\+U\+A\+R\+T)}{Chip_UART_ReadLineStatus(LPC_USART_T *pUART)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} uint32\+\_\+t Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Line\+Status (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT}
\end{DoxyParamCaption}
)}\hypertarget{group__UART__17XX__40XX_gaf15ab7a9529d102b91760ed5587b279a}{}\label{group__UART__17XX__40XX_gaf15ab7a9529d102b91760ed5587b279a}


Return Line Status register/status (L\+SR) 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Line Status register (status) 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Mask bits of the returned status value with U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+$\ast$ definitions for specific statuses. 
\end{DoxyNote}


Definition at line 495 of file uart\+\_\+17xx\+\_\+40xx.\+h.



Here is the caller graph for this function\+:
% FIG 15


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Modem\+Control@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Modem\+Control}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Modem\+Control@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Modem\+Control}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Modem\+Control(\+L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T $\ast$p\+U\+A\+R\+T)}{Chip_UART_ReadModemControl(LPC_USART_T *pUART)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} uint32\+\_\+t Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Modem\+Control (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT}
\end{DoxyParamCaption}
)}\hypertarget{group__UART__17XX__40XX_gadef0e0d2ea30182cd99561efe9909707}{}\label{group__UART__17XX__40XX_gadef0e0d2ea30182cd99561efe9909707}


Return modem control register/status. 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Modem control register (status) 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Mask bits of the returned status value with U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+$\ast$ definitions for specific statuses. 
\end{DoxyNote}


Definition at line 457 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Modem\+Status@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Modem\+Status}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Modem\+Status@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Modem\+Status}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Modem\+Status(\+L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T $\ast$p\+U\+A\+R\+T)}{Chip_UART_ReadModemStatus(LPC_USART_T *pUART)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} uint32\+\_\+t Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Modem\+Status (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT}
\end{DoxyParamCaption}
)}\hypertarget{group__UART__17XX__40XX_gacd3d5239dec0378e52602633c183e942}{}\label{group__UART__17XX__40XX_gacd3d5239dec0378e52602633c183e942}


Return Modem Status register/status (M\+SR) 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Modem Status register (status) 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Mask bits of the returned status value with U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+$\ast$ definitions for specific statuses. 
\end{DoxyNote}


Definition at line 507 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+RB@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+RB}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+RB@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+RB}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+R\+B(\+L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T $\ast$p\+U\+A\+R\+T, R\+I\+N\+G\+B\+U\+F\+F\+\_\+\+T $\ast$p\+R\+B, void $\ast$data, int bytes)}{Chip_UART_ReadRB(LPC_USART_T *pUART, RINGBUFF_T *pRB, void *data, int bytes)}}]{\setlength{\rightskip}{0pt plus 5cm}int Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+RB (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT, }
\item[{{\bf R\+I\+N\+G\+B\+U\+F\+F\+\_\+T} $\ast$}]{p\+RB, }
\item[{void $\ast$}]{data, }
\item[{int}]{bytes}
\end{DoxyParamCaption}
)}\hypertarget{group__UART__17XX__40XX_gab54219751466a0fa8d9e75f8689ac99d}{}\label{group__UART__17XX__40XX_gab54219751466a0fa8d9e75f8689ac99d}


Copy data from a receive ring buffer. 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
{\em p\+RB} & \+: Pointer to ring buffer structure to use \\
\hline
{\em data} & \+: Pointer to buffer to fill from ring buffer \\
\hline
{\em bytes} & \+: Size of the passed buffer in bytes \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
The number of bytes placed into the ring buffer 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Will move the data from the RX ring buffer up to the the maximum passed buffer size. Returns 0 if there is no data in the ring buffer. 
\end{DoxyNote}


Definition at line 353 of file uart\+\_\+17xx\+\_\+40xx.\+c.



Here is the call graph for this function\+:
% FIG 16


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Scratch@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Scratch}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Scratch@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Scratch}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Scratch(\+L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T $\ast$p\+U\+A\+R\+T)}{Chip_UART_ReadScratch(LPC_USART_T *pUART)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} uint8\+\_\+t Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Scratch (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT}
\end{DoxyParamCaption}
)}\hypertarget{group__UART__17XX__40XX_gafa7b67254c1f19bb0b085736049d9879}{}\label{group__UART__17XX__40XX_gafa7b67254c1f19bb0b085736049d9879}


Returns current byte value in the scratchpad register. 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Byte value read from scratchpad register 
\end{DoxyReturn}


Definition at line 528 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+R\+X\+Int\+Handler\+RB@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+R\+X\+Int\+Handler\+RB}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+R\+X\+Int\+Handler\+RB@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+R\+X\+Int\+Handler\+RB}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+R\+X\+Int\+Handler\+R\+B(\+L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T $\ast$p\+U\+A\+R\+T, R\+I\+N\+G\+B\+U\+F\+F\+\_\+\+T $\ast$p\+R\+B)}{Chip_UART_RXIntHandlerRB(LPC_USART_T *pUART, RINGBUFF_T *pRB)}}]{\setlength{\rightskip}{0pt plus 5cm}void Chip\+\_\+\+U\+A\+R\+T\+\_\+\+R\+X\+Int\+Handler\+RB (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT, }
\item[{{\bf R\+I\+N\+G\+B\+U\+F\+F\+\_\+T} $\ast$}]{p\+RB}
\end{DoxyParamCaption}
)}\hypertarget{group__UART__17XX__40XX_gafdd19a312a2bed6ff1ccb47d5b68c248}{}\label{group__UART__17XX__40XX_gafdd19a312a2bed6ff1ccb47d5b68c248}


U\+A\+RT receive-\/only interrupt handler for ring buffers. 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
{\em p\+RB} & \+: Pointer to ring buffer structure to use \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
If ring buffer support is desired for the receive side of data transfer, the U\+A\+RT interrupt should call this function for a receive based interrupt status. 
\end{DoxyNote}


Definition at line 309 of file uart\+\_\+17xx\+\_\+40xx.\+c.



Here is the call graph for this function\+:
% FIG 17




Here is the caller graph for this function\+:
% FIG 18


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Send@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Send}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Send@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Send}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Send(\+L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T $\ast$p\+U\+A\+R\+T, const void $\ast$data, int num\+Bytes)}{Chip_UART_Send(LPC_USART_T *pUART, const void *data, int numBytes)}}]{\setlength{\rightskip}{0pt plus 5cm}int Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Send (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT, }
\item[{const void $\ast$}]{data, }
\item[{int}]{num\+Bytes}
\end{DoxyParamCaption}
)}\hypertarget{group__UART__17XX__40XX_gacbd726b1450510892272857e43854c4c}{}\label{group__UART__17XX__40XX_gacbd726b1450510892272857e43854c4c}


Transmit a byte array through the U\+A\+RT peripheral (non-\/blocking) 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
{\em data} & \+: Pointer to bytes to transmit \\
\hline
{\em num\+Bytes} & \+: Number of bytes to transmit \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
The actual number of bytes placed into the F\+I\+FO 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
This function places data into the transmit F\+I\+FO until either all the data is in the F\+I\+FO or the F\+I\+FO is full. This function will not block in the F\+I\+FO is full. The actual number of bytes placed into the F\+I\+FO is returned. This function ignores errors. 
\end{DoxyNote}


Definition at line 206 of file uart\+\_\+17xx\+\_\+40xx.\+c.



Here is the call graph for this function\+:
% FIG 19




Here is the caller graph for this function\+:
% FIG 20


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Send\+Blocking@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Send\+Blocking}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Send\+Blocking@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Send\+Blocking}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Send\+Blocking(\+L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T $\ast$p\+U\+A\+R\+T, const void $\ast$data, int num\+Bytes)}{Chip_UART_SendBlocking(LPC_USART_T *pUART, const void *data, int numBytes)}}]{\setlength{\rightskip}{0pt plus 5cm}int Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Send\+Blocking (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT, }
\item[{const void $\ast$}]{data, }
\item[{int}]{num\+Bytes}
\end{DoxyParamCaption}
)}\hypertarget{group__UART__17XX__40XX_gad2e45d820abdd0e1790ebd61938c100a}{}\label{group__UART__17XX__40XX_gad2e45d820abdd0e1790ebd61938c100a}


Transmit a byte array through the U\+A\+RT peripheral (blocking) 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
{\em data} & \+: Pointer to data to transmit \\
\hline
{\em num\+Bytes} & \+: Number of bytes to transmit \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
The number of bytes transmitted 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
This function will send or place all bytes into the transmit F\+I\+FO. This function will block until the last bytes are in the F\+I\+FO. 
\end{DoxyNote}


Definition at line 234 of file uart\+\_\+17xx\+\_\+40xx.\+c.



Here is the call graph for this function\+:
% FIG 21




Here is the caller graph for this function\+:
% FIG 22


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Send\+Byte@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Send\+Byte}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Send\+Byte@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Send\+Byte}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Send\+Byte(\+L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T $\ast$p\+U\+A\+R\+T, uint8\+\_\+t data)}{Chip_UART_SendByte(LPC_USART_T *pUART, uint8_t data)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Send\+Byte (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT, }
\item[{uint8\+\_\+t}]{data}
\end{DoxyParamCaption}
)}\hypertarget{group__UART__17XX__40XX_gaa600b8621d1425b1b493238a68f38088}{}\label{group__UART__17XX__40XX_gaa600b8621d1425b1b493238a68f38088}


Transmit a single data byte through the U\+A\+RT peripheral. 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
{\em data} & \+: Byte to transmit \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
This function attempts to place a byte into the U\+A\+RT transmit F\+I\+FO or transmit hold register regard regardless of U\+A\+RT state 
\end{DoxyNote}


Definition at line 312 of file uart\+\_\+17xx\+\_\+40xx.\+h.



Here is the caller graph for this function\+:
% FIG 23


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Send\+RB@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Send\+RB}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Send\+RB@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Send\+RB}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Send\+R\+B(\+L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T $\ast$p\+U\+A\+R\+T, R\+I\+N\+G\+B\+U\+F\+F\+\_\+\+T $\ast$p\+R\+B, const void $\ast$data, int bytes)}{Chip_UART_SendRB(LPC_USART_T *pUART, RINGBUFF_T *pRB, const void *data, int bytes)}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Send\+RB (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT, }
\item[{{\bf R\+I\+N\+G\+B\+U\+F\+F\+\_\+T} $\ast$}]{p\+RB, }
\item[{const void $\ast$}]{data, }
\item[{int}]{bytes}
\end{DoxyParamCaption}
)}\hypertarget{group__UART__17XX__40XX_ga6ed43ed19b9d2a32ece3e50bc2f651a9}{}\label{group__UART__17XX__40XX_ga6ed43ed19b9d2a32ece3e50bc2f651a9}


Populate a transmit ring buffer and start U\+A\+RT transmit. 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
{\em p\+RB} & \+: Pointer to ring buffer structure to use \\
\hline
{\em data} & \+: Pointer to buffer to move to ring buffer \\
\hline
{\em bytes} & \+: Number of bytes to move \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
The number of bytes placed into the ring buffer 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Will move the data into the TX ring buffer and start the transfer. If the number of bytes returned is less than the number of bytes to send, the ring buffer is considered full. 
\end{DoxyNote}


Definition at line 331 of file uart\+\_\+17xx\+\_\+40xx.\+c.



Here is the call graph for this function\+:
% FIG 24


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Auto\+Baud\+Reg@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Auto\+Baud\+Reg}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Auto\+Baud\+Reg@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Auto\+Baud\+Reg}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Auto\+Baud\+Reg(\+L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T $\ast$p\+U\+A\+R\+T, uint32\+\_\+t acr)}{Chip_UART_SetAutoBaudReg(LPC_USART_T *pUART, uint32_t acr)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Auto\+Baud\+Reg (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT, }
\item[{uint32\+\_\+t}]{acr}
\end{DoxyParamCaption}
)}\hypertarget{group__UART__17XX__40XX_ga4ae4f3c36bdae1bf8a93c0420ee74b40}{}\label{group__UART__17XX__40XX_ga4ae4f3c36bdae1bf8a93c0420ee74b40}


Set autobaud register options. 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
{\em acr} & \+: Or\textquotesingle{}ed values to set for A\+CR register \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Use an Or\textquotesingle{}ed value of U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+$\ast$ definitions with this call to set specific options. 
\end{DoxyNote}


Definition at line 541 of file uart\+\_\+17xx\+\_\+40xx.\+h.



Here is the caller graph for this function\+:
% FIG 25


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Baud@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Baud}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Baud@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Baud}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Baud(\+L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T $\ast$p\+U\+A\+R\+T, uint32\+\_\+t baudrate)}{Chip_UART_SetBaud(LPC_USART_T *pUART, uint32_t baudrate)}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Baud (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT, }
\item[{uint32\+\_\+t}]{baudrate}
\end{DoxyParamCaption}
)}\hypertarget{group__UART__17XX__40XX_ga19f24dcf53316cbfb204003f506d5be5}{}\label{group__UART__17XX__40XX_ga19f24dcf53316cbfb204003f506d5be5}


Sets best dividers to get a target bit rate (without fractional divider) 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
{\em baudrate} & \+: Target baud rate (baud rate = bit rate) \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
The actual baud rate, or 0 if no rate can be found 
\end{DoxyReturn}


Definition at line 283 of file uart\+\_\+17xx\+\_\+40xx.\+c.



Here is the call graph for this function\+:
% FIG 26


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Baud\+F\+DR@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Baud\+F\+DR}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Baud\+F\+DR@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Baud\+F\+DR}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Baud\+F\+D\+R(\+L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T $\ast$p\+U\+A\+R\+T, uint32\+\_\+t baudrate)}{Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baudrate)}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Baud\+F\+DR (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT, }
\item[{uint32\+\_\+t}]{baudrate}
\end{DoxyParamCaption}
)}\hypertarget{group__UART__17XX__40XX_gad22ce7fc8360c02aab39b2dd586088fd}{}\label{group__UART__17XX__40XX_gad22ce7fc8360c02aab39b2dd586088fd}


Sets best dividers to get a target bit rate (with fractional divider) 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
{\em baudrate} & \+: Target baud rate (baud rate = bit rate) \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
The actual baud rate, or 0 if no rate can be found 
\end{DoxyReturn}


Definition at line 381 of file uart\+\_\+17xx\+\_\+40xx.\+c.



Here is the call graph for this function\+:
% FIG 27




Here is the caller graph for this function\+:
% FIG 28


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Divisor\+Latches@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Divisor\+Latches}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Divisor\+Latches@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Divisor\+Latches}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Divisor\+Latches(\+L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T $\ast$p\+U\+A\+R\+T, uint8\+\_\+t dll, uint8\+\_\+t dlm)}{Chip_UART_SetDivisorLatches(LPC_USART_T *pUART, uint8_t dll, uint8_t dlm)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Divisor\+Latches (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT, }
\item[{uint8\+\_\+t}]{dll, }
\item[{uint8\+\_\+t}]{dlm}
\end{DoxyParamCaption}
)}\hypertarget{group__UART__17XX__40XX_ga267fa73ca52d35a7f60f849727c3d2b6}{}\label{group__UART__17XX__40XX_ga267fa73ca52d35a7f60f849727c3d2b6}


Set L\+SB and M\+SB divisor latch registers. 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
{\em dll} & \+: Divisor Latch L\+SB value \\
\hline
{\em dlm} & \+: Divisor Latch M\+SB value \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
The Divisor Latch Access Bit (D\+L\+AB) in L\+CR must be set in order to access the U\+S\+A\+RT Divisor Latches. This function doesn\textquotesingle{}t alter the D\+L\+AB state. 
\end{DoxyNote}


Definition at line 443 of file uart\+\_\+17xx\+\_\+40xx.\+h.



Here is the caller graph for this function\+:
% FIG 29


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Modem\+Control@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Modem\+Control}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Modem\+Control@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Modem\+Control}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Modem\+Control(\+L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T $\ast$p\+U\+A\+R\+T, uint32\+\_\+t mcr)}{Chip_UART_SetModemControl(LPC_USART_T *pUART, uint32_t mcr)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Modem\+Control (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT, }
\item[{uint32\+\_\+t}]{mcr}
\end{DoxyParamCaption}
)}\hypertarget{group__UART__17XX__40XX_gad617968b795061ad0e4578aa79c4537d}{}\label{group__UART__17XX__40XX_gad617968b795061ad0e4578aa79c4537d}


Set modem control register/status. 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
{\em mcr} & \+: Modem control register flags to set \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Use an Or\textquotesingle{}ed value of U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+$\ast$ definitions with this call to set specific options. 
\end{DoxyNote}


Definition at line 470 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+R\+S485\+Addr@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+R\+S485\+Addr}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+R\+S485\+Addr@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+R\+S485\+Addr}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+R\+S485\+Addr(\+L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T $\ast$p\+U\+A\+R\+T, uint8\+\_\+t addr)}{Chip_UART_SetRS485Addr(LPC_USART_T *pUART, uint8_t addr)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+R\+S485\+Addr (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT, }
\item[{uint8\+\_\+t}]{addr}
\end{DoxyParamCaption}
)}\hypertarget{group__UART__17XX__40XX_ga72a3d146a8d6f8a8276080f91c3703e1}{}\label{group__UART__17XX__40XX_ga72a3d146a8d6f8a8276080f91c3703e1}


Set R\+S485 address match value. 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
{\em addr} & \+: Address match value for R\+S-\/485/\+E\+I\+A-\/485 mode \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 591 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+R\+S485\+Delay@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+R\+S485\+Delay}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+R\+S485\+Delay@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+R\+S485\+Delay}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+R\+S485\+Delay(\+L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T $\ast$p\+U\+A\+R\+T, uint8\+\_\+t dly)}{Chip_UART_SetRS485Delay(LPC_USART_T *pUART, uint8_t dly)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+R\+S485\+Delay (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT, }
\item[{uint8\+\_\+t}]{dly}
\end{DoxyParamCaption}
)}\hypertarget{group__UART__17XX__40XX_ga4aa983b3f076828ee460a1c7146b3eac}{}\label{group__UART__17XX__40XX_ga4aa983b3f076828ee460a1c7146b3eac}


Set R\+S485 direction control (R\+TS or D\+TR) delay value. 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
{\em dly} & \+: direction control (R\+TS or D\+TR) delay value \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
This delay time is in periods of the baud clock. Any delay time from 0 to 255 bit times may be programmed. 
\end{DoxyNote}


Definition at line 614 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+R\+S485\+Flags@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+R\+S485\+Flags}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+R\+S485\+Flags@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+R\+S485\+Flags}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+R\+S485\+Flags(\+L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T $\ast$p\+U\+A\+R\+T, uint32\+\_\+t ctrl)}{Chip_UART_SetRS485Flags(LPC_USART_T *pUART, uint32_t ctrl)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+R\+S485\+Flags (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT, }
\item[{uint32\+\_\+t}]{ctrl}
\end{DoxyParamCaption}
)}\hypertarget{group__UART__17XX__40XX_ga0bf41455dd390ae86f95f4bfe43a49a2}{}\label{group__UART__17XX__40XX_ga0bf41455dd390ae86f95f4bfe43a49a2}


Set R\+S485 control register options. 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
{\em ctrl} & \+: Or\textquotesingle{}ed values to set for R\+S485 control register \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Use an Or\textquotesingle{}ed value of U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+$\ast$ definitions with this call to set specific options. 
\end{DoxyNote}


Definition at line 567 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Scratch@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Scratch}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Scratch@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Scratch}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Scratch(\+L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T $\ast$p\+U\+A\+R\+T, uint8\+\_\+t data)}{Chip_UART_SetScratch(LPC_USART_T *pUART, uint8_t data)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Scratch (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT, }
\item[{uint8\+\_\+t}]{data}
\end{DoxyParamCaption}
)}\hypertarget{group__UART__17XX__40XX_ga67cb62756a430156bc754a57c72372bd}{}\label{group__UART__17XX__40XX_ga67cb62756a430156bc754a57c72372bd}


Write a byte to the scratchpad register. 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
{\em data} & \+: Byte value to write \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 518 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Setup\+F\+I\+F\+OS@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Setup\+F\+I\+F\+OS}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Setup\+F\+I\+F\+OS@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Setup\+F\+I\+F\+OS}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Setup\+F\+I\+F\+O\+S(\+L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T $\ast$p\+U\+A\+R\+T, uint32\+\_\+t fcr)}{Chip_UART_SetupFIFOS(LPC_USART_T *pUART, uint32_t fcr)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Setup\+F\+I\+F\+OS (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT, }
\item[{uint32\+\_\+t}]{fcr}
\end{DoxyParamCaption}
)}\hypertarget{group__UART__17XX__40XX_gac1a9d00d4f324e319e1486138b097874}{}\label{group__UART__17XX__40XX_gac1a9d00d4f324e319e1486138b097874}


Setup the U\+A\+RT F\+I\+F\+Os. 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
{\em fcr} & \+: F\+I\+FO control register setup OR\textquotesingle{}ed flags \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Use OR\textquotesingle{}ed value of U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+$\ast$ definitions with this function to select specific options. For example, to enable the F\+I\+F\+Os with a RX trip level of 8 characters, use something like (U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+F\+I\+F\+O\+\_\+\+EN $\vert$ U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+R\+G\+\_\+\+L\+E\+V2) 
\end{DoxyNote}


Definition at line 393 of file uart\+\_\+17xx\+\_\+40xx.\+h.



Here is the caller graph for this function\+:
% FIG 30


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+T\+X\+Disable@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+T\+X\+Disable}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+T\+X\+Disable@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+T\+X\+Disable}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+T\+X\+Disable(\+L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T $\ast$p\+U\+A\+R\+T)}{Chip_UART_TXDisable(LPC_USART_T *pUART)}}]{\setlength{\rightskip}{0pt plus 5cm}void Chip\+\_\+\+U\+A\+R\+T\+\_\+\+T\+X\+Disable (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT}
\end{DoxyParamCaption}
)}\hypertarget{group__UART__17XX__40XX_ga96589453d52bc5e208ffbeced9a49dab}{}\label{group__UART__17XX__40XX_ga96589453d52bc5e208ffbeced9a49dab}


Disable transmission on U\+A\+RT TxD pin. 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected p\+U\+A\+RT peripheral \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 191 of file uart\+\_\+17xx\+\_\+40xx.\+c.



Here is the caller graph for this function\+:
% FIG 31


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+T\+X\+Enable@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+T\+X\+Enable}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+T\+X\+Enable@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+T\+X\+Enable}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+T\+X\+Enable(\+L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T $\ast$p\+U\+A\+R\+T)}{Chip_UART_TXEnable(LPC_USART_T *pUART)}}]{\setlength{\rightskip}{0pt plus 5cm}void Chip\+\_\+\+U\+A\+R\+T\+\_\+\+T\+X\+Enable (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT}
\end{DoxyParamCaption}
)}\hypertarget{group__UART__17XX__40XX_gafe3fef953086848a51b8ec148c9fff2a}{}\label{group__UART__17XX__40XX_gafe3fef953086848a51b8ec148c9fff2a}


Enable transmission on U\+A\+RT TxD pin. 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected p\+U\+A\+RT peripheral \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 176 of file uart\+\_\+17xx\+\_\+40xx.\+c.



Here is the caller graph for this function\+:
% FIG 32


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+T\+X\+Int\+Handler\+RB@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+T\+X\+Int\+Handler\+RB}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+T\+X\+Int\+Handler\+RB@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+T\+X\+Int\+Handler\+RB}!C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx U\+A\+R\+T driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+T\+X\+Int\+Handler\+R\+B(\+L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T $\ast$p\+U\+A\+R\+T, R\+I\+N\+G\+B\+U\+F\+F\+\_\+\+T $\ast$p\+R\+B)}{Chip_UART_TXIntHandlerRB(LPC_USART_T *pUART, RINGBUFF_T *pRB)}}]{\setlength{\rightskip}{0pt plus 5cm}void Chip\+\_\+\+U\+A\+R\+T\+\_\+\+T\+X\+Int\+Handler\+RB (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT, }
\item[{{\bf R\+I\+N\+G\+B\+U\+F\+F\+\_\+T} $\ast$}]{p\+RB}
\end{DoxyParamCaption}
)}\hypertarget{group__UART__17XX__40XX_ga74df5e39960a1535118fcfe2fbe90d30}{}\label{group__UART__17XX__40XX_ga74df5e39960a1535118fcfe2fbe90d30}


U\+A\+RT transmit-\/only interrupt handler for ring buffers. 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
{\em p\+RB} & \+: Pointer to ring buffer structure to use \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
If ring buffer support is desired for the transmit side of data transfer, the U\+A\+RT interrupt should call this function for a transmit based interrupt status. 
\end{DoxyNote}


Definition at line 319 of file uart\+\_\+17xx\+\_\+40xx.\+c.



Here is the call graph for this function\+:
% FIG 33




Here is the caller graph for this function\+:
% FIG 34


