"filename", "language", "Verilog", "comment", "blank", "total"
"c:\Users\Dell 7080\Desktop\Coding\MCPU\o3cpu\src\IF_ID.v", "Verilog", 37, 0, 6, 43
"c:\Users\Dell 7080\Desktop\Coding\MCPU\o3cpu\src\decoder.v", "Verilog", 1, 0, 0, 1
"c:\Users\Dell 7080\Desktop\Coding\MCPU\o3cpu\src\hazard.v", "Verilog", 28, 0, 1, 29
"c:\Users\Dell 7080\Desktop\Coding\MCPU\o3cpu\src\mcpu.v", "Verilog", 2, 0, 2, 4
"c:\Users\Dell 7080\Desktop\Coding\MCPU\o3cpu\src\operandA_manager.v", "Verilog", 4, 0, -1, 3
"c:\Users\Dell 7080\Desktop\Coding\MCPU\o3cpu\src\operandB_manager.v", "Verilog", 4, 0, 0, 4
"Total", "-", 76, 0, 8, 84