{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2.11 SJ Full Version " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2.11 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 28 09:30:13 2015 " "Info: Processing started: Sat Feb 28 09:30:13 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sdram_ov7670_vga -c sdram_ov7670_vga " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off sdram_ov7670_vga -c sdram_ov7670_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Info (20032): Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "sdram_ov7670_vga EP4CE6E22C8 " "Info (119006): Selected device EP4CE6E22C8 for design \"sdram_ov7670_vga\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|pll Cyclone IV E PLL " "Info (15535): Implemented PLL \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|_clk0 1 2 0 0 " "Info (15099): Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|_clk1 2 1 0 0 " "Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|_clk2 2 1 -45 -1250 " "Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of -45 degrees (-1250 ps) for system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Info (176445): Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Info (176445): Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Info (176445): Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Info (169124): Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 2947 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 2949 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 2951 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Info (169125): Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 2953 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 75 " "Critical Warning (169085): No exact pin location assignment(s) for 4 pins of 75 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[0\] " "Info (169086): Pin LED\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { LED[0] } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 52 -1 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 839 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[1\] " "Info (169086): Pin LED\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { LED[1] } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 52 -1 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 840 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[2\] " "Info (169086): Pin LED\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { LED[2] } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 52 -1 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 841 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[3\] " "Info (169086): Pin LED\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { LED[3] } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 52 -1 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 842 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFSAC_FSAC_PLL_EXTCLK_FREQ_OUT_OF_RANGE_WARN" "S_CLK system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|pll 3.3-V LVCMOS 2mA 0 100 MHz 64 MHz " "Critical Warning (176584): Output pin \"S_CLK\" (external output clock of PLL \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|pll\") uses I/O standard 3.3-V LVCMOS, has current strength 2mA, output load 0pF, and output clock frequency of 100 MHz, but target device can support only maximum output clock frequency of 64 MHz for this combination of I/O standard, current strength and load" {  } { { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 68 0 0 } } { "altpll.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 792 6071 6994 0} { 0 { 0 ""} 0 136 6071 6994 0}  }  } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_CLK" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 24 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_CLK } "NODE_NAME" } } { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { S_CLK } } }  } 1 176584 "Output pin \"%1!s!\" (external output clock of PLL \"%2!s!\") uses I/O standard %3!s!, has current strength %4!s!, output load %5!d!pF, and output clock frequency of %6!s!, but target device can support only maximum output clock frequency of %7!s! for this combination of I/O standard, current strength and load" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info (332164): Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_4en1 " "Info (332165): Entity dcfifo_4en1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe11\|dffe12a*  " "Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe11\|dffe12a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nen1 " "Info (332165): Entity dcfifo_nen1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe4\|dffe5a*  " "Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe4\|dffe5a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sdram_ov7670_vga.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: 'sdram_ov7670_vga.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "Info (332144): No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info (332144): No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info (332143): No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info (332123): Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CMOS_PCLK\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CMOS_PCLK\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CMOS_PCLK\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CMOS_PCLK\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CMOS_PCLK\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CMOS_PCLK\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CMOS_PCLK\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CMOS_PCLK\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CMOS_PCLK\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CMOS_PCLK\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CMOS_PCLK\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CMOS_PCLK\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CMOS_PCLK\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CMOS_PCLK\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CMOS_PCLK\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CMOS_PCLK\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Info (176353): Automatically promoted node CLOCK~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 20 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 2928 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|_clk0 (placed in counter C2 of PLL_1) " "Info (176353): Automatically promoted node system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|_clk0 (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 792 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_1) " "Info (176353): Automatically promoted node system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 792 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|_clk2 (placed in counter C0 of PLL_1) " "Info (176353): Automatically promoted node system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|_clk2 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Info (176355): Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 792 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CMOS_PCLK~input (placed in PIN 90 (CLK5, DIFFCLK_2n)) " "Info (176353): Automatically promoted node CMOS_PCLK~input (placed in PIN 90 (CLK5, DIFFCLK_2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 45 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_PCLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 2929 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl:u_system_ctrl\|sysrst_nr2  " "Info (176353): Automatically promoted node system_ctrl:u_system_ctrl\|sysrst_nr2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|comb~0 " "Info (176357): Destination node sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|comb~0" {  } { { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 1215 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_ctrl:module_001\|sys_r_wn~1 " "Info (176357): Destination node sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_ctrl:module_001\|sys_r_wn~1" {  } { { "../src/sdram_vga_ip/sdram_ip/sdram_ctrl.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdram_ctrl.v" 50 -1 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 1389 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.100 " "Info (176357): Destination node sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.100" {  } { { "../src/sdram_vga_ip/sdram_ip/sdbank_switch.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" 88 -1 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 226 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_write.100 " "Info (176357): Destination node sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_write.100" {  } { { "../src/sdram_vga_ip/sdram_ip/sdbank_switch.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" 49 -1 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 229 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.001 " "Info (176357): Destination node sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.001" {  } { { "../src/sdram_vga_ip/sdram_ip/sdbank_switch.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" 88 -1 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 231 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.011 " "Info (176357): Destination node sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.011" {  } { { "../src/sdram_vga_ip/sdram_ip/sdbank_switch.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" 88 -1 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 217 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_write.011 " "Info (176357): Destination node sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_write.011" {  } { { "../src/sdram_vga_ip/sdram_ip/sdbank_switch.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" 49 -1 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 222 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_write.001 " "Info (176357): Destination node sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_write.001" {  } { { "../src/sdram_vga_ip/sdram_ip/sdbank_switch.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" 49 -1 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 220 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.000 " "Info (176357): Destination node sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.000" {  } { { "../src/sdram_vga_ip/sdram_ip/sdbank_switch.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" 88 -1 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 230 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.010 " "Info (176357): Destination node sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.010" {  } { { "../src/sdram_vga_ip/sdram_ip/sdbank_switch.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" 88 -1 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 211 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info (176358): Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../src/system_ctrl.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/system_ctrl.v" 83 -1 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|sysrst_nr2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 835 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info (176233): Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info (176273): Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info (176274): Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info (176236): Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info (176237): Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info (176248): Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info (176249): Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info (176235): Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info (176219): No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 3.3V 0 4 0 " "Info (176211): Number of I/O pins in group: 4 (unused VREF, 3.3V VCCIO, 0 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVCMOS. " "Info (176212): I/O standards used: 3.3-V LVCMOS." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info (176215): I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info (176214): Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 11 0 " "Info (176213): I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 6 2 " "Info (176213): I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 11 0 " "Info (176213): I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 14 0 " "Info (176213): I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 12 1 " "Info (176213): I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 9 1 " "Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 9 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 12 0 " "Info (176213): I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|pll clk\[0\] CMOS_XCLK~output " "Warning (15064): PLL \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|pll\" output port clk\[0\] feeds output pin \"CMOS_XCLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "../core/sdram_pll.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/core/sdram_pll.v" 111 0 0 } } { "../src/system_ctrl.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/system_ctrl.v" 67 0 0 } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 68 0 0 } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 46 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning (15705): Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DATA0 " "Warning (15706): Node \"DATA0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DCLK " "Warning (15706): Node \"DCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RESET " "Warning (15706): Node \"RESET\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RESET" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SCE " "Warning (15706): Node \"SCE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDO " "Warning (15706): Node \"SDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Info (171121): Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info (170189): Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info (170191): Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info (170137): Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info (170192): Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info (170193): Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_RCF_NUM_ROUTES_CONSTRAINED" "0.67 " "Info (170239): Router is attempting to preserve 0.67 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." {  } {  } 0 170239 "Router is attempting to preserve %1!s! percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info (170195): Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X11_Y12 X22_Y24 " "Info (170196): Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } {  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info (170194): Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info (170201): Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info (170200): Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "29 " "Warning (169180): Following 29 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[0\] 3.3-V LVCMOS 28 " "Info (169178): Pin S_DB\[0\] uses I/O standard 3.3-V LVCMOS at 28" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { S_DB[0] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[0\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 95 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[1\] 3.3-V LVCMOS 30 " "Info (169178): Pin S_DB\[1\] uses I/O standard 3.3-V LVCMOS at 30" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { S_DB[1] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[1\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 96 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[2\] 3.3-V LVCMOS 31 " "Info (169178): Pin S_DB\[2\] uses I/O standard 3.3-V LVCMOS at 31" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { S_DB[2] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[2\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 97 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[3\] 3.3-V LVCMOS 32 " "Info (169178): Pin S_DB\[3\] uses I/O standard 3.3-V LVCMOS at 32" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { S_DB[3] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[3\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 98 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[4\] 3.3-V LVCMOS 33 " "Info (169178): Pin S_DB\[4\] uses I/O standard 3.3-V LVCMOS at 33" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { S_DB[4] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[4\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 99 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[5\] 3.3-V LVCMOS 34 " "Info (169178): Pin S_DB\[5\] uses I/O standard 3.3-V LVCMOS at 34" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { S_DB[5] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[5\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 100 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[6\] 3.3-V LVCMOS 38 " "Info (169178): Pin S_DB\[6\] uses I/O standard 3.3-V LVCMOS at 38" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { S_DB[6] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[6\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 101 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[7\] 3.3-V LVCMOS 39 " "Info (169178): Pin S_DB\[7\] uses I/O standard 3.3-V LVCMOS at 39" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { S_DB[7] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[7\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 102 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[8\] 3.3-V LVCMOS 54 " "Info (169178): Pin S_DB\[8\] uses I/O standard 3.3-V LVCMOS at 54" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { S_DB[8] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[8\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 103 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[9\] 3.3-V LVCMOS 53 " "Info (169178): Pin S_DB\[9\] uses I/O standard 3.3-V LVCMOS at 53" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { S_DB[9] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[9\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 104 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[10\] 3.3-V LVCMOS 52 " "Info (169178): Pin S_DB\[10\] uses I/O standard 3.3-V LVCMOS at 52" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { S_DB[10] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[10\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 105 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[11\] 3.3-V LVCMOS 51 " "Info (169178): Pin S_DB\[11\] uses I/O standard 3.3-V LVCMOS at 51" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { S_DB[11] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[11\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 106 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[12\] 3.3-V LVCMOS 50 " "Info (169178): Pin S_DB\[12\] uses I/O standard 3.3-V LVCMOS at 50" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { S_DB[12] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[12\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 107 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[13\] 3.3-V LVCMOS 49 " "Info (169178): Pin S_DB\[13\] uses I/O standard 3.3-V LVCMOS at 49" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { S_DB[13] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[13\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 108 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[14\] 3.3-V LVCMOS 46 " "Info (169178): Pin S_DB\[14\] uses I/O standard 3.3-V LVCMOS at 46" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { S_DB[14] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[14\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 109 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[15\] 3.3-V LVCMOS 44 " "Info (169178): Pin S_DB\[15\] uses I/O standard 3.3-V LVCMOS at 44" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { S_DB[15] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[15\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 110 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_SDAT 3.3-V LVCMOS 85 " "Info (169178): Pin CMOS_SDAT uses I/O standard 3.3-V LVCMOS at 85" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { CMOS_SDAT } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_SDAT" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 42 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 145 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK 3.3-V LVCMOS 23 " "Info (169178): Pin CLOCK uses I/O standard 3.3-V LVCMOS at 23" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { CLOCK } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 20 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 135 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_PCLK 3.3-V LVCMOS 90 " "Info (169178): Pin CMOS_PCLK uses I/O standard 3.3-V LVCMOS at 90" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { CMOS_PCLK } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_PCLK" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 45 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_PCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 148 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[0\] 3.3-V LVCMOS 106 " "Info (169178): Pin CMOS_DB\[0\] uses I/O standard 3.3-V LVCMOS at 106" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { CMOS_DB[0] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[0\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 47 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 127 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_HREF 3.3-V LVCMOS 89 " "Info (169178): Pin CMOS_HREF uses I/O standard 3.3-V LVCMOS at 89" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { CMOS_HREF } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_HREF" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 44 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_HREF } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 147 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_VSYNC 3.3-V LVCMOS 88 " "Info (169178): Pin CMOS_VSYNC uses I/O standard 3.3-V LVCMOS at 88" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { CMOS_VSYNC } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_VSYNC" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 43 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_VSYNC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 146 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[1\] 3.3-V LVCMOS 105 " "Info (169178): Pin CMOS_DB\[1\] uses I/O standard 3.3-V LVCMOS at 105" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { CMOS_DB[1] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[1\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 47 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 128 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[2\] 3.3-V LVCMOS 104 " "Info (169178): Pin CMOS_DB\[2\] uses I/O standard 3.3-V LVCMOS at 104" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { CMOS_DB[2] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[2\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 47 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 129 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[3\] 3.3-V LVCMOS 103 " "Info (169178): Pin CMOS_DB\[3\] uses I/O standard 3.3-V LVCMOS at 103" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { CMOS_DB[3] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[3\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 47 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 130 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[4\] 3.3-V LVCMOS 101 " "Info (169178): Pin CMOS_DB\[4\] uses I/O standard 3.3-V LVCMOS at 101" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { CMOS_DB[4] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[4\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 47 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 131 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[5\] 3.3-V LVCMOS 100 " "Info (169178): Pin CMOS_DB\[5\] uses I/O standard 3.3-V LVCMOS at 100" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { CMOS_DB[5] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[5\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 47 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 132 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[6\] 3.3-V LVCMOS 99 " "Info (169178): Pin CMOS_DB\[6\] uses I/O standard 3.3-V LVCMOS at 99" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { CMOS_DB[6] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[6\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 47 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 133 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[7\] 3.3-V LVCMOS 98 " "Info (169178): Pin CMOS_DB\[7\] uses I/O standard 3.3-V LVCMOS at 98" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { CMOS_DB[7] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[7\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 47 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 134 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "29 Cyclone IV E " "Warning (169177): 29 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[0\] 3.3-V LVCMOS 28 " "Info (169178): Pin S_DB\[0\] uses I/O standard 3.3-V LVCMOS at 28" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { S_DB[0] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[0\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 95 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[1\] 3.3-V LVCMOS 30 " "Info (169178): Pin S_DB\[1\] uses I/O standard 3.3-V LVCMOS at 30" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { S_DB[1] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[1\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 96 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[2\] 3.3-V LVCMOS 31 " "Info (169178): Pin S_DB\[2\] uses I/O standard 3.3-V LVCMOS at 31" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { S_DB[2] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[2\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 97 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[3\] 3.3-V LVCMOS 32 " "Info (169178): Pin S_DB\[3\] uses I/O standard 3.3-V LVCMOS at 32" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { S_DB[3] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[3\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 98 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[4\] 3.3-V LVCMOS 33 " "Info (169178): Pin S_DB\[4\] uses I/O standard 3.3-V LVCMOS at 33" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { S_DB[4] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[4\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 99 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[5\] 3.3-V LVCMOS 34 " "Info (169178): Pin S_DB\[5\] uses I/O standard 3.3-V LVCMOS at 34" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { S_DB[5] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[5\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 100 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[6\] 3.3-V LVCMOS 38 " "Info (169178): Pin S_DB\[6\] uses I/O standard 3.3-V LVCMOS at 38" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { S_DB[6] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[6\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 101 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[7\] 3.3-V LVCMOS 39 " "Info (169178): Pin S_DB\[7\] uses I/O standard 3.3-V LVCMOS at 39" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { S_DB[7] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[7\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 102 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[8\] 3.3-V LVCMOS 54 " "Info (169178): Pin S_DB\[8\] uses I/O standard 3.3-V LVCMOS at 54" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { S_DB[8] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[8\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 103 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[9\] 3.3-V LVCMOS 53 " "Info (169178): Pin S_DB\[9\] uses I/O standard 3.3-V LVCMOS at 53" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { S_DB[9] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[9\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 104 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[10\] 3.3-V LVCMOS 52 " "Info (169178): Pin S_DB\[10\] uses I/O standard 3.3-V LVCMOS at 52" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { S_DB[10] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[10\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 105 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[11\] 3.3-V LVCMOS 51 " "Info (169178): Pin S_DB\[11\] uses I/O standard 3.3-V LVCMOS at 51" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { S_DB[11] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[11\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 106 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[12\] 3.3-V LVCMOS 50 " "Info (169178): Pin S_DB\[12\] uses I/O standard 3.3-V LVCMOS at 50" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { S_DB[12] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[12\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 107 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[13\] 3.3-V LVCMOS 49 " "Info (169178): Pin S_DB\[13\] uses I/O standard 3.3-V LVCMOS at 49" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { S_DB[13] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[13\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 108 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[14\] 3.3-V LVCMOS 46 " "Info (169178): Pin S_DB\[14\] uses I/O standard 3.3-V LVCMOS at 46" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { S_DB[14] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[14\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 109 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[15\] 3.3-V LVCMOS 44 " "Info (169178): Pin S_DB\[15\] uses I/O standard 3.3-V LVCMOS at 44" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { S_DB[15] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[15\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 110 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_SDAT 3.3-V LVCMOS 85 " "Info (169178): Pin CMOS_SDAT uses I/O standard 3.3-V LVCMOS at 85" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { CMOS_SDAT } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_SDAT" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 42 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 145 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK 3.3-V LVCMOS 23 " "Info (169178): Pin CLOCK uses I/O standard 3.3-V LVCMOS at 23" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { CLOCK } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 20 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 135 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_PCLK 3.3-V LVCMOS 90 " "Info (169178): Pin CMOS_PCLK uses I/O standard 3.3-V LVCMOS at 90" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { CMOS_PCLK } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_PCLK" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 45 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_PCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 148 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[0\] 3.3-V LVCMOS 106 " "Info (169178): Pin CMOS_DB\[0\] uses I/O standard 3.3-V LVCMOS at 106" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { CMOS_DB[0] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[0\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 47 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 127 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_HREF 3.3-V LVCMOS 89 " "Info (169178): Pin CMOS_HREF uses I/O standard 3.3-V LVCMOS at 89" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { CMOS_HREF } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_HREF" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 44 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_HREF } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 147 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_VSYNC 3.3-V LVCMOS 88 " "Info (169178): Pin CMOS_VSYNC uses I/O standard 3.3-V LVCMOS at 88" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { CMOS_VSYNC } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_VSYNC" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 43 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_VSYNC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 146 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[1\] 3.3-V LVCMOS 105 " "Info (169178): Pin CMOS_DB\[1\] uses I/O standard 3.3-V LVCMOS at 105" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { CMOS_DB[1] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[1\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 47 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 128 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[2\] 3.3-V LVCMOS 104 " "Info (169178): Pin CMOS_DB\[2\] uses I/O standard 3.3-V LVCMOS at 104" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { CMOS_DB[2] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[2\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 47 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 129 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[3\] 3.3-V LVCMOS 103 " "Info (169178): Pin CMOS_DB\[3\] uses I/O standard 3.3-V LVCMOS at 103" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { CMOS_DB[3] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[3\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 47 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 130 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[4\] 3.3-V LVCMOS 101 " "Info (169178): Pin CMOS_DB\[4\] uses I/O standard 3.3-V LVCMOS at 101" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { CMOS_DB[4] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[4\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 47 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 131 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[5\] 3.3-V LVCMOS 100 " "Info (169178): Pin CMOS_DB\[5\] uses I/O standard 3.3-V LVCMOS at 100" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { CMOS_DB[5] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[5\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 47 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 132 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[6\] 3.3-V LVCMOS 99 " "Info (169178): Pin CMOS_DB\[6\] uses I/O standard 3.3-V LVCMOS at 99" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { CMOS_DB[6] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[6\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 47 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 133 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[7\] 3.3-V LVCMOS 98 " "Info (169178): Pin CMOS_DB\[7\] uses I/O standard 3.3-V LVCMOS at 98" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { CMOS_DB[7] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[7\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 47 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 134 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/sdram_ov7670_vga.fit.smsg " "Info (144001): Generated suppressed messages file E:/AA_IO_BD/sdram_ov7670_rgb_vga/sdram_ov7670_rgb_vga_640480/dev/sdram_ov7670_vga.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 14 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "522 " "Info: Peak virtual memory: 522 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 28 09:30:22 2015 " "Info: Processing ended: Sat Feb 28 09:30:22 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
