#ifndef __SSD1298_H
#define __SSD1298_H

/* definition of SSD1298 Registers */
#define SSD1298_REG_INDEX		0x00
#define SSD1298_REG_STATUS		0x00
#define SSD1298_REG_OSC_ENABLE		0x00
#define SSD1298_REG_DRIVER_OUTPUT	0x01
#define SSD1298_REG_WAVEFORM_CTL	0x02

#define SSD1298_REG_POWER_CTRL1		0x03
#define SSD1298_REG_DISPLAY_CTRL	0x07
#define SSD1298_REG_FRAME_CTRL		0x08

#define SSD1298_REG_POWER_CTRL2		0x0C
#define SSD1298_REG_POWER_CTRL3		0x0D
#define SSD1298_REG_POWER_CTRL4		0x0E
#define SSD1298_REG_POWER_CTRL5		0x1E

#define SSD1298_REG_GATE_SCAN		0x0F
#define SSD1298_REG_SLEEP_MODE		0x10
#define SSD1298_REG_ENTRY_MODE		0x11
#define SSD1298_REG_INTERFACE_CTRL	0x15

#define SSD1298_REG_VCOM_STRENGTH	0x20
#define SSD1298_REG_BANDGAP		0x26
#define SSD1298_REG_VCOMHL_TIME		0x27
#define SSD1298_REG_VCOM_CHARGING	0x2E
#define SSD1298_REG_RAM_SPEED		0x2F

#define SSD1298_REG_RAM_DATA		0x22
#define SSD1298_REG_RAM_MASK1		0x23
#define SSD1298_REG_RAM_MASK2		0x24
#define SSD1298_REG_FRAME_FREQ		0x25

#define SSD1298_REG_VCOM_OTP1		0x28
#define SSD1298_REG_VCOM_OTP2		0x29

#define SSD1298_REG_GAMMA_CTRL01	0x30
#define SSD1298_REG_GAMMA_CTRL02	0x31
#define SSD1298_REG_GAMMA_CTRL03	0x32
#define SSD1298_REG_GAMMA_CTRL04	0x33
#define SSD1298_REG_GAMMA_CTRL05	0x34
#define SSD1298_REG_GAMMA_CTRL06	0x35
#define SSD1298_REG_GAMMA_CTRL07	0x36
#define SSD1298_REG_GAMMA_CTRL08	0x37
#define SSD1298_REG_GAMMA_CTRL09	0x3A
#define SSD1298_REG_GAMMA_CTRL10	0x3B


#define SSD1298_REG_H_SCROLL		0x41
#define SSD1298_REG_V_SCROLL		0x42
#define SSD1298_REG_H_RAM_START	   	0x44
#define SSD1298_REG_V_RAM_START		0x45
#define SSD1298_REG_V_RAM_END		0x46

#define SSD1298_REG_WIN1_START		0x48
#define SSD1298_REG_WIN1_END		0x49
#define SSD1298_REG_WIN2_START		0x4A
#define SSD1298_REG_WIN2_END		0x4B

#define SSD1298_REG_GDDRAM_X		0x4E
#define SSD1298_REG_GDDRAM_Y		0x4F

/* definition of SSD1298 Register Vaules */
// for Device Output Control
typedef struct {
	uint16_t RESERVED : 1;
	uint16_t RL: 1;
	uint16_t REV: 1;
	uint16_t GD : 1;
	uint16_t BGR : 1;
	uint16_t SM : 1;
	uint16_t TB : 1;
	uint16_t MUX : 9;
} SSD1298_DeviceOutputControl_TypeDef;

typedef struct {
	uint8_t RESERVED : 3;
	uint8_t FLD : 1;
	uint8_t ENWS : 1;
	uint8_t BC : 1;
	uint8_t EOR : 1;
	uint8_t WSMD : 1;
	uint8_t NW;
} SSD1298_Waveform_Ctrl_TypeDef;

/* for Driver Output Control Register: R01h*/
#define SSD1298_DRIVER_OUTPUT_REV	(0x00 << 13)
#define SSD1298_DRIVER_OUTPUT_NOR	(0x01 << 13)
#define SSD1298_DRIVER_OUTPUT_NO_REV	(0x00 << 13)
#define SSD1298_DRIVER_OUTPUT_GD_G0	(0x01 << 12)
#define SSD1298_DRIVER_OUTPUT_GD_G1	(0x00 << 12)
#define SSD1298_DRIVER_OUTPUT_RGB	(0x00 << 11)
#define SSD1298_DRIVER_OUTPUT_BGR	(0x01 << 11)
#define SSD1298_DRIVER_OUTPUT_RL_SOURCE_SHIFT	(0x01 << 14)
#define SSD1298_DRIVER_OUTPUT_RL_SOURCE_NOSHIFT	(0x00 << 14)
#define SSD1298_DRIVER_OUTPUT_SM_INTERLACED	(0x01 << 10)
#define SSD1298_DRIVER_OUTPUT_SM_PROGRASSIVE	(0x00 << 10)
#define SSD1298_DRIVER_OUTPUT_TB_GATE_SHIFT	(0x00 << 9)
#define SSD1298_DRIVER_OUTPUT_TB_GATE_NOSHIFT	(0x01 << 9)

/* for Entry Mode Register R11h */
#define SSD1298_DISP_CTRL_DFM_65K	(0x03 <<13 )
#define SSD1298_DISP_CTRL_DFM_262K	(0x02 <<13 )

#define SSD1298_DISP_CTRL_TYPE_A	(0x00 <<6 )
#define SSD1298_DISP_CTRL_TYPE_B	(0x01 <<6 )
#define SSD1298_DISP_CTRL_TYPE_C	(0x02 <<6 )

#define SSD1298_DISP_CTRL_ID1_V_INC	(0x01 <<5 )
#define SSD1298_DISP_CTRL_ID1_V_DEC	(0x00 <<5 )
#define SSD1298_DISP_CTRL_ID0_H_INC	(0x01 <<4 )
#define SSD1298_DISP_CTRL_ID0_H_DEC	(0x00 <<4 )

#define SSD1298_DISP_CTRL_AM_V		(0x01 <<3 )
#define SSD1298_DISP_CTRL_AM_H		(0x00 <<3 )



#endif
