--------------------------------------------------------------------------------
-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: P.20131013
--  \   \         Application: netgen
--  /   /         Filename: LearningNetwork_map.vhd
-- /___/   /\     Timestamp: Mon Mar 13 17:13:43 2017
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -filter E:/Xilinx/Neural_FPGA_Project/LearningNetwork/iseconfig/filter.filter -intstyle ise -s 2 -pcf LearningNetwork.pcf -rpw 100 -tpw 0 -ar Structure -tm LearningNetwork -w -dir netgen/map -ofmt vhdl -sim LearningNetwork_map.ncd LearningNetwork_map.vhd 
-- Device	: 6slx9tqg144-2 (PRODUCTION 1.23 2013-10-13)
-- Input file	: LearningNetwork_map.ncd
-- Output file	: E:\Xilinx\Neural_FPGA_Project\LearningNetwork\netgen\map\LearningNetwork_map.vhd
-- # of Entities	: 1
-- Design Name	: LearningNetwork
-- Xilinx	: d:\Xilinx\14.7\ISE_DS\ISE\
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Command Line Tools User Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library SIMPRIM;
use SIMPRIM.VCOMPONENTS.ALL;
use SIMPRIM.VPACKAGE.ALL;

entity LearningNetwork is
  port (
    update : in STD_LOGIC := 'X'; 
    clk : in STD_LOGIC := 'X'; 
    Input : in STD_LOGIC_VECTOR ( 1 downto 0 ); 
    corrOut : in STD_LOGIC_VECTOR ( 4 downto 0 ); 
    Output : out STD_LOGIC_VECTOR ( 4 downto 0 ) 
  );
end LearningNetwork;

architecture Structure of LearningNetwork is
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_8 : STD_LOGIC; 
  signal N90_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multL_multRes_10_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_multRes_4_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_multRes_5_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_multRes_11_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd2_xor_8_12 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multL_multRes_9_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multL_multRes_8_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multL_multRes_6_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multL_multRes_7_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_8 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multL_multRes_10_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_multRes_4_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_multRes_5_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_multRes_11_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd2_xor_8_12 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multL_multRes_9_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multL_multRes_8_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multL_multRes_6_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multL_multRes_7_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_8 : STD_LOGIC; 
  signal N86_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_multRes_4_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_multRes_5_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_multRes_11_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multL_multRes_9_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multL_multRes_8_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multL_multRes_6_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multL_multRes_7_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_8 : STD_LOGIC; 
  signal N88_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multL_multRes_10_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_multRes_4_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_multRes_5_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_multRes_11_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multL_multRes_9_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multL_multRes_8_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multL_multRes_6_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multL_multRes_7_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_8 : STD_LOGIC; 
  signal N92_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multL_multRes_10_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_multRes_4_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_multRes_5_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_multRes_11_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multL_multRes_9_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multL_multRes_8_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multL_multRes_6_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multL_multRes_7_0 : STD_LOGIC; 
  signal weightDeltaKOutNode_12_Q : STD_LOGIC; 
  signal weightDeltaKOutNode_8_Q : STD_LOGIC; 
  signal t_weightDKMult1_Mmux_posIn251_14920 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_multRes_9_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multL_multRes_11_0 : STD_LOGIC; 
  signal N737_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_multRes_9_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multL_multRes_11_0 : STD_LOGIC; 
  signal N743_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multL_multRes_7_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_posIn1_2_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multL_multRes_11_0 : STD_LOGIC; 
  signal N52_0 : STD_LOGIC; 
  signal N752_0 : STD_LOGIC; 
  signal N758_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multL_multRes_9_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multL_multRes_8_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_posIn1_4_0 : STD_LOGIC; 
  signal t_weightDKMult1_posIn2_1_0 : STD_LOGIC; 
  signal t_weightDKMult1_posIn2_7_0 : STD_LOGIC; 
  signal t_weightDKMult2_posIn2_2_0 : STD_LOGIC; 
  signal weightDeltaKOutNode_20_Q : STD_LOGIC; 
  signal weightDeltaKOutNode_16_Q : STD_LOGIC; 
  signal t_weightDKMult2_Mmux_posIn251_14970 : STD_LOGIC; 
  signal mM_N1 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_420_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_220_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_120_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_320_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_720_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_sigDer_0_2_0 : STD_LOGIC; 
  signal mL_N1 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_420_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_220_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_120_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_320_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_720_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_multRes_9_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multL_multRes_11_0 : STD_LOGIC; 
  signal N734_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_multRes_9_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multL_multRes_11_0 : STD_LOGIC; 
  signal N740_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_multRes_9_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multL_multRes_11_0 : STD_LOGIC; 
  signal N746_0 : STD_LOGIC; 
  signal N749_0 : STD_LOGIC; 
  signal N755_0 : STD_LOGIC; 
  signal N761_0 : STD_LOGIC; 
  signal t_weightDKMult0_Mmux_posIn251_15006 : STD_LOGIC; 
  signal t_weightDKMult0_posIn2_1_0 : STD_LOGIC; 
  signal t_weightDKMult0_posIn2_7_0 : STD_LOGIC; 
  signal N199 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_multRes_6_0 : STD_LOGIC; 
  signal N54_0 : STD_LOGIC; 
  signal N201 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_multRes_6_0 : STD_LOGIC; 
  signal N58_0 : STD_LOGIC; 
  signal N205 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_multRes_6_0 : STD_LOGIC; 
  signal N62_0 : STD_LOGIC; 
  signal N203 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_multRes_6_0 : STD_LOGIC; 
  signal N56_0 : STD_LOGIC; 
  signal N207 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_multRes_6_0 : STD_LOGIC; 
  signal N60_0 : STD_LOGIC; 
  signal t_weightDKMult0_posIn2_2_0 : STD_LOGIC; 
  signal weightDeltaKOutNode_4_Q : STD_LOGIC; 
  signal weightDeltaKOutNode_0_Q : STD_LOGIC; 
  signal mR_N1 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_420_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_220_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_120_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_320_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_720_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_sigDer_0_2_0 : STD_LOGIC; 
  signal t_weightDKMult2_posIn2_1_0 : STD_LOGIC; 
  signal t_weightDKMult2_posIn2_7_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_3_12 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_3_12 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_3_12 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_xor_3_12 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_xor_3_12 : STD_LOGIC; 
  signal t_weightDKMult1_posIn2_2_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_multRes_7_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_multRes_8_0 : STD_LOGIC; 
  signal N493 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_73_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_5_mand1_15064 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_multRes_10_0 : STD_LOGIC; 
  signal N747 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmux_posIn271 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_83_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_5_mand1_15069 : STD_LOGIC; 
  signal N762 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_93_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_5_mand1_15073 : STD_LOGIC; 
  signal N776 : STD_LOGIC; 
  signal N777 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_103_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_5_mand1_15077 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_113_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_multRes_7_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_multRes_8_0 : STD_LOGIC; 
  signal N491 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_73_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_5_mand1_15083 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_multRes_10_0 : STD_LOGIC; 
  signal N744 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmux_posIn271 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_83_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_3_x_weightUpdateMod0_multAll_posIn2_5_mand1_15088 : STD_LOGIC; 
  signal N759 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_93_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_4_x_weightUpdateMod0_multAll_posIn2_5_mand1_15092 : STD_LOGIC; 
  signal N773 : STD_LOGIC; 
  signal N774 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_103_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_5_mand1_15096 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_113_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_multRes_7_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_multRes_8_0 : STD_LOGIC; 
  signal N489 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_73_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_5_mand1_15102 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_multRes_10_0 : STD_LOGIC; 
  signal N741 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmux_posIn271 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_83_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_5_mand1_15107 : STD_LOGIC; 
  signal N756 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_93_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_5_mand1_15111 : STD_LOGIC; 
  signal N770 : STD_LOGIC; 
  signal N771 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_103_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_5_mand1_15115 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_113_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_multRes_7_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_multRes_8_0 : STD_LOGIC; 
  signal N487 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_73_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_5_mand1_15121 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_multRes_10_0 : STD_LOGIC; 
  signal N738 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmux_posIn271 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_83_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_3_x_weightUpdateMod0_multAll_posIn2_5_mand1_15126 : STD_LOGIC; 
  signal N753 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_93_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_4_x_weightUpdateMod0_multAll_posIn2_5_mand1_15130 : STD_LOGIC; 
  signal N767 : STD_LOGIC; 
  signal N768 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_103_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_5_mand1_15134 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_113_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_multRes_7_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_multRes_8_0 : STD_LOGIC; 
  signal N485 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_73_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_5_mand1_15140 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_multRes_10_0 : STD_LOGIC; 
  signal N735 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmux_posIn271 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_83_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_5_mand1_15145 : STD_LOGIC; 
  signal N750 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_93_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_5_mand1_15149 : STD_LOGIC; 
  signal N764 : STD_LOGIC; 
  signal N765 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_103_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_5_mand1_15153 : STD_LOGIC; 
  signal N224 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_113_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_34_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_4_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_44_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_posIn2_3_Q : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_53_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_54_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_Q_15163 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_posIn2_4_Q : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_63_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_64_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_74_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_82 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_84_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_94_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_Q_15172 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_104_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_114_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_3_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_34_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_4_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_44_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_posIn2_3_Q : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_53_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_54_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_Q_15182 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_posIn2_4_Q : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_63_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_64_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_74_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_82 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_84_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_94_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_Q_15191 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_104_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_114_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_34_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_4_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_44_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_posIn2_3_Q : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_53_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_54_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_Q_15201 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_posIn2_4_Q : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_63_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_64_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_74_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_82 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_84_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_94_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_Q_15210 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_104_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_114_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_3_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_34_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_4_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_44_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_posIn2_3_Q : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_53_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_54_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_Q_15220 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_posIn2_4_Q : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_63_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_64_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_74_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_82 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_84_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_94_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_Q_15229 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_104_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_114_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_34_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_4_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_44_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_posIn2_3_Q : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_53_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_54_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_Q_15239 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_posIn2_4_Q : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_63_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_64_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_74_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_82 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_84_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_94_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_Q_15248 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_104_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_114_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_51_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_56_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_65_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_66_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_75_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_76_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_85_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_86_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_95_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_96_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_105_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_106_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_115_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_117_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_51_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_56_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_65_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_66_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_75_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_76_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_85_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_86_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_95_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_96_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_105_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_106_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_115_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_117_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_51_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_56_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_65_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_66_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_75_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_76_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_85_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_86_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_95_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_96_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_105_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_106_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_115_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_117_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_51_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_56_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_65_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_66_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_75_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_76_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_85_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_86_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_95_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_96_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_105_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_106_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_115_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_117_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_51_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_56_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_65_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_66_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_75_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_76_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_85_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_86_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_95_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_96_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_105_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_106_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_115_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_117_0 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_11_0 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_21_0 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_31_0 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_41_0 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_51_0 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_61_0 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_71_0 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_11_0 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_21_0 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_31_0 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_41_0 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_51_0 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_61_0 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_71_0 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_11_0 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_21_0 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_31_0 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_41_0 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_51_0 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_61_0 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_71_0 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_11_0 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_21_0 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_31_0 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_41_0 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_51_0 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_61_0 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_71_0 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_11_0 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_21_0 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_31_0 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_41_0 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_51_0 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_61_0 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_71_0 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_11_0 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_21_0 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_31_0 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_41_0 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_51_0 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_61_0 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_71_0 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_0 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_11_0 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_21_0 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_31_0 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_41_0 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_51_0 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_61_0 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_71_0 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_0 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_11_0 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_21_0 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_31_0 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_41_0 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_51_0 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_61_0 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_71_0 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_11_0 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_21_0 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_31_0 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_41_0 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_51_0 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_61_0 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_71_0 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_11_0 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_21_0 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_31_0 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_41_0 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_51_0 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_61_0 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_71_0 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_11_0 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_21_0 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_31_0 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_41_0 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_51_0 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_61_0 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_71_0 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_11_0 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_21_0 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_31_0 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_41_0 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_51_0 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_61_0 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_71_0 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_11_0 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_21_0 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_31_0 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_41_0 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_51_0 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_61_0 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_71_0 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_11_0 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_21_0 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_31_0 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_41_0 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_51_0 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_61_0 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_71_0 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_0 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_11_0 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_21_0 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_31_0 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_41_0 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_51_0 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_61_0 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_71_0 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_0 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_11_0 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_21_0 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_31_0 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_41_0 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_51_0 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_61_0 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_71_0 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_11_0 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_21_0 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_31_0 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_41_0 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_51_0 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_61_0 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_71_0 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_11_0 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_21_0 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_31_0 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_41_0 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_51_0 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_61_0 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_71_0 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_11_0 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_21_0 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_31_0 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_41_0 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_51_0 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_61_0 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_71_0 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_11_0 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_21_0 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_31_0 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_41_0 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_51_0 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_61_0 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_71_0 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_11_0 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_21_0 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_31_0 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_41_0 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_51_0 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_61_0 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_71_0 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_11_0 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_21_0 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_31_0 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_41_0 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_51_0 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_61_0 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_71_0 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_0 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_11_0 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_21_0 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_31_0 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_41_0 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_51_0 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_61_0 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_71_0 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_0 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_11_0 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_21_0 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_31_0 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_41_0 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_51_0 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_61_0 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_71_0 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_01_0 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd1_15581 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd11_15582 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_11_0 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd12_15587 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_21_0 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd13_0 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_31_0 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd14_15598 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_41_0 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd15_15603 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_51_0 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_61_0 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_71_0 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_01_0 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd1_15616 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd11_15617 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_11_0 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd12_15622 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_21_0 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd13_0 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_31_0 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd14_15633 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_41_0 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd15_15638 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_51_0 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_61_0 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_71_0 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_01_0 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd1_15651 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd11_15652 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_11_0 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd12_15657 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_21_0 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd13_0 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_31_0 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd14_15668 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_41_0 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd15_15673 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_51_0 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_61_0 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_71_0 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_11_0 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_21_0 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_31_0 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_41_0 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_51_0 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_61_0 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_71_0 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_11_0 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_21_0 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_31_0 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_41_0 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_51_0 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_61_0 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_71_0 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_11_0 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_21_0 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_31_0 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_41_0 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_51_0 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_61_0 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_71_0 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_11_0 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_21_0 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_31_0 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_41_0 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_51_0 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_61_0 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_71_0 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_11_0 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_21_0 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_31_0 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_41_0 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_51_0 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_61_0 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_71_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_36_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_46_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_fullProd_0_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_multRes_5_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_Q_15723 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_multRes_6_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_posIn2_1_Q : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_multRes_7_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_1_x_weightUpdateMod1_multAll_posIn2_2_mand : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_multRes_8_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_multRes_9_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_Q_15730 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_multRes_10_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_0_x_weightUpdateMod1_multAll_posIn2_5_mand : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_multRes_11_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_36_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_46_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_fullProd_0_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_multRes_5_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_Q_15738 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_multRes_6_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_posIn2_1_Q : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_multRes_7_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_1_x_weightUpdateMod0_multAll_posIn2_2_mand : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_multRes_8_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_multRes_9_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_Q_15745 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_multRes_10_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_0_x_weightUpdateMod0_multAll_posIn2_5_mand : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_multRes_11_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_36_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_46_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_fullProd_0_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_multRes_5_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_Q_15753 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_multRes_6_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_posIn2_1_Q : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_multRes_7_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_1_x_weightUpdateMod1_multAll_posIn2_2_mand : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_multRes_8_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_multRes_9_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_Q_15760 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_multRes_10_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_0_x_weightUpdateMod1_multAll_posIn2_5_mand : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_multRes_11_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_36_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_46_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_fullProd_0_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_multRes_5_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_Q_15768 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_multRes_6_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_posIn2_1_Q : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_multRes_7_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_1_x_weightUpdateMod0_multAll_posIn2_2_mand : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_multRes_8_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_multRes_9_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_Q_15775 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_multRes_10_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_0_x_weightUpdateMod0_multAll_posIn2_5_mand : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_multRes_11_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_36_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_46_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_fullProd_0_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_multRes_5_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_Q_15783 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_multRes_6_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_posIn2_1_Q : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_multRes_7_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_1_x_weightUpdateMod1_multAll_posIn2_2_mand : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_multRes_8_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_multRes_9_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_Q_15790 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_multRes_10_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_0_x_weightUpdateMod1_multAll_posIn2_5_mand : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_multRes_11_0 : STD_LOGIC; 
  signal N398 : STD_LOGIC; 
  signal N397 : STD_LOGIC; 
  signal N399 : STD_LOGIC; 
  signal N400 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_03_0 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_03_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd20_lut_0_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_115_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd16_15804 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd161_15805 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_116_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_215_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd162_15810 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd16_cy_0_3 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_216_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_315_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd163_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_316_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_415_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd164_15821 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_416_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_515_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd165_15826 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_516_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_615_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_616_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_715_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_716_0 : STD_LOGIC; 
  signal N388 : STD_LOGIC; 
  signal N387 : STD_LOGIC; 
  signal N389 : STD_LOGIC; 
  signal N390 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_03_0 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_03_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd20_lut_0_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_115_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd16_15846 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd161_15847 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_116_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_215_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd162_15852 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd16_cy_0_3 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_216_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_315_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd163_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_316_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_415_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd164_15863 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_416_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_515_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd165_15868 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_516_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_615_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_616_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_715_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_716_0 : STD_LOGIC; 
  signal N383 : STD_LOGIC; 
  signal N382 : STD_LOGIC; 
  signal N384 : STD_LOGIC; 
  signal N385 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_03_0 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_03_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd20_lut_0_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_115_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd16_15888 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd161_15889 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_116_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_215_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd162_15894 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd16_cy_0_3 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_216_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_315_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd163_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_316_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_415_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd164_15905 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_416_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_515_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd165_15910 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_516_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_615_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_616_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_715_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_716_0 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_03_0 : STD_LOGIC; 
  signal t_weight2_PWR_19_o_activationVal_4_equal_10_o : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_0_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd6_lut_0_0 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_13_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_1_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd2_15927 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd21_15928 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_12_0 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_23_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_2_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd22_15933 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd2_cy_0_3 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_22_0 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_33_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_3_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd23_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_32_0 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_43_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_4_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd24_15944 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_42_0 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_53_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_5_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd25_15949 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_52_0 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_63_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_6_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_62_0 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_73_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_7_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_72_0 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_13_0 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_23_0 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_33_0 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_43_0 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_53_0 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_63_0 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_73_0 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_13_0 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_23_0 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_33_0 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_43_0 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_53_0 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_63_0 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_73_0 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_13_0 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_23_0 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_33_0 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_43_0 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_53_0 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_63_0 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_73_0 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_13_0 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_23_0 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_33_0 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_43_0 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_53_0 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_63_0 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_73_0 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_13_0 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_23_0 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_33_0 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_43_0 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_53_0 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_63_0 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_73_0 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_13_0 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_23_0 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_33_0 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_43_0 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_53_0 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_63_0 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_73_0 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_13_0 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_23_0 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_33_0 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_43_0 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_53_0 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_63_0 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_73_0 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_13_0 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_23_0 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_33_0 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_43_0 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_53_0 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_63_0 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_73_0 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_13_0 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_23_0 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_33_0 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_43_0 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_53_0 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_63_0 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_73_0 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_13_0 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_23_0 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_33_0 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_43_0 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_53_0 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_63_0 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_73_0 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_13_0 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_23_0 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_33_0 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_43_0 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_53_0 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_63_0 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_73_0 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_13_0 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_23_0 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_33_0 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_43_0 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_53_0 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_63_0 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_73_0 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_13_0 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_23_0 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_33_0 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_43_0 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_53_0 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_63_0 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_73_0 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_13_0 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_23_0 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_33_0 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_43_0 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_53_0 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_63_0 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_73_0 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_13_0 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_23_0 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_33_0 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_43_0 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_53_0 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_63_0 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_73_0 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_13_0 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_23_0 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_33_0 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_43_0 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_53_0 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_63_0 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_73_0 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_13_0 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_23_0 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_33_0 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_43_0 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_53_0 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_63_0 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_73_0 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_13_0 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_23_0 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_33_0 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_43_0 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_53_0 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_63_0 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_73_0 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_13_0 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_23_0 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_33_0 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_43_0 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_53_0 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_63_0 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_73_0 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_13_0 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_23_0 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_33_0 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_43_0 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_53_0 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_63_0 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_73_0 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_13_0 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_23_0 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_33_0 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_43_0 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_53_0 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_63_0 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_73_0 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_13_0 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_23_0 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_33_0 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_43_0 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_53_0 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_63_0 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_73_0 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_13_0 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_23_0 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_33_0 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_43_0 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_53_0 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_63_0 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_73_0 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_13_0 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_23_0 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_33_0 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_43_0 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_53_0 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_63_0 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_73_0 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_03_0 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd3_16156 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd31_16157 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_13_0 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd32_16161 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_23_0 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd33_0 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_33_0 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd34_16169 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_43_0 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_53_0 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_63_0 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_73_0 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_03_0 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd3_16179 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd31_16180 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_13_0 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd32_16184 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_23_0 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd33_0 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_33_0 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd34_16192 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_43_0 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_53_0 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_63_0 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_73_0 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd3_16201 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd31_16202 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_13_0 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd32_16206 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_23_0 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd33_0 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_33_0 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd34_16214 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_43_0 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_53_0 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_63_0 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_73_0 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_13_0 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_23_0 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_33_0 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_43_0 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_53_0 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_63_0 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_73_0 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_13_0 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_23_0 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_33_0 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_43_0 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_53_0 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_63_0 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_73_0 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_13_0 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_23_0 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_33_0 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_43_0 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_53_0 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_63_0 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_73_0 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_13_0 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_23_0 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_33_0 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_43_0 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_53_0 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_63_0 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_73_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_118_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd191_16253 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_119_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_218_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd192_16256 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd19_cy_0_3 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_219_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_318_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd193_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_319_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_418_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd194_16263 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_419_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_518_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd195_16266 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_519_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_618_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_619_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_718_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_719_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_118_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd191_16273 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_119_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_218_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd192_16276 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd19_cy_0_3 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_219_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_318_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd193_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_319_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_418_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd194_16283 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_419_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_518_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd195_16286 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_519_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_618_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_619_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_718_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_719_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_118_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd191_16293 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_119_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_218_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd192_16296 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd19_cy_0_3 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_219_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_318_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd193_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_319_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_418_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd194_16303 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_419_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_518_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd195_16306 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_519_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_618_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_619_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_718_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_719_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_13_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd51_16313 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_15_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_23_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd52_16316 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd5_cy_0_3 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_25_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_33_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd53_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_35_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_43_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd54_16323 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_45_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_53_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd55_16326 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_55_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_63_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_65_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_73_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_75_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multL_Mmult_multRes_Madd_64_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_6_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_7_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_8_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_9_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_10_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_11_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multL_Mmult_multRes_Madd_64_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_6_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_7_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_8_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_9_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_10_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_11_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multL_Mmult_multRes_Madd_64_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_6_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_7_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_8_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_9_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_10_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_11_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multL_Mmult_multRes_Madd_64_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_6_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_7_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_8_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_9_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_10_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_11_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multL_Mmult_multRes_Madd_64_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_6_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_7_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_8_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_9_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_10_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_11_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multL_Mmult_multRes_Madd_64_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_6_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_7_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_8_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_9_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_10_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_11_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multL_multRes_10_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_020_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_520_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_620_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_020_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_520_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_620_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_020_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_520_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_620_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_51_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_61_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12 : STD_LOGIC; 
  signal t_weightDKMult2_Mmux_output6_16411 : STD_LOGIC; 
  signal weightDeltaKOutNode_22_Q : STD_LOGIC; 
  signal t_weightDKMult2_Mmux_output82_16413 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_71_0 : STD_LOGIC; 
  signal weightDeltaKOutNode_21_Q : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_81_0 : STD_LOGIC; 
  signal weightDeltaKOutNode_23_Q : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_91_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_101_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_111_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_51_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_61_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_71_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_81_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_91_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_101_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_111_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_51_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_61_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12 : STD_LOGIC; 
  signal t_weightDKMult1_Mmux_output4_16438 : STD_LOGIC; 
  signal weightDeltaKOutNode_14_Q : STD_LOGIC; 
  signal t_weightDKMult1_Mmux_output62_16440 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_71_0 : STD_LOGIC; 
  signal weightDeltaKOutNode_13_Q : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_81_0 : STD_LOGIC; 
  signal weightDeltaKOutNode_15_Q : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_91_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_101_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_111_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_51_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_61_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_71_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_81_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_91_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_101_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_111_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_51_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_61_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12 : STD_LOGIC; 
  signal t_weightDKMult0_Mmux_output6_16465 : STD_LOGIC; 
  signal weightDeltaKOutNode_6_Q : STD_LOGIC; 
  signal t_weightDKMult0_Mmux_output82_16467 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_71_0 : STD_LOGIC; 
  signal weightDeltaKOutNode_5_Q : STD_LOGIC; 
  signal weightDeltaKOutNode_7_Q : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_81_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_91_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_101_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_111_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_51_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_61_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_71_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_81_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_91_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_101_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_111_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_18_0 : STD_LOGIC; 
  signal N678 : STD_LOGIC; 
  signal N677 : STD_LOGIC; 
  signal t_weightDKMult2_Mmux_output71_16490 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_23_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_2_mand1_16492 : STD_LOGIC; 
  signal N696 : STD_LOGIC; 
  signal N695 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_33_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_Q_16496 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_2_mand1_16497 : STD_LOGIC; 
  signal N711 : STD_LOGIC; 
  signal N710 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_43_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_2_mand1_16501 : STD_LOGIC; 
  signal t_weightDKMult2_Mmux_output6_SW0_16502 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_53_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_5_mand1_16504 : STD_LOGIC; 
  signal N114 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_63_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_5_mand1_16507 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_73_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_Q_16509 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_5_mand1_16510 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_83_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_5_mand1_16512 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_9_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_18_0 : STD_LOGIC; 
  signal N675 : STD_LOGIC; 
  signal N674 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_23_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_2_mand1_16519 : STD_LOGIC; 
  signal N693 : STD_LOGIC; 
  signal N692 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_33_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_Q_16523 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_2_mand1_16524 : STD_LOGIC; 
  signal N708 : STD_LOGIC; 
  signal N707 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_43_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_2_mand1_16528 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_53_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_63_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_5_mand1_16531 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_73_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_Q_16533 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_5_mand1_16534 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_83_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_5_mand1_16536 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_9_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_10_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_18_0 : STD_LOGIC; 
  signal N672 : STD_LOGIC; 
  signal N671 : STD_LOGIC; 
  signal t_weightDKMult1_Mmux_output51_16543 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_23_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_2_mand1_16545 : STD_LOGIC; 
  signal N690 : STD_LOGIC; 
  signal N689 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_33_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_Q_16549 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_2_mand1_16550 : STD_LOGIC; 
  signal N705 : STD_LOGIC; 
  signal N704 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_43_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_2_mand1_16554 : STD_LOGIC; 
  signal t_weightDKMult1_Mmux_output4_SW0_16555 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_53_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_5_mand1_16557 : STD_LOGIC; 
  signal N110 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_63_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_5_mand1_16560 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_73_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_Q_16562 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_5_mand1_16563 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_83_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_5_mand1_16565 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_9_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_18_0 : STD_LOGIC; 
  signal N669 : STD_LOGIC; 
  signal N668 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_23_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_2_mand1_16572 : STD_LOGIC; 
  signal N687 : STD_LOGIC; 
  signal N686 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_33_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_Q_16576 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_2_mand1_16577 : STD_LOGIC; 
  signal N702 : STD_LOGIC; 
  signal N701 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_43_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_2_mand1_16581 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_53_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_63_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_5_mand1_16584 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_73_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_Q_16586 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_5_mand1_16587 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_83_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_5_mand1_16589 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_9_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_10_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_18_0 : STD_LOGIC; 
  signal N666 : STD_LOGIC; 
  signal N665 : STD_LOGIC; 
  signal t_weightDKMult0_Mmux_output71_16596 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_23_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_2_mand1_16598 : STD_LOGIC; 
  signal N684 : STD_LOGIC; 
  signal N683 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_33_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_Q_16602 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_2_mand1_16603 : STD_LOGIC; 
  signal N699 : STD_LOGIC; 
  signal N698 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_43_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_2_mand1_16607 : STD_LOGIC; 
  signal t_weightDKMult0_Mmux_output6_SW0_16608 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_53_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_5_mand1_16610 : STD_LOGIC; 
  signal N108 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_63_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_5_mand1_16613 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_73_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_Q_16615 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_5_mand1_16616 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_83_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_5_mand1_16618 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_9_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_18_0 : STD_LOGIC; 
  signal N663 : STD_LOGIC; 
  signal N662 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_23_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_2_mand1_16625 : STD_LOGIC; 
  signal N681 : STD_LOGIC; 
  signal N680 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_33_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_Q_16629 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_2_mand1_16630 : STD_LOGIC; 
  signal N714 : STD_LOGIC; 
  signal N713 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_43_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_2_mand1_16634 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_53_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_63_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_5_mand1_16637 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_73_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_Q_16639 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_5_mand1_16640 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_83_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_5_mand1_16642 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_9_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_10_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_34_0 : STD_LOGIC; 
  signal N731 : STD_LOGIC; 
  signal N732 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_44_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_54_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_Q_16652 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_11 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_64_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_74_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_84_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_94_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_Q_16658 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_104_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_114_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_34_0 : STD_LOGIC; 
  signal N728 : STD_LOGIC; 
  signal N729 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_44_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_54_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_Q_16666 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_11 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_64_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_74_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_84_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_94_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_Q_16672 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_104_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_114_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_34_0 : STD_LOGIC; 
  signal N725 : STD_LOGIC; 
  signal N726 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_44_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_54_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_Q_16682 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_11 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_64_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_74_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_84_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_94_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_Q_16688 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_104_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_114_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_34_0 : STD_LOGIC; 
  signal N722 : STD_LOGIC; 
  signal N723 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_44_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_54_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_Q_16696 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_11 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_64_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_74_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_84_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_94_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_Q_16702 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_104_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_114_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_34_0 : STD_LOGIC; 
  signal N719 : STD_LOGIC; 
  signal N720 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_44_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_54_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_Q_16712 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_11 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_64_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_74_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_84_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_94_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_Q_16718 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_104_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_114_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_34_0 : STD_LOGIC; 
  signal N716 : STD_LOGIC; 
  signal N717 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_44_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_54_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_Q_16726 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_11 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_64_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_74_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_84_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_94_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_Q_16732 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_104_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_114_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_65_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_75_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_85_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_95_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_105_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_115_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_65_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_75_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_85_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_95_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_105_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_115_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_65_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_75_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_85_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_95_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_105_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_115_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_65_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_75_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_85_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_95_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_105_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_115_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_65_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_75_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_85_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_95_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_105_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_115_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_65_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_75_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_85_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_95_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_105_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_115_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_116_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_26_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_36_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_Q_16780 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_4_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_5_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_6_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_7_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_Q_16785 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_8_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_9_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_10_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_116_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_26_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_36_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_Q_16793 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_4_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_5_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_6_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_7_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_Q_16798 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_8_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_9_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_10_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_116_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_26_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_36_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_Q_16806 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_4_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_5_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_6_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_7_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_Q_16811 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_8_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_9_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_10_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_116_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_26_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_36_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_Q_16819 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_4_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_5_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_6_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_7_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_Q_16824 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_8_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_9_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_10_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_116_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_26_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_36_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_Q_16832 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_4_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_5_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_6_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_7_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_Q_16837 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_8_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_9_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_10_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_116_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_26_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_36_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_Q_16845 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_4_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_5_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_6_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_7_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_Q_16850 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_8_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_9_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_10_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_Q_16855 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_Q_16856 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_Q_16857 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_Q_16858 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_Q_16859 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_Q_16860 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_Q_16861 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_Q_16862 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_Q_16863 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_Q_16864 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_Q_16865 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_posIn2_0_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_multRes_5_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_multRes_6_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_multRes_7_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_Q_16870 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_multRes_8_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_multRes_9_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_multRes_10_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_multRes_11_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmux_output71 : STD_LOGIC; 
  signal update_result_BUFG_16878 : STD_LOGIC; 
  signal N408 : STD_LOGIC; 
  signal N434 : STD_LOGIC; 
  signal N433 : STD_LOGIC; 
  signal N545 : STD_LOGIC; 
  signal N544 : STD_LOGIC; 
  signal N219 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmux_output51 : STD_LOGIC; 
  signal N218 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmux_output71 : STD_LOGIC; 
  signal N404 : STD_LOGIC; 
  signal N428 : STD_LOGIC; 
  signal N427 : STD_LOGIC; 
  signal N539 : STD_LOGIC; 
  signal N538 : STD_LOGIC; 
  signal N213 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmux_output51 : STD_LOGIC; 
  signal N212 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmux_output71 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmux_output51 : STD_LOGIC; 
  signal t_weightUpdateMod0_leftMultTemp_7_Q : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmux_output51 : STD_LOGIC; 
  signal N655 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_61_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_71_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_81_0 : STD_LOGIC; 
  signal N187 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_91_0 : STD_LOGIC; 
  signal N197 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_101_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_111_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_61_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_71_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_81_0 : STD_LOGIC; 
  signal N185 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_91_0 : STD_LOGIC; 
  signal N195 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_101_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_111_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_61_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_71_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_81_0 : STD_LOGIC; 
  signal N183 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_91_0 : STD_LOGIC; 
  signal N193 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_101_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_111_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_61_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_71_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_81_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_91_0 : STD_LOGIC; 
  signal N191 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_101_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_111_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_61_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_71_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_81_0 : STD_LOGIC; 
  signal N179 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_91_0 : STD_LOGIC; 
  signal N189 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_101_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_111_0 : STD_LOGIC; 
  signal t_weightUpdateMod2_leftMultTemp_7_Q : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmux_output51 : STD_LOGIC; 
  signal N651 : STD_LOGIC; 
  signal t_weight1_PWR_19_o_activationVal_4_equal_10_o : STD_LOGIC; 
  signal t_weightOut1_2_Q : STD_LOGIC; 
  signal t_weightOut1_3_Q : STD_LOGIC; 
  signal t_weight1_Mmux_output51 : STD_LOGIC; 
  signal t_weightOut1_5_Q : STD_LOGIC; 
  signal t_weight1_Mmux_output71 : STD_LOGIC; 
  signal N50 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_06_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_16_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_26_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_36_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_46_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_56_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_66_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_76_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmux_output71 : STD_LOGIC; 
  signal N410 : STD_LOGIC; 
  signal N437 : STD_LOGIC; 
  signal N436 : STD_LOGIC; 
  signal N548 : STD_LOGIC; 
  signal N547 : STD_LOGIC; 
  signal N222 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmux_output51 : STD_LOGIC; 
  signal N221 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmux_output71 : STD_LOGIC; 
  signal N406 : STD_LOGIC; 
  signal N431 : STD_LOGIC; 
  signal N430 : STD_LOGIC; 
  signal N542 : STD_LOGIC; 
  signal N541 : STD_LOGIC; 
  signal N216 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmux_output51 : STD_LOGIC; 
  signal N215 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmux_output71 : STD_LOGIC; 
  signal N402 : STD_LOGIC; 
  signal N425 : STD_LOGIC; 
  signal N424 : STD_LOGIC; 
  signal N536 : STD_LOGIC; 
  signal N535 : STD_LOGIC; 
  signal N210 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmux_output51 : STD_LOGIC; 
  signal N209 : STD_LOGIC; 
  signal t_weightUpdateMod1_leftMultTemp_7_Q : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmux_output51 : STD_LOGIC; 
  signal N653 : STD_LOGIC; 
  signal clk_BUFGP_IBUFG_0 : STD_LOGIC; 
  signal Input_0_IBUF_0 : STD_LOGIC; 
  signal Input_1_IBUF_0 : STD_LOGIC; 
  signal corrOut_0_IBUF_0 : STD_LOGIC; 
  signal corrOut_1_IBUF_0 : STD_LOGIC; 
  signal corrOut_2_IBUF_0 : STD_LOGIC; 
  signal corrOut_3_IBUF_0 : STD_LOGIC; 
  signal corrOut_4_IBUF_0 : STD_LOGIC; 
  signal update_IBUF_0 : STD_LOGIC; 
  signal Output_0_OBUF_17124 : STD_LOGIC; 
  signal Output_1_OBUF_17125 : STD_LOGIC; 
  signal Output_2_OBUF_17126 : STD_LOGIC; 
  signal Output_3_OBUF_17127 : STD_LOGIC; 
  signal Output_4_OBUF_17128 : STD_LOGIC; 
  signal clk_BUFGP : STD_LOGIC; 
  signal update_result_17135 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_posIn2_7_Q : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_posIn2_6_Q : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_posIn2_5_Q : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_posIn2_4_Q : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_posIn2_1_Q : STD_LOGIC; 
  signal t_weightUpdateMod2_leftMultTemp_0_Q : STD_LOGIC; 
  signal t_weightDKMult0_posIn1_7_1_17152 : STD_LOGIC; 
  signal t_weightUpdateMod1_leftMultTemp_0_Q : STD_LOGIC; 
  signal t_weightUpdateMod0_leftMultTemp_0_Q : STD_LOGIC; 
  signal t_weightDKMult0_posIn1_4_1 : STD_LOGIC; 
  signal mL_N0 : STD_LOGIC; 
  signal mL_N2 : STD_LOGIC; 
  signal mR_N3 : STD_LOGIC; 
  signal mL_N3 : STD_LOGIC; 
  signal mR_N28 : STD_LOGIC; 
  signal mL_N28 : STD_LOGIC; 
  signal mL_update_inv : STD_LOGIC; 
  signal mM_sig_Mram_output11211_17240 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmux_posIn151 : STD_LOGIC; 
  signal mR_N24 : STD_LOGIC; 
  signal N171 : STD_LOGIC; 
  signal weightDeltaKOutNode_3_Q : STD_LOGIC; 
  signal weightDeltaKOutNode_19_Q : STD_LOGIC; 
  signal weightDeltaKOutNode_11_Q : STD_LOGIC; 
  signal N172 : STD_LOGIC; 
  signal N169 : STD_LOGIC; 
  signal N166 : STD_LOGIC; 
  signal N163 : STD_LOGIC; 
  signal N160 : STD_LOGIC; 
  signal N157 : STD_LOGIC; 
  signal N48 : STD_LOGIC; 
  signal t_sigDerMod_Mram_output2111_17254 : STD_LOGIC; 
  signal N556 : STD_LOGIC; 
  signal mM_N0 : STD_LOGIC; 
  signal mM_N28 : STD_LOGIC; 
  signal N165 : STD_LOGIC; 
  signal N159 : STD_LOGIC; 
  signal N379 : STD_LOGIC; 
  signal N483 : STD_LOGIC; 
  signal N479 : STD_LOGIC; 
  signal mM_weightUpdateMod1_sigDer_3_2_17263 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmux_posIn151 : STD_LOGIC; 
  signal N394 : STD_LOGIC; 
  signal t_weight0_PWR_19_o_activationVal_4_equal_10_o : STD_LOGIC; 
  signal N557 : STD_LOGIC; 
  signal N657 : STD_LOGIC; 
  signal N660 : STD_LOGIC; 
  signal N345 : STD_LOGIC; 
  signal N346 : STD_LOGIC; 
  signal N176 : STD_LOGIC; 
  signal N177 : STD_LOGIC; 
  signal mL_sig_Mram_output11211_17274 : STD_LOGIC; 
  signal N374 : STD_LOGIC; 
  signal N481 : STD_LOGIC; 
  signal N477 : STD_LOGIC; 
  signal N475 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmux_posIn151 : STD_LOGIC; 
  signal mL_weightUpdateMod1_sigDer_3_2_17280 : STD_LOGIC; 
  signal N561 : STD_LOGIC; 
  signal N562 : STD_LOGIC; 
  signal mR_sig_Mram_output11211_17283 : STD_LOGIC; 
  signal mR_sig_Mram_output11212_17284 : STD_LOGIC; 
  signal mR_weightUpdateMod1_sigDer_3_2_17285 : STD_LOGIC; 
  signal N156 : STD_LOGIC; 
  signal t_N21 : STD_LOGIC; 
  signal t_N20 : STD_LOGIC; 
  signal N658 : STD_LOGIC; 
  signal N659 : STD_LOGIC; 
  signal N10 : STD_LOGIC; 
  signal N439 : STD_LOGIC; 
  signal t_weight0_Mmux_output51_17294 : STD_LOGIC; 
  signal t_N18 : STD_LOGIC; 
  signal t_N17 : STD_LOGIC; 
  signal t_N33 : STD_LOGIC; 
  signal t_sigDerMod_Mram_output211 : STD_LOGIC; 
  signal N12 : STD_LOGIC; 
  signal N443 : STD_LOGIC; 
  signal t_N15 : STD_LOGIC; 
  signal t_N24 : STD_LOGIC; 
  signal t_N23 : STD_LOGIC; 
  signal N8 : STD_LOGIC; 
  signal mL_N15 : STD_LOGIC; 
  signal N552 : STD_LOGIC; 
  signal t_sig_Mram_output11212_17307 : STD_LOGIC; 
  signal t_sig_Mram_output11211_17308 : STD_LOGIC; 
  signal t_sig_Mram_output1121 : STD_LOGIC; 
  signal t_N27 : STD_LOGIC; 
  signal t_N26 : STD_LOGIC; 
  signal t_N29 : STD_LOGIC; 
  signal t_N30 : STD_LOGIC; 
  signal N447 : STD_LOGIC; 
  signal mL_N20 : STD_LOGIC; 
  signal mL_N21 : STD_LOGIC; 
  signal mL_N26 : STD_LOGIC; 
  signal mM_N20 : STD_LOGIC; 
  signal mM_N21 : STD_LOGIC; 
  signal N174 : STD_LOGIC; 
  signal t_weight2_Mmux_output51_17321 : STD_LOGIC; 
  signal N649 : STD_LOGIC; 
  signal mR_N21 : STD_LOGIC; 
  signal mR_N20 : STD_LOGIC; 
  signal t_weightDKMult0_Mmux_output81 : STD_LOGIC; 
  signal mL_weightUpdateMod1_sigDer_3_1_17326 : STD_LOGIC; 
  signal N550 : STD_LOGIC; 
  signal mM_N24 : STD_LOGIC; 
  signal mM_N23 : STD_LOGIC; 
  signal mM_N17 : STD_LOGIC; 
  signal mM_N18 : STD_LOGIC; 
  signal N441 : STD_LOGIC; 
  signal N559 : STD_LOGIC; 
  signal mL_N17 : STD_LOGIC; 
  signal mL_N18 : STD_LOGIC; 
  signal mL_sig_Mram_output11212_17336 : STD_LOGIC; 
  signal mL_sig_Mram_output1121 : STD_LOGIC; 
  signal mL_weightUpdateMod1_sigDer_0_1_17338 : STD_LOGIC; 
  signal mL_weightUpdateMod1_sigDer_0_2_17339 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmux_posIn271 : STD_LOGIC; 
  signal mR_N18 : STD_LOGIC; 
  signal mR_N17 : STD_LOGIC; 
  signal mL_N24 : STD_LOGIC; 
  signal mL_N23 : STD_LOGIC; 
  signal N412 : STD_LOGIC; 
  signal mM_N15 : STD_LOGIC; 
  signal mM_sig_Mram_output11212_17347 : STD_LOGIC; 
  signal mM_sig_Mram_output1121 : STD_LOGIC; 
  signal t_weightDKMult1_Mmux_output61 : STD_LOGIC; 
  signal mR_N15 : STD_LOGIC; 
  signal t_weightDKMult2_Mmux_output81 : STD_LOGIC; 
  signal N168 : STD_LOGIC; 
  signal N64 : STD_LOGIC; 
  signal N451 : STD_LOGIC; 
  signal mL_weight0_Mmux_output51 : STD_LOGIC; 
  signal N459 : STD_LOGIC; 
  signal mM_N2 : STD_LOGIC; 
  signal mM_N3 : STD_LOGIC; 
  signal mM_weightUpdateMod1_sigDer_3_1_17359 : STD_LOGIC; 
  signal mM_weightUpdateMod1_sigDer_0_1_17360 : STD_LOGIC; 
  signal mM_N26 : STD_LOGIC; 
  signal mR_sig_Mram_output1121 : STD_LOGIC; 
  signal N70 : STD_LOGIC; 
  signal mR_N23 : STD_LOGIC; 
  signal mR_weightUpdateMod1_sigDer_0_1_17365 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_17366 : STD_LOGIC; 
  signal N418 : STD_LOGIC; 
  signal mR_N2 : STD_LOGIC; 
  signal mR_N0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_sigDer_3_1_17370 : STD_LOGIC; 
  signal mR_N26 : STD_LOGIC; 
  signal N372 : STD_LOGIC; 
  signal N373 : STD_LOGIC; 
  signal N375 : STD_LOGIC; 
  signal N234 : STD_LOGIC; 
  signal N235 : STD_LOGIC; 
  signal N377 : STD_LOGIC; 
  signal N378 : STD_LOGIC; 
  signal N380 : STD_LOGIC; 
  signal N66 : STD_LOGIC; 
  signal mM_weight0_Mmux_output51 : STD_LOGIC; 
  signal N463 : STD_LOGIC; 
  signal mM_weight1_Mmux_output51 : STD_LOGIC; 
  signal N416 : STD_LOGIC; 
  signal N455 : STD_LOGIC; 
  signal N162 : STD_LOGIC; 
  signal N461 : STD_LOGIC; 
  signal N68 : STD_LOGIC; 
  signal N453 : STD_LOGIC; 
  signal N76 : STD_LOGIC; 
  signal N465 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_17392 : STD_LOGIC; 
  signal mL_weight1_Mmux_output51 : STD_LOGIC; 
  signal N457 : STD_LOGIC; 
  signal N422 : STD_LOGIC; 
  signal N414 : STD_LOGIC; 
  signal N228 : STD_LOGIC; 
  signal N181 : STD_LOGIC; 
  signal N473 : STD_LOGIC; 
  signal N232 : STD_LOGIC; 
  signal N230 : STD_LOGIC; 
  signal N237 : STD_LOGIC; 
  signal N238 : STD_LOGIC; 
  signal N469 : STD_LOGIC; 
  signal mR_weight1_Mmux_output51 : STD_LOGIC; 
  signal N74 : STD_LOGIC; 
  signal N82 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_2_mand1_17408 : STD_LOGIC; 
  signal N226 : STD_LOGIC; 
  signal N72 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_2_mand1_17411 : STD_LOGIC; 
  signal N78 : STD_LOGIC; 
  signal N240 : STD_LOGIC; 
  signal N241 : STD_LOGIC; 
  signal N392 : STD_LOGIC; 
  signal N393 : STD_LOGIC; 
  signal N395 : STD_LOGIC; 
  signal N471 : STD_LOGIC; 
  signal mR_weight0_Mmux_output51 : STD_LOGIC; 
  signal N243 : STD_LOGIC; 
  signal N244 : STD_LOGIC; 
  signal N246 : STD_LOGIC; 
  signal N247 : STD_LOGIC; 
  signal N84 : STD_LOGIC; 
  signal N80 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_17426 : STD_LOGIC; 
  signal N467 : STD_LOGIC; 
  signal N420 : STD_LOGIC; 
  signal N94 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_7_Q_31 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_8_Q_23 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_9_Q_15 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_73 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_83 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_93 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_103 : STD_LOGIC; 
  signal ProtoComp11_CYINITGND_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_10_Q_1 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_7_Q_69 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_8_Q_61 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_9_Q_53 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_73 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_83 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_93 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_103 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_ProtoComp11_CYINITGND_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_10_Q_39 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_7_Q_107 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_8_Q_99 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_9_Q_91 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_73 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_83 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_93 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_103 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_ProtoComp11_CYINITGND_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_10_Q_77 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_7_Q_145 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_8_Q_137 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_9_Q_129 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_73 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_83 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_93 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_103 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_ProtoComp11_CYINITGND_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_10_Q_115 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_7_Q_183 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_8_Q_175 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_9_Q_167 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_73 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_83 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_93 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_103 : STD_LOGIC; 
  signal ProtoComp13_CYINITGND_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_10_Q_153 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_rt_213 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_4_rt_210 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_34 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_44 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_54 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_64 : STD_LOGIC; 
  signal ProtoComp14_CYINITGND_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_74 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_84 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_94 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_104 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_3_rt_272 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_4_rt_269 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_34 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_44 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_54 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_64 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_ProtoComp14_CYINITGND_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_74 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_84 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_94 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_104 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_113_rt_310 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_114 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_rt_335 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_4_rt_332 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_34 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_44 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_54 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_64 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_ProtoComp14_CYINITGND_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_74 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_84 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_94 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_104 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_113_rt_373 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_114 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_3_rt_398 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_4_rt_395 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_34 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_44 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_54 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_64 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_ProtoComp14_CYINITGND_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_74 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_84 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_94 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_104 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_113_rt_436 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_114 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_rt_461 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_4_rt_458 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_34 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_44 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_54 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_64 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_ProtoComp14_CYINITGND_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_74 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_84 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_94 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_104 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_113_rt_499 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_114 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_56 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_66 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_76 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_86 : STD_LOGIC; 
  signal ProtoComp17_CYINITVCC_1_505 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_96 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_106 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_117 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_56 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_66 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_76 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_86 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_ProtoComp17_CYINITVCC_1 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_96 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_106 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_117 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_56 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_66 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_76 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_86 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_ProtoComp17_CYINITVCC_1 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_96 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_106 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_117 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_56 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_66 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_76 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_86 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_ProtoComp17_CYINITVCC_1 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_96 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_106 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_117 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_56 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_66 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_76 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_86 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_ProtoComp17_CYINITVCC_1 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_96 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_106 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_117 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal ProtoComp19_CYINITGND_0 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal ProtoComp21_CYINITGND_0 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp21_CYINITGND_0 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp21_CYINITGND_0 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp21_CYINITGND_0 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp21_CYINITGND_0 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp21_CYINITGND_0 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd11_pack_6 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_1_1583 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd12_pack_7 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_2_1575 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_01 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal ProtoComp23_CYINITGND_0 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd13_1560 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_3_1559 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd14_pack_7 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_4_1628 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd15_pack_8 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_5_1620 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_6_1614 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_7_1601 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd11_pack_6 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_1_1663 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd12_pack_7 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_2_1655 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_01 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_31_ProtoComp23_CYINITGND_0 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd13_1640 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_3_1639 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd14_pack_7 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_4_1708 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd15_pack_8 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_5_1700 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_6_1694 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_7_1681 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd11_pack_6 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_1_1743 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd12_pack_7 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_2_1735 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_01 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal ProtoComp25_CYINITGND_0 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd13_1720 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_3_1719 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd14_pack_7 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_4_1788 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd15_pack_8 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_5_1780 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_6_1774 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_7_1761 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_11 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_21 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_31 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_41 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_51 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_61 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_71 : STD_LOGIC; 
  signal ProtoComp26_CYINITGND_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_ProtoComp26_CYINITGND_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_ProtoComp26_CYINITGND_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_ProtoComp26_CYINITGND_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_ProtoComp26_CYINITGND_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd161_pack_6 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd16_lut_0_1_2355 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd162_pack_7 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd16_lut_0_2_2347 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_116 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_216 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_316 : STD_LOGIC; 
  signal ProtoComp29_CYINITGND_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd163_2332 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd16_lut_0_3_2331 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd164_pack_8 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd16_lut_0_4_2403 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd165_pack_9 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd16_lut_0_5_2395 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd16_lut_0_6_2388 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_416 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_516 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_616 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_716 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd16_lut_0_7_2373 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd161_pack_6 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd16_lut_0_1_2438 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd162_pack_7 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd16_lut_0_2_2430 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_116 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_216 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_316 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_316_ProtoComp29_CYINITGND_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd163_2415 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd16_lut_0_3_2414 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd164_pack_8 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd16_lut_0_4_2486 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd165_pack_9 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd16_lut_0_5_2478 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd16_lut_0_6_2471 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_416 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_516 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_616 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_716 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd16_lut_0_7_2456 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd161_pack_6 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd16_lut_0_1_2521 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd162_pack_7 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd16_lut_0_2_2513 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_116 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_216 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_316 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_316_ProtoComp29_CYINITGND_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd163_2498 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd16_lut_0_3_2497 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd164_pack_8 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd16_lut_0_4_2569 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd165_pack_9 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd16_lut_0_5_2561 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd16_lut_0_6_2554 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_416 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_516 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_616 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_716 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd16_lut_0_7_2539 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd21_pack_5 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd2_lut_0_1_2604 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd22_pack_6 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd2_lut_0_2_2596 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_12 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_22 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_32 : STD_LOGIC; 
  signal ProtoComp31_CYINITGND_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd23_2581 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd2_lut_0_3_2580 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd24_pack_8 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd2_lut_0_4_2652 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd25_pack_9 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd2_lut_0_5_2644 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd2_lut_0_6_2637 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_42 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_52 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_62 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_72 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd2_lut_0_7_2622 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_11_rt_2671 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_21_rt_2668 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal ProtoComp32_CYINITGND_0 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_31_rt_2660 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_41_rt_2693 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_51_rt_2690 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_61_rt_2687 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mR_weight7_ADDERTREE_INTERNAL_Madd_71_rt_2680 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_11_rt_2710 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_21_rt_2707 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_31_rt_2699 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_41_rt_2732 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_51_rt_2729 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_61_rt_2726 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mR_weight6_ADDERTREE_INTERNAL_Madd_71_rt_2719 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_11_rt_2749 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_21_rt_2746 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_31_rt_2738 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_41_rt_2771 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_51_rt_2768 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_61_rt_2765 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mR_weight5_ADDERTREE_INTERNAL_Madd_71_rt_2758 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_11_rt_2788 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_21_rt_2785 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_31_rt_2777 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_41_rt_2810 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_51_rt_2807 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_61_rt_2804 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mR_weight4_ADDERTREE_INTERNAL_Madd_71_rt_2797 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_11_rt_2827 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_21_rt_2824 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_31_rt_2816 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_41_rt_2849 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_51_rt_2846 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_61_rt_2843 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mR_weight3_ADDERTREE_INTERNAL_Madd_71_rt_2836 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_11_rt_2866 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_21_rt_2863 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_31_rt_2855 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_41_rt_2888 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_51_rt_2885 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_61_rt_2882 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mR_weight2_ADDERTREE_INTERNAL_Madd_71_rt_2875 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_rt_2909 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_11_rt_2906 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_21_rt_2903 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_03 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal ProtoComp34_CYINITGND_0 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_31_rt_2894 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_41_rt_2929 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_51_rt_2926 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_61_rt_2923 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd_71_rt_2916 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_rt_2950 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_11_rt_2947 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_21_rt_2944 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_03 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp34_CYINITGND_0 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_31_rt_2935 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_41_rt_2970 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_51_rt_2967 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_61_rt_2964 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd_71_rt_2957 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_11_rt_2987 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_21_rt_2984 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_31_rt_2976 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_41_rt_3009 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_51_rt_3006 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_61_rt_3003 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mM_weight7_ADDERTREE_INTERNAL_Madd_71_rt_2996 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_11_rt_3026 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_21_rt_3023 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_31_rt_3015 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_41_rt_3048 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_51_rt_3045 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_61_rt_3042 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mM_weight6_ADDERTREE_INTERNAL_Madd_71_rt_3035 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_11_rt_3065 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_21_rt_3062 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_31_rt_3054 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_41_rt_3087 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_51_rt_3084 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_61_rt_3081 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mM_weight5_ADDERTREE_INTERNAL_Madd_71_rt_3074 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_11_rt_3104 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_21_rt_3101 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_31_rt_3093 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_41_rt_3126 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_51_rt_3123 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_61_rt_3120 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mM_weight4_ADDERTREE_INTERNAL_Madd_71_rt_3113 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_11_rt_3143 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_21_rt_3140 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_31_rt_3132 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_41_rt_3165 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_51_rt_3162 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_61_rt_3159 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mM_weight3_ADDERTREE_INTERNAL_Madd_71_rt_3152 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_11_rt_3182 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_21_rt_3179 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_31_rt_3171 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_41_rt_3204 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_51_rt_3201 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_61_rt_3198 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mM_weight2_ADDERTREE_INTERNAL_Madd_71_rt_3191 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_rt_3225 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_11_rt_3222 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_21_rt_3219 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_03 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp34_CYINITGND_0 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_31_rt_3210 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_41_rt_3245 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_51_rt_3242 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_61_rt_3239 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd_71_rt_3232 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_rt_3266 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_11_rt_3263 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_21_rt_3260 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_03 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp34_CYINITGND_0 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_31_rt_3251 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_41_rt_3286 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_51_rt_3283 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_61_rt_3280 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd_71_rt_3273 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_11_rt_3303 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_21_rt_3300 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_31_rt_3292 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_41_rt_3325 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_51_rt_3322 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_61_rt_3319 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mL_weight7_ADDERTREE_INTERNAL_Madd_71_rt_3312 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_11_rt_3342 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_21_rt_3339 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_31_rt_3331 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_41_rt_3364 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_51_rt_3361 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_61_rt_3358 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mL_weight6_ADDERTREE_INTERNAL_Madd_71_rt_3351 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_11_rt_3381 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_21_rt_3378 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_31_rt_3370 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_41_rt_3403 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_51_rt_3400 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_61_rt_3397 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mL_weight5_ADDERTREE_INTERNAL_Madd_71_rt_3390 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_11_rt_3420 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_21_rt_3417 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_31_rt_3409 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_41_rt_3442 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_51_rt_3439 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_61_rt_3436 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mL_weight4_ADDERTREE_INTERNAL_Madd_71_rt_3429 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_11_rt_3459 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_21_rt_3456 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_31_rt_3448 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_41_rt_3481 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_51_rt_3478 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_61_rt_3475 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mL_weight3_ADDERTREE_INTERNAL_Madd_71_rt_3468 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_11_rt_3498 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_21_rt_3495 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_31_rt_3487 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_41_rt_3520 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_51_rt_3517 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_61_rt_3514 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mL_weight2_ADDERTREE_INTERNAL_Madd_71_rt_3507 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_rt_3541 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_11_rt_3538 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_21_rt_3535 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_03 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp34_CYINITGND_0 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_31_rt_3526 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_41_rt_3561 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_51_rt_3558 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_61_rt_3555 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd_71_rt_3548 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_rt_3582 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_11_rt_3579 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_21_rt_3576 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_03 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp34_CYINITGND_0 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_31_rt_3567 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_41_rt_3602 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_51_rt_3599 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_61_rt_3596 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd_71_rt_3589 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd31_pack_5 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_1_3635 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd32_pack_6 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_2_3627 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_03 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal ProtoComp35_CYINITGND_0 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd33_3612 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_3_3611 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd34_pack_4 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_4_3671 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_5_3666 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_61_rt_3662 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal t_weight0_ADDERTREE_INTERNAL_Madd_71_rt_3653 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd31_pack_5 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_1_3705 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd32_pack_6 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_2_3697 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_03 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_33_ProtoComp35_CYINITGND_0 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd33_3682 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_3_3681 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd34_pack_4 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_4_3741 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_5_3736 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_61_rt_3732 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal t_weight1_ADDERTREE_INTERNAL_Madd_71_rt_3723 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd31_pack_5 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_1_3775 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd32_pack_6 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_2_3767 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_03 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_33_ProtoComp35_CYINITGND_0 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd33_3752 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_3_3751 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd34_pack_4 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_4_3811 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_5_3806 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_61_rt_3802 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal t_weight2_ADDERTREE_INTERNAL_Madd_71_rt_3793 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_11_rt_3829 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_21_rt_3826 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_31_rt_3818 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_41_rt_3851 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_51_rt_3848 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_61_rt_3845 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal t_weight3_ADDERTREE_INTERNAL_Madd_71_rt_3838 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_11_rt_3868 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_21_rt_3865 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_31_rt_3857 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_41_rt_3890 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_51_rt_3887 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_61_rt_3884 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal t_weight4_ADDERTREE_INTERNAL_Madd_71_rt_3877 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_11_rt_3907 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_21_rt_3904 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_31_rt_3896 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_41_rt_3929 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_51_rt_3926 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_61_rt_3923 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal t_weight5_ADDERTREE_INTERNAL_Madd_71_rt_3916 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_11_rt_3946 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_21_rt_3943 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_31_rt_3935 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_41_rt_3968 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_51_rt_3965 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_61_rt_3962 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal t_weight6_ADDERTREE_INTERNAL_Madd_71_rt_3955 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_11_rt_3985 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_21_rt_3982 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_31_rt_3974 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_41_rt_4007 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_51_rt_4004 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_61_rt_4001 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal t_weight7_ADDERTREE_INTERNAL_Madd_71_rt_3994 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd191_pack_5 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd19_lut_0_1_4039 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd192_pack_6 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd19_lut_0_2_4031 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_119 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_219 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_319 : STD_LOGIC; 
  signal ProtoComp37_CYINITGND_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd193_4017 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd19_lut_0_3_4016 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd194_pack_8 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd19_lut_0_4_4081 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd195_pack_9 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd19_lut_0_5_4073 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd19_lut_0_6_4066 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_419 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_519 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_619 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_719 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd19_lut_0_7_4051 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd191_pack_5 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd19_lut_0_1_4115 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd192_pack_6 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd19_lut_0_2_4107 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_119 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_219 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_319 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_319_ProtoComp37_CYINITGND_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd193_4093 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd19_lut_0_3_4092 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd194_pack_8 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd19_lut_0_4_4157 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd195_pack_9 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd19_lut_0_5_4149 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd19_lut_0_6_4142 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_419 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_519 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_619 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_719 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd19_lut_0_7_4127 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd191_pack_5 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd19_lut_0_1_4191 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd192_pack_6 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd19_lut_0_2_4183 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_119 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_219 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_319 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_319_ProtoComp37_CYINITGND_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd193_4169 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd19_lut_0_3_4168 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd194_pack_8 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd19_lut_0_4_4233 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd195_pack_9 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd19_lut_0_5_4225 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd19_lut_0_6_4218 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_419 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_519 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_619 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_719 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd19_lut_0_7_4203 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd51_pack_5 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd5_lut_0_1_4267 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd52_pack_6 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd5_lut_0_2_4259 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_15 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_25 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_35 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_35_ProtoComp37_CYINITGND_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd53_4245 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd5_lut_0_3_4244 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd54_pack_8 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd5_lut_0_4_4309 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd55_pack_9 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd5_lut_0_5_4301 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd5_lut_0_6_4294 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_45 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_55 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_65 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_75 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd5_lut_0_7_4279 : STD_LOGIC; 
  signal ProtoComp38_CYINITVCC_1_4318 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_ProtoComp38_CYINITVCC_1 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_ProtoComp38_CYINITVCC_1 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_ProtoComp38_CYINITVCC_1 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_ProtoComp38_CYINITVCC_1 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_ProtoComp38_CYINITVCC_1 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_6_rt_4435 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_7_rt_4432 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_8_rt_4429 : STD_LOGIC; 
  signal ProtoComp40_CYINITGND_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_9_rt_4420 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_10_rt_4443 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_11_rt_4440 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_6_rt_4461 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_7_rt_4458 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_8_rt_4455 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_ProtoComp40_CYINITGND_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_9_rt_4446 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_10_rt_4469 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_11_rt_4466 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_6_rt_4487 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_7_rt_4484 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_8_rt_4481 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_ProtoComp40_CYINITGND_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_9_rt_4472 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_10_rt_4495 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_11_rt_4492 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_6_rt_4513 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_7_rt_4510 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_8_rt_4507 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_ProtoComp40_CYINITGND_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_9_rt_4498 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_10_rt_4521 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_11_rt_4518 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_6_rt_4539 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_7_rt_4536 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_8_rt_4533 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_ProtoComp40_CYINITGND_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_9_rt_4524 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_6_rt_4557 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_7_rt_4554 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_8_rt_4551 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_ProtoComp40_CYINITGND_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_9_rt_4542 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_10_rt_4565 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_11_rt_4562 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd20_lut_0_rt_4586 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_020 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_120 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_220 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_320 : STD_LOGIC; 
  signal ProtoComp42_CYINITGND_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_420 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_520 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_620 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_720 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd20_lut_0_rt_4627 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_020 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_120 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_220 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_320 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd20_cy_3_ProtoComp42_CYINITGND_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_420 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_520 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_620 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_720 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd20_lut_0_rt_4668 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_020 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_120 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_220 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_320 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd20_cy_3_ProtoComp42_CYINITGND_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_420 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_520 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_620 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_720 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_115 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_215 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_315 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_415 : STD_LOGIC; 
  signal ProtoComp44_CYINITGND_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_515 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_615 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_715 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_115 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_215 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_315 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_415 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd15_cy_4_ProtoComp44_CYINITGND_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_515 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_615 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_715 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_115 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_215 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_315 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_415 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd15_cy_4_ProtoComp44_CYINITGND_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_515 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_615 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_715 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_118 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_218 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_318 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_418 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd18_cy_4_ProtoComp44_CYINITGND_0 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_518 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_618 : STD_LOGIC; 
  signal mR_ADDERTREE_INTERNAL_Madd_718 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_118 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_218 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_318 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_418 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd18_cy_4_ProtoComp44_CYINITGND_0 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_518 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_618 : STD_LOGIC; 
  signal mM_ADDERTREE_INTERNAL_Madd_718 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_118 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_218 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_318 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_418 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd18_cy_4_ProtoComp44_CYINITGND_0 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_518 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_618 : STD_LOGIC; 
  signal mL_ADDERTREE_INTERNAL_Madd_718 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_2_Q_4935 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_4_Q_4927 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_51 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_61 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_71 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_81 : STD_LOGIC; 
  signal ProtoComp45_CYINITGND_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_7_not : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_7_not : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_7_not : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_91 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_101 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_111 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_2_Q_4987 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_4_Q_4979 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_51 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_61 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_71 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_81 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_ProtoComp45_CYINITGND_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_7_not : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_7_not : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_7_not : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_91 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_101 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_111 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_2_Q_5039 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_4_Q_5031 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_51 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_61 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_71 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_81 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_ProtoComp45_CYINITGND_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_7_not : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_7_not : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_7_not : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_91 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_101 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_111 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_2_Q_5091 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_4_Q_5083 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_51 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_61 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_71 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_81 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_ProtoComp45_CYINITGND_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_7_not : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_7_not : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_7_not : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_91 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_101 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_111 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_2_Q_5143 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_4_Q_5135 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_51 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_61 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_71 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_81 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_ProtoComp45_CYINITGND_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_7_not : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_7_not : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_7_not : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_91 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_101 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_111 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_2_Q_5195 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_4_Q_5187 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_51 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_61 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_71 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_81 : STD_LOGIC; 
  signal ProtoComp47_CYINITGND_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_7_not : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_7_not : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_7_not : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_91 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_101 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_111 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_1_Q : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_18 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_23 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_33 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_43 : STD_LOGIC; 
  signal ProtoComp48_CYINITVCC_1_5232 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_53 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_63 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_73 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_83 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_1_Q : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_18 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_23 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_33 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_43 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_ProtoComp48_CYINITVCC_1 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_5_mand1_5378 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_53 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_63 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_73 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_83 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_1_Q : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_18 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_23 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_33 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_43 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_ProtoComp48_CYINITVCC_1 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_53 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_63 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_73 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_83 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_1_Q : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_18 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_23 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_33 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_43 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_ProtoComp48_CYINITVCC_1 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_5_mand1_5551 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_53 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_63 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_73 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_83 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_1_Q : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_18 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_23 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_33 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_43 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_ProtoComp48_CYINITVCC_1 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_53 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_63 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_73 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_83 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_1_Q : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_18 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_23 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_33 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_43 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_ProtoComp48_CYINITVCC_1 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_5_mand1_5724 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_53 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_63 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_73 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_83 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_34 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_44 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_54 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_64 : STD_LOGIC; 
  signal ProtoComp52_CYINITGND_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_9_rt_5788 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_74 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_84 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_94 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_104 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_rt_5779 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_114 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_34 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_44 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_54 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_64 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_ProtoComp52_CYINITGND_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_9_rt_5854 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_74 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_84 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_94 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_104 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_10_rt_5845 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_114 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_34 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_44 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_54 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_64 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_ProtoComp52_CYINITGND_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_9_rt_5920 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_74 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_84 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_94 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_104 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_rt_5911 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_114 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_34 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_44 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_54 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_64 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_ProtoComp52_CYINITGND_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_9_rt_5986 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_74 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_84 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_94 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_104 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_10_rt_5977 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_34 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_44 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_54 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_64 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_ProtoComp52_CYINITGND_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_9_rt_6049 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_74 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_84 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_94 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_104 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_rt_6040 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_114 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_34 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_44 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_54 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_64 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_ProtoComp52_CYINITGND_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_9_rt_6115 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_74 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_84 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_94 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_104 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_10_rt_6106 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_114 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_65 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_75 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_85 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_95 : STD_LOGIC; 
  signal ProtoComp55_CYINITVCC_1_6139 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_105 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_115 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_65 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_75 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_85 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_95 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_ProtoComp55_CYINITVCC_1 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_105 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_115 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_65 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_75 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_85 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_95 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_ProtoComp55_CYINITVCC_1 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_105 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_115 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_65 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_75 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_85 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_95 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_ProtoComp55_CYINITVCC_1 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_105 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_115 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_65 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_75 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_85 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_95 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_ProtoComp55_CYINITVCC_1 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_105 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_115 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_65 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_75 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_85 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_95 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_ProtoComp55_CYINITVCC_1 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_105 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_115 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_116 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_26 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd_36 : STD_LOGIC; 
  signal ProtoComp57_CYINITGND_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_116 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_26 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd_36 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_ProtoComp57_CYINITGND_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_116 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_26 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd_36 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_ProtoComp57_CYINITGND_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_116 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_26 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_36 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_ProtoComp57_CYINITGND_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_116 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_26 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd_36 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_ProtoComp57_CYINITGND_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_116 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_26 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd_36 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_ProtoComp57_CYINITGND_0 : STD_LOGIC; 
  signal ProtoComp59_CYINITGND_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_4_rt_6647 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_5_rt_6683 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_6_rt_6680 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_7_rt_6677 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_8_rt_6668 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_9_rt_6695 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_10_rt_6692 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_rt_6689 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_ProtoComp59_CYINITGND_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_4_rt_6698 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_5_rt_6734 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_6_rt_6731 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_7_rt_6728 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_8_rt_6719 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_9_rt_6746 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_10_rt_6743 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_rt_6740 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_ProtoComp59_CYINITGND_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_4_rt_6749 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_5_rt_6785 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_6_rt_6782 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_7_rt_6779 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_8_rt_6770 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_9_rt_6797 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_10_rt_6794 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_rt_6791 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_ProtoComp59_CYINITGND_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_4_rt_6800 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_5_rt_6836 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_6_rt_6833 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_7_rt_6830 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_8_rt_6821 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_9_rt_6848 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_10_rt_6845 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_rt_6842 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_ProtoComp59_CYINITGND_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_4_rt_6851 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_5_rt_6887 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_6_rt_6884 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_7_rt_6881 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_8_rt_6872 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_9_rt_6899 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_10_rt_6896 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_rt_6893 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_ProtoComp59_CYINITGND_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_4_rt_6902 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_5_rt_6938 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_6_rt_6935 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_7_rt_6932 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_8_rt_6923 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_9_rt_6950 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_10_rt_6947 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_rt_6944 : STD_LOGIC; 
  signal ProtoComp62_CYINITGND_0 : STD_LOGIC; 
  signal mM_w0Stor_3_ProtoComp62_CYINITGND_0 : STD_LOGIC; 
  signal ProtoComp64_CYINITGND_0 : STD_LOGIC; 
  signal t_w0Stor_3_ProtoComp64_CYINITGND_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_2_mand1_7262 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_51 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_61 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_71 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_81 : STD_LOGIC; 
  signal ProtoComp66_CYINITGND_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_7_not : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_7_not : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_7_not : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_91 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_101 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_111 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_2_mand1_7320 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_51 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_61 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_71 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_81 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_ProtoComp66_CYINITGND_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_7_not : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_3_x_weightUpdateMod0_multAll_posIn2_7_not : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_4_x_weightUpdateMod0_multAll_posIn2_7_not : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_91 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_101 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_111 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_2_mand1_7378 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_51 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_61 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_71 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_81 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_ProtoComp66_CYINITGND_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_7_not : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_7_not : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_7_not : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_91 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_101 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_111 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_2_mand1_7436 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_51 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_61 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_71 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_81 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_ProtoComp66_CYINITGND_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_2_mand1_7467 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_51 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_61 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_71 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_81 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_ProtoComp66_CYINITGND_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_7_not : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_7_not : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_7_not : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_91 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_101 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_111 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_65 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_75 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_85 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_95 : STD_LOGIC; 
  signal ProtoComp69_CYINITVCC_1_7523 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_65 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_75 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_85 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_95 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_ProtoComp69_CYINITVCC_1 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_105 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_115 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_65 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_75 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_85 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_95 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_ProtoComp69_CYINITVCC_1 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_105 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_115 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_65 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_75 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_85 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_95 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_ProtoComp69_CYINITVCC_1 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_105 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_115 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_65 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_75 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_85 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_95 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_ProtoComp69_CYINITVCC_1 : STD_LOGIC; 
  signal t_w2Stor_3_ProtoComp64_CYINITGND_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_1 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_2 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_3 : STD_LOGIC; 
  signal ProtoComp71_CYINITGND_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_4 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_5 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_6 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_7 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_13 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_23 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_33 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_43 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd3_cy_4_ProtoComp44_CYINITGND_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_53 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_63 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_73 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd6_lut_0_rt_7895 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_06 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_16 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_26 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_36 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd6_cy_3_ProtoComp42_CYINITGND_0 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_46 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_56 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_66 : STD_LOGIC; 
  signal t_ADDERTREE_INTERNAL_Madd_76 : STD_LOGIC; 
  signal mR_w1Stor_3_ProtoComp62_CYINITGND_0 : STD_LOGIC; 
  signal mM_w1Stor_3_ProtoComp62_CYINITGND_0 : STD_LOGIC; 
  signal mL_w1Stor_3_ProtoComp62_CYINITGND_0 : STD_LOGIC; 
  signal t_w1Stor_3_ProtoComp64_CYINITGND_0 : STD_LOGIC; 
  signal clk_BUFGP_IBUFG_8223 : STD_LOGIC; 
  signal Input_0_IBUF_8226 : STD_LOGIC; 
  signal Input_1_IBUF_8229 : STD_LOGIC; 
  signal corrOut_0_IBUF_8232 : STD_LOGIC; 
  signal corrOut_1_IBUF_8235 : STD_LOGIC; 
  signal corrOut_2_IBUF_8238 : STD_LOGIC; 
  signal corrOut_3_IBUF_8241 : STD_LOGIC; 
  signal corrOut_4_IBUF_8244 : STD_LOGIC; 
  signal update_IBUF_8247 : STD_LOGIC; 
  signal ProtoComp75_D2OBYPSEL_GND_0 : STD_LOGIC; 
  signal ProtoComp75_D2OFFBYP_SRC_OUT : STD_LOGIC; 
  signal input_result_1_ProtoComp75_D2OBYPSEL_GND_0 : STD_LOGIC; 
  signal input_result_1_ProtoComp75_D2OFFBYP_SRC_OUT : STD_LOGIC; 
  signal corrOut_result_0_ProtoComp75_D2OBYPSEL_GND_0 : STD_LOGIC; 
  signal corrOut_result_0_ProtoComp75_D2OFFBYP_SRC_OUT : STD_LOGIC; 
  signal corrOut_result_1_ProtoComp75_D2OBYPSEL_GND_0 : STD_LOGIC; 
  signal corrOut_result_1_ProtoComp75_D2OFFBYP_SRC_OUT : STD_LOGIC; 
  signal corrOut_result_2_ProtoComp75_D2OBYPSEL_GND_0 : STD_LOGIC; 
  signal corrOut_result_2_ProtoComp75_D2OFFBYP_SRC_OUT : STD_LOGIC; 
  signal corrOut_result_3_ProtoComp75_D2OBYPSEL_GND_0 : STD_LOGIC; 
  signal corrOut_result_3_ProtoComp75_D2OFFBYP_SRC_OUT : STD_LOGIC; 
  signal corrOut_result_4_ProtoComp75_D2OBYPSEL_GND_0 : STD_LOGIC; 
  signal corrOut_result_4_ProtoComp75_D2OFFBYP_SRC_OUT : STD_LOGIC; 
  signal update_result_ProtoComp75_D2OBYPSEL_GND_0 : STD_LOGIC; 
  signal update_result_ProtoComp75_D2OFFBYP_SRC_OUT : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_M0 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_M1 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_M2 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_M3 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_M12 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_M13 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_M14 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_M15 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_M16 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_M17 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_M18 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_M19 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_M20 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_M21 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_M22 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_M23 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_M24 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_M25 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_M26 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_M27 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_M28 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_M29 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_M30 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_M31 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_M32 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_M33 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_M34 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_M35 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT0 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT1 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT2 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT3 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT4 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT5 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT6 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT7 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT8 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT9 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT10 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT11 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT12 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT13 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT14 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT15 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT16 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT17 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT18 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT19 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT20 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT21 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT22 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT23 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT24 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT25 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT26 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT27 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT28 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT29 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT30 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT31 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT32 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT33 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT34 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT35 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT36 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT37 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT38 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT39 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT40 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT41 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT42 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT43 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT44 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT45 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT46 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCOUT47 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P0 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P1 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P2 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P3 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P4 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P5 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P6 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P7 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P8 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P9 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P10 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P11 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P12 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P13 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P14 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P15 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P16 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P17 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P18 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P19 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P20 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P21 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P22 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P23 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P24 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P25 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P26 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P27 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P28 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P29 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P30 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P31 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P32 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P33 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P34 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P35 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P36 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P37 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P38 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P39 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P40 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P41 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P42 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P43 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P44 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P45 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P46 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_P47 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCOUT0 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCOUT1 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCOUT2 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCOUT3 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCOUT4 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCOUT5 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCOUT6 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCOUT7 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCOUT8 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCOUT9 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCOUT10 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCOUT11 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCOUT12 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCOUT13 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCOUT14 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCOUT15 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCOUT16 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCOUT17 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_CARRYOUT : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_CARRYOUTF : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCIN0 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCIN1 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCIN2 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCIN3 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCIN4 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCIN5 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCIN6 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCIN7 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCIN8 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCIN9 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCIN10 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCIN11 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCIN12 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCIN13 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCIN14 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCIN15 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCIN16 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_BCIN17 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN0 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN1 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN2 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN3 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN4 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN5 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN6 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN7 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN8 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN9 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN10 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN11 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN12 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN13 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN14 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN15 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN16 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN17 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN18 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN19 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN20 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN21 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN22 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN23 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN24 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN25 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN26 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN27 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN28 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN29 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN30 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN31 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN32 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN33 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN34 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN35 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN36 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN37 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN38 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN39 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN40 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN41 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN42 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN43 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN44 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN45 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN46 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_PCIN47 : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_RSTP_INT : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_RSTA_INT : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_CEA_INT : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_CEP_INT : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_CEB_INT : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_CEM_INT : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_RSTB_INT : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_CLK_INT : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_RSTM_INT : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_RSTOPMODE_INT : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_CEC_INT : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_CEOPMODE_INT : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_RSTD_INT : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_CED_INT : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_RSTCARRYIN_INT : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_RSTC_INT : STD_LOGIC; 
  signal t_weightUpdateMod2_multL_Mmult_multRes_CECARRYIN_INT : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_M0 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_M1 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_M2 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_M3 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_M12 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_M13 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_M14 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_M15 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_M16 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_M17 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_M18 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_M19 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_M20 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_M21 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_M22 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_M23 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_M24 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_M25 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_M26 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_M27 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_M28 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_M29 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_M30 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_M31 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_M32 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_M33 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_M34 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_M35 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT0 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT1 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT2 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT3 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT4 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT5 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT6 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT7 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT8 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT9 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT10 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT11 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT12 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT13 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT14 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT15 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT16 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT17 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT18 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT19 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT20 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT21 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT22 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT23 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT24 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT25 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT26 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT27 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT28 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT29 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT30 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT31 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT32 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT33 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT34 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT35 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT36 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT37 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT38 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT39 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT40 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT41 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT42 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT43 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT44 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT45 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT46 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCOUT47 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P0 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P1 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P2 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P3 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P4 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P5 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P6 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P7 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P8 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P9 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P10 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P11 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P12 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P13 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P14 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P15 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P16 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P17 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P18 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P19 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P20 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P21 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P22 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P23 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P24 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P25 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P26 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P27 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P28 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P29 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P30 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P31 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P32 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P33 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P34 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P35 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P36 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P37 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P38 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P39 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P40 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P41 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P42 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P43 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P44 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P45 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P46 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_P47 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCOUT0 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCOUT1 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCOUT2 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCOUT3 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCOUT4 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCOUT5 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCOUT6 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCOUT7 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCOUT8 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCOUT9 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCOUT10 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCOUT11 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCOUT12 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCOUT13 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCOUT14 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCOUT15 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCOUT16 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCOUT17 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_CARRYOUT : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_CARRYOUTF : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCIN0 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCIN1 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCIN2 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCIN3 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCIN4 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCIN5 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCIN6 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCIN7 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCIN8 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCIN9 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCIN10 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCIN11 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCIN12 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCIN13 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCIN14 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCIN15 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCIN16 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_BCIN17 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN0 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN1 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN2 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN3 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN4 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN5 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN6 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN7 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN8 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN9 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN10 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN11 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN12 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN13 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN14 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN15 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN16 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN17 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN18 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN19 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN20 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN21 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN22 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN23 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN24 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN25 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN26 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN27 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN28 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN29 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN30 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN31 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN32 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN33 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN34 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN35 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN36 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN37 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN38 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN39 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN40 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN41 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN42 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN43 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN44 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN45 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN46 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_PCIN47 : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_RSTP_INT : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_RSTA_INT : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_CEA_INT : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_CEP_INT : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_CEB_INT : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_CEM_INT : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_RSTB_INT : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_CLK_INT : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_RSTM_INT : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_RSTOPMODE_INT : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_CEC_INT : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_CEOPMODE_INT : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_RSTD_INT : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_CED_INT : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_RSTCARRYIN_INT : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_RSTC_INT : STD_LOGIC; 
  signal t_weightDKMult1_Mmult_multRes_CECARRYIN_INT : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_M0 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_M1 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_M2 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_M3 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_M12 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_M13 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_M14 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_M15 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_M16 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_M17 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_M18 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_M19 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_M20 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_M21 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_M22 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_M23 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_M24 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_M25 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_M26 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_M27 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_M28 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_M29 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_M30 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_M31 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_M32 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_M33 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_M34 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_M35 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT0 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT1 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT2 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT3 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT4 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT5 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT6 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT7 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT8 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT9 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT10 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT11 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT12 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT13 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT14 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT15 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT16 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT17 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT18 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT19 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT20 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT21 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT22 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT23 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT24 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT25 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT26 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT27 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT28 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT29 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT30 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT31 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT32 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT33 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT34 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT35 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT36 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT37 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT38 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT39 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT40 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT41 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT42 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT43 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT44 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT45 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT46 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCOUT47 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P0 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P1 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P2 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P3 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P4 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P5 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P6 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P7 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P8 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P9 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P10 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P11 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P12 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P13 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P14 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P15 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P16 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P17 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P18 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P19 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P20 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P21 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P22 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P23 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P24 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P25 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P26 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P27 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P28 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P29 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P30 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P31 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P32 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P33 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P34 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P35 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P36 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P37 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P38 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P39 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P40 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P41 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P42 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P43 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P44 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P45 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P46 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_P47 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCOUT0 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCOUT1 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCOUT2 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCOUT3 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCOUT4 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCOUT5 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCOUT6 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCOUT7 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCOUT8 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCOUT9 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCOUT10 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCOUT11 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCOUT12 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCOUT13 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCOUT14 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCOUT15 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCOUT16 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCOUT17 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_CARRYOUT : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_CARRYOUTF : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCIN0 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCIN1 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCIN2 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCIN3 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCIN4 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCIN5 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCIN6 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCIN7 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCIN8 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCIN9 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCIN10 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCIN11 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCIN12 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCIN13 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCIN14 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCIN15 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCIN16 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_BCIN17 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN0 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN1 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN2 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN3 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN4 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN5 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN6 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN7 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN8 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN9 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN10 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN11 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN12 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN13 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN14 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN15 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN16 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN17 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN18 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN19 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN20 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN21 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN22 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN23 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN24 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN25 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN26 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN27 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN28 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN29 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN30 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN31 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN32 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN33 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN34 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN35 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN36 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN37 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN38 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN39 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN40 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN41 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN42 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN43 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN44 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN45 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN46 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_PCIN47 : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_RSTP_INT : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_RSTA_INT : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_CEA_INT : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_CEP_INT : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_CEB_INT : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_CEM_INT : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_RSTB_INT : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_CLK_INT : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_RSTM_INT : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_RSTOPMODE_INT : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_CEC_INT : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_CEOPMODE_INT : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_RSTD_INT : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_CED_INT : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_RSTCARRYIN_INT : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_RSTC_INT : STD_LOGIC; 
  signal t_weightUpdateMod1_multL_Mmult_multRes_CECARRYIN_INT : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_M0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_M1 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_M2 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_M3 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_M12 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_M13 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_M14 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_M15 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_M16 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_M17 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_M18 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_M19 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_M20 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_M21 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_M22 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_M23 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_M24 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_M25 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_M26 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_M27 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_M28 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_M29 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_M30 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_M31 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_M32 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_M33 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_M34 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_M35 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT1 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT2 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT3 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT4 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT5 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT6 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT7 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT8 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT9 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT10 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT11 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT12 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT13 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT14 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT15 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT16 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT17 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT18 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT19 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT20 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT21 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT22 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT23 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT24 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT25 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT26 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT27 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT28 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT29 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT30 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT31 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT32 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT33 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT34 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT35 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT36 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT37 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT38 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT39 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT40 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT41 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT42 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT43 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT44 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT45 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT46 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT47 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_P0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_P1 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_P2 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_P3 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_P4 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_P5 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_P6 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_P7 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_P8 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_P9 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_P10 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_P11 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_P12 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_P13 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_P14 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_P15 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_P16 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_P17 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_P18 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_P19 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_P20 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_P21 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_P22 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_P23 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_P24 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_P25 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_P26 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_P27 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_P28 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_P29 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_P30 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_P31 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_P32 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_P33 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_P34 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_P35 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_P36 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_P37 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_P38 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_P39 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_P40 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_P41 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_P42 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_P43 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_P44 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_P45 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_P46 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_P47 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT1 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT2 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT3 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT4 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT5 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT6 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT7 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT8 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT9 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT10 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT11 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT12 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT13 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT14 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT15 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT16 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT17 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_CARRYOUT : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_CARRYOUTF : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN1 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN2 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN3 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN4 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN5 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN6 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN7 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN8 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN9 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN10 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN11 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN12 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN13 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN14 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN15 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN16 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN17 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN1 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN2 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN3 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN4 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN5 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN6 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN7 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN8 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN9 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN10 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN11 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN12 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN13 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN14 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN15 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN16 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN17 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN18 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN19 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN20 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN21 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN22 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN23 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN24 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN25 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN26 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN27 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN28 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN29 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN30 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN31 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN32 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN33 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN34 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN35 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN36 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN37 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN38 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN39 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN40 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN41 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN42 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN43 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN44 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN45 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN46 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN47 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_RSTP_INT : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_RSTA_INT : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_CEA_INT : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_CEP_INT : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_CEB_INT : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_CEM_INT : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_RSTB_INT : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_CLK_INT : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_RSTM_INT : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_RSTOPMODE_INT : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_CEC_INT : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_CEOPMODE_INT : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_RSTD_INT : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_CED_INT : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_RSTCARRYIN_INT : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_RSTC_INT : STD_LOGIC; 
  signal mL_weightUpdateMod0_multAll_Mmult_multRes_CECARRYIN_INT : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_M0 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_M1 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_M2 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_M3 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_M12 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_M13 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_M14 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_M15 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_M16 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_M17 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_M18 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_M19 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_M20 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_M21 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_M22 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_M23 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_M24 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_M25 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_M26 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_M27 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_M28 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_M29 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_M30 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_M31 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_M32 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_M33 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_M34 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_M35 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT0 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT1 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT2 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT3 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT4 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT5 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT6 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT7 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT8 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT9 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT10 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT11 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT12 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT13 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT14 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT15 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT16 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT17 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT18 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT19 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT20 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT21 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT22 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT23 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT24 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT25 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT26 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT27 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT28 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT29 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT30 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT31 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT32 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT33 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT34 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT35 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT36 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT37 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT38 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT39 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT40 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT41 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT42 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT43 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT44 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT45 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT46 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT47 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P0 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P1 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P2 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P3 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P4 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P5 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P6 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P7 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P8 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P9 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P10 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P11 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P12 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P13 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P14 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P15 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P16 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P17 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P18 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P19 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P20 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P21 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P22 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P23 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P24 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P25 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P26 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P27 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P28 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P29 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P30 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P31 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P32 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P33 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P34 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P35 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P36 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P37 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P38 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P39 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P40 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P41 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P42 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P43 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P44 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P45 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P46 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_P47 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT0 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT1 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT2 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT3 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT4 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT5 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT6 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT7 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT8 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT9 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT10 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT11 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT12 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT13 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT14 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT15 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT16 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT17 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_CARRYOUT : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_CARRYOUTF : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCIN0 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCIN1 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCIN2 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCIN3 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCIN4 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCIN5 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCIN6 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCIN7 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCIN8 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCIN9 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCIN10 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCIN11 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCIN12 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCIN13 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCIN14 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCIN15 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCIN16 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_BCIN17 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN0 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN1 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN2 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN3 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN4 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN5 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN6 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN7 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN8 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN9 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN10 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN11 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN12 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN13 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN14 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN15 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN16 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN17 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN18 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN19 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN20 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN21 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN22 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN23 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN24 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN25 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN26 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN27 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN28 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN29 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN30 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN31 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN32 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN33 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN34 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN35 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN36 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN37 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN38 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN39 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN40 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN41 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN42 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN43 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN44 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN45 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN46 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_PCIN47 : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_RSTP_INT : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_RSTA_INT : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_CEA_INT : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_CEP_INT : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_CEB_INT : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_CEM_INT : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_RSTB_INT : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_CLK_INT : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_RSTM_INT : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_RSTOPMODE_INT : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_CEC_INT : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_CEOPMODE_INT : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_RSTD_INT : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_CED_INT : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_RSTCARRYIN_INT : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_RSTC_INT : STD_LOGIC; 
  signal t_weightUpdateMod0_multAll_Mmult_multRes_CECARRYIN_INT : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_M0 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_M1 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_M2 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_M3 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_M12 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_M13 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_M14 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_M15 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_M16 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_M17 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_M18 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_M19 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_M20 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_M21 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_M22 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_M23 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_M24 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_M25 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_M26 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_M27 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_M28 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_M29 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_M30 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_M31 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_M32 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_M33 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_M34 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_M35 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT0 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT1 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT2 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT3 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT4 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT5 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT6 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT7 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT8 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT9 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT10 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT11 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT12 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT13 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT14 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT15 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT16 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT17 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT18 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT19 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT20 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT21 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT22 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT23 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT24 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT25 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT26 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT27 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT28 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT29 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT30 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT31 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT32 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT33 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT34 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT35 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT36 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT37 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT38 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT39 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT40 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT41 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT42 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT43 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT44 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT45 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT46 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT47 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P0 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P1 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P2 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P3 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P4 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P5 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P6 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P7 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P8 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P9 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P10 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P11 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P12 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P13 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P14 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P15 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P16 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P17 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P18 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P19 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P20 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P21 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P22 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P23 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P24 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P25 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P26 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P27 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P28 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P29 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P30 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P31 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P32 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P33 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P34 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P35 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P36 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P37 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P38 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P39 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P40 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P41 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P42 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P43 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P44 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P45 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P46 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_P47 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT0 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT1 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT2 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT3 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT4 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT5 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT6 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT7 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT8 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT9 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT10 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT11 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT12 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT13 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT14 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT15 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT16 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT17 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_CARRYOUT : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_CARRYOUTF : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCIN0 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCIN1 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCIN2 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCIN3 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCIN4 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCIN5 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCIN6 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCIN7 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCIN8 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCIN9 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCIN10 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCIN11 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCIN12 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCIN13 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCIN14 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCIN15 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCIN16 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_BCIN17 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN0 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN1 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN2 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN3 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN4 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN5 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN6 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN7 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN8 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN9 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN10 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN11 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN12 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN13 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN14 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN15 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN16 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN17 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN18 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN19 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN20 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN21 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN22 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN23 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN24 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN25 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN26 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN27 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN28 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN29 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN30 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN31 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN32 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN33 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN34 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN35 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN36 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN37 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN38 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN39 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN40 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN41 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN42 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN43 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN44 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN45 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN46 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_PCIN47 : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_RSTP_INT : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_RSTA_INT : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_CEA_INT : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_CEP_INT : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_CEB_INT : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_CEM_INT : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_RSTB_INT : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_CLK_INT : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_RSTM_INT : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_RSTOPMODE_INT : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_CEC_INT : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_CEOPMODE_INT : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_RSTD_INT : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_CED_INT : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_RSTCARRYIN_INT : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_RSTC_INT : STD_LOGIC; 
  signal t_weightUpdateMod1_multAll_Mmult_multRes_CECARRYIN_INT : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_M0 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_M1 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_M2 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_M3 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_M12 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_M13 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_M14 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_M15 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_M16 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_M17 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_M18 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_M19 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_M20 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_M21 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_M22 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_M23 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_M24 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_M25 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_M26 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_M27 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_M28 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_M29 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_M30 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_M31 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_M32 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_M33 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_M34 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_M35 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT0 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT1 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT2 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT3 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT4 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT5 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT6 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT7 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT8 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT9 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT10 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT11 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT12 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT13 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT14 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT15 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT16 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT17 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT18 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT19 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT20 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT21 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT22 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT23 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT24 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT25 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT26 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT27 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT28 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT29 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT30 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT31 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT32 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT33 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT34 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT35 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT36 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT37 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT38 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT39 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT40 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT41 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT42 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT43 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT44 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT45 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT46 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCOUT47 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P0 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P1 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P2 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P3 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P4 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P5 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P6 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P7 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P8 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P9 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P10 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P11 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P12 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P13 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P14 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P15 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P16 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P17 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P18 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P19 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P20 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P21 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P22 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P23 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P24 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P25 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P26 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P27 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P28 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P29 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P30 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P31 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P32 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P33 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P34 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P35 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P36 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P37 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P38 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P39 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P40 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P41 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P42 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P43 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P44 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P45 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P46 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_P47 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCOUT0 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCOUT1 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCOUT2 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCOUT3 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCOUT4 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCOUT5 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCOUT6 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCOUT7 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCOUT8 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCOUT9 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCOUT10 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCOUT11 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCOUT12 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCOUT13 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCOUT14 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCOUT15 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCOUT16 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCOUT17 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_CARRYOUT : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_CARRYOUTF : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCIN0 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCIN1 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCIN2 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCIN3 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCIN4 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCIN5 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCIN6 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCIN7 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCIN8 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCIN9 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCIN10 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCIN11 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCIN12 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCIN13 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCIN14 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCIN15 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCIN16 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_BCIN17 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN0 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN1 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN2 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN3 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN4 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN5 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN6 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN7 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN8 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN9 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN10 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN11 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN12 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN13 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN14 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN15 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN16 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN17 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN18 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN19 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN20 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN21 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN22 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN23 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN24 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN25 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN26 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN27 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN28 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN29 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN30 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN31 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN32 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN33 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN34 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN35 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN36 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN37 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN38 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN39 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN40 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN41 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN42 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN43 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN44 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN45 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN46 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_PCIN47 : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_RSTP_INT : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_RSTA_INT : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_CEA_INT : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_CEP_INT : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_CEB_INT : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_CEM_INT : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_RSTB_INT : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_CLK_INT : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_RSTM_INT : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_RSTOPMODE_INT : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_CEC_INT : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_CEOPMODE_INT : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_RSTD_INT : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_CED_INT : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_RSTCARRYIN_INT : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_RSTC_INT : STD_LOGIC; 
  signal t_weightUpdateMod0_multL_Mmult_multRes_CECARRYIN_INT : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_M0 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_M1 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_M2 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_M3 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_M12 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_M13 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_M14 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_M15 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_M16 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_M17 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_M18 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_M19 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_M20 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_M21 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_M22 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_M23 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_M24 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_M25 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_M26 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_M27 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_M28 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_M29 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_M30 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_M31 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_M32 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_M33 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_M34 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_M35 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT0 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT1 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT2 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT3 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT4 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT5 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT6 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT7 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT8 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT9 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT10 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT11 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT12 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT13 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT14 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT15 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT16 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT17 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT18 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT19 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT20 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT21 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT22 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT23 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT24 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT25 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT26 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT27 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT28 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT29 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT30 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT31 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT32 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT33 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT34 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT35 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT36 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT37 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT38 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT39 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT40 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT41 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT42 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT43 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT44 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT45 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT46 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCOUT47 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P0 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P1 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P2 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P3 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P4 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P5 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P6 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P7 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P8 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P9 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P10 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P11 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P12 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P13 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P14 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P15 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P16 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P17 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P18 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P19 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P20 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P21 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P22 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P23 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P24 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P25 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P26 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P27 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P28 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P29 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P30 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P31 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P32 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P33 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P34 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P35 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P36 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P37 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P38 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P39 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P40 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P41 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P42 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P43 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P44 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P45 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P46 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_P47 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCOUT0 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCOUT1 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCOUT2 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCOUT3 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCOUT4 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCOUT5 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCOUT6 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCOUT7 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCOUT8 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCOUT9 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCOUT10 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCOUT11 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCOUT12 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCOUT13 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCOUT14 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCOUT15 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCOUT16 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCOUT17 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_CARRYOUT : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_CARRYOUTF : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCIN0 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCIN1 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCIN2 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCIN3 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCIN4 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCIN5 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCIN6 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCIN7 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCIN8 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCIN9 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCIN10 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCIN11 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCIN12 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCIN13 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCIN14 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCIN15 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCIN16 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_BCIN17 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN0 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN1 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN2 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN3 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN4 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN5 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN6 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN7 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN8 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN9 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN10 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN11 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN12 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN13 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN14 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN15 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN16 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN17 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN18 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN19 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN20 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN21 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN22 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN23 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN24 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN25 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN26 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN27 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN28 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN29 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN30 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN31 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN32 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN33 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN34 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN35 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN36 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN37 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN38 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN39 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN40 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN41 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN42 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN43 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN44 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN45 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN46 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_PCIN47 : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_RSTP_INT : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_RSTA_INT : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_CEA_INT : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_CEP_INT : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_CEB_INT : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_CEM_INT : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_RSTB_INT : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_CLK_INT : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_RSTM_INT : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_RSTOPMODE_INT : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_CEC_INT : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_CEOPMODE_INT : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_RSTD_INT : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_CED_INT : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_RSTCARRYIN_INT : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_RSTC_INT : STD_LOGIC; 
  signal t_weightDKMult0_Mmult_multRes_CECARRYIN_INT : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_M0 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_M1 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_M2 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_M3 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_M12 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_M13 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_M14 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_M15 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_M16 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_M17 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_M18 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_M19 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_M20 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_M21 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_M22 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_M23 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_M24 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_M25 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_M26 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_M27 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_M28 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_M29 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_M30 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_M31 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_M32 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_M33 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_M34 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_M35 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT0 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT1 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT2 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT3 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT4 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT5 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT6 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT7 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT8 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT9 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT10 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT11 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT12 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT13 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT14 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT15 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT16 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT17 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT18 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT19 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT20 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT21 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT22 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT23 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT24 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT25 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT26 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT27 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT28 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT29 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT30 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT31 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT32 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT33 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT34 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT35 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT36 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT37 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT38 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT39 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT40 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT41 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT42 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT43 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT44 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT45 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT46 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT47 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P0 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P1 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P2 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P3 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P4 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P5 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P6 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P7 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P8 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P9 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P10 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P11 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P12 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P13 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P14 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P15 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P16 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P17 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P18 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P19 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P20 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P21 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P22 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P23 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P24 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P25 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P26 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P27 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P28 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P29 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P30 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P31 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P32 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P33 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P34 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P35 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P36 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P37 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P38 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P39 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P40 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P41 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P42 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P43 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P44 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P45 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P46 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_P47 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT0 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT1 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT2 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT3 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT4 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT5 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT6 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT7 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT8 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT9 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT10 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT11 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT12 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT13 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT14 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT15 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT16 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT17 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_CARRYOUT : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_CARRYOUTF : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCIN0 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCIN1 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCIN2 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCIN3 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCIN4 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCIN5 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCIN6 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCIN7 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCIN8 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCIN9 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCIN10 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCIN11 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCIN12 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCIN13 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCIN14 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCIN15 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCIN16 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_BCIN17 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN0 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN1 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN2 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN3 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN4 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN5 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN6 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN7 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN8 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN9 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN10 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN11 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN12 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN13 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN14 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN15 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN16 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN17 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN18 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN19 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN20 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN21 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN22 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN23 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN24 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN25 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN26 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN27 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN28 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN29 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN30 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN31 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN32 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN33 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN34 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN35 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN36 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN37 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN38 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN39 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN40 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN41 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN42 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN43 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN44 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN45 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN46 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_PCIN47 : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_RSTP_INT : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_RSTA_INT : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_CEA_INT : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_CEP_INT : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_CEB_INT : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_CEM_INT : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_RSTB_INT : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_CLK_INT : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_RSTM_INT : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_RSTOPMODE_INT : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_CEC_INT : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_CEOPMODE_INT : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_RSTD_INT : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_CED_INT : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_RSTCARRYIN_INT : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_RSTC_INT : STD_LOGIC; 
  signal t_weightUpdateMod2_multAll_Mmult_multRes_CECARRYIN_INT : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_M0 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_M1 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_M2 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_M3 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_M12 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_M13 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_M14 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_M15 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_M16 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_M17 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_M18 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_M19 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_M20 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_M21 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_M22 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_M23 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_M24 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_M25 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_M26 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_M27 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_M28 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_M29 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_M30 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_M31 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_M32 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_M33 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_M34 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_M35 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT0 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT1 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT2 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT3 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT4 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT5 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT6 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT7 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT8 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT9 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT10 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT11 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT12 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT13 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT14 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT15 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT16 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT17 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT18 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT19 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT20 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT21 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT22 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT23 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT24 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT25 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT26 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT27 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT28 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT29 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT30 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT31 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT32 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT33 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT34 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT35 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT36 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT37 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT38 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT39 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT40 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT41 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT42 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT43 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT44 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT45 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT46 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCOUT47 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P0 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P1 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P2 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P3 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P4 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P5 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P6 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P7 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P8 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P9 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P10 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P11 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P12 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P13 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P14 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P15 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P16 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P17 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P18 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P19 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P20 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P21 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P22 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P23 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P24 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P25 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P26 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P27 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P28 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P29 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P30 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P31 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P32 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P33 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P34 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P35 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P36 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P37 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P38 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P39 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P40 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P41 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P42 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P43 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P44 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P45 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P46 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_P47 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCOUT0 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCOUT1 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCOUT2 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCOUT3 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCOUT4 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCOUT5 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCOUT6 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCOUT7 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCOUT8 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCOUT9 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCOUT10 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCOUT11 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCOUT12 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCOUT13 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCOUT14 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCOUT15 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCOUT16 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCOUT17 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_CARRYOUT : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_CARRYOUTF : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCIN0 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCIN1 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCIN2 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCIN3 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCIN4 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCIN5 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCIN6 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCIN7 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCIN8 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCIN9 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCIN10 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCIN11 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCIN12 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCIN13 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCIN14 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCIN15 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCIN16 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_BCIN17 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN0 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN1 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN2 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN3 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN4 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN5 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN6 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN7 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN8 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN9 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN10 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN11 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN12 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN13 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN14 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN15 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN16 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN17 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN18 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN19 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN20 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN21 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN22 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN23 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN24 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN25 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN26 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN27 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN28 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN29 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN30 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN31 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN32 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN33 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN34 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN35 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN36 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN37 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN38 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN39 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN40 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN41 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN42 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN43 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN44 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN45 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN46 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_PCIN47 : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_RSTP_INT : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_RSTA_INT : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_CEA_INT : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_CEP_INT : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_CEB_INT : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_CEM_INT : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_RSTB_INT : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_CLK_INT : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_RSTM_INT : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_RSTOPMODE_INT : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_CEC_INT : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_CEOPMODE_INT : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_RSTD_INT : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_CED_INT : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_RSTCARRYIN_INT : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_RSTC_INT : STD_LOGIC; 
  signal t_deltaKMult_Mmult_multRes_CECARRYIN_INT : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_M0 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_M1 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_M2 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_M3 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_M12 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_M13 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_M14 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_M15 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_M16 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_M17 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_M18 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_M19 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_M20 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_M21 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_M22 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_M23 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_M24 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_M25 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_M26 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_M27 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_M28 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_M29 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_M30 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_M31 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_M32 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_M33 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_M34 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_M35 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT0 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT1 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT2 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT3 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT4 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT5 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT6 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT7 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT8 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT9 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT10 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT11 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT12 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT13 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT14 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT15 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT16 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT17 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT18 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT19 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT20 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT21 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT22 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT23 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT24 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT25 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT26 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT27 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT28 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT29 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT30 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT31 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT32 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT33 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT34 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT35 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT36 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT37 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT38 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT39 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT40 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT41 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT42 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT43 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT44 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT45 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT46 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCOUT47 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P0 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P1 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P2 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P3 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P4 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P5 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P6 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P7 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P8 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P9 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P10 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P11 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P12 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P13 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P14 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P15 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P16 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P17 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P18 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P19 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P20 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P21 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P22 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P23 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P24 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P25 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P26 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P27 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P28 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P29 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P30 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P31 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P32 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P33 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P34 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P35 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P36 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P37 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P38 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P39 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P40 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P41 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P42 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P43 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P44 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P45 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P46 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_P47 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCOUT0 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCOUT1 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCOUT2 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCOUT3 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCOUT4 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCOUT5 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCOUT6 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCOUT7 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCOUT8 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCOUT9 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCOUT10 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCOUT11 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCOUT12 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCOUT13 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCOUT14 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCOUT15 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCOUT16 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCOUT17 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_CARRYOUT : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_CARRYOUTF : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCIN0 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCIN1 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCIN2 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCIN3 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCIN4 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCIN5 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCIN6 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCIN7 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCIN8 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCIN9 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCIN10 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCIN11 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCIN12 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCIN13 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCIN14 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCIN15 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCIN16 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_BCIN17 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN0 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN1 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN2 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN3 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN4 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN5 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN6 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN7 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN8 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN9 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN10 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN11 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN12 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN13 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN14 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN15 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN16 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN17 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN18 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN19 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN20 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN21 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN22 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN23 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN24 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN25 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN26 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN27 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN28 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN29 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN30 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN31 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN32 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN33 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN34 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN35 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN36 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN37 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN38 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN39 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN40 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN41 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN42 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN43 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN44 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN45 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN46 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_PCIN47 : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_RSTP_INT : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_RSTA_INT : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_CEA_INT : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_CEP_INT : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_CEB_INT : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_CEM_INT : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_RSTB_INT : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_CLK_INT : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_RSTM_INT : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_RSTOPMODE_INT : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_CEC_INT : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_CEOPMODE_INT : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_RSTD_INT : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_CED_INT : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_RSTCARRYIN_INT : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_RSTC_INT : STD_LOGIC; 
  signal t_weightDKMult2_Mmult_multRes_CECARRYIN_INT : STD_LOGIC; 
  signal input_result_0_rt_9790 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multL_Mmult_multRes_Madd_64 : STD_LOGIC; 
  signal ProtoComp112_CYINITGND_0 : STD_LOGIC; 
  signal input_result_1_rt_9794 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multL_Mmult_multRes_Madd_64 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multL_Mmult_multRes_Madd_64_ProtoComp112_CYINITGND_0 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multL_Mmult_multRes_Madd_64_input_result_0_rt : STD_LOGIC; 
  signal mM_weightUpdateMod1_multL_Mmult_multRes_Madd_64 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multL_Mmult_multRes_Madd_64_ProtoComp112_CYINITGND_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multL_Mmult_multRes_Madd_64_input_result_1_rt : STD_LOGIC; 
  signal mM_weightUpdateMod0_multL_Mmult_multRes_Madd_64 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multL_Mmult_multRes_Madd_64_ProtoComp112_CYINITGND_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multL_Mmult_multRes_Madd_64_input_result_0_rt : STD_LOGIC; 
  signal mL_weightUpdateMod1_multL_Mmult_multRes_Madd_64 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multL_Mmult_multRes_Madd_64_ProtoComp112_CYINITGND_0 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multL_Mmult_multRes_Madd_64_input_result_1_rt : STD_LOGIC; 
  signal mL_weightUpdateMod0_multL_Mmult_multRes_Madd_64 : STD_LOGIC; 
  signal mL_weightUpdateMod0_multL_Mmult_multRes_Madd_64_ProtoComp112_CYINITGND_0 : STD_LOGIC; 
  signal t_weightIn0_7_INV_t_weightIn0_7CLK : STD_LOGIC; 
  signal t_weightIn0_7_INV_t_weightIn0_6CLK : STD_LOGIC; 
  signal t_weightIn0_7_INV_t_weightIn0_5CLK : STD_LOGIC; 
  signal t_weightIn0_7_INV_t_weightIn0_4CLK : STD_LOGIC; 
  signal t_weightIn0_3_INV_t_weightIn0_3CLK : STD_LOGIC; 
  signal t_weightIn0_3_INV_t_weightIn0_2CLK : STD_LOGIC; 
  signal t_weightIn0_3_INV_t_weightIn0_1CLK : STD_LOGIC; 
  signal t_weightIn0_3_INV_t_weightIn0_0CLK : STD_LOGIC; 
  signal t_weightIn1_7_INV_t_weightIn1_7CLK : STD_LOGIC; 
  signal t_weightIn1_7_INV_t_weightIn1_6CLK : STD_LOGIC; 
  signal t_weightIn1_7_INV_t_weightIn1_5CLK : STD_LOGIC; 
  signal t_weightIn1_7_INV_t_weightIn1_4CLK : STD_LOGIC; 
  signal t_weightDKMult0_Mmux_output81_pack_7 : STD_LOGIC; 
  signal mL_weightUpdateMod1_sigDer_0_2_pack_9 : STD_LOGIC; 
  signal N52 : STD_LOGIC; 
  signal t_weightIn2_3_INV_t_weightIn2_3CLK : STD_LOGIC; 
  signal t_weightIn2_3_INV_t_weightIn2_2CLK : STD_LOGIC; 
  signal t_weightIn2_3_INV_t_weightIn2_1CLK : STD_LOGIC; 
  signal t_weightIn2_3_INV_t_weightIn2_0CLK : STD_LOGIC; 
  signal t_weightIn2_7_INV_t_weightIn2_7CLK : STD_LOGIC; 
  signal t_weightIn2_7_INV_t_weightIn2_6CLK : STD_LOGIC; 
  signal t_weightIn2_7_INV_t_weightIn2_5CLK : STD_LOGIC; 
  signal t_weightIn2_7_INV_t_weightIn2_4CLK : STD_LOGIC; 
  signal t_weightIn1_3_INV_t_weightIn1_3CLK : STD_LOGIC; 
  signal t_weightIn1_3_INV_t_weightIn1_2CLK : STD_LOGIC; 
  signal t_weightIn1_3_INV_t_weightIn1_1CLK : STD_LOGIC; 
  signal t_weightIn1_3_INV_t_weightIn1_0CLK : STD_LOGIC; 
  signal t_weightDKMult1_Mmux_output61_pack_7 : STD_LOGIC; 
  signal t_weightDKMult2_Mmux_output81_pack_7 : STD_LOGIC; 
  signal mL_weightIn0_3_INV_mL_weightIn0_3CLK : STD_LOGIC; 
  signal mL_weightIn0_3_INV_mL_weightIn0_2CLK : STD_LOGIC; 
  signal mL_weightIn0_3_INV_mL_weightIn0_1CLK : STD_LOGIC; 
  signal mL_weightIn0_3_INV_mL_weightIn0_0CLK : STD_LOGIC; 
  signal mL_weightIn0_7_INV_mL_weightIn0_7CLK : STD_LOGIC; 
  signal mL_weightIn0_7_INV_mL_weightIn0_6CLK : STD_LOGIC; 
  signal mL_weightIn0_7_INV_mL_weightIn0_5CLK : STD_LOGIC; 
  signal mL_weightIn0_7_INV_mL_weightIn0_4CLK : STD_LOGIC; 
  signal mM_weightUpdateMod1_sigDer_0_2_11897 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_6_Q : STD_LOGIC; 
  signal N734 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_113 : STD_LOGIC; 
  signal N749 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd_114 : STD_LOGIC; 
  signal mR_weightUpdateMod1_sigDer_0_2_12362 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_115 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_105 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_4_Q_12485 : STD_LOGIC; 
  signal ProtoComp369_CYINITGND_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_63 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_53 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_5_Q_12461 : STD_LOGIC; 
  signal N235_pack_1 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_3_Q_12937 : STD_LOGIC; 
  signal ProtoComp387_CYINITGND_0 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_36 : STD_LOGIC; 
  signal ProtoComp388_CYINITVCC_1 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_10_rt_12965 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_11_rt_12959 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multL_multRes_10_pack_2 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11_pack_3 : STD_LOGIC; 
  signal mM_weightIn1_7_INV_mM_weightIn1_7CLK : STD_LOGIC; 
  signal mM_weightIn1_7_INV_mM_weightIn1_6CLK : STD_LOGIC; 
  signal mM_weightIn1_7_INV_mM_weightIn1_5CLK : STD_LOGIC; 
  signal mM_weightIn1_7_INV_mM_weightIn1_4CLK : STD_LOGIC; 
  signal mM_weightIn1_3_INV_mM_weightIn1_3CLK : STD_LOGIC; 
  signal mM_weightIn1_3_INV_mM_weightIn1_2CLK : STD_LOGIC; 
  signal mM_weightIn1_3_INV_mM_weightIn1_1CLK : STD_LOGIC; 
  signal mM_weightIn1_3_INV_mM_weightIn1_0CLK : STD_LOGIC; 
  signal N86 : STD_LOGIC; 
  signal N54 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_4_Q_13298 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_ProtoComp369_CYINITGND_0 : STD_LOGIC;
 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_63 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_53 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_5_Q_13274 : STD_LOGIC; 
  signal N761 : STD_LOGIC; 
  signal N743 : STD_LOGIC; 
  signal mL_weightIn1_3_INV_mL_weightIn1_3CLK : STD_LOGIC; 
  signal mL_weightIn1_3_INV_mL_weightIn1_2CLK : STD_LOGIC; 
  signal mL_weightIn1_3_INV_mL_weightIn1_1CLK : STD_LOGIC; 
  signal mL_weightIn1_3_INV_mL_weightIn1_0CLK : STD_LOGIC; 
  signal mL_weightIn1_7_INV_mL_weightIn1_7CLK : STD_LOGIC; 
  signal mL_weightIn1_7_INV_mL_weightIn1_6CLK : STD_LOGIC; 
  signal mL_weightIn1_7_INV_mL_weightIn1_5CLK : STD_LOGIC; 
  signal mL_weightIn1_7_INV_mL_weightIn1_4CLK : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_6_Q : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_113 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_7_not : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_3_x_weightUpdateMod0_multAll_posIn2_7_not : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_4_x_weightUpdateMod0_multAll_posIn2_7_not : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_91 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_101 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_111 : STD_LOGIC; 
  signal N181_pack_12 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_36 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_36_ProtoComp388_CYINITVCC_1 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_105 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_115 : STD_LOGIC; 
  signal N92 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_3_Q_13634 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_ProtoComp387_CYINITGND_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_113 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_6_Q : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_36 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_36_ProtoComp388_CYINITVCC_1 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_113 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_6_Q : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_46 : STD_LOGIC; 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_46_ProtoComp388_CYINITVCC_1 : STD_LOGIC; 
  signal N238_pack_1 : STD_LOGIC; 
  signal N740 : STD_LOGIC; 
  signal N755 : STD_LOGIC; 
  signal mM_weightIn0_3_INV_mM_weightIn0_3CLK : STD_LOGIC; 
  signal mM_weightIn0_3_INV_mM_weightIn0_2CLK : STD_LOGIC; 
  signal mM_weightIn0_3_INV_mM_weightIn0_1CLK : STD_LOGIC; 
  signal mM_weightIn0_3_INV_mM_weightIn0_0CLK : STD_LOGIC; 
  signal mM_weightIn0_7_INV_mM_weightIn0_7CLK : STD_LOGIC; 
  signal mM_weightIn0_7_INV_mM_weightIn0_6CLK : STD_LOGIC; 
  signal mM_weightIn0_7_INV_mM_weightIn0_5CLK : STD_LOGIC; 
  signal mM_weightIn0_7_INV_mM_weightIn0_4CLK : STD_LOGIC; 
  signal mR_weightIn1_3_INV_mR_weightIn1_3CLK : STD_LOGIC; 
  signal mR_weightIn1_3_INV_mR_weightIn1_2CLK : STD_LOGIC; 
  signal mR_weightIn1_3_INV_mR_weightIn1_1CLK : STD_LOGIC; 
  signal mR_weightIn1_3_INV_mR_weightIn1_0CLK : STD_LOGIC; 
  signal mR_weightIn1_7_INV_mR_weightIn1_7CLK : STD_LOGIC; 
  signal mR_weightIn1_7_INV_mR_weightIn1_6CLK : STD_LOGIC; 
  signal mR_weightIn1_7_INV_mR_weightIn1_5CLK : STD_LOGIC; 
  signal mR_weightIn1_7_INV_mR_weightIn1_4CLK : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11_pack_4 : STD_LOGIC; 
  signal N62 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_46 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_46_ProtoComp388_CYINITVCC_1 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11_pack_3 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_4_Q_14145 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_2_mand1_ProtoComp369_CYINITGND_0 : STD_LOGIC;
 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_63 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_53 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_5_Q_14121 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_113 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_6_Q : STD_LOGIC; 
  signal mR_weightIn0_3_INV_mR_weightIn0_3CLK : STD_LOGIC; 
  signal mR_weightIn0_3_INV_mR_weightIn0_2CLK : STD_LOGIC; 
  signal mR_weightIn0_3_INV_mR_weightIn0_1CLK : STD_LOGIC; 
  signal mR_weightIn0_3_INV_mR_weightIn0_0CLK : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_113_rt_14213 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_114 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_46 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_46_ProtoComp388_CYINITVCC_1 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_4_Q_14274 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_2_mand1_ProtoComp369_CYINITGND_0 : STD_LOGIC;
 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_63 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_53 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_5_Q_14250 : STD_LOGIC; 
  signal N758 : STD_LOGIC; 
  signal ProtoComp437_CYINITGND_0 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_3_Q_14277 : STD_LOGIC; 
  signal N88 : STD_LOGIC; 
  signal N58 : STD_LOGIC; 
  signal N241_pack_7 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11_pack_9 : STD_LOGIC; 
  signal N737 : STD_LOGIC; 
  signal N752 : STD_LOGIC; 
  signal N244_pack_1 : STD_LOGIC; 
  signal N746 : STD_LOGIC; 
  signal mR_weightIn0_7_INV_mR_weightIn0_7CLK : STD_LOGIC; 
  signal mR_weightIn0_7_INV_mR_weightIn0_6CLK : STD_LOGIC; 
  signal mR_weightIn0_7_INV_mR_weightIn0_5CLK : STD_LOGIC; 
  signal mR_weightIn0_7_INV_mR_weightIn0_4CLK : STD_LOGIC; 
  signal N247_pack_1 : STD_LOGIC; 
  signal N60 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_36 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_36_ProtoComp388_CYINITVCC_1 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_3_Q_14653 : STD_LOGIC; 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_ProtoComp387_CYINITGND_0 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_36 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_36_ProtoComp388_CYINITVCC_1 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_46 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_46_ProtoComp388_CYINITVCC_1 : STD_LOGIC; 
  signal N90 : STD_LOGIC; 
  signal N56 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_3_Q_14690 : STD_LOGIC; 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_3_ProtoComp387_CYINITGND_0 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_46 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_46_ProtoComp388_CYINITVCC_1 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_4_Q_14723 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_ProtoComp369_CYINITGND_0 : STD_LOGIC;
 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_63 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_53 : STD_LOGIC; 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_5_Q_14699 : STD_LOGIC; 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11_pack_6 : STD_LOGIC; 
  signal N94_pack_5 : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1522_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1521_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1519_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1514_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1513_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1511_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1506_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1505_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1503_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1498_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1497_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1495_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1490_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1489_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1487_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1482_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1481_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1479_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight1_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight1_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1474_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1471_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight1_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight1_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight1_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight0_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight0_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1466_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1463_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight0_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight0_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight0_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1377_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1376_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1374_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1369_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1368_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1366_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1361_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1360_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1358_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1353_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1352_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1350_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1345_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1344_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1342_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1337_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1336_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1334_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight1_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight1_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1329_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1326_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight1_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight1_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight1_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight0_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight0_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1321_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1318_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight0_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight0_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight0_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1154_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1153_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1151_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1146_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1145_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1143_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1138_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1137_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1135_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1130_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1129_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1127_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1122_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1121_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1119_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1114_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1113_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1111_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight1_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight1_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1106_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1103_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight1_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight1_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight1_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight0_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight0_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1098_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1095_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight0_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight0_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight0_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_3_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_1_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1073_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1076_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1074_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_6_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_5_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_4_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_3_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_1_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1065_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1068_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1066_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_6_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_5_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_4_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_3_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_1_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1057_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1060_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1058_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_6_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_5_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_4_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_3_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_1_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1049_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1052_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1050_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_6_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_5_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_4_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_3_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_2_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_1_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1041_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1044_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1042_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_6_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_5_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_4_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd16_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd16_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd16_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd16_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd16_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd16_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd16_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd16_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd16_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd16_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd16_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd16_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd16_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd16_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd16_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd16_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd16_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd16_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd16_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd16_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd16_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd16_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd16_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd16_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd2_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd2_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd2_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_399_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd2_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd2_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd2_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd2_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd2_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1526_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1525_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1523_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight7_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1518_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1517_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1515_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight6_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1510_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1509_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1507_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight5_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1502_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1501_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1499_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight4_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1494_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1493_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1491_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight3_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1486_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1485_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1483_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight2_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight1_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight1_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1478_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1475_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight1_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight1_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight1_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight0_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight0_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1470_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1467_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight0_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight0_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weight0_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1381_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1380_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1378_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight7_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1373_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1372_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1370_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight6_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1365_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1364_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1362_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight5_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1357_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1356_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1354_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight4_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1349_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1348_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1346_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight3_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1341_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1340_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1338_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight2_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight1_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight1_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1333_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1330_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight1_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight1_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight1_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight0_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight0_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1325_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1322_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight0_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight0_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weight0_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1158_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1157_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1155_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight7_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1150_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1149_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1147_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight6_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1142_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1141_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1139_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight5_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1134_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1133_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1131_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight4_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1126_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1125_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1123_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight3_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1118_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1117_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1115_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight2_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight1_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight1_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1110_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1107_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight1_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight1_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight1_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight0_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight0_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1102_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1099_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight0_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight0_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weight0_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1090_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight0_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1084_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight1_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1078_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight2_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1069_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1072_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1070_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight3_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1061_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1064_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1062_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight4_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1053_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1056_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1054_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight5_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1045_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1048_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1046_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight6_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1037_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1040_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1038_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weight7_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd19_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd19_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd19_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd19_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1604_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1602_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd19_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd19_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd19_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd19_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd19_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd19_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd19_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd19_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd19_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1459_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1457_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd19_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd19_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd19_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd19_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd19_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd19_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd19_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd19_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd19_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1314_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1312_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd19_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd19_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd19_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd19_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd19_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd5_cy_0_2_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd5_cy_0_2_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd5_cy_0_2_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd5_cy_0_2_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_397_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_395_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd5_xor_0_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd5_xor_0_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd5_xor_0_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd5_xor_0_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd5_xor_0_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_167_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_169_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_171_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_164_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_165_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_156_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_158_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_160_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_153_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_154_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_101_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_103_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_105_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_98_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_99_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_90_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_92_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_94_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_87_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_88_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_40_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_42_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_44_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_37_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_38_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_29_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_31_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_33_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_26_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_27_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd20_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd20_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd20_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd20_xor_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd20_xor_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd20_xor_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd20_xor_7_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd20_xor_7_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd20_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd20_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd20_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd20_xor_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd20_xor_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd20_xor_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd20_xor_7_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd20_xor_7_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd20_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd20_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd20_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd20_xor_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd20_xor_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd20_xor_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd20_xor_7_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd20_xor_7_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd15_cy_4_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd15_cy_4_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd15_cy_4_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd15_xor_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd15_xor_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd15_xor_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd15_xor_7_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd15_xor_7_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd15_xor_7_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd15_xor_7_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd15_xor_7_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd15_cy_4_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd15_cy_4_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd15_cy_4_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd15_xor_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd15_xor_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd15_xor_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd15_xor_7_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd15_xor_7_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd15_xor_7_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd15_xor_7_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd15_xor_7_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_4_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_4_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_4_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_xor_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_xor_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_xor_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_xor_7_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_xor_7_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_xor_7_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_xor_7_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_xor_7_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd18_cy_4_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd18_cy_4_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd18_cy_4_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd18_xor_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd18_xor_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd18_xor_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd18_xor_7_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd18_xor_7_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd18_xor_7_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd18_xor_7_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_ADDERTREE_INTERNAL_Madd18_xor_7_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd18_cy_4_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd18_cy_4_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd18_cy_4_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd18_xor_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd18_xor_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd18_xor_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd18_xor_7_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd18_xor_7_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd18_xor_7_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd18_xor_7_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_ADDERTREE_INTERNAL_Madd18_xor_7_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd18_cy_4_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd18_cy_4_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd18_cy_4_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd18_xor_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd18_xor_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd18_xor_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd18_xor_7_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd18_xor_7_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd18_xor_7_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd18_xor_7_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd18_xor_7_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_200_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_202_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_199_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_192_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_194_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_191_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_134_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_136_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_133_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_126_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_128_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_125_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_67_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_69_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_66_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_59_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_61_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_58_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1592_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1590_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1591_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1589_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1587_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1588_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1447_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1445_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1446_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1444_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1442_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1443_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1210_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1208_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1209_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1207_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1205_B6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1206_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1550_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1547_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1405_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1179_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1176_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_149_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_150_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_151_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_152_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_145_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_146_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_147_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_148_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_83_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_84_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_85_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_86_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_79_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_80_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_81_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_82_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_22_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_23_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_24_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_25_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_18_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_19_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_20_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_21_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal VCC : STD_LOGIC; 
  signal GND : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_Madd_newWeight_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_Madd_newWeight_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_Madd_newWeight_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_Madd_newWeight_xor_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_Madd_newWeight_xor_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_Madd_newWeight_xor_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_Madd_newWeight_xor_7_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_Madd_newWeight_xor_7_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_Madd_newWeight_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_Madd_newWeight_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_Madd_newWeight_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_Madd_newWeight_xor_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_Madd_newWeight_xor_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_Madd_newWeight_xor_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_Madd_newWeight_xor_7_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_Madd_newWeight_xor_7_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_Madd_newWeight_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_Madd_newWeight_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_Madd_newWeight_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_Madd_newWeight_xor_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_Madd_newWeight_xor_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_Madd_newWeight_xor_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_Madd_newWeight_xor_7_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_Madd_newWeight_xor_7_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_Madd_newWeight_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_Madd_newWeight_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_Madd_newWeight_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_Madd_newWeight_xor_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_Madd_newWeight_xor_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_Madd_newWeight_xor_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_Madd_newWeight_xor_7_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_Madd_newWeight_xor_7_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_187_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_189_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_190_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_183_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_185_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_186_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_8_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_8_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_8_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_8_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_8_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_121_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_123_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_124_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_117_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_119_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_120_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_54_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_56_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod0_multL_posIn1_3_57_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_Madd_newWeight_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_Madd_newWeight_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_Madd_newWeight_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_Madd_newWeight_xor_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_Madd_newWeight_xor_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_Madd_newWeight_xor_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_Madd_newWeight_xor_7_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod2_Madd_newWeight_xor_7_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd_xor_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd_xor_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd_xor_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd_xor_7_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd_xor_7_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd3_cy_4_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd3_cy_4_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd3_cy_4_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd3_xor_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd3_xor_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd3_xor_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd3_xor_7_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd3_xor_7_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd3_xor_7_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd3_xor_7_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd3_xor_7_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd6_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd6_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd6_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd6_xor_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd6_xor_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd6_xor_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd6_xor_7_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_ADDERTREE_INTERNAL_Madd6_xor_7_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_Madd_newWeight_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_Madd_newWeight_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_Madd_newWeight_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_Madd_newWeight_xor_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_Madd_newWeight_xor_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_Madd_newWeight_xor_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_Madd_newWeight_xor_7_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_Madd_newWeight_xor_7_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_Madd_newWeight_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_Madd_newWeight_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_Madd_newWeight_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_Madd_newWeight_xor_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_Madd_newWeight_xor_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_Madd_newWeight_xor_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_Madd_newWeight_xor_7_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_Madd_newWeight_xor_7_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_Madd_newWeight_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_Madd_newWeight_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_Madd_newWeight_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_Madd_newWeight_xor_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_Madd_newWeight_xor_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_Madd_newWeight_xor_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_Madd_newWeight_xor_7_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_Madd_newWeight_xor_7_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_Madd_newWeight_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_Madd_newWeight_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_Madd_newWeight_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_Madd_newWeight_xor_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_Madd_newWeight_xor_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_Madd_newWeight_xor_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_Madd_newWeight_xor_7_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_t_weightUpdateMod1_Madd_newWeight_xor_7_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp75_D2OFFBYP_SRC_IB_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp75_D2OFFBYP_SRC_1_IB_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp75_D2OFFBYP_SRC_2_IB_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp75_D2OFFBYP_SRC_3_IB_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp75_D2OFFBYP_SRC_4_IB_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp75_D2OFFBYP_SRC_5_IB_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp75_D2OFFBYP_SRC_6_IB_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp75_D2OFFBYP_SRC_7_IB_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1402_A6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1190_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1191_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1427_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1428_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_8_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_8_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_8_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_8_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_8_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1416_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1417_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1561_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1562_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1572_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1573_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal mL_weightUpdateMod1_multL_multRes : STD_LOGIC_VECTOR ( 11 downto 6 ); 
  signal t_weightDKMult1_multRes : STD_LOGIC_VECTOR ( 11 downto 5 ); 
  signal t_weightDKMult1_posIn2 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal t_deltaKTemp : STD_LOGIC_VECTOR ( 7 downto 4 ); 
  signal t_weightIn1 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mM_weightUpdateMod0_multAll_posIn1 : STD_LOGIC_VECTOR ( 5 downto 3 ); 
  signal mR_weightUpdateMod0_multAll_posIn1 : STD_LOGIC_VECTOR ( 5 downto 3 ); 
  signal mL_weightUpdateMod0_multAll_posIn1 : STD_LOGIC_VECTOR ( 7 downto 2 ); 
  signal mL_weightIn0 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mL_weightUpdateMod0_multAll_multRes : STD_LOGIC_VECTOR ( 11 downto 5 ); 
  signal t_weightDKMult2_posIn2 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal t_weightIn2 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal t_weightDKMult2_multRes : STD_LOGIC_VECTOR ( 11 downto 5 ); 
  signal mL_weightUpdateMod1_multAll_posIn1 : STD_LOGIC_VECTOR ( 5 downto 3 ); 
  signal mM_weightUpdateMod1_multAll_posIn1 : STD_LOGIC_VECTOR ( 5 downto 3 ); 
  signal mR_weightUpdateMod1_multAll_posIn1 : STD_LOGIC_VECTOR ( 5 downto 3 ); 
  signal t_weightIn0 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal t_weightDKMult0_posIn2 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal t_weightDKMult0_multRes : STD_LOGIC_VECTOR ( 11 downto 5 ); 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy : STD_LOGIC_VECTOR ( 10 downto 10 ); 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy : STD_LOGIC_VECTOR ( 10 downto 10 ); 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy : STD_LOGIC_VECTOR ( 10 downto 10 ); 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy : STD_LOGIC_VECTOR ( 10 downto 10 ); 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy : STD_LOGIC_VECTOR ( 10 downto 10 ); 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd2_cy : STD_LOGIC_VECTOR ( 7 downto 7 ); 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd2_cy : STD_LOGIC_VECTOR ( 7 downto 7 ); 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd2_cy : STD_LOGIC_VECTOR ( 7 downto 7 ); 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd2_cy : STD_LOGIC_VECTOR ( 7 downto 7 ); 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd2_cy : STD_LOGIC_VECTOR ( 7 downto 7 ); 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy : STD_LOGIC_VECTOR ( 8 downto 8 ); 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy : STD_LOGIC_VECTOR ( 8 downto 8 ); 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy : STD_LOGIC_VECTOR ( 8 downto 8 ); 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy : STD_LOGIC_VECTOR ( 8 downto 8 ); 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy : STD_LOGIC_VECTOR ( 8 downto 8 ); 
  signal input_result : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal mR_weightIn1 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mR_weightIn0 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mM_weightIn1 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mM_weightIn0 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mL_weightIn1 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mLOut : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal t_weight0_o4 : STD_LOGIC_VECTOR ( 6 downto 1 ); 
  signal t_weight0_o3 : STD_LOGIC_VECTOR ( 6 downto 1 ); 
  signal t_weight0_o2 : STD_LOGIC_VECTOR ( 5 downto 1 ); 
  signal mMOut : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal t_weight1_o4 : STD_LOGIC_VECTOR ( 6 downto 1 ); 
  signal t_weight1_o3 : STD_LOGIC_VECTOR ( 6 downto 1 ); 
  signal t_weight1_o2 : STD_LOGIC_VECTOR ( 5 downto 1 ); 
  signal mROut : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal t_weight2_o4 : STD_LOGIC_VECTOR ( 6 downto 1 ); 
  signal t_weight2_o3 : STD_LOGIC_VECTOR ( 6 downto 1 ); 
  signal t_weight2_o2 : STD_LOGIC_VECTOR ( 5 downto 1 ); 
  signal mR_weightOut0 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal mR_weightOut1 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal mM_weightOut0 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal mM_weightOut1 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal mL_weightOut0 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal mL_weightOut1 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal t_weightOut2 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal t_weight0_o1 : STD_LOGIC_VECTOR ( 4 downto 1 ); 
  signal t_weight0_o0 : STD_LOGIC_VECTOR ( 3 downto 1 ); 
  signal t_weight1_o1 : STD_LOGIC_VECTOR ( 4 downto 1 ); 
  signal t_weight1_o0 : STD_LOGIC_VECTOR ( 3 downto 1 ); 
  signal t_weight2_o1 : STD_LOGIC_VECTOR ( 4 downto 1 ); 
  signal t_weight2_o0 : STD_LOGIC_VECTOR ( 3 downto 1 ); 
  signal mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy : STD_LOGIC_VECTOR ( 9 downto 9 ); 
  signal mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy : STD_LOGIC_VECTOR ( 9 downto 9 ); 
  signal mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy : STD_LOGIC_VECTOR ( 9 downto 9 ); 
  signal mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy : STD_LOGIC_VECTOR ( 9 downto 9 ); 
  signal mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy : STD_LOGIC_VECTOR ( 9 downto 9 ); 
  signal mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy : STD_LOGIC_VECTOR ( 9 downto 9 ); 
  signal mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy : STD_LOGIC_VECTOR ( 9 downto 9 ); 
  signal mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy : STD_LOGIC_VECTOR ( 9 downto 9 ); 
  signal mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy : STD_LOGIC_VECTOR ( 9 downto 9 ); 
  signal mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy : STD_LOGIC_VECTOR ( 9 downto 9 ); 
  signal mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy : STD_LOGIC_VECTOR ( 9 downto 9 ); 
  signal mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy : STD_LOGIC_VECTOR ( 9 downto 9 ); 
  signal mR_ADDERTREE_INTERNAL_Madd20_cy : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal mM_ADDERTREE_INTERNAL_Madd20_cy : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal mL_ADDERTREE_INTERNAL_Madd20_cy : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal mR_ADDERTREE_INTERNAL_Madd15_cy : STD_LOGIC_VECTOR ( 4 downto 4 ); 
  signal mM_ADDERTREE_INTERNAL_Madd15_cy : STD_LOGIC_VECTOR ( 4 downto 4 ); 
  signal mL_ADDERTREE_INTERNAL_Madd15_cy : STD_LOGIC_VECTOR ( 4 downto 4 ); 
  signal mR_ADDERTREE_INTERNAL_Madd18_cy : STD_LOGIC_VECTOR ( 4 downto 4 ); 
  signal mM_ADDERTREE_INTERNAL_Madd18_cy : STD_LOGIC_VECTOR ( 4 downto 4 ); 
  signal mL_ADDERTREE_INTERNAL_Madd18_cy : STD_LOGIC_VECTOR ( 4 downto 4 ); 
  signal mR_weightUpdateMod0_sigDer : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy : STD_LOGIC_VECTOR ( 5 downto 5 ); 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy : STD_LOGIC_VECTOR ( 5 downto 5 ); 
  signal mM_weightUpdateMod0_sigDer : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy : STD_LOGIC_VECTOR ( 5 downto 5 ); 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy : STD_LOGIC_VECTOR ( 5 downto 5 ); 
  signal mL_weightUpdateMod0_sigDer : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy : STD_LOGIC_VECTOR ( 5 downto 5 ); 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy : STD_LOGIC_VECTOR ( 5 downto 5 ); 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy : STD_LOGIC_VECTOR ( 6 downto 6 ); 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy : STD_LOGIC_VECTOR ( 6 downto 6 ); 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy : STD_LOGIC_VECTOR ( 6 downto 6 ); 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy : STD_LOGIC_VECTOR ( 6 downto 6 ); 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy : STD_LOGIC_VECTOR ( 6 downto 6 ); 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy : STD_LOGIC_VECTOR ( 6 downto 6 ); 
  signal mR_w0Stor : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mR_weightUpdateMod0_Madd_newWeight_cy : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal mM_w0Stor : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mM_weightUpdateMod0_Madd_newWeight_cy : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal mL_weightUpdateMod0_fullProd : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mL_w0Stor : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mL_weightUpdateMod0_Madd_newWeight_cy : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal t_weightUpdateMod0_fullProd : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal t_w0Stor : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal t_weightUpdateMod0_multAll_multRes : STD_LOGIC_VECTOR ( 11 downto 5 ); 
  signal t_weightUpdateMod0_Madd_newWeight_cy : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy : STD_LOGIC_VECTOR ( 5 downto 5 ); 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy : STD_LOGIC_VECTOR ( 5 downto 5 ); 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy : STD_LOGIC_VECTOR ( 5 downto 5 ); 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy : STD_LOGIC_VECTOR ( 5 downto 5 ); 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy : STD_LOGIC_VECTOR ( 5 downto 5 ); 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy : STD_LOGIC_VECTOR ( 6 downto 6 ); 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy : STD_LOGIC_VECTOR ( 6 downto 6 ); 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy : STD_LOGIC_VECTOR ( 6 downto 6 ); 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy : STD_LOGIC_VECTOR ( 6 downto 6 ); 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy : STD_LOGIC_VECTOR ( 6 downto 6 ); 
  signal t_weightUpdateMod2_fullProd : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal t_w2Stor : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal t_weightUpdateMod2_multAll_multRes : STD_LOGIC_VECTOR ( 11 downto 5 ); 
  signal t_weightUpdateMod2_Madd_newWeight_cy : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal t_weightOut0 : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal t_ADDERTREE_INTERNAL_Madd_cy : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal t_ADDERTREE_INTERNAL_Madd3_cy : STD_LOGIC_VECTOR ( 4 downto 4 ); 
  signal t_ADDERTREE_INTERNAL_Madd6_cy : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal mR_w1Stor : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mR_weightUpdateMod1_Madd_newWeight_cy : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal mM_w1Stor : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mM_weightUpdateMod1_Madd_newWeight_cy : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal mL_w1Stor : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mL_weightUpdateMod1_Madd_newWeight_cy : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal t_weightUpdateMod1_fullProd : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal t_w1Stor : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal t_weightUpdateMod1_multAll_multRes : STD_LOGIC_VECTOR ( 11 downto 5 ); 
  signal t_weightUpdateMod1_Madd_newWeight_cy : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal corrOut_result : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal t_weightDKMult0_posIn1 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal t_deltaKMult_multRes : STD_LOGIC_VECTOR ( 11 downto 4 ); 
  signal t_weightUpdateMod2_multL_multRes : STD_LOGIC_VECTOR ( 11 downto 5 ); 
  signal t_weightUpdateMod1_multL_multRes : STD_LOGIC_VECTOR ( 11 downto 5 ); 
  signal mL_weightUpdateMod0_multAll_posIn2 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal t_weightUpdateMod0_multAll_posIn1 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal t_weightUpdateMod1_multAll_posIn1 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal t_weightUpdateMod0_multL_multRes : STD_LOGIC_VECTOR ( 11 downto 5 ); 
  signal t_weightUpdateMod2_multAll_posIn1 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal t_deltaKMult_posIn1 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal t_deltaKMult_posIn2 : STD_LOGIC_VECTOR ( 6 downto 3 ); 
  signal t_Msub_errorK_cy : STD_LOGIC_VECTOR ( 4 downto 4 ); 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut : STD_LOGIC_VECTOR ( 10 downto 3 ); 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut : STD_LOGIC_VECTOR ( 10 downto 3 ); 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut : STD_LOGIC_VECTOR ( 10 downto 3 ); 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut : STD_LOGIC_VECTOR ( 10 downto 3 ); 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut : STD_LOGIC_VECTOR ( 10 downto 3 ); 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut : STD_LOGIC_VECTOR ( 11 downto 3 ); 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut : STD_LOGIC_VECTOR ( 11 downto 3 ); 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut : STD_LOGIC_VECTOR ( 11 downto 3 ); 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut : STD_LOGIC_VECTOR ( 11 downto 3 ); 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut : STD_LOGIC_VECTOR ( 11 downto 3 ); 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd1_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mR_weight1_o4 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal mR_weight1_ADDERTREE_INTERNAL_Madd3_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd1_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mR_weight0_o4 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal mR_weight0_ADDERTREE_INTERNAL_Madd3_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd1_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mM_weight1_o4 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal mM_weight1_ADDERTREE_INTERNAL_Madd3_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd1_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mM_weight0_o4 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal mM_weight0_ADDERTREE_INTERNAL_Madd3_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd1_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mL_weight1_o4 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal mL_weight1_ADDERTREE_INTERNAL_Madd3_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd1_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mL_weight0_o4 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal mL_weight0_ADDERTREE_INTERNAL_Madd3_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal t_weight0_ADDERTREE_INTERNAL_Madd1_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal t_weight1_ADDERTREE_INTERNAL_Madd1_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal t_weight2_ADDERTREE_INTERNAL_Madd1_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut : STD_LOGIC_VECTOR ( 11 downto 3 ); 
  signal mR_weightUpdateMod1_fullProd : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mR_weightUpdateMod1_multAll_multRes : STD_LOGIC_VECTOR ( 11 downto 5 ); 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut : STD_LOGIC_VECTOR ( 11 downto 3 ); 
  signal mR_weightUpdateMod0_fullProd : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mR_weightUpdateMod0_multAll_multRes : STD_LOGIC_VECTOR ( 11 downto 5 ); 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut : STD_LOGIC_VECTOR ( 11 downto 3 ); 
  signal mM_weightUpdateMod1_fullProd : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mM_weightUpdateMod1_multAll_multRes : STD_LOGIC_VECTOR ( 11 downto 5 ); 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut : STD_LOGIC_VECTOR ( 11 downto 3 ); 
  signal mM_weightUpdateMod0_fullProd : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mM_weightUpdateMod0_multAll_multRes : STD_LOGIC_VECTOR ( 11 downto 5 ); 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut : STD_LOGIC_VECTOR ( 11 downto 3 ); 
  signal mL_weightUpdateMod1_fullProd : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mL_weightUpdateMod1_multAll_multRes : STD_LOGIC_VECTOR ( 11 downto 5 ); 
  signal mR_ADDERTREE_INTERNAL_Madd16_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mR_ADDERTREE_INTERNAL_Madd20_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mM_ADDERTREE_INTERNAL_Madd16_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mM_ADDERTREE_INTERNAL_Madd20_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mL_ADDERTREE_INTERNAL_Madd16_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mL_ADDERTREE_INTERNAL_Madd20_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal t_ADDERTREE_INTERNAL_Madd2_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal t_ADDERTREE_INTERNAL_Madd6_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal t_weight0_ADDERTREE_INTERNAL_Madd3_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal t_weight1_ADDERTREE_INTERNAL_Madd3_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal t_weight2_ADDERTREE_INTERNAL_Madd3_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_lut : STD_LOGIC_VECTOR ( 6 downto 6 ); 
  signal mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut : STD_LOGIC_VECTOR ( 11 downto 6 ); 
  signal mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_lut : STD_LOGIC_VECTOR ( 6 downto 6 ); 
  signal mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut : STD_LOGIC_VECTOR ( 11 downto 6 ); 
  signal mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_lut : STD_LOGIC_VECTOR ( 6 downto 6 ); 
  signal mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut : STD_LOGIC_VECTOR ( 11 downto 6 ); 
  signal mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_lut : STD_LOGIC_VECTOR ( 6 downto 6 ); 
  signal mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut : STD_LOGIC_VECTOR ( 11 downto 6 ); 
  signal mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_lut : STD_LOGIC_VECTOR ( 6 downto 6 ); 
  signal mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut : STD_LOGIC_VECTOR ( 11 downto 6 ); 
  signal mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_lut : STD_LOGIC_VECTOR ( 6 downto 6 ); 
  signal mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut : STD_LOGIC_VECTOR ( 11 downto 6 ); 
  signal mR_weightUpdateMod1_multL_multRes : STD_LOGIC_VECTOR ( 11 downto 6 ); 
  signal mR_weightUpdateMod0_multL_multRes : STD_LOGIC_VECTOR ( 11 downto 6 ); 
  signal mM_weightUpdateMod1_multL_multRes : STD_LOGIC_VECTOR ( 11 downto 6 ); 
  signal mM_weightUpdateMod0_multL_multRes : STD_LOGIC_VECTOR ( 11 downto 6 ); 
  signal mL_weightUpdateMod0_multL_multRes : STD_LOGIC_VECTOR ( 11 downto 7 ); 
  signal mR_ADDERTREE_INTERNAL_Madd15_lut : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal mM_ADDERTREE_INTERNAL_Madd15_lut : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal mL_ADDERTREE_INTERNAL_Madd15_lut : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal mR_ADDERTREE_INTERNAL_Madd18_lut : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal mM_ADDERTREE_INTERNAL_Madd18_lut : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal mL_ADDERTREE_INTERNAL_Madd18_lut : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut : STD_LOGIC_VECTOR ( 10 downto 3 ); 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut : STD_LOGIC_VECTOR ( 10 downto 3 ); 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut : STD_LOGIC_VECTOR ( 10 downto 3 ); 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut : STD_LOGIC_VECTOR ( 10 downto 3 ); 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut : STD_LOGIC_VECTOR ( 10 downto 3 ); 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut : STD_LOGIC_VECTOR ( 10 downto 3 ); 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut : STD_LOGIC_VECTOR ( 8 downto 3 ); 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut : STD_LOGIC_VECTOR ( 8 downto 3 ); 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut : STD_LOGIC_VECTOR ( 8 downto 3 ); 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut : STD_LOGIC_VECTOR ( 8 downto 3 ); 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut : STD_LOGIC_VECTOR ( 8 downto 3 ); 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut : STD_LOGIC_VECTOR ( 8 downto 3 ); 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut : STD_LOGIC_VECTOR ( 11 downto 1 ); 
  signal mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut : STD_LOGIC_VECTOR ( 11 downto 1 ); 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut : STD_LOGIC_VECTOR ( 11 downto 1 ); 
  signal mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut : STD_LOGIC_VECTOR ( 11 downto 1 ); 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut : STD_LOGIC_VECTOR ( 11 downto 1 ); 
  signal mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut : STD_LOGIC_VECTOR ( 11 downto 1 ); 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut : STD_LOGIC_VECTOR ( 11 downto 1 ); 
  signal mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut : STD_LOGIC_VECTOR ( 11 downto 1 ); 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut : STD_LOGIC_VECTOR ( 11 downto 1 ); 
  signal mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut : STD_LOGIC_VECTOR ( 11 downto 1 ); 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut : STD_LOGIC_VECTOR ( 11 downto 1 ); 
  signal mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut : STD_LOGIC_VECTOR ( 11 downto 1 ); 
  signal mR_weightUpdateMod1_multR_multRes : STD_LOGIC_VECTOR ( 11 downto 4 ); 
  signal mR_weightUpdateMod0_multR_multRes : STD_LOGIC_VECTOR ( 11 downto 4 ); 
  signal mM_weightUpdateMod1_multR_multRes : STD_LOGIC_VECTOR ( 11 downto 4 ); 
  signal mM_weightUpdateMod0_multR_multRes : STD_LOGIC_VECTOR ( 11 downto 4 ); 
  signal mL_weightUpdateMod1_multR_multRes : STD_LOGIC_VECTOR ( 11 downto 4 ); 
  signal mL_weightUpdateMod0_multR_multRes : STD_LOGIC_VECTOR ( 11 downto 5 ); 
  signal mR_weightUpdateMod0_Madd_newWeight_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mR_newWeightTemp0 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mM_weightUpdateMod0_Madd_newWeight_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mM_newWeightTemp0 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mL_weightUpdateMod0_Madd_newWeight_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mL_newWeightTemp0 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal t_weightUpdateMod0_Madd_newWeight_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal t_newWeightTemp0 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut : STD_LOGIC_VECTOR ( 4 downto 2 ); 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_lut : STD_LOGIC_VECTOR ( 4 downto 2 ); 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut : STD_LOGIC_VECTOR ( 4 downto 2 ); 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_lut : STD_LOGIC_VECTOR ( 4 downto 2 ); 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut : STD_LOGIC_VECTOR ( 4 downto 2 ); 
  signal mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut : STD_LOGIC_VECTOR ( 8 downto 3 ); 
  signal mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut : STD_LOGIC_VECTOR ( 8 downto 3 ); 
  signal mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut : STD_LOGIC_VECTOR ( 8 downto 3 ); 
  signal mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut : STD_LOGIC_VECTOR ( 8 downto 3 ); 
  signal mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut : STD_LOGIC_VECTOR ( 8 downto 3 ); 
  signal t_weightUpdateMod2_Madd_newWeight_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal t_newWeightTemp2 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal t_ADDERTREE_INTERNAL_Madd_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal t_ADDERTREE_INTERNAL_Madd3_lut : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal mR_weightUpdateMod1_Madd_newWeight_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mR_newWeightTemp1 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mM_weightUpdateMod1_Madd_newWeight_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mM_newWeightTemp1 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mL_weightUpdateMod1_Madd_newWeight_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mL_newWeightTemp1 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal t_weightUpdateMod1_Madd_newWeight_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal t_newWeightTemp1 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
begin
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_103,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_103_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_93,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_93_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_83,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_83_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_73,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_73_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y43",
      INIT => X"D8D7282778778887"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multAll_posIn1(4),
      ADR1 => mR_weightUpdateMod1_multR_multRes_10_0,
      ADR2 => mR_weightUpdateMod1_multR_multRes_11_0,
      ADR3 => N776,
      ADR4 => N777,
      ADR5 => mR_weightUpdateMod1_multAll_Mmux_posIn271,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_10_Q_1
    );
  ProtoComp11_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X18Y43"
    )
    port map (
      O => ProtoComp11_CYINITGND_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y43"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp11_CYINITGND_0,
      CO(3) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy(10),
      CO(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_CO_0_UNCONNECTED,
      DI(3) => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_5_mand1_15077,
      DI(2) => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_5_mand1_15073,
      DI(1) => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_5_mand1_15069,
      DI(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_5_mand1_15064,
      O(3) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_103,
      O(2) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_93,
      O(1) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_83,
      O(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_73,
      S(3) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_10_Q_1,
      S(2) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_9_Q_15,
      S(1) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_8_Q_23,
      S(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_7_Q_31
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y43",
      INIT => X"D8D7282778778887"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multAll_posIn1(3),
      ADR1 => mR_weightUpdateMod1_multR_multRes_10_0,
      ADR2 => mR_weightUpdateMod1_multR_multRes_11_0,
      ADR3 => N761_0,
      ADR4 => N762,
      ADR5 => mR_weightUpdateMod1_multAll_Mmux_posIn271,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_9_Q_15
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y43",
      INIT => X"D8D7282778778887"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multL_multRes_6_0,
      ADR1 => mR_weightUpdateMod1_multR_multRes_10_0,
      ADR2 => mR_weightUpdateMod1_multR_multRes_11_0,
      ADR3 => N746_0,
      ADR4 => N747,
      ADR5 => mR_weightUpdateMod1_multAll_Mmux_posIn271,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_8_Q_23
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y43",
      INIT => X"00AAAA0002A8AA00"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multL_multRes_6_0,
      ADR1 => mR_weightUpdateMod1_multR_multRes_7_0,
      ADR2 => mR_weightUpdateMod1_multR_multRes_8_0,
      ADR3 => mR_weightUpdateMod1_multR_multRes_9_0,
      ADR4 => mR_weightUpdateMod1_multR_multRes_11_0,
      ADR5 => N493,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_7_Q_31
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_103,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_103_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_93,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_93_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_83,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_83_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_73,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_73_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y53",
      INIT => X"D8D7282778778887"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multAll_posIn1(4),
      ADR1 => mR_weightUpdateMod0_multR_multRes_10_0,
      ADR2 => mR_weightUpdateMod0_multR_multRes_11_0,
      ADR3 => N773,
      ADR4 => N774,
      ADR5 => mR_weightUpdateMod0_multAll_Mmux_posIn271,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_10_Q_39
    );
  ProtoComp11_CYINITGND_1 : X_ZERO
    generic map(
      LOC => "SLICE_X18Y53"
    )
    port map (
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_ProtoComp11_CYINITGND_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y53"
    )
    port map (
      CI => '0',
      CYINIT => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_ProtoComp11_CYINITGND_0,
      CO(3) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy(10),
      CO(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_CO_0_UNCONNECTED,
      DI(3) => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_5_mand1_15096,
      DI(2) => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_4_x_weightUpdateMod0_multAll_posIn2_5_mand1_15092,
      DI(1) => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_3_x_weightUpdateMod0_multAll_posIn2_5_mand1_15088,
      DI(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_5_mand1_15083,
      O(3) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_103,
      O(2) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_93,
      O(1) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_83,
      O(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_73,
      S(3) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_10_Q_39,
      S(2) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_9_Q_53,
      S(1) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_8_Q_61,
      S(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_7_Q_69
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y53",
      INIT => X"D8D7282778778887"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multAll_posIn1(3),
      ADR1 => mR_weightUpdateMod0_multR_multRes_10_0,
      ADR2 => mR_weightUpdateMod0_multR_multRes_11_0,
      ADR3 => N758_0,
      ADR4 => N759,
      ADR5 => mR_weightUpdateMod0_multAll_Mmux_posIn271,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_9_Q_53
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y53",
      INIT => X"D8D7282778778887"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multL_multRes_6_0,
      ADR1 => mR_weightUpdateMod0_multR_multRes_10_0,
      ADR2 => mR_weightUpdateMod0_multR_multRes_11_0,
      ADR3 => N743_0,
      ADR4 => N744,
      ADR5 => mR_weightUpdateMod0_multAll_Mmux_posIn271,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_8_Q_61
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y53",
      INIT => X"00AAAA0002A8AA00"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multL_multRes_6_0,
      ADR1 => mR_weightUpdateMod0_multR_multRes_7_0,
      ADR2 => mR_weightUpdateMod0_multR_multRes_8_0,
      ADR3 => mR_weightUpdateMod0_multR_multRes_9_0,
      ADR4 => mR_weightUpdateMod0_multR_multRes_11_0,
      ADR5 => N491,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_7_Q_69
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_103,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_103_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_93,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_93_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_83,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_83_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_73,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_73_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y9",
      INIT => X"D8D7282778778887"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multAll_posIn1(4),
      ADR1 => mM_weightUpdateMod1_multR_multRes_10_0,
      ADR2 => mM_weightUpdateMod1_multR_multRes_11_0,
      ADR3 => N770,
      ADR4 => N771,
      ADR5 => mM_weightUpdateMod1_multAll_Mmux_posIn271,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_10_Q_77
    );
  ProtoComp11_CYINITGND_2 : X_ZERO
    generic map(
      LOC => "SLICE_X18Y9"
    )
    port map (
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_ProtoComp11_CYINITGND_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y9"
    )
    port map (
      CI => '0',
      CYINIT => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_ProtoComp11_CYINITGND_0,
      CO(3) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy(10),
      CO(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_CO_0_UNCONNECTED,
      DI(3) => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_5_mand1_15115,
      DI(2) => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_5_mand1_15111,
      DI(1) => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_5_mand1_15107,
      DI(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_5_mand1_15102,
      O(3) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_103,
      O(2) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_93,
      O(1) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_83,
      O(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_73,
      S(3) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_10_Q_77,
      S(2) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_9_Q_91,
      S(1) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_8_Q_99,
      S(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_7_Q_107
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y9",
      INIT => X"D8D7282778778887"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multAll_posIn1(3),
      ADR1 => mM_weightUpdateMod1_multR_multRes_10_0,
      ADR2 => mM_weightUpdateMod1_multR_multRes_11_0,
      ADR3 => N755_0,
      ADR4 => N756,
      ADR5 => mM_weightUpdateMod1_multAll_Mmux_posIn271,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_9_Q_91
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y9",
      INIT => X"D8D7282778778887"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multL_multRes_6_0,
      ADR1 => mM_weightUpdateMod1_multR_multRes_10_0,
      ADR2 => mM_weightUpdateMod1_multR_multRes_11_0,
      ADR3 => N740_0,
      ADR4 => N741,
      ADR5 => mM_weightUpdateMod1_multAll_Mmux_posIn271,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_8_Q_99
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y9",
      INIT => X"00AAAA0002A8AA00"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multL_multRes_6_0,
      ADR1 => mM_weightUpdateMod1_multR_multRes_7_0,
      ADR2 => mM_weightUpdateMod1_multR_multRes_8_0,
      ADR3 => mM_weightUpdateMod1_multR_multRes_9_0,
      ADR4 => mM_weightUpdateMod1_multR_multRes_11_0,
      ADR5 => N489,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_7_Q_107
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_103,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_103_0
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_93,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_93_0
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_83,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_83_0
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_73,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_73_0
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y21",
      INIT => X"D8D7282778778887"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multAll_posIn1(4),
      ADR1 => mM_weightUpdateMod0_multR_multRes_10_0,
      ADR2 => mM_weightUpdateMod0_multR_multRes_11_0,
      ADR3 => N767,
      ADR4 => N768,
      ADR5 => mM_weightUpdateMod0_multAll_Mmux_posIn271,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_10_Q_115
    );
  ProtoComp11_CYINITGND_3 : X_ZERO
    generic map(
      LOC => "SLICE_X20Y21"
    )
    port map (
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_ProtoComp11_CYINITGND_0
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y21"
    )
    port map (
      CI => '0',
      CYINIT => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_ProtoComp11_CYINITGND_0,
      CO(3) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy(10),
      CO(2) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy_10_CO_0_UNCONNECTED,
      DI(3) => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_5_mand1_15134,
      DI(2) => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_4_x_weightUpdateMod0_multAll_posIn2_5_mand1_15130,
      DI(1) => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_3_x_weightUpdateMod0_multAll_posIn2_5_mand1_15126,
      DI(0) => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_5_mand1_15121,
      O(3) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_103,
      O(2) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_93,
      O(1) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_83,
      O(0) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_73,
      S(3) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_10_Q_115,
      S(2) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_9_Q_129,
      S(1) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_8_Q_137,
      S(0) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_7_Q_145
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y21",
      INIT => X"D8D7282778778887"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multAll_posIn1(3),
      ADR1 => mM_weightUpdateMod0_multR_multRes_10_0,
      ADR2 => mM_weightUpdateMod0_multR_multRes_11_0,
      ADR3 => N752_0,
      ADR4 => N753,
      ADR5 => mM_weightUpdateMod0_multAll_Mmux_posIn271,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_9_Q_129
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y21",
      INIT => X"D8D7282778778887"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multL_multRes_6_0,
      ADR1 => mM_weightUpdateMod0_multR_multRes_10_0,
      ADR2 => mM_weightUpdateMod0_multR_multRes_11_0,
      ADR3 => N737_0,
      ADR4 => N738,
      ADR5 => mM_weightUpdateMod0_multAll_Mmux_posIn271,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_8_Q_137
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y21",
      INIT => X"00AAAA0002A8AA00"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multL_multRes_6_0,
      ADR1 => mM_weightUpdateMod0_multR_multRes_7_0,
      ADR2 => mM_weightUpdateMod0_multR_multRes_8_0,
      ADR3 => mM_weightUpdateMod0_multR_multRes_9_0,
      ADR4 => mM_weightUpdateMod0_multR_multRes_11_0,
      ADR5 => N487,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_7_Q_145
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_103,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_103_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_93,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_93_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_83,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_83_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_73,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_73_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y60",
      INIT => X"D8D7282778778887"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multAll_posIn1(4),
      ADR1 => mL_weightUpdateMod1_multR_multRes_10_0,
      ADR2 => mL_weightUpdateMod1_multR_multRes_11_0,
      ADR3 => N764,
      ADR4 => N765,
      ADR5 => mL_weightUpdateMod1_multAll_Mmux_posIn271,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_10_Q_153
    );
  ProtoComp13_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X10Y60"
    )
    port map (
      O => ProtoComp13_CYINITGND_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X10Y60"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp13_CYINITGND_0,
      CO(3) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy(10),
      CO(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy_10_CO_0_UNCONNECTED,
      DI(3) => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_5_mand1_15153,
      DI(2) => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_5_mand1_15149,
      DI(1) => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_5_mand1_15145,
      DI(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_5_mand1_15140,
      O(3) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_103,
      O(2) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_93,
      O(1) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_83,
      O(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_73,
      S(3) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_10_Q_153,
      S(2) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_9_Q_167,
      S(1) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_8_Q_175,
      S(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_7_Q_183
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y60",
      INIT => X"D8D7282778778887"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multAll_posIn1(3),
      ADR1 => mL_weightUpdateMod1_multR_multRes_10_0,
      ADR2 => mL_weightUpdateMod1_multR_multRes_11_0,
      ADR3 => N749_0,
      ADR4 => N750,
      ADR5 => mL_weightUpdateMod1_multAll_Mmux_posIn271,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_9_Q_167
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y60",
      INIT => X"D8D7282778778887"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multL_multRes_6_0,
      ADR1 => mL_weightUpdateMod1_multR_multRes_10_0,
      ADR2 => mL_weightUpdateMod1_multR_multRes_11_0,
      ADR3 => N734_0,
      ADR4 => N735,
      ADR5 => mL_weightUpdateMod1_multAll_Mmux_posIn271,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_8_Q_175
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y60",
      INIT => X"00AA02A8AA00AA00"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multL_multRes_6_0,
      ADR1 => mL_weightUpdateMod1_multR_multRes_7_0,
      ADR2 => mL_weightUpdateMod1_multR_multRes_8_0,
      ADR3 => mL_weightUpdateMod1_multR_multRes_9_0,
      ADR4 => N485,
      ADR5 => mL_weightUpdateMod1_multR_multRes_11_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_7_Q_183
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_64,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_64_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_54,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_54_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_44,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_44_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_34,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_34_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y40",
      INIT => X"2D5587FFD2AA7800"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multL_multRes_6_0,
      ADR1 => mR_weightUpdateMod1_multL_multRes_11_0,
      ADR2 => mR_weightUpdateMod1_multL_multRes_7_0,
      ADR3 => mR_weightUpdateMod1_multAll_posIn2_3_Q,
      ADR4 => mR_weightUpdateMod1_multAll_posIn2_4_Q,
      ADR5 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_63_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(6)
    );
  ProtoComp14_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X20Y40"
    )
    port map (
      O => ProtoComp14_CYINITGND_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y40"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp14_CYINITGND_0,
      CO(3) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_Q_15163,
      CO(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_CO_0_UNCONNECTED,
      DI(3) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_63_0,
      DI(2) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_53_0,
      DI(1) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_4_0,
      DI(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_0,
      O(3) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_64,
      O(2) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_54,
      O(1) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_44,
      O(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_34,
      S(3) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(6),
      S(2) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(5),
      S(1) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_4_rt_210,
      S(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_rt_213
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y40",
      INIT => X"00FFFFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mR_weightUpdateMod1_multL_multRes_6_0,
      ADR4 => mR_weightUpdateMod1_multAll_posIn2_3_Q,
      ADR5 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_53_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(5)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X20Y40",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_4_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_4_rt_210
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_rt : X_LUT6
    generic map(
      LOC => "SLICE_X20Y40",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_rt_213
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_104,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_104_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_94,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_94_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_84,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_84_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_74,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_74_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y41",
      INIT => X"87FF7800FFFF0000"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multL_multRes_11_0,
      ADR1 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12,
      ADR2 => mR_weightUpdateMod1_multL_multRes_9_0,
      ADR3 => mR_weightUpdateMod1_multAll_posIn2_4_Q,
      ADR4 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_103_0,
      ADR5 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd2_cy(7),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(10)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y41"
    )
    port map (
      CI => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_Q_15163,
      CYINIT => '0',
      CO(3) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_Q_15172,
      CO(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_CO_0_UNCONNECTED,
      DI(3) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_103_0,
      DI(2) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_93_0,
      DI(1) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_83_0,
      DI(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_73_0,
      O(3) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_104,
      O(2) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_94,
      O(1) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_84,
      O(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_74,
      S(3) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(10),
      S(2) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(9),
      S(1) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(8),
      S(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(7)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y41",
      INIT => X"C3003CFF55FFAA00"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multAll_posIn1(5),
      ADR1 => N62_0,
      ADR2 => mR_weightUpdateMod1_multL_multRes_9_0,
      ADR3 => mR_weightUpdateMod1_multAll_posIn2_4_Q,
      ADR4 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_93_0,
      ADR5 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd2_cy(7),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(9)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y41",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_83_0,
      ADR5 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_82,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(8)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y41",
      INIT => X"3955C6AA33FFCC00"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multAll_posIn1(3),
      ADR1 => mR_weightUpdateMod1_multAll_posIn1(4),
      ADR2 => mR_weightUpdateMod1_multL_multRes_6_0,
      ADR3 => mR_weightUpdateMod1_multAll_posIn2_3_Q,
      ADR4 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_73_0,
      ADR5 => mR_weightUpdateMod1_multAll_posIn2_4_Q,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(7)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_64,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_64_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_54,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_54_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_44,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_44_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_34,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_34_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y52",
      INIT => X"2D5587FFD2AA7800"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multL_multRes_6_0,
      ADR1 => mR_weightUpdateMod0_multL_multRes_11_0,
      ADR2 => mR_weightUpdateMod0_multL_multRes_7_0,
      ADR3 => mR_weightUpdateMod0_multAll_posIn2_3_Q,
      ADR4 => mR_weightUpdateMod0_multAll_posIn2_4_Q,
      ADR5 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_63_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(6)
    );
  ProtoComp14_CYINITGND_1 : X_ZERO
    generic map(
      LOC => "SLICE_X22Y52"
    )
    port map (
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_ProtoComp14_CYINITGND_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y52"
    )
    port map (
      CI => '0',
      CYINIT => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_ProtoComp14_CYINITGND_0,
      CO(3) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_Q_15182,
      CO(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_CO_0_UNCONNECTED,
      DI(3) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_63_0,
      DI(2) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_53_0,
      DI(1) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_4_0,
      DI(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_3_0,
      O(3) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_64,
      O(2) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_54,
      O(1) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_44,
      O(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_34,
      S(3) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(6),
      S(2) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(5),
      S(1) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_4_rt_269,
      S(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_3_rt_272
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y52",
      INIT => X"00FFFFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mR_weightUpdateMod0_multL_multRes_6_0,
      ADR4 => mR_weightUpdateMod0_multAll_posIn2_3_Q,
      ADR5 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_53_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(5)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X22Y52",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_4_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_4_rt_269
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_3_rt : X_LUT6
    generic map(
      LOC => "SLICE_X22Y52",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_3_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_3_rt_272
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_104,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_104_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_94,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_94_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_84,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_84_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_74,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_74_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y53",
      INIT => X"87FF7800FFFF0000"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multL_multRes_11_0,
      ADR1 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd2_xor_8_12,
      ADR2 => mR_weightUpdateMod0_multL_multRes_9_0,
      ADR3 => mR_weightUpdateMod0_multAll_posIn2_4_Q,
      ADR4 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_103_0,
      ADR5 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd2_cy(7),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(10)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y53"
    )
    port map (
      CI => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_Q_15182,
      CYINIT => '0',
      CO(3) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_Q_15191,
      CO(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_CO_0_UNCONNECTED,
      DI(3) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_103_0,
      DI(2) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_93_0,
      DI(1) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_83_0,
      DI(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_73_0,
      O(3) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_104,
      O(2) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_94,
      O(1) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_84,
      O(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_74,
      S(3) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(10),
      S(2) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(9),
      S(1) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(8),
      S(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(7)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y53",
      INIT => X"C3003CFF55FFAA00"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multAll_posIn1(5),
      ADR1 => N60_0,
      ADR2 => mR_weightUpdateMod0_multL_multRes_9_0,
      ADR3 => mR_weightUpdateMod0_multAll_posIn2_4_Q,
      ADR4 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_93_0,
      ADR5 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd2_cy(7),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(9)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y53",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_83_0,
      ADR5 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_82,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(8)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y53",
      INIT => X"3955C6AA33FFCC00"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multAll_posIn1(3),
      ADR1 => mR_weightUpdateMod0_multAll_posIn1(4),
      ADR2 => mR_weightUpdateMod0_multL_multRes_6_0,
      ADR3 => mR_weightUpdateMod0_multAll_posIn2_3_Q,
      ADR4 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_73_0,
      ADR5 => mR_weightUpdateMod0_multAll_posIn2_4_Q,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(7)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_114_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_114_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_114,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_114_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y54"
    )
    port map (
      CI => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_Q_15191,
      CYINIT => '0',
      CO(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_DI_2_UNCONNECTED,
      DI(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_DI_1_UNCONNECTED,
      DI(0) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_DI_0_UNCONNECTED,
      O(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_O_3_UNCONNECTED,
      O(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_O_2_UNCONNECTED,
      O(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_O_1_UNCONNECTED,
      O(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_114,
      S(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_S_3_UNCONNECTED,
      S(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_S_2_UNCONNECTED,
      S(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_S_1_UNCONNECTED,
      S(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_113_rt_310
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_113_rt : X_LUT6
    generic map(
      LOC => "SLICE_X22Y54",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_113_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_113_rt_310
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_64,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_64_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_54,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_54_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_44,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_44_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_34,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_34_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y7",
      INIT => X"2D5587FFD2AA7800"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multL_multRes_6_0,
      ADR1 => mM_weightUpdateMod1_multL_multRes_11_0,
      ADR2 => mM_weightUpdateMod1_multL_multRes_7_0,
      ADR3 => mM_weightUpdateMod1_multAll_posIn2_3_Q,
      ADR4 => mM_weightUpdateMod1_multAll_posIn2_4_Q,
      ADR5 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_63_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(6)
    );
  ProtoComp14_CYINITGND_2 : X_ZERO
    generic map(
      LOC => "SLICE_X20Y7"
    )
    port map (
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_ProtoComp14_CYINITGND_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y7"
    )
    port map (
      CI => '0',
      CYINIT => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_ProtoComp14_CYINITGND_0,
      CO(3) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_Q_15201,
      CO(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_CO_0_UNCONNECTED,
      DI(3) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_63_0,
      DI(2) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_53_0,
      DI(1) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_4_0,
      DI(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_0,
      O(3) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_64,
      O(2) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_54,
      O(1) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_44,
      O(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_34,
      S(3) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(6),
      S(2) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(5),
      S(1) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_4_rt_332,
      S(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_rt_335
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y7",
      INIT => X"00FFFFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mM_weightUpdateMod1_multL_multRes_6_0,
      ADR4 => mM_weightUpdateMod1_multAll_posIn2_3_Q,
      ADR5 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_53_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(5)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X20Y7",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_4_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_4_rt_332
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_rt : X_LUT6
    generic map(
      LOC => "SLICE_X20Y7",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_rt_335
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_104,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_104_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_94,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_94_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_84,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_84_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_74,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_74_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y8",
      INIT => X"87FF7800FFFF0000"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multL_multRes_11_0,
      ADR1 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12,
      ADR2 => mM_weightUpdateMod1_multL_multRes_9_0,
      ADR3 => mM_weightUpdateMod1_multAll_posIn2_4_Q,
      ADR4 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_103_0,
      ADR5 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd2_cy(7),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(10)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y8"
    )
    port map (
      CI => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_Q_15201,
      CYINIT => '0',
      CO(3) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_Q_15210,
      CO(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_CO_0_UNCONNECTED,
      DI(3) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_103_0,
      DI(2) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_93_0,
      DI(1) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_83_0,
      DI(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_73_0,
      O(3) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_104,
      O(2) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_94,
      O(1) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_84,
      O(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_74,
      S(3) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(10),
      S(2) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(9),
      S(1) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(8),
      S(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(7)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y8",
      INIT => X"C3003CFF55FFAA00"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multAll_posIn1(5),
      ADR1 => N58_0,
      ADR2 => mM_weightUpdateMod1_multL_multRes_9_0,
      ADR3 => mM_weightUpdateMod1_multAll_posIn2_4_Q,
      ADR4 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_93_0,
      ADR5 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd2_cy(7),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(9)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y8",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_83_0,
      ADR5 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_82,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(8)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y8",
      INIT => X"3955C6AA33FFCC00"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multAll_posIn1(3),
      ADR1 => mM_weightUpdateMod1_multAll_posIn1(4),
      ADR2 => mM_weightUpdateMod1_multL_multRes_6_0,
      ADR3 => mM_weightUpdateMod1_multAll_posIn2_3_Q,
      ADR4 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_73_0,
      ADR5 => mM_weightUpdateMod1_multAll_posIn2_4_Q,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(7)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_114_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_114_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_114,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_114_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y9"
    )
    port map (
      CI => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_Q_15210,
      CYINIT => '0',
      CO(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_DI_2_UNCONNECTED,
      DI(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_DI_1_UNCONNECTED,
      DI(0) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_DI_0_UNCONNECTED,
      O(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_O_3_UNCONNECTED,
      O(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_O_2_UNCONNECTED,
      O(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_O_1_UNCONNECTED,
      O(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_114,
      S(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_S_3_UNCONNECTED,
      S(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_S_2_UNCONNECTED,
      S(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_S_1_UNCONNECTED,
      S(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_113_rt_373
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_113_rt : X_LUT6
    generic map(
      LOC => "SLICE_X20Y9",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_113_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_113_rt_373
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_64,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_64_0
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_54,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_54_0
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_44,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_44_0
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_34,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_34_0
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y19",
      INIT => X"2D5587FFD2AA7800"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multL_multRes_6_0,
      ADR1 => mM_weightUpdateMod0_multL_multRes_11_0,
      ADR2 => mM_weightUpdateMod0_multL_multRes_7_0,
      ADR3 => mM_weightUpdateMod0_multAll_posIn2_3_Q,
      ADR4 => mM_weightUpdateMod0_multAll_posIn2_4_Q,
      ADR5 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_63_0,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(6)
    );
  ProtoComp14_CYINITGND_3 : X_ZERO
    generic map(
      LOC => "SLICE_X22Y19"
    )
    port map (
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_ProtoComp14_CYINITGND_0
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y19"
    )
    port map (
      CI => '0',
      CYINIT => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_ProtoComp14_CYINITGND_0,
      CO(3) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_Q_15220,
      CO(2) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_CO_0_UNCONNECTED,
      DI(3) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_63_0,
      DI(2) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_53_0,
      DI(1) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_4_0,
      DI(0) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_3_0,
      O(3) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_64,
      O(2) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_54,
      O(1) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_44,
      O(0) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_34,
      S(3) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(6),
      S(2) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(5),
      S(1) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_4_rt_395,
      S(0) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_3_rt_398
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y19",
      INIT => X"00FFFFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mM_weightUpdateMod0_multL_multRes_6_0,
      ADR4 => mM_weightUpdateMod0_multAll_posIn2_3_Q,
      ADR5 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_53_0,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(5)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X22Y19",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_4_0,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_4_rt_395
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_3_rt : X_LUT6
    generic map(
      LOC => "SLICE_X22Y19",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_3_0,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_3_rt_398
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_104,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_104_0
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_94,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_94_0
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_84,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_84_0
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_74,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_74_0
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y20",
      INIT => X"87FF7800FFFF0000"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multL_multRes_11_0,
      ADR1 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd2_xor_8_12,
      ADR2 => mM_weightUpdateMod0_multL_multRes_9_0,
      ADR3 => mM_weightUpdateMod0_multAll_posIn2_4_Q,
      ADR4 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_103_0,
      ADR5 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd2_cy(7),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(10)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y20"
    )
    port map (
      CI => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_6_Q_15220,
      CYINIT => '0',
      CO(3) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_Q_15229,
      CO(2) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_CO_0_UNCONNECTED,
      DI(3) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_103_0,
      DI(2) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_93_0,
      DI(1) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_83_0,
      DI(0) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_73_0,
      O(3) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_104,
      O(2) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_94,
      O(1) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_84,
      O(0) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_74,
      S(3) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(10),
      S(2) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(9),
      S(1) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(8),
      S(0) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(7)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y20",
      INIT => X"C3003CFF55FFAA00"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multAll_posIn1(5),
      ADR1 => N56_0,
      ADR2 => mM_weightUpdateMod0_multL_multRes_9_0,
      ADR3 => mM_weightUpdateMod0_multAll_posIn2_4_Q,
      ADR4 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_93_0,
      ADR5 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd2_cy(7),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(9)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y20",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_83_0,
      ADR5 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_82,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(8)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y20",
      INIT => X"3955C6AA33FFCC00"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multAll_posIn1(3),
      ADR1 => mM_weightUpdateMod0_multAll_posIn1(4),
      ADR2 => mM_weightUpdateMod0_multL_multRes_6_0,
      ADR3 => mM_weightUpdateMod0_multAll_posIn2_3_Q,
      ADR4 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_73_0,
      ADR5 => mM_weightUpdateMod0_multAll_posIn2_4_Q,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(7)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_114_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_114_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_114,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_114_0
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y21"
    )
    port map (
      CI => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_cy_10_Q_15229,
      CYINIT => '0',
      CO(3) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_DI_2_UNCONNECTED,
      DI(1) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_DI_1_UNCONNECTED,
      DI(0) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_DI_0_UNCONNECTED,
      O(3) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_O_3_UNCONNECTED,
      O(2) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_O_2_UNCONNECTED,
      O(1) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_O_1_UNCONNECTED,
      O(0) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_114,
      S(3) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_S_3_UNCONNECTED,
      S(2) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_S_2_UNCONNECTED,
      S(1) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_xor_11_S_1_UNCONNECTED,
      S(0) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_113_rt_436
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_113_rt : X_LUT6
    generic map(
      LOC => "SLICE_X22Y21",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_113_0,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_113_rt_436
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_64,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_64_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_54,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_54_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_44,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_44_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_34,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_34_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y61",
      INIT => X"2D5587FFD2AA7800"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multL_multRes_6_0,
      ADR1 => mL_weightUpdateMod1_multL_multRes_11_0,
      ADR2 => mL_weightUpdateMod1_multL_multRes_7_0,
      ADR3 => mL_weightUpdateMod1_multAll_posIn2_3_Q,
      ADR4 => mL_weightUpdateMod1_multAll_posIn2_4_Q,
      ADR5 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_63_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(6)
    );
  ProtoComp14_CYINITGND_4 : X_ZERO
    generic map(
      LOC => "SLICE_X14Y61"
    )
    port map (
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_ProtoComp14_CYINITGND_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y61"
    )
    port map (
      CI => '0',
      CYINIT => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_ProtoComp14_CYINITGND_0,
      CO(3) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_Q_15239,
      CO(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_CO_0_UNCONNECTED,
      DI(3) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_63_0,
      DI(2) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_53_0,
      DI(1) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_4_0,
      DI(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_0,
      O(3) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_64,
      O(2) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_54,
      O(1) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_44,
      O(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_34,
      S(3) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(6),
      S(2) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(5),
      S(1) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_4_rt_458,
      S(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_rt_461
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y61",
      INIT => X"00FFFFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mL_weightUpdateMod1_multL_multRes_6_0,
      ADR4 => mL_weightUpdateMod1_multAll_posIn2_3_Q,
      ADR5 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_53_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(5)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X14Y61",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_4_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_4_rt_458
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_rt : X_LUT6
    generic map(
      LOC => "SLICE_X14Y61",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_rt_461
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_104,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_104_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_94,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_94_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_84,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_84_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_74,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_74_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y62",
      INIT => X"87FF7800FFFF0000"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multL_multRes_11_0,
      ADR1 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12,
      ADR2 => mL_weightUpdateMod1_multL_multRes_9_0,
      ADR3 => mL_weightUpdateMod1_multAll_posIn2_4_Q,
      ADR4 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_103_0,
      ADR5 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd2_cy(7),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(10)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y62"
    )
    port map (
      CI => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_6_Q_15239,
      CYINIT => '0',
      CO(3) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_Q_15248,
      CO(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_CO_0_UNCONNECTED,
      DI(3) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_103_0,
      DI(2) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_93_0,
      DI(1) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_83_0,
      DI(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_73_0,
      O(3) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_104,
      O(2) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_94,
      O(1) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_84,
      O(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_74,
      S(3) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(10),
      S(2) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(9),
      S(1) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(8),
      S(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(7)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y62",
      INIT => X"C3003CFF55FFAA00"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multAll_posIn1(5),
      ADR1 => N54_0,
      ADR2 => mL_weightUpdateMod1_multL_multRes_9_0,
      ADR3 => mL_weightUpdateMod1_multAll_posIn2_4_Q,
      ADR4 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_93_0,
      ADR5 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd2_cy(7),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(9)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y62",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_83_0,
      ADR5 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_82,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(8)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y62",
      INIT => X"3955C6AA33FFCC00"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multAll_posIn1(3),
      ADR1 => mL_weightUpdateMod1_multAll_posIn1(4),
      ADR2 => mL_weightUpdateMod1_multL_multRes_6_0,
      ADR3 => mL_weightUpdateMod1_multAll_posIn2_3_Q,
      ADR4 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_73_0,
      ADR5 => mL_weightUpdateMod1_multAll_posIn2_4_Q,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(7)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_114_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_114_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_114,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_114_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y63"
    )
    port map (
      CI => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_Q_15248,
      CYINIT => '0',
      CO(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_DI_2_UNCONNECTED,
      DI(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_DI_1_UNCONNECTED,
      DI(0) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_DI_0_UNCONNECTED,
      O(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_O_3_UNCONNECTED,
      O(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_O_2_UNCONNECTED,
      O(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_O_1_UNCONNECTED,
      O(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_114,
      S(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_S_3_UNCONNECTED,
      S(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_S_2_UNCONNECTED,
      S(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_S_1_UNCONNECTED,
      S(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_113_rt_499
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_113_rt : X_LUT6
    generic map(
      LOC => "SLICE_X14Y63",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_113_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_113_rt_499
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_86,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_86_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_76,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_76_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_66,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_66_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_56,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_56_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y38",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_85_0,
      ADR5 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_84_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(8)
    );
  ProtoComp17_CYINITVCC : X_ONE
    generic map(
      LOC => "SLICE_X20Y38"
    )
    port map (
      O => ProtoComp17_CYINITVCC_1_505
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y38"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp17_CYINITVCC_1_505,
      CO(3) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy(8),
      CO(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_CO_0_UNCONNECTED,
      DI(3) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_84_0,
      DI(2) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_74_0,
      DI(1) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_64_0,
      DI(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_54_0,
      O(3) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_86,
      O(2) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_76,
      O(1) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_66,
      O(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_56,
      S(3) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(8),
      S(2) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(7),
      S(1) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(6),
      S(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(5)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y38",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_75_0,
      ADR5 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_74_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(7)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y38",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_65_0,
      ADR5 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_64_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(6)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y38",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_51_0,
      ADR5 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_54_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(5)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_117_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_117_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_117,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_117_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_117_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_117_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_106,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_106_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_117_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_117_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_96,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_96_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y39"
    )
    port map (
      CI => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy(8),
      CYINIT => '0',
      CO(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_DI_2_UNCONNECTED,
      DI(1) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_104_0,
      DI(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_94_0,
      O(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_O_3_UNCONNECTED,
      O(2) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_117,
      O(1) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_106,
      O(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_96,
      S(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_S_3_UNCONNECTED,
      S(2) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(11),
      S(1) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(10),
      S(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(9)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y39",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_115_0,
      ADR5 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_114_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(11)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y39",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_105_0,
      ADR5 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_104_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(10)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y39",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_95_0,
      ADR5 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_94_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(9)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_86,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_86_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_76,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_76_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_66,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_66_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_56,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_56_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y50",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_85_0,
      ADR5 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_84_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(8)
    );
  ProtoComp17_CYINITVCC_1 : X_ONE
    generic map(
      LOC => "SLICE_X22Y50"
    )
    port map (
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_ProtoComp17_CYINITVCC_1
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y50"
    )
    port map (
      CI => '0',
      CYINIT => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_ProtoComp17_CYINITVCC_1,
      CO(3) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy(8),
      CO(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_CO_0_UNCONNECTED,
      DI(3) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_84_0,
      DI(2) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_74_0,
      DI(1) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_64_0,
      DI(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_54_0,
      O(3) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_86,
      O(2) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_76,
      O(1) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_66,
      O(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_56,
      S(3) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(8),
      S(2) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(7),
      S(1) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(6),
      S(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(5)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y50",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_75_0,
      ADR5 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_74_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(7)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y50",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_65_0,
      ADR5 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_64_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(6)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y50",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_51_0,
      ADR5 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_54_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(5)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_117_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_117_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_117,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_117_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_117_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_117_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_106,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_106_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_117_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_117_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_96,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_96_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y51"
    )
    port map (
      CI => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy(8),
      CYINIT => '0',
      CO(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_DI_2_UNCONNECTED,
      DI(1) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_104_0,
      DI(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_94_0,
      O(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_O_3_UNCONNECTED,
      O(2) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_117,
      O(1) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_106,
      O(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_96,
      S(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_S_3_UNCONNECTED,
      S(2) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(11),
      S(1) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(10),
      S(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(9)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y51",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_115_0,
      ADR5 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_114_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(11)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y51",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_105_0,
      ADR5 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_104_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(10)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y51",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_95_0,
      ADR5 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_94_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(9)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_86,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_86_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_76,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_76_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_66,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_66_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_56,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_56_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y6",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_85_0,
      ADR5 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_84_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(8)
    );
  ProtoComp17_CYINITVCC_2 : X_ONE
    generic map(
      LOC => "SLICE_X22Y6"
    )
    port map (
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_ProtoComp17_CYINITVCC_1
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y6"
    )
    port map (
      CI => '0',
      CYINIT => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_ProtoComp17_CYINITVCC_1,
      CO(3) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy(8),
      CO(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_CO_0_UNCONNECTED,
      DI(3) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_84_0,
      DI(2) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_74_0,
      DI(1) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_64_0,
      DI(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_54_0,
      O(3) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_86,
      O(2) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_76,
      O(1) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_66,
      O(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_56,
      S(3) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(8),
      S(2) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(7),
      S(1) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(6),
      S(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(5)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y6",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_75_0,
      ADR5 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_74_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(7)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y6",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_65_0,
      ADR5 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_64_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(6)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y6",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_51_0,
      ADR5 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_54_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(5)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_117_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_117_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_117,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_117_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_117_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_117_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_106,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_106_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_117_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_117_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_96,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_96_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y7"
    )
    port map (
      CI => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy(8),
      CYINIT => '0',
      CO(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_DI_2_UNCONNECTED,
      DI(1) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_104_0,
      DI(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_94_0,
      O(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_O_3_UNCONNECTED,
      O(2) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_117,
      O(1) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_106,
      O(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_96,
      S(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_S_3_UNCONNECTED,
      S(2) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(11),
      S(1) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(10),
      S(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(9)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y7",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_115_0,
      ADR5 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_114_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(11)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y7",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_105_0,
      ADR5 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_104_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(10)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y7",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_95_0,
      ADR5 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_94_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(9)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_86,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_86_0
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_76,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_76_0
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_66,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_66_0
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_56,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_56_0
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y16",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_85_0,
      ADR5 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_84_0,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(8)
    );
  ProtoComp17_CYINITVCC_3 : X_ONE
    generic map(
      LOC => "SLICE_X18Y16"
    )
    port map (
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_ProtoComp17_CYINITVCC_1
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y16"
    )
    port map (
      CI => '0',
      CYINIT => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_ProtoComp17_CYINITVCC_1,
      CO(3) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy(8),
      CO(2) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy_8_CO_0_UNCONNECTED,
      DI(3) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_84_0,
      DI(2) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_74_0,
      DI(1) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_64_0,
      DI(0) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_54_0,
      O(3) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_86,
      O(2) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_76,
      O(1) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_66,
      O(0) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_56,
      S(3) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(8),
      S(2) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(7),
      S(1) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(6),
      S(0) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(5)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y16",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_75_0,
      ADR5 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_74_0,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(7)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y16",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_65_0,
      ADR5 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_64_0,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(6)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y16",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_51_0,
      ADR5 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_54_0,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(5)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_117_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_117_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_117,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_117_0
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_117_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_117_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_106,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_106_0
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_117_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_117_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_96,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_96_0
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y17"
    )
    port map (
      CI => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_cy(8),
      CYINIT => '0',
      CO(3) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_DI_2_UNCONNECTED,
      DI(1) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_104_0,
      DI(0) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_94_0,
      O(3) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_O_3_UNCONNECTED,
      O(2) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_117,
      O(1) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_106,
      O(0) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_96,
      S(3) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_11_S_3_UNCONNECTED,
      S(2) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(11),
      S(1) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(10),
      S(0) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(9)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y17",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_115_0,
      ADR5 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_114_0,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(11)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y17",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_105_0,
      ADR5 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_104_0,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(10)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y17",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_95_0,
      ADR5 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_94_0,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(9)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_86,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_86_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_76,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_76_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_66,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_66_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_56,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_56_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y60",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_85_0,
      ADR5 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_84_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(8)
    );
  ProtoComp17_CYINITVCC_4 : X_ONE
    generic map(
      LOC => "SLICE_X16Y60"
    )
    port map (
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_ProtoComp17_CYINITVCC_1
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y60"
    )
    port map (
      CI => '0',
      CYINIT => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_ProtoComp17_CYINITVCC_1,
      CO(3) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy(8),
      CO(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy_8_CO_0_UNCONNECTED,
      DI(3) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_84_0,
      DI(2) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_74_0,
      DI(1) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_64_0,
      DI(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_54_0,
      O(3) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_86,
      O(2) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_76,
      O(1) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_66,
      O(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_56,
      S(3) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(8),
      S(2) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(7),
      S(1) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(6),
      S(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(5)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y60",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_75_0,
      ADR5 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_74_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(7)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y60",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_65_0,
      ADR5 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_64_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(6)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y60",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_51_0,
      ADR5 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_54_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(5)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_117_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_117_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_117,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_117_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_117_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_117_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_106,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_106_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_117_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_117_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_96,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_96_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y61"
    )
    port map (
      CI => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_cy(8),
      CYINIT => '0',
      CO(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_DI_2_UNCONNECTED,
      DI(1) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_104_0,
      DI(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_94_0,
      O(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_O_3_UNCONNECTED,
      O(2) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_117,
      O(1) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_106,
      O(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_96,
      S(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_11_S_3_UNCONNECTED,
      S(2) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(11),
      S(1) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(10),
      S(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(9)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y61",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_115_0,
      ADR5 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_114_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(11)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y61",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_105_0,
      ADR5 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_104_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(10)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y61",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_95_0,
      ADR5 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_94_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(9)
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_mR_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight7_ADDERTREE_INTERNAL_Madd_31,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd_31_0
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_mR_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight7_ADDERTREE_INTERNAL_Madd_21,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd_21_0
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_mR_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight7_ADDERTREE_INTERNAL_Madd_11,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd_11_0
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y27",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT_O_UNCONNECTED
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd12_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y27",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED
    );
  ProtoComp19_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X0Y27"
    )
    port map (
      O => ProtoComp19_CYINITGND_0
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y27"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp19_CYINITGND_0,
      CO(3) => mR_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CO(2) => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mR_weight7_ADDERTREE_INTERNAL_Madd_31,
      O(2) => mR_weight7_ADDERTREE_INTERNAL_Madd_21,
      O(1) => mR_weight7_ADDERTREE_INTERNAL_Madd_11,
      O(0) => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y27",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT_O_UNCONNECTED
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd11_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y27",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y27",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1522_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y27",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1522_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1521_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y27",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1521_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1519_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y27",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1519_A5LUT_O_UNCONNECTED
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd_71_mR_weight7_ADDERTREE_INTERNAL_Madd_71_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight7_ADDERTREE_INTERNAL_Madd_71,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd_71_0
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd_71_mR_weight7_ADDERTREE_INTERNAL_Madd_71_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight7_ADDERTREE_INTERNAL_Madd_61,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd_61_0
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd_71_mR_weight7_ADDERTREE_INTERNAL_Madd_71_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight7_ADDERTREE_INTERNAL_Madd_51,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd_51_0
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd_71_mR_weight7_ADDERTREE_INTERNAL_Madd_71_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight7_ADDERTREE_INTERNAL_Madd_41,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd_41_0
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y28",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y28"
    )
    port map (
      CI => mR_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mR_weight7_ADDERTREE_INTERNAL_Madd_71,
      O(2) => mR_weight7_ADDERTREE_INTERNAL_Madd_61,
      O(1) => mR_weight7_ADDERTREE_INTERNAL_Madd_51,
      O(0) => mR_weight7_ADDERTREE_INTERNAL_Madd_41,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y28",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT_O_UNCONNECTED
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd15_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y28",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y28",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT_O_UNCONNECTED
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd14_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y28",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y28",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT_O_UNCONNECTED
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd13_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y28",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight6_ADDERTREE_INTERNAL_Madd_31,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd_31_0
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight6_ADDERTREE_INTERNAL_Madd_21,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd_21_0
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight6_ADDERTREE_INTERNAL_Madd_11,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd_11_0
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y30",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT_O_UNCONNECTED
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd12_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y30",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED
    );
  ProtoComp19_CYINITGND_1 : X_ZERO
    generic map(
      LOC => "SLICE_X0Y30"
    )
    port map (
      O => mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y30"
    )
    port map (
      CI => '0',
      CYINIT => mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0,
      CO(3) => mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CO(2) => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mR_weight6_ADDERTREE_INTERNAL_Madd_31,
      O(2) => mR_weight6_ADDERTREE_INTERNAL_Madd_21,
      O(1) => mR_weight6_ADDERTREE_INTERNAL_Madd_11,
      O(0) => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y30",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT_O_UNCONNECTED
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd11_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y30",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y30",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1514_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y30",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1514_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1513_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y30",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1513_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1511_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y30",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1511_A5LUT_O_UNCONNECTED
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd_71_mR_weight6_ADDERTREE_INTERNAL_Madd_71_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight6_ADDERTREE_INTERNAL_Madd_71,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd_71_0
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd_71_mR_weight6_ADDERTREE_INTERNAL_Madd_71_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight6_ADDERTREE_INTERNAL_Madd_61,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd_61_0
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd_71_mR_weight6_ADDERTREE_INTERNAL_Madd_71_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight6_ADDERTREE_INTERNAL_Madd_51,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd_51_0
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd_71_mR_weight6_ADDERTREE_INTERNAL_Madd_71_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight6_ADDERTREE_INTERNAL_Madd_41,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd_41_0
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y31",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y31"
    )
    port map (
      CI => mR_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mR_weight6_ADDERTREE_INTERNAL_Madd_71,
      O(2) => mR_weight6_ADDERTREE_INTERNAL_Madd_61,
      O(1) => mR_weight6_ADDERTREE_INTERNAL_Madd_51,
      O(0) => mR_weight6_ADDERTREE_INTERNAL_Madd_41,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y31",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT_O_UNCONNECTED
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd15_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y31",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y31",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT_O_UNCONNECTED
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd14_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y31",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y31",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT_O_UNCONNECTED
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd13_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y31",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight5_ADDERTREE_INTERNAL_Madd_31,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd_31_0
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight5_ADDERTREE_INTERNAL_Madd_21,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd_21_0
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight5_ADDERTREE_INTERNAL_Madd_11,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd_11_0
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X4Y31",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT_O_UNCONNECTED
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd12_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y31",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED
    );
  ProtoComp19_CYINITGND_2 : X_ZERO
    generic map(
      LOC => "SLICE_X4Y31"
    )
    port map (
      O => mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y31"
    )
    port map (
      CI => '0',
      CYINIT => mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0,
      CO(3) => mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CO(2) => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mR_weight5_ADDERTREE_INTERNAL_Madd_31,
      O(2) => mR_weight5_ADDERTREE_INTERNAL_Madd_21,
      O(1) => mR_weight5_ADDERTREE_INTERNAL_Madd_11,
      O(0) => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X4Y31",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT_O_UNCONNECTED
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd11_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y31",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X4Y31",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1506_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y31",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1506_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1505_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X4Y31",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1505_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1503_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y31",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1503_A5LUT_O_UNCONNECTED
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd_71_mR_weight5_ADDERTREE_INTERNAL_Madd_71_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight5_ADDERTREE_INTERNAL_Madd_71,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd_71_0
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd_71_mR_weight5_ADDERTREE_INTERNAL_Madd_71_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight5_ADDERTREE_INTERNAL_Madd_61,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd_61_0
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd_71_mR_weight5_ADDERTREE_INTERNAL_Madd_71_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight5_ADDERTREE_INTERNAL_Madd_51,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd_51_0
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd_71_mR_weight5_ADDERTREE_INTERNAL_Madd_71_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight5_ADDERTREE_INTERNAL_Madd_41,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd_41_0
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X4Y32",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y32"
    )
    port map (
      CI => mR_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mR_weight5_ADDERTREE_INTERNAL_Madd_71,
      O(2) => mR_weight5_ADDERTREE_INTERNAL_Madd_61,
      O(1) => mR_weight5_ADDERTREE_INTERNAL_Madd_51,
      O(0) => mR_weight5_ADDERTREE_INTERNAL_Madd_41,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X4Y32",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT_O_UNCONNECTED
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd15_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y32",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X4Y32",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT_O_UNCONNECTED
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd14_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y32",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X4Y32",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT_O_UNCONNECTED
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd13_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y32",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight4_ADDERTREE_INTERNAL_Madd_31,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd_31_0
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight4_ADDERTREE_INTERNAL_Madd_21,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd_21_0
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight4_ADDERTREE_INTERNAL_Madd_11,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd_11_0
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X10Y27",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT_O_UNCONNECTED
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd12_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y27",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED
    );
  ProtoComp19_CYINITGND_3 : X_ZERO
    generic map(
      LOC => "SLICE_X10Y27"
    )
    port map (
      O => mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X10Y27"
    )
    port map (
      CI => '0',
      CYINIT => mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0,
      CO(3) => mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CO(2) => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mR_weight4_ADDERTREE_INTERNAL_Madd_31,
      O(2) => mR_weight4_ADDERTREE_INTERNAL_Madd_21,
      O(1) => mR_weight4_ADDERTREE_INTERNAL_Madd_11,
      O(0) => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X10Y27",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT_O_UNCONNECTED
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd11_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y27",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X10Y27",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1498_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y27",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1498_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1497_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X10Y27",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1497_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1495_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y27",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1495_A5LUT_O_UNCONNECTED
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd_71_mR_weight4_ADDERTREE_INTERNAL_Madd_71_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight4_ADDERTREE_INTERNAL_Madd_71,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd_71_0
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd_71_mR_weight4_ADDERTREE_INTERNAL_Madd_71_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight4_ADDERTREE_INTERNAL_Madd_61,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd_61_0
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd_71_mR_weight4_ADDERTREE_INTERNAL_Madd_71_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight4_ADDERTREE_INTERNAL_Madd_51,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd_51_0
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd_71_mR_weight4_ADDERTREE_INTERNAL_Madd_71_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight4_ADDERTREE_INTERNAL_Madd_41,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd_41_0
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X10Y28",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X10Y28"
    )
    port map (
      CI => mR_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mR_weight4_ADDERTREE_INTERNAL_Madd_71,
      O(2) => mR_weight4_ADDERTREE_INTERNAL_Madd_61,
      O(1) => mR_weight4_ADDERTREE_INTERNAL_Madd_51,
      O(0) => mR_weight4_ADDERTREE_INTERNAL_Madd_41,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X10Y28",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT_O_UNCONNECTED
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd15_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y28",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X10Y28",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT_O_UNCONNECTED
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd14_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y28",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X10Y28",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT_O_UNCONNECTED
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd13_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y28",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight3_ADDERTREE_INTERNAL_Madd_31,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd_31_0
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight3_ADDERTREE_INTERNAL_Madd_21,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd_21_0
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight3_ADDERTREE_INTERNAL_Madd_11,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd_11_0
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X20Y25",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT_O_UNCONNECTED
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd12_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y25",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED
    );
  ProtoComp19_CYINITGND_4 : X_ZERO
    generic map(
      LOC => "SLICE_X20Y25"
    )
    port map (
      O => mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y25"
    )
    port map (
      CI => '0',
      CYINIT => mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0,
      CO(3) => mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CO(2) => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mR_weight3_ADDERTREE_INTERNAL_Madd_31,
      O(2) => mR_weight3_ADDERTREE_INTERNAL_Madd_21,
      O(1) => mR_weight3_ADDERTREE_INTERNAL_Madd_11,
      O(0) => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X20Y25",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT_O_UNCONNECTED
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd11_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y25",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X20Y25",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1490_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y25",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1490_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1489_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X20Y25",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1489_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1487_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y25",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1487_A5LUT_O_UNCONNECTED
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd_71_mR_weight3_ADDERTREE_INTERNAL_Madd_71_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight3_ADDERTREE_INTERNAL_Madd_71,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd_71_0
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd_71_mR_weight3_ADDERTREE_INTERNAL_Madd_71_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight3_ADDERTREE_INTERNAL_Madd_61,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd_61_0
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd_71_mR_weight3_ADDERTREE_INTERNAL_Madd_71_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight3_ADDERTREE_INTERNAL_Madd_51,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd_51_0
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd_71_mR_weight3_ADDERTREE_INTERNAL_Madd_71_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight3_ADDERTREE_INTERNAL_Madd_41,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd_41_0
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X20Y26",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y26"
    )
    port map (
      CI => mR_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mR_weight3_ADDERTREE_INTERNAL_Madd_71,
      O(2) => mR_weight3_ADDERTREE_INTERNAL_Madd_61,
      O(1) => mR_weight3_ADDERTREE_INTERNAL_Madd_51,
      O(0) => mR_weight3_ADDERTREE_INTERNAL_Madd_41,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X20Y26",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT_O_UNCONNECTED
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd15_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y26",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X20Y26",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT_O_UNCONNECTED
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd14_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y26",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X20Y26",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT_O_UNCONNECTED
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd13_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y26",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3_mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight2_ADDERTREE_INTERNAL_Madd_31,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd_31_0
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3_mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight2_ADDERTREE_INTERNAL_Madd_21,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd_21_0
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3_mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight2_ADDERTREE_INTERNAL_Madd_11,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd_11_0
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X20Y29",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT_O_UNCONNECTED
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd12_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y29",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED
    );
  ProtoComp19_CYINITGND_5 : X_ZERO
    generic map(
      LOC => "SLICE_X20Y29"
    )
    port map (
      O => mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y29"
    )
    port map (
      CI => '0',
      CYINIT => mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0,
      CO(3) => mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CO(2) => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mR_weight2_ADDERTREE_INTERNAL_Madd_31,
      O(2) => mR_weight2_ADDERTREE_INTERNAL_Madd_21,
      O(1) => mR_weight2_ADDERTREE_INTERNAL_Madd_11,
      O(0) => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X20Y29",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT_O_UNCONNECTED
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd11_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y29",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X20Y29",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1482_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y29",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1482_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1481_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X20Y29",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1481_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1479_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y29",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1479_A5LUT_O_UNCONNECTED
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd_71_mR_weight2_ADDERTREE_INTERNAL_Madd_71_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight2_ADDERTREE_INTERNAL_Madd_71,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd_71_0
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd_71_mR_weight2_ADDERTREE_INTERNAL_Madd_71_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight2_ADDERTREE_INTERNAL_Madd_61,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd_61_0
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd_71_mR_weight2_ADDERTREE_INTERNAL_Madd_71_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight2_ADDERTREE_INTERNAL_Madd_51,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd_51_0
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd_71_mR_weight2_ADDERTREE_INTERNAL_Madd_71_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight2_ADDERTREE_INTERNAL_Madd_41,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd_41_0
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X20Y30",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y30"
    )
    port map (
      CI => mR_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mR_weight2_ADDERTREE_INTERNAL_Madd_71,
      O(2) => mR_weight2_ADDERTREE_INTERNAL_Madd_61,
      O(1) => mR_weight2_ADDERTREE_INTERNAL_Madd_51,
      O(0) => mR_weight2_ADDERTREE_INTERNAL_Madd_41,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X20Y30",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT_O_UNCONNECTED
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd15_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y30",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X20Y30",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT_O_UNCONNECTED
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd14_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y30",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X20Y30",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT_O_UNCONNECTED
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd13_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y30",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_mR_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight1_ADDERTREE_INTERNAL_Madd_31,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd_31_0
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_mR_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight1_ADDERTREE_INTERNAL_Madd_21,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd_21_0
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_mR_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight1_ADDERTREE_INTERNAL_Madd_11,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd_11_0
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_mR_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight1_ADDERTREE_INTERNAL_Madd3_lut(0),
      O => mR_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_0
    );
  mR_weight1_Mmux_o441 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y28",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => input_result(0),
      ADR4 => mR_weightIn1(3),
      ADR5 => '1',
      O => mR_weight1_o4(3)
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd12_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X16Y28",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight1_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED
    );
  ProtoComp21_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X16Y28"
    )
    port map (
      O => ProtoComp21_CYINITGND_0
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y28"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp21_CYINITGND_0,
      CO(3) => mR_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CO(2) => NLW_mR_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mR_weight1_ADDERTREE_INTERNAL_Madd_31,
      O(2) => mR_weight1_ADDERTREE_INTERNAL_Madd_21,
      O(1) => mR_weight1_ADDERTREE_INTERNAL_Madd_11,
      O(0) => mR_weight1_ADDERTREE_INTERNAL_Madd3_lut(0),
      S(3) => mR_weight1_o4(3),
      S(2) => mR_weight1_o4(2),
      S(1) => mR_weight1_o4(1),
      S(0) => mR_weight1_ADDERTREE_INTERNAL_Madd1_lut(0)
    );
  mR_weight1_Mmux_o431 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y28",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => input_result(0),
      ADR4 => mR_weightIn1(2),
      ADR5 => '1',
      O => mR_weight1_o4(2)
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd11_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X16Y28",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight1_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED
    );
  mR_weight1_Mmux_o421 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y28",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => input_result(0),
      ADR4 => mR_weightIn1(1),
      ADR5 => '1',
      O => mR_weight1_o4(1)
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1474_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X16Y28",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1474_B5LUT_O_UNCONNECTED
    );
  mR_weight1_Mmux_o411 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y28",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => input_result(0),
      ADR4 => mR_weightIn1(0),
      ADR5 => '1',
      O => mR_weight1_ADDERTREE_INTERNAL_Madd1_lut(0)
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1471_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X16Y28",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1471_A5LUT_O_UNCONNECTED
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd_71_mR_weight1_ADDERTREE_INTERNAL_Madd_71_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight1_ADDERTREE_INTERNAL_Madd_71,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd_71_0
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd_71_mR_weight1_ADDERTREE_INTERNAL_Madd_71_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight1_ADDERTREE_INTERNAL_Madd_61,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd_61_0
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd_71_mR_weight1_ADDERTREE_INTERNAL_Madd_71_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight1_ADDERTREE_INTERNAL_Madd_51,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd_51_0
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd_71_mR_weight1_ADDERTREE_INTERNAL_Madd_71_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight1_ADDERTREE_INTERNAL_Madd_41,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd_41_0
    );
  mR_weight1_Mmux_o481 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y29",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => input_result(0),
      ADR5 => mR_weightIn1(7),
      O => mR_weight1_o4(7)
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y29"
    )
    port map (
      CI => mR_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mR_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mR_weight1_ADDERTREE_INTERNAL_Madd_71,
      O(2) => mR_weight1_ADDERTREE_INTERNAL_Madd_61,
      O(1) => mR_weight1_ADDERTREE_INTERNAL_Madd_51,
      O(0) => mR_weight1_ADDERTREE_INTERNAL_Madd_41,
      S(3) => mR_weight1_o4(7),
      S(2) => mR_weight1_o4(6),
      S(1) => mR_weight1_o4(5),
      S(0) => mR_weight1_o4(4)
    );
  mR_weight1_Mmux_o471 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y29",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => input_result(0),
      ADR4 => mR_weightIn1(6),
      ADR5 => '1',
      O => mR_weight1_o4(6)
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd15_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X16Y29",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight1_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED
    );
  mR_weight1_Mmux_o461 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y29",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => input_result(0),
      ADR4 => mR_weightIn1(5),
      ADR5 => '1',
      O => mR_weight1_o4(5)
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd14_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X16Y29",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight1_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED
    );
  mR_weight1_Mmux_o451 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y29",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => input_result(0),
      ADR4 => mR_weightIn1(4),
      ADR5 => '1',
      O => mR_weight1_o4(4)
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd13_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X16Y29",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight1_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight0_ADDERTREE_INTERNAL_Madd_31,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd_31_0
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight0_ADDERTREE_INTERNAL_Madd_21,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd_21_0
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight0_ADDERTREE_INTERNAL_Madd_11,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd_11_0
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight0_ADDERTREE_INTERNAL_Madd3_lut(0),
      O => mR_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_0
    );
  mR_weight0_Mmux_o441 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y32",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => input_result(1),
      ADR4 => mR_weightIn0(3),
      ADR5 => '1',
      O => mR_weight0_o4(3)
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd12_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X22Y32",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight0_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED
    );
  ProtoComp21_CYINITGND_1 : X_ZERO
    generic map(
      LOC => "SLICE_X22Y32"
    )
    port map (
      O => mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp21_CYINITGND_0
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y32"
    )
    port map (
      CI => '0',
      CYINIT => mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp21_CYINITGND_0,
      CO(3) => mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CO(2) => NLW_mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mR_weight0_ADDERTREE_INTERNAL_Madd_31,
      O(2) => mR_weight0_ADDERTREE_INTERNAL_Madd_21,
      O(1) => mR_weight0_ADDERTREE_INTERNAL_Madd_11,
      O(0) => mR_weight0_ADDERTREE_INTERNAL_Madd3_lut(0),
      S(3) => mR_weight0_o4(3),
      S(2) => mR_weight0_o4(2),
      S(1) => mR_weight0_o4(1),
      S(0) => mR_weight0_ADDERTREE_INTERNAL_Madd1_lut(0)
    );
  mR_weight0_Mmux_o431 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y32",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => input_result(1),
      ADR4 => mR_weightIn0(2),
      ADR5 => '1',
      O => mR_weight0_o4(2)
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd11_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X22Y32",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight0_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED
    );
  mR_weight0_Mmux_o421 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y32",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => input_result(1),
      ADR4 => mR_weightIn0(1),
      ADR5 => '1',
      O => mR_weight0_o4(1)
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1466_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X22Y32",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1466_B5LUT_O_UNCONNECTED
    );
  mR_weight0_Mmux_o411 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y32",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => input_result(1),
      ADR4 => mR_weightIn0(0),
      ADR5 => '1',
      O => mR_weight0_ADDERTREE_INTERNAL_Madd1_lut(0)
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1463_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X22Y32",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1463_A5LUT_O_UNCONNECTED
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd_71_mR_weight0_ADDERTREE_INTERNAL_Madd_71_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight0_ADDERTREE_INTERNAL_Madd_71,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd_71_0
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd_71_mR_weight0_ADDERTREE_INTERNAL_Madd_71_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight0_ADDERTREE_INTERNAL_Madd_61,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd_61_0
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd_71_mR_weight0_ADDERTREE_INTERNAL_Madd_71_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight0_ADDERTREE_INTERNAL_Madd_51,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd_51_0
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd_71_mR_weight0_ADDERTREE_INTERNAL_Madd_71_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight0_ADDERTREE_INTERNAL_Madd_41,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd_41_0
    );
  mR_weight0_Mmux_o481 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y33",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => input_result(1),
      ADR5 => mR_weightIn0(7),
      O => mR_weight0_o4(7)
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y33"
    )
    port map (
      CI => mR_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mR_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mR_weight0_ADDERTREE_INTERNAL_Madd_71,
      O(2) => mR_weight0_ADDERTREE_INTERNAL_Madd_61,
      O(1) => mR_weight0_ADDERTREE_INTERNAL_Madd_51,
      O(0) => mR_weight0_ADDERTREE_INTERNAL_Madd_41,
      S(3) => mR_weight0_o4(7),
      S(2) => mR_weight0_o4(6),
      S(1) => mR_weight0_o4(5),
      S(0) => mR_weight0_o4(4)
    );
  mR_weight0_Mmux_o471 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y33",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => input_result(1),
      ADR4 => mR_weightIn0(6),
      ADR5 => '1',
      O => mR_weight0_o4(6)
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd15_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X22Y33",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight0_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED
    );
  mR_weight0_Mmux_o461 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y33",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => input_result(1),
      ADR4 => mR_weightIn0(5),
      ADR5 => '1',
      O => mR_weight0_o4(5)
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd14_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X22Y33",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight0_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED
    );
  mR_weight0_Mmux_o451 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y33",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => input_result(1),
      ADR4 => mR_weightIn0(4),
      ADR5 => '1',
      O => mR_weight0_o4(4)
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd13_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X22Y33",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight0_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight7_ADDERTREE_INTERNAL_Madd_31,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd_31_0
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight7_ADDERTREE_INTERNAL_Madd_21,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd_21_0
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight7_ADDERTREE_INTERNAL_Madd_11,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd_11_0
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y3",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT_O_UNCONNECTED
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd12_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y3",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED
    );
  ProtoComp19_CYINITGND_6 : X_ZERO
    generic map(
      LOC => "SLICE_X0Y3"
    )
    port map (
      O => mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y3"
    )
    port map (
      CI => '0',
      CYINIT => mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0,
      CO(3) => mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CO(2) => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mM_weight7_ADDERTREE_INTERNAL_Madd_31,
      O(2) => mM_weight7_ADDERTREE_INTERNAL_Madd_21,
      O(1) => mM_weight7_ADDERTREE_INTERNAL_Madd_11,
      O(0) => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y3",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT_O_UNCONNECTED
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd11_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y3",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y3",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1377_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y3",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1377_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1376_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y3",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1376_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1374_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y3",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1374_A5LUT_O_UNCONNECTED
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd_71_mM_weight7_ADDERTREE_INTERNAL_Madd_71_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight7_ADDERTREE_INTERNAL_Madd_71,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd_71_0
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd_71_mM_weight7_ADDERTREE_INTERNAL_Madd_71_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight7_ADDERTREE_INTERNAL_Madd_61,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd_61_0
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd_71_mM_weight7_ADDERTREE_INTERNAL_Madd_71_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight7_ADDERTREE_INTERNAL_Madd_51,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd_51_0
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd_71_mM_weight7_ADDERTREE_INTERNAL_Madd_71_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight7_ADDERTREE_INTERNAL_Madd_41,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd_41_0
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y4",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y4"
    )
    port map (
      CI => mM_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mM_weight7_ADDERTREE_INTERNAL_Madd_71,
      O(2) => mM_weight7_ADDERTREE_INTERNAL_Madd_61,
      O(1) => mM_weight7_ADDERTREE_INTERNAL_Madd_51,
      O(0) => mM_weight7_ADDERTREE_INTERNAL_Madd_41,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y4",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT_O_UNCONNECTED
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd15_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y4",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y4",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT_O_UNCONNECTED
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd14_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y4",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y4",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT_O_UNCONNECTED
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd13_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y4",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight6_ADDERTREE_INTERNAL_Madd_31,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd_31_0
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight6_ADDERTREE_INTERNAL_Madd_21,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd_21_0
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight6_ADDERTREE_INTERNAL_Madd_11,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd_11_0
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X4Y4",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT_O_UNCONNECTED
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd12_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y4",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED
    );
  ProtoComp19_CYINITGND_7 : X_ZERO
    generic map(
      LOC => "SLICE_X4Y4"
    )
    port map (
      O => mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y4"
    )
    port map (
      CI => '0',
      CYINIT => mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0,
      CO(3) => mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CO(2) => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mM_weight6_ADDERTREE_INTERNAL_Madd_31,
      O(2) => mM_weight6_ADDERTREE_INTERNAL_Madd_21,
      O(1) => mM_weight6_ADDERTREE_INTERNAL_Madd_11,
      O(0) => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X4Y4",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT_O_UNCONNECTED
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd11_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y4",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X4Y4",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1369_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y4",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1369_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1368_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X4Y4",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1368_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1366_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y4",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1366_A5LUT_O_UNCONNECTED
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd_71_mM_weight6_ADDERTREE_INTERNAL_Madd_71_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight6_ADDERTREE_INTERNAL_Madd_71,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd_71_0
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd_71_mM_weight6_ADDERTREE_INTERNAL_Madd_71_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight6_ADDERTREE_INTERNAL_Madd_61,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd_61_0
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd_71_mM_weight6_ADDERTREE_INTERNAL_Madd_71_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight6_ADDERTREE_INTERNAL_Madd_51,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd_51_0
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd_71_mM_weight6_ADDERTREE_INTERNAL_Madd_71_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight6_ADDERTREE_INTERNAL_Madd_41,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd_41_0
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X4Y5",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y5"
    )
    port map (
      CI => mM_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mM_weight6_ADDERTREE_INTERNAL_Madd_71,
      O(2) => mM_weight6_ADDERTREE_INTERNAL_Madd_61,
      O(1) => mM_weight6_ADDERTREE_INTERNAL_Madd_51,
      O(0) => mM_weight6_ADDERTREE_INTERNAL_Madd_41,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X4Y5",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT_O_UNCONNECTED
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd15_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y5",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X4Y5",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT_O_UNCONNECTED
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd14_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y5",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X4Y5",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT_O_UNCONNECTED
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd13_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y5",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight5_ADDERTREE_INTERNAL_Madd_31,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd_31_0
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight5_ADDERTREE_INTERNAL_Madd_21,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd_21_0
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight5_ADDERTREE_INTERNAL_Madd_11,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd_11_0
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y7",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT_O_UNCONNECTED
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd12_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y7",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED
    );
  ProtoComp19_CYINITGND_8 : X_ZERO
    generic map(
      LOC => "SLICE_X0Y7"
    )
    port map (
      O => mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y7"
    )
    port map (
      CI => '0',
      CYINIT => mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0,
      CO(3) => mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CO(2) => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mM_weight5_ADDERTREE_INTERNAL_Madd_31,
      O(2) => mM_weight5_ADDERTREE_INTERNAL_Madd_21,
      O(1) => mM_weight5_ADDERTREE_INTERNAL_Madd_11,
      O(0) => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y7",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT_O_UNCONNECTED
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd11_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y7",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y7",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1361_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y7",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1361_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1360_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y7",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1360_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1358_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y7",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1358_A5LUT_O_UNCONNECTED
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd_71_mM_weight5_ADDERTREE_INTERNAL_Madd_71_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight5_ADDERTREE_INTERNAL_Madd_71,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd_71_0
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd_71_mM_weight5_ADDERTREE_INTERNAL_Madd_71_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight5_ADDERTREE_INTERNAL_Madd_61,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd_61_0
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd_71_mM_weight5_ADDERTREE_INTERNAL_Madd_71_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight5_ADDERTREE_INTERNAL_Madd_51,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd_51_0
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd_71_mM_weight5_ADDERTREE_INTERNAL_Madd_71_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight5_ADDERTREE_INTERNAL_Madd_41,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd_41_0
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y8",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y8"
    )
    port map (
      CI => mM_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mM_weight5_ADDERTREE_INTERNAL_Madd_71,
      O(2) => mM_weight5_ADDERTREE_INTERNAL_Madd_61,
      O(1) => mM_weight5_ADDERTREE_INTERNAL_Madd_51,
      O(0) => mM_weight5_ADDERTREE_INTERNAL_Madd_41,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y8",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT_O_UNCONNECTED
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd15_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y8",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y8",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT_O_UNCONNECTED
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd14_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y8",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y8",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT_O_UNCONNECTED
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd13_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y8",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight4_ADDERTREE_INTERNAL_Madd_31,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd_31_0
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight4_ADDERTREE_INTERNAL_Madd_21,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd_21_0
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight4_ADDERTREE_INTERNAL_Madd_11,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd_11_0
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X6Y11",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT_O_UNCONNECTED
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd12_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y11",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED
    );
  ProtoComp19_CYINITGND_9 : X_ZERO
    generic map(
      LOC => "SLICE_X6Y11"
    )
    port map (
      O => mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y11"
    )
    port map (
      CI => '0',
      CYINIT => mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0,
      CO(3) => mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CO(2) => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mM_weight4_ADDERTREE_INTERNAL_Madd_31,
      O(2) => mM_weight4_ADDERTREE_INTERNAL_Madd_21,
      O(1) => mM_weight4_ADDERTREE_INTERNAL_Madd_11,
      O(0) => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X6Y11",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT_O_UNCONNECTED
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd11_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y11",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X6Y11",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1353_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y11",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1353_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1352_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X6Y11",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1352_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1350_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y11",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1350_A5LUT_O_UNCONNECTED
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd_71_mM_weight4_ADDERTREE_INTERNAL_Madd_71_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight4_ADDERTREE_INTERNAL_Madd_71,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd_71_0
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd_71_mM_weight4_ADDERTREE_INTERNAL_Madd_71_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight4_ADDERTREE_INTERNAL_Madd_61,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd_61_0
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd_71_mM_weight4_ADDERTREE_INTERNAL_Madd_71_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight4_ADDERTREE_INTERNAL_Madd_51,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd_51_0
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd_71_mM_weight4_ADDERTREE_INTERNAL_Madd_71_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight4_ADDERTREE_INTERNAL_Madd_41,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd_41_0
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X6Y12",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y12"
    )
    port map (
      CI => mM_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mM_weight4_ADDERTREE_INTERNAL_Madd_71,
      O(2) => mM_weight4_ADDERTREE_INTERNAL_Madd_61,
      O(1) => mM_weight4_ADDERTREE_INTERNAL_Madd_51,
      O(0) => mM_weight4_ADDERTREE_INTERNAL_Madd_41,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X6Y12",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT_O_UNCONNECTED
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd15_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y12",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X6Y12",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT_O_UNCONNECTED
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd14_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y12",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X6Y12",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT_O_UNCONNECTED
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd13_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y12",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight3_ADDERTREE_INTERNAL_Madd_31,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd_31_0
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight3_ADDERTREE_INTERNAL_Madd_21,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd_21_0
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight3_ADDERTREE_INTERNAL_Madd_11,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd_11_0
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X10Y4",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT_O_UNCONNECTED
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd12_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y4",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED
    );
  ProtoComp19_CYINITGND_10 : X_ZERO
    generic map(
      LOC => "SLICE_X10Y4"
    )
    port map (
      O => mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X10Y4"
    )
    port map (
      CI => '0',
      CYINIT => mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0,
      CO(3) => mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CO(2) => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mM_weight3_ADDERTREE_INTERNAL_Madd_31,
      O(2) => mM_weight3_ADDERTREE_INTERNAL_Madd_21,
      O(1) => mM_weight3_ADDERTREE_INTERNAL_Madd_11,
      O(0) => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X10Y4",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT_O_UNCONNECTED
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd11_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y4",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X10Y4",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1345_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y4",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1345_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1344_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X10Y4",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1344_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1342_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y4",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1342_A5LUT_O_UNCONNECTED
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd_71_mM_weight3_ADDERTREE_INTERNAL_Madd_71_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight3_ADDERTREE_INTERNAL_Madd_71,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd_71_0
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd_71_mM_weight3_ADDERTREE_INTERNAL_Madd_71_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight3_ADDERTREE_INTERNAL_Madd_61,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd_61_0
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd_71_mM_weight3_ADDERTREE_INTERNAL_Madd_71_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight3_ADDERTREE_INTERNAL_Madd_51,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd_51_0
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd_71_mM_weight3_ADDERTREE_INTERNAL_Madd_71_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight3_ADDERTREE_INTERNAL_Madd_41,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd_41_0
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X10Y5",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X10Y5"
    )
    port map (
      CI => mM_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mM_weight3_ADDERTREE_INTERNAL_Madd_71,
      O(2) => mM_weight3_ADDERTREE_INTERNAL_Madd_61,
      O(1) => mM_weight3_ADDERTREE_INTERNAL_Madd_51,
      O(0) => mM_weight3_ADDERTREE_INTERNAL_Madd_41,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X10Y5",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT_O_UNCONNECTED
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd15_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y5",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X10Y5",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT_O_UNCONNECTED
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd14_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y5",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X10Y5",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT_O_UNCONNECTED
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd13_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y5",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3_mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight2_ADDERTREE_INTERNAL_Madd_31,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd_31_0
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3_mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight2_ADDERTREE_INTERNAL_Madd_21,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd_21_0
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3_mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight2_ADDERTREE_INTERNAL_Madd_11,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd_11_0
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X6Y3",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT_O_UNCONNECTED
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd12_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y3",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED
    );
  ProtoComp19_CYINITGND_11 : X_ZERO
    generic map(
      LOC => "SLICE_X6Y3"
    )
    port map (
      O => mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y3"
    )
    port map (
      CI => '0',
      CYINIT => mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0,
      CO(3) => mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CO(2) => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mM_weight2_ADDERTREE_INTERNAL_Madd_31,
      O(2) => mM_weight2_ADDERTREE_INTERNAL_Madd_21,
      O(1) => mM_weight2_ADDERTREE_INTERNAL_Madd_11,
      O(0) => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X6Y3",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT_O_UNCONNECTED
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd11_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y3",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X6Y3",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1337_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y3",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1337_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1336_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X6Y3",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1336_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1334_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y3",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1334_A5LUT_O_UNCONNECTED
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd_71_mM_weight2_ADDERTREE_INTERNAL_Madd_71_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight2_ADDERTREE_INTERNAL_Madd_71,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd_71_0
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd_71_mM_weight2_ADDERTREE_INTERNAL_Madd_71_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight2_ADDERTREE_INTERNAL_Madd_61,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd_61_0
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd_71_mM_weight2_ADDERTREE_INTERNAL_Madd_71_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight2_ADDERTREE_INTERNAL_Madd_51,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd_51_0
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd_71_mM_weight2_ADDERTREE_INTERNAL_Madd_71_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight2_ADDERTREE_INTERNAL_Madd_41,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd_41_0
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X6Y4",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y4"
    )
    port map (
      CI => mM_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mM_weight2_ADDERTREE_INTERNAL_Madd_71,
      O(2) => mM_weight2_ADDERTREE_INTERNAL_Madd_61,
      O(1) => mM_weight2_ADDERTREE_INTERNAL_Madd_51,
      O(0) => mM_weight2_ADDERTREE_INTERNAL_Madd_41,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X6Y4",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT_O_UNCONNECTED
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd15_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y4",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X6Y4",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT_O_UNCONNECTED
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd14_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y4",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X6Y4",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT_O_UNCONNECTED
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd13_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y4",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight1_ADDERTREE_INTERNAL_Madd_31,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd_31_0
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight1_ADDERTREE_INTERNAL_Madd_21,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd_21_0
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight1_ADDERTREE_INTERNAL_Madd_11,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd_11_0
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight1_ADDERTREE_INTERNAL_Madd3_lut(0),
      O => mM_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_0
    );
  mM_weight1_Mmux_o441 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y2",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => input_result(0),
      ADR4 => mM_weightIn1(3),
      ADR5 => '1',
      O => mM_weight1_o4(3)
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd12_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y2",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight1_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED
    );
  ProtoComp21_CYINITGND_2 : X_ZERO
    generic map(
      LOC => "SLICE_X14Y2"
    )
    port map (
      O => mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp21_CYINITGND_0
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y2"
    )
    port map (
      CI => '0',
      CYINIT => mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp21_CYINITGND_0,
      CO(3) => mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CO(2) => NLW_mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mM_weight1_ADDERTREE_INTERNAL_Madd_31,
      O(2) => mM_weight1_ADDERTREE_INTERNAL_Madd_21,
      O(1) => mM_weight1_ADDERTREE_INTERNAL_Madd_11,
      O(0) => mM_weight1_ADDERTREE_INTERNAL_Madd3_lut(0),
      S(3) => mM_weight1_o4(3),
      S(2) => mM_weight1_o4(2),
      S(1) => mM_weight1_o4(1),
      S(0) => mM_weight1_ADDERTREE_INTERNAL_Madd1_lut(0)
    );
  mM_weight1_Mmux_o431 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y2",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => input_result(0),
      ADR4 => mM_weightIn1(2),
      ADR5 => '1',
      O => mM_weight1_o4(2)
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd11_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y2",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight1_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED
    );
  mM_weight1_Mmux_o421 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y2",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => input_result(0),
      ADR4 => mM_weightIn1(1),
      ADR5 => '1',
      O => mM_weight1_o4(1)
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1329_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y2",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1329_B5LUT_O_UNCONNECTED
    );
  mM_weight1_Mmux_o411 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y2",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => input_result(0),
      ADR4 => mM_weightIn1(0),
      ADR5 => '1',
      O => mM_weight1_ADDERTREE_INTERNAL_Madd1_lut(0)
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1326_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y2",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1326_A5LUT_O_UNCONNECTED
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd_71_mM_weight1_ADDERTREE_INTERNAL_Madd_71_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight1_ADDERTREE_INTERNAL_Madd_71,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd_71_0
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd_71_mM_weight1_ADDERTREE_INTERNAL_Madd_71_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight1_ADDERTREE_INTERNAL_Madd_61,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd_61_0
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd_71_mM_weight1_ADDERTREE_INTERNAL_Madd_71_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight1_ADDERTREE_INTERNAL_Madd_51,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd_51_0
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd_71_mM_weight1_ADDERTREE_INTERNAL_Madd_71_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight1_ADDERTREE_INTERNAL_Madd_41,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd_41_0
    );
  mM_weight1_Mmux_o481 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y3",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => input_result(0),
      ADR5 => mM_weightIn1(7),
      O => mM_weight1_o4(7)
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y3"
    )
    port map (
      CI => mM_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mM_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mM_weight1_ADDERTREE_INTERNAL_Madd_71,
      O(2) => mM_weight1_ADDERTREE_INTERNAL_Madd_61,
      O(1) => mM_weight1_ADDERTREE_INTERNAL_Madd_51,
      O(0) => mM_weight1_ADDERTREE_INTERNAL_Madd_41,
      S(3) => mM_weight1_o4(7),
      S(2) => mM_weight1_o4(6),
      S(1) => mM_weight1_o4(5),
      S(0) => mM_weight1_o4(4)
    );
  mM_weight1_Mmux_o471 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y3",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => input_result(0),
      ADR4 => mM_weightIn1(6),
      ADR5 => '1',
      O => mM_weight1_o4(6)
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd15_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y3",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight1_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED
    );
  mM_weight1_Mmux_o461 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y3",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => input_result(0),
      ADR4 => mM_weightIn1(5),
      ADR5 => '1',
      O => mM_weight1_o4(5)
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd14_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y3",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight1_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED
    );
  mM_weight1_Mmux_o451 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y3",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => input_result(0),
      ADR4 => mM_weightIn1(4),
      ADR5 => '1',
      O => mM_weight1_o4(4)
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd13_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y3",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight1_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight0_ADDERTREE_INTERNAL_Madd_31,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd_31_0
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight0_ADDERTREE_INTERNAL_Madd_21,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd_21_0
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight0_ADDERTREE_INTERNAL_Madd_11,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd_11_0
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight0_ADDERTREE_INTERNAL_Madd3_lut(0),
      O => mM_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_0
    );
  mM_weight0_Mmux_o441 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y10",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => input_result(1),
      ADR4 => mM_weightIn0(3),
      ADR5 => '1',
      O => mM_weight0_o4(3)
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd12_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y10",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight0_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED
    );
  ProtoComp21_CYINITGND_3 : X_ZERO
    generic map(
      LOC => "SLICE_X14Y10"
    )
    port map (
      O => mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp21_CYINITGND_0
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y10"
    )
    port map (
      CI => '0',
      CYINIT => mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp21_CYINITGND_0,
      CO(3) => mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CO(2) => NLW_mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mM_weight0_ADDERTREE_INTERNAL_Madd_31,
      O(2) => mM_weight0_ADDERTREE_INTERNAL_Madd_21,
      O(1) => mM_weight0_ADDERTREE_INTERNAL_Madd_11,
      O(0) => mM_weight0_ADDERTREE_INTERNAL_Madd3_lut(0),
      S(3) => mM_weight0_o4(3),
      S(2) => mM_weight0_o4(2),
      S(1) => mM_weight0_o4(1),
      S(0) => mM_weight0_ADDERTREE_INTERNAL_Madd1_lut(0)
    );
  mM_weight0_Mmux_o431 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y10",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => input_result(1),
      ADR4 => mM_weightIn0(2),
      ADR5 => '1',
      O => mM_weight0_o4(2)
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd11_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y10",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight0_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED
    );
  mM_weight0_Mmux_o421 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y10",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => input_result(1),
      ADR4 => mM_weightIn0(1),
      ADR5 => '1',
      O => mM_weight0_o4(1)
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1321_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y10",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1321_B5LUT_O_UNCONNECTED
    );
  mM_weight0_Mmux_o411 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y10",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => input_result(1),
      ADR4 => mM_weightIn0(0),
      ADR5 => '1',
      O => mM_weight0_ADDERTREE_INTERNAL_Madd1_lut(0)
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1318_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y10",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1318_A5LUT_O_UNCONNECTED
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd_71_mM_weight0_ADDERTREE_INTERNAL_Madd_71_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight0_ADDERTREE_INTERNAL_Madd_71,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd_71_0
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd_71_mM_weight0_ADDERTREE_INTERNAL_Madd_71_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight0_ADDERTREE_INTERNAL_Madd_61,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd_61_0
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd_71_mM_weight0_ADDERTREE_INTERNAL_Madd_71_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight0_ADDERTREE_INTERNAL_Madd_51,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd_51_0
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd_71_mM_weight0_ADDERTREE_INTERNAL_Madd_71_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight0_ADDERTREE_INTERNAL_Madd_41,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd_41_0
    );
  mM_weight0_Mmux_o481 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y11",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => input_result(1),
      ADR5 => mM_weightIn0(7),
      O => mM_weight0_o4(7)
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y11"
    )
    port map (
      CI => mM_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mM_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mM_weight0_ADDERTREE_INTERNAL_Madd_71,
      O(2) => mM_weight0_ADDERTREE_INTERNAL_Madd_61,
      O(1) => mM_weight0_ADDERTREE_INTERNAL_Madd_51,
      O(0) => mM_weight0_ADDERTREE_INTERNAL_Madd_41,
      S(3) => mM_weight0_o4(7),
      S(2) => mM_weight0_o4(6),
      S(1) => mM_weight0_o4(5),
      S(0) => mM_weight0_o4(4)
    );
  mM_weight0_Mmux_o471 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y11",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => input_result(1),
      ADR4 => mM_weightIn0(6),
      ADR5 => '1',
      O => mM_weight0_o4(6)
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd15_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y11",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight0_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED
    );
  mM_weight0_Mmux_o461 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y11",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => input_result(1),
      ADR4 => mM_weightIn0(5),
      ADR5 => '1',
      O => mM_weight0_o4(5)
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd14_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y11",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight0_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED
    );
  mM_weight0_Mmux_o451 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y11",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => input_result(1),
      ADR4 => mM_weightIn0(4),
      ADR5 => '1',
      O => mM_weight0_o4(4)
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd13_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y11",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight0_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight7_ADDERTREE_INTERNAL_Madd_31,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd_31_0
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight7_ADDERTREE_INTERNAL_Madd_21,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd_21_0
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight7_ADDERTREE_INTERNAL_Madd_11,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd_11_0
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y36",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT_O_UNCONNECTED
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd12_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y36",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED
    );
  ProtoComp19_CYINITGND_12 : X_ZERO
    generic map(
      LOC => "SLICE_X0Y36"
    )
    port map (
      O => mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y36"
    )
    port map (
      CI => '0',
      CYINIT => mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0,
      CO(3) => mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CO(2) => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mL_weight7_ADDERTREE_INTERNAL_Madd_31,
      O(2) => mL_weight7_ADDERTREE_INTERNAL_Madd_21,
      O(1) => mL_weight7_ADDERTREE_INTERNAL_Madd_11,
      O(0) => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y36",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT_O_UNCONNECTED
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd11_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y36",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y36",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1154_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y36",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1154_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1153_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y36",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1153_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1151_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y36",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1151_A5LUT_O_UNCONNECTED
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd_71_mL_weight7_ADDERTREE_INTERNAL_Madd_71_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight7_ADDERTREE_INTERNAL_Madd_71,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd_71_0
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd_71_mL_weight7_ADDERTREE_INTERNAL_Madd_71_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight7_ADDERTREE_INTERNAL_Madd_61,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd_61_0
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd_71_mL_weight7_ADDERTREE_INTERNAL_Madd_71_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight7_ADDERTREE_INTERNAL_Madd_51,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd_51_0
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd_71_mL_weight7_ADDERTREE_INTERNAL_Madd_71_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight7_ADDERTREE_INTERNAL_Madd_41,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd_41_0
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y37",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y37"
    )
    port map (
      CI => mL_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mL_weight7_ADDERTREE_INTERNAL_Madd_71,
      O(2) => mL_weight7_ADDERTREE_INTERNAL_Madd_61,
      O(1) => mL_weight7_ADDERTREE_INTERNAL_Madd_51,
      O(0) => mL_weight7_ADDERTREE_INTERNAL_Madd_41,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y37",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT_O_UNCONNECTED
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd15_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y37",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y37",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT_O_UNCONNECTED
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd14_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y37",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y37",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT_O_UNCONNECTED
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd13_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y37",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight6_ADDERTREE_INTERNAL_Madd_31,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd_31_0
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight6_ADDERTREE_INTERNAL_Madd_21,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd_21_0
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight6_ADDERTREE_INTERNAL_Madd_11,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd_11_0
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X4Y34",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT_O_UNCONNECTED
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd12_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y34",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED
    );
  ProtoComp19_CYINITGND_13 : X_ZERO
    generic map(
      LOC => "SLICE_X4Y34"
    )
    port map (
      O => mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y34"
    )
    port map (
      CI => '0',
      CYINIT => mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0,
      CO(3) => mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CO(2) => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mL_weight6_ADDERTREE_INTERNAL_Madd_31,
      O(2) => mL_weight6_ADDERTREE_INTERNAL_Madd_21,
      O(1) => mL_weight6_ADDERTREE_INTERNAL_Madd_11,
      O(0) => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X4Y34",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT_O_UNCONNECTED
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd11_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y34",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X4Y34",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1146_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y34",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1146_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1145_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X4Y34",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1145_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1143_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y34",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1143_A5LUT_O_UNCONNECTED
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd_71_mL_weight6_ADDERTREE_INTERNAL_Madd_71_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight6_ADDERTREE_INTERNAL_Madd_71,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd_71_0
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd_71_mL_weight6_ADDERTREE_INTERNAL_Madd_71_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight6_ADDERTREE_INTERNAL_Madd_61,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd_61_0
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd_71_mL_weight6_ADDERTREE_INTERNAL_Madd_71_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight6_ADDERTREE_INTERNAL_Madd_51,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd_51_0
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd_71_mL_weight6_ADDERTREE_INTERNAL_Madd_71_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight6_ADDERTREE_INTERNAL_Madd_41,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd_41_0
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X4Y35",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y35"
    )
    port map (
      CI => mL_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mL_weight6_ADDERTREE_INTERNAL_Madd_71,
      O(2) => mL_weight6_ADDERTREE_INTERNAL_Madd_61,
      O(1) => mL_weight6_ADDERTREE_INTERNAL_Madd_51,
      O(0) => mL_weight6_ADDERTREE_INTERNAL_Madd_41,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X4Y35",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT_O_UNCONNECTED
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd15_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y35",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X4Y35",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT_O_UNCONNECTED
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd14_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y35",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X4Y35",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT_O_UNCONNECTED
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd13_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y35",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight5_ADDERTREE_INTERNAL_Madd_31,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd_31_0
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight5_ADDERTREE_INTERNAL_Madd_21,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd_21_0
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight5_ADDERTREE_INTERNAL_Madd_11,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd_11_0
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X4Y43",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT_O_UNCONNECTED
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd12_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y43",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED
    );
  ProtoComp19_CYINITGND_14 : X_ZERO
    generic map(
      LOC => "SLICE_X4Y43"
    )
    port map (
      O => mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y43"
    )
    port map (
      CI => '0',
      CYINIT => mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0,
      CO(3) => mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CO(2) => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mL_weight5_ADDERTREE_INTERNAL_Madd_31,
      O(2) => mL_weight5_ADDERTREE_INTERNAL_Madd_21,
      O(1) => mL_weight5_ADDERTREE_INTERNAL_Madd_11,
      O(0) => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X4Y43",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT_O_UNCONNECTED
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd11_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y43",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X4Y43",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1138_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y43",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1138_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1137_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X4Y43",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1137_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1135_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y43",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1135_A5LUT_O_UNCONNECTED
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd_71_mL_weight5_ADDERTREE_INTERNAL_Madd_71_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight5_ADDERTREE_INTERNAL_Madd_71,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd_71_0
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd_71_mL_weight5_ADDERTREE_INTERNAL_Madd_71_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight5_ADDERTREE_INTERNAL_Madd_61,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd_61_0
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd_71_mL_weight5_ADDERTREE_INTERNAL_Madd_71_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight5_ADDERTREE_INTERNAL_Madd_51,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd_51_0
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd_71_mL_weight5_ADDERTREE_INTERNAL_Madd_71_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight5_ADDERTREE_INTERNAL_Madd_41,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd_41_0
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X4Y44",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y44"
    )
    port map (
      CI => mL_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mL_weight5_ADDERTREE_INTERNAL_Madd_71,
      O(2) => mL_weight5_ADDERTREE_INTERNAL_Madd_61,
      O(1) => mL_weight5_ADDERTREE_INTERNAL_Madd_51,
      O(0) => mL_weight5_ADDERTREE_INTERNAL_Madd_41,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X4Y44",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT_O_UNCONNECTED
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd15_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y44",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X4Y44",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT_O_UNCONNECTED
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd14_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y44",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X4Y44",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT_O_UNCONNECTED
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd13_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y44",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight4_ADDERTREE_INTERNAL_Madd_31,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd_31_0
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight4_ADDERTREE_INTERNAL_Madd_21,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd_21_0
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight4_ADDERTREE_INTERNAL_Madd_11,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd_11_0
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X6Y41",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT_O_UNCONNECTED
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd12_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y41",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED
    );
  ProtoComp19_CYINITGND_15 : X_ZERO
    generic map(
      LOC => "SLICE_X6Y41"
    )
    port map (
      O => mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y41"
    )
    port map (
      CI => '0',
      CYINIT => mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0,
      CO(3) => mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CO(2) => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mL_weight4_ADDERTREE_INTERNAL_Madd_31,
      O(2) => mL_weight4_ADDERTREE_INTERNAL_Madd_21,
      O(1) => mL_weight4_ADDERTREE_INTERNAL_Madd_11,
      O(0) => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X6Y41",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT_O_UNCONNECTED
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd11_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y41",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X6Y41",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1130_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y41",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1130_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1129_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X6Y41",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1129_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1127_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y41",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1127_A5LUT_O_UNCONNECTED
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd_71_mL_weight4_ADDERTREE_INTERNAL_Madd_71_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight4_ADDERTREE_INTERNAL_Madd_71,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd_71_0
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd_71_mL_weight4_ADDERTREE_INTERNAL_Madd_71_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight4_ADDERTREE_INTERNAL_Madd_61,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd_61_0
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd_71_mL_weight4_ADDERTREE_INTERNAL_Madd_71_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight4_ADDERTREE_INTERNAL_Madd_51,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd_51_0
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd_71_mL_weight4_ADDERTREE_INTERNAL_Madd_71_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight4_ADDERTREE_INTERNAL_Madd_41,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd_41_0
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X6Y42",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y42"
    )
    port map (
      CI => mL_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mL_weight4_ADDERTREE_INTERNAL_Madd_71,
      O(2) => mL_weight4_ADDERTREE_INTERNAL_Madd_61,
      O(1) => mL_weight4_ADDERTREE_INTERNAL_Madd_51,
      O(0) => mL_weight4_ADDERTREE_INTERNAL_Madd_41,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X6Y42",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT_O_UNCONNECTED
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd15_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y42",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X6Y42",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT_O_UNCONNECTED
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd14_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y42",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X6Y42",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT_O_UNCONNECTED
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd13_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y42",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight3_ADDERTREE_INTERNAL_Madd_31,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd_31_0
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight3_ADDERTREE_INTERNAL_Madd_21,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd_21_0
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight3_ADDERTREE_INTERNAL_Madd_11,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd_11_0
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X22Y59",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT_O_UNCONNECTED
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd12_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X22Y59",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED
    );
  ProtoComp19_CYINITGND_16 : X_ZERO
    generic map(
      LOC => "SLICE_X22Y59"
    )
    port map (
      O => mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y59"
    )
    port map (
      CI => '0',
      CYINIT => mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0,
      CO(3) => mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CO(2) => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mL_weight3_ADDERTREE_INTERNAL_Madd_31,
      O(2) => mL_weight3_ADDERTREE_INTERNAL_Madd_21,
      O(1) => mL_weight3_ADDERTREE_INTERNAL_Madd_11,
      O(0) => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X22Y59",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT_O_UNCONNECTED
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd11_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X22Y59",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X22Y59",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1122_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X22Y59",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1122_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1121_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X22Y59",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1121_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1119_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X22Y59",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1119_A5LUT_O_UNCONNECTED
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd_71_mL_weight3_ADDERTREE_INTERNAL_Madd_71_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight3_ADDERTREE_INTERNAL_Madd_71,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd_71_0
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd_71_mL_weight3_ADDERTREE_INTERNAL_Madd_71_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight3_ADDERTREE_INTERNAL_Madd_61,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd_61_0
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd_71_mL_weight3_ADDERTREE_INTERNAL_Madd_71_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight3_ADDERTREE_INTERNAL_Madd_51,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd_51_0
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd_71_mL_weight3_ADDERTREE_INTERNAL_Madd_71_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight3_ADDERTREE_INTERNAL_Madd_41,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd_41_0
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X22Y60",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y60"
    )
    port map (
      CI => mL_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mL_weight3_ADDERTREE_INTERNAL_Madd_71,
      O(2) => mL_weight3_ADDERTREE_INTERNAL_Madd_61,
      O(1) => mL_weight3_ADDERTREE_INTERNAL_Madd_51,
      O(0) => mL_weight3_ADDERTREE_INTERNAL_Madd_41,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X22Y60",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT_O_UNCONNECTED
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd15_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X22Y60",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X22Y60",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT_O_UNCONNECTED
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd14_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X22Y60",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X22Y60",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT_O_UNCONNECTED
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd13_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X22Y60",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3_mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight2_ADDERTREE_INTERNAL_Madd_31,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd_31_0
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3_mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight2_ADDERTREE_INTERNAL_Madd_21,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd_21_0
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3_mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight2_ADDERTREE_INTERNAL_Madd_11,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd_11_0
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X22Y57",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_3_2_D6LUT_O_UNCONNECTED
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd12_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X22Y57",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED
    );
  ProtoComp19_CYINITGND_17 : X_ZERO
    generic map(
      LOC => "SLICE_X22Y57"
    )
    port map (
      O => mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y57"
    )
    port map (
      CI => '0',
      CYINIT => mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0,
      CO(3) => mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CO(2) => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mL_weight2_ADDERTREE_INTERNAL_Madd_31,
      O(2) => mL_weight2_ADDERTREE_INTERNAL_Madd_21,
      O(1) => mL_weight2_ADDERTREE_INTERNAL_Madd_11,
      O(0) => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X22Y57",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_2_2_C6LUT_O_UNCONNECTED
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd11_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X22Y57",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X22Y57",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_1_2_B6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1114_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X22Y57",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1114_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1113_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X22Y57",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1113_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1111_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X22Y57",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1111_A5LUT_O_UNCONNECTED
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd_71_mL_weight2_ADDERTREE_INTERNAL_Madd_71_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight2_ADDERTREE_INTERNAL_Madd_71,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd_71_0
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd_71_mL_weight2_ADDERTREE_INTERNAL_Madd_71_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight2_ADDERTREE_INTERNAL_Madd_61,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd_61_0
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd_71_mL_weight2_ADDERTREE_INTERNAL_Madd_71_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight2_ADDERTREE_INTERNAL_Madd_51,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd_51_0
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd_71_mL_weight2_ADDERTREE_INTERNAL_Madd_71_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight2_ADDERTREE_INTERNAL_Madd_41,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd_41_0
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X22Y58",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y58"
    )
    port map (
      CI => mL_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mL_weight2_ADDERTREE_INTERNAL_Madd_71,
      O(2) => mL_weight2_ADDERTREE_INTERNAL_Madd_61,
      O(1) => mL_weight2_ADDERTREE_INTERNAL_Madd_51,
      O(0) => mL_weight2_ADDERTREE_INTERNAL_Madd_41,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X22Y58",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_6_2_C6LUT_O_UNCONNECTED
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd15_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X22Y58",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X22Y58",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_5_2_B6LUT_O_UNCONNECTED
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd14_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X22Y58",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X22Y58",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_4_2_A6LUT_O_UNCONNECTED
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd13_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X22Y58",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight1_ADDERTREE_INTERNAL_Madd_31,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd_31_0
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight1_ADDERTREE_INTERNAL_Madd_21,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd_21_0
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight1_ADDERTREE_INTERNAL_Madd_11,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd_11_0
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight1_ADDERTREE_INTERNAL_Madd3_lut(0),
      O => mL_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_0
    );
  mL_weight1_Mmux_o441 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y53",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => input_result(0),
      ADR4 => mL_weightIn1(3),
      ADR5 => '1',
      O => mL_weight1_o4(3)
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd12_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y53",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight1_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED
    );
  ProtoComp21_CYINITGND_4 : X_ZERO
    generic map(
      LOC => "SLICE_X14Y53"
    )
    port map (
      O => mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp21_CYINITGND_0
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y53"
    )
    port map (
      CI => '0',
      CYINIT => mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp21_CYINITGND_0,
      CO(3) => mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CO(2) => NLW_mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mL_weight1_ADDERTREE_INTERNAL_Madd_31,
      O(2) => mL_weight1_ADDERTREE_INTERNAL_Madd_21,
      O(1) => mL_weight1_ADDERTREE_INTERNAL_Madd_11,
      O(0) => mL_weight1_ADDERTREE_INTERNAL_Madd3_lut(0),
      S(3) => mL_weight1_o4(3),
      S(2) => mL_weight1_o4(2),
      S(1) => mL_weight1_o4(1),
      S(0) => mL_weight1_ADDERTREE_INTERNAL_Madd1_lut(0)
    );
  mL_weight1_Mmux_o431 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y53",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => input_result(0),
      ADR4 => mL_weightIn1(2),
      ADR5 => '1',
      O => mL_weight1_o4(2)
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd11_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y53",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight1_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED
    );
  mL_weight1_Mmux_o421 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y53",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => input_result(0),
      ADR4 => mL_weightIn1(1),
      ADR5 => '1',
      O => mL_weight1_o4(1)
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1106_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y53",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1106_B5LUT_O_UNCONNECTED
    );
  mL_weight1_Mmux_o411 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y53",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => input_result(0),
      ADR4 => mL_weightIn1(0),
      ADR5 => '1',
      O => mL_weight1_ADDERTREE_INTERNAL_Madd1_lut(0)
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1103_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y53",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1103_A5LUT_O_UNCONNECTED
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd_71_mL_weight1_ADDERTREE_INTERNAL_Madd_71_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight1_ADDERTREE_INTERNAL_Madd_71,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd_71_0
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd_71_mL_weight1_ADDERTREE_INTERNAL_Madd_71_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight1_ADDERTREE_INTERNAL_Madd_61,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd_61_0
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd_71_mL_weight1_ADDERTREE_INTERNAL_Madd_71_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight1_ADDERTREE_INTERNAL_Madd_51,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd_51_0
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd_71_mL_weight1_ADDERTREE_INTERNAL_Madd_71_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight1_ADDERTREE_INTERNAL_Madd_41,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd_41_0
    );
  mL_weight1_Mmux_o481 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y54",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => input_result(0),
      ADR5 => mL_weightIn1(7),
      O => mL_weight1_o4(7)
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y54"
    )
    port map (
      CI => mL_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mL_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mL_weight1_ADDERTREE_INTERNAL_Madd_71,
      O(2) => mL_weight1_ADDERTREE_INTERNAL_Madd_61,
      O(1) => mL_weight1_ADDERTREE_INTERNAL_Madd_51,
      O(0) => mL_weight1_ADDERTREE_INTERNAL_Madd_41,
      S(3) => mL_weight1_o4(7),
      S(2) => mL_weight1_o4(6),
      S(1) => mL_weight1_o4(5),
      S(0) => mL_weight1_o4(4)
    );
  mL_weight1_Mmux_o471 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y54",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => input_result(0),
      ADR4 => mL_weightIn1(6),
      ADR5 => '1',
      O => mL_weight1_o4(6)
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd15_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y54",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight1_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED
    );
  mL_weight1_Mmux_o461 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y54",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => input_result(0),
      ADR4 => mL_weightIn1(5),
      ADR5 => '1',
      O => mL_weight1_o4(5)
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd14_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y54",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight1_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED
    );
  mL_weight1_Mmux_o451 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y54",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => input_result(0),
      ADR4 => mL_weightIn1(4),
      ADR5 => '1',
      O => mL_weight1_o4(4)
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd13_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y54",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight1_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight0_ADDERTREE_INTERNAL_Madd_31,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd_31_0
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight0_ADDERTREE_INTERNAL_Madd_21,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd_21_0
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight0_ADDERTREE_INTERNAL_Madd_11,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd_11_0
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight0_ADDERTREE_INTERNAL_Madd3_lut(0),
      O => mL_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_0
    );
  mL_weight0_Mmux_o441 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y54",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => input_result(1),
      ADR4 => mL_weightIn0(3),
      ADR5 => '1',
      O => mL_weight0_o4(3)
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd12_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y54",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight0_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED
    );
  ProtoComp21_CYINITGND_5 : X_ZERO
    generic map(
      LOC => "SLICE_X8Y54"
    )
    port map (
      O => mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp21_CYINITGND_0
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y54"
    )
    port map (
      CI => '0',
      CYINIT => mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp21_CYINITGND_0,
      CO(3) => mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CO(2) => NLW_mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mL_weight0_ADDERTREE_INTERNAL_Madd_31,
      O(2) => mL_weight0_ADDERTREE_INTERNAL_Madd_21,
      O(1) => mL_weight0_ADDERTREE_INTERNAL_Madd_11,
      O(0) => mL_weight0_ADDERTREE_INTERNAL_Madd3_lut(0),
      S(3) => mL_weight0_o4(3),
      S(2) => mL_weight0_o4(2),
      S(1) => mL_weight0_o4(1),
      S(0) => mL_weight0_ADDERTREE_INTERNAL_Madd1_lut(0)
    );
  mL_weight0_Mmux_o431 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y54",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => input_result(1),
      ADR4 => mL_weightIn0(2),
      ADR5 => '1',
      O => mL_weight0_o4(2)
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd11_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y54",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight0_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED
    );
  mL_weight0_Mmux_o421 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y54",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => input_result(1),
      ADR4 => mL_weightIn0(1),
      ADR5 => '1',
      O => mL_weight0_o4(1)
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1098_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y54",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1098_B5LUT_O_UNCONNECTED
    );
  mL_weight0_Mmux_o411 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y54",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => input_result(1),
      ADR4 => mL_weightIn0(0),
      ADR5 => '1',
      O => mL_weight0_ADDERTREE_INTERNAL_Madd1_lut(0)
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1095_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y54",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1095_A5LUT_O_UNCONNECTED
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd_71_mL_weight0_ADDERTREE_INTERNAL_Madd_71_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight0_ADDERTREE_INTERNAL_Madd_71,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd_71_0
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd_71_mL_weight0_ADDERTREE_INTERNAL_Madd_71_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight0_ADDERTREE_INTERNAL_Madd_61,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd_61_0
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd_71_mL_weight0_ADDERTREE_INTERNAL_Madd_71_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight0_ADDERTREE_INTERNAL_Madd_51,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd_51_0
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd_71_mL_weight0_ADDERTREE_INTERNAL_Madd_71_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight0_ADDERTREE_INTERNAL_Madd_41,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd_41_0
    );
  mL_weight0_Mmux_o481 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y55",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => input_result(1),
      ADR5 => mL_weightIn0(7),
      O => mL_weight0_o4(7)
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y55"
    )
    port map (
      CI => mL_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mL_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mL_weight0_ADDERTREE_INTERNAL_Madd_71,
      O(2) => mL_weight0_ADDERTREE_INTERNAL_Madd_61,
      O(1) => mL_weight0_ADDERTREE_INTERNAL_Madd_51,
      O(0) => mL_weight0_ADDERTREE_INTERNAL_Madd_41,
      S(3) => mL_weight0_o4(7),
      S(2) => mL_weight0_o4(6),
      S(1) => mL_weight0_o4(5),
      S(0) => mL_weight0_o4(4)
    );
  mL_weight0_Mmux_o471 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y55",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => input_result(1),
      ADR4 => mL_weightIn0(6),
      ADR5 => '1',
      O => mL_weight0_o4(6)
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd15_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y55",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight0_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED
    );
  mL_weight0_Mmux_o461 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y55",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => input_result(1),
      ADR4 => mL_weightIn0(5),
      ADR5 => '1',
      O => mL_weight0_o4(5)
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd14_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y55",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight0_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED
    );
  mL_weight0_Mmux_o451 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y55",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => input_result(1),
      ADR4 => mL_weightIn0(4),
      ADR5 => '1',
      O => mL_weight0_o4(4)
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd13_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y55",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight0_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED
    );
  t_weight0_ADDERTREE_INTERNAL_Madd_31_t_weight0_ADDERTREE_INTERNAL_Madd_31_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight0_ADDERTREE_INTERNAL_Madd13_1560,
      O => t_weight0_ADDERTREE_INTERNAL_Madd13_0
    );
  t_weight0_ADDERTREE_INTERNAL_Madd_31_t_weight0_ADDERTREE_INTERNAL_Madd_31_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight0_ADDERTREE_INTERNAL_Madd12_pack_7,
      O => t_weight0_ADDERTREE_INTERNAL_Madd12_15587
    );
  t_weight0_ADDERTREE_INTERNAL_Madd_31_t_weight0_ADDERTREE_INTERNAL_Madd_31_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight0_ADDERTREE_INTERNAL_Madd11_pack_6,
      O => t_weight0_ADDERTREE_INTERNAL_Madd11_15582
    );
  t_weight0_ADDERTREE_INTERNAL_Madd_31_t_weight0_ADDERTREE_INTERNAL_Madd_31_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight0_ADDERTREE_INTERNAL_Madd_01,
      O => t_weight0_ADDERTREE_INTERNAL_Madd_01_0
    );
  t_weight0_ADDERTREE_INTERNAL_Madd_31_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X2Y38"
    )
    port map (
      DI => t_weight0_ADDERTREE_INTERNAL_Madd_31,
      O => t_weight0_ADDERTREE_INTERNAL_Madd_31_0,
      SRI => '0'
    );
  t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_3 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y38",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weight0_o4(3),
      ADR2 => t_weight0_o3(3),
      ADR3 => t_weight0_o2(3),
      ADR4 => t_weight0_ADDERTREE_INTERNAL_Madd12_15587,
      ADR5 => '1',
      O => t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_3_1559
    );
  t_weight0_ADDERTREE_INTERNAL_Madd13 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y38",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weight0_o4(3),
      ADR2 => t_weight0_o3(3),
      ADR3 => t_weight0_o2(3),
      ADR4 => '1',
      O => t_weight0_ADDERTREE_INTERNAL_Madd13_1560
    );
  ProtoComp23_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X2Y38"
    )
    port map (
      O => ProtoComp23_CYINITGND_0
    );
  t_weight0_ADDERTREE_INTERNAL_Madd_21_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X2Y38"
    )
    port map (
      DI => t_weight0_ADDERTREE_INTERNAL_Madd_21,
      O => t_weight0_ADDERTREE_INTERNAL_Madd_21_0,
      SRI => '0'
    );
  t_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y38"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp23_CYINITGND_0,
      CO(3) => t_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CO(2) => NLW_t_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => t_weight0_ADDERTREE_INTERNAL_Madd12_15587,
      DI(2) => t_weight0_ADDERTREE_INTERNAL_Madd11_15582,
      DI(1) => t_weight0_ADDERTREE_INTERNAL_Madd1_15581,
      DI(0) => '0',
      O(3) => t_weight0_ADDERTREE_INTERNAL_Madd_31,
      O(2) => t_weight0_ADDERTREE_INTERNAL_Madd_21,
      O(1) => t_weight0_ADDERTREE_INTERNAL_Madd_11,
      O(0) => t_weight0_ADDERTREE_INTERNAL_Madd_01,
      S(3) => t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_3_1559,
      S(2) => t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_2_1575,
      S(1) => t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_1_1583,
      S(0) => t_weight0_ADDERTREE_INTERNAL_Madd1_lut(0)
    );
  t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_2 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y38",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weight0_o4(2),
      ADR2 => t_weight0_o3(2),
      ADR3 => t_weight0_o2(2),
      ADR4 => t_weight0_ADDERTREE_INTERNAL_Madd11_15582,
      ADR5 => '1',
      O => t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_2_1575
    );
  t_weight0_ADDERTREE_INTERNAL_Madd12 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y38",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weight0_o4(2),
      ADR2 => t_weight0_o3(2),
      ADR3 => t_weight0_o2(2),
      ADR4 => '1',
      O => t_weight0_ADDERTREE_INTERNAL_Madd12_pack_7
    );
  t_weight0_ADDERTREE_INTERNAL_Madd_11_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X2Y38"
    )
    port map (
      DI => t_weight0_ADDERTREE_INTERNAL_Madd_11,
      O => t_weight0_ADDERTREE_INTERNAL_Madd_11_0,
      SRI => '0'
    );
  t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y38",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weight0_o4(1),
      ADR2 => t_weight0_o3(1),
      ADR3 => t_weight0_o2(1),
      ADR4 => t_weight0_ADDERTREE_INTERNAL_Madd1_15581,
      ADR5 => '1',
      O => t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_1_1583
    );
  t_weight0_ADDERTREE_INTERNAL_Madd11 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y38",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weight0_o4(1),
      ADR2 => t_weight0_o3(1),
      ADR3 => t_weight0_o2(1),
      ADR4 => '1',
      O => t_weight0_ADDERTREE_INTERNAL_Madd11_pack_6
    );
  t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y38",
      INIT => X"963C5AF066CCAA00"
    )
    port map (
      ADR0 => t_weightIn0(0),
      ADR1 => t_weightIn0(1),
      ADR2 => t_weightIn0(2),
      ADR3 => mLOut(4),
      ADR4 => mLOut(3),
      ADR5 => mLOut(2),
      O => t_weight0_ADDERTREE_INTERNAL_Madd1_lut(0)
    );
  t_weight0_ADDERTREE_INTERNAL_Madd_51_t_weight0_ADDERTREE_INTERNAL_Madd_51_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight0_ADDERTREE_INTERNAL_Madd_71,
      O => t_weight0_ADDERTREE_INTERNAL_Madd_71_0
    );
  t_weight0_ADDERTREE_INTERNAL_Madd_51_t_weight0_ADDERTREE_INTERNAL_Madd_51_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight0_ADDERTREE_INTERNAL_Madd_61,
      O => t_weight0_ADDERTREE_INTERNAL_Madd_61_0
    );
  t_weight0_ADDERTREE_INTERNAL_Madd_51_t_weight0_ADDERTREE_INTERNAL_Madd_51_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight0_ADDERTREE_INTERNAL_Madd15_pack_8,
      O => t_weight0_ADDERTREE_INTERNAL_Madd15_15603
    );
  t_weight0_ADDERTREE_INTERNAL_Madd_51_t_weight0_ADDERTREE_INTERNAL_Madd_51_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight0_ADDERTREE_INTERNAL_Madd14_pack_7,
      O => t_weight0_ADDERTREE_INTERNAL_Madd14_15598
    );
  t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_7 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y39",
      INIT => X"0FFFF000F000F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => t_weight0_o4(6),
      ADR3 => t_weight0_o3(6),
      ADR4 => t_weightIn0(7),
      ADR5 => mLOut(4),
      O => t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_7_1601
    );
  t_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y39"
    )
    port map (
      CI => t_weight0_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_t_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_t_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_t_weight0_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => t_weight0_ADDERTREE_INTERNAL_Madd15_15603,
      DI(1) => t_weight0_ADDERTREE_INTERNAL_Madd14_15598,
      DI(0) => t_weight0_ADDERTREE_INTERNAL_Madd13_0,
      O(3) => t_weight0_ADDERTREE_INTERNAL_Madd_71,
      O(2) => t_weight0_ADDERTREE_INTERNAL_Madd_61,
      O(1) => t_weight0_ADDERTREE_INTERNAL_Madd_51,
      O(0) => t_weight0_ADDERTREE_INTERNAL_Madd_41,
      S(3) => t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_7_1601,
      S(2) => t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_6_1614,
      S(1) => t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_5_1620,
      S(0) => t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_4_1628
    );
  t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_6 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y39",
      INIT => X"FF0000FF00FFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => t_weight0_o4(6),
      ADR4 => t_weight0_o3(6),
      ADR5 => t_weight0_ADDERTREE_INTERNAL_Madd15_15603,
      O => t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_6_1614
    );
  t_weight0_ADDERTREE_INTERNAL_Madd_51_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X2Y39"
    )
    port map (
      DI => t_weight0_ADDERTREE_INTERNAL_Madd_51,
      O => t_weight0_ADDERTREE_INTERNAL_Madd_51_0,
      SRI => '0'
    );
  t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_5 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y39",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weight0_o4(5),
      ADR2 => t_weight0_o3(5),
      ADR3 => t_weight0_o2(5),
      ADR4 => t_weight0_ADDERTREE_INTERNAL_Madd14_15598,
      ADR5 => '1',
      O => t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_5_1620
    );
  t_weight0_ADDERTREE_INTERNAL_Madd15 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y39",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weight0_o4(5),
      ADR2 => t_weight0_o3(5),
      ADR3 => t_weight0_o2(5),
      ADR4 => '1',
      O => t_weight0_ADDERTREE_INTERNAL_Madd15_pack_8
    );
  t_weight0_ADDERTREE_INTERNAL_Madd_41_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X2Y39"
    )
    port map (
      DI => t_weight0_ADDERTREE_INTERNAL_Madd_41,
      O => t_weight0_ADDERTREE_INTERNAL_Madd_41_0,
      SRI => '0'
    );
  t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_4 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y39",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weight0_o4(4),
      ADR2 => t_weight0_o3(4),
      ADR3 => t_weight0_o2(4),
      ADR4 => t_weight0_ADDERTREE_INTERNAL_Madd13_0,
      ADR5 => '1',
      O => t_weight0_ADDERTREE_INTERNAL_Madd1_lut_0_4_1628
    );
  t_weight0_ADDERTREE_INTERNAL_Madd14 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y39",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weight0_o4(4),
      ADR2 => t_weight0_o3(4),
      ADR3 => t_weight0_o2(4),
      ADR4 => '1',
      O => t_weight0_ADDERTREE_INTERNAL_Madd14_pack_7
    );
  t_weight1_ADDERTREE_INTERNAL_Madd_31_t_weight1_ADDERTREE_INTERNAL_Madd_31_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight1_ADDERTREE_INTERNAL_Madd13_1640,
      O => t_weight1_ADDERTREE_INTERNAL_Madd13_0
    );
  t_weight1_ADDERTREE_INTERNAL_Madd_31_t_weight1_ADDERTREE_INTERNAL_Madd_31_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight1_ADDERTREE_INTERNAL_Madd12_pack_7,
      O => t_weight1_ADDERTREE_INTERNAL_Madd12_15622
    );
  t_weight1_ADDERTREE_INTERNAL_Madd_31_t_weight1_ADDERTREE_INTERNAL_Madd_31_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight1_ADDERTREE_INTERNAL_Madd11_pack_6,
      O => t_weight1_ADDERTREE_INTERNAL_Madd11_15617
    );
  t_weight1_ADDERTREE_INTERNAL_Madd_31_t_weight1_ADDERTREE_INTERNAL_Madd_31_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight1_ADDERTREE_INTERNAL_Madd_01,
      O => t_weight1_ADDERTREE_INTERNAL_Madd_01_0
    );
  t_weight1_ADDERTREE_INTERNAL_Madd_31_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X2Y15"
    )
    port map (
      DI => t_weight1_ADDERTREE_INTERNAL_Madd_31,
      O => t_weight1_ADDERTREE_INTERNAL_Madd_31_0,
      SRI => '0'
    );
  t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_3 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y15",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weight1_o4(3),
      ADR2 => t_weight1_o3(3),
      ADR3 => t_weight1_o2(3),
      ADR4 => t_weight1_ADDERTREE_INTERNAL_Madd12_15622,
      ADR5 => '1',
      O => t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_3_1639
    );
  t_weight1_ADDERTREE_INTERNAL_Madd13 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y15",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weight1_o4(3),
      ADR2 => t_weight1_o3(3),
      ADR3 => t_weight1_o2(3),
      ADR4 => '1',
      O => t_weight1_ADDERTREE_INTERNAL_Madd13_1640
    );
  ProtoComp23_CYINITGND_1 : X_ZERO
    generic map(
      LOC => "SLICE_X2Y15"
    )
    port map (
      O => t_weight1_ADDERTREE_INTERNAL_Madd_31_ProtoComp23_CYINITGND_0
    );
  t_weight1_ADDERTREE_INTERNAL_Madd_21_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X2Y15"
    )
    port map (
      DI => t_weight1_ADDERTREE_INTERNAL_Madd_21,
      O => t_weight1_ADDERTREE_INTERNAL_Madd_21_0,
      SRI => '0'
    );
  t_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y15"
    )
    port map (
      CI => '0',
      CYINIT => t_weight1_ADDERTREE_INTERNAL_Madd_31_ProtoComp23_CYINITGND_0,
      CO(3) => t_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CO(2) => NLW_t_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => t_weight1_ADDERTREE_INTERNAL_Madd12_15622,
      DI(2) => t_weight1_ADDERTREE_INTERNAL_Madd11_15617,
      DI(1) => t_weight1_ADDERTREE_INTERNAL_Madd1_15616,
      DI(0) => '0',
      O(3) => t_weight1_ADDERTREE_INTERNAL_Madd_31,
      O(2) => t_weight1_ADDERTREE_INTERNAL_Madd_21,
      O(1) => t_weight1_ADDERTREE_INTERNAL_Madd_11,
      O(0) => t_weight1_ADDERTREE_INTERNAL_Madd_01,
      S(3) => t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_3_1639,
      S(2) => t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_2_1655,
      S(1) => t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_1_1663,
      S(0) => t_weight1_ADDERTREE_INTERNAL_Madd1_lut(0)
    );
  t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_2 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y15",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weight1_o4(2),
      ADR2 => t_weight1_o3(2),
      ADR3 => t_weight1_o2(2),
      ADR4 => t_weight1_ADDERTREE_INTERNAL_Madd11_15617,
      ADR5 => '1',
      O => t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_2_1655
    );
  t_weight1_ADDERTREE_INTERNAL_Madd12 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y15",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weight1_o4(2),
      ADR2 => t_weight1_o3(2),
      ADR3 => t_weight1_o2(2),
      ADR4 => '1',
      O => t_weight1_ADDERTREE_INTERNAL_Madd12_pack_7
    );
  t_weight1_ADDERTREE_INTERNAL_Madd_11_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X2Y15"
    )
    port map (
      DI => t_weight1_ADDERTREE_INTERNAL_Madd_11,
      O => t_weight1_ADDERTREE_INTERNAL_Madd_11_0,
      SRI => '0'
    );
  t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y15",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weight1_o4(1),
      ADR2 => t_weight1_o3(1),
      ADR3 => t_weight1_o2(1),
      ADR4 => t_weight1_ADDERTREE_INTERNAL_Madd1_15616,
      ADR5 => '1',
      O => t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_1_1663
    );
  t_weight1_ADDERTREE_INTERNAL_Madd11 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y15",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weight1_o4(1),
      ADR2 => t_weight1_o3(1),
      ADR3 => t_weight1_o2(1),
      ADR4 => '1',
      O => t_weight1_ADDERTREE_INTERNAL_Madd11_pack_6
    );
  t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y15",
      INIT => X"963C5AF066CCAA00"
    )
    port map (
      ADR0 => t_weightIn1(0),
      ADR1 => t_weightIn1(1),
      ADR2 => t_weightIn1(2),
      ADR3 => mMOut(4),
      ADR4 => mMOut(3),
      ADR5 => mMOut(2),
      O => t_weight1_ADDERTREE_INTERNAL_Madd1_lut(0)
    );
  t_weight1_ADDERTREE_INTERNAL_Madd_51_t_weight1_ADDERTREE_INTERNAL_Madd_51_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight1_ADDERTREE_INTERNAL_Madd_71,
      O => t_weight1_ADDERTREE_INTERNAL_Madd_71_0
    );
  t_weight1_ADDERTREE_INTERNAL_Madd_51_t_weight1_ADDERTREE_INTERNAL_Madd_51_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight1_ADDERTREE_INTERNAL_Madd_61,
      O => t_weight1_ADDERTREE_INTERNAL_Madd_61_0
    );
  t_weight1_ADDERTREE_INTERNAL_Madd_51_t_weight1_ADDERTREE_INTERNAL_Madd_51_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight1_ADDERTREE_INTERNAL_Madd15_pack_8,
      O => t_weight1_ADDERTREE_INTERNAL_Madd15_15638
    );
  t_weight1_ADDERTREE_INTERNAL_Madd_51_t_weight1_ADDERTREE_INTERNAL_Madd_51_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight1_ADDERTREE_INTERNAL_Madd14_pack_7,
      O => t_weight1_ADDERTREE_INTERNAL_Madd14_15633
    );
  t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_7 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y16",
      INIT => X"0FFFF000F000F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => t_weight1_o4(6),
      ADR3 => t_weight1_o3(6),
      ADR4 => t_weightIn1(7),
      ADR5 => mMOut(4),
      O => t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_7_1681
    );
  t_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y16"
    )
    port map (
      CI => t_weight1_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_t_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_t_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_t_weight1_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => t_weight1_ADDERTREE_INTERNAL_Madd15_15638,
      DI(1) => t_weight1_ADDERTREE_INTERNAL_Madd14_15633,
      DI(0) => t_weight1_ADDERTREE_INTERNAL_Madd13_0,
      O(3) => t_weight1_ADDERTREE_INTERNAL_Madd_71,
      O(2) => t_weight1_ADDERTREE_INTERNAL_Madd_61,
      O(1) => t_weight1_ADDERTREE_INTERNAL_Madd_51,
      O(0) => t_weight1_ADDERTREE_INTERNAL_Madd_41,
      S(3) => t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_7_1681,
      S(2) => t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_6_1694,
      S(1) => t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_5_1700,
      S(0) => t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_4_1708
    );
  t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_6 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y16",
      INIT => X"FF0000FF00FFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => t_weight1_o4(6),
      ADR4 => t_weight1_o3(6),
      ADR5 => t_weight1_ADDERTREE_INTERNAL_Madd15_15638,
      O => t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_6_1694
    );
  t_weight1_ADDERTREE_INTERNAL_Madd_51_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X2Y16"
    )
    port map (
      DI => t_weight1_ADDERTREE_INTERNAL_Madd_51,
      O => t_weight1_ADDERTREE_INTERNAL_Madd_51_0,
      SRI => '0'
    );
  t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_5 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y16",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weight1_o4(5),
      ADR2 => t_weight1_o3(5),
      ADR3 => t_weight1_o2(5),
      ADR4 => t_weight1_ADDERTREE_INTERNAL_Madd14_15633,
      ADR5 => '1',
      O => t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_5_1700
    );
  t_weight1_ADDERTREE_INTERNAL_Madd15 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y16",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weight1_o4(5),
      ADR2 => t_weight1_o3(5),
      ADR3 => t_weight1_o2(5),
      ADR4 => '1',
      O => t_weight1_ADDERTREE_INTERNAL_Madd15_pack_8
    );
  t_weight1_ADDERTREE_INTERNAL_Madd_41_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X2Y16"
    )
    port map (
      DI => t_weight1_ADDERTREE_INTERNAL_Madd_41,
      O => t_weight1_ADDERTREE_INTERNAL_Madd_41_0,
      SRI => '0'
    );
  t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_4 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y16",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weight1_o4(4),
      ADR2 => t_weight1_o3(4),
      ADR3 => t_weight1_o2(4),
      ADR4 => t_weight1_ADDERTREE_INTERNAL_Madd13_0,
      ADR5 => '1',
      O => t_weight1_ADDERTREE_INTERNAL_Madd1_lut_0_4_1708
    );
  t_weight1_ADDERTREE_INTERNAL_Madd14 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y16",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weight1_o4(4),
      ADR2 => t_weight1_o3(4),
      ADR3 => t_weight1_o2(4),
      ADR4 => '1',
      O => t_weight1_ADDERTREE_INTERNAL_Madd14_pack_7
    );
  t_weight2_ADDERTREE_INTERNAL_Madd_31_t_weight2_ADDERTREE_INTERNAL_Madd_31_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight2_ADDERTREE_INTERNAL_Madd13_1720,
      O => t_weight2_ADDERTREE_INTERNAL_Madd13_0
    );
  t_weight2_ADDERTREE_INTERNAL_Madd_31_t_weight2_ADDERTREE_INTERNAL_Madd_31_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight2_ADDERTREE_INTERNAL_Madd12_pack_7,
      O => t_weight2_ADDERTREE_INTERNAL_Madd12_15657
    );
  t_weight2_ADDERTREE_INTERNAL_Madd_31_t_weight2_ADDERTREE_INTERNAL_Madd_31_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight2_ADDERTREE_INTERNAL_Madd11_pack_6,
      O => t_weight2_ADDERTREE_INTERNAL_Madd11_15652
    );
  t_weight2_ADDERTREE_INTERNAL_Madd_31_t_weight2_ADDERTREE_INTERNAL_Madd_31_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight2_ADDERTREE_INTERNAL_Madd_01,
      O => t_weight2_ADDERTREE_INTERNAL_Madd_01_0
    );
  t_weight2_ADDERTREE_INTERNAL_Madd_31_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X8Y28"
    )
    port map (
      DI => t_weight2_ADDERTREE_INTERNAL_Madd_31,
      O => t_weight2_ADDERTREE_INTERNAL_Madd_31_0,
      SRI => '0'
    );
  t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_3 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y28",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weight2_o4(3),
      ADR2 => t_weight2_o3(3),
      ADR3 => t_weight2_o2(3),
      ADR4 => t_weight2_ADDERTREE_INTERNAL_Madd12_15657,
      ADR5 => '1',
      O => t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_3_1719
    );
  t_weight2_ADDERTREE_INTERNAL_Madd13 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y28",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weight2_o4(3),
      ADR2 => t_weight2_o3(3),
      ADR3 => t_weight2_o2(3),
      ADR4 => '1',
      O => t_weight2_ADDERTREE_INTERNAL_Madd13_1720
    );
  ProtoComp25_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X8Y28"
    )
    port map (
      O => ProtoComp25_CYINITGND_0
    );
  t_weight2_ADDERTREE_INTERNAL_Madd_21_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X8Y28"
    )
    port map (
      DI => t_weight2_ADDERTREE_INTERNAL_Madd_21,
      O => t_weight2_ADDERTREE_INTERNAL_Madd_21_0,
      SRI => '0'
    );
  t_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y28"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp25_CYINITGND_0,
      CO(3) => t_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CO(2) => NLW_t_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => t_weight2_ADDERTREE_INTERNAL_Madd12_15657,
      DI(2) => t_weight2_ADDERTREE_INTERNAL_Madd11_15652,
      DI(1) => t_weight2_ADDERTREE_INTERNAL_Madd1_15651,
      DI(0) => '0',
      O(3) => t_weight2_ADDERTREE_INTERNAL_Madd_31,
      O(2) => t_weight2_ADDERTREE_INTERNAL_Madd_21,
      O(1) => t_weight2_ADDERTREE_INTERNAL_Madd_11,
      O(0) => t_weight2_ADDERTREE_INTERNAL_Madd_01,
      S(3) => t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_3_1719,
      S(2) => t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_2_1735,
      S(1) => t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_1_1743,
      S(0) => t_weight2_ADDERTREE_INTERNAL_Madd1_lut(0)
    );
  t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_2 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y28",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weight2_o4(2),
      ADR2 => t_weight2_o3(2),
      ADR3 => t_weight2_o2(2),
      ADR4 => t_weight2_ADDERTREE_INTERNAL_Madd11_15652,
      ADR5 => '1',
      O => t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_2_1735
    );
  t_weight2_ADDERTREE_INTERNAL_Madd12 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y28",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weight2_o4(2),
      ADR2 => t_weight2_o3(2),
      ADR3 => t_weight2_o2(2),
      ADR4 => '1',
      O => t_weight2_ADDERTREE_INTERNAL_Madd12_pack_7
    );
  t_weight2_ADDERTREE_INTERNAL_Madd_11_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X8Y28"
    )
    port map (
      DI => t_weight2_ADDERTREE_INTERNAL_Madd_11,
      O => t_weight2_ADDERTREE_INTERNAL_Madd_11_0,
      SRI => '0'
    );
  t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y28",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weight2_o4(1),
      ADR2 => t_weight2_o3(1),
      ADR3 => t_weight2_o2(1),
      ADR4 => t_weight2_ADDERTREE_INTERNAL_Madd1_15651,
      ADR5 => '1',
      O => t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_1_1743
    );
  t_weight2_ADDERTREE_INTERNAL_Madd11 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y28",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weight2_o4(1),
      ADR2 => t_weight2_o3(1),
      ADR3 => t_weight2_o2(1),
      ADR4 => '1',
      O => t_weight2_ADDERTREE_INTERNAL_Madd11_pack_6
    );
  t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y28",
      INIT => X"96663CCC5AAAF000"
    )
    port map (
      ADR0 => t_weightIn2(1),
      ADR1 => t_weightIn2(2),
      ADR2 => t_weightIn2(0),
      ADR3 => mROut(4),
      ADR4 => mROut(3),
      ADR5 => mROut(2),
      O => t_weight2_ADDERTREE_INTERNAL_Madd1_lut(0)
    );
  t_weight2_ADDERTREE_INTERNAL_Madd_51_t_weight2_ADDERTREE_INTERNAL_Madd_51_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight2_ADDERTREE_INTERNAL_Madd_71,
      O => t_weight2_ADDERTREE_INTERNAL_Madd_71_0
    );
  t_weight2_ADDERTREE_INTERNAL_Madd_51_t_weight2_ADDERTREE_INTERNAL_Madd_51_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight2_ADDERTREE_INTERNAL_Madd_61,
      O => t_weight2_ADDERTREE_INTERNAL_Madd_61_0
    );
  t_weight2_ADDERTREE_INTERNAL_Madd_51_t_weight2_ADDERTREE_INTERNAL_Madd_51_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight2_ADDERTREE_INTERNAL_Madd15_pack_8,
      O => t_weight2_ADDERTREE_INTERNAL_Madd15_15673
    );
  t_weight2_ADDERTREE_INTERNAL_Madd_51_t_weight2_ADDERTREE_INTERNAL_Madd_51_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight2_ADDERTREE_INTERNAL_Madd14_pack_7,
      O => t_weight2_ADDERTREE_INTERNAL_Madd14_15668
    );
  t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_7 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y29",
      INIT => X"0FFFF000F000F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => t_weight2_o4(6),
      ADR3 => t_weight2_o3(6),
      ADR4 => t_weightIn2(7),
      ADR5 => mROut(4),
      O => t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_7_1761
    );
  t_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y29"
    )
    port map (
      CI => t_weight2_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_t_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_t_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_t_weight2_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => t_weight2_ADDERTREE_INTERNAL_Madd15_15673,
      DI(1) => t_weight2_ADDERTREE_INTERNAL_Madd14_15668,
      DI(0) => t_weight2_ADDERTREE_INTERNAL_Madd13_0,
      O(3) => t_weight2_ADDERTREE_INTERNAL_Madd_71,
      O(2) => t_weight2_ADDERTREE_INTERNAL_Madd_61,
      O(1) => t_weight2_ADDERTREE_INTERNAL_Madd_51,
      O(0) => t_weight2_ADDERTREE_INTERNAL_Madd_41,
      S(3) => t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_7_1761,
      S(2) => t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_6_1774,
      S(1) => t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_5_1780,
      S(0) => t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_4_1788
    );
  t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_6 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y29",
      INIT => X"FF0000FF00FFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => t_weight2_o4(6),
      ADR4 => t_weight2_o3(6),
      ADR5 => t_weight2_ADDERTREE_INTERNAL_Madd15_15673,
      O => t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_6_1774
    );
  t_weight2_ADDERTREE_INTERNAL_Madd_51_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X8Y29"
    )
    port map (
      DI => t_weight2_ADDERTREE_INTERNAL_Madd_51,
      O => t_weight2_ADDERTREE_INTERNAL_Madd_51_0,
      SRI => '0'
    );
  t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_5 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y29",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weight2_o4(5),
      ADR2 => t_weight2_o3(5),
      ADR3 => t_weight2_o2(5),
      ADR4 => t_weight2_ADDERTREE_INTERNAL_Madd14_15668,
      ADR5 => '1',
      O => t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_5_1780
    );
  t_weight2_ADDERTREE_INTERNAL_Madd15 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y29",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weight2_o4(5),
      ADR2 => t_weight2_o3(5),
      ADR3 => t_weight2_o2(5),
      ADR4 => '1',
      O => t_weight2_ADDERTREE_INTERNAL_Madd15_pack_8
    );
  t_weight2_ADDERTREE_INTERNAL_Madd_41_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X8Y29"
    )
    port map (
      DI => t_weight2_ADDERTREE_INTERNAL_Madd_41,
      O => t_weight2_ADDERTREE_INTERNAL_Madd_41_0,
      SRI => '0'
    );
  t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_4 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y29",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weight2_o4(4),
      ADR2 => t_weight2_o3(4),
      ADR3 => t_weight2_o2(4),
      ADR4 => t_weight2_ADDERTREE_INTERNAL_Madd13_0,
      ADR5 => '1',
      O => t_weight2_ADDERTREE_INTERNAL_Madd1_lut_0_4_1788
    );
  t_weight2_ADDERTREE_INTERNAL_Madd14 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y29",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weight2_o4(4),
      ADR2 => t_weight2_o3(4),
      ADR3 => t_weight2_o2(4),
      ADR4 => '1',
      O => t_weight2_ADDERTREE_INTERNAL_Madd14_pack_7
    );
  t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight3_ADDERTREE_INTERNAL_Madd_31,
      O => t_weight3_ADDERTREE_INTERNAL_Madd_31_0
    );
  t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight3_ADDERTREE_INTERNAL_Madd_21,
      O => t_weight3_ADDERTREE_INTERNAL_Madd_21_0
    );
  t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight3_ADDERTREE_INTERNAL_Madd_11,
      O => t_weight3_ADDERTREE_INTERNAL_Madd_11_0
    );
  t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_3_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y22",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_3_D6LUT_O_UNCONNECTED
    );
  t_weight3_ADDERTREE_INTERNAL_Madd12_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y22",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight3_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED
    );
  ProtoComp19_CYINITGND_18 : X_ZERO
    generic map(
      LOC => "SLICE_X0Y22"
    )
    port map (
      O => t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0
    );
  t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y22"
    )
    port map (
      CI => '0',
      CYINIT => t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0,
      CO(3) => t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CO(2) => NLW_t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => t_weight3_ADDERTREE_INTERNAL_Madd_31,
      O(2) => t_weight3_ADDERTREE_INTERNAL_Madd_21,
      O(1) => t_weight3_ADDERTREE_INTERNAL_Madd_11,
      O(0) => NLW_t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y22",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_2_C6LUT_O_UNCONNECTED
    );
  t_weight3_ADDERTREE_INTERNAL_Madd11_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y22",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight3_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED
    );
  t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_1_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y22",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_1_B6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1073_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y22",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1073_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1076_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y22",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1076_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1074_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y22",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1074_A5LUT_O_UNCONNECTED
    );
  t_weight3_ADDERTREE_INTERNAL_Madd_71_t_weight3_ADDERTREE_INTERNAL_Madd_71_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight3_ADDERTREE_INTERNAL_Madd_71,
      O => t_weight3_ADDERTREE_INTERNAL_Madd_71_0
    );
  t_weight3_ADDERTREE_INTERNAL_Madd_71_t_weight3_ADDERTREE_INTERNAL_Madd_71_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight3_ADDERTREE_INTERNAL_Madd_61,
      O => t_weight3_ADDERTREE_INTERNAL_Madd_61_0
    );
  t_weight3_ADDERTREE_INTERNAL_Madd_71_t_weight3_ADDERTREE_INTERNAL_Madd_71_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight3_ADDERTREE_INTERNAL_Madd_51,
      O => t_weight3_ADDERTREE_INTERNAL_Madd_51_0
    );
  t_weight3_ADDERTREE_INTERNAL_Madd_71_t_weight3_ADDERTREE_INTERNAL_Madd_71_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight3_ADDERTREE_INTERNAL_Madd_41,
      O => t_weight3_ADDERTREE_INTERNAL_Madd_41_0
    );
  t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y23",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED
    );
  t_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y23"
    )
    port map (
      CI => t_weight3_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_t_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_t_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_t_weight3_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => t_weight3_ADDERTREE_INTERNAL_Madd_71,
      O(2) => t_weight3_ADDERTREE_INTERNAL_Madd_61,
      O(1) => t_weight3_ADDERTREE_INTERNAL_Madd_51,
      O(0) => t_weight3_ADDERTREE_INTERNAL_Madd_41,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_6_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y23",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_6_C6LUT_O_UNCONNECTED
    );
  t_weight3_ADDERTREE_INTERNAL_Madd15_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y23",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight3_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED
    );
  t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_5_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y23",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_5_B6LUT_O_UNCONNECTED
    );
  t_weight3_ADDERTREE_INTERNAL_Madd14_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y23",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight3_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED
    );
  t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_4_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y23",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weight3_ADDERTREE_INTERNAL_Madd1_lut_0_4_A6LUT_O_UNCONNECTED
    );
  t_weight3_ADDERTREE_INTERNAL_Madd13_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y23",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight3_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED
    );
  t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight4_ADDERTREE_INTERNAL_Madd_31,
      O => t_weight4_ADDERTREE_INTERNAL_Madd_31_0
    );
  t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight4_ADDERTREE_INTERNAL_Madd_21,
      O => t_weight4_ADDERTREE_INTERNAL_Madd_21_0
    );
  t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight4_ADDERTREE_INTERNAL_Madd_11,
      O => t_weight4_ADDERTREE_INTERNAL_Madd_11_0
    );
  t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_3_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y10",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_3_D6LUT_O_UNCONNECTED
    );
  t_weight4_ADDERTREE_INTERNAL_Madd12_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y10",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight4_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED
    );
  ProtoComp19_CYINITGND_19 : X_ZERO
    generic map(
      LOC => "SLICE_X0Y10"
    )
    port map (
      O => t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0
    );
  t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y10"
    )
    port map (
      CI => '0',
      CYINIT => t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0,
      CO(3) => t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CO(2) => NLW_t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => t_weight4_ADDERTREE_INTERNAL_Madd_31,
      O(2) => t_weight4_ADDERTREE_INTERNAL_Madd_21,
      O(1) => t_weight4_ADDERTREE_INTERNAL_Madd_11,
      O(0) => NLW_t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y10",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_2_C6LUT_O_UNCONNECTED
    );
  t_weight4_ADDERTREE_INTERNAL_Madd11_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y10",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight4_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED
    );
  t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_1_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y10",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_1_B6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1065_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y10",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1065_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1068_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y10",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1068_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1066_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y10",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1066_A5LUT_O_UNCONNECTED
    );
  t_weight4_ADDERTREE_INTERNAL_Madd_71_t_weight4_ADDERTREE_INTERNAL_Madd_71_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight4_ADDERTREE_INTERNAL_Madd_71,
      O => t_weight4_ADDERTREE_INTERNAL_Madd_71_0
    );
  t_weight4_ADDERTREE_INTERNAL_Madd_71_t_weight4_ADDERTREE_INTERNAL_Madd_71_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight4_ADDERTREE_INTERNAL_Madd_61,
      O => t_weight4_ADDERTREE_INTERNAL_Madd_61_0
    );
  t_weight4_ADDERTREE_INTERNAL_Madd_71_t_weight4_ADDERTREE_INTERNAL_Madd_71_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight4_ADDERTREE_INTERNAL_Madd_51,
      O => t_weight4_ADDERTREE_INTERNAL_Madd_51_0
    );
  t_weight4_ADDERTREE_INTERNAL_Madd_71_t_weight4_ADDERTREE_INTERNAL_Madd_71_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight4_ADDERTREE_INTERNAL_Madd_41,
      O => t_weight4_ADDERTREE_INTERNAL_Madd_41_0
    );
  t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y11",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED
    );
  t_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y11"
    )
    port map (
      CI => t_weight4_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_t_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_t_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_t_weight4_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => t_weight4_ADDERTREE_INTERNAL_Madd_71,
      O(2) => t_weight4_ADDERTREE_INTERNAL_Madd_61,
      O(1) => t_weight4_ADDERTREE_INTERNAL_Madd_51,
      O(0) => t_weight4_ADDERTREE_INTERNAL_Madd_41,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_6_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y11",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_6_C6LUT_O_UNCONNECTED
    );
  t_weight4_ADDERTREE_INTERNAL_Madd15_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y11",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight4_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED
    );
  t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_5_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y11",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_5_B6LUT_O_UNCONNECTED
    );
  t_weight4_ADDERTREE_INTERNAL_Madd14_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y11",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight4_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED
    );
  t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_4_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y11",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weight4_ADDERTREE_INTERNAL_Madd1_lut_0_4_A6LUT_O_UNCONNECTED
    );
  t_weight4_ADDERTREE_INTERNAL_Madd13_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y11",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight4_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED
    );
  t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight5_ADDERTREE_INTERNAL_Madd_31,
      O => t_weight5_ADDERTREE_INTERNAL_Madd_31_0
    );
  t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight5_ADDERTREE_INTERNAL_Madd_21,
      O => t_weight5_ADDERTREE_INTERNAL_Madd_21_0
    );
  t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight5_ADDERTREE_INTERNAL_Madd_11,
      O => t_weight5_ADDERTREE_INTERNAL_Madd_11_0
    );
  t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_3_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X2Y10",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_3_D6LUT_O_UNCONNECTED
    );
  t_weight5_ADDERTREE_INTERNAL_Madd12_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y10",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight5_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED
    );
  ProtoComp19_CYINITGND_20 : X_ZERO
    generic map(
      LOC => "SLICE_X2Y10"
    )
    port map (
      O => t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0
    );
  t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y10"
    )
    port map (
      CI => '0',
      CYINIT => t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0,
      CO(3) => t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CO(2) => NLW_t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => t_weight5_ADDERTREE_INTERNAL_Madd_31,
      O(2) => t_weight5_ADDERTREE_INTERNAL_Madd_21,
      O(1) => t_weight5_ADDERTREE_INTERNAL_Madd_11,
      O(0) => NLW_t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X2Y10",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_2_C6LUT_O_UNCONNECTED
    );
  t_weight5_ADDERTREE_INTERNAL_Madd11_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y10",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight5_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED
    );
  t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_1_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X2Y10",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_1_B6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1057_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y10",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1057_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1060_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X2Y10",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1060_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1058_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y10",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1058_A5LUT_O_UNCONNECTED
    );
  t_weight5_ADDERTREE_INTERNAL_Madd_71_t_weight5_ADDERTREE_INTERNAL_Madd_71_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight5_ADDERTREE_INTERNAL_Madd_71,
      O => t_weight5_ADDERTREE_INTERNAL_Madd_71_0
    );
  t_weight5_ADDERTREE_INTERNAL_Madd_71_t_weight5_ADDERTREE_INTERNAL_Madd_71_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight5_ADDERTREE_INTERNAL_Madd_61,
      O => t_weight5_ADDERTREE_INTERNAL_Madd_61_0
    );
  t_weight5_ADDERTREE_INTERNAL_Madd_71_t_weight5_ADDERTREE_INTERNAL_Madd_71_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight5_ADDERTREE_INTERNAL_Madd_51,
      O => t_weight5_ADDERTREE_INTERNAL_Madd_51_0
    );
  t_weight5_ADDERTREE_INTERNAL_Madd_71_t_weight5_ADDERTREE_INTERNAL_Madd_71_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight5_ADDERTREE_INTERNAL_Madd_41,
      O => t_weight5_ADDERTREE_INTERNAL_Madd_41_0
    );
  t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X2Y11",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED
    );
  t_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y11"
    )
    port map (
      CI => t_weight5_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_t_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_t_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_t_weight5_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => t_weight5_ADDERTREE_INTERNAL_Madd_71,
      O(2) => t_weight5_ADDERTREE_INTERNAL_Madd_61,
      O(1) => t_weight5_ADDERTREE_INTERNAL_Madd_51,
      O(0) => t_weight5_ADDERTREE_INTERNAL_Madd_41,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_6_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X2Y11",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_6_C6LUT_O_UNCONNECTED
    );
  t_weight5_ADDERTREE_INTERNAL_Madd15_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y11",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight5_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED
    );
  t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_5_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X2Y11",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_5_B6LUT_O_UNCONNECTED
    );
  t_weight5_ADDERTREE_INTERNAL_Madd14_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y11",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight5_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED
    );
  t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_4_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X2Y11",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weight5_ADDERTREE_INTERNAL_Madd1_lut_0_4_A6LUT_O_UNCONNECTED
    );
  t_weight5_ADDERTREE_INTERNAL_Madd13_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y11",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight5_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED
    );
  t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight6_ADDERTREE_INTERNAL_Madd_31,
      O => t_weight6_ADDERTREE_INTERNAL_Madd_31_0
    );
  t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight6_ADDERTREE_INTERNAL_Madd_21,
      O => t_weight6_ADDERTREE_INTERNAL_Madd_21_0
    );
  t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight6_ADDERTREE_INTERNAL_Madd_11,
      O => t_weight6_ADDERTREE_INTERNAL_Madd_11_0
    );
  t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_3_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y19",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_3_D6LUT_O_UNCONNECTED
    );
  t_weight6_ADDERTREE_INTERNAL_Madd12_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y19",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight6_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED
    );
  ProtoComp19_CYINITGND_21 : X_ZERO
    generic map(
      LOC => "SLICE_X0Y19"
    )
    port map (
      O => t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0
    );
  t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y19"
    )
    port map (
      CI => '0',
      CYINIT => t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0,
      CO(3) => t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CO(2) => NLW_t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => t_weight6_ADDERTREE_INTERNAL_Madd_31,
      O(2) => t_weight6_ADDERTREE_INTERNAL_Madd_21,
      O(1) => t_weight6_ADDERTREE_INTERNAL_Madd_11,
      O(0) => NLW_t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y19",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_2_C6LUT_O_UNCONNECTED
    );
  t_weight6_ADDERTREE_INTERNAL_Madd11_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y19",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight6_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED
    );
  t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_1_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y19",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_1_B6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1049_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y19",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1049_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1052_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y19",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1052_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1050_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y19",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1050_A5LUT_O_UNCONNECTED
    );
  t_weight6_ADDERTREE_INTERNAL_Madd_71_t_weight6_ADDERTREE_INTERNAL_Madd_71_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight6_ADDERTREE_INTERNAL_Madd_71,
      O => t_weight6_ADDERTREE_INTERNAL_Madd_71_0
    );
  t_weight6_ADDERTREE_INTERNAL_Madd_71_t_weight6_ADDERTREE_INTERNAL_Madd_71_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight6_ADDERTREE_INTERNAL_Madd_61,
      O => t_weight6_ADDERTREE_INTERNAL_Madd_61_0
    );
  t_weight6_ADDERTREE_INTERNAL_Madd_71_t_weight6_ADDERTREE_INTERNAL_Madd_71_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight6_ADDERTREE_INTERNAL_Madd_51,
      O => t_weight6_ADDERTREE_INTERNAL_Madd_51_0
    );
  t_weight6_ADDERTREE_INTERNAL_Madd_71_t_weight6_ADDERTREE_INTERNAL_Madd_71_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight6_ADDERTREE_INTERNAL_Madd_41,
      O => t_weight6_ADDERTREE_INTERNAL_Madd_41_0
    );
  t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y20",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED
    );
  t_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y20"
    )
    port map (
      CI => t_weight6_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_t_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_t_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_t_weight6_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => t_weight6_ADDERTREE_INTERNAL_Madd_71,
      O(2) => t_weight6_ADDERTREE_INTERNAL_Madd_61,
      O(1) => t_weight6_ADDERTREE_INTERNAL_Madd_51,
      O(0) => t_weight6_ADDERTREE_INTERNAL_Madd_41,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_6_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y20",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_6_C6LUT_O_UNCONNECTED
    );
  t_weight6_ADDERTREE_INTERNAL_Madd15_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y20",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight6_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED
    );
  t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_5_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y20",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_5_B6LUT_O_UNCONNECTED
    );
  t_weight6_ADDERTREE_INTERNAL_Madd14_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y20",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight6_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED
    );
  t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_4_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y20",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weight6_ADDERTREE_INTERNAL_Madd1_lut_0_4_A6LUT_O_UNCONNECTED
    );
  t_weight6_ADDERTREE_INTERNAL_Madd13_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y20",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight6_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED
    );
  t_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_t_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight7_ADDERTREE_INTERNAL_Madd_31,
      O => t_weight7_ADDERTREE_INTERNAL_Madd_31_0
    );
  t_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_t_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight7_ADDERTREE_INTERNAL_Madd_21,
      O => t_weight7_ADDERTREE_INTERNAL_Madd_21_0
    );
  t_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_t_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight7_ADDERTREE_INTERNAL_Madd_11,
      O => t_weight7_ADDERTREE_INTERNAL_Madd_11_0
    );
  t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_3_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X10Y15",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_3_D6LUT_O_UNCONNECTED
    );
  t_weight7_ADDERTREE_INTERNAL_Madd12_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y15",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight7_ADDERTREE_INTERNAL_Madd12_D5LUT_O_UNCONNECTED
    );
  ProtoComp19_CYINITGND_22 : X_ZERO
    generic map(
      LOC => "SLICE_X10Y15"
    )
    port map (
      O => t_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0
    );
  t_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X10Y15"
    )
    port map (
      CI => '0',
      CYINIT => t_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3_ProtoComp19_CYINITGND_0,
      CO(3) => t_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CO(2) => NLW_t_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => t_weight7_ADDERTREE_INTERNAL_Madd_31,
      O(2) => t_weight7_ADDERTREE_INTERNAL_Madd_21,
      O(1) => t_weight7_ADDERTREE_INTERNAL_Madd_11,
      O(0) => NLW_t_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_2_O_0_UNCONNECTED,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_2_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X10Y15",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_2_C6LUT_O_UNCONNECTED
    );
  t_weight7_ADDERTREE_INTERNAL_Madd11_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y15",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight7_ADDERTREE_INTERNAL_Madd11_C5LUT_O_UNCONNECTED
    );
  t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_1_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X10Y15",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_1_B6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1041_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y15",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1041_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1044_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X10Y15",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1044_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1042_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y15",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1042_A5LUT_O_UNCONNECTED
    );
  t_weight7_ADDERTREE_INTERNAL_Madd_71_t_weight7_ADDERTREE_INTERNAL_Madd_71_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight7_ADDERTREE_INTERNAL_Madd_71,
      O => t_weight7_ADDERTREE_INTERNAL_Madd_71_0
    );
  t_weight7_ADDERTREE_INTERNAL_Madd_71_t_weight7_ADDERTREE_INTERNAL_Madd_71_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight7_ADDERTREE_INTERNAL_Madd_61,
      O => t_weight7_ADDERTREE_INTERNAL_Madd_61_0
    );
  t_weight7_ADDERTREE_INTERNAL_Madd_71_t_weight7_ADDERTREE_INTERNAL_Madd_71_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight7_ADDERTREE_INTERNAL_Madd_51,
      O => t_weight7_ADDERTREE_INTERNAL_Madd_51_0
    );
  t_weight7_ADDERTREE_INTERNAL_Madd_71_t_weight7_ADDERTREE_INTERNAL_Madd_71_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight7_ADDERTREE_INTERNAL_Madd_41,
      O => t_weight7_ADDERTREE_INTERNAL_Madd_41_0
    );
  t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X10Y16",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_7_D6LUT_O_UNCONNECTED
    );
  t_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X10Y16"
    )
    port map (
      CI => t_weight7_ADDERTREE_INTERNAL_Madd1_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_t_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_t_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_t_weight7_ADDERTREE_INTERNAL_Madd1_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => t_weight7_ADDERTREE_INTERNAL_Madd_71,
      O(2) => t_weight7_ADDERTREE_INTERNAL_Madd_61,
      O(1) => t_weight7_ADDERTREE_INTERNAL_Madd_51,
      O(0) => t_weight7_ADDERTREE_INTERNAL_Madd_41,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => '0'
    );
  t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_6_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X10Y16",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_6_C6LUT_O_UNCONNECTED
    );
  t_weight7_ADDERTREE_INTERNAL_Madd15_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y16",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight7_ADDERTREE_INTERNAL_Madd15_C5LUT_O_UNCONNECTED
    );
  t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_5_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X10Y16",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_5_B6LUT_O_UNCONNECTED
    );
  t_weight7_ADDERTREE_INTERNAL_Madd14_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y16",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight7_ADDERTREE_INTERNAL_Madd14_B5LUT_O_UNCONNECTED
    );
  t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_4_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X10Y16",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weight7_ADDERTREE_INTERNAL_Madd1_lut_0_4_A6LUT_O_UNCONNECTED
    );
  t_weight7_ADDERTREE_INTERNAL_Madd13_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y16",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight7_ADDERTREE_INTERNAL_Madd13_A5LUT_O_UNCONNECTED
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_multRes(6),
      O => mR_weightUpdateMod1_multAll_multRes_6_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_multRes(5),
      O => mR_weightUpdateMod1_multAll_multRes_5_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_fullProd(0),
      O => mR_weightUpdateMod1_fullProd_0_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y35",
      INIT => X"C03FFFFF3FC00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weightUpdateMod1_multL_multRes_11_0,
      ADR2 => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR3 => mR_weightUpdateMod1_multL_multRes_10_0,
      ADR4 => mR_weightUpdateMod1_multR_multRes_4_0,
      ADR5 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_66_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(6)
    );
  ProtoComp26_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X20Y35"
    )
    port map (
      O => ProtoComp26_CYINITGND_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y35"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp26_CYINITGND_0,
      CO(3) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_Q_15723,
      CO(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_CO_0_UNCONNECTED,
      DI(3) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_66_0,
      DI(2) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_56_0,
      DI(1) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_46_0,
      DI(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_36_0,
      O(3) => mR_weightUpdateMod1_multAll_multRes(6),
      O(2) => mR_weightUpdateMod1_multAll_multRes(5),
      O(1) => mR_weightUpdateMod1_fullProd(0),
      O(0) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_O_0_UNCONNECTED,
      S(3) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(6),
      S(2) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(5),
      S(1) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(4),
      S(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(3)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y35",
      INIT => X"C03FFFFF3FC00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weightUpdateMod1_multL_multRes_11_0,
      ADR2 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12,
      ADR3 => mR_weightUpdateMod1_multL_multRes_9_0,
      ADR4 => mR_weightUpdateMod1_multR_multRes_4_0,
      ADR5 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_56_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(5)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y35",
      INIT => X"E10FFFFF1EF00000"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multL_multRes_6_0,
      ADR1 => mR_weightUpdateMod1_multL_multRes_7_0,
      ADR2 => mR_weightUpdateMod1_multL_multRes_8_0,
      ADR3 => mR_weightUpdateMod1_multL_multRes_11_0,
      ADR4 => mR_weightUpdateMod1_multR_multRes_4_0,
      ADR5 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_46_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(4)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y35",
      INIT => X"C03FFFFF3FC00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weightUpdateMod1_multL_multRes_6_0,
      ADR2 => mR_weightUpdateMod1_multL_multRes_11_0,
      ADR3 => mR_weightUpdateMod1_multL_multRes_7_0,
      ADR4 => mR_weightUpdateMod1_multR_multRes_4_0,
      ADR5 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_36_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(3)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_multRes(10),
      O => mR_weightUpdateMod1_multAll_multRes_10_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_multRes(9),
      O => mR_weightUpdateMod1_multAll_multRes_9_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_multRes(8),
      O => mR_weightUpdateMod1_multAll_multRes_8_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_multRes(7),
      O => mR_weightUpdateMod1_multAll_multRes_7_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y36",
      INIT => X"C03FFFFF3FC00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weightUpdateMod1_multL_multRes_11_0,
      ADR2 => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR3 => mR_weightUpdateMod1_multL_multRes_10_0,
      ADR4 => mR_weightUpdateMod1_multAll_posIn2_4_Q,
      ADR5 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_106_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(10)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y36"
    )
    port map (
      CI => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_Q_15723,
      CYINIT => '0',
      CO(3) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_Q_15730,
      CO(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_CO_0_UNCONNECTED,
      DI(3) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_106_0,
      DI(2) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_96_0,
      DI(1) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_86_0,
      DI(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_76_0,
      O(3) => mR_weightUpdateMod1_multAll_multRes(10),
      O(2) => mR_weightUpdateMod1_multAll_multRes(9),
      O(1) => mR_weightUpdateMod1_multAll_multRes(8),
      O(0) => mR_weightUpdateMod1_multAll_multRes(7),
      S(3) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(10),
      S(2) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(9),
      S(1) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(8),
      S(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(7)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y36",
      INIT => X"C03FFFFF3FC00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weightUpdateMod1_multL_multRes_11_0,
      ADR2 => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR3 => mR_weightUpdateMod1_multL_multRes_10_0,
      ADR4 => mR_weightUpdateMod1_multAll_posIn2_3_Q,
      ADR5 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_96_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(9)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y36",
      INIT => X"C03FFFFF3FC00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weightUpdateMod1_multL_multRes_11_0,
      ADR2 => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR3 => mR_weightUpdateMod1_multL_multRes_10_0,
      ADR4 => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_1_x_weightUpdateMod1_multAll_posIn2_2_mand,
      ADR5 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_86_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(8)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y36",
      INIT => X"C03FFFFF3FC00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weightUpdateMod1_multL_multRes_11_0,
      ADR2 => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR3 => mR_weightUpdateMod1_multL_multRes_10_0,
      ADR4 => mR_weightUpdateMod1_multAll_posIn2_1_Q,
      ADR5 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_76_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(7)
    );
  mR_weightUpdateMod1_multAll_multRes_11_mR_weightUpdateMod1_multAll_multRes_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_multRes(11),
      O => mR_weightUpdateMod1_multAll_multRes_11_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y37"
    )
    port map (
      CI => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_Q_15730,
      CYINIT => '0',
      CO(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_DI_2_UNCONNECTED,
      DI(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_DI_1_UNCONNECTED,
      DI(0) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_DI_0_UNCONNECTED,
      O(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_O_3_UNCONNECTED,
      O(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_O_2_UNCONNECTED,
      O(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_O_1_UNCONNECTED,
      O(0) => mR_weightUpdateMod1_multAll_multRes(11),
      S(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_S_3_UNCONNECTED,
      S(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_S_2_UNCONNECTED,
      S(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_S_1_UNCONNECTED,
      S(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(11)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y37",
      INIT => X"C03FFFFF3FC00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weightUpdateMod1_multL_multRes_11_0,
      ADR2 => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR3 => mR_weightUpdateMod1_multL_multRes_10_0,
      ADR4 => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_0_x_weightUpdateMod1_multAll_posIn2_5_mand,
      ADR5 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_117_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(11)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_multRes(6),
      O => mR_weightUpdateMod0_multAll_multRes_6_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_multRes(5),
      O => mR_weightUpdateMod0_multAll_multRes_5_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_fullProd(0),
      O => mR_weightUpdateMod0_fullProd_0_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y47",
      INIT => X"C03FFFFF3FC00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weightUpdateMod0_multL_multRes_11_0,
      ADR2 => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR3 => mR_weightUpdateMod0_multL_multRes_10_0,
      ADR4 => mR_weightUpdateMod0_multR_multRes_4_0,
      ADR5 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_66_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(6)
    );
  ProtoComp26_CYINITGND_1 : X_ZERO
    generic map(
      LOC => "SLICE_X22Y47"
    )
    port map (
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_ProtoComp26_CYINITGND_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y47"
    )
    port map (
      CI => '0',
      CYINIT => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_ProtoComp26_CYINITGND_0,
      CO(3) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_Q_15738,
      CO(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_CO_0_UNCONNECTED,
      DI(3) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_66_0,
      DI(2) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_56_0,
      DI(1) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_46_0,
      DI(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_36_0,
      O(3) => mR_weightUpdateMod0_multAll_multRes(6),
      O(2) => mR_weightUpdateMod0_multAll_multRes(5),
      O(1) => mR_weightUpdateMod0_fullProd(0),
      O(0) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_O_0_UNCONNECTED,
      S(3) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(6),
      S(2) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(5),
      S(1) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(4),
      S(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(3)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y47",
      INIT => X"C03FFFFF3FC00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weightUpdateMod0_multL_multRes_11_0,
      ADR2 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd2_xor_8_12,
      ADR3 => mR_weightUpdateMod0_multL_multRes_9_0,
      ADR4 => mR_weightUpdateMod0_multR_multRes_4_0,
      ADR5 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_56_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(5)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y47",
      INIT => X"E10FFFFF1EF00000"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multL_multRes_6_0,
      ADR1 => mR_weightUpdateMod0_multL_multRes_7_0,
      ADR2 => mR_weightUpdateMod0_multL_multRes_8_0,
      ADR3 => mR_weightUpdateMod0_multL_multRes_11_0,
      ADR4 => mR_weightUpdateMod0_multR_multRes_4_0,
      ADR5 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_46_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(4)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y47",
      INIT => X"C03FFFFF3FC00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weightUpdateMod0_multL_multRes_6_0,
      ADR2 => mR_weightUpdateMod0_multL_multRes_11_0,
      ADR3 => mR_weightUpdateMod0_multL_multRes_7_0,
      ADR4 => mR_weightUpdateMod0_multR_multRes_4_0,
      ADR5 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_36_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(3)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_multRes(10),
      O => mR_weightUpdateMod0_multAll_multRes_10_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_multRes(9),
      O => mR_weightUpdateMod0_multAll_multRes_9_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_multRes(8),
      O => mR_weightUpdateMod0_multAll_multRes_8_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_multRes(7),
      O => mR_weightUpdateMod0_multAll_multRes_7_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y48",
      INIT => X"C03FFFFF3FC00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weightUpdateMod0_multL_multRes_11_0,
      ADR2 => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR3 => mR_weightUpdateMod0_multL_multRes_10_0,
      ADR4 => mR_weightUpdateMod0_multAll_posIn2_4_Q,
      ADR5 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_106_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(10)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y48"
    )
    port map (
      CI => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_Q_15738,
      CYINIT => '0',
      CO(3) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_Q_15745,
      CO(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_CO_0_UNCONNECTED,
      DI(3) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_106_0,
      DI(2) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_96_0,
      DI(1) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_86_0,
      DI(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_76_0,
      O(3) => mR_weightUpdateMod0_multAll_multRes(10),
      O(2) => mR_weightUpdateMod0_multAll_multRes(9),
      O(1) => mR_weightUpdateMod0_multAll_multRes(8),
      O(0) => mR_weightUpdateMod0_multAll_multRes(7),
      S(3) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(10),
      S(2) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(9),
      S(1) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(8),
      S(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(7)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y48",
      INIT => X"C03FFFFF3FC00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weightUpdateMod0_multL_multRes_11_0,
      ADR2 => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR3 => mR_weightUpdateMod0_multL_multRes_10_0,
      ADR4 => mR_weightUpdateMod0_multAll_posIn2_3_Q,
      ADR5 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_96_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(9)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y48",
      INIT => X"C03FFFFF3FC00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weightUpdateMod0_multL_multRes_11_0,
      ADR2 => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR3 => mR_weightUpdateMod0_multL_multRes_10_0,
      ADR4 => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_1_x_weightUpdateMod0_multAll_posIn2_2_mand,
      ADR5 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_86_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(8)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y48",
      INIT => X"C03FFFFF3FC00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weightUpdateMod0_multL_multRes_11_0,
      ADR2 => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR3 => mR_weightUpdateMod0_multL_multRes_10_0,
      ADR4 => mR_weightUpdateMod0_multAll_posIn2_1_Q,
      ADR5 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_76_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(7)
    );
  mR_weightUpdateMod0_multAll_multRes_11_mR_weightUpdateMod0_multAll_multRes_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_multRes(11),
      O => mR_weightUpdateMod0_multAll_multRes_11_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y49"
    )
    port map (
      CI => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_Q_15745,
      CYINIT => '0',
      CO(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_DI_2_UNCONNECTED,
      DI(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_DI_1_UNCONNECTED,
      DI(0) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_DI_0_UNCONNECTED,
      O(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_O_3_UNCONNECTED,
      O(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_O_2_UNCONNECTED,
      O(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_O_1_UNCONNECTED,
      O(0) => mR_weightUpdateMod0_multAll_multRes(11),
      S(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_S_3_UNCONNECTED,
      S(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_S_2_UNCONNECTED,
      S(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_S_1_UNCONNECTED,
      S(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(11)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y49",
      INIT => X"C03FFFFF3FC00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weightUpdateMod0_multL_multRes_11_0,
      ADR2 => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR3 => mR_weightUpdateMod0_multL_multRes_10_0,
      ADR4 => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_0_x_weightUpdateMod0_multAll_posIn2_5_mand,
      ADR5 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_117_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(11)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_multRes(6),
      O => mM_weightUpdateMod1_multAll_multRes_6_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_multRes(5),
      O => mM_weightUpdateMod1_multAll_multRes_5_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_fullProd(0),
      O => mM_weightUpdateMod1_fullProd_0_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y3",
      INIT => X"C03FFFFF3FC00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightUpdateMod1_multL_multRes_11_0,
      ADR2 => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR3 => mM_weightUpdateMod1_multL_multRes_10_0,
      ADR4 => mM_weightUpdateMod1_multR_multRes_4_0,
      ADR5 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_66_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(6)
    );
  ProtoComp26_CYINITGND_2 : X_ZERO
    generic map(
      LOC => "SLICE_X20Y3"
    )
    port map (
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_ProtoComp26_CYINITGND_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y3"
    )
    port map (
      CI => '0',
      CYINIT => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_ProtoComp26_CYINITGND_0,
      CO(3) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_Q_15753,
      CO(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_CO_0_UNCONNECTED,
      DI(3) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_66_0,
      DI(2) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_56_0,
      DI(1) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_46_0,
      DI(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_36_0,
      O(3) => mM_weightUpdateMod1_multAll_multRes(6),
      O(2) => mM_weightUpdateMod1_multAll_multRes(5),
      O(1) => mM_weightUpdateMod1_fullProd(0),
      O(0) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_O_0_UNCONNECTED,
      S(3) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(6),
      S(2) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(5),
      S(1) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(4),
      S(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(3)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y3",
      INIT => X"C03FFFFF3FC00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightUpdateMod1_multL_multRes_11_0,
      ADR2 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12,
      ADR3 => mM_weightUpdateMod1_multL_multRes_9_0,
      ADR4 => mM_weightUpdateMod1_multR_multRes_4_0,
      ADR5 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_56_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(5)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y3",
      INIT => X"E10FFFFF1EF00000"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multL_multRes_6_0,
      ADR1 => mM_weightUpdateMod1_multL_multRes_7_0,
      ADR2 => mM_weightUpdateMod1_multL_multRes_8_0,
      ADR3 => mM_weightUpdateMod1_multL_multRes_11_0,
      ADR4 => mM_weightUpdateMod1_multR_multRes_4_0,
      ADR5 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_46_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(4)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y3",
      INIT => X"C03FFFFF3FC00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightUpdateMod1_multL_multRes_6_0,
      ADR2 => mM_weightUpdateMod1_multL_multRes_11_0,
      ADR3 => mM_weightUpdateMod1_multL_multRes_7_0,
      ADR4 => mM_weightUpdateMod1_multR_multRes_4_0,
      ADR5 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_36_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(3)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_multRes(10),
      O => mM_weightUpdateMod1_multAll_multRes_10_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_multRes(9),
      O => mM_weightUpdateMod1_multAll_multRes_9_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_multRes(8),
      O => mM_weightUpdateMod1_multAll_multRes_8_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_multRes(7),
      O => mM_weightUpdateMod1_multAll_multRes_7_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y4",
      INIT => X"C03FFFFF3FC00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightUpdateMod1_multL_multRes_11_0,
      ADR2 => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR3 => mM_weightUpdateMod1_multL_multRes_10_0,
      ADR4 => mM_weightUpdateMod1_multAll_posIn2_4_Q,
      ADR5 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_106_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(10)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y4"
    )
    port map (
      CI => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_Q_15753,
      CYINIT => '0',
      CO(3) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_Q_15760,
      CO(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_CO_0_UNCONNECTED,
      DI(3) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_106_0,
      DI(2) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_96_0,
      DI(1) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_86_0,
      DI(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_76_0,
      O(3) => mM_weightUpdateMod1_multAll_multRes(10),
      O(2) => mM_weightUpdateMod1_multAll_multRes(9),
      O(1) => mM_weightUpdateMod1_multAll_multRes(8),
      O(0) => mM_weightUpdateMod1_multAll_multRes(7),
      S(3) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(10),
      S(2) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(9),
      S(1) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(8),
      S(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(7)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y4",
      INIT => X"C03FFFFF3FC00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightUpdateMod1_multL_multRes_11_0,
      ADR2 => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR3 => mM_weightUpdateMod1_multL_multRes_10_0,
      ADR4 => mM_weightUpdateMod1_multAll_posIn2_3_Q,
      ADR5 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_96_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(9)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y4",
      INIT => X"C03FFFFF3FC00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightUpdateMod1_multL_multRes_11_0,
      ADR2 => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR3 => mM_weightUpdateMod1_multL_multRes_10_0,
      ADR4 => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_1_x_weightUpdateMod1_multAll_posIn2_2_mand,
      ADR5 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_86_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(8)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y4",
      INIT => X"C03FFFFF3FC00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightUpdateMod1_multL_multRes_11_0,
      ADR2 => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR3 => mM_weightUpdateMod1_multL_multRes_10_0,
      ADR4 => mM_weightUpdateMod1_multAll_posIn2_1_Q,
      ADR5 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_76_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(7)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multAll_multRes(6),
      O => mM_weightUpdateMod0_multAll_multRes_6_0
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multAll_multRes(5),
      O => mM_weightUpdateMod0_multAll_multRes_5_0
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_fullProd(0),
      O => mM_weightUpdateMod0_fullProd_0_0
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y15",
      INIT => X"C03FFFFF3FC00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightUpdateMod0_multL_multRes_11_0,
      ADR2 => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR3 => mM_weightUpdateMod0_multL_multRes_10_0,
      ADR4 => mM_weightUpdateMod0_multR_multRes_4_0,
      ADR5 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_66_0,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(6)
    );
  ProtoComp26_CYINITGND_3 : X_ZERO
    generic map(
      LOC => "SLICE_X20Y15"
    )
    port map (
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_ProtoComp26_CYINITGND_0
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y15"
    )
    port map (
      CI => '0',
      CYINIT => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_ProtoComp26_CYINITGND_0,
      CO(3) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_Q_15768,
      CO(2) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_CO_0_UNCONNECTED,
      DI(3) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_66_0,
      DI(2) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_56_0,
      DI(1) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_46_0,
      DI(0) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_36_0,
      O(3) => mM_weightUpdateMod0_multAll_multRes(6),
      O(2) => mM_weightUpdateMod0_multAll_multRes(5),
      O(1) => mM_weightUpdateMod0_fullProd(0),
      O(0) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_O_0_UNCONNECTED,
      S(3) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(6),
      S(2) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(5),
      S(1) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(4),
      S(0) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(3)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y15",
      INIT => X"C03FFFFF3FC00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightUpdateMod0_multL_multRes_11_0,
      ADR2 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd2_xor_8_12,
      ADR3 => mM_weightUpdateMod0_multL_multRes_9_0,
      ADR4 => mM_weightUpdateMod0_multR_multRes_4_0,
      ADR5 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_56_0,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(5)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y15",
      INIT => X"E10FFFFF1EF00000"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multL_multRes_6_0,
      ADR1 => mM_weightUpdateMod0_multL_multRes_7_0,
      ADR2 => mM_weightUpdateMod0_multL_multRes_8_0,
      ADR3 => mM_weightUpdateMod0_multL_multRes_11_0,
      ADR4 => mM_weightUpdateMod0_multR_multRes_4_0,
      ADR5 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_46_0,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(4)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y15",
      INIT => X"C03FFFFF3FC00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightUpdateMod0_multL_multRes_6_0,
      ADR2 => mM_weightUpdateMod0_multL_multRes_11_0,
      ADR3 => mM_weightUpdateMod0_multL_multRes_7_0,
      ADR4 => mM_weightUpdateMod0_multR_multRes_4_0,
      ADR5 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_36_0,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(3)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multAll_multRes(10),
      O => mM_weightUpdateMod0_multAll_multRes_10_0
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multAll_multRes(9),
      O => mM_weightUpdateMod0_multAll_multRes_9_0
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multAll_multRes(8),
      O => mM_weightUpdateMod0_multAll_multRes_8_0
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multAll_multRes(7),
      O => mM_weightUpdateMod0_multAll_multRes_7_0
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y16",
      INIT => X"C03FFFFF3FC00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightUpdateMod0_multL_multRes_11_0,
      ADR2 => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR3 => mM_weightUpdateMod0_multL_multRes_10_0,
      ADR4 => mM_weightUpdateMod0_multAll_posIn2_4_Q,
      ADR5 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_106_0,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(10)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y16"
    )
    port map (
      CI => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_6_Q_15768,
      CYINIT => '0',
      CO(3) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_Q_15775,
      CO(2) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_CO_0_UNCONNECTED,
      DI(3) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_106_0,
      DI(2) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_96_0,
      DI(1) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_86_0,
      DI(0) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_76_0,
      O(3) => mM_weightUpdateMod0_multAll_multRes(10),
      O(2) => mM_weightUpdateMod0_multAll_multRes(9),
      O(1) => mM_weightUpdateMod0_multAll_multRes(8),
      O(0) => mM_weightUpdateMod0_multAll_multRes(7),
      S(3) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(10),
      S(2) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(9),
      S(1) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(8),
      S(0) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(7)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y16",
      INIT => X"C03FFFFF3FC00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightUpdateMod0_multL_multRes_11_0,
      ADR2 => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR3 => mM_weightUpdateMod0_multL_multRes_10_0,
      ADR4 => mM_weightUpdateMod0_multAll_posIn2_3_Q,
      ADR5 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_96_0,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(9)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y16",
      INIT => X"C03FFFFF3FC00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightUpdateMod0_multL_multRes_11_0,
      ADR2 => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR3 => mM_weightUpdateMod0_multL_multRes_10_0,
      ADR4 => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_1_x_weightUpdateMod0_multAll_posIn2_2_mand,
      ADR5 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_86_0,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(8)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y16",
      INIT => X"C03FFFFF3FC00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightUpdateMod0_multL_multRes_11_0,
      ADR2 => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR3 => mM_weightUpdateMod0_multL_multRes_10_0,
      ADR4 => mM_weightUpdateMod0_multAll_posIn2_1_Q,
      ADR5 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_76_0,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(7)
    );
  mM_weightUpdateMod0_multAll_multRes_11_mM_weightUpdateMod0_multAll_multRes_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multAll_multRes(11),
      O => mM_weightUpdateMod0_multAll_multRes_11_0
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y17"
    )
    port map (
      CI => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_cy_10_Q_15775,
      CYINIT => '0',
      CO(3) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_DI_2_UNCONNECTED,
      DI(1) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_DI_1_UNCONNECTED,
      DI(0) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_DI_0_UNCONNECTED,
      O(3) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_O_3_UNCONNECTED,
      O(2) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_O_2_UNCONNECTED,
      O(1) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_O_1_UNCONNECTED,
      O(0) => mM_weightUpdateMod0_multAll_multRes(11),
      S(3) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_S_3_UNCONNECTED,
      S(2) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_S_2_UNCONNECTED,
      S(1) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_xor_11_S_1_UNCONNECTED,
      S(0) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(11)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y17",
      INIT => X"C03FFFFF3FC00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightUpdateMod0_multL_multRes_11_0,
      ADR2 => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR3 => mM_weightUpdateMod0_multL_multRes_10_0,
      ADR4 => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_0_x_weightUpdateMod0_multAll_posIn2_5_mand,
      ADR5 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_117_0,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd7_lut(11)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_multRes(6),
      O => mL_weightUpdateMod1_multAll_multRes_6_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_multRes(5),
      O => mL_weightUpdateMod1_multAll_multRes_5_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_fullProd(0),
      O => mL_weightUpdateMod1_fullProd_0_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y58",
      INIT => X"C03FFFFF3FC00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_weightUpdateMod1_multL_multRes_11_0,
      ADR2 => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR3 => mL_weightUpdateMod1_multL_multRes(10),
      ADR4 => mL_weightUpdateMod1_multR_multRes_4_0,
      ADR5 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_66_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(6)
    );
  ProtoComp26_CYINITGND_4 : X_ZERO
    generic map(
      LOC => "SLICE_X18Y58"
    )
    port map (
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_ProtoComp26_CYINITGND_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y58"
    )
    port map (
      CI => '0',
      CYINIT => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_ProtoComp26_CYINITGND_0,
      CO(3) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_Q_15783,
      CO(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_CO_0_UNCONNECTED,
      DI(3) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_66_0,
      DI(2) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_56_0,
      DI(1) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_46_0,
      DI(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_36_0,
      O(3) => mL_weightUpdateMod1_multAll_multRes(6),
      O(2) => mL_weightUpdateMod1_multAll_multRes(5),
      O(1) => mL_weightUpdateMod1_fullProd(0),
      O(0) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_O_0_UNCONNECTED,
      S(3) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(6),
      S(2) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(5),
      S(1) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(4),
      S(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(3)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y58",
      INIT => X"C03FFFFF3FC00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_weightUpdateMod1_multL_multRes_11_0,
      ADR2 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12,
      ADR3 => mL_weightUpdateMod1_multL_multRes_9_0,
      ADR4 => mL_weightUpdateMod1_multR_multRes_4_0,
      ADR5 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_56_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(5)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y58",
      INIT => X"E10FFFFF1EF00000"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multL_multRes_6_0,
      ADR1 => mL_weightUpdateMod1_multL_multRes_7_0,
      ADR2 => mL_weightUpdateMod1_multL_multRes_8_0,
      ADR3 => mL_weightUpdateMod1_multL_multRes_11_0,
      ADR4 => mL_weightUpdateMod1_multR_multRes_4_0,
      ADR5 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_46_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(4)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y58",
      INIT => X"C03FFFFF3FC00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_weightUpdateMod1_multL_multRes_6_0,
      ADR2 => mL_weightUpdateMod1_multL_multRes_11_0,
      ADR3 => mL_weightUpdateMod1_multL_multRes_7_0,
      ADR4 => mL_weightUpdateMod1_multR_multRes_4_0,
      ADR5 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_36_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(3)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_multRes(10),
      O => mL_weightUpdateMod1_multAll_multRes_10_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_multRes(9),
      O => mL_weightUpdateMod1_multAll_multRes_9_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_multRes(8),
      O => mL_weightUpdateMod1_multAll_multRes_8_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_multRes(7),
      O => mL_weightUpdateMod1_multAll_multRes_7_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y59",
      INIT => X"C03FFFFF3FC00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_weightUpdateMod1_multL_multRes_11_0,
      ADR2 => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR3 => mL_weightUpdateMod1_multL_multRes(10),
      ADR4 => mL_weightUpdateMod1_multAll_posIn2_4_Q,
      ADR5 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_106_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(10)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y59"
    )
    port map (
      CI => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_6_Q_15783,
      CYINIT => '0',
      CO(3) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_Q_15790,
      CO(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_CO_0_UNCONNECTED,
      DI(3) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_106_0,
      DI(2) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_96_0,
      DI(1) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_86_0,
      DI(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_76_0,
      O(3) => mL_weightUpdateMod1_multAll_multRes(10),
      O(2) => mL_weightUpdateMod1_multAll_multRes(9),
      O(1) => mL_weightUpdateMod1_multAll_multRes(8),
      O(0) => mL_weightUpdateMod1_multAll_multRes(7),
      S(3) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(10),
      S(2) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(9),
      S(1) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(8),
      S(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(7)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y59",
      INIT => X"C03FFFFF3FC00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_weightUpdateMod1_multL_multRes_11_0,
      ADR2 => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR3 => mL_weightUpdateMod1_multL_multRes(10),
      ADR4 => mL_weightUpdateMod1_multAll_posIn2_3_Q,
      ADR5 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_96_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(9)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y59",
      INIT => X"C03FFFFF3FC00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_weightUpdateMod1_multL_multRes_11_0,
      ADR2 => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR3 => mL_weightUpdateMod1_multL_multRes(10),
      ADR4 => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_1_x_weightUpdateMod1_multAll_posIn2_2_mand,
      ADR5 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_86_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(8)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y59",
      INIT => X"C03FFFFF3FC00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_weightUpdateMod1_multL_multRes_11_0,
      ADR2 => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR3 => mL_weightUpdateMod1_multL_multRes(10),
      ADR4 => mL_weightUpdateMod1_multAll_posIn2_1_Q,
      ADR5 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_76_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(7)
    );
  mL_weightUpdateMod1_multAll_multRes_11_mL_weightUpdateMod1_multAll_multRes_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_multRes(11),
      O => mL_weightUpdateMod1_multAll_multRes_11_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y60"
    )
    port map (
      CI => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_Q_15790,
      CYINIT => '0',
      CO(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_DI_2_UNCONNECTED,
      DI(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_DI_1_UNCONNECTED,
      DI(0) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_DI_0_UNCONNECTED,
      O(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_O_3_UNCONNECTED,
      O(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_O_2_UNCONNECTED,
      O(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_O_1_UNCONNECTED,
      O(0) => mL_weightUpdateMod1_multAll_multRes(11),
      S(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_S_3_UNCONNECTED,
      S(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_S_2_UNCONNECTED,
      S(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_S_1_UNCONNECTED,
      S(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(11)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y60",
      INIT => X"C03FFFFF3FC00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_weightUpdateMod1_multL_multRes_11_0,
      ADR2 => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR3 => mL_weightUpdateMod1_multL_multRes(10),
      ADR4 => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_0_x_weightUpdateMod1_multAll_posIn2_5_mand,
      ADR5 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_117_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(11)
    );
  mR_ADDERTREE_INTERNAL_Madd_316_mR_ADDERTREE_INTERNAL_Madd_316_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd163_2332,
      O => mR_ADDERTREE_INTERNAL_Madd163_0
    );
  mR_ADDERTREE_INTERNAL_Madd_316_mR_ADDERTREE_INTERNAL_Madd_316_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd162_pack_7,
      O => mR_ADDERTREE_INTERNAL_Madd162_15810
    );
  mR_ADDERTREE_INTERNAL_Madd_316_mR_ADDERTREE_INTERNAL_Madd_316_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd161_pack_6,
      O => mR_ADDERTREE_INTERNAL_Madd161_15805
    );
  mR_ADDERTREE_INTERNAL_Madd_316_mR_ADDERTREE_INTERNAL_Madd_316_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd20_lut(0),
      O => mR_ADDERTREE_INTERNAL_Madd20_lut_0_0
    );
  mR_ADDERTREE_INTERNAL_Madd_316_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X18Y29"
    )
    port map (
      DI => mR_ADDERTREE_INTERNAL_Madd_316,
      O => mR_ADDERTREE_INTERNAL_Madd_316_0,
      SRI => '0'
    );
  mR_ADDERTREE_INTERNAL_Madd16_lut_0_3 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y29",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weightOut0(3),
      ADR2 => mR_weightOut1(3),
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_315_0,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd162_15810,
      ADR5 => '1',
      O => mR_ADDERTREE_INTERNAL_Madd16_lut_0_3_2331
    );
  mR_ADDERTREE_INTERNAL_Madd163 : X_LUT5
    generic map(
      LOC => "SLICE_X18Y29",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weightOut0(3),
      ADR2 => mR_weightOut1(3),
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_315_0,
      ADR4 => '1',
      O => mR_ADDERTREE_INTERNAL_Madd163_2332
    );
  ProtoComp29_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X18Y29"
    )
    port map (
      O => ProtoComp29_CYINITGND_0
    );
  mR_ADDERTREE_INTERNAL_Madd_216_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X18Y29"
    )
    port map (
      DI => mR_ADDERTREE_INTERNAL_Madd_216,
      O => mR_ADDERTREE_INTERNAL_Madd_216_0,
      SRI => '0'
    );
  mR_ADDERTREE_INTERNAL_Madd16_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y29"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp29_CYINITGND_0,
      CO(3) => mR_ADDERTREE_INTERNAL_Madd16_cy_0_3,
      CO(2) => NLW_mR_ADDERTREE_INTERNAL_Madd16_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_ADDERTREE_INTERNAL_Madd16_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_ADDERTREE_INTERNAL_Madd16_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => mR_ADDERTREE_INTERNAL_Madd162_15810,
      DI(2) => mR_ADDERTREE_INTERNAL_Madd161_15805,
      DI(1) => mR_ADDERTREE_INTERNAL_Madd16_15804,
      DI(0) => '0',
      O(3) => mR_ADDERTREE_INTERNAL_Madd_316,
      O(2) => mR_ADDERTREE_INTERNAL_Madd_216,
      O(1) => mR_ADDERTREE_INTERNAL_Madd_116,
      O(0) => mR_ADDERTREE_INTERNAL_Madd20_lut(0),
      S(3) => mR_ADDERTREE_INTERNAL_Madd16_lut_0_3_2331,
      S(2) => mR_ADDERTREE_INTERNAL_Madd16_lut_0_2_2347,
      S(1) => mR_ADDERTREE_INTERNAL_Madd16_lut_0_1_2355,
      S(0) => mR_ADDERTREE_INTERNAL_Madd16_lut(0)
    );
  mR_ADDERTREE_INTERNAL_Madd16_lut_0_2 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y29",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weightOut0(2),
      ADR2 => mR_weightOut1(2),
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_215_0,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd161_15805,
      ADR5 => '1',
      O => mR_ADDERTREE_INTERNAL_Madd16_lut_0_2_2347
    );
  mR_ADDERTREE_INTERNAL_Madd162 : X_LUT5
    generic map(
      LOC => "SLICE_X18Y29",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weightOut0(2),
      ADR2 => mR_weightOut1(2),
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_215_0,
      ADR4 => '1',
      O => mR_ADDERTREE_INTERNAL_Madd162_pack_7
    );
  mR_ADDERTREE_INTERNAL_Madd_116_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X18Y29"
    )
    port map (
      DI => mR_ADDERTREE_INTERNAL_Madd_116,
      O => mR_ADDERTREE_INTERNAL_Madd_116_0,
      SRI => '0'
    );
  mR_ADDERTREE_INTERNAL_Madd16_lut_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y29",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weightOut0(1),
      ADR2 => mR_weightOut1(1),
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_115_0,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd16_15804,
      ADR5 => '1',
      O => mR_ADDERTREE_INTERNAL_Madd16_lut_0_1_2355
    );
  mR_ADDERTREE_INTERNAL_Madd161 : X_LUT5
    generic map(
      LOC => "SLICE_X18Y29",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weightOut0(1),
      ADR2 => mR_weightOut1(1),
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_115_0,
      ADR4 => '1',
      O => mR_ADDERTREE_INTERNAL_Madd161_pack_6
    );
  mR_ADDERTREE_INTERNAL_Madd16_lut_0_8 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y29",
      INIT => X"00FF0F0F55553333"
    )
    port map (
      ADR0 => N398,
      ADR1 => N397,
      ADR2 => N399,
      ADR3 => N400,
      ADR4 => mR_weight0_ADDERTREE_INTERNAL_Madd_03_0,
      ADR5 => mR_weight1_ADDERTREE_INTERNAL_Madd_03_0,
      O => mR_ADDERTREE_INTERNAL_Madd16_lut(0)
    );
  mR_ADDERTREE_INTERNAL_Madd_516_mR_ADDERTREE_INTERNAL_Madd_516_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd_716,
      O => mR_ADDERTREE_INTERNAL_Madd_716_0
    );
  mR_ADDERTREE_INTERNAL_Madd_516_mR_ADDERTREE_INTERNAL_Madd_516_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd_616,
      O => mR_ADDERTREE_INTERNAL_Madd_616_0
    );
  mR_ADDERTREE_INTERNAL_Madd_516_mR_ADDERTREE_INTERNAL_Madd_516_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd165_pack_9,
      O => mR_ADDERTREE_INTERNAL_Madd165_15826
    );
  mR_ADDERTREE_INTERNAL_Madd_516_mR_ADDERTREE_INTERNAL_Madd_516_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd164_pack_8,
      O => mR_ADDERTREE_INTERNAL_Madd164_15821
    );
  mR_ADDERTREE_INTERNAL_Madd16_lut_0_7 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y30",
      INIT => X"6969699669969696"
    )
    port map (
      ADR0 => mR_weightOut0(7),
      ADR1 => mR_weightOut1(7),
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_715_0,
      ADR3 => mR_weightOut0(6),
      ADR4 => mR_weightOut1(6),
      ADR5 => mR_ADDERTREE_INTERNAL_Madd_615_0,
      O => mR_ADDERTREE_INTERNAL_Madd16_lut_0_7_2373
    );
  mR_ADDERTREE_INTERNAL_Madd16_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y30"
    )
    port map (
      CI => mR_ADDERTREE_INTERNAL_Madd16_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mR_ADDERTREE_INTERNAL_Madd16_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_ADDERTREE_INTERNAL_Madd16_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_ADDERTREE_INTERNAL_Madd16_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_ADDERTREE_INTERNAL_Madd16_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_ADDERTREE_INTERNAL_Madd16_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => mR_ADDERTREE_INTERNAL_Madd165_15826,
      DI(1) => mR_ADDERTREE_INTERNAL_Madd164_15821,
      DI(0) => mR_ADDERTREE_INTERNAL_Madd163_0,
      O(3) => mR_ADDERTREE_INTERNAL_Madd_716,
      O(2) => mR_ADDERTREE_INTERNAL_Madd_616,
      O(1) => mR_ADDERTREE_INTERNAL_Madd_516,
      O(0) => mR_ADDERTREE_INTERNAL_Madd_416,
      S(3) => mR_ADDERTREE_INTERNAL_Madd16_lut_0_7_2373,
      S(2) => mR_ADDERTREE_INTERNAL_Madd16_lut_0_6_2388,
      S(1) => mR_ADDERTREE_INTERNAL_Madd16_lut_0_5_2395,
      S(0) => mR_ADDERTREE_INTERNAL_Madd16_lut_0_4_2403
    );
  mR_ADDERTREE_INTERNAL_Madd16_lut_0_6 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y30",
      INIT => X"0FF0F00FF00F0FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mR_weightOut0(6),
      ADR3 => mR_weightOut1(6),
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_615_0,
      ADR5 => mR_ADDERTREE_INTERNAL_Madd165_15826,
      O => mR_ADDERTREE_INTERNAL_Madd16_lut_0_6_2388
    );
  mR_ADDERTREE_INTERNAL_Madd_516_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X18Y30"
    )
    port map (
      DI => mR_ADDERTREE_INTERNAL_Madd_516,
      O => mR_ADDERTREE_INTERNAL_Madd_516_0,
      SRI => '0'
    );
  mR_ADDERTREE_INTERNAL_Madd16_lut_0_5 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y30",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weightOut0(5),
      ADR2 => mR_weightOut1(5),
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_515_0,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd164_15821,
      ADR5 => '1',
      O => mR_ADDERTREE_INTERNAL_Madd16_lut_0_5_2395
    );
  mR_ADDERTREE_INTERNAL_Madd165 : X_LUT5
    generic map(
      LOC => "SLICE_X18Y30",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weightOut0(5),
      ADR2 => mR_weightOut1(5),
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_515_0,
      ADR4 => '1',
      O => mR_ADDERTREE_INTERNAL_Madd165_pack_9
    );
  mR_ADDERTREE_INTERNAL_Madd_416_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X18Y30"
    )
    port map (
      DI => mR_ADDERTREE_INTERNAL_Madd_416,
      O => mR_ADDERTREE_INTERNAL_Madd_416_0,
      SRI => '0'
    );
  mR_ADDERTREE_INTERNAL_Madd16_lut_0_4 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y30",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weightOut0(4),
      ADR2 => mR_weightOut1(4),
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_415_0,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd163_0,
      ADR5 => '1',
      O => mR_ADDERTREE_INTERNAL_Madd16_lut_0_4_2403
    );
  mR_ADDERTREE_INTERNAL_Madd164 : X_LUT5
    generic map(
      LOC => "SLICE_X18Y30",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weightOut0(4),
      ADR2 => mR_weightOut1(4),
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_415_0,
      ADR4 => '1',
      O => mR_ADDERTREE_INTERNAL_Madd164_pack_8
    );
  mM_ADDERTREE_INTERNAL_Madd_316_mM_ADDERTREE_INTERNAL_Madd_316_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd163_2415,
      O => mM_ADDERTREE_INTERNAL_Madd163_0
    );
  mM_ADDERTREE_INTERNAL_Madd_316_mM_ADDERTREE_INTERNAL_Madd_316_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd162_pack_7,
      O => mM_ADDERTREE_INTERNAL_Madd162_15852
    );
  mM_ADDERTREE_INTERNAL_Madd_316_mM_ADDERTREE_INTERNAL_Madd_316_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd161_pack_6,
      O => mM_ADDERTREE_INTERNAL_Madd161_15847
    );
  mM_ADDERTREE_INTERNAL_Madd_316_mM_ADDERTREE_INTERNAL_Madd_316_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd20_lut(0),
      O => mM_ADDERTREE_INTERNAL_Madd20_lut_0_0
    );
  mM_ADDERTREE_INTERNAL_Madd_316_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X12Y6"
    )
    port map (
      DI => mM_ADDERTREE_INTERNAL_Madd_316,
      O => mM_ADDERTREE_INTERNAL_Madd_316_0,
      SRI => '0'
    );
  mM_ADDERTREE_INTERNAL_Madd16_lut_0_3 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y6",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightOut0(3),
      ADR2 => mM_weightOut1(3),
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_315_0,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd162_15852,
      ADR5 => '1',
      O => mM_ADDERTREE_INTERNAL_Madd16_lut_0_3_2414
    );
  mM_ADDERTREE_INTERNAL_Madd163 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y6",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightOut0(3),
      ADR2 => mM_weightOut1(3),
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_315_0,
      ADR4 => '1',
      O => mM_ADDERTREE_INTERNAL_Madd163_2415
    );
  ProtoComp29_CYINITGND_1 : X_ZERO
    generic map(
      LOC => "SLICE_X12Y6"
    )
    port map (
      O => mM_ADDERTREE_INTERNAL_Madd_316_ProtoComp29_CYINITGND_0
    );
  mM_ADDERTREE_INTERNAL_Madd_216_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X12Y6"
    )
    port map (
      DI => mM_ADDERTREE_INTERNAL_Madd_216,
      O => mM_ADDERTREE_INTERNAL_Madd_216_0,
      SRI => '0'
    );
  mM_ADDERTREE_INTERNAL_Madd16_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X12Y6"
    )
    port map (
      CI => '0',
      CYINIT => mM_ADDERTREE_INTERNAL_Madd_316_ProtoComp29_CYINITGND_0,
      CO(3) => mM_ADDERTREE_INTERNAL_Madd16_cy_0_3,
      CO(2) => NLW_mM_ADDERTREE_INTERNAL_Madd16_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_ADDERTREE_INTERNAL_Madd16_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_ADDERTREE_INTERNAL_Madd16_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => mM_ADDERTREE_INTERNAL_Madd162_15852,
      DI(2) => mM_ADDERTREE_INTERNAL_Madd161_15847,
      DI(1) => mM_ADDERTREE_INTERNAL_Madd16_15846,
      DI(0) => '0',
      O(3) => mM_ADDERTREE_INTERNAL_Madd_316,
      O(2) => mM_ADDERTREE_INTERNAL_Madd_216,
      O(1) => mM_ADDERTREE_INTERNAL_Madd_116,
      O(0) => mM_ADDERTREE_INTERNAL_Madd20_lut(0),
      S(3) => mM_ADDERTREE_INTERNAL_Madd16_lut_0_3_2414,
      S(2) => mM_ADDERTREE_INTERNAL_Madd16_lut_0_2_2430,
      S(1) => mM_ADDERTREE_INTERNAL_Madd16_lut_0_1_2438,
      S(0) => mM_ADDERTREE_INTERNAL_Madd16_lut(0)
    );
  mM_ADDERTREE_INTERNAL_Madd16_lut_0_2 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y6",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightOut0(2),
      ADR2 => mM_weightOut1(2),
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_215_0,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd161_15847,
      ADR5 => '1',
      O => mM_ADDERTREE_INTERNAL_Madd16_lut_0_2_2430
    );
  mM_ADDERTREE_INTERNAL_Madd162 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y6",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightOut0(2),
      ADR2 => mM_weightOut1(2),
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_215_0,
      ADR4 => '1',
      O => mM_ADDERTREE_INTERNAL_Madd162_pack_7
    );
  mM_ADDERTREE_INTERNAL_Madd_116_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X12Y6"
    )
    port map (
      DI => mM_ADDERTREE_INTERNAL_Madd_116,
      O => mM_ADDERTREE_INTERNAL_Madd_116_0,
      SRI => '0'
    );
  mM_ADDERTREE_INTERNAL_Madd16_lut_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y6",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightOut0(1),
      ADR2 => mM_weightOut1(1),
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_115_0,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd16_15846,
      ADR5 => '1',
      O => mM_ADDERTREE_INTERNAL_Madd16_lut_0_1_2438
    );
  mM_ADDERTREE_INTERNAL_Madd161 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y6",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightOut0(1),
      ADR2 => mM_weightOut1(1),
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_115_0,
      ADR4 => '1',
      O => mM_ADDERTREE_INTERNAL_Madd161_pack_6
    );
  mM_ADDERTREE_INTERNAL_Madd16_lut_0_8 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y6",
      INIT => X"00FF0F0F55553333"
    )
    port map (
      ADR0 => N388,
      ADR1 => N387,
      ADR2 => N389,
      ADR3 => N390,
      ADR4 => mM_weight0_ADDERTREE_INTERNAL_Madd_03_0,
      ADR5 => mM_weight1_ADDERTREE_INTERNAL_Madd_03_0,
      O => mM_ADDERTREE_INTERNAL_Madd16_lut(0)
    );
  mM_ADDERTREE_INTERNAL_Madd_516_mM_ADDERTREE_INTERNAL_Madd_516_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd_716,
      O => mM_ADDERTREE_INTERNAL_Madd_716_0
    );
  mM_ADDERTREE_INTERNAL_Madd_516_mM_ADDERTREE_INTERNAL_Madd_516_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd_616,
      O => mM_ADDERTREE_INTERNAL_Madd_616_0
    );
  mM_ADDERTREE_INTERNAL_Madd_516_mM_ADDERTREE_INTERNAL_Madd_516_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd165_pack_9,
      O => mM_ADDERTREE_INTERNAL_Madd165_15868
    );
  mM_ADDERTREE_INTERNAL_Madd_516_mM_ADDERTREE_INTERNAL_Madd_516_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd164_pack_8,
      O => mM_ADDERTREE_INTERNAL_Madd164_15863
    );
  mM_ADDERTREE_INTERNAL_Madd16_lut_0_7 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y7",
      INIT => X"6969699669969696"
    )
    port map (
      ADR0 => mM_weightOut0(7),
      ADR1 => mM_weightOut1(7),
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_715_0,
      ADR3 => mM_weightOut0(6),
      ADR4 => mM_weightOut1(6),
      ADR5 => mM_ADDERTREE_INTERNAL_Madd_615_0,
      O => mM_ADDERTREE_INTERNAL_Madd16_lut_0_7_2456
    );
  mM_ADDERTREE_INTERNAL_Madd16_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X12Y7"
    )
    port map (
      CI => mM_ADDERTREE_INTERNAL_Madd16_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mM_ADDERTREE_INTERNAL_Madd16_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_ADDERTREE_INTERNAL_Madd16_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_ADDERTREE_INTERNAL_Madd16_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_ADDERTREE_INTERNAL_Madd16_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_ADDERTREE_INTERNAL_Madd16_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => mM_ADDERTREE_INTERNAL_Madd165_15868,
      DI(1) => mM_ADDERTREE_INTERNAL_Madd164_15863,
      DI(0) => mM_ADDERTREE_INTERNAL_Madd163_0,
      O(3) => mM_ADDERTREE_INTERNAL_Madd_716,
      O(2) => mM_ADDERTREE_INTERNAL_Madd_616,
      O(1) => mM_ADDERTREE_INTERNAL_Madd_516,
      O(0) => mM_ADDERTREE_INTERNAL_Madd_416,
      S(3) => mM_ADDERTREE_INTERNAL_Madd16_lut_0_7_2456,
      S(2) => mM_ADDERTREE_INTERNAL_Madd16_lut_0_6_2471,
      S(1) => mM_ADDERTREE_INTERNAL_Madd16_lut_0_5_2478,
      S(0) => mM_ADDERTREE_INTERNAL_Madd16_lut_0_4_2486
    );
  mM_ADDERTREE_INTERNAL_Madd16_lut_0_6 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y7",
      INIT => X"0FF0F00FF00F0FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mM_weightOut0(6),
      ADR3 => mM_weightOut1(6),
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_615_0,
      ADR5 => mM_ADDERTREE_INTERNAL_Madd165_15868,
      O => mM_ADDERTREE_INTERNAL_Madd16_lut_0_6_2471
    );
  mM_ADDERTREE_INTERNAL_Madd_516_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X12Y7"
    )
    port map (
      DI => mM_ADDERTREE_INTERNAL_Madd_516,
      O => mM_ADDERTREE_INTERNAL_Madd_516_0,
      SRI => '0'
    );
  mM_ADDERTREE_INTERNAL_Madd16_lut_0_5 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y7",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightOut0(5),
      ADR2 => mM_weightOut1(5),
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_515_0,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd164_15863,
      ADR5 => '1',
      O => mM_ADDERTREE_INTERNAL_Madd16_lut_0_5_2478
    );
  mM_ADDERTREE_INTERNAL_Madd165 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y7",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightOut0(5),
      ADR2 => mM_weightOut1(5),
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_515_0,
      ADR4 => '1',
      O => mM_ADDERTREE_INTERNAL_Madd165_pack_9
    );
  mM_ADDERTREE_INTERNAL_Madd_416_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X12Y7"
    )
    port map (
      DI => mM_ADDERTREE_INTERNAL_Madd_416,
      O => mM_ADDERTREE_INTERNAL_Madd_416_0,
      SRI => '0'
    );
  mM_ADDERTREE_INTERNAL_Madd16_lut_0_4 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y7",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightOut0(4),
      ADR2 => mM_weightOut1(4),
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_415_0,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd163_0,
      ADR5 => '1',
      O => mM_ADDERTREE_INTERNAL_Madd16_lut_0_4_2486
    );
  mM_ADDERTREE_INTERNAL_Madd164 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y7",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightOut0(4),
      ADR2 => mM_weightOut1(4),
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_415_0,
      ADR4 => '1',
      O => mM_ADDERTREE_INTERNAL_Madd164_pack_8
    );
  mL_ADDERTREE_INTERNAL_Madd_316_mL_ADDERTREE_INTERNAL_Madd_316_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd163_2498,
      O => mL_ADDERTREE_INTERNAL_Madd163_0
    );
  mL_ADDERTREE_INTERNAL_Madd_316_mL_ADDERTREE_INTERNAL_Madd_316_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd162_pack_7,
      O => mL_ADDERTREE_INTERNAL_Madd162_15894
    );
  mL_ADDERTREE_INTERNAL_Madd_316_mL_ADDERTREE_INTERNAL_Madd_316_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd161_pack_6,
      O => mL_ADDERTREE_INTERNAL_Madd161_15889
    );
  mL_ADDERTREE_INTERNAL_Madd_316_mL_ADDERTREE_INTERNAL_Madd_316_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd20_lut(0),
      O => mL_ADDERTREE_INTERNAL_Madd20_lut_0_0
    );
  mL_ADDERTREE_INTERNAL_Madd_316_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X12Y52"
    )
    port map (
      DI => mL_ADDERTREE_INTERNAL_Madd_316,
      O => mL_ADDERTREE_INTERNAL_Madd_316_0,
      SRI => '0'
    );
  mL_ADDERTREE_INTERNAL_Madd16_lut_0_3 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y52",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_weightOut0(3),
      ADR2 => mL_weightOut1(3),
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_315_0,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd162_15894,
      ADR5 => '1',
      O => mL_ADDERTREE_INTERNAL_Madd16_lut_0_3_2497
    );
  mL_ADDERTREE_INTERNAL_Madd163 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y52",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_weightOut0(3),
      ADR2 => mL_weightOut1(3),
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_315_0,
      ADR4 => '1',
      O => mL_ADDERTREE_INTERNAL_Madd163_2498
    );
  ProtoComp29_CYINITGND_2 : X_ZERO
    generic map(
      LOC => "SLICE_X12Y52"
    )
    port map (
      O => mL_ADDERTREE_INTERNAL_Madd_316_ProtoComp29_CYINITGND_0
    );
  mL_ADDERTREE_INTERNAL_Madd_216_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X12Y52"
    )
    port map (
      DI => mL_ADDERTREE_INTERNAL_Madd_216,
      O => mL_ADDERTREE_INTERNAL_Madd_216_0,
      SRI => '0'
    );
  mL_ADDERTREE_INTERNAL_Madd16_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X12Y52"
    )
    port map (
      CI => '0',
      CYINIT => mL_ADDERTREE_INTERNAL_Madd_316_ProtoComp29_CYINITGND_0,
      CO(3) => mL_ADDERTREE_INTERNAL_Madd16_cy_0_3,
      CO(2) => NLW_mL_ADDERTREE_INTERNAL_Madd16_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_ADDERTREE_INTERNAL_Madd16_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_ADDERTREE_INTERNAL_Madd16_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => mL_ADDERTREE_INTERNAL_Madd162_15894,
      DI(2) => mL_ADDERTREE_INTERNAL_Madd161_15889,
      DI(1) => mL_ADDERTREE_INTERNAL_Madd16_15888,
      DI(0) => '0',
      O(3) => mL_ADDERTREE_INTERNAL_Madd_316,
      O(2) => mL_ADDERTREE_INTERNAL_Madd_216,
      O(1) => mL_ADDERTREE_INTERNAL_Madd_116,
      O(0) => mL_ADDERTREE_INTERNAL_Madd20_lut(0),
      S(3) => mL_ADDERTREE_INTERNAL_Madd16_lut_0_3_2497,
      S(2) => mL_ADDERTREE_INTERNAL_Madd16_lut_0_2_2513,
      S(1) => mL_ADDERTREE_INTERNAL_Madd16_lut_0_1_2521,
      S(0) => mL_ADDERTREE_INTERNAL_Madd16_lut(0)
    );
  mL_ADDERTREE_INTERNAL_Madd16_lut_0_2 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y52",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_weightOut0(2),
      ADR2 => mL_weightOut1(2),
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_215_0,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd161_15889,
      ADR5 => '1',
      O => mL_ADDERTREE_INTERNAL_Madd16_lut_0_2_2513
    );
  mL_ADDERTREE_INTERNAL_Madd162 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y52",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_weightOut0(2),
      ADR2 => mL_weightOut1(2),
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_215_0,
      ADR4 => '1',
      O => mL_ADDERTREE_INTERNAL_Madd162_pack_7
    );
  mL_ADDERTREE_INTERNAL_Madd_116_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X12Y52"
    )
    port map (
      DI => mL_ADDERTREE_INTERNAL_Madd_116,
      O => mL_ADDERTREE_INTERNAL_Madd_116_0,
      SRI => '0'
    );
  mL_ADDERTREE_INTERNAL_Madd16_lut_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y52",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_weightOut0(1),
      ADR2 => mL_weightOut1(1),
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_115_0,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd16_15888,
      ADR5 => '1',
      O => mL_ADDERTREE_INTERNAL_Madd16_lut_0_1_2521
    );
  mL_ADDERTREE_INTERNAL_Madd161 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y52",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_weightOut0(1),
      ADR2 => mL_weightOut1(1),
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_115_0,
      ADR4 => '1',
      O => mL_ADDERTREE_INTERNAL_Madd161_pack_6
    );
  mL_ADDERTREE_INTERNAL_Madd16_lut_0_8 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y52",
      INIT => X"00FF0F0F55553333"
    )
    port map (
      ADR0 => N383,
      ADR1 => N382,
      ADR2 => N384,
      ADR3 => N385,
      ADR4 => mL_weight0_ADDERTREE_INTERNAL_Madd_03_0,
      ADR5 => mL_weight1_ADDERTREE_INTERNAL_Madd_03_0,
      O => mL_ADDERTREE_INTERNAL_Madd16_lut(0)
    );
  mL_ADDERTREE_INTERNAL_Madd_516_mL_ADDERTREE_INTERNAL_Madd_516_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd_716,
      O => mL_ADDERTREE_INTERNAL_Madd_716_0
    );
  mL_ADDERTREE_INTERNAL_Madd_516_mL_ADDERTREE_INTERNAL_Madd_516_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd_616,
      O => mL_ADDERTREE_INTERNAL_Madd_616_0
    );
  mL_ADDERTREE_INTERNAL_Madd_516_mL_ADDERTREE_INTERNAL_Madd_516_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd165_pack_9,
      O => mL_ADDERTREE_INTERNAL_Madd165_15910
    );
  mL_ADDERTREE_INTERNAL_Madd_516_mL_ADDERTREE_INTERNAL_Madd_516_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd164_pack_8,
      O => mL_ADDERTREE_INTERNAL_Madd164_15905
    );
  mL_ADDERTREE_INTERNAL_Madd16_lut_0_7 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y53",
      INIT => X"6969699669969696"
    )
    port map (
      ADR0 => mL_weightOut0(7),
      ADR1 => mL_weightOut1(7),
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_715_0,
      ADR3 => mL_weightOut0(6),
      ADR4 => mL_weightOut1(6),
      ADR5 => mL_ADDERTREE_INTERNAL_Madd_615_0,
      O => mL_ADDERTREE_INTERNAL_Madd16_lut_0_7_2539
    );
  mL_ADDERTREE_INTERNAL_Madd16_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X12Y53"
    )
    port map (
      CI => mL_ADDERTREE_INTERNAL_Madd16_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mL_ADDERTREE_INTERNAL_Madd16_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_ADDERTREE_INTERNAL_Madd16_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_ADDERTREE_INTERNAL_Madd16_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_ADDERTREE_INTERNAL_Madd16_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_ADDERTREE_INTERNAL_Madd16_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => mL_ADDERTREE_INTERNAL_Madd165_15910,
      DI(1) => mL_ADDERTREE_INTERNAL_Madd164_15905,
      DI(0) => mL_ADDERTREE_INTERNAL_Madd163_0,
      O(3) => mL_ADDERTREE_INTERNAL_Madd_716,
      O(2) => mL_ADDERTREE_INTERNAL_Madd_616,
      O(1) => mL_ADDERTREE_INTERNAL_Madd_516,
      O(0) => mL_ADDERTREE_INTERNAL_Madd_416,
      S(3) => mL_ADDERTREE_INTERNAL_Madd16_lut_0_7_2539,
      S(2) => mL_ADDERTREE_INTERNAL_Madd16_lut_0_6_2554,
      S(1) => mL_ADDERTREE_INTERNAL_Madd16_lut_0_5_2561,
      S(0) => mL_ADDERTREE_INTERNAL_Madd16_lut_0_4_2569
    );
  mL_ADDERTREE_INTERNAL_Madd16_lut_0_6 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y53",
      INIT => X"0FF0F00FF00F0FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mL_weightOut0(6),
      ADR3 => mL_weightOut1(6),
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_615_0,
      ADR5 => mL_ADDERTREE_INTERNAL_Madd165_15910,
      O => mL_ADDERTREE_INTERNAL_Madd16_lut_0_6_2554
    );
  mL_ADDERTREE_INTERNAL_Madd_516_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X12Y53"
    )
    port map (
      DI => mL_ADDERTREE_INTERNAL_Madd_516,
      O => mL_ADDERTREE_INTERNAL_Madd_516_0,
      SRI => '0'
    );
  mL_ADDERTREE_INTERNAL_Madd16_lut_0_5 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y53",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_weightOut0(5),
      ADR2 => mL_weightOut1(5),
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_515_0,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd164_15905,
      ADR5 => '1',
      O => mL_ADDERTREE_INTERNAL_Madd16_lut_0_5_2561
    );
  mL_ADDERTREE_INTERNAL_Madd165 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y53",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_weightOut0(5),
      ADR2 => mL_weightOut1(5),
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_515_0,
      ADR4 => '1',
      O => mL_ADDERTREE_INTERNAL_Madd165_pack_9
    );
  mL_ADDERTREE_INTERNAL_Madd_416_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X12Y53"
    )
    port map (
      DI => mL_ADDERTREE_INTERNAL_Madd_416,
      O => mL_ADDERTREE_INTERNAL_Madd_416_0,
      SRI => '0'
    );
  mL_ADDERTREE_INTERNAL_Madd16_lut_0_4 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y53",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_weightOut0(4),
      ADR2 => mL_weightOut1(4),
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_415_0,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd163_0,
      ADR5 => '1',
      O => mL_ADDERTREE_INTERNAL_Madd16_lut_0_4_2569
    );
  mL_ADDERTREE_INTERNAL_Madd164 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y53",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_weightOut0(4),
      ADR2 => mL_weightOut1(4),
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_415_0,
      ADR4 => '1',
      O => mL_ADDERTREE_INTERNAL_Madd164_pack_8
    );
  t_ADDERTREE_INTERNAL_Madd_32_t_ADDERTREE_INTERNAL_Madd_32_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd23_2581,
      O => t_ADDERTREE_INTERNAL_Madd23_0
    );
  t_ADDERTREE_INTERNAL_Madd_32_t_ADDERTREE_INTERNAL_Madd_32_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd22_pack_6,
      O => t_ADDERTREE_INTERNAL_Madd22_15933
    );
  t_ADDERTREE_INTERNAL_Madd_32_t_ADDERTREE_INTERNAL_Madd_32_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd21_pack_5,
      O => t_ADDERTREE_INTERNAL_Madd21_15928
    );
  t_ADDERTREE_INTERNAL_Madd_32_t_ADDERTREE_INTERNAL_Madd_32_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd6_lut(0),
      O => t_ADDERTREE_INTERNAL_Madd6_lut_0_0
    );
  t_ADDERTREE_INTERNAL_Madd_32_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X4Y22"
    )
    port map (
      DI => t_ADDERTREE_INTERNAL_Madd_32,
      O => t_ADDERTREE_INTERNAL_Madd_32_0,
      SRI => '0'
    );
  t_ADDERTREE_INTERNAL_Madd2_lut_0_3 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y22",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weightOut2(3),
      ADR2 => t_weight3_ADDERTREE_INTERNAL_Madd_33_0,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_3_0,
      ADR4 => t_ADDERTREE_INTERNAL_Madd22_15933,
      ADR5 => '1',
      O => t_ADDERTREE_INTERNAL_Madd2_lut_0_3_2580
    );
  t_ADDERTREE_INTERNAL_Madd23 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y22",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weightOut2(3),
      ADR2 => t_weight3_ADDERTREE_INTERNAL_Madd_33_0,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_3_0,
      ADR4 => '1',
      O => t_ADDERTREE_INTERNAL_Madd23_2581
    );
  ProtoComp31_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X4Y22"
    )
    port map (
      O => ProtoComp31_CYINITGND_0
    );
  t_ADDERTREE_INTERNAL_Madd_22_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X4Y22"
    )
    port map (
      DI => t_ADDERTREE_INTERNAL_Madd_22,
      O => t_ADDERTREE_INTERNAL_Madd_22_0,
      SRI => '0'
    );
  t_ADDERTREE_INTERNAL_Madd2_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y22"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp31_CYINITGND_0,
      CO(3) => t_ADDERTREE_INTERNAL_Madd2_cy_0_3,
      CO(2) => NLW_t_ADDERTREE_INTERNAL_Madd2_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_t_ADDERTREE_INTERNAL_Madd2_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_t_ADDERTREE_INTERNAL_Madd2_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => t_ADDERTREE_INTERNAL_Madd22_15933,
      DI(2) => t_ADDERTREE_INTERNAL_Madd21_15928,
      DI(1) => t_ADDERTREE_INTERNAL_Madd2_15927,
      DI(0) => '0',
      O(3) => t_ADDERTREE_INTERNAL_Madd_32,
      O(2) => t_ADDERTREE_INTERNAL_Madd_22,
      O(1) => t_ADDERTREE_INTERNAL_Madd_12,
      O(0) => t_ADDERTREE_INTERNAL_Madd6_lut(0),
      S(3) => t_ADDERTREE_INTERNAL_Madd2_lut_0_3_2580,
      S(2) => t_ADDERTREE_INTERNAL_Madd2_lut_0_2_2596,
      S(1) => t_ADDERTREE_INTERNAL_Madd2_lut_0_1_2604,
      S(0) => t_ADDERTREE_INTERNAL_Madd2_lut(0)
    );
  t_ADDERTREE_INTERNAL_Madd2_lut_0_2 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y22",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weightOut2(2),
      ADR2 => t_weight3_ADDERTREE_INTERNAL_Madd_23_0,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_2_0,
      ADR4 => t_ADDERTREE_INTERNAL_Madd21_15928,
      ADR5 => '1',
      O => t_ADDERTREE_INTERNAL_Madd2_lut_0_2_2596
    );
  t_ADDERTREE_INTERNAL_Madd22 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y22",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weightOut2(2),
      ADR2 => t_weight3_ADDERTREE_INTERNAL_Madd_23_0,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_2_0,
      ADR4 => '1',
      O => t_ADDERTREE_INTERNAL_Madd22_pack_6
    );
  t_ADDERTREE_INTERNAL_Madd_12_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X4Y22"
    )
    port map (
      DI => t_ADDERTREE_INTERNAL_Madd_12,
      O => t_ADDERTREE_INTERNAL_Madd_12_0,
      SRI => '0'
    );
  t_ADDERTREE_INTERNAL_Madd2_lut_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y22",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weightOut2(1),
      ADR2 => t_weight3_ADDERTREE_INTERNAL_Madd_13_0,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_1_0,
      ADR4 => t_ADDERTREE_INTERNAL_Madd2_15927,
      ADR5 => '1',
      O => t_ADDERTREE_INTERNAL_Madd2_lut_0_1_2604
    );
  t_ADDERTREE_INTERNAL_Madd21 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y22",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weightOut2(1),
      ADR2 => t_weight3_ADDERTREE_INTERNAL_Madd_13_0,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_1_0,
      ADR4 => '1',
      O => t_ADDERTREE_INTERNAL_Madd21_pack_5
    );
  t_ADDERTREE_INTERNAL_Madd2_lut_0_8 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y22",
      INIT => X"15D5EA2A15D5EA2A"
    )
    port map (
      ADR0 => t_weight2_ADDERTREE_INTERNAL_Madd_03_0,
      ADR1 => t_weight2_PWR_19_o_activationVal_4_equal_10_o,
      ADR2 => t_weightIn2(7),
      ADR3 => t_weightIn2(0),
      ADR4 => t_ADDERTREE_INTERNAL_Madd_0_0,
      ADR5 => '1',
      O => t_ADDERTREE_INTERNAL_Madd2_lut(0)
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_399_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y22",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_399_A5LUT_O_UNCONNECTED
    );
  t_ADDERTREE_INTERNAL_Madd_52_t_ADDERTREE_INTERNAL_Madd_52_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd_72,
      O => t_ADDERTREE_INTERNAL_Madd_72_0
    );
  t_ADDERTREE_INTERNAL_Madd_52_t_ADDERTREE_INTERNAL_Madd_52_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd_62,
      O => t_ADDERTREE_INTERNAL_Madd_62_0
    );
  t_ADDERTREE_INTERNAL_Madd_52_t_ADDERTREE_INTERNAL_Madd_52_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd25_pack_9,
      O => t_ADDERTREE_INTERNAL_Madd25_15949
    );
  t_ADDERTREE_INTERNAL_Madd_52_t_ADDERTREE_INTERNAL_Madd_52_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd24_pack_8,
      O => t_ADDERTREE_INTERNAL_Madd24_15944
    );
  t_ADDERTREE_INTERNAL_Madd2_lut_0_7 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y23",
      INIT => X"6969699669969696"
    )
    port map (
      ADR0 => t_weightOut2(7),
      ADR1 => t_weight3_ADDERTREE_INTERNAL_Madd_73_0,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_7_0,
      ADR3 => t_weightOut2(6),
      ADR4 => t_weight3_ADDERTREE_INTERNAL_Madd_63_0,
      ADR5 => t_ADDERTREE_INTERNAL_Madd_6_0,
      O => t_ADDERTREE_INTERNAL_Madd2_lut_0_7_2622
    );
  t_ADDERTREE_INTERNAL_Madd2_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y23"
    )
    port map (
      CI => t_ADDERTREE_INTERNAL_Madd2_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_t_ADDERTREE_INTERNAL_Madd2_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_t_ADDERTREE_INTERNAL_Madd2_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_t_ADDERTREE_INTERNAL_Madd2_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_t_ADDERTREE_INTERNAL_Madd2_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_t_ADDERTREE_INTERNAL_Madd2_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => t_ADDERTREE_INTERNAL_Madd25_15949,
      DI(1) => t_ADDERTREE_INTERNAL_Madd24_15944,
      DI(0) => t_ADDERTREE_INTERNAL_Madd23_0,
      O(3) => t_ADDERTREE_INTERNAL_Madd_72,
      O(2) => t_ADDERTREE_INTERNAL_Madd_62,
      O(1) => t_ADDERTREE_INTERNAL_Madd_52,
      O(0) => t_ADDERTREE_INTERNAL_Madd_42,
      S(3) => t_ADDERTREE_INTERNAL_Madd2_lut_0_7_2622,
      S(2) => t_ADDERTREE_INTERNAL_Madd2_lut_0_6_2637,
      S(1) => t_ADDERTREE_INTERNAL_Madd2_lut_0_5_2644,
      S(0) => t_ADDERTREE_INTERNAL_Madd2_lut_0_4_2652
    );
  t_ADDERTREE_INTERNAL_Madd2_lut_0_6 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y23",
      INIT => X"0FF0F00FF00F0FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => t_weightOut2(6),
      ADR3 => t_weight3_ADDERTREE_INTERNAL_Madd_63_0,
      ADR4 => t_ADDERTREE_INTERNAL_Madd_6_0,
      ADR5 => t_ADDERTREE_INTERNAL_Madd25_15949,
      O => t_ADDERTREE_INTERNAL_Madd2_lut_0_6_2637
    );
  t_ADDERTREE_INTERNAL_Madd_52_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X4Y23"
    )
    port map (
      DI => t_ADDERTREE_INTERNAL_Madd_52,
      O => t_ADDERTREE_INTERNAL_Madd_52_0,
      SRI => '0'
    );
  t_ADDERTREE_INTERNAL_Madd2_lut_0_5 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y23",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weightOut2(5),
      ADR2 => t_weight3_ADDERTREE_INTERNAL_Madd_53_0,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_5_0,
      ADR4 => t_ADDERTREE_INTERNAL_Madd24_15944,
      ADR5 => '1',
      O => t_ADDERTREE_INTERNAL_Madd2_lut_0_5_2644
    );
  t_ADDERTREE_INTERNAL_Madd25 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y23",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weightOut2(5),
      ADR2 => t_weight3_ADDERTREE_INTERNAL_Madd_53_0,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_5_0,
      ADR4 => '1',
      O => t_ADDERTREE_INTERNAL_Madd25_pack_9
    );
  t_ADDERTREE_INTERNAL_Madd_42_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X4Y23"
    )
    port map (
      DI => t_ADDERTREE_INTERNAL_Madd_42,
      O => t_ADDERTREE_INTERNAL_Madd_42_0,
      SRI => '0'
    );
  t_ADDERTREE_INTERNAL_Madd2_lut_0_4 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y23",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weightOut2(4),
      ADR2 => t_weight3_ADDERTREE_INTERNAL_Madd_43_0,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_4_0,
      ADR4 => t_ADDERTREE_INTERNAL_Madd23_0,
      ADR5 => '1',
      O => t_ADDERTREE_INTERNAL_Madd2_lut_0_4_2652
    );
  t_ADDERTREE_INTERNAL_Madd24 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y23",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weightOut2(4),
      ADR2 => t_weight3_ADDERTREE_INTERNAL_Madd_43_0,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_4_0,
      ADR4 => '1',
      O => t_ADDERTREE_INTERNAL_Madd24_pack_8
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_mR_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight7_ADDERTREE_INTERNAL_Madd_33,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd_33_0
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_mR_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight7_ADDERTREE_INTERNAL_Madd_23,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd_23_0
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_mR_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight7_ADDERTREE_INTERNAL_Madd_13,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd_13_0
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd_31_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y27",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight7_ADDERTREE_INTERNAL_Madd_31_0,
      ADR5 => '1',
      O => mR_weight7_ADDERTREE_INTERNAL_Madd_31_rt_2660
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd32_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y27",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED
    );
  ProtoComp32_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X2Y27"
    )
    port map (
      O => ProtoComp32_CYINITGND_0
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y27"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp32_CYINITGND_0,
      CO(3) => mR_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CO(2) => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mR_weight7_ADDERTREE_INTERNAL_Madd_33,
      O(2) => mR_weight7_ADDERTREE_INTERNAL_Madd_23,
      O(1) => mR_weight7_ADDERTREE_INTERNAL_Madd_13,
      O(0) => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED,
      S(3) => mR_weight7_ADDERTREE_INTERNAL_Madd_31_rt_2660,
      S(2) => mR_weight7_ADDERTREE_INTERNAL_Madd_21_rt_2668,
      S(1) => mR_weight7_ADDERTREE_INTERNAL_Madd_11_rt_2671,
      S(0) => '0'
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd_21_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y27",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight7_ADDERTREE_INTERNAL_Madd_21_0,
      ADR5 => '1',
      O => mR_weight7_ADDERTREE_INTERNAL_Madd_21_rt_2668
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd31_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y27",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y27",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight7_ADDERTREE_INTERNAL_Madd_11_0,
      ADR5 => '1',
      O => mR_weight7_ADDERTREE_INTERNAL_Madd_11_rt_2671
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1526_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y27",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1526_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1525_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X2Y27",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1525_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1523_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y27",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1523_A5LUT_O_UNCONNECTED
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd_73_mR_weight7_ADDERTREE_INTERNAL_Madd_73_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight7_ADDERTREE_INTERNAL_Madd_73,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd_73_0
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd_73_mR_weight7_ADDERTREE_INTERNAL_Madd_73_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight7_ADDERTREE_INTERNAL_Madd_63,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd_63_0
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd_73_mR_weight7_ADDERTREE_INTERNAL_Madd_73_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight7_ADDERTREE_INTERNAL_Madd_53,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd_53_0
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd_73_mR_weight7_ADDERTREE_INTERNAL_Madd_73_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight7_ADDERTREE_INTERNAL_Madd_43,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd_43_0
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd_71_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y28",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weight7_ADDERTREE_INTERNAL_Madd_71_0,
      O => mR_weight7_ADDERTREE_INTERNAL_Madd_71_rt_2680
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y28"
    )
    port map (
      CI => mR_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mR_weight7_ADDERTREE_INTERNAL_Madd_73,
      O(2) => mR_weight7_ADDERTREE_INTERNAL_Madd_63,
      O(1) => mR_weight7_ADDERTREE_INTERNAL_Madd_53,
      O(0) => mR_weight7_ADDERTREE_INTERNAL_Madd_43,
      S(3) => mR_weight7_ADDERTREE_INTERNAL_Madd_71_rt_2680,
      S(2) => mR_weight7_ADDERTREE_INTERNAL_Madd_61_rt_2687,
      S(1) => mR_weight7_ADDERTREE_INTERNAL_Madd_51_rt_2690,
      S(0) => mR_weight7_ADDERTREE_INTERNAL_Madd_41_rt_2693
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd_61_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y28",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight7_ADDERTREE_INTERNAL_Madd_61_0,
      ADR5 => '1',
      O => mR_weight7_ADDERTREE_INTERNAL_Madd_61_rt_2687
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd35_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y28",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd_51_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y28",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight7_ADDERTREE_INTERNAL_Madd_51_0,
      ADR5 => '1',
      O => mR_weight7_ADDERTREE_INTERNAL_Madd_51_rt_2690
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd34_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y28",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd_41_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y28",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight7_ADDERTREE_INTERNAL_Madd_41_0,
      ADR5 => '1',
      O => mR_weight7_ADDERTREE_INTERNAL_Madd_41_rt_2693
    );
  mR_weight7_ADDERTREE_INTERNAL_Madd33_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y28",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight7_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight6_ADDERTREE_INTERNAL_Madd_33,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd_33_0
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight6_ADDERTREE_INTERNAL_Madd_23,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd_23_0
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight6_ADDERTREE_INTERNAL_Madd_13,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd_13_0
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd_31_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y29",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight6_ADDERTREE_INTERNAL_Madd_31_0,
      ADR5 => '1',
      O => mR_weight6_ADDERTREE_INTERNAL_Madd_31_rt_2699
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd32_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y29",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED
    );
  ProtoComp32_CYINITGND_1 : X_ZERO
    generic map(
      LOC => "SLICE_X2Y29"
    )
    port map (
      O => mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y29"
    )
    port map (
      CI => '0',
      CYINIT => mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0,
      CO(3) => mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CO(2) => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mR_weight6_ADDERTREE_INTERNAL_Madd_33,
      O(2) => mR_weight6_ADDERTREE_INTERNAL_Madd_23,
      O(1) => mR_weight6_ADDERTREE_INTERNAL_Madd_13,
      O(0) => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED,
      S(3) => mR_weight6_ADDERTREE_INTERNAL_Madd_31_rt_2699,
      S(2) => mR_weight6_ADDERTREE_INTERNAL_Madd_21_rt_2707,
      S(1) => mR_weight6_ADDERTREE_INTERNAL_Madd_11_rt_2710,
      S(0) => '0'
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd_21_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y29",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight6_ADDERTREE_INTERNAL_Madd_21_0,
      ADR5 => '1',
      O => mR_weight6_ADDERTREE_INTERNAL_Madd_21_rt_2707
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd31_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y29",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y29",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight6_ADDERTREE_INTERNAL_Madd_11_0,
      ADR5 => '1',
      O => mR_weight6_ADDERTREE_INTERNAL_Madd_11_rt_2710
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1518_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y29",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1518_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1517_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X2Y29",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1517_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1515_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y29",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1515_A5LUT_O_UNCONNECTED
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd_73_mR_weight6_ADDERTREE_INTERNAL_Madd_73_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight6_ADDERTREE_INTERNAL_Madd_73,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd_73_0
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd_73_mR_weight6_ADDERTREE_INTERNAL_Madd_73_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight6_ADDERTREE_INTERNAL_Madd_63,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd_63_0
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd_73_mR_weight6_ADDERTREE_INTERNAL_Madd_73_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight6_ADDERTREE_INTERNAL_Madd_53,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd_53_0
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd_73_mR_weight6_ADDERTREE_INTERNAL_Madd_73_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight6_ADDERTREE_INTERNAL_Madd_43,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd_43_0
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd_71_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y30",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weight6_ADDERTREE_INTERNAL_Madd_71_0,
      O => mR_weight6_ADDERTREE_INTERNAL_Madd_71_rt_2719
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y30"
    )
    port map (
      CI => mR_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mR_weight6_ADDERTREE_INTERNAL_Madd_73,
      O(2) => mR_weight6_ADDERTREE_INTERNAL_Madd_63,
      O(1) => mR_weight6_ADDERTREE_INTERNAL_Madd_53,
      O(0) => mR_weight6_ADDERTREE_INTERNAL_Madd_43,
      S(3) => mR_weight6_ADDERTREE_INTERNAL_Madd_71_rt_2719,
      S(2) => mR_weight6_ADDERTREE_INTERNAL_Madd_61_rt_2726,
      S(1) => mR_weight6_ADDERTREE_INTERNAL_Madd_51_rt_2729,
      S(0) => mR_weight6_ADDERTREE_INTERNAL_Madd_41_rt_2732
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd_61_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y30",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight6_ADDERTREE_INTERNAL_Madd_61_0,
      ADR5 => '1',
      O => mR_weight6_ADDERTREE_INTERNAL_Madd_61_rt_2726
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd35_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y30",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd_51_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y30",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight6_ADDERTREE_INTERNAL_Madd_51_0,
      ADR5 => '1',
      O => mR_weight6_ADDERTREE_INTERNAL_Madd_51_rt_2729
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd34_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y30",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd_41_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y30",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight6_ADDERTREE_INTERNAL_Madd_41_0,
      ADR5 => '1',
      O => mR_weight6_ADDERTREE_INTERNAL_Madd_41_rt_2732
    );
  mR_weight6_ADDERTREE_INTERNAL_Madd33_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y30",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight6_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight5_ADDERTREE_INTERNAL_Madd_33,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd_33_0
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight5_ADDERTREE_INTERNAL_Madd_23,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd_23_0
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight5_ADDERTREE_INTERNAL_Madd_13,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd_13_0
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd_31_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y30",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight5_ADDERTREE_INTERNAL_Madd_31_0,
      ADR5 => '1',
      O => mR_weight5_ADDERTREE_INTERNAL_Madd_31_rt_2738
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd32_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y30",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED
    );
  ProtoComp32_CYINITGND_2 : X_ZERO
    generic map(
      LOC => "SLICE_X6Y30"
    )
    port map (
      O => mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y30"
    )
    port map (
      CI => '0',
      CYINIT => mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0,
      CO(3) => mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CO(2) => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mR_weight5_ADDERTREE_INTERNAL_Madd_33,
      O(2) => mR_weight5_ADDERTREE_INTERNAL_Madd_23,
      O(1) => mR_weight5_ADDERTREE_INTERNAL_Madd_13,
      O(0) => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED,
      S(3) => mR_weight5_ADDERTREE_INTERNAL_Madd_31_rt_2738,
      S(2) => mR_weight5_ADDERTREE_INTERNAL_Madd_21_rt_2746,
      S(1) => mR_weight5_ADDERTREE_INTERNAL_Madd_11_rt_2749,
      S(0) => '0'
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd_21_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y30",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight5_ADDERTREE_INTERNAL_Madd_21_0,
      ADR5 => '1',
      O => mR_weight5_ADDERTREE_INTERNAL_Madd_21_rt_2746
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd31_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y30",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y30",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight5_ADDERTREE_INTERNAL_Madd_11_0,
      ADR5 => '1',
      O => mR_weight5_ADDERTREE_INTERNAL_Madd_11_rt_2749
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1510_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y30",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1510_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1509_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X6Y30",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1509_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1507_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y30",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1507_A5LUT_O_UNCONNECTED
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd_73_mR_weight5_ADDERTREE_INTERNAL_Madd_73_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight5_ADDERTREE_INTERNAL_Madd_73,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd_73_0
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd_73_mR_weight5_ADDERTREE_INTERNAL_Madd_73_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight5_ADDERTREE_INTERNAL_Madd_63,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd_63_0
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd_73_mR_weight5_ADDERTREE_INTERNAL_Madd_73_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight5_ADDERTREE_INTERNAL_Madd_53,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd_53_0
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd_73_mR_weight5_ADDERTREE_INTERNAL_Madd_73_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight5_ADDERTREE_INTERNAL_Madd_43,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd_43_0
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd_71_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y31",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weight5_ADDERTREE_INTERNAL_Madd_71_0,
      O => mR_weight5_ADDERTREE_INTERNAL_Madd_71_rt_2758
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y31"
    )
    port map (
      CI => mR_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mR_weight5_ADDERTREE_INTERNAL_Madd_73,
      O(2) => mR_weight5_ADDERTREE_INTERNAL_Madd_63,
      O(1) => mR_weight5_ADDERTREE_INTERNAL_Madd_53,
      O(0) => mR_weight5_ADDERTREE_INTERNAL_Madd_43,
      S(3) => mR_weight5_ADDERTREE_INTERNAL_Madd_71_rt_2758,
      S(2) => mR_weight5_ADDERTREE_INTERNAL_Madd_61_rt_2765,
      S(1) => mR_weight5_ADDERTREE_INTERNAL_Madd_51_rt_2768,
      S(0) => mR_weight5_ADDERTREE_INTERNAL_Madd_41_rt_2771
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd_61_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y31",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight5_ADDERTREE_INTERNAL_Madd_61_0,
      ADR5 => '1',
      O => mR_weight5_ADDERTREE_INTERNAL_Madd_61_rt_2765
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd35_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y31",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd_51_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y31",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight5_ADDERTREE_INTERNAL_Madd_51_0,
      ADR5 => '1',
      O => mR_weight5_ADDERTREE_INTERNAL_Madd_51_rt_2768
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd34_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y31",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd_41_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y31",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight5_ADDERTREE_INTERNAL_Madd_41_0,
      ADR5 => '1',
      O => mR_weight5_ADDERTREE_INTERNAL_Madd_41_rt_2771
    );
  mR_weight5_ADDERTREE_INTERNAL_Madd33_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y31",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight5_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight4_ADDERTREE_INTERNAL_Madd_33,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd_33_0
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight4_ADDERTREE_INTERNAL_Madd_23,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd_23_0
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight4_ADDERTREE_INTERNAL_Madd_13,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd_13_0
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd_31_rt : X_LUT6
    generic map(
      LOC => "SLICE_X8Y30",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight4_ADDERTREE_INTERNAL_Madd_31_0,
      ADR5 => '1',
      O => mR_weight4_ADDERTREE_INTERNAL_Madd_31_rt_2777
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd32_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y30",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED
    );
  ProtoComp32_CYINITGND_3 : X_ZERO
    generic map(
      LOC => "SLICE_X8Y30"
    )
    port map (
      O => mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y30"
    )
    port map (
      CI => '0',
      CYINIT => mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0,
      CO(3) => mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CO(2) => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mR_weight4_ADDERTREE_INTERNAL_Madd_33,
      O(2) => mR_weight4_ADDERTREE_INTERNAL_Madd_23,
      O(1) => mR_weight4_ADDERTREE_INTERNAL_Madd_13,
      O(0) => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED,
      S(3) => mR_weight4_ADDERTREE_INTERNAL_Madd_31_rt_2777,
      S(2) => mR_weight4_ADDERTREE_INTERNAL_Madd_21_rt_2785,
      S(1) => mR_weight4_ADDERTREE_INTERNAL_Madd_11_rt_2788,
      S(0) => '0'
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd_21_rt : X_LUT6
    generic map(
      LOC => "SLICE_X8Y30",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight4_ADDERTREE_INTERNAL_Madd_21_0,
      ADR5 => '1',
      O => mR_weight4_ADDERTREE_INTERNAL_Madd_21_rt_2785
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd31_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y30",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X8Y30",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight4_ADDERTREE_INTERNAL_Madd_11_0,
      ADR5 => '1',
      O => mR_weight4_ADDERTREE_INTERNAL_Madd_11_rt_2788
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1502_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y30",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1502_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1501_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X8Y30",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1501_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1499_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y30",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1499_A5LUT_O_UNCONNECTED
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd_73_mR_weight4_ADDERTREE_INTERNAL_Madd_73_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight4_ADDERTREE_INTERNAL_Madd_73,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd_73_0
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd_73_mR_weight4_ADDERTREE_INTERNAL_Madd_73_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight4_ADDERTREE_INTERNAL_Madd_63,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd_63_0
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd_73_mR_weight4_ADDERTREE_INTERNAL_Madd_73_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight4_ADDERTREE_INTERNAL_Madd_53,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd_53_0
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd_73_mR_weight4_ADDERTREE_INTERNAL_Madd_73_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight4_ADDERTREE_INTERNAL_Madd_43,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd_43_0
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd_71_rt : X_LUT6
    generic map(
      LOC => "SLICE_X8Y31",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weight4_ADDERTREE_INTERNAL_Madd_71_0,
      O => mR_weight4_ADDERTREE_INTERNAL_Madd_71_rt_2797
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y31"
    )
    port map (
      CI => mR_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mR_weight4_ADDERTREE_INTERNAL_Madd_73,
      O(2) => mR_weight4_ADDERTREE_INTERNAL_Madd_63,
      O(1) => mR_weight4_ADDERTREE_INTERNAL_Madd_53,
      O(0) => mR_weight4_ADDERTREE_INTERNAL_Madd_43,
      S(3) => mR_weight4_ADDERTREE_INTERNAL_Madd_71_rt_2797,
      S(2) => mR_weight4_ADDERTREE_INTERNAL_Madd_61_rt_2804,
      S(1) => mR_weight4_ADDERTREE_INTERNAL_Madd_51_rt_2807,
      S(0) => mR_weight4_ADDERTREE_INTERNAL_Madd_41_rt_2810
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd_61_rt : X_LUT6
    generic map(
      LOC => "SLICE_X8Y31",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight4_ADDERTREE_INTERNAL_Madd_61_0,
      ADR5 => '1',
      O => mR_weight4_ADDERTREE_INTERNAL_Madd_61_rt_2804
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd35_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y31",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd_51_rt : X_LUT6
    generic map(
      LOC => "SLICE_X8Y31",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight4_ADDERTREE_INTERNAL_Madd_51_0,
      ADR5 => '1',
      O => mR_weight4_ADDERTREE_INTERNAL_Madd_51_rt_2807
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd34_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y31",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd_41_rt : X_LUT6
    generic map(
      LOC => "SLICE_X8Y31",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight4_ADDERTREE_INTERNAL_Madd_41_0,
      ADR5 => '1',
      O => mR_weight4_ADDERTREE_INTERNAL_Madd_41_rt_2810
    );
  mR_weight4_ADDERTREE_INTERNAL_Madd33_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y31",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight4_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight3_ADDERTREE_INTERNAL_Madd_33,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd_33_0
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight3_ADDERTREE_INTERNAL_Madd_23,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd_23_0
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight3_ADDERTREE_INTERNAL_Madd_13,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd_13_0
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd_31_rt : X_LUT6
    generic map(
      LOC => "SLICE_X20Y27",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight3_ADDERTREE_INTERNAL_Madd_31_0,
      ADR5 => '1',
      O => mR_weight3_ADDERTREE_INTERNAL_Madd_31_rt_2816
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd32_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y27",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED
    );
  ProtoComp32_CYINITGND_4 : X_ZERO
    generic map(
      LOC => "SLICE_X20Y27"
    )
    port map (
      O => mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y27"
    )
    port map (
      CI => '0',
      CYINIT => mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0,
      CO(3) => mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CO(2) => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mR_weight3_ADDERTREE_INTERNAL_Madd_33,
      O(2) => mR_weight3_ADDERTREE_INTERNAL_Madd_23,
      O(1) => mR_weight3_ADDERTREE_INTERNAL_Madd_13,
      O(0) => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED,
      S(3) => mR_weight3_ADDERTREE_INTERNAL_Madd_31_rt_2816,
      S(2) => mR_weight3_ADDERTREE_INTERNAL_Madd_21_rt_2824,
      S(1) => mR_weight3_ADDERTREE_INTERNAL_Madd_11_rt_2827,
      S(0) => '0'
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd_21_rt : X_LUT6
    generic map(
      LOC => "SLICE_X20Y27",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight3_ADDERTREE_INTERNAL_Madd_21_0,
      ADR5 => '1',
      O => mR_weight3_ADDERTREE_INTERNAL_Madd_21_rt_2824
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd31_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y27",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X20Y27",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight3_ADDERTREE_INTERNAL_Madd_11_0,
      ADR5 => '1',
      O => mR_weight3_ADDERTREE_INTERNAL_Madd_11_rt_2827
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1494_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y27",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1494_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1493_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X20Y27",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1493_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1491_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y27",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1491_A5LUT_O_UNCONNECTED
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd_73_mR_weight3_ADDERTREE_INTERNAL_Madd_73_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight3_ADDERTREE_INTERNAL_Madd_73,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd_73_0
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd_73_mR_weight3_ADDERTREE_INTERNAL_Madd_73_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight3_ADDERTREE_INTERNAL_Madd_63,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd_63_0
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd_73_mR_weight3_ADDERTREE_INTERNAL_Madd_73_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight3_ADDERTREE_INTERNAL_Madd_53,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd_53_0
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd_73_mR_weight3_ADDERTREE_INTERNAL_Madd_73_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight3_ADDERTREE_INTERNAL_Madd_43,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd_43_0
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd_71_rt : X_LUT6
    generic map(
      LOC => "SLICE_X20Y28",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weight3_ADDERTREE_INTERNAL_Madd_71_0,
      O => mR_weight3_ADDERTREE_INTERNAL_Madd_71_rt_2836
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y28"
    )
    port map (
      CI => mR_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mR_weight3_ADDERTREE_INTERNAL_Madd_73,
      O(2) => mR_weight3_ADDERTREE_INTERNAL_Madd_63,
      O(1) => mR_weight3_ADDERTREE_INTERNAL_Madd_53,
      O(0) => mR_weight3_ADDERTREE_INTERNAL_Madd_43,
      S(3) => mR_weight3_ADDERTREE_INTERNAL_Madd_71_rt_2836,
      S(2) => mR_weight3_ADDERTREE_INTERNAL_Madd_61_rt_2843,
      S(1) => mR_weight3_ADDERTREE_INTERNAL_Madd_51_rt_2846,
      S(0) => mR_weight3_ADDERTREE_INTERNAL_Madd_41_rt_2849
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd_61_rt : X_LUT6
    generic map(
      LOC => "SLICE_X20Y28",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight3_ADDERTREE_INTERNAL_Madd_61_0,
      ADR5 => '1',
      O => mR_weight3_ADDERTREE_INTERNAL_Madd_61_rt_2843
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd35_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y28",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd_51_rt : X_LUT6
    generic map(
      LOC => "SLICE_X20Y28",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight3_ADDERTREE_INTERNAL_Madd_51_0,
      ADR5 => '1',
      O => mR_weight3_ADDERTREE_INTERNAL_Madd_51_rt_2846
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd34_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y28",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd_41_rt : X_LUT6
    generic map(
      LOC => "SLICE_X20Y28",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight3_ADDERTREE_INTERNAL_Madd_41_0,
      ADR5 => '1',
      O => mR_weight3_ADDERTREE_INTERNAL_Madd_41_rt_2849
    );
  mR_weight3_ADDERTREE_INTERNAL_Madd33_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y28",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight3_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3_mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight2_ADDERTREE_INTERNAL_Madd_33,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd_33_0
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3_mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight2_ADDERTREE_INTERNAL_Madd_23,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd_23_0
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3_mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight2_ADDERTREE_INTERNAL_Madd_13,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd_13_0
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd_31_rt : X_LUT6
    generic map(
      LOC => "SLICE_X22Y29",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight2_ADDERTREE_INTERNAL_Madd_31_0,
      ADR5 => '1',
      O => mR_weight2_ADDERTREE_INTERNAL_Madd_31_rt_2855
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd32_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X22Y29",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED
    );
  ProtoComp32_CYINITGND_5 : X_ZERO
    generic map(
      LOC => "SLICE_X22Y29"
    )
    port map (
      O => mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y29"
    )
    port map (
      CI => '0',
      CYINIT => mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0,
      CO(3) => mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CO(2) => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mR_weight2_ADDERTREE_INTERNAL_Madd_33,
      O(2) => mR_weight2_ADDERTREE_INTERNAL_Madd_23,
      O(1) => mR_weight2_ADDERTREE_INTERNAL_Madd_13,
      O(0) => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED,
      S(3) => mR_weight2_ADDERTREE_INTERNAL_Madd_31_rt_2855,
      S(2) => mR_weight2_ADDERTREE_INTERNAL_Madd_21_rt_2863,
      S(1) => mR_weight2_ADDERTREE_INTERNAL_Madd_11_rt_2866,
      S(0) => '0'
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd_21_rt : X_LUT6
    generic map(
      LOC => "SLICE_X22Y29",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight2_ADDERTREE_INTERNAL_Madd_21_0,
      ADR5 => '1',
      O => mR_weight2_ADDERTREE_INTERNAL_Madd_21_rt_2863
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd31_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X22Y29",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X22Y29",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight2_ADDERTREE_INTERNAL_Madd_11_0,
      ADR5 => '1',
      O => mR_weight2_ADDERTREE_INTERNAL_Madd_11_rt_2866
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1486_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X22Y29",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1486_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1485_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X22Y29",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1485_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1483_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X22Y29",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1483_A5LUT_O_UNCONNECTED
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd_73_mR_weight2_ADDERTREE_INTERNAL_Madd_73_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight2_ADDERTREE_INTERNAL_Madd_73,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd_73_0
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd_73_mR_weight2_ADDERTREE_INTERNAL_Madd_73_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight2_ADDERTREE_INTERNAL_Madd_63,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd_63_0
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd_73_mR_weight2_ADDERTREE_INTERNAL_Madd_73_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight2_ADDERTREE_INTERNAL_Madd_53,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd_53_0
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd_73_mR_weight2_ADDERTREE_INTERNAL_Madd_73_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight2_ADDERTREE_INTERNAL_Madd_43,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd_43_0
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd_71_rt : X_LUT6
    generic map(
      LOC => "SLICE_X22Y30",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weight2_ADDERTREE_INTERNAL_Madd_71_0,
      O => mR_weight2_ADDERTREE_INTERNAL_Madd_71_rt_2875
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y30"
    )
    port map (
      CI => mR_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mR_weight2_ADDERTREE_INTERNAL_Madd_73,
      O(2) => mR_weight2_ADDERTREE_INTERNAL_Madd_63,
      O(1) => mR_weight2_ADDERTREE_INTERNAL_Madd_53,
      O(0) => mR_weight2_ADDERTREE_INTERNAL_Madd_43,
      S(3) => mR_weight2_ADDERTREE_INTERNAL_Madd_71_rt_2875,
      S(2) => mR_weight2_ADDERTREE_INTERNAL_Madd_61_rt_2882,
      S(1) => mR_weight2_ADDERTREE_INTERNAL_Madd_51_rt_2885,
      S(0) => mR_weight2_ADDERTREE_INTERNAL_Madd_41_rt_2888
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd_61_rt : X_LUT6
    generic map(
      LOC => "SLICE_X22Y30",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight2_ADDERTREE_INTERNAL_Madd_61_0,
      ADR5 => '1',
      O => mR_weight2_ADDERTREE_INTERNAL_Madd_61_rt_2882
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd35_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X22Y30",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd_51_rt : X_LUT6
    generic map(
      LOC => "SLICE_X22Y30",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight2_ADDERTREE_INTERNAL_Madd_51_0,
      ADR5 => '1',
      O => mR_weight2_ADDERTREE_INTERNAL_Madd_51_rt_2885
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd34_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X22Y30",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd_41_rt : X_LUT6
    generic map(
      LOC => "SLICE_X22Y30",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight2_ADDERTREE_INTERNAL_Madd_41_0,
      ADR5 => '1',
      O => mR_weight2_ADDERTREE_INTERNAL_Madd_41_rt_2888
    );
  mR_weight2_ADDERTREE_INTERNAL_Madd33_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X22Y30",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight2_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight1_ADDERTREE_INTERNAL_Madd_33,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd_33_0
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight1_ADDERTREE_INTERNAL_Madd_23,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd_23_0
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight1_ADDERTREE_INTERNAL_Madd_13,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd_13_0
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight1_ADDERTREE_INTERNAL_Madd_03,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd_03_0
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd_31_rt : X_LUT6
    generic map(
      LOC => "SLICE_X18Y27",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight1_ADDERTREE_INTERNAL_Madd_31_0,
      ADR5 => '1',
      O => mR_weight1_ADDERTREE_INTERNAL_Madd_31_rt_2894
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd32_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X18Y27",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight1_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED
    );
  ProtoComp34_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X18Y27"
    )
    port map (
      O => ProtoComp34_CYINITGND_0
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y27"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp34_CYINITGND_0,
      CO(3) => mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CO(2) => NLW_mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mR_weight1_ADDERTREE_INTERNAL_Madd_33,
      O(2) => mR_weight1_ADDERTREE_INTERNAL_Madd_23,
      O(1) => mR_weight1_ADDERTREE_INTERNAL_Madd_13,
      O(0) => mR_weight1_ADDERTREE_INTERNAL_Madd_03,
      S(3) => mR_weight1_ADDERTREE_INTERNAL_Madd_31_rt_2894,
      S(2) => mR_weight1_ADDERTREE_INTERNAL_Madd_21_rt_2903,
      S(1) => mR_weight1_ADDERTREE_INTERNAL_Madd_11_rt_2906,
      S(0) => mR_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_rt_2909
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd_21_rt : X_LUT6
    generic map(
      LOC => "SLICE_X18Y27",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight1_ADDERTREE_INTERNAL_Madd_21_0,
      ADR5 => '1',
      O => mR_weight1_ADDERTREE_INTERNAL_Madd_21_rt_2903
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd31_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X18Y27",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight1_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X18Y27",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight1_ADDERTREE_INTERNAL_Madd_11_0,
      ADR5 => '1',
      O => mR_weight1_ADDERTREE_INTERNAL_Madd_11_rt_2906
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1478_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X18Y27",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1478_B5LUT_O_UNCONNECTED
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_rt : X_LUT6
    generic map(
      LOC => "SLICE_X18Y27",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_0,
      ADR5 => '1',
      O => mR_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_rt_2909
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1475_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X18Y27",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1475_A5LUT_O_UNCONNECTED
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd_73_mR_weight1_ADDERTREE_INTERNAL_Madd_73_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight1_ADDERTREE_INTERNAL_Madd_73,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd_73_0
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd_73_mR_weight1_ADDERTREE_INTERNAL_Madd_73_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight1_ADDERTREE_INTERNAL_Madd_63,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd_63_0
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd_73_mR_weight1_ADDERTREE_INTERNAL_Madd_73_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight1_ADDERTREE_INTERNAL_Madd_53,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd_53_0
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd_73_mR_weight1_ADDERTREE_INTERNAL_Madd_73_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight1_ADDERTREE_INTERNAL_Madd_43,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd_43_0
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd_71_rt : X_LUT6
    generic map(
      LOC => "SLICE_X18Y28",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weight1_ADDERTREE_INTERNAL_Madd_71_0,
      O => mR_weight1_ADDERTREE_INTERNAL_Madd_71_rt_2916
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y28"
    )
    port map (
      CI => mR_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mR_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mR_weight1_ADDERTREE_INTERNAL_Madd_73,
      O(2) => mR_weight1_ADDERTREE_INTERNAL_Madd_63,
      O(1) => mR_weight1_ADDERTREE_INTERNAL_Madd_53,
      O(0) => mR_weight1_ADDERTREE_INTERNAL_Madd_43,
      S(3) => mR_weight1_ADDERTREE_INTERNAL_Madd_71_rt_2916,
      S(2) => mR_weight1_ADDERTREE_INTERNAL_Madd_61_rt_2923,
      S(1) => mR_weight1_ADDERTREE_INTERNAL_Madd_51_rt_2926,
      S(0) => mR_weight1_ADDERTREE_INTERNAL_Madd_41_rt_2929
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd_61_rt : X_LUT6
    generic map(
      LOC => "SLICE_X18Y28",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight1_ADDERTREE_INTERNAL_Madd_61_0,
      ADR5 => '1',
      O => mR_weight1_ADDERTREE_INTERNAL_Madd_61_rt_2923
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd35_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X18Y28",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight1_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd_51_rt : X_LUT6
    generic map(
      LOC => "SLICE_X18Y28",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight1_ADDERTREE_INTERNAL_Madd_51_0,
      ADR5 => '1',
      O => mR_weight1_ADDERTREE_INTERNAL_Madd_51_rt_2926
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd34_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X18Y28",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight1_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd_41_rt : X_LUT6
    generic map(
      LOC => "SLICE_X18Y28",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight1_ADDERTREE_INTERNAL_Madd_41_0,
      ADR5 => '1',
      O => mR_weight1_ADDERTREE_INTERNAL_Madd_41_rt_2929
    );
  mR_weight1_ADDERTREE_INTERNAL_Madd33_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X18Y28",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight1_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight0_ADDERTREE_INTERNAL_Madd_33,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd_33_0
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight0_ADDERTREE_INTERNAL_Madd_23,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd_23_0
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight0_ADDERTREE_INTERNAL_Madd_13,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd_13_0
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight0_ADDERTREE_INTERNAL_Madd_03,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd_03_0
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd_31_rt : X_LUT6
    generic map(
      LOC => "SLICE_X20Y33",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight0_ADDERTREE_INTERNAL_Madd_31_0,
      ADR5 => '1',
      O => mR_weight0_ADDERTREE_INTERNAL_Madd_31_rt_2935
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd32_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y33",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight0_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED
    );
  ProtoComp34_CYINITGND_1 : X_ZERO
    generic map(
      LOC => "SLICE_X20Y33"
    )
    port map (
      O => mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp34_CYINITGND_0
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y33"
    )
    port map (
      CI => '0',
      CYINIT => mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp34_CYINITGND_0,
      CO(3) => mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CO(2) => NLW_mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mR_weight0_ADDERTREE_INTERNAL_Madd_33,
      O(2) => mR_weight0_ADDERTREE_INTERNAL_Madd_23,
      O(1) => mR_weight0_ADDERTREE_INTERNAL_Madd_13,
      O(0) => mR_weight0_ADDERTREE_INTERNAL_Madd_03,
      S(3) => mR_weight0_ADDERTREE_INTERNAL_Madd_31_rt_2935,
      S(2) => mR_weight0_ADDERTREE_INTERNAL_Madd_21_rt_2944,
      S(1) => mR_weight0_ADDERTREE_INTERNAL_Madd_11_rt_2947,
      S(0) => mR_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_rt_2950
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd_21_rt : X_LUT6
    generic map(
      LOC => "SLICE_X20Y33",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight0_ADDERTREE_INTERNAL_Madd_21_0,
      ADR5 => '1',
      O => mR_weight0_ADDERTREE_INTERNAL_Madd_21_rt_2944
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd31_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y33",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight0_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X20Y33",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight0_ADDERTREE_INTERNAL_Madd_11_0,
      ADR5 => '1',
      O => mR_weight0_ADDERTREE_INTERNAL_Madd_11_rt_2947
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1470_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y33",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1470_B5LUT_O_UNCONNECTED
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_rt : X_LUT6
    generic map(
      LOC => "SLICE_X20Y33",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_0,
      ADR5 => '1',
      O => mR_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_rt_2950
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1467_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y33",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1467_A5LUT_O_UNCONNECTED
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd_73_mR_weight0_ADDERTREE_INTERNAL_Madd_73_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight0_ADDERTREE_INTERNAL_Madd_73,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd_73_0
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd_73_mR_weight0_ADDERTREE_INTERNAL_Madd_73_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight0_ADDERTREE_INTERNAL_Madd_63,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd_63_0
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd_73_mR_weight0_ADDERTREE_INTERNAL_Madd_73_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight0_ADDERTREE_INTERNAL_Madd_53,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd_53_0
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd_73_mR_weight0_ADDERTREE_INTERNAL_Madd_73_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weight0_ADDERTREE_INTERNAL_Madd_43,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd_43_0
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd_71_rt : X_LUT6
    generic map(
      LOC => "SLICE_X20Y34",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weight0_ADDERTREE_INTERNAL_Madd_71_0,
      O => mR_weight0_ADDERTREE_INTERNAL_Madd_71_rt_2957
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y34"
    )
    port map (
      CI => mR_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mR_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mR_weight0_ADDERTREE_INTERNAL_Madd_73,
      O(2) => mR_weight0_ADDERTREE_INTERNAL_Madd_63,
      O(1) => mR_weight0_ADDERTREE_INTERNAL_Madd_53,
      O(0) => mR_weight0_ADDERTREE_INTERNAL_Madd_43,
      S(3) => mR_weight0_ADDERTREE_INTERNAL_Madd_71_rt_2957,
      S(2) => mR_weight0_ADDERTREE_INTERNAL_Madd_61_rt_2964,
      S(1) => mR_weight0_ADDERTREE_INTERNAL_Madd_51_rt_2967,
      S(0) => mR_weight0_ADDERTREE_INTERNAL_Madd_41_rt_2970
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd_61_rt : X_LUT6
    generic map(
      LOC => "SLICE_X20Y34",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight0_ADDERTREE_INTERNAL_Madd_61_0,
      ADR5 => '1',
      O => mR_weight0_ADDERTREE_INTERNAL_Madd_61_rt_2964
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd35_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y34",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight0_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd_51_rt : X_LUT6
    generic map(
      LOC => "SLICE_X20Y34",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight0_ADDERTREE_INTERNAL_Madd_51_0,
      ADR5 => '1',
      O => mR_weight0_ADDERTREE_INTERNAL_Madd_51_rt_2967
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd34_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y34",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight0_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd_41_rt : X_LUT6
    generic map(
      LOC => "SLICE_X20Y34",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight0_ADDERTREE_INTERNAL_Madd_41_0,
      ADR5 => '1',
      O => mR_weight0_ADDERTREE_INTERNAL_Madd_41_rt_2970
    );
  mR_weight0_ADDERTREE_INTERNAL_Madd33_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y34",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mR_weight0_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight7_ADDERTREE_INTERNAL_Madd_33,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd_33_0
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight7_ADDERTREE_INTERNAL_Madd_23,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd_23_0
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight7_ADDERTREE_INTERNAL_Madd_13,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd_13_0
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd_31_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y4",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight7_ADDERTREE_INTERNAL_Madd_31_0,
      ADR5 => '1',
      O => mM_weight7_ADDERTREE_INTERNAL_Madd_31_rt_2976
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd32_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y4",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED
    );
  ProtoComp32_CYINITGND_6 : X_ZERO
    generic map(
      LOC => "SLICE_X2Y4"
    )
    port map (
      O => mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y4"
    )
    port map (
      CI => '0',
      CYINIT => mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0,
      CO(3) => mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CO(2) => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mM_weight7_ADDERTREE_INTERNAL_Madd_33,
      O(2) => mM_weight7_ADDERTREE_INTERNAL_Madd_23,
      O(1) => mM_weight7_ADDERTREE_INTERNAL_Madd_13,
      O(0) => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED,
      S(3) => mM_weight7_ADDERTREE_INTERNAL_Madd_31_rt_2976,
      S(2) => mM_weight7_ADDERTREE_INTERNAL_Madd_21_rt_2984,
      S(1) => mM_weight7_ADDERTREE_INTERNAL_Madd_11_rt_2987,
      S(0) => '0'
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd_21_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y4",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight7_ADDERTREE_INTERNAL_Madd_21_0,
      ADR5 => '1',
      O => mM_weight7_ADDERTREE_INTERNAL_Madd_21_rt_2984
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd31_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y4",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y4",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight7_ADDERTREE_INTERNAL_Madd_11_0,
      ADR5 => '1',
      O => mM_weight7_ADDERTREE_INTERNAL_Madd_11_rt_2987
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1381_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y4",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1381_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1380_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X2Y4",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1380_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1378_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y4",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1378_A5LUT_O_UNCONNECTED
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd_73_mM_weight7_ADDERTREE_INTERNAL_Madd_73_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight7_ADDERTREE_INTERNAL_Madd_73,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd_73_0
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd_73_mM_weight7_ADDERTREE_INTERNAL_Madd_73_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight7_ADDERTREE_INTERNAL_Madd_63,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd_63_0
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd_73_mM_weight7_ADDERTREE_INTERNAL_Madd_73_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight7_ADDERTREE_INTERNAL_Madd_53,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd_53_0
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd_73_mM_weight7_ADDERTREE_INTERNAL_Madd_73_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight7_ADDERTREE_INTERNAL_Madd_43,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd_43_0
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd_71_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y5",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weight7_ADDERTREE_INTERNAL_Madd_71_0,
      O => mM_weight7_ADDERTREE_INTERNAL_Madd_71_rt_2996
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y5"
    )
    port map (
      CI => mM_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mM_weight7_ADDERTREE_INTERNAL_Madd_73,
      O(2) => mM_weight7_ADDERTREE_INTERNAL_Madd_63,
      O(1) => mM_weight7_ADDERTREE_INTERNAL_Madd_53,
      O(0) => mM_weight7_ADDERTREE_INTERNAL_Madd_43,
      S(3) => mM_weight7_ADDERTREE_INTERNAL_Madd_71_rt_2996,
      S(2) => mM_weight7_ADDERTREE_INTERNAL_Madd_61_rt_3003,
      S(1) => mM_weight7_ADDERTREE_INTERNAL_Madd_51_rt_3006,
      S(0) => mM_weight7_ADDERTREE_INTERNAL_Madd_41_rt_3009
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd_61_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y5",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight7_ADDERTREE_INTERNAL_Madd_61_0,
      ADR5 => '1',
      O => mM_weight7_ADDERTREE_INTERNAL_Madd_61_rt_3003
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd35_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y5",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd_51_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y5",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight7_ADDERTREE_INTERNAL_Madd_51_0,
      ADR5 => '1',
      O => mM_weight7_ADDERTREE_INTERNAL_Madd_51_rt_3006
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd34_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y5",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd_41_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y5",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight7_ADDERTREE_INTERNAL_Madd_41_0,
      ADR5 => '1',
      O => mM_weight7_ADDERTREE_INTERNAL_Madd_41_rt_3009
    );
  mM_weight7_ADDERTREE_INTERNAL_Madd33_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y5",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight7_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight6_ADDERTREE_INTERNAL_Madd_33,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd_33_0
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight6_ADDERTREE_INTERNAL_Madd_23,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd_23_0
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight6_ADDERTREE_INTERNAL_Madd_13,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd_13_0
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd_31_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y5",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight6_ADDERTREE_INTERNAL_Madd_31_0,
      ADR5 => '1',
      O => mM_weight6_ADDERTREE_INTERNAL_Madd_31_rt_3015
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd32_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y5",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED
    );
  ProtoComp32_CYINITGND_7 : X_ZERO
    generic map(
      LOC => "SLICE_X6Y5"
    )
    port map (
      O => mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y5"
    )
    port map (
      CI => '0',
      CYINIT => mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0,
      CO(3) => mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CO(2) => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mM_weight6_ADDERTREE_INTERNAL_Madd_33,
      O(2) => mM_weight6_ADDERTREE_INTERNAL_Madd_23,
      O(1) => mM_weight6_ADDERTREE_INTERNAL_Madd_13,
      O(0) => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED,
      S(3) => mM_weight6_ADDERTREE_INTERNAL_Madd_31_rt_3015,
      S(2) => mM_weight6_ADDERTREE_INTERNAL_Madd_21_rt_3023,
      S(1) => mM_weight6_ADDERTREE_INTERNAL_Madd_11_rt_3026,
      S(0) => '0'
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd_21_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y5",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight6_ADDERTREE_INTERNAL_Madd_21_0,
      ADR5 => '1',
      O => mM_weight6_ADDERTREE_INTERNAL_Madd_21_rt_3023
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd31_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y5",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y5",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight6_ADDERTREE_INTERNAL_Madd_11_0,
      ADR5 => '1',
      O => mM_weight6_ADDERTREE_INTERNAL_Madd_11_rt_3026
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1373_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y5",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1373_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1372_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X6Y5",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1372_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1370_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y5",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1370_A5LUT_O_UNCONNECTED
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd_73_mM_weight6_ADDERTREE_INTERNAL_Madd_73_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight6_ADDERTREE_INTERNAL_Madd_73,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd_73_0
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd_73_mM_weight6_ADDERTREE_INTERNAL_Madd_73_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight6_ADDERTREE_INTERNAL_Madd_63,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd_63_0
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd_73_mM_weight6_ADDERTREE_INTERNAL_Madd_73_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight6_ADDERTREE_INTERNAL_Madd_53,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd_53_0
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd_73_mM_weight6_ADDERTREE_INTERNAL_Madd_73_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight6_ADDERTREE_INTERNAL_Madd_43,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd_43_0
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd_71_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y6",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weight6_ADDERTREE_INTERNAL_Madd_71_0,
      O => mM_weight6_ADDERTREE_INTERNAL_Madd_71_rt_3035
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y6"
    )
    port map (
      CI => mM_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mM_weight6_ADDERTREE_INTERNAL_Madd_73,
      O(2) => mM_weight6_ADDERTREE_INTERNAL_Madd_63,
      O(1) => mM_weight6_ADDERTREE_INTERNAL_Madd_53,
      O(0) => mM_weight6_ADDERTREE_INTERNAL_Madd_43,
      S(3) => mM_weight6_ADDERTREE_INTERNAL_Madd_71_rt_3035,
      S(2) => mM_weight6_ADDERTREE_INTERNAL_Madd_61_rt_3042,
      S(1) => mM_weight6_ADDERTREE_INTERNAL_Madd_51_rt_3045,
      S(0) => mM_weight6_ADDERTREE_INTERNAL_Madd_41_rt_3048
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd_61_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y6",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight6_ADDERTREE_INTERNAL_Madd_61_0,
      ADR5 => '1',
      O => mM_weight6_ADDERTREE_INTERNAL_Madd_61_rt_3042
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd35_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y6",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd_51_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y6",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight6_ADDERTREE_INTERNAL_Madd_51_0,
      ADR5 => '1',
      O => mM_weight6_ADDERTREE_INTERNAL_Madd_51_rt_3045
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd34_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y6",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd_41_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y6",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight6_ADDERTREE_INTERNAL_Madd_41_0,
      ADR5 => '1',
      O => mM_weight6_ADDERTREE_INTERNAL_Madd_41_rt_3048
    );
  mM_weight6_ADDERTREE_INTERNAL_Madd33_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y6",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight6_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight5_ADDERTREE_INTERNAL_Madd_33,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd_33_0
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight5_ADDERTREE_INTERNAL_Madd_23,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd_23_0
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight5_ADDERTREE_INTERNAL_Madd_13,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd_13_0
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd_31_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y7",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight5_ADDERTREE_INTERNAL_Madd_31_0,
      ADR5 => '1',
      O => mM_weight5_ADDERTREE_INTERNAL_Madd_31_rt_3054
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd32_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y7",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED
    );
  ProtoComp32_CYINITGND_8 : X_ZERO
    generic map(
      LOC => "SLICE_X2Y7"
    )
    port map (
      O => mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y7"
    )
    port map (
      CI => '0',
      CYINIT => mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0,
      CO(3) => mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CO(2) => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mM_weight5_ADDERTREE_INTERNAL_Madd_33,
      O(2) => mM_weight5_ADDERTREE_INTERNAL_Madd_23,
      O(1) => mM_weight5_ADDERTREE_INTERNAL_Madd_13,
      O(0) => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED,
      S(3) => mM_weight5_ADDERTREE_INTERNAL_Madd_31_rt_3054,
      S(2) => mM_weight5_ADDERTREE_INTERNAL_Madd_21_rt_3062,
      S(1) => mM_weight5_ADDERTREE_INTERNAL_Madd_11_rt_3065,
      S(0) => '0'
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd_21_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y7",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight5_ADDERTREE_INTERNAL_Madd_21_0,
      ADR5 => '1',
      O => mM_weight5_ADDERTREE_INTERNAL_Madd_21_rt_3062
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd31_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y7",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y7",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight5_ADDERTREE_INTERNAL_Madd_11_0,
      ADR5 => '1',
      O => mM_weight5_ADDERTREE_INTERNAL_Madd_11_rt_3065
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1365_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y7",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1365_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1364_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X2Y7",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1364_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1362_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y7",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1362_A5LUT_O_UNCONNECTED
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd_73_mM_weight5_ADDERTREE_INTERNAL_Madd_73_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight5_ADDERTREE_INTERNAL_Madd_73,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd_73_0
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd_73_mM_weight5_ADDERTREE_INTERNAL_Madd_73_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight5_ADDERTREE_INTERNAL_Madd_63,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd_63_0
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd_73_mM_weight5_ADDERTREE_INTERNAL_Madd_73_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight5_ADDERTREE_INTERNAL_Madd_53,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd_53_0
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd_73_mM_weight5_ADDERTREE_INTERNAL_Madd_73_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight5_ADDERTREE_INTERNAL_Madd_43,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd_43_0
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd_71_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y8",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weight5_ADDERTREE_INTERNAL_Madd_71_0,
      O => mM_weight5_ADDERTREE_INTERNAL_Madd_71_rt_3074
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y8"
    )
    port map (
      CI => mM_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mM_weight5_ADDERTREE_INTERNAL_Madd_73,
      O(2) => mM_weight5_ADDERTREE_INTERNAL_Madd_63,
      O(1) => mM_weight5_ADDERTREE_INTERNAL_Madd_53,
      O(0) => mM_weight5_ADDERTREE_INTERNAL_Madd_43,
      S(3) => mM_weight5_ADDERTREE_INTERNAL_Madd_71_rt_3074,
      S(2) => mM_weight5_ADDERTREE_INTERNAL_Madd_61_rt_3081,
      S(1) => mM_weight5_ADDERTREE_INTERNAL_Madd_51_rt_3084,
      S(0) => mM_weight5_ADDERTREE_INTERNAL_Madd_41_rt_3087
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd_61_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y8",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight5_ADDERTREE_INTERNAL_Madd_61_0,
      ADR5 => '1',
      O => mM_weight5_ADDERTREE_INTERNAL_Madd_61_rt_3081
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd35_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y8",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd_51_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y8",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight5_ADDERTREE_INTERNAL_Madd_51_0,
      ADR5 => '1',
      O => mM_weight5_ADDERTREE_INTERNAL_Madd_51_rt_3084
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd34_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y8",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd_41_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y8",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight5_ADDERTREE_INTERNAL_Madd_41_0,
      ADR5 => '1',
      O => mM_weight5_ADDERTREE_INTERNAL_Madd_41_rt_3087
    );
  mM_weight5_ADDERTREE_INTERNAL_Madd33_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y8",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight5_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight4_ADDERTREE_INTERNAL_Madd_33,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd_33_0
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight4_ADDERTREE_INTERNAL_Madd_23,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd_23_0
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight4_ADDERTREE_INTERNAL_Madd_13,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd_13_0
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd_31_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y9",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight4_ADDERTREE_INTERNAL_Madd_31_0,
      ADR5 => '1',
      O => mM_weight4_ADDERTREE_INTERNAL_Madd_31_rt_3093
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd32_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y9",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED
    );
  ProtoComp32_CYINITGND_9 : X_ZERO
    generic map(
      LOC => "SLICE_X6Y9"
    )
    port map (
      O => mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y9"
    )
    port map (
      CI => '0',
      CYINIT => mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0,
      CO(3) => mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CO(2) => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mM_weight4_ADDERTREE_INTERNAL_Madd_33,
      O(2) => mM_weight4_ADDERTREE_INTERNAL_Madd_23,
      O(1) => mM_weight4_ADDERTREE_INTERNAL_Madd_13,
      O(0) => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED,
      S(3) => mM_weight4_ADDERTREE_INTERNAL_Madd_31_rt_3093,
      S(2) => mM_weight4_ADDERTREE_INTERNAL_Madd_21_rt_3101,
      S(1) => mM_weight4_ADDERTREE_INTERNAL_Madd_11_rt_3104,
      S(0) => '0'
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd_21_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y9",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight4_ADDERTREE_INTERNAL_Madd_21_0,
      ADR5 => '1',
      O => mM_weight4_ADDERTREE_INTERNAL_Madd_21_rt_3101
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd31_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y9",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y9",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight4_ADDERTREE_INTERNAL_Madd_11_0,
      ADR5 => '1',
      O => mM_weight4_ADDERTREE_INTERNAL_Madd_11_rt_3104
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1357_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y9",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1357_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1356_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X6Y9",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1356_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1354_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y9",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1354_A5LUT_O_UNCONNECTED
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd_73_mM_weight4_ADDERTREE_INTERNAL_Madd_73_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight4_ADDERTREE_INTERNAL_Madd_73,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd_73_0
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd_73_mM_weight4_ADDERTREE_INTERNAL_Madd_73_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight4_ADDERTREE_INTERNAL_Madd_63,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd_63_0
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd_73_mM_weight4_ADDERTREE_INTERNAL_Madd_73_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight4_ADDERTREE_INTERNAL_Madd_53,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd_53_0
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd_73_mM_weight4_ADDERTREE_INTERNAL_Madd_73_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight4_ADDERTREE_INTERNAL_Madd_43,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd_43_0
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd_71_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y10",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weight4_ADDERTREE_INTERNAL_Madd_71_0,
      O => mM_weight4_ADDERTREE_INTERNAL_Madd_71_rt_3113
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y10"
    )
    port map (
      CI => mM_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mM_weight4_ADDERTREE_INTERNAL_Madd_73,
      O(2) => mM_weight4_ADDERTREE_INTERNAL_Madd_63,
      O(1) => mM_weight4_ADDERTREE_INTERNAL_Madd_53,
      O(0) => mM_weight4_ADDERTREE_INTERNAL_Madd_43,
      S(3) => mM_weight4_ADDERTREE_INTERNAL_Madd_71_rt_3113,
      S(2) => mM_weight4_ADDERTREE_INTERNAL_Madd_61_rt_3120,
      S(1) => mM_weight4_ADDERTREE_INTERNAL_Madd_51_rt_3123,
      S(0) => mM_weight4_ADDERTREE_INTERNAL_Madd_41_rt_3126
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd_61_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y10",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight4_ADDERTREE_INTERNAL_Madd_61_0,
      ADR5 => '1',
      O => mM_weight4_ADDERTREE_INTERNAL_Madd_61_rt_3120
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd35_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y10",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd_51_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y10",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight4_ADDERTREE_INTERNAL_Madd_51_0,
      ADR5 => '1',
      O => mM_weight4_ADDERTREE_INTERNAL_Madd_51_rt_3123
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd34_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y10",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd_41_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y10",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight4_ADDERTREE_INTERNAL_Madd_41_0,
      ADR5 => '1',
      O => mM_weight4_ADDERTREE_INTERNAL_Madd_41_rt_3126
    );
  mM_weight4_ADDERTREE_INTERNAL_Madd33_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y10",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight4_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight3_ADDERTREE_INTERNAL_Madd_33,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd_33_0
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight3_ADDERTREE_INTERNAL_Madd_23,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd_23_0
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight3_ADDERTREE_INTERNAL_Madd_13,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd_13_0
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd_31_rt : X_LUT6
    generic map(
      LOC => "SLICE_X10Y2",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight3_ADDERTREE_INTERNAL_Madd_31_0,
      ADR5 => '1',
      O => mM_weight3_ADDERTREE_INTERNAL_Madd_31_rt_3132
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd32_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y2",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED
    );
  ProtoComp32_CYINITGND_10 : X_ZERO
    generic map(
      LOC => "SLICE_X10Y2"
    )
    port map (
      O => mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X10Y2"
    )
    port map (
      CI => '0',
      CYINIT => mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0,
      CO(3) => mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CO(2) => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mM_weight3_ADDERTREE_INTERNAL_Madd_33,
      O(2) => mM_weight3_ADDERTREE_INTERNAL_Madd_23,
      O(1) => mM_weight3_ADDERTREE_INTERNAL_Madd_13,
      O(0) => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED,
      S(3) => mM_weight3_ADDERTREE_INTERNAL_Madd_31_rt_3132,
      S(2) => mM_weight3_ADDERTREE_INTERNAL_Madd_21_rt_3140,
      S(1) => mM_weight3_ADDERTREE_INTERNAL_Madd_11_rt_3143,
      S(0) => '0'
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd_21_rt : X_LUT6
    generic map(
      LOC => "SLICE_X10Y2",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight3_ADDERTREE_INTERNAL_Madd_21_0,
      ADR5 => '1',
      O => mM_weight3_ADDERTREE_INTERNAL_Madd_21_rt_3140
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd31_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y2",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X10Y2",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight3_ADDERTREE_INTERNAL_Madd_11_0,
      ADR5 => '1',
      O => mM_weight3_ADDERTREE_INTERNAL_Madd_11_rt_3143
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1349_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y2",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1349_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1348_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X10Y2",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1348_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1346_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y2",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1346_A5LUT_O_UNCONNECTED
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd_73_mM_weight3_ADDERTREE_INTERNAL_Madd_73_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight3_ADDERTREE_INTERNAL_Madd_73,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd_73_0
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd_73_mM_weight3_ADDERTREE_INTERNAL_Madd_73_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight3_ADDERTREE_INTERNAL_Madd_63,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd_63_0
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd_73_mM_weight3_ADDERTREE_INTERNAL_Madd_73_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight3_ADDERTREE_INTERNAL_Madd_53,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd_53_0
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd_73_mM_weight3_ADDERTREE_INTERNAL_Madd_73_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight3_ADDERTREE_INTERNAL_Madd_43,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd_43_0
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd_71_rt : X_LUT6
    generic map(
      LOC => "SLICE_X10Y3",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weight3_ADDERTREE_INTERNAL_Madd_71_0,
      O => mM_weight3_ADDERTREE_INTERNAL_Madd_71_rt_3152
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X10Y3"
    )
    port map (
      CI => mM_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mM_weight3_ADDERTREE_INTERNAL_Madd_73,
      O(2) => mM_weight3_ADDERTREE_INTERNAL_Madd_63,
      O(1) => mM_weight3_ADDERTREE_INTERNAL_Madd_53,
      O(0) => mM_weight3_ADDERTREE_INTERNAL_Madd_43,
      S(3) => mM_weight3_ADDERTREE_INTERNAL_Madd_71_rt_3152,
      S(2) => mM_weight3_ADDERTREE_INTERNAL_Madd_61_rt_3159,
      S(1) => mM_weight3_ADDERTREE_INTERNAL_Madd_51_rt_3162,
      S(0) => mM_weight3_ADDERTREE_INTERNAL_Madd_41_rt_3165
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd_61_rt : X_LUT6
    generic map(
      LOC => "SLICE_X10Y3",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight3_ADDERTREE_INTERNAL_Madd_61_0,
      ADR5 => '1',
      O => mM_weight3_ADDERTREE_INTERNAL_Madd_61_rt_3159
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd35_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y3",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd_51_rt : X_LUT6
    generic map(
      LOC => "SLICE_X10Y3",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight3_ADDERTREE_INTERNAL_Madd_51_0,
      ADR5 => '1',
      O => mM_weight3_ADDERTREE_INTERNAL_Madd_51_rt_3162
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd34_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y3",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd_41_rt : X_LUT6
    generic map(
      LOC => "SLICE_X10Y3",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight3_ADDERTREE_INTERNAL_Madd_41_0,
      ADR5 => '1',
      O => mM_weight3_ADDERTREE_INTERNAL_Madd_41_rt_3165
    );
  mM_weight3_ADDERTREE_INTERNAL_Madd33_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y3",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight3_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3_mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight2_ADDERTREE_INTERNAL_Madd_33,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd_33_0
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3_mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight2_ADDERTREE_INTERNAL_Madd_23,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd_23_0
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3_mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight2_ADDERTREE_INTERNAL_Madd_13,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd_13_0
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd_31_rt : X_LUT6
    generic map(
      LOC => "SLICE_X8Y4",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight2_ADDERTREE_INTERNAL_Madd_31_0,
      ADR5 => '1',
      O => mM_weight2_ADDERTREE_INTERNAL_Madd_31_rt_3171
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd32_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y4",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED
    );
  ProtoComp32_CYINITGND_11 : X_ZERO
    generic map(
      LOC => "SLICE_X8Y4"
    )
    port map (
      O => mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y4"
    )
    port map (
      CI => '0',
      CYINIT => mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0,
      CO(3) => mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CO(2) => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mM_weight2_ADDERTREE_INTERNAL_Madd_33,
      O(2) => mM_weight2_ADDERTREE_INTERNAL_Madd_23,
      O(1) => mM_weight2_ADDERTREE_INTERNAL_Madd_13,
      O(0) => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED,
      S(3) => mM_weight2_ADDERTREE_INTERNAL_Madd_31_rt_3171,
      S(2) => mM_weight2_ADDERTREE_INTERNAL_Madd_21_rt_3179,
      S(1) => mM_weight2_ADDERTREE_INTERNAL_Madd_11_rt_3182,
      S(0) => '0'
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd_21_rt : X_LUT6
    generic map(
      LOC => "SLICE_X8Y4",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight2_ADDERTREE_INTERNAL_Madd_21_0,
      ADR5 => '1',
      O => mM_weight2_ADDERTREE_INTERNAL_Madd_21_rt_3179
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd31_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y4",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X8Y4",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight2_ADDERTREE_INTERNAL_Madd_11_0,
      ADR5 => '1',
      O => mM_weight2_ADDERTREE_INTERNAL_Madd_11_rt_3182
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1341_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y4",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1341_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1340_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X8Y4",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1340_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1338_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y4",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1338_A5LUT_O_UNCONNECTED
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd_73_mM_weight2_ADDERTREE_INTERNAL_Madd_73_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight2_ADDERTREE_INTERNAL_Madd_73,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd_73_0
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd_73_mM_weight2_ADDERTREE_INTERNAL_Madd_73_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight2_ADDERTREE_INTERNAL_Madd_63,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd_63_0
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd_73_mM_weight2_ADDERTREE_INTERNAL_Madd_73_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight2_ADDERTREE_INTERNAL_Madd_53,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd_53_0
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd_73_mM_weight2_ADDERTREE_INTERNAL_Madd_73_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight2_ADDERTREE_INTERNAL_Madd_43,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd_43_0
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd_71_rt : X_LUT6
    generic map(
      LOC => "SLICE_X8Y5",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weight2_ADDERTREE_INTERNAL_Madd_71_0,
      O => mM_weight2_ADDERTREE_INTERNAL_Madd_71_rt_3191
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y5"
    )
    port map (
      CI => mM_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mM_weight2_ADDERTREE_INTERNAL_Madd_73,
      O(2) => mM_weight2_ADDERTREE_INTERNAL_Madd_63,
      O(1) => mM_weight2_ADDERTREE_INTERNAL_Madd_53,
      O(0) => mM_weight2_ADDERTREE_INTERNAL_Madd_43,
      S(3) => mM_weight2_ADDERTREE_INTERNAL_Madd_71_rt_3191,
      S(2) => mM_weight2_ADDERTREE_INTERNAL_Madd_61_rt_3198,
      S(1) => mM_weight2_ADDERTREE_INTERNAL_Madd_51_rt_3201,
      S(0) => mM_weight2_ADDERTREE_INTERNAL_Madd_41_rt_3204
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd_61_rt : X_LUT6
    generic map(
      LOC => "SLICE_X8Y5",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight2_ADDERTREE_INTERNAL_Madd_61_0,
      ADR5 => '1',
      O => mM_weight2_ADDERTREE_INTERNAL_Madd_61_rt_3198
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd35_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y5",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd_51_rt : X_LUT6
    generic map(
      LOC => "SLICE_X8Y5",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight2_ADDERTREE_INTERNAL_Madd_51_0,
      ADR5 => '1',
      O => mM_weight2_ADDERTREE_INTERNAL_Madd_51_rt_3201
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd34_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y5",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd_41_rt : X_LUT6
    generic map(
      LOC => "SLICE_X8Y5",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight2_ADDERTREE_INTERNAL_Madd_41_0,
      ADR5 => '1',
      O => mM_weight2_ADDERTREE_INTERNAL_Madd_41_rt_3204
    );
  mM_weight2_ADDERTREE_INTERNAL_Madd33_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y5",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight2_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight1_ADDERTREE_INTERNAL_Madd_33,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd_33_0
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight1_ADDERTREE_INTERNAL_Madd_23,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd_23_0
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight1_ADDERTREE_INTERNAL_Madd_13,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd_13_0
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight1_ADDERTREE_INTERNAL_Madd_03,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd_03_0
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd_31_rt : X_LUT6
    generic map(
      LOC => "SLICE_X14Y4",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight1_ADDERTREE_INTERNAL_Madd_31_0,
      ADR5 => '1',
      O => mM_weight1_ADDERTREE_INTERNAL_Madd_31_rt_3210
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd32_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y4",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight1_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED
    );
  ProtoComp34_CYINITGND_2 : X_ZERO
    generic map(
      LOC => "SLICE_X14Y4"
    )
    port map (
      O => mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp34_CYINITGND_0
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y4"
    )
    port map (
      CI => '0',
      CYINIT => mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp34_CYINITGND_0,
      CO(3) => mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CO(2) => NLW_mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mM_weight1_ADDERTREE_INTERNAL_Madd_33,
      O(2) => mM_weight1_ADDERTREE_INTERNAL_Madd_23,
      O(1) => mM_weight1_ADDERTREE_INTERNAL_Madd_13,
      O(0) => mM_weight1_ADDERTREE_INTERNAL_Madd_03,
      S(3) => mM_weight1_ADDERTREE_INTERNAL_Madd_31_rt_3210,
      S(2) => mM_weight1_ADDERTREE_INTERNAL_Madd_21_rt_3219,
      S(1) => mM_weight1_ADDERTREE_INTERNAL_Madd_11_rt_3222,
      S(0) => mM_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_rt_3225
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd_21_rt : X_LUT6
    generic map(
      LOC => "SLICE_X14Y4",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight1_ADDERTREE_INTERNAL_Madd_21_0,
      ADR5 => '1',
      O => mM_weight1_ADDERTREE_INTERNAL_Madd_21_rt_3219
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd31_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y4",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight1_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X14Y4",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight1_ADDERTREE_INTERNAL_Madd_11_0,
      ADR5 => '1',
      O => mM_weight1_ADDERTREE_INTERNAL_Madd_11_rt_3222
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1333_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y4",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1333_B5LUT_O_UNCONNECTED
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_rt : X_LUT6
    generic map(
      LOC => "SLICE_X14Y4",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_0,
      ADR5 => '1',
      O => mM_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_rt_3225
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1330_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y4",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1330_A5LUT_O_UNCONNECTED
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd_73_mM_weight1_ADDERTREE_INTERNAL_Madd_73_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight1_ADDERTREE_INTERNAL_Madd_73,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd_73_0
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd_73_mM_weight1_ADDERTREE_INTERNAL_Madd_73_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight1_ADDERTREE_INTERNAL_Madd_63,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd_63_0
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd_73_mM_weight1_ADDERTREE_INTERNAL_Madd_73_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight1_ADDERTREE_INTERNAL_Madd_53,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd_53_0
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd_73_mM_weight1_ADDERTREE_INTERNAL_Madd_73_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight1_ADDERTREE_INTERNAL_Madd_43,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd_43_0
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd_71_rt : X_LUT6
    generic map(
      LOC => "SLICE_X14Y5",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weight1_ADDERTREE_INTERNAL_Madd_71_0,
      O => mM_weight1_ADDERTREE_INTERNAL_Madd_71_rt_3232
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y5"
    )
    port map (
      CI => mM_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mM_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mM_weight1_ADDERTREE_INTERNAL_Madd_73,
      O(2) => mM_weight1_ADDERTREE_INTERNAL_Madd_63,
      O(1) => mM_weight1_ADDERTREE_INTERNAL_Madd_53,
      O(0) => mM_weight1_ADDERTREE_INTERNAL_Madd_43,
      S(3) => mM_weight1_ADDERTREE_INTERNAL_Madd_71_rt_3232,
      S(2) => mM_weight1_ADDERTREE_INTERNAL_Madd_61_rt_3239,
      S(1) => mM_weight1_ADDERTREE_INTERNAL_Madd_51_rt_3242,
      S(0) => mM_weight1_ADDERTREE_INTERNAL_Madd_41_rt_3245
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd_61_rt : X_LUT6
    generic map(
      LOC => "SLICE_X14Y5",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight1_ADDERTREE_INTERNAL_Madd_61_0,
      ADR5 => '1',
      O => mM_weight1_ADDERTREE_INTERNAL_Madd_61_rt_3239
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd35_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y5",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight1_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd_51_rt : X_LUT6
    generic map(
      LOC => "SLICE_X14Y5",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight1_ADDERTREE_INTERNAL_Madd_51_0,
      ADR5 => '1',
      O => mM_weight1_ADDERTREE_INTERNAL_Madd_51_rt_3242
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd34_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y5",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight1_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd_41_rt : X_LUT6
    generic map(
      LOC => "SLICE_X14Y5",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight1_ADDERTREE_INTERNAL_Madd_41_0,
      ADR5 => '1',
      O => mM_weight1_ADDERTREE_INTERNAL_Madd_41_rt_3245
    );
  mM_weight1_ADDERTREE_INTERNAL_Madd33_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y5",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight1_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight0_ADDERTREE_INTERNAL_Madd_33,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd_33_0
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight0_ADDERTREE_INTERNAL_Madd_23,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd_23_0
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight0_ADDERTREE_INTERNAL_Madd_13,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd_13_0
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight0_ADDERTREE_INTERNAL_Madd_03,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd_03_0
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd_31_rt : X_LUT6
    generic map(
      LOC => "SLICE_X12Y8",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight0_ADDERTREE_INTERNAL_Madd_31_0,
      ADR5 => '1',
      O => mM_weight0_ADDERTREE_INTERNAL_Madd_31_rt_3251
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd32_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X12Y8",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight0_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED
    );
  ProtoComp34_CYINITGND_3 : X_ZERO
    generic map(
      LOC => "SLICE_X12Y8"
    )
    port map (
      O => mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp34_CYINITGND_0
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X12Y8"
    )
    port map (
      CI => '0',
      CYINIT => mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp34_CYINITGND_0,
      CO(3) => mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CO(2) => NLW_mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mM_weight0_ADDERTREE_INTERNAL_Madd_33,
      O(2) => mM_weight0_ADDERTREE_INTERNAL_Madd_23,
      O(1) => mM_weight0_ADDERTREE_INTERNAL_Madd_13,
      O(0) => mM_weight0_ADDERTREE_INTERNAL_Madd_03,
      S(3) => mM_weight0_ADDERTREE_INTERNAL_Madd_31_rt_3251,
      S(2) => mM_weight0_ADDERTREE_INTERNAL_Madd_21_rt_3260,
      S(1) => mM_weight0_ADDERTREE_INTERNAL_Madd_11_rt_3263,
      S(0) => mM_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_rt_3266
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd_21_rt : X_LUT6
    generic map(
      LOC => "SLICE_X12Y8",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight0_ADDERTREE_INTERNAL_Madd_21_0,
      ADR5 => '1',
      O => mM_weight0_ADDERTREE_INTERNAL_Madd_21_rt_3260
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd31_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X12Y8",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight0_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X12Y8",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight0_ADDERTREE_INTERNAL_Madd_11_0,
      ADR5 => '1',
      O => mM_weight0_ADDERTREE_INTERNAL_Madd_11_rt_3263
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1325_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X12Y8",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1325_B5LUT_O_UNCONNECTED
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_rt : X_LUT6
    generic map(
      LOC => "SLICE_X12Y8",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_0,
      ADR5 => '1',
      O => mM_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_rt_3266
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1322_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X12Y8",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1322_A5LUT_O_UNCONNECTED
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd_73_mM_weight0_ADDERTREE_INTERNAL_Madd_73_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight0_ADDERTREE_INTERNAL_Madd_73,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd_73_0
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd_73_mM_weight0_ADDERTREE_INTERNAL_Madd_73_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight0_ADDERTREE_INTERNAL_Madd_63,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd_63_0
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd_73_mM_weight0_ADDERTREE_INTERNAL_Madd_73_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight0_ADDERTREE_INTERNAL_Madd_53,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd_53_0
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd_73_mM_weight0_ADDERTREE_INTERNAL_Madd_73_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weight0_ADDERTREE_INTERNAL_Madd_43,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd_43_0
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd_71_rt : X_LUT6
    generic map(
      LOC => "SLICE_X12Y9",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weight0_ADDERTREE_INTERNAL_Madd_71_0,
      O => mM_weight0_ADDERTREE_INTERNAL_Madd_71_rt_3273
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X12Y9"
    )
    port map (
      CI => mM_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mM_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mM_weight0_ADDERTREE_INTERNAL_Madd_73,
      O(2) => mM_weight0_ADDERTREE_INTERNAL_Madd_63,
      O(1) => mM_weight0_ADDERTREE_INTERNAL_Madd_53,
      O(0) => mM_weight0_ADDERTREE_INTERNAL_Madd_43,
      S(3) => mM_weight0_ADDERTREE_INTERNAL_Madd_71_rt_3273,
      S(2) => mM_weight0_ADDERTREE_INTERNAL_Madd_61_rt_3280,
      S(1) => mM_weight0_ADDERTREE_INTERNAL_Madd_51_rt_3283,
      S(0) => mM_weight0_ADDERTREE_INTERNAL_Madd_41_rt_3286
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd_61_rt : X_LUT6
    generic map(
      LOC => "SLICE_X12Y9",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight0_ADDERTREE_INTERNAL_Madd_61_0,
      ADR5 => '1',
      O => mM_weight0_ADDERTREE_INTERNAL_Madd_61_rt_3280
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd35_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X12Y9",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight0_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd_51_rt : X_LUT6
    generic map(
      LOC => "SLICE_X12Y9",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight0_ADDERTREE_INTERNAL_Madd_51_0,
      ADR5 => '1',
      O => mM_weight0_ADDERTREE_INTERNAL_Madd_51_rt_3283
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd34_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X12Y9",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight0_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd_41_rt : X_LUT6
    generic map(
      LOC => "SLICE_X12Y9",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight0_ADDERTREE_INTERNAL_Madd_41_0,
      ADR5 => '1',
      O => mM_weight0_ADDERTREE_INTERNAL_Madd_41_rt_3286
    );
  mM_weight0_ADDERTREE_INTERNAL_Madd33_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X12Y9",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mM_weight0_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight7_ADDERTREE_INTERNAL_Madd_33,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd_33_0
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight7_ADDERTREE_INTERNAL_Madd_23,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd_23_0
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight7_ADDERTREE_INTERNAL_Madd_13,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd_13_0
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd_31_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y36",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight7_ADDERTREE_INTERNAL_Madd_31_0,
      ADR5 => '1',
      O => mL_weight7_ADDERTREE_INTERNAL_Madd_31_rt_3292
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd32_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y36",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED
    );
  ProtoComp32_CYINITGND_12 : X_ZERO
    generic map(
      LOC => "SLICE_X2Y36"
    )
    port map (
      O => mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y36"
    )
    port map (
      CI => '0',
      CYINIT => mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0,
      CO(3) => mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CO(2) => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mL_weight7_ADDERTREE_INTERNAL_Madd_33,
      O(2) => mL_weight7_ADDERTREE_INTERNAL_Madd_23,
      O(1) => mL_weight7_ADDERTREE_INTERNAL_Madd_13,
      O(0) => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED,
      S(3) => mL_weight7_ADDERTREE_INTERNAL_Madd_31_rt_3292,
      S(2) => mL_weight7_ADDERTREE_INTERNAL_Madd_21_rt_3300,
      S(1) => mL_weight7_ADDERTREE_INTERNAL_Madd_11_rt_3303,
      S(0) => '0'
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd_21_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y36",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight7_ADDERTREE_INTERNAL_Madd_21_0,
      ADR5 => '1',
      O => mL_weight7_ADDERTREE_INTERNAL_Madd_21_rt_3300
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd31_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y36",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y36",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight7_ADDERTREE_INTERNAL_Madd_11_0,
      ADR5 => '1',
      O => mL_weight7_ADDERTREE_INTERNAL_Madd_11_rt_3303
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1158_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y36",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1158_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1157_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X2Y36",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1157_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1155_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y36",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1155_A5LUT_O_UNCONNECTED
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd_73_mL_weight7_ADDERTREE_INTERNAL_Madd_73_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight7_ADDERTREE_INTERNAL_Madd_73,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd_73_0
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd_73_mL_weight7_ADDERTREE_INTERNAL_Madd_73_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight7_ADDERTREE_INTERNAL_Madd_63,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd_63_0
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd_73_mL_weight7_ADDERTREE_INTERNAL_Madd_73_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight7_ADDERTREE_INTERNAL_Madd_53,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd_53_0
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd_73_mL_weight7_ADDERTREE_INTERNAL_Madd_73_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight7_ADDERTREE_INTERNAL_Madd_43,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd_43_0
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd_71_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y37",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weight7_ADDERTREE_INTERNAL_Madd_71_0,
      O => mL_weight7_ADDERTREE_INTERNAL_Madd_71_rt_3312
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y37"
    )
    port map (
      CI => mL_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mL_weight7_ADDERTREE_INTERNAL_Madd_73,
      O(2) => mL_weight7_ADDERTREE_INTERNAL_Madd_63,
      O(1) => mL_weight7_ADDERTREE_INTERNAL_Madd_53,
      O(0) => mL_weight7_ADDERTREE_INTERNAL_Madd_43,
      S(3) => mL_weight7_ADDERTREE_INTERNAL_Madd_71_rt_3312,
      S(2) => mL_weight7_ADDERTREE_INTERNAL_Madd_61_rt_3319,
      S(1) => mL_weight7_ADDERTREE_INTERNAL_Madd_51_rt_3322,
      S(0) => mL_weight7_ADDERTREE_INTERNAL_Madd_41_rt_3325
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd_61_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y37",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight7_ADDERTREE_INTERNAL_Madd_61_0,
      ADR5 => '1',
      O => mL_weight7_ADDERTREE_INTERNAL_Madd_61_rt_3319
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd35_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y37",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd_51_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y37",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight7_ADDERTREE_INTERNAL_Madd_51_0,
      ADR5 => '1',
      O => mL_weight7_ADDERTREE_INTERNAL_Madd_51_rt_3322
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd34_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y37",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd_41_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y37",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight7_ADDERTREE_INTERNAL_Madd_41_0,
      ADR5 => '1',
      O => mL_weight7_ADDERTREE_INTERNAL_Madd_41_rt_3325
    );
  mL_weight7_ADDERTREE_INTERNAL_Madd33_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y37",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight7_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight6_ADDERTREE_INTERNAL_Madd_33,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd_33_0
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight6_ADDERTREE_INTERNAL_Madd_23,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd_23_0
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight6_ADDERTREE_INTERNAL_Madd_13,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd_13_0
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd_31_rt : X_LUT6
    generic map(
      LOC => "SLICE_X4Y37",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight6_ADDERTREE_INTERNAL_Madd_31_0,
      ADR5 => '1',
      O => mL_weight6_ADDERTREE_INTERNAL_Madd_31_rt_3331
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd32_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y37",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED
    );
  ProtoComp32_CYINITGND_13 : X_ZERO
    generic map(
      LOC => "SLICE_X4Y37"
    )
    port map (
      O => mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y37"
    )
    port map (
      CI => '0',
      CYINIT => mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0,
      CO(3) => mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CO(2) => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mL_weight6_ADDERTREE_INTERNAL_Madd_33,
      O(2) => mL_weight6_ADDERTREE_INTERNAL_Madd_23,
      O(1) => mL_weight6_ADDERTREE_INTERNAL_Madd_13,
      O(0) => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED,
      S(3) => mL_weight6_ADDERTREE_INTERNAL_Madd_31_rt_3331,
      S(2) => mL_weight6_ADDERTREE_INTERNAL_Madd_21_rt_3339,
      S(1) => mL_weight6_ADDERTREE_INTERNAL_Madd_11_rt_3342,
      S(0) => '0'
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd_21_rt : X_LUT6
    generic map(
      LOC => "SLICE_X4Y37",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight6_ADDERTREE_INTERNAL_Madd_21_0,
      ADR5 => '1',
      O => mL_weight6_ADDERTREE_INTERNAL_Madd_21_rt_3339
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd31_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y37",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X4Y37",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight6_ADDERTREE_INTERNAL_Madd_11_0,
      ADR5 => '1',
      O => mL_weight6_ADDERTREE_INTERNAL_Madd_11_rt_3342
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1150_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y37",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1150_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1149_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X4Y37",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1149_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1147_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y37",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1147_A5LUT_O_UNCONNECTED
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd_73_mL_weight6_ADDERTREE_INTERNAL_Madd_73_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight6_ADDERTREE_INTERNAL_Madd_73,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd_73_0
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd_73_mL_weight6_ADDERTREE_INTERNAL_Madd_73_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight6_ADDERTREE_INTERNAL_Madd_63,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd_63_0
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd_73_mL_weight6_ADDERTREE_INTERNAL_Madd_73_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight6_ADDERTREE_INTERNAL_Madd_53,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd_53_0
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd_73_mL_weight6_ADDERTREE_INTERNAL_Madd_73_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight6_ADDERTREE_INTERNAL_Madd_43,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd_43_0
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd_71_rt : X_LUT6
    generic map(
      LOC => "SLICE_X4Y38",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weight6_ADDERTREE_INTERNAL_Madd_71_0,
      O => mL_weight6_ADDERTREE_INTERNAL_Madd_71_rt_3351
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y38"
    )
    port map (
      CI => mL_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mL_weight6_ADDERTREE_INTERNAL_Madd_73,
      O(2) => mL_weight6_ADDERTREE_INTERNAL_Madd_63,
      O(1) => mL_weight6_ADDERTREE_INTERNAL_Madd_53,
      O(0) => mL_weight6_ADDERTREE_INTERNAL_Madd_43,
      S(3) => mL_weight6_ADDERTREE_INTERNAL_Madd_71_rt_3351,
      S(2) => mL_weight6_ADDERTREE_INTERNAL_Madd_61_rt_3358,
      S(1) => mL_weight6_ADDERTREE_INTERNAL_Madd_51_rt_3361,
      S(0) => mL_weight6_ADDERTREE_INTERNAL_Madd_41_rt_3364
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd_61_rt : X_LUT6
    generic map(
      LOC => "SLICE_X4Y38",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight6_ADDERTREE_INTERNAL_Madd_61_0,
      ADR5 => '1',
      O => mL_weight6_ADDERTREE_INTERNAL_Madd_61_rt_3358
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd35_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y38",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd_51_rt : X_LUT6
    generic map(
      LOC => "SLICE_X4Y38",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight6_ADDERTREE_INTERNAL_Madd_51_0,
      ADR5 => '1',
      O => mL_weight6_ADDERTREE_INTERNAL_Madd_51_rt_3361
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd34_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y38",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd_41_rt : X_LUT6
    generic map(
      LOC => "SLICE_X4Y38",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight6_ADDERTREE_INTERNAL_Madd_41_0,
      ADR5 => '1',
      O => mL_weight6_ADDERTREE_INTERNAL_Madd_41_rt_3364
    );
  mL_weight6_ADDERTREE_INTERNAL_Madd33_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y38",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight6_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight5_ADDERTREE_INTERNAL_Madd_33,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd_33_0
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight5_ADDERTREE_INTERNAL_Madd_23,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd_23_0
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight5_ADDERTREE_INTERNAL_Madd_13,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd_13_0
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd_31_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y43",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight5_ADDERTREE_INTERNAL_Madd_31_0,
      ADR5 => '1',
      O => mL_weight5_ADDERTREE_INTERNAL_Madd_31_rt_3370
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd32_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y43",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED
    );
  ProtoComp32_CYINITGND_14 : X_ZERO
    generic map(
      LOC => "SLICE_X6Y43"
    )
    port map (
      O => mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y43"
    )
    port map (
      CI => '0',
      CYINIT => mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0,
      CO(3) => mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CO(2) => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mL_weight5_ADDERTREE_INTERNAL_Madd_33,
      O(2) => mL_weight5_ADDERTREE_INTERNAL_Madd_23,
      O(1) => mL_weight5_ADDERTREE_INTERNAL_Madd_13,
      O(0) => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED,
      S(3) => mL_weight5_ADDERTREE_INTERNAL_Madd_31_rt_3370,
      S(2) => mL_weight5_ADDERTREE_INTERNAL_Madd_21_rt_3378,
      S(1) => mL_weight5_ADDERTREE_INTERNAL_Madd_11_rt_3381,
      S(0) => '0'
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd_21_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y43",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight5_ADDERTREE_INTERNAL_Madd_21_0,
      ADR5 => '1',
      O => mL_weight5_ADDERTREE_INTERNAL_Madd_21_rt_3378
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd31_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y43",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y43",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight5_ADDERTREE_INTERNAL_Madd_11_0,
      ADR5 => '1',
      O => mL_weight5_ADDERTREE_INTERNAL_Madd_11_rt_3381
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1142_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y43",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1142_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1141_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X6Y43",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1141_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1139_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y43",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1139_A5LUT_O_UNCONNECTED
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd_73_mL_weight5_ADDERTREE_INTERNAL_Madd_73_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight5_ADDERTREE_INTERNAL_Madd_73,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd_73_0
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd_73_mL_weight5_ADDERTREE_INTERNAL_Madd_73_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight5_ADDERTREE_INTERNAL_Madd_63,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd_63_0
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd_73_mL_weight5_ADDERTREE_INTERNAL_Madd_73_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight5_ADDERTREE_INTERNAL_Madd_53,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd_53_0
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd_73_mL_weight5_ADDERTREE_INTERNAL_Madd_73_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight5_ADDERTREE_INTERNAL_Madd_43,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd_43_0
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd_71_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y44",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weight5_ADDERTREE_INTERNAL_Madd_71_0,
      O => mL_weight5_ADDERTREE_INTERNAL_Madd_71_rt_3390
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y44"
    )
    port map (
      CI => mL_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mL_weight5_ADDERTREE_INTERNAL_Madd_73,
      O(2) => mL_weight5_ADDERTREE_INTERNAL_Madd_63,
      O(1) => mL_weight5_ADDERTREE_INTERNAL_Madd_53,
      O(0) => mL_weight5_ADDERTREE_INTERNAL_Madd_43,
      S(3) => mL_weight5_ADDERTREE_INTERNAL_Madd_71_rt_3390,
      S(2) => mL_weight5_ADDERTREE_INTERNAL_Madd_61_rt_3397,
      S(1) => mL_weight5_ADDERTREE_INTERNAL_Madd_51_rt_3400,
      S(0) => mL_weight5_ADDERTREE_INTERNAL_Madd_41_rt_3403
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd_61_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y44",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight5_ADDERTREE_INTERNAL_Madd_61_0,
      ADR5 => '1',
      O => mL_weight5_ADDERTREE_INTERNAL_Madd_61_rt_3397
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd35_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y44",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd_51_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y44",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight5_ADDERTREE_INTERNAL_Madd_51_0,
      ADR5 => '1',
      O => mL_weight5_ADDERTREE_INTERNAL_Madd_51_rt_3400
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd34_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y44",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd_41_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y44",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight5_ADDERTREE_INTERNAL_Madd_41_0,
      ADR5 => '1',
      O => mL_weight5_ADDERTREE_INTERNAL_Madd_41_rt_3403
    );
  mL_weight5_ADDERTREE_INTERNAL_Madd33_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y44",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight5_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight4_ADDERTREE_INTERNAL_Madd_33,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd_33_0
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight4_ADDERTREE_INTERNAL_Madd_23,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd_23_0
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight4_ADDERTREE_INTERNAL_Madd_13,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd_13_0
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd_31_rt : X_LUT6
    generic map(
      LOC => "SLICE_X10Y41",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight4_ADDERTREE_INTERNAL_Madd_31_0,
      ADR5 => '1',
      O => mL_weight4_ADDERTREE_INTERNAL_Madd_31_rt_3409
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd32_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y41",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED
    );
  ProtoComp32_CYINITGND_15 : X_ZERO
    generic map(
      LOC => "SLICE_X10Y41"
    )
    port map (
      O => mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X10Y41"
    )
    port map (
      CI => '0',
      CYINIT => mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0,
      CO(3) => mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CO(2) => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mL_weight4_ADDERTREE_INTERNAL_Madd_33,
      O(2) => mL_weight4_ADDERTREE_INTERNAL_Madd_23,
      O(1) => mL_weight4_ADDERTREE_INTERNAL_Madd_13,
      O(0) => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED,
      S(3) => mL_weight4_ADDERTREE_INTERNAL_Madd_31_rt_3409,
      S(2) => mL_weight4_ADDERTREE_INTERNAL_Madd_21_rt_3417,
      S(1) => mL_weight4_ADDERTREE_INTERNAL_Madd_11_rt_3420,
      S(0) => '0'
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd_21_rt : X_LUT6
    generic map(
      LOC => "SLICE_X10Y41",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight4_ADDERTREE_INTERNAL_Madd_21_0,
      ADR5 => '1',
      O => mL_weight4_ADDERTREE_INTERNAL_Madd_21_rt_3417
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd31_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y41",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X10Y41",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight4_ADDERTREE_INTERNAL_Madd_11_0,
      ADR5 => '1',
      O => mL_weight4_ADDERTREE_INTERNAL_Madd_11_rt_3420
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1134_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y41",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1134_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1133_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X10Y41",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1133_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1131_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y41",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1131_A5LUT_O_UNCONNECTED
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd_73_mL_weight4_ADDERTREE_INTERNAL_Madd_73_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight4_ADDERTREE_INTERNAL_Madd_73,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd_73_0
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd_73_mL_weight4_ADDERTREE_INTERNAL_Madd_73_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight4_ADDERTREE_INTERNAL_Madd_63,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd_63_0
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd_73_mL_weight4_ADDERTREE_INTERNAL_Madd_73_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight4_ADDERTREE_INTERNAL_Madd_53,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd_53_0
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd_73_mL_weight4_ADDERTREE_INTERNAL_Madd_73_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight4_ADDERTREE_INTERNAL_Madd_43,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd_43_0
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd_71_rt : X_LUT6
    generic map(
      LOC => "SLICE_X10Y42",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weight4_ADDERTREE_INTERNAL_Madd_71_0,
      O => mL_weight4_ADDERTREE_INTERNAL_Madd_71_rt_3429
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X10Y42"
    )
    port map (
      CI => mL_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mL_weight4_ADDERTREE_INTERNAL_Madd_73,
      O(2) => mL_weight4_ADDERTREE_INTERNAL_Madd_63,
      O(1) => mL_weight4_ADDERTREE_INTERNAL_Madd_53,
      O(0) => mL_weight4_ADDERTREE_INTERNAL_Madd_43,
      S(3) => mL_weight4_ADDERTREE_INTERNAL_Madd_71_rt_3429,
      S(2) => mL_weight4_ADDERTREE_INTERNAL_Madd_61_rt_3436,
      S(1) => mL_weight4_ADDERTREE_INTERNAL_Madd_51_rt_3439,
      S(0) => mL_weight4_ADDERTREE_INTERNAL_Madd_41_rt_3442
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd_61_rt : X_LUT6
    generic map(
      LOC => "SLICE_X10Y42",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight4_ADDERTREE_INTERNAL_Madd_61_0,
      ADR5 => '1',
      O => mL_weight4_ADDERTREE_INTERNAL_Madd_61_rt_3436
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd35_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y42",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd_51_rt : X_LUT6
    generic map(
      LOC => "SLICE_X10Y42",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight4_ADDERTREE_INTERNAL_Madd_51_0,
      ADR5 => '1',
      O => mL_weight4_ADDERTREE_INTERNAL_Madd_51_rt_3439
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd34_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y42",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd_41_rt : X_LUT6
    generic map(
      LOC => "SLICE_X10Y42",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight4_ADDERTREE_INTERNAL_Madd_41_0,
      ADR5 => '1',
      O => mL_weight4_ADDERTREE_INTERNAL_Madd_41_rt_3442
    );
  mL_weight4_ADDERTREE_INTERNAL_Madd33_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y42",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight4_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight3_ADDERTREE_INTERNAL_Madd_33,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd_33_0
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight3_ADDERTREE_INTERNAL_Madd_23,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd_23_0
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight3_ADDERTREE_INTERNAL_Madd_13,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd_13_0
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd_31_rt : X_LUT6
    generic map(
      LOC => "SLICE_X20Y58",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight3_ADDERTREE_INTERNAL_Madd_31_0,
      ADR5 => '1',
      O => mL_weight3_ADDERTREE_INTERNAL_Madd_31_rt_3448
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd32_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y58",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED
    );
  ProtoComp32_CYINITGND_16 : X_ZERO
    generic map(
      LOC => "SLICE_X20Y58"
    )
    port map (
      O => mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y58"
    )
    port map (
      CI => '0',
      CYINIT => mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0,
      CO(3) => mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CO(2) => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mL_weight3_ADDERTREE_INTERNAL_Madd_33,
      O(2) => mL_weight3_ADDERTREE_INTERNAL_Madd_23,
      O(1) => mL_weight3_ADDERTREE_INTERNAL_Madd_13,
      O(0) => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED,
      S(3) => mL_weight3_ADDERTREE_INTERNAL_Madd_31_rt_3448,
      S(2) => mL_weight3_ADDERTREE_INTERNAL_Madd_21_rt_3456,
      S(1) => mL_weight3_ADDERTREE_INTERNAL_Madd_11_rt_3459,
      S(0) => '0'
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd_21_rt : X_LUT6
    generic map(
      LOC => "SLICE_X20Y58",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight3_ADDERTREE_INTERNAL_Madd_21_0,
      ADR5 => '1',
      O => mL_weight3_ADDERTREE_INTERNAL_Madd_21_rt_3456
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd31_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y58",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X20Y58",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight3_ADDERTREE_INTERNAL_Madd_11_0,
      ADR5 => '1',
      O => mL_weight3_ADDERTREE_INTERNAL_Madd_11_rt_3459
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1126_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y58",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1126_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1125_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X20Y58",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1125_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1123_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y58",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1123_A5LUT_O_UNCONNECTED
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd_73_mL_weight3_ADDERTREE_INTERNAL_Madd_73_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight3_ADDERTREE_INTERNAL_Madd_73,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd_73_0
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd_73_mL_weight3_ADDERTREE_INTERNAL_Madd_73_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight3_ADDERTREE_INTERNAL_Madd_63,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd_63_0
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd_73_mL_weight3_ADDERTREE_INTERNAL_Madd_73_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight3_ADDERTREE_INTERNAL_Madd_53,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd_53_0
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd_73_mL_weight3_ADDERTREE_INTERNAL_Madd_73_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight3_ADDERTREE_INTERNAL_Madd_43,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd_43_0
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd_71_rt : X_LUT6
    generic map(
      LOC => "SLICE_X20Y59",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weight3_ADDERTREE_INTERNAL_Madd_71_0,
      O => mL_weight3_ADDERTREE_INTERNAL_Madd_71_rt_3468
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y59"
    )
    port map (
      CI => mL_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mL_weight3_ADDERTREE_INTERNAL_Madd_73,
      O(2) => mL_weight3_ADDERTREE_INTERNAL_Madd_63,
      O(1) => mL_weight3_ADDERTREE_INTERNAL_Madd_53,
      O(0) => mL_weight3_ADDERTREE_INTERNAL_Madd_43,
      S(3) => mL_weight3_ADDERTREE_INTERNAL_Madd_71_rt_3468,
      S(2) => mL_weight3_ADDERTREE_INTERNAL_Madd_61_rt_3475,
      S(1) => mL_weight3_ADDERTREE_INTERNAL_Madd_51_rt_3478,
      S(0) => mL_weight3_ADDERTREE_INTERNAL_Madd_41_rt_3481
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd_61_rt : X_LUT6
    generic map(
      LOC => "SLICE_X20Y59",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight3_ADDERTREE_INTERNAL_Madd_61_0,
      ADR5 => '1',
      O => mL_weight3_ADDERTREE_INTERNAL_Madd_61_rt_3475
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd35_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y59",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd_51_rt : X_LUT6
    generic map(
      LOC => "SLICE_X20Y59",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight3_ADDERTREE_INTERNAL_Madd_51_0,
      ADR5 => '1',
      O => mL_weight3_ADDERTREE_INTERNAL_Madd_51_rt_3478
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd34_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y59",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd_41_rt : X_LUT6
    generic map(
      LOC => "SLICE_X20Y59",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight3_ADDERTREE_INTERNAL_Madd_41_0,
      ADR5 => '1',
      O => mL_weight3_ADDERTREE_INTERNAL_Madd_41_rt_3481
    );
  mL_weight3_ADDERTREE_INTERNAL_Madd33_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y59",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight3_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3_mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight2_ADDERTREE_INTERNAL_Madd_33,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd_33_0
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3_mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight2_ADDERTREE_INTERNAL_Madd_23,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd_23_0
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3_mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight2_ADDERTREE_INTERNAL_Madd_13,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd_13_0
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd_31_rt : X_LUT6
    generic map(
      LOC => "SLICE_X20Y56",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight2_ADDERTREE_INTERNAL_Madd_31_0,
      ADR5 => '1',
      O => mL_weight2_ADDERTREE_INTERNAL_Madd_31_rt_3487
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd32_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y56",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED
    );
  ProtoComp32_CYINITGND_17 : X_ZERO
    generic map(
      LOC => "SLICE_X20Y56"
    )
    port map (
      O => mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y56"
    )
    port map (
      CI => '0',
      CYINIT => mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0,
      CO(3) => mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CO(2) => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mL_weight2_ADDERTREE_INTERNAL_Madd_33,
      O(2) => mL_weight2_ADDERTREE_INTERNAL_Madd_23,
      O(1) => mL_weight2_ADDERTREE_INTERNAL_Madd_13,
      O(0) => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED,
      S(3) => mL_weight2_ADDERTREE_INTERNAL_Madd_31_rt_3487,
      S(2) => mL_weight2_ADDERTREE_INTERNAL_Madd_21_rt_3495,
      S(1) => mL_weight2_ADDERTREE_INTERNAL_Madd_11_rt_3498,
      S(0) => '0'
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd_21_rt : X_LUT6
    generic map(
      LOC => "SLICE_X20Y56",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight2_ADDERTREE_INTERNAL_Madd_21_0,
      ADR5 => '1',
      O => mL_weight2_ADDERTREE_INTERNAL_Madd_21_rt_3495
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd31_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y56",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X20Y56",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight2_ADDERTREE_INTERNAL_Madd_11_0,
      ADR5 => '1',
      O => mL_weight2_ADDERTREE_INTERNAL_Madd_11_rt_3498
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1118_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y56",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1118_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1117_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X20Y56",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1117_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1115_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y56",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1115_A5LUT_O_UNCONNECTED
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd_73_mL_weight2_ADDERTREE_INTERNAL_Madd_73_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight2_ADDERTREE_INTERNAL_Madd_73,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd_73_0
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd_73_mL_weight2_ADDERTREE_INTERNAL_Madd_73_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight2_ADDERTREE_INTERNAL_Madd_63,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd_63_0
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd_73_mL_weight2_ADDERTREE_INTERNAL_Madd_73_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight2_ADDERTREE_INTERNAL_Madd_53,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd_53_0
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd_73_mL_weight2_ADDERTREE_INTERNAL_Madd_73_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight2_ADDERTREE_INTERNAL_Madd_43,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd_43_0
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd_71_rt : X_LUT6
    generic map(
      LOC => "SLICE_X20Y57",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weight2_ADDERTREE_INTERNAL_Madd_71_0,
      O => mL_weight2_ADDERTREE_INTERNAL_Madd_71_rt_3507
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y57"
    )
    port map (
      CI => mL_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mL_weight2_ADDERTREE_INTERNAL_Madd_73,
      O(2) => mL_weight2_ADDERTREE_INTERNAL_Madd_63,
      O(1) => mL_weight2_ADDERTREE_INTERNAL_Madd_53,
      O(0) => mL_weight2_ADDERTREE_INTERNAL_Madd_43,
      S(3) => mL_weight2_ADDERTREE_INTERNAL_Madd_71_rt_3507,
      S(2) => mL_weight2_ADDERTREE_INTERNAL_Madd_61_rt_3514,
      S(1) => mL_weight2_ADDERTREE_INTERNAL_Madd_51_rt_3517,
      S(0) => mL_weight2_ADDERTREE_INTERNAL_Madd_41_rt_3520
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd_61_rt : X_LUT6
    generic map(
      LOC => "SLICE_X20Y57",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight2_ADDERTREE_INTERNAL_Madd_61_0,
      ADR5 => '1',
      O => mL_weight2_ADDERTREE_INTERNAL_Madd_61_rt_3514
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd35_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y57",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd_51_rt : X_LUT6
    generic map(
      LOC => "SLICE_X20Y57",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight2_ADDERTREE_INTERNAL_Madd_51_0,
      ADR5 => '1',
      O => mL_weight2_ADDERTREE_INTERNAL_Madd_51_rt_3517
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd34_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y57",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd_41_rt : X_LUT6
    generic map(
      LOC => "SLICE_X20Y57",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight2_ADDERTREE_INTERNAL_Madd_41_0,
      ADR5 => '1',
      O => mL_weight2_ADDERTREE_INTERNAL_Madd_41_rt_3520
    );
  mL_weight2_ADDERTREE_INTERNAL_Madd33_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y57",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight2_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight1_ADDERTREE_INTERNAL_Madd_33,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd_33_0
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight1_ADDERTREE_INTERNAL_Madd_23,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd_23_0
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight1_ADDERTREE_INTERNAL_Madd_13,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd_13_0
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight1_ADDERTREE_INTERNAL_Madd_03,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd_03_0
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd_31_rt : X_LUT6
    generic map(
      LOC => "SLICE_X14Y51",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight1_ADDERTREE_INTERNAL_Madd_31_0,
      ADR5 => '1',
      O => mL_weight1_ADDERTREE_INTERNAL_Madd_31_rt_3526
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd32_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y51",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight1_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED
    );
  ProtoComp34_CYINITGND_4 : X_ZERO
    generic map(
      LOC => "SLICE_X14Y51"
    )
    port map (
      O => mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp34_CYINITGND_0
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y51"
    )
    port map (
      CI => '0',
      CYINIT => mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp34_CYINITGND_0,
      CO(3) => mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CO(2) => NLW_mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mL_weight1_ADDERTREE_INTERNAL_Madd_33,
      O(2) => mL_weight1_ADDERTREE_INTERNAL_Madd_23,
      O(1) => mL_weight1_ADDERTREE_INTERNAL_Madd_13,
      O(0) => mL_weight1_ADDERTREE_INTERNAL_Madd_03,
      S(3) => mL_weight1_ADDERTREE_INTERNAL_Madd_31_rt_3526,
      S(2) => mL_weight1_ADDERTREE_INTERNAL_Madd_21_rt_3535,
      S(1) => mL_weight1_ADDERTREE_INTERNAL_Madd_11_rt_3538,
      S(0) => mL_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_rt_3541
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd_21_rt : X_LUT6
    generic map(
      LOC => "SLICE_X14Y51",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight1_ADDERTREE_INTERNAL_Madd_21_0,
      ADR5 => '1',
      O => mL_weight1_ADDERTREE_INTERNAL_Madd_21_rt_3535
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd31_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y51",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight1_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X14Y51",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight1_ADDERTREE_INTERNAL_Madd_11_0,
      ADR5 => '1',
      O => mL_weight1_ADDERTREE_INTERNAL_Madd_11_rt_3538
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1110_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y51",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1110_B5LUT_O_UNCONNECTED
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_rt : X_LUT6
    generic map(
      LOC => "SLICE_X14Y51",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_0,
      ADR5 => '1',
      O => mL_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_rt_3541
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1107_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y51",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1107_A5LUT_O_UNCONNECTED
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd_73_mL_weight1_ADDERTREE_INTERNAL_Madd_73_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight1_ADDERTREE_INTERNAL_Madd_73,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd_73_0
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd_73_mL_weight1_ADDERTREE_INTERNAL_Madd_73_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight1_ADDERTREE_INTERNAL_Madd_63,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd_63_0
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd_73_mL_weight1_ADDERTREE_INTERNAL_Madd_73_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight1_ADDERTREE_INTERNAL_Madd_53,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd_53_0
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd_73_mL_weight1_ADDERTREE_INTERNAL_Madd_73_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight1_ADDERTREE_INTERNAL_Madd_43,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd_43_0
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd_71_rt : X_LUT6
    generic map(
      LOC => "SLICE_X14Y52",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weight1_ADDERTREE_INTERNAL_Madd_71_0,
      O => mL_weight1_ADDERTREE_INTERNAL_Madd_71_rt_3548
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y52"
    )
    port map (
      CI => mL_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mL_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mL_weight1_ADDERTREE_INTERNAL_Madd_73,
      O(2) => mL_weight1_ADDERTREE_INTERNAL_Madd_63,
      O(1) => mL_weight1_ADDERTREE_INTERNAL_Madd_53,
      O(0) => mL_weight1_ADDERTREE_INTERNAL_Madd_43,
      S(3) => mL_weight1_ADDERTREE_INTERNAL_Madd_71_rt_3548,
      S(2) => mL_weight1_ADDERTREE_INTERNAL_Madd_61_rt_3555,
      S(1) => mL_weight1_ADDERTREE_INTERNAL_Madd_51_rt_3558,
      S(0) => mL_weight1_ADDERTREE_INTERNAL_Madd_41_rt_3561
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd_61_rt : X_LUT6
    generic map(
      LOC => "SLICE_X14Y52",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight1_ADDERTREE_INTERNAL_Madd_61_0,
      ADR5 => '1',
      O => mL_weight1_ADDERTREE_INTERNAL_Madd_61_rt_3555
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd35_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y52",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight1_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd_51_rt : X_LUT6
    generic map(
      LOC => "SLICE_X14Y52",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight1_ADDERTREE_INTERNAL_Madd_51_0,
      ADR5 => '1',
      O => mL_weight1_ADDERTREE_INTERNAL_Madd_51_rt_3558
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd34_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y52",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight1_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd_41_rt : X_LUT6
    generic map(
      LOC => "SLICE_X14Y52",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight1_ADDERTREE_INTERNAL_Madd_41_0,
      ADR5 => '1',
      O => mL_weight1_ADDERTREE_INTERNAL_Madd_41_rt_3561
    );
  mL_weight1_ADDERTREE_INTERNAL_Madd33_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y52",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight1_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight0_ADDERTREE_INTERNAL_Madd_33,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd_33_0
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight0_ADDERTREE_INTERNAL_Madd_23,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd_23_0
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight0_ADDERTREE_INTERNAL_Madd_13,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd_13_0
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight0_ADDERTREE_INTERNAL_Madd_03,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd_03_0
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd_31_rt : X_LUT6
    generic map(
      LOC => "SLICE_X8Y56",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight0_ADDERTREE_INTERNAL_Madd_31_0,
      ADR5 => '1',
      O => mL_weight0_ADDERTREE_INTERNAL_Madd_31_rt_3567
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd32_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y56",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight0_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED
    );
  ProtoComp34_CYINITGND_5 : X_ZERO
    generic map(
      LOC => "SLICE_X8Y56"
    )
    port map (
      O => mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp34_CYINITGND_0
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y56"
    )
    port map (
      CI => '0',
      CYINIT => mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp34_CYINITGND_0,
      CO(3) => mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CO(2) => NLW_mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mL_weight0_ADDERTREE_INTERNAL_Madd_33,
      O(2) => mL_weight0_ADDERTREE_INTERNAL_Madd_23,
      O(1) => mL_weight0_ADDERTREE_INTERNAL_Madd_13,
      O(0) => mL_weight0_ADDERTREE_INTERNAL_Madd_03,
      S(3) => mL_weight0_ADDERTREE_INTERNAL_Madd_31_rt_3567,
      S(2) => mL_weight0_ADDERTREE_INTERNAL_Madd_21_rt_3576,
      S(1) => mL_weight0_ADDERTREE_INTERNAL_Madd_11_rt_3579,
      S(0) => mL_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_rt_3582
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd_21_rt : X_LUT6
    generic map(
      LOC => "SLICE_X8Y56",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight0_ADDERTREE_INTERNAL_Madd_21_0,
      ADR5 => '1',
      O => mL_weight0_ADDERTREE_INTERNAL_Madd_21_rt_3576
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd31_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y56",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight0_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X8Y56",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight0_ADDERTREE_INTERNAL_Madd_11_0,
      ADR5 => '1',
      O => mL_weight0_ADDERTREE_INTERNAL_Madd_11_rt_3579
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1102_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y56",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1102_B5LUT_O_UNCONNECTED
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_rt : X_LUT6
    generic map(
      LOC => "SLICE_X8Y56",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_0,
      ADR5 => '1',
      O => mL_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_rt_3582
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1099_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y56",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1099_A5LUT_O_UNCONNECTED
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd_73_mL_weight0_ADDERTREE_INTERNAL_Madd_73_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight0_ADDERTREE_INTERNAL_Madd_73,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd_73_0
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd_73_mL_weight0_ADDERTREE_INTERNAL_Madd_73_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight0_ADDERTREE_INTERNAL_Madd_63,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd_63_0
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd_73_mL_weight0_ADDERTREE_INTERNAL_Madd_73_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight0_ADDERTREE_INTERNAL_Madd_53,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd_53_0
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd_73_mL_weight0_ADDERTREE_INTERNAL_Madd_73_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weight0_ADDERTREE_INTERNAL_Madd_43,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd_43_0
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd_71_rt : X_LUT6
    generic map(
      LOC => "SLICE_X8Y57",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weight0_ADDERTREE_INTERNAL_Madd_71_0,
      O => mL_weight0_ADDERTREE_INTERNAL_Madd_71_rt_3589
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y57"
    )
    port map (
      CI => mL_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mL_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mL_weight0_ADDERTREE_INTERNAL_Madd_73,
      O(2) => mL_weight0_ADDERTREE_INTERNAL_Madd_63,
      O(1) => mL_weight0_ADDERTREE_INTERNAL_Madd_53,
      O(0) => mL_weight0_ADDERTREE_INTERNAL_Madd_43,
      S(3) => mL_weight0_ADDERTREE_INTERNAL_Madd_71_rt_3589,
      S(2) => mL_weight0_ADDERTREE_INTERNAL_Madd_61_rt_3596,
      S(1) => mL_weight0_ADDERTREE_INTERNAL_Madd_51_rt_3599,
      S(0) => mL_weight0_ADDERTREE_INTERNAL_Madd_41_rt_3602
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd_61_rt : X_LUT6
    generic map(
      LOC => "SLICE_X8Y57",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight0_ADDERTREE_INTERNAL_Madd_61_0,
      ADR5 => '1',
      O => mL_weight0_ADDERTREE_INTERNAL_Madd_61_rt_3596
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd35_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y57",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight0_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd_51_rt : X_LUT6
    generic map(
      LOC => "SLICE_X8Y57",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight0_ADDERTREE_INTERNAL_Madd_51_0,
      ADR5 => '1',
      O => mL_weight0_ADDERTREE_INTERNAL_Madd_51_rt_3599
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd34_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y57",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight0_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd_41_rt : X_LUT6
    generic map(
      LOC => "SLICE_X8Y57",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight0_ADDERTREE_INTERNAL_Madd_41_0,
      ADR5 => '1',
      O => mL_weight0_ADDERTREE_INTERNAL_Madd_41_rt_3602
    );
  mL_weight0_ADDERTREE_INTERNAL_Madd33_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y57",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_weight0_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED
    );
  t_weight0_ADDERTREE_INTERNAL_Madd_33_t_weight0_ADDERTREE_INTERNAL_Madd_33_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight0_ADDERTREE_INTERNAL_Madd33_3612,
      O => t_weight0_ADDERTREE_INTERNAL_Madd33_0
    );
  t_weight0_ADDERTREE_INTERNAL_Madd_33_t_weight0_ADDERTREE_INTERNAL_Madd_33_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight0_ADDERTREE_INTERNAL_Madd32_pack_6,
      O => t_weight0_ADDERTREE_INTERNAL_Madd32_16161
    );
  t_weight0_ADDERTREE_INTERNAL_Madd_33_t_weight0_ADDERTREE_INTERNAL_Madd_33_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight0_ADDERTREE_INTERNAL_Madd31_pack_5,
      O => t_weight0_ADDERTREE_INTERNAL_Madd31_16157
    );
  t_weight0_ADDERTREE_INTERNAL_Madd_33_t_weight0_ADDERTREE_INTERNAL_Madd_33_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight0_ADDERTREE_INTERNAL_Madd_03,
      O => t_weight0_ADDERTREE_INTERNAL_Madd_03_0
    );
  t_weight0_ADDERTREE_INTERNAL_Madd_33_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X2Y33"
    )
    port map (
      DI => t_weight0_ADDERTREE_INTERNAL_Madd_33,
      O => t_weight0_ADDERTREE_INTERNAL_Madd_33_0,
      SRI => '0'
    );
  t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_3 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y33",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weight0_o1(3),
      ADR2 => t_weight0_o0(3),
      ADR3 => t_weight0_ADDERTREE_INTERNAL_Madd_31_0,
      ADR4 => t_weight0_ADDERTREE_INTERNAL_Madd32_16161,
      ADR5 => '1',
      O => t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_3_3611
    );
  t_weight0_ADDERTREE_INTERNAL_Madd33 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y33",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weight0_o1(3),
      ADR2 => t_weight0_o0(3),
      ADR3 => t_weight0_ADDERTREE_INTERNAL_Madd_31_0,
      ADR4 => '1',
      O => t_weight0_ADDERTREE_INTERNAL_Madd33_3612
    );
  ProtoComp35_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X2Y33"
    )
    port map (
      O => ProtoComp35_CYINITGND_0
    );
  t_weight0_ADDERTREE_INTERNAL_Madd_23_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X2Y33"
    )
    port map (
      DI => t_weight0_ADDERTREE_INTERNAL_Madd_23,
      O => t_weight0_ADDERTREE_INTERNAL_Madd_23_0,
      SRI => '0'
    );
  t_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y33"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp35_CYINITGND_0,
      CO(3) => t_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CO(2) => NLW_t_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => t_weight0_ADDERTREE_INTERNAL_Madd32_16161,
      DI(2) => t_weight0_ADDERTREE_INTERNAL_Madd31_16157,
      DI(1) => t_weight0_ADDERTREE_INTERNAL_Madd3_16156,
      DI(0) => '0',
      O(3) => t_weight0_ADDERTREE_INTERNAL_Madd_33,
      O(2) => t_weight0_ADDERTREE_INTERNAL_Madd_23,
      O(1) => t_weight0_ADDERTREE_INTERNAL_Madd_13,
      O(0) => t_weight0_ADDERTREE_INTERNAL_Madd_03,
      S(3) => t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_3_3611,
      S(2) => t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_2_3627,
      S(1) => t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_1_3635,
      S(0) => t_weight0_ADDERTREE_INTERNAL_Madd3_lut(0)
    );
  t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_2 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y33",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weight0_o1(2),
      ADR2 => t_weight0_o0(2),
      ADR3 => t_weight0_ADDERTREE_INTERNAL_Madd_21_0,
      ADR4 => t_weight0_ADDERTREE_INTERNAL_Madd31_16157,
      ADR5 => '1',
      O => t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_2_3627
    );
  t_weight0_ADDERTREE_INTERNAL_Madd32 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y33",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weight0_o1(2),
      ADR2 => t_weight0_o0(2),
      ADR3 => t_weight0_ADDERTREE_INTERNAL_Madd_21_0,
      ADR4 => '1',
      O => t_weight0_ADDERTREE_INTERNAL_Madd32_pack_6
    );
  t_weight0_ADDERTREE_INTERNAL_Madd_13_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X2Y33"
    )
    port map (
      DI => t_weight0_ADDERTREE_INTERNAL_Madd_13,
      O => t_weight0_ADDERTREE_INTERNAL_Madd_13_0,
      SRI => '0'
    );
  t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y33",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weight0_o1(1),
      ADR2 => t_weight0_o0(1),
      ADR3 => t_weight0_ADDERTREE_INTERNAL_Madd_11_0,
      ADR4 => t_weight0_ADDERTREE_INTERNAL_Madd3_16156,
      ADR5 => '1',
      O => t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_1_3635
    );
  t_weight0_ADDERTREE_INTERNAL_Madd31 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y33",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weight0_o1(1),
      ADR2 => t_weight0_o0(1),
      ADR3 => t_weight0_ADDERTREE_INTERNAL_Madd_11_0,
      ADR4 => '1',
      O => t_weight0_ADDERTREE_INTERNAL_Madd31_pack_5
    );
  t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y33",
      INIT => X"8777788887777888"
    )
    port map (
      ADR0 => mLOut(1),
      ADR1 => t_weightIn0(3),
      ADR2 => mLOut(0),
      ADR3 => t_weightIn0(4),
      ADR4 => t_weight0_ADDERTREE_INTERNAL_Madd_01_0,
      ADR5 => '1',
      O => t_weight0_ADDERTREE_INTERNAL_Madd3_lut(0)
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1090_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y33",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1090_A5LUT_O_UNCONNECTED
    );
  t_weight0_ADDERTREE_INTERNAL_Madd_43_t_weight0_ADDERTREE_INTERNAL_Madd_43_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight0_ADDERTREE_INTERNAL_Madd_73,
      O => t_weight0_ADDERTREE_INTERNAL_Madd_73_0
    );
  t_weight0_ADDERTREE_INTERNAL_Madd_43_t_weight0_ADDERTREE_INTERNAL_Madd_43_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight0_ADDERTREE_INTERNAL_Madd_63,
      O => t_weight0_ADDERTREE_INTERNAL_Madd_63_0
    );
  t_weight0_ADDERTREE_INTERNAL_Madd_43_t_weight0_ADDERTREE_INTERNAL_Madd_43_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight0_ADDERTREE_INTERNAL_Madd_53,
      O => t_weight0_ADDERTREE_INTERNAL_Madd_53_0
    );
  t_weight0_ADDERTREE_INTERNAL_Madd_43_t_weight0_ADDERTREE_INTERNAL_Madd_43_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight0_ADDERTREE_INTERNAL_Madd34_pack_4,
      O => t_weight0_ADDERTREE_INTERNAL_Madd34_16169
    );
  t_weight0_ADDERTREE_INTERNAL_Madd_71_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y34",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => t_weight0_ADDERTREE_INTERNAL_Madd_71_0,
      O => t_weight0_ADDERTREE_INTERNAL_Madd_71_rt_3653
    );
  t_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y34"
    )
    port map (
      CI => t_weight0_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_t_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_t_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_t_weight0_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => t_weight0_ADDERTREE_INTERNAL_Madd34_16169,
      DI(0) => t_weight0_ADDERTREE_INTERNAL_Madd33_0,
      O(3) => t_weight0_ADDERTREE_INTERNAL_Madd_73,
      O(2) => t_weight0_ADDERTREE_INTERNAL_Madd_63,
      O(1) => t_weight0_ADDERTREE_INTERNAL_Madd_53,
      O(0) => t_weight0_ADDERTREE_INTERNAL_Madd_43,
      S(3) => t_weight0_ADDERTREE_INTERNAL_Madd_71_rt_3653,
      S(2) => t_weight0_ADDERTREE_INTERNAL_Madd_61_rt_3662,
      S(1) => t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_5_3666,
      S(0) => t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_4_3671
    );
  t_weight0_ADDERTREE_INTERNAL_Madd_61_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y34",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weight0_ADDERTREE_INTERNAL_Madd_61_0,
      ADR5 => '1',
      O => t_weight0_ADDERTREE_INTERNAL_Madd_61_rt_3662
    );
  t_weight0_ADDERTREE_INTERNAL_Madd35_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y34",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight0_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED
    );
  t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_5 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y34",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weight0_ADDERTREE_INTERNAL_Madd_51_0,
      ADR5 => t_weight0_ADDERTREE_INTERNAL_Madd34_16169,
      O => t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_5_3666
    );
  t_weight0_ADDERTREE_INTERNAL_Madd_43_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X2Y34"
    )
    port map (
      DI => t_weight0_ADDERTREE_INTERNAL_Madd_43,
      O => t_weight0_ADDERTREE_INTERNAL_Madd_43_0,
      SRI => '0'
    );
  t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_4 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y34",
      INIT => X"F00F0FF0F00F0FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => t_weight0_o1(4),
      ADR3 => t_weight0_ADDERTREE_INTERNAL_Madd_41_0,
      ADR4 => t_weight0_ADDERTREE_INTERNAL_Madd33_0,
      ADR5 => '1',
      O => t_weight0_ADDERTREE_INTERNAL_Madd3_lut_0_4_3671
    );
  t_weight0_ADDERTREE_INTERNAL_Madd34 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y34",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => t_weight0_o1(4),
      ADR3 => t_weight0_ADDERTREE_INTERNAL_Madd_41_0,
      ADR4 => '1',
      O => t_weight0_ADDERTREE_INTERNAL_Madd34_pack_4
    );
  t_weight1_ADDERTREE_INTERNAL_Madd_33_t_weight1_ADDERTREE_INTERNAL_Madd_33_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight1_ADDERTREE_INTERNAL_Madd33_3682,
      O => t_weight1_ADDERTREE_INTERNAL_Madd33_0
    );
  t_weight1_ADDERTREE_INTERNAL_Madd_33_t_weight1_ADDERTREE_INTERNAL_Madd_33_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight1_ADDERTREE_INTERNAL_Madd32_pack_6,
      O => t_weight1_ADDERTREE_INTERNAL_Madd32_16184
    );
  t_weight1_ADDERTREE_INTERNAL_Madd_33_t_weight1_ADDERTREE_INTERNAL_Madd_33_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight1_ADDERTREE_INTERNAL_Madd31_pack_5,
      O => t_weight1_ADDERTREE_INTERNAL_Madd31_16180
    );
  t_weight1_ADDERTREE_INTERNAL_Madd_33_t_weight1_ADDERTREE_INTERNAL_Madd_33_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight1_ADDERTREE_INTERNAL_Madd_03,
      O => t_weight1_ADDERTREE_INTERNAL_Madd_03_0
    );
  t_weight1_ADDERTREE_INTERNAL_Madd_33_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X2Y18"
    )
    port map (
      DI => t_weight1_ADDERTREE_INTERNAL_Madd_33,
      O => t_weight1_ADDERTREE_INTERNAL_Madd_33_0,
      SRI => '0'
    );
  t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_3 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y18",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weight1_o1(3),
      ADR2 => t_weight1_o0(3),
      ADR3 => t_weight1_ADDERTREE_INTERNAL_Madd_31_0,
      ADR4 => t_weight1_ADDERTREE_INTERNAL_Madd32_16184,
      ADR5 => '1',
      O => t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_3_3681
    );
  t_weight1_ADDERTREE_INTERNAL_Madd33 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y18",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weight1_o1(3),
      ADR2 => t_weight1_o0(3),
      ADR3 => t_weight1_ADDERTREE_INTERNAL_Madd_31_0,
      ADR4 => '1',
      O => t_weight1_ADDERTREE_INTERNAL_Madd33_3682
    );
  ProtoComp35_CYINITGND_1 : X_ZERO
    generic map(
      LOC => "SLICE_X2Y18"
    )
    port map (
      O => t_weight1_ADDERTREE_INTERNAL_Madd_33_ProtoComp35_CYINITGND_0
    );
  t_weight1_ADDERTREE_INTERNAL_Madd_23_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X2Y18"
    )
    port map (
      DI => t_weight1_ADDERTREE_INTERNAL_Madd_23,
      O => t_weight1_ADDERTREE_INTERNAL_Madd_23_0,
      SRI => '0'
    );
  t_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y18"
    )
    port map (
      CI => '0',
      CYINIT => t_weight1_ADDERTREE_INTERNAL_Madd_33_ProtoComp35_CYINITGND_0,
      CO(3) => t_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CO(2) => NLW_t_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => t_weight1_ADDERTREE_INTERNAL_Madd32_16184,
      DI(2) => t_weight1_ADDERTREE_INTERNAL_Madd31_16180,
      DI(1) => t_weight1_ADDERTREE_INTERNAL_Madd3_16179,
      DI(0) => '0',
      O(3) => t_weight1_ADDERTREE_INTERNAL_Madd_33,
      O(2) => t_weight1_ADDERTREE_INTERNAL_Madd_23,
      O(1) => t_weight1_ADDERTREE_INTERNAL_Madd_13,
      O(0) => t_weight1_ADDERTREE_INTERNAL_Madd_03,
      S(3) => t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_3_3681,
      S(2) => t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_2_3697,
      S(1) => t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_1_3705,
      S(0) => t_weight1_ADDERTREE_INTERNAL_Madd3_lut(0)
    );
  t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_2 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y18",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weight1_o1(2),
      ADR2 => t_weight1_o0(2),
      ADR3 => t_weight1_ADDERTREE_INTERNAL_Madd_21_0,
      ADR4 => t_weight1_ADDERTREE_INTERNAL_Madd31_16180,
      ADR5 => '1',
      O => t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_2_3697
    );
  t_weight1_ADDERTREE_INTERNAL_Madd32 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y18",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weight1_o1(2),
      ADR2 => t_weight1_o0(2),
      ADR3 => t_weight1_ADDERTREE_INTERNAL_Madd_21_0,
      ADR4 => '1',
      O => t_weight1_ADDERTREE_INTERNAL_Madd32_pack_6
    );
  t_weight1_ADDERTREE_INTERNAL_Madd_13_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X2Y18"
    )
    port map (
      DI => t_weight1_ADDERTREE_INTERNAL_Madd_13,
      O => t_weight1_ADDERTREE_INTERNAL_Madd_13_0,
      SRI => '0'
    );
  t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y18",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weight1_o1(1),
      ADR2 => t_weight1_o0(1),
      ADR3 => t_weight1_ADDERTREE_INTERNAL_Madd_11_0,
      ADR4 => t_weight1_ADDERTREE_INTERNAL_Madd3_16179,
      ADR5 => '1',
      O => t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_1_3705
    );
  t_weight1_ADDERTREE_INTERNAL_Madd31 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y18",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weight1_o1(1),
      ADR2 => t_weight1_o0(1),
      ADR3 => t_weight1_ADDERTREE_INTERNAL_Madd_11_0,
      ADR4 => '1',
      O => t_weight1_ADDERTREE_INTERNAL_Madd31_pack_5
    );
  t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y18",
      INIT => X"8777788887777888"
    )
    port map (
      ADR0 => mMOut(1),
      ADR1 => t_weightIn1(3),
      ADR2 => mMOut(0),
      ADR3 => t_weightIn1(4),
      ADR4 => t_weight1_ADDERTREE_INTERNAL_Madd_01_0,
      ADR5 => '1',
      O => t_weight1_ADDERTREE_INTERNAL_Madd3_lut(0)
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1084_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y18",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1084_A5LUT_O_UNCONNECTED
    );
  t_weight1_ADDERTREE_INTERNAL_Madd_43_t_weight1_ADDERTREE_INTERNAL_Madd_43_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight1_ADDERTREE_INTERNAL_Madd_73,
      O => t_weight1_ADDERTREE_INTERNAL_Madd_73_0
    );
  t_weight1_ADDERTREE_INTERNAL_Madd_43_t_weight1_ADDERTREE_INTERNAL_Madd_43_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight1_ADDERTREE_INTERNAL_Madd_63,
      O => t_weight1_ADDERTREE_INTERNAL_Madd_63_0
    );
  t_weight1_ADDERTREE_INTERNAL_Madd_43_t_weight1_ADDERTREE_INTERNAL_Madd_43_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight1_ADDERTREE_INTERNAL_Madd_53,
      O => t_weight1_ADDERTREE_INTERNAL_Madd_53_0
    );
  t_weight1_ADDERTREE_INTERNAL_Madd_43_t_weight1_ADDERTREE_INTERNAL_Madd_43_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight1_ADDERTREE_INTERNAL_Madd34_pack_4,
      O => t_weight1_ADDERTREE_INTERNAL_Madd34_16192
    );
  t_weight1_ADDERTREE_INTERNAL_Madd_71_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y19",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => t_weight1_ADDERTREE_INTERNAL_Madd_71_0,
      O => t_weight1_ADDERTREE_INTERNAL_Madd_71_rt_3723
    );
  t_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y19"
    )
    port map (
      CI => t_weight1_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_t_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_t_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_t_weight1_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => t_weight1_ADDERTREE_INTERNAL_Madd34_16192,
      DI(0) => t_weight1_ADDERTREE_INTERNAL_Madd33_0,
      O(3) => t_weight1_ADDERTREE_INTERNAL_Madd_73,
      O(2) => t_weight1_ADDERTREE_INTERNAL_Madd_63,
      O(1) => t_weight1_ADDERTREE_INTERNAL_Madd_53,
      O(0) => t_weight1_ADDERTREE_INTERNAL_Madd_43,
      S(3) => t_weight1_ADDERTREE_INTERNAL_Madd_71_rt_3723,
      S(2) => t_weight1_ADDERTREE_INTERNAL_Madd_61_rt_3732,
      S(1) => t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_5_3736,
      S(0) => t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_4_3741
    );
  t_weight1_ADDERTREE_INTERNAL_Madd_61_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y19",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weight1_ADDERTREE_INTERNAL_Madd_61_0,
      ADR5 => '1',
      O => t_weight1_ADDERTREE_INTERNAL_Madd_61_rt_3732
    );
  t_weight1_ADDERTREE_INTERNAL_Madd35_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y19",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight1_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED
    );
  t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_5 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y19",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weight1_ADDERTREE_INTERNAL_Madd_51_0,
      ADR5 => t_weight1_ADDERTREE_INTERNAL_Madd34_16192,
      O => t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_5_3736
    );
  t_weight1_ADDERTREE_INTERNAL_Madd_43_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X2Y19"
    )
    port map (
      DI => t_weight1_ADDERTREE_INTERNAL_Madd_43,
      O => t_weight1_ADDERTREE_INTERNAL_Madd_43_0,
      SRI => '0'
    );
  t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_4 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y19",
      INIT => X"F00F0FF0F00F0FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => t_weight1_o1(4),
      ADR3 => t_weight1_ADDERTREE_INTERNAL_Madd_41_0,
      ADR4 => t_weight1_ADDERTREE_INTERNAL_Madd33_0,
      ADR5 => '1',
      O => t_weight1_ADDERTREE_INTERNAL_Madd3_lut_0_4_3741
    );
  t_weight1_ADDERTREE_INTERNAL_Madd34 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y19",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => t_weight1_o1(4),
      ADR3 => t_weight1_ADDERTREE_INTERNAL_Madd_41_0,
      ADR4 => '1',
      O => t_weight1_ADDERTREE_INTERNAL_Madd34_pack_4
    );
  t_weight2_ADDERTREE_INTERNAL_Madd_33_t_weight2_ADDERTREE_INTERNAL_Madd_33_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight2_ADDERTREE_INTERNAL_Madd33_3752,
      O => t_weight2_ADDERTREE_INTERNAL_Madd33_0
    );
  t_weight2_ADDERTREE_INTERNAL_Madd_33_t_weight2_ADDERTREE_INTERNAL_Madd_33_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight2_ADDERTREE_INTERNAL_Madd32_pack_6,
      O => t_weight2_ADDERTREE_INTERNAL_Madd32_16206
    );
  t_weight2_ADDERTREE_INTERNAL_Madd_33_t_weight2_ADDERTREE_INTERNAL_Madd_33_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight2_ADDERTREE_INTERNAL_Madd31_pack_5,
      O => t_weight2_ADDERTREE_INTERNAL_Madd31_16202
    );
  t_weight2_ADDERTREE_INTERNAL_Madd_33_t_weight2_ADDERTREE_INTERNAL_Madd_33_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight2_ADDERTREE_INTERNAL_Madd_03,
      O => t_weight2_ADDERTREE_INTERNAL_Madd_03_0
    );
  t_weight2_ADDERTREE_INTERNAL_Madd_33_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X4Y26"
    )
    port map (
      DI => t_weight2_ADDERTREE_INTERNAL_Madd_33,
      O => t_weight2_ADDERTREE_INTERNAL_Madd_33_0,
      SRI => '0'
    );
  t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_3 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y26",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weight2_o1(3),
      ADR2 => t_weight2_o0(3),
      ADR3 => t_weight2_ADDERTREE_INTERNAL_Madd_31_0,
      ADR4 => t_weight2_ADDERTREE_INTERNAL_Madd32_16206,
      ADR5 => '1',
      O => t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_3_3751
    );
  t_weight2_ADDERTREE_INTERNAL_Madd33 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y26",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weight2_o1(3),
      ADR2 => t_weight2_o0(3),
      ADR3 => t_weight2_ADDERTREE_INTERNAL_Madd_31_0,
      ADR4 => '1',
      O => t_weight2_ADDERTREE_INTERNAL_Madd33_3752
    );
  ProtoComp35_CYINITGND_2 : X_ZERO
    generic map(
      LOC => "SLICE_X4Y26"
    )
    port map (
      O => t_weight2_ADDERTREE_INTERNAL_Madd_33_ProtoComp35_CYINITGND_0
    );
  t_weight2_ADDERTREE_INTERNAL_Madd_23_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X4Y26"
    )
    port map (
      DI => t_weight2_ADDERTREE_INTERNAL_Madd_23,
      O => t_weight2_ADDERTREE_INTERNAL_Madd_23_0,
      SRI => '0'
    );
  t_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y26"
    )
    port map (
      CI => '0',
      CYINIT => t_weight2_ADDERTREE_INTERNAL_Madd_33_ProtoComp35_CYINITGND_0,
      CO(3) => t_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CO(2) => NLW_t_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => t_weight2_ADDERTREE_INTERNAL_Madd32_16206,
      DI(2) => t_weight2_ADDERTREE_INTERNAL_Madd31_16202,
      DI(1) => t_weight2_ADDERTREE_INTERNAL_Madd3_16201,
      DI(0) => '0',
      O(3) => t_weight2_ADDERTREE_INTERNAL_Madd_33,
      O(2) => t_weight2_ADDERTREE_INTERNAL_Madd_23,
      O(1) => t_weight2_ADDERTREE_INTERNAL_Madd_13,
      O(0) => t_weight2_ADDERTREE_INTERNAL_Madd_03,
      S(3) => t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_3_3751,
      S(2) => t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_2_3767,
      S(1) => t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_1_3775,
      S(0) => t_weight2_ADDERTREE_INTERNAL_Madd3_lut(0)
    );
  t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_2 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y26",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weight2_o1(2),
      ADR2 => t_weight2_o0(2),
      ADR3 => t_weight2_ADDERTREE_INTERNAL_Madd_21_0,
      ADR4 => t_weight2_ADDERTREE_INTERNAL_Madd31_16202,
      ADR5 => '1',
      O => t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_2_3767
    );
  t_weight2_ADDERTREE_INTERNAL_Madd32 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y26",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weight2_o1(2),
      ADR2 => t_weight2_o0(2),
      ADR3 => t_weight2_ADDERTREE_INTERNAL_Madd_21_0,
      ADR4 => '1',
      O => t_weight2_ADDERTREE_INTERNAL_Madd32_pack_6
    );
  t_weight2_ADDERTREE_INTERNAL_Madd_13_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X4Y26"
    )
    port map (
      DI => t_weight2_ADDERTREE_INTERNAL_Madd_13,
      O => t_weight2_ADDERTREE_INTERNAL_Madd_13_0,
      SRI => '0'
    );
  t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y26",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weight2_o1(1),
      ADR2 => t_weight2_o0(1),
      ADR3 => t_weight2_ADDERTREE_INTERNAL_Madd_11_0,
      ADR4 => t_weight2_ADDERTREE_INTERNAL_Madd3_16201,
      ADR5 => '1',
      O => t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_1_3775
    );
  t_weight2_ADDERTREE_INTERNAL_Madd31 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y26",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weight2_o1(1),
      ADR2 => t_weight2_o0(1),
      ADR3 => t_weight2_ADDERTREE_INTERNAL_Madd_11_0,
      ADR4 => '1',
      O => t_weight2_ADDERTREE_INTERNAL_Madd31_pack_5
    );
  t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y26",
      INIT => X"8777788887777888"
    )
    port map (
      ADR0 => mROut(1),
      ADR1 => t_weightIn2(3),
      ADR2 => mROut(0),
      ADR3 => t_weightIn2(4),
      ADR4 => t_weight2_ADDERTREE_INTERNAL_Madd_01_0,
      ADR5 => '1',
      O => t_weight2_ADDERTREE_INTERNAL_Madd3_lut(0)
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1078_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y26",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1078_A5LUT_O_UNCONNECTED
    );
  t_weight2_ADDERTREE_INTERNAL_Madd_43_t_weight2_ADDERTREE_INTERNAL_Madd_43_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight2_ADDERTREE_INTERNAL_Madd_73,
      O => t_weight2_ADDERTREE_INTERNAL_Madd_73_0
    );
  t_weight2_ADDERTREE_INTERNAL_Madd_43_t_weight2_ADDERTREE_INTERNAL_Madd_43_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight2_ADDERTREE_INTERNAL_Madd_63,
      O => t_weight2_ADDERTREE_INTERNAL_Madd_63_0
    );
  t_weight2_ADDERTREE_INTERNAL_Madd_43_t_weight2_ADDERTREE_INTERNAL_Madd_43_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight2_ADDERTREE_INTERNAL_Madd_53,
      O => t_weight2_ADDERTREE_INTERNAL_Madd_53_0
    );
  t_weight2_ADDERTREE_INTERNAL_Madd_43_t_weight2_ADDERTREE_INTERNAL_Madd_43_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight2_ADDERTREE_INTERNAL_Madd34_pack_4,
      O => t_weight2_ADDERTREE_INTERNAL_Madd34_16214
    );
  t_weight2_ADDERTREE_INTERNAL_Madd_71_rt : X_LUT6
    generic map(
      LOC => "SLICE_X4Y27",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => t_weight2_ADDERTREE_INTERNAL_Madd_71_0,
      O => t_weight2_ADDERTREE_INTERNAL_Madd_71_rt_3793
    );
  t_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y27"
    )
    port map (
      CI => t_weight2_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_t_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_t_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_t_weight2_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => t_weight2_ADDERTREE_INTERNAL_Madd34_16214,
      DI(0) => t_weight2_ADDERTREE_INTERNAL_Madd33_0,
      O(3) => t_weight2_ADDERTREE_INTERNAL_Madd_73,
      O(2) => t_weight2_ADDERTREE_INTERNAL_Madd_63,
      O(1) => t_weight2_ADDERTREE_INTERNAL_Madd_53,
      O(0) => t_weight2_ADDERTREE_INTERNAL_Madd_43,
      S(3) => t_weight2_ADDERTREE_INTERNAL_Madd_71_rt_3793,
      S(2) => t_weight2_ADDERTREE_INTERNAL_Madd_61_rt_3802,
      S(1) => t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_5_3806,
      S(0) => t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_4_3811
    );
  t_weight2_ADDERTREE_INTERNAL_Madd_61_rt : X_LUT6
    generic map(
      LOC => "SLICE_X4Y27",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weight2_ADDERTREE_INTERNAL_Madd_61_0,
      ADR5 => '1',
      O => t_weight2_ADDERTREE_INTERNAL_Madd_61_rt_3802
    );
  t_weight2_ADDERTREE_INTERNAL_Madd35_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y27",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight2_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED
    );
  t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_5 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y27",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weight2_ADDERTREE_INTERNAL_Madd_51_0,
      ADR5 => t_weight2_ADDERTREE_INTERNAL_Madd34_16214,
      O => t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_5_3806
    );
  t_weight2_ADDERTREE_INTERNAL_Madd_43_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X4Y27"
    )
    port map (
      DI => t_weight2_ADDERTREE_INTERNAL_Madd_43,
      O => t_weight2_ADDERTREE_INTERNAL_Madd_43_0,
      SRI => '0'
    );
  t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_4 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y27",
      INIT => X"F00F0FF0F00F0FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => t_weight2_o1(4),
      ADR3 => t_weight2_ADDERTREE_INTERNAL_Madd_41_0,
      ADR4 => t_weight2_ADDERTREE_INTERNAL_Madd33_0,
      ADR5 => '1',
      O => t_weight2_ADDERTREE_INTERNAL_Madd3_lut_0_4_3811
    );
  t_weight2_ADDERTREE_INTERNAL_Madd34 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y27",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => t_weight2_o1(4),
      ADR3 => t_weight2_ADDERTREE_INTERNAL_Madd_41_0,
      ADR4 => '1',
      O => t_weight2_ADDERTREE_INTERNAL_Madd34_pack_4
    );
  t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight3_ADDERTREE_INTERNAL_Madd_33,
      O => t_weight3_ADDERTREE_INTERNAL_Madd_33_0
    );
  t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight3_ADDERTREE_INTERNAL_Madd_23,
      O => t_weight3_ADDERTREE_INTERNAL_Madd_23_0
    );
  t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight3_ADDERTREE_INTERNAL_Madd_13,
      O => t_weight3_ADDERTREE_INTERNAL_Madd_13_0
    );
  t_weight3_ADDERTREE_INTERNAL_Madd_31_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y22",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weight3_ADDERTREE_INTERNAL_Madd_31_0,
      ADR5 => '1',
      O => t_weight3_ADDERTREE_INTERNAL_Madd_31_rt_3818
    );
  t_weight3_ADDERTREE_INTERNAL_Madd32_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y22",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight3_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED
    );
  ProtoComp32_CYINITGND_18 : X_ZERO
    generic map(
      LOC => "SLICE_X2Y22"
    )
    port map (
      O => t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0
    );
  t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y22"
    )
    port map (
      CI => '0',
      CYINIT => t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0,
      CO(3) => t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CO(2) => NLW_t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => t_weight3_ADDERTREE_INTERNAL_Madd_33,
      O(2) => t_weight3_ADDERTREE_INTERNAL_Madd_23,
      O(1) => t_weight3_ADDERTREE_INTERNAL_Madd_13,
      O(0) => NLW_t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED,
      S(3) => t_weight3_ADDERTREE_INTERNAL_Madd_31_rt_3818,
      S(2) => t_weight3_ADDERTREE_INTERNAL_Madd_21_rt_3826,
      S(1) => t_weight3_ADDERTREE_INTERNAL_Madd_11_rt_3829,
      S(0) => '0'
    );
  t_weight3_ADDERTREE_INTERNAL_Madd_21_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y22",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weight3_ADDERTREE_INTERNAL_Madd_21_0,
      ADR5 => '1',
      O => t_weight3_ADDERTREE_INTERNAL_Madd_21_rt_3826
    );
  t_weight3_ADDERTREE_INTERNAL_Madd31_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y22",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight3_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED
    );
  t_weight3_ADDERTREE_INTERNAL_Madd_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y22",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weight3_ADDERTREE_INTERNAL_Madd_11_0,
      ADR5 => '1',
      O => t_weight3_ADDERTREE_INTERNAL_Madd_11_rt_3829
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1069_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y22",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1069_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1072_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X2Y22",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1072_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1070_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y22",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1070_A5LUT_O_UNCONNECTED
    );
  t_weight3_ADDERTREE_INTERNAL_Madd_73_t_weight3_ADDERTREE_INTERNAL_Madd_73_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight3_ADDERTREE_INTERNAL_Madd_73,
      O => t_weight3_ADDERTREE_INTERNAL_Madd_73_0
    );
  t_weight3_ADDERTREE_INTERNAL_Madd_73_t_weight3_ADDERTREE_INTERNAL_Madd_73_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight3_ADDERTREE_INTERNAL_Madd_63,
      O => t_weight3_ADDERTREE_INTERNAL_Madd_63_0
    );
  t_weight3_ADDERTREE_INTERNAL_Madd_73_t_weight3_ADDERTREE_INTERNAL_Madd_73_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight3_ADDERTREE_INTERNAL_Madd_53,
      O => t_weight3_ADDERTREE_INTERNAL_Madd_53_0
    );
  t_weight3_ADDERTREE_INTERNAL_Madd_73_t_weight3_ADDERTREE_INTERNAL_Madd_73_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight3_ADDERTREE_INTERNAL_Madd_43,
      O => t_weight3_ADDERTREE_INTERNAL_Madd_43_0
    );
  t_weight3_ADDERTREE_INTERNAL_Madd_71_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y23",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => t_weight3_ADDERTREE_INTERNAL_Madd_71_0,
      O => t_weight3_ADDERTREE_INTERNAL_Madd_71_rt_3838
    );
  t_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y23"
    )
    port map (
      CI => t_weight3_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_t_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_t_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_t_weight3_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => t_weight3_ADDERTREE_INTERNAL_Madd_73,
      O(2) => t_weight3_ADDERTREE_INTERNAL_Madd_63,
      O(1) => t_weight3_ADDERTREE_INTERNAL_Madd_53,
      O(0) => t_weight3_ADDERTREE_INTERNAL_Madd_43,
      S(3) => t_weight3_ADDERTREE_INTERNAL_Madd_71_rt_3838,
      S(2) => t_weight3_ADDERTREE_INTERNAL_Madd_61_rt_3845,
      S(1) => t_weight3_ADDERTREE_INTERNAL_Madd_51_rt_3848,
      S(0) => t_weight3_ADDERTREE_INTERNAL_Madd_41_rt_3851
    );
  t_weight3_ADDERTREE_INTERNAL_Madd_61_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y23",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weight3_ADDERTREE_INTERNAL_Madd_61_0,
      ADR5 => '1',
      O => t_weight3_ADDERTREE_INTERNAL_Madd_61_rt_3845
    );
  t_weight3_ADDERTREE_INTERNAL_Madd35_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y23",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight3_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED
    );
  t_weight3_ADDERTREE_INTERNAL_Madd_51_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y23",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weight3_ADDERTREE_INTERNAL_Madd_51_0,
      ADR5 => '1',
      O => t_weight3_ADDERTREE_INTERNAL_Madd_51_rt_3848
    );
  t_weight3_ADDERTREE_INTERNAL_Madd34_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y23",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight3_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED
    );
  t_weight3_ADDERTREE_INTERNAL_Madd_41_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y23",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weight3_ADDERTREE_INTERNAL_Madd_41_0,
      ADR5 => '1',
      O => t_weight3_ADDERTREE_INTERNAL_Madd_41_rt_3851
    );
  t_weight3_ADDERTREE_INTERNAL_Madd33_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y23",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight3_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED
    );
  t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight4_ADDERTREE_INTERNAL_Madd_33,
      O => t_weight4_ADDERTREE_INTERNAL_Madd_33_0
    );
  t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight4_ADDERTREE_INTERNAL_Madd_23,
      O => t_weight4_ADDERTREE_INTERNAL_Madd_23_0
    );
  t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight4_ADDERTREE_INTERNAL_Madd_13,
      O => t_weight4_ADDERTREE_INTERNAL_Madd_13_0
    );
  t_weight4_ADDERTREE_INTERNAL_Madd_31_rt : X_LUT6
    generic map(
      LOC => "SLICE_X0Y13",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weight4_ADDERTREE_INTERNAL_Madd_31_0,
      ADR5 => '1',
      O => t_weight4_ADDERTREE_INTERNAL_Madd_31_rt_3857
    );
  t_weight4_ADDERTREE_INTERNAL_Madd32_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y13",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight4_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED
    );
  ProtoComp32_CYINITGND_19 : X_ZERO
    generic map(
      LOC => "SLICE_X0Y13"
    )
    port map (
      O => t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0
    );
  t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y13"
    )
    port map (
      CI => '0',
      CYINIT => t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0,
      CO(3) => t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CO(2) => NLW_t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => t_weight4_ADDERTREE_INTERNAL_Madd_33,
      O(2) => t_weight4_ADDERTREE_INTERNAL_Madd_23,
      O(1) => t_weight4_ADDERTREE_INTERNAL_Madd_13,
      O(0) => NLW_t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED,
      S(3) => t_weight4_ADDERTREE_INTERNAL_Madd_31_rt_3857,
      S(2) => t_weight4_ADDERTREE_INTERNAL_Madd_21_rt_3865,
      S(1) => t_weight4_ADDERTREE_INTERNAL_Madd_11_rt_3868,
      S(0) => '0'
    );
  t_weight4_ADDERTREE_INTERNAL_Madd_21_rt : X_LUT6
    generic map(
      LOC => "SLICE_X0Y13",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weight4_ADDERTREE_INTERNAL_Madd_21_0,
      ADR5 => '1',
      O => t_weight4_ADDERTREE_INTERNAL_Madd_21_rt_3865
    );
  t_weight4_ADDERTREE_INTERNAL_Madd31_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y13",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight4_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED
    );
  t_weight4_ADDERTREE_INTERNAL_Madd_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X0Y13",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weight4_ADDERTREE_INTERNAL_Madd_11_0,
      ADR5 => '1',
      O => t_weight4_ADDERTREE_INTERNAL_Madd_11_rt_3868
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1061_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y13",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1061_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1064_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y13",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1064_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1062_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y13",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1062_A5LUT_O_UNCONNECTED
    );
  t_weight4_ADDERTREE_INTERNAL_Madd_73_t_weight4_ADDERTREE_INTERNAL_Madd_73_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight4_ADDERTREE_INTERNAL_Madd_73,
      O => t_weight4_ADDERTREE_INTERNAL_Madd_73_0
    );
  t_weight4_ADDERTREE_INTERNAL_Madd_73_t_weight4_ADDERTREE_INTERNAL_Madd_73_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight4_ADDERTREE_INTERNAL_Madd_63,
      O => t_weight4_ADDERTREE_INTERNAL_Madd_63_0
    );
  t_weight4_ADDERTREE_INTERNAL_Madd_73_t_weight4_ADDERTREE_INTERNAL_Madd_73_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight4_ADDERTREE_INTERNAL_Madd_53,
      O => t_weight4_ADDERTREE_INTERNAL_Madd_53_0
    );
  t_weight4_ADDERTREE_INTERNAL_Madd_73_t_weight4_ADDERTREE_INTERNAL_Madd_73_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight4_ADDERTREE_INTERNAL_Madd_43,
      O => t_weight4_ADDERTREE_INTERNAL_Madd_43_0
    );
  t_weight4_ADDERTREE_INTERNAL_Madd_71_rt : X_LUT6
    generic map(
      LOC => "SLICE_X0Y14",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => t_weight4_ADDERTREE_INTERNAL_Madd_71_0,
      O => t_weight4_ADDERTREE_INTERNAL_Madd_71_rt_3877
    );
  t_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y14"
    )
    port map (
      CI => t_weight4_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_t_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_t_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_t_weight4_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => t_weight4_ADDERTREE_INTERNAL_Madd_73,
      O(2) => t_weight4_ADDERTREE_INTERNAL_Madd_63,
      O(1) => t_weight4_ADDERTREE_INTERNAL_Madd_53,
      O(0) => t_weight4_ADDERTREE_INTERNAL_Madd_43,
      S(3) => t_weight4_ADDERTREE_INTERNAL_Madd_71_rt_3877,
      S(2) => t_weight4_ADDERTREE_INTERNAL_Madd_61_rt_3884,
      S(1) => t_weight4_ADDERTREE_INTERNAL_Madd_51_rt_3887,
      S(0) => t_weight4_ADDERTREE_INTERNAL_Madd_41_rt_3890
    );
  t_weight4_ADDERTREE_INTERNAL_Madd_61_rt : X_LUT6
    generic map(
      LOC => "SLICE_X0Y14",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weight4_ADDERTREE_INTERNAL_Madd_61_0,
      ADR5 => '1',
      O => t_weight4_ADDERTREE_INTERNAL_Madd_61_rt_3884
    );
  t_weight4_ADDERTREE_INTERNAL_Madd35_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y14",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight4_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED
    );
  t_weight4_ADDERTREE_INTERNAL_Madd_51_rt : X_LUT6
    generic map(
      LOC => "SLICE_X0Y14",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weight4_ADDERTREE_INTERNAL_Madd_51_0,
      ADR5 => '1',
      O => t_weight4_ADDERTREE_INTERNAL_Madd_51_rt_3887
    );
  t_weight4_ADDERTREE_INTERNAL_Madd34_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y14",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight4_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED
    );
  t_weight4_ADDERTREE_INTERNAL_Madd_41_rt : X_LUT6
    generic map(
      LOC => "SLICE_X0Y14",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weight4_ADDERTREE_INTERNAL_Madd_41_0,
      ADR5 => '1',
      O => t_weight4_ADDERTREE_INTERNAL_Madd_41_rt_3890
    );
  t_weight4_ADDERTREE_INTERNAL_Madd33_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y14",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight4_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED
    );
  t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight5_ADDERTREE_INTERNAL_Madd_33,
      O => t_weight5_ADDERTREE_INTERNAL_Madd_33_0
    );
  t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight5_ADDERTREE_INTERNAL_Madd_23,
      O => t_weight5_ADDERTREE_INTERNAL_Madd_23_0
    );
  t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight5_ADDERTREE_INTERNAL_Madd_13,
      O => t_weight5_ADDERTREE_INTERNAL_Madd_13_0
    );
  t_weight5_ADDERTREE_INTERNAL_Madd_31_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y12",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weight5_ADDERTREE_INTERNAL_Madd_31_0,
      ADR5 => '1',
      O => t_weight5_ADDERTREE_INTERNAL_Madd_31_rt_3896
    );
  t_weight5_ADDERTREE_INTERNAL_Madd32_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y12",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight5_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED
    );
  ProtoComp32_CYINITGND_20 : X_ZERO
    generic map(
      LOC => "SLICE_X2Y12"
    )
    port map (
      O => t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0
    );
  t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y12"
    )
    port map (
      CI => '0',
      CYINIT => t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0,
      CO(3) => t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CO(2) => NLW_t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => t_weight5_ADDERTREE_INTERNAL_Madd_33,
      O(2) => t_weight5_ADDERTREE_INTERNAL_Madd_23,
      O(1) => t_weight5_ADDERTREE_INTERNAL_Madd_13,
      O(0) => NLW_t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED,
      S(3) => t_weight5_ADDERTREE_INTERNAL_Madd_31_rt_3896,
      S(2) => t_weight5_ADDERTREE_INTERNAL_Madd_21_rt_3904,
      S(1) => t_weight5_ADDERTREE_INTERNAL_Madd_11_rt_3907,
      S(0) => '0'
    );
  t_weight5_ADDERTREE_INTERNAL_Madd_21_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y12",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weight5_ADDERTREE_INTERNAL_Madd_21_0,
      ADR5 => '1',
      O => t_weight5_ADDERTREE_INTERNAL_Madd_21_rt_3904
    );
  t_weight5_ADDERTREE_INTERNAL_Madd31_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y12",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight5_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED
    );
  t_weight5_ADDERTREE_INTERNAL_Madd_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y12",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weight5_ADDERTREE_INTERNAL_Madd_11_0,
      ADR5 => '1',
      O => t_weight5_ADDERTREE_INTERNAL_Madd_11_rt_3907
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1053_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y12",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1053_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1056_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X2Y12",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1056_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1054_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y12",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1054_A5LUT_O_UNCONNECTED
    );
  t_weight5_ADDERTREE_INTERNAL_Madd_73_t_weight5_ADDERTREE_INTERNAL_Madd_73_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight5_ADDERTREE_INTERNAL_Madd_73,
      O => t_weight5_ADDERTREE_INTERNAL_Madd_73_0
    );
  t_weight5_ADDERTREE_INTERNAL_Madd_73_t_weight5_ADDERTREE_INTERNAL_Madd_73_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight5_ADDERTREE_INTERNAL_Madd_63,
      O => t_weight5_ADDERTREE_INTERNAL_Madd_63_0
    );
  t_weight5_ADDERTREE_INTERNAL_Madd_73_t_weight5_ADDERTREE_INTERNAL_Madd_73_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight5_ADDERTREE_INTERNAL_Madd_53,
      O => t_weight5_ADDERTREE_INTERNAL_Madd_53_0
    );
  t_weight5_ADDERTREE_INTERNAL_Madd_73_t_weight5_ADDERTREE_INTERNAL_Madd_73_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight5_ADDERTREE_INTERNAL_Madd_43,
      O => t_weight5_ADDERTREE_INTERNAL_Madd_43_0
    );
  t_weight5_ADDERTREE_INTERNAL_Madd_71_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y13",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => t_weight5_ADDERTREE_INTERNAL_Madd_71_0,
      O => t_weight5_ADDERTREE_INTERNAL_Madd_71_rt_3916
    );
  t_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y13"
    )
    port map (
      CI => t_weight5_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_t_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_t_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_t_weight5_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => t_weight5_ADDERTREE_INTERNAL_Madd_73,
      O(2) => t_weight5_ADDERTREE_INTERNAL_Madd_63,
      O(1) => t_weight5_ADDERTREE_INTERNAL_Madd_53,
      O(0) => t_weight5_ADDERTREE_INTERNAL_Madd_43,
      S(3) => t_weight5_ADDERTREE_INTERNAL_Madd_71_rt_3916,
      S(2) => t_weight5_ADDERTREE_INTERNAL_Madd_61_rt_3923,
      S(1) => t_weight5_ADDERTREE_INTERNAL_Madd_51_rt_3926,
      S(0) => t_weight5_ADDERTREE_INTERNAL_Madd_41_rt_3929
    );
  t_weight5_ADDERTREE_INTERNAL_Madd_61_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y13",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weight5_ADDERTREE_INTERNAL_Madd_61_0,
      ADR5 => '1',
      O => t_weight5_ADDERTREE_INTERNAL_Madd_61_rt_3923
    );
  t_weight5_ADDERTREE_INTERNAL_Madd35_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y13",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight5_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED
    );
  t_weight5_ADDERTREE_INTERNAL_Madd_51_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y13",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weight5_ADDERTREE_INTERNAL_Madd_51_0,
      ADR5 => '1',
      O => t_weight5_ADDERTREE_INTERNAL_Madd_51_rt_3926
    );
  t_weight5_ADDERTREE_INTERNAL_Madd34_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y13",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight5_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED
    );
  t_weight5_ADDERTREE_INTERNAL_Madd_41_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y13",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weight5_ADDERTREE_INTERNAL_Madd_41_0,
      ADR5 => '1',
      O => t_weight5_ADDERTREE_INTERNAL_Madd_41_rt_3929
    );
  t_weight5_ADDERTREE_INTERNAL_Madd33_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y13",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight5_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED
    );
  t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight6_ADDERTREE_INTERNAL_Madd_33,
      O => t_weight6_ADDERTREE_INTERNAL_Madd_33_0
    );
  t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight6_ADDERTREE_INTERNAL_Madd_23,
      O => t_weight6_ADDERTREE_INTERNAL_Madd_23_0
    );
  t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight6_ADDERTREE_INTERNAL_Madd_13,
      O => t_weight6_ADDERTREE_INTERNAL_Madd_13_0
    );
  t_weight6_ADDERTREE_INTERNAL_Madd_31_rt : X_LUT6
    generic map(
      LOC => "SLICE_X0Y16",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weight6_ADDERTREE_INTERNAL_Madd_31_0,
      ADR5 => '1',
      O => t_weight6_ADDERTREE_INTERNAL_Madd_31_rt_3935
    );
  t_weight6_ADDERTREE_INTERNAL_Madd32_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y16",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight6_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED
    );
  ProtoComp32_CYINITGND_21 : X_ZERO
    generic map(
      LOC => "SLICE_X0Y16"
    )
    port map (
      O => t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0
    );
  t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y16"
    )
    port map (
      CI => '0',
      CYINIT => t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0,
      CO(3) => t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CO(2) => NLW_t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => t_weight6_ADDERTREE_INTERNAL_Madd_33,
      O(2) => t_weight6_ADDERTREE_INTERNAL_Madd_23,
      O(1) => t_weight6_ADDERTREE_INTERNAL_Madd_13,
      O(0) => NLW_t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED,
      S(3) => t_weight6_ADDERTREE_INTERNAL_Madd_31_rt_3935,
      S(2) => t_weight6_ADDERTREE_INTERNAL_Madd_21_rt_3943,
      S(1) => t_weight6_ADDERTREE_INTERNAL_Madd_11_rt_3946,
      S(0) => '0'
    );
  t_weight6_ADDERTREE_INTERNAL_Madd_21_rt : X_LUT6
    generic map(
      LOC => "SLICE_X0Y16",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weight6_ADDERTREE_INTERNAL_Madd_21_0,
      ADR5 => '1',
      O => t_weight6_ADDERTREE_INTERNAL_Madd_21_rt_3943
    );
  t_weight6_ADDERTREE_INTERNAL_Madd31_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y16",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight6_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED
    );
  t_weight6_ADDERTREE_INTERNAL_Madd_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X0Y16",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weight6_ADDERTREE_INTERNAL_Madd_11_0,
      ADR5 => '1',
      O => t_weight6_ADDERTREE_INTERNAL_Madd_11_rt_3946
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1045_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y16",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1045_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1048_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y16",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1048_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1046_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y16",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1046_A5LUT_O_UNCONNECTED
    );
  t_weight6_ADDERTREE_INTERNAL_Madd_73_t_weight6_ADDERTREE_INTERNAL_Madd_73_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight6_ADDERTREE_INTERNAL_Madd_73,
      O => t_weight6_ADDERTREE_INTERNAL_Madd_73_0
    );
  t_weight6_ADDERTREE_INTERNAL_Madd_73_t_weight6_ADDERTREE_INTERNAL_Madd_73_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight6_ADDERTREE_INTERNAL_Madd_63,
      O => t_weight6_ADDERTREE_INTERNAL_Madd_63_0
    );
  t_weight6_ADDERTREE_INTERNAL_Madd_73_t_weight6_ADDERTREE_INTERNAL_Madd_73_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight6_ADDERTREE_INTERNAL_Madd_53,
      O => t_weight6_ADDERTREE_INTERNAL_Madd_53_0
    );
  t_weight6_ADDERTREE_INTERNAL_Madd_73_t_weight6_ADDERTREE_INTERNAL_Madd_73_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight6_ADDERTREE_INTERNAL_Madd_43,
      O => t_weight6_ADDERTREE_INTERNAL_Madd_43_0
    );
  t_weight6_ADDERTREE_INTERNAL_Madd_71_rt : X_LUT6
    generic map(
      LOC => "SLICE_X0Y17",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => t_weight6_ADDERTREE_INTERNAL_Madd_71_0,
      O => t_weight6_ADDERTREE_INTERNAL_Madd_71_rt_3955
    );
  t_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y17"
    )
    port map (
      CI => t_weight6_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_t_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_t_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_t_weight6_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => t_weight6_ADDERTREE_INTERNAL_Madd_73,
      O(2) => t_weight6_ADDERTREE_INTERNAL_Madd_63,
      O(1) => t_weight6_ADDERTREE_INTERNAL_Madd_53,
      O(0) => t_weight6_ADDERTREE_INTERNAL_Madd_43,
      S(3) => t_weight6_ADDERTREE_INTERNAL_Madd_71_rt_3955,
      S(2) => t_weight6_ADDERTREE_INTERNAL_Madd_61_rt_3962,
      S(1) => t_weight6_ADDERTREE_INTERNAL_Madd_51_rt_3965,
      S(0) => t_weight6_ADDERTREE_INTERNAL_Madd_41_rt_3968
    );
  t_weight6_ADDERTREE_INTERNAL_Madd_61_rt : X_LUT6
    generic map(
      LOC => "SLICE_X0Y17",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weight6_ADDERTREE_INTERNAL_Madd_61_0,
      ADR5 => '1',
      O => t_weight6_ADDERTREE_INTERNAL_Madd_61_rt_3962
    );
  t_weight6_ADDERTREE_INTERNAL_Madd35_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y17",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight6_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED
    );
  t_weight6_ADDERTREE_INTERNAL_Madd_51_rt : X_LUT6
    generic map(
      LOC => "SLICE_X0Y17",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weight6_ADDERTREE_INTERNAL_Madd_51_0,
      ADR5 => '1',
      O => t_weight6_ADDERTREE_INTERNAL_Madd_51_rt_3965
    );
  t_weight6_ADDERTREE_INTERNAL_Madd34_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y17",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight6_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED
    );
  t_weight6_ADDERTREE_INTERNAL_Madd_41_rt : X_LUT6
    generic map(
      LOC => "SLICE_X0Y17",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weight6_ADDERTREE_INTERNAL_Madd_41_0,
      ADR5 => '1',
      O => t_weight6_ADDERTREE_INTERNAL_Madd_41_rt_3968
    );
  t_weight6_ADDERTREE_INTERNAL_Madd33_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y17",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight6_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED
    );
  t_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_t_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight7_ADDERTREE_INTERNAL_Madd_33,
      O => t_weight7_ADDERTREE_INTERNAL_Madd_33_0
    );
  t_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_t_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight7_ADDERTREE_INTERNAL_Madd_23,
      O => t_weight7_ADDERTREE_INTERNAL_Madd_23_0
    );
  t_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_t_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight7_ADDERTREE_INTERNAL_Madd_13,
      O => t_weight7_ADDERTREE_INTERNAL_Madd_13_0
    );
  t_weight7_ADDERTREE_INTERNAL_Madd_31_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y15",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weight7_ADDERTREE_INTERNAL_Madd_31_0,
      ADR5 => '1',
      O => t_weight7_ADDERTREE_INTERNAL_Madd_31_rt_3974
    );
  t_weight7_ADDERTREE_INTERNAL_Madd32_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y15",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight7_ADDERTREE_INTERNAL_Madd32_D5LUT_O_UNCONNECTED
    );
  ProtoComp32_CYINITGND_22 : X_ZERO
    generic map(
      LOC => "SLICE_X6Y15"
    )
    port map (
      O => t_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0
    );
  t_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y15"
    )
    port map (
      CI => '0',
      CYINIT => t_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3_ProtoComp32_CYINITGND_0,
      CO(3) => t_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CO(2) => NLW_t_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => t_weight7_ADDERTREE_INTERNAL_Madd_33,
      O(2) => t_weight7_ADDERTREE_INTERNAL_Madd_23,
      O(1) => t_weight7_ADDERTREE_INTERNAL_Madd_13,
      O(0) => NLW_t_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_2_O_0_UNCONNECTED,
      S(3) => t_weight7_ADDERTREE_INTERNAL_Madd_31_rt_3974,
      S(2) => t_weight7_ADDERTREE_INTERNAL_Madd_21_rt_3982,
      S(1) => t_weight7_ADDERTREE_INTERNAL_Madd_11_rt_3985,
      S(0) => '0'
    );
  t_weight7_ADDERTREE_INTERNAL_Madd_21_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y15",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weight7_ADDERTREE_INTERNAL_Madd_21_0,
      ADR5 => '1',
      O => t_weight7_ADDERTREE_INTERNAL_Madd_21_rt_3982
    );
  t_weight7_ADDERTREE_INTERNAL_Madd31_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y15",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight7_ADDERTREE_INTERNAL_Madd31_C5LUT_O_UNCONNECTED
    );
  t_weight7_ADDERTREE_INTERNAL_Madd_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y15",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weight7_ADDERTREE_INTERNAL_Madd_11_0,
      ADR5 => '1',
      O => t_weight7_ADDERTREE_INTERNAL_Madd_11_rt_3985
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1037_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y15",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1037_B5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1040_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X6Y15",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1040_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1038_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y15",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1038_A5LUT_O_UNCONNECTED
    );
  t_weight7_ADDERTREE_INTERNAL_Madd_73_t_weight7_ADDERTREE_INTERNAL_Madd_73_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight7_ADDERTREE_INTERNAL_Madd_73,
      O => t_weight7_ADDERTREE_INTERNAL_Madd_73_0
    );
  t_weight7_ADDERTREE_INTERNAL_Madd_73_t_weight7_ADDERTREE_INTERNAL_Madd_73_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight7_ADDERTREE_INTERNAL_Madd_63,
      O => t_weight7_ADDERTREE_INTERNAL_Madd_63_0
    );
  t_weight7_ADDERTREE_INTERNAL_Madd_73_t_weight7_ADDERTREE_INTERNAL_Madd_73_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight7_ADDERTREE_INTERNAL_Madd_53,
      O => t_weight7_ADDERTREE_INTERNAL_Madd_53_0
    );
  t_weight7_ADDERTREE_INTERNAL_Madd_73_t_weight7_ADDERTREE_INTERNAL_Madd_73_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weight7_ADDERTREE_INTERNAL_Madd_43,
      O => t_weight7_ADDERTREE_INTERNAL_Madd_43_0
    );
  t_weight7_ADDERTREE_INTERNAL_Madd_71_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y16",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => t_weight7_ADDERTREE_INTERNAL_Madd_71_0,
      O => t_weight7_ADDERTREE_INTERNAL_Madd_71_rt_3994
    );
  t_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y16"
    )
    port map (
      CI => t_weight7_ADDERTREE_INTERNAL_Madd3_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_t_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_t_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_t_weight7_ADDERTREE_INTERNAL_Madd3_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => t_weight7_ADDERTREE_INTERNAL_Madd_73,
      O(2) => t_weight7_ADDERTREE_INTERNAL_Madd_63,
      O(1) => t_weight7_ADDERTREE_INTERNAL_Madd_53,
      O(0) => t_weight7_ADDERTREE_INTERNAL_Madd_43,
      S(3) => t_weight7_ADDERTREE_INTERNAL_Madd_71_rt_3994,
      S(2) => t_weight7_ADDERTREE_INTERNAL_Madd_61_rt_4001,
      S(1) => t_weight7_ADDERTREE_INTERNAL_Madd_51_rt_4004,
      S(0) => t_weight7_ADDERTREE_INTERNAL_Madd_41_rt_4007
    );
  t_weight7_ADDERTREE_INTERNAL_Madd_61_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y16",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weight7_ADDERTREE_INTERNAL_Madd_61_0,
      ADR5 => '1',
      O => t_weight7_ADDERTREE_INTERNAL_Madd_61_rt_4001
    );
  t_weight7_ADDERTREE_INTERNAL_Madd35_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y16",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight7_ADDERTREE_INTERNAL_Madd35_C5LUT_O_UNCONNECTED
    );
  t_weight7_ADDERTREE_INTERNAL_Madd_51_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y16",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weight7_ADDERTREE_INTERNAL_Madd_51_0,
      ADR5 => '1',
      O => t_weight7_ADDERTREE_INTERNAL_Madd_51_rt_4004
    );
  t_weight7_ADDERTREE_INTERNAL_Madd34_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y16",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight7_ADDERTREE_INTERNAL_Madd34_B5LUT_O_UNCONNECTED
    );
  t_weight7_ADDERTREE_INTERNAL_Madd_41_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y16",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weight7_ADDERTREE_INTERNAL_Madd_41_0,
      ADR5 => '1',
      O => t_weight7_ADDERTREE_INTERNAL_Madd_41_rt_4007
    );
  t_weight7_ADDERTREE_INTERNAL_Madd33_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y16",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weight7_ADDERTREE_INTERNAL_Madd33_A5LUT_O_UNCONNECTED
    );
  mR_ADDERTREE_INTERNAL_Madd_319_mR_ADDERTREE_INTERNAL_Madd_319_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd193_4017,
      O => mR_ADDERTREE_INTERNAL_Madd193_0
    );
  mR_ADDERTREE_INTERNAL_Madd_319_mR_ADDERTREE_INTERNAL_Madd_319_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd192_pack_6,
      O => mR_ADDERTREE_INTERNAL_Madd192_16256
    );
  mR_ADDERTREE_INTERNAL_Madd_319_mR_ADDERTREE_INTERNAL_Madd_319_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd191_pack_5,
      O => mR_ADDERTREE_INTERNAL_Madd191_16253
    );
  mR_ADDERTREE_INTERNAL_Madd_319_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X10Y29"
    )
    port map (
      DI => mR_ADDERTREE_INTERNAL_Madd_319,
      O => mR_ADDERTREE_INTERNAL_Madd_319_0,
      SRI => '0'
    );
  mR_ADDERTREE_INTERNAL_Madd19_lut_0_3 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y29",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weight4_ADDERTREE_INTERNAL_Madd_33_0,
      ADR2 => mR_weight5_ADDERTREE_INTERNAL_Madd_33_0,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_318_0,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd192_16256,
      ADR5 => '1',
      O => mR_ADDERTREE_INTERNAL_Madd19_lut_0_3_4016
    );
  mR_ADDERTREE_INTERNAL_Madd193 : X_LUT5
    generic map(
      LOC => "SLICE_X10Y29",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weight4_ADDERTREE_INTERNAL_Madd_33_0,
      ADR2 => mR_weight5_ADDERTREE_INTERNAL_Madd_33_0,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_318_0,
      ADR4 => '1',
      O => mR_ADDERTREE_INTERNAL_Madd193_4017
    );
  ProtoComp37_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X10Y29"
    )
    port map (
      O => ProtoComp37_CYINITGND_0
    );
  mR_ADDERTREE_INTERNAL_Madd_219_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X10Y29"
    )
    port map (
      DI => mR_ADDERTREE_INTERNAL_Madd_219,
      O => mR_ADDERTREE_INTERNAL_Madd_219_0,
      SRI => '0'
    );
  mR_ADDERTREE_INTERNAL_Madd19_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X10Y29"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp37_CYINITGND_0,
      CO(3) => mR_ADDERTREE_INTERNAL_Madd19_cy_0_3,
      CO(2) => NLW_mR_ADDERTREE_INTERNAL_Madd19_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_ADDERTREE_INTERNAL_Madd19_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_ADDERTREE_INTERNAL_Madd19_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => mR_ADDERTREE_INTERNAL_Madd192_16256,
      DI(2) => mR_ADDERTREE_INTERNAL_Madd191_16253,
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mR_ADDERTREE_INTERNAL_Madd_319,
      O(2) => mR_ADDERTREE_INTERNAL_Madd_219,
      O(1) => mR_ADDERTREE_INTERNAL_Madd_119,
      O(0) => NLW_mR_ADDERTREE_INTERNAL_Madd19_cy_0_2_O_0_UNCONNECTED,
      S(3) => mR_ADDERTREE_INTERNAL_Madd19_lut_0_3_4016,
      S(2) => mR_ADDERTREE_INTERNAL_Madd19_lut_0_2_4031,
      S(1) => mR_ADDERTREE_INTERNAL_Madd19_lut_0_1_4039,
      S(0) => '0'
    );
  mR_ADDERTREE_INTERNAL_Madd19_lut_0_2 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y29",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weight4_ADDERTREE_INTERNAL_Madd_23_0,
      ADR2 => mR_weight5_ADDERTREE_INTERNAL_Madd_23_0,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_218_0,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd191_16253,
      ADR5 => '1',
      O => mR_ADDERTREE_INTERNAL_Madd19_lut_0_2_4031
    );
  mR_ADDERTREE_INTERNAL_Madd192 : X_LUT5
    generic map(
      LOC => "SLICE_X10Y29",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weight4_ADDERTREE_INTERNAL_Madd_23_0,
      ADR2 => mR_weight5_ADDERTREE_INTERNAL_Madd_23_0,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_218_0,
      ADR4 => '1',
      O => mR_ADDERTREE_INTERNAL_Madd192_pack_6
    );
  mR_ADDERTREE_INTERNAL_Madd_119_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X10Y29"
    )
    port map (
      DI => mR_ADDERTREE_INTERNAL_Madd_119,
      O => mR_ADDERTREE_INTERNAL_Madd_119_0,
      SRI => '0'
    );
  mR_ADDERTREE_INTERNAL_Madd19_lut_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y29",
      INIT => X"F00F0FF0F00F0FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mR_weight4_ADDERTREE_INTERNAL_Madd_13_0,
      ADR3 => mR_weight5_ADDERTREE_INTERNAL_Madd_13_0,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_118_0,
      ADR5 => '1',
      O => mR_ADDERTREE_INTERNAL_Madd19_lut_0_1_4039
    );
  mR_ADDERTREE_INTERNAL_Madd191 : X_LUT5
    generic map(
      LOC => "SLICE_X10Y29",
      INIT => X"FFF0F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mR_weight4_ADDERTREE_INTERNAL_Madd_13_0,
      ADR3 => mR_weight5_ADDERTREE_INTERNAL_Madd_13_0,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_118_0,
      O => mR_ADDERTREE_INTERNAL_Madd191_pack_5
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1604_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X10Y29",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1604_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1602_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y29",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1602_A5LUT_O_UNCONNECTED
    );
  mR_ADDERTREE_INTERNAL_Madd_519_mR_ADDERTREE_INTERNAL_Madd_519_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd_719,
      O => mR_ADDERTREE_INTERNAL_Madd_719_0
    );
  mR_ADDERTREE_INTERNAL_Madd_519_mR_ADDERTREE_INTERNAL_Madd_519_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd_619,
      O => mR_ADDERTREE_INTERNAL_Madd_619_0
    );
  mR_ADDERTREE_INTERNAL_Madd_519_mR_ADDERTREE_INTERNAL_Madd_519_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd195_pack_9,
      O => mR_ADDERTREE_INTERNAL_Madd195_16266
    );
  mR_ADDERTREE_INTERNAL_Madd_519_mR_ADDERTREE_INTERNAL_Madd_519_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd194_pack_8,
      O => mR_ADDERTREE_INTERNAL_Madd194_16263
    );
  mR_ADDERTREE_INTERNAL_Madd19_lut_0_7 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y30",
      INIT => X"6969699669969696"
    )
    port map (
      ADR0 => mR_weight4_ADDERTREE_INTERNAL_Madd_73_0,
      ADR1 => mR_weight5_ADDERTREE_INTERNAL_Madd_73_0,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_718_0,
      ADR3 => mR_weight4_ADDERTREE_INTERNAL_Madd_63_0,
      ADR4 => mR_weight5_ADDERTREE_INTERNAL_Madd_63_0,
      ADR5 => mR_ADDERTREE_INTERNAL_Madd_618_0,
      O => mR_ADDERTREE_INTERNAL_Madd19_lut_0_7_4051
    );
  mR_ADDERTREE_INTERNAL_Madd19_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X10Y30"
    )
    port map (
      CI => mR_ADDERTREE_INTERNAL_Madd19_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mR_ADDERTREE_INTERNAL_Madd19_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_ADDERTREE_INTERNAL_Madd19_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_ADDERTREE_INTERNAL_Madd19_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_ADDERTREE_INTERNAL_Madd19_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_ADDERTREE_INTERNAL_Madd19_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => mR_ADDERTREE_INTERNAL_Madd195_16266,
      DI(1) => mR_ADDERTREE_INTERNAL_Madd194_16263,
      DI(0) => mR_ADDERTREE_INTERNAL_Madd193_0,
      O(3) => mR_ADDERTREE_INTERNAL_Madd_719,
      O(2) => mR_ADDERTREE_INTERNAL_Madd_619,
      O(1) => mR_ADDERTREE_INTERNAL_Madd_519,
      O(0) => mR_ADDERTREE_INTERNAL_Madd_419,
      S(3) => mR_ADDERTREE_INTERNAL_Madd19_lut_0_7_4051,
      S(2) => mR_ADDERTREE_INTERNAL_Madd19_lut_0_6_4066,
      S(1) => mR_ADDERTREE_INTERNAL_Madd19_lut_0_5_4073,
      S(0) => mR_ADDERTREE_INTERNAL_Madd19_lut_0_4_4081
    );
  mR_ADDERTREE_INTERNAL_Madd19_lut_0_6 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y30",
      INIT => X"0FF0F00FF00F0FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mR_weight4_ADDERTREE_INTERNAL_Madd_63_0,
      ADR3 => mR_weight5_ADDERTREE_INTERNAL_Madd_63_0,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_618_0,
      ADR5 => mR_ADDERTREE_INTERNAL_Madd195_16266,
      O => mR_ADDERTREE_INTERNAL_Madd19_lut_0_6_4066
    );
  mR_ADDERTREE_INTERNAL_Madd_519_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X10Y30"
    )
    port map (
      DI => mR_ADDERTREE_INTERNAL_Madd_519,
      O => mR_ADDERTREE_INTERNAL_Madd_519_0,
      SRI => '0'
    );
  mR_ADDERTREE_INTERNAL_Madd19_lut_0_5 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y30",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weight4_ADDERTREE_INTERNAL_Madd_53_0,
      ADR2 => mR_weight5_ADDERTREE_INTERNAL_Madd_53_0,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_518_0,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd194_16263,
      ADR5 => '1',
      O => mR_ADDERTREE_INTERNAL_Madd19_lut_0_5_4073
    );
  mR_ADDERTREE_INTERNAL_Madd195 : X_LUT5
    generic map(
      LOC => "SLICE_X10Y30",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weight4_ADDERTREE_INTERNAL_Madd_53_0,
      ADR2 => mR_weight5_ADDERTREE_INTERNAL_Madd_53_0,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_518_0,
      ADR4 => '1',
      O => mR_ADDERTREE_INTERNAL_Madd195_pack_9
    );
  mR_ADDERTREE_INTERNAL_Madd_419_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X10Y30"
    )
    port map (
      DI => mR_ADDERTREE_INTERNAL_Madd_419,
      O => mR_ADDERTREE_INTERNAL_Madd_419_0,
      SRI => '0'
    );
  mR_ADDERTREE_INTERNAL_Madd19_lut_0_4 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y30",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weight4_ADDERTREE_INTERNAL_Madd_43_0,
      ADR2 => mR_weight5_ADDERTREE_INTERNAL_Madd_43_0,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_418_0,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd193_0,
      ADR5 => '1',
      O => mR_ADDERTREE_INTERNAL_Madd19_lut_0_4_4081
    );
  mR_ADDERTREE_INTERNAL_Madd194 : X_LUT5
    generic map(
      LOC => "SLICE_X10Y30",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weight4_ADDERTREE_INTERNAL_Madd_43_0,
      ADR2 => mR_weight5_ADDERTREE_INTERNAL_Madd_43_0,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_418_0,
      ADR4 => '1',
      O => mR_ADDERTREE_INTERNAL_Madd194_pack_8
    );
  mM_ADDERTREE_INTERNAL_Madd_319_mM_ADDERTREE_INTERNAL_Madd_319_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd193_4093,
      O => mM_ADDERTREE_INTERNAL_Madd193_0
    );
  mM_ADDERTREE_INTERNAL_Madd_319_mM_ADDERTREE_INTERNAL_Madd_319_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd192_pack_6,
      O => mM_ADDERTREE_INTERNAL_Madd192_16276
    );
  mM_ADDERTREE_INTERNAL_Madd_319_mM_ADDERTREE_INTERNAL_Madd_319_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd191_pack_5,
      O => mM_ADDERTREE_INTERNAL_Madd191_16273
    );
  mM_ADDERTREE_INTERNAL_Madd_319_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X4Y8"
    )
    port map (
      DI => mM_ADDERTREE_INTERNAL_Madd_319,
      O => mM_ADDERTREE_INTERNAL_Madd_319_0,
      SRI => '0'
    );
  mM_ADDERTREE_INTERNAL_Madd19_lut_0_3 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y8",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weight4_ADDERTREE_INTERNAL_Madd_33_0,
      ADR2 => mM_weight5_ADDERTREE_INTERNAL_Madd_33_0,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_318_0,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd192_16276,
      ADR5 => '1',
      O => mM_ADDERTREE_INTERNAL_Madd19_lut_0_3_4092
    );
  mM_ADDERTREE_INTERNAL_Madd193 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y8",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weight4_ADDERTREE_INTERNAL_Madd_33_0,
      ADR2 => mM_weight5_ADDERTREE_INTERNAL_Madd_33_0,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_318_0,
      ADR4 => '1',
      O => mM_ADDERTREE_INTERNAL_Madd193_4093
    );
  ProtoComp37_CYINITGND_1 : X_ZERO
    generic map(
      LOC => "SLICE_X4Y8"
    )
    port map (
      O => mM_ADDERTREE_INTERNAL_Madd_319_ProtoComp37_CYINITGND_0
    );
  mM_ADDERTREE_INTERNAL_Madd_219_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X4Y8"
    )
    port map (
      DI => mM_ADDERTREE_INTERNAL_Madd_219,
      O => mM_ADDERTREE_INTERNAL_Madd_219_0,
      SRI => '0'
    );
  mM_ADDERTREE_INTERNAL_Madd19_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y8"
    )
    port map (
      CI => '0',
      CYINIT => mM_ADDERTREE_INTERNAL_Madd_319_ProtoComp37_CYINITGND_0,
      CO(3) => mM_ADDERTREE_INTERNAL_Madd19_cy_0_3,
      CO(2) => NLW_mM_ADDERTREE_INTERNAL_Madd19_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_ADDERTREE_INTERNAL_Madd19_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_ADDERTREE_INTERNAL_Madd19_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => mM_ADDERTREE_INTERNAL_Madd192_16276,
      DI(2) => mM_ADDERTREE_INTERNAL_Madd191_16273,
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mM_ADDERTREE_INTERNAL_Madd_319,
      O(2) => mM_ADDERTREE_INTERNAL_Madd_219,
      O(1) => mM_ADDERTREE_INTERNAL_Madd_119,
      O(0) => NLW_mM_ADDERTREE_INTERNAL_Madd19_cy_0_2_O_0_UNCONNECTED,
      S(3) => mM_ADDERTREE_INTERNAL_Madd19_lut_0_3_4092,
      S(2) => mM_ADDERTREE_INTERNAL_Madd19_lut_0_2_4107,
      S(1) => mM_ADDERTREE_INTERNAL_Madd19_lut_0_1_4115,
      S(0) => '0'
    );
  mM_ADDERTREE_INTERNAL_Madd19_lut_0_2 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y8",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weight4_ADDERTREE_INTERNAL_Madd_23_0,
      ADR2 => mM_weight5_ADDERTREE_INTERNAL_Madd_23_0,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_218_0,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd191_16273,
      ADR5 => '1',
      O => mM_ADDERTREE_INTERNAL_Madd19_lut_0_2_4107
    );
  mM_ADDERTREE_INTERNAL_Madd192 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y8",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weight4_ADDERTREE_INTERNAL_Madd_23_0,
      ADR2 => mM_weight5_ADDERTREE_INTERNAL_Madd_23_0,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_218_0,
      ADR4 => '1',
      O => mM_ADDERTREE_INTERNAL_Madd192_pack_6
    );
  mM_ADDERTREE_INTERNAL_Madd_119_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X4Y8"
    )
    port map (
      DI => mM_ADDERTREE_INTERNAL_Madd_119,
      O => mM_ADDERTREE_INTERNAL_Madd_119_0,
      SRI => '0'
    );
  mM_ADDERTREE_INTERNAL_Madd19_lut_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y8",
      INIT => X"F00F0FF0F00F0FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mM_weight4_ADDERTREE_INTERNAL_Madd_13_0,
      ADR3 => mM_weight5_ADDERTREE_INTERNAL_Madd_13_0,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_118_0,
      ADR5 => '1',
      O => mM_ADDERTREE_INTERNAL_Madd19_lut_0_1_4115
    );
  mM_ADDERTREE_INTERNAL_Madd191 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y8",
      INIT => X"FFF0F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mM_weight4_ADDERTREE_INTERNAL_Madd_13_0,
      ADR3 => mM_weight5_ADDERTREE_INTERNAL_Madd_13_0,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_118_0,
      O => mM_ADDERTREE_INTERNAL_Madd191_pack_5
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1459_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X4Y8",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1459_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1457_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y8",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1457_A5LUT_O_UNCONNECTED
    );
  mM_ADDERTREE_INTERNAL_Madd_519_mM_ADDERTREE_INTERNAL_Madd_519_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd_719,
      O => mM_ADDERTREE_INTERNAL_Madd_719_0
    );
  mM_ADDERTREE_INTERNAL_Madd_519_mM_ADDERTREE_INTERNAL_Madd_519_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd_619,
      O => mM_ADDERTREE_INTERNAL_Madd_619_0
    );
  mM_ADDERTREE_INTERNAL_Madd_519_mM_ADDERTREE_INTERNAL_Madd_519_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd195_pack_9,
      O => mM_ADDERTREE_INTERNAL_Madd195_16286
    );
  mM_ADDERTREE_INTERNAL_Madd_519_mM_ADDERTREE_INTERNAL_Madd_519_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd194_pack_8,
      O => mM_ADDERTREE_INTERNAL_Madd194_16283
    );
  mM_ADDERTREE_INTERNAL_Madd19_lut_0_7 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y9",
      INIT => X"6969699669969696"
    )
    port map (
      ADR0 => mM_weight4_ADDERTREE_INTERNAL_Madd_73_0,
      ADR1 => mM_weight5_ADDERTREE_INTERNAL_Madd_73_0,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_718_0,
      ADR3 => mM_weight4_ADDERTREE_INTERNAL_Madd_63_0,
      ADR4 => mM_weight5_ADDERTREE_INTERNAL_Madd_63_0,
      ADR5 => mM_ADDERTREE_INTERNAL_Madd_618_0,
      O => mM_ADDERTREE_INTERNAL_Madd19_lut_0_7_4127
    );
  mM_ADDERTREE_INTERNAL_Madd19_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y9"
    )
    port map (
      CI => mM_ADDERTREE_INTERNAL_Madd19_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mM_ADDERTREE_INTERNAL_Madd19_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_ADDERTREE_INTERNAL_Madd19_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_ADDERTREE_INTERNAL_Madd19_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_ADDERTREE_INTERNAL_Madd19_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_ADDERTREE_INTERNAL_Madd19_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => mM_ADDERTREE_INTERNAL_Madd195_16286,
      DI(1) => mM_ADDERTREE_INTERNAL_Madd194_16283,
      DI(0) => mM_ADDERTREE_INTERNAL_Madd193_0,
      O(3) => mM_ADDERTREE_INTERNAL_Madd_719,
      O(2) => mM_ADDERTREE_INTERNAL_Madd_619,
      O(1) => mM_ADDERTREE_INTERNAL_Madd_519,
      O(0) => mM_ADDERTREE_INTERNAL_Madd_419,
      S(3) => mM_ADDERTREE_INTERNAL_Madd19_lut_0_7_4127,
      S(2) => mM_ADDERTREE_INTERNAL_Madd19_lut_0_6_4142,
      S(1) => mM_ADDERTREE_INTERNAL_Madd19_lut_0_5_4149,
      S(0) => mM_ADDERTREE_INTERNAL_Madd19_lut_0_4_4157
    );
  mM_ADDERTREE_INTERNAL_Madd19_lut_0_6 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y9",
      INIT => X"0FF0F00FF00F0FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mM_weight4_ADDERTREE_INTERNAL_Madd_63_0,
      ADR3 => mM_weight5_ADDERTREE_INTERNAL_Madd_63_0,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_618_0,
      ADR5 => mM_ADDERTREE_INTERNAL_Madd195_16286,
      O => mM_ADDERTREE_INTERNAL_Madd19_lut_0_6_4142
    );
  mM_ADDERTREE_INTERNAL_Madd_519_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X4Y9"
    )
    port map (
      DI => mM_ADDERTREE_INTERNAL_Madd_519,
      O => mM_ADDERTREE_INTERNAL_Madd_519_0,
      SRI => '0'
    );
  mM_ADDERTREE_INTERNAL_Madd19_lut_0_5 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y9",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weight4_ADDERTREE_INTERNAL_Madd_53_0,
      ADR2 => mM_weight5_ADDERTREE_INTERNAL_Madd_53_0,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_518_0,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd194_16283,
      ADR5 => '1',
      O => mM_ADDERTREE_INTERNAL_Madd19_lut_0_5_4149
    );
  mM_ADDERTREE_INTERNAL_Madd195 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y9",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weight4_ADDERTREE_INTERNAL_Madd_53_0,
      ADR2 => mM_weight5_ADDERTREE_INTERNAL_Madd_53_0,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_518_0,
      ADR4 => '1',
      O => mM_ADDERTREE_INTERNAL_Madd195_pack_9
    );
  mM_ADDERTREE_INTERNAL_Madd_419_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X4Y9"
    )
    port map (
      DI => mM_ADDERTREE_INTERNAL_Madd_419,
      O => mM_ADDERTREE_INTERNAL_Madd_419_0,
      SRI => '0'
    );
  mM_ADDERTREE_INTERNAL_Madd19_lut_0_4 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y9",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weight4_ADDERTREE_INTERNAL_Madd_43_0,
      ADR2 => mM_weight5_ADDERTREE_INTERNAL_Madd_43_0,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_418_0,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd193_0,
      ADR5 => '1',
      O => mM_ADDERTREE_INTERNAL_Madd19_lut_0_4_4157
    );
  mM_ADDERTREE_INTERNAL_Madd194 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y9",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weight4_ADDERTREE_INTERNAL_Madd_43_0,
      ADR2 => mM_weight5_ADDERTREE_INTERNAL_Madd_43_0,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_418_0,
      ADR4 => '1',
      O => mM_ADDERTREE_INTERNAL_Madd194_pack_8
    );
  mL_ADDERTREE_INTERNAL_Madd_319_mL_ADDERTREE_INTERNAL_Madd_319_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd193_4169,
      O => mL_ADDERTREE_INTERNAL_Madd193_0
    );
  mL_ADDERTREE_INTERNAL_Madd_319_mL_ADDERTREE_INTERNAL_Madd_319_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd192_pack_6,
      O => mL_ADDERTREE_INTERNAL_Madd192_16296
    );
  mL_ADDERTREE_INTERNAL_Madd_319_mL_ADDERTREE_INTERNAL_Madd_319_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd191_pack_5,
      O => mL_ADDERTREE_INTERNAL_Madd191_16293
    );
  mL_ADDERTREE_INTERNAL_Madd_319_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X8Y42"
    )
    port map (
      DI => mL_ADDERTREE_INTERNAL_Madd_319,
      O => mL_ADDERTREE_INTERNAL_Madd_319_0,
      SRI => '0'
    );
  mL_ADDERTREE_INTERNAL_Madd19_lut_0_3 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y42",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_weight4_ADDERTREE_INTERNAL_Madd_33_0,
      ADR2 => mL_weight5_ADDERTREE_INTERNAL_Madd_33_0,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_318_0,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd192_16296,
      ADR5 => '1',
      O => mL_ADDERTREE_INTERNAL_Madd19_lut_0_3_4168
    );
  mL_ADDERTREE_INTERNAL_Madd193 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y42",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_weight4_ADDERTREE_INTERNAL_Madd_33_0,
      ADR2 => mL_weight5_ADDERTREE_INTERNAL_Madd_33_0,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_318_0,
      ADR4 => '1',
      O => mL_ADDERTREE_INTERNAL_Madd193_4169
    );
  ProtoComp37_CYINITGND_2 : X_ZERO
    generic map(
      LOC => "SLICE_X8Y42"
    )
    port map (
      O => mL_ADDERTREE_INTERNAL_Madd_319_ProtoComp37_CYINITGND_0
    );
  mL_ADDERTREE_INTERNAL_Madd_219_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X8Y42"
    )
    port map (
      DI => mL_ADDERTREE_INTERNAL_Madd_219,
      O => mL_ADDERTREE_INTERNAL_Madd_219_0,
      SRI => '0'
    );
  mL_ADDERTREE_INTERNAL_Madd19_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y42"
    )
    port map (
      CI => '0',
      CYINIT => mL_ADDERTREE_INTERNAL_Madd_319_ProtoComp37_CYINITGND_0,
      CO(3) => mL_ADDERTREE_INTERNAL_Madd19_cy_0_3,
      CO(2) => NLW_mL_ADDERTREE_INTERNAL_Madd19_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_ADDERTREE_INTERNAL_Madd19_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_ADDERTREE_INTERNAL_Madd19_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => mL_ADDERTREE_INTERNAL_Madd192_16296,
      DI(2) => mL_ADDERTREE_INTERNAL_Madd191_16293,
      DI(1) => '0',
      DI(0) => '0',
      O(3) => mL_ADDERTREE_INTERNAL_Madd_319,
      O(2) => mL_ADDERTREE_INTERNAL_Madd_219,
      O(1) => mL_ADDERTREE_INTERNAL_Madd_119,
      O(0) => NLW_mL_ADDERTREE_INTERNAL_Madd19_cy_0_2_O_0_UNCONNECTED,
      S(3) => mL_ADDERTREE_INTERNAL_Madd19_lut_0_3_4168,
      S(2) => mL_ADDERTREE_INTERNAL_Madd19_lut_0_2_4183,
      S(1) => mL_ADDERTREE_INTERNAL_Madd19_lut_0_1_4191,
      S(0) => '0'
    );
  mL_ADDERTREE_INTERNAL_Madd19_lut_0_2 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y42",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_weight4_ADDERTREE_INTERNAL_Madd_23_0,
      ADR2 => mL_weight5_ADDERTREE_INTERNAL_Madd_23_0,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_218_0,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd191_16293,
      ADR5 => '1',
      O => mL_ADDERTREE_INTERNAL_Madd19_lut_0_2_4183
    );
  mL_ADDERTREE_INTERNAL_Madd192 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y42",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_weight4_ADDERTREE_INTERNAL_Madd_23_0,
      ADR2 => mL_weight5_ADDERTREE_INTERNAL_Madd_23_0,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_218_0,
      ADR4 => '1',
      O => mL_ADDERTREE_INTERNAL_Madd192_pack_6
    );
  mL_ADDERTREE_INTERNAL_Madd_119_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X8Y42"
    )
    port map (
      DI => mL_ADDERTREE_INTERNAL_Madd_119,
      O => mL_ADDERTREE_INTERNAL_Madd_119_0,
      SRI => '0'
    );
  mL_ADDERTREE_INTERNAL_Madd19_lut_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y42",
      INIT => X"F00F0FF0F00F0FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mL_weight4_ADDERTREE_INTERNAL_Madd_13_0,
      ADR3 => mL_weight5_ADDERTREE_INTERNAL_Madd_13_0,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_118_0,
      ADR5 => '1',
      O => mL_ADDERTREE_INTERNAL_Madd19_lut_0_1_4191
    );
  mL_ADDERTREE_INTERNAL_Madd191 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y42",
      INIT => X"FFF0F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mL_weight4_ADDERTREE_INTERNAL_Madd_13_0,
      ADR3 => mL_weight5_ADDERTREE_INTERNAL_Madd_13_0,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_118_0,
      O => mL_ADDERTREE_INTERNAL_Madd191_pack_5
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1314_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X8Y42",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1314_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1312_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y42",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1312_A5LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd_519_mL_ADDERTREE_INTERNAL_Madd_519_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd_719,
      O => mL_ADDERTREE_INTERNAL_Madd_719_0
    );
  mL_ADDERTREE_INTERNAL_Madd_519_mL_ADDERTREE_INTERNAL_Madd_519_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd_619,
      O => mL_ADDERTREE_INTERNAL_Madd_619_0
    );
  mL_ADDERTREE_INTERNAL_Madd_519_mL_ADDERTREE_INTERNAL_Madd_519_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd195_pack_9,
      O => mL_ADDERTREE_INTERNAL_Madd195_16306
    );
  mL_ADDERTREE_INTERNAL_Madd_519_mL_ADDERTREE_INTERNAL_Madd_519_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd194_pack_8,
      O => mL_ADDERTREE_INTERNAL_Madd194_16303
    );
  mL_ADDERTREE_INTERNAL_Madd19_lut_0_7 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y43",
      INIT => X"6969699669969696"
    )
    port map (
      ADR0 => mL_weight4_ADDERTREE_INTERNAL_Madd_73_0,
      ADR1 => mL_weight5_ADDERTREE_INTERNAL_Madd_73_0,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_718_0,
      ADR3 => mL_weight4_ADDERTREE_INTERNAL_Madd_63_0,
      ADR4 => mL_weight5_ADDERTREE_INTERNAL_Madd_63_0,
      ADR5 => mL_ADDERTREE_INTERNAL_Madd_618_0,
      O => mL_ADDERTREE_INTERNAL_Madd19_lut_0_7_4203
    );
  mL_ADDERTREE_INTERNAL_Madd19_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y43"
    )
    port map (
      CI => mL_ADDERTREE_INTERNAL_Madd19_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_mL_ADDERTREE_INTERNAL_Madd19_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_ADDERTREE_INTERNAL_Madd19_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_ADDERTREE_INTERNAL_Madd19_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_ADDERTREE_INTERNAL_Madd19_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_ADDERTREE_INTERNAL_Madd19_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => mL_ADDERTREE_INTERNAL_Madd195_16306,
      DI(1) => mL_ADDERTREE_INTERNAL_Madd194_16303,
      DI(0) => mL_ADDERTREE_INTERNAL_Madd193_0,
      O(3) => mL_ADDERTREE_INTERNAL_Madd_719,
      O(2) => mL_ADDERTREE_INTERNAL_Madd_619,
      O(1) => mL_ADDERTREE_INTERNAL_Madd_519,
      O(0) => mL_ADDERTREE_INTERNAL_Madd_419,
      S(3) => mL_ADDERTREE_INTERNAL_Madd19_lut_0_7_4203,
      S(2) => mL_ADDERTREE_INTERNAL_Madd19_lut_0_6_4218,
      S(1) => mL_ADDERTREE_INTERNAL_Madd19_lut_0_5_4225,
      S(0) => mL_ADDERTREE_INTERNAL_Madd19_lut_0_4_4233
    );
  mL_ADDERTREE_INTERNAL_Madd19_lut_0_6 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y43",
      INIT => X"0FF0F00FF00F0FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mL_weight4_ADDERTREE_INTERNAL_Madd_63_0,
      ADR3 => mL_weight5_ADDERTREE_INTERNAL_Madd_63_0,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_618_0,
      ADR5 => mL_ADDERTREE_INTERNAL_Madd195_16306,
      O => mL_ADDERTREE_INTERNAL_Madd19_lut_0_6_4218
    );
  mL_ADDERTREE_INTERNAL_Madd_519_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X8Y43"
    )
    port map (
      DI => mL_ADDERTREE_INTERNAL_Madd_519,
      O => mL_ADDERTREE_INTERNAL_Madd_519_0,
      SRI => '0'
    );
  mL_ADDERTREE_INTERNAL_Madd19_lut_0_5 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y43",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_weight4_ADDERTREE_INTERNAL_Madd_53_0,
      ADR2 => mL_weight5_ADDERTREE_INTERNAL_Madd_53_0,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_518_0,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd194_16303,
      ADR5 => '1',
      O => mL_ADDERTREE_INTERNAL_Madd19_lut_0_5_4225
    );
  mL_ADDERTREE_INTERNAL_Madd195 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y43",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_weight4_ADDERTREE_INTERNAL_Madd_53_0,
      ADR2 => mL_weight5_ADDERTREE_INTERNAL_Madd_53_0,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_518_0,
      ADR4 => '1',
      O => mL_ADDERTREE_INTERNAL_Madd195_pack_9
    );
  mL_ADDERTREE_INTERNAL_Madd_419_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X8Y43"
    )
    port map (
      DI => mL_ADDERTREE_INTERNAL_Madd_419,
      O => mL_ADDERTREE_INTERNAL_Madd_419_0,
      SRI => '0'
    );
  mL_ADDERTREE_INTERNAL_Madd19_lut_0_4 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y43",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_weight4_ADDERTREE_INTERNAL_Madd_43_0,
      ADR2 => mL_weight5_ADDERTREE_INTERNAL_Madd_43_0,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_418_0,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd193_0,
      ADR5 => '1',
      O => mL_ADDERTREE_INTERNAL_Madd19_lut_0_4_4233
    );
  mL_ADDERTREE_INTERNAL_Madd194 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y43",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_weight4_ADDERTREE_INTERNAL_Madd_43_0,
      ADR2 => mL_weight5_ADDERTREE_INTERNAL_Madd_43_0,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_418_0,
      ADR4 => '1',
      O => mL_ADDERTREE_INTERNAL_Madd194_pack_8
    );
  t_ADDERTREE_INTERNAL_Madd_35_t_ADDERTREE_INTERNAL_Madd_35_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd53_4245,
      O => t_ADDERTREE_INTERNAL_Madd53_0
    );
  t_ADDERTREE_INTERNAL_Madd_35_t_ADDERTREE_INTERNAL_Madd_35_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd52_pack_6,
      O => t_ADDERTREE_INTERNAL_Madd52_16316
    );
  t_ADDERTREE_INTERNAL_Madd_35_t_ADDERTREE_INTERNAL_Madd_35_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd51_pack_5,
      O => t_ADDERTREE_INTERNAL_Madd51_16313
    );
  t_ADDERTREE_INTERNAL_Madd_35_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X4Y15"
    )
    port map (
      DI => t_ADDERTREE_INTERNAL_Madd_35,
      O => t_ADDERTREE_INTERNAL_Madd_35_0,
      SRI => '0'
    );
  t_ADDERTREE_INTERNAL_Madd5_lut_0_3 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y15",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weight6_ADDERTREE_INTERNAL_Madd_33_0,
      ADR2 => t_weight7_ADDERTREE_INTERNAL_Madd_33_0,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_33_0,
      ADR4 => t_ADDERTREE_INTERNAL_Madd52_16316,
      ADR5 => '1',
      O => t_ADDERTREE_INTERNAL_Madd5_lut_0_3_4244
    );
  t_ADDERTREE_INTERNAL_Madd53 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y15",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weight6_ADDERTREE_INTERNAL_Madd_33_0,
      ADR2 => t_weight7_ADDERTREE_INTERNAL_Madd_33_0,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_33_0,
      ADR4 => '1',
      O => t_ADDERTREE_INTERNAL_Madd53_4245
    );
  ProtoComp37_CYINITGND_3 : X_ZERO
    generic map(
      LOC => "SLICE_X4Y15"
    )
    port map (
      O => t_ADDERTREE_INTERNAL_Madd_35_ProtoComp37_CYINITGND_0
    );
  t_ADDERTREE_INTERNAL_Madd_25_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X4Y15"
    )
    port map (
      DI => t_ADDERTREE_INTERNAL_Madd_25,
      O => t_ADDERTREE_INTERNAL_Madd_25_0,
      SRI => '0'
    );
  t_ADDERTREE_INTERNAL_Madd5_cy_0_2 : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y15"
    )
    port map (
      CI => '0',
      CYINIT => t_ADDERTREE_INTERNAL_Madd_35_ProtoComp37_CYINITGND_0,
      CO(3) => t_ADDERTREE_INTERNAL_Madd5_cy_0_3,
      CO(2) => NLW_t_ADDERTREE_INTERNAL_Madd5_cy_0_2_CO_2_UNCONNECTED,
      CO(1) => NLW_t_ADDERTREE_INTERNAL_Madd5_cy_0_2_CO_1_UNCONNECTED,
      CO(0) => NLW_t_ADDERTREE_INTERNAL_Madd5_cy_0_2_CO_0_UNCONNECTED,
      DI(3) => t_ADDERTREE_INTERNAL_Madd52_16316,
      DI(2) => t_ADDERTREE_INTERNAL_Madd51_16313,
      DI(1) => '0',
      DI(0) => '0',
      O(3) => t_ADDERTREE_INTERNAL_Madd_35,
      O(2) => t_ADDERTREE_INTERNAL_Madd_25,
      O(1) => t_ADDERTREE_INTERNAL_Madd_15,
      O(0) => NLW_t_ADDERTREE_INTERNAL_Madd5_cy_0_2_O_0_UNCONNECTED,
      S(3) => t_ADDERTREE_INTERNAL_Madd5_lut_0_3_4244,
      S(2) => t_ADDERTREE_INTERNAL_Madd5_lut_0_2_4259,
      S(1) => t_ADDERTREE_INTERNAL_Madd5_lut_0_1_4267,
      S(0) => '0'
    );
  t_ADDERTREE_INTERNAL_Madd5_lut_0_2 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y15",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weight6_ADDERTREE_INTERNAL_Madd_23_0,
      ADR2 => t_weight7_ADDERTREE_INTERNAL_Madd_23_0,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_23_0,
      ADR4 => t_ADDERTREE_INTERNAL_Madd51_16313,
      ADR5 => '1',
      O => t_ADDERTREE_INTERNAL_Madd5_lut_0_2_4259
    );
  t_ADDERTREE_INTERNAL_Madd52 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y15",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weight6_ADDERTREE_INTERNAL_Madd_23_0,
      ADR2 => t_weight7_ADDERTREE_INTERNAL_Madd_23_0,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_23_0,
      ADR4 => '1',
      O => t_ADDERTREE_INTERNAL_Madd52_pack_6
    );
  t_ADDERTREE_INTERNAL_Madd_15_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X4Y15"
    )
    port map (
      DI => t_ADDERTREE_INTERNAL_Madd_15,
      O => t_ADDERTREE_INTERNAL_Madd_15_0,
      SRI => '0'
    );
  t_ADDERTREE_INTERNAL_Madd5_lut_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y15",
      INIT => X"F00F0FF0F00F0FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => t_weight6_ADDERTREE_INTERNAL_Madd_13_0,
      ADR3 => t_weight7_ADDERTREE_INTERNAL_Madd_13_0,
      ADR4 => t_ADDERTREE_INTERNAL_Madd_13_0,
      ADR5 => '1',
      O => t_ADDERTREE_INTERNAL_Madd5_lut_0_1_4267
    );
  t_ADDERTREE_INTERNAL_Madd51 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y15",
      INIT => X"FFF0F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => t_weight6_ADDERTREE_INTERNAL_Madd_13_0,
      ADR3 => t_weight7_ADDERTREE_INTERNAL_Madd_13_0,
      ADR4 => t_ADDERTREE_INTERNAL_Madd_13_0,
      O => t_ADDERTREE_INTERNAL_Madd51_pack_5
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_397_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X4Y15",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_397_A6LUT_O_UNCONNECTED
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_395_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y15",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_395_A5LUT_O_UNCONNECTED
    );
  t_ADDERTREE_INTERNAL_Madd_55_t_ADDERTREE_INTERNAL_Madd_55_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd_75,
      O => t_ADDERTREE_INTERNAL_Madd_75_0
    );
  t_ADDERTREE_INTERNAL_Madd_55_t_ADDERTREE_INTERNAL_Madd_55_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd_65,
      O => t_ADDERTREE_INTERNAL_Madd_65_0
    );
  t_ADDERTREE_INTERNAL_Madd_55_t_ADDERTREE_INTERNAL_Madd_55_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd55_pack_9,
      O => t_ADDERTREE_INTERNAL_Madd55_16326
    );
  t_ADDERTREE_INTERNAL_Madd_55_t_ADDERTREE_INTERNAL_Madd_55_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd54_pack_8,
      O => t_ADDERTREE_INTERNAL_Madd54_16323
    );
  t_ADDERTREE_INTERNAL_Madd5_lut_0_7 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y16",
      INIT => X"6969699669969696"
    )
    port map (
      ADR0 => t_weight6_ADDERTREE_INTERNAL_Madd_73_0,
      ADR1 => t_weight7_ADDERTREE_INTERNAL_Madd_73_0,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_73_0,
      ADR3 => t_weight6_ADDERTREE_INTERNAL_Madd_63_0,
      ADR4 => t_weight7_ADDERTREE_INTERNAL_Madd_63_0,
      ADR5 => t_ADDERTREE_INTERNAL_Madd_63_0,
      O => t_ADDERTREE_INTERNAL_Madd5_lut_0_7_4279
    );
  t_ADDERTREE_INTERNAL_Madd5_xor_0_6 : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y16"
    )
    port map (
      CI => t_ADDERTREE_INTERNAL_Madd5_cy_0_3,
      CYINIT => '0',
      CO(3) => NLW_t_ADDERTREE_INTERNAL_Madd5_xor_0_6_CO_3_UNCONNECTED,
      CO(2) => NLW_t_ADDERTREE_INTERNAL_Madd5_xor_0_6_CO_2_UNCONNECTED,
      CO(1) => NLW_t_ADDERTREE_INTERNAL_Madd5_xor_0_6_CO_1_UNCONNECTED,
      CO(0) => NLW_t_ADDERTREE_INTERNAL_Madd5_xor_0_6_CO_0_UNCONNECTED,
      DI(3) => NLW_t_ADDERTREE_INTERNAL_Madd5_xor_0_6_DI_3_UNCONNECTED,
      DI(2) => t_ADDERTREE_INTERNAL_Madd55_16326,
      DI(1) => t_ADDERTREE_INTERNAL_Madd54_16323,
      DI(0) => t_ADDERTREE_INTERNAL_Madd53_0,
      O(3) => t_ADDERTREE_INTERNAL_Madd_75,
      O(2) => t_ADDERTREE_INTERNAL_Madd_65,
      O(1) => t_ADDERTREE_INTERNAL_Madd_55,
      O(0) => t_ADDERTREE_INTERNAL_Madd_45,
      S(3) => t_ADDERTREE_INTERNAL_Madd5_lut_0_7_4279,
      S(2) => t_ADDERTREE_INTERNAL_Madd5_lut_0_6_4294,
      S(1) => t_ADDERTREE_INTERNAL_Madd5_lut_0_5_4301,
      S(0) => t_ADDERTREE_INTERNAL_Madd5_lut_0_4_4309
    );
  t_ADDERTREE_INTERNAL_Madd5_lut_0_6 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y16",
      INIT => X"0FF0F00FF00F0FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => t_weight6_ADDERTREE_INTERNAL_Madd_63_0,
      ADR3 => t_weight7_ADDERTREE_INTERNAL_Madd_63_0,
      ADR4 => t_ADDERTREE_INTERNAL_Madd_63_0,
      ADR5 => t_ADDERTREE_INTERNAL_Madd55_16326,
      O => t_ADDERTREE_INTERNAL_Madd5_lut_0_6_4294
    );
  t_ADDERTREE_INTERNAL_Madd_55_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X4Y16"
    )
    port map (
      DI => t_ADDERTREE_INTERNAL_Madd_55,
      O => t_ADDERTREE_INTERNAL_Madd_55_0,
      SRI => '0'
    );
  t_ADDERTREE_INTERNAL_Madd5_lut_0_5 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y16",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weight6_ADDERTREE_INTERNAL_Madd_53_0,
      ADR2 => t_weight7_ADDERTREE_INTERNAL_Madd_53_0,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_53_0,
      ADR4 => t_ADDERTREE_INTERNAL_Madd54_16323,
      ADR5 => '1',
      O => t_ADDERTREE_INTERNAL_Madd5_lut_0_5_4301
    );
  t_ADDERTREE_INTERNAL_Madd55 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y16",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weight6_ADDERTREE_INTERNAL_Madd_53_0,
      ADR2 => t_weight7_ADDERTREE_INTERNAL_Madd_53_0,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_53_0,
      ADR4 => '1',
      O => t_ADDERTREE_INTERNAL_Madd55_pack_9
    );
  t_ADDERTREE_INTERNAL_Madd_45_rt : X_AND2B1L
    generic map(
      LOC => "SLICE_X4Y16"
    )
    port map (
      DI => t_ADDERTREE_INTERNAL_Madd_45,
      O => t_ADDERTREE_INTERNAL_Madd_45_0,
      SRI => '0'
    );
  t_ADDERTREE_INTERNAL_Madd5_lut_0_4 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y16",
      INIT => X"3CC3C33C3CC3C33C"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weight6_ADDERTREE_INTERNAL_Madd_43_0,
      ADR2 => t_weight7_ADDERTREE_INTERNAL_Madd_43_0,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_43_0,
      ADR4 => t_ADDERTREE_INTERNAL_Madd53_0,
      ADR5 => '1',
      O => t_ADDERTREE_INTERNAL_Madd5_lut_0_4_4309
    );
  t_ADDERTREE_INTERNAL_Madd54 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y16",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weight6_ADDERTREE_INTERNAL_Madd_43_0,
      ADR2 => t_weight7_ADDERTREE_INTERNAL_Madd_43_0,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_43_0,
      ADR4 => '1',
      O => t_ADDERTREE_INTERNAL_Madd54_pack_8
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(9),
      O => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_9_0
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(8),
      O => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_8_0
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(7),
      O => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_7_0
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(6),
      O => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_6_0
    );
  t_weightUpdateMod0_multL_posIn1_3_167_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X22Y35",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_167_D6LUT_O_UNCONNECTED
    );
  ProtoComp38_CYINITVCC : X_ONE
    generic map(
      LOC => "SLICE_X22Y35"
    )
    port map (
      O => ProtoComp38_CYINITVCC_1_4318
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y35"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp38_CYINITVCC_1_4318,
      CO(3) => mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy(9),
      CO(2) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_DI_2_UNCONNECTED,
      DI(1) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_DI_1_UNCONNECTED,
      DI(0) => mR_weightUpdateMod1_multL_Mmult_multRes_Madd_64_0,
      O(3) => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(9),
      O(2) => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(8),
      O(1) => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(7),
      O(0) => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(6),
      S(3) => '1',
      S(2) => '1',
      S(1) => '1',
      S(0) => mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_lut(6)
    );
  t_weightUpdateMod0_multL_posIn1_3_169_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X22Y35",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_169_C6LUT_O_UNCONNECTED
    );
  t_weightUpdateMod0_multL_posIn1_3_171_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X22Y35",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_171_B6LUT_O_UNCONNECTED
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_lut_6_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y35",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod1_multL_Mmult_multRes_Madd_64_0,
      O => mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_lut(6)
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_11_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(11),
      O => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_11_0
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_11_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(10),
      O => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_10_0
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y36"
    )
    port map (
      CI => mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy(9),
      CYINIT => '0',
      CO(3) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_DI_2_UNCONNECTED,
      DI(1) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_DI_1_UNCONNECTED,
      DI(0) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_DI_0_UNCONNECTED,
      O(3) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_O_3_UNCONNECTED,
      O(2) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_O_2_UNCONNECTED,
      O(1) => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(11),
      O(0) => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(10),
      S(3) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_S_3_UNCONNECTED,
      S(2) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_S_2_UNCONNECTED,
      S(1) => '1',
      S(0) => '1'
    );
  t_weightUpdateMod0_multL_posIn1_3_164_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X22Y36",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_164_B6LUT_O_UNCONNECTED
    );
  t_weightUpdateMod0_multL_posIn1_3_165_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X22Y36",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_165_A6LUT_O_UNCONNECTED
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(9),
      O => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_9_0
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(8),
      O => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_8_0
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(7),
      O => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_7_0
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(6),
      O => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_6_0
    );
  t_weightUpdateMod0_multL_posIn1_3_156_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X14Y47",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_156_D6LUT_O_UNCONNECTED
    );
  ProtoComp38_CYINITVCC_1 : X_ONE
    generic map(
      LOC => "SLICE_X14Y47"
    )
    port map (
      O => mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_ProtoComp38_CYINITVCC_1
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y47"
    )
    port map (
      CI => '0',
      CYINIT => mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_ProtoComp38_CYINITVCC_1,
      CO(3) => mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy(9),
      CO(2) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_DI_2_UNCONNECTED,
      DI(1) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_DI_1_UNCONNECTED,
      DI(0) => mR_weightUpdateMod0_multL_Mmult_multRes_Madd_64_0,
      O(3) => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(9),
      O(2) => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(8),
      O(1) => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(7),
      O(0) => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(6),
      S(3) => '1',
      S(2) => '1',
      S(1) => '1',
      S(0) => mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_lut(6)
    );
  t_weightUpdateMod0_multL_posIn1_3_158_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X14Y47",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_158_C6LUT_O_UNCONNECTED
    );
  t_weightUpdateMod0_multL_posIn1_3_160_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X14Y47",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_160_B6LUT_O_UNCONNECTED
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_lut_6_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y47",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod0_multL_Mmult_multRes_Madd_64_0,
      O => mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_lut(6)
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_11_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(11),
      O => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_11_0
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_11_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(10),
      O => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_10_0
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y48"
    )
    port map (
      CI => mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy(9),
      CYINIT => '0',
      CO(3) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_DI_2_UNCONNECTED,
      DI(1) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_DI_1_UNCONNECTED,
      DI(0) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_DI_0_UNCONNECTED,
      O(3) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_O_3_UNCONNECTED,
      O(2) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_O_2_UNCONNECTED,
      O(1) => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(11),
      O(0) => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(10),
      S(3) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_S_3_UNCONNECTED,
      S(2) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_S_2_UNCONNECTED,
      S(1) => '1',
      S(0) => '1'
    );
  t_weightUpdateMod0_multL_posIn1_3_153_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X14Y48",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_153_B6LUT_O_UNCONNECTED
    );
  t_weightUpdateMod0_multL_posIn1_3_154_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X14Y48",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_154_A6LUT_O_UNCONNECTED
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(9),
      O => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_9_0
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(8),
      O => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_8_0
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(7),
      O => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_7_0
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(6),
      O => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_6_0
    );
  t_weightUpdateMod0_multL_posIn1_3_101_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X16Y5",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_101_D6LUT_O_UNCONNECTED
    );
  ProtoComp38_CYINITVCC_2 : X_ONE
    generic map(
      LOC => "SLICE_X16Y5"
    )
    port map (
      O => mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_ProtoComp38_CYINITVCC_1
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y5"
    )
    port map (
      CI => '0',
      CYINIT => mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_ProtoComp38_CYINITVCC_1,
      CO(3) => mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy(9),
      CO(2) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_DI_2_UNCONNECTED,
      DI(1) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_DI_1_UNCONNECTED,
      DI(0) => mM_weightUpdateMod1_multL_Mmult_multRes_Madd_64_0,
      O(3) => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(9),
      O(2) => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(8),
      O(1) => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(7),
      O(0) => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(6),
      S(3) => '1',
      S(2) => '1',
      S(1) => '1',
      S(0) => mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_lut(6)
    );
  t_weightUpdateMod0_multL_posIn1_3_103_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X16Y5",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_103_C6LUT_O_UNCONNECTED
    );
  t_weightUpdateMod0_multL_posIn1_3_105_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X16Y5",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_105_B6LUT_O_UNCONNECTED
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_lut_6_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y5",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod1_multL_Mmult_multRes_Madd_64_0,
      O => mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_lut(6)
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_11_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(11),
      O => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_11_0
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_11_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(10),
      O => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_10_0
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y6"
    )
    port map (
      CI => mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy(9),
      CYINIT => '0',
      CO(3) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_DI_2_UNCONNECTED,
      DI(1) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_DI_1_UNCONNECTED,
      DI(0) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_DI_0_UNCONNECTED,
      O(3) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_O_3_UNCONNECTED,
      O(2) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_O_2_UNCONNECTED,
      O(1) => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(11),
      O(0) => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(10),
      S(3) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_S_3_UNCONNECTED,
      S(2) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_S_2_UNCONNECTED,
      S(1) => '1',
      S(0) => '1'
    );
  t_weightUpdateMod0_multL_posIn1_3_98_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X16Y6",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_98_B6LUT_O_UNCONNECTED
    );
  t_weightUpdateMod0_multL_posIn1_3_99_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X16Y6",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_99_A6LUT_O_UNCONNECTED
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(9),
      O => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_9_0
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(8),
      O => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_8_0
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(7),
      O => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_7_0
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(6),
      O => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_6_0
    );
  t_weightUpdateMod0_multL_posIn1_3_90_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X22Y12",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_90_D6LUT_O_UNCONNECTED
    );
  ProtoComp38_CYINITVCC_3 : X_ONE
    generic map(
      LOC => "SLICE_X22Y12"
    )
    port map (
      O => mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_ProtoComp38_CYINITVCC_1
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y12"
    )
    port map (
      CI => '0',
      CYINIT => mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_ProtoComp38_CYINITVCC_1,
      CO(3) => mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy(9),
      CO(2) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_DI_2_UNCONNECTED,
      DI(1) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_DI_1_UNCONNECTED,
      DI(0) => mM_weightUpdateMod0_multL_Mmult_multRes_Madd_64_0,
      O(3) => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(9),
      O(2) => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(8),
      O(1) => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(7),
      O(0) => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(6),
      S(3) => '1',
      S(2) => '1',
      S(1) => '1',
      S(0) => mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_lut(6)
    );
  t_weightUpdateMod0_multL_posIn1_3_92_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X22Y12",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_92_C6LUT_O_UNCONNECTED
    );
  t_weightUpdateMod0_multL_posIn1_3_94_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X22Y12",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_94_B6LUT_O_UNCONNECTED
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_lut_6_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y12",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod0_multL_Mmult_multRes_Madd_64_0,
      O => mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_lut(6)
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_11_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(11),
      O => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_11_0
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_11_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(10),
      O => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_10_0
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y13"
    )
    port map (
      CI => mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy(9),
      CYINIT => '0',
      CO(3) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_DI_2_UNCONNECTED,
      DI(1) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_DI_1_UNCONNECTED,
      DI(0) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_DI_0_UNCONNECTED,
      O(3) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_O_3_UNCONNECTED,
      O(2) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_O_2_UNCONNECTED,
      O(1) => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(11),
      O(0) => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(10),
      S(3) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_S_3_UNCONNECTED,
      S(2) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_S_2_UNCONNECTED,
      S(1) => '1',
      S(0) => '1'
    );
  t_weightUpdateMod0_multL_posIn1_3_87_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X22Y13",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_87_B6LUT_O_UNCONNECTED
    );
  t_weightUpdateMod0_multL_posIn1_3_88_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X22Y13",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_88_A6LUT_O_UNCONNECTED
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(9),
      O => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_9_0
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(8),
      O => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_8_0
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(7),
      O => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_7_0
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(6),
      O => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_6_0
    );
  t_weightUpdateMod0_multL_posIn1_3_40_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X16Y58",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_40_D6LUT_O_UNCONNECTED
    );
  ProtoComp38_CYINITVCC_4 : X_ONE
    generic map(
      LOC => "SLICE_X16Y58"
    )
    port map (
      O => mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_ProtoComp38_CYINITVCC_1
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y58"
    )
    port map (
      CI => '0',
      CYINIT => mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_ProtoComp38_CYINITVCC_1,
      CO(3) => mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy(9),
      CO(2) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_DI_2_UNCONNECTED,
      DI(1) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy_9_DI_1_UNCONNECTED,
      DI(0) => mL_weightUpdateMod1_multL_Mmult_multRes_Madd_64_0,
      O(3) => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(9),
      O(2) => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(8),
      O(1) => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(7),
      O(0) => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(6),
      S(3) => '1',
      S(2) => '1',
      S(1) => '1',
      S(0) => mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_lut(6)
    );
  t_weightUpdateMod0_multL_posIn1_3_42_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X16Y58",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_42_C6LUT_O_UNCONNECTED
    );
  t_weightUpdateMod0_multL_posIn1_3_44_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X16Y58",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_44_B6LUT_O_UNCONNECTED
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_lut_6_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y58",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod1_multL_Mmult_multRes_Madd_64_0,
      O => mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_lut(6)
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_11_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(11),
      O => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_11_0
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_11_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(10),
      O => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_10_0
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y59"
    )
    port map (
      CI => mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_cy(9),
      CYINIT => '0',
      CO(3) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_DI_2_UNCONNECTED,
      DI(1) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_DI_1_UNCONNECTED,
      DI(0) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_DI_0_UNCONNECTED,
      O(3) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_O_3_UNCONNECTED,
      O(2) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_O_2_UNCONNECTED,
      O(1) => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(11),
      O(0) => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut(10),
      S(3) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_S_3_UNCONNECTED,
      S(2) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd6_xor_11_S_2_UNCONNECTED,
      S(1) => '1',
      S(0) => '1'
    );
  t_weightUpdateMod0_multL_posIn1_3_37_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X16Y59",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_37_B6LUT_O_UNCONNECTED
    );
  t_weightUpdateMod0_multL_posIn1_3_38_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X16Y59",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_38_A6LUT_O_UNCONNECTED
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(9),
      O => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_9_0
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(8),
      O => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_8_0
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(7),
      O => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_7_0
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(6),
      O => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_6_0
    );
  t_weightUpdateMod0_multL_posIn1_3_29_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y59",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_29_D6LUT_O_UNCONNECTED
    );
  ProtoComp38_CYINITVCC_5 : X_ONE
    generic map(
      LOC => "SLICE_X0Y59"
    )
    port map (
      O => mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_ProtoComp38_CYINITVCC_1
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y59"
    )
    port map (
      CI => '0',
      CYINIT => mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_ProtoComp38_CYINITVCC_1,
      CO(3) => mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy(9),
      CO(2) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_DI_2_UNCONNECTED,
      DI(1) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy_9_DI_1_UNCONNECTED,
      DI(0) => mL_weightUpdateMod0_multL_Mmult_multRes_Madd_64_0,
      O(3) => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(9),
      O(2) => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(8),
      O(1) => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(7),
      O(0) => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(6),
      S(3) => '1',
      S(2) => '1',
      S(1) => '1',
      S(0) => mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_lut(6)
    );
  t_weightUpdateMod0_multL_posIn1_3_31_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y59",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_31_C6LUT_O_UNCONNECTED
    );
  t_weightUpdateMod0_multL_posIn1_3_33_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y59",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_33_B6LUT_O_UNCONNECTED
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_lut_6_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y59",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod0_multL_Mmult_multRes_Madd_64_0,
      O => mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_lut(6)
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_11_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(11),
      O => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_11_0
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_11_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(10),
      O => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_10_0
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y60"
    )
    port map (
      CI => mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_cy(9),
      CYINIT => '0',
      CO(3) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_DI_2_UNCONNECTED,
      DI(1) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_DI_1_UNCONNECTED,
      DI(0) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_DI_0_UNCONNECTED,
      O(3) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_O_3_UNCONNECTED,
      O(2) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_O_2_UNCONNECTED,
      O(1) => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(11),
      O(0) => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut(10),
      S(3) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_S_3_UNCONNECTED,
      S(2) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd6_xor_11_S_2_UNCONNECTED,
      S(1) => '1',
      S(0) => '1'
    );
  t_weightUpdateMod0_multL_posIn1_3_26_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y60",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_26_B6LUT_O_UNCONNECTED
    );
  t_weightUpdateMod0_multL_posIn1_3_27_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y60",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_27_A6LUT_O_UNCONNECTED
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multL_multRes(9),
      O => mR_weightUpdateMod1_multL_multRes_9_0
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multL_multRes(8),
      O => mR_weightUpdateMod1_multL_multRes_8_0
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multL_multRes(7),
      O => mR_weightUpdateMod1_multL_multRes_7_0
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multL_multRes(6),
      O => mR_weightUpdateMod1_multL_multRes_6_0
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_9_rt : X_LUT6
    generic map(
      LOC => "SLICE_X22Y37",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_9_0,
      O => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_9_rt_4420
    );
  ProtoComp40_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X22Y37"
    )
    port map (
      O => ProtoComp40_CYINITGND_0
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y37"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp40_CYINITGND_0,
      CO(3) => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy(9),
      CO(2) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_CO_0_UNCONNECTED,
      DI(3) => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_9_0,
      DI(2) => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_8_0,
      DI(1) => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_7_0,
      DI(0) => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_6_0,
      O(3) => mR_weightUpdateMod1_multL_multRes(9),
      O(2) => mR_weightUpdateMod1_multL_multRes(8),
      O(1) => mR_weightUpdateMod1_multL_multRes(7),
      O(0) => mR_weightUpdateMod1_multL_multRes(6),
      S(3) => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_9_rt_4420,
      S(2) => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_8_rt_4429,
      S(1) => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_7_rt_4432,
      S(0) => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_6_rt_4435
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_8_rt : X_LUT6
    generic map(
      LOC => "SLICE_X22Y37",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_8_0,
      O => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_8_rt_4429
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_7_rt : X_LUT6
    generic map(
      LOC => "SLICE_X22Y37",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_7_0,
      O => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_7_rt_4432
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_6_rt : X_LUT6
    generic map(
      LOC => "SLICE_X22Y37",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_6_0,
      O => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_6_rt_4435
    );
  mR_weightUpdateMod1_multL_multRes_11_mR_weightUpdateMod1_multL_multRes_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multL_multRes(11),
      O => mR_weightUpdateMod1_multL_multRes_11_0
    );
  mR_weightUpdateMod1_multL_multRes_11_mR_weightUpdateMod1_multL_multRes_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multL_multRes(10),
      O => mR_weightUpdateMod1_multL_multRes_10_0
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y38"
    )
    port map (
      CI => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy(9),
      CYINIT => '0',
      CO(3) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_DI_2_UNCONNECTED,
      DI(1) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_DI_1_UNCONNECTED,
      DI(0) => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_10_0,
      O(3) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_O_3_UNCONNECTED,
      O(2) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_O_2_UNCONNECTED,
      O(1) => mR_weightUpdateMod1_multL_multRes(11),
      O(0) => mR_weightUpdateMod1_multL_multRes(10),
      S(3) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_S_3_UNCONNECTED,
      S(2) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_S_2_UNCONNECTED,
      S(1) => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_11_rt_4440,
      S(0) => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_10_rt_4443
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X22Y38",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_11_0,
      O => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_11_rt_4440
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_10_rt : X_LUT6
    generic map(
      LOC => "SLICE_X22Y38",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_10_0,
      O => mR_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_10_rt_4443
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multL_multRes(9),
      O => mR_weightUpdateMod0_multL_multRes_9_0
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multL_multRes(8),
      O => mR_weightUpdateMod0_multL_multRes_8_0
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multL_multRes(7),
      O => mR_weightUpdateMod0_multL_multRes_7_0
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multL_multRes(6),
      O => mR_weightUpdateMod0_multL_multRes_6_0
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_9_rt : X_LUT6
    generic map(
      LOC => "SLICE_X14Y49",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_9_0,
      O => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_9_rt_4446
    );
  ProtoComp40_CYINITGND_1 : X_ZERO
    generic map(
      LOC => "SLICE_X14Y49"
    )
    port map (
      O => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_ProtoComp40_CYINITGND_0
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y49"
    )
    port map (
      CI => '0',
      CYINIT => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_ProtoComp40_CYINITGND_0,
      CO(3) => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy(9),
      CO(2) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_CO_0_UNCONNECTED,
      DI(3) => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_9_0,
      DI(2) => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_8_0,
      DI(1) => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_7_0,
      DI(0) => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_6_0,
      O(3) => mR_weightUpdateMod0_multL_multRes(9),
      O(2) => mR_weightUpdateMod0_multL_multRes(8),
      O(1) => mR_weightUpdateMod0_multL_multRes(7),
      O(0) => mR_weightUpdateMod0_multL_multRes(6),
      S(3) => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_9_rt_4446,
      S(2) => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_8_rt_4455,
      S(1) => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_7_rt_4458,
      S(0) => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_6_rt_4461
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_8_rt : X_LUT6
    generic map(
      LOC => "SLICE_X14Y49",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_8_0,
      O => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_8_rt_4455
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_7_rt : X_LUT6
    generic map(
      LOC => "SLICE_X14Y49",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_7_0,
      O => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_7_rt_4458
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_6_rt : X_LUT6
    generic map(
      LOC => "SLICE_X14Y49",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_6_0,
      O => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_6_rt_4461
    );
  mR_weightUpdateMod0_multL_multRes_11_mR_weightUpdateMod0_multL_multRes_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multL_multRes(11),
      O => mR_weightUpdateMod0_multL_multRes_11_0
    );
  mR_weightUpdateMod0_multL_multRes_11_mR_weightUpdateMod0_multL_multRes_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multL_multRes(10),
      O => mR_weightUpdateMod0_multL_multRes_10_0
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y50"
    )
    port map (
      CI => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy(9),
      CYINIT => '0',
      CO(3) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_DI_2_UNCONNECTED,
      DI(1) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_DI_1_UNCONNECTED,
      DI(0) => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_10_0,
      O(3) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_O_3_UNCONNECTED,
      O(2) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_O_2_UNCONNECTED,
      O(1) => mR_weightUpdateMod0_multL_multRes(11),
      O(0) => mR_weightUpdateMod0_multL_multRes(10),
      S(3) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_S_3_UNCONNECTED,
      S(2) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_S_2_UNCONNECTED,
      S(1) => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_11_rt_4466,
      S(0) => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_10_rt_4469
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X14Y50",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_11_0,
      O => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_11_rt_4466
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_10_rt : X_LUT6
    generic map(
      LOC => "SLICE_X14Y50",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_10_0,
      O => mR_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_10_rt_4469
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multL_multRes(9),
      O => mM_weightUpdateMod1_multL_multRes_9_0
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multL_multRes(8),
      O => mM_weightUpdateMod1_multL_multRes_8_0
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multL_multRes(7),
      O => mM_weightUpdateMod1_multL_multRes_7_0
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multL_multRes(6),
      O => mM_weightUpdateMod1_multL_multRes_6_0
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_9_rt : X_LUT6
    generic map(
      LOC => "SLICE_X22Y4",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_9_0,
      O => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_9_rt_4472
    );
  ProtoComp40_CYINITGND_2 : X_ZERO
    generic map(
      LOC => "SLICE_X22Y4"
    )
    port map (
      O => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_ProtoComp40_CYINITGND_0
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y4"
    )
    port map (
      CI => '0',
      CYINIT => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_ProtoComp40_CYINITGND_0,
      CO(3) => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy(9),
      CO(2) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_CO_0_UNCONNECTED,
      DI(3) => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_9_0,
      DI(2) => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_8_0,
      DI(1) => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_7_0,
      DI(0) => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_6_0,
      O(3) => mM_weightUpdateMod1_multL_multRes(9),
      O(2) => mM_weightUpdateMod1_multL_multRes(8),
      O(1) => mM_weightUpdateMod1_multL_multRes(7),
      O(0) => mM_weightUpdateMod1_multL_multRes(6),
      S(3) => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_9_rt_4472,
      S(2) => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_8_rt_4481,
      S(1) => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_7_rt_4484,
      S(0) => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_6_rt_4487
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_8_rt : X_LUT6
    generic map(
      LOC => "SLICE_X22Y4",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_8_0,
      O => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_8_rt_4481
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_7_rt : X_LUT6
    generic map(
      LOC => "SLICE_X22Y4",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_7_0,
      O => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_7_rt_4484
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_6_rt : X_LUT6
    generic map(
      LOC => "SLICE_X22Y4",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_6_0,
      O => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_6_rt_4487
    );
  mM_weightUpdateMod1_multL_multRes_11_mM_weightUpdateMod1_multL_multRes_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multL_multRes(11),
      O => mM_weightUpdateMod1_multL_multRes_11_0
    );
  mM_weightUpdateMod1_multL_multRes_11_mM_weightUpdateMod1_multL_multRes_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multL_multRes(10),
      O => mM_weightUpdateMod1_multL_multRes_10_0
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y5"
    )
    port map (
      CI => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy(9),
      CYINIT => '0',
      CO(3) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_DI_2_UNCONNECTED,
      DI(1) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_DI_1_UNCONNECTED,
      DI(0) => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_10_0,
      O(3) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_O_3_UNCONNECTED,
      O(2) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_O_2_UNCONNECTED,
      O(1) => mM_weightUpdateMod1_multL_multRes(11),
      O(0) => mM_weightUpdateMod1_multL_multRes(10),
      S(3) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_S_3_UNCONNECTED,
      S(2) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_S_2_UNCONNECTED,
      S(1) => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_11_rt_4492,
      S(0) => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_10_rt_4495
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X22Y5",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_11_0,
      O => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_11_rt_4492
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_10_rt : X_LUT6
    generic map(
      LOC => "SLICE_X22Y5",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_10_0,
      O => mM_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_10_rt_4495
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multL_multRes(9),
      O => mM_weightUpdateMod0_multL_multRes_9_0
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multL_multRes(8),
      O => mM_weightUpdateMod0_multL_multRes_8_0
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multL_multRes(7),
      O => mM_weightUpdateMod0_multL_multRes_7_0
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multL_multRes(6),
      O => mM_weightUpdateMod0_multL_multRes_6_0
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_9_rt : X_LUT6
    generic map(
      LOC => "SLICE_X22Y14",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_9_0,
      O => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_9_rt_4498
    );
  ProtoComp40_CYINITGND_3 : X_ZERO
    generic map(
      LOC => "SLICE_X22Y14"
    )
    port map (
      O => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_ProtoComp40_CYINITGND_0
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y14"
    )
    port map (
      CI => '0',
      CYINIT => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_ProtoComp40_CYINITGND_0,
      CO(3) => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy(9),
      CO(2) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_CO_0_UNCONNECTED,
      DI(3) => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_9_0,
      DI(2) => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_8_0,
      DI(1) => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_7_0,
      DI(0) => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_6_0,
      O(3) => mM_weightUpdateMod0_multL_multRes(9),
      O(2) => mM_weightUpdateMod0_multL_multRes(8),
      O(1) => mM_weightUpdateMod0_multL_multRes(7),
      O(0) => mM_weightUpdateMod0_multL_multRes(6),
      S(3) => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_9_rt_4498,
      S(2) => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_8_rt_4507,
      S(1) => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_7_rt_4510,
      S(0) => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_6_rt_4513
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_8_rt : X_LUT6
    generic map(
      LOC => "SLICE_X22Y14",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_8_0,
      O => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_8_rt_4507
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_7_rt : X_LUT6
    generic map(
      LOC => "SLICE_X22Y14",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_7_0,
      O => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_7_rt_4510
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_6_rt : X_LUT6
    generic map(
      LOC => "SLICE_X22Y14",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_6_0,
      O => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_6_rt_4513
    );
  mM_weightUpdateMod0_multL_multRes_11_mM_weightUpdateMod0_multL_multRes_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multL_multRes(11),
      O => mM_weightUpdateMod0_multL_multRes_11_0
    );
  mM_weightUpdateMod0_multL_multRes_11_mM_weightUpdateMod0_multL_multRes_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multL_multRes(10),
      O => mM_weightUpdateMod0_multL_multRes_10_0
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y15"
    )
    port map (
      CI => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy(9),
      CYINIT => '0',
      CO(3) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_DI_2_UNCONNECTED,
      DI(1) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_DI_1_UNCONNECTED,
      DI(0) => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_10_0,
      O(3) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_O_3_UNCONNECTED,
      O(2) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_O_2_UNCONNECTED,
      O(1) => mM_weightUpdateMod0_multL_multRes(11),
      O(0) => mM_weightUpdateMod0_multL_multRes(10),
      S(3) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_S_3_UNCONNECTED,
      S(2) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_S_2_UNCONNECTED,
      S(1) => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_11_rt_4518,
      S(0) => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_10_rt_4521
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X22Y15",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_11_0,
      O => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_11_rt_4518
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_10_rt : X_LUT6
    generic map(
      LOC => "SLICE_X22Y15",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_10_0,
      O => mM_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_10_rt_4521
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multL_multRes(9),
      O => mL_weightUpdateMod1_multL_multRes_9_0
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multL_multRes(8),
      O => mL_weightUpdateMod1_multL_multRes_8_0
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multL_multRes(7),
      O => mL_weightUpdateMod1_multL_multRes_7_0
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multL_multRes(6),
      O => mL_weightUpdateMod1_multL_multRes_6_0
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_9_rt : X_LUT6
    generic map(
      LOC => "SLICE_X14Y59",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_9_0,
      O => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_9_rt_4524
    );
  ProtoComp40_CYINITGND_4 : X_ZERO
    generic map(
      LOC => "SLICE_X14Y59"
    )
    port map (
      O => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_ProtoComp40_CYINITGND_0
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y59"
    )
    port map (
      CI => '0',
      CYINIT => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_ProtoComp40_CYINITGND_0,
      CO(3) => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy(9),
      CO(2) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy_9_CO_0_UNCONNECTED,
      DI(3) => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_9_0,
      DI(2) => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_8_0,
      DI(1) => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_7_0,
      DI(0) => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_6_0,
      O(3) => mL_weightUpdateMod1_multL_multRes(9),
      O(2) => mL_weightUpdateMod1_multL_multRes(8),
      O(1) => mL_weightUpdateMod1_multL_multRes(7),
      O(0) => mL_weightUpdateMod1_multL_multRes(6),
      S(3) => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_9_rt_4524,
      S(2) => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_8_rt_4533,
      S(1) => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_7_rt_4536,
      S(0) => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_6_rt_4539
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_8_rt : X_LUT6
    generic map(
      LOC => "SLICE_X14Y59",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_8_0,
      O => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_8_rt_4533
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_7_rt : X_LUT6
    generic map(
      LOC => "SLICE_X14Y59",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_7_0,
      O => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_7_rt_4536
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_6_rt : X_LUT6
    generic map(
      LOC => "SLICE_X14Y59",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_6_0,
      O => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_6_rt_4539
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multL_multRes(9),
      O => mL_weightUpdateMod0_multL_multRes_9_0
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multL_multRes(8),
      O => mL_weightUpdateMod0_multL_multRes_8_0
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multL_multRes(7),
      O => mL_weightUpdateMod0_multL_multRes_7_0
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_posIn1(2),
      O => mL_weightUpdateMod0_multAll_posIn1_2_0
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_9_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y59",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_9_0,
      O => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_9_rt_4542
    );
  ProtoComp40_CYINITGND_5 : X_ZERO
    generic map(
      LOC => "SLICE_X2Y59"
    )
    port map (
      O => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_ProtoComp40_CYINITGND_0
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y59"
    )
    port map (
      CI => '0',
      CYINIT => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_ProtoComp40_CYINITGND_0,
      CO(3) => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy(9),
      CO(2) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy_9_CO_0_UNCONNECTED,
      DI(3) => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_9_0,
      DI(2) => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_8_0,
      DI(1) => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_7_0,
      DI(0) => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_6_0,
      O(3) => mL_weightUpdateMod0_multL_multRes(9),
      O(2) => mL_weightUpdateMod0_multL_multRes(8),
      O(1) => mL_weightUpdateMod0_multL_multRes(7),
      O(0) => mL_weightUpdateMod0_multAll_posIn1(2),
      S(3) => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_9_rt_4542,
      S(2) => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_8_rt_4551,
      S(1) => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_7_rt_4554,
      S(0) => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_6_rt_4557
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_8_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y59",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_8_0,
      O => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_8_rt_4551
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_7_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y59",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_7_0,
      O => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_7_rt_4554
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_6_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y59",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_6_0,
      O => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_6_rt_4557
    );
  mL_weightUpdateMod0_multL_multRes_11_mL_weightUpdateMod0_multL_multRes_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multL_multRes(11),
      O => mL_weightUpdateMod0_multL_multRes_11_0
    );
  mL_weightUpdateMod0_multL_multRes_11_mL_weightUpdateMod0_multL_multRes_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multL_multRes(10),
      O => mL_weightUpdateMod0_multL_multRes_10_0
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y60"
    )
    port map (
      CI => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_cy(9),
      CYINIT => '0',
      CO(3) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_DI_2_UNCONNECTED,
      DI(1) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_DI_1_UNCONNECTED,
      DI(0) => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_10_0,
      O(3) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_O_3_UNCONNECTED,
      O(2) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_O_2_UNCONNECTED,
      O(1) => mL_weightUpdateMod0_multL_multRes(11),
      O(0) => mL_weightUpdateMod0_multL_multRes(10),
      S(3) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_S_3_UNCONNECTED,
      S(2) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_xor_11_S_2_UNCONNECTED,
      S(1) => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_11_rt_4562,
      S(0) => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_10_rt_4565
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y60",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_11_0,
      O => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_11_rt_4562
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_10_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y60",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_10_0,
      O => mL_weightUpdateMod0_multL_Mmult_multRes_Madd7_lut_10_rt_4565
    );
  mR_ADDERTREE_INTERNAL_Madd20_cy_3_mR_ADDERTREE_INTERNAL_Madd20_cy_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd_320,
      O => mR_ADDERTREE_INTERNAL_Madd_320_0
    );
  mR_ADDERTREE_INTERNAL_Madd20_cy_3_mR_ADDERTREE_INTERNAL_Madd20_cy_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd_220,
      O => mR_ADDERTREE_INTERNAL_Madd_220_0
    );
  mR_ADDERTREE_INTERNAL_Madd20_cy_3_mR_ADDERTREE_INTERNAL_Madd20_cy_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd_120,
      O => mR_ADDERTREE_INTERNAL_Madd_120_0
    );
  mR_ADDERTREE_INTERNAL_Madd20_cy_3_mR_ADDERTREE_INTERNAL_Madd20_cy_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd_020,
      O => mR_ADDERTREE_INTERNAL_Madd_020_0
    );
  mR_ADDERTREE_INTERNAL_Madd20_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y29",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_319_0,
      ADR5 => mR_ADDERTREE_INTERNAL_Madd_316_0,
      O => mR_ADDERTREE_INTERNAL_Madd20_lut(3)
    );
  ProtoComp42_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X14Y29"
    )
    port map (
      O => ProtoComp42_CYINITGND_0
    );
  mR_ADDERTREE_INTERNAL_Madd20_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y29"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp42_CYINITGND_0,
      CO(3) => mR_ADDERTREE_INTERNAL_Madd20_cy(3),
      CO(2) => NLW_mR_ADDERTREE_INTERNAL_Madd20_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_ADDERTREE_INTERNAL_Madd20_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_ADDERTREE_INTERNAL_Madd20_cy_3_CO_0_UNCONNECTED,
      DI(3) => mR_ADDERTREE_INTERNAL_Madd_316_0,
      DI(2) => mR_ADDERTREE_INTERNAL_Madd_216_0,
      DI(1) => mR_ADDERTREE_INTERNAL_Madd_116_0,
      DI(0) => mR_ADDERTREE_INTERNAL_Madd20_lut_0_0,
      O(3) => mR_ADDERTREE_INTERNAL_Madd_320,
      O(2) => mR_ADDERTREE_INTERNAL_Madd_220,
      O(1) => mR_ADDERTREE_INTERNAL_Madd_120,
      O(0) => mR_ADDERTREE_INTERNAL_Madd_020,
      S(3) => mR_ADDERTREE_INTERNAL_Madd20_lut(3),
      S(2) => mR_ADDERTREE_INTERNAL_Madd20_lut(2),
      S(1) => mR_ADDERTREE_INTERNAL_Madd20_lut(1),
      S(0) => mR_ADDERTREE_INTERNAL_Madd20_lut_0_rt_4586
    );
  mR_ADDERTREE_INTERNAL_Madd20_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y29",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_219_0,
      ADR5 => mR_ADDERTREE_INTERNAL_Madd_216_0,
      O => mR_ADDERTREE_INTERNAL_Madd20_lut(2)
    );
  mR_ADDERTREE_INTERNAL_Madd20_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y29",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_119_0,
      ADR5 => mR_ADDERTREE_INTERNAL_Madd_116_0,
      O => mR_ADDERTREE_INTERNAL_Madd20_lut(1)
    );
  mR_ADDERTREE_INTERNAL_Madd20_lut_0_rt : X_LUT6
    generic map(
      LOC => "SLICE_X14Y29",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_ADDERTREE_INTERNAL_Madd20_lut_0_0,
      O => mR_ADDERTREE_INTERNAL_Madd20_lut_0_rt_4586
    );
  mR_ADDERTREE_INTERNAL_Madd_720_mR_ADDERTREE_INTERNAL_Madd_720_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd_720,
      O => mR_ADDERTREE_INTERNAL_Madd_720_0
    );
  mR_ADDERTREE_INTERNAL_Madd_720_mR_ADDERTREE_INTERNAL_Madd_720_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd_620,
      O => mR_ADDERTREE_INTERNAL_Madd_620_0
    );
  mR_ADDERTREE_INTERNAL_Madd_720_mR_ADDERTREE_INTERNAL_Madd_720_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd_520,
      O => mR_ADDERTREE_INTERNAL_Madd_520_0
    );
  mR_ADDERTREE_INTERNAL_Madd_720_mR_ADDERTREE_INTERNAL_Madd_720_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd_420,
      O => mR_ADDERTREE_INTERNAL_Madd_420_0
    );
  mR_ADDERTREE_INTERNAL_Madd20_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y30",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_719_0,
      ADR5 => mR_ADDERTREE_INTERNAL_Madd_716_0,
      O => mR_ADDERTREE_INTERNAL_Madd20_lut(7)
    );
  mR_ADDERTREE_INTERNAL_Madd20_xor_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y30"
    )
    port map (
      CI => mR_ADDERTREE_INTERNAL_Madd20_cy(3),
      CYINIT => '0',
      CO(3) => NLW_mR_ADDERTREE_INTERNAL_Madd20_xor_7_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_ADDERTREE_INTERNAL_Madd20_xor_7_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_ADDERTREE_INTERNAL_Madd20_xor_7_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_ADDERTREE_INTERNAL_Madd20_xor_7_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_ADDERTREE_INTERNAL_Madd20_xor_7_DI_3_UNCONNECTED,
      DI(2) => mR_ADDERTREE_INTERNAL_Madd_616_0,
      DI(1) => mR_ADDERTREE_INTERNAL_Madd_516_0,
      DI(0) => mR_ADDERTREE_INTERNAL_Madd_416_0,
      O(3) => mR_ADDERTREE_INTERNAL_Madd_720,
      O(2) => mR_ADDERTREE_INTERNAL_Madd_620,
      O(1) => mR_ADDERTREE_INTERNAL_Madd_520,
      O(0) => mR_ADDERTREE_INTERNAL_Madd_420,
      S(3) => mR_ADDERTREE_INTERNAL_Madd20_lut(7),
      S(2) => mR_ADDERTREE_INTERNAL_Madd20_lut(6),
      S(1) => mR_ADDERTREE_INTERNAL_Madd20_lut(5),
      S(0) => mR_ADDERTREE_INTERNAL_Madd20_lut(4)
    );
  mR_ADDERTREE_INTERNAL_Madd20_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y30",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_619_0,
      ADR5 => mR_ADDERTREE_INTERNAL_Madd_616_0,
      O => mR_ADDERTREE_INTERNAL_Madd20_lut(6)
    );
  mR_ADDERTREE_INTERNAL_Madd20_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y30",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_519_0,
      ADR5 => mR_ADDERTREE_INTERNAL_Madd_516_0,
      O => mR_ADDERTREE_INTERNAL_Madd20_lut(5)
    );
  mR_ADDERTREE_INTERNAL_Madd20_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y30",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_419_0,
      ADR5 => mR_ADDERTREE_INTERNAL_Madd_416_0,
      O => mR_ADDERTREE_INTERNAL_Madd20_lut(4)
    );
  mM_ADDERTREE_INTERNAL_Madd20_cy_3_mM_ADDERTREE_INTERNAL_Madd20_cy_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd_320,
      O => mM_ADDERTREE_INTERNAL_Madd_320_0
    );
  mM_ADDERTREE_INTERNAL_Madd20_cy_3_mM_ADDERTREE_INTERNAL_Madd20_cy_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd_220,
      O => mM_ADDERTREE_INTERNAL_Madd_220_0
    );
  mM_ADDERTREE_INTERNAL_Madd20_cy_3_mM_ADDERTREE_INTERNAL_Madd20_cy_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd_120,
      O => mM_ADDERTREE_INTERNAL_Madd_120_0
    );
  mM_ADDERTREE_INTERNAL_Madd20_cy_3_mM_ADDERTREE_INTERNAL_Madd20_cy_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd_020,
      O => mM_ADDERTREE_INTERNAL_Madd_020_0
    );
  mM_ADDERTREE_INTERNAL_Madd20_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y7",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_319_0,
      ADR5 => mM_ADDERTREE_INTERNAL_Madd_316_0,
      O => mM_ADDERTREE_INTERNAL_Madd20_lut(3)
    );
  ProtoComp42_CYINITGND_1 : X_ZERO
    generic map(
      LOC => "SLICE_X8Y7"
    )
    port map (
      O => mM_ADDERTREE_INTERNAL_Madd20_cy_3_ProtoComp42_CYINITGND_0
    );
  mM_ADDERTREE_INTERNAL_Madd20_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y7"
    )
    port map (
      CI => '0',
      CYINIT => mM_ADDERTREE_INTERNAL_Madd20_cy_3_ProtoComp42_CYINITGND_0,
      CO(3) => mM_ADDERTREE_INTERNAL_Madd20_cy(3),
      CO(2) => NLW_mM_ADDERTREE_INTERNAL_Madd20_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_ADDERTREE_INTERNAL_Madd20_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_ADDERTREE_INTERNAL_Madd20_cy_3_CO_0_UNCONNECTED,
      DI(3) => mM_ADDERTREE_INTERNAL_Madd_316_0,
      DI(2) => mM_ADDERTREE_INTERNAL_Madd_216_0,
      DI(1) => mM_ADDERTREE_INTERNAL_Madd_116_0,
      DI(0) => mM_ADDERTREE_INTERNAL_Madd20_lut_0_0,
      O(3) => mM_ADDERTREE_INTERNAL_Madd_320,
      O(2) => mM_ADDERTREE_INTERNAL_Madd_220,
      O(1) => mM_ADDERTREE_INTERNAL_Madd_120,
      O(0) => mM_ADDERTREE_INTERNAL_Madd_020,
      S(3) => mM_ADDERTREE_INTERNAL_Madd20_lut(3),
      S(2) => mM_ADDERTREE_INTERNAL_Madd20_lut(2),
      S(1) => mM_ADDERTREE_INTERNAL_Madd20_lut(1),
      S(0) => mM_ADDERTREE_INTERNAL_Madd20_lut_0_rt_4627
    );
  mM_ADDERTREE_INTERNAL_Madd20_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y7",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_219_0,
      ADR5 => mM_ADDERTREE_INTERNAL_Madd_216_0,
      O => mM_ADDERTREE_INTERNAL_Madd20_lut(2)
    );
  mM_ADDERTREE_INTERNAL_Madd20_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y7",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_119_0,
      ADR5 => mM_ADDERTREE_INTERNAL_Madd_116_0,
      O => mM_ADDERTREE_INTERNAL_Madd20_lut(1)
    );
  mM_ADDERTREE_INTERNAL_Madd20_lut_0_rt : X_LUT6
    generic map(
      LOC => "SLICE_X8Y7",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_ADDERTREE_INTERNAL_Madd20_lut_0_0,
      O => mM_ADDERTREE_INTERNAL_Madd20_lut_0_rt_4627
    );
  mM_ADDERTREE_INTERNAL_Madd_720_mM_ADDERTREE_INTERNAL_Madd_720_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd_720,
      O => mM_ADDERTREE_INTERNAL_Madd_720_0
    );
  mM_ADDERTREE_INTERNAL_Madd_720_mM_ADDERTREE_INTERNAL_Madd_720_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd_620,
      O => mM_ADDERTREE_INTERNAL_Madd_620_0
    );
  mM_ADDERTREE_INTERNAL_Madd_720_mM_ADDERTREE_INTERNAL_Madd_720_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd_520,
      O => mM_ADDERTREE_INTERNAL_Madd_520_0
    );
  mM_ADDERTREE_INTERNAL_Madd_720_mM_ADDERTREE_INTERNAL_Madd_720_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd_420,
      O => mM_ADDERTREE_INTERNAL_Madd_420_0
    );
  mM_ADDERTREE_INTERNAL_Madd20_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y8",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_719_0,
      ADR5 => mM_ADDERTREE_INTERNAL_Madd_716_0,
      O => mM_ADDERTREE_INTERNAL_Madd20_lut(7)
    );
  mM_ADDERTREE_INTERNAL_Madd20_xor_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y8"
    )
    port map (
      CI => mM_ADDERTREE_INTERNAL_Madd20_cy(3),
      CYINIT => '0',
      CO(3) => NLW_mM_ADDERTREE_INTERNAL_Madd20_xor_7_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_ADDERTREE_INTERNAL_Madd20_xor_7_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_ADDERTREE_INTERNAL_Madd20_xor_7_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_ADDERTREE_INTERNAL_Madd20_xor_7_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_ADDERTREE_INTERNAL_Madd20_xor_7_DI_3_UNCONNECTED,
      DI(2) => mM_ADDERTREE_INTERNAL_Madd_616_0,
      DI(1) => mM_ADDERTREE_INTERNAL_Madd_516_0,
      DI(0) => mM_ADDERTREE_INTERNAL_Madd_416_0,
      O(3) => mM_ADDERTREE_INTERNAL_Madd_720,
      O(2) => mM_ADDERTREE_INTERNAL_Madd_620,
      O(1) => mM_ADDERTREE_INTERNAL_Madd_520,
      O(0) => mM_ADDERTREE_INTERNAL_Madd_420,
      S(3) => mM_ADDERTREE_INTERNAL_Madd20_lut(7),
      S(2) => mM_ADDERTREE_INTERNAL_Madd20_lut(6),
      S(1) => mM_ADDERTREE_INTERNAL_Madd20_lut(5),
      S(0) => mM_ADDERTREE_INTERNAL_Madd20_lut(4)
    );
  mM_ADDERTREE_INTERNAL_Madd20_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y8",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_619_0,
      ADR5 => mM_ADDERTREE_INTERNAL_Madd_616_0,
      O => mM_ADDERTREE_INTERNAL_Madd20_lut(6)
    );
  mM_ADDERTREE_INTERNAL_Madd20_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y8",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_519_0,
      ADR5 => mM_ADDERTREE_INTERNAL_Madd_516_0,
      O => mM_ADDERTREE_INTERNAL_Madd20_lut(5)
    );
  mM_ADDERTREE_INTERNAL_Madd20_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y8",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_419_0,
      ADR5 => mM_ADDERTREE_INTERNAL_Madd_416_0,
      O => mM_ADDERTREE_INTERNAL_Madd20_lut(4)
    );
  mL_ADDERTREE_INTERNAL_Madd20_cy_3_mL_ADDERTREE_INTERNAL_Madd20_cy_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd_320,
      O => mL_ADDERTREE_INTERNAL_Madd_320_0
    );
  mL_ADDERTREE_INTERNAL_Madd20_cy_3_mL_ADDERTREE_INTERNAL_Madd20_cy_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd_220,
      O => mL_ADDERTREE_INTERNAL_Madd_220_0
    );
  mL_ADDERTREE_INTERNAL_Madd20_cy_3_mL_ADDERTREE_INTERNAL_Madd20_cy_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd_120,
      O => mL_ADDERTREE_INTERNAL_Madd_120_0
    );
  mL_ADDERTREE_INTERNAL_Madd20_cy_3_mL_ADDERTREE_INTERNAL_Madd20_cy_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd_020,
      O => mL_ADDERTREE_INTERNAL_Madd_020_0
    );
  mL_ADDERTREE_INTERNAL_Madd20_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y49",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_319_0,
      ADR5 => mL_ADDERTREE_INTERNAL_Madd_316_0,
      O => mL_ADDERTREE_INTERNAL_Madd20_lut(3)
    );
  ProtoComp42_CYINITGND_2 : X_ZERO
    generic map(
      LOC => "SLICE_X10Y49"
    )
    port map (
      O => mL_ADDERTREE_INTERNAL_Madd20_cy_3_ProtoComp42_CYINITGND_0
    );
  mL_ADDERTREE_INTERNAL_Madd20_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X10Y49"
    )
    port map (
      CI => '0',
      CYINIT => mL_ADDERTREE_INTERNAL_Madd20_cy_3_ProtoComp42_CYINITGND_0,
      CO(3) => mL_ADDERTREE_INTERNAL_Madd20_cy(3),
      CO(2) => NLW_mL_ADDERTREE_INTERNAL_Madd20_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_ADDERTREE_INTERNAL_Madd20_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_ADDERTREE_INTERNAL_Madd20_cy_3_CO_0_UNCONNECTED,
      DI(3) => mL_ADDERTREE_INTERNAL_Madd_316_0,
      DI(2) => mL_ADDERTREE_INTERNAL_Madd_216_0,
      DI(1) => mL_ADDERTREE_INTERNAL_Madd_116_0,
      DI(0) => mL_ADDERTREE_INTERNAL_Madd20_lut_0_0,
      O(3) => mL_ADDERTREE_INTERNAL_Madd_320,
      O(2) => mL_ADDERTREE_INTERNAL_Madd_220,
      O(1) => mL_ADDERTREE_INTERNAL_Madd_120,
      O(0) => mL_ADDERTREE_INTERNAL_Madd_020,
      S(3) => mL_ADDERTREE_INTERNAL_Madd20_lut(3),
      S(2) => mL_ADDERTREE_INTERNAL_Madd20_lut(2),
      S(1) => mL_ADDERTREE_INTERNAL_Madd20_lut(1),
      S(0) => mL_ADDERTREE_INTERNAL_Madd20_lut_0_rt_4668
    );
  mL_ADDERTREE_INTERNAL_Madd20_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y49",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_219_0,
      ADR5 => mL_ADDERTREE_INTERNAL_Madd_216_0,
      O => mL_ADDERTREE_INTERNAL_Madd20_lut(2)
    );
  mL_ADDERTREE_INTERNAL_Madd20_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y49",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_119_0,
      ADR5 => mL_ADDERTREE_INTERNAL_Madd_116_0,
      O => mL_ADDERTREE_INTERNAL_Madd20_lut(1)
    );
  mL_ADDERTREE_INTERNAL_Madd20_lut_0_rt : X_LUT6
    generic map(
      LOC => "SLICE_X10Y49",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_ADDERTREE_INTERNAL_Madd20_lut_0_0,
      O => mL_ADDERTREE_INTERNAL_Madd20_lut_0_rt_4668
    );
  mL_ADDERTREE_INTERNAL_Madd_720_mL_ADDERTREE_INTERNAL_Madd_720_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd_720,
      O => mL_ADDERTREE_INTERNAL_Madd_720_0
    );
  mL_ADDERTREE_INTERNAL_Madd_720_mL_ADDERTREE_INTERNAL_Madd_720_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd_620,
      O => mL_ADDERTREE_INTERNAL_Madd_620_0
    );
  mL_ADDERTREE_INTERNAL_Madd_720_mL_ADDERTREE_INTERNAL_Madd_720_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd_520,
      O => mL_ADDERTREE_INTERNAL_Madd_520_0
    );
  mL_ADDERTREE_INTERNAL_Madd_720_mL_ADDERTREE_INTERNAL_Madd_720_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd_420,
      O => mL_ADDERTREE_INTERNAL_Madd_420_0
    );
  mL_ADDERTREE_INTERNAL_Madd20_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y50",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_719_0,
      ADR5 => mL_ADDERTREE_INTERNAL_Madd_716_0,
      O => mL_ADDERTREE_INTERNAL_Madd20_lut(7)
    );
  mL_ADDERTREE_INTERNAL_Madd20_xor_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X10Y50"
    )
    port map (
      CI => mL_ADDERTREE_INTERNAL_Madd20_cy(3),
      CYINIT => '0',
      CO(3) => NLW_mL_ADDERTREE_INTERNAL_Madd20_xor_7_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_ADDERTREE_INTERNAL_Madd20_xor_7_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_ADDERTREE_INTERNAL_Madd20_xor_7_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_ADDERTREE_INTERNAL_Madd20_xor_7_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_ADDERTREE_INTERNAL_Madd20_xor_7_DI_3_UNCONNECTED,
      DI(2) => mL_ADDERTREE_INTERNAL_Madd_616_0,
      DI(1) => mL_ADDERTREE_INTERNAL_Madd_516_0,
      DI(0) => mL_ADDERTREE_INTERNAL_Madd_416_0,
      O(3) => mL_ADDERTREE_INTERNAL_Madd_720,
      O(2) => mL_ADDERTREE_INTERNAL_Madd_620,
      O(1) => mL_ADDERTREE_INTERNAL_Madd_520,
      O(0) => mL_ADDERTREE_INTERNAL_Madd_420,
      S(3) => mL_ADDERTREE_INTERNAL_Madd20_lut(7),
      S(2) => mL_ADDERTREE_INTERNAL_Madd20_lut(6),
      S(1) => mL_ADDERTREE_INTERNAL_Madd20_lut(5),
      S(0) => mL_ADDERTREE_INTERNAL_Madd20_lut(4)
    );
  mL_ADDERTREE_INTERNAL_Madd20_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y50",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_619_0,
      ADR5 => mL_ADDERTREE_INTERNAL_Madd_616_0,
      O => mL_ADDERTREE_INTERNAL_Madd20_lut(6)
    );
  mL_ADDERTREE_INTERNAL_Madd20_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y50",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_519_0,
      ADR5 => mL_ADDERTREE_INTERNAL_Madd_516_0,
      O => mL_ADDERTREE_INTERNAL_Madd20_lut(5)
    );
  mL_ADDERTREE_INTERNAL_Madd20_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y50",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_419_0,
      ADR5 => mL_ADDERTREE_INTERNAL_Madd_416_0,
      O => mL_ADDERTREE_INTERNAL_Madd20_lut(4)
    );
  mR_ADDERTREE_INTERNAL_Madd15_cy_4_mR_ADDERTREE_INTERNAL_Madd15_cy_4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd_415,
      O => mR_ADDERTREE_INTERNAL_Madd_415_0
    );
  mR_ADDERTREE_INTERNAL_Madd15_cy_4_mR_ADDERTREE_INTERNAL_Madd15_cy_4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd_315,
      O => mR_ADDERTREE_INTERNAL_Madd_315_0
    );
  mR_ADDERTREE_INTERNAL_Madd15_cy_4_mR_ADDERTREE_INTERNAL_Madd15_cy_4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd_215,
      O => mR_ADDERTREE_INTERNAL_Madd_215_0
    );
  mR_ADDERTREE_INTERNAL_Madd15_cy_4_mR_ADDERTREE_INTERNAL_Madd15_cy_4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd_115,
      O => mR_ADDERTREE_INTERNAL_Madd_115_0
    );
  mR_ADDERTREE_INTERNAL_Madd15_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y27",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight2_ADDERTREE_INTERNAL_Madd_43_0,
      ADR5 => mR_weight3_ADDERTREE_INTERNAL_Madd_43_0,
      O => mR_ADDERTREE_INTERNAL_Madd15_lut(4)
    );
  ProtoComp44_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X22Y27"
    )
    port map (
      O => ProtoComp44_CYINITGND_0
    );
  mR_ADDERTREE_INTERNAL_Madd15_cy_4_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y27"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp44_CYINITGND_0,
      CO(3) => mR_ADDERTREE_INTERNAL_Madd15_cy(4),
      CO(2) => NLW_mR_ADDERTREE_INTERNAL_Madd15_cy_4_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_ADDERTREE_INTERNAL_Madd15_cy_4_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_ADDERTREE_INTERNAL_Madd15_cy_4_CO_0_UNCONNECTED,
      DI(3) => mR_weight2_ADDERTREE_INTERNAL_Madd_43_0,
      DI(2) => mR_weight2_ADDERTREE_INTERNAL_Madd_33_0,
      DI(1) => mR_weight2_ADDERTREE_INTERNAL_Madd_23_0,
      DI(0) => mR_weight2_ADDERTREE_INTERNAL_Madd_13_0,
      O(3) => mR_ADDERTREE_INTERNAL_Madd_415,
      O(2) => mR_ADDERTREE_INTERNAL_Madd_315,
      O(1) => mR_ADDERTREE_INTERNAL_Madd_215,
      O(0) => mR_ADDERTREE_INTERNAL_Madd_115,
      S(3) => mR_ADDERTREE_INTERNAL_Madd15_lut(4),
      S(2) => mR_ADDERTREE_INTERNAL_Madd15_lut(3),
      S(1) => mR_ADDERTREE_INTERNAL_Madd15_lut(2),
      S(0) => mR_ADDERTREE_INTERNAL_Madd15_lut(1)
    );
  mR_ADDERTREE_INTERNAL_Madd15_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y27",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight2_ADDERTREE_INTERNAL_Madd_33_0,
      ADR5 => mR_weight3_ADDERTREE_INTERNAL_Madd_33_0,
      O => mR_ADDERTREE_INTERNAL_Madd15_lut(3)
    );
  mR_ADDERTREE_INTERNAL_Madd15_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y27",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight2_ADDERTREE_INTERNAL_Madd_23_0,
      ADR5 => mR_weight3_ADDERTREE_INTERNAL_Madd_23_0,
      O => mR_ADDERTREE_INTERNAL_Madd15_lut(2)
    );
  mR_ADDERTREE_INTERNAL_Madd15_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y27",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight2_ADDERTREE_INTERNAL_Madd_13_0,
      ADR5 => mR_weight3_ADDERTREE_INTERNAL_Madd_13_0,
      O => mR_ADDERTREE_INTERNAL_Madd15_lut(1)
    );
  mR_ADDERTREE_INTERNAL_Madd_715_mR_ADDERTREE_INTERNAL_Madd_715_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd_715,
      O => mR_ADDERTREE_INTERNAL_Madd_715_0
    );
  mR_ADDERTREE_INTERNAL_Madd_715_mR_ADDERTREE_INTERNAL_Madd_715_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd_615,
      O => mR_ADDERTREE_INTERNAL_Madd_615_0
    );
  mR_ADDERTREE_INTERNAL_Madd_715_mR_ADDERTREE_INTERNAL_Madd_715_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd_515,
      O => mR_ADDERTREE_INTERNAL_Madd_515_0
    );
  mR_ADDERTREE_INTERNAL_Madd15_xor_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y28"
    )
    port map (
      CI => mR_ADDERTREE_INTERNAL_Madd15_cy(4),
      CYINIT => '0',
      CO(3) => NLW_mR_ADDERTREE_INTERNAL_Madd15_xor_7_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_ADDERTREE_INTERNAL_Madd15_xor_7_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_ADDERTREE_INTERNAL_Madd15_xor_7_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_ADDERTREE_INTERNAL_Madd15_xor_7_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_ADDERTREE_INTERNAL_Madd15_xor_7_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_ADDERTREE_INTERNAL_Madd15_xor_7_DI_2_UNCONNECTED,
      DI(1) => mR_weight2_ADDERTREE_INTERNAL_Madd_63_0,
      DI(0) => mR_weight2_ADDERTREE_INTERNAL_Madd_53_0,
      O(3) => NLW_mR_ADDERTREE_INTERNAL_Madd15_xor_7_O_3_UNCONNECTED,
      O(2) => mR_ADDERTREE_INTERNAL_Madd_715,
      O(1) => mR_ADDERTREE_INTERNAL_Madd_615,
      O(0) => mR_ADDERTREE_INTERNAL_Madd_515,
      S(3) => NLW_mR_ADDERTREE_INTERNAL_Madd15_xor_7_S_3_UNCONNECTED,
      S(2) => mR_ADDERTREE_INTERNAL_Madd15_lut(7),
      S(1) => mR_ADDERTREE_INTERNAL_Madd15_lut(6),
      S(0) => mR_ADDERTREE_INTERNAL_Madd15_lut(5)
    );
  mR_ADDERTREE_INTERNAL_Madd15_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y28",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight2_ADDERTREE_INTERNAL_Madd_73_0,
      ADR5 => mR_weight3_ADDERTREE_INTERNAL_Madd_73_0,
      O => mR_ADDERTREE_INTERNAL_Madd15_lut(7)
    );
  mR_ADDERTREE_INTERNAL_Madd15_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y28",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight2_ADDERTREE_INTERNAL_Madd_63_0,
      ADR5 => mR_weight3_ADDERTREE_INTERNAL_Madd_63_0,
      O => mR_ADDERTREE_INTERNAL_Madd15_lut(6)
    );
  mR_ADDERTREE_INTERNAL_Madd15_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y28",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight2_ADDERTREE_INTERNAL_Madd_53_0,
      ADR5 => mR_weight3_ADDERTREE_INTERNAL_Madd_53_0,
      O => mR_ADDERTREE_INTERNAL_Madd15_lut(5)
    );
  mM_ADDERTREE_INTERNAL_Madd15_cy_4_mM_ADDERTREE_INTERNAL_Madd15_cy_4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd_415,
      O => mM_ADDERTREE_INTERNAL_Madd_415_0
    );
  mM_ADDERTREE_INTERNAL_Madd15_cy_4_mM_ADDERTREE_INTERNAL_Madd15_cy_4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd_315,
      O => mM_ADDERTREE_INTERNAL_Madd_315_0
    );
  mM_ADDERTREE_INTERNAL_Madd15_cy_4_mM_ADDERTREE_INTERNAL_Madd15_cy_4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd_215,
      O => mM_ADDERTREE_INTERNAL_Madd_215_0
    );
  mM_ADDERTREE_INTERNAL_Madd15_cy_4_mM_ADDERTREE_INTERNAL_Madd15_cy_4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd_115,
      O => mM_ADDERTREE_INTERNAL_Madd_115_0
    );
  mM_ADDERTREE_INTERNAL_Madd15_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y2",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight2_ADDERTREE_INTERNAL_Madd_43_0,
      ADR5 => mM_weight3_ADDERTREE_INTERNAL_Madd_43_0,
      O => mM_ADDERTREE_INTERNAL_Madd15_lut(4)
    );
  ProtoComp44_CYINITGND_1 : X_ZERO
    generic map(
      LOC => "SLICE_X8Y2"
    )
    port map (
      O => mM_ADDERTREE_INTERNAL_Madd15_cy_4_ProtoComp44_CYINITGND_0
    );
  mM_ADDERTREE_INTERNAL_Madd15_cy_4_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y2"
    )
    port map (
      CI => '0',
      CYINIT => mM_ADDERTREE_INTERNAL_Madd15_cy_4_ProtoComp44_CYINITGND_0,
      CO(3) => mM_ADDERTREE_INTERNAL_Madd15_cy(4),
      CO(2) => NLW_mM_ADDERTREE_INTERNAL_Madd15_cy_4_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_ADDERTREE_INTERNAL_Madd15_cy_4_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_ADDERTREE_INTERNAL_Madd15_cy_4_CO_0_UNCONNECTED,
      DI(3) => mM_weight2_ADDERTREE_INTERNAL_Madd_43_0,
      DI(2) => mM_weight2_ADDERTREE_INTERNAL_Madd_33_0,
      DI(1) => mM_weight2_ADDERTREE_INTERNAL_Madd_23_0,
      DI(0) => mM_weight2_ADDERTREE_INTERNAL_Madd_13_0,
      O(3) => mM_ADDERTREE_INTERNAL_Madd_415,
      O(2) => mM_ADDERTREE_INTERNAL_Madd_315,
      O(1) => mM_ADDERTREE_INTERNAL_Madd_215,
      O(0) => mM_ADDERTREE_INTERNAL_Madd_115,
      S(3) => mM_ADDERTREE_INTERNAL_Madd15_lut(4),
      S(2) => mM_ADDERTREE_INTERNAL_Madd15_lut(3),
      S(1) => mM_ADDERTREE_INTERNAL_Madd15_lut(2),
      S(0) => mM_ADDERTREE_INTERNAL_Madd15_lut(1)
    );
  mM_ADDERTREE_INTERNAL_Madd15_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y2",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight2_ADDERTREE_INTERNAL_Madd_33_0,
      ADR5 => mM_weight3_ADDERTREE_INTERNAL_Madd_33_0,
      O => mM_ADDERTREE_INTERNAL_Madd15_lut(3)
    );
  mM_ADDERTREE_INTERNAL_Madd15_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y2",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight2_ADDERTREE_INTERNAL_Madd_23_0,
      ADR5 => mM_weight3_ADDERTREE_INTERNAL_Madd_23_0,
      O => mM_ADDERTREE_INTERNAL_Madd15_lut(2)
    );
  mM_ADDERTREE_INTERNAL_Madd15_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y2",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight2_ADDERTREE_INTERNAL_Madd_13_0,
      ADR5 => mM_weight3_ADDERTREE_INTERNAL_Madd_13_0,
      O => mM_ADDERTREE_INTERNAL_Madd15_lut(1)
    );
  mM_ADDERTREE_INTERNAL_Madd_715_mM_ADDERTREE_INTERNAL_Madd_715_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd_715,
      O => mM_ADDERTREE_INTERNAL_Madd_715_0
    );
  mM_ADDERTREE_INTERNAL_Madd_715_mM_ADDERTREE_INTERNAL_Madd_715_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd_615,
      O => mM_ADDERTREE_INTERNAL_Madd_615_0
    );
  mM_ADDERTREE_INTERNAL_Madd_715_mM_ADDERTREE_INTERNAL_Madd_715_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd_515,
      O => mM_ADDERTREE_INTERNAL_Madd_515_0
    );
  mM_ADDERTREE_INTERNAL_Madd15_xor_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y3"
    )
    port map (
      CI => mM_ADDERTREE_INTERNAL_Madd15_cy(4),
      CYINIT => '0',
      CO(3) => NLW_mM_ADDERTREE_INTERNAL_Madd15_xor_7_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_ADDERTREE_INTERNAL_Madd15_xor_7_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_ADDERTREE_INTERNAL_Madd15_xor_7_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_ADDERTREE_INTERNAL_Madd15_xor_7_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_ADDERTREE_INTERNAL_Madd15_xor_7_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_ADDERTREE_INTERNAL_Madd15_xor_7_DI_2_UNCONNECTED,
      DI(1) => mM_weight2_ADDERTREE_INTERNAL_Madd_63_0,
      DI(0) => mM_weight2_ADDERTREE_INTERNAL_Madd_53_0,
      O(3) => NLW_mM_ADDERTREE_INTERNAL_Madd15_xor_7_O_3_UNCONNECTED,
      O(2) => mM_ADDERTREE_INTERNAL_Madd_715,
      O(1) => mM_ADDERTREE_INTERNAL_Madd_615,
      O(0) => mM_ADDERTREE_INTERNAL_Madd_515,
      S(3) => NLW_mM_ADDERTREE_INTERNAL_Madd15_xor_7_S_3_UNCONNECTED,
      S(2) => mM_ADDERTREE_INTERNAL_Madd15_lut(7),
      S(1) => mM_ADDERTREE_INTERNAL_Madd15_lut(6),
      S(0) => mM_ADDERTREE_INTERNAL_Madd15_lut(5)
    );
  mM_ADDERTREE_INTERNAL_Madd15_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y3",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight2_ADDERTREE_INTERNAL_Madd_73_0,
      ADR5 => mM_weight3_ADDERTREE_INTERNAL_Madd_73_0,
      O => mM_ADDERTREE_INTERNAL_Madd15_lut(7)
    );
  mM_ADDERTREE_INTERNAL_Madd15_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y3",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight2_ADDERTREE_INTERNAL_Madd_63_0,
      ADR5 => mM_weight3_ADDERTREE_INTERNAL_Madd_63_0,
      O => mM_ADDERTREE_INTERNAL_Madd15_lut(6)
    );
  mM_ADDERTREE_INTERNAL_Madd15_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y3",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight2_ADDERTREE_INTERNAL_Madd_53_0,
      ADR5 => mM_weight3_ADDERTREE_INTERNAL_Madd_53_0,
      O => mM_ADDERTREE_INTERNAL_Madd15_lut(5)
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_4_mL_ADDERTREE_INTERNAL_Madd15_cy_4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd_415,
      O => mL_ADDERTREE_INTERNAL_Madd_415_0
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_4_mL_ADDERTREE_INTERNAL_Madd15_cy_4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd_315,
      O => mL_ADDERTREE_INTERNAL_Madd_315_0
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_4_mL_ADDERTREE_INTERNAL_Madd15_cy_4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd_215,
      O => mL_ADDERTREE_INTERNAL_Madd_215_0
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_4_mL_ADDERTREE_INTERNAL_Madd15_cy_4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd_115,
      O => mL_ADDERTREE_INTERNAL_Madd_115_0
    );
  mL_ADDERTREE_INTERNAL_Madd15_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y56",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight2_ADDERTREE_INTERNAL_Madd_43_0,
      ADR5 => mL_weight3_ADDERTREE_INTERNAL_Madd_43_0,
      O => mL_ADDERTREE_INTERNAL_Madd15_lut(4)
    );
  ProtoComp44_CYINITGND_2 : X_ZERO
    generic map(
      LOC => "SLICE_X18Y56"
    )
    port map (
      O => mL_ADDERTREE_INTERNAL_Madd15_cy_4_ProtoComp44_CYINITGND_0
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_4_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y56"
    )
    port map (
      CI => '0',
      CYINIT => mL_ADDERTREE_INTERNAL_Madd15_cy_4_ProtoComp44_CYINITGND_0,
      CO(3) => mL_ADDERTREE_INTERNAL_Madd15_cy(4),
      CO(2) => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_4_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_4_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_4_CO_0_UNCONNECTED,
      DI(3) => mL_weight2_ADDERTREE_INTERNAL_Madd_43_0,
      DI(2) => mL_weight2_ADDERTREE_INTERNAL_Madd_33_0,
      DI(1) => mL_weight2_ADDERTREE_INTERNAL_Madd_23_0,
      DI(0) => mL_weight2_ADDERTREE_INTERNAL_Madd_13_0,
      O(3) => mL_ADDERTREE_INTERNAL_Madd_415,
      O(2) => mL_ADDERTREE_INTERNAL_Madd_315,
      O(1) => mL_ADDERTREE_INTERNAL_Madd_215,
      O(0) => mL_ADDERTREE_INTERNAL_Madd_115,
      S(3) => mL_ADDERTREE_INTERNAL_Madd15_lut(4),
      S(2) => mL_ADDERTREE_INTERNAL_Madd15_lut(3),
      S(1) => mL_ADDERTREE_INTERNAL_Madd15_lut(2),
      S(0) => mL_ADDERTREE_INTERNAL_Madd15_lut(1)
    );
  mL_ADDERTREE_INTERNAL_Madd15_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y56",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight2_ADDERTREE_INTERNAL_Madd_33_0,
      ADR5 => mL_weight3_ADDERTREE_INTERNAL_Madd_33_0,
      O => mL_ADDERTREE_INTERNAL_Madd15_lut(3)
    );
  mL_ADDERTREE_INTERNAL_Madd15_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y56",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight2_ADDERTREE_INTERNAL_Madd_23_0,
      ADR5 => mL_weight3_ADDERTREE_INTERNAL_Madd_23_0,
      O => mL_ADDERTREE_INTERNAL_Madd15_lut(2)
    );
  mL_ADDERTREE_INTERNAL_Madd15_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y56",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight2_ADDERTREE_INTERNAL_Madd_13_0,
      ADR5 => mL_weight3_ADDERTREE_INTERNAL_Madd_13_0,
      O => mL_ADDERTREE_INTERNAL_Madd15_lut(1)
    );
  mL_ADDERTREE_INTERNAL_Madd_715_mL_ADDERTREE_INTERNAL_Madd_715_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd_715,
      O => mL_ADDERTREE_INTERNAL_Madd_715_0
    );
  mL_ADDERTREE_INTERNAL_Madd_715_mL_ADDERTREE_INTERNAL_Madd_715_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd_615,
      O => mL_ADDERTREE_INTERNAL_Madd_615_0
    );
  mL_ADDERTREE_INTERNAL_Madd_715_mL_ADDERTREE_INTERNAL_Madd_715_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd_515,
      O => mL_ADDERTREE_INTERNAL_Madd_515_0
    );
  mL_ADDERTREE_INTERNAL_Madd15_xor_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y57"
    )
    port map (
      CI => mL_ADDERTREE_INTERNAL_Madd15_cy(4),
      CYINIT => '0',
      CO(3) => NLW_mL_ADDERTREE_INTERNAL_Madd15_xor_7_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_ADDERTREE_INTERNAL_Madd15_xor_7_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_ADDERTREE_INTERNAL_Madd15_xor_7_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_ADDERTREE_INTERNAL_Madd15_xor_7_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_ADDERTREE_INTERNAL_Madd15_xor_7_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_ADDERTREE_INTERNAL_Madd15_xor_7_DI_2_UNCONNECTED,
      DI(1) => mL_weight2_ADDERTREE_INTERNAL_Madd_63_0,
      DI(0) => mL_weight2_ADDERTREE_INTERNAL_Madd_53_0,
      O(3) => NLW_mL_ADDERTREE_INTERNAL_Madd15_xor_7_O_3_UNCONNECTED,
      O(2) => mL_ADDERTREE_INTERNAL_Madd_715,
      O(1) => mL_ADDERTREE_INTERNAL_Madd_615,
      O(0) => mL_ADDERTREE_INTERNAL_Madd_515,
      S(3) => NLW_mL_ADDERTREE_INTERNAL_Madd15_xor_7_S_3_UNCONNECTED,
      S(2) => mL_ADDERTREE_INTERNAL_Madd15_lut(7),
      S(1) => mL_ADDERTREE_INTERNAL_Madd15_lut(6),
      S(0) => mL_ADDERTREE_INTERNAL_Madd15_lut(5)
    );
  mL_ADDERTREE_INTERNAL_Madd15_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y57",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight2_ADDERTREE_INTERNAL_Madd_73_0,
      ADR5 => mL_weight3_ADDERTREE_INTERNAL_Madd_73_0,
      O => mL_ADDERTREE_INTERNAL_Madd15_lut(7)
    );
  mL_ADDERTREE_INTERNAL_Madd15_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y57",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight2_ADDERTREE_INTERNAL_Madd_63_0,
      ADR5 => mL_weight3_ADDERTREE_INTERNAL_Madd_63_0,
      O => mL_ADDERTREE_INTERNAL_Madd15_lut(6)
    );
  mL_ADDERTREE_INTERNAL_Madd15_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y57",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight2_ADDERTREE_INTERNAL_Madd_53_0,
      ADR5 => mL_weight3_ADDERTREE_INTERNAL_Madd_53_0,
      O => mL_ADDERTREE_INTERNAL_Madd15_lut(5)
    );
  mR_ADDERTREE_INTERNAL_Madd18_cy_4_mR_ADDERTREE_INTERNAL_Madd18_cy_4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd_418,
      O => mR_ADDERTREE_INTERNAL_Madd_418_0
    );
  mR_ADDERTREE_INTERNAL_Madd18_cy_4_mR_ADDERTREE_INTERNAL_Madd18_cy_4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd_318,
      O => mR_ADDERTREE_INTERNAL_Madd_318_0
    );
  mR_ADDERTREE_INTERNAL_Madd18_cy_4_mR_ADDERTREE_INTERNAL_Madd18_cy_4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd_218,
      O => mR_ADDERTREE_INTERNAL_Madd_218_0
    );
  mR_ADDERTREE_INTERNAL_Madd18_cy_4_mR_ADDERTREE_INTERNAL_Madd18_cy_4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd_118,
      O => mR_ADDERTREE_INTERNAL_Madd_118_0
    );
  mR_ADDERTREE_INTERNAL_Madd18_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y29",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight6_ADDERTREE_INTERNAL_Madd_43_0,
      ADR5 => mR_weight7_ADDERTREE_INTERNAL_Madd_43_0,
      O => mR_ADDERTREE_INTERNAL_Madd18_lut(4)
    );
  ProtoComp44_CYINITGND_3 : X_ZERO
    generic map(
      LOC => "SLICE_X4Y29"
    )
    port map (
      O => mR_ADDERTREE_INTERNAL_Madd18_cy_4_ProtoComp44_CYINITGND_0
    );
  mR_ADDERTREE_INTERNAL_Madd18_cy_4_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y29"
    )
    port map (
      CI => '0',
      CYINIT => mR_ADDERTREE_INTERNAL_Madd18_cy_4_ProtoComp44_CYINITGND_0,
      CO(3) => mR_ADDERTREE_INTERNAL_Madd18_cy(4),
      CO(2) => NLW_mR_ADDERTREE_INTERNAL_Madd18_cy_4_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_ADDERTREE_INTERNAL_Madd18_cy_4_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_ADDERTREE_INTERNAL_Madd18_cy_4_CO_0_UNCONNECTED,
      DI(3) => mR_weight6_ADDERTREE_INTERNAL_Madd_43_0,
      DI(2) => mR_weight6_ADDERTREE_INTERNAL_Madd_33_0,
      DI(1) => mR_weight6_ADDERTREE_INTERNAL_Madd_23_0,
      DI(0) => mR_weight6_ADDERTREE_INTERNAL_Madd_13_0,
      O(3) => mR_ADDERTREE_INTERNAL_Madd_418,
      O(2) => mR_ADDERTREE_INTERNAL_Madd_318,
      O(1) => mR_ADDERTREE_INTERNAL_Madd_218,
      O(0) => mR_ADDERTREE_INTERNAL_Madd_118,
      S(3) => mR_ADDERTREE_INTERNAL_Madd18_lut(4),
      S(2) => mR_ADDERTREE_INTERNAL_Madd18_lut(3),
      S(1) => mR_ADDERTREE_INTERNAL_Madd18_lut(2),
      S(0) => mR_ADDERTREE_INTERNAL_Madd18_lut(1)
    );
  mR_ADDERTREE_INTERNAL_Madd18_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y29",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight6_ADDERTREE_INTERNAL_Madd_33_0,
      ADR5 => mR_weight7_ADDERTREE_INTERNAL_Madd_33_0,
      O => mR_ADDERTREE_INTERNAL_Madd18_lut(3)
    );
  mR_ADDERTREE_INTERNAL_Madd18_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y29",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight6_ADDERTREE_INTERNAL_Madd_23_0,
      ADR5 => mR_weight7_ADDERTREE_INTERNAL_Madd_23_0,
      O => mR_ADDERTREE_INTERNAL_Madd18_lut(2)
    );
  mR_ADDERTREE_INTERNAL_Madd18_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y29",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight6_ADDERTREE_INTERNAL_Madd_13_0,
      ADR5 => mR_weight7_ADDERTREE_INTERNAL_Madd_13_0,
      O => mR_ADDERTREE_INTERNAL_Madd18_lut(1)
    );
  mR_ADDERTREE_INTERNAL_Madd_718_mR_ADDERTREE_INTERNAL_Madd_718_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd_718,
      O => mR_ADDERTREE_INTERNAL_Madd_718_0
    );
  mR_ADDERTREE_INTERNAL_Madd_718_mR_ADDERTREE_INTERNAL_Madd_718_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd_618,
      O => mR_ADDERTREE_INTERNAL_Madd_618_0
    );
  mR_ADDERTREE_INTERNAL_Madd_718_mR_ADDERTREE_INTERNAL_Madd_718_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_ADDERTREE_INTERNAL_Madd_518,
      O => mR_ADDERTREE_INTERNAL_Madd_518_0
    );
  mR_ADDERTREE_INTERNAL_Madd18_xor_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y30"
    )
    port map (
      CI => mR_ADDERTREE_INTERNAL_Madd18_cy(4),
      CYINIT => '0',
      CO(3) => NLW_mR_ADDERTREE_INTERNAL_Madd18_xor_7_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_ADDERTREE_INTERNAL_Madd18_xor_7_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_ADDERTREE_INTERNAL_Madd18_xor_7_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_ADDERTREE_INTERNAL_Madd18_xor_7_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_ADDERTREE_INTERNAL_Madd18_xor_7_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_ADDERTREE_INTERNAL_Madd18_xor_7_DI_2_UNCONNECTED,
      DI(1) => mR_weight6_ADDERTREE_INTERNAL_Madd_63_0,
      DI(0) => mR_weight6_ADDERTREE_INTERNAL_Madd_53_0,
      O(3) => NLW_mR_ADDERTREE_INTERNAL_Madd18_xor_7_O_3_UNCONNECTED,
      O(2) => mR_ADDERTREE_INTERNAL_Madd_718,
      O(1) => mR_ADDERTREE_INTERNAL_Madd_618,
      O(0) => mR_ADDERTREE_INTERNAL_Madd_518,
      S(3) => NLW_mR_ADDERTREE_INTERNAL_Madd18_xor_7_S_3_UNCONNECTED,
      S(2) => mR_ADDERTREE_INTERNAL_Madd18_lut(7),
      S(1) => mR_ADDERTREE_INTERNAL_Madd18_lut(6),
      S(0) => mR_ADDERTREE_INTERNAL_Madd18_lut(5)
    );
  mR_ADDERTREE_INTERNAL_Madd18_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y30",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight6_ADDERTREE_INTERNAL_Madd_73_0,
      ADR5 => mR_weight7_ADDERTREE_INTERNAL_Madd_73_0,
      O => mR_ADDERTREE_INTERNAL_Madd18_lut(7)
    );
  mR_ADDERTREE_INTERNAL_Madd18_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y30",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight6_ADDERTREE_INTERNAL_Madd_63_0,
      ADR5 => mR_weight7_ADDERTREE_INTERNAL_Madd_63_0,
      O => mR_ADDERTREE_INTERNAL_Madd18_lut(6)
    );
  mR_ADDERTREE_INTERNAL_Madd18_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y30",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight6_ADDERTREE_INTERNAL_Madd_53_0,
      ADR5 => mR_weight7_ADDERTREE_INTERNAL_Madd_53_0,
      O => mR_ADDERTREE_INTERNAL_Madd18_lut(5)
    );
  mM_ADDERTREE_INTERNAL_Madd18_cy_4_mM_ADDERTREE_INTERNAL_Madd18_cy_4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd_418,
      O => mM_ADDERTREE_INTERNAL_Madd_418_0
    );
  mM_ADDERTREE_INTERNAL_Madd18_cy_4_mM_ADDERTREE_INTERNAL_Madd18_cy_4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd_318,
      O => mM_ADDERTREE_INTERNAL_Madd_318_0
    );
  mM_ADDERTREE_INTERNAL_Madd18_cy_4_mM_ADDERTREE_INTERNAL_Madd18_cy_4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd_218,
      O => mM_ADDERTREE_INTERNAL_Madd_218_0
    );
  mM_ADDERTREE_INTERNAL_Madd18_cy_4_mM_ADDERTREE_INTERNAL_Madd18_cy_4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd_118,
      O => mM_ADDERTREE_INTERNAL_Madd_118_0
    );
  mM_ADDERTREE_INTERNAL_Madd18_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y6",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight6_ADDERTREE_INTERNAL_Madd_43_0,
      ADR5 => mM_weight7_ADDERTREE_INTERNAL_Madd_43_0,
      O => mM_ADDERTREE_INTERNAL_Madd18_lut(4)
    );
  ProtoComp44_CYINITGND_4 : X_ZERO
    generic map(
      LOC => "SLICE_X4Y6"
    )
    port map (
      O => mM_ADDERTREE_INTERNAL_Madd18_cy_4_ProtoComp44_CYINITGND_0
    );
  mM_ADDERTREE_INTERNAL_Madd18_cy_4_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y6"
    )
    port map (
      CI => '0',
      CYINIT => mM_ADDERTREE_INTERNAL_Madd18_cy_4_ProtoComp44_CYINITGND_0,
      CO(3) => mM_ADDERTREE_INTERNAL_Madd18_cy(4),
      CO(2) => NLW_mM_ADDERTREE_INTERNAL_Madd18_cy_4_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_ADDERTREE_INTERNAL_Madd18_cy_4_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_ADDERTREE_INTERNAL_Madd18_cy_4_CO_0_UNCONNECTED,
      DI(3) => mM_weight6_ADDERTREE_INTERNAL_Madd_43_0,
      DI(2) => mM_weight6_ADDERTREE_INTERNAL_Madd_33_0,
      DI(1) => mM_weight6_ADDERTREE_INTERNAL_Madd_23_0,
      DI(0) => mM_weight6_ADDERTREE_INTERNAL_Madd_13_0,
      O(3) => mM_ADDERTREE_INTERNAL_Madd_418,
      O(2) => mM_ADDERTREE_INTERNAL_Madd_318,
      O(1) => mM_ADDERTREE_INTERNAL_Madd_218,
      O(0) => mM_ADDERTREE_INTERNAL_Madd_118,
      S(3) => mM_ADDERTREE_INTERNAL_Madd18_lut(4),
      S(2) => mM_ADDERTREE_INTERNAL_Madd18_lut(3),
      S(1) => mM_ADDERTREE_INTERNAL_Madd18_lut(2),
      S(0) => mM_ADDERTREE_INTERNAL_Madd18_lut(1)
    );
  mM_ADDERTREE_INTERNAL_Madd18_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y6",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight6_ADDERTREE_INTERNAL_Madd_33_0,
      ADR5 => mM_weight7_ADDERTREE_INTERNAL_Madd_33_0,
      O => mM_ADDERTREE_INTERNAL_Madd18_lut(3)
    );
  mM_ADDERTREE_INTERNAL_Madd18_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y6",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight6_ADDERTREE_INTERNAL_Madd_23_0,
      ADR5 => mM_weight7_ADDERTREE_INTERNAL_Madd_23_0,
      O => mM_ADDERTREE_INTERNAL_Madd18_lut(2)
    );
  mM_ADDERTREE_INTERNAL_Madd18_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y6",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight6_ADDERTREE_INTERNAL_Madd_13_0,
      ADR5 => mM_weight7_ADDERTREE_INTERNAL_Madd_13_0,
      O => mM_ADDERTREE_INTERNAL_Madd18_lut(1)
    );
  mM_ADDERTREE_INTERNAL_Madd_718_mM_ADDERTREE_INTERNAL_Madd_718_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd_718,
      O => mM_ADDERTREE_INTERNAL_Madd_718_0
    );
  mM_ADDERTREE_INTERNAL_Madd_718_mM_ADDERTREE_INTERNAL_Madd_718_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd_618,
      O => mM_ADDERTREE_INTERNAL_Madd_618_0
    );
  mM_ADDERTREE_INTERNAL_Madd_718_mM_ADDERTREE_INTERNAL_Madd_718_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_ADDERTREE_INTERNAL_Madd_518,
      O => mM_ADDERTREE_INTERNAL_Madd_518_0
    );
  mM_ADDERTREE_INTERNAL_Madd18_xor_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y7"
    )
    port map (
      CI => mM_ADDERTREE_INTERNAL_Madd18_cy(4),
      CYINIT => '0',
      CO(3) => NLW_mM_ADDERTREE_INTERNAL_Madd18_xor_7_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_ADDERTREE_INTERNAL_Madd18_xor_7_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_ADDERTREE_INTERNAL_Madd18_xor_7_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_ADDERTREE_INTERNAL_Madd18_xor_7_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_ADDERTREE_INTERNAL_Madd18_xor_7_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_ADDERTREE_INTERNAL_Madd18_xor_7_DI_2_UNCONNECTED,
      DI(1) => mM_weight6_ADDERTREE_INTERNAL_Madd_63_0,
      DI(0) => mM_weight6_ADDERTREE_INTERNAL_Madd_53_0,
      O(3) => NLW_mM_ADDERTREE_INTERNAL_Madd18_xor_7_O_3_UNCONNECTED,
      O(2) => mM_ADDERTREE_INTERNAL_Madd_718,
      O(1) => mM_ADDERTREE_INTERNAL_Madd_618,
      O(0) => mM_ADDERTREE_INTERNAL_Madd_518,
      S(3) => NLW_mM_ADDERTREE_INTERNAL_Madd18_xor_7_S_3_UNCONNECTED,
      S(2) => mM_ADDERTREE_INTERNAL_Madd18_lut(7),
      S(1) => mM_ADDERTREE_INTERNAL_Madd18_lut(6),
      S(0) => mM_ADDERTREE_INTERNAL_Madd18_lut(5)
    );
  mM_ADDERTREE_INTERNAL_Madd18_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y7",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight6_ADDERTREE_INTERNAL_Madd_73_0,
      ADR5 => mM_weight7_ADDERTREE_INTERNAL_Madd_73_0,
      O => mM_ADDERTREE_INTERNAL_Madd18_lut(7)
    );
  mM_ADDERTREE_INTERNAL_Madd18_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y7",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight6_ADDERTREE_INTERNAL_Madd_63_0,
      ADR5 => mM_weight7_ADDERTREE_INTERNAL_Madd_63_0,
      O => mM_ADDERTREE_INTERNAL_Madd18_lut(6)
    );
  mM_ADDERTREE_INTERNAL_Madd18_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y7",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight6_ADDERTREE_INTERNAL_Madd_53_0,
      ADR5 => mM_weight7_ADDERTREE_INTERNAL_Madd_53_0,
      O => mM_ADDERTREE_INTERNAL_Madd18_lut(5)
    );
  mL_ADDERTREE_INTERNAL_Madd18_cy_4_mL_ADDERTREE_INTERNAL_Madd18_cy_4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd_418,
      O => mL_ADDERTREE_INTERNAL_Madd_418_0
    );
  mL_ADDERTREE_INTERNAL_Madd18_cy_4_mL_ADDERTREE_INTERNAL_Madd18_cy_4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd_318,
      O => mL_ADDERTREE_INTERNAL_Madd_318_0
    );
  mL_ADDERTREE_INTERNAL_Madd18_cy_4_mL_ADDERTREE_INTERNAL_Madd18_cy_4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd_218,
      O => mL_ADDERTREE_INTERNAL_Madd_218_0
    );
  mL_ADDERTREE_INTERNAL_Madd18_cy_4_mL_ADDERTREE_INTERNAL_Madd18_cy_4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd_118,
      O => mL_ADDERTREE_INTERNAL_Madd_118_0
    );
  mL_ADDERTREE_INTERNAL_Madd18_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y37",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight6_ADDERTREE_INTERNAL_Madd_43_0,
      ADR5 => mL_weight7_ADDERTREE_INTERNAL_Madd_43_0,
      O => mL_ADDERTREE_INTERNAL_Madd18_lut(4)
    );
  ProtoComp44_CYINITGND_5 : X_ZERO
    generic map(
      LOC => "SLICE_X6Y37"
    )
    port map (
      O => mL_ADDERTREE_INTERNAL_Madd18_cy_4_ProtoComp44_CYINITGND_0
    );
  mL_ADDERTREE_INTERNAL_Madd18_cy_4_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y37"
    )
    port map (
      CI => '0',
      CYINIT => mL_ADDERTREE_INTERNAL_Madd18_cy_4_ProtoComp44_CYINITGND_0,
      CO(3) => mL_ADDERTREE_INTERNAL_Madd18_cy(4),
      CO(2) => NLW_mL_ADDERTREE_INTERNAL_Madd18_cy_4_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_ADDERTREE_INTERNAL_Madd18_cy_4_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_ADDERTREE_INTERNAL_Madd18_cy_4_CO_0_UNCONNECTED,
      DI(3) => mL_weight6_ADDERTREE_INTERNAL_Madd_43_0,
      DI(2) => mL_weight6_ADDERTREE_INTERNAL_Madd_33_0,
      DI(1) => mL_weight6_ADDERTREE_INTERNAL_Madd_23_0,
      DI(0) => mL_weight6_ADDERTREE_INTERNAL_Madd_13_0,
      O(3) => mL_ADDERTREE_INTERNAL_Madd_418,
      O(2) => mL_ADDERTREE_INTERNAL_Madd_318,
      O(1) => mL_ADDERTREE_INTERNAL_Madd_218,
      O(0) => mL_ADDERTREE_INTERNAL_Madd_118,
      S(3) => mL_ADDERTREE_INTERNAL_Madd18_lut(4),
      S(2) => mL_ADDERTREE_INTERNAL_Madd18_lut(3),
      S(1) => mL_ADDERTREE_INTERNAL_Madd18_lut(2),
      S(0) => mL_ADDERTREE_INTERNAL_Madd18_lut(1)
    );
  mL_ADDERTREE_INTERNAL_Madd18_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y37",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight6_ADDERTREE_INTERNAL_Madd_33_0,
      ADR5 => mL_weight7_ADDERTREE_INTERNAL_Madd_33_0,
      O => mL_ADDERTREE_INTERNAL_Madd18_lut(3)
    );
  mL_ADDERTREE_INTERNAL_Madd18_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y37",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight6_ADDERTREE_INTERNAL_Madd_23_0,
      ADR5 => mL_weight7_ADDERTREE_INTERNAL_Madd_23_0,
      O => mL_ADDERTREE_INTERNAL_Madd18_lut(2)
    );
  mL_ADDERTREE_INTERNAL_Madd18_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y37",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight6_ADDERTREE_INTERNAL_Madd_13_0,
      ADR5 => mL_weight7_ADDERTREE_INTERNAL_Madd_13_0,
      O => mL_ADDERTREE_INTERNAL_Madd18_lut(1)
    );
  mL_ADDERTREE_INTERNAL_Madd_718_mL_ADDERTREE_INTERNAL_Madd_718_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd_718,
      O => mL_ADDERTREE_INTERNAL_Madd_718_0
    );
  mL_ADDERTREE_INTERNAL_Madd_718_mL_ADDERTREE_INTERNAL_Madd_718_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd_618,
      O => mL_ADDERTREE_INTERNAL_Madd_618_0
    );
  mL_ADDERTREE_INTERNAL_Madd_718_mL_ADDERTREE_INTERNAL_Madd_718_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_ADDERTREE_INTERNAL_Madd_518,
      O => mL_ADDERTREE_INTERNAL_Madd_518_0
    );
  mL_ADDERTREE_INTERNAL_Madd18_xor_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y38"
    )
    port map (
      CI => mL_ADDERTREE_INTERNAL_Madd18_cy(4),
      CYINIT => '0',
      CO(3) => NLW_mL_ADDERTREE_INTERNAL_Madd18_xor_7_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_ADDERTREE_INTERNAL_Madd18_xor_7_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_ADDERTREE_INTERNAL_Madd18_xor_7_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_ADDERTREE_INTERNAL_Madd18_xor_7_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_ADDERTREE_INTERNAL_Madd18_xor_7_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_ADDERTREE_INTERNAL_Madd18_xor_7_DI_2_UNCONNECTED,
      DI(1) => mL_weight6_ADDERTREE_INTERNAL_Madd_63_0,
      DI(0) => mL_weight6_ADDERTREE_INTERNAL_Madd_53_0,
      O(3) => NLW_mL_ADDERTREE_INTERNAL_Madd18_xor_7_O_3_UNCONNECTED,
      O(2) => mL_ADDERTREE_INTERNAL_Madd_718,
      O(1) => mL_ADDERTREE_INTERNAL_Madd_618,
      O(0) => mL_ADDERTREE_INTERNAL_Madd_518,
      S(3) => NLW_mL_ADDERTREE_INTERNAL_Madd18_xor_7_S_3_UNCONNECTED,
      S(2) => mL_ADDERTREE_INTERNAL_Madd18_lut(7),
      S(1) => mL_ADDERTREE_INTERNAL_Madd18_lut(6),
      S(0) => mL_ADDERTREE_INTERNAL_Madd18_lut(5)
    );
  mL_ADDERTREE_INTERNAL_Madd18_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y38",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight6_ADDERTREE_INTERNAL_Madd_73_0,
      ADR5 => mL_weight7_ADDERTREE_INTERNAL_Madd_73_0,
      O => mL_ADDERTREE_INTERNAL_Madd18_lut(7)
    );
  mL_ADDERTREE_INTERNAL_Madd18_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y38",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight6_ADDERTREE_INTERNAL_Madd_63_0,
      ADR5 => mL_weight7_ADDERTREE_INTERNAL_Madd_63_0,
      O => mL_ADDERTREE_INTERNAL_Madd18_lut(6)
    );
  mL_ADDERTREE_INTERNAL_Madd18_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y38",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight6_ADDERTREE_INTERNAL_Madd_53_0,
      ADR5 => mL_weight7_ADDERTREE_INTERNAL_Madd_53_0,
      O => mL_ADDERTREE_INTERNAL_Madd18_lut(5)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_81,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_81_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_71,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_71_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_61,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_61_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_51,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_51_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_7_not1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y37",
      INIT => X"FFFFFFFDFFFFFFFF"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(1),
      ADR1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_20_Q,
      ADR3 => weightDeltaKOutNode_21_Q,
      ADR4 => weightDeltaKOutNode_22_Q,
      ADR5 => t_weightDKMult2_Mmux_output82_16413,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_7_not
    );
  ProtoComp45_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X10Y37"
    )
    port map (
      O => ProtoComp45_CYINITGND_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X10Y37"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp45_CYINITGND_0,
      CO(3) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy(5),
      CO(2) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_DI_1_UNCONNECTED,
      DI(0) => '1',
      O(3) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_81,
      O(2) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_71,
      O(1) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_61,
      O(0) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_51,
      S(3) => mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_7_not,
      S(2) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_4_Q_4927,
      S(1) => '1',
      S(0) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_2_Q_4935
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y37",
      INIT => X"FFFFFFFDFFFFFFFF"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(0),
      ADR1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_20_Q,
      ADR3 => t_weightDKMult2_Mmux_output6_16411,
      ADR4 => weightDeltaKOutNode_22_Q,
      ADR5 => t_weightDKMult2_Mmux_output82_16413,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_4_Q_4927
    );
  t_weightUpdateMod0_multL_posIn1_3_200_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X10Y37",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_200_B6LUT_O_UNCONNECTED
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y37",
      INIT => X"D7D7D75FD7D7D75F"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(3),
      ADR1 => t_weightDKMult2_multRes(11),
      ADR2 => t_weightDKMult2_multRes(6),
      ADR3 => t_weightDKMult2_multRes(5),
      ADR4 => weightDeltaKOutNode_16_Q,
      ADR5 => '1',
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_2_Q_4935
    );
  t_weightUpdateMod0_multL_posIn1_3_202_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y37",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_202_A5LUT_O_UNCONNECTED
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd_111_mR_weightUpdateMod1_multR_Mmult_multRes_Madd_111_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_111,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_111_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd_111_mR_weightUpdateMod1_multR_Mmult_multRes_Madd_111_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_101,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_101_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd_111_mR_weightUpdateMod1_multR_Mmult_multRes_Madd_111_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_91,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_91_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X10Y38"
    )
    port map (
      CI => mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy(5),
      CYINIT => '0',
      CO(3) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_DI_2_UNCONNECTED,
      DI(1) => '0',
      DI(0) => '0',
      O(3) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_O_3_UNCONNECTED,
      O(2) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_111,
      O(1) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_101,
      O(0) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_91,
      S(3) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_S_3_UNCONNECTED,
      S(2) => '1',
      S(1) => mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_7_not,
      S(0) => mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_7_not
    );
  t_weightUpdateMod0_multL_posIn1_3_199_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X10Y38",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_199_C6LUT_O_UNCONNECTED
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_7_not1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y38",
      INIT => X"FFFFFFFDFFFFFFFF"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(3),
      ADR1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_20_Q,
      ADR3 => weightDeltaKOutNode_21_Q,
      ADR4 => weightDeltaKOutNode_22_Q,
      ADR5 => weightDeltaKOutNode_23_Q,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_7_not
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_7_not1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y38",
      INIT => X"FFFFFFFDFFFFFFFF"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(2),
      ADR1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_20_Q,
      ADR3 => weightDeltaKOutNode_21_Q,
      ADR4 => weightDeltaKOutNode_22_Q,
      ADR5 => weightDeltaKOutNode_23_Q,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_7_not
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_81,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_81_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_71,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_71_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_61,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_61_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_51,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_51_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_7_not1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y44",
      INIT => X"FFFFFFFDFFFFFFFF"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(1),
      ADR1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_20_Q,
      ADR3 => weightDeltaKOutNode_21_Q,
      ADR4 => weightDeltaKOutNode_22_Q,
      ADR5 => t_weightDKMult2_Mmux_output82_16413,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_7_not
    );
  ProtoComp45_CYINITGND_1 : X_ZERO
    generic map(
      LOC => "SLICE_X10Y44"
    )
    port map (
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_ProtoComp45_CYINITGND_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X10Y44"
    )
    port map (
      CI => '0',
      CYINIT => mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_ProtoComp45_CYINITGND_0,
      CO(3) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy(5),
      CO(2) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_DI_1_UNCONNECTED,
      DI(0) => '1',
      O(3) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_81,
      O(2) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_71,
      O(1) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_61,
      O(0) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_51,
      S(3) => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_7_not,
      S(2) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_4_Q_4979,
      S(1) => '1',
      S(0) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_2_Q_4987
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y44",
      INIT => X"FFFFFFFDFFFFFFFF"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(0),
      ADR1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_20_Q,
      ADR3 => t_weightDKMult2_Mmux_output6_16411,
      ADR4 => weightDeltaKOutNode_22_Q,
      ADR5 => t_weightDKMult2_Mmux_output82_16413,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_4_Q_4979
    );
  t_weightUpdateMod0_multL_posIn1_3_192_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X10Y44",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_192_B6LUT_O_UNCONNECTED
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y44",
      INIT => X"D7D7D75FD7D7D75F"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(3),
      ADR1 => t_weightDKMult2_multRes(11),
      ADR2 => t_weightDKMult2_multRes(6),
      ADR3 => t_weightDKMult2_multRes(5),
      ADR4 => weightDeltaKOutNode_16_Q,
      ADR5 => '1',
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_2_Q_4987
    );
  t_weightUpdateMod0_multL_posIn1_3_194_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y44",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_194_A5LUT_O_UNCONNECTED
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd_111_mR_weightUpdateMod0_multR_Mmult_multRes_Madd_111_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_111,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_111_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd_111_mR_weightUpdateMod0_multR_Mmult_multRes_Madd_111_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_101,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_101_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd_111_mR_weightUpdateMod0_multR_Mmult_multRes_Madd_111_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_91,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_91_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X10Y45"
    )
    port map (
      CI => mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy(5),
      CYINIT => '0',
      CO(3) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_DI_2_UNCONNECTED,
      DI(1) => '0',
      DI(0) => '0',
      O(3) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_O_3_UNCONNECTED,
      O(2) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_111,
      O(1) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_101,
      O(0) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_91,
      S(3) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_S_3_UNCONNECTED,
      S(2) => '1',
      S(1) => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_7_not,
      S(0) => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_7_not
    );
  t_weightUpdateMod0_multL_posIn1_3_191_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X10Y45",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_191_C6LUT_O_UNCONNECTED
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_7_not1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y45",
      INIT => X"FFFFFFFDFFFFFFFF"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(3),
      ADR1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_20_Q,
      ADR3 => weightDeltaKOutNode_21_Q,
      ADR4 => weightDeltaKOutNode_22_Q,
      ADR5 => weightDeltaKOutNode_23_Q,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_7_not
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_7_not1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y45",
      INIT => X"FFFFFFFDFFFFFFFF"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(2),
      ADR1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_20_Q,
      ADR3 => weightDeltaKOutNode_21_Q,
      ADR4 => weightDeltaKOutNode_22_Q,
      ADR5 => weightDeltaKOutNode_23_Q,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_7_not
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_81,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_81_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_71,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_71_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_61,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_61_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_51,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_51_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_7_not1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y13",
      INIT => X"FFFFFFFDFFFFFFFF"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(1),
      ADR1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_12_Q,
      ADR3 => weightDeltaKOutNode_13_Q,
      ADR4 => weightDeltaKOutNode_14_Q,
      ADR5 => t_weightDKMult1_Mmux_output62_16440,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_7_not
    );
  ProtoComp45_CYINITGND_2 : X_ZERO
    generic map(
      LOC => "SLICE_X14Y13"
    )
    port map (
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_ProtoComp45_CYINITGND_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y13"
    )
    port map (
      CI => '0',
      CYINIT => mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_ProtoComp45_CYINITGND_0,
      CO(3) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy(5),
      CO(2) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_DI_1_UNCONNECTED,
      DI(0) => '1',
      O(3) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_81,
      O(2) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_71,
      O(1) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_61,
      O(0) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_51,
      S(3) => mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_7_not,
      S(2) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_4_Q_5031,
      S(1) => '1',
      S(0) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_2_Q_5039
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y13",
      INIT => X"FFFFFFFDFFFFFFFF"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(0),
      ADR1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_12_Q,
      ADR3 => t_weightDKMult1_Mmux_output4_16438,
      ADR4 => weightDeltaKOutNode_14_Q,
      ADR5 => t_weightDKMult1_Mmux_output62_16440,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_4_Q_5031
    );
  t_weightUpdateMod0_multL_posIn1_3_134_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X14Y13",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_134_B6LUT_O_UNCONNECTED
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y13",
      INIT => X"D7D7D75FD7D7D75F"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(3),
      ADR1 => t_weightDKMult1_multRes(11),
      ADR2 => t_weightDKMult1_multRes(6),
      ADR3 => t_weightDKMult1_multRes(5),
      ADR4 => weightDeltaKOutNode_8_Q,
      ADR5 => '1',
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_2_Q_5039
    );
  t_weightUpdateMod0_multL_posIn1_3_136_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y13",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_136_A5LUT_O_UNCONNECTED
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd_111_mM_weightUpdateMod1_multR_Mmult_multRes_Madd_111_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_111,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_111_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd_111_mM_weightUpdateMod1_multR_Mmult_multRes_Madd_111_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_101,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_101_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd_111_mM_weightUpdateMod1_multR_Mmult_multRes_Madd_111_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_91,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_91_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y14"
    )
    port map (
      CI => mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy(5),
      CYINIT => '0',
      CO(3) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_DI_2_UNCONNECTED,
      DI(1) => '0',
      DI(0) => '0',
      O(3) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_O_3_UNCONNECTED,
      O(2) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_111,
      O(1) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_101,
      O(0) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_91,
      S(3) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_S_3_UNCONNECTED,
      S(2) => '1',
      S(1) => mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_7_not,
      S(0) => mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_7_not
    );
  t_weightUpdateMod0_multL_posIn1_3_133_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X14Y14",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_133_C6LUT_O_UNCONNECTED
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_7_not1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y14",
      INIT => X"FFFFFFFDFFFFFFFF"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(3),
      ADR1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_12_Q,
      ADR3 => weightDeltaKOutNode_13_Q,
      ADR4 => weightDeltaKOutNode_14_Q,
      ADR5 => weightDeltaKOutNode_15_Q,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_7_not
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_7_not1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y14",
      INIT => X"FFFFFFFDFFFFFFFF"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(2),
      ADR1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_12_Q,
      ADR3 => weightDeltaKOutNode_13_Q,
      ADR4 => weightDeltaKOutNode_14_Q,
      ADR5 => weightDeltaKOutNode_15_Q,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_7_not
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_81,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_81_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_71,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_71_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_61,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_61_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_51,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_51_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_7_not1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y24",
      INIT => X"FFFFFFFDFFFFFFFF"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(1),
      ADR1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_12_Q,
      ADR3 => weightDeltaKOutNode_13_Q,
      ADR4 => weightDeltaKOutNode_14_Q,
      ADR5 => t_weightDKMult1_Mmux_output62_16440,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_7_not
    );
  ProtoComp45_CYINITGND_3 : X_ZERO
    generic map(
      LOC => "SLICE_X14Y24"
    )
    port map (
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_ProtoComp45_CYINITGND_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y24"
    )
    port map (
      CI => '0',
      CYINIT => mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_ProtoComp45_CYINITGND_0,
      CO(3) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy(5),
      CO(2) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_DI_1_UNCONNECTED,
      DI(0) => '1',
      O(3) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_81,
      O(2) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_71,
      O(1) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_61,
      O(0) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_51,
      S(3) => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_7_not,
      S(2) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_4_Q_5083,
      S(1) => '1',
      S(0) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_2_Q_5091
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y24",
      INIT => X"FFFFFFFDFFFFFFFF"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(0),
      ADR1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_12_Q,
      ADR3 => t_weightDKMult1_Mmux_output4_16438,
      ADR4 => weightDeltaKOutNode_14_Q,
      ADR5 => t_weightDKMult1_Mmux_output62_16440,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_4_Q_5083
    );
  t_weightUpdateMod0_multL_posIn1_3_126_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X14Y24",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_126_B6LUT_O_UNCONNECTED
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y24",
      INIT => X"D7D7D75FD7D7D75F"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(3),
      ADR1 => t_weightDKMult1_multRes(11),
      ADR2 => t_weightDKMult1_multRes(6),
      ADR3 => t_weightDKMult1_multRes(5),
      ADR4 => weightDeltaKOutNode_8_Q,
      ADR5 => '1',
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_2_Q_5091
    );
  t_weightUpdateMod0_multL_posIn1_3_128_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y24",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_128_A5LUT_O_UNCONNECTED
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd_111_mM_weightUpdateMod0_multR_Mmult_multRes_Madd_111_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_111,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_111_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd_111_mM_weightUpdateMod0_multR_Mmult_multRes_Madd_111_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_101,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_101_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd_111_mM_weightUpdateMod0_multR_Mmult_multRes_Madd_111_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_91,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_91_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y25"
    )
    port map (
      CI => mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy(5),
      CYINIT => '0',
      CO(3) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_DI_2_UNCONNECTED,
      DI(1) => '0',
      DI(0) => '0',
      O(3) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_O_3_UNCONNECTED,
      O(2) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_111,
      O(1) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_101,
      O(0) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_91,
      S(3) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_S_3_UNCONNECTED,
      S(2) => '1',
      S(1) => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_7_not,
      S(0) => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_7_not
    );
  t_weightUpdateMod0_multL_posIn1_3_125_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X14Y25",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_125_C6LUT_O_UNCONNECTED
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_7_not1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y25",
      INIT => X"FFFFFFFDFFFFFFFF"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(3),
      ADR1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_12_Q,
      ADR3 => weightDeltaKOutNode_13_Q,
      ADR4 => weightDeltaKOutNode_14_Q,
      ADR5 => weightDeltaKOutNode_15_Q,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_7_not
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_7_not1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y25",
      INIT => X"FFFFFFFDFFFFFFFF"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(2),
      ADR1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_12_Q,
      ADR3 => weightDeltaKOutNode_13_Q,
      ADR4 => weightDeltaKOutNode_14_Q,
      ADR5 => weightDeltaKOutNode_15_Q,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_7_not
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_81,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_81_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_71,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_71_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_61,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_61_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_51,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_51_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_7_not1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y55",
      INIT => X"FFFFFFFDFFFFFFFF"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(1),
      ADR1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_4_Q,
      ADR3 => weightDeltaKOutNode_5_Q,
      ADR4 => weightDeltaKOutNode_6_Q,
      ADR5 => weightDeltaKOutNode_7_Q,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_7_not
    );
  ProtoComp45_CYINITGND_4 : X_ZERO
    generic map(
      LOC => "SLICE_X2Y55"
    )
    port map (
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_ProtoComp45_CYINITGND_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y55"
    )
    port map (
      CI => '0',
      CYINIT => mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_ProtoComp45_CYINITGND_0,
      CO(3) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy(5),
      CO(2) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy_5_DI_1_UNCONNECTED,
      DI(0) => '1',
      O(3) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_81,
      O(2) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_71,
      O(1) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_61,
      O(0) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_51,
      S(3) => mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_7_not,
      S(2) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_4_Q_5135,
      S(1) => '1',
      S(0) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_2_Q_5143
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y55",
      INIT => X"FFFFFFFDFFFFFFFF"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(0),
      ADR1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_4_Q,
      ADR3 => t_weightDKMult0_Mmux_output6_16465,
      ADR4 => weightDeltaKOutNode_6_Q,
      ADR5 => t_weightDKMult0_Mmux_output82_16467,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_4_Q_5135
    );
  t_weightUpdateMod0_multL_posIn1_3_67_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X2Y55",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_67_B6LUT_O_UNCONNECTED
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y55",
      INIT => X"D7D7D75FD7D7D75F"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(3),
      ADR1 => t_weightDKMult0_multRes(11),
      ADR2 => t_weightDKMult0_multRes(6),
      ADR3 => t_weightDKMult0_multRes(5),
      ADR4 => weightDeltaKOutNode_0_Q,
      ADR5 => '1',
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_lut_2_Q_5143
    );
  t_weightUpdateMod0_multL_posIn1_3_69_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y55",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_69_A5LUT_O_UNCONNECTED
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd_111_mL_weightUpdateMod1_multR_Mmult_multRes_Madd_111_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_111,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_111_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd_111_mL_weightUpdateMod1_multR_Mmult_multRes_Madd_111_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_101,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_101_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd_111_mL_weightUpdateMod1_multR_Mmult_multRes_Madd_111_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_91,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_91_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y56"
    )
    port map (
      CI => mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_cy(5),
      CYINIT => '0',
      CO(3) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_DI_2_UNCONNECTED,
      DI(1) => '0',
      DI(0) => '0',
      O(3) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_O_3_UNCONNECTED,
      O(2) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_111,
      O(1) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_101,
      O(0) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_91,
      S(3) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd1_xor_8_S_3_UNCONNECTED,
      S(2) => '1',
      S(1) => mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_7_not,
      S(0) => mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_7_not
    );
  t_weightUpdateMod0_multL_posIn1_3_66_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X2Y56",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_66_C6LUT_O_UNCONNECTED
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_7_not1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y56",
      INIT => X"FFFFFFFDFFFFFFFF"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(3),
      ADR1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_4_Q,
      ADR3 => weightDeltaKOutNode_5_Q,
      ADR4 => weightDeltaKOutNode_6_Q,
      ADR5 => weightDeltaKOutNode_7_Q,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_7_not
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_7_not1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y56",
      INIT => X"FFFFFFFDFFFFFFFF"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(2),
      ADR1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_4_Q,
      ADR3 => weightDeltaKOutNode_5_Q,
      ADR4 => weightDeltaKOutNode_6_Q,
      ADR5 => weightDeltaKOutNode_7_Q,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_7_not
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_81,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_81_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_71,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_71_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_61,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_61_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_51,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_51_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_7_not1 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y52",
      INIT => X"FFFFFFFFFFFDFFFF"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(1),
      ADR1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_4_Q,
      ADR3 => weightDeltaKOutNode_5_Q,
      ADR4 => t_weightDKMult0_Mmux_output82_16467,
      ADR5 => weightDeltaKOutNode_6_Q,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_7_not
    );
  ProtoComp47_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X0Y52"
    )
    port map (
      O => ProtoComp47_CYINITGND_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y52"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp47_CYINITGND_0,
      CO(3) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy(5),
      CO(2) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy_5_DI_1_UNCONNECTED,
      DI(0) => '1',
      O(3) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_81,
      O(2) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_71,
      O(1) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_61,
      O(0) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_51,
      S(3) => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_7_not,
      S(2) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_4_Q_5187,
      S(1) => '1',
      S(0) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_2_Q_5195
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X0Y52",
      INIT => X"FFFFFFFDFFFFFFFF"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(0),
      ADR1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_4_Q,
      ADR3 => t_weightDKMult0_Mmux_output6_16465,
      ADR4 => weightDeltaKOutNode_6_Q,
      ADR5 => t_weightDKMult0_Mmux_output82_16467,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_4_Q_5187
    );
  t_weightUpdateMod0_multL_posIn1_3_59_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y52",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_59_B6LUT_O_UNCONNECTED
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X0Y52",
      INIT => X"D7D7D75FD7D7D75F"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(3),
      ADR1 => t_weightDKMult0_multRes(11),
      ADR2 => t_weightDKMult0_multRes(6),
      ADR3 => t_weightDKMult0_multRes(5),
      ADR4 => weightDeltaKOutNode_0_Q,
      ADR5 => '1',
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_lut_2_Q_5195
    );
  t_weightUpdateMod0_multL_posIn1_3_61_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y52",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_61_A5LUT_O_UNCONNECTED
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd_111_mL_weightUpdateMod0_multR_Mmult_multRes_Madd_111_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_111,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_111_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd_111_mL_weightUpdateMod0_multR_Mmult_multRes_Madd_111_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_101,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_101_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd_111_mL_weightUpdateMod0_multR_Mmult_multRes_Madd_111_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_91,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_91_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y53"
    )
    port map (
      CI => mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_cy(5),
      CYINIT => '0',
      CO(3) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_DI_2_UNCONNECTED,
      DI(1) => '0',
      DI(0) => '0',
      O(3) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_O_3_UNCONNECTED,
      O(2) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_111,
      O(1) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_101,
      O(0) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_91,
      S(3) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd1_xor_8_S_3_UNCONNECTED,
      S(2) => '1',
      S(1) => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_7_not,
      S(0) => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_7_not
    );
  t_weightUpdateMod0_multL_posIn1_3_58_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y53",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_58_C6LUT_O_UNCONNECTED
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_7_not1 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y53",
      INIT => X"FFFFFFFDFFFFFFFF"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(3),
      ADR1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_4_Q,
      ADR3 => weightDeltaKOutNode_5_Q,
      ADR4 => weightDeltaKOutNode_6_Q,
      ADR5 => weightDeltaKOutNode_7_Q,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_7_not
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_7_not1 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y53",
      INIT => X"FFFFFFFDFFFFFFFF"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(2),
      ADR1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_4_Q,
      ADR3 => weightDeltaKOutNode_5_Q,
      ADR4 => weightDeltaKOutNode_6_Q,
      ADR5 => weightDeltaKOutNode_7_Q,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_7_not
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_43,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_43_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_33,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_33_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_23,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_23_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_18,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_18_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y32",
      INIT => X"0000FFFF0006F9FF"
    )
    port map (
      ADR0 => t_weightIn2(7),
      ADR1 => t_deltaKTemp(7),
      ADR2 => t_weightDKMult2_multRes(10),
      ADR3 => N711,
      ADR4 => N710,
      ADR5 => t_weightDKMult2_Mmux_output71_16490,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(4)
    );
  ProtoComp48_CYINITVCC : X_ONE
    generic map(
      LOC => "SLICE_X8Y32"
    )
    port map (
      O => ProtoComp48_CYINITVCC_1_5232
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y32"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp48_CYINITVCC_1_5232,
      CO(3) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_Q_16496,
      CO(2) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_CO_0_UNCONNECTED,
      DI(3) => mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_2_mand1_16501,
      DI(2) => mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_2_mand1_16497,
      DI(1) => mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_2_mand1_16492,
      DI(0) => '0',
      O(3) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_43,
      O(2) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_33,
      O(1) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_23,
      O(0) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_18,
      S(3) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(4),
      S(2) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(3),
      S(1) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(2),
      S(0) => mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_1_Q
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y32",
      INIT => X"0000FFFF0006F9FF"
    )
    port map (
      ADR0 => t_weightIn2(7),
      ADR1 => t_deltaKTemp(7),
      ADR2 => t_weightDKMult2_multRes(10),
      ADR3 => N696,
      ADR4 => N695,
      ADR5 => t_weightDKMult2_Mmux_output71_16490,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(3)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y32",
      INIT => X"0000FFFF0006F9FF"
    )
    port map (
      ADR0 => t_weightIn2(7),
      ADR1 => t_deltaKTemp(7),
      ADR2 => t_weightDKMult2_multRes(10),
      ADR3 => N678,
      ADR4 => N677,
      ADR5 => t_weightDKMult2_Mmux_output71_16490,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(2)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y32",
      INIT => X"0CC0CC000CC0CC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weightUpdateMod0_sigDer(0),
      ADR2 => t_weightDKMult2_multRes(11),
      ADR3 => t_weightDKMult2_multRes(5),
      ADR4 => weightDeltaKOutNode_16_Q,
      ADR5 => '1',
      O => mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_1_Q
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1592_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y32",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1592_A5LUT_O_UNCONNECTED
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_83,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_83_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_73,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_73_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_63,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_63_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_53,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_53_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y33",
      INIT => X"0CCAA66066AACC00"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(2),
      ADR1 => mR_weightUpdateMod0_sigDer(3),
      ADR2 => N114,
      ADR3 => weightDeltaKOutNode_21_Q,
      ADR4 => weightDeltaKOutNode_22_Q,
      ADR5 => weightDeltaKOutNode_23_Q,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(8)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y33"
    )
    port map (
      CI => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_Q_16496,
      CYINIT => '0',
      CO(3) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_Q_16509,
      CO(2) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_CO_0_UNCONNECTED,
      DI(3) => mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_5_mand1_16512,
      DI(2) => mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_5_mand1_16510,
      DI(1) => mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_5_mand1_16507,
      DI(0) => mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_5_mand1_16504,
      O(3) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_83,
      O(2) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_73,
      O(1) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_63,
      O(0) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_53,
      S(3) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(8),
      S(2) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(7),
      S(1) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(6),
      S(0) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(5)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y33",
      INIT => X"0AACC66066CCAA00"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(2),
      ADR1 => mR_weightUpdateMod0_sigDer(1),
      ADR2 => N114,
      ADR3 => t_weightDKMult2_Mmux_output6_16411,
      ADR4 => weightDeltaKOutNode_22_Q,
      ADR5 => t_weightDKMult2_Mmux_output82_16413,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(7)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y33",
      INIT => X"0CCAA66066AACC00"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(0),
      ADR1 => mR_weightUpdateMod0_sigDer(1),
      ADR2 => N114,
      ADR3 => t_weightDKMult2_Mmux_output6_16411,
      ADR4 => weightDeltaKOutNode_22_Q,
      ADR5 => t_weightDKMult2_Mmux_output82_16413,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(6)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y33",
      INIT => X"0CC00CC00CC0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weightUpdateMod0_sigDer(0),
      ADR2 => t_weightDKMult2_Mmux_output6_16411,
      ADR3 => t_weightDKMult2_Mmux_output82_16413,
      ADR4 => t_weightDKMult2_Mmux_output6_SW0_16502,
      ADR5 => weightDeltaKOutNode_20_Q,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(5)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(10),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(9),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_9_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y34"
    )
    port map (
      CI => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_Q_16509,
      CYINIT => '0',
      CO(3) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_DI_2_UNCONNECTED,
      DI(1) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_DI_1_UNCONNECTED,
      DI(0) => '0',
      O(3) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_O_3_UNCONNECTED,
      O(2) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_O_2_UNCONNECTED,
      O(1) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(10),
      O(0) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(9),
      S(3) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_S_3_UNCONNECTED,
      S(2) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_S_2_UNCONNECTED,
      S(1) => '0',
      S(0) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(9)
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1590_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X8Y34",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1590_B6LUT_O_UNCONNECTED
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y34",
      INIT => X"02A8AA0002A8AA00"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(3),
      ADR1 => N114,
      ADR2 => weightDeltaKOutNode_21_Q,
      ADR3 => weightDeltaKOutNode_22_Q,
      ADR4 => weightDeltaKOutNode_23_Q,
      ADR5 => '1',
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(9)
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1591_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y34",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1591_A5LUT_O_UNCONNECTED
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_43,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_43_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_33,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_33_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_23,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_23_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_18,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_18_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y38",
      INIT => X"0000FFFF0006F9FF"
    )
    port map (
      ADR0 => t_weightIn2(7),
      ADR1 => t_deltaKTemp(7),
      ADR2 => t_weightDKMult2_multRes(10),
      ADR3 => N708,
      ADR4 => N707,
      ADR5 => t_weightDKMult2_Mmux_output71_16490,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(4)
    );
  ProtoComp48_CYINITVCC_1 : X_ONE
    generic map(
      LOC => "SLICE_X12Y38"
    )
    port map (
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_ProtoComp48_CYINITVCC_1
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X12Y38"
    )
    port map (
      CI => '0',
      CYINIT => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_ProtoComp48_CYINITVCC_1,
      CO(3) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_Q_16523,
      CO(2) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_CO_0_UNCONNECTED,
      DI(3) => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_2_mand1_16528,
      DI(2) => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_2_mand1_16524,
      DI(1) => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_2_mand1_16519,
      DI(0) => '0',
      O(3) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_43,
      O(2) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_33,
      O(1) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_23,
      O(0) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_18,
      S(3) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(4),
      S(2) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(3),
      S(1) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(2),
      S(0) => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_1_Q
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y38",
      INIT => X"0000FFFF0006F9FF"
    )
    port map (
      ADR0 => t_weightIn2(7),
      ADR1 => t_deltaKTemp(7),
      ADR2 => t_weightDKMult2_multRes(10),
      ADR3 => N693,
      ADR4 => N692,
      ADR5 => t_weightDKMult2_Mmux_output71_16490,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(3)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y38",
      INIT => X"0000FFFF0006F9FF"
    )
    port map (
      ADR0 => t_weightIn2(7),
      ADR1 => t_deltaKTemp(7),
      ADR2 => t_weightDKMult2_multRes(10),
      ADR3 => N675,
      ADR4 => N674,
      ADR5 => t_weightDKMult2_Mmux_output71_16490,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(2)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y38",
      INIT => X"0CC0CC000CC0CC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weightUpdateMod0_sigDer(0),
      ADR2 => t_weightDKMult2_multRes(11),
      ADR3 => t_weightDKMult2_multRes(5),
      ADR4 => weightDeltaKOutNode_16_Q,
      ADR5 => '1',
      O => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_1_Q
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1589_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X12Y38",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1589_A5LUT_O_UNCONNECTED
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_83,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_83_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_73,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_73_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_63,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_63_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_53,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_53_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y39",
      INIT => X"0CCAA66066AACC00"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(2),
      ADR1 => mR_weightUpdateMod0_sigDer(3),
      ADR2 => N114,
      ADR3 => weightDeltaKOutNode_21_Q,
      ADR4 => weightDeltaKOutNode_22_Q,
      ADR5 => weightDeltaKOutNode_23_Q,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(8)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X12Y39"
    )
    port map (
      CI => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_Q_16523,
      CYINIT => '0',
      CO(3) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_Q_16533,
      CO(2) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_CO_0_UNCONNECTED,
      DI(3) => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_5_mand1_16536,
      DI(2) => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_5_mand1_16534,
      DI(1) => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_5_mand1_16531,
      DI(0) => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_5_mand1_5378,
      O(3) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_83,
      O(2) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_73,
      O(1) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_63,
      O(0) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_53,
      S(3) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(8),
      S(2) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(7),
      S(1) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(6),
      S(0) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(5)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y39",
      INIT => X"0AACC66066CCAA00"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(2),
      ADR1 => mR_weightUpdateMod0_sigDer(1),
      ADR2 => N114,
      ADR3 => t_weightDKMult2_Mmux_output6_16411,
      ADR4 => weightDeltaKOutNode_22_Q,
      ADR5 => t_weightDKMult2_Mmux_output82_16413,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(7)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y39",
      INIT => X"0CCAA66066AACC00"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(0),
      ADR1 => mR_weightUpdateMod0_sigDer(1),
      ADR2 => N114,
      ADR3 => t_weightDKMult2_Mmux_output6_16411,
      ADR4 => weightDeltaKOutNode_22_Q,
      ADR5 => t_weightDKMult2_Mmux_output82_16413,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(6)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y39",
      INIT => X"2828288828282888"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(0),
      ADR1 => t_weightDKMult2_Mmux_output6_16411,
      ADR2 => t_weightDKMult2_Mmux_output82_16413,
      ADR3 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR4 => weightDeltaKOutNode_20_Q,
      ADR5 => '1',
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(5)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_5_mand1 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y39",
      INIT => X"28282888"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(0),
      ADR1 => t_weightDKMult2_Mmux_output6_16411,
      ADR2 => t_weightDKMult2_Mmux_output82_16413,
      ADR3 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR4 => weightDeltaKOutNode_20_Q,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_5_mand1_5378
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_10_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_10_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(10),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_10_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_10_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_10_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(9),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_9_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X12Y40"
    )
    port map (
      CI => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_Q_16533,
      CYINIT => '0',
      CO(3) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_DI_2_UNCONNECTED,
      DI(1) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_DI_1_UNCONNECTED,
      DI(0) => '0',
      O(3) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_O_3_UNCONNECTED,
      O(2) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_O_2_UNCONNECTED,
      O(1) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(10),
      O(0) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(9),
      S(3) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_S_3_UNCONNECTED,
      S(2) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_S_2_UNCONNECTED,
      S(1) => '0',
      S(0) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(9)
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1587_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X12Y40",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1587_B6LUT_O_UNCONNECTED
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y40",
      INIT => X"02A8AA0002A8AA00"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(3),
      ADR1 => N114,
      ADR2 => weightDeltaKOutNode_21_Q,
      ADR3 => weightDeltaKOutNode_22_Q,
      ADR4 => weightDeltaKOutNode_23_Q,
      ADR5 => '1',
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(9)
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1588_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X12Y40",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1588_A5LUT_O_UNCONNECTED
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_43,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_43_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_33,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_33_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_23,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_23_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_18,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_18_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y18",
      INIT => X"0000FFFF0006F9FF"
    )
    port map (
      ADR0 => t_weightIn1(7),
      ADR1 => t_deltaKTemp(7),
      ADR2 => t_weightDKMult1_multRes(10),
      ADR3 => N705,
      ADR4 => N704,
      ADR5 => t_weightDKMult1_Mmux_output51_16543,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(4)
    );
  ProtoComp48_CYINITVCC_2 : X_ONE
    generic map(
      LOC => "SLICE_X10Y18"
    )
    port map (
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_ProtoComp48_CYINITVCC_1
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X10Y18"
    )
    port map (
      CI => '0',
      CYINIT => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_ProtoComp48_CYINITVCC_1,
      CO(3) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_Q_16549,
      CO(2) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_CO_0_UNCONNECTED,
      DI(3) => mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_2_mand1_16554,
      DI(2) => mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_2_mand1_16550,
      DI(1) => mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_2_mand1_16545,
      DI(0) => '0',
      O(3) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_43,
      O(2) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_33,
      O(1) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_23,
      O(0) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_18,
      S(3) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(4),
      S(2) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(3),
      S(1) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(2),
      S(0) => mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_1_Q
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y18",
      INIT => X"0000FFFF0006F9FF"
    )
    port map (
      ADR0 => t_weightIn1(7),
      ADR1 => t_deltaKTemp(7),
      ADR2 => t_weightDKMult1_multRes(10),
      ADR3 => N690,
      ADR4 => N689,
      ADR5 => t_weightDKMult1_Mmux_output51_16543,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(3)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y18",
      INIT => X"0000FFFF0006F9FF"
    )
    port map (
      ADR0 => t_weightIn1(7),
      ADR1 => t_deltaKTemp(7),
      ADR2 => t_weightDKMult1_multRes(10),
      ADR3 => N672,
      ADR4 => N671,
      ADR5 => t_weightDKMult1_Mmux_output51_16543,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(2)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y18",
      INIT => X"0CC0CC000CC0CC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightUpdateMod0_sigDer(0),
      ADR2 => t_weightDKMult1_multRes(11),
      ADR3 => t_weightDKMult1_multRes(5),
      ADR4 => weightDeltaKOutNode_8_Q,
      ADR5 => '1',
      O => mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_1_Q
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1447_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y18",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1447_A5LUT_O_UNCONNECTED
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_83,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_83_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_73,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_73_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_63,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_63_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_53,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_53_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y19",
      INIT => X"0CCAA66066AACC00"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(2),
      ADR1 => mM_weightUpdateMod0_sigDer(3),
      ADR2 => N110,
      ADR3 => weightDeltaKOutNode_13_Q,
      ADR4 => weightDeltaKOutNode_14_Q,
      ADR5 => weightDeltaKOutNode_15_Q,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(8)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X10Y19"
    )
    port map (
      CI => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_Q_16549,
      CYINIT => '0',
      CO(3) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_Q_16562,
      CO(2) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_CO_0_UNCONNECTED,
      DI(3) => mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_5_mand1_16565,
      DI(2) => mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_5_mand1_16563,
      DI(1) => mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_5_mand1_16560,
      DI(0) => mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_5_mand1_16557,
      O(3) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_83,
      O(2) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_73,
      O(1) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_63,
      O(0) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_53,
      S(3) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(8),
      S(2) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(7),
      S(1) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(6),
      S(0) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(5)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y19",
      INIT => X"0AACC66066CCAA00"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(2),
      ADR1 => mM_weightUpdateMod0_sigDer(1),
      ADR2 => N110,
      ADR3 => t_weightDKMult1_Mmux_output4_16438,
      ADR4 => weightDeltaKOutNode_14_Q,
      ADR5 => t_weightDKMult1_Mmux_output62_16440,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(7)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y19",
      INIT => X"0CCAA66066AACC00"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(0),
      ADR1 => mM_weightUpdateMod0_sigDer(1),
      ADR2 => N110,
      ADR3 => t_weightDKMult1_Mmux_output4_16438,
      ADR4 => weightDeltaKOutNode_14_Q,
      ADR5 => t_weightDKMult1_Mmux_output62_16440,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(6)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y19",
      INIT => X"0CC00CC00CC0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightUpdateMod0_sigDer(0),
      ADR2 => t_weightDKMult1_Mmux_output4_16438,
      ADR3 => t_weightDKMult1_Mmux_output62_16440,
      ADR4 => t_weightDKMult1_Mmux_output4_SW0_16555,
      ADR5 => weightDeltaKOutNode_12_Q,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(5)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(10),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(9),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_9_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X10Y20"
    )
    port map (
      CI => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_Q_16562,
      CYINIT => '0',
      CO(3) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_DI_2_UNCONNECTED,
      DI(1) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_DI_1_UNCONNECTED,
      DI(0) => '0',
      O(3) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_O_3_UNCONNECTED,
      O(2) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_O_2_UNCONNECTED,
      O(1) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(10),
      O(0) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(9),
      S(3) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_S_3_UNCONNECTED,
      S(2) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_S_2_UNCONNECTED,
      S(1) => '0',
      S(0) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(9)
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1445_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X10Y20",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1445_B6LUT_O_UNCONNECTED
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y20",
      INIT => X"02A8AA0002A8AA00"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(3),
      ADR1 => N110,
      ADR2 => weightDeltaKOutNode_13_Q,
      ADR3 => weightDeltaKOutNode_14_Q,
      ADR4 => weightDeltaKOutNode_15_Q,
      ADR5 => '1',
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(9)
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1446_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y20",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1446_A5LUT_O_UNCONNECTED
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_43,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_43_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_33,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_33_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_23,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_23_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_18,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_18_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y20",
      INIT => X"0000FFFF0006F9FF"
    )
    port map (
      ADR0 => t_weightIn1(7),
      ADR1 => t_deltaKTemp(7),
      ADR2 => t_weightDKMult1_multRes(10),
      ADR3 => N702,
      ADR4 => N701,
      ADR5 => t_weightDKMult1_Mmux_output51_16543,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(4)
    );
  ProtoComp48_CYINITVCC_3 : X_ONE
    generic map(
      LOC => "SLICE_X12Y20"
    )
    port map (
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_ProtoComp48_CYINITVCC_1
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X12Y20"
    )
    port map (
      CI => '0',
      CYINIT => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_ProtoComp48_CYINITVCC_1,
      CO(3) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_Q_16576,
      CO(2) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_CO_0_UNCONNECTED,
      DI(3) => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_2_mand1_16581,
      DI(2) => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_2_mand1_16577,
      DI(1) => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_2_mand1_16572,
      DI(0) => '0',
      O(3) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_43,
      O(2) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_33,
      O(1) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_23,
      O(0) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_18,
      S(3) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(4),
      S(2) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(3),
      S(1) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(2),
      S(0) => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_1_Q
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y20",
      INIT => X"0000FFFF0006F9FF"
    )
    port map (
      ADR0 => t_weightIn1(7),
      ADR1 => t_deltaKTemp(7),
      ADR2 => t_weightDKMult1_multRes(10),
      ADR3 => N687,
      ADR4 => N686,
      ADR5 => t_weightDKMult1_Mmux_output51_16543,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(3)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y20",
      INIT => X"0000FFFF0006F9FF"
    )
    port map (
      ADR0 => t_weightIn1(7),
      ADR1 => t_deltaKTemp(7),
      ADR2 => t_weightDKMult1_multRes(10),
      ADR3 => N669,
      ADR4 => N668,
      ADR5 => t_weightDKMult1_Mmux_output51_16543,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(2)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y20",
      INIT => X"0CC0CC000CC0CC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightUpdateMod0_sigDer(0),
      ADR2 => t_weightDKMult1_multRes(11),
      ADR3 => t_weightDKMult1_multRes(5),
      ADR4 => weightDeltaKOutNode_8_Q,
      ADR5 => '1',
      O => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_1_Q
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1444_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X12Y20",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1444_A5LUT_O_UNCONNECTED
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_83,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_83_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_73,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_73_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_63,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_63_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_53,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_53_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y21",
      INIT => X"0CCAA66066AACC00"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(2),
      ADR1 => mM_weightUpdateMod0_sigDer(3),
      ADR2 => N110,
      ADR3 => weightDeltaKOutNode_13_Q,
      ADR4 => weightDeltaKOutNode_14_Q,
      ADR5 => weightDeltaKOutNode_15_Q,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(8)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X12Y21"
    )
    port map (
      CI => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_Q_16576,
      CYINIT => '0',
      CO(3) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_Q_16586,
      CO(2) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_CO_0_UNCONNECTED,
      DI(3) => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_5_mand1_16589,
      DI(2) => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_5_mand1_16587,
      DI(1) => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_5_mand1_16584,
      DI(0) => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_5_mand1_5551,
      O(3) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_83,
      O(2) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_73,
      O(1) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_63,
      O(0) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_53,
      S(3) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(8),
      S(2) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(7),
      S(1) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(6),
      S(0) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(5)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y21",
      INIT => X"0AACC66066CCAA00"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(2),
      ADR1 => mM_weightUpdateMod0_sigDer(1),
      ADR2 => N110,
      ADR3 => t_weightDKMult1_Mmux_output4_16438,
      ADR4 => weightDeltaKOutNode_14_Q,
      ADR5 => t_weightDKMult1_Mmux_output62_16440,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(7)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y21",
      INIT => X"0CCAA66066AACC00"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(0),
      ADR1 => mM_weightUpdateMod0_sigDer(1),
      ADR2 => N110,
      ADR3 => t_weightDKMult1_Mmux_output4_16438,
      ADR4 => weightDeltaKOutNode_14_Q,
      ADR5 => t_weightDKMult1_Mmux_output62_16440,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(6)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y21",
      INIT => X"2828288828282888"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(0),
      ADR1 => t_weightDKMult1_Mmux_output4_16438,
      ADR2 => t_weightDKMult1_Mmux_output62_16440,
      ADR3 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR4 => weightDeltaKOutNode_12_Q,
      ADR5 => '1',
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(5)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_5_mand1 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y21",
      INIT => X"28282888"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(0),
      ADR1 => t_weightDKMult1_Mmux_output4_16438,
      ADR2 => t_weightDKMult1_Mmux_output62_16440,
      ADR3 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR4 => weightDeltaKOutNode_12_Q,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_5_mand1_5551
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_10_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_10_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(10),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_10_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_10_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_10_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(9),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_9_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X12Y22"
    )
    port map (
      CI => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_Q_16586,
      CYINIT => '0',
      CO(3) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_DI_2_UNCONNECTED,
      DI(1) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_DI_1_UNCONNECTED,
      DI(0) => '0',
      O(3) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_O_3_UNCONNECTED,
      O(2) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_O_2_UNCONNECTED,
      O(1) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(10),
      O(0) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(9),
      S(3) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_S_3_UNCONNECTED,
      S(2) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_S_2_UNCONNECTED,
      S(1) => '0',
      S(0) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(9)
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1442_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X12Y22",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1442_B6LUT_O_UNCONNECTED
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y22",
      INIT => X"02A8AA0002A8AA00"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(3),
      ADR1 => N110,
      ADR2 => weightDeltaKOutNode_13_Q,
      ADR3 => weightDeltaKOutNode_14_Q,
      ADR4 => weightDeltaKOutNode_15_Q,
      ADR5 => '1',
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(9)
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1443_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X12Y22",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1443_A5LUT_O_UNCONNECTED
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_43,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_43_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_33,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_33_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_23,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_23_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_18,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_18_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y51",
      INIT => X"0000FFFF0006F9FF"
    )
    port map (
      ADR0 => t_weightIn0(7),
      ADR1 => t_deltaKTemp(7),
      ADR2 => t_weightDKMult0_multRes(10),
      ADR3 => N699,
      ADR4 => N698,
      ADR5 => t_weightDKMult0_Mmux_output71_16596,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(4)
    );
  ProtoComp48_CYINITVCC_4 : X_ONE
    generic map(
      LOC => "SLICE_X6Y51"
    )
    port map (
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_ProtoComp48_CYINITVCC_1
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y51"
    )
    port map (
      CI => '0',
      CYINIT => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_ProtoComp48_CYINITVCC_1,
      CO(3) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_Q_16602,
      CO(2) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_CO_0_UNCONNECTED,
      DI(3) => mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_2_mand1_16607,
      DI(2) => mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_2_mand1_16603,
      DI(1) => mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_2_mand1_16598,
      DI(0) => '0',
      O(3) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_43,
      O(2) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_33,
      O(1) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_23,
      O(0) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_18,
      S(3) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(4),
      S(2) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(3),
      S(1) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(2),
      S(0) => mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_1_Q
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y51",
      INIT => X"0000FFFF0006F9FF"
    )
    port map (
      ADR0 => t_weightIn0(7),
      ADR1 => t_deltaKTemp(7),
      ADR2 => t_weightDKMult0_multRes(10),
      ADR3 => N684,
      ADR4 => N683,
      ADR5 => t_weightDKMult0_Mmux_output71_16596,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(3)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y51",
      INIT => X"0000FFFF0006F9FF"
    )
    port map (
      ADR0 => t_weightIn0(7),
      ADR1 => t_deltaKTemp(7),
      ADR2 => t_weightDKMult0_multRes(10),
      ADR3 => N666,
      ADR4 => N665,
      ADR5 => t_weightDKMult0_Mmux_output71_16596,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(2)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y51",
      INIT => X"0CC0CC000CC0CC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_weightUpdateMod0_sigDer(0),
      ADR2 => t_weightDKMult0_multRes(11),
      ADR3 => t_weightDKMult0_multRes(5),
      ADR4 => weightDeltaKOutNode_0_Q,
      ADR5 => '1',
      O => mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_1_Q
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1210_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y51",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1210_A5LUT_O_UNCONNECTED
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_83,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_83_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_73,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_73_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_63,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_63_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_53,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_53_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y52",
      INIT => X"0CCAA66066AACC00"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(2),
      ADR1 => mL_weightUpdateMod0_sigDer(3),
      ADR2 => N108,
      ADR3 => weightDeltaKOutNode_5_Q,
      ADR4 => weightDeltaKOutNode_6_Q,
      ADR5 => weightDeltaKOutNode_7_Q,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(8)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y52"
    )
    port map (
      CI => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_4_Q_16602,
      CYINIT => '0',
      CO(3) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_Q_16615,
      CO(2) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_CO_0_UNCONNECTED,
      DI(3) => mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_5_mand1_16618,
      DI(2) => mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_5_mand1_16616,
      DI(1) => mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_5_mand1_16613,
      DI(0) => mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_5_mand1_16610,
      O(3) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_83,
      O(2) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_73,
      O(1) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_63,
      O(0) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_53,
      S(3) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(8),
      S(2) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(7),
      S(1) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(6),
      S(0) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(5)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y52",
      INIT => X"0AACC66066CCAA00"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(2),
      ADR1 => mL_weightUpdateMod0_sigDer(1),
      ADR2 => N108,
      ADR3 => weightDeltaKOutNode_5_Q,
      ADR4 => weightDeltaKOutNode_6_Q,
      ADR5 => t_weightDKMult0_Mmux_output82_16467,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(7)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y52",
      INIT => X"0CCAA66066AACC00"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(0),
      ADR1 => mL_weightUpdateMod0_sigDer(1),
      ADR2 => N108,
      ADR3 => weightDeltaKOutNode_5_Q,
      ADR4 => weightDeltaKOutNode_6_Q,
      ADR5 => t_weightDKMult0_Mmux_output82_16467,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(6)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y52",
      INIT => X"0CC00CC00CC0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_weightUpdateMod0_sigDer(0),
      ADR2 => weightDeltaKOutNode_5_Q,
      ADR3 => t_weightDKMult0_Mmux_output82_16467,
      ADR4 => t_weightDKMult0_Mmux_output6_SW0_16608,
      ADR5 => weightDeltaKOutNode_4_Q,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(5)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(10),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(9),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_9_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y53"
    )
    port map (
      CI => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_cy_8_Q_16615,
      CYINIT => '0',
      CO(3) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_DI_2_UNCONNECTED,
      DI(1) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_DI_1_UNCONNECTED,
      DI(0) => '0',
      O(3) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_O_3_UNCONNECTED,
      O(2) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_O_2_UNCONNECTED,
      O(1) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(10),
      O(0) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(9),
      S(3) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_S_3_UNCONNECTED,
      S(2) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_xor_10_S_2_UNCONNECTED,
      S(1) => '0',
      S(0) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(9)
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1208_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X6Y53",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1208_B6LUT_O_UNCONNECTED
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y53",
      INIT => X"02A8AA0002A8AA00"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(3),
      ADR1 => N108,
      ADR2 => weightDeltaKOutNode_5_Q,
      ADR3 => weightDeltaKOutNode_6_Q,
      ADR4 => weightDeltaKOutNode_7_Q,
      ADR5 => '1',
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut(9)
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1209_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y53",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1209_A5LUT_O_UNCONNECTED
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_43,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_43_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_33,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_33_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_23,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_23_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_18,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_18_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y45",
      INIT => X"0000FFFF0006F9FF"
    )
    port map (
      ADR0 => t_weightIn0(7),
      ADR1 => t_deltaKTemp(7),
      ADR2 => t_weightDKMult0_multRes(10),
      ADR3 => N714,
      ADR4 => N713,
      ADR5 => t_weightDKMult0_Mmux_output71_16596,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(4)
    );
  ProtoComp48_CYINITVCC_5 : X_ONE
    generic map(
      LOC => "SLICE_X2Y45"
    )
    port map (
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_ProtoComp48_CYINITVCC_1
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y45"
    )
    port map (
      CI => '0',
      CYINIT => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_ProtoComp48_CYINITVCC_1,
      CO(3) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_Q_16629,
      CO(2) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_CO_0_UNCONNECTED,
      DI(3) => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_2_mand1_16634,
      DI(2) => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_2_mand1_16630,
      DI(1) => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_2_mand1_16625,
      DI(0) => '0',
      O(3) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_43,
      O(2) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_33,
      O(1) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_23,
      O(0) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_18,
      S(3) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(4),
      S(2) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(3),
      S(1) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(2),
      S(0) => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_1_Q
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y45",
      INIT => X"0000FFFF0006F9FF"
    )
    port map (
      ADR0 => t_weightIn0(7),
      ADR1 => t_deltaKTemp(7),
      ADR2 => t_weightDKMult0_multRes(10),
      ADR3 => N681,
      ADR4 => N680,
      ADR5 => t_weightDKMult0_Mmux_output71_16596,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(3)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y45",
      INIT => X"0000FFFF0006F9FF"
    )
    port map (
      ADR0 => t_weightIn0(7),
      ADR1 => t_deltaKTemp(7),
      ADR2 => t_weightDKMult0_multRes(10),
      ADR3 => N663,
      ADR4 => N662,
      ADR5 => t_weightDKMult0_Mmux_output71_16596,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(2)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y45",
      INIT => X"0CC0CC000CC0CC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_weightUpdateMod0_sigDer(0),
      ADR2 => t_weightDKMult0_multRes(11),
      ADR3 => t_weightDKMult0_multRes(5),
      ADR4 => weightDeltaKOutNode_0_Q,
      ADR5 => '1',
      O => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_1_Q
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1207_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y45",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1207_A5LUT_O_UNCONNECTED
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_83,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_83_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_73,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_73_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_63,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_63_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_53,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_53_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y46",
      INIT => X"0CCAA66066AACC00"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(2),
      ADR1 => mL_weightUpdateMod0_sigDer(3),
      ADR2 => N108,
      ADR3 => weightDeltaKOutNode_5_Q,
      ADR4 => weightDeltaKOutNode_6_Q,
      ADR5 => weightDeltaKOutNode_7_Q,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(8)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y46"
    )
    port map (
      CI => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_4_Q_16629,
      CYINIT => '0',
      CO(3) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_Q_16639,
      CO(2) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_CO_0_UNCONNECTED,
      DI(3) => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_5_mand1_16642,
      DI(2) => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_5_mand1_16640,
      DI(1) => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_5_mand1_16637,
      DI(0) => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_5_mand1_5724,
      O(3) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_83,
      O(2) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_73,
      O(1) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_63,
      O(0) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_53,
      S(3) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(8),
      S(2) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(7),
      S(1) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(6),
      S(0) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(5)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y46",
      INIT => X"0AACC66066CCAA00"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(2),
      ADR1 => mL_weightUpdateMod0_sigDer(1),
      ADR2 => N108,
      ADR3 => t_weightDKMult0_Mmux_output6_16465,
      ADR4 => weightDeltaKOutNode_6_Q,
      ADR5 => t_weightDKMult0_Mmux_output82_16467,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(7)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y46",
      INIT => X"0CCAA66066AACC00"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(0),
      ADR1 => mL_weightUpdateMod0_sigDer(1),
      ADR2 => N108,
      ADR3 => t_weightDKMult0_Mmux_output6_16465,
      ADR4 => weightDeltaKOutNode_6_Q,
      ADR5 => t_weightDKMult0_Mmux_output82_16467,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(6)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y46",
      INIT => X"2828288828282888"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(0),
      ADR1 => t_weightDKMult0_Mmux_output6_16465,
      ADR2 => t_weightDKMult0_Mmux_output82_16467,
      ADR3 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR4 => weightDeltaKOutNode_4_Q,
      ADR5 => '1',
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(5)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_5_mand1 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y46",
      INIT => X"28282888"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(0),
      ADR1 => t_weightDKMult0_Mmux_output6_16465,
      ADR2 => t_weightDKMult0_Mmux_output82_16467,
      ADR3 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR4 => weightDeltaKOutNode_4_Q,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_5_mand1_5724
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_10_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_10_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(10),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_10_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_10_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_10_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(9),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_9_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y47"
    )
    port map (
      CI => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_cy_8_Q_16639,
      CYINIT => '0',
      CO(3) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_DI_2_UNCONNECTED,
      DI(1) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_DI_1_UNCONNECTED,
      DI(0) => '0',
      O(3) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_O_3_UNCONNECTED,
      O(2) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_O_2_UNCONNECTED,
      O(1) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(10),
      O(0) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(9),
      S(3) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_S_3_UNCONNECTED,
      S(2) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_xor_10_S_2_UNCONNECTED,
      S(1) => '0',
      S(0) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(9)
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1205_B6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X2Y47",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1205_B6LUT_O_UNCONNECTED
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y47",
      INIT => X"02A8AA0002A8AA00"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(3),
      ADR1 => N108,
      ADR2 => weightDeltaKOutNode_5_Q,
      ADR3 => weightDeltaKOutNode_6_Q,
      ADR4 => weightDeltaKOutNode_7_Q,
      ADR5 => '1',
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut(9)
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1206_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y47",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1206_A5LUT_O_UNCONNECTED
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_64,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_64_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_54,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_54_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_44,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_44_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_34,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_34_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y33",
      INIT => X"6C93A05F936C5FA0"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(3),
      ADR1 => mR_weightUpdateMod0_sigDer(2),
      ADR2 => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR3 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_11,
      ADR4 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      ADR5 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_63_0,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(6)
    );
  ProtoComp52_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X14Y33"
    )
    port map (
      O => ProtoComp52_CYINITGND_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y33"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp52_CYINITGND_0,
      CO(3) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_Q_16652,
      CO(2) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_CO_0_UNCONNECTED,
      DI(3) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_63_0,
      DI(2) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_53_0,
      DI(1) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_43_0,
      DI(0) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_33_0,
      O(3) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_64,
      O(2) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_54,
      O(1) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_44,
      O(0) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_34,
      S(3) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(6),
      S(2) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(5),
      S(1) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(4),
      S(0) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(3)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y33",
      INIT => X"630F9CF033FFCC00"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(0),
      ADR1 => mR_weightUpdateMod0_sigDer(2),
      ADR2 => mR_weightUpdateMod0_sigDer(1),
      ADR3 => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR4 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_53_0,
      ADR5 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(5)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y33",
      INIT => X"B11B4EE4993366CC"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(0),
      ADR1 => N731,
      ADR2 => N732,
      ADR3 => weightDeltaKOutNode_20_Q,
      ADR4 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_43_0,
      ADR5 => weightDeltaKOutNode_23_Q,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(4)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y33",
      INIT => X"00FFFFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mR_weightUpdateMod0_sigDer(0),
      ADR4 => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR5 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_33_0,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(3)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_104,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_104_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_94,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_94_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_84,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_84_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_74,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_74_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_rt : X_LUT6
    generic map(
      LOC => "SLICE_X14Y34",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_0,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_rt_5779
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y34"
    )
    port map (
      CI => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_Q_16652,
      CYINIT => '0',
      CO(3) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_Q_16658,
      CO(2) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_CO_0_UNCONNECTED,
      DI(3) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_0,
      DI(2) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_9_0,
      DI(1) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_83_0,
      DI(0) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_73_0,
      O(3) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_104,
      O(2) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_94,
      O(1) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_84,
      O(0) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_74,
      S(3) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_rt_5779,
      S(2) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_9_rt_5788,
      S(1) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(8),
      S(0) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(7)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_9_rt : X_LUT6
    generic map(
      LOC => "SLICE_X14Y34",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_9_0,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_9_rt_5788
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y34",
      INIT => X"577FFFFFA8800000"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(3),
      ADR1 => mR_weightUpdateMod0_sigDer(2),
      ADR2 => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR3 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_11,
      ADR4 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      ADR5 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_83_0,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(8)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y34",
      INIT => X"B9D55FFF462AA000"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(3),
      ADR1 => mR_weightUpdateMod0_sigDer(2),
      ADR2 => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR3 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_11,
      ADR4 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      ADR5 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_73_0,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(7)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd_114_mR_weightUpdateMod1_multR_Mmult_multRes_Madd_114_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_114,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_114_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y35"
    )
    port map (
      CI => mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_Q_16658,
      CYINIT => '0',
      CO(3) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_DI_2_UNCONNECTED,
      DI(1) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_DI_1_UNCONNECTED,
      DI(0) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_DI_0_UNCONNECTED,
      O(3) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_O_3_UNCONNECTED,
      O(2) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_O_2_UNCONNECTED,
      O(1) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_O_1_UNCONNECTED,
      O(0) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_114,
      S(3) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_S_3_UNCONNECTED,
      S(2) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_S_2_UNCONNECTED,
      S(1) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_S_1_UNCONNECTED,
      S(0) => '0'
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1550_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X14Y35",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1550_A6LUT_O_UNCONNECTED
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_64,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_64_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_54,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_54_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_44,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_44_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_34,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_34_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y41",
      INIT => X"6C93A05F936C5FA0"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(3),
      ADR1 => mR_weightUpdateMod0_sigDer(2),
      ADR2 => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR3 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_11,
      ADR4 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      ADR5 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_63_0,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(6)
    );
  ProtoComp52_CYINITGND_1 : X_ZERO
    generic map(
      LOC => "SLICE_X12Y41"
    )
    port map (
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_ProtoComp52_CYINITGND_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X12Y41"
    )
    port map (
      CI => '0',
      CYINIT => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_ProtoComp52_CYINITGND_0,
      CO(3) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_Q_16666,
      CO(2) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_CO_0_UNCONNECTED,
      DI(3) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_63_0,
      DI(2) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_53_0,
      DI(1) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_43_0,
      DI(0) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_33_0,
      O(3) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_64,
      O(2) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_54,
      O(1) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_44,
      O(0) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_34,
      S(3) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(6),
      S(2) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(5),
      S(1) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(4),
      S(0) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(3)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y41",
      INIT => X"630F9CF033FFCC00"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(0),
      ADR1 => mR_weightUpdateMod0_sigDer(2),
      ADR2 => mR_weightUpdateMod0_sigDer(1),
      ADR3 => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR4 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_53_0,
      ADR5 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(5)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y41",
      INIT => X"B11B4EE4993366CC"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(0),
      ADR1 => N728,
      ADR2 => N729,
      ADR3 => weightDeltaKOutNode_20_Q,
      ADR4 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_43_0,
      ADR5 => weightDeltaKOutNode_23_Q,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(4)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y41",
      INIT => X"00FFFFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mR_weightUpdateMod0_sigDer(0),
      ADR4 => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR5 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_33_0,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(3)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_104,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_104_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_94,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_94_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_84,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_84_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_74,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_74_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_10_rt : X_LUT6
    generic map(
      LOC => "SLICE_X12Y42",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_10_0,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_10_rt_5845
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X12Y42"
    )
    port map (
      CI => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_Q_16666,
      CYINIT => '0',
      CO(3) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_Q_16672,
      CO(2) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_CO_0_UNCONNECTED,
      DI(3) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_10_0,
      DI(2) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_9_0,
      DI(1) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_83_0,
      DI(0) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_73_0,
      O(3) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_104,
      O(2) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_94,
      O(1) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_84,
      O(0) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_74,
      S(3) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_10_rt_5845,
      S(2) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_9_rt_5854,
      S(1) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(8),
      S(0) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(7)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_9_rt : X_LUT6
    generic map(
      LOC => "SLICE_X12Y42",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_9_0,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_9_rt_5854
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y42",
      INIT => X"577FFFFFA8800000"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(3),
      ADR1 => mR_weightUpdateMod0_sigDer(2),
      ADR2 => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR3 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_11,
      ADR4 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      ADR5 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_83_0,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(8)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y42",
      INIT => X"B9D55FFF462AA000"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(3),
      ADR1 => mR_weightUpdateMod0_sigDer(2),
      ADR2 => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR3 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_11,
      ADR4 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      ADR5 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_73_0,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(7)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd_114_mR_weightUpdateMod0_multR_Mmult_multRes_Madd_114_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_114,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_114_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X12Y43"
    )
    port map (
      CI => mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_Q_16672,
      CYINIT => '0',
      CO(3) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_DI_2_UNCONNECTED,
      DI(1) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_DI_1_UNCONNECTED,
      DI(0) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_DI_0_UNCONNECTED,
      O(3) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_O_3_UNCONNECTED,
      O(2) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_O_2_UNCONNECTED,
      O(1) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_O_1_UNCONNECTED,
      O(0) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_114,
      S(3) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_S_3_UNCONNECTED,
      S(2) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_S_2_UNCONNECTED,
      S(1) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_S_1_UNCONNECTED,
      S(0) => '0'
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1547_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X12Y43",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1547_A6LUT_O_UNCONNECTED
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_64,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_64_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_54,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_54_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_44,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_44_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_34,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_34_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y16",
      INIT => X"6C93A05F936C5FA0"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(3),
      ADR1 => mM_weightUpdateMod0_sigDer(2),
      ADR2 => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR3 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_11,
      ADR4 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      ADR5 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_63_0,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(6)
    );
  ProtoComp52_CYINITGND_2 : X_ZERO
    generic map(
      LOC => "SLICE_X12Y16"
    )
    port map (
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_ProtoComp52_CYINITGND_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X12Y16"
    )
    port map (
      CI => '0',
      CYINIT => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_ProtoComp52_CYINITGND_0,
      CO(3) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_Q_16682,
      CO(2) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_CO_0_UNCONNECTED,
      DI(3) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_63_0,
      DI(2) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_53_0,
      DI(1) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_43_0,
      DI(0) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_33_0,
      O(3) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_64,
      O(2) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_54,
      O(1) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_44,
      O(0) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_34,
      S(3) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(6),
      S(2) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(5),
      S(1) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(4),
      S(0) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(3)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y16",
      INIT => X"630F9CF033FFCC00"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(0),
      ADR1 => mM_weightUpdateMod0_sigDer(2),
      ADR2 => mM_weightUpdateMod0_sigDer(1),
      ADR3 => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR4 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_53_0,
      ADR5 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(5)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y16",
      INIT => X"B11B4EE4993366CC"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(0),
      ADR1 => N725,
      ADR2 => N726,
      ADR3 => weightDeltaKOutNode_12_Q,
      ADR4 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_43_0,
      ADR5 => weightDeltaKOutNode_15_Q,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(4)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y16",
      INIT => X"00FFFFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mM_weightUpdateMod0_sigDer(0),
      ADR4 => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR5 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_33_0,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(3)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_104,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_104_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_94,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_94_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_84,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_84_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_74,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_74_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_rt : X_LUT6
    generic map(
      LOC => "SLICE_X12Y17",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_0,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_rt_5911
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X12Y17"
    )
    port map (
      CI => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_Q_16682,
      CYINIT => '0',
      CO(3) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_Q_16688,
      CO(2) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_CO_0_UNCONNECTED,
      DI(3) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_0,
      DI(2) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_9_0,
      DI(1) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_83_0,
      DI(0) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_73_0,
      O(3) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_104,
      O(2) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_94,
      O(1) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_84,
      O(0) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_74,
      S(3) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_rt_5911,
      S(2) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_9_rt_5920,
      S(1) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(8),
      S(0) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(7)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_9_rt : X_LUT6
    generic map(
      LOC => "SLICE_X12Y17",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_9_0,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_9_rt_5920
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y17",
      INIT => X"577FFFFFA8800000"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(3),
      ADR1 => mM_weightUpdateMod0_sigDer(2),
      ADR2 => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR3 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_11,
      ADR4 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      ADR5 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_83_0,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(8)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y17",
      INIT => X"B9D55FFF462AA000"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(3),
      ADR1 => mM_weightUpdateMod0_sigDer(2),
      ADR2 => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR3 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_11,
      ADR4 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      ADR5 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_73_0,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(7)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd_114_mM_weightUpdateMod1_multR_Mmult_multRes_Madd_114_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_114,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_114_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X12Y18"
    )
    port map (
      CI => mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_Q_16688,
      CYINIT => '0',
      CO(3) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_DI_2_UNCONNECTED,
      DI(1) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_DI_1_UNCONNECTED,
      DI(0) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_DI_0_UNCONNECTED,
      O(3) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_O_3_UNCONNECTED,
      O(2) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_O_2_UNCONNECTED,
      O(1) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_O_1_UNCONNECTED,
      O(0) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_114,
      S(3) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_S_3_UNCONNECTED,
      S(2) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_S_2_UNCONNECTED,
      S(1) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_S_1_UNCONNECTED,
      S(0) => '0'
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1405_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X12Y18",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1405_A6LUT_O_UNCONNECTED
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_64,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_64_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_54,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_54_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_44,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_44_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_34,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_34_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y23",
      INIT => X"6C93A05F936C5FA0"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(3),
      ADR1 => mM_weightUpdateMod0_sigDer(2),
      ADR2 => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR3 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_11,
      ADR4 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      ADR5 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_63_0,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(6)
    );
  ProtoComp52_CYINITGND_3 : X_ZERO
    generic map(
      LOC => "SLICE_X12Y23"
    )
    port map (
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_ProtoComp52_CYINITGND_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X12Y23"
    )
    port map (
      CI => '0',
      CYINIT => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_ProtoComp52_CYINITGND_0,
      CO(3) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_Q_16696,
      CO(2) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_CO_0_UNCONNECTED,
      DI(3) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_63_0,
      DI(2) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_53_0,
      DI(1) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_43_0,
      DI(0) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_33_0,
      O(3) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_64,
      O(2) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_54,
      O(1) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_44,
      O(0) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_34,
      S(3) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(6),
      S(2) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(5),
      S(1) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(4),
      S(0) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(3)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y23",
      INIT => X"630F9CF033FFCC00"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(0),
      ADR1 => mM_weightUpdateMod0_sigDer(2),
      ADR2 => mM_weightUpdateMod0_sigDer(1),
      ADR3 => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR4 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_53_0,
      ADR5 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(5)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y23",
      INIT => X"B11B4EE4993366CC"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(0),
      ADR1 => N722,
      ADR2 => N723,
      ADR3 => weightDeltaKOutNode_12_Q,
      ADR4 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_43_0,
      ADR5 => weightDeltaKOutNode_15_Q,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(4)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y23",
      INIT => X"00FFFFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mM_weightUpdateMod0_sigDer(0),
      ADR4 => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR5 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_33_0,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(3)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_104,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_104_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_94,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_94_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_84,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_84_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_74,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_74_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_10_rt : X_LUT6
    generic map(
      LOC => "SLICE_X12Y24",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_10_0,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_10_rt_5977
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X12Y24"
    )
    port map (
      CI => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_Q_16696,
      CYINIT => '0',
      CO(3) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_Q_16702,
      CO(2) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_CO_0_UNCONNECTED,
      DI(3) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_10_0,
      DI(2) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_9_0,
      DI(1) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_83_0,
      DI(0) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_73_0,
      O(3) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_104,
      O(2) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_94,
      O(1) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_84,
      O(0) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_74,
      S(3) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_10_rt_5977,
      S(2) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_9_rt_5986,
      S(1) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(8),
      S(0) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(7)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_9_rt : X_LUT6
    generic map(
      LOC => "SLICE_X12Y24",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_9_0,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_9_rt_5986
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y24",
      INIT => X"577FFFFFA8800000"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(3),
      ADR1 => mM_weightUpdateMod0_sigDer(2),
      ADR2 => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR3 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_11,
      ADR4 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      ADR5 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_83_0,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(8)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y24",
      INIT => X"B9D55FFF462AA000"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(3),
      ADR1 => mM_weightUpdateMod0_sigDer(2),
      ADR2 => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR3 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_11,
      ADR4 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      ADR5 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_73_0,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(7)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_64,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_64_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_54,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_54_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_44,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_44_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_34,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_34_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y53",
      INIT => X"6C93A05F936C5FA0"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(3),
      ADR1 => mL_weightUpdateMod0_sigDer(2),
      ADR2 => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR3 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_11,
      ADR4 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      ADR5 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_63_0,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(6)
    );
  ProtoComp52_CYINITGND_4 : X_ZERO
    generic map(
      LOC => "SLICE_X4Y53"
    )
    port map (
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_ProtoComp52_CYINITGND_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y53"
    )
    port map (
      CI => '0',
      CYINIT => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_ProtoComp52_CYINITGND_0,
      CO(3) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_Q_16712,
      CO(2) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_CO_0_UNCONNECTED,
      DI(3) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_63_0,
      DI(2) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_53_0,
      DI(1) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_43_0,
      DI(0) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_33_0,
      O(3) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_64,
      O(2) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_54,
      O(1) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_44,
      O(0) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_34,
      S(3) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(6),
      S(2) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(5),
      S(1) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(4),
      S(0) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(3)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y53",
      INIT => X"630F9CF033FFCC00"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(0),
      ADR1 => mL_weightUpdateMod0_sigDer(2),
      ADR2 => mL_weightUpdateMod0_sigDer(1),
      ADR3 => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR4 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_53_0,
      ADR5 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(5)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y53",
      INIT => X"B11B4EE4993366CC"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(0),
      ADR1 => N719,
      ADR2 => N720,
      ADR3 => weightDeltaKOutNode_4_Q,
      ADR4 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_43_0,
      ADR5 => weightDeltaKOutNode_7_Q,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(4)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y53",
      INIT => X"00FFFFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mL_weightUpdateMod0_sigDer(0),
      ADR4 => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR5 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_33_0,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(3)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_104,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_104_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_94,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_94_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_84,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_84_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_74,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_74_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_rt : X_LUT6
    generic map(
      LOC => "SLICE_X4Y54",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_0,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_rt_6040
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y54"
    )
    port map (
      CI => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_6_Q_16712,
      CYINIT => '0',
      CO(3) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_Q_16718,
      CO(2) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_CO_0_UNCONNECTED,
      DI(3) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_0,
      DI(2) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_9_0,
      DI(1) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_83_0,
      DI(0) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_73_0,
      O(3) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_104,
      O(2) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_94,
      O(1) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_84,
      O(0) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_74,
      S(3) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_10_rt_6040,
      S(2) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_9_rt_6049,
      S(1) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(8),
      S(0) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(7)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_9_rt : X_LUT6
    generic map(
      LOC => "SLICE_X4Y54",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_9_0,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_9_rt_6049
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y54",
      INIT => X"577FFFFFA8800000"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(3),
      ADR1 => mL_weightUpdateMod0_sigDer(2),
      ADR2 => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR3 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_11,
      ADR4 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      ADR5 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_83_0,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(8)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y54",
      INIT => X"B9D55FFF462AA000"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(3),
      ADR1 => mL_weightUpdateMod0_sigDer(2),
      ADR2 => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR3 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_11,
      ADR4 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      ADR5 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_73_0,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut(7)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd_114_mL_weightUpdateMod1_multR_Mmult_multRes_Madd_114_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_114,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_114_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y55"
    )
    port map (
      CI => mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_cy_10_Q_16718,
      CYINIT => '0',
      CO(3) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_DI_2_UNCONNECTED,
      DI(1) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_DI_1_UNCONNECTED,
      DI(0) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_DI_0_UNCONNECTED,
      O(3) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_O_3_UNCONNECTED,
      O(2) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_O_2_UNCONNECTED,
      O(1) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_O_1_UNCONNECTED,
      O(0) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_114,
      S(3) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_S_3_UNCONNECTED,
      S(2) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_S_2_UNCONNECTED,
      S(1) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_xor_11_S_1_UNCONNECTED,
      S(0) => '0'
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1179_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X4Y55",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1179_A6LUT_O_UNCONNECTED
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_64,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_64_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_54,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_54_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_44,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_44_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_34,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_34_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X0Y47",
      INIT => X"6C93A05F936C5FA0"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(3),
      ADR1 => mL_weightUpdateMod0_sigDer(2),
      ADR2 => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR3 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_11,
      ADR4 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      ADR5 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_63_0,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(6)
    );
  ProtoComp52_CYINITGND_5 : X_ZERO
    generic map(
      LOC => "SLICE_X0Y47"
    )
    port map (
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_ProtoComp52_CYINITGND_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y47"
    )
    port map (
      CI => '0',
      CYINIT => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_ProtoComp52_CYINITGND_0,
      CO(3) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_Q_16726,
      CO(2) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_CO_0_UNCONNECTED,
      DI(3) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_63_0,
      DI(2) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_53_0,
      DI(1) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_43_0,
      DI(0) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_33_0,
      O(3) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_64,
      O(2) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_54,
      O(1) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_44,
      O(0) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_34,
      S(3) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(6),
      S(2) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(5),
      S(1) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(4),
      S(0) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(3)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X0Y47",
      INIT => X"630F9CF033FFCC00"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(0),
      ADR1 => mL_weightUpdateMod0_sigDer(2),
      ADR2 => mL_weightUpdateMod0_sigDer(1),
      ADR3 => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR4 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_53_0,
      ADR5 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(5)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X0Y47",
      INIT => X"B11B4EE4993366CC"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(0),
      ADR1 => N716,
      ADR2 => N717,
      ADR3 => weightDeltaKOutNode_4_Q,
      ADR4 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_43_0,
      ADR5 => weightDeltaKOutNode_7_Q,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(4)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X0Y47",
      INIT => X"00FFFFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mL_weightUpdateMod0_sigDer(0),
      ADR4 => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR5 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_33_0,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(3)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_104,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_104_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_94,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_94_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_84,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_84_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_74,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_74_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_10_rt : X_LUT6
    generic map(
      LOC => "SLICE_X0Y48",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_10_0,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_10_rt_6106
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y48"
    )
    port map (
      CI => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_6_Q_16726,
      CYINIT => '0',
      CO(3) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_Q_16732,
      CO(2) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_CO_0_UNCONNECTED,
      DI(3) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_10_0,
      DI(2) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_9_0,
      DI(1) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_83_0,
      DI(0) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_73_0,
      O(3) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_104,
      O(2) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_94,
      O(1) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_84,
      O(0) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_74,
      S(3) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_10_rt_6106,
      S(2) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_9_rt_6115,
      S(1) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(8),
      S(0) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(7)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_9_rt : X_LUT6
    generic map(
      LOC => "SLICE_X0Y48",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_9_0,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_9_rt_6115
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X0Y48",
      INIT => X"577FFFFFA8800000"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(3),
      ADR1 => mL_weightUpdateMod0_sigDer(2),
      ADR2 => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR3 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_11,
      ADR4 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      ADR5 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_83_0,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(8)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X0Y48",
      INIT => X"B9D55FFF462AA000"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(3),
      ADR1 => mL_weightUpdateMod0_sigDer(2),
      ADR2 => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1,
      ADR3 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_11,
      ADR4 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11,
      ADR5 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_73_0,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut(7)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd_114_mL_weightUpdateMod0_multR_Mmult_multRes_Madd_114_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_114,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_114_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y49"
    )
    port map (
      CI => mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_Q_16732,
      CYINIT => '0',
      CO(3) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_DI_2_UNCONNECTED,
      DI(1) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_DI_1_UNCONNECTED,
      DI(0) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_DI_0_UNCONNECTED,
      O(3) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_O_3_UNCONNECTED,
      O(2) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_O_2_UNCONNECTED,
      O(1) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_O_1_UNCONNECTED,
      O(0) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_114,
      S(3) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_S_3_UNCONNECTED,
      S(2) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_S_2_UNCONNECTED,
      S(1) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_S_1_UNCONNECTED,
      S(0) => '0'
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1176_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X0Y49",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1176_A6LUT_O_UNCONNECTED
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_95,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_95_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_85,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_85_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_75,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_75_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_65,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_65_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut_6_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y37",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_91_0,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(6)
    );
  ProtoComp55_CYINITVCC : X_ONE
    generic map(
      LOC => "SLICE_X8Y37"
    )
    port map (
      O => ProtoComp55_CYINITVCC_1_6139
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y37"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp55_CYINITVCC_1_6139,
      CO(3) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy(6),
      CO(2) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_CO_0_UNCONNECTED,
      DI(3) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_91_0,
      DI(2) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_81_0,
      DI(1) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_71_0,
      DI(0) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_61_0,
      O(3) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_95,
      O(2) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_85,
      O(1) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_75,
      O(0) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_65,
      S(3) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(6),
      S(2) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(5),
      S(1) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(4),
      S(0) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(3)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut_5_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y37",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_81_0,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(5)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut_4_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y37",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_71_0,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(4)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut_3_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y37",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_61_0,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(3)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd_115_mR_weightUpdateMod1_multR_Mmult_multRes_Madd_115_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_115,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_115_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd_115_mR_weightUpdateMod1_multR_Mmult_multRes_Madd_115_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_105,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_105_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y38"
    )
    port map (
      CI => mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy(6),
      CYINIT => '0',
      CO(3) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_DI_2_UNCONNECTED,
      DI(1) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_DI_1_UNCONNECTED,
      DI(0) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_101_0,
      O(3) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_O_3_UNCONNECTED,
      O(2) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_O_2_UNCONNECTED,
      O(1) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_115,
      O(0) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_105,
      S(3) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_S_3_UNCONNECTED,
      S(2) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_S_2_UNCONNECTED,
      S(1) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(8),
      S(0) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(7)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut_8_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y38",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_111_0,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(8)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut_7_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y38",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_101_0,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(7)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_95,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_95_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_85,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_85_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_75,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_75_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_65,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_65_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut_6_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y45",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_91_0,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(6)
    );
  ProtoComp55_CYINITVCC_1 : X_ONE
    generic map(
      LOC => "SLICE_X12Y45"
    )
    port map (
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_ProtoComp55_CYINITVCC_1
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X12Y45"
    )
    port map (
      CI => '0',
      CYINIT => mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_ProtoComp55_CYINITVCC_1,
      CO(3) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy(6),
      CO(2) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_CO_0_UNCONNECTED,
      DI(3) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_91_0,
      DI(2) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_81_0,
      DI(1) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_71_0,
      DI(0) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_61_0,
      O(3) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_95,
      O(2) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_85,
      O(1) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_75,
      O(0) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_65,
      S(3) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(6),
      S(2) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(5),
      S(1) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(4),
      S(0) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(3)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut_5_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y45",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_81_0,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(5)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut_4_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y45",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_71_0,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(4)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut_3_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y45",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_61_0,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(3)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd_115_mR_weightUpdateMod0_multR_Mmult_multRes_Madd_115_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_115,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_115_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd_115_mR_weightUpdateMod0_multR_Mmult_multRes_Madd_115_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_105,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_105_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X12Y46"
    )
    port map (
      CI => mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy(6),
      CYINIT => '0',
      CO(3) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_DI_2_UNCONNECTED,
      DI(1) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_DI_1_UNCONNECTED,
      DI(0) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_101_0,
      O(3) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_O_3_UNCONNECTED,
      O(2) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_O_2_UNCONNECTED,
      O(1) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_115,
      O(0) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_105,
      S(3) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_S_3_UNCONNECTED,
      S(2) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_S_2_UNCONNECTED,
      S(1) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(8),
      S(0) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(7)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut_8_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y46",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_111_0,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(8)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut_7_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y46",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_101_0,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(7)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_95,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_95_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_85,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_85_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_75,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_75_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_65,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_65_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut_6_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y13",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_91_0,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(6)
    );
  ProtoComp55_CYINITVCC_2 : X_ONE
    generic map(
      LOC => "SLICE_X16Y13"
    )
    port map (
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_ProtoComp55_CYINITVCC_1
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y13"
    )
    port map (
      CI => '0',
      CYINIT => mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_ProtoComp55_CYINITVCC_1,
      CO(3) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy(6),
      CO(2) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_CO_0_UNCONNECTED,
      DI(3) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_91_0,
      DI(2) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_81_0,
      DI(1) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_71_0,
      DI(0) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_61_0,
      O(3) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_95,
      O(2) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_85,
      O(1) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_75,
      O(0) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_65,
      S(3) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(6),
      S(2) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(5),
      S(1) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(4),
      S(0) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(3)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut_5_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y13",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_81_0,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(5)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut_4_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y13",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_71_0,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(4)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut_3_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y13",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_61_0,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(3)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd_115_mM_weightUpdateMod1_multR_Mmult_multRes_Madd_115_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_115,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_115_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd_115_mM_weightUpdateMod1_multR_Mmult_multRes_Madd_115_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_105,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_105_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y14"
    )
    port map (
      CI => mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy(6),
      CYINIT => '0',
      CO(3) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_DI_2_UNCONNECTED,
      DI(1) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_DI_1_UNCONNECTED,
      DI(0) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_101_0,
      O(3) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_O_3_UNCONNECTED,
      O(2) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_O_2_UNCONNECTED,
      O(1) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_115,
      O(0) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_105,
      S(3) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_S_3_UNCONNECTED,
      S(2) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_S_2_UNCONNECTED,
      S(1) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(8),
      S(0) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(7)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut_8_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y14",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_111_0,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(8)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut_7_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y14",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_101_0,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(7)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_95,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_95_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_85,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_85_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_75,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_75_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_65,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_65_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut_6_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y23",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_91_0,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(6)
    );
  ProtoComp55_CYINITVCC_3 : X_ONE
    generic map(
      LOC => "SLICE_X16Y23"
    )
    port map (
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_ProtoComp55_CYINITVCC_1
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y23"
    )
    port map (
      CI => '0',
      CYINIT => mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_ProtoComp55_CYINITVCC_1,
      CO(3) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy(6),
      CO(2) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_CO_0_UNCONNECTED,
      DI(3) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_91_0,
      DI(2) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_81_0,
      DI(1) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_71_0,
      DI(0) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_61_0,
      O(3) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_95,
      O(2) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_85,
      O(1) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_75,
      O(0) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_65,
      S(3) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(6),
      S(2) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(5),
      S(1) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(4),
      S(0) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(3)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut_5_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y23",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_81_0,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(5)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut_4_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y23",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_71_0,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(4)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut_3_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y23",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_61_0,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(3)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd_115_mM_weightUpdateMod0_multR_Mmult_multRes_Madd_115_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_115,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_115_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd_115_mM_weightUpdateMod0_multR_Mmult_multRes_Madd_115_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_105,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_105_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y24"
    )
    port map (
      CI => mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy(6),
      CYINIT => '0',
      CO(3) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_DI_2_UNCONNECTED,
      DI(1) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_DI_1_UNCONNECTED,
      DI(0) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_101_0,
      O(3) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_O_3_UNCONNECTED,
      O(2) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_O_2_UNCONNECTED,
      O(1) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_115,
      O(0) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_105,
      S(3) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_S_3_UNCONNECTED,
      S(2) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_S_2_UNCONNECTED,
      S(1) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(8),
      S(0) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(7)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut_8_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y24",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_111_0,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(8)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut_7_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y24",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_101_0,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(7)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_95,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_95_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_85,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_85_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_75,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_75_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_65,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_65_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut_6_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y57",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_91_0,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(6)
    );
  ProtoComp55_CYINITVCC_4 : X_ONE
    generic map(
      LOC => "SLICE_X4Y57"
    )
    port map (
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_ProtoComp55_CYINITVCC_1
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y57"
    )
    port map (
      CI => '0',
      CYINIT => mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_ProtoComp55_CYINITVCC_1,
      CO(3) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy(6),
      CO(2) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy_6_CO_0_UNCONNECTED,
      DI(3) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_91_0,
      DI(2) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_81_0,
      DI(1) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_71_0,
      DI(0) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_61_0,
      O(3) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_95,
      O(2) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_85,
      O(1) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_75,
      O(0) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_65,
      S(3) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(6),
      S(2) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(5),
      S(1) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(4),
      S(0) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(3)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut_5_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y57",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_81_0,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(5)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut_4_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y57",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_71_0,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(4)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut_3_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y57",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_61_0,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(3)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd_115_mL_weightUpdateMod1_multR_Mmult_multRes_Madd_115_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_115,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_115_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd_115_mL_weightUpdateMod1_multR_Mmult_multRes_Madd_115_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_105,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_105_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y58"
    )
    port map (
      CI => mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_cy(6),
      CYINIT => '0',
      CO(3) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_DI_2_UNCONNECTED,
      DI(1) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_DI_1_UNCONNECTED,
      DI(0) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_101_0,
      O(3) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_O_3_UNCONNECTED,
      O(2) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_O_2_UNCONNECTED,
      O(1) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_115,
      O(0) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_105,
      S(3) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_S_3_UNCONNECTED,
      S(2) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_xor_8_S_2_UNCONNECTED,
      S(1) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(8),
      S(0) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(7)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut_8_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y58",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_111_0,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(8)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut_7_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y58",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_101_0,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd5_lut(7)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_95,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_95_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_85,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_85_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_75,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_75_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_65,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_65_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut_6_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y50",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_91_0,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(6)
    );
  ProtoComp55_CYINITVCC_5 : X_ONE
    generic map(
      LOC => "SLICE_X0Y50"
    )
    port map (
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_ProtoComp55_CYINITVCC_1
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y50"
    )
    port map (
      CI => '0',
      CYINIT => mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_ProtoComp55_CYINITVCC_1,
      CO(3) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy(6),
      CO(2) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy_6_CO_0_UNCONNECTED,
      DI(3) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_91_0,
      DI(2) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_81_0,
      DI(1) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_71_0,
      DI(0) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_61_0,
      O(3) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_95,
      O(2) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_85,
      O(1) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_75,
      O(0) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_65,
      S(3) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(6),
      S(2) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(5),
      S(1) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(4),
      S(0) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(3)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut_5_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y50",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_81_0,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(5)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut_4_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y50",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_71_0,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(4)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut_3_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y50",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_61_0,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(3)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd_115_mL_weightUpdateMod0_multR_Mmult_multRes_Madd_115_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_115,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_115_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd_115_mL_weightUpdateMod0_multR_Mmult_multRes_Madd_115_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_105,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_105_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y51"
    )
    port map (
      CI => mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_cy(6),
      CYINIT => '0',
      CO(3) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_DI_2_UNCONNECTED,
      DI(1) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_DI_1_UNCONNECTED,
      DI(0) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_101_0,
      O(3) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_O_3_UNCONNECTED,
      O(2) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_O_2_UNCONNECTED,
      O(1) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_115,
      O(0) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_105,
      S(3) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_S_3_UNCONNECTED,
      S(2) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_xor_8_S_2_UNCONNECTED,
      S(1) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(8),
      S(0) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(7)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut_8_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y51",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_111_0,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(8)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut_7_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y51",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_101_0,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd5_lut(7)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(4),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_4_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_36,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_36_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_26,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_26_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_116,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_116_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_4_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y34",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_44_0,
      ADR5 => '1',
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(4)
    );
  t_weightUpdateMod0_multL_posIn1_3_149_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X16Y34",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_149_D5LUT_O_UNCONNECTED
    );
  ProtoComp57_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X16Y34"
    )
    port map (
      O => ProtoComp57_CYINITGND_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y34"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp57_CYINITGND_0,
      CO(3) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_Q_16780,
      CO(2) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_CO_0_UNCONNECTED,
      DI(3) => '1',
      DI(2) => '1',
      DI(1) => '1',
      DI(0) => '1',
      O(3) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(4),
      O(2) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_36,
      O(1) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_26,
      O(0) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_116,
      S(3) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(4),
      S(2) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(3),
      S(1) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(2),
      S(0) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(1)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_3_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y34",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_34_0,
      ADR5 => '1',
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(3)
    );
  t_weightUpdateMod0_multL_posIn1_3_150_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X16Y34",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_150_C5LUT_O_UNCONNECTED
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_2_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y34",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_23_0,
      ADR5 => '1',
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(2)
    );
  t_weightUpdateMod0_multL_posIn1_3_151_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X16Y34",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_151_B5LUT_O_UNCONNECTED
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y34",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_18_0,
      ADR5 => '1',
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(1)
    );
  t_weightUpdateMod0_multL_posIn1_3_152_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X16Y34",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_152_A5LUT_O_UNCONNECTED
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(8),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_8_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(7),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_7_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(6),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_6_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(5),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_5_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y35",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_85_0,
      ADR5 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_84_0,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(8)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y35"
    )
    port map (
      CI => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_Q_16780,
      CYINIT => '0',
      CO(3) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_Q_16785,
      CO(2) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_CO_0_UNCONNECTED,
      DI(3) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_84_0,
      DI(2) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_74_0,
      DI(1) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_64_0,
      DI(0) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_54_0,
      O(3) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(8),
      O(2) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(7),
      O(1) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(6),
      O(0) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(5),
      S(3) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(8),
      S(2) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(7),
      S(1) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(6),
      S(0) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(5)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y35",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_75_0,
      ADR5 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_74_0,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(7)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y35",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_65_0,
      ADR5 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_64_0,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(6)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y35",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_51_0,
      ADR5 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_54_0,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(5)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(11),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(10),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_10_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(9),
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_9_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y36"
    )
    port map (
      CI => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_Q_16785,
      CYINIT => '0',
      CO(3) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_DI_2_UNCONNECTED,
      DI(1) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_104_0,
      DI(0) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_94_0,
      O(3) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_O_3_UNCONNECTED,
      O(2) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(11),
      O(1) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(10),
      O(0) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(9),
      S(3) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_S_3_UNCONNECTED,
      S(2) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(11),
      S(1) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(10),
      S(0) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(9)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y36",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_115_0,
      ADR5 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_114_0,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(11)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y36",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_105_0,
      ADR5 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_104_0,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(10)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y36",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_95_0,
      ADR5 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_94_0,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(9)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(4),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_4_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_36,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_36_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_26,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_26_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_116,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_116_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_4_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y44",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_44_0,
      ADR5 => '1',
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(4)
    );
  t_weightUpdateMod0_multL_posIn1_3_145_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y44",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_145_D5LUT_O_UNCONNECTED
    );
  ProtoComp57_CYINITGND_1 : X_ZERO
    generic map(
      LOC => "SLICE_X14Y44"
    )
    port map (
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_ProtoComp57_CYINITGND_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y44"
    )
    port map (
      CI => '0',
      CYINIT => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_ProtoComp57_CYINITGND_0,
      CO(3) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_Q_16793,
      CO(2) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_CO_0_UNCONNECTED,
      DI(3) => '1',
      DI(2) => '1',
      DI(1) => '1',
      DI(0) => '1',
      O(3) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(4),
      O(2) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_36,
      O(1) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_26,
      O(0) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_116,
      S(3) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(4),
      S(2) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(3),
      S(1) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(2),
      S(0) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(1)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_3_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y44",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_34_0,
      ADR5 => '1',
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(3)
    );
  t_weightUpdateMod0_multL_posIn1_3_146_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y44",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_146_C5LUT_O_UNCONNECTED
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_2_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y44",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_23_0,
      ADR5 => '1',
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(2)
    );
  t_weightUpdateMod0_multL_posIn1_3_147_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y44",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_147_B5LUT_O_UNCONNECTED
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y44",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_18_0,
      ADR5 => '1',
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(1)
    );
  t_weightUpdateMod0_multL_posIn1_3_148_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y44",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_148_A5LUT_O_UNCONNECTED
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(8),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_8_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(7),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_7_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(6),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_6_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(5),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_5_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y45",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_85_0,
      ADR5 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_84_0,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(8)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y45"
    )
    port map (
      CI => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_Q_16793,
      CYINIT => '0',
      CO(3) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_Q_16798,
      CO(2) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_CO_0_UNCONNECTED,
      DI(3) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_84_0,
      DI(2) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_74_0,
      DI(1) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_64_0,
      DI(0) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_54_0,
      O(3) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(8),
      O(2) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(7),
      O(1) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(6),
      O(0) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(5),
      S(3) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(8),
      S(2) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(7),
      S(1) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(6),
      S(0) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(5)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y45",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_75_0,
      ADR5 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_74_0,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(7)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y45",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_65_0,
      ADR5 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_64_0,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(6)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y45",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_51_0,
      ADR5 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_54_0,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(5)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(11),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(10),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_10_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(9),
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_9_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y46"
    )
    port map (
      CI => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_Q_16798,
      CYINIT => '0',
      CO(3) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_DI_2_UNCONNECTED,
      DI(1) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_104_0,
      DI(0) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_94_0,
      O(3) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_O_3_UNCONNECTED,
      O(2) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(11),
      O(1) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(10),
      O(0) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(9),
      S(3) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_S_3_UNCONNECTED,
      S(2) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(11),
      S(1) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(10),
      S(0) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(9)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y46",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_115_0,
      ADR5 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_114_0,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(11)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y46",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_105_0,
      ADR5 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_104_0,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(10)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y46",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_95_0,
      ADR5 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_94_0,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(9)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(4),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_4_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_36,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_36_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_26,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_26_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_116,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_116_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_4_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y13",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_44_0,
      ADR5 => '1',
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(4)
    );
  t_weightUpdateMod0_multL_posIn1_3_83_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X12Y13",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_83_D5LUT_O_UNCONNECTED
    );
  ProtoComp57_CYINITGND_2 : X_ZERO
    generic map(
      LOC => "SLICE_X12Y13"
    )
    port map (
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_ProtoComp57_CYINITGND_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X12Y13"
    )
    port map (
      CI => '0',
      CYINIT => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_ProtoComp57_CYINITGND_0,
      CO(3) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_Q_16806,
      CO(2) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_CO_0_UNCONNECTED,
      DI(3) => '1',
      DI(2) => '1',
      DI(1) => '1',
      DI(0) => '1',
      O(3) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(4),
      O(2) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_36,
      O(1) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_26,
      O(0) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_116,
      S(3) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(4),
      S(2) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(3),
      S(1) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(2),
      S(0) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(1)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_3_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y13",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_34_0,
      ADR5 => '1',
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(3)
    );
  t_weightUpdateMod0_multL_posIn1_3_84_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X12Y13",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_84_C5LUT_O_UNCONNECTED
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_2_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y13",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_23_0,
      ADR5 => '1',
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(2)
    );
  t_weightUpdateMod0_multL_posIn1_3_85_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X12Y13",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_85_B5LUT_O_UNCONNECTED
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y13",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_18_0,
      ADR5 => '1',
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(1)
    );
  t_weightUpdateMod0_multL_posIn1_3_86_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X12Y13",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_86_A5LUT_O_UNCONNECTED
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(8),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_8_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(7),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_7_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(6),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_6_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(5),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_5_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y14",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_85_0,
      ADR5 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_84_0,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(8)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X12Y14"
    )
    port map (
      CI => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_Q_16806,
      CYINIT => '0',
      CO(3) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_Q_16811,
      CO(2) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_CO_0_UNCONNECTED,
      DI(3) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_84_0,
      DI(2) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_74_0,
      DI(1) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_64_0,
      DI(0) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_54_0,
      O(3) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(8),
      O(2) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(7),
      O(1) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(6),
      O(0) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(5),
      S(3) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(8),
      S(2) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(7),
      S(1) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(6),
      S(0) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(5)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y14",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_75_0,
      ADR5 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_74_0,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(7)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y14",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_65_0,
      ADR5 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_64_0,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(6)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y14",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_51_0,
      ADR5 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_54_0,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(5)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(11),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(10),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_10_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(9),
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_9_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X12Y15"
    )
    port map (
      CI => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_Q_16811,
      CYINIT => '0',
      CO(3) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_DI_2_UNCONNECTED,
      DI(1) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_104_0,
      DI(0) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_94_0,
      O(3) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_O_3_UNCONNECTED,
      O(2) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(11),
      O(1) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(10),
      O(0) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(9),
      S(3) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_S_3_UNCONNECTED,
      S(2) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(11),
      S(1) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(10),
      S(0) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(9)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y15",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_115_0,
      ADR5 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_114_0,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(11)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y15",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_105_0,
      ADR5 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_104_0,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(10)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y15",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_95_0,
      ADR5 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_94_0,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(9)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(4),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_4_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_36,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_36_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_26,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_26_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_116,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_116_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_4_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y21",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_44_0,
      ADR5 => '1',
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(4)
    );
  t_weightUpdateMod0_multL_posIn1_3_79_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y21",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_79_D5LUT_O_UNCONNECTED
    );
  ProtoComp57_CYINITGND_3 : X_ZERO
    generic map(
      LOC => "SLICE_X14Y21"
    )
    port map (
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_ProtoComp57_CYINITGND_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y21"
    )
    port map (
      CI => '0',
      CYINIT => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_ProtoComp57_CYINITGND_0,
      CO(3) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_Q_16819,
      CO(2) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_CO_0_UNCONNECTED,
      DI(3) => '1',
      DI(2) => '1',
      DI(1) => '1',
      DI(0) => '1',
      O(3) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(4),
      O(2) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_36,
      O(1) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_26,
      O(0) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_116,
      S(3) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(4),
      S(2) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(3),
      S(1) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(2),
      S(0) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(1)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_3_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y21",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_34_0,
      ADR5 => '1',
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(3)
    );
  t_weightUpdateMod0_multL_posIn1_3_80_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y21",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_80_C5LUT_O_UNCONNECTED
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_2_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y21",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_23_0,
      ADR5 => '1',
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(2)
    );
  t_weightUpdateMod0_multL_posIn1_3_81_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y21",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_81_B5LUT_O_UNCONNECTED
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y21",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_18_0,
      ADR5 => '1',
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(1)
    );
  t_weightUpdateMod0_multL_posIn1_3_82_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y21",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_82_A5LUT_O_UNCONNECTED
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(8),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_8_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(7),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_7_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(6),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_6_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(5),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_5_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y22",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_85_0,
      ADR5 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_84_0,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(8)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y22"
    )
    port map (
      CI => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_Q_16819,
      CYINIT => '0',
      CO(3) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_Q_16824,
      CO(2) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_CO_0_UNCONNECTED,
      DI(3) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_84_0,
      DI(2) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_74_0,
      DI(1) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_64_0,
      DI(0) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_54_0,
      O(3) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(8),
      O(2) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(7),
      O(1) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(6),
      O(0) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(5),
      S(3) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(8),
      S(2) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(7),
      S(1) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(6),
      S(0) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(5)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y22",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_75_0,
      ADR5 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_74_0,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(7)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y22",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_65_0,
      ADR5 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_64_0,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(6)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y22",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_51_0,
      ADR5 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_54_0,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(5)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(11),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(10),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_10_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(9),
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_9_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y23"
    )
    port map (
      CI => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_Q_16824,
      CYINIT => '0',
      CO(3) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_DI_2_UNCONNECTED,
      DI(1) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_104_0,
      DI(0) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_94_0,
      O(3) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_O_3_UNCONNECTED,
      O(2) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(11),
      O(1) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(10),
      O(0) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(9),
      S(3) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_S_3_UNCONNECTED,
      S(2) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(11),
      S(1) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(10),
      S(0) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(9)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y23",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_115_0,
      ADR5 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_114_0,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(11)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y23",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_105_0,
      ADR5 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_104_0,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(10)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y23",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_95_0,
      ADR5 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_94_0,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(9)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(4),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_4_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_36,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_36_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_26,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_26_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_116,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_116_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_4_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y55",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_44_0,
      ADR5 => '1',
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(4)
    );
  t_weightUpdateMod0_multL_posIn1_3_22_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y55",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_22_D5LUT_O_UNCONNECTED
    );
  ProtoComp57_CYINITGND_4 : X_ZERO
    generic map(
      LOC => "SLICE_X6Y55"
    )
    port map (
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_ProtoComp57_CYINITGND_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y55"
    )
    port map (
      CI => '0',
      CYINIT => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_ProtoComp57_CYINITGND_0,
      CO(3) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_Q_16832,
      CO(2) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_CO_0_UNCONNECTED,
      DI(3) => '1',
      DI(2) => '1',
      DI(1) => '1',
      DI(0) => '1',
      O(3) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(4),
      O(2) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_36,
      O(1) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_26,
      O(0) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_116,
      S(3) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(4),
      S(2) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(3),
      S(1) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(2),
      S(0) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(1)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_3_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y55",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_34_0,
      ADR5 => '1',
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(3)
    );
  t_weightUpdateMod0_multL_posIn1_3_23_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y55",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_23_C5LUT_O_UNCONNECTED
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_2_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y55",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_23_0,
      ADR5 => '1',
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(2)
    );
  t_weightUpdateMod0_multL_posIn1_3_24_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y55",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_24_B5LUT_O_UNCONNECTED
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y55",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_18_0,
      ADR5 => '1',
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(1)
    );
  t_weightUpdateMod0_multL_posIn1_3_25_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y55",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_25_A5LUT_O_UNCONNECTED
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(8),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_8_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(7),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_7_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(6),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_6_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(5),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_5_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y56",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_85_0,
      ADR5 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_84_0,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(8)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y56"
    )
    port map (
      CI => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_4_Q_16832,
      CYINIT => '0',
      CO(3) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_Q_16837,
      CO(2) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_CO_0_UNCONNECTED,
      DI(3) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_84_0,
      DI(2) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_74_0,
      DI(1) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_64_0,
      DI(0) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_54_0,
      O(3) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(8),
      O(2) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(7),
      O(1) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(6),
      O(0) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(5),
      S(3) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(8),
      S(2) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(7),
      S(1) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(6),
      S(0) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(5)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y56",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_75_0,
      ADR5 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_74_0,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(7)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y56",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_65_0,
      ADR5 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_64_0,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(6)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y56",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_51_0,
      ADR5 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_54_0,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(5)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(11),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(10),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_10_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(9),
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_9_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y57"
    )
    port map (
      CI => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_cy_8_Q_16837,
      CYINIT => '0',
      CO(3) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_DI_2_UNCONNECTED,
      DI(1) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_104_0,
      DI(0) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_94_0,
      O(3) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_O_3_UNCONNECTED,
      O(2) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(11),
      O(1) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(10),
      O(0) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(9),
      S(3) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_xor_11_S_3_UNCONNECTED,
      S(2) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(11),
      S(1) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(10),
      S(0) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(9)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y57",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_115_0,
      ADR5 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_114_0,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(11)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y57",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_105_0,
      ADR5 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_104_0,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(10)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y57",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_95_0,
      ADR5 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_94_0,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd6_lut(9)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(4),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_4_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_36,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_36_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_26,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_26_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_116,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_116_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_4_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y49",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_44_0,
      ADR5 => '1',
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(4)
    );
  t_weightUpdateMod0_multL_posIn1_3_18_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y49",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_18_D5LUT_O_UNCONNECTED
    );
  ProtoComp57_CYINITGND_5 : X_ZERO
    generic map(
      LOC => "SLICE_X2Y49"
    )
    port map (
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_ProtoComp57_CYINITGND_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y49"
    )
    port map (
      CI => '0',
      CYINIT => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_ProtoComp57_CYINITGND_0,
      CO(3) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_Q_16845,
      CO(2) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_CO_0_UNCONNECTED,
      DI(3) => '1',
      DI(2) => '1',
      DI(1) => '1',
      DI(0) => '1',
      O(3) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(4),
      O(2) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_36,
      O(1) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_26,
      O(0) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_116,
      S(3) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(4),
      S(2) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(3),
      S(1) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(2),
      S(0) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(1)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_3_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y49",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_34_0,
      ADR5 => '1',
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(3)
    );
  t_weightUpdateMod0_multL_posIn1_3_19_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y49",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_19_C5LUT_O_UNCONNECTED
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_2_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y49",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_23_0,
      ADR5 => '1',
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(2)
    );
  t_weightUpdateMod0_multL_posIn1_3_20_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y49",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_20_B5LUT_O_UNCONNECTED
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y49",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_18_0,
      ADR5 => '1',
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(1)
    );
  t_weightUpdateMod0_multL_posIn1_3_21_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y49",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_21_A5LUT_O_UNCONNECTED
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(8),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_8_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(7),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_7_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(6),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_6_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(5),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_5_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y50",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_85_0,
      ADR5 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_84_0,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(8)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y50"
    )
    port map (
      CI => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_4_Q_16845,
      CYINIT => '0',
      CO(3) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_Q_16850,
      CO(2) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_CO_0_UNCONNECTED,
      DI(3) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_84_0,
      DI(2) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_74_0,
      DI(1) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_64_0,
      DI(0) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_54_0,
      O(3) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(8),
      O(2) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(7),
      O(1) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(6),
      O(0) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(5),
      S(3) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(8),
      S(2) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(7),
      S(1) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(6),
      S(0) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(5)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y50",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_75_0,
      ADR5 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_74_0,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(7)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y50",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_65_0,
      ADR5 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_64_0,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(6)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y50",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_51_0,
      ADR5 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_54_0,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(5)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(11),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(10),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_10_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(9),
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_9_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y51"
    )
    port map (
      CI => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_cy_8_Q_16850,
      CYINIT => '0',
      CO(3) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_DI_2_UNCONNECTED,
      DI(1) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_104_0,
      DI(0) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_94_0,
      O(3) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_O_3_UNCONNECTED,
      O(2) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(11),
      O(1) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(10),
      O(0) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(9),
      S(3) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_xor_11_S_3_UNCONNECTED,
      S(2) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(11),
      S(1) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(10),
      S(0) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(9)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y51",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_115_0,
      ADR5 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_114_0,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(11)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y51",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_105_0,
      ADR5 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_104_0,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(10)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y51",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_95_0,
      ADR5 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_94_0,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd6_lut(9)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_multRes(4),
      O => mR_weightUpdateMod1_multR_multRes_4_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X16Y37",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_4_0,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_4_rt_6647
    );
  ProtoComp59_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X16Y37"
    )
    port map (
      O => ProtoComp59_CYINITGND_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y37"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp59_CYINITGND_0,
      CO(3) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_Q_16855,
      CO(2) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_CO_0_UNCONNECTED,
      DI(3) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_4_0,
      DI(2) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_36_0,
      DI(1) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_26_0,
      DI(0) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_116_0,
      O(3) => mR_weightUpdateMod1_multR_multRes(4),
      O(2) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_O_2_UNCONNECTED,
      O(1) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_O_1_UNCONNECTED,
      O(0) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_O_0_UNCONNECTED,
      S(3) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_4_rt_6647,
      S(2) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(3),
      S(1) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(2),
      S(0) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(1)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y37",
      INIT => X"00FFFFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mR_weightUpdateMod0_sigDer(3),
      ADR4 => weightDeltaKOutNode_16_Q,
      ADR5 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_36_0,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(3)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y37",
      INIT => X"00FFFFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mR_weightUpdateMod0_sigDer(2),
      ADR4 => weightDeltaKOutNode_16_Q,
      ADR5 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_26_0,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(2)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y37",
      INIT => X"00FFFFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mR_weightUpdateMod0_sigDer(1),
      ADR4 => weightDeltaKOutNode_16_Q,
      ADR5 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd_116_0,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(1)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_multRes(8),
      O => mR_weightUpdateMod1_multR_multRes_8_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_multRes(7),
      O => mR_weightUpdateMod1_multR_multRes_7_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_multRes(6),
      O => mR_weightUpdateMod1_multR_multRes_6_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_multRes(5),
      O => mR_weightUpdateMod1_multR_multRes_5_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_8_rt : X_LUT6
    generic map(
      LOC => "SLICE_X16Y38",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_8_0,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_8_rt_6668
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y38"
    )
    port map (
      CI => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_Q_16855,
      CYINIT => '0',
      CO(3) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_Q_16856,
      CO(2) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_CO_0_UNCONNECTED,
      DI(3) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_8_0,
      DI(2) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_7_0,
      DI(1) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_6_0,
      DI(0) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_5_0,
      O(3) => mR_weightUpdateMod1_multR_multRes(8),
      O(2) => mR_weightUpdateMod1_multR_multRes(7),
      O(1) => mR_weightUpdateMod1_multR_multRes(6),
      O(0) => mR_weightUpdateMod1_multR_multRes(5),
      S(3) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_8_rt_6668,
      S(2) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_7_rt_6677,
      S(1) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_6_rt_6680,
      S(0) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_5_rt_6683
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_7_rt : X_LUT6
    generic map(
      LOC => "SLICE_X16Y38",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_7_0,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_7_rt_6677
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_6_rt : X_LUT6
    generic map(
      LOC => "SLICE_X16Y38",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_6_0,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_6_rt_6680
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_5_rt : X_LUT6
    generic map(
      LOC => "SLICE_X16Y38",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_5_0,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_5_rt_6683
    );
  mR_weightUpdateMod1_multR_multRes_11_mR_weightUpdateMod1_multR_multRes_11_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_multRes(11),
      O => mR_weightUpdateMod1_multR_multRes_11_0
    );
  mR_weightUpdateMod1_multR_multRes_11_mR_weightUpdateMod1_multR_multRes_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_multRes(10),
      O => mR_weightUpdateMod1_multR_multRes_10_0
    );
  mR_weightUpdateMod1_multR_multRes_11_mR_weightUpdateMod1_multR_multRes_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multR_multRes(9),
      O => mR_weightUpdateMod1_multR_multRes_9_0
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y39"
    )
    port map (
      CI => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_Q_16856,
      CYINIT => '0',
      CO(3) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_DI_2_UNCONNECTED,
      DI(1) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_10_0,
      DI(0) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_9_0,
      O(3) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_O_3_UNCONNECTED,
      O(2) => mR_weightUpdateMod1_multR_multRes(11),
      O(1) => mR_weightUpdateMod1_multR_multRes(10),
      O(0) => mR_weightUpdateMod1_multR_multRes(9),
      S(3) => NLW_mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_S_3_UNCONNECTED,
      S(2) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_rt_6689,
      S(1) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_10_rt_6692,
      S(0) => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_9_rt_6695
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X16Y39",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_0,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_rt_6689
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_10_rt : X_LUT6
    generic map(
      LOC => "SLICE_X16Y39",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_10_0,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_10_rt_6692
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_9_rt : X_LUT6
    generic map(
      LOC => "SLICE_X16Y39",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_9_0,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_9_rt_6695
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_multRes(4),
      O => mR_weightUpdateMod0_multR_multRes_4_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X16Y44",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_4_0,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_4_rt_6698
    );
  ProtoComp59_CYINITGND_1 : X_ZERO
    generic map(
      LOC => "SLICE_X16Y44"
    )
    port map (
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_ProtoComp59_CYINITGND_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y44"
    )
    port map (
      CI => '0',
      CYINIT => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_ProtoComp59_CYINITGND_0,
      CO(3) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_Q_16857,
      CO(2) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_CO_0_UNCONNECTED,
      DI(3) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_4_0,
      DI(2) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_36_0,
      DI(1) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_26_0,
      DI(0) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_116_0,
      O(3) => mR_weightUpdateMod0_multR_multRes(4),
      O(2) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_O_2_UNCONNECTED,
      O(1) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_O_1_UNCONNECTED,
      O(0) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_O_0_UNCONNECTED,
      S(3) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_4_rt_6698,
      S(2) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(3),
      S(1) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(2),
      S(0) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(1)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y44",
      INIT => X"00FFFFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mR_weightUpdateMod0_sigDer(3),
      ADR4 => weightDeltaKOutNode_16_Q,
      ADR5 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_36_0,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(3)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y44",
      INIT => X"00FFFFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mR_weightUpdateMod0_sigDer(2),
      ADR4 => weightDeltaKOutNode_16_Q,
      ADR5 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_26_0,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(2)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y44",
      INIT => X"00FFFFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mR_weightUpdateMod0_sigDer(1),
      ADR4 => weightDeltaKOutNode_16_Q,
      ADR5 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd_116_0,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(1)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_multRes(8),
      O => mR_weightUpdateMod0_multR_multRes_8_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_multRes(7),
      O => mR_weightUpdateMod0_multR_multRes_7_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_multRes(6),
      O => mR_weightUpdateMod0_multR_multRes_6_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_multRes(5),
      O => mR_weightUpdateMod0_multR_multRes_5_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_8_rt : X_LUT6
    generic map(
      LOC => "SLICE_X16Y45",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_8_0,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_8_rt_6719
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y45"
    )
    port map (
      CI => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_Q_16857,
      CYINIT => '0',
      CO(3) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_Q_16858,
      CO(2) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_CO_0_UNCONNECTED,
      DI(3) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_8_0,
      DI(2) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_7_0,
      DI(1) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_6_0,
      DI(0) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_5_0,
      O(3) => mR_weightUpdateMod0_multR_multRes(8),
      O(2) => mR_weightUpdateMod0_multR_multRes(7),
      O(1) => mR_weightUpdateMod0_multR_multRes(6),
      O(0) => mR_weightUpdateMod0_multR_multRes(5),
      S(3) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_8_rt_6719,
      S(2) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_7_rt_6728,
      S(1) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_6_rt_6731,
      S(0) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_5_rt_6734
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_7_rt : X_LUT6
    generic map(
      LOC => "SLICE_X16Y45",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_7_0,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_7_rt_6728
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_6_rt : X_LUT6
    generic map(
      LOC => "SLICE_X16Y45",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_6_0,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_6_rt_6731
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_5_rt : X_LUT6
    generic map(
      LOC => "SLICE_X16Y45",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_5_0,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_5_rt_6734
    );
  mR_weightUpdateMod0_multR_multRes_11_mR_weightUpdateMod0_multR_multRes_11_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_multRes(11),
      O => mR_weightUpdateMod0_multR_multRes_11_0
    );
  mR_weightUpdateMod0_multR_multRes_11_mR_weightUpdateMod0_multR_multRes_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_multRes(10),
      O => mR_weightUpdateMod0_multR_multRes_10_0
    );
  mR_weightUpdateMod0_multR_multRes_11_mR_weightUpdateMod0_multR_multRes_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multR_multRes(9),
      O => mR_weightUpdateMod0_multR_multRes_9_0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y46"
    )
    port map (
      CI => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_Q_16858,
      CYINIT => '0',
      CO(3) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_DI_2_UNCONNECTED,
      DI(1) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_10_0,
      DI(0) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_9_0,
      O(3) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_O_3_UNCONNECTED,
      O(2) => mR_weightUpdateMod0_multR_multRes(11),
      O(1) => mR_weightUpdateMod0_multR_multRes(10),
      O(0) => mR_weightUpdateMod0_multR_multRes(9),
      S(3) => NLW_mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_S_3_UNCONNECTED,
      S(2) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_rt_6740,
      S(1) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_10_rt_6743,
      S(0) => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_9_rt_6746
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X16Y46",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_0,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_rt_6740
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_10_rt : X_LUT6
    generic map(
      LOC => "SLICE_X16Y46",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_10_0,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_10_rt_6743
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_9_rt : X_LUT6
    generic map(
      LOC => "SLICE_X16Y46",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_9_0,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_9_rt_6746
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_multRes(4),
      O => mM_weightUpdateMod1_multR_multRes_4_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X12Y10",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_4_0,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_4_rt_6749
    );
  ProtoComp59_CYINITGND_2 : X_ZERO
    generic map(
      LOC => "SLICE_X12Y10"
    )
    port map (
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_ProtoComp59_CYINITGND_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X12Y10"
    )
    port map (
      CI => '0',
      CYINIT => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_ProtoComp59_CYINITGND_0,
      CO(3) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_Q_16859,
      CO(2) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_CO_0_UNCONNECTED,
      DI(3) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_4_0,
      DI(2) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_36_0,
      DI(1) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_26_0,
      DI(0) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_116_0,
      O(3) => mM_weightUpdateMod1_multR_multRes(4),
      O(2) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_O_2_UNCONNECTED,
      O(1) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_O_1_UNCONNECTED,
      O(0) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_O_0_UNCONNECTED,
      S(3) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_4_rt_6749,
      S(2) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(3),
      S(1) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(2),
      S(0) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(1)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y10",
      INIT => X"00FFFFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mM_weightUpdateMod0_sigDer(3),
      ADR4 => weightDeltaKOutNode_8_Q,
      ADR5 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_36_0,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(3)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y10",
      INIT => X"00FFFFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mM_weightUpdateMod0_sigDer(2),
      ADR4 => weightDeltaKOutNode_8_Q,
      ADR5 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_26_0,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(2)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y10",
      INIT => X"00FFFFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mM_weightUpdateMod0_sigDer(1),
      ADR4 => weightDeltaKOutNode_8_Q,
      ADR5 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd_116_0,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(1)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_multRes(8),
      O => mM_weightUpdateMod1_multR_multRes_8_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_multRes(7),
      O => mM_weightUpdateMod1_multR_multRes_7_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_multRes(6),
      O => mM_weightUpdateMod1_multR_multRes_6_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_multRes(5),
      O => mM_weightUpdateMod1_multR_multRes_5_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_8_rt : X_LUT6
    generic map(
      LOC => "SLICE_X12Y11",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_8_0,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_8_rt_6770
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X12Y11"
    )
    port map (
      CI => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_Q_16859,
      CYINIT => '0',
      CO(3) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_Q_16860,
      CO(2) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_CO_0_UNCONNECTED,
      DI(3) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_8_0,
      DI(2) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_7_0,
      DI(1) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_6_0,
      DI(0) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_5_0,
      O(3) => mM_weightUpdateMod1_multR_multRes(8),
      O(2) => mM_weightUpdateMod1_multR_multRes(7),
      O(1) => mM_weightUpdateMod1_multR_multRes(6),
      O(0) => mM_weightUpdateMod1_multR_multRes(5),
      S(3) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_8_rt_6770,
      S(2) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_7_rt_6779,
      S(1) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_6_rt_6782,
      S(0) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_5_rt_6785
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_7_rt : X_LUT6
    generic map(
      LOC => "SLICE_X12Y11",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_7_0,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_7_rt_6779
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_6_rt : X_LUT6
    generic map(
      LOC => "SLICE_X12Y11",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_6_0,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_6_rt_6782
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_5_rt : X_LUT6
    generic map(
      LOC => "SLICE_X12Y11",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_5_0,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_5_rt_6785
    );
  mM_weightUpdateMod1_multR_multRes_11_mM_weightUpdateMod1_multR_multRes_11_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_multRes(11),
      O => mM_weightUpdateMod1_multR_multRes_11_0
    );
  mM_weightUpdateMod1_multR_multRes_11_mM_weightUpdateMod1_multR_multRes_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_multRes(10),
      O => mM_weightUpdateMod1_multR_multRes_10_0
    );
  mM_weightUpdateMod1_multR_multRes_11_mM_weightUpdateMod1_multR_multRes_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multR_multRes(9),
      O => mM_weightUpdateMod1_multR_multRes_9_0
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X12Y12"
    )
    port map (
      CI => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_Q_16860,
      CYINIT => '0',
      CO(3) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_DI_2_UNCONNECTED,
      DI(1) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_10_0,
      DI(0) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_9_0,
      O(3) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_O_3_UNCONNECTED,
      O(2) => mM_weightUpdateMod1_multR_multRes(11),
      O(1) => mM_weightUpdateMod1_multR_multRes(10),
      O(0) => mM_weightUpdateMod1_multR_multRes(9),
      S(3) => NLW_mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_S_3_UNCONNECTED,
      S(2) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_rt_6791,
      S(1) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_10_rt_6794,
      S(0) => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_9_rt_6797
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X12Y12",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_0,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_rt_6791
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_10_rt : X_LUT6
    generic map(
      LOC => "SLICE_X12Y12",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_10_0,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_10_rt_6794
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_9_rt : X_LUT6
    generic map(
      LOC => "SLICE_X12Y12",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_9_0,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_9_rt_6797
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_multRes(4),
      O => mM_weightUpdateMod0_multR_multRes_4_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X16Y20",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_4_0,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_4_rt_6800
    );
  ProtoComp59_CYINITGND_3 : X_ZERO
    generic map(
      LOC => "SLICE_X16Y20"
    )
    port map (
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_ProtoComp59_CYINITGND_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y20"
    )
    port map (
      CI => '0',
      CYINIT => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_ProtoComp59_CYINITGND_0,
      CO(3) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_Q_16861,
      CO(2) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_CO_0_UNCONNECTED,
      DI(3) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_4_0,
      DI(2) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_36_0,
      DI(1) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_26_0,
      DI(0) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_116_0,
      O(3) => mM_weightUpdateMod0_multR_multRes(4),
      O(2) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_O_2_UNCONNECTED,
      O(1) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_O_1_UNCONNECTED,
      O(0) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_O_0_UNCONNECTED,
      S(3) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_4_rt_6800,
      S(2) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(3),
      S(1) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(2),
      S(0) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(1)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y20",
      INIT => X"00FFFFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mM_weightUpdateMod0_sigDer(3),
      ADR4 => weightDeltaKOutNode_8_Q,
      ADR5 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_36_0,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(3)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y20",
      INIT => X"00FFFFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mM_weightUpdateMod0_sigDer(2),
      ADR4 => weightDeltaKOutNode_8_Q,
      ADR5 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_26_0,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(2)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y20",
      INIT => X"00FFFFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mM_weightUpdateMod0_sigDer(1),
      ADR4 => weightDeltaKOutNode_8_Q,
      ADR5 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_116_0,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(1)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_multRes(8),
      O => mM_weightUpdateMod0_multR_multRes_8_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_multRes(7),
      O => mM_weightUpdateMod0_multR_multRes_7_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_multRes(6),
      O => mM_weightUpdateMod0_multR_multRes_6_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_multRes(5),
      O => mM_weightUpdateMod0_multR_multRes_5_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_8_rt : X_LUT6
    generic map(
      LOC => "SLICE_X16Y21",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_8_0,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_8_rt_6821
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y21"
    )
    port map (
      CI => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_Q_16861,
      CYINIT => '0',
      CO(3) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_Q_16862,
      CO(2) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_CO_0_UNCONNECTED,
      DI(3) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_8_0,
      DI(2) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_7_0,
      DI(1) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_6_0,
      DI(0) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_5_0,
      O(3) => mM_weightUpdateMod0_multR_multRes(8),
      O(2) => mM_weightUpdateMod0_multR_multRes(7),
      O(1) => mM_weightUpdateMod0_multR_multRes(6),
      O(0) => mM_weightUpdateMod0_multR_multRes(5),
      S(3) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_8_rt_6821,
      S(2) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_7_rt_6830,
      S(1) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_6_rt_6833,
      S(0) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_5_rt_6836
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_7_rt : X_LUT6
    generic map(
      LOC => "SLICE_X16Y21",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_7_0,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_7_rt_6830
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_6_rt : X_LUT6
    generic map(
      LOC => "SLICE_X16Y21",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_6_0,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_6_rt_6833
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_5_rt : X_LUT6
    generic map(
      LOC => "SLICE_X16Y21",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_5_0,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_5_rt_6836
    );
  mM_weightUpdateMod0_multR_multRes_11_mM_weightUpdateMod0_multR_multRes_11_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_multRes(11),
      O => mM_weightUpdateMod0_multR_multRes_11_0
    );
  mM_weightUpdateMod0_multR_multRes_11_mM_weightUpdateMod0_multR_multRes_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_multRes(10),
      O => mM_weightUpdateMod0_multR_multRes_10_0
    );
  mM_weightUpdateMod0_multR_multRes_11_mM_weightUpdateMod0_multR_multRes_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_multRes(9),
      O => mM_weightUpdateMod0_multR_multRes_9_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y22"
    )
    port map (
      CI => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_Q_16862,
      CYINIT => '0',
      CO(3) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_DI_2_UNCONNECTED,
      DI(1) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_10_0,
      DI(0) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_9_0,
      O(3) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_O_3_UNCONNECTED,
      O(2) => mM_weightUpdateMod0_multR_multRes(11),
      O(1) => mM_weightUpdateMod0_multR_multRes(10),
      O(0) => mM_weightUpdateMod0_multR_multRes(9),
      S(3) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_S_3_UNCONNECTED,
      S(2) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_rt_6842,
      S(1) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_10_rt_6845,
      S(0) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_9_rt_6848
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X16Y22",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_0,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_rt_6842
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_10_rt : X_LUT6
    generic map(
      LOC => "SLICE_X16Y22",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_10_0,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_10_rt_6845
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_9_rt : X_LUT6
    generic map(
      LOC => "SLICE_X16Y22",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_9_0,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_9_rt_6848
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_multRes(4),
      O => mL_weightUpdateMod1_multR_multRes_4_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y58",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_4_0,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_4_rt_6851
    );
  ProtoComp59_CYINITGND_4 : X_ZERO
    generic map(
      LOC => "SLICE_X6Y58"
    )
    port map (
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_ProtoComp59_CYINITGND_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y58"
    )
    port map (
      CI => '0',
      CYINIT => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_ProtoComp59_CYINITGND_0,
      CO(3) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_Q_16863,
      CO(2) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_CO_0_UNCONNECTED,
      DI(3) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_4_0,
      DI(2) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_36_0,
      DI(1) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_26_0,
      DI(0) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_116_0,
      O(3) => mL_weightUpdateMod1_multR_multRes(4),
      O(2) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_O_2_UNCONNECTED,
      O(1) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_O_1_UNCONNECTED,
      O(0) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_O_0_UNCONNECTED,
      S(3) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_4_rt_6851,
      S(2) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(3),
      S(1) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(2),
      S(0) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(1)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y58",
      INIT => X"00FFFFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mL_weightUpdateMod0_sigDer(3),
      ADR4 => weightDeltaKOutNode_0_Q,
      ADR5 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_36_0,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(3)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y58",
      INIT => X"00FFFFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mL_weightUpdateMod0_sigDer(2),
      ADR4 => weightDeltaKOutNode_0_Q,
      ADR5 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_26_0,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(2)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y58",
      INIT => X"00FFFFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mL_weightUpdateMod0_sigDer(1),
      ADR4 => weightDeltaKOutNode_0_Q,
      ADR5 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd_116_0,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut(1)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_multRes(8),
      O => mL_weightUpdateMod1_multR_multRes_8_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_multRes(7),
      O => mL_weightUpdateMod1_multR_multRes_7_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_multRes(6),
      O => mL_weightUpdateMod1_multR_multRes_6_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_multRes(5),
      O => mL_weightUpdateMod1_multR_multRes_5_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_8_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y59",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_8_0,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_8_rt_6872
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y59"
    )
    port map (
      CI => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_4_Q_16863,
      CYINIT => '0',
      CO(3) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_Q_16864,
      CO(2) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_CO_0_UNCONNECTED,
      DI(3) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_8_0,
      DI(2) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_7_0,
      DI(1) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_6_0,
      DI(0) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_5_0,
      O(3) => mL_weightUpdateMod1_multR_multRes(8),
      O(2) => mL_weightUpdateMod1_multR_multRes(7),
      O(1) => mL_weightUpdateMod1_multR_multRes(6),
      O(0) => mL_weightUpdateMod1_multR_multRes(5),
      S(3) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_8_rt_6872,
      S(2) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_7_rt_6881,
      S(1) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_6_rt_6884,
      S(0) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_5_rt_6887
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_7_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y59",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_7_0,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_7_rt_6881
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_6_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y59",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_6_0,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_6_rt_6884
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_5_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y59",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_5_0,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_5_rt_6887
    );
  mL_weightUpdateMod1_multR_multRes_11_mL_weightUpdateMod1_multR_multRes_11_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_multRes(11),
      O => mL_weightUpdateMod1_multR_multRes_11_0
    );
  mL_weightUpdateMod1_multR_multRes_11_mL_weightUpdateMod1_multR_multRes_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_multRes(10),
      O => mL_weightUpdateMod1_multR_multRes_10_0
    );
  mL_weightUpdateMod1_multR_multRes_11_mL_weightUpdateMod1_multR_multRes_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multR_multRes(9),
      O => mL_weightUpdateMod1_multR_multRes_9_0
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y60"
    )
    port map (
      CI => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_cy_8_Q_16864,
      CYINIT => '0',
      CO(3) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_DI_2_UNCONNECTED,
      DI(1) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_10_0,
      DI(0) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_9_0,
      O(3) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_O_3_UNCONNECTED,
      O(2) => mL_weightUpdateMod1_multR_multRes(11),
      O(1) => mL_weightUpdateMod1_multR_multRes(10),
      O(0) => mL_weightUpdateMod1_multR_multRes(9),
      S(3) => NLW_mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_xor_11_S_3_UNCONNECTED,
      S(2) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_rt_6893,
      S(1) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_10_rt_6896,
      S(0) => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_9_rt_6899
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y60",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_0,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_11_rt_6893
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_10_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y60",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_10_0,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_10_rt_6896
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_9_rt : X_LUT6
    generic map(
      LOC => "SLICE_X6Y60",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_9_0,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd7_lut_9_rt_6899
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_posIn2(0),
      O => mL_weightUpdateMod0_multAll_posIn2_0_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X4Y49",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_4_0,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_4_rt_6902
    );
  ProtoComp59_CYINITGND_5 : X_ZERO
    generic map(
      LOC => "SLICE_X4Y49"
    )
    port map (
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_ProtoComp59_CYINITGND_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y49"
    )
    port map (
      CI => '0',
      CYINIT => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_ProtoComp59_CYINITGND_0,
      CO(3) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_Q_16865,
      CO(2) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_CO_0_UNCONNECTED,
      DI(3) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_4_0,
      DI(2) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_36_0,
      DI(1) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_26_0,
      DI(0) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_116_0,
      O(3) => mL_weightUpdateMod0_multAll_posIn2(0),
      O(2) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_O_2_UNCONNECTED,
      O(1) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_O_1_UNCONNECTED,
      O(0) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_O_0_UNCONNECTED,
      S(3) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_4_rt_6902,
      S(2) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(3),
      S(1) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(2),
      S(0) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(1)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y49",
      INIT => X"00FFFFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mL_weightUpdateMod0_sigDer(3),
      ADR4 => weightDeltaKOutNode_0_Q,
      ADR5 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_36_0,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(3)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y49",
      INIT => X"00FFFFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mL_weightUpdateMod0_sigDer(2),
      ADR4 => weightDeltaKOutNode_0_Q,
      ADR5 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_26_0,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(2)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y49",
      INIT => X"00FFFFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mL_weightUpdateMod0_sigDer(1),
      ADR4 => weightDeltaKOutNode_0_Q,
      ADR5 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd_116_0,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut(1)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_multRes(8),
      O => mL_weightUpdateMod0_multR_multRes_8_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_multRes(7),
      O => mL_weightUpdateMod0_multR_multRes_7_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_multRes(6),
      O => mL_weightUpdateMod0_multR_multRes_6_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_multRes(5),
      O => mL_weightUpdateMod0_multR_multRes_5_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_8_rt : X_LUT6
    generic map(
      LOC => "SLICE_X4Y50",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_8_0,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_8_rt_6923
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y50"
    )
    port map (
      CI => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_4_Q_16865,
      CYINIT => '0',
      CO(3) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_Q_16870,
      CO(2) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_CO_0_UNCONNECTED,
      DI(3) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_8_0,
      DI(2) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_7_0,
      DI(1) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_6_0,
      DI(0) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_5_0,
      O(3) => mL_weightUpdateMod0_multR_multRes(8),
      O(2) => mL_weightUpdateMod0_multR_multRes(7),
      O(1) => mL_weightUpdateMod0_multR_multRes(6),
      O(0) => mL_weightUpdateMod0_multR_multRes(5),
      S(3) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_8_rt_6923,
      S(2) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_7_rt_6932,
      S(1) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_6_rt_6935,
      S(0) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_5_rt_6938
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_7_rt : X_LUT6
    generic map(
      LOC => "SLICE_X4Y50",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_7_0,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_7_rt_6932
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_6_rt : X_LUT6
    generic map(
      LOC => "SLICE_X4Y50",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_6_0,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_6_rt_6935
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_5_rt : X_LUT6
    generic map(
      LOC => "SLICE_X4Y50",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_5_0,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_5_rt_6938
    );
  mL_weightUpdateMod0_multR_multRes_11_mL_weightUpdateMod0_multR_multRes_11_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_multRes(11),
      O => mL_weightUpdateMod0_multR_multRes_11_0
    );
  mL_weightUpdateMod0_multR_multRes_11_mL_weightUpdateMod0_multR_multRes_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_multRes(10),
      O => mL_weightUpdateMod0_multR_multRes_10_0
    );
  mL_weightUpdateMod0_multR_multRes_11_mL_weightUpdateMod0_multR_multRes_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multR_multRes(9),
      O => mL_weightUpdateMod0_multR_multRes_9_0
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y51"
    )
    port map (
      CI => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_cy_8_Q_16870,
      CYINIT => '0',
      CO(3) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_DI_2_UNCONNECTED,
      DI(1) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_10_0,
      DI(0) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_9_0,
      O(3) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_O_3_UNCONNECTED,
      O(2) => mL_weightUpdateMod0_multR_multRes(11),
      O(1) => mL_weightUpdateMod0_multR_multRes(10),
      O(0) => mL_weightUpdateMod0_multR_multRes(9),
      S(3) => NLW_mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_xor_11_S_3_UNCONNECTED,
      S(2) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_rt_6944,
      S(1) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_10_rt_6947,
      S(0) => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_9_rt_6950
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X4Y51",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_0,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_11_rt_6944
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_10_rt : X_LUT6
    generic map(
      LOC => "SLICE_X4Y51",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_10_0,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_10_rt_6947
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_9_rt : X_LUT6
    generic map(
      LOC => "SLICE_X4Y51",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_9_0,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd7_lut_9_rt_6950
    );
  mR_w0Stor_3 : X_FF
    generic map(
      LOC => "SLICE_X20Y43",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => mR_newWeightTemp0(3),
      O => mR_w0Stor(3),
      RST => GND,
      SET => GND
    );
  mR_weightUpdateMod0_Madd_newWeight_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y43",
      INIT => X"999999956666666A"
    )
    port map (
      ADR0 => mR_weightIn0(3),
      ADR1 => mR_weightUpdateMod0_multAll_Mmux_output71,
      ADR2 => mR_weightUpdateMod0_fullProd_0_0,
      ADR3 => mR_weightUpdateMod0_multAll_multRes_5_0,
      ADR4 => mR_weightUpdateMod0_multAll_multRes_6_0,
      ADR5 => mR_weightUpdateMod0_multAll_multRes_7_0,
      O => mR_weightUpdateMod0_Madd_newWeight_lut(3)
    );
  ProtoComp62_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X20Y43"
    )
    port map (
      O => ProtoComp62_CYINITGND_0
    );
  mR_w0Stor_2 : X_FF
    generic map(
      LOC => "SLICE_X20Y43",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => mR_newWeightTemp0(2),
      O => mR_w0Stor(2),
      RST => GND,
      SET => GND
    );
  mR_weightUpdateMod0_Madd_newWeight_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y43"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp62_CYINITGND_0,
      CO(3) => mR_weightUpdateMod0_Madd_newWeight_cy(3),
      CO(2) => NLW_mR_weightUpdateMod0_Madd_newWeight_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_Madd_newWeight_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_Madd_newWeight_cy_3_CO_0_UNCONNECTED,
      DI(3) => mR_weightIn0(3),
      DI(2) => mR_weightIn0(2),
      DI(1) => mR_weightIn0(1),
      DI(0) => mR_weightIn0(0),
      O(3) => mR_newWeightTemp0(3),
      O(2) => mR_newWeightTemp0(2),
      O(1) => mR_newWeightTemp0(1),
      O(0) => mR_newWeightTemp0(0),
      S(3) => mR_weightUpdateMod0_Madd_newWeight_lut(3),
      S(2) => mR_weightUpdateMod0_Madd_newWeight_lut(2),
      S(1) => mR_weightUpdateMod0_Madd_newWeight_lut(1),
      S(0) => mR_weightUpdateMod0_Madd_newWeight_lut(0)
    );
  mR_weightUpdateMod0_Madd_newWeight_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y43",
      INIT => X"C3C33C3CC3333CCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weightIn0(2),
      ADR2 => mR_weightUpdateMod0_multAll_Mmux_output71,
      ADR3 => mR_weightUpdateMod0_fullProd_0_0,
      ADR4 => mR_weightUpdateMod0_multAll_multRes_6_0,
      ADR5 => mR_weightUpdateMod0_multAll_multRes_5_0,
      O => mR_weightUpdateMod0_Madd_newWeight_lut(2)
    );
  mR_w0Stor_1 : X_FF
    generic map(
      LOC => "SLICE_X20Y43",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => mR_newWeightTemp0(1),
      O => mR_w0Stor(1),
      RST => GND,
      SET => GND
    );
  mR_weightUpdateMod0_Madd_newWeight_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y43",
      INIT => X"F00F0F0F0FF0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mR_weightIn0(1),
      ADR3 => mR_weightUpdateMod0_multAll_Mmux_output71,
      ADR4 => mR_weightUpdateMod0_fullProd_0_0,
      ADR5 => mR_weightUpdateMod0_multAll_multRes_5_0,
      O => mR_weightUpdateMod0_Madd_newWeight_lut(1)
    );
  mR_w0Stor_0 : X_FF
    generic map(
      LOC => "SLICE_X20Y43",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => mR_newWeightTemp0(0),
      O => mR_w0Stor(0),
      RST => GND,
      SET => GND
    );
  mR_weightUpdateMod0_Madd_newWeight_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y43",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weightIn0(0),
      ADR5 => mR_weightUpdateMod0_fullProd_0_0,
      O => mR_weightUpdateMod0_Madd_newWeight_lut(0)
    );
  mR_w0Stor_7 : X_FF
    generic map(
      LOC => "SLICE_X20Y44",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => mR_newWeightTemp0(7),
      O => mR_w0Stor(7),
      RST => GND,
      SET => GND
    );
  mR_weightUpdateMod0_Madd_newWeight_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y44",
      INIT => X"AAAB5554AAA85557"
    )
    port map (
      ADR0 => N219,
      ADR1 => mR_weightUpdateMod0_multAll_multRes_9_0,
      ADR2 => mR_weightUpdateMod0_multAll_multRes_10_0,
      ADR3 => mR_weightUpdateMod0_multAll_Mmux_output51,
      ADR4 => mR_weightUpdateMod0_multAll_multRes_11_0,
      ADR5 => N218,
      O => mR_weightUpdateMod0_Madd_newWeight_lut(7)
    );
  mR_w0Stor_6 : X_FF
    generic map(
      LOC => "SLICE_X20Y44",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => mR_newWeightTemp0(6),
      O => mR_w0Stor(6),
      RST => GND,
      SET => GND
    );
  mR_weightUpdateMod0_Madd_newWeight_xor_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y44"
    )
    port map (
      CI => mR_weightUpdateMod0_Madd_newWeight_cy(3),
      CYINIT => '0',
      CO(3) => NLW_mR_weightUpdateMod0_Madd_newWeight_xor_7_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod0_Madd_newWeight_xor_7_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_Madd_newWeight_xor_7_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_Madd_newWeight_xor_7_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod0_Madd_newWeight_xor_7_DI_3_UNCONNECTED,
      DI(2) => mR_weightIn0(6),
      DI(1) => mR_weightIn0(5),
      DI(0) => mR_weightIn0(4),
      O(3) => mR_newWeightTemp0(7),
      O(2) => mR_newWeightTemp0(6),
      O(1) => mR_newWeightTemp0(5),
      O(0) => mR_newWeightTemp0(4),
      S(3) => mR_weightUpdateMod0_Madd_newWeight_lut(7),
      S(2) => mR_weightUpdateMod0_Madd_newWeight_lut(6),
      S(1) => mR_weightUpdateMod0_Madd_newWeight_lut(5),
      S(0) => mR_weightUpdateMod0_Madd_newWeight_lut(4)
    );
  mR_weightUpdateMod0_Madd_newWeight_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y44",
      INIT => X"AAAB5554AAA85557"
    )
    port map (
      ADR0 => N545,
      ADR1 => mR_weightUpdateMod0_multAll_multRes_7_0,
      ADR2 => mR_weightUpdateMod0_multAll_multRes_8_0,
      ADR3 => mR_weightUpdateMod0_multAll_multRes_9_0,
      ADR4 => mR_weightUpdateMod0_multAll_multRes_10_0,
      ADR5 => N544,
      O => mR_weightUpdateMod0_Madd_newWeight_lut(6)
    );
  mR_w0Stor_5 : X_FF
    generic map(
      LOC => "SLICE_X20Y44",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => mR_newWeightTemp0(5),
      O => mR_w0Stor(5),
      RST => GND,
      SET => GND
    );
  mR_weightUpdateMod0_Madd_newWeight_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y44",
      INIT => X"AAAB5554AAA85557"
    )
    port map (
      ADR0 => N434,
      ADR1 => mR_weightUpdateMod0_multAll_multRes_6_0,
      ADR2 => mR_weightUpdateMod0_multAll_multRes_7_0,
      ADR3 => mR_weightUpdateMod0_multAll_multRes_8_0,
      ADR4 => mR_weightUpdateMod0_multAll_multRes_9_0,
      ADR5 => N433,
      O => mR_weightUpdateMod0_Madd_newWeight_lut(5)
    );
  mR_w0Stor_4 : X_FF
    generic map(
      LOC => "SLICE_X20Y44",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => mR_newWeightTemp0(4),
      O => mR_w0Stor(4),
      RST => GND,
      SET => GND
    );
  mR_weightUpdateMod0_Madd_newWeight_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y44",
      INIT => X"9995666A99996666"
    )
    port map (
      ADR0 => mR_weightIn0(4),
      ADR1 => mR_weightUpdateMod0_multAll_Mmux_output71,
      ADR2 => mR_weightUpdateMod0_multAll_multRes_6_0,
      ADR3 => mR_weightUpdateMod0_multAll_multRes_7_0,
      ADR4 => mR_weightUpdateMod0_multAll_multRes_8_0,
      ADR5 => N408,
      O => mR_weightUpdateMod0_Madd_newWeight_lut(4)
    );
  mM_w0Stor_3 : X_FF
    generic map(
      LOC => "SLICE_X18Y14",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => mM_newWeightTemp0(3),
      O => mM_w0Stor(3),
      RST => GND,
      SET => GND
    );
  mM_weightUpdateMod0_Madd_newWeight_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y14",
      INIT => X"999999956666666A"
    )
    port map (
      ADR0 => mM_weightIn0(3),
      ADR1 => mM_weightUpdateMod0_multAll_Mmux_output71,
      ADR2 => mM_weightUpdateMod0_fullProd_0_0,
      ADR3 => mM_weightUpdateMod0_multAll_multRes_5_0,
      ADR4 => mM_weightUpdateMod0_multAll_multRes_6_0,
      ADR5 => mM_weightUpdateMod0_multAll_multRes_7_0,
      O => mM_weightUpdateMod0_Madd_newWeight_lut(3)
    );
  ProtoComp62_CYINITGND_1 : X_ZERO
    generic map(
      LOC => "SLICE_X18Y14"
    )
    port map (
      O => mM_w0Stor_3_ProtoComp62_CYINITGND_0
    );
  mM_w0Stor_2 : X_FF
    generic map(
      LOC => "SLICE_X18Y14",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => mM_newWeightTemp0(2),
      O => mM_w0Stor(2),
      RST => GND,
      SET => GND
    );
  mM_weightUpdateMod0_Madd_newWeight_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y14"
    )
    port map (
      CI => '0',
      CYINIT => mM_w0Stor_3_ProtoComp62_CYINITGND_0,
      CO(3) => mM_weightUpdateMod0_Madd_newWeight_cy(3),
      CO(2) => NLW_mM_weightUpdateMod0_Madd_newWeight_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod0_Madd_newWeight_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod0_Madd_newWeight_cy_3_CO_0_UNCONNECTED,
      DI(3) => mM_weightIn0(3),
      DI(2) => mM_weightIn0(2),
      DI(1) => mM_weightIn0(1),
      DI(0) => mM_weightIn0(0),
      O(3) => mM_newWeightTemp0(3),
      O(2) => mM_newWeightTemp0(2),
      O(1) => mM_newWeightTemp0(1),
      O(0) => mM_newWeightTemp0(0),
      S(3) => mM_weightUpdateMod0_Madd_newWeight_lut(3),
      S(2) => mM_weightUpdateMod0_Madd_newWeight_lut(2),
      S(1) => mM_weightUpdateMod0_Madd_newWeight_lut(1),
      S(0) => mM_weightUpdateMod0_Madd_newWeight_lut(0)
    );
  mM_weightUpdateMod0_Madd_newWeight_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y14",
      INIT => X"C3C33C3CC3333CCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightIn0(2),
      ADR2 => mM_weightUpdateMod0_multAll_Mmux_output71,
      ADR3 => mM_weightUpdateMod0_fullProd_0_0,
      ADR4 => mM_weightUpdateMod0_multAll_multRes_6_0,
      ADR5 => mM_weightUpdateMod0_multAll_multRes_5_0,
      O => mM_weightUpdateMod0_Madd_newWeight_lut(2)
    );
  mM_w0Stor_1 : X_FF
    generic map(
      LOC => "SLICE_X18Y14",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => mM_newWeightTemp0(1),
      O => mM_w0Stor(1),
      RST => GND,
      SET => GND
    );
  mM_weightUpdateMod0_Madd_newWeight_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y14",
      INIT => X"F00F0F0F0FF0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mM_weightIn0(1),
      ADR3 => mM_weightUpdateMod0_multAll_Mmux_output71,
      ADR4 => mM_weightUpdateMod0_fullProd_0_0,
      ADR5 => mM_weightUpdateMod0_multAll_multRes_5_0,
      O => mM_weightUpdateMod0_Madd_newWeight_lut(1)
    );
  mM_w0Stor_0 : X_FF
    generic map(
      LOC => "SLICE_X18Y14",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => mM_newWeightTemp0(0),
      O => mM_w0Stor(0),
      RST => GND,
      SET => GND
    );
  mM_weightUpdateMod0_Madd_newWeight_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y14",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weightIn0(0),
      ADR5 => mM_weightUpdateMod0_fullProd_0_0,
      O => mM_weightUpdateMod0_Madd_newWeight_lut(0)
    );
  mM_w0Stor_7 : X_FF
    generic map(
      LOC => "SLICE_X18Y15",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => mM_newWeightTemp0(7),
      O => mM_w0Stor(7),
      RST => GND,
      SET => GND
    );
  mM_weightUpdateMod0_Madd_newWeight_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y15",
      INIT => X"AAAB5554AAA85557"
    )
    port map (
      ADR0 => N213,
      ADR1 => mM_weightUpdateMod0_multAll_multRes_9_0,
      ADR2 => mM_weightUpdateMod0_multAll_multRes_10_0,
      ADR3 => mM_weightUpdateMod0_multAll_Mmux_output51,
      ADR4 => mM_weightUpdateMod0_multAll_multRes_11_0,
      ADR5 => N212,
      O => mM_weightUpdateMod0_Madd_newWeight_lut(7)
    );
  mM_w0Stor_6 : X_FF
    generic map(
      LOC => "SLICE_X18Y15",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => mM_newWeightTemp0(6),
      O => mM_w0Stor(6),
      RST => GND,
      SET => GND
    );
  mM_weightUpdateMod0_Madd_newWeight_xor_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y15"
    )
    port map (
      CI => mM_weightUpdateMod0_Madd_newWeight_cy(3),
      CYINIT => '0',
      CO(3) => NLW_mM_weightUpdateMod0_Madd_newWeight_xor_7_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weightUpdateMod0_Madd_newWeight_xor_7_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod0_Madd_newWeight_xor_7_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod0_Madd_newWeight_xor_7_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod0_Madd_newWeight_xor_7_DI_3_UNCONNECTED,
      DI(2) => mM_weightIn0(6),
      DI(1) => mM_weightIn0(5),
      DI(0) => mM_weightIn0(4),
      O(3) => mM_newWeightTemp0(7),
      O(2) => mM_newWeightTemp0(6),
      O(1) => mM_newWeightTemp0(5),
      O(0) => mM_newWeightTemp0(4),
      S(3) => mM_weightUpdateMod0_Madd_newWeight_lut(7),
      S(2) => mM_weightUpdateMod0_Madd_newWeight_lut(6),
      S(1) => mM_weightUpdateMod0_Madd_newWeight_lut(5),
      S(0) => mM_weightUpdateMod0_Madd_newWeight_lut(4)
    );
  mM_weightUpdateMod0_Madd_newWeight_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y15",
      INIT => X"AAAB5554AAA85557"
    )
    port map (
      ADR0 => N539,
      ADR1 => mM_weightUpdateMod0_multAll_multRes_7_0,
      ADR2 => mM_weightUpdateMod0_multAll_multRes_8_0,
      ADR3 => mM_weightUpdateMod0_multAll_multRes_9_0,
      ADR4 => mM_weightUpdateMod0_multAll_multRes_10_0,
      ADR5 => N538,
      O => mM_weightUpdateMod0_Madd_newWeight_lut(6)
    );
  mM_w0Stor_5 : X_FF
    generic map(
      LOC => "SLICE_X18Y15",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => mM_newWeightTemp0(5),
      O => mM_w0Stor(5),
      RST => GND,
      SET => GND
    );
  mM_weightUpdateMod0_Madd_newWeight_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y15",
      INIT => X"AAAB5554AAA85557"
    )
    port map (
      ADR0 => N428,
      ADR1 => mM_weightUpdateMod0_multAll_multRes_6_0,
      ADR2 => mM_weightUpdateMod0_multAll_multRes_7_0,
      ADR3 => mM_weightUpdateMod0_multAll_multRes_8_0,
      ADR4 => mM_weightUpdateMod0_multAll_multRes_9_0,
      ADR5 => N427,
      O => mM_weightUpdateMod0_Madd_newWeight_lut(5)
    );
  mM_w0Stor_4 : X_FF
    generic map(
      LOC => "SLICE_X18Y15",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => mM_newWeightTemp0(4),
      O => mM_w0Stor(4),
      RST => GND,
      SET => GND
    );
  mM_weightUpdateMod0_Madd_newWeight_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y15",
      INIT => X"9995666A99996666"
    )
    port map (
      ADR0 => mM_weightIn0(4),
      ADR1 => mM_weightUpdateMod0_multAll_Mmux_output71,
      ADR2 => mM_weightUpdateMod0_multAll_multRes_6_0,
      ADR3 => mM_weightUpdateMod0_multAll_multRes_7_0,
      ADR4 => mM_weightUpdateMod0_multAll_multRes_8_0,
      ADR5 => N404,
      O => mM_weightUpdateMod0_Madd_newWeight_lut(4)
    );
  mL_w0Stor_3 : X_FF
    generic map(
      LOC => "SLICE_X8Y50",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => mL_newWeightTemp0(3),
      O => mL_w0Stor(3),
      RST => GND,
      SET => GND
    );
  mL_weightUpdateMod0_Madd_newWeight_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y50",
      INIT => X"969696969696965A"
    )
    port map (
      ADR0 => mL_weightIn0(3),
      ADR1 => mL_weightUpdateMod0_multAll_Mmux_output71,
      ADR2 => mL_weightUpdateMod0_multAll_multRes(7),
      ADR3 => mL_weightUpdateMod0_multAll_multRes(6),
      ADR4 => mL_weightUpdateMod0_multAll_multRes(5),
      ADR5 => mL_weightUpdateMod0_fullProd(0),
      O => mL_weightUpdateMod0_Madd_newWeight_lut(3)
    );
  ProtoComp64_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X8Y50"
    )
    port map (
      O => ProtoComp64_CYINITGND_0
    );
  mL_w0Stor_2 : X_FF
    generic map(
      LOC => "SLICE_X8Y50",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => mL_newWeightTemp0(2),
      O => mL_w0Stor(2),
      RST => GND,
      SET => GND
    );
  mL_weightUpdateMod0_Madd_newWeight_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y50"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp64_CYINITGND_0,
      CO(3) => mL_weightUpdateMod0_Madd_newWeight_cy(3),
      CO(2) => NLW_mL_weightUpdateMod0_Madd_newWeight_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod0_Madd_newWeight_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod0_Madd_newWeight_cy_3_CO_0_UNCONNECTED,
      DI(3) => mL_weightIn0(3),
      DI(2) => mL_weightIn0(2),
      DI(1) => mL_weightIn0(1),
      DI(0) => mL_weightIn0(0),
      O(3) => mL_newWeightTemp0(3),
      O(2) => mL_newWeightTemp0(2),
      O(1) => mL_newWeightTemp0(1),
      O(0) => mL_newWeightTemp0(0),
      S(3) => mL_weightUpdateMod0_Madd_newWeight_lut(3),
      S(2) => mL_weightUpdateMod0_Madd_newWeight_lut(2),
      S(1) => mL_weightUpdateMod0_Madd_newWeight_lut(1),
      S(0) => mL_weightUpdateMod0_Madd_newWeight_lut(0)
    );
  mL_weightUpdateMod0_Madd_newWeight_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y50",
      INIT => X"C33CC33CC33C33CC"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_weightIn0(2),
      ADR2 => mL_weightUpdateMod0_multAll_Mmux_output71,
      ADR3 => mL_weightUpdateMod0_multAll_multRes(6),
      ADR4 => mL_weightUpdateMod0_multAll_multRes(5),
      ADR5 => mL_weightUpdateMod0_fullProd(0),
      O => mL_weightUpdateMod0_Madd_newWeight_lut(2)
    );
  mL_w0Stor_1 : X_FF
    generic map(
      LOC => "SLICE_X8Y50",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => mL_newWeightTemp0(1),
      O => mL_w0Stor(1),
      RST => GND,
      SET => GND
    );
  mL_weightUpdateMod0_Madd_newWeight_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y50",
      INIT => X"F00F0FF00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mL_weightIn0(1),
      ADR3 => mL_weightUpdateMod0_multAll_Mmux_output71,
      ADR4 => mL_weightUpdateMod0_multAll_multRes(5),
      ADR5 => mL_weightUpdateMod0_fullProd(0),
      O => mL_weightUpdateMod0_Madd_newWeight_lut(1)
    );
  mL_w0Stor_0 : X_FF
    generic map(
      LOC => "SLICE_X8Y50",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => mL_newWeightTemp0(0),
      O => mL_w0Stor(0),
      RST => GND,
      SET => GND
    );
  mL_weightUpdateMod0_Madd_newWeight_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y50",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weightIn0(0),
      ADR5 => mL_weightUpdateMod0_fullProd(0),
      O => mL_weightUpdateMod0_Madd_newWeight_lut(0)
    );
  mL_w0Stor_7 : X_FF
    generic map(
      LOC => "SLICE_X8Y51",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => mL_newWeightTemp0(7),
      O => mL_w0Stor(7),
      RST => GND,
      SET => GND
    );
  mL_weightUpdateMod0_Madd_newWeight_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y51",
      INIT => X"5555AAAA5557AAA8"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_multAll_Mmux_output71,
      ADR1 => mL_weightUpdateMod0_multAll_multRes(10),
      ADR2 => mL_weightUpdateMod0_multAll_multRes(9),
      ADR3 => mL_weightUpdateMod0_multAll_multRes(8),
      ADR4 => N52_0,
      ADR5 => mL_weightUpdateMod0_multAll_Mmux_output51,
      O => mL_weightUpdateMod0_Madd_newWeight_lut(7)
    );
  mL_w0Stor_6 : X_FF
    generic map(
      LOC => "SLICE_X8Y51",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => mL_newWeightTemp0(6),
      O => mL_w0Stor(6),
      RST => GND,
      SET => GND
    );
  mL_weightUpdateMod0_Madd_newWeight_xor_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y51"
    )
    port map (
      CI => mL_weightUpdateMod0_Madd_newWeight_cy(3),
      CYINIT => '0',
      CO(3) => NLW_mL_weightUpdateMod0_Madd_newWeight_xor_7_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weightUpdateMod0_Madd_newWeight_xor_7_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod0_Madd_newWeight_xor_7_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod0_Madd_newWeight_xor_7_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod0_Madd_newWeight_xor_7_DI_3_UNCONNECTED,
      DI(2) => mL_weightIn0(6),
      DI(1) => mL_weightIn0(5),
      DI(0) => mL_weightIn0(4),
      O(3) => mL_newWeightTemp0(7),
      O(2) => mL_newWeightTemp0(6),
      O(1) => mL_newWeightTemp0(5),
      O(0) => mL_newWeightTemp0(4),
      S(3) => mL_weightUpdateMod0_Madd_newWeight_lut(7),
      S(2) => mL_weightUpdateMod0_Madd_newWeight_lut(6),
      S(1) => mL_weightUpdateMod0_Madd_newWeight_lut(5),
      S(0) => mL_weightUpdateMod0_Madd_newWeight_lut(4)
    );
  mL_weightUpdateMod0_Madd_newWeight_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y51",
      INIT => X"969696969696965A"
    )
    port map (
      ADR0 => mL_weightIn0(6),
      ADR1 => mL_weightUpdateMod0_multAll_Mmux_output71,
      ADR2 => mL_weightUpdateMod0_multAll_multRes(10),
      ADR3 => mL_weightUpdateMod0_multAll_multRes(9),
      ADR4 => mL_weightUpdateMod0_multAll_multRes(8),
      ADR5 => mL_weightUpdateMod0_multAll_Mmux_output51,
      O => mL_weightUpdateMod0_Madd_newWeight_lut(6)
    );
  mL_w0Stor_5 : X_FF
    generic map(
      LOC => "SLICE_X8Y51",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => mL_newWeightTemp0(5),
      O => mL_w0Stor(5),
      RST => GND,
      SET => GND
    );
  mL_weightUpdateMod0_Madd_newWeight_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y51",
      INIT => X"C33CC33CC33C33CC"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_weightIn0(5),
      ADR2 => mL_weightUpdateMod0_multAll_Mmux_output71,
      ADR3 => mL_weightUpdateMod0_multAll_multRes(9),
      ADR4 => mL_weightUpdateMod0_multAll_multRes(8),
      ADR5 => mL_weightUpdateMod0_multAll_Mmux_output51,
      O => mL_weightUpdateMod0_Madd_newWeight_lut(5)
    );
  mL_w0Stor_4 : X_FF
    generic map(
      LOC => "SLICE_X8Y51",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => mL_newWeightTemp0(4),
      O => mL_w0Stor(4),
      RST => GND,
      SET => GND
    );
  mL_weightUpdateMod0_Madd_newWeight_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y51",
      INIT => X"F00F0FF00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mL_weightIn0(4),
      ADR3 => mL_weightUpdateMod0_multAll_Mmux_output71,
      ADR4 => mL_weightUpdateMod0_multAll_multRes(8),
      ADR5 => mL_weightUpdateMod0_multAll_Mmux_output51,
      O => mL_weightUpdateMod0_Madd_newWeight_lut(4)
    );
  t_w0Stor_3 : X_FF
    generic map(
      LOC => "SLICE_X4Y41",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => t_newWeightTemp0(3),
      O => t_w0Stor(3),
      RST => GND,
      SET => GND
    );
  t_weightUpdateMod0_Madd_newWeight_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y41",
      INIT => X"969696969696965A"
    )
    port map (
      ADR0 => t_weightIn0(3),
      ADR1 => t_weightUpdateMod0_leftMultTemp_7_Q,
      ADR2 => t_weightUpdateMod0_multAll_multRes(7),
      ADR3 => t_weightUpdateMod0_multAll_multRes(6),
      ADR4 => t_weightUpdateMod0_multAll_multRes(5),
      ADR5 => t_weightUpdateMod0_fullProd(0),
      O => t_weightUpdateMod0_Madd_newWeight_lut(3)
    );
  ProtoComp64_CYINITGND_1 : X_ZERO
    generic map(
      LOC => "SLICE_X4Y41"
    )
    port map (
      O => t_w0Stor_3_ProtoComp64_CYINITGND_0
    );
  t_w0Stor_2 : X_FF
    generic map(
      LOC => "SLICE_X4Y41",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => t_newWeightTemp0(2),
      O => t_w0Stor(2),
      RST => GND,
      SET => GND
    );
  t_weightUpdateMod0_Madd_newWeight_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y41"
    )
    port map (
      CI => '0',
      CYINIT => t_w0Stor_3_ProtoComp64_CYINITGND_0,
      CO(3) => t_weightUpdateMod0_Madd_newWeight_cy(3),
      CO(2) => NLW_t_weightUpdateMod0_Madd_newWeight_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weightUpdateMod0_Madd_newWeight_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weightUpdateMod0_Madd_newWeight_cy_3_CO_0_UNCONNECTED,
      DI(3) => t_weightIn0(3),
      DI(2) => t_weightIn0(2),
      DI(1) => t_weightIn0(1),
      DI(0) => t_weightIn0(0),
      O(3) => t_newWeightTemp0(3),
      O(2) => t_newWeightTemp0(2),
      O(1) => t_newWeightTemp0(1),
      O(0) => t_newWeightTemp0(0),
      S(3) => t_weightUpdateMod0_Madd_newWeight_lut(3),
      S(2) => t_weightUpdateMod0_Madd_newWeight_lut(2),
      S(1) => t_weightUpdateMod0_Madd_newWeight_lut(1),
      S(0) => t_weightUpdateMod0_Madd_newWeight_lut(0)
    );
  t_weightUpdateMod0_Madd_newWeight_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y41",
      INIT => X"C33CC33CC33C33CC"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weightIn0(2),
      ADR2 => t_weightUpdateMod0_leftMultTemp_7_Q,
      ADR3 => t_weightUpdateMod0_multAll_multRes(6),
      ADR4 => t_weightUpdateMod0_multAll_multRes(5),
      ADR5 => t_weightUpdateMod0_fullProd(0),
      O => t_weightUpdateMod0_Madd_newWeight_lut(2)
    );
  t_w0Stor_1 : X_FF
    generic map(
      LOC => "SLICE_X4Y41",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => t_newWeightTemp0(1),
      O => t_w0Stor(1),
      RST => GND,
      SET => GND
    );
  t_weightUpdateMod0_Madd_newWeight_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y41",
      INIT => X"F00F0FF00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => t_weightIn0(1),
      ADR3 => t_weightUpdateMod0_leftMultTemp_7_Q,
      ADR4 => t_weightUpdateMod0_multAll_multRes(5),
      ADR5 => t_weightUpdateMod0_fullProd(0),
      O => t_weightUpdateMod0_Madd_newWeight_lut(1)
    );
  t_w0Stor_0 : X_FF
    generic map(
      LOC => "SLICE_X4Y41",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => t_newWeightTemp0(0),
      O => t_w0Stor(0),
      RST => GND,
      SET => GND
    );
  t_weightUpdateMod0_Madd_newWeight_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y41",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn0(0),
      ADR5 => t_weightUpdateMod0_fullProd(0),
      O => t_weightUpdateMod0_Madd_newWeight_lut(0)
    );
  t_w0Stor_7 : X_FF
    generic map(
      LOC => "SLICE_X4Y42",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => t_newWeightTemp0(7),
      O => t_w0Stor(7),
      RST => GND,
      SET => GND
    );
  t_weightUpdateMod0_Madd_newWeight_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y42",
      INIT => X"5555AAAA5557AAA8"
    )
    port map (
      ADR0 => t_weightUpdateMod0_leftMultTemp_7_Q,
      ADR1 => t_weightUpdateMod0_multAll_multRes(10),
      ADR2 => t_weightUpdateMod0_multAll_multRes(9),
      ADR3 => t_weightUpdateMod0_multAll_multRes(8),
      ADR4 => N655,
      ADR5 => t_weightUpdateMod0_multAll_Mmux_output51,
      O => t_weightUpdateMod0_Madd_newWeight_lut(7)
    );
  t_w0Stor_6 : X_FF
    generic map(
      LOC => "SLICE_X4Y42",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => t_newWeightTemp0(6),
      O => t_w0Stor(6),
      RST => GND,
      SET => GND
    );
  t_weightUpdateMod0_Madd_newWeight_xor_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y42"
    )
    port map (
      CI => t_weightUpdateMod0_Madd_newWeight_cy(3),
      CYINIT => '0',
      CO(3) => NLW_t_weightUpdateMod0_Madd_newWeight_xor_7_CO_3_UNCONNECTED,
      CO(2) => NLW_t_weightUpdateMod0_Madd_newWeight_xor_7_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weightUpdateMod0_Madd_newWeight_xor_7_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weightUpdateMod0_Madd_newWeight_xor_7_CO_0_UNCONNECTED,
      DI(3) => NLW_t_weightUpdateMod0_Madd_newWeight_xor_7_DI_3_UNCONNECTED,
      DI(2) => t_weightIn0(6),
      DI(1) => t_weightIn0(5),
      DI(0) => t_weightIn0(4),
      O(3) => t_newWeightTemp0(7),
      O(2) => t_newWeightTemp0(6),
      O(1) => t_newWeightTemp0(5),
      O(0) => t_newWeightTemp0(4),
      S(3) => t_weightUpdateMod0_Madd_newWeight_lut(7),
      S(2) => t_weightUpdateMod0_Madd_newWeight_lut(6),
      S(1) => t_weightUpdateMod0_Madd_newWeight_lut(5),
      S(0) => t_weightUpdateMod0_Madd_newWeight_lut(4)
    );
  t_weightUpdateMod0_Madd_newWeight_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y42",
      INIT => X"969696969696965A"
    )
    port map (
      ADR0 => t_weightIn0(6),
      ADR1 => t_weightUpdateMod0_leftMultTemp_7_Q,
      ADR2 => t_weightUpdateMod0_multAll_multRes(10),
      ADR3 => t_weightUpdateMod0_multAll_multRes(9),
      ADR4 => t_weightUpdateMod0_multAll_multRes(8),
      ADR5 => t_weightUpdateMod0_multAll_Mmux_output51,
      O => t_weightUpdateMod0_Madd_newWeight_lut(6)
    );
  t_w0Stor_5 : X_FF
    generic map(
      LOC => "SLICE_X4Y42",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => t_newWeightTemp0(5),
      O => t_w0Stor(5),
      RST => GND,
      SET => GND
    );
  t_weightUpdateMod0_Madd_newWeight_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y42",
      INIT => X"C33CC33CC33C33CC"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weightIn0(5),
      ADR2 => t_weightUpdateMod0_leftMultTemp_7_Q,
      ADR3 => t_weightUpdateMod0_multAll_multRes(9),
      ADR4 => t_weightUpdateMod0_multAll_multRes(8),
      ADR5 => t_weightUpdateMod0_multAll_Mmux_output51,
      O => t_weightUpdateMod0_Madd_newWeight_lut(5)
    );
  t_w0Stor_4 : X_FF
    generic map(
      LOC => "SLICE_X4Y42",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => t_newWeightTemp0(4),
      O => t_w0Stor(4),
      RST => GND,
      SET => GND
    );
  t_weightUpdateMod0_Madd_newWeight_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y42",
      INIT => X"F00F0FF00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => t_weightIn0(4),
      ADR3 => t_weightUpdateMod0_leftMultTemp_7_Q,
      ADR4 => t_weightUpdateMod0_multAll_multRes(8),
      ADR5 => t_weightUpdateMod0_multAll_Mmux_output51,
      O => t_weightUpdateMod0_Madd_newWeight_lut(4)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_81,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_81_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_71,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_71_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_61,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_61_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_51,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_51_0
    );
  t_weightUpdateMod0_multL_posIn1_3_187_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X14Y38",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_187_D6LUT_O_UNCONNECTED
    );
  ProtoComp66_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X14Y38"
    )
    port map (
      O => ProtoComp66_CYINITGND_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y38"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp66_CYINITGND_0,
      CO(3) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy(5),
      CO(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_DI_3_UNCONNECTED,
      DI(2) => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_2_mand1_7262,
      DI(1) => '1',
      DI(0) => '1',
      O(3) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_81,
      O(2) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_71,
      O(1) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_61,
      O(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_51,
      S(3) => '1',
      S(2) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut(4),
      S(1) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut(3),
      S(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut(2)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y38",
      INIT => X"FD5755FFFD5755FF"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multAll_posIn1(5),
      ADR1 => mR_weightUpdateMod1_multR_multRes_4_0,
      ADR2 => mR_weightUpdateMod1_multR_multRes_5_0,
      ADR3 => mR_weightUpdateMod1_multR_multRes_6_0,
      ADR4 => mR_weightUpdateMod1_multR_multRes_11_0,
      ADR5 => '1',
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut(4)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_2_mand1 : X_LUT5
    generic map(
      LOC => "SLICE_X14Y38",
      INIT => X"02A8AA00"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multAll_posIn1(5),
      ADR1 => mR_weightUpdateMod1_multR_multRes_4_0,
      ADR2 => mR_weightUpdateMod1_multR_multRes_5_0,
      ADR3 => mR_weightUpdateMod1_multR_multRes_6_0,
      ADR4 => mR_weightUpdateMod1_multR_multRes_11_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_2_mand1_7262
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y38",
      INIT => X"FD5755FFFD5755FF"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multAll_posIn1(4),
      ADR1 => mR_weightUpdateMod1_multR_multRes_4_0,
      ADR2 => mR_weightUpdateMod1_multR_multRes_5_0,
      ADR3 => mR_weightUpdateMod1_multR_multRes_6_0,
      ADR4 => mR_weightUpdateMod1_multR_multRes_11_0,
      ADR5 => '1',
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut(3)
    );
  t_weightUpdateMod0_multL_posIn1_3_189_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y38",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_189_B5LUT_O_UNCONNECTED
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y38",
      INIT => X"FD5755FFFD5755FF"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multAll_posIn1(3),
      ADR1 => mR_weightUpdateMod1_multR_multRes_4_0,
      ADR2 => mR_weightUpdateMod1_multR_multRes_5_0,
      ADR3 => mR_weightUpdateMod1_multR_multRes_6_0,
      ADR4 => mR_weightUpdateMod1_multR_multRes_11_0,
      ADR5 => '1',
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut(2)
    );
  t_weightUpdateMod0_multL_posIn1_3_190_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y38",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_190_A5LUT_O_UNCONNECTED
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_111_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_111_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_111,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_111_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_111_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_111_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_101,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_101_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_111_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_111_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_91,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_91_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y39"
    )
    port map (
      CI => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy(5),
      CYINIT => '0',
      CO(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_DI_2_UNCONNECTED,
      DI(1) => '0',
      DI(0) => '0',
      O(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_O_3_UNCONNECTED,
      O(2) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_111,
      O(1) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_101,
      O(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_91,
      S(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_S_3_UNCONNECTED,
      S(2) => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_7_not,
      S(1) => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_7_not,
      S(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_7_not
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_7_not1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y39",
      INIT => X"FFFFFFFEFFFFFFFF"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multR_multRes_7_0,
      ADR1 => mR_weightUpdateMod1_multR_multRes_8_0,
      ADR2 => mR_weightUpdateMod1_multR_multRes_10_0,
      ADR3 => mR_weightUpdateMod1_multR_multRes_9_0,
      ADR4 => N205,
      ADR5 => mR_weightUpdateMod1_multR_multRes_11_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_7_not
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_7_not1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y39",
      INIT => X"FFFFFFFEFFFFFFFF"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multR_multRes_7_0,
      ADR1 => mR_weightUpdateMod1_multR_multRes_8_0,
      ADR2 => mR_weightUpdateMod1_multR_multRes_10_0,
      ADR3 => mR_weightUpdateMod1_multR_multRes_9_0,
      ADR4 => N197,
      ADR5 => mR_weightUpdateMod1_multR_multRes_11_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_7_not
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_7_not1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y39",
      INIT => X"FFFFFFFEFFFFFFFF"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multR_multRes_7_0,
      ADR1 => mR_weightUpdateMod1_multR_multRes_8_0,
      ADR2 => mR_weightUpdateMod1_multR_multRes_10_0,
      ADR3 => mR_weightUpdateMod1_multR_multRes_9_0,
      ADR4 => N187,
      ADR5 => mR_weightUpdateMod1_multR_multRes_11_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_7_not
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_81,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_81_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_71,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_71_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_61,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_61_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_51,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_51_0
    );
  t_weightUpdateMod0_multL_posIn1_3_183_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X18Y49",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_183_D6LUT_O_UNCONNECTED
    );
  ProtoComp66_CYINITGND_1 : X_ZERO
    generic map(
      LOC => "SLICE_X18Y49"
    )
    port map (
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_ProtoComp66_CYINITGND_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y49"
    )
    port map (
      CI => '0',
      CYINIT => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_ProtoComp66_CYINITGND_0,
      CO(3) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy(5),
      CO(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_DI_3_UNCONNECTED,
      DI(2) => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_2_mand1_7320,
      DI(1) => '1',
      DI(0) => '1',
      O(3) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_81,
      O(2) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_71,
      O(1) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_61,
      O(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_51,
      S(3) => '1',
      S(2) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_lut(4),
      S(1) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_lut(3),
      S(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_lut(2)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y49",
      INIT => X"FD5755FFFD5755FF"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multAll_posIn1(5),
      ADR1 => mR_weightUpdateMod0_multR_multRes_4_0,
      ADR2 => mR_weightUpdateMod0_multR_multRes_5_0,
      ADR3 => mR_weightUpdateMod0_multR_multRes_6_0,
      ADR4 => mR_weightUpdateMod0_multR_multRes_11_0,
      ADR5 => '1',
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_lut(4)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_2_mand1 : X_LUT5
    generic map(
      LOC => "SLICE_X18Y49",
      INIT => X"02A8AA00"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multAll_posIn1(5),
      ADR1 => mR_weightUpdateMod0_multR_multRes_4_0,
      ADR2 => mR_weightUpdateMod0_multR_multRes_5_0,
      ADR3 => mR_weightUpdateMod0_multR_multRes_6_0,
      ADR4 => mR_weightUpdateMod0_multR_multRes_11_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_2_mand1_7320
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y49",
      INIT => X"FD5755FFFD5755FF"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multAll_posIn1(4),
      ADR1 => mR_weightUpdateMod0_multR_multRes_4_0,
      ADR2 => mR_weightUpdateMod0_multR_multRes_5_0,
      ADR3 => mR_weightUpdateMod0_multR_multRes_6_0,
      ADR4 => mR_weightUpdateMod0_multR_multRes_11_0,
      ADR5 => '1',
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_lut(3)
    );
  t_weightUpdateMod0_multL_posIn1_3_185_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X18Y49",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_185_B5LUT_O_UNCONNECTED
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y49",
      INIT => X"FD5755FFFD5755FF"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multAll_posIn1(3),
      ADR1 => mR_weightUpdateMod0_multR_multRes_4_0,
      ADR2 => mR_weightUpdateMod0_multR_multRes_5_0,
      ADR3 => mR_weightUpdateMod0_multR_multRes_6_0,
      ADR4 => mR_weightUpdateMod0_multR_multRes_11_0,
      ADR5 => '1',
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_lut(2)
    );
  t_weightUpdateMod0_multL_posIn1_3_186_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X18Y49",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_186_A5LUT_O_UNCONNECTED
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_111_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_111_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_111,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_111_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_111_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_111_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_101,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_101_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_111_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_111_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_91,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_91_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y50"
    )
    port map (
      CI => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy(5),
      CYINIT => '0',
      CO(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_8_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_8_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_8_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_8_DI_2_UNCONNECTED,
      DI(1) => '0',
      DI(0) => '0',
      O(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_8_O_3_UNCONNECTED,
      O(2) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_111,
      O(1) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_101,
      O(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_91,
      S(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_8_S_3_UNCONNECTED,
      S(2) => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_4_x_weightUpdateMod0_multAll_posIn2_7_not,
      S(1) => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_3_x_weightUpdateMod0_multAll_posIn2_7_not,
      S(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_7_not
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_4_x_weightUpdateMod0_multAll_posIn2_7_not1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y50",
      INIT => X"FFFFFFFEFFFFFFFF"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multR_multRes_7_0,
      ADR1 => mR_weightUpdateMod0_multR_multRes_8_0,
      ADR2 => mR_weightUpdateMod0_multR_multRes_10_0,
      ADR3 => mR_weightUpdateMod0_multR_multRes_9_0,
      ADR4 => N207,
      ADR5 => mR_weightUpdateMod0_multR_multRes_11_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_4_x_weightUpdateMod0_multAll_posIn2_7_not
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_3_x_weightUpdateMod0_multAll_posIn2_7_not1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y50",
      INIT => X"FFFFFFFEFFFFFFFF"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multR_multRes_7_0,
      ADR1 => mR_weightUpdateMod0_multR_multRes_8_0,
      ADR2 => mR_weightUpdateMod0_multR_multRes_10_0,
      ADR3 => mR_weightUpdateMod0_multR_multRes_9_0,
      ADR4 => N195,
      ADR5 => mR_weightUpdateMod0_multR_multRes_11_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_3_x_weightUpdateMod0_multAll_posIn2_7_not
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_7_not1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y50",
      INIT => X"FFFFFFFEFFFFFFFF"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multR_multRes_7_0,
      ADR1 => mR_weightUpdateMod0_multR_multRes_8_0,
      ADR2 => mR_weightUpdateMod0_multR_multRes_10_0,
      ADR3 => mR_weightUpdateMod0_multR_multRes_9_0,
      ADR4 => N185,
      ADR5 => mR_weightUpdateMod0_multR_multRes_11_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_7_not
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_81,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_81_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_71,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_71_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_61,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_61_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_51,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_51_0
    );
  t_weightUpdateMod0_multL_posIn1_3_121_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X18Y7",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_121_D6LUT_O_UNCONNECTED
    );
  ProtoComp66_CYINITGND_2 : X_ZERO
    generic map(
      LOC => "SLICE_X18Y7"
    )
    port map (
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_ProtoComp66_CYINITGND_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y7"
    )
    port map (
      CI => '0',
      CYINIT => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_ProtoComp66_CYINITGND_0,
      CO(3) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy(5),
      CO(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_DI_3_UNCONNECTED,
      DI(2) => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_2_mand1_7378,
      DI(1) => '1',
      DI(0) => '1',
      O(3) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_81,
      O(2) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_71,
      O(1) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_61,
      O(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_51,
      S(3) => '1',
      S(2) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut(4),
      S(1) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut(3),
      S(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut(2)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y7",
      INIT => X"FD5755FFFD5755FF"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multAll_posIn1(5),
      ADR1 => mM_weightUpdateMod1_multR_multRes_4_0,
      ADR2 => mM_weightUpdateMod1_multR_multRes_5_0,
      ADR3 => mM_weightUpdateMod1_multR_multRes_6_0,
      ADR4 => mM_weightUpdateMod1_multR_multRes_11_0,
      ADR5 => '1',
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut(4)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_2_mand1 : X_LUT5
    generic map(
      LOC => "SLICE_X18Y7",
      INIT => X"02A8AA00"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multAll_posIn1(5),
      ADR1 => mM_weightUpdateMod1_multR_multRes_4_0,
      ADR2 => mM_weightUpdateMod1_multR_multRes_5_0,
      ADR3 => mM_weightUpdateMod1_multR_multRes_6_0,
      ADR4 => mM_weightUpdateMod1_multR_multRes_11_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_2_mand1_7378
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y7",
      INIT => X"FD5755FFFD5755FF"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multAll_posIn1(4),
      ADR1 => mM_weightUpdateMod1_multR_multRes_4_0,
      ADR2 => mM_weightUpdateMod1_multR_multRes_5_0,
      ADR3 => mM_weightUpdateMod1_multR_multRes_6_0,
      ADR4 => mM_weightUpdateMod1_multR_multRes_11_0,
      ADR5 => '1',
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut(3)
    );
  t_weightUpdateMod0_multL_posIn1_3_123_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X18Y7",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_123_B5LUT_O_UNCONNECTED
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y7",
      INIT => X"FD5755FFFD5755FF"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multAll_posIn1(3),
      ADR1 => mM_weightUpdateMod1_multR_multRes_4_0,
      ADR2 => mM_weightUpdateMod1_multR_multRes_5_0,
      ADR3 => mM_weightUpdateMod1_multR_multRes_6_0,
      ADR4 => mM_weightUpdateMod1_multR_multRes_11_0,
      ADR5 => '1',
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut(2)
    );
  t_weightUpdateMod0_multL_posIn1_3_124_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X18Y7",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_124_A5LUT_O_UNCONNECTED
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_111_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_111_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_111,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_111_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_111_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_111_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_101,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_101_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_111_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_111_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_91,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_91_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y8"
    )
    port map (
      CI => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy(5),
      CYINIT => '0',
      CO(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_DI_2_UNCONNECTED,
      DI(1) => '0',
      DI(0) => '0',
      O(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_O_3_UNCONNECTED,
      O(2) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_111,
      O(1) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_101,
      O(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_91,
      S(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_S_3_UNCONNECTED,
      S(2) => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_7_not,
      S(1) => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_7_not,
      S(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_7_not
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_7_not1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y8",
      INIT => X"FFFFFFFEFFFFFFFF"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multR_multRes_7_0,
      ADR1 => mM_weightUpdateMod1_multR_multRes_8_0,
      ADR2 => mM_weightUpdateMod1_multR_multRes_10_0,
      ADR3 => mM_weightUpdateMod1_multR_multRes_9_0,
      ADR4 => N201,
      ADR5 => mM_weightUpdateMod1_multR_multRes_11_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_7_not
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_7_not1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y8",
      INIT => X"FFFFFFFEFFFFFFFF"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multR_multRes_7_0,
      ADR1 => mM_weightUpdateMod1_multR_multRes_8_0,
      ADR2 => mM_weightUpdateMod1_multR_multRes_10_0,
      ADR3 => mM_weightUpdateMod1_multR_multRes_9_0,
      ADR4 => N193,
      ADR5 => mM_weightUpdateMod1_multR_multRes_11_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_7_not
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_7_not1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y8",
      INIT => X"FFFFFFFEFFFFFFFF"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multR_multRes_7_0,
      ADR1 => mM_weightUpdateMod1_multR_multRes_8_0,
      ADR2 => mM_weightUpdateMod1_multR_multRes_10_0,
      ADR3 => mM_weightUpdateMod1_multR_multRes_9_0,
      ADR4 => N183,
      ADR5 => mM_weightUpdateMod1_multR_multRes_11_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_7_not
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_81,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_81_0
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_71,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_71_0
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_61,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_61_0
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_51,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_51_0
    );
  t_weightUpdateMod0_multL_posIn1_3_117_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X18Y18",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_117_D6LUT_O_UNCONNECTED
    );
  ProtoComp66_CYINITGND_3 : X_ZERO
    generic map(
      LOC => "SLICE_X18Y18"
    )
    port map (
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_ProtoComp66_CYINITGND_0
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y18"
    )
    port map (
      CI => '0',
      CYINIT => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_ProtoComp66_CYINITGND_0,
      CO(3) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy(5),
      CO(2) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy_5_DI_3_UNCONNECTED,
      DI(2) => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_2_mand1_7436,
      DI(1) => '1',
      DI(0) => '1',
      O(3) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_81,
      O(2) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_71,
      O(1) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_61,
      O(0) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_51,
      S(3) => '1',
      S(2) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_lut(4),
      S(1) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_lut(3),
      S(0) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_lut(2)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y18",
      INIT => X"FD5755FFFD5755FF"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multAll_posIn1(5),
      ADR1 => mM_weightUpdateMod0_multR_multRes_4_0,
      ADR2 => mM_weightUpdateMod0_multR_multRes_5_0,
      ADR3 => mM_weightUpdateMod0_multR_multRes_6_0,
      ADR4 => mM_weightUpdateMod0_multR_multRes_11_0,
      ADR5 => '1',
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_lut(4)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_2_mand1 : X_LUT5
    generic map(
      LOC => "SLICE_X18Y18",
      INIT => X"02A8AA00"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multAll_posIn1(5),
      ADR1 => mM_weightUpdateMod0_multR_multRes_4_0,
      ADR2 => mM_weightUpdateMod0_multR_multRes_5_0,
      ADR3 => mM_weightUpdateMod0_multR_multRes_6_0,
      ADR4 => mM_weightUpdateMod0_multR_multRes_11_0,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_2_mand1_7436
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y18",
      INIT => X"FD5755FFFD5755FF"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multAll_posIn1(4),
      ADR1 => mM_weightUpdateMod0_multR_multRes_4_0,
      ADR2 => mM_weightUpdateMod0_multR_multRes_5_0,
      ADR3 => mM_weightUpdateMod0_multR_multRes_6_0,
      ADR4 => mM_weightUpdateMod0_multR_multRes_11_0,
      ADR5 => '1',
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_lut(3)
    );
  t_weightUpdateMod0_multL_posIn1_3_119_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X18Y18",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_119_B5LUT_O_UNCONNECTED
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y18",
      INIT => X"FD5755FFFD5755FF"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multAll_posIn1(3),
      ADR1 => mM_weightUpdateMod0_multR_multRes_4_0,
      ADR2 => mM_weightUpdateMod0_multR_multRes_5_0,
      ADR3 => mM_weightUpdateMod0_multR_multRes_6_0,
      ADR4 => mM_weightUpdateMod0_multR_multRes_11_0,
      ADR5 => '1',
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_lut(2)
    );
  t_weightUpdateMod0_multL_posIn1_3_120_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X18Y18",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_120_A5LUT_O_UNCONNECTED
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_81,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_81_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_71,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_71_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_61,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_61_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_51,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_51_0
    );
  t_weightUpdateMod0_multL_posIn1_3_54_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X10Y58",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_54_D6LUT_O_UNCONNECTED
    );
  ProtoComp66_CYINITGND_4 : X_ZERO
    generic map(
      LOC => "SLICE_X10Y58"
    )
    port map (
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_ProtoComp66_CYINITGND_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X10Y58"
    )
    port map (
      CI => '0',
      CYINIT => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_ProtoComp66_CYINITGND_0,
      CO(3) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy(5),
      CO(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy_5_DI_3_UNCONNECTED,
      DI(2) => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_2_mand1_7467,
      DI(1) => '1',
      DI(0) => '1',
      O(3) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_81,
      O(2) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_71,
      O(1) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_61,
      O(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_51,
      S(3) => '1',
      S(2) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut(4),
      S(1) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut(3),
      S(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut(2)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y58",
      INIT => X"FD5755FFFD5755FF"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multAll_posIn1(5),
      ADR1 => mL_weightUpdateMod1_multR_multRes_4_0,
      ADR2 => mL_weightUpdateMod1_multR_multRes_5_0,
      ADR3 => mL_weightUpdateMod1_multR_multRes_6_0,
      ADR4 => mL_weightUpdateMod1_multR_multRes_11_0,
      ADR5 => '1',
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut(4)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_2_mand1 : X_LUT5
    generic map(
      LOC => "SLICE_X10Y58",
      INIT => X"02A8AA00"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multAll_posIn1(5),
      ADR1 => mL_weightUpdateMod1_multR_multRes_4_0,
      ADR2 => mL_weightUpdateMod1_multR_multRes_5_0,
      ADR3 => mL_weightUpdateMod1_multR_multRes_6_0,
      ADR4 => mL_weightUpdateMod1_multR_multRes_11_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_2_mand1_7467
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y58",
      INIT => X"FD5755FFFD5755FF"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multAll_posIn1(4),
      ADR1 => mL_weightUpdateMod1_multR_multRes_4_0,
      ADR2 => mL_weightUpdateMod1_multR_multRes_5_0,
      ADR3 => mL_weightUpdateMod1_multR_multRes_6_0,
      ADR4 => mL_weightUpdateMod1_multR_multRes_11_0,
      ADR5 => '1',
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut(3)
    );
  t_weightUpdateMod0_multL_posIn1_3_56_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y58",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_56_B5LUT_O_UNCONNECTED
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y58",
      INIT => X"FD5755FFFD5755FF"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multAll_posIn1(3),
      ADR1 => mL_weightUpdateMod1_multR_multRes_4_0,
      ADR2 => mL_weightUpdateMod1_multR_multRes_5_0,
      ADR3 => mL_weightUpdateMod1_multR_multRes_6_0,
      ADR4 => mL_weightUpdateMod1_multR_multRes_11_0,
      ADR5 => '1',
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_lut(2)
    );
  t_weightUpdateMod0_multL_posIn1_3_57_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y58",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_t_weightUpdateMod0_multL_posIn1_3_57_A5LUT_O_UNCONNECTED
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_111_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_111_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_111,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_111_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_111_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_111_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_101,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_101_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_111_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_111_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_91,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_91_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X10Y59"
    )
    port map (
      CI => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_cy(5),
      CYINIT => '0',
      CO(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_DI_2_UNCONNECTED,
      DI(1) => '0',
      DI(0) => '0',
      O(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_O_3_UNCONNECTED,
      O(2) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_111,
      O(1) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_101,
      O(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_91,
      S(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd1_xor_8_S_3_UNCONNECTED,
      S(2) => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_7_not,
      S(1) => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_7_not,
      S(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_7_not
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_7_not1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y59",
      INIT => X"FFFFFFFEFFFFFFFF"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multR_multRes_7_0,
      ADR1 => mL_weightUpdateMod1_multR_multRes_8_0,
      ADR2 => mL_weightUpdateMod1_multR_multRes_10_0,
      ADR3 => mL_weightUpdateMod1_multR_multRes_9_0,
      ADR4 => N199,
      ADR5 => mL_weightUpdateMod1_multR_multRes_11_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_7_not
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_7_not1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y59",
      INIT => X"FFFFFFFEFFFFFFFF"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multR_multRes_7_0,
      ADR1 => mL_weightUpdateMod1_multR_multRes_8_0,
      ADR2 => mL_weightUpdateMod1_multR_multRes_10_0,
      ADR3 => mL_weightUpdateMod1_multR_multRes_9_0,
      ADR4 => N189,
      ADR5 => mL_weightUpdateMod1_multR_multRes_11_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_7_not
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_7_not1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y59",
      INIT => X"FFFFFFFEFFFFFFFF"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multR_multRes_7_0,
      ADR1 => mL_weightUpdateMod1_multR_multRes_8_0,
      ADR2 => mL_weightUpdateMod1_multR_multRes_10_0,
      ADR3 => mL_weightUpdateMod1_multR_multRes_9_0,
      ADR4 => N179,
      ADR5 => mL_weightUpdateMod1_multR_multRes_11_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_7_not
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_95,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_95_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_85,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_85_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_75,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_75_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_65,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_65_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y38",
      INIT => X"0000FFF0FFFF000F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR3 => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_1_x_weightUpdateMod1_multAll_posIn2_2_mand,
      ADR4 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_3_12,
      ADR5 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_91_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(6)
    );
  ProtoComp69_CYINITVCC : X_ONE
    generic map(
      LOC => "SLICE_X18Y38"
    )
    port map (
      O => ProtoComp69_CYINITVCC_1_7523
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y38"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp69_CYINITVCC_1_7523,
      CO(3) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy(6),
      CO(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_CO_0_UNCONNECTED,
      DI(3) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_91_0,
      DI(2) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_81_0,
      DI(1) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_71_0,
      DI(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_61_0,
      O(3) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_95,
      O(2) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_85,
      O(1) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_75,
      O(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_65,
      S(3) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(6),
      S(2) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(5),
      S(1) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(4),
      S(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(3)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y38",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_8,
      ADR5 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_81_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(5)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y38",
      INIT => X"0000FFF0FFFF000F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR3 => mR_weightUpdateMod1_multR_multRes_4_0,
      ADR4 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_3_12,
      ADR5 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_71_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(4)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y38",
      INIT => X"3FC00000C03FFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weightUpdateMod1_multL_multRes_11_0,
      ADR2 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12,
      ADR3 => mR_weightUpdateMod1_multL_multRes_9_0,
      ADR4 => mR_weightUpdateMod1_multAll_posIn2_1_Q,
      ADR5 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_61_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(3)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_95,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_95_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_85,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_85_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_75,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_75_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_65,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_65_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y49",
      INIT => X"0000FFF0FFFF000F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR3 => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_1_x_weightUpdateMod0_multAll_posIn2_2_mand,
      ADR4 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_xor_3_12,
      ADR5 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_91_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(6)
    );
  ProtoComp69_CYINITVCC_1 : X_ONE
    generic map(
      LOC => "SLICE_X20Y49"
    )
    port map (
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_ProtoComp69_CYINITVCC_1
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y49"
    )
    port map (
      CI => '0',
      CYINIT => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_ProtoComp69_CYINITVCC_1,
      CO(3) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy(6),
      CO(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_CO_0_UNCONNECTED,
      DI(3) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_91_0,
      DI(2) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_81_0,
      DI(1) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_71_0,
      DI(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_61_0,
      O(3) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_95,
      O(2) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_85,
      O(1) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_75,
      O(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_65,
      S(3) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(6),
      S(2) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(5),
      S(1) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(4),
      S(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(3)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y49",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_8,
      ADR5 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_81_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(5)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y49",
      INIT => X"0000FFF0FFFF000F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR3 => mR_weightUpdateMod0_multR_multRes_4_0,
      ADR4 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_xor_3_12,
      ADR5 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_71_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(4)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y49",
      INIT => X"3FC00000C03FFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weightUpdateMod0_multL_multRes_11_0,
      ADR2 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd2_xor_8_12,
      ADR3 => mR_weightUpdateMod0_multL_multRes_9_0,
      ADR4 => mR_weightUpdateMod0_multAll_posIn2_1_Q,
      ADR5 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_61_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(3)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_115_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_115_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_115,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_115_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_115_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_115_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_105,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_105_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y50"
    )
    port map (
      CI => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy(6),
      CYINIT => '0',
      CO(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_DI_2_UNCONNECTED,
      DI(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_DI_1_UNCONNECTED,
      DI(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_101_0,
      O(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_O_3_UNCONNECTED,
      O(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_O_2_UNCONNECTED,
      O(1) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_115,
      O(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_105,
      S(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_S_3_UNCONNECTED,
      S(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_S_2_UNCONNECTED,
      S(1) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(8),
      S(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(7)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y50",
      INIT => X"00FF00F0FF00FF0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR3 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_xor_3_12,
      ADR4 => mR_weightUpdateMod0_multAll_posIn2_4_Q,
      ADR5 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_111_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(8)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y50",
      INIT => X"00FF00F0FF00FF0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR3 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_xor_3_12,
      ADR4 => mR_weightUpdateMod0_multAll_posIn2_3_Q,
      ADR5 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_101_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(7)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_95,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_95_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_85,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_85_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_75,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_75_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_65,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_65_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y5",
      INIT => X"0000FFF0FFFF000F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR3 => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_1_x_weightUpdateMod1_multAll_posIn2_2_mand,
      ADR4 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_3_12,
      ADR5 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_91_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(6)
    );
  ProtoComp69_CYINITVCC_2 : X_ONE
    generic map(
      LOC => "SLICE_X18Y5"
    )
    port map (
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_ProtoComp69_CYINITVCC_1
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y5"
    )
    port map (
      CI => '0',
      CYINIT => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_ProtoComp69_CYINITVCC_1,
      CO(3) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy(6),
      CO(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_CO_0_UNCONNECTED,
      DI(3) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_91_0,
      DI(2) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_81_0,
      DI(1) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_71_0,
      DI(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_61_0,
      O(3) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_95,
      O(2) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_85,
      O(1) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_75,
      O(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_65,
      S(3) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(6),
      S(2) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(5),
      S(1) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(4),
      S(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(3)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y5",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_8,
      ADR5 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_81_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(5)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y5",
      INIT => X"0000FFF0FFFF000F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR3 => mM_weightUpdateMod1_multR_multRes_4_0,
      ADR4 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_3_12,
      ADR5 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_71_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(4)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y5",
      INIT => X"3FC00000C03FFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightUpdateMod1_multL_multRes_11_0,
      ADR2 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12,
      ADR3 => mM_weightUpdateMod1_multL_multRes_9_0,
      ADR4 => mM_weightUpdateMod1_multAll_posIn2_1_Q,
      ADR5 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_61_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(3)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_115_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_115_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_115,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_115_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_115_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_115_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_105,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_105_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y6"
    )
    port map (
      CI => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy(6),
      CYINIT => '0',
      CO(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_DI_2_UNCONNECTED,
      DI(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_DI_1_UNCONNECTED,
      DI(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_101_0,
      O(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_O_3_UNCONNECTED,
      O(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_O_2_UNCONNECTED,
      O(1) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_115,
      O(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_105,
      S(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_S_3_UNCONNECTED,
      S(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_S_2_UNCONNECTED,
      S(1) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(8),
      S(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(7)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y6",
      INIT => X"00FF00F0FF00FF0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR3 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_3_12,
      ADR4 => mM_weightUpdateMod1_multAll_posIn2_4_Q,
      ADR5 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_111_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(8)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y6",
      INIT => X"00FF00F0FF00FF0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR3 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_3_12,
      ADR4 => mM_weightUpdateMod1_multAll_posIn2_3_Q,
      ADR5 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_101_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(7)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_95,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_95_0
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_85,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_85_0
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_75,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_75_0
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_65,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_65_0
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y18",
      INIT => X"0000FFF0FFFF000F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR3 => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_1_x_weightUpdateMod0_multAll_posIn2_2_mand,
      ADR4 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_xor_3_12,
      ADR5 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_91_0,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(6)
    );
  ProtoComp69_CYINITVCC_3 : X_ONE
    generic map(
      LOC => "SLICE_X20Y18"
    )
    port map (
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_ProtoComp69_CYINITVCC_1
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y18"
    )
    port map (
      CI => '0',
      CYINIT => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_ProtoComp69_CYINITVCC_1,
      CO(3) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy(6),
      CO(2) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy_6_CO_0_UNCONNECTED,
      DI(3) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_91_0,
      DI(2) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_81_0,
      DI(1) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_71_0,
      DI(0) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_61_0,
      O(3) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_95,
      O(2) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_85,
      O(1) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_75,
      O(0) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_65,
      S(3) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(6),
      S(2) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(5),
      S(1) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(4),
      S(0) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(3)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y18",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_8,
      ADR5 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_81_0,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(5)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y18",
      INIT => X"0000FFF0FFFF000F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR3 => mM_weightUpdateMod0_multR_multRes_4_0,
      ADR4 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_xor_3_12,
      ADR5 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_71_0,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(4)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y18",
      INIT => X"3FC00000C03FFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightUpdateMod0_multL_multRes_11_0,
      ADR2 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd2_xor_8_12,
      ADR3 => mM_weightUpdateMod0_multL_multRes_9_0,
      ADR4 => mM_weightUpdateMod0_multAll_posIn2_1_Q,
      ADR5 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_61_0,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(3)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_115_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_115_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_115,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_115_0
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_115_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_115_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_105,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_105_0
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y19"
    )
    port map (
      CI => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_cy(6),
      CYINIT => '0',
      CO(3) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_DI_2_UNCONNECTED,
      DI(1) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_DI_1_UNCONNECTED,
      DI(0) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_101_0,
      O(3) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_O_3_UNCONNECTED,
      O(2) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_O_2_UNCONNECTED,
      O(1) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_115,
      O(0) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_105,
      S(3) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_S_3_UNCONNECTED,
      S(2) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_xor_8_S_2_UNCONNECTED,
      S(1) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(8),
      S(0) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(7)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y19",
      INIT => X"00FF00F0FF00FF0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR3 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_xor_3_12,
      ADR4 => mM_weightUpdateMod0_multAll_posIn2_4_Q,
      ADR5 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_111_0,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(8)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y19",
      INIT => X"00FF00F0FF00FF0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR3 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_xor_3_12,
      ADR4 => mM_weightUpdateMod0_multAll_posIn2_3_Q,
      ADR5 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_101_0,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd5_lut(7)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_95,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_95_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_85,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_85_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_75,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_75_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_65,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_65_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y59",
      INIT => X"0000FFF0FFFF000F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR3 => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_1_x_weightUpdateMod1_multAll_posIn2_2_mand,
      ADR4 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_3_12,
      ADR5 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_91_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(6)
    );
  ProtoComp69_CYINITVCC_4 : X_ONE
    generic map(
      LOC => "SLICE_X12Y59"
    )
    port map (
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_ProtoComp69_CYINITVCC_1
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X12Y59"
    )
    port map (
      CI => '0',
      CYINIT => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_ProtoComp69_CYINITVCC_1,
      CO(3) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy(6),
      CO(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy_6_CO_0_UNCONNECTED,
      DI(3) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_91_0,
      DI(2) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_81_0,
      DI(1) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_71_0,
      DI(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_61_0,
      O(3) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_95,
      O(2) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_85,
      O(1) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_75,
      O(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_65,
      S(3) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(6),
      S(2) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(5),
      S(1) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(4),
      S(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(3)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y59",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_8,
      ADR5 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_81_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(5)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y59",
      INIT => X"0000FFF0FFFF000F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR3 => mL_weightUpdateMod1_multR_multRes_4_0,
      ADR4 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_3_12,
      ADR5 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_71_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(4)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y59",
      INIT => X"3FC00000C03FFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_weightUpdateMod1_multL_multRes_11_0,
      ADR2 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12,
      ADR3 => mL_weightUpdateMod1_multL_multRes_9_0,
      ADR4 => mL_weightUpdateMod1_multAll_posIn2_1_Q,
      ADR5 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_61_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(3)
    );
  t_w2Stor_3 : X_FF
    generic map(
      LOC => "SLICE_X8Y9",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => t_newWeightTemp2(3),
      O => t_w2Stor(3),
      RST => GND,
      SET => GND
    );
  t_weightUpdateMod2_Madd_newWeight_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y9",
      INIT => X"969696969696965A"
    )
    port map (
      ADR0 => t_weightIn2(3),
      ADR1 => t_weightUpdateMod2_leftMultTemp_7_Q,
      ADR2 => t_weightUpdateMod2_multAll_multRes(7),
      ADR3 => t_weightUpdateMod2_multAll_multRes(6),
      ADR4 => t_weightUpdateMod2_multAll_multRes(5),
      ADR5 => t_weightUpdateMod2_fullProd(0),
      O => t_weightUpdateMod2_Madd_newWeight_lut(3)
    );
  ProtoComp64_CYINITGND_2 : X_ZERO
    generic map(
      LOC => "SLICE_X8Y9"
    )
    port map (
      O => t_w2Stor_3_ProtoComp64_CYINITGND_0
    );
  t_w2Stor_2 : X_FF
    generic map(
      LOC => "SLICE_X8Y9",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => t_newWeightTemp2(2),
      O => t_w2Stor(2),
      RST => GND,
      SET => GND
    );
  t_weightUpdateMod2_Madd_newWeight_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y9"
    )
    port map (
      CI => '0',
      CYINIT => t_w2Stor_3_ProtoComp64_CYINITGND_0,
      CO(3) => t_weightUpdateMod2_Madd_newWeight_cy(3),
      CO(2) => NLW_t_weightUpdateMod2_Madd_newWeight_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weightUpdateMod2_Madd_newWeight_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weightUpdateMod2_Madd_newWeight_cy_3_CO_0_UNCONNECTED,
      DI(3) => t_weightIn2(3),
      DI(2) => t_weightIn2(2),
      DI(1) => t_weightIn2(1),
      DI(0) => t_weightIn2(0),
      O(3) => t_newWeightTemp2(3),
      O(2) => t_newWeightTemp2(2),
      O(1) => t_newWeightTemp2(1),
      O(0) => t_newWeightTemp2(0),
      S(3) => t_weightUpdateMod2_Madd_newWeight_lut(3),
      S(2) => t_weightUpdateMod2_Madd_newWeight_lut(2),
      S(1) => t_weightUpdateMod2_Madd_newWeight_lut(1),
      S(0) => t_weightUpdateMod2_Madd_newWeight_lut(0)
    );
  t_weightUpdateMod2_Madd_newWeight_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y9",
      INIT => X"C33CC33CC33C33CC"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weightIn2(2),
      ADR2 => t_weightUpdateMod2_leftMultTemp_7_Q,
      ADR3 => t_weightUpdateMod2_multAll_multRes(6),
      ADR4 => t_weightUpdateMod2_multAll_multRes(5),
      ADR5 => t_weightUpdateMod2_fullProd(0),
      O => t_weightUpdateMod2_Madd_newWeight_lut(2)
    );
  t_w2Stor_1 : X_FF
    generic map(
      LOC => "SLICE_X8Y9",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => t_newWeightTemp2(1),
      O => t_w2Stor(1),
      RST => GND,
      SET => GND
    );
  t_weightUpdateMod2_Madd_newWeight_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y9",
      INIT => X"F00F0FF00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => t_weightIn2(1),
      ADR3 => t_weightUpdateMod2_leftMultTemp_7_Q,
      ADR4 => t_weightUpdateMod2_multAll_multRes(5),
      ADR5 => t_weightUpdateMod2_fullProd(0),
      O => t_weightUpdateMod2_Madd_newWeight_lut(1)
    );
  t_w2Stor_0 : X_FF
    generic map(
      LOC => "SLICE_X8Y9",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => t_newWeightTemp2(0),
      O => t_w2Stor(0),
      RST => GND,
      SET => GND
    );
  t_weightUpdateMod2_Madd_newWeight_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y9",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn2(0),
      ADR5 => t_weightUpdateMod2_fullProd(0),
      O => t_weightUpdateMod2_Madd_newWeight_lut(0)
    );
  t_w2Stor_7 : X_FF
    generic map(
      LOC => "SLICE_X8Y10",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => t_newWeightTemp2(7),
      O => t_w2Stor(7),
      RST => GND,
      SET => GND
    );
  t_weightUpdateMod2_Madd_newWeight_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y10",
      INIT => X"5555AAAA5557AAA8"
    )
    port map (
      ADR0 => t_weightUpdateMod2_leftMultTemp_7_Q,
      ADR1 => t_weightUpdateMod2_multAll_multRes(10),
      ADR2 => t_weightUpdateMod2_multAll_multRes(9),
      ADR3 => t_weightUpdateMod2_multAll_multRes(8),
      ADR4 => N651,
      ADR5 => t_weightUpdateMod2_multAll_Mmux_output51,
      O => t_weightUpdateMod2_Madd_newWeight_lut(7)
    );
  t_w2Stor_6 : X_FF
    generic map(
      LOC => "SLICE_X8Y10",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => t_newWeightTemp2(6),
      O => t_w2Stor(6),
      RST => GND,
      SET => GND
    );
  t_weightUpdateMod2_Madd_newWeight_xor_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y10"
    )
    port map (
      CI => t_weightUpdateMod2_Madd_newWeight_cy(3),
      CYINIT => '0',
      CO(3) => NLW_t_weightUpdateMod2_Madd_newWeight_xor_7_CO_3_UNCONNECTED,
      CO(2) => NLW_t_weightUpdateMod2_Madd_newWeight_xor_7_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weightUpdateMod2_Madd_newWeight_xor_7_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weightUpdateMod2_Madd_newWeight_xor_7_CO_0_UNCONNECTED,
      DI(3) => NLW_t_weightUpdateMod2_Madd_newWeight_xor_7_DI_3_UNCONNECTED,
      DI(2) => t_weightIn2(6),
      DI(1) => t_weightIn2(5),
      DI(0) => t_weightIn2(4),
      O(3) => t_newWeightTemp2(7),
      O(2) => t_newWeightTemp2(6),
      O(1) => t_newWeightTemp2(5),
      O(0) => t_newWeightTemp2(4),
      S(3) => t_weightUpdateMod2_Madd_newWeight_lut(7),
      S(2) => t_weightUpdateMod2_Madd_newWeight_lut(6),
      S(1) => t_weightUpdateMod2_Madd_newWeight_lut(5),
      S(0) => t_weightUpdateMod2_Madd_newWeight_lut(4)
    );
  t_weightUpdateMod2_Madd_newWeight_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y10",
      INIT => X"969696969696965A"
    )
    port map (
      ADR0 => t_weightIn2(6),
      ADR1 => t_weightUpdateMod2_leftMultTemp_7_Q,
      ADR2 => t_weightUpdateMod2_multAll_multRes(10),
      ADR3 => t_weightUpdateMod2_multAll_multRes(9),
      ADR4 => t_weightUpdateMod2_multAll_multRes(8),
      ADR5 => t_weightUpdateMod2_multAll_Mmux_output51,
      O => t_weightUpdateMod2_Madd_newWeight_lut(6)
    );
  t_w2Stor_5 : X_FF
    generic map(
      LOC => "SLICE_X8Y10",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => t_newWeightTemp2(5),
      O => t_w2Stor(5),
      RST => GND,
      SET => GND
    );
  t_weightUpdateMod2_Madd_newWeight_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y10",
      INIT => X"C33CC33CC33C33CC"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weightIn2(5),
      ADR2 => t_weightUpdateMod2_leftMultTemp_7_Q,
      ADR3 => t_weightUpdateMod2_multAll_multRes(9),
      ADR4 => t_weightUpdateMod2_multAll_multRes(8),
      ADR5 => t_weightUpdateMod2_multAll_Mmux_output51,
      O => t_weightUpdateMod2_Madd_newWeight_lut(5)
    );
  t_w2Stor_4 : X_FF
    generic map(
      LOC => "SLICE_X8Y10",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => t_newWeightTemp2(4),
      O => t_w2Stor(4),
      RST => GND,
      SET => GND
    );
  t_weightUpdateMod2_Madd_newWeight_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y10",
      INIT => X"F00F0FF00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => t_weightIn2(4),
      ADR3 => t_weightUpdateMod2_leftMultTemp_7_Q,
      ADR4 => t_weightUpdateMod2_multAll_multRes(8),
      ADR5 => t_weightUpdateMod2_multAll_Mmux_output51,
      O => t_weightUpdateMod2_Madd_newWeight_lut(4)
    );
  t_ADDERTREE_INTERNAL_Madd_cy_3_t_ADDERTREE_INTERNAL_Madd_cy_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd_3,
      O => t_ADDERTREE_INTERNAL_Madd_3_0
    );
  t_ADDERTREE_INTERNAL_Madd_cy_3_t_ADDERTREE_INTERNAL_Madd_cy_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd_2,
      O => t_ADDERTREE_INTERNAL_Madd_2_0
    );
  t_ADDERTREE_INTERNAL_Madd_cy_3_t_ADDERTREE_INTERNAL_Madd_cy_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd_1,
      O => t_ADDERTREE_INTERNAL_Madd_1_0
    );
  t_ADDERTREE_INTERNAL_Madd_cy_3_t_ADDERTREE_INTERNAL_Madd_cy_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd_0,
      O => t_ADDERTREE_INTERNAL_Madd_0_0
    );
  t_ADDERTREE_INTERNAL_Madd_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y24",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightOut1_3_Q,
      ADR5 => t_weightOut0(3),
      O => t_ADDERTREE_INTERNAL_Madd_lut(3)
    );
  ProtoComp71_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X2Y24"
    )
    port map (
      O => ProtoComp71_CYINITGND_0
    );
  t_ADDERTREE_INTERNAL_Madd_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y24"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp71_CYINITGND_0,
      CO(3) => t_ADDERTREE_INTERNAL_Madd_cy(3),
      CO(2) => NLW_t_ADDERTREE_INTERNAL_Madd_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_t_ADDERTREE_INTERNAL_Madd_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_t_ADDERTREE_INTERNAL_Madd_cy_3_CO_0_UNCONNECTED,
      DI(3) => t_weightOut0(3),
      DI(2) => t_weightOut0(2),
      DI(1) => t_weightOut0(1),
      DI(0) => t_weightOut0(0),
      O(3) => t_ADDERTREE_INTERNAL_Madd_3,
      O(2) => t_ADDERTREE_INTERNAL_Madd_2,
      O(1) => t_ADDERTREE_INTERNAL_Madd_1,
      O(0) => t_ADDERTREE_INTERNAL_Madd_0,
      S(3) => t_ADDERTREE_INTERNAL_Madd_lut(3),
      S(2) => t_ADDERTREE_INTERNAL_Madd_lut(2),
      S(1) => t_ADDERTREE_INTERNAL_Madd_lut(1),
      S(0) => t_ADDERTREE_INTERNAL_Madd_lut(0)
    );
  t_ADDERTREE_INTERNAL_Madd_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y24",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightOut1_2_Q,
      ADR5 => t_weightOut0(2),
      O => t_ADDERTREE_INTERNAL_Madd_lut(2)
    );
  t_ADDERTREE_INTERNAL_Madd_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y24",
      INIT => X"2155ED55DEAA12AA"
    )
    port map (
      ADR0 => t_weight1_ADDERTREE_INTERNAL_Madd_13_0,
      ADR1 => t_weight1_PWR_19_o_activationVal_4_equal_10_o,
      ADR2 => t_weight1_ADDERTREE_INTERNAL_Madd_03_0,
      ADR3 => t_weightIn1(7),
      ADR4 => t_weightIn1(1),
      ADR5 => t_weightOut0(1),
      O => t_ADDERTREE_INTERNAL_Madd_lut(1)
    );
  t_ADDERTREE_INTERNAL_Madd_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y24",
      INIT => X"0333F333FCCC0CCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weight1_ADDERTREE_INTERNAL_Madd_03_0,
      ADR2 => t_weight1_PWR_19_o_activationVal_4_equal_10_o,
      ADR3 => t_weightIn1(7),
      ADR4 => t_weightIn1(0),
      ADR5 => t_weightOut0(0),
      O => t_ADDERTREE_INTERNAL_Madd_lut(0)
    );
  t_ADDERTREE_INTERNAL_Madd_7_t_ADDERTREE_INTERNAL_Madd_7_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd_7,
      O => t_ADDERTREE_INTERNAL_Madd_7_0
    );
  t_ADDERTREE_INTERNAL_Madd_7_t_ADDERTREE_INTERNAL_Madd_7_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd_6,
      O => t_ADDERTREE_INTERNAL_Madd_6_0
    );
  t_ADDERTREE_INTERNAL_Madd_7_t_ADDERTREE_INTERNAL_Madd_7_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd_5,
      O => t_ADDERTREE_INTERNAL_Madd_5_0
    );
  t_ADDERTREE_INTERNAL_Madd_7_t_ADDERTREE_INTERNAL_Madd_7_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd_4,
      O => t_ADDERTREE_INTERNAL_Madd_4_0
    );
  t_ADDERTREE_INTERNAL_Madd_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y25",
      INIT => X"DADADAF825252507"
    )
    port map (
      ADR0 => t_weightIn1(7),
      ADR1 => t_weight1_PWR_19_o_activationVal_4_equal_10_o,
      ADR2 => t_weight1_ADDERTREE_INTERNAL_Madd_73_0,
      ADR3 => t_weight1_ADDERTREE_INTERNAL_Madd_63_0,
      ADR4 => t_weight1_Mmux_output71,
      ADR5 => N50,
      O => t_ADDERTREE_INTERNAL_Madd_lut(7)
    );
  t_ADDERTREE_INTERNAL_Madd_xor_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y25"
    )
    port map (
      CI => t_ADDERTREE_INTERNAL_Madd_cy(3),
      CYINIT => '0',
      CO(3) => NLW_t_ADDERTREE_INTERNAL_Madd_xor_7_CO_3_UNCONNECTED,
      CO(2) => NLW_t_ADDERTREE_INTERNAL_Madd_xor_7_CO_2_UNCONNECTED,
      CO(1) => NLW_t_ADDERTREE_INTERNAL_Madd_xor_7_CO_1_UNCONNECTED,
      CO(0) => NLW_t_ADDERTREE_INTERNAL_Madd_xor_7_CO_0_UNCONNECTED,
      DI(3) => NLW_t_ADDERTREE_INTERNAL_Madd_xor_7_DI_3_UNCONNECTED,
      DI(2) => t_weightOut0(6),
      DI(1) => t_weightOut0(5),
      DI(0) => t_weightOut0(4),
      O(3) => t_ADDERTREE_INTERNAL_Madd_7,
      O(2) => t_ADDERTREE_INTERNAL_Madd_6,
      O(1) => t_ADDERTREE_INTERNAL_Madd_5,
      O(0) => t_ADDERTREE_INTERNAL_Madd_4,
      S(3) => t_ADDERTREE_INTERNAL_Madd_lut(7),
      S(2) => t_ADDERTREE_INTERNAL_Madd_lut(6),
      S(1) => t_ADDERTREE_INTERNAL_Madd_lut(5),
      S(0) => t_ADDERTREE_INTERNAL_Madd_lut(4)
    );
  t_ADDERTREE_INTERNAL_Madd_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y25",
      INIT => X"2155ED55DEAA12AA"
    )
    port map (
      ADR0 => t_weight1_ADDERTREE_INTERNAL_Madd_63_0,
      ADR1 => t_weight1_PWR_19_o_activationVal_4_equal_10_o,
      ADR2 => t_weight1_Mmux_output71,
      ADR3 => t_weightIn1(7),
      ADR4 => t_weightIn1(6),
      ADR5 => t_weightOut0(6),
      O => t_ADDERTREE_INTERNAL_Madd_lut(6)
    );
  t_ADDERTREE_INTERNAL_Madd_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y25",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightOut0(5),
      ADR5 => t_weightOut1_5_Q,
      O => t_ADDERTREE_INTERNAL_Madd_lut(5)
    );
  t_ADDERTREE_INTERNAL_Madd_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y25",
      INIT => X"4C73407FB38CBF80"
    )
    port map (
      ADR0 => t_weightIn1(4),
      ADR1 => t_weightIn1(7),
      ADR2 => t_weight1_PWR_19_o_activationVal_4_equal_10_o,
      ADR3 => t_weight1_ADDERTREE_INTERNAL_Madd_43_0,
      ADR4 => t_weight1_Mmux_output51,
      ADR5 => t_weightOut0(4),
      O => t_ADDERTREE_INTERNAL_Madd_lut(4)
    );
  t_ADDERTREE_INTERNAL_Madd3_cy_4_t_ADDERTREE_INTERNAL_Madd3_cy_4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd_43,
      O => t_ADDERTREE_INTERNAL_Madd_43_0
    );
  t_ADDERTREE_INTERNAL_Madd3_cy_4_t_ADDERTREE_INTERNAL_Madd3_cy_4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd_33,
      O => t_ADDERTREE_INTERNAL_Madd_33_0
    );
  t_ADDERTREE_INTERNAL_Madd3_cy_4_t_ADDERTREE_INTERNAL_Madd3_cy_4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd_23,
      O => t_ADDERTREE_INTERNAL_Madd_23_0
    );
  t_ADDERTREE_INTERNAL_Madd3_cy_4_t_ADDERTREE_INTERNAL_Madd3_cy_4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd_13,
      O => t_ADDERTREE_INTERNAL_Madd_13_0
    );
  t_ADDERTREE_INTERNAL_Madd3_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y12",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weight4_ADDERTREE_INTERNAL_Madd_43_0,
      ADR5 => t_weight5_ADDERTREE_INTERNAL_Madd_43_0,
      O => t_ADDERTREE_INTERNAL_Madd3_lut(4)
    );
  ProtoComp44_CYINITGND_6 : X_ZERO
    generic map(
      LOC => "SLICE_X4Y12"
    )
    port map (
      O => t_ADDERTREE_INTERNAL_Madd3_cy_4_ProtoComp44_CYINITGND_0
    );
  t_ADDERTREE_INTERNAL_Madd3_cy_4_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y12"
    )
    port map (
      CI => '0',
      CYINIT => t_ADDERTREE_INTERNAL_Madd3_cy_4_ProtoComp44_CYINITGND_0,
      CO(3) => t_ADDERTREE_INTERNAL_Madd3_cy(4),
      CO(2) => NLW_t_ADDERTREE_INTERNAL_Madd3_cy_4_CO_2_UNCONNECTED,
      CO(1) => NLW_t_ADDERTREE_INTERNAL_Madd3_cy_4_CO_1_UNCONNECTED,
      CO(0) => NLW_t_ADDERTREE_INTERNAL_Madd3_cy_4_CO_0_UNCONNECTED,
      DI(3) => t_weight4_ADDERTREE_INTERNAL_Madd_43_0,
      DI(2) => t_weight4_ADDERTREE_INTERNAL_Madd_33_0,
      DI(1) => t_weight4_ADDERTREE_INTERNAL_Madd_23_0,
      DI(0) => t_weight4_ADDERTREE_INTERNAL_Madd_13_0,
      O(3) => t_ADDERTREE_INTERNAL_Madd_43,
      O(2) => t_ADDERTREE_INTERNAL_Madd_33,
      O(1) => t_ADDERTREE_INTERNAL_Madd_23,
      O(0) => t_ADDERTREE_INTERNAL_Madd_13,
      S(3) => t_ADDERTREE_INTERNAL_Madd3_lut(4),
      S(2) => t_ADDERTREE_INTERNAL_Madd3_lut(3),
      S(1) => t_ADDERTREE_INTERNAL_Madd3_lut(2),
      S(0) => t_ADDERTREE_INTERNAL_Madd3_lut(1)
    );
  t_ADDERTREE_INTERNAL_Madd3_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y12",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weight4_ADDERTREE_INTERNAL_Madd_33_0,
      ADR5 => t_weight5_ADDERTREE_INTERNAL_Madd_33_0,
      O => t_ADDERTREE_INTERNAL_Madd3_lut(3)
    );
  t_ADDERTREE_INTERNAL_Madd3_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y12",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weight4_ADDERTREE_INTERNAL_Madd_23_0,
      ADR5 => t_weight5_ADDERTREE_INTERNAL_Madd_23_0,
      O => t_ADDERTREE_INTERNAL_Madd3_lut(2)
    );
  t_ADDERTREE_INTERNAL_Madd3_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y12",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weight4_ADDERTREE_INTERNAL_Madd_13_0,
      ADR5 => t_weight5_ADDERTREE_INTERNAL_Madd_13_0,
      O => t_ADDERTREE_INTERNAL_Madd3_lut(1)
    );
  t_ADDERTREE_INTERNAL_Madd_73_t_ADDERTREE_INTERNAL_Madd_73_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd_73,
      O => t_ADDERTREE_INTERNAL_Madd_73_0
    );
  t_ADDERTREE_INTERNAL_Madd_73_t_ADDERTREE_INTERNAL_Madd_73_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd_63,
      O => t_ADDERTREE_INTERNAL_Madd_63_0
    );
  t_ADDERTREE_INTERNAL_Madd_73_t_ADDERTREE_INTERNAL_Madd_73_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd_53,
      O => t_ADDERTREE_INTERNAL_Madd_53_0
    );
  t_ADDERTREE_INTERNAL_Madd3_xor_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y13"
    )
    port map (
      CI => t_ADDERTREE_INTERNAL_Madd3_cy(4),
      CYINIT => '0',
      CO(3) => NLW_t_ADDERTREE_INTERNAL_Madd3_xor_7_CO_3_UNCONNECTED,
      CO(2) => NLW_t_ADDERTREE_INTERNAL_Madd3_xor_7_CO_2_UNCONNECTED,
      CO(1) => NLW_t_ADDERTREE_INTERNAL_Madd3_xor_7_CO_1_UNCONNECTED,
      CO(0) => NLW_t_ADDERTREE_INTERNAL_Madd3_xor_7_CO_0_UNCONNECTED,
      DI(3) => NLW_t_ADDERTREE_INTERNAL_Madd3_xor_7_DI_3_UNCONNECTED,
      DI(2) => NLW_t_ADDERTREE_INTERNAL_Madd3_xor_7_DI_2_UNCONNECTED,
      DI(1) => t_weight4_ADDERTREE_INTERNAL_Madd_63_0,
      DI(0) => t_weight4_ADDERTREE_INTERNAL_Madd_53_0,
      O(3) => NLW_t_ADDERTREE_INTERNAL_Madd3_xor_7_O_3_UNCONNECTED,
      O(2) => t_ADDERTREE_INTERNAL_Madd_73,
      O(1) => t_ADDERTREE_INTERNAL_Madd_63,
      O(0) => t_ADDERTREE_INTERNAL_Madd_53,
      S(3) => NLW_t_ADDERTREE_INTERNAL_Madd3_xor_7_S_3_UNCONNECTED,
      S(2) => t_ADDERTREE_INTERNAL_Madd3_lut(7),
      S(1) => t_ADDERTREE_INTERNAL_Madd3_lut(6),
      S(0) => t_ADDERTREE_INTERNAL_Madd3_lut(5)
    );
  t_ADDERTREE_INTERNAL_Madd3_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y13",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weight4_ADDERTREE_INTERNAL_Madd_73_0,
      ADR5 => t_weight5_ADDERTREE_INTERNAL_Madd_73_0,
      O => t_ADDERTREE_INTERNAL_Madd3_lut(7)
    );
  t_ADDERTREE_INTERNAL_Madd3_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y13",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weight4_ADDERTREE_INTERNAL_Madd_63_0,
      ADR5 => t_weight5_ADDERTREE_INTERNAL_Madd_63_0,
      O => t_ADDERTREE_INTERNAL_Madd3_lut(6)
    );
  t_ADDERTREE_INTERNAL_Madd3_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y13",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weight4_ADDERTREE_INTERNAL_Madd_53_0,
      ADR5 => t_weight5_ADDERTREE_INTERNAL_Madd_53_0,
      O => t_ADDERTREE_INTERNAL_Madd3_lut(5)
    );
  t_ADDERTREE_INTERNAL_Madd6_cy_3_t_ADDERTREE_INTERNAL_Madd6_cy_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd_36,
      O => t_ADDERTREE_INTERNAL_Madd_36_0
    );
  t_ADDERTREE_INTERNAL_Madd6_cy_3_t_ADDERTREE_INTERNAL_Madd6_cy_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd_26,
      O => t_ADDERTREE_INTERNAL_Madd_26_0
    );
  t_ADDERTREE_INTERNAL_Madd6_cy_3_t_ADDERTREE_INTERNAL_Madd6_cy_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd_16,
      O => t_ADDERTREE_INTERNAL_Madd_16_0
    );
  t_ADDERTREE_INTERNAL_Madd6_cy_3_t_ADDERTREE_INTERNAL_Madd6_cy_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd_06,
      O => t_ADDERTREE_INTERNAL_Madd_06_0
    );
  t_ADDERTREE_INTERNAL_Madd6_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y19",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_ADDERTREE_INTERNAL_Madd_35_0,
      ADR5 => t_ADDERTREE_INTERNAL_Madd_32_0,
      O => t_ADDERTREE_INTERNAL_Madd6_lut(3)
    );
  ProtoComp42_CYINITGND_3 : X_ZERO
    generic map(
      LOC => "SLICE_X4Y19"
    )
    port map (
      O => t_ADDERTREE_INTERNAL_Madd6_cy_3_ProtoComp42_CYINITGND_0
    );
  t_ADDERTREE_INTERNAL_Madd6_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y19"
    )
    port map (
      CI => '0',
      CYINIT => t_ADDERTREE_INTERNAL_Madd6_cy_3_ProtoComp42_CYINITGND_0,
      CO(3) => t_ADDERTREE_INTERNAL_Madd6_cy(3),
      CO(2) => NLW_t_ADDERTREE_INTERNAL_Madd6_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_t_ADDERTREE_INTERNAL_Madd6_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_t_ADDERTREE_INTERNAL_Madd6_cy_3_CO_0_UNCONNECTED,
      DI(3) => t_ADDERTREE_INTERNAL_Madd_32_0,
      DI(2) => t_ADDERTREE_INTERNAL_Madd_22_0,
      DI(1) => t_ADDERTREE_INTERNAL_Madd_12_0,
      DI(0) => t_ADDERTREE_INTERNAL_Madd6_lut_0_0,
      O(3) => t_ADDERTREE_INTERNAL_Madd_36,
      O(2) => t_ADDERTREE_INTERNAL_Madd_26,
      O(1) => t_ADDERTREE_INTERNAL_Madd_16,
      O(0) => t_ADDERTREE_INTERNAL_Madd_06,
      S(3) => t_ADDERTREE_INTERNAL_Madd6_lut(3),
      S(2) => t_ADDERTREE_INTERNAL_Madd6_lut(2),
      S(1) => t_ADDERTREE_INTERNAL_Madd6_lut(1),
      S(0) => t_ADDERTREE_INTERNAL_Madd6_lut_0_rt_7895
    );
  t_ADDERTREE_INTERNAL_Madd6_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y19",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_ADDERTREE_INTERNAL_Madd_25_0,
      ADR5 => t_ADDERTREE_INTERNAL_Madd_22_0,
      O => t_ADDERTREE_INTERNAL_Madd6_lut(2)
    );
  t_ADDERTREE_INTERNAL_Madd6_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y19",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_ADDERTREE_INTERNAL_Madd_15_0,
      ADR5 => t_ADDERTREE_INTERNAL_Madd_12_0,
      O => t_ADDERTREE_INTERNAL_Madd6_lut(1)
    );
  t_ADDERTREE_INTERNAL_Madd6_lut_0_rt : X_LUT6
    generic map(
      LOC => "SLICE_X4Y19",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => t_ADDERTREE_INTERNAL_Madd6_lut_0_0,
      O => t_ADDERTREE_INTERNAL_Madd6_lut_0_rt_7895
    );
  t_ADDERTREE_INTERNAL_Madd_76_t_ADDERTREE_INTERNAL_Madd_76_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd_76,
      O => t_ADDERTREE_INTERNAL_Madd_76_0
    );
  t_ADDERTREE_INTERNAL_Madd_76_t_ADDERTREE_INTERNAL_Madd_76_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd_66,
      O => t_ADDERTREE_INTERNAL_Madd_66_0
    );
  t_ADDERTREE_INTERNAL_Madd_76_t_ADDERTREE_INTERNAL_Madd_76_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd_56,
      O => t_ADDERTREE_INTERNAL_Madd_56_0
    );
  t_ADDERTREE_INTERNAL_Madd_76_t_ADDERTREE_INTERNAL_Madd_76_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_ADDERTREE_INTERNAL_Madd_46,
      O => t_ADDERTREE_INTERNAL_Madd_46_0
    );
  t_ADDERTREE_INTERNAL_Madd6_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y20",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_ADDERTREE_INTERNAL_Madd_75_0,
      ADR5 => t_ADDERTREE_INTERNAL_Madd_72_0,
      O => t_ADDERTREE_INTERNAL_Madd6_lut(7)
    );
  t_ADDERTREE_INTERNAL_Madd6_xor_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y20"
    )
    port map (
      CI => t_ADDERTREE_INTERNAL_Madd6_cy(3),
      CYINIT => '0',
      CO(3) => NLW_t_ADDERTREE_INTERNAL_Madd6_xor_7_CO_3_UNCONNECTED,
      CO(2) => NLW_t_ADDERTREE_INTERNAL_Madd6_xor_7_CO_2_UNCONNECTED,
      CO(1) => NLW_t_ADDERTREE_INTERNAL_Madd6_xor_7_CO_1_UNCONNECTED,
      CO(0) => NLW_t_ADDERTREE_INTERNAL_Madd6_xor_7_CO_0_UNCONNECTED,
      DI(3) => NLW_t_ADDERTREE_INTERNAL_Madd6_xor_7_DI_3_UNCONNECTED,
      DI(2) => t_ADDERTREE_INTERNAL_Madd_62_0,
      DI(1) => t_ADDERTREE_INTERNAL_Madd_52_0,
      DI(0) => t_ADDERTREE_INTERNAL_Madd_42_0,
      O(3) => t_ADDERTREE_INTERNAL_Madd_76,
      O(2) => t_ADDERTREE_INTERNAL_Madd_66,
      O(1) => t_ADDERTREE_INTERNAL_Madd_56,
      O(0) => t_ADDERTREE_INTERNAL_Madd_46,
      S(3) => t_ADDERTREE_INTERNAL_Madd6_lut(7),
      S(2) => t_ADDERTREE_INTERNAL_Madd6_lut(6),
      S(1) => t_ADDERTREE_INTERNAL_Madd6_lut(5),
      S(0) => t_ADDERTREE_INTERNAL_Madd6_lut(4)
    );
  t_ADDERTREE_INTERNAL_Madd6_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y20",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_ADDERTREE_INTERNAL_Madd_65_0,
      ADR5 => t_ADDERTREE_INTERNAL_Madd_62_0,
      O => t_ADDERTREE_INTERNAL_Madd6_lut(6)
    );
  t_ADDERTREE_INTERNAL_Madd6_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y20",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_ADDERTREE_INTERNAL_Madd_55_0,
      ADR5 => t_ADDERTREE_INTERNAL_Madd_52_0,
      O => t_ADDERTREE_INTERNAL_Madd6_lut(5)
    );
  t_ADDERTREE_INTERNAL_Madd6_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y20",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_ADDERTREE_INTERNAL_Madd_45_0,
      ADR5 => t_ADDERTREE_INTERNAL_Madd_42_0,
      O => t_ADDERTREE_INTERNAL_Madd6_lut(4)
    );
  mR_w1Stor_3 : X_FF
    generic map(
      LOC => "SLICE_X18Y34",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => mR_newWeightTemp1(3),
      O => mR_w1Stor(3),
      RST => GND,
      SET => GND
    );
  mR_weightUpdateMod1_Madd_newWeight_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y34",
      INIT => X"999999956666666A"
    )
    port map (
      ADR0 => mR_weightIn1(3),
      ADR1 => mR_weightUpdateMod1_multAll_Mmux_output71,
      ADR2 => mR_weightUpdateMod1_fullProd_0_0,
      ADR3 => mR_weightUpdateMod1_multAll_multRes_5_0,
      ADR4 => mR_weightUpdateMod1_multAll_multRes_6_0,
      ADR5 => mR_weightUpdateMod1_multAll_multRes_7_0,
      O => mR_weightUpdateMod1_Madd_newWeight_lut(3)
    );
  ProtoComp62_CYINITGND_2 : X_ZERO
    generic map(
      LOC => "SLICE_X18Y34"
    )
    port map (
      O => mR_w1Stor_3_ProtoComp62_CYINITGND_0
    );
  mR_w1Stor_2 : X_FF
    generic map(
      LOC => "SLICE_X18Y34",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => mR_newWeightTemp1(2),
      O => mR_w1Stor(2),
      RST => GND,
      SET => GND
    );
  mR_weightUpdateMod1_Madd_newWeight_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y34"
    )
    port map (
      CI => '0',
      CYINIT => mR_w1Stor_3_ProtoComp62_CYINITGND_0,
      CO(3) => mR_weightUpdateMod1_Madd_newWeight_cy(3),
      CO(2) => NLW_mR_weightUpdateMod1_Madd_newWeight_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_Madd_newWeight_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_Madd_newWeight_cy_3_CO_0_UNCONNECTED,
      DI(3) => mR_weightIn1(3),
      DI(2) => mR_weightIn1(2),
      DI(1) => mR_weightIn1(1),
      DI(0) => mR_weightIn1(0),
      O(3) => mR_newWeightTemp1(3),
      O(2) => mR_newWeightTemp1(2),
      O(1) => mR_newWeightTemp1(1),
      O(0) => mR_newWeightTemp1(0),
      S(3) => mR_weightUpdateMod1_Madd_newWeight_lut(3),
      S(2) => mR_weightUpdateMod1_Madd_newWeight_lut(2),
      S(1) => mR_weightUpdateMod1_Madd_newWeight_lut(1),
      S(0) => mR_weightUpdateMod1_Madd_newWeight_lut(0)
    );
  mR_weightUpdateMod1_Madd_newWeight_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y34",
      INIT => X"C3C33C3CC3333CCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weightIn1(2),
      ADR2 => mR_weightUpdateMod1_multAll_Mmux_output71,
      ADR3 => mR_weightUpdateMod1_fullProd_0_0,
      ADR4 => mR_weightUpdateMod1_multAll_multRes_6_0,
      ADR5 => mR_weightUpdateMod1_multAll_multRes_5_0,
      O => mR_weightUpdateMod1_Madd_newWeight_lut(2)
    );
  mR_w1Stor_1 : X_FF
    generic map(
      LOC => "SLICE_X18Y34",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => mR_newWeightTemp1(1),
      O => mR_w1Stor(1),
      RST => GND,
      SET => GND
    );
  mR_weightUpdateMod1_Madd_newWeight_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y34",
      INIT => X"F00F0F0F0FF0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mR_weightIn1(1),
      ADR3 => mR_weightUpdateMod1_multAll_Mmux_output71,
      ADR4 => mR_weightUpdateMod1_fullProd_0_0,
      ADR5 => mR_weightUpdateMod1_multAll_multRes_5_0,
      O => mR_weightUpdateMod1_Madd_newWeight_lut(1)
    );
  mR_w1Stor_0 : X_FF
    generic map(
      LOC => "SLICE_X18Y34",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => mR_newWeightTemp1(0),
      O => mR_w1Stor(0),
      RST => GND,
      SET => GND
    );
  mR_weightUpdateMod1_Madd_newWeight_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y34",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weightIn1(0),
      ADR5 => mR_weightUpdateMod1_fullProd_0_0,
      O => mR_weightUpdateMod1_Madd_newWeight_lut(0)
    );
  mR_w1Stor_7 : X_FF
    generic map(
      LOC => "SLICE_X18Y35",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => mR_newWeightTemp1(7),
      O => mR_w1Stor(7),
      RST => GND,
      SET => GND
    );
  mR_weightUpdateMod1_Madd_newWeight_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y35",
      INIT => X"AAAB5554AAA85557"
    )
    port map (
      ADR0 => N222,
      ADR1 => mR_weightUpdateMod1_multAll_multRes_9_0,
      ADR2 => mR_weightUpdateMod1_multAll_multRes_10_0,
      ADR3 => mR_weightUpdateMod1_multAll_Mmux_output51,
      ADR4 => mR_weightUpdateMod1_multAll_multRes_11_0,
      ADR5 => N221,
      O => mR_weightUpdateMod1_Madd_newWeight_lut(7)
    );
  mR_w1Stor_6 : X_FF
    generic map(
      LOC => "SLICE_X18Y35",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => mR_newWeightTemp1(6),
      O => mR_w1Stor(6),
      RST => GND,
      SET => GND
    );
  mR_weightUpdateMod1_Madd_newWeight_xor_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y35"
    )
    port map (
      CI => mR_weightUpdateMod1_Madd_newWeight_cy(3),
      CYINIT => '0',
      CO(3) => NLW_mR_weightUpdateMod1_Madd_newWeight_xor_7_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod1_Madd_newWeight_xor_7_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_Madd_newWeight_xor_7_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_Madd_newWeight_xor_7_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod1_Madd_newWeight_xor_7_DI_3_UNCONNECTED,
      DI(2) => mR_weightIn1(6),
      DI(1) => mR_weightIn1(5),
      DI(0) => mR_weightIn1(4),
      O(3) => mR_newWeightTemp1(7),
      O(2) => mR_newWeightTemp1(6),
      O(1) => mR_newWeightTemp1(5),
      O(0) => mR_newWeightTemp1(4),
      S(3) => mR_weightUpdateMod1_Madd_newWeight_lut(7),
      S(2) => mR_weightUpdateMod1_Madd_newWeight_lut(6),
      S(1) => mR_weightUpdateMod1_Madd_newWeight_lut(5),
      S(0) => mR_weightUpdateMod1_Madd_newWeight_lut(4)
    );
  mR_weightUpdateMod1_Madd_newWeight_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y35",
      INIT => X"AAAB5554AAA85557"
    )
    port map (
      ADR0 => N548,
      ADR1 => mR_weightUpdateMod1_multAll_multRes_7_0,
      ADR2 => mR_weightUpdateMod1_multAll_multRes_8_0,
      ADR3 => mR_weightUpdateMod1_multAll_multRes_9_0,
      ADR4 => mR_weightUpdateMod1_multAll_multRes_10_0,
      ADR5 => N547,
      O => mR_weightUpdateMod1_Madd_newWeight_lut(6)
    );
  mR_w1Stor_5 : X_FF
    generic map(
      LOC => "SLICE_X18Y35",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => mR_newWeightTemp1(5),
      O => mR_w1Stor(5),
      RST => GND,
      SET => GND
    );
  mR_weightUpdateMod1_Madd_newWeight_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y35",
      INIT => X"AAAB5554AAA85557"
    )
    port map (
      ADR0 => N437,
      ADR1 => mR_weightUpdateMod1_multAll_multRes_6_0,
      ADR2 => mR_weightUpdateMod1_multAll_multRes_7_0,
      ADR3 => mR_weightUpdateMod1_multAll_multRes_8_0,
      ADR4 => mR_weightUpdateMod1_multAll_multRes_9_0,
      ADR5 => N436,
      O => mR_weightUpdateMod1_Madd_newWeight_lut(5)
    );
  mR_w1Stor_4 : X_FF
    generic map(
      LOC => "SLICE_X18Y35",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => mR_newWeightTemp1(4),
      O => mR_w1Stor(4),
      RST => GND,
      SET => GND
    );
  mR_weightUpdateMod1_Madd_newWeight_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y35",
      INIT => X"9995666A99996666"
    )
    port map (
      ADR0 => mR_weightIn1(4),
      ADR1 => mR_weightUpdateMod1_multAll_Mmux_output71,
      ADR2 => mR_weightUpdateMod1_multAll_multRes_6_0,
      ADR3 => mR_weightUpdateMod1_multAll_multRes_7_0,
      ADR4 => mR_weightUpdateMod1_multAll_multRes_8_0,
      ADR5 => N410,
      O => mR_weightUpdateMod1_Madd_newWeight_lut(4)
    );
  mM_w1Stor_3 : X_FF
    generic map(
      LOC => "SLICE_X14Y0",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => mM_newWeightTemp1(3),
      O => mM_w1Stor(3),
      RST => GND,
      SET => GND
    );
  mM_weightUpdateMod1_Madd_newWeight_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y0",
      INIT => X"999999956666666A"
    )
    port map (
      ADR0 => mM_weightIn1(3),
      ADR1 => mM_weightUpdateMod1_multAll_Mmux_output71,
      ADR2 => mM_weightUpdateMod1_fullProd_0_0,
      ADR3 => mM_weightUpdateMod1_multAll_multRes_5_0,
      ADR4 => mM_weightUpdateMod1_multAll_multRes_6_0,
      ADR5 => mM_weightUpdateMod1_multAll_multRes_7_0,
      O => mM_weightUpdateMod1_Madd_newWeight_lut(3)
    );
  ProtoComp62_CYINITGND_3 : X_ZERO
    generic map(
      LOC => "SLICE_X14Y0"
    )
    port map (
      O => mM_w1Stor_3_ProtoComp62_CYINITGND_0
    );
  mM_w1Stor_2 : X_FF
    generic map(
      LOC => "SLICE_X14Y0",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => mM_newWeightTemp1(2),
      O => mM_w1Stor(2),
      RST => GND,
      SET => GND
    );
  mM_weightUpdateMod1_Madd_newWeight_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y0"
    )
    port map (
      CI => '0',
      CYINIT => mM_w1Stor_3_ProtoComp62_CYINITGND_0,
      CO(3) => mM_weightUpdateMod1_Madd_newWeight_cy(3),
      CO(2) => NLW_mM_weightUpdateMod1_Madd_newWeight_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_Madd_newWeight_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_Madd_newWeight_cy_3_CO_0_UNCONNECTED,
      DI(3) => mM_weightIn1(3),
      DI(2) => mM_weightIn1(2),
      DI(1) => mM_weightIn1(1),
      DI(0) => mM_weightIn1(0),
      O(3) => mM_newWeightTemp1(3),
      O(2) => mM_newWeightTemp1(2),
      O(1) => mM_newWeightTemp1(1),
      O(0) => mM_newWeightTemp1(0),
      S(3) => mM_weightUpdateMod1_Madd_newWeight_lut(3),
      S(2) => mM_weightUpdateMod1_Madd_newWeight_lut(2),
      S(1) => mM_weightUpdateMod1_Madd_newWeight_lut(1),
      S(0) => mM_weightUpdateMod1_Madd_newWeight_lut(0)
    );
  mM_weightUpdateMod1_Madd_newWeight_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y0",
      INIT => X"C3C33C3CC3333CCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightIn1(2),
      ADR2 => mM_weightUpdateMod1_multAll_Mmux_output71,
      ADR3 => mM_weightUpdateMod1_fullProd_0_0,
      ADR4 => mM_weightUpdateMod1_multAll_multRes_6_0,
      ADR5 => mM_weightUpdateMod1_multAll_multRes_5_0,
      O => mM_weightUpdateMod1_Madd_newWeight_lut(2)
    );
  mM_w1Stor_1 : X_FF
    generic map(
      LOC => "SLICE_X14Y0",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => mM_newWeightTemp1(1),
      O => mM_w1Stor(1),
      RST => GND,
      SET => GND
    );
  mM_weightUpdateMod1_Madd_newWeight_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y0",
      INIT => X"F00F0F0F0FF0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mM_weightIn1(1),
      ADR3 => mM_weightUpdateMod1_multAll_Mmux_output71,
      ADR4 => mM_weightUpdateMod1_fullProd_0_0,
      ADR5 => mM_weightUpdateMod1_multAll_multRes_5_0,
      O => mM_weightUpdateMod1_Madd_newWeight_lut(1)
    );
  mM_w1Stor_0 : X_FF
    generic map(
      LOC => "SLICE_X14Y0",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => mM_newWeightTemp1(0),
      O => mM_w1Stor(0),
      RST => GND,
      SET => GND
    );
  mM_weightUpdateMod1_Madd_newWeight_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y0",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weightIn1(0),
      ADR5 => mM_weightUpdateMod1_fullProd_0_0,
      O => mM_weightUpdateMod1_Madd_newWeight_lut(0)
    );
  mM_w1Stor_7 : X_FF
    generic map(
      LOC => "SLICE_X14Y1",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => mM_newWeightTemp1(7),
      O => mM_w1Stor(7),
      RST => GND,
      SET => GND
    );
  mM_weightUpdateMod1_Madd_newWeight_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y1",
      INIT => X"AAAB5554AAA85557"
    )
    port map (
      ADR0 => N216,
      ADR1 => mM_weightUpdateMod1_multAll_multRes_9_0,
      ADR2 => mM_weightUpdateMod1_multAll_multRes_10_0,
      ADR3 => mM_weightUpdateMod1_multAll_Mmux_output51,
      ADR4 => mM_weightUpdateMod1_multAll_multRes_11_0,
      ADR5 => N215,
      O => mM_weightUpdateMod1_Madd_newWeight_lut(7)
    );
  mM_w1Stor_6 : X_FF
    generic map(
      LOC => "SLICE_X14Y1",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => mM_newWeightTemp1(6),
      O => mM_w1Stor(6),
      RST => GND,
      SET => GND
    );
  mM_weightUpdateMod1_Madd_newWeight_xor_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y1"
    )
    port map (
      CI => mM_weightUpdateMod1_Madd_newWeight_cy(3),
      CYINIT => '0',
      CO(3) => NLW_mM_weightUpdateMod1_Madd_newWeight_xor_7_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weightUpdateMod1_Madd_newWeight_xor_7_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_Madd_newWeight_xor_7_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_Madd_newWeight_xor_7_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod1_Madd_newWeight_xor_7_DI_3_UNCONNECTED,
      DI(2) => mM_weightIn1(6),
      DI(1) => mM_weightIn1(5),
      DI(0) => mM_weightIn1(4),
      O(3) => mM_newWeightTemp1(7),
      O(2) => mM_newWeightTemp1(6),
      O(1) => mM_newWeightTemp1(5),
      O(0) => mM_newWeightTemp1(4),
      S(3) => mM_weightUpdateMod1_Madd_newWeight_lut(7),
      S(2) => mM_weightUpdateMod1_Madd_newWeight_lut(6),
      S(1) => mM_weightUpdateMod1_Madd_newWeight_lut(5),
      S(0) => mM_weightUpdateMod1_Madd_newWeight_lut(4)
    );
  mM_weightUpdateMod1_Madd_newWeight_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y1",
      INIT => X"AAAB5554AAA85557"
    )
    port map (
      ADR0 => N542,
      ADR1 => mM_weightUpdateMod1_multAll_multRes_7_0,
      ADR2 => mM_weightUpdateMod1_multAll_multRes_8_0,
      ADR3 => mM_weightUpdateMod1_multAll_multRes_9_0,
      ADR4 => mM_weightUpdateMod1_multAll_multRes_10_0,
      ADR5 => N541,
      O => mM_weightUpdateMod1_Madd_newWeight_lut(6)
    );
  mM_w1Stor_5 : X_FF
    generic map(
      LOC => "SLICE_X14Y1",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => mM_newWeightTemp1(5),
      O => mM_w1Stor(5),
      RST => GND,
      SET => GND
    );
  mM_weightUpdateMod1_Madd_newWeight_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y1",
      INIT => X"AAAB5554AAA85557"
    )
    port map (
      ADR0 => N431,
      ADR1 => mM_weightUpdateMod1_multAll_multRes_6_0,
      ADR2 => mM_weightUpdateMod1_multAll_multRes_7_0,
      ADR3 => mM_weightUpdateMod1_multAll_multRes_8_0,
      ADR4 => mM_weightUpdateMod1_multAll_multRes_9_0,
      ADR5 => N430,
      O => mM_weightUpdateMod1_Madd_newWeight_lut(5)
    );
  mM_w1Stor_4 : X_FF
    generic map(
      LOC => "SLICE_X14Y1",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => mM_newWeightTemp1(4),
      O => mM_w1Stor(4),
      RST => GND,
      SET => GND
    );
  mM_weightUpdateMod1_Madd_newWeight_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y1",
      INIT => X"9995666A99996666"
    )
    port map (
      ADR0 => mM_weightIn1(4),
      ADR1 => mM_weightUpdateMod1_multAll_Mmux_output71,
      ADR2 => mM_weightUpdateMod1_multAll_multRes_6_0,
      ADR3 => mM_weightUpdateMod1_multAll_multRes_7_0,
      ADR4 => mM_weightUpdateMod1_multAll_multRes_8_0,
      ADR5 => N406,
      O => mM_weightUpdateMod1_Madd_newWeight_lut(4)
    );
  mL_w1Stor_3 : X_FF
    generic map(
      LOC => "SLICE_X16Y55",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => mL_newWeightTemp1(3),
      O => mL_w1Stor(3),
      RST => GND,
      SET => GND
    );
  mL_weightUpdateMod1_Madd_newWeight_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y55",
      INIT => X"999999956666666A"
    )
    port map (
      ADR0 => mL_weightIn1(3),
      ADR1 => mL_weightUpdateMod1_multAll_Mmux_output71,
      ADR2 => mL_weightUpdateMod1_fullProd_0_0,
      ADR3 => mL_weightUpdateMod1_multAll_multRes_5_0,
      ADR4 => mL_weightUpdateMod1_multAll_multRes_6_0,
      ADR5 => mL_weightUpdateMod1_multAll_multRes_7_0,
      O => mL_weightUpdateMod1_Madd_newWeight_lut(3)
    );
  ProtoComp62_CYINITGND_4 : X_ZERO
    generic map(
      LOC => "SLICE_X16Y55"
    )
    port map (
      O => mL_w1Stor_3_ProtoComp62_CYINITGND_0
    );
  mL_w1Stor_2 : X_FF
    generic map(
      LOC => "SLICE_X16Y55",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => mL_newWeightTemp1(2),
      O => mL_w1Stor(2),
      RST => GND,
      SET => GND
    );
  mL_weightUpdateMod1_Madd_newWeight_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y55"
    )
    port map (
      CI => '0',
      CYINIT => mL_w1Stor_3_ProtoComp62_CYINITGND_0,
      CO(3) => mL_weightUpdateMod1_Madd_newWeight_cy(3),
      CO(2) => NLW_mL_weightUpdateMod1_Madd_newWeight_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_Madd_newWeight_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_Madd_newWeight_cy_3_CO_0_UNCONNECTED,
      DI(3) => mL_weightIn1(3),
      DI(2) => mL_weightIn1(2),
      DI(1) => mL_weightIn1(1),
      DI(0) => mL_weightIn1(0),
      O(3) => mL_newWeightTemp1(3),
      O(2) => mL_newWeightTemp1(2),
      O(1) => mL_newWeightTemp1(1),
      O(0) => mL_newWeightTemp1(0),
      S(3) => mL_weightUpdateMod1_Madd_newWeight_lut(3),
      S(2) => mL_weightUpdateMod1_Madd_newWeight_lut(2),
      S(1) => mL_weightUpdateMod1_Madd_newWeight_lut(1),
      S(0) => mL_weightUpdateMod1_Madd_newWeight_lut(0)
    );
  mL_weightUpdateMod1_Madd_newWeight_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y55",
      INIT => X"C3C33C3CC3333CCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_weightIn1(2),
      ADR2 => mL_weightUpdateMod1_multAll_Mmux_output71,
      ADR3 => mL_weightUpdateMod1_fullProd_0_0,
      ADR4 => mL_weightUpdateMod1_multAll_multRes_6_0,
      ADR5 => mL_weightUpdateMod1_multAll_multRes_5_0,
      O => mL_weightUpdateMod1_Madd_newWeight_lut(2)
    );
  mL_w1Stor_1 : X_FF
    generic map(
      LOC => "SLICE_X16Y55",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => mL_newWeightTemp1(1),
      O => mL_w1Stor(1),
      RST => GND,
      SET => GND
    );
  mL_weightUpdateMod1_Madd_newWeight_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y55",
      INIT => X"F00F0F0F0FF0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mL_weightIn1(1),
      ADR3 => mL_weightUpdateMod1_multAll_Mmux_output71,
      ADR4 => mL_weightUpdateMod1_fullProd_0_0,
      ADR5 => mL_weightUpdateMod1_multAll_multRes_5_0,
      O => mL_weightUpdateMod1_Madd_newWeight_lut(1)
    );
  mL_w1Stor_0 : X_FF
    generic map(
      LOC => "SLICE_X16Y55",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => mL_newWeightTemp1(0),
      O => mL_w1Stor(0),
      RST => GND,
      SET => GND
    );
  mL_weightUpdateMod1_Madd_newWeight_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y55",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weightIn1(0),
      ADR5 => mL_weightUpdateMod1_fullProd_0_0,
      O => mL_weightUpdateMod1_Madd_newWeight_lut(0)
    );
  mL_w1Stor_7 : X_FF
    generic map(
      LOC => "SLICE_X16Y56",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => mL_newWeightTemp1(7),
      O => mL_w1Stor(7),
      RST => GND,
      SET => GND
    );
  mL_weightUpdateMod1_Madd_newWeight_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y56",
      INIT => X"AAAB5554AAA85557"
    )
    port map (
      ADR0 => N210,
      ADR1 => mL_weightUpdateMod1_multAll_multRes_9_0,
      ADR2 => mL_weightUpdateMod1_multAll_multRes_10_0,
      ADR3 => mL_weightUpdateMod1_multAll_Mmux_output51,
      ADR4 => mL_weightUpdateMod1_multAll_multRes_11_0,
      ADR5 => N209,
      O => mL_weightUpdateMod1_Madd_newWeight_lut(7)
    );
  mL_w1Stor_6 : X_FF
    generic map(
      LOC => "SLICE_X16Y56",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => mL_newWeightTemp1(6),
      O => mL_w1Stor(6),
      RST => GND,
      SET => GND
    );
  mL_weightUpdateMod1_Madd_newWeight_xor_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y56"
    )
    port map (
      CI => mL_weightUpdateMod1_Madd_newWeight_cy(3),
      CYINIT => '0',
      CO(3) => NLW_mL_weightUpdateMod1_Madd_newWeight_xor_7_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weightUpdateMod1_Madd_newWeight_xor_7_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_Madd_newWeight_xor_7_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_Madd_newWeight_xor_7_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod1_Madd_newWeight_xor_7_DI_3_UNCONNECTED,
      DI(2) => mL_weightIn1(6),
      DI(1) => mL_weightIn1(5),
      DI(0) => mL_weightIn1(4),
      O(3) => mL_newWeightTemp1(7),
      O(2) => mL_newWeightTemp1(6),
      O(1) => mL_newWeightTemp1(5),
      O(0) => mL_newWeightTemp1(4),
      S(3) => mL_weightUpdateMod1_Madd_newWeight_lut(7),
      S(2) => mL_weightUpdateMod1_Madd_newWeight_lut(6),
      S(1) => mL_weightUpdateMod1_Madd_newWeight_lut(5),
      S(0) => mL_weightUpdateMod1_Madd_newWeight_lut(4)
    );
  mL_weightUpdateMod1_Madd_newWeight_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y56",
      INIT => X"AAAB5554AAA85557"
    )
    port map (
      ADR0 => N536,
      ADR1 => mL_weightUpdateMod1_multAll_multRes_7_0,
      ADR2 => mL_weightUpdateMod1_multAll_multRes_8_0,
      ADR3 => mL_weightUpdateMod1_multAll_multRes_9_0,
      ADR4 => mL_weightUpdateMod1_multAll_multRes_10_0,
      ADR5 => N535,
      O => mL_weightUpdateMod1_Madd_newWeight_lut(6)
    );
  mL_w1Stor_5 : X_FF
    generic map(
      LOC => "SLICE_X16Y56",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => mL_newWeightTemp1(5),
      O => mL_w1Stor(5),
      RST => GND,
      SET => GND
    );
  mL_weightUpdateMod1_Madd_newWeight_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y56",
      INIT => X"AAAB5554AAA85557"
    )
    port map (
      ADR0 => N425,
      ADR1 => mL_weightUpdateMod1_multAll_multRes_6_0,
      ADR2 => mL_weightUpdateMod1_multAll_multRes_7_0,
      ADR3 => mL_weightUpdateMod1_multAll_multRes_8_0,
      ADR4 => mL_weightUpdateMod1_multAll_multRes_9_0,
      ADR5 => N424,
      O => mL_weightUpdateMod1_Madd_newWeight_lut(5)
    );
  mL_w1Stor_4 : X_FF
    generic map(
      LOC => "SLICE_X16Y56",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => mL_newWeightTemp1(4),
      O => mL_w1Stor(4),
      RST => GND,
      SET => GND
    );
  mL_weightUpdateMod1_Madd_newWeight_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y56",
      INIT => X"9995666A99996666"
    )
    port map (
      ADR0 => mL_weightIn1(4),
      ADR1 => mL_weightUpdateMod1_multAll_Mmux_output71,
      ADR2 => mL_weightUpdateMod1_multAll_multRes_6_0,
      ADR3 => mL_weightUpdateMod1_multAll_multRes_7_0,
      ADR4 => mL_weightUpdateMod1_multAll_multRes_8_0,
      ADR5 => N402,
      O => mL_weightUpdateMod1_Madd_newWeight_lut(4)
    );
  t_w1Stor_3 : X_FF
    generic map(
      LOC => "SLICE_X8Y14",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => t_newWeightTemp1(3),
      O => t_w1Stor(3),
      RST => GND,
      SET => GND
    );
  t_weightUpdateMod1_Madd_newWeight_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y14",
      INIT => X"969696969696965A"
    )
    port map (
      ADR0 => t_weightIn1(3),
      ADR1 => t_weightUpdateMod1_leftMultTemp_7_Q,
      ADR2 => t_weightUpdateMod1_multAll_multRes(7),
      ADR3 => t_weightUpdateMod1_multAll_multRes(6),
      ADR4 => t_weightUpdateMod1_multAll_multRes(5),
      ADR5 => t_weightUpdateMod1_fullProd(0),
      O => t_weightUpdateMod1_Madd_newWeight_lut(3)
    );
  ProtoComp64_CYINITGND_3 : X_ZERO
    generic map(
      LOC => "SLICE_X8Y14"
    )
    port map (
      O => t_w1Stor_3_ProtoComp64_CYINITGND_0
    );
  t_w1Stor_2 : X_FF
    generic map(
      LOC => "SLICE_X8Y14",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => t_newWeightTemp1(2),
      O => t_w1Stor(2),
      RST => GND,
      SET => GND
    );
  t_weightUpdateMod1_Madd_newWeight_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y14"
    )
    port map (
      CI => '0',
      CYINIT => t_w1Stor_3_ProtoComp64_CYINITGND_0,
      CO(3) => t_weightUpdateMod1_Madd_newWeight_cy(3),
      CO(2) => NLW_t_weightUpdateMod1_Madd_newWeight_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weightUpdateMod1_Madd_newWeight_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weightUpdateMod1_Madd_newWeight_cy_3_CO_0_UNCONNECTED,
      DI(3) => t_weightIn1(3),
      DI(2) => t_weightIn1(2),
      DI(1) => t_weightIn1(1),
      DI(0) => t_weightIn1(0),
      O(3) => t_newWeightTemp1(3),
      O(2) => t_newWeightTemp1(2),
      O(1) => t_newWeightTemp1(1),
      O(0) => t_newWeightTemp1(0),
      S(3) => t_weightUpdateMod1_Madd_newWeight_lut(3),
      S(2) => t_weightUpdateMod1_Madd_newWeight_lut(2),
      S(1) => t_weightUpdateMod1_Madd_newWeight_lut(1),
      S(0) => t_weightUpdateMod1_Madd_newWeight_lut(0)
    );
  t_weightUpdateMod1_Madd_newWeight_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y14",
      INIT => X"C33CC33CC33C33CC"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weightIn1(2),
      ADR2 => t_weightUpdateMod1_leftMultTemp_7_Q,
      ADR3 => t_weightUpdateMod1_multAll_multRes(6),
      ADR4 => t_weightUpdateMod1_multAll_multRes(5),
      ADR5 => t_weightUpdateMod1_fullProd(0),
      O => t_weightUpdateMod1_Madd_newWeight_lut(2)
    );
  t_w1Stor_1 : X_FF
    generic map(
      LOC => "SLICE_X8Y14",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => t_newWeightTemp1(1),
      O => t_w1Stor(1),
      RST => GND,
      SET => GND
    );
  t_weightUpdateMod1_Madd_newWeight_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y14",
      INIT => X"F00F0FF00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => t_weightIn1(1),
      ADR3 => t_weightUpdateMod1_leftMultTemp_7_Q,
      ADR4 => t_weightUpdateMod1_multAll_multRes(5),
      ADR5 => t_weightUpdateMod1_fullProd(0),
      O => t_weightUpdateMod1_Madd_newWeight_lut(1)
    );
  t_w1Stor_0 : X_FF
    generic map(
      LOC => "SLICE_X8Y14",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => t_newWeightTemp1(0),
      O => t_w1Stor(0),
      RST => GND,
      SET => GND
    );
  t_weightUpdateMod1_Madd_newWeight_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y14",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn1(0),
      ADR5 => t_weightUpdateMod1_fullProd(0),
      O => t_weightUpdateMod1_Madd_newWeight_lut(0)
    );
  t_w1Stor_7 : X_FF
    generic map(
      LOC => "SLICE_X8Y15",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => t_newWeightTemp1(7),
      O => t_w1Stor(7),
      RST => GND,
      SET => GND
    );
  t_weightUpdateMod1_Madd_newWeight_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y15",
      INIT => X"5555AAAA5557AAA8"
    )
    port map (
      ADR0 => t_weightUpdateMod1_leftMultTemp_7_Q,
      ADR1 => t_weightUpdateMod1_multAll_multRes(10),
      ADR2 => t_weightUpdateMod1_multAll_multRes(9),
      ADR3 => t_weightUpdateMod1_multAll_multRes(8),
      ADR4 => N653,
      ADR5 => t_weightUpdateMod1_multAll_Mmux_output51,
      O => t_weightUpdateMod1_Madd_newWeight_lut(7)
    );
  t_w1Stor_6 : X_FF
    generic map(
      LOC => "SLICE_X8Y15",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => t_newWeightTemp1(6),
      O => t_w1Stor(6),
      RST => GND,
      SET => GND
    );
  t_weightUpdateMod1_Madd_newWeight_xor_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y15"
    )
    port map (
      CI => t_weightUpdateMod1_Madd_newWeight_cy(3),
      CYINIT => '0',
      CO(3) => NLW_t_weightUpdateMod1_Madd_newWeight_xor_7_CO_3_UNCONNECTED,
      CO(2) => NLW_t_weightUpdateMod1_Madd_newWeight_xor_7_CO_2_UNCONNECTED,
      CO(1) => NLW_t_weightUpdateMod1_Madd_newWeight_xor_7_CO_1_UNCONNECTED,
      CO(0) => NLW_t_weightUpdateMod1_Madd_newWeight_xor_7_CO_0_UNCONNECTED,
      DI(3) => NLW_t_weightUpdateMod1_Madd_newWeight_xor_7_DI_3_UNCONNECTED,
      DI(2) => t_weightIn1(6),
      DI(1) => t_weightIn1(5),
      DI(0) => t_weightIn1(4),
      O(3) => t_newWeightTemp1(7),
      O(2) => t_newWeightTemp1(6),
      O(1) => t_newWeightTemp1(5),
      O(0) => t_newWeightTemp1(4),
      S(3) => t_weightUpdateMod1_Madd_newWeight_lut(7),
      S(2) => t_weightUpdateMod1_Madd_newWeight_lut(6),
      S(1) => t_weightUpdateMod1_Madd_newWeight_lut(5),
      S(0) => t_weightUpdateMod1_Madd_newWeight_lut(4)
    );
  t_weightUpdateMod1_Madd_newWeight_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y15",
      INIT => X"969696969696965A"
    )
    port map (
      ADR0 => t_weightIn1(6),
      ADR1 => t_weightUpdateMod1_leftMultTemp_7_Q,
      ADR2 => t_weightUpdateMod1_multAll_multRes(10),
      ADR3 => t_weightUpdateMod1_multAll_multRes(9),
      ADR4 => t_weightUpdateMod1_multAll_multRes(8),
      ADR5 => t_weightUpdateMod1_multAll_Mmux_output51,
      O => t_weightUpdateMod1_Madd_newWeight_lut(6)
    );
  t_w1Stor_5 : X_FF
    generic map(
      LOC => "SLICE_X8Y15",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => t_newWeightTemp1(5),
      O => t_w1Stor(5),
      RST => GND,
      SET => GND
    );
  t_weightUpdateMod1_Madd_newWeight_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y15",
      INIT => X"C33CC33CC33C33CC"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weightIn1(5),
      ADR2 => t_weightUpdateMod1_leftMultTemp_7_Q,
      ADR3 => t_weightUpdateMod1_multAll_multRes(9),
      ADR4 => t_weightUpdateMod1_multAll_multRes(8),
      ADR5 => t_weightUpdateMod1_multAll_Mmux_output51,
      O => t_weightUpdateMod1_Madd_newWeight_lut(5)
    );
  t_w1Stor_4 : X_FF
    generic map(
      LOC => "SLICE_X8Y15",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => update_result_BUFG_16878,
      I => t_newWeightTemp1(4),
      O => t_w1Stor(4),
      RST => GND,
      SET => GND
    );
  t_weightUpdateMod1_Madd_newWeight_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y15",
      INIT => X"F00F0FF00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => t_weightIn1(4),
      ADR3 => t_weightUpdateMod1_leftMultTemp_7_Q,
      ADR4 => t_weightUpdateMod1_multAll_multRes(8),
      ADR5 => t_weightUpdateMod1_multAll_Mmux_output51,
      O => t_weightUpdateMod1_Madd_newWeight_lut(4)
    );
  clk_BUFGP_IBUFG : X_BUF
    generic map(
      LOC => "PAD172",
      PATHPULSE => 115 ps
    )
    port map (
      O => clk_BUFGP_IBUFG_8223,
      I => clk
    );
  ProtoComp73_IMUX : X_BUF
    generic map(
      LOC => "PAD172",
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP_IBUFG_8223,
      O => clk_BUFGP_IBUFG_0
    );
  Input_0_IBUF : X_BUF
    generic map(
      LOC => "PAD119",
      PATHPULSE => 115 ps
    )
    port map (
      O => Input_0_IBUF_8226,
      I => Input(0)
    );
  ProtoComp73_IMUX_1 : X_BUF
    generic map(
      LOC => "PAD119",
      PATHPULSE => 115 ps
    )
    port map (
      I => Input_0_IBUF_8226,
      O => Input_0_IBUF_0
    );
  Input_1_IBUF : X_BUF
    generic map(
      LOC => "PAD120",
      PATHPULSE => 115 ps
    )
    port map (
      O => Input_1_IBUF_8229,
      I => Input(1)
    );
  ProtoComp73_IMUX_2 : X_BUF
    generic map(
      LOC => "PAD120",
      PATHPULSE => 115 ps
    )
    port map (
      I => Input_1_IBUF_8229,
      O => Input_1_IBUF_0
    );
  corrOut_0_IBUF : X_BUF
    generic map(
      LOC => "PAD138",
      PATHPULSE => 115 ps
    )
    port map (
      O => corrOut_0_IBUF_8232,
      I => corrOut(0)
    );
  ProtoComp73_IMUX_3 : X_BUF
    generic map(
      LOC => "PAD138",
      PATHPULSE => 115 ps
    )
    port map (
      I => corrOut_0_IBUF_8232,
      O => corrOut_0_IBUF_0
    );
  corrOut_1_IBUF : X_BUF
    generic map(
      LOC => "PAD141",
      PATHPULSE => 115 ps
    )
    port map (
      O => corrOut_1_IBUF_8235,
      I => corrOut(1)
    );
  ProtoComp73_IMUX_4 : X_BUF
    generic map(
      LOC => "PAD141",
      PATHPULSE => 115 ps
    )
    port map (
      I => corrOut_1_IBUF_8235,
      O => corrOut_1_IBUF_0
    );
  corrOut_2_IBUF : X_BUF
    generic map(
      LOC => "PAD142",
      PATHPULSE => 115 ps
    )
    port map (
      O => corrOut_2_IBUF_8238,
      I => corrOut(2)
    );
  ProtoComp73_IMUX_5 : X_BUF
    generic map(
      LOC => "PAD142",
      PATHPULSE => 115 ps
    )
    port map (
      I => corrOut_2_IBUF_8238,
      O => corrOut_2_IBUF_0
    );
  corrOut_3_IBUF : X_BUF
    generic map(
      LOC => "PAD143",
      PATHPULSE => 115 ps
    )
    port map (
      O => corrOut_3_IBUF_8241,
      I => corrOut(3)
    );
  ProtoComp73_IMUX_6 : X_BUF
    generic map(
      LOC => "PAD143",
      PATHPULSE => 115 ps
    )
    port map (
      I => corrOut_3_IBUF_8241,
      O => corrOut_3_IBUF_0
    );
  corrOut_4_IBUF : X_BUF
    generic map(
      LOC => "PAD144",
      PATHPULSE => 115 ps
    )
    port map (
      O => corrOut_4_IBUF_8244,
      I => corrOut(4)
    );
  ProtoComp73_IMUX_7 : X_BUF
    generic map(
      LOC => "PAD144",
      PATHPULSE => 115 ps
    )
    port map (
      I => corrOut_4_IBUF_8244,
      O => corrOut_4_IBUF_0
    );
  update_IBUF : X_BUF
    generic map(
      LOC => "PAD121",
      PATHPULSE => 115 ps
    )
    port map (
      O => update_IBUF_8247,
      I => update
    );
  ProtoComp73_IMUX_8 : X_BUF
    generic map(
      LOC => "PAD121",
      PATHPULSE => 115 ps
    )
    port map (
      I => update_IBUF_8247,
      O => update_IBUF_0
    );
  Output_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD112"
    )
    port map (
      I => Output_0_OBUF_17124,
      O => Output(0)
    );
  Output_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD111"
    )
    port map (
      I => Output_1_OBUF_17125,
      O => Output(1)
    );
  Output_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD110"
    )
    port map (
      I => Output_2_OBUF_17126,
      O => Output(2)
    );
  Output_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD108"
    )
    port map (
      I => Output_3_OBUF_17127,
      O => Output(3)
    );
  Output_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD107"
    )
    port map (
      I => Output_4_OBUF_17128,
      O => Output(4)
    );
  input_result_0 : X_SFF
    generic map(
      LOC => "ILOGIC_X7Y3",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => ProtoComp75_D2OFFBYP_SRC_OUT,
      O => input_result(0),
      SSET => GND,
      SRST => GND,
      SET => GND,
      RST => GND
    );
  ProtoComp75_D2OFFBYP_SRC : X_MUX2
    generic map(
      LOC => "ILOGIC_X7Y3"
    )
    port map (
      IA => Input_0_IBUF_0,
      IB => NLW_ProtoComp75_D2OFFBYP_SRC_IB_UNCONNECTED,
      O => ProtoComp75_D2OFFBYP_SRC_OUT,
      SEL => ProtoComp75_D2OBYPSEL_GND_0
    );
  ProtoComp75_D2OBYPSEL_GND : X_ZERO
    generic map(
      LOC => "ILOGIC_X7Y3"
    )
    port map (
      O => ProtoComp75_D2OBYPSEL_GND_0
    );
  input_result_1 : X_SFF
    generic map(
      LOC => "ILOGIC_X7Y2",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => input_result_1_ProtoComp75_D2OFFBYP_SRC_OUT,
      O => input_result(1),
      SSET => GND,
      SRST => GND,
      SET => GND,
      RST => GND
    );
  ProtoComp75_D2OFFBYP_SRC_1 : X_MUX2
    generic map(
      LOC => "ILOGIC_X7Y2"
    )
    port map (
      IA => Input_1_IBUF_0,
      IB => NLW_ProtoComp75_D2OFFBYP_SRC_1_IB_UNCONNECTED,
      O => input_result_1_ProtoComp75_D2OFFBYP_SRC_OUT,
      SEL => input_result_1_ProtoComp75_D2OBYPSEL_GND_0
    );
  ProtoComp75_D2OBYPSEL_GND_1 : X_ZERO
    generic map(
      LOC => "ILOGIC_X7Y2"
    )
    port map (
      O => input_result_1_ProtoComp75_D2OBYPSEL_GND_0
    );
  corrOut_result_0 : X_SFF
    generic map(
      LOC => "ILOGIC_X2Y0",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => corrOut_result_0_ProtoComp75_D2OFFBYP_SRC_OUT,
      O => corrOut_result(0),
      SSET => GND,
      SRST => GND,
      SET => GND,
      RST => GND
    );
  ProtoComp75_D2OFFBYP_SRC_2 : X_MUX2
    generic map(
      LOC => "ILOGIC_X2Y0"
    )
    port map (
      IA => corrOut_0_IBUF_0,
      IB => NLW_ProtoComp75_D2OFFBYP_SRC_2_IB_UNCONNECTED,
      O => corrOut_result_0_ProtoComp75_D2OFFBYP_SRC_OUT,
      SEL => corrOut_result_0_ProtoComp75_D2OBYPSEL_GND_0
    );
  ProtoComp75_D2OBYPSEL_GND_2 : X_ZERO
    generic map(
      LOC => "ILOGIC_X2Y0"
    )
    port map (
      O => corrOut_result_0_ProtoComp75_D2OBYPSEL_GND_0
    );
  corrOut_result_1 : X_SFF
    generic map(
      LOC => "ILOGIC_X1Y1",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => corrOut_result_1_ProtoComp75_D2OFFBYP_SRC_OUT,
      O => corrOut_result(1),
      SSET => GND,
      SRST => GND,
      SET => GND,
      RST => GND
    );
  ProtoComp75_D2OFFBYP_SRC_3 : X_MUX2
    generic map(
      LOC => "ILOGIC_X1Y1"
    )
    port map (
      IA => corrOut_1_IBUF_0,
      IB => NLW_ProtoComp75_D2OFFBYP_SRC_3_IB_UNCONNECTED,
      O => corrOut_result_1_ProtoComp75_D2OFFBYP_SRC_OUT,
      SEL => corrOut_result_1_ProtoComp75_D2OBYPSEL_GND_0
    );
  ProtoComp75_D2OBYPSEL_GND_3 : X_ZERO
    generic map(
      LOC => "ILOGIC_X1Y1"
    )
    port map (
      O => corrOut_result_1_ProtoComp75_D2OBYPSEL_GND_0
    );
  corrOut_result_2 : X_SFF
    generic map(
      LOC => "ILOGIC_X1Y0",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => corrOut_result_2_ProtoComp75_D2OFFBYP_SRC_OUT,
      O => corrOut_result(2),
      SSET => GND,
      SRST => GND,
      SET => GND,
      RST => GND
    );
  ProtoComp75_D2OFFBYP_SRC_4 : X_MUX2
    generic map(
      LOC => "ILOGIC_X1Y0"
    )
    port map (
      IA => corrOut_2_IBUF_0,
      IB => NLW_ProtoComp75_D2OFFBYP_SRC_4_IB_UNCONNECTED,
      O => corrOut_result_2_ProtoComp75_D2OFFBYP_SRC_OUT,
      SEL => corrOut_result_2_ProtoComp75_D2OBYPSEL_GND_0
    );
  ProtoComp75_D2OBYPSEL_GND_4 : X_ZERO
    generic map(
      LOC => "ILOGIC_X1Y0"
    )
    port map (
      O => corrOut_result_2_ProtoComp75_D2OBYPSEL_GND_0
    );
  corrOut_result_3 : X_SFF
    generic map(
      LOC => "ILOGIC_X1Y3",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => corrOut_result_3_ProtoComp75_D2OFFBYP_SRC_OUT,
      O => corrOut_result(3),
      SSET => GND,
      SRST => GND,
      SET => GND,
      RST => GND
    );
  ProtoComp75_D2OFFBYP_SRC_5 : X_MUX2
    generic map(
      LOC => "ILOGIC_X1Y3"
    )
    port map (
      IA => corrOut_3_IBUF_0,
      IB => NLW_ProtoComp75_D2OFFBYP_SRC_5_IB_UNCONNECTED,
      O => corrOut_result_3_ProtoComp75_D2OFFBYP_SRC_OUT,
      SEL => corrOut_result_3_ProtoComp75_D2OBYPSEL_GND_0
    );
  ProtoComp75_D2OBYPSEL_GND_5 : X_ZERO
    generic map(
      LOC => "ILOGIC_X1Y3"
    )
    port map (
      O => corrOut_result_3_ProtoComp75_D2OBYPSEL_GND_0
    );
  corrOut_result_4 : X_SFF
    generic map(
      LOC => "ILOGIC_X1Y2",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => corrOut_result_4_ProtoComp75_D2OFFBYP_SRC_OUT,
      O => corrOut_result(4),
      SSET => GND,
      SRST => GND,
      SET => GND,
      RST => GND
    );
  ProtoComp75_D2OFFBYP_SRC_6 : X_MUX2
    generic map(
      LOC => "ILOGIC_X1Y2"
    )
    port map (
      IA => corrOut_4_IBUF_0,
      IB => NLW_ProtoComp75_D2OFFBYP_SRC_6_IB_UNCONNECTED,
      O => corrOut_result_4_ProtoComp75_D2OFFBYP_SRC_OUT,
      SEL => corrOut_result_4_ProtoComp75_D2OBYPSEL_GND_0
    );
  ProtoComp75_D2OBYPSEL_GND_6 : X_ZERO
    generic map(
      LOC => "ILOGIC_X1Y2"
    )
    port map (
      O => corrOut_result_4_ProtoComp75_D2OBYPSEL_GND_0
    );
  update_result : X_SFF
    generic map(
      LOC => "ILOGIC_X6Y1",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => update_result_ProtoComp75_D2OFFBYP_SRC_OUT,
      O => update_result_17135,
      SSET => GND,
      SRST => GND,
      SET => GND,
      RST => GND
    );
  ProtoComp75_D2OFFBYP_SRC_7 : X_MUX2
    generic map(
      LOC => "ILOGIC_X6Y1"
    )
    port map (
      IA => update_IBUF_0,
      IB => NLW_ProtoComp75_D2OFFBYP_SRC_7_IB_UNCONNECTED,
      O => update_result_ProtoComp75_D2OFFBYP_SRC_OUT,
      SEL => update_result_ProtoComp75_D2OBYPSEL_GND_0
    );
  ProtoComp75_D2OBYPSEL_GND_7 : X_ZERO
    generic map(
      LOC => "ILOGIC_X6Y1"
    )
    port map (
      O => update_result_ProtoComp75_D2OBYPSEL_GND_0
    );
  t_weightUpdateMod2_multL_Mmult_multRes_RSTPINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y3",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod2_multL_Mmult_multRes_RSTP_INT
    );
  t_weightUpdateMod2_multL_Mmult_multRes_RSTAINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y3",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod2_multL_Mmult_multRes_RSTA_INT
    );
  t_weightUpdateMod2_multL_Mmult_multRes_CEAINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y3",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod2_multL_Mmult_multRes_CEA_INT
    );
  t_weightUpdateMod2_multL_Mmult_multRes_CEPINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y3",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod2_multL_Mmult_multRes_CEP_INT
    );
  t_weightUpdateMod2_multL_Mmult_multRes_CEBINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y3",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod2_multL_Mmult_multRes_CEB_INT
    );
  t_weightUpdateMod2_multL_Mmult_multRes_CEMINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y3",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod2_multL_Mmult_multRes_CEM_INT
    );
  t_weightUpdateMod2_multL_Mmult_multRes_RSTBINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y3",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod2_multL_Mmult_multRes_RSTB_INT
    );
  t_weightUpdateMod2_multL_Mmult_multRes_CLKINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y3",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod2_multL_Mmult_multRes_CLK_INT
    );
  t_weightUpdateMod2_multL_Mmult_multRes_RSTMINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y3",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod2_multL_Mmult_multRes_RSTM_INT
    );
  t_weightUpdateMod2_multL_Mmult_multRes_RSTOPMODEINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y3",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod2_multL_Mmult_multRes_RSTOPMODE_INT
    );
  t_weightUpdateMod2_multL_Mmult_multRes_CECINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y3",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod2_multL_Mmult_multRes_CEC_INT
    );
  t_weightUpdateMod2_multL_Mmult_multRes_CEOPMODEINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y3",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod2_multL_Mmult_multRes_CEOPMODE_INT
    );
  t_weightUpdateMod2_multL_Mmult_multRes_RSTDINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y3",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod2_multL_Mmult_multRes_RSTD_INT
    );
  t_weightUpdateMod2_multL_Mmult_multRes_CEDINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y3",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod2_multL_Mmult_multRes_CED_INT
    );
  t_weightUpdateMod2_multL_Mmult_multRes_RSTCARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X0Y3",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod2_multL_Mmult_multRes_RSTCARRYIN_INT
    );
  t_weightUpdateMod2_multL_Mmult_multRes_RSTCINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y3",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod2_multL_Mmult_multRes_RSTC_INT
    );
  t_weightUpdateMod2_multL_Mmult_multRes_CECARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X0Y3",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod2_multL_Mmult_multRes_CECARRYIN_INT
    );
  t_weightUpdateMod2_multL_Mmult_multRes : X_DSP48A1
    generic map(
      A0REG => 0,
      A1REG => 0,
      B0REG => 0,
      B1REG => 0,
      CREG => 0,
      DREG => 0,
      MREG => 0,
      OPMODEREG => 0,
      PREG => 0,
      CARRYINREG => 0,
      CARRYOUTREG => 0,
      B_INPUT => "DIRECT",
      CARRYINSEL => "OPMODE5",
      RSTTYPE => "SYNC",
      LOC => "DSP48_X0Y3"
    )
    port map (
      CECARRYIN => t_weightUpdateMod2_multL_Mmult_multRes_CECARRYIN_INT,
      RSTC => t_weightUpdateMod2_multL_Mmult_multRes_RSTC_INT,
      RSTCARRYIN => t_weightUpdateMod2_multL_Mmult_multRes_RSTCARRYIN_INT,
      CED => t_weightUpdateMod2_multL_Mmult_multRes_CED_INT,
      RSTD => t_weightUpdateMod2_multL_Mmult_multRes_RSTD_INT,
      CEOPMODE => t_weightUpdateMod2_multL_Mmult_multRes_CEOPMODE_INT,
      CEC => t_weightUpdateMod2_multL_Mmult_multRes_CEC_INT,
      RSTOPMODE => t_weightUpdateMod2_multL_Mmult_multRes_RSTOPMODE_INT,
      RSTM => t_weightUpdateMod2_multL_Mmult_multRes_RSTM_INT,
      CLK => t_weightUpdateMod2_multL_Mmult_multRes_CLK_INT,
      RSTB => t_weightUpdateMod2_multL_Mmult_multRes_RSTB_INT,
      CEM => t_weightUpdateMod2_multL_Mmult_multRes_CEM_INT,
      CEB => t_weightUpdateMod2_multL_Mmult_multRes_CEB_INT,
      CARRYIN => GND,
      CEP => t_weightUpdateMod2_multL_Mmult_multRes_CEP_INT,
      CEA => t_weightUpdateMod2_multL_Mmult_multRes_CEA_INT,
      RSTA => t_weightUpdateMod2_multL_Mmult_multRes_RSTA_INT,
      RSTP => t_weightUpdateMod2_multL_Mmult_multRes_RSTP_INT,
      CARRYOUTF => t_weightUpdateMod2_multL_Mmult_multRes_CARRYOUTF,
      CARRYOUT => t_weightUpdateMod2_multL_Mmult_multRes_CARRYOUT,
      B(17) => GND,
      B(16) => GND,
      B(15) => GND,
      B(14) => GND,
      B(13) => GND,
      B(12) => GND,
      B(11) => GND,
      B(10) => GND,
      B(9) => GND,
      B(8) => GND,
      B(7) => GND,
      B(6) => GND,
      B(5) => GND,
      B(4) => GND,
      B(3) => VCC,
      B(2) => GND,
      B(1) => GND,
      B(0) => GND,
      PCIN(47) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN47,
      PCIN(46) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN46,
      PCIN(45) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN45,
      PCIN(44) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN44,
      PCIN(43) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN43,
      PCIN(42) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN42,
      PCIN(41) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN41,
      PCIN(40) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN40,
      PCIN(39) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN39,
      PCIN(38) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN38,
      PCIN(37) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN37,
      PCIN(36) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN36,
      PCIN(35) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN35,
      PCIN(34) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN34,
      PCIN(33) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN33,
      PCIN(32) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN32,
      PCIN(31) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN31,
      PCIN(30) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN30,
      PCIN(29) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN29,
      PCIN(28) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN28,
      PCIN(27) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN27,
      PCIN(26) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN26,
      PCIN(25) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN25,
      PCIN(24) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN24,
      PCIN(23) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN23,
      PCIN(22) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN22,
      PCIN(21) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN21,
      PCIN(20) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN20,
      PCIN(19) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN19,
      PCIN(18) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN18,
      PCIN(17) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN17,
      PCIN(16) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN16,
      PCIN(15) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN15,
      PCIN(14) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN14,
      PCIN(13) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN13,
      PCIN(12) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN12,
      PCIN(11) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN11,
      PCIN(10) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN10,
      PCIN(9) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN9,
      PCIN(8) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN8,
      PCIN(7) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN7,
      PCIN(6) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN6,
      PCIN(5) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN5,
      PCIN(4) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN4,
      PCIN(3) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN3,
      PCIN(2) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN2,
      PCIN(1) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN1,
      PCIN(0) => t_weightUpdateMod2_multL_Mmult_multRes_PCIN0,
      C(47) => GND,
      C(46) => GND,
      C(45) => GND,
      C(44) => GND,
      C(43) => GND,
      C(42) => GND,
      C(41) => GND,
      C(40) => GND,
      C(39) => GND,
      C(38) => GND,
      C(37) => GND,
      C(36) => GND,
      C(35) => GND,
      C(34) => GND,
      C(33) => GND,
      C(32) => GND,
      C(31) => GND,
      C(30) => GND,
      C(29) => GND,
      C(28) => GND,
      C(27) => GND,
      C(26) => GND,
      C(25) => GND,
      C(24) => GND,
      C(23) => GND,
      C(22) => GND,
      C(21) => GND,
      C(20) => GND,
      C(19) => GND,
      C(18) => GND,
      C(17) => GND,
      C(16) => GND,
      C(15) => GND,
      C(14) => GND,
      C(13) => GND,
      C(12) => GND,
      C(11) => GND,
      C(10) => GND,
      C(9) => GND,
      C(8) => GND,
      C(7) => GND,
      C(6) => GND,
      C(5) => GND,
      C(4) => GND,
      C(3) => GND,
      C(2) => GND,
      C(1) => GND,
      C(0) => GND,
      OPMODE(7) => GND,
      OPMODE(6) => GND,
      OPMODE(5) => GND,
      OPMODE(4) => GND,
      OPMODE(3) => GND,
      OPMODE(2) => GND,
      OPMODE(1) => GND,
      OPMODE(0) => VCC,
      D(17) => GND,
      D(16) => GND,
      D(15) => GND,
      D(14) => GND,
      D(13) => GND,
      D(12) => GND,
      D(11) => GND,
      D(10) => GND,
      D(9) => GND,
      D(8) => GND,
      D(7) => GND,
      D(6) => GND,
      D(5) => GND,
      D(4) => GND,
      D(3) => GND,
      D(2) => GND,
      D(1) => GND,
      D(0) => GND,
      A(17) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(16) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(15) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(14) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(13) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(12) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(11) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(10) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(9) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(8) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(7) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(6) => t_weightUpdateMod0_multL_posIn2_6_Q,
      A(5) => t_weightUpdateMod0_multL_posIn2_5_Q,
      A(4) => t_weightUpdateMod0_multL_posIn2_4_Q,
      A(3) => t_weightDKMult0_posIn1(3),
      A(2) => t_weightDKMult0_posIn1(2),
      A(1) => t_weightUpdateMod0_multL_posIn2_1_Q,
      A(0) => t_deltaKMult_multRes(4),
      BCIN(17) => t_weightUpdateMod2_multL_Mmult_multRes_BCIN17,
      BCIN(16) => t_weightUpdateMod2_multL_Mmult_multRes_BCIN16,
      BCIN(15) => t_weightUpdateMod2_multL_Mmult_multRes_BCIN15,
      BCIN(14) => t_weightUpdateMod2_multL_Mmult_multRes_BCIN14,
      BCIN(13) => t_weightUpdateMod2_multL_Mmult_multRes_BCIN13,
      BCIN(12) => t_weightUpdateMod2_multL_Mmult_multRes_BCIN12,
      BCIN(11) => t_weightUpdateMod2_multL_Mmult_multRes_BCIN11,
      BCIN(10) => t_weightUpdateMod2_multL_Mmult_multRes_BCIN10,
      BCIN(9) => t_weightUpdateMod2_multL_Mmult_multRes_BCIN9,
      BCIN(8) => t_weightUpdateMod2_multL_Mmult_multRes_BCIN8,
      BCIN(7) => t_weightUpdateMod2_multL_Mmult_multRes_BCIN7,
      BCIN(6) => t_weightUpdateMod2_multL_Mmult_multRes_BCIN6,
      BCIN(5) => t_weightUpdateMod2_multL_Mmult_multRes_BCIN5,
      BCIN(4) => t_weightUpdateMod2_multL_Mmult_multRes_BCIN4,
      BCIN(3) => t_weightUpdateMod2_multL_Mmult_multRes_BCIN3,
      BCIN(2) => t_weightUpdateMod2_multL_Mmult_multRes_BCIN2,
      BCIN(1) => t_weightUpdateMod2_multL_Mmult_multRes_BCIN1,
      BCIN(0) => t_weightUpdateMod2_multL_Mmult_multRes_BCIN0,
      BCOUT(17) => t_weightUpdateMod2_multL_Mmult_multRes_BCOUT17,
      BCOUT(16) => t_weightUpdateMod2_multL_Mmult_multRes_BCOUT16,
      BCOUT(15) => t_weightUpdateMod2_multL_Mmult_multRes_BCOUT15,
      BCOUT(14) => t_weightUpdateMod2_multL_Mmult_multRes_BCOUT14,
      BCOUT(13) => t_weightUpdateMod2_multL_Mmult_multRes_BCOUT13,
      BCOUT(12) => t_weightUpdateMod2_multL_Mmult_multRes_BCOUT12,
      BCOUT(11) => t_weightUpdateMod2_multL_Mmult_multRes_BCOUT11,
      BCOUT(10) => t_weightUpdateMod2_multL_Mmult_multRes_BCOUT10,
      BCOUT(9) => t_weightUpdateMod2_multL_Mmult_multRes_BCOUT9,
      BCOUT(8) => t_weightUpdateMod2_multL_Mmult_multRes_BCOUT8,
      BCOUT(7) => t_weightUpdateMod2_multL_Mmult_multRes_BCOUT7,
      BCOUT(6) => t_weightUpdateMod2_multL_Mmult_multRes_BCOUT6,
      BCOUT(5) => t_weightUpdateMod2_multL_Mmult_multRes_BCOUT5,
      BCOUT(4) => t_weightUpdateMod2_multL_Mmult_multRes_BCOUT4,
      BCOUT(3) => t_weightUpdateMod2_multL_Mmult_multRes_BCOUT3,
      BCOUT(2) => t_weightUpdateMod2_multL_Mmult_multRes_BCOUT2,
      BCOUT(1) => t_weightUpdateMod2_multL_Mmult_multRes_BCOUT1,
      BCOUT(0) => t_weightUpdateMod2_multL_Mmult_multRes_BCOUT0,
      P(47) => t_weightUpdateMod2_multL_Mmult_multRes_P47,
      P(46) => t_weightUpdateMod2_multL_Mmult_multRes_P46,
      P(45) => t_weightUpdateMod2_multL_Mmult_multRes_P45,
      P(44) => t_weightUpdateMod2_multL_Mmult_multRes_P44,
      P(43) => t_weightUpdateMod2_multL_Mmult_multRes_P43,
      P(42) => t_weightUpdateMod2_multL_Mmult_multRes_P42,
      P(41) => t_weightUpdateMod2_multL_Mmult_multRes_P41,
      P(40) => t_weightUpdateMod2_multL_Mmult_multRes_P40,
      P(39) => t_weightUpdateMod2_multL_Mmult_multRes_P39,
      P(38) => t_weightUpdateMod2_multL_Mmult_multRes_P38,
      P(37) => t_weightUpdateMod2_multL_Mmult_multRes_P37,
      P(36) => t_weightUpdateMod2_multL_Mmult_multRes_P36,
      P(35) => t_weightUpdateMod2_multL_Mmult_multRes_P35,
      P(34) => t_weightUpdateMod2_multL_Mmult_multRes_P34,
      P(33) => t_weightUpdateMod2_multL_Mmult_multRes_P33,
      P(32) => t_weightUpdateMod2_multL_Mmult_multRes_P32,
      P(31) => t_weightUpdateMod2_multL_Mmult_multRes_P31,
      P(30) => t_weightUpdateMod2_multL_Mmult_multRes_P30,
      P(29) => t_weightUpdateMod2_multL_Mmult_multRes_P29,
      P(28) => t_weightUpdateMod2_multL_Mmult_multRes_P28,
      P(27) => t_weightUpdateMod2_multL_Mmult_multRes_P27,
      P(26) => t_weightUpdateMod2_multL_Mmult_multRes_P26,
      P(25) => t_weightUpdateMod2_multL_Mmult_multRes_P25,
      P(24) => t_weightUpdateMod2_multL_Mmult_multRes_P24,
      P(23) => t_weightUpdateMod2_multL_Mmult_multRes_P23,
      P(22) => t_weightUpdateMod2_multL_Mmult_multRes_P22,
      P(21) => t_weightUpdateMod2_multL_Mmult_multRes_P21,
      P(20) => t_weightUpdateMod2_multL_Mmult_multRes_P20,
      P(19) => t_weightUpdateMod2_multL_Mmult_multRes_P19,
      P(18) => t_weightUpdateMod2_multL_Mmult_multRes_P18,
      P(17) => t_weightUpdateMod2_multL_Mmult_multRes_P17,
      P(16) => t_weightUpdateMod2_multL_Mmult_multRes_P16,
      P(15) => t_weightUpdateMod2_multL_Mmult_multRes_P15,
      P(14) => t_weightUpdateMod2_multL_Mmult_multRes_P14,
      P(13) => t_weightUpdateMod2_multL_Mmult_multRes_P13,
      P(12) => t_weightUpdateMod2_multL_Mmult_multRes_P12,
      P(11) => t_weightUpdateMod2_multL_Mmult_multRes_P11,
      P(10) => t_weightUpdateMod2_multL_Mmult_multRes_P10,
      P(9) => t_weightUpdateMod2_multL_Mmult_multRes_P9,
      P(8) => t_weightUpdateMod2_multL_Mmult_multRes_P8,
      P(7) => t_weightUpdateMod2_multL_Mmult_multRes_P7,
      P(6) => t_weightUpdateMod2_multL_Mmult_multRes_P6,
      P(5) => t_weightUpdateMod2_multL_Mmult_multRes_P5,
      P(4) => t_weightUpdateMod2_multL_Mmult_multRes_P4,
      P(3) => t_weightUpdateMod2_multL_Mmult_multRes_P3,
      P(2) => t_weightUpdateMod2_multL_Mmult_multRes_P2,
      P(1) => t_weightUpdateMod2_multL_Mmult_multRes_P1,
      P(0) => t_weightUpdateMod2_multL_Mmult_multRes_P0,
      PCOUT(47) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT47,
      PCOUT(46) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT46,
      PCOUT(45) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT45,
      PCOUT(44) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT44,
      PCOUT(43) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT43,
      PCOUT(42) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT42,
      PCOUT(41) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT41,
      PCOUT(40) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT40,
      PCOUT(39) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT39,
      PCOUT(38) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT38,
      PCOUT(37) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT37,
      PCOUT(36) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT36,
      PCOUT(35) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT35,
      PCOUT(34) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT34,
      PCOUT(33) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT33,
      PCOUT(32) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT32,
      PCOUT(31) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT31,
      PCOUT(30) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT30,
      PCOUT(29) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT29,
      PCOUT(28) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT28,
      PCOUT(27) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT27,
      PCOUT(26) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT26,
      PCOUT(25) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT25,
      PCOUT(24) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT24,
      PCOUT(23) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT23,
      PCOUT(22) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT22,
      PCOUT(21) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT21,
      PCOUT(20) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT20,
      PCOUT(19) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT19,
      PCOUT(18) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT18,
      PCOUT(17) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT17,
      PCOUT(16) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT16,
      PCOUT(15) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT15,
      PCOUT(14) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT14,
      PCOUT(13) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT13,
      PCOUT(12) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT12,
      PCOUT(11) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT11,
      PCOUT(10) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT10,
      PCOUT(9) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT9,
      PCOUT(8) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT8,
      PCOUT(7) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT7,
      PCOUT(6) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT6,
      PCOUT(5) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT5,
      PCOUT(4) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT4,
      PCOUT(3) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT3,
      PCOUT(2) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT2,
      PCOUT(1) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT1,
      PCOUT(0) => t_weightUpdateMod2_multL_Mmult_multRes_PCOUT0,
      M(35) => t_weightUpdateMod2_multL_Mmult_multRes_M35,
      M(34) => t_weightUpdateMod2_multL_Mmult_multRes_M34,
      M(33) => t_weightUpdateMod2_multL_Mmult_multRes_M33,
      M(32) => t_weightUpdateMod2_multL_Mmult_multRes_M32,
      M(31) => t_weightUpdateMod2_multL_Mmult_multRes_M31,
      M(30) => t_weightUpdateMod2_multL_Mmult_multRes_M30,
      M(29) => t_weightUpdateMod2_multL_Mmult_multRes_M29,
      M(28) => t_weightUpdateMod2_multL_Mmult_multRes_M28,
      M(27) => t_weightUpdateMod2_multL_Mmult_multRes_M27,
      M(26) => t_weightUpdateMod2_multL_Mmult_multRes_M26,
      M(25) => t_weightUpdateMod2_multL_Mmult_multRes_M25,
      M(24) => t_weightUpdateMod2_multL_Mmult_multRes_M24,
      M(23) => t_weightUpdateMod2_multL_Mmult_multRes_M23,
      M(22) => t_weightUpdateMod2_multL_Mmult_multRes_M22,
      M(21) => t_weightUpdateMod2_multL_Mmult_multRes_M21,
      M(20) => t_weightUpdateMod2_multL_Mmult_multRes_M20,
      M(19) => t_weightUpdateMod2_multL_Mmult_multRes_M19,
      M(18) => t_weightUpdateMod2_multL_Mmult_multRes_M18,
      M(17) => t_weightUpdateMod2_multL_Mmult_multRes_M17,
      M(16) => t_weightUpdateMod2_multL_Mmult_multRes_M16,
      M(15) => t_weightUpdateMod2_multL_Mmult_multRes_M15,
      M(14) => t_weightUpdateMod2_multL_Mmult_multRes_M14,
      M(13) => t_weightUpdateMod2_multL_Mmult_multRes_M13,
      M(12) => t_weightUpdateMod2_multL_Mmult_multRes_M12,
      M(11) => t_weightUpdateMod2_multL_multRes(11),
      M(10) => t_weightUpdateMod2_multL_multRes(10),
      M(9) => t_weightUpdateMod2_multL_multRes(9),
      M(8) => t_weightUpdateMod2_multL_multRes(8),
      M(7) => t_weightUpdateMod2_multL_multRes(7),
      M(6) => t_weightUpdateMod2_multL_multRes(6),
      M(5) => t_weightUpdateMod2_multL_multRes(5),
      M(4) => t_weightUpdateMod2_leftMultTemp_0_Q,
      M(3) => t_weightUpdateMod2_multL_Mmult_multRes_M3,
      M(2) => t_weightUpdateMod2_multL_Mmult_multRes_M2,
      M(1) => t_weightUpdateMod2_multL_Mmult_multRes_M1,
      M(0) => t_weightUpdateMod2_multL_Mmult_multRes_M0
    );
  clk_BUFGP_BUFG : X_CKBUF
    generic map(
      LOC => "BUFGMUX_X3Y13",
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP_IBUFG_0,
      O => clk_BUFGP
    );
  t_weightDKMult1_Mmult_multRes_RSTPINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y7",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightDKMult1_Mmult_multRes_RSTP_INT
    );
  t_weightDKMult1_Mmult_multRes_RSTAINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y7",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightDKMult1_Mmult_multRes_RSTA_INT
    );
  t_weightDKMult1_Mmult_multRes_CEAINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y7",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightDKMult1_Mmult_multRes_CEA_INT
    );
  t_weightDKMult1_Mmult_multRes_CEPINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y7",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightDKMult1_Mmult_multRes_CEP_INT
    );
  t_weightDKMult1_Mmult_multRes_CEBINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y7",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightDKMult1_Mmult_multRes_CEB_INT
    );
  t_weightDKMult1_Mmult_multRes_CEMINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y7",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightDKMult1_Mmult_multRes_CEM_INT
    );
  t_weightDKMult1_Mmult_multRes_RSTBINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y7",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightDKMult1_Mmult_multRes_RSTB_INT
    );
  t_weightDKMult1_Mmult_multRes_CLKINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y7",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightDKMult1_Mmult_multRes_CLK_INT
    );
  t_weightDKMult1_Mmult_multRes_RSTMINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y7",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightDKMult1_Mmult_multRes_RSTM_INT
    );
  t_weightDKMult1_Mmult_multRes_RSTOPMODEINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y7",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightDKMult1_Mmult_multRes_RSTOPMODE_INT
    );
  t_weightDKMult1_Mmult_multRes_CECINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y7",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightDKMult1_Mmult_multRes_CEC_INT
    );
  t_weightDKMult1_Mmult_multRes_CEOPMODEINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y7",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightDKMult1_Mmult_multRes_CEOPMODE_INT
    );
  t_weightDKMult1_Mmult_multRes_RSTDINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y7",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightDKMult1_Mmult_multRes_RSTD_INT
    );
  t_weightDKMult1_Mmult_multRes_CEDINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y7",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightDKMult1_Mmult_multRes_CED_INT
    );
  t_weightDKMult1_Mmult_multRes_RSTCARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X0Y7",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightDKMult1_Mmult_multRes_RSTCARRYIN_INT
    );
  t_weightDKMult1_Mmult_multRes_RSTCINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y7",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightDKMult1_Mmult_multRes_RSTC_INT
    );
  t_weightDKMult1_Mmult_multRes_CECARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X0Y7",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightDKMult1_Mmult_multRes_CECARRYIN_INT
    );
  t_weightDKMult1_Mmult_multRes : X_DSP48A1
    generic map(
      A0REG => 0,
      A1REG => 0,
      B0REG => 0,
      B1REG => 0,
      CREG => 0,
      DREG => 0,
      MREG => 0,
      OPMODEREG => 0,
      PREG => 0,
      CARRYINREG => 0,
      CARRYOUTREG => 0,
      B_INPUT => "DIRECT",
      CARRYINSEL => "OPMODE5",
      RSTTYPE => "SYNC",
      LOC => "DSP48_X0Y7"
    )
    port map (
      CECARRYIN => t_weightDKMult1_Mmult_multRes_CECARRYIN_INT,
      RSTC => t_weightDKMult1_Mmult_multRes_RSTC_INT,
      RSTCARRYIN => t_weightDKMult1_Mmult_multRes_RSTCARRYIN_INT,
      CED => t_weightDKMult1_Mmult_multRes_CED_INT,
      RSTD => t_weightDKMult1_Mmult_multRes_RSTD_INT,
      CEOPMODE => t_weightDKMult1_Mmult_multRes_CEOPMODE_INT,
      CEC => t_weightDKMult1_Mmult_multRes_CEC_INT,
      RSTOPMODE => t_weightDKMult1_Mmult_multRes_RSTOPMODE_INT,
      RSTM => t_weightDKMult1_Mmult_multRes_RSTM_INT,
      CLK => t_weightDKMult1_Mmult_multRes_CLK_INT,
      RSTB => t_weightDKMult1_Mmult_multRes_RSTB_INT,
      CEM => t_weightDKMult1_Mmult_multRes_CEM_INT,
      CEB => t_weightDKMult1_Mmult_multRes_CEB_INT,
      CARRYIN => GND,
      CEP => t_weightDKMult1_Mmult_multRes_CEP_INT,
      CEA => t_weightDKMult1_Mmult_multRes_CEA_INT,
      RSTA => t_weightDKMult1_Mmult_multRes_RSTA_INT,
      RSTP => t_weightDKMult1_Mmult_multRes_RSTP_INT,
      CARRYOUTF => t_weightDKMult1_Mmult_multRes_CARRYOUTF,
      CARRYOUT => t_weightDKMult1_Mmult_multRes_CARRYOUT,
      B(17) => t_weightDKMult0_posIn1_7_1_17152,
      B(16) => t_weightDKMult0_posIn1_7_1_17152,
      B(15) => t_weightDKMult0_posIn1_7_1_17152,
      B(14) => t_weightDKMult0_posIn1_7_1_17152,
      B(13) => t_weightDKMult0_posIn1_7_1_17152,
      B(12) => t_weightDKMult0_posIn1(7),
      B(11) => t_weightDKMult0_posIn1(7),
      B(10) => t_weightDKMult0_posIn1(7),
      B(9) => t_weightDKMult0_posIn1(7),
      B(8) => t_weightDKMult0_posIn1(7),
      B(7) => t_weightDKMult0_posIn1(7),
      B(6) => t_weightDKMult0_posIn1(6),
      B(5) => t_weightDKMult0_posIn1(5),
      B(4) => t_weightDKMult0_posIn1(4),
      B(3) => t_weightDKMult0_posIn1(3),
      B(2) => t_weightDKMult0_posIn1(2),
      B(1) => t_weightDKMult0_posIn1(1),
      B(0) => t_deltaKMult_multRes(4),
      PCIN(47) => t_weightDKMult1_Mmult_multRes_PCIN47,
      PCIN(46) => t_weightDKMult1_Mmult_multRes_PCIN46,
      PCIN(45) => t_weightDKMult1_Mmult_multRes_PCIN45,
      PCIN(44) => t_weightDKMult1_Mmult_multRes_PCIN44,
      PCIN(43) => t_weightDKMult1_Mmult_multRes_PCIN43,
      PCIN(42) => t_weightDKMult1_Mmult_multRes_PCIN42,
      PCIN(41) => t_weightDKMult1_Mmult_multRes_PCIN41,
      PCIN(40) => t_weightDKMult1_Mmult_multRes_PCIN40,
      PCIN(39) => t_weightDKMult1_Mmult_multRes_PCIN39,
      PCIN(38) => t_weightDKMult1_Mmult_multRes_PCIN38,
      PCIN(37) => t_weightDKMult1_Mmult_multRes_PCIN37,
      PCIN(36) => t_weightDKMult1_Mmult_multRes_PCIN36,
      PCIN(35) => t_weightDKMult1_Mmult_multRes_PCIN35,
      PCIN(34) => t_weightDKMult1_Mmult_multRes_PCIN34,
      PCIN(33) => t_weightDKMult1_Mmult_multRes_PCIN33,
      PCIN(32) => t_weightDKMult1_Mmult_multRes_PCIN32,
      PCIN(31) => t_weightDKMult1_Mmult_multRes_PCIN31,
      PCIN(30) => t_weightDKMult1_Mmult_multRes_PCIN30,
      PCIN(29) => t_weightDKMult1_Mmult_multRes_PCIN29,
      PCIN(28) => t_weightDKMult1_Mmult_multRes_PCIN28,
      PCIN(27) => t_weightDKMult1_Mmult_multRes_PCIN27,
      PCIN(26) => t_weightDKMult1_Mmult_multRes_PCIN26,
      PCIN(25) => t_weightDKMult1_Mmult_multRes_PCIN25,
      PCIN(24) => t_weightDKMult1_Mmult_multRes_PCIN24,
      PCIN(23) => t_weightDKMult1_Mmult_multRes_PCIN23,
      PCIN(22) => t_weightDKMult1_Mmult_multRes_PCIN22,
      PCIN(21) => t_weightDKMult1_Mmult_multRes_PCIN21,
      PCIN(20) => t_weightDKMult1_Mmult_multRes_PCIN20,
      PCIN(19) => t_weightDKMult1_Mmult_multRes_PCIN19,
      PCIN(18) => t_weightDKMult1_Mmult_multRes_PCIN18,
      PCIN(17) => t_weightDKMult1_Mmult_multRes_PCIN17,
      PCIN(16) => t_weightDKMult1_Mmult_multRes_PCIN16,
      PCIN(15) => t_weightDKMult1_Mmult_multRes_PCIN15,
      PCIN(14) => t_weightDKMult1_Mmult_multRes_PCIN14,
      PCIN(13) => t_weightDKMult1_Mmult_multRes_PCIN13,
      PCIN(12) => t_weightDKMult1_Mmult_multRes_PCIN12,
      PCIN(11) => t_weightDKMult1_Mmult_multRes_PCIN11,
      PCIN(10) => t_weightDKMult1_Mmult_multRes_PCIN10,
      PCIN(9) => t_weightDKMult1_Mmult_multRes_PCIN9,
      PCIN(8) => t_weightDKMult1_Mmult_multRes_PCIN8,
      PCIN(7) => t_weightDKMult1_Mmult_multRes_PCIN7,
      PCIN(6) => t_weightDKMult1_Mmult_multRes_PCIN6,
      PCIN(5) => t_weightDKMult1_Mmult_multRes_PCIN5,
      PCIN(4) => t_weightDKMult1_Mmult_multRes_PCIN4,
      PCIN(3) => t_weightDKMult1_Mmult_multRes_PCIN3,
      PCIN(2) => t_weightDKMult1_Mmult_multRes_PCIN2,
      PCIN(1) => t_weightDKMult1_Mmult_multRes_PCIN1,
      PCIN(0) => t_weightDKMult1_Mmult_multRes_PCIN0,
      C(47) => GND,
      C(46) => GND,
      C(45) => GND,
      C(44) => GND,
      C(43) => GND,
      C(42) => GND,
      C(41) => GND,
      C(40) => GND,
      C(39) => GND,
      C(38) => GND,
      C(37) => GND,
      C(36) => GND,
      C(35) => GND,
      C(34) => GND,
      C(33) => GND,
      C(32) => GND,
      C(31) => GND,
      C(30) => GND,
      C(29) => GND,
      C(28) => GND,
      C(27) => GND,
      C(26) => GND,
      C(25) => GND,
      C(24) => GND,
      C(23) => GND,
      C(22) => GND,
      C(21) => GND,
      C(20) => GND,
      C(19) => GND,
      C(18) => GND,
      C(17) => GND,
      C(16) => GND,
      C(15) => GND,
      C(14) => GND,
      C(13) => GND,
      C(12) => GND,
      C(11) => GND,
      C(10) => GND,
      C(9) => GND,
      C(8) => GND,
      C(7) => GND,
      C(6) => GND,
      C(5) => GND,
      C(4) => GND,
      C(3) => GND,
      C(2) => GND,
      C(1) => GND,
      C(0) => GND,
      OPMODE(7) => GND,
      OPMODE(6) => GND,
      OPMODE(5) => GND,
      OPMODE(4) => GND,
      OPMODE(3) => GND,
      OPMODE(2) => GND,
      OPMODE(1) => GND,
      OPMODE(0) => VCC,
      D(17) => GND,
      D(16) => GND,
      D(15) => GND,
      D(14) => GND,
      D(13) => GND,
      D(12) => GND,
      D(11) => GND,
      D(10) => GND,
      D(9) => GND,
      D(8) => GND,
      D(7) => GND,
      D(6) => GND,
      D(5) => GND,
      D(4) => GND,
      D(3) => GND,
      D(2) => GND,
      D(1) => GND,
      D(0) => GND,
      A(17) => t_weightDKMult1_posIn2_7_0,
      A(16) => t_weightDKMult1_posIn2_7_0,
      A(15) => t_weightDKMult1_posIn2_7_0,
      A(14) => t_weightDKMult1_posIn2_7_0,
      A(13) => t_weightDKMult1_posIn2_7_0,
      A(12) => t_weightDKMult1_posIn2_7_0,
      A(11) => t_weightDKMult1_posIn2_7_0,
      A(10) => t_weightDKMult1_posIn2_7_0,
      A(9) => t_weightDKMult1_posIn2_7_0,
      A(8) => t_weightDKMult1_posIn2_7_0,
      A(7) => t_weightDKMult1_posIn2_7_0,
      A(6) => t_weightDKMult1_posIn2(6),
      A(5) => t_weightDKMult1_posIn2(5),
      A(4) => t_weightDKMult1_posIn2(4),
      A(3) => t_weightDKMult1_posIn2(3),
      A(2) => t_weightDKMult1_posIn2_2_0,
      A(1) => t_weightDKMult1_posIn2_1_0,
      A(0) => t_weightIn1(0),
      BCIN(17) => t_weightDKMult1_Mmult_multRes_BCIN17,
      BCIN(16) => t_weightDKMult1_Mmult_multRes_BCIN16,
      BCIN(15) => t_weightDKMult1_Mmult_multRes_BCIN15,
      BCIN(14) => t_weightDKMult1_Mmult_multRes_BCIN14,
      BCIN(13) => t_weightDKMult1_Mmult_multRes_BCIN13,
      BCIN(12) => t_weightDKMult1_Mmult_multRes_BCIN12,
      BCIN(11) => t_weightDKMult1_Mmult_multRes_BCIN11,
      BCIN(10) => t_weightDKMult1_Mmult_multRes_BCIN10,
      BCIN(9) => t_weightDKMult1_Mmult_multRes_BCIN9,
      BCIN(8) => t_weightDKMult1_Mmult_multRes_BCIN8,
      BCIN(7) => t_weightDKMult1_Mmult_multRes_BCIN7,
      BCIN(6) => t_weightDKMult1_Mmult_multRes_BCIN6,
      BCIN(5) => t_weightDKMult1_Mmult_multRes_BCIN5,
      BCIN(4) => t_weightDKMult1_Mmult_multRes_BCIN4,
      BCIN(3) => t_weightDKMult1_Mmult_multRes_BCIN3,
      BCIN(2) => t_weightDKMult1_Mmult_multRes_BCIN2,
      BCIN(1) => t_weightDKMult1_Mmult_multRes_BCIN1,
      BCIN(0) => t_weightDKMult1_Mmult_multRes_BCIN0,
      BCOUT(17) => t_weightDKMult1_Mmult_multRes_BCOUT17,
      BCOUT(16) => t_weightDKMult1_Mmult_multRes_BCOUT16,
      BCOUT(15) => t_weightDKMult1_Mmult_multRes_BCOUT15,
      BCOUT(14) => t_weightDKMult1_Mmult_multRes_BCOUT14,
      BCOUT(13) => t_weightDKMult1_Mmult_multRes_BCOUT13,
      BCOUT(12) => t_weightDKMult1_Mmult_multRes_BCOUT12,
      BCOUT(11) => t_weightDKMult1_Mmult_multRes_BCOUT11,
      BCOUT(10) => t_weightDKMult1_Mmult_multRes_BCOUT10,
      BCOUT(9) => t_weightDKMult1_Mmult_multRes_BCOUT9,
      BCOUT(8) => t_weightDKMult1_Mmult_multRes_BCOUT8,
      BCOUT(7) => t_weightDKMult1_Mmult_multRes_BCOUT7,
      BCOUT(6) => t_weightDKMult1_Mmult_multRes_BCOUT6,
      BCOUT(5) => t_weightDKMult1_Mmult_multRes_BCOUT5,
      BCOUT(4) => t_weightDKMult1_Mmult_multRes_BCOUT4,
      BCOUT(3) => t_weightDKMult1_Mmult_multRes_BCOUT3,
      BCOUT(2) => t_weightDKMult1_Mmult_multRes_BCOUT2,
      BCOUT(1) => t_weightDKMult1_Mmult_multRes_BCOUT1,
      BCOUT(0) => t_weightDKMult1_Mmult_multRes_BCOUT0,
      P(47) => t_weightDKMult1_Mmult_multRes_P47,
      P(46) => t_weightDKMult1_Mmult_multRes_P46,
      P(45) => t_weightDKMult1_Mmult_multRes_P45,
      P(44) => t_weightDKMult1_Mmult_multRes_P44,
      P(43) => t_weightDKMult1_Mmult_multRes_P43,
      P(42) => t_weightDKMult1_Mmult_multRes_P42,
      P(41) => t_weightDKMult1_Mmult_multRes_P41,
      P(40) => t_weightDKMult1_Mmult_multRes_P40,
      P(39) => t_weightDKMult1_Mmult_multRes_P39,
      P(38) => t_weightDKMult1_Mmult_multRes_P38,
      P(37) => t_weightDKMult1_Mmult_multRes_P37,
      P(36) => t_weightDKMult1_Mmult_multRes_P36,
      P(35) => t_weightDKMult1_Mmult_multRes_P35,
      P(34) => t_weightDKMult1_Mmult_multRes_P34,
      P(33) => t_weightDKMult1_Mmult_multRes_P33,
      P(32) => t_weightDKMult1_Mmult_multRes_P32,
      P(31) => t_weightDKMult1_Mmult_multRes_P31,
      P(30) => t_weightDKMult1_Mmult_multRes_P30,
      P(29) => t_weightDKMult1_Mmult_multRes_P29,
      P(28) => t_weightDKMult1_Mmult_multRes_P28,
      P(27) => t_weightDKMult1_Mmult_multRes_P27,
      P(26) => t_weightDKMult1_Mmult_multRes_P26,
      P(25) => t_weightDKMult1_Mmult_multRes_P25,
      P(24) => t_weightDKMult1_Mmult_multRes_P24,
      P(23) => t_weightDKMult1_Mmult_multRes_P23,
      P(22) => t_weightDKMult1_Mmult_multRes_P22,
      P(21) => t_weightDKMult1_Mmult_multRes_P21,
      P(20) => t_weightDKMult1_Mmult_multRes_P20,
      P(19) => t_weightDKMult1_Mmult_multRes_P19,
      P(18) => t_weightDKMult1_Mmult_multRes_P18,
      P(17) => t_weightDKMult1_Mmult_multRes_P17,
      P(16) => t_weightDKMult1_Mmult_multRes_P16,
      P(15) => t_weightDKMult1_Mmult_multRes_P15,
      P(14) => t_weightDKMult1_Mmult_multRes_P14,
      P(13) => t_weightDKMult1_Mmult_multRes_P13,
      P(12) => t_weightDKMult1_Mmult_multRes_P12,
      P(11) => t_weightDKMult1_Mmult_multRes_P11,
      P(10) => t_weightDKMult1_Mmult_multRes_P10,
      P(9) => t_weightDKMult1_Mmult_multRes_P9,
      P(8) => t_weightDKMult1_Mmult_multRes_P8,
      P(7) => t_weightDKMult1_Mmult_multRes_P7,
      P(6) => t_weightDKMult1_Mmult_multRes_P6,
      P(5) => t_weightDKMult1_Mmult_multRes_P5,
      P(4) => t_weightDKMult1_Mmult_multRes_P4,
      P(3) => t_weightDKMult1_Mmult_multRes_P3,
      P(2) => t_weightDKMult1_Mmult_multRes_P2,
      P(1) => t_weightDKMult1_Mmult_multRes_P1,
      P(0) => t_weightDKMult1_Mmult_multRes_P0,
      PCOUT(47) => t_weightDKMult1_Mmult_multRes_PCOUT47,
      PCOUT(46) => t_weightDKMult1_Mmult_multRes_PCOUT46,
      PCOUT(45) => t_weightDKMult1_Mmult_multRes_PCOUT45,
      PCOUT(44) => t_weightDKMult1_Mmult_multRes_PCOUT44,
      PCOUT(43) => t_weightDKMult1_Mmult_multRes_PCOUT43,
      PCOUT(42) => t_weightDKMult1_Mmult_multRes_PCOUT42,
      PCOUT(41) => t_weightDKMult1_Mmult_multRes_PCOUT41,
      PCOUT(40) => t_weightDKMult1_Mmult_multRes_PCOUT40,
      PCOUT(39) => t_weightDKMult1_Mmult_multRes_PCOUT39,
      PCOUT(38) => t_weightDKMult1_Mmult_multRes_PCOUT38,
      PCOUT(37) => t_weightDKMult1_Mmult_multRes_PCOUT37,
      PCOUT(36) => t_weightDKMult1_Mmult_multRes_PCOUT36,
      PCOUT(35) => t_weightDKMult1_Mmult_multRes_PCOUT35,
      PCOUT(34) => t_weightDKMult1_Mmult_multRes_PCOUT34,
      PCOUT(33) => t_weightDKMult1_Mmult_multRes_PCOUT33,
      PCOUT(32) => t_weightDKMult1_Mmult_multRes_PCOUT32,
      PCOUT(31) => t_weightDKMult1_Mmult_multRes_PCOUT31,
      PCOUT(30) => t_weightDKMult1_Mmult_multRes_PCOUT30,
      PCOUT(29) => t_weightDKMult1_Mmult_multRes_PCOUT29,
      PCOUT(28) => t_weightDKMult1_Mmult_multRes_PCOUT28,
      PCOUT(27) => t_weightDKMult1_Mmult_multRes_PCOUT27,
      PCOUT(26) => t_weightDKMult1_Mmult_multRes_PCOUT26,
      PCOUT(25) => t_weightDKMult1_Mmult_multRes_PCOUT25,
      PCOUT(24) => t_weightDKMult1_Mmult_multRes_PCOUT24,
      PCOUT(23) => t_weightDKMult1_Mmult_multRes_PCOUT23,
      PCOUT(22) => t_weightDKMult1_Mmult_multRes_PCOUT22,
      PCOUT(21) => t_weightDKMult1_Mmult_multRes_PCOUT21,
      PCOUT(20) => t_weightDKMult1_Mmult_multRes_PCOUT20,
      PCOUT(19) => t_weightDKMult1_Mmult_multRes_PCOUT19,
      PCOUT(18) => t_weightDKMult1_Mmult_multRes_PCOUT18,
      PCOUT(17) => t_weightDKMult1_Mmult_multRes_PCOUT17,
      PCOUT(16) => t_weightDKMult1_Mmult_multRes_PCOUT16,
      PCOUT(15) => t_weightDKMult1_Mmult_multRes_PCOUT15,
      PCOUT(14) => t_weightDKMult1_Mmult_multRes_PCOUT14,
      PCOUT(13) => t_weightDKMult1_Mmult_multRes_PCOUT13,
      PCOUT(12) => t_weightDKMult1_Mmult_multRes_PCOUT12,
      PCOUT(11) => t_weightDKMult1_Mmult_multRes_PCOUT11,
      PCOUT(10) => t_weightDKMult1_Mmult_multRes_PCOUT10,
      PCOUT(9) => t_weightDKMult1_Mmult_multRes_PCOUT9,
      PCOUT(8) => t_weightDKMult1_Mmult_multRes_PCOUT8,
      PCOUT(7) => t_weightDKMult1_Mmult_multRes_PCOUT7,
      PCOUT(6) => t_weightDKMult1_Mmult_multRes_PCOUT6,
      PCOUT(5) => t_weightDKMult1_Mmult_multRes_PCOUT5,
      PCOUT(4) => t_weightDKMult1_Mmult_multRes_PCOUT4,
      PCOUT(3) => t_weightDKMult1_Mmult_multRes_PCOUT3,
      PCOUT(2) => t_weightDKMult1_Mmult_multRes_PCOUT2,
      PCOUT(1) => t_weightDKMult1_Mmult_multRes_PCOUT1,
      PCOUT(0) => t_weightDKMult1_Mmult_multRes_PCOUT0,
      M(35) => t_weightDKMult1_Mmult_multRes_M35,
      M(34) => t_weightDKMult1_Mmult_multRes_M34,
      M(33) => t_weightDKMult1_Mmult_multRes_M33,
      M(32) => t_weightDKMult1_Mmult_multRes_M32,
      M(31) => t_weightDKMult1_Mmult_multRes_M31,
      M(30) => t_weightDKMult1_Mmult_multRes_M30,
      M(29) => t_weightDKMult1_Mmult_multRes_M29,
      M(28) => t_weightDKMult1_Mmult_multRes_M28,
      M(27) => t_weightDKMult1_Mmult_multRes_M27,
      M(26) => t_weightDKMult1_Mmult_multRes_M26,
      M(25) => t_weightDKMult1_Mmult_multRes_M25,
      M(24) => t_weightDKMult1_Mmult_multRes_M24,
      M(23) => t_weightDKMult1_Mmult_multRes_M23,
      M(22) => t_weightDKMult1_Mmult_multRes_M22,
      M(21) => t_weightDKMult1_Mmult_multRes_M21,
      M(20) => t_weightDKMult1_Mmult_multRes_M20,
      M(19) => t_weightDKMult1_Mmult_multRes_M19,
      M(18) => t_weightDKMult1_Mmult_multRes_M18,
      M(17) => t_weightDKMult1_Mmult_multRes_M17,
      M(16) => t_weightDKMult1_Mmult_multRes_M16,
      M(15) => t_weightDKMult1_Mmult_multRes_M15,
      M(14) => t_weightDKMult1_Mmult_multRes_M14,
      M(13) => t_weightDKMult1_Mmult_multRes_M13,
      M(12) => t_weightDKMult1_Mmult_multRes_M12,
      M(11) => t_weightDKMult1_multRes(11),
      M(10) => t_weightDKMult1_multRes(10),
      M(9) => t_weightDKMult1_multRes(9),
      M(8) => t_weightDKMult1_multRes(8),
      M(7) => t_weightDKMult1_multRes(7),
      M(6) => t_weightDKMult1_multRes(6),
      M(5) => t_weightDKMult1_multRes(5),
      M(4) => weightDeltaKOutNode_8_Q,
      M(3) => t_weightDKMult1_Mmult_multRes_M3,
      M(2) => t_weightDKMult1_Mmult_multRes_M2,
      M(1) => t_weightDKMult1_Mmult_multRes_M1,
      M(0) => t_weightDKMult1_Mmult_multRes_M0
    );
  t_weightUpdateMod1_multL_Mmult_multRes_RSTPINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y6",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod1_multL_Mmult_multRes_RSTP_INT
    );
  t_weightUpdateMod1_multL_Mmult_multRes_RSTAINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y6",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod1_multL_Mmult_multRes_RSTA_INT
    );
  t_weightUpdateMod1_multL_Mmult_multRes_CEAINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y6",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod1_multL_Mmult_multRes_CEA_INT
    );
  t_weightUpdateMod1_multL_Mmult_multRes_CEPINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y6",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod1_multL_Mmult_multRes_CEP_INT
    );
  t_weightUpdateMod1_multL_Mmult_multRes_CEBINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y6",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod1_multL_Mmult_multRes_CEB_INT
    );
  t_weightUpdateMod1_multL_Mmult_multRes_CEMINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y6",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod1_multL_Mmult_multRes_CEM_INT
    );
  t_weightUpdateMod1_multL_Mmult_multRes_RSTBINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y6",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod1_multL_Mmult_multRes_RSTB_INT
    );
  t_weightUpdateMod1_multL_Mmult_multRes_CLKINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y6",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod1_multL_Mmult_multRes_CLK_INT
    );
  t_weightUpdateMod1_multL_Mmult_multRes_RSTMINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y6",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod1_multL_Mmult_multRes_RSTM_INT
    );
  t_weightUpdateMod1_multL_Mmult_multRes_RSTOPMODEINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y6",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod1_multL_Mmult_multRes_RSTOPMODE_INT
    );
  t_weightUpdateMod1_multL_Mmult_multRes_CECINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y6",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod1_multL_Mmult_multRes_CEC_INT
    );
  t_weightUpdateMod1_multL_Mmult_multRes_CEOPMODEINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y6",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod1_multL_Mmult_multRes_CEOPMODE_INT
    );
  t_weightUpdateMod1_multL_Mmult_multRes_RSTDINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y6",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod1_multL_Mmult_multRes_RSTD_INT
    );
  t_weightUpdateMod1_multL_Mmult_multRes_CEDINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y6",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod1_multL_Mmult_multRes_CED_INT
    );
  t_weightUpdateMod1_multL_Mmult_multRes_RSTCARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X0Y6",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod1_multL_Mmult_multRes_RSTCARRYIN_INT
    );
  t_weightUpdateMod1_multL_Mmult_multRes_RSTCINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y6",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod1_multL_Mmult_multRes_RSTC_INT
    );
  t_weightUpdateMod1_multL_Mmult_multRes_CECARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X0Y6",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod1_multL_Mmult_multRes_CECARRYIN_INT
    );
  t_weightUpdateMod1_multL_Mmult_multRes : X_DSP48A1
    generic map(
      A0REG => 0,
      A1REG => 0,
      B0REG => 0,
      B1REG => 0,
      CREG => 0,
      DREG => 0,
      MREG => 0,
      OPMODEREG => 0,
      PREG => 0,
      CARRYINREG => 0,
      CARRYOUTREG => 0,
      B_INPUT => "DIRECT",
      CARRYINSEL => "OPMODE5",
      RSTTYPE => "SYNC",
      LOC => "DSP48_X0Y6"
    )
    port map (
      CECARRYIN => t_weightUpdateMod1_multL_Mmult_multRes_CECARRYIN_INT,
      RSTC => t_weightUpdateMod1_multL_Mmult_multRes_RSTC_INT,
      RSTCARRYIN => t_weightUpdateMod1_multL_Mmult_multRes_RSTCARRYIN_INT,
      CED => t_weightUpdateMod1_multL_Mmult_multRes_CED_INT,
      RSTD => t_weightUpdateMod1_multL_Mmult_multRes_RSTD_INT,
      CEOPMODE => t_weightUpdateMod1_multL_Mmult_multRes_CEOPMODE_INT,
      CEC => t_weightUpdateMod1_multL_Mmult_multRes_CEC_INT,
      RSTOPMODE => t_weightUpdateMod1_multL_Mmult_multRes_RSTOPMODE_INT,
      RSTM => t_weightUpdateMod1_multL_Mmult_multRes_RSTM_INT,
      CLK => t_weightUpdateMod1_multL_Mmult_multRes_CLK_INT,
      RSTB => t_weightUpdateMod1_multL_Mmult_multRes_RSTB_INT,
      CEM => t_weightUpdateMod1_multL_Mmult_multRes_CEM_INT,
      CEB => t_weightUpdateMod1_multL_Mmult_multRes_CEB_INT,
      CARRYIN => GND,
      CEP => t_weightUpdateMod1_multL_Mmult_multRes_CEP_INT,
      CEA => t_weightUpdateMod1_multL_Mmult_multRes_CEA_INT,
      RSTA => t_weightUpdateMod1_multL_Mmult_multRes_RSTA_INT,
      RSTP => t_weightUpdateMod1_multL_Mmult_multRes_RSTP_INT,
      CARRYOUTF => t_weightUpdateMod1_multL_Mmult_multRes_CARRYOUTF,
      CARRYOUT => t_weightUpdateMod1_multL_Mmult_multRes_CARRYOUT,
      B(17) => GND,
      B(16) => GND,
      B(15) => GND,
      B(14) => GND,
      B(13) => GND,
      B(12) => GND,
      B(11) => GND,
      B(10) => GND,
      B(9) => GND,
      B(8) => GND,
      B(7) => GND,
      B(6) => GND,
      B(5) => GND,
      B(4) => GND,
      B(3) => VCC,
      B(2) => GND,
      B(1) => GND,
      B(0) => GND,
      PCIN(47) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN47,
      PCIN(46) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN46,
      PCIN(45) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN45,
      PCIN(44) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN44,
      PCIN(43) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN43,
      PCIN(42) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN42,
      PCIN(41) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN41,
      PCIN(40) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN40,
      PCIN(39) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN39,
      PCIN(38) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN38,
      PCIN(37) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN37,
      PCIN(36) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN36,
      PCIN(35) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN35,
      PCIN(34) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN34,
      PCIN(33) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN33,
      PCIN(32) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN32,
      PCIN(31) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN31,
      PCIN(30) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN30,
      PCIN(29) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN29,
      PCIN(28) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN28,
      PCIN(27) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN27,
      PCIN(26) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN26,
      PCIN(25) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN25,
      PCIN(24) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN24,
      PCIN(23) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN23,
      PCIN(22) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN22,
      PCIN(21) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN21,
      PCIN(20) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN20,
      PCIN(19) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN19,
      PCIN(18) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN18,
      PCIN(17) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN17,
      PCIN(16) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN16,
      PCIN(15) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN15,
      PCIN(14) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN14,
      PCIN(13) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN13,
      PCIN(12) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN12,
      PCIN(11) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN11,
      PCIN(10) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN10,
      PCIN(9) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN9,
      PCIN(8) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN8,
      PCIN(7) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN7,
      PCIN(6) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN6,
      PCIN(5) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN5,
      PCIN(4) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN4,
      PCIN(3) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN3,
      PCIN(2) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN2,
      PCIN(1) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN1,
      PCIN(0) => t_weightUpdateMod1_multL_Mmult_multRes_PCIN0,
      C(47) => GND,
      C(46) => GND,
      C(45) => GND,
      C(44) => GND,
      C(43) => GND,
      C(42) => GND,
      C(41) => GND,
      C(40) => GND,
      C(39) => GND,
      C(38) => GND,
      C(37) => GND,
      C(36) => GND,
      C(35) => GND,
      C(34) => GND,
      C(33) => GND,
      C(32) => GND,
      C(31) => GND,
      C(30) => GND,
      C(29) => GND,
      C(28) => GND,
      C(27) => GND,
      C(26) => GND,
      C(25) => GND,
      C(24) => GND,
      C(23) => GND,
      C(22) => GND,
      C(21) => GND,
      C(20) => GND,
      C(19) => GND,
      C(18) => GND,
      C(17) => GND,
      C(16) => GND,
      C(15) => GND,
      C(14) => GND,
      C(13) => GND,
      C(12) => GND,
      C(11) => GND,
      C(10) => GND,
      C(9) => GND,
      C(8) => GND,
      C(7) => GND,
      C(6) => GND,
      C(5) => GND,
      C(4) => GND,
      C(3) => GND,
      C(2) => GND,
      C(1) => GND,
      C(0) => GND,
      OPMODE(7) => GND,
      OPMODE(6) => GND,
      OPMODE(5) => GND,
      OPMODE(4) => GND,
      OPMODE(3) => GND,
      OPMODE(2) => GND,
      OPMODE(1) => GND,
      OPMODE(0) => VCC,
      D(17) => GND,
      D(16) => GND,
      D(15) => GND,
      D(14) => GND,
      D(13) => GND,
      D(12) => GND,
      D(11) => GND,
      D(10) => GND,
      D(9) => GND,
      D(8) => GND,
      D(7) => GND,
      D(6) => GND,
      D(5) => GND,
      D(4) => GND,
      D(3) => GND,
      D(2) => GND,
      D(1) => GND,
      D(0) => GND,
      A(17) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(16) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(15) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(14) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(13) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(12) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(11) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(10) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(9) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(8) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(7) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(6) => t_weightUpdateMod0_multL_posIn2_6_Q,
      A(5) => t_weightUpdateMod0_multL_posIn2_5_Q,
      A(4) => t_weightUpdateMod0_multL_posIn2_4_Q,
      A(3) => t_weightDKMult0_posIn1(3),
      A(2) => t_weightDKMult0_posIn1(2),
      A(1) => t_weightUpdateMod0_multL_posIn2_1_Q,
      A(0) => t_deltaKMult_multRes(4),
      BCIN(17) => t_weightUpdateMod1_multL_Mmult_multRes_BCIN17,
      BCIN(16) => t_weightUpdateMod1_multL_Mmult_multRes_BCIN16,
      BCIN(15) => t_weightUpdateMod1_multL_Mmult_multRes_BCIN15,
      BCIN(14) => t_weightUpdateMod1_multL_Mmult_multRes_BCIN14,
      BCIN(13) => t_weightUpdateMod1_multL_Mmult_multRes_BCIN13,
      BCIN(12) => t_weightUpdateMod1_multL_Mmult_multRes_BCIN12,
      BCIN(11) => t_weightUpdateMod1_multL_Mmult_multRes_BCIN11,
      BCIN(10) => t_weightUpdateMod1_multL_Mmult_multRes_BCIN10,
      BCIN(9) => t_weightUpdateMod1_multL_Mmult_multRes_BCIN9,
      BCIN(8) => t_weightUpdateMod1_multL_Mmult_multRes_BCIN8,
      BCIN(7) => t_weightUpdateMod1_multL_Mmult_multRes_BCIN7,
      BCIN(6) => t_weightUpdateMod1_multL_Mmult_multRes_BCIN6,
      BCIN(5) => t_weightUpdateMod1_multL_Mmult_multRes_BCIN5,
      BCIN(4) => t_weightUpdateMod1_multL_Mmult_multRes_BCIN4,
      BCIN(3) => t_weightUpdateMod1_multL_Mmult_multRes_BCIN3,
      BCIN(2) => t_weightUpdateMod1_multL_Mmult_multRes_BCIN2,
      BCIN(1) => t_weightUpdateMod1_multL_Mmult_multRes_BCIN1,
      BCIN(0) => t_weightUpdateMod1_multL_Mmult_multRes_BCIN0,
      BCOUT(17) => t_weightUpdateMod1_multL_Mmult_multRes_BCOUT17,
      BCOUT(16) => t_weightUpdateMod1_multL_Mmult_multRes_BCOUT16,
      BCOUT(15) => t_weightUpdateMod1_multL_Mmult_multRes_BCOUT15,
      BCOUT(14) => t_weightUpdateMod1_multL_Mmult_multRes_BCOUT14,
      BCOUT(13) => t_weightUpdateMod1_multL_Mmult_multRes_BCOUT13,
      BCOUT(12) => t_weightUpdateMod1_multL_Mmult_multRes_BCOUT12,
      BCOUT(11) => t_weightUpdateMod1_multL_Mmult_multRes_BCOUT11,
      BCOUT(10) => t_weightUpdateMod1_multL_Mmult_multRes_BCOUT10,
      BCOUT(9) => t_weightUpdateMod1_multL_Mmult_multRes_BCOUT9,
      BCOUT(8) => t_weightUpdateMod1_multL_Mmult_multRes_BCOUT8,
      BCOUT(7) => t_weightUpdateMod1_multL_Mmult_multRes_BCOUT7,
      BCOUT(6) => t_weightUpdateMod1_multL_Mmult_multRes_BCOUT6,
      BCOUT(5) => t_weightUpdateMod1_multL_Mmult_multRes_BCOUT5,
      BCOUT(4) => t_weightUpdateMod1_multL_Mmult_multRes_BCOUT4,
      BCOUT(3) => t_weightUpdateMod1_multL_Mmult_multRes_BCOUT3,
      BCOUT(2) => t_weightUpdateMod1_multL_Mmult_multRes_BCOUT2,
      BCOUT(1) => t_weightUpdateMod1_multL_Mmult_multRes_BCOUT1,
      BCOUT(0) => t_weightUpdateMod1_multL_Mmult_multRes_BCOUT0,
      P(47) => t_weightUpdateMod1_multL_Mmult_multRes_P47,
      P(46) => t_weightUpdateMod1_multL_Mmult_multRes_P46,
      P(45) => t_weightUpdateMod1_multL_Mmult_multRes_P45,
      P(44) => t_weightUpdateMod1_multL_Mmult_multRes_P44,
      P(43) => t_weightUpdateMod1_multL_Mmult_multRes_P43,
      P(42) => t_weightUpdateMod1_multL_Mmult_multRes_P42,
      P(41) => t_weightUpdateMod1_multL_Mmult_multRes_P41,
      P(40) => t_weightUpdateMod1_multL_Mmult_multRes_P40,
      P(39) => t_weightUpdateMod1_multL_Mmult_multRes_P39,
      P(38) => t_weightUpdateMod1_multL_Mmult_multRes_P38,
      P(37) => t_weightUpdateMod1_multL_Mmult_multRes_P37,
      P(36) => t_weightUpdateMod1_multL_Mmult_multRes_P36,
      P(35) => t_weightUpdateMod1_multL_Mmult_multRes_P35,
      P(34) => t_weightUpdateMod1_multL_Mmult_multRes_P34,
      P(33) => t_weightUpdateMod1_multL_Mmult_multRes_P33,
      P(32) => t_weightUpdateMod1_multL_Mmult_multRes_P32,
      P(31) => t_weightUpdateMod1_multL_Mmult_multRes_P31,
      P(30) => t_weightUpdateMod1_multL_Mmult_multRes_P30,
      P(29) => t_weightUpdateMod1_multL_Mmult_multRes_P29,
      P(28) => t_weightUpdateMod1_multL_Mmult_multRes_P28,
      P(27) => t_weightUpdateMod1_multL_Mmult_multRes_P27,
      P(26) => t_weightUpdateMod1_multL_Mmult_multRes_P26,
      P(25) => t_weightUpdateMod1_multL_Mmult_multRes_P25,
      P(24) => t_weightUpdateMod1_multL_Mmult_multRes_P24,
      P(23) => t_weightUpdateMod1_multL_Mmult_multRes_P23,
      P(22) => t_weightUpdateMod1_multL_Mmult_multRes_P22,
      P(21) => t_weightUpdateMod1_multL_Mmult_multRes_P21,
      P(20) => t_weightUpdateMod1_multL_Mmult_multRes_P20,
      P(19) => t_weightUpdateMod1_multL_Mmult_multRes_P19,
      P(18) => t_weightUpdateMod1_multL_Mmult_multRes_P18,
      P(17) => t_weightUpdateMod1_multL_Mmult_multRes_P17,
      P(16) => t_weightUpdateMod1_multL_Mmult_multRes_P16,
      P(15) => t_weightUpdateMod1_multL_Mmult_multRes_P15,
      P(14) => t_weightUpdateMod1_multL_Mmult_multRes_P14,
      P(13) => t_weightUpdateMod1_multL_Mmult_multRes_P13,
      P(12) => t_weightUpdateMod1_multL_Mmult_multRes_P12,
      P(11) => t_weightUpdateMod1_multL_Mmult_multRes_P11,
      P(10) => t_weightUpdateMod1_multL_Mmult_multRes_P10,
      P(9) => t_weightUpdateMod1_multL_Mmult_multRes_P9,
      P(8) => t_weightUpdateMod1_multL_Mmult_multRes_P8,
      P(7) => t_weightUpdateMod1_multL_Mmult_multRes_P7,
      P(6) => t_weightUpdateMod1_multL_Mmult_multRes_P6,
      P(5) => t_weightUpdateMod1_multL_Mmult_multRes_P5,
      P(4) => t_weightUpdateMod1_multL_Mmult_multRes_P4,
      P(3) => t_weightUpdateMod1_multL_Mmult_multRes_P3,
      P(2) => t_weightUpdateMod1_multL_Mmult_multRes_P2,
      P(1) => t_weightUpdateMod1_multL_Mmult_multRes_P1,
      P(0) => t_weightUpdateMod1_multL_Mmult_multRes_P0,
      PCOUT(47) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT47,
      PCOUT(46) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT46,
      PCOUT(45) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT45,
      PCOUT(44) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT44,
      PCOUT(43) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT43,
      PCOUT(42) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT42,
      PCOUT(41) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT41,
      PCOUT(40) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT40,
      PCOUT(39) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT39,
      PCOUT(38) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT38,
      PCOUT(37) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT37,
      PCOUT(36) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT36,
      PCOUT(35) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT35,
      PCOUT(34) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT34,
      PCOUT(33) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT33,
      PCOUT(32) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT32,
      PCOUT(31) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT31,
      PCOUT(30) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT30,
      PCOUT(29) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT29,
      PCOUT(28) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT28,
      PCOUT(27) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT27,
      PCOUT(26) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT26,
      PCOUT(25) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT25,
      PCOUT(24) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT24,
      PCOUT(23) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT23,
      PCOUT(22) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT22,
      PCOUT(21) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT21,
      PCOUT(20) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT20,
      PCOUT(19) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT19,
      PCOUT(18) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT18,
      PCOUT(17) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT17,
      PCOUT(16) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT16,
      PCOUT(15) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT15,
      PCOUT(14) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT14,
      PCOUT(13) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT13,
      PCOUT(12) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT12,
      PCOUT(11) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT11,
      PCOUT(10) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT10,
      PCOUT(9) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT9,
      PCOUT(8) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT8,
      PCOUT(7) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT7,
      PCOUT(6) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT6,
      PCOUT(5) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT5,
      PCOUT(4) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT4,
      PCOUT(3) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT3,
      PCOUT(2) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT2,
      PCOUT(1) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT1,
      PCOUT(0) => t_weightUpdateMod1_multL_Mmult_multRes_PCOUT0,
      M(35) => t_weightUpdateMod1_multL_Mmult_multRes_M35,
      M(34) => t_weightUpdateMod1_multL_Mmult_multRes_M34,
      M(33) => t_weightUpdateMod1_multL_Mmult_multRes_M33,
      M(32) => t_weightUpdateMod1_multL_Mmult_multRes_M32,
      M(31) => t_weightUpdateMod1_multL_Mmult_multRes_M31,
      M(30) => t_weightUpdateMod1_multL_Mmult_multRes_M30,
      M(29) => t_weightUpdateMod1_multL_Mmult_multRes_M29,
      M(28) => t_weightUpdateMod1_multL_Mmult_multRes_M28,
      M(27) => t_weightUpdateMod1_multL_Mmult_multRes_M27,
      M(26) => t_weightUpdateMod1_multL_Mmult_multRes_M26,
      M(25) => t_weightUpdateMod1_multL_Mmult_multRes_M25,
      M(24) => t_weightUpdateMod1_multL_Mmult_multRes_M24,
      M(23) => t_weightUpdateMod1_multL_Mmult_multRes_M23,
      M(22) => t_weightUpdateMod1_multL_Mmult_multRes_M22,
      M(21) => t_weightUpdateMod1_multL_Mmult_multRes_M21,
      M(20) => t_weightUpdateMod1_multL_Mmult_multRes_M20,
      M(19) => t_weightUpdateMod1_multL_Mmult_multRes_M19,
      M(18) => t_weightUpdateMod1_multL_Mmult_multRes_M18,
      M(17) => t_weightUpdateMod1_multL_Mmult_multRes_M17,
      M(16) => t_weightUpdateMod1_multL_Mmult_multRes_M16,
      M(15) => t_weightUpdateMod1_multL_Mmult_multRes_M15,
      M(14) => t_weightUpdateMod1_multL_Mmult_multRes_M14,
      M(13) => t_weightUpdateMod1_multL_Mmult_multRes_M13,
      M(12) => t_weightUpdateMod1_multL_Mmult_multRes_M12,
      M(11) => t_weightUpdateMod1_multL_multRes(11),
      M(10) => t_weightUpdateMod1_multL_multRes(10),
      M(9) => t_weightUpdateMod1_multL_multRes(9),
      M(8) => t_weightUpdateMod1_multL_multRes(8),
      M(7) => t_weightUpdateMod1_multL_multRes(7),
      M(6) => t_weightUpdateMod1_multL_multRes(6),
      M(5) => t_weightUpdateMod1_multL_multRes(5),
      M(4) => t_weightUpdateMod1_leftMultTemp_0_Q,
      M(3) => t_weightUpdateMod1_multL_Mmult_multRes_M3,
      M(2) => t_weightUpdateMod1_multL_Mmult_multRes_M2,
      M(1) => t_weightUpdateMod1_multL_Mmult_multRes_M1,
      M(0) => t_weightUpdateMod1_multL_Mmult_multRes_M0
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_RSTPINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y13",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_RSTP_INT
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_RSTAINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y13",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_RSTA_INT
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_CEAINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y13",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_CEA_INT
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_CEPINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y13",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_CEP_INT
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_CEBINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y13",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_CEB_INT
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_CEMINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y13",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_CEM_INT
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_RSTBINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y13",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_RSTB_INT
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_CLKINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y13",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_CLK_INT
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_RSTMINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y13",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_RSTM_INT
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_RSTOPMODEINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y13",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_RSTOPMODE_INT
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_CECINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y13",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_CEC_INT
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_CEOPMODEINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y13",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_CEOPMODE_INT
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_RSTDINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y13",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_RSTD_INT
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_CEDINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y13",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_CED_INT
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_RSTCARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X0Y13",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_RSTCARRYIN_INT
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_RSTCINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y13",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_RSTC_INT
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes_CECARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X0Y13",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => mL_weightUpdateMod0_multAll_Mmult_multRes_CECARRYIN_INT
    );
  mL_weightUpdateMod0_multAll_Mmult_multRes : X_DSP48A1
    generic map(
      A0REG => 0,
      A1REG => 0,
      B0REG => 0,
      B1REG => 0,
      CREG => 0,
      DREG => 0,
      MREG => 0,
      OPMODEREG => 0,
      PREG => 0,
      CARRYINREG => 0,
      CARRYOUTREG => 0,
      B_INPUT => "DIRECT",
      CARRYINSEL => "OPMODE5",
      RSTTYPE => "SYNC",
      LOC => "DSP48_X0Y13"
    )
    port map (
      CECARRYIN => mL_weightUpdateMod0_multAll_Mmult_multRes_CECARRYIN_INT,
      RSTC => mL_weightUpdateMod0_multAll_Mmult_multRes_RSTC_INT,
      RSTCARRYIN => mL_weightUpdateMod0_multAll_Mmult_multRes_RSTCARRYIN_INT,
      CED => mL_weightUpdateMod0_multAll_Mmult_multRes_CED_INT,
      RSTD => mL_weightUpdateMod0_multAll_Mmult_multRes_RSTD_INT,
      CEOPMODE => mL_weightUpdateMod0_multAll_Mmult_multRes_CEOPMODE_INT,
      CEC => mL_weightUpdateMod0_multAll_Mmult_multRes_CEC_INT,
      RSTOPMODE => mL_weightUpdateMod0_multAll_Mmult_multRes_RSTOPMODE_INT,
      RSTM => mL_weightUpdateMod0_multAll_Mmult_multRes_RSTM_INT,
      CLK => mL_weightUpdateMod0_multAll_Mmult_multRes_CLK_INT,
      RSTB => mL_weightUpdateMod0_multAll_Mmult_multRes_RSTB_INT,
      CEM => mL_weightUpdateMod0_multAll_Mmult_multRes_CEM_INT,
      CEB => mL_weightUpdateMod0_multAll_Mmult_multRes_CEB_INT,
      CARRYIN => GND,
      CEP => mL_weightUpdateMod0_multAll_Mmult_multRes_CEP_INT,
      CEA => mL_weightUpdateMod0_multAll_Mmult_multRes_CEA_INT,
      RSTA => mL_weightUpdateMod0_multAll_Mmult_multRes_RSTA_INT,
      RSTP => mL_weightUpdateMod0_multAll_Mmult_multRes_RSTP_INT,
      CARRYOUTF => mL_weightUpdateMod0_multAll_Mmult_multRes_CARRYOUTF,
      CARRYOUT => mL_weightUpdateMod0_multAll_Mmult_multRes_CARRYOUT,
      B(17) => mL_weightUpdateMod0_multAll_posIn1(7),
      B(16) => mL_weightUpdateMod0_multAll_posIn1(7),
      B(15) => mL_weightUpdateMod0_multAll_posIn1(7),
      B(14) => mL_weightUpdateMod0_multAll_posIn1(7),
      B(13) => mL_weightUpdateMod0_multAll_posIn1(7),
      B(12) => mL_weightUpdateMod0_multAll_posIn1(7),
      B(11) => mL_weightUpdateMod0_multAll_posIn1(7),
      B(10) => mL_weightUpdateMod0_multAll_posIn1(7),
      B(9) => mL_weightUpdateMod0_multAll_posIn1(7),
      B(8) => mL_weightUpdateMod0_multAll_posIn1(7),
      B(7) => mL_weightUpdateMod0_multAll_posIn1(7),
      B(6) => mL_weightUpdateMod0_multAll_posIn1(6),
      B(5) => mL_weightUpdateMod0_multAll_posIn1(5),
      B(4) => mL_weightUpdateMod0_multAll_posIn1_4_0,
      B(3) => mL_weightUpdateMod0_multAll_posIn1(3),
      B(2) => mL_weightUpdateMod0_multAll_posIn1_2_0,
      B(1) => GND,
      B(0) => GND,
      PCIN(47) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN47,
      PCIN(46) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN46,
      PCIN(45) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN45,
      PCIN(44) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN44,
      PCIN(43) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN43,
      PCIN(42) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN42,
      PCIN(41) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN41,
      PCIN(40) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN40,
      PCIN(39) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN39,
      PCIN(38) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN38,
      PCIN(37) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN37,
      PCIN(36) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN36,
      PCIN(35) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN35,
      PCIN(34) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN34,
      PCIN(33) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN33,
      PCIN(32) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN32,
      PCIN(31) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN31,
      PCIN(30) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN30,
      PCIN(29) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN29,
      PCIN(28) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN28,
      PCIN(27) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN27,
      PCIN(26) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN26,
      PCIN(25) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN25,
      PCIN(24) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN24,
      PCIN(23) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN23,
      PCIN(22) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN22,
      PCIN(21) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN21,
      PCIN(20) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN20,
      PCIN(19) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN19,
      PCIN(18) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN18,
      PCIN(17) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN17,
      PCIN(16) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN16,
      PCIN(15) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN15,
      PCIN(14) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN14,
      PCIN(13) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN13,
      PCIN(12) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN12,
      PCIN(11) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN11,
      PCIN(10) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN10,
      PCIN(9) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN9,
      PCIN(8) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN8,
      PCIN(7) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN7,
      PCIN(6) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN6,
      PCIN(5) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN5,
      PCIN(4) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN4,
      PCIN(3) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN3,
      PCIN(2) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN2,
      PCIN(1) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN1,
      PCIN(0) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCIN0,
      C(47) => GND,
      C(46) => GND,
      C(45) => GND,
      C(44) => GND,
      C(43) => GND,
      C(42) => GND,
      C(41) => GND,
      C(40) => GND,
      C(39) => GND,
      C(38) => GND,
      C(37) => GND,
      C(36) => GND,
      C(35) => GND,
      C(34) => GND,
      C(33) => GND,
      C(32) => GND,
      C(31) => GND,
      C(30) => GND,
      C(29) => GND,
      C(28) => GND,
      C(27) => GND,
      C(26) => GND,
      C(25) => GND,
      C(24) => GND,
      C(23) => GND,
      C(22) => GND,
      C(21) => GND,
      C(20) => GND,
      C(19) => GND,
      C(18) => GND,
      C(17) => GND,
      C(16) => GND,
      C(15) => GND,
      C(14) => GND,
      C(13) => GND,
      C(12) => GND,
      C(11) => GND,
      C(10) => GND,
      C(9) => GND,
      C(8) => GND,
      C(7) => GND,
      C(6) => GND,
      C(5) => GND,
      C(4) => GND,
      C(3) => GND,
      C(2) => GND,
      C(1) => GND,
      C(0) => GND,
      OPMODE(7) => GND,
      OPMODE(6) => GND,
      OPMODE(5) => GND,
      OPMODE(4) => GND,
      OPMODE(3) => GND,
      OPMODE(2) => GND,
      OPMODE(1) => GND,
      OPMODE(0) => VCC,
      D(17) => GND,
      D(16) => GND,
      D(15) => GND,
      D(14) => GND,
      D(13) => GND,
      D(12) => GND,
      D(11) => GND,
      D(10) => GND,
      D(9) => GND,
      D(8) => GND,
      D(7) => GND,
      D(6) => GND,
      D(5) => GND,
      D(4) => GND,
      D(3) => GND,
      D(2) => GND,
      D(1) => GND,
      D(0) => GND,
      A(17) => mL_weightUpdateMod0_multAll_posIn2(7),
      A(16) => mL_weightUpdateMod0_multAll_posIn2(7),
      A(15) => mL_weightUpdateMod0_multAll_posIn2(7),
      A(14) => mL_weightUpdateMod0_multAll_posIn2(7),
      A(13) => mL_weightUpdateMod0_multAll_posIn2(7),
      A(12) => mL_weightUpdateMod0_multAll_posIn2(7),
      A(11) => mL_weightUpdateMod0_multAll_posIn2(7),
      A(10) => mL_weightUpdateMod0_multAll_posIn2(7),
      A(9) => mL_weightUpdateMod0_multAll_posIn2(7),
      A(8) => mL_weightUpdateMod0_multAll_posIn2(7),
      A(7) => mL_weightUpdateMod0_multAll_posIn2(7),
      A(6) => mL_weightUpdateMod0_multAll_posIn2(6),
      A(5) => mL_weightUpdateMod0_multAll_posIn2(5),
      A(4) => mL_weightUpdateMod0_multAll_posIn2(4),
      A(3) => mL_weightUpdateMod0_multAll_posIn2(3),
      A(2) => mL_weightUpdateMod0_multAll_posIn2(2),
      A(1) => mL_weightUpdateMod0_multAll_posIn2(1),
      A(0) => mL_weightUpdateMod0_multAll_posIn2_0_0,
      BCIN(17) => mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN17,
      BCIN(16) => mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN16,
      BCIN(15) => mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN15,
      BCIN(14) => mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN14,
      BCIN(13) => mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN13,
      BCIN(12) => mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN12,
      BCIN(11) => mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN11,
      BCIN(10) => mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN10,
      BCIN(9) => mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN9,
      BCIN(8) => mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN8,
      BCIN(7) => mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN7,
      BCIN(6) => mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN6,
      BCIN(5) => mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN5,
      BCIN(4) => mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN4,
      BCIN(3) => mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN3,
      BCIN(2) => mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN2,
      BCIN(1) => mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN1,
      BCIN(0) => mL_weightUpdateMod0_multAll_Mmult_multRes_BCIN0,
      BCOUT(17) => mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT17,
      BCOUT(16) => mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT16,
      BCOUT(15) => mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT15,
      BCOUT(14) => mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT14,
      BCOUT(13) => mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT13,
      BCOUT(12) => mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT12,
      BCOUT(11) => mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT11,
      BCOUT(10) => mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT10,
      BCOUT(9) => mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT9,
      BCOUT(8) => mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT8,
      BCOUT(7) => mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT7,
      BCOUT(6) => mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT6,
      BCOUT(5) => mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT5,
      BCOUT(4) => mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT4,
      BCOUT(3) => mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT3,
      BCOUT(2) => mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT2,
      BCOUT(1) => mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT1,
      BCOUT(0) => mL_weightUpdateMod0_multAll_Mmult_multRes_BCOUT0,
      P(47) => mL_weightUpdateMod0_multAll_Mmult_multRes_P47,
      P(46) => mL_weightUpdateMod0_multAll_Mmult_multRes_P46,
      P(45) => mL_weightUpdateMod0_multAll_Mmult_multRes_P45,
      P(44) => mL_weightUpdateMod0_multAll_Mmult_multRes_P44,
      P(43) => mL_weightUpdateMod0_multAll_Mmult_multRes_P43,
      P(42) => mL_weightUpdateMod0_multAll_Mmult_multRes_P42,
      P(41) => mL_weightUpdateMod0_multAll_Mmult_multRes_P41,
      P(40) => mL_weightUpdateMod0_multAll_Mmult_multRes_P40,
      P(39) => mL_weightUpdateMod0_multAll_Mmult_multRes_P39,
      P(38) => mL_weightUpdateMod0_multAll_Mmult_multRes_P38,
      P(37) => mL_weightUpdateMod0_multAll_Mmult_multRes_P37,
      P(36) => mL_weightUpdateMod0_multAll_Mmult_multRes_P36,
      P(35) => mL_weightUpdateMod0_multAll_Mmult_multRes_P35,
      P(34) => mL_weightUpdateMod0_multAll_Mmult_multRes_P34,
      P(33) => mL_weightUpdateMod0_multAll_Mmult_multRes_P33,
      P(32) => mL_weightUpdateMod0_multAll_Mmult_multRes_P32,
      P(31) => mL_weightUpdateMod0_multAll_Mmult_multRes_P31,
      P(30) => mL_weightUpdateMod0_multAll_Mmult_multRes_P30,
      P(29) => mL_weightUpdateMod0_multAll_Mmult_multRes_P29,
      P(28) => mL_weightUpdateMod0_multAll_Mmult_multRes_P28,
      P(27) => mL_weightUpdateMod0_multAll_Mmult_multRes_P27,
      P(26) => mL_weightUpdateMod0_multAll_Mmult_multRes_P26,
      P(25) => mL_weightUpdateMod0_multAll_Mmult_multRes_P25,
      P(24) => mL_weightUpdateMod0_multAll_Mmult_multRes_P24,
      P(23) => mL_weightUpdateMod0_multAll_Mmult_multRes_P23,
      P(22) => mL_weightUpdateMod0_multAll_Mmult_multRes_P22,
      P(21) => mL_weightUpdateMod0_multAll_Mmult_multRes_P21,
      P(20) => mL_weightUpdateMod0_multAll_Mmult_multRes_P20,
      P(19) => mL_weightUpdateMod0_multAll_Mmult_multRes_P19,
      P(18) => mL_weightUpdateMod0_multAll_Mmult_multRes_P18,
      P(17) => mL_weightUpdateMod0_multAll_Mmult_multRes_P17,
      P(16) => mL_weightUpdateMod0_multAll_Mmult_multRes_P16,
      P(15) => mL_weightUpdateMod0_multAll_Mmult_multRes_P15,
      P(14) => mL_weightUpdateMod0_multAll_Mmult_multRes_P14,
      P(13) => mL_weightUpdateMod0_multAll_Mmult_multRes_P13,
      P(12) => mL_weightUpdateMod0_multAll_Mmult_multRes_P12,
      P(11) => mL_weightUpdateMod0_multAll_Mmult_multRes_P11,
      P(10) => mL_weightUpdateMod0_multAll_Mmult_multRes_P10,
      P(9) => mL_weightUpdateMod0_multAll_Mmult_multRes_P9,
      P(8) => mL_weightUpdateMod0_multAll_Mmult_multRes_P8,
      P(7) => mL_weightUpdateMod0_multAll_Mmult_multRes_P7,
      P(6) => mL_weightUpdateMod0_multAll_Mmult_multRes_P6,
      P(5) => mL_weightUpdateMod0_multAll_Mmult_multRes_P5,
      P(4) => mL_weightUpdateMod0_multAll_Mmult_multRes_P4,
      P(3) => mL_weightUpdateMod0_multAll_Mmult_multRes_P3,
      P(2) => mL_weightUpdateMod0_multAll_Mmult_multRes_P2,
      P(1) => mL_weightUpdateMod0_multAll_Mmult_multRes_P1,
      P(0) => mL_weightUpdateMod0_multAll_Mmult_multRes_P0,
      PCOUT(47) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT47,
      PCOUT(46) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT46,
      PCOUT(45) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT45,
      PCOUT(44) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT44,
      PCOUT(43) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT43,
      PCOUT(42) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT42,
      PCOUT(41) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT41,
      PCOUT(40) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT40,
      PCOUT(39) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT39,
      PCOUT(38) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT38,
      PCOUT(37) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT37,
      PCOUT(36) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT36,
      PCOUT(35) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT35,
      PCOUT(34) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT34,
      PCOUT(33) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT33,
      PCOUT(32) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT32,
      PCOUT(31) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT31,
      PCOUT(30) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT30,
      PCOUT(29) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT29,
      PCOUT(28) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT28,
      PCOUT(27) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT27,
      PCOUT(26) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT26,
      PCOUT(25) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT25,
      PCOUT(24) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT24,
      PCOUT(23) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT23,
      PCOUT(22) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT22,
      PCOUT(21) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT21,
      PCOUT(20) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT20,
      PCOUT(19) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT19,
      PCOUT(18) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT18,
      PCOUT(17) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT17,
      PCOUT(16) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT16,
      PCOUT(15) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT15,
      PCOUT(14) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT14,
      PCOUT(13) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT13,
      PCOUT(12) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT12,
      PCOUT(11) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT11,
      PCOUT(10) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT10,
      PCOUT(9) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT9,
      PCOUT(8) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT8,
      PCOUT(7) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT7,
      PCOUT(6) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT6,
      PCOUT(5) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT5,
      PCOUT(4) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT4,
      PCOUT(3) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT3,
      PCOUT(2) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT2,
      PCOUT(1) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT1,
      PCOUT(0) => mL_weightUpdateMod0_multAll_Mmult_multRes_PCOUT0,
      M(35) => mL_weightUpdateMod0_multAll_Mmult_multRes_M35,
      M(34) => mL_weightUpdateMod0_multAll_Mmult_multRes_M34,
      M(33) => mL_weightUpdateMod0_multAll_Mmult_multRes_M33,
      M(32) => mL_weightUpdateMod0_multAll_Mmult_multRes_M32,
      M(31) => mL_weightUpdateMod0_multAll_Mmult_multRes_M31,
      M(30) => mL_weightUpdateMod0_multAll_Mmult_multRes_M30,
      M(29) => mL_weightUpdateMod0_multAll_Mmult_multRes_M29,
      M(28) => mL_weightUpdateMod0_multAll_Mmult_multRes_M28,
      M(27) => mL_weightUpdateMod0_multAll_Mmult_multRes_M27,
      M(26) => mL_weightUpdateMod0_multAll_Mmult_multRes_M26,
      M(25) => mL_weightUpdateMod0_multAll_Mmult_multRes_M25,
      M(24) => mL_weightUpdateMod0_multAll_Mmult_multRes_M24,
      M(23) => mL_weightUpdateMod0_multAll_Mmult_multRes_M23,
      M(22) => mL_weightUpdateMod0_multAll_Mmult_multRes_M22,
      M(21) => mL_weightUpdateMod0_multAll_Mmult_multRes_M21,
      M(20) => mL_weightUpdateMod0_multAll_Mmult_multRes_M20,
      M(19) => mL_weightUpdateMod0_multAll_Mmult_multRes_M19,
      M(18) => mL_weightUpdateMod0_multAll_Mmult_multRes_M18,
      M(17) => mL_weightUpdateMod0_multAll_Mmult_multRes_M17,
      M(16) => mL_weightUpdateMod0_multAll_Mmult_multRes_M16,
      M(15) => mL_weightUpdateMod0_multAll_Mmult_multRes_M15,
      M(14) => mL_weightUpdateMod0_multAll_Mmult_multRes_M14,
      M(13) => mL_weightUpdateMod0_multAll_Mmult_multRes_M13,
      M(12) => mL_weightUpdateMod0_multAll_Mmult_multRes_M12,
      M(11) => mL_weightUpdateMod0_multAll_multRes(11),
      M(10) => mL_weightUpdateMod0_multAll_multRes(10),
      M(9) => mL_weightUpdateMod0_multAll_multRes(9),
      M(8) => mL_weightUpdateMod0_multAll_multRes(8),
      M(7) => mL_weightUpdateMod0_multAll_multRes(7),
      M(6) => mL_weightUpdateMod0_multAll_multRes(6),
      M(5) => mL_weightUpdateMod0_multAll_multRes(5),
      M(4) => mL_weightUpdateMod0_fullProd(0),
      M(3) => mL_weightUpdateMod0_multAll_Mmult_multRes_M3,
      M(2) => mL_weightUpdateMod0_multAll_Mmult_multRes_M2,
      M(1) => mL_weightUpdateMod0_multAll_Mmult_multRes_M1,
      M(0) => mL_weightUpdateMod0_multAll_Mmult_multRes_M0
    );
  t_weightUpdateMod0_multAll_Mmult_multRes_RSTPINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y11",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod0_multAll_Mmult_multRes_RSTP_INT
    );
  t_weightUpdateMod0_multAll_Mmult_multRes_RSTAINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y11",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod0_multAll_Mmult_multRes_RSTA_INT
    );
  t_weightUpdateMod0_multAll_Mmult_multRes_CEAINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y11",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod0_multAll_Mmult_multRes_CEA_INT
    );
  t_weightUpdateMod0_multAll_Mmult_multRes_CEPINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y11",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod0_multAll_Mmult_multRes_CEP_INT
    );
  t_weightUpdateMod0_multAll_Mmult_multRes_CEBINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y11",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod0_multAll_Mmult_multRes_CEB_INT
    );
  t_weightUpdateMod0_multAll_Mmult_multRes_CEMINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y11",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod0_multAll_Mmult_multRes_CEM_INT
    );
  t_weightUpdateMod0_multAll_Mmult_multRes_RSTBINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y11",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod0_multAll_Mmult_multRes_RSTB_INT
    );
  t_weightUpdateMod0_multAll_Mmult_multRes_CLKINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y11",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod0_multAll_Mmult_multRes_CLK_INT
    );
  t_weightUpdateMod0_multAll_Mmult_multRes_RSTMINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y11",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod0_multAll_Mmult_multRes_RSTM_INT
    );
  t_weightUpdateMod0_multAll_Mmult_multRes_RSTOPMODEINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y11",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod0_multAll_Mmult_multRes_RSTOPMODE_INT
    );
  t_weightUpdateMod0_multAll_Mmult_multRes_CECINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y11",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod0_multAll_Mmult_multRes_CEC_INT
    );
  t_weightUpdateMod0_multAll_Mmult_multRes_CEOPMODEINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y11",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod0_multAll_Mmult_multRes_CEOPMODE_INT
    );
  t_weightUpdateMod0_multAll_Mmult_multRes_RSTDINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y11",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod0_multAll_Mmult_multRes_RSTD_INT
    );
  t_weightUpdateMod0_multAll_Mmult_multRes_CEDINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y11",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod0_multAll_Mmult_multRes_CED_INT
    );
  t_weightUpdateMod0_multAll_Mmult_multRes_RSTCARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X0Y11",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod0_multAll_Mmult_multRes_RSTCARRYIN_INT
    );
  t_weightUpdateMod0_multAll_Mmult_multRes_RSTCINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y11",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod0_multAll_Mmult_multRes_RSTC_INT
    );
  t_weightUpdateMod0_multAll_Mmult_multRes_CECARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X0Y11",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod0_multAll_Mmult_multRes_CECARRYIN_INT
    );
  t_weightUpdateMod0_multAll_Mmult_multRes : X_DSP48A1
    generic map(
      A0REG => 0,
      A1REG => 0,
      B0REG => 0,
      B1REG => 0,
      CREG => 0,
      DREG => 0,
      MREG => 0,
      OPMODEREG => 0,
      PREG => 0,
      CARRYINREG => 0,
      CARRYOUTREG => 0,
      B_INPUT => "DIRECT",
      CARRYINSEL => "OPMODE5",
      RSTTYPE => "SYNC",
      LOC => "DSP48_X0Y11"
    )
    port map (
      CECARRYIN => t_weightUpdateMod0_multAll_Mmult_multRes_CECARRYIN_INT,
      RSTC => t_weightUpdateMod0_multAll_Mmult_multRes_RSTC_INT,
      RSTCARRYIN => t_weightUpdateMod0_multAll_Mmult_multRes_RSTCARRYIN_INT,
      CED => t_weightUpdateMod0_multAll_Mmult_multRes_CED_INT,
      RSTD => t_weightUpdateMod0_multAll_Mmult_multRes_RSTD_INT,
      CEOPMODE => t_weightUpdateMod0_multAll_Mmult_multRes_CEOPMODE_INT,
      CEC => t_weightUpdateMod0_multAll_Mmult_multRes_CEC_INT,
      RSTOPMODE => t_weightUpdateMod0_multAll_Mmult_multRes_RSTOPMODE_INT,
      RSTM => t_weightUpdateMod0_multAll_Mmult_multRes_RSTM_INT,
      CLK => t_weightUpdateMod0_multAll_Mmult_multRes_CLK_INT,
      RSTB => t_weightUpdateMod0_multAll_Mmult_multRes_RSTB_INT,
      CEM => t_weightUpdateMod0_multAll_Mmult_multRes_CEM_INT,
      CEB => t_weightUpdateMod0_multAll_Mmult_multRes_CEB_INT,
      CARRYIN => GND,
      CEP => t_weightUpdateMod0_multAll_Mmult_multRes_CEP_INT,
      CEA => t_weightUpdateMod0_multAll_Mmult_multRes_CEA_INT,
      RSTA => t_weightUpdateMod0_multAll_Mmult_multRes_RSTA_INT,
      RSTP => t_weightUpdateMod0_multAll_Mmult_multRes_RSTP_INT,
      CARRYOUTF => t_weightUpdateMod0_multAll_Mmult_multRes_CARRYOUTF,
      CARRYOUT => t_weightUpdateMod0_multAll_Mmult_multRes_CARRYOUT,
      B(17) => t_weightUpdateMod0_multAll_posIn1(7),
      B(16) => t_weightUpdateMod0_multAll_posIn1(7),
      B(15) => t_weightUpdateMod0_multAll_posIn1(7),
      B(14) => t_weightUpdateMod0_multAll_posIn1(7),
      B(13) => t_weightUpdateMod0_multAll_posIn1(7),
      B(12) => t_weightUpdateMod0_multAll_posIn1(7),
      B(11) => t_weightUpdateMod0_multAll_posIn1(7),
      B(10) => t_weightUpdateMod0_multAll_posIn1(7),
      B(9) => t_weightUpdateMod0_multAll_posIn1(7),
      B(8) => t_weightUpdateMod0_multAll_posIn1(7),
      B(7) => t_weightUpdateMod0_multAll_posIn1(7),
      B(6) => t_weightUpdateMod0_multAll_posIn1(6),
      B(5) => t_weightUpdateMod0_multAll_posIn1(5),
      B(4) => t_weightUpdateMod0_multAll_posIn1(4),
      B(3) => t_weightUpdateMod0_multAll_posIn1(3),
      B(2) => t_weightUpdateMod0_multAll_posIn1(2),
      B(1) => t_weightUpdateMod0_multAll_posIn1(1),
      B(0) => t_weightUpdateMod0_leftMultTemp_0_Q,
      PCIN(47) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN47,
      PCIN(46) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN46,
      PCIN(45) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN45,
      PCIN(44) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN44,
      PCIN(43) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN43,
      PCIN(42) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN42,
      PCIN(41) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN41,
      PCIN(40) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN40,
      PCIN(39) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN39,
      PCIN(38) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN38,
      PCIN(37) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN37,
      PCIN(36) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN36,
      PCIN(35) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN35,
      PCIN(34) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN34,
      PCIN(33) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN33,
      PCIN(32) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN32,
      PCIN(31) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN31,
      PCIN(30) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN30,
      PCIN(29) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN29,
      PCIN(28) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN28,
      PCIN(27) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN27,
      PCIN(26) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN26,
      PCIN(25) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN25,
      PCIN(24) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN24,
      PCIN(23) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN23,
      PCIN(22) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN22,
      PCIN(21) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN21,
      PCIN(20) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN20,
      PCIN(19) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN19,
      PCIN(18) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN18,
      PCIN(17) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN17,
      PCIN(16) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN16,
      PCIN(15) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN15,
      PCIN(14) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN14,
      PCIN(13) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN13,
      PCIN(12) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN12,
      PCIN(11) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN11,
      PCIN(10) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN10,
      PCIN(9) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN9,
      PCIN(8) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN8,
      PCIN(7) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN7,
      PCIN(6) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN6,
      PCIN(5) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN5,
      PCIN(4) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN4,
      PCIN(3) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN3,
      PCIN(2) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN2,
      PCIN(1) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN1,
      PCIN(0) => t_weightUpdateMod0_multAll_Mmult_multRes_PCIN0,
      C(47) => GND,
      C(46) => GND,
      C(45) => GND,
      C(44) => GND,
      C(43) => GND,
      C(42) => GND,
      C(41) => GND,
      C(40) => GND,
      C(39) => GND,
      C(38) => GND,
      C(37) => GND,
      C(36) => GND,
      C(35) => GND,
      C(34) => GND,
      C(33) => GND,
      C(32) => GND,
      C(31) => GND,
      C(30) => GND,
      C(29) => GND,
      C(28) => GND,
      C(27) => GND,
      C(26) => GND,
      C(25) => GND,
      C(24) => GND,
      C(23) => GND,
      C(22) => GND,
      C(21) => GND,
      C(20) => GND,
      C(19) => GND,
      C(18) => GND,
      C(17) => GND,
      C(16) => GND,
      C(15) => GND,
      C(14) => GND,
      C(13) => GND,
      C(12) => GND,
      C(11) => GND,
      C(10) => GND,
      C(9) => GND,
      C(8) => GND,
      C(7) => GND,
      C(6) => GND,
      C(5) => GND,
      C(4) => GND,
      C(3) => GND,
      C(2) => GND,
      C(1) => GND,
      C(0) => GND,
      OPMODE(7) => GND,
      OPMODE(6) => GND,
      OPMODE(5) => GND,
      OPMODE(4) => GND,
      OPMODE(3) => GND,
      OPMODE(2) => GND,
      OPMODE(1) => GND,
      OPMODE(0) => VCC,
      D(17) => GND,
      D(16) => GND,
      D(15) => GND,
      D(14) => GND,
      D(13) => GND,
      D(12) => GND,
      D(11) => GND,
      D(10) => GND,
      D(9) => GND,
      D(8) => GND,
      D(7) => GND,
      D(6) => GND,
      D(5) => GND,
      D(4) => GND,
      D(3) => GND,
      D(2) => GND,
      D(1) => GND,
      D(0) => GND,
      A(17) => GND,
      A(16) => GND,
      A(15) => GND,
      A(14) => GND,
      A(13) => GND,
      A(12) => GND,
      A(11) => GND,
      A(10) => GND,
      A(9) => GND,
      A(8) => GND,
      A(7) => GND,
      A(6) => GND,
      A(5) => GND,
      A(4) => mLOut(4),
      A(3) => mLOut(3),
      A(2) => mLOut(2),
      A(1) => mLOut(1),
      A(0) => mLOut(0),
      BCIN(17) => t_weightUpdateMod0_multAll_Mmult_multRes_BCIN17,
      BCIN(16) => t_weightUpdateMod0_multAll_Mmult_multRes_BCIN16,
      BCIN(15) => t_weightUpdateMod0_multAll_Mmult_multRes_BCIN15,
      BCIN(14) => t_weightUpdateMod0_multAll_Mmult_multRes_BCIN14,
      BCIN(13) => t_weightUpdateMod0_multAll_Mmult_multRes_BCIN13,
      BCIN(12) => t_weightUpdateMod0_multAll_Mmult_multRes_BCIN12,
      BCIN(11) => t_weightUpdateMod0_multAll_Mmult_multRes_BCIN11,
      BCIN(10) => t_weightUpdateMod0_multAll_Mmult_multRes_BCIN10,
      BCIN(9) => t_weightUpdateMod0_multAll_Mmult_multRes_BCIN9,
      BCIN(8) => t_weightUpdateMod0_multAll_Mmult_multRes_BCIN8,
      BCIN(7) => t_weightUpdateMod0_multAll_Mmult_multRes_BCIN7,
      BCIN(6) => t_weightUpdateMod0_multAll_Mmult_multRes_BCIN6,
      BCIN(5) => t_weightUpdateMod0_multAll_Mmult_multRes_BCIN5,
      BCIN(4) => t_weightUpdateMod0_multAll_Mmult_multRes_BCIN4,
      BCIN(3) => t_weightUpdateMod0_multAll_Mmult_multRes_BCIN3,
      BCIN(2) => t_weightUpdateMod0_multAll_Mmult_multRes_BCIN2,
      BCIN(1) => t_weightUpdateMod0_multAll_Mmult_multRes_BCIN1,
      BCIN(0) => t_weightUpdateMod0_multAll_Mmult_multRes_BCIN0,
      BCOUT(17) => t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT17,
      BCOUT(16) => t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT16,
      BCOUT(15) => t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT15,
      BCOUT(14) => t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT14,
      BCOUT(13) => t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT13,
      BCOUT(12) => t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT12,
      BCOUT(11) => t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT11,
      BCOUT(10) => t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT10,
      BCOUT(9) => t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT9,
      BCOUT(8) => t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT8,
      BCOUT(7) => t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT7,
      BCOUT(6) => t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT6,
      BCOUT(5) => t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT5,
      BCOUT(4) => t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT4,
      BCOUT(3) => t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT3,
      BCOUT(2) => t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT2,
      BCOUT(1) => t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT1,
      BCOUT(0) => t_weightUpdateMod0_multAll_Mmult_multRes_BCOUT0,
      P(47) => t_weightUpdateMod0_multAll_Mmult_multRes_P47,
      P(46) => t_weightUpdateMod0_multAll_Mmult_multRes_P46,
      P(45) => t_weightUpdateMod0_multAll_Mmult_multRes_P45,
      P(44) => t_weightUpdateMod0_multAll_Mmult_multRes_P44,
      P(43) => t_weightUpdateMod0_multAll_Mmult_multRes_P43,
      P(42) => t_weightUpdateMod0_multAll_Mmult_multRes_P42,
      P(41) => t_weightUpdateMod0_multAll_Mmult_multRes_P41,
      P(40) => t_weightUpdateMod0_multAll_Mmult_multRes_P40,
      P(39) => t_weightUpdateMod0_multAll_Mmult_multRes_P39,
      P(38) => t_weightUpdateMod0_multAll_Mmult_multRes_P38,
      P(37) => t_weightUpdateMod0_multAll_Mmult_multRes_P37,
      P(36) => t_weightUpdateMod0_multAll_Mmult_multRes_P36,
      P(35) => t_weightUpdateMod0_multAll_Mmult_multRes_P35,
      P(34) => t_weightUpdateMod0_multAll_Mmult_multRes_P34,
      P(33) => t_weightUpdateMod0_multAll_Mmult_multRes_P33,
      P(32) => t_weightUpdateMod0_multAll_Mmult_multRes_P32,
      P(31) => t_weightUpdateMod0_multAll_Mmult_multRes_P31,
      P(30) => t_weightUpdateMod0_multAll_Mmult_multRes_P30,
      P(29) => t_weightUpdateMod0_multAll_Mmult_multRes_P29,
      P(28) => t_weightUpdateMod0_multAll_Mmult_multRes_P28,
      P(27) => t_weightUpdateMod0_multAll_Mmult_multRes_P27,
      P(26) => t_weightUpdateMod0_multAll_Mmult_multRes_P26,
      P(25) => t_weightUpdateMod0_multAll_Mmult_multRes_P25,
      P(24) => t_weightUpdateMod0_multAll_Mmult_multRes_P24,
      P(23) => t_weightUpdateMod0_multAll_Mmult_multRes_P23,
      P(22) => t_weightUpdateMod0_multAll_Mmult_multRes_P22,
      P(21) => t_weightUpdateMod0_multAll_Mmult_multRes_P21,
      P(20) => t_weightUpdateMod0_multAll_Mmult_multRes_P20,
      P(19) => t_weightUpdateMod0_multAll_Mmult_multRes_P19,
      P(18) => t_weightUpdateMod0_multAll_Mmult_multRes_P18,
      P(17) => t_weightUpdateMod0_multAll_Mmult_multRes_P17,
      P(16) => t_weightUpdateMod0_multAll_Mmult_multRes_P16,
      P(15) => t_weightUpdateMod0_multAll_Mmult_multRes_P15,
      P(14) => t_weightUpdateMod0_multAll_Mmult_multRes_P14,
      P(13) => t_weightUpdateMod0_multAll_Mmult_multRes_P13,
      P(12) => t_weightUpdateMod0_multAll_Mmult_multRes_P12,
      P(11) => t_weightUpdateMod0_multAll_Mmult_multRes_P11,
      P(10) => t_weightUpdateMod0_multAll_Mmult_multRes_P10,
      P(9) => t_weightUpdateMod0_multAll_Mmult_multRes_P9,
      P(8) => t_weightUpdateMod0_multAll_Mmult_multRes_P8,
      P(7) => t_weightUpdateMod0_multAll_Mmult_multRes_P7,
      P(6) => t_weightUpdateMod0_multAll_Mmult_multRes_P6,
      P(5) => t_weightUpdateMod0_multAll_Mmult_multRes_P5,
      P(4) => t_weightUpdateMod0_multAll_Mmult_multRes_P4,
      P(3) => t_weightUpdateMod0_multAll_Mmult_multRes_P3,
      P(2) => t_weightUpdateMod0_multAll_Mmult_multRes_P2,
      P(1) => t_weightUpdateMod0_multAll_Mmult_multRes_P1,
      P(0) => t_weightUpdateMod0_multAll_Mmult_multRes_P0,
      PCOUT(47) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT47,
      PCOUT(46) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT46,
      PCOUT(45) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT45,
      PCOUT(44) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT44,
      PCOUT(43) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT43,
      PCOUT(42) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT42,
      PCOUT(41) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT41,
      PCOUT(40) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT40,
      PCOUT(39) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT39,
      PCOUT(38) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT38,
      PCOUT(37) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT37,
      PCOUT(36) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT36,
      PCOUT(35) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT35,
      PCOUT(34) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT34,
      PCOUT(33) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT33,
      PCOUT(32) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT32,
      PCOUT(31) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT31,
      PCOUT(30) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT30,
      PCOUT(29) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT29,
      PCOUT(28) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT28,
      PCOUT(27) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT27,
      PCOUT(26) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT26,
      PCOUT(25) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT25,
      PCOUT(24) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT24,
      PCOUT(23) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT23,
      PCOUT(22) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT22,
      PCOUT(21) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT21,
      PCOUT(20) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT20,
      PCOUT(19) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT19,
      PCOUT(18) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT18,
      PCOUT(17) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT17,
      PCOUT(16) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT16,
      PCOUT(15) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT15,
      PCOUT(14) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT14,
      PCOUT(13) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT13,
      PCOUT(12) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT12,
      PCOUT(11) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT11,
      PCOUT(10) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT10,
      PCOUT(9) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT9,
      PCOUT(8) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT8,
      PCOUT(7) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT7,
      PCOUT(6) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT6,
      PCOUT(5) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT5,
      PCOUT(4) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT4,
      PCOUT(3) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT3,
      PCOUT(2) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT2,
      PCOUT(1) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT1,
      PCOUT(0) => t_weightUpdateMod0_multAll_Mmult_multRes_PCOUT0,
      M(35) => t_weightUpdateMod0_multAll_Mmult_multRes_M35,
      M(34) => t_weightUpdateMod0_multAll_Mmult_multRes_M34,
      M(33) => t_weightUpdateMod0_multAll_Mmult_multRes_M33,
      M(32) => t_weightUpdateMod0_multAll_Mmult_multRes_M32,
      M(31) => t_weightUpdateMod0_multAll_Mmult_multRes_M31,
      M(30) => t_weightUpdateMod0_multAll_Mmult_multRes_M30,
      M(29) => t_weightUpdateMod0_multAll_Mmult_multRes_M29,
      M(28) => t_weightUpdateMod0_multAll_Mmult_multRes_M28,
      M(27) => t_weightUpdateMod0_multAll_Mmult_multRes_M27,
      M(26) => t_weightUpdateMod0_multAll_Mmult_multRes_M26,
      M(25) => t_weightUpdateMod0_multAll_Mmult_multRes_M25,
      M(24) => t_weightUpdateMod0_multAll_Mmult_multRes_M24,
      M(23) => t_weightUpdateMod0_multAll_Mmult_multRes_M23,
      M(22) => t_weightUpdateMod0_multAll_Mmult_multRes_M22,
      M(21) => t_weightUpdateMod0_multAll_Mmult_multRes_M21,
      M(20) => t_weightUpdateMod0_multAll_Mmult_multRes_M20,
      M(19) => t_weightUpdateMod0_multAll_Mmult_multRes_M19,
      M(18) => t_weightUpdateMod0_multAll_Mmult_multRes_M18,
      M(17) => t_weightUpdateMod0_multAll_Mmult_multRes_M17,
      M(16) => t_weightUpdateMod0_multAll_Mmult_multRes_M16,
      M(15) => t_weightUpdateMod0_multAll_Mmult_multRes_M15,
      M(14) => t_weightUpdateMod0_multAll_Mmult_multRes_M14,
      M(13) => t_weightUpdateMod0_multAll_Mmult_multRes_M13,
      M(12) => t_weightUpdateMod0_multAll_Mmult_multRes_M12,
      M(11) => t_weightUpdateMod0_multAll_multRes(11),
      M(10) => t_weightUpdateMod0_multAll_multRes(10),
      M(9) => t_weightUpdateMod0_multAll_multRes(9),
      M(8) => t_weightUpdateMod0_multAll_multRes(8),
      M(7) => t_weightUpdateMod0_multAll_multRes(7),
      M(6) => t_weightUpdateMod0_multAll_multRes(6),
      M(5) => t_weightUpdateMod0_multAll_multRes(5),
      M(4) => t_weightUpdateMod0_fullProd(0),
      M(3) => t_weightUpdateMod0_multAll_Mmult_multRes_M3,
      M(2) => t_weightUpdateMod0_multAll_Mmult_multRes_M2,
      M(1) => t_weightUpdateMod0_multAll_Mmult_multRes_M1,
      M(0) => t_weightUpdateMod0_multAll_Mmult_multRes_M0
    );
  t_weightUpdateMod1_multAll_Mmult_multRes_RSTPINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y4",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod1_multAll_Mmult_multRes_RSTP_INT
    );
  t_weightUpdateMod1_multAll_Mmult_multRes_RSTAINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y4",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod1_multAll_Mmult_multRes_RSTA_INT
    );
  t_weightUpdateMod1_multAll_Mmult_multRes_CEAINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y4",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod1_multAll_Mmult_multRes_CEA_INT
    );
  t_weightUpdateMod1_multAll_Mmult_multRes_CEPINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y4",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod1_multAll_Mmult_multRes_CEP_INT
    );
  t_weightUpdateMod1_multAll_Mmult_multRes_CEBINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y4",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod1_multAll_Mmult_multRes_CEB_INT
    );
  t_weightUpdateMod1_multAll_Mmult_multRes_CEMINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y4",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod1_multAll_Mmult_multRes_CEM_INT
    );
  t_weightUpdateMod1_multAll_Mmult_multRes_RSTBINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y4",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod1_multAll_Mmult_multRes_RSTB_INT
    );
  t_weightUpdateMod1_multAll_Mmult_multRes_CLKINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y4",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod1_multAll_Mmult_multRes_CLK_INT
    );
  t_weightUpdateMod1_multAll_Mmult_multRes_RSTMINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y4",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod1_multAll_Mmult_multRes_RSTM_INT
    );
  t_weightUpdateMod1_multAll_Mmult_multRes_RSTOPMODEINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y4",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod1_multAll_Mmult_multRes_RSTOPMODE_INT
    );
  t_weightUpdateMod1_multAll_Mmult_multRes_CECINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y4",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod1_multAll_Mmult_multRes_CEC_INT
    );
  t_weightUpdateMod1_multAll_Mmult_multRes_CEOPMODEINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y4",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod1_multAll_Mmult_multRes_CEOPMODE_INT
    );
  t_weightUpdateMod1_multAll_Mmult_multRes_RSTDINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y4",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod1_multAll_Mmult_multRes_RSTD_INT
    );
  t_weightUpdateMod1_multAll_Mmult_multRes_CEDINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y4",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod1_multAll_Mmult_multRes_CED_INT
    );
  t_weightUpdateMod1_multAll_Mmult_multRes_RSTCARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X0Y4",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod1_multAll_Mmult_multRes_RSTCARRYIN_INT
    );
  t_weightUpdateMod1_multAll_Mmult_multRes_RSTCINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y4",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod1_multAll_Mmult_multRes_RSTC_INT
    );
  t_weightUpdateMod1_multAll_Mmult_multRes_CECARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X0Y4",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod1_multAll_Mmult_multRes_CECARRYIN_INT
    );
  t_weightUpdateMod1_multAll_Mmult_multRes : X_DSP48A1
    generic map(
      A0REG => 0,
      A1REG => 0,
      B0REG => 0,
      B1REG => 0,
      CREG => 0,
      DREG => 0,
      MREG => 0,
      OPMODEREG => 0,
      PREG => 0,
      CARRYINREG => 0,
      CARRYOUTREG => 0,
      B_INPUT => "DIRECT",
      CARRYINSEL => "OPMODE5",
      RSTTYPE => "SYNC",
      LOC => "DSP48_X0Y4"
    )
    port map (
      CECARRYIN => t_weightUpdateMod1_multAll_Mmult_multRes_CECARRYIN_INT,
      RSTC => t_weightUpdateMod1_multAll_Mmult_multRes_RSTC_INT,
      RSTCARRYIN => t_weightUpdateMod1_multAll_Mmult_multRes_RSTCARRYIN_INT,
      CED => t_weightUpdateMod1_multAll_Mmult_multRes_CED_INT,
      RSTD => t_weightUpdateMod1_multAll_Mmult_multRes_RSTD_INT,
      CEOPMODE => t_weightUpdateMod1_multAll_Mmult_multRes_CEOPMODE_INT,
      CEC => t_weightUpdateMod1_multAll_Mmult_multRes_CEC_INT,
      RSTOPMODE => t_weightUpdateMod1_multAll_Mmult_multRes_RSTOPMODE_INT,
      RSTM => t_weightUpdateMod1_multAll_Mmult_multRes_RSTM_INT,
      CLK => t_weightUpdateMod1_multAll_Mmult_multRes_CLK_INT,
      RSTB => t_weightUpdateMod1_multAll_Mmult_multRes_RSTB_INT,
      CEM => t_weightUpdateMod1_multAll_Mmult_multRes_CEM_INT,
      CEB => t_weightUpdateMod1_multAll_Mmult_multRes_CEB_INT,
      CARRYIN => GND,
      CEP => t_weightUpdateMod1_multAll_Mmult_multRes_CEP_INT,
      CEA => t_weightUpdateMod1_multAll_Mmult_multRes_CEA_INT,
      RSTA => t_weightUpdateMod1_multAll_Mmult_multRes_RSTA_INT,
      RSTP => t_weightUpdateMod1_multAll_Mmult_multRes_RSTP_INT,
      CARRYOUTF => t_weightUpdateMod1_multAll_Mmult_multRes_CARRYOUTF,
      CARRYOUT => t_weightUpdateMod1_multAll_Mmult_multRes_CARRYOUT,
      B(17) => t_weightUpdateMod1_multAll_posIn1(7),
      B(16) => t_weightUpdateMod1_multAll_posIn1(7),
      B(15) => t_weightUpdateMod1_multAll_posIn1(7),
      B(14) => t_weightUpdateMod1_multAll_posIn1(7),
      B(13) => t_weightUpdateMod1_multAll_posIn1(7),
      B(12) => t_weightUpdateMod1_multAll_posIn1(7),
      B(11) => t_weightUpdateMod1_multAll_posIn1(7),
      B(10) => t_weightUpdateMod1_multAll_posIn1(7),
      B(9) => t_weightUpdateMod1_multAll_posIn1(7),
      B(8) => t_weightUpdateMod1_multAll_posIn1(7),
      B(7) => t_weightUpdateMod1_multAll_posIn1(7),
      B(6) => t_weightUpdateMod1_multAll_posIn1(6),
      B(5) => t_weightUpdateMod1_multAll_posIn1(5),
      B(4) => t_weightUpdateMod1_multAll_posIn1(4),
      B(3) => t_weightUpdateMod1_multAll_posIn1(3),
      B(2) => t_weightUpdateMod1_multAll_posIn1(2),
      B(1) => t_weightUpdateMod1_multAll_posIn1(1),
      B(0) => t_weightUpdateMod1_leftMultTemp_0_Q,
      PCIN(47) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN47,
      PCIN(46) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN46,
      PCIN(45) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN45,
      PCIN(44) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN44,
      PCIN(43) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN43,
      PCIN(42) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN42,
      PCIN(41) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN41,
      PCIN(40) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN40,
      PCIN(39) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN39,
      PCIN(38) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN38,
      PCIN(37) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN37,
      PCIN(36) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN36,
      PCIN(35) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN35,
      PCIN(34) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN34,
      PCIN(33) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN33,
      PCIN(32) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN32,
      PCIN(31) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN31,
      PCIN(30) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN30,
      PCIN(29) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN29,
      PCIN(28) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN28,
      PCIN(27) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN27,
      PCIN(26) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN26,
      PCIN(25) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN25,
      PCIN(24) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN24,
      PCIN(23) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN23,
      PCIN(22) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN22,
      PCIN(21) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN21,
      PCIN(20) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN20,
      PCIN(19) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN19,
      PCIN(18) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN18,
      PCIN(17) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN17,
      PCIN(16) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN16,
      PCIN(15) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN15,
      PCIN(14) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN14,
      PCIN(13) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN13,
      PCIN(12) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN12,
      PCIN(11) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN11,
      PCIN(10) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN10,
      PCIN(9) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN9,
      PCIN(8) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN8,
      PCIN(7) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN7,
      PCIN(6) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN6,
      PCIN(5) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN5,
      PCIN(4) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN4,
      PCIN(3) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN3,
      PCIN(2) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN2,
      PCIN(1) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN1,
      PCIN(0) => t_weightUpdateMod1_multAll_Mmult_multRes_PCIN0,
      C(47) => GND,
      C(46) => GND,
      C(45) => GND,
      C(44) => GND,
      C(43) => GND,
      C(42) => GND,
      C(41) => GND,
      C(40) => GND,
      C(39) => GND,
      C(38) => GND,
      C(37) => GND,
      C(36) => GND,
      C(35) => GND,
      C(34) => GND,
      C(33) => GND,
      C(32) => GND,
      C(31) => GND,
      C(30) => GND,
      C(29) => GND,
      C(28) => GND,
      C(27) => GND,
      C(26) => GND,
      C(25) => GND,
      C(24) => GND,
      C(23) => GND,
      C(22) => GND,
      C(21) => GND,
      C(20) => GND,
      C(19) => GND,
      C(18) => GND,
      C(17) => GND,
      C(16) => GND,
      C(15) => GND,
      C(14) => GND,
      C(13) => GND,
      C(12) => GND,
      C(11) => GND,
      C(10) => GND,
      C(9) => GND,
      C(8) => GND,
      C(7) => GND,
      C(6) => GND,
      C(5) => GND,
      C(4) => GND,
      C(3) => GND,
      C(2) => GND,
      C(1) => GND,
      C(0) => GND,
      OPMODE(7) => GND,
      OPMODE(6) => GND,
      OPMODE(5) => GND,
      OPMODE(4) => GND,
      OPMODE(3) => GND,
      OPMODE(2) => GND,
      OPMODE(1) => GND,
      OPMODE(0) => VCC,
      D(17) => GND,
      D(16) => GND,
      D(15) => GND,
      D(14) => GND,
      D(13) => GND,
      D(12) => GND,
      D(11) => GND,
      D(10) => GND,
      D(9) => GND,
      D(8) => GND,
      D(7) => GND,
      D(6) => GND,
      D(5) => GND,
      D(4) => GND,
      D(3) => GND,
      D(2) => GND,
      D(1) => GND,
      D(0) => GND,
      A(17) => GND,
      A(16) => GND,
      A(15) => GND,
      A(14) => GND,
      A(13) => GND,
      A(12) => GND,
      A(11) => GND,
      A(10) => GND,
      A(9) => GND,
      A(8) => GND,
      A(7) => GND,
      A(6) => GND,
      A(5) => GND,
      A(4) => mMOut(4),
      A(3) => mMOut(3),
      A(2) => mMOut(2),
      A(1) => mMOut(1),
      A(0) => mMOut(0),
      BCIN(17) => t_weightUpdateMod1_multAll_Mmult_multRes_BCIN17,
      BCIN(16) => t_weightUpdateMod1_multAll_Mmult_multRes_BCIN16,
      BCIN(15) => t_weightUpdateMod1_multAll_Mmult_multRes_BCIN15,
      BCIN(14) => t_weightUpdateMod1_multAll_Mmult_multRes_BCIN14,
      BCIN(13) => t_weightUpdateMod1_multAll_Mmult_multRes_BCIN13,
      BCIN(12) => t_weightUpdateMod1_multAll_Mmult_multRes_BCIN12,
      BCIN(11) => t_weightUpdateMod1_multAll_Mmult_multRes_BCIN11,
      BCIN(10) => t_weightUpdateMod1_multAll_Mmult_multRes_BCIN10,
      BCIN(9) => t_weightUpdateMod1_multAll_Mmult_multRes_BCIN9,
      BCIN(8) => t_weightUpdateMod1_multAll_Mmult_multRes_BCIN8,
      BCIN(7) => t_weightUpdateMod1_multAll_Mmult_multRes_BCIN7,
      BCIN(6) => t_weightUpdateMod1_multAll_Mmult_multRes_BCIN6,
      BCIN(5) => t_weightUpdateMod1_multAll_Mmult_multRes_BCIN5,
      BCIN(4) => t_weightUpdateMod1_multAll_Mmult_multRes_BCIN4,
      BCIN(3) => t_weightUpdateMod1_multAll_Mmult_multRes_BCIN3,
      BCIN(2) => t_weightUpdateMod1_multAll_Mmult_multRes_BCIN2,
      BCIN(1) => t_weightUpdateMod1_multAll_Mmult_multRes_BCIN1,
      BCIN(0) => t_weightUpdateMod1_multAll_Mmult_multRes_BCIN0,
      BCOUT(17) => t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT17,
      BCOUT(16) => t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT16,
      BCOUT(15) => t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT15,
      BCOUT(14) => t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT14,
      BCOUT(13) => t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT13,
      BCOUT(12) => t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT12,
      BCOUT(11) => t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT11,
      BCOUT(10) => t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT10,
      BCOUT(9) => t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT9,
      BCOUT(8) => t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT8,
      BCOUT(7) => t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT7,
      BCOUT(6) => t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT6,
      BCOUT(5) => t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT5,
      BCOUT(4) => t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT4,
      BCOUT(3) => t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT3,
      BCOUT(2) => t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT2,
      BCOUT(1) => t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT1,
      BCOUT(0) => t_weightUpdateMod1_multAll_Mmult_multRes_BCOUT0,
      P(47) => t_weightUpdateMod1_multAll_Mmult_multRes_P47,
      P(46) => t_weightUpdateMod1_multAll_Mmult_multRes_P46,
      P(45) => t_weightUpdateMod1_multAll_Mmult_multRes_P45,
      P(44) => t_weightUpdateMod1_multAll_Mmult_multRes_P44,
      P(43) => t_weightUpdateMod1_multAll_Mmult_multRes_P43,
      P(42) => t_weightUpdateMod1_multAll_Mmult_multRes_P42,
      P(41) => t_weightUpdateMod1_multAll_Mmult_multRes_P41,
      P(40) => t_weightUpdateMod1_multAll_Mmult_multRes_P40,
      P(39) => t_weightUpdateMod1_multAll_Mmult_multRes_P39,
      P(38) => t_weightUpdateMod1_multAll_Mmult_multRes_P38,
      P(37) => t_weightUpdateMod1_multAll_Mmult_multRes_P37,
      P(36) => t_weightUpdateMod1_multAll_Mmult_multRes_P36,
      P(35) => t_weightUpdateMod1_multAll_Mmult_multRes_P35,
      P(34) => t_weightUpdateMod1_multAll_Mmult_multRes_P34,
      P(33) => t_weightUpdateMod1_multAll_Mmult_multRes_P33,
      P(32) => t_weightUpdateMod1_multAll_Mmult_multRes_P32,
      P(31) => t_weightUpdateMod1_multAll_Mmult_multRes_P31,
      P(30) => t_weightUpdateMod1_multAll_Mmult_multRes_P30,
      P(29) => t_weightUpdateMod1_multAll_Mmult_multRes_P29,
      P(28) => t_weightUpdateMod1_multAll_Mmult_multRes_P28,
      P(27) => t_weightUpdateMod1_multAll_Mmult_multRes_P27,
      P(26) => t_weightUpdateMod1_multAll_Mmult_multRes_P26,
      P(25) => t_weightUpdateMod1_multAll_Mmult_multRes_P25,
      P(24) => t_weightUpdateMod1_multAll_Mmult_multRes_P24,
      P(23) => t_weightUpdateMod1_multAll_Mmult_multRes_P23,
      P(22) => t_weightUpdateMod1_multAll_Mmult_multRes_P22,
      P(21) => t_weightUpdateMod1_multAll_Mmult_multRes_P21,
      P(20) => t_weightUpdateMod1_multAll_Mmult_multRes_P20,
      P(19) => t_weightUpdateMod1_multAll_Mmult_multRes_P19,
      P(18) => t_weightUpdateMod1_multAll_Mmult_multRes_P18,
      P(17) => t_weightUpdateMod1_multAll_Mmult_multRes_P17,
      P(16) => t_weightUpdateMod1_multAll_Mmult_multRes_P16,
      P(15) => t_weightUpdateMod1_multAll_Mmult_multRes_P15,
      P(14) => t_weightUpdateMod1_multAll_Mmult_multRes_P14,
      P(13) => t_weightUpdateMod1_multAll_Mmult_multRes_P13,
      P(12) => t_weightUpdateMod1_multAll_Mmult_multRes_P12,
      P(11) => t_weightUpdateMod1_multAll_Mmult_multRes_P11,
      P(10) => t_weightUpdateMod1_multAll_Mmult_multRes_P10,
      P(9) => t_weightUpdateMod1_multAll_Mmult_multRes_P9,
      P(8) => t_weightUpdateMod1_multAll_Mmult_multRes_P8,
      P(7) => t_weightUpdateMod1_multAll_Mmult_multRes_P7,
      P(6) => t_weightUpdateMod1_multAll_Mmult_multRes_P6,
      P(5) => t_weightUpdateMod1_multAll_Mmult_multRes_P5,
      P(4) => t_weightUpdateMod1_multAll_Mmult_multRes_P4,
      P(3) => t_weightUpdateMod1_multAll_Mmult_multRes_P3,
      P(2) => t_weightUpdateMod1_multAll_Mmult_multRes_P2,
      P(1) => t_weightUpdateMod1_multAll_Mmult_multRes_P1,
      P(0) => t_weightUpdateMod1_multAll_Mmult_multRes_P0,
      PCOUT(47) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT47,
      PCOUT(46) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT46,
      PCOUT(45) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT45,
      PCOUT(44) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT44,
      PCOUT(43) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT43,
      PCOUT(42) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT42,
      PCOUT(41) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT41,
      PCOUT(40) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT40,
      PCOUT(39) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT39,
      PCOUT(38) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT38,
      PCOUT(37) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT37,
      PCOUT(36) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT36,
      PCOUT(35) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT35,
      PCOUT(34) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT34,
      PCOUT(33) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT33,
      PCOUT(32) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT32,
      PCOUT(31) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT31,
      PCOUT(30) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT30,
      PCOUT(29) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT29,
      PCOUT(28) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT28,
      PCOUT(27) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT27,
      PCOUT(26) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT26,
      PCOUT(25) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT25,
      PCOUT(24) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT24,
      PCOUT(23) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT23,
      PCOUT(22) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT22,
      PCOUT(21) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT21,
      PCOUT(20) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT20,
      PCOUT(19) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT19,
      PCOUT(18) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT18,
      PCOUT(17) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT17,
      PCOUT(16) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT16,
      PCOUT(15) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT15,
      PCOUT(14) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT14,
      PCOUT(13) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT13,
      PCOUT(12) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT12,
      PCOUT(11) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT11,
      PCOUT(10) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT10,
      PCOUT(9) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT9,
      PCOUT(8) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT8,
      PCOUT(7) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT7,
      PCOUT(6) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT6,
      PCOUT(5) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT5,
      PCOUT(4) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT4,
      PCOUT(3) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT3,
      PCOUT(2) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT2,
      PCOUT(1) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT1,
      PCOUT(0) => t_weightUpdateMod1_multAll_Mmult_multRes_PCOUT0,
      M(35) => t_weightUpdateMod1_multAll_Mmult_multRes_M35,
      M(34) => t_weightUpdateMod1_multAll_Mmult_multRes_M34,
      M(33) => t_weightUpdateMod1_multAll_Mmult_multRes_M33,
      M(32) => t_weightUpdateMod1_multAll_Mmult_multRes_M32,
      M(31) => t_weightUpdateMod1_multAll_Mmult_multRes_M31,
      M(30) => t_weightUpdateMod1_multAll_Mmult_multRes_M30,
      M(29) => t_weightUpdateMod1_multAll_Mmult_multRes_M29,
      M(28) => t_weightUpdateMod1_multAll_Mmult_multRes_M28,
      M(27) => t_weightUpdateMod1_multAll_Mmult_multRes_M27,
      M(26) => t_weightUpdateMod1_multAll_Mmult_multRes_M26,
      M(25) => t_weightUpdateMod1_multAll_Mmult_multRes_M25,
      M(24) => t_weightUpdateMod1_multAll_Mmult_multRes_M24,
      M(23) => t_weightUpdateMod1_multAll_Mmult_multRes_M23,
      M(22) => t_weightUpdateMod1_multAll_Mmult_multRes_M22,
      M(21) => t_weightUpdateMod1_multAll_Mmult_multRes_M21,
      M(20) => t_weightUpdateMod1_multAll_Mmult_multRes_M20,
      M(19) => t_weightUpdateMod1_multAll_Mmult_multRes_M19,
      M(18) => t_weightUpdateMod1_multAll_Mmult_multRes_M18,
      M(17) => t_weightUpdateMod1_multAll_Mmult_multRes_M17,
      M(16) => t_weightUpdateMod1_multAll_Mmult_multRes_M16,
      M(15) => t_weightUpdateMod1_multAll_Mmult_multRes_M15,
      M(14) => t_weightUpdateMod1_multAll_Mmult_multRes_M14,
      M(13) => t_weightUpdateMod1_multAll_Mmult_multRes_M13,
      M(12) => t_weightUpdateMod1_multAll_Mmult_multRes_M12,
      M(11) => t_weightUpdateMod1_multAll_multRes(11),
      M(10) => t_weightUpdateMod1_multAll_multRes(10),
      M(9) => t_weightUpdateMod1_multAll_multRes(9),
      M(8) => t_weightUpdateMod1_multAll_multRes(8),
      M(7) => t_weightUpdateMod1_multAll_multRes(7),
      M(6) => t_weightUpdateMod1_multAll_multRes(6),
      M(5) => t_weightUpdateMod1_multAll_multRes(5),
      M(4) => t_weightUpdateMod1_fullProd(0),
      M(3) => t_weightUpdateMod1_multAll_Mmult_multRes_M3,
      M(2) => t_weightUpdateMod1_multAll_Mmult_multRes_M2,
      M(1) => t_weightUpdateMod1_multAll_Mmult_multRes_M1,
      M(0) => t_weightUpdateMod1_multAll_Mmult_multRes_M0
    );
  t_weightUpdateMod0_multL_Mmult_multRes_RSTPINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y10",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod0_multL_Mmult_multRes_RSTP_INT
    );
  t_weightUpdateMod0_multL_Mmult_multRes_RSTAINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y10",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod0_multL_Mmult_multRes_RSTA_INT
    );
  t_weightUpdateMod0_multL_Mmult_multRes_CEAINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y10",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod0_multL_Mmult_multRes_CEA_INT
    );
  t_weightUpdateMod0_multL_Mmult_multRes_CEPINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y10",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod0_multL_Mmult_multRes_CEP_INT
    );
  t_weightUpdateMod0_multL_Mmult_multRes_CEBINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y10",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod0_multL_Mmult_multRes_CEB_INT
    );
  t_weightUpdateMod0_multL_Mmult_multRes_CEMINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y10",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod0_multL_Mmult_multRes_CEM_INT
    );
  t_weightUpdateMod0_multL_Mmult_multRes_RSTBINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y10",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod0_multL_Mmult_multRes_RSTB_INT
    );
  t_weightUpdateMod0_multL_Mmult_multRes_CLKINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y10",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod0_multL_Mmult_multRes_CLK_INT
    );
  t_weightUpdateMod0_multL_Mmult_multRes_RSTMINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y10",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod0_multL_Mmult_multRes_RSTM_INT
    );
  t_weightUpdateMod0_multL_Mmult_multRes_RSTOPMODEINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y10",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod0_multL_Mmult_multRes_RSTOPMODE_INT
    );
  t_weightUpdateMod0_multL_Mmult_multRes_CECINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y10",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod0_multL_Mmult_multRes_CEC_INT
    );
  t_weightUpdateMod0_multL_Mmult_multRes_CEOPMODEINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y10",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod0_multL_Mmult_multRes_CEOPMODE_INT
    );
  t_weightUpdateMod0_multL_Mmult_multRes_RSTDINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y10",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod0_multL_Mmult_multRes_RSTD_INT
    );
  t_weightUpdateMod0_multL_Mmult_multRes_CEDINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y10",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod0_multL_Mmult_multRes_CED_INT
    );
  t_weightUpdateMod0_multL_Mmult_multRes_RSTCARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X0Y10",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod0_multL_Mmult_multRes_RSTCARRYIN_INT
    );
  t_weightUpdateMod0_multL_Mmult_multRes_RSTCINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y10",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod0_multL_Mmult_multRes_RSTC_INT
    );
  t_weightUpdateMod0_multL_Mmult_multRes_CECARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X0Y10",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod0_multL_Mmult_multRes_CECARRYIN_INT
    );
  t_weightUpdateMod0_multL_Mmult_multRes : X_DSP48A1
    generic map(
      A0REG => 0,
      A1REG => 0,
      B0REG => 0,
      B1REG => 0,
      CREG => 0,
      DREG => 0,
      MREG => 0,
      OPMODEREG => 0,
      PREG => 0,
      CARRYINREG => 0,
      CARRYOUTREG => 0,
      B_INPUT => "DIRECT",
      CARRYINSEL => "OPMODE5",
      RSTTYPE => "SYNC",
      LOC => "DSP48_X0Y10"
    )
    port map (
      CECARRYIN => t_weightUpdateMod0_multL_Mmult_multRes_CECARRYIN_INT,
      RSTC => t_weightUpdateMod0_multL_Mmult_multRes_RSTC_INT,
      RSTCARRYIN => t_weightUpdateMod0_multL_Mmult_multRes_RSTCARRYIN_INT,
      CED => t_weightUpdateMod0_multL_Mmult_multRes_CED_INT,
      RSTD => t_weightUpdateMod0_multL_Mmult_multRes_RSTD_INT,
      CEOPMODE => t_weightUpdateMod0_multL_Mmult_multRes_CEOPMODE_INT,
      CEC => t_weightUpdateMod0_multL_Mmult_multRes_CEC_INT,
      RSTOPMODE => t_weightUpdateMod0_multL_Mmult_multRes_RSTOPMODE_INT,
      RSTM => t_weightUpdateMod0_multL_Mmult_multRes_RSTM_INT,
      CLK => t_weightUpdateMod0_multL_Mmult_multRes_CLK_INT,
      RSTB => t_weightUpdateMod0_multL_Mmult_multRes_RSTB_INT,
      CEM => t_weightUpdateMod0_multL_Mmult_multRes_CEM_INT,
      CEB => t_weightUpdateMod0_multL_Mmult_multRes_CEB_INT,
      CARRYIN => GND,
      CEP => t_weightUpdateMod0_multL_Mmult_multRes_CEP_INT,
      CEA => t_weightUpdateMod0_multL_Mmult_multRes_CEA_INT,
      RSTA => t_weightUpdateMod0_multL_Mmult_multRes_RSTA_INT,
      RSTP => t_weightUpdateMod0_multL_Mmult_multRes_RSTP_INT,
      CARRYOUTF => t_weightUpdateMod0_multL_Mmult_multRes_CARRYOUTF,
      CARRYOUT => t_weightUpdateMod0_multL_Mmult_multRes_CARRYOUT,
      B(17) => GND,
      B(16) => GND,
      B(15) => GND,
      B(14) => GND,
      B(13) => GND,
      B(12) => GND,
      B(11) => GND,
      B(10) => GND,
      B(9) => GND,
      B(8) => GND,
      B(7) => GND,
      B(6) => GND,
      B(5) => GND,
      B(4) => GND,
      B(3) => VCC,
      B(2) => GND,
      B(1) => GND,
      B(0) => GND,
      PCIN(47) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN47,
      PCIN(46) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN46,
      PCIN(45) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN45,
      PCIN(44) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN44,
      PCIN(43) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN43,
      PCIN(42) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN42,
      PCIN(41) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN41,
      PCIN(40) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN40,
      PCIN(39) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN39,
      PCIN(38) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN38,
      PCIN(37) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN37,
      PCIN(36) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN36,
      PCIN(35) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN35,
      PCIN(34) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN34,
      PCIN(33) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN33,
      PCIN(32) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN32,
      PCIN(31) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN31,
      PCIN(30) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN30,
      PCIN(29) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN29,
      PCIN(28) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN28,
      PCIN(27) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN27,
      PCIN(26) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN26,
      PCIN(25) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN25,
      PCIN(24) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN24,
      PCIN(23) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN23,
      PCIN(22) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN22,
      PCIN(21) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN21,
      PCIN(20) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN20,
      PCIN(19) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN19,
      PCIN(18) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN18,
      PCIN(17) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN17,
      PCIN(16) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN16,
      PCIN(15) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN15,
      PCIN(14) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN14,
      PCIN(13) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN13,
      PCIN(12) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN12,
      PCIN(11) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN11,
      PCIN(10) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN10,
      PCIN(9) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN9,
      PCIN(8) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN8,
      PCIN(7) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN7,
      PCIN(6) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN6,
      PCIN(5) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN5,
      PCIN(4) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN4,
      PCIN(3) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN3,
      PCIN(2) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN2,
      PCIN(1) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN1,
      PCIN(0) => t_weightUpdateMod0_multL_Mmult_multRes_PCIN0,
      C(47) => GND,
      C(46) => GND,
      C(45) => GND,
      C(44) => GND,
      C(43) => GND,
      C(42) => GND,
      C(41) => GND,
      C(40) => GND,
      C(39) => GND,
      C(38) => GND,
      C(37) => GND,
      C(36) => GND,
      C(35) => GND,
      C(34) => GND,
      C(33) => GND,
      C(32) => GND,
      C(31) => GND,
      C(30) => GND,
      C(29) => GND,
      C(28) => GND,
      C(27) => GND,
      C(26) => GND,
      C(25) => GND,
      C(24) => GND,
      C(23) => GND,
      C(22) => GND,
      C(21) => GND,
      C(20) => GND,
      C(19) => GND,
      C(18) => GND,
      C(17) => GND,
      C(16) => GND,
      C(15) => GND,
      C(14) => GND,
      C(13) => GND,
      C(12) => GND,
      C(11) => GND,
      C(10) => GND,
      C(9) => GND,
      C(8) => GND,
      C(7) => GND,
      C(6) => GND,
      C(5) => GND,
      C(4) => GND,
      C(3) => GND,
      C(2) => GND,
      C(1) => GND,
      C(0) => GND,
      OPMODE(7) => GND,
      OPMODE(6) => GND,
      OPMODE(5) => GND,
      OPMODE(4) => GND,
      OPMODE(3) => GND,
      OPMODE(2) => GND,
      OPMODE(1) => GND,
      OPMODE(0) => VCC,
      D(17) => GND,
      D(16) => GND,
      D(15) => GND,
      D(14) => GND,
      D(13) => GND,
      D(12) => GND,
      D(11) => GND,
      D(10) => GND,
      D(9) => GND,
      D(8) => GND,
      D(7) => GND,
      D(6) => GND,
      D(5) => GND,
      D(4) => GND,
      D(3) => GND,
      D(2) => GND,
      D(1) => GND,
      D(0) => GND,
      A(17) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(16) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(15) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(14) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(13) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(12) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(11) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(10) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(9) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(8) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(7) => t_weightUpdateMod0_multL_posIn2_7_Q,
      A(6) => t_weightUpdateMod0_multL_posIn2_6_Q,
      A(5) => t_weightUpdateMod0_multL_posIn2_5_Q,
      A(4) => t_weightUpdateMod0_multL_posIn2_4_Q,
      A(3) => t_weightDKMult0_posIn1(3),
      A(2) => t_weightDKMult0_posIn1(2),
      A(1) => t_weightUpdateMod0_multL_posIn2_1_Q,
      A(0) => t_deltaKMult_multRes(4),
      BCIN(17) => t_weightUpdateMod0_multL_Mmult_multRes_BCIN17,
      BCIN(16) => t_weightUpdateMod0_multL_Mmult_multRes_BCIN16,
      BCIN(15) => t_weightUpdateMod0_multL_Mmult_multRes_BCIN15,
      BCIN(14) => t_weightUpdateMod0_multL_Mmult_multRes_BCIN14,
      BCIN(13) => t_weightUpdateMod0_multL_Mmult_multRes_BCIN13,
      BCIN(12) => t_weightUpdateMod0_multL_Mmult_multRes_BCIN12,
      BCIN(11) => t_weightUpdateMod0_multL_Mmult_multRes_BCIN11,
      BCIN(10) => t_weightUpdateMod0_multL_Mmult_multRes_BCIN10,
      BCIN(9) => t_weightUpdateMod0_multL_Mmult_multRes_BCIN9,
      BCIN(8) => t_weightUpdateMod0_multL_Mmult_multRes_BCIN8,
      BCIN(7) => t_weightUpdateMod0_multL_Mmult_multRes_BCIN7,
      BCIN(6) => t_weightUpdateMod0_multL_Mmult_multRes_BCIN6,
      BCIN(5) => t_weightUpdateMod0_multL_Mmult_multRes_BCIN5,
      BCIN(4) => t_weightUpdateMod0_multL_Mmult_multRes_BCIN4,
      BCIN(3) => t_weightUpdateMod0_multL_Mmult_multRes_BCIN3,
      BCIN(2) => t_weightUpdateMod0_multL_Mmult_multRes_BCIN2,
      BCIN(1) => t_weightUpdateMod0_multL_Mmult_multRes_BCIN1,
      BCIN(0) => t_weightUpdateMod0_multL_Mmult_multRes_BCIN0,
      BCOUT(17) => t_weightUpdateMod0_multL_Mmult_multRes_BCOUT17,
      BCOUT(16) => t_weightUpdateMod0_multL_Mmult_multRes_BCOUT16,
      BCOUT(15) => t_weightUpdateMod0_multL_Mmult_multRes_BCOUT15,
      BCOUT(14) => t_weightUpdateMod0_multL_Mmult_multRes_BCOUT14,
      BCOUT(13) => t_weightUpdateMod0_multL_Mmult_multRes_BCOUT13,
      BCOUT(12) => t_weightUpdateMod0_multL_Mmult_multRes_BCOUT12,
      BCOUT(11) => t_weightUpdateMod0_multL_Mmult_multRes_BCOUT11,
      BCOUT(10) => t_weightUpdateMod0_multL_Mmult_multRes_BCOUT10,
      BCOUT(9) => t_weightUpdateMod0_multL_Mmult_multRes_BCOUT9,
      BCOUT(8) => t_weightUpdateMod0_multL_Mmult_multRes_BCOUT8,
      BCOUT(7) => t_weightUpdateMod0_multL_Mmult_multRes_BCOUT7,
      BCOUT(6) => t_weightUpdateMod0_multL_Mmult_multRes_BCOUT6,
      BCOUT(5) => t_weightUpdateMod0_multL_Mmult_multRes_BCOUT5,
      BCOUT(4) => t_weightUpdateMod0_multL_Mmult_multRes_BCOUT4,
      BCOUT(3) => t_weightUpdateMod0_multL_Mmult_multRes_BCOUT3,
      BCOUT(2) => t_weightUpdateMod0_multL_Mmult_multRes_BCOUT2,
      BCOUT(1) => t_weightUpdateMod0_multL_Mmult_multRes_BCOUT1,
      BCOUT(0) => t_weightUpdateMod0_multL_Mmult_multRes_BCOUT0,
      P(47) => t_weightUpdateMod0_multL_Mmult_multRes_P47,
      P(46) => t_weightUpdateMod0_multL_Mmult_multRes_P46,
      P(45) => t_weightUpdateMod0_multL_Mmult_multRes_P45,
      P(44) => t_weightUpdateMod0_multL_Mmult_multRes_P44,
      P(43) => t_weightUpdateMod0_multL_Mmult_multRes_P43,
      P(42) => t_weightUpdateMod0_multL_Mmult_multRes_P42,
      P(41) => t_weightUpdateMod0_multL_Mmult_multRes_P41,
      P(40) => t_weightUpdateMod0_multL_Mmult_multRes_P40,
      P(39) => t_weightUpdateMod0_multL_Mmult_multRes_P39,
      P(38) => t_weightUpdateMod0_multL_Mmult_multRes_P38,
      P(37) => t_weightUpdateMod0_multL_Mmult_multRes_P37,
      P(36) => t_weightUpdateMod0_multL_Mmult_multRes_P36,
      P(35) => t_weightUpdateMod0_multL_Mmult_multRes_P35,
      P(34) => t_weightUpdateMod0_multL_Mmult_multRes_P34,
      P(33) => t_weightUpdateMod0_multL_Mmult_multRes_P33,
      P(32) => t_weightUpdateMod0_multL_Mmult_multRes_P32,
      P(31) => t_weightUpdateMod0_multL_Mmult_multRes_P31,
      P(30) => t_weightUpdateMod0_multL_Mmult_multRes_P30,
      P(29) => t_weightUpdateMod0_multL_Mmult_multRes_P29,
      P(28) => t_weightUpdateMod0_multL_Mmult_multRes_P28,
      P(27) => t_weightUpdateMod0_multL_Mmult_multRes_P27,
      P(26) => t_weightUpdateMod0_multL_Mmult_multRes_P26,
      P(25) => t_weightUpdateMod0_multL_Mmult_multRes_P25,
      P(24) => t_weightUpdateMod0_multL_Mmult_multRes_P24,
      P(23) => t_weightUpdateMod0_multL_Mmult_multRes_P23,
      P(22) => t_weightUpdateMod0_multL_Mmult_multRes_P22,
      P(21) => t_weightUpdateMod0_multL_Mmult_multRes_P21,
      P(20) => t_weightUpdateMod0_multL_Mmult_multRes_P20,
      P(19) => t_weightUpdateMod0_multL_Mmult_multRes_P19,
      P(18) => t_weightUpdateMod0_multL_Mmult_multRes_P18,
      P(17) => t_weightUpdateMod0_multL_Mmult_multRes_P17,
      P(16) => t_weightUpdateMod0_multL_Mmult_multRes_P16,
      P(15) => t_weightUpdateMod0_multL_Mmult_multRes_P15,
      P(14) => t_weightUpdateMod0_multL_Mmult_multRes_P14,
      P(13) => t_weightUpdateMod0_multL_Mmult_multRes_P13,
      P(12) => t_weightUpdateMod0_multL_Mmult_multRes_P12,
      P(11) => t_weightUpdateMod0_multL_Mmult_multRes_P11,
      P(10) => t_weightUpdateMod0_multL_Mmult_multRes_P10,
      P(9) => t_weightUpdateMod0_multL_Mmult_multRes_P9,
      P(8) => t_weightUpdateMod0_multL_Mmult_multRes_P8,
      P(7) => t_weightUpdateMod0_multL_Mmult_multRes_P7,
      P(6) => t_weightUpdateMod0_multL_Mmult_multRes_P6,
      P(5) => t_weightUpdateMod0_multL_Mmult_multRes_P5,
      P(4) => t_weightUpdateMod0_multL_Mmult_multRes_P4,
      P(3) => t_weightUpdateMod0_multL_Mmult_multRes_P3,
      P(2) => t_weightUpdateMod0_multL_Mmult_multRes_P2,
      P(1) => t_weightUpdateMod0_multL_Mmult_multRes_P1,
      P(0) => t_weightUpdateMod0_multL_Mmult_multRes_P0,
      PCOUT(47) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT47,
      PCOUT(46) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT46,
      PCOUT(45) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT45,
      PCOUT(44) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT44,
      PCOUT(43) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT43,
      PCOUT(42) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT42,
      PCOUT(41) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT41,
      PCOUT(40) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT40,
      PCOUT(39) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT39,
      PCOUT(38) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT38,
      PCOUT(37) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT37,
      PCOUT(36) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT36,
      PCOUT(35) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT35,
      PCOUT(34) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT34,
      PCOUT(33) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT33,
      PCOUT(32) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT32,
      PCOUT(31) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT31,
      PCOUT(30) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT30,
      PCOUT(29) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT29,
      PCOUT(28) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT28,
      PCOUT(27) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT27,
      PCOUT(26) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT26,
      PCOUT(25) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT25,
      PCOUT(24) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT24,
      PCOUT(23) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT23,
      PCOUT(22) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT22,
      PCOUT(21) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT21,
      PCOUT(20) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT20,
      PCOUT(19) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT19,
      PCOUT(18) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT18,
      PCOUT(17) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT17,
      PCOUT(16) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT16,
      PCOUT(15) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT15,
      PCOUT(14) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT14,
      PCOUT(13) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT13,
      PCOUT(12) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT12,
      PCOUT(11) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT11,
      PCOUT(10) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT10,
      PCOUT(9) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT9,
      PCOUT(8) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT8,
      PCOUT(7) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT7,
      PCOUT(6) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT6,
      PCOUT(5) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT5,
      PCOUT(4) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT4,
      PCOUT(3) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT3,
      PCOUT(2) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT2,
      PCOUT(1) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT1,
      PCOUT(0) => t_weightUpdateMod0_multL_Mmult_multRes_PCOUT0,
      M(35) => t_weightUpdateMod0_multL_Mmult_multRes_M35,
      M(34) => t_weightUpdateMod0_multL_Mmult_multRes_M34,
      M(33) => t_weightUpdateMod0_multL_Mmult_multRes_M33,
      M(32) => t_weightUpdateMod0_multL_Mmult_multRes_M32,
      M(31) => t_weightUpdateMod0_multL_Mmult_multRes_M31,
      M(30) => t_weightUpdateMod0_multL_Mmult_multRes_M30,
      M(29) => t_weightUpdateMod0_multL_Mmult_multRes_M29,
      M(28) => t_weightUpdateMod0_multL_Mmult_multRes_M28,
      M(27) => t_weightUpdateMod0_multL_Mmult_multRes_M27,
      M(26) => t_weightUpdateMod0_multL_Mmult_multRes_M26,
      M(25) => t_weightUpdateMod0_multL_Mmult_multRes_M25,
      M(24) => t_weightUpdateMod0_multL_Mmult_multRes_M24,
      M(23) => t_weightUpdateMod0_multL_Mmult_multRes_M23,
      M(22) => t_weightUpdateMod0_multL_Mmult_multRes_M22,
      M(21) => t_weightUpdateMod0_multL_Mmult_multRes_M21,
      M(20) => t_weightUpdateMod0_multL_Mmult_multRes_M20,
      M(19) => t_weightUpdateMod0_multL_Mmult_multRes_M19,
      M(18) => t_weightUpdateMod0_multL_Mmult_multRes_M18,
      M(17) => t_weightUpdateMod0_multL_Mmult_multRes_M17,
      M(16) => t_weightUpdateMod0_multL_Mmult_multRes_M16,
      M(15) => t_weightUpdateMod0_multL_Mmult_multRes_M15,
      M(14) => t_weightUpdateMod0_multL_Mmult_multRes_M14,
      M(13) => t_weightUpdateMod0_multL_Mmult_multRes_M13,
      M(12) => t_weightUpdateMod0_multL_Mmult_multRes_M12,
      M(11) => t_weightUpdateMod0_multL_multRes(11),
      M(10) => t_weightUpdateMod0_multL_multRes(10),
      M(9) => t_weightUpdateMod0_multL_multRes(9),
      M(8) => t_weightUpdateMod0_multL_multRes(8),
      M(7) => t_weightUpdateMod0_multL_multRes(7),
      M(6) => t_weightUpdateMod0_multL_multRes(6),
      M(5) => t_weightUpdateMod0_multL_multRes(5),
      M(4) => t_weightUpdateMod0_leftMultTemp_0_Q,
      M(3) => t_weightUpdateMod0_multL_Mmult_multRes_M3,
      M(2) => t_weightUpdateMod0_multL_Mmult_multRes_M2,
      M(1) => t_weightUpdateMod0_multL_Mmult_multRes_M1,
      M(0) => t_weightUpdateMod0_multL_Mmult_multRes_M0
    );
  update_result_BUFG : X_CKBUF
    generic map(
      LOC => "BUFGMUX_X2Y3",
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_17135,
      O => update_result_BUFG_16878
    );
  t_weightDKMult0_Mmult_multRes_RSTPINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y9",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightDKMult0_Mmult_multRes_RSTP_INT
    );
  t_weightDKMult0_Mmult_multRes_RSTAINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y9",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightDKMult0_Mmult_multRes_RSTA_INT
    );
  t_weightDKMult0_Mmult_multRes_CEAINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y9",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightDKMult0_Mmult_multRes_CEA_INT
    );
  t_weightDKMult0_Mmult_multRes_CEPINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y9",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightDKMult0_Mmult_multRes_CEP_INT
    );
  t_weightDKMult0_Mmult_multRes_CEBINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y9",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightDKMult0_Mmult_multRes_CEB_INT
    );
  t_weightDKMult0_Mmult_multRes_CEMINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y9",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightDKMult0_Mmult_multRes_CEM_INT
    );
  t_weightDKMult0_Mmult_multRes_RSTBINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y9",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightDKMult0_Mmult_multRes_RSTB_INT
    );
  t_weightDKMult0_Mmult_multRes_CLKINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y9",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightDKMult0_Mmult_multRes_CLK_INT
    );
  t_weightDKMult0_Mmult_multRes_RSTMINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y9",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightDKMult0_Mmult_multRes_RSTM_INT
    );
  t_weightDKMult0_Mmult_multRes_RSTOPMODEINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y9",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightDKMult0_Mmult_multRes_RSTOPMODE_INT
    );
  t_weightDKMult0_Mmult_multRes_CECINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y9",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightDKMult0_Mmult_multRes_CEC_INT
    );
  t_weightDKMult0_Mmult_multRes_CEOPMODEINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y9",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightDKMult0_Mmult_multRes_CEOPMODE_INT
    );
  t_weightDKMult0_Mmult_multRes_RSTDINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y9",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightDKMult0_Mmult_multRes_RSTD_INT
    );
  t_weightDKMult0_Mmult_multRes_CEDINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y9",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightDKMult0_Mmult_multRes_CED_INT
    );
  t_weightDKMult0_Mmult_multRes_RSTCARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X0Y9",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightDKMult0_Mmult_multRes_RSTCARRYIN_INT
    );
  t_weightDKMult0_Mmult_multRes_RSTCINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y9",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightDKMult0_Mmult_multRes_RSTC_INT
    );
  t_weightDKMult0_Mmult_multRes_CECARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X0Y9",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightDKMult0_Mmult_multRes_CECARRYIN_INT
    );
  t_weightDKMult0_Mmult_multRes : X_DSP48A1
    generic map(
      A0REG => 0,
      A1REG => 0,
      B0REG => 0,
      B1REG => 0,
      CREG => 0,
      DREG => 0,
      MREG => 0,
      OPMODEREG => 0,
      PREG => 0,
      CARRYINREG => 0,
      CARRYOUTREG => 0,
      B_INPUT => "DIRECT",
      CARRYINSEL => "OPMODE5",
      RSTTYPE => "SYNC",
      LOC => "DSP48_X0Y9"
    )
    port map (
      CECARRYIN => t_weightDKMult0_Mmult_multRes_CECARRYIN_INT,
      RSTC => t_weightDKMult0_Mmult_multRes_RSTC_INT,
      RSTCARRYIN => t_weightDKMult0_Mmult_multRes_RSTCARRYIN_INT,
      CED => t_weightDKMult0_Mmult_multRes_CED_INT,
      RSTD => t_weightDKMult0_Mmult_multRes_RSTD_INT,
      CEOPMODE => t_weightDKMult0_Mmult_multRes_CEOPMODE_INT,
      CEC => t_weightDKMult0_Mmult_multRes_CEC_INT,
      RSTOPMODE => t_weightDKMult0_Mmult_multRes_RSTOPMODE_INT,
      RSTM => t_weightDKMult0_Mmult_multRes_RSTM_INT,
      CLK => t_weightDKMult0_Mmult_multRes_CLK_INT,
      RSTB => t_weightDKMult0_Mmult_multRes_RSTB_INT,
      CEM => t_weightDKMult0_Mmult_multRes_CEM_INT,
      CEB => t_weightDKMult0_Mmult_multRes_CEB_INT,
      CARRYIN => GND,
      CEP => t_weightDKMult0_Mmult_multRes_CEP_INT,
      CEA => t_weightDKMult0_Mmult_multRes_CEA_INT,
      RSTA => t_weightDKMult0_Mmult_multRes_RSTA_INT,
      RSTP => t_weightDKMult0_Mmult_multRes_RSTP_INT,
      CARRYOUTF => t_weightDKMult0_Mmult_multRes_CARRYOUTF,
      CARRYOUT => t_weightDKMult0_Mmult_multRes_CARRYOUT,
      B(17) => t_weightDKMult0_posIn1_7_1_17152,
      B(16) => t_weightDKMult0_posIn1_7_1_17152,
      B(15) => t_weightDKMult0_posIn1_7_1_17152,
      B(14) => t_weightDKMult0_posIn1_7_1_17152,
      B(13) => t_weightDKMult0_posIn1_7_1_17152,
      B(12) => t_weightDKMult0_posIn1_7_1_17152,
      B(11) => t_weightDKMult0_posIn1_7_1_17152,
      B(10) => t_weightDKMult0_posIn1_7_1_17152,
      B(9) => t_weightDKMult0_posIn1_7_1_17152,
      B(8) => t_weightDKMult0_posIn1_7_1_17152,
      B(7) => t_weightDKMult0_posIn1_7_1_17152,
      B(6) => t_weightDKMult0_posIn1(6),
      B(5) => t_weightDKMult0_posIn1(5),
      B(4) => t_weightDKMult0_posIn1(4),
      B(3) => t_weightDKMult0_posIn1(3),
      B(2) => t_weightDKMult0_posIn1(2),
      B(1) => t_weightDKMult0_posIn1(1),
      B(0) => t_deltaKMult_multRes(4),
      PCIN(47) => t_weightDKMult0_Mmult_multRes_PCIN47,
      PCIN(46) => t_weightDKMult0_Mmult_multRes_PCIN46,
      PCIN(45) => t_weightDKMult0_Mmult_multRes_PCIN45,
      PCIN(44) => t_weightDKMult0_Mmult_multRes_PCIN44,
      PCIN(43) => t_weightDKMult0_Mmult_multRes_PCIN43,
      PCIN(42) => t_weightDKMult0_Mmult_multRes_PCIN42,
      PCIN(41) => t_weightDKMult0_Mmult_multRes_PCIN41,
      PCIN(40) => t_weightDKMult0_Mmult_multRes_PCIN40,
      PCIN(39) => t_weightDKMult0_Mmult_multRes_PCIN39,
      PCIN(38) => t_weightDKMult0_Mmult_multRes_PCIN38,
      PCIN(37) => t_weightDKMult0_Mmult_multRes_PCIN37,
      PCIN(36) => t_weightDKMult0_Mmult_multRes_PCIN36,
      PCIN(35) => t_weightDKMult0_Mmult_multRes_PCIN35,
      PCIN(34) => t_weightDKMult0_Mmult_multRes_PCIN34,
      PCIN(33) => t_weightDKMult0_Mmult_multRes_PCIN33,
      PCIN(32) => t_weightDKMult0_Mmult_multRes_PCIN32,
      PCIN(31) => t_weightDKMult0_Mmult_multRes_PCIN31,
      PCIN(30) => t_weightDKMult0_Mmult_multRes_PCIN30,
      PCIN(29) => t_weightDKMult0_Mmult_multRes_PCIN29,
      PCIN(28) => t_weightDKMult0_Mmult_multRes_PCIN28,
      PCIN(27) => t_weightDKMult0_Mmult_multRes_PCIN27,
      PCIN(26) => t_weightDKMult0_Mmult_multRes_PCIN26,
      PCIN(25) => t_weightDKMult0_Mmult_multRes_PCIN25,
      PCIN(24) => t_weightDKMult0_Mmult_multRes_PCIN24,
      PCIN(23) => t_weightDKMult0_Mmult_multRes_PCIN23,
      PCIN(22) => t_weightDKMult0_Mmult_multRes_PCIN22,
      PCIN(21) => t_weightDKMult0_Mmult_multRes_PCIN21,
      PCIN(20) => t_weightDKMult0_Mmult_multRes_PCIN20,
      PCIN(19) => t_weightDKMult0_Mmult_multRes_PCIN19,
      PCIN(18) => t_weightDKMult0_Mmult_multRes_PCIN18,
      PCIN(17) => t_weightDKMult0_Mmult_multRes_PCIN17,
      PCIN(16) => t_weightDKMult0_Mmult_multRes_PCIN16,
      PCIN(15) => t_weightDKMult0_Mmult_multRes_PCIN15,
      PCIN(14) => t_weightDKMult0_Mmult_multRes_PCIN14,
      PCIN(13) => t_weightDKMult0_Mmult_multRes_PCIN13,
      PCIN(12) => t_weightDKMult0_Mmult_multRes_PCIN12,
      PCIN(11) => t_weightDKMult0_Mmult_multRes_PCIN11,
      PCIN(10) => t_weightDKMult0_Mmult_multRes_PCIN10,
      PCIN(9) => t_weightDKMult0_Mmult_multRes_PCIN9,
      PCIN(8) => t_weightDKMult0_Mmult_multRes_PCIN8,
      PCIN(7) => t_weightDKMult0_Mmult_multRes_PCIN7,
      PCIN(6) => t_weightDKMult0_Mmult_multRes_PCIN6,
      PCIN(5) => t_weightDKMult0_Mmult_multRes_PCIN5,
      PCIN(4) => t_weightDKMult0_Mmult_multRes_PCIN4,
      PCIN(3) => t_weightDKMult0_Mmult_multRes_PCIN3,
      PCIN(2) => t_weightDKMult0_Mmult_multRes_PCIN2,
      PCIN(1) => t_weightDKMult0_Mmult_multRes_PCIN1,
      PCIN(0) => t_weightDKMult0_Mmult_multRes_PCIN0,
      C(47) => GND,
      C(46) => GND,
      C(45) => GND,
      C(44) => GND,
      C(43) => GND,
      C(42) => GND,
      C(41) => GND,
      C(40) => GND,
      C(39) => GND,
      C(38) => GND,
      C(37) => GND,
      C(36) => GND,
      C(35) => GND,
      C(34) => GND,
      C(33) => GND,
      C(32) => GND,
      C(31) => GND,
      C(30) => GND,
      C(29) => GND,
      C(28) => GND,
      C(27) => GND,
      C(26) => GND,
      C(25) => GND,
      C(24) => GND,
      C(23) => GND,
      C(22) => GND,
      C(21) => GND,
      C(20) => GND,
      C(19) => GND,
      C(18) => GND,
      C(17) => GND,
      C(16) => GND,
      C(15) => GND,
      C(14) => GND,
      C(13) => GND,
      C(12) => GND,
      C(11) => GND,
      C(10) => GND,
      C(9) => GND,
      C(8) => GND,
      C(7) => GND,
      C(6) => GND,
      C(5) => GND,
      C(4) => GND,
      C(3) => GND,
      C(2) => GND,
      C(1) => GND,
      C(0) => GND,
      OPMODE(7) => GND,
      OPMODE(6) => GND,
      OPMODE(5) => GND,
      OPMODE(4) => GND,
      OPMODE(3) => GND,
      OPMODE(2) => GND,
      OPMODE(1) => GND,
      OPMODE(0) => VCC,
      D(17) => GND,
      D(16) => GND,
      D(15) => GND,
      D(14) => GND,
      D(13) => GND,
      D(12) => GND,
      D(11) => GND,
      D(10) => GND,
      D(9) => GND,
      D(8) => GND,
      D(7) => GND,
      D(6) => GND,
      D(5) => GND,
      D(4) => GND,
      D(3) => GND,
      D(2) => GND,
      D(1) => GND,
      D(0) => GND,
      A(17) => t_weightDKMult0_posIn2_7_0,
      A(16) => t_weightDKMult0_posIn2_7_0,
      A(15) => t_weightDKMult0_posIn2_7_0,
      A(14) => t_weightDKMult0_posIn2_7_0,
      A(13) => t_weightDKMult0_posIn2_7_0,
      A(12) => t_weightDKMult0_posIn2_7_0,
      A(11) => t_weightDKMult0_posIn2_7_0,
      A(10) => t_weightDKMult0_posIn2_7_0,
      A(9) => t_weightDKMult0_posIn2_7_0,
      A(8) => t_weightDKMult0_posIn2_7_0,
      A(7) => t_weightDKMult0_posIn2_7_0,
      A(6) => t_weightDKMult0_posIn2(6),
      A(5) => t_weightDKMult0_posIn2(5),
      A(4) => t_weightDKMult0_posIn2(4),
      A(3) => t_weightDKMult0_posIn2(3),
      A(2) => t_weightDKMult0_posIn2_2_0,
      A(1) => t_weightDKMult0_posIn2_1_0,
      A(0) => t_weightIn0(0),
      BCIN(17) => t_weightDKMult0_Mmult_multRes_BCIN17,
      BCIN(16) => t_weightDKMult0_Mmult_multRes_BCIN16,
      BCIN(15) => t_weightDKMult0_Mmult_multRes_BCIN15,
      BCIN(14) => t_weightDKMult0_Mmult_multRes_BCIN14,
      BCIN(13) => t_weightDKMult0_Mmult_multRes_BCIN13,
      BCIN(12) => t_weightDKMult0_Mmult_multRes_BCIN12,
      BCIN(11) => t_weightDKMult0_Mmult_multRes_BCIN11,
      BCIN(10) => t_weightDKMult0_Mmult_multRes_BCIN10,
      BCIN(9) => t_weightDKMult0_Mmult_multRes_BCIN9,
      BCIN(8) => t_weightDKMult0_Mmult_multRes_BCIN8,
      BCIN(7) => t_weightDKMult0_Mmult_multRes_BCIN7,
      BCIN(6) => t_weightDKMult0_Mmult_multRes_BCIN6,
      BCIN(5) => t_weightDKMult0_Mmult_multRes_BCIN5,
      BCIN(4) => t_weightDKMult0_Mmult_multRes_BCIN4,
      BCIN(3) => t_weightDKMult0_Mmult_multRes_BCIN3,
      BCIN(2) => t_weightDKMult0_Mmult_multRes_BCIN2,
      BCIN(1) => t_weightDKMult0_Mmult_multRes_BCIN1,
      BCIN(0) => t_weightDKMult0_Mmult_multRes_BCIN0,
      BCOUT(17) => t_weightDKMult0_Mmult_multRes_BCOUT17,
      BCOUT(16) => t_weightDKMult0_Mmult_multRes_BCOUT16,
      BCOUT(15) => t_weightDKMult0_Mmult_multRes_BCOUT15,
      BCOUT(14) => t_weightDKMult0_Mmult_multRes_BCOUT14,
      BCOUT(13) => t_weightDKMult0_Mmult_multRes_BCOUT13,
      BCOUT(12) => t_weightDKMult0_Mmult_multRes_BCOUT12,
      BCOUT(11) => t_weightDKMult0_Mmult_multRes_BCOUT11,
      BCOUT(10) => t_weightDKMult0_Mmult_multRes_BCOUT10,
      BCOUT(9) => t_weightDKMult0_Mmult_multRes_BCOUT9,
      BCOUT(8) => t_weightDKMult0_Mmult_multRes_BCOUT8,
      BCOUT(7) => t_weightDKMult0_Mmult_multRes_BCOUT7,
      BCOUT(6) => t_weightDKMult0_Mmult_multRes_BCOUT6,
      BCOUT(5) => t_weightDKMult0_Mmult_multRes_BCOUT5,
      BCOUT(4) => t_weightDKMult0_Mmult_multRes_BCOUT4,
      BCOUT(3) => t_weightDKMult0_Mmult_multRes_BCOUT3,
      BCOUT(2) => t_weightDKMult0_Mmult_multRes_BCOUT2,
      BCOUT(1) => t_weightDKMult0_Mmult_multRes_BCOUT1,
      BCOUT(0) => t_weightDKMult0_Mmult_multRes_BCOUT0,
      P(47) => t_weightDKMult0_Mmult_multRes_P47,
      P(46) => t_weightDKMult0_Mmult_multRes_P46,
      P(45) => t_weightDKMult0_Mmult_multRes_P45,
      P(44) => t_weightDKMult0_Mmult_multRes_P44,
      P(43) => t_weightDKMult0_Mmult_multRes_P43,
      P(42) => t_weightDKMult0_Mmult_multRes_P42,
      P(41) => t_weightDKMult0_Mmult_multRes_P41,
      P(40) => t_weightDKMult0_Mmult_multRes_P40,
      P(39) => t_weightDKMult0_Mmult_multRes_P39,
      P(38) => t_weightDKMult0_Mmult_multRes_P38,
      P(37) => t_weightDKMult0_Mmult_multRes_P37,
      P(36) => t_weightDKMult0_Mmult_multRes_P36,
      P(35) => t_weightDKMult0_Mmult_multRes_P35,
      P(34) => t_weightDKMult0_Mmult_multRes_P34,
      P(33) => t_weightDKMult0_Mmult_multRes_P33,
      P(32) => t_weightDKMult0_Mmult_multRes_P32,
      P(31) => t_weightDKMult0_Mmult_multRes_P31,
      P(30) => t_weightDKMult0_Mmult_multRes_P30,
      P(29) => t_weightDKMult0_Mmult_multRes_P29,
      P(28) => t_weightDKMult0_Mmult_multRes_P28,
      P(27) => t_weightDKMult0_Mmult_multRes_P27,
      P(26) => t_weightDKMult0_Mmult_multRes_P26,
      P(25) => t_weightDKMult0_Mmult_multRes_P25,
      P(24) => t_weightDKMult0_Mmult_multRes_P24,
      P(23) => t_weightDKMult0_Mmult_multRes_P23,
      P(22) => t_weightDKMult0_Mmult_multRes_P22,
      P(21) => t_weightDKMult0_Mmult_multRes_P21,
      P(20) => t_weightDKMult0_Mmult_multRes_P20,
      P(19) => t_weightDKMult0_Mmult_multRes_P19,
      P(18) => t_weightDKMult0_Mmult_multRes_P18,
      P(17) => t_weightDKMult0_Mmult_multRes_P17,
      P(16) => t_weightDKMult0_Mmult_multRes_P16,
      P(15) => t_weightDKMult0_Mmult_multRes_P15,
      P(14) => t_weightDKMult0_Mmult_multRes_P14,
      P(13) => t_weightDKMult0_Mmult_multRes_P13,
      P(12) => t_weightDKMult0_Mmult_multRes_P12,
      P(11) => t_weightDKMult0_Mmult_multRes_P11,
      P(10) => t_weightDKMult0_Mmult_multRes_P10,
      P(9) => t_weightDKMult0_Mmult_multRes_P9,
      P(8) => t_weightDKMult0_Mmult_multRes_P8,
      P(7) => t_weightDKMult0_Mmult_multRes_P7,
      P(6) => t_weightDKMult0_Mmult_multRes_P6,
      P(5) => t_weightDKMult0_Mmult_multRes_P5,
      P(4) => t_weightDKMult0_Mmult_multRes_P4,
      P(3) => t_weightDKMult0_Mmult_multRes_P3,
      P(2) => t_weightDKMult0_Mmult_multRes_P2,
      P(1) => t_weightDKMult0_Mmult_multRes_P1,
      P(0) => t_weightDKMult0_Mmult_multRes_P0,
      PCOUT(47) => t_weightDKMult0_Mmult_multRes_PCOUT47,
      PCOUT(46) => t_weightDKMult0_Mmult_multRes_PCOUT46,
      PCOUT(45) => t_weightDKMult0_Mmult_multRes_PCOUT45,
      PCOUT(44) => t_weightDKMult0_Mmult_multRes_PCOUT44,
      PCOUT(43) => t_weightDKMult0_Mmult_multRes_PCOUT43,
      PCOUT(42) => t_weightDKMult0_Mmult_multRes_PCOUT42,
      PCOUT(41) => t_weightDKMult0_Mmult_multRes_PCOUT41,
      PCOUT(40) => t_weightDKMult0_Mmult_multRes_PCOUT40,
      PCOUT(39) => t_weightDKMult0_Mmult_multRes_PCOUT39,
      PCOUT(38) => t_weightDKMult0_Mmult_multRes_PCOUT38,
      PCOUT(37) => t_weightDKMult0_Mmult_multRes_PCOUT37,
      PCOUT(36) => t_weightDKMult0_Mmult_multRes_PCOUT36,
      PCOUT(35) => t_weightDKMult0_Mmult_multRes_PCOUT35,
      PCOUT(34) => t_weightDKMult0_Mmult_multRes_PCOUT34,
      PCOUT(33) => t_weightDKMult0_Mmult_multRes_PCOUT33,
      PCOUT(32) => t_weightDKMult0_Mmult_multRes_PCOUT32,
      PCOUT(31) => t_weightDKMult0_Mmult_multRes_PCOUT31,
      PCOUT(30) => t_weightDKMult0_Mmult_multRes_PCOUT30,
      PCOUT(29) => t_weightDKMult0_Mmult_multRes_PCOUT29,
      PCOUT(28) => t_weightDKMult0_Mmult_multRes_PCOUT28,
      PCOUT(27) => t_weightDKMult0_Mmult_multRes_PCOUT27,
      PCOUT(26) => t_weightDKMult0_Mmult_multRes_PCOUT26,
      PCOUT(25) => t_weightDKMult0_Mmult_multRes_PCOUT25,
      PCOUT(24) => t_weightDKMult0_Mmult_multRes_PCOUT24,
      PCOUT(23) => t_weightDKMult0_Mmult_multRes_PCOUT23,
      PCOUT(22) => t_weightDKMult0_Mmult_multRes_PCOUT22,
      PCOUT(21) => t_weightDKMult0_Mmult_multRes_PCOUT21,
      PCOUT(20) => t_weightDKMult0_Mmult_multRes_PCOUT20,
      PCOUT(19) => t_weightDKMult0_Mmult_multRes_PCOUT19,
      PCOUT(18) => t_weightDKMult0_Mmult_multRes_PCOUT18,
      PCOUT(17) => t_weightDKMult0_Mmult_multRes_PCOUT17,
      PCOUT(16) => t_weightDKMult0_Mmult_multRes_PCOUT16,
      PCOUT(15) => t_weightDKMult0_Mmult_multRes_PCOUT15,
      PCOUT(14) => t_weightDKMult0_Mmult_multRes_PCOUT14,
      PCOUT(13) => t_weightDKMult0_Mmult_multRes_PCOUT13,
      PCOUT(12) => t_weightDKMult0_Mmult_multRes_PCOUT12,
      PCOUT(11) => t_weightDKMult0_Mmult_multRes_PCOUT11,
      PCOUT(10) => t_weightDKMult0_Mmult_multRes_PCOUT10,
      PCOUT(9) => t_weightDKMult0_Mmult_multRes_PCOUT9,
      PCOUT(8) => t_weightDKMult0_Mmult_multRes_PCOUT8,
      PCOUT(7) => t_weightDKMult0_Mmult_multRes_PCOUT7,
      PCOUT(6) => t_weightDKMult0_Mmult_multRes_PCOUT6,
      PCOUT(5) => t_weightDKMult0_Mmult_multRes_PCOUT5,
      PCOUT(4) => t_weightDKMult0_Mmult_multRes_PCOUT4,
      PCOUT(3) => t_weightDKMult0_Mmult_multRes_PCOUT3,
      PCOUT(2) => t_weightDKMult0_Mmult_multRes_PCOUT2,
      PCOUT(1) => t_weightDKMult0_Mmult_multRes_PCOUT1,
      PCOUT(0) => t_weightDKMult0_Mmult_multRes_PCOUT0,
      M(35) => t_weightDKMult0_Mmult_multRes_M35,
      M(34) => t_weightDKMult0_Mmult_multRes_M34,
      M(33) => t_weightDKMult0_Mmult_multRes_M33,
      M(32) => t_weightDKMult0_Mmult_multRes_M32,
      M(31) => t_weightDKMult0_Mmult_multRes_M31,
      M(30) => t_weightDKMult0_Mmult_multRes_M30,
      M(29) => t_weightDKMult0_Mmult_multRes_M29,
      M(28) => t_weightDKMult0_Mmult_multRes_M28,
      M(27) => t_weightDKMult0_Mmult_multRes_M27,
      M(26) => t_weightDKMult0_Mmult_multRes_M26,
      M(25) => t_weightDKMult0_Mmult_multRes_M25,
      M(24) => t_weightDKMult0_Mmult_multRes_M24,
      M(23) => t_weightDKMult0_Mmult_multRes_M23,
      M(22) => t_weightDKMult0_Mmult_multRes_M22,
      M(21) => t_weightDKMult0_Mmult_multRes_M21,
      M(20) => t_weightDKMult0_Mmult_multRes_M20,
      M(19) => t_weightDKMult0_Mmult_multRes_M19,
      M(18) => t_weightDKMult0_Mmult_multRes_M18,
      M(17) => t_weightDKMult0_Mmult_multRes_M17,
      M(16) => t_weightDKMult0_Mmult_multRes_M16,
      M(15) => t_weightDKMult0_Mmult_multRes_M15,
      M(14) => t_weightDKMult0_Mmult_multRes_M14,
      M(13) => t_weightDKMult0_Mmult_multRes_M13,
      M(12) => t_weightDKMult0_Mmult_multRes_M12,
      M(11) => t_weightDKMult0_multRes(11),
      M(10) => t_weightDKMult0_multRes(10),
      M(9) => t_weightDKMult0_multRes(9),
      M(8) => t_weightDKMult0_multRes(8),
      M(7) => t_weightDKMult0_multRes(7),
      M(6) => t_weightDKMult0_multRes(6),
      M(5) => t_weightDKMult0_multRes(5),
      M(4) => weightDeltaKOutNode_0_Q,
      M(3) => t_weightDKMult0_Mmult_multRes_M3,
      M(2) => t_weightDKMult0_Mmult_multRes_M2,
      M(1) => t_weightDKMult0_Mmult_multRes_M1,
      M(0) => t_weightDKMult0_Mmult_multRes_M0
    );
  t_weightUpdateMod2_multAll_Mmult_multRes_RSTPINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y2",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod2_multAll_Mmult_multRes_RSTP_INT
    );
  t_weightUpdateMod2_multAll_Mmult_multRes_RSTAINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y2",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod2_multAll_Mmult_multRes_RSTA_INT
    );
  t_weightUpdateMod2_multAll_Mmult_multRes_CEAINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y2",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod2_multAll_Mmult_multRes_CEA_INT
    );
  t_weightUpdateMod2_multAll_Mmult_multRes_CEPINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y2",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod2_multAll_Mmult_multRes_CEP_INT
    );
  t_weightUpdateMod2_multAll_Mmult_multRes_CEBINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y2",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod2_multAll_Mmult_multRes_CEB_INT
    );
  t_weightUpdateMod2_multAll_Mmult_multRes_CEMINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y2",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod2_multAll_Mmult_multRes_CEM_INT
    );
  t_weightUpdateMod2_multAll_Mmult_multRes_RSTBINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y2",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod2_multAll_Mmult_multRes_RSTB_INT
    );
  t_weightUpdateMod2_multAll_Mmult_multRes_CLKINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y2",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod2_multAll_Mmult_multRes_CLK_INT
    );
  t_weightUpdateMod2_multAll_Mmult_multRes_RSTMINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y2",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod2_multAll_Mmult_multRes_RSTM_INT
    );
  t_weightUpdateMod2_multAll_Mmult_multRes_RSTOPMODEINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y2",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod2_multAll_Mmult_multRes_RSTOPMODE_INT
    );
  t_weightUpdateMod2_multAll_Mmult_multRes_CECINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y2",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod2_multAll_Mmult_multRes_CEC_INT
    );
  t_weightUpdateMod2_multAll_Mmult_multRes_CEOPMODEINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y2",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod2_multAll_Mmult_multRes_CEOPMODE_INT
    );
  t_weightUpdateMod2_multAll_Mmult_multRes_RSTDINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y2",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod2_multAll_Mmult_multRes_RSTD_INT
    );
  t_weightUpdateMod2_multAll_Mmult_multRes_CEDINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y2",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod2_multAll_Mmult_multRes_CED_INT
    );
  t_weightUpdateMod2_multAll_Mmult_multRes_RSTCARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X0Y2",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod2_multAll_Mmult_multRes_RSTCARRYIN_INT
    );
  t_weightUpdateMod2_multAll_Mmult_multRes_RSTCINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y2",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightUpdateMod2_multAll_Mmult_multRes_RSTC_INT
    );
  t_weightUpdateMod2_multAll_Mmult_multRes_CECARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X0Y2",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightUpdateMod2_multAll_Mmult_multRes_CECARRYIN_INT
    );
  t_weightUpdateMod2_multAll_Mmult_multRes : X_DSP48A1
    generic map(
      A0REG => 0,
      A1REG => 0,
      B0REG => 0,
      B1REG => 0,
      CREG => 0,
      DREG => 0,
      MREG => 0,
      OPMODEREG => 0,
      PREG => 0,
      CARRYINREG => 0,
      CARRYOUTREG => 0,
      B_INPUT => "DIRECT",
      CARRYINSEL => "OPMODE5",
      RSTTYPE => "SYNC",
      LOC => "DSP48_X0Y2"
    )
    port map (
      CECARRYIN => t_weightUpdateMod2_multAll_Mmult_multRes_CECARRYIN_INT,
      RSTC => t_weightUpdateMod2_multAll_Mmult_multRes_RSTC_INT,
      RSTCARRYIN => t_weightUpdateMod2_multAll_Mmult_multRes_RSTCARRYIN_INT,
      CED => t_weightUpdateMod2_multAll_Mmult_multRes_CED_INT,
      RSTD => t_weightUpdateMod2_multAll_Mmult_multRes_RSTD_INT,
      CEOPMODE => t_weightUpdateMod2_multAll_Mmult_multRes_CEOPMODE_INT,
      CEC => t_weightUpdateMod2_multAll_Mmult_multRes_CEC_INT,
      RSTOPMODE => t_weightUpdateMod2_multAll_Mmult_multRes_RSTOPMODE_INT,
      RSTM => t_weightUpdateMod2_multAll_Mmult_multRes_RSTM_INT,
      CLK => t_weightUpdateMod2_multAll_Mmult_multRes_CLK_INT,
      RSTB => t_weightUpdateMod2_multAll_Mmult_multRes_RSTB_INT,
      CEM => t_weightUpdateMod2_multAll_Mmult_multRes_CEM_INT,
      CEB => t_weightUpdateMod2_multAll_Mmult_multRes_CEB_INT,
      CARRYIN => GND,
      CEP => t_weightUpdateMod2_multAll_Mmult_multRes_CEP_INT,
      CEA => t_weightUpdateMod2_multAll_Mmult_multRes_CEA_INT,
      RSTA => t_weightUpdateMod2_multAll_Mmult_multRes_RSTA_INT,
      RSTP => t_weightUpdateMod2_multAll_Mmult_multRes_RSTP_INT,
      CARRYOUTF => t_weightUpdateMod2_multAll_Mmult_multRes_CARRYOUTF,
      CARRYOUT => t_weightUpdateMod2_multAll_Mmult_multRes_CARRYOUT,
      B(17) => t_weightUpdateMod2_multAll_posIn1(7),
      B(16) => t_weightUpdateMod2_multAll_posIn1(7),
      B(15) => t_weightUpdateMod2_multAll_posIn1(7),
      B(14) => t_weightUpdateMod2_multAll_posIn1(7),
      B(13) => t_weightUpdateMod2_multAll_posIn1(7),
      B(12) => t_weightUpdateMod2_multAll_posIn1(7),
      B(11) => t_weightUpdateMod2_multAll_posIn1(7),
      B(10) => t_weightUpdateMod2_multAll_posIn1(7),
      B(9) => t_weightUpdateMod2_multAll_posIn1(7),
      B(8) => t_weightUpdateMod2_multAll_posIn1(7),
      B(7) => t_weightUpdateMod2_multAll_posIn1(7),
      B(6) => t_weightUpdateMod2_multAll_posIn1(6),
      B(5) => t_weightUpdateMod2_multAll_posIn1(5),
      B(4) => t_weightUpdateMod2_multAll_posIn1(4),
      B(3) => t_weightUpdateMod2_multAll_posIn1(3),
      B(2) => t_weightUpdateMod2_multAll_posIn1(2),
      B(1) => t_weightUpdateMod2_multAll_posIn1(1),
      B(0) => t_weightUpdateMod2_leftMultTemp_0_Q,
      PCIN(47) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN47,
      PCIN(46) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN46,
      PCIN(45) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN45,
      PCIN(44) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN44,
      PCIN(43) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN43,
      PCIN(42) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN42,
      PCIN(41) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN41,
      PCIN(40) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN40,
      PCIN(39) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN39,
      PCIN(38) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN38,
      PCIN(37) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN37,
      PCIN(36) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN36,
      PCIN(35) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN35,
      PCIN(34) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN34,
      PCIN(33) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN33,
      PCIN(32) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN32,
      PCIN(31) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN31,
      PCIN(30) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN30,
      PCIN(29) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN29,
      PCIN(28) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN28,
      PCIN(27) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN27,
      PCIN(26) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN26,
      PCIN(25) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN25,
      PCIN(24) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN24,
      PCIN(23) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN23,
      PCIN(22) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN22,
      PCIN(21) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN21,
      PCIN(20) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN20,
      PCIN(19) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN19,
      PCIN(18) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN18,
      PCIN(17) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN17,
      PCIN(16) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN16,
      PCIN(15) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN15,
      PCIN(14) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN14,
      PCIN(13) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN13,
      PCIN(12) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN12,
      PCIN(11) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN11,
      PCIN(10) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN10,
      PCIN(9) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN9,
      PCIN(8) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN8,
      PCIN(7) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN7,
      PCIN(6) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN6,
      PCIN(5) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN5,
      PCIN(4) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN4,
      PCIN(3) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN3,
      PCIN(2) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN2,
      PCIN(1) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN1,
      PCIN(0) => t_weightUpdateMod2_multAll_Mmult_multRes_PCIN0,
      C(47) => GND,
      C(46) => GND,
      C(45) => GND,
      C(44) => GND,
      C(43) => GND,
      C(42) => GND,
      C(41) => GND,
      C(40) => GND,
      C(39) => GND,
      C(38) => GND,
      C(37) => GND,
      C(36) => GND,
      C(35) => GND,
      C(34) => GND,
      C(33) => GND,
      C(32) => GND,
      C(31) => GND,
      C(30) => GND,
      C(29) => GND,
      C(28) => GND,
      C(27) => GND,
      C(26) => GND,
      C(25) => GND,
      C(24) => GND,
      C(23) => GND,
      C(22) => GND,
      C(21) => GND,
      C(20) => GND,
      C(19) => GND,
      C(18) => GND,
      C(17) => GND,
      C(16) => GND,
      C(15) => GND,
      C(14) => GND,
      C(13) => GND,
      C(12) => GND,
      C(11) => GND,
      C(10) => GND,
      C(9) => GND,
      C(8) => GND,
      C(7) => GND,
      C(6) => GND,
      C(5) => GND,
      C(4) => GND,
      C(3) => GND,
      C(2) => GND,
      C(1) => GND,
      C(0) => GND,
      OPMODE(7) => GND,
      OPMODE(6) => GND,
      OPMODE(5) => GND,
      OPMODE(4) => GND,
      OPMODE(3) => GND,
      OPMODE(2) => GND,
      OPMODE(1) => GND,
      OPMODE(0) => VCC,
      D(17) => GND,
      D(16) => GND,
      D(15) => GND,
      D(14) => GND,
      D(13) => GND,
      D(12) => GND,
      D(11) => GND,
      D(10) => GND,
      D(9) => GND,
      D(8) => GND,
      D(7) => GND,
      D(6) => GND,
      D(5) => GND,
      D(4) => GND,
      D(3) => GND,
      D(2) => GND,
      D(1) => GND,
      D(0) => GND,
      A(17) => GND,
      A(16) => GND,
      A(15) => GND,
      A(14) => GND,
      A(13) => GND,
      A(12) => GND,
      A(11) => GND,
      A(10) => GND,
      A(9) => GND,
      A(8) => GND,
      A(7) => GND,
      A(6) => GND,
      A(5) => GND,
      A(4) => mROut(4),
      A(3) => mROut(3),
      A(2) => mROut(2),
      A(1) => mROut(1),
      A(0) => mROut(0),
      BCIN(17) => t_weightUpdateMod2_multAll_Mmult_multRes_BCIN17,
      BCIN(16) => t_weightUpdateMod2_multAll_Mmult_multRes_BCIN16,
      BCIN(15) => t_weightUpdateMod2_multAll_Mmult_multRes_BCIN15,
      BCIN(14) => t_weightUpdateMod2_multAll_Mmult_multRes_BCIN14,
      BCIN(13) => t_weightUpdateMod2_multAll_Mmult_multRes_BCIN13,
      BCIN(12) => t_weightUpdateMod2_multAll_Mmult_multRes_BCIN12,
      BCIN(11) => t_weightUpdateMod2_multAll_Mmult_multRes_BCIN11,
      BCIN(10) => t_weightUpdateMod2_multAll_Mmult_multRes_BCIN10,
      BCIN(9) => t_weightUpdateMod2_multAll_Mmult_multRes_BCIN9,
      BCIN(8) => t_weightUpdateMod2_multAll_Mmult_multRes_BCIN8,
      BCIN(7) => t_weightUpdateMod2_multAll_Mmult_multRes_BCIN7,
      BCIN(6) => t_weightUpdateMod2_multAll_Mmult_multRes_BCIN6,
      BCIN(5) => t_weightUpdateMod2_multAll_Mmult_multRes_BCIN5,
      BCIN(4) => t_weightUpdateMod2_multAll_Mmult_multRes_BCIN4,
      BCIN(3) => t_weightUpdateMod2_multAll_Mmult_multRes_BCIN3,
      BCIN(2) => t_weightUpdateMod2_multAll_Mmult_multRes_BCIN2,
      BCIN(1) => t_weightUpdateMod2_multAll_Mmult_multRes_BCIN1,
      BCIN(0) => t_weightUpdateMod2_multAll_Mmult_multRes_BCIN0,
      BCOUT(17) => t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT17,
      BCOUT(16) => t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT16,
      BCOUT(15) => t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT15,
      BCOUT(14) => t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT14,
      BCOUT(13) => t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT13,
      BCOUT(12) => t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT12,
      BCOUT(11) => t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT11,
      BCOUT(10) => t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT10,
      BCOUT(9) => t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT9,
      BCOUT(8) => t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT8,
      BCOUT(7) => t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT7,
      BCOUT(6) => t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT6,
      BCOUT(5) => t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT5,
      BCOUT(4) => t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT4,
      BCOUT(3) => t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT3,
      BCOUT(2) => t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT2,
      BCOUT(1) => t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT1,
      BCOUT(0) => t_weightUpdateMod2_multAll_Mmult_multRes_BCOUT0,
      P(47) => t_weightUpdateMod2_multAll_Mmult_multRes_P47,
      P(46) => t_weightUpdateMod2_multAll_Mmult_multRes_P46,
      P(45) => t_weightUpdateMod2_multAll_Mmult_multRes_P45,
      P(44) => t_weightUpdateMod2_multAll_Mmult_multRes_P44,
      P(43) => t_weightUpdateMod2_multAll_Mmult_multRes_P43,
      P(42) => t_weightUpdateMod2_multAll_Mmult_multRes_P42,
      P(41) => t_weightUpdateMod2_multAll_Mmult_multRes_P41,
      P(40) => t_weightUpdateMod2_multAll_Mmult_multRes_P40,
      P(39) => t_weightUpdateMod2_multAll_Mmult_multRes_P39,
      P(38) => t_weightUpdateMod2_multAll_Mmult_multRes_P38,
      P(37) => t_weightUpdateMod2_multAll_Mmult_multRes_P37,
      P(36) => t_weightUpdateMod2_multAll_Mmult_multRes_P36,
      P(35) => t_weightUpdateMod2_multAll_Mmult_multRes_P35,
      P(34) => t_weightUpdateMod2_multAll_Mmult_multRes_P34,
      P(33) => t_weightUpdateMod2_multAll_Mmult_multRes_P33,
      P(32) => t_weightUpdateMod2_multAll_Mmult_multRes_P32,
      P(31) => t_weightUpdateMod2_multAll_Mmult_multRes_P31,
      P(30) => t_weightUpdateMod2_multAll_Mmult_multRes_P30,
      P(29) => t_weightUpdateMod2_multAll_Mmult_multRes_P29,
      P(28) => t_weightUpdateMod2_multAll_Mmult_multRes_P28,
      P(27) => t_weightUpdateMod2_multAll_Mmult_multRes_P27,
      P(26) => t_weightUpdateMod2_multAll_Mmult_multRes_P26,
      P(25) => t_weightUpdateMod2_multAll_Mmult_multRes_P25,
      P(24) => t_weightUpdateMod2_multAll_Mmult_multRes_P24,
      P(23) => t_weightUpdateMod2_multAll_Mmult_multRes_P23,
      P(22) => t_weightUpdateMod2_multAll_Mmult_multRes_P22,
      P(21) => t_weightUpdateMod2_multAll_Mmult_multRes_P21,
      P(20) => t_weightUpdateMod2_multAll_Mmult_multRes_P20,
      P(19) => t_weightUpdateMod2_multAll_Mmult_multRes_P19,
      P(18) => t_weightUpdateMod2_multAll_Mmult_multRes_P18,
      P(17) => t_weightUpdateMod2_multAll_Mmult_multRes_P17,
      P(16) => t_weightUpdateMod2_multAll_Mmult_multRes_P16,
      P(15) => t_weightUpdateMod2_multAll_Mmult_multRes_P15,
      P(14) => t_weightUpdateMod2_multAll_Mmult_multRes_P14,
      P(13) => t_weightUpdateMod2_multAll_Mmult_multRes_P13,
      P(12) => t_weightUpdateMod2_multAll_Mmult_multRes_P12,
      P(11) => t_weightUpdateMod2_multAll_Mmult_multRes_P11,
      P(10) => t_weightUpdateMod2_multAll_Mmult_multRes_P10,
      P(9) => t_weightUpdateMod2_multAll_Mmult_multRes_P9,
      P(8) => t_weightUpdateMod2_multAll_Mmult_multRes_P8,
      P(7) => t_weightUpdateMod2_multAll_Mmult_multRes_P7,
      P(6) => t_weightUpdateMod2_multAll_Mmult_multRes_P6,
      P(5) => t_weightUpdateMod2_multAll_Mmult_multRes_P5,
      P(4) => t_weightUpdateMod2_multAll_Mmult_multRes_P4,
      P(3) => t_weightUpdateMod2_multAll_Mmult_multRes_P3,
      P(2) => t_weightUpdateMod2_multAll_Mmult_multRes_P2,
      P(1) => t_weightUpdateMod2_multAll_Mmult_multRes_P1,
      P(0) => t_weightUpdateMod2_multAll_Mmult_multRes_P0,
      PCOUT(47) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT47,
      PCOUT(46) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT46,
      PCOUT(45) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT45,
      PCOUT(44) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT44,
      PCOUT(43) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT43,
      PCOUT(42) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT42,
      PCOUT(41) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT41,
      PCOUT(40) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT40,
      PCOUT(39) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT39,
      PCOUT(38) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT38,
      PCOUT(37) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT37,
      PCOUT(36) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT36,
      PCOUT(35) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT35,
      PCOUT(34) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT34,
      PCOUT(33) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT33,
      PCOUT(32) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT32,
      PCOUT(31) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT31,
      PCOUT(30) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT30,
      PCOUT(29) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT29,
      PCOUT(28) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT28,
      PCOUT(27) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT27,
      PCOUT(26) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT26,
      PCOUT(25) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT25,
      PCOUT(24) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT24,
      PCOUT(23) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT23,
      PCOUT(22) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT22,
      PCOUT(21) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT21,
      PCOUT(20) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT20,
      PCOUT(19) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT19,
      PCOUT(18) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT18,
      PCOUT(17) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT17,
      PCOUT(16) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT16,
      PCOUT(15) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT15,
      PCOUT(14) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT14,
      PCOUT(13) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT13,
      PCOUT(12) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT12,
      PCOUT(11) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT11,
      PCOUT(10) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT10,
      PCOUT(9) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT9,
      PCOUT(8) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT8,
      PCOUT(7) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT7,
      PCOUT(6) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT6,
      PCOUT(5) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT5,
      PCOUT(4) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT4,
      PCOUT(3) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT3,
      PCOUT(2) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT2,
      PCOUT(1) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT1,
      PCOUT(0) => t_weightUpdateMod2_multAll_Mmult_multRes_PCOUT0,
      M(35) => t_weightUpdateMod2_multAll_Mmult_multRes_M35,
      M(34) => t_weightUpdateMod2_multAll_Mmult_multRes_M34,
      M(33) => t_weightUpdateMod2_multAll_Mmult_multRes_M33,
      M(32) => t_weightUpdateMod2_multAll_Mmult_multRes_M32,
      M(31) => t_weightUpdateMod2_multAll_Mmult_multRes_M31,
      M(30) => t_weightUpdateMod2_multAll_Mmult_multRes_M30,
      M(29) => t_weightUpdateMod2_multAll_Mmult_multRes_M29,
      M(28) => t_weightUpdateMod2_multAll_Mmult_multRes_M28,
      M(27) => t_weightUpdateMod2_multAll_Mmult_multRes_M27,
      M(26) => t_weightUpdateMod2_multAll_Mmult_multRes_M26,
      M(25) => t_weightUpdateMod2_multAll_Mmult_multRes_M25,
      M(24) => t_weightUpdateMod2_multAll_Mmult_multRes_M24,
      M(23) => t_weightUpdateMod2_multAll_Mmult_multRes_M23,
      M(22) => t_weightUpdateMod2_multAll_Mmult_multRes_M22,
      M(21) => t_weightUpdateMod2_multAll_Mmult_multRes_M21,
      M(20) => t_weightUpdateMod2_multAll_Mmult_multRes_M20,
      M(19) => t_weightUpdateMod2_multAll_Mmult_multRes_M19,
      M(18) => t_weightUpdateMod2_multAll_Mmult_multRes_M18,
      M(17) => t_weightUpdateMod2_multAll_Mmult_multRes_M17,
      M(16) => t_weightUpdateMod2_multAll_Mmult_multRes_M16,
      M(15) => t_weightUpdateMod2_multAll_Mmult_multRes_M15,
      M(14) => t_weightUpdateMod2_multAll_Mmult_multRes_M14,
      M(13) => t_weightUpdateMod2_multAll_Mmult_multRes_M13,
      M(12) => t_weightUpdateMod2_multAll_Mmult_multRes_M12,
      M(11) => t_weightUpdateMod2_multAll_multRes(11),
      M(10) => t_weightUpdateMod2_multAll_multRes(10),
      M(9) => t_weightUpdateMod2_multAll_multRes(9),
      M(8) => t_weightUpdateMod2_multAll_multRes(8),
      M(7) => t_weightUpdateMod2_multAll_multRes(7),
      M(6) => t_weightUpdateMod2_multAll_multRes(6),
      M(5) => t_weightUpdateMod2_multAll_multRes(5),
      M(4) => t_weightUpdateMod2_fullProd(0),
      M(3) => t_weightUpdateMod2_multAll_Mmult_multRes_M3,
      M(2) => t_weightUpdateMod2_multAll_Mmult_multRes_M2,
      M(1) => t_weightUpdateMod2_multAll_Mmult_multRes_M1,
      M(0) => t_weightUpdateMod2_multAll_Mmult_multRes_M0
    );
  t_deltaKMult_Mmult_multRes_RSTPINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y5",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_deltaKMult_Mmult_multRes_RSTP_INT
    );
  t_deltaKMult_Mmult_multRes_RSTAINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y5",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_deltaKMult_Mmult_multRes_RSTA_INT
    );
  t_deltaKMult_Mmult_multRes_CEAINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y5",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_deltaKMult_Mmult_multRes_CEA_INT
    );
  t_deltaKMult_Mmult_multRes_CEPINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y5",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_deltaKMult_Mmult_multRes_CEP_INT
    );
  t_deltaKMult_Mmult_multRes_CEBINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y5",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_deltaKMult_Mmult_multRes_CEB_INT
    );
  t_deltaKMult_Mmult_multRes_CEMINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y5",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_deltaKMult_Mmult_multRes_CEM_INT
    );
  t_deltaKMult_Mmult_multRes_RSTBINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y5",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_deltaKMult_Mmult_multRes_RSTB_INT
    );
  t_deltaKMult_Mmult_multRes_CLKINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y5",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_deltaKMult_Mmult_multRes_CLK_INT
    );
  t_deltaKMult_Mmult_multRes_RSTMINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y5",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_deltaKMult_Mmult_multRes_RSTM_INT
    );
  t_deltaKMult_Mmult_multRes_RSTOPMODEINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y5",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_deltaKMult_Mmult_multRes_RSTOPMODE_INT
    );
  t_deltaKMult_Mmult_multRes_CECINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y5",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_deltaKMult_Mmult_multRes_CEC_INT
    );
  t_deltaKMult_Mmult_multRes_CEOPMODEINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y5",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_deltaKMult_Mmult_multRes_CEOPMODE_INT
    );
  t_deltaKMult_Mmult_multRes_RSTDINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y5",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_deltaKMult_Mmult_multRes_RSTD_INT
    );
  t_deltaKMult_Mmult_multRes_CEDINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y5",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_deltaKMult_Mmult_multRes_CED_INT
    );
  t_deltaKMult_Mmult_multRes_RSTCARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X0Y5",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_deltaKMult_Mmult_multRes_RSTCARRYIN_INT
    );
  t_deltaKMult_Mmult_multRes_RSTCINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y5",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_deltaKMult_Mmult_multRes_RSTC_INT
    );
  t_deltaKMult_Mmult_multRes_CECARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X0Y5",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_deltaKMult_Mmult_multRes_CECARRYIN_INT
    );
  t_deltaKMult_Mmult_multRes : X_DSP48A1
    generic map(
      A0REG => 0,
      A1REG => 0,
      B0REG => 0,
      B1REG => 0,
      CREG => 0,
      DREG => 0,
      MREG => 0,
      OPMODEREG => 0,
      PREG => 0,
      CARRYINREG => 0,
      CARRYOUTREG => 0,
      B_INPUT => "DIRECT",
      CARRYINSEL => "OPMODE5",
      RSTTYPE => "SYNC",
      LOC => "DSP48_X0Y5"
    )
    port map (
      CECARRYIN => t_deltaKMult_Mmult_multRes_CECARRYIN_INT,
      RSTC => t_deltaKMult_Mmult_multRes_RSTC_INT,
      RSTCARRYIN => t_deltaKMult_Mmult_multRes_RSTCARRYIN_INT,
      CED => t_deltaKMult_Mmult_multRes_CED_INT,
      RSTD => t_deltaKMult_Mmult_multRes_RSTD_INT,
      CEOPMODE => t_deltaKMult_Mmult_multRes_CEOPMODE_INT,
      CEC => t_deltaKMult_Mmult_multRes_CEC_INT,
      RSTOPMODE => t_deltaKMult_Mmult_multRes_RSTOPMODE_INT,
      RSTM => t_deltaKMult_Mmult_multRes_RSTM_INT,
      CLK => t_deltaKMult_Mmult_multRes_CLK_INT,
      RSTB => t_deltaKMult_Mmult_multRes_RSTB_INT,
      CEM => t_deltaKMult_Mmult_multRes_CEM_INT,
      CEB => t_deltaKMult_Mmult_multRes_CEB_INT,
      CARRYIN => GND,
      CEP => t_deltaKMult_Mmult_multRes_CEP_INT,
      CEA => t_deltaKMult_Mmult_multRes_CEA_INT,
      RSTA => t_deltaKMult_Mmult_multRes_RSTA_INT,
      RSTP => t_deltaKMult_Mmult_multRes_RSTP_INT,
      CARRYOUTF => t_deltaKMult_Mmult_multRes_CARRYOUTF,
      CARRYOUT => t_deltaKMult_Mmult_multRes_CARRYOUT,
      B(17) => GND,
      B(16) => GND,
      B(15) => GND,
      B(14) => GND,
      B(13) => GND,
      B(12) => GND,
      B(11) => GND,
      B(10) => GND,
      B(9) => GND,
      B(8) => GND,
      B(7) => GND,
      B(6) => GND,
      B(5) => GND,
      B(4) => t_deltaKMult_posIn1(4),
      B(3) => t_deltaKMult_posIn1(3),
      B(2) => t_deltaKMult_posIn1(2),
      B(1) => t_deltaKMult_posIn1(1),
      B(0) => t_deltaKMult_posIn1(0),
      PCIN(47) => t_deltaKMult_Mmult_multRes_PCIN47,
      PCIN(46) => t_deltaKMult_Mmult_multRes_PCIN46,
      PCIN(45) => t_deltaKMult_Mmult_multRes_PCIN45,
      PCIN(44) => t_deltaKMult_Mmult_multRes_PCIN44,
      PCIN(43) => t_deltaKMult_Mmult_multRes_PCIN43,
      PCIN(42) => t_deltaKMult_Mmult_multRes_PCIN42,
      PCIN(41) => t_deltaKMult_Mmult_multRes_PCIN41,
      PCIN(40) => t_deltaKMult_Mmult_multRes_PCIN40,
      PCIN(39) => t_deltaKMult_Mmult_multRes_PCIN39,
      PCIN(38) => t_deltaKMult_Mmult_multRes_PCIN38,
      PCIN(37) => t_deltaKMult_Mmult_multRes_PCIN37,
      PCIN(36) => t_deltaKMult_Mmult_multRes_PCIN36,
      PCIN(35) => t_deltaKMult_Mmult_multRes_PCIN35,
      PCIN(34) => t_deltaKMult_Mmult_multRes_PCIN34,
      PCIN(33) => t_deltaKMult_Mmult_multRes_PCIN33,
      PCIN(32) => t_deltaKMult_Mmult_multRes_PCIN32,
      PCIN(31) => t_deltaKMult_Mmult_multRes_PCIN31,
      PCIN(30) => t_deltaKMult_Mmult_multRes_PCIN30,
      PCIN(29) => t_deltaKMult_Mmult_multRes_PCIN29,
      PCIN(28) => t_deltaKMult_Mmult_multRes_PCIN28,
      PCIN(27) => t_deltaKMult_Mmult_multRes_PCIN27,
      PCIN(26) => t_deltaKMult_Mmult_multRes_PCIN26,
      PCIN(25) => t_deltaKMult_Mmult_multRes_PCIN25,
      PCIN(24) => t_deltaKMult_Mmult_multRes_PCIN24,
      PCIN(23) => t_deltaKMult_Mmult_multRes_PCIN23,
      PCIN(22) => t_deltaKMult_Mmult_multRes_PCIN22,
      PCIN(21) => t_deltaKMult_Mmult_multRes_PCIN21,
      PCIN(20) => t_deltaKMult_Mmult_multRes_PCIN20,
      PCIN(19) => t_deltaKMult_Mmult_multRes_PCIN19,
      PCIN(18) => t_deltaKMult_Mmult_multRes_PCIN18,
      PCIN(17) => t_deltaKMult_Mmult_multRes_PCIN17,
      PCIN(16) => t_deltaKMult_Mmult_multRes_PCIN16,
      PCIN(15) => t_deltaKMult_Mmult_multRes_PCIN15,
      PCIN(14) => t_deltaKMult_Mmult_multRes_PCIN14,
      PCIN(13) => t_deltaKMult_Mmult_multRes_PCIN13,
      PCIN(12) => t_deltaKMult_Mmult_multRes_PCIN12,
      PCIN(11) => t_deltaKMult_Mmult_multRes_PCIN11,
      PCIN(10) => t_deltaKMult_Mmult_multRes_PCIN10,
      PCIN(9) => t_deltaKMult_Mmult_multRes_PCIN9,
      PCIN(8) => t_deltaKMult_Mmult_multRes_PCIN8,
      PCIN(7) => t_deltaKMult_Mmult_multRes_PCIN7,
      PCIN(6) => t_deltaKMult_Mmult_multRes_PCIN6,
      PCIN(5) => t_deltaKMult_Mmult_multRes_PCIN5,
      PCIN(4) => t_deltaKMult_Mmult_multRes_PCIN4,
      PCIN(3) => t_deltaKMult_Mmult_multRes_PCIN3,
      PCIN(2) => t_deltaKMult_Mmult_multRes_PCIN2,
      PCIN(1) => t_deltaKMult_Mmult_multRes_PCIN1,
      PCIN(0) => t_deltaKMult_Mmult_multRes_PCIN0,
      C(47) => GND,
      C(46) => GND,
      C(45) => GND,
      C(44) => GND,
      C(43) => GND,
      C(42) => GND,
      C(41) => GND,
      C(40) => GND,
      C(39) => GND,
      C(38) => GND,
      C(37) => GND,
      C(36) => GND,
      C(35) => GND,
      C(34) => GND,
      C(33) => GND,
      C(32) => GND,
      C(31) => GND,
      C(30) => GND,
      C(29) => GND,
      C(28) => GND,
      C(27) => GND,
      C(26) => GND,
      C(25) => GND,
      C(24) => GND,
      C(23) => GND,
      C(22) => GND,
      C(21) => GND,
      C(20) => GND,
      C(19) => GND,
      C(18) => GND,
      C(17) => GND,
      C(16) => GND,
      C(15) => GND,
      C(14) => GND,
      C(13) => GND,
      C(12) => GND,
      C(11) => GND,
      C(10) => GND,
      C(9) => GND,
      C(8) => GND,
      C(7) => GND,
      C(6) => GND,
      C(5) => GND,
      C(4) => GND,
      C(3) => GND,
      C(2) => GND,
      C(1) => GND,
      C(0) => GND,
      OPMODE(7) => GND,
      OPMODE(6) => GND,
      OPMODE(5) => GND,
      OPMODE(4) => GND,
      OPMODE(3) => GND,
      OPMODE(2) => GND,
      OPMODE(1) => GND,
      OPMODE(0) => VCC,
      D(17) => GND,
      D(16) => GND,
      D(15) => GND,
      D(14) => GND,
      D(13) => GND,
      D(12) => GND,
      D(11) => GND,
      D(10) => GND,
      D(9) => GND,
      D(8) => GND,
      D(7) => GND,
      D(6) => GND,
      D(5) => GND,
      D(4) => GND,
      D(3) => GND,
      D(2) => GND,
      D(1) => GND,
      D(0) => GND,
      A(17) => GND,
      A(16) => GND,
      A(15) => GND,
      A(14) => GND,
      A(13) => GND,
      A(12) => GND,
      A(11) => GND,
      A(10) => GND,
      A(9) => GND,
      A(8) => GND,
      A(7) => GND,
      A(6) => t_deltaKMult_posIn2(6),
      A(5) => t_deltaKMult_posIn2(5),
      A(4) => t_deltaKMult_posIn2(4),
      A(3) => t_deltaKMult_posIn2(3),
      A(2) => GND,
      A(1) => GND,
      A(0) => GND,
      BCIN(17) => t_deltaKMult_Mmult_multRes_BCIN17,
      BCIN(16) => t_deltaKMult_Mmult_multRes_BCIN16,
      BCIN(15) => t_deltaKMult_Mmult_multRes_BCIN15,
      BCIN(14) => t_deltaKMult_Mmult_multRes_BCIN14,
      BCIN(13) => t_deltaKMult_Mmult_multRes_BCIN13,
      BCIN(12) => t_deltaKMult_Mmult_multRes_BCIN12,
      BCIN(11) => t_deltaKMult_Mmult_multRes_BCIN11,
      BCIN(10) => t_deltaKMult_Mmult_multRes_BCIN10,
      BCIN(9) => t_deltaKMult_Mmult_multRes_BCIN9,
      BCIN(8) => t_deltaKMult_Mmult_multRes_BCIN8,
      BCIN(7) => t_deltaKMult_Mmult_multRes_BCIN7,
      BCIN(6) => t_deltaKMult_Mmult_multRes_BCIN6,
      BCIN(5) => t_deltaKMult_Mmult_multRes_BCIN5,
      BCIN(4) => t_deltaKMult_Mmult_multRes_BCIN4,
      BCIN(3) => t_deltaKMult_Mmult_multRes_BCIN3,
      BCIN(2) => t_deltaKMult_Mmult_multRes_BCIN2,
      BCIN(1) => t_deltaKMult_Mmult_multRes_BCIN1,
      BCIN(0) => t_deltaKMult_Mmult_multRes_BCIN0,
      BCOUT(17) => t_deltaKMult_Mmult_multRes_BCOUT17,
      BCOUT(16) => t_deltaKMult_Mmult_multRes_BCOUT16,
      BCOUT(15) => t_deltaKMult_Mmult_multRes_BCOUT15,
      BCOUT(14) => t_deltaKMult_Mmult_multRes_BCOUT14,
      BCOUT(13) => t_deltaKMult_Mmult_multRes_BCOUT13,
      BCOUT(12) => t_deltaKMult_Mmult_multRes_BCOUT12,
      BCOUT(11) => t_deltaKMult_Mmult_multRes_BCOUT11,
      BCOUT(10) => t_deltaKMult_Mmult_multRes_BCOUT10,
      BCOUT(9) => t_deltaKMult_Mmult_multRes_BCOUT9,
      BCOUT(8) => t_deltaKMult_Mmult_multRes_BCOUT8,
      BCOUT(7) => t_deltaKMult_Mmult_multRes_BCOUT7,
      BCOUT(6) => t_deltaKMult_Mmult_multRes_BCOUT6,
      BCOUT(5) => t_deltaKMult_Mmult_multRes_BCOUT5,
      BCOUT(4) => t_deltaKMult_Mmult_multRes_BCOUT4,
      BCOUT(3) => t_deltaKMult_Mmult_multRes_BCOUT3,
      BCOUT(2) => t_deltaKMult_Mmult_multRes_BCOUT2,
      BCOUT(1) => t_deltaKMult_Mmult_multRes_BCOUT1,
      BCOUT(0) => t_deltaKMult_Mmult_multRes_BCOUT0,
      P(47) => t_deltaKMult_Mmult_multRes_P47,
      P(46) => t_deltaKMult_Mmult_multRes_P46,
      P(45) => t_deltaKMult_Mmult_multRes_P45,
      P(44) => t_deltaKMult_Mmult_multRes_P44,
      P(43) => t_deltaKMult_Mmult_multRes_P43,
      P(42) => t_deltaKMult_Mmult_multRes_P42,
      P(41) => t_deltaKMult_Mmult_multRes_P41,
      P(40) => t_deltaKMult_Mmult_multRes_P40,
      P(39) => t_deltaKMult_Mmult_multRes_P39,
      P(38) => t_deltaKMult_Mmult_multRes_P38,
      P(37) => t_deltaKMult_Mmult_multRes_P37,
      P(36) => t_deltaKMult_Mmult_multRes_P36,
      P(35) => t_deltaKMult_Mmult_multRes_P35,
      P(34) => t_deltaKMult_Mmult_multRes_P34,
      P(33) => t_deltaKMult_Mmult_multRes_P33,
      P(32) => t_deltaKMult_Mmult_multRes_P32,
      P(31) => t_deltaKMult_Mmult_multRes_P31,
      P(30) => t_deltaKMult_Mmult_multRes_P30,
      P(29) => t_deltaKMult_Mmult_multRes_P29,
      P(28) => t_deltaKMult_Mmult_multRes_P28,
      P(27) => t_deltaKMult_Mmult_multRes_P27,
      P(26) => t_deltaKMult_Mmult_multRes_P26,
      P(25) => t_deltaKMult_Mmult_multRes_P25,
      P(24) => t_deltaKMult_Mmult_multRes_P24,
      P(23) => t_deltaKMult_Mmult_multRes_P23,
      P(22) => t_deltaKMult_Mmult_multRes_P22,
      P(21) => t_deltaKMult_Mmult_multRes_P21,
      P(20) => t_deltaKMult_Mmult_multRes_P20,
      P(19) => t_deltaKMult_Mmult_multRes_P19,
      P(18) => t_deltaKMult_Mmult_multRes_P18,
      P(17) => t_deltaKMult_Mmult_multRes_P17,
      P(16) => t_deltaKMult_Mmult_multRes_P16,
      P(15) => t_deltaKMult_Mmult_multRes_P15,
      P(14) => t_deltaKMult_Mmult_multRes_P14,
      P(13) => t_deltaKMult_Mmult_multRes_P13,
      P(12) => t_deltaKMult_Mmult_multRes_P12,
      P(11) => t_deltaKMult_Mmult_multRes_P11,
      P(10) => t_deltaKMult_Mmult_multRes_P10,
      P(9) => t_deltaKMult_Mmult_multRes_P9,
      P(8) => t_deltaKMult_Mmult_multRes_P8,
      P(7) => t_deltaKMult_Mmult_multRes_P7,
      P(6) => t_deltaKMult_Mmult_multRes_P6,
      P(5) => t_deltaKMult_Mmult_multRes_P5,
      P(4) => t_deltaKMult_Mmult_multRes_P4,
      P(3) => t_deltaKMult_Mmult_multRes_P3,
      P(2) => t_deltaKMult_Mmult_multRes_P2,
      P(1) => t_deltaKMult_Mmult_multRes_P1,
      P(0) => t_deltaKMult_Mmult_multRes_P0,
      PCOUT(47) => t_deltaKMult_Mmult_multRes_PCOUT47,
      PCOUT(46) => t_deltaKMult_Mmult_multRes_PCOUT46,
      PCOUT(45) => t_deltaKMult_Mmult_multRes_PCOUT45,
      PCOUT(44) => t_deltaKMult_Mmult_multRes_PCOUT44,
      PCOUT(43) => t_deltaKMult_Mmult_multRes_PCOUT43,
      PCOUT(42) => t_deltaKMult_Mmult_multRes_PCOUT42,
      PCOUT(41) => t_deltaKMult_Mmult_multRes_PCOUT41,
      PCOUT(40) => t_deltaKMult_Mmult_multRes_PCOUT40,
      PCOUT(39) => t_deltaKMult_Mmult_multRes_PCOUT39,
      PCOUT(38) => t_deltaKMult_Mmult_multRes_PCOUT38,
      PCOUT(37) => t_deltaKMult_Mmult_multRes_PCOUT37,
      PCOUT(36) => t_deltaKMult_Mmult_multRes_PCOUT36,
      PCOUT(35) => t_deltaKMult_Mmult_multRes_PCOUT35,
      PCOUT(34) => t_deltaKMult_Mmult_multRes_PCOUT34,
      PCOUT(33) => t_deltaKMult_Mmult_multRes_PCOUT33,
      PCOUT(32) => t_deltaKMult_Mmult_multRes_PCOUT32,
      PCOUT(31) => t_deltaKMult_Mmult_multRes_PCOUT31,
      PCOUT(30) => t_deltaKMult_Mmult_multRes_PCOUT30,
      PCOUT(29) => t_deltaKMult_Mmult_multRes_PCOUT29,
      PCOUT(28) => t_deltaKMult_Mmult_multRes_PCOUT28,
      PCOUT(27) => t_deltaKMult_Mmult_multRes_PCOUT27,
      PCOUT(26) => t_deltaKMult_Mmult_multRes_PCOUT26,
      PCOUT(25) => t_deltaKMult_Mmult_multRes_PCOUT25,
      PCOUT(24) => t_deltaKMult_Mmult_multRes_PCOUT24,
      PCOUT(23) => t_deltaKMult_Mmult_multRes_PCOUT23,
      PCOUT(22) => t_deltaKMult_Mmult_multRes_PCOUT22,
      PCOUT(21) => t_deltaKMult_Mmult_multRes_PCOUT21,
      PCOUT(20) => t_deltaKMult_Mmult_multRes_PCOUT20,
      PCOUT(19) => t_deltaKMult_Mmult_multRes_PCOUT19,
      PCOUT(18) => t_deltaKMult_Mmult_multRes_PCOUT18,
      PCOUT(17) => t_deltaKMult_Mmult_multRes_PCOUT17,
      PCOUT(16) => t_deltaKMult_Mmult_multRes_PCOUT16,
      PCOUT(15) => t_deltaKMult_Mmult_multRes_PCOUT15,
      PCOUT(14) => t_deltaKMult_Mmult_multRes_PCOUT14,
      PCOUT(13) => t_deltaKMult_Mmult_multRes_PCOUT13,
      PCOUT(12) => t_deltaKMult_Mmult_multRes_PCOUT12,
      PCOUT(11) => t_deltaKMult_Mmult_multRes_PCOUT11,
      PCOUT(10) => t_deltaKMult_Mmult_multRes_PCOUT10,
      PCOUT(9) => t_deltaKMult_Mmult_multRes_PCOUT9,
      PCOUT(8) => t_deltaKMult_Mmult_multRes_PCOUT8,
      PCOUT(7) => t_deltaKMult_Mmult_multRes_PCOUT7,
      PCOUT(6) => t_deltaKMult_Mmult_multRes_PCOUT6,
      PCOUT(5) => t_deltaKMult_Mmult_multRes_PCOUT5,
      PCOUT(4) => t_deltaKMult_Mmult_multRes_PCOUT4,
      PCOUT(3) => t_deltaKMult_Mmult_multRes_PCOUT3,
      PCOUT(2) => t_deltaKMult_Mmult_multRes_PCOUT2,
      PCOUT(1) => t_deltaKMult_Mmult_multRes_PCOUT1,
      PCOUT(0) => t_deltaKMult_Mmult_multRes_PCOUT0,
      M(35) => t_deltaKMult_Mmult_multRes_M35,
      M(34) => t_deltaKMult_Mmult_multRes_M34,
      M(33) => t_deltaKMult_Mmult_multRes_M33,
      M(32) => t_deltaKMult_Mmult_multRes_M32,
      M(31) => t_deltaKMult_Mmult_multRes_M31,
      M(30) => t_deltaKMult_Mmult_multRes_M30,
      M(29) => t_deltaKMult_Mmult_multRes_M29,
      M(28) => t_deltaKMult_Mmult_multRes_M28,
      M(27) => t_deltaKMult_Mmult_multRes_M27,
      M(26) => t_deltaKMult_Mmult_multRes_M26,
      M(25) => t_deltaKMult_Mmult_multRes_M25,
      M(24) => t_deltaKMult_Mmult_multRes_M24,
      M(23) => t_deltaKMult_Mmult_multRes_M23,
      M(22) => t_deltaKMult_Mmult_multRes_M22,
      M(21) => t_deltaKMult_Mmult_multRes_M21,
      M(20) => t_deltaKMult_Mmult_multRes_M20,
      M(19) => t_deltaKMult_Mmult_multRes_M19,
      M(18) => t_deltaKMult_Mmult_multRes_M18,
      M(17) => t_deltaKMult_Mmult_multRes_M17,
      M(16) => t_deltaKMult_Mmult_multRes_M16,
      M(15) => t_deltaKMult_Mmult_multRes_M15,
      M(14) => t_deltaKMult_Mmult_multRes_M14,
      M(13) => t_deltaKMult_Mmult_multRes_M13,
      M(12) => t_deltaKMult_Mmult_multRes_M12,
      M(11) => t_deltaKMult_multRes(11),
      M(10) => t_deltaKMult_multRes(10),
      M(9) => t_deltaKMult_multRes(9),
      M(8) => t_deltaKMult_multRes(8),
      M(7) => t_deltaKMult_multRes(7),
      M(6) => t_deltaKMult_multRes(6),
      M(5) => t_deltaKMult_multRes(5),
      M(4) => t_deltaKMult_multRes(4),
      M(3) => t_deltaKMult_Mmult_multRes_M3,
      M(2) => t_deltaKMult_Mmult_multRes_M2,
      M(1) => t_deltaKMult_Mmult_multRes_M1,
      M(0) => t_deltaKMult_Mmult_multRes_M0
    );
  t_weightDKMult2_Mmult_multRes_RSTPINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y8",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightDKMult2_Mmult_multRes_RSTP_INT
    );
  t_weightDKMult2_Mmult_multRes_RSTAINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y8",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightDKMult2_Mmult_multRes_RSTA_INT
    );
  t_weightDKMult2_Mmult_multRes_CEAINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y8",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightDKMult2_Mmult_multRes_CEA_INT
    );
  t_weightDKMult2_Mmult_multRes_CEPINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y8",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightDKMult2_Mmult_multRes_CEP_INT
    );
  t_weightDKMult2_Mmult_multRes_CEBINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y8",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightDKMult2_Mmult_multRes_CEB_INT
    );
  t_weightDKMult2_Mmult_multRes_CEMINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y8",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightDKMult2_Mmult_multRes_CEM_INT
    );
  t_weightDKMult2_Mmult_multRes_RSTBINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y8",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightDKMult2_Mmult_multRes_RSTB_INT
    );
  t_weightDKMult2_Mmult_multRes_CLKINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y8",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightDKMult2_Mmult_multRes_CLK_INT
    );
  t_weightDKMult2_Mmult_multRes_RSTMINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y8",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightDKMult2_Mmult_multRes_RSTM_INT
    );
  t_weightDKMult2_Mmult_multRes_RSTOPMODEINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y8",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightDKMult2_Mmult_multRes_RSTOPMODE_INT
    );
  t_weightDKMult2_Mmult_multRes_CECINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y8",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightDKMult2_Mmult_multRes_CEC_INT
    );
  t_weightDKMult2_Mmult_multRes_CEOPMODEINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y8",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightDKMult2_Mmult_multRes_CEOPMODE_INT
    );
  t_weightDKMult2_Mmult_multRes_RSTDINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y8",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightDKMult2_Mmult_multRes_RSTD_INT
    );
  t_weightDKMult2_Mmult_multRes_CEDINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y8",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightDKMult2_Mmult_multRes_CED_INT
    );
  t_weightDKMult2_Mmult_multRes_RSTCARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X0Y8",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightDKMult2_Mmult_multRes_RSTCARRYIN_INT
    );
  t_weightDKMult2_Mmult_multRes_RSTCINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y8",
      PATHPULSE => 115 ps
    )
    port map (
      I => GND,
      O => t_weightDKMult2_Mmult_multRes_RSTC_INT
    );
  t_weightDKMult2_Mmult_multRes_CECARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X0Y8",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => t_weightDKMult2_Mmult_multRes_CECARRYIN_INT
    );
  t_weightDKMult2_Mmult_multRes : X_DSP48A1
    generic map(
      A0REG => 0,
      A1REG => 0,
      B0REG => 0,
      B1REG => 0,
      CREG => 0,
      DREG => 0,
      MREG => 0,
      OPMODEREG => 0,
      PREG => 0,
      CARRYINREG => 0,
      CARRYOUTREG => 0,
      B_INPUT => "DIRECT",
      CARRYINSEL => "OPMODE5",
      RSTTYPE => "SYNC",
      LOC => "DSP48_X0Y8"
    )
    port map (
      CECARRYIN => t_weightDKMult2_Mmult_multRes_CECARRYIN_INT,
      RSTC => t_weightDKMult2_Mmult_multRes_RSTC_INT,
      RSTCARRYIN => t_weightDKMult2_Mmult_multRes_RSTCARRYIN_INT,
      CED => t_weightDKMult2_Mmult_multRes_CED_INT,
      RSTD => t_weightDKMult2_Mmult_multRes_RSTD_INT,
      CEOPMODE => t_weightDKMult2_Mmult_multRes_CEOPMODE_INT,
      CEC => t_weightDKMult2_Mmult_multRes_CEC_INT,
      RSTOPMODE => t_weightDKMult2_Mmult_multRes_RSTOPMODE_INT,
      RSTM => t_weightDKMult2_Mmult_multRes_RSTM_INT,
      CLK => t_weightDKMult2_Mmult_multRes_CLK_INT,
      RSTB => t_weightDKMult2_Mmult_multRes_RSTB_INT,
      CEM => t_weightDKMult2_Mmult_multRes_CEM_INT,
      CEB => t_weightDKMult2_Mmult_multRes_CEB_INT,
      CARRYIN => GND,
      CEP => t_weightDKMult2_Mmult_multRes_CEP_INT,
      CEA => t_weightDKMult2_Mmult_multRes_CEA_INT,
      RSTA => t_weightDKMult2_Mmult_multRes_RSTA_INT,
      RSTP => t_weightDKMult2_Mmult_multRes_RSTP_INT,
      CARRYOUTF => t_weightDKMult2_Mmult_multRes_CARRYOUTF,
      CARRYOUT => t_weightDKMult2_Mmult_multRes_CARRYOUT,
      B(17) => t_weightDKMult0_posIn1(7),
      B(16) => t_weightDKMult0_posIn1(7),
      B(15) => t_weightDKMult0_posIn1(7),
      B(14) => t_weightDKMult0_posIn1(7),
      B(13) => t_weightDKMult0_posIn1(7),
      B(12) => t_weightDKMult0_posIn1(7),
      B(11) => t_weightDKMult0_posIn1(7),
      B(10) => t_weightDKMult0_posIn1(7),
      B(9) => t_weightDKMult0_posIn1(7),
      B(8) => t_weightDKMult0_posIn1(7),
      B(7) => t_weightDKMult0_posIn1(7),
      B(6) => t_weightDKMult0_posIn1(6),
      B(5) => t_weightDKMult0_posIn1(5),
      B(4) => t_weightDKMult0_posIn1(4),
      B(3) => t_weightDKMult0_posIn1(3),
      B(2) => t_weightDKMult0_posIn1(2),
      B(1) => t_weightDKMult0_posIn1(1),
      B(0) => t_deltaKMult_multRes(4),
      PCIN(47) => t_weightDKMult2_Mmult_multRes_PCIN47,
      PCIN(46) => t_weightDKMult2_Mmult_multRes_PCIN46,
      PCIN(45) => t_weightDKMult2_Mmult_multRes_PCIN45,
      PCIN(44) => t_weightDKMult2_Mmult_multRes_PCIN44,
      PCIN(43) => t_weightDKMult2_Mmult_multRes_PCIN43,
      PCIN(42) => t_weightDKMult2_Mmult_multRes_PCIN42,
      PCIN(41) => t_weightDKMult2_Mmult_multRes_PCIN41,
      PCIN(40) => t_weightDKMult2_Mmult_multRes_PCIN40,
      PCIN(39) => t_weightDKMult2_Mmult_multRes_PCIN39,
      PCIN(38) => t_weightDKMult2_Mmult_multRes_PCIN38,
      PCIN(37) => t_weightDKMult2_Mmult_multRes_PCIN37,
      PCIN(36) => t_weightDKMult2_Mmult_multRes_PCIN36,
      PCIN(35) => t_weightDKMult2_Mmult_multRes_PCIN35,
      PCIN(34) => t_weightDKMult2_Mmult_multRes_PCIN34,
      PCIN(33) => t_weightDKMult2_Mmult_multRes_PCIN33,
      PCIN(32) => t_weightDKMult2_Mmult_multRes_PCIN32,
      PCIN(31) => t_weightDKMult2_Mmult_multRes_PCIN31,
      PCIN(30) => t_weightDKMult2_Mmult_multRes_PCIN30,
      PCIN(29) => t_weightDKMult2_Mmult_multRes_PCIN29,
      PCIN(28) => t_weightDKMult2_Mmult_multRes_PCIN28,
      PCIN(27) => t_weightDKMult2_Mmult_multRes_PCIN27,
      PCIN(26) => t_weightDKMult2_Mmult_multRes_PCIN26,
      PCIN(25) => t_weightDKMult2_Mmult_multRes_PCIN25,
      PCIN(24) => t_weightDKMult2_Mmult_multRes_PCIN24,
      PCIN(23) => t_weightDKMult2_Mmult_multRes_PCIN23,
      PCIN(22) => t_weightDKMult2_Mmult_multRes_PCIN22,
      PCIN(21) => t_weightDKMult2_Mmult_multRes_PCIN21,
      PCIN(20) => t_weightDKMult2_Mmult_multRes_PCIN20,
      PCIN(19) => t_weightDKMult2_Mmult_multRes_PCIN19,
      PCIN(18) => t_weightDKMult2_Mmult_multRes_PCIN18,
      PCIN(17) => t_weightDKMult2_Mmult_multRes_PCIN17,
      PCIN(16) => t_weightDKMult2_Mmult_multRes_PCIN16,
      PCIN(15) => t_weightDKMult2_Mmult_multRes_PCIN15,
      PCIN(14) => t_weightDKMult2_Mmult_multRes_PCIN14,
      PCIN(13) => t_weightDKMult2_Mmult_multRes_PCIN13,
      PCIN(12) => t_weightDKMult2_Mmult_multRes_PCIN12,
      PCIN(11) => t_weightDKMult2_Mmult_multRes_PCIN11,
      PCIN(10) => t_weightDKMult2_Mmult_multRes_PCIN10,
      PCIN(9) => t_weightDKMult2_Mmult_multRes_PCIN9,
      PCIN(8) => t_weightDKMult2_Mmult_multRes_PCIN8,
      PCIN(7) => t_weightDKMult2_Mmult_multRes_PCIN7,
      PCIN(6) => t_weightDKMult2_Mmult_multRes_PCIN6,
      PCIN(5) => t_weightDKMult2_Mmult_multRes_PCIN5,
      PCIN(4) => t_weightDKMult2_Mmult_multRes_PCIN4,
      PCIN(3) => t_weightDKMult2_Mmult_multRes_PCIN3,
      PCIN(2) => t_weightDKMult2_Mmult_multRes_PCIN2,
      PCIN(1) => t_weightDKMult2_Mmult_multRes_PCIN1,
      PCIN(0) => t_weightDKMult2_Mmult_multRes_PCIN0,
      C(47) => GND,
      C(46) => GND,
      C(45) => GND,
      C(44) => GND,
      C(43) => GND,
      C(42) => GND,
      C(41) => GND,
      C(40) => GND,
      C(39) => GND,
      C(38) => GND,
      C(37) => GND,
      C(36) => GND,
      C(35) => GND,
      C(34) => GND,
      C(33) => GND,
      C(32) => GND,
      C(31) => GND,
      C(30) => GND,
      C(29) => GND,
      C(28) => GND,
      C(27) => GND,
      C(26) => GND,
      C(25) => GND,
      C(24) => GND,
      C(23) => GND,
      C(22) => GND,
      C(21) => GND,
      C(20) => GND,
      C(19) => GND,
      C(18) => GND,
      C(17) => GND,
      C(16) => GND,
      C(15) => GND,
      C(14) => GND,
      C(13) => GND,
      C(12) => GND,
      C(11) => GND,
      C(10) => GND,
      C(9) => GND,
      C(8) => GND,
      C(7) => GND,
      C(6) => GND,
      C(5) => GND,
      C(4) => GND,
      C(3) => GND,
      C(2) => GND,
      C(1) => GND,
      C(0) => GND,
      OPMODE(7) => GND,
      OPMODE(6) => GND,
      OPMODE(5) => GND,
      OPMODE(4) => GND,
      OPMODE(3) => GND,
      OPMODE(2) => GND,
      OPMODE(1) => GND,
      OPMODE(0) => VCC,
      D(17) => GND,
      D(16) => GND,
      D(15) => GND,
      D(14) => GND,
      D(13) => GND,
      D(12) => GND,
      D(11) => GND,
      D(10) => GND,
      D(9) => GND,
      D(8) => GND,
      D(7) => GND,
      D(6) => GND,
      D(5) => GND,
      D(4) => GND,
      D(3) => GND,
      D(2) => GND,
      D(1) => GND,
      D(0) => GND,
      A(17) => t_weightDKMult2_posIn2_7_0,
      A(16) => t_weightDKMult2_posIn2_7_0,
      A(15) => t_weightDKMult2_posIn2_7_0,
      A(14) => t_weightDKMult2_posIn2_7_0,
      A(13) => t_weightDKMult2_posIn2_7_0,
      A(12) => t_weightDKMult2_posIn2_7_0,
      A(11) => t_weightDKMult2_posIn2_7_0,
      A(10) => t_weightDKMult2_posIn2_7_0,
      A(9) => t_weightDKMult2_posIn2_7_0,
      A(8) => t_weightDKMult2_posIn2_7_0,
      A(7) => t_weightDKMult2_posIn2_7_0,
      A(6) => t_weightDKMult2_posIn2(6),
      A(5) => t_weightDKMult2_posIn2(5),
      A(4) => t_weightDKMult2_posIn2(4),
      A(3) => t_weightDKMult2_posIn2(3),
      A(2) => t_weightDKMult2_posIn2_2_0,
      A(1) => t_weightDKMult2_posIn2_1_0,
      A(0) => t_weightIn2(0),
      BCIN(17) => t_weightDKMult2_Mmult_multRes_BCIN17,
      BCIN(16) => t_weightDKMult2_Mmult_multRes_BCIN16,
      BCIN(15) => t_weightDKMult2_Mmult_multRes_BCIN15,
      BCIN(14) => t_weightDKMult2_Mmult_multRes_BCIN14,
      BCIN(13) => t_weightDKMult2_Mmult_multRes_BCIN13,
      BCIN(12) => t_weightDKMult2_Mmult_multRes_BCIN12,
      BCIN(11) => t_weightDKMult2_Mmult_multRes_BCIN11,
      BCIN(10) => t_weightDKMult2_Mmult_multRes_BCIN10,
      BCIN(9) => t_weightDKMult2_Mmult_multRes_BCIN9,
      BCIN(8) => t_weightDKMult2_Mmult_multRes_BCIN8,
      BCIN(7) => t_weightDKMult2_Mmult_multRes_BCIN7,
      BCIN(6) => t_weightDKMult2_Mmult_multRes_BCIN6,
      BCIN(5) => t_weightDKMult2_Mmult_multRes_BCIN5,
      BCIN(4) => t_weightDKMult2_Mmult_multRes_BCIN4,
      BCIN(3) => t_weightDKMult2_Mmult_multRes_BCIN3,
      BCIN(2) => t_weightDKMult2_Mmult_multRes_BCIN2,
      BCIN(1) => t_weightDKMult2_Mmult_multRes_BCIN1,
      BCIN(0) => t_weightDKMult2_Mmult_multRes_BCIN0,
      BCOUT(17) => t_weightDKMult2_Mmult_multRes_BCOUT17,
      BCOUT(16) => t_weightDKMult2_Mmult_multRes_BCOUT16,
      BCOUT(15) => t_weightDKMult2_Mmult_multRes_BCOUT15,
      BCOUT(14) => t_weightDKMult2_Mmult_multRes_BCOUT14,
      BCOUT(13) => t_weightDKMult2_Mmult_multRes_BCOUT13,
      BCOUT(12) => t_weightDKMult2_Mmult_multRes_BCOUT12,
      BCOUT(11) => t_weightDKMult2_Mmult_multRes_BCOUT11,
      BCOUT(10) => t_weightDKMult2_Mmult_multRes_BCOUT10,
      BCOUT(9) => t_weightDKMult2_Mmult_multRes_BCOUT9,
      BCOUT(8) => t_weightDKMult2_Mmult_multRes_BCOUT8,
      BCOUT(7) => t_weightDKMult2_Mmult_multRes_BCOUT7,
      BCOUT(6) => t_weightDKMult2_Mmult_multRes_BCOUT6,
      BCOUT(5) => t_weightDKMult2_Mmult_multRes_BCOUT5,
      BCOUT(4) => t_weightDKMult2_Mmult_multRes_BCOUT4,
      BCOUT(3) => t_weightDKMult2_Mmult_multRes_BCOUT3,
      BCOUT(2) => t_weightDKMult2_Mmult_multRes_BCOUT2,
      BCOUT(1) => t_weightDKMult2_Mmult_multRes_BCOUT1,
      BCOUT(0) => t_weightDKMult2_Mmult_multRes_BCOUT0,
      P(47) => t_weightDKMult2_Mmult_multRes_P47,
      P(46) => t_weightDKMult2_Mmult_multRes_P46,
      P(45) => t_weightDKMult2_Mmult_multRes_P45,
      P(44) => t_weightDKMult2_Mmult_multRes_P44,
      P(43) => t_weightDKMult2_Mmult_multRes_P43,
      P(42) => t_weightDKMult2_Mmult_multRes_P42,
      P(41) => t_weightDKMult2_Mmult_multRes_P41,
      P(40) => t_weightDKMult2_Mmult_multRes_P40,
      P(39) => t_weightDKMult2_Mmult_multRes_P39,
      P(38) => t_weightDKMult2_Mmult_multRes_P38,
      P(37) => t_weightDKMult2_Mmult_multRes_P37,
      P(36) => t_weightDKMult2_Mmult_multRes_P36,
      P(35) => t_weightDKMult2_Mmult_multRes_P35,
      P(34) => t_weightDKMult2_Mmult_multRes_P34,
      P(33) => t_weightDKMult2_Mmult_multRes_P33,
      P(32) => t_weightDKMult2_Mmult_multRes_P32,
      P(31) => t_weightDKMult2_Mmult_multRes_P31,
      P(30) => t_weightDKMult2_Mmult_multRes_P30,
      P(29) => t_weightDKMult2_Mmult_multRes_P29,
      P(28) => t_weightDKMult2_Mmult_multRes_P28,
      P(27) => t_weightDKMult2_Mmult_multRes_P27,
      P(26) => t_weightDKMult2_Mmult_multRes_P26,
      P(25) => t_weightDKMult2_Mmult_multRes_P25,
      P(24) => t_weightDKMult2_Mmult_multRes_P24,
      P(23) => t_weightDKMult2_Mmult_multRes_P23,
      P(22) => t_weightDKMult2_Mmult_multRes_P22,
      P(21) => t_weightDKMult2_Mmult_multRes_P21,
      P(20) => t_weightDKMult2_Mmult_multRes_P20,
      P(19) => t_weightDKMult2_Mmult_multRes_P19,
      P(18) => t_weightDKMult2_Mmult_multRes_P18,
      P(17) => t_weightDKMult2_Mmult_multRes_P17,
      P(16) => t_weightDKMult2_Mmult_multRes_P16,
      P(15) => t_weightDKMult2_Mmult_multRes_P15,
      P(14) => t_weightDKMult2_Mmult_multRes_P14,
      P(13) => t_weightDKMult2_Mmult_multRes_P13,
      P(12) => t_weightDKMult2_Mmult_multRes_P12,
      P(11) => t_weightDKMult2_Mmult_multRes_P11,
      P(10) => t_weightDKMult2_Mmult_multRes_P10,
      P(9) => t_weightDKMult2_Mmult_multRes_P9,
      P(8) => t_weightDKMult2_Mmult_multRes_P8,
      P(7) => t_weightDKMult2_Mmult_multRes_P7,
      P(6) => t_weightDKMult2_Mmult_multRes_P6,
      P(5) => t_weightDKMult2_Mmult_multRes_P5,
      P(4) => t_weightDKMult2_Mmult_multRes_P4,
      P(3) => t_weightDKMult2_Mmult_multRes_P3,
      P(2) => t_weightDKMult2_Mmult_multRes_P2,
      P(1) => t_weightDKMult2_Mmult_multRes_P1,
      P(0) => t_weightDKMult2_Mmult_multRes_P0,
      PCOUT(47) => t_weightDKMult2_Mmult_multRes_PCOUT47,
      PCOUT(46) => t_weightDKMult2_Mmult_multRes_PCOUT46,
      PCOUT(45) => t_weightDKMult2_Mmult_multRes_PCOUT45,
      PCOUT(44) => t_weightDKMult2_Mmult_multRes_PCOUT44,
      PCOUT(43) => t_weightDKMult2_Mmult_multRes_PCOUT43,
      PCOUT(42) => t_weightDKMult2_Mmult_multRes_PCOUT42,
      PCOUT(41) => t_weightDKMult2_Mmult_multRes_PCOUT41,
      PCOUT(40) => t_weightDKMult2_Mmult_multRes_PCOUT40,
      PCOUT(39) => t_weightDKMult2_Mmult_multRes_PCOUT39,
      PCOUT(38) => t_weightDKMult2_Mmult_multRes_PCOUT38,
      PCOUT(37) => t_weightDKMult2_Mmult_multRes_PCOUT37,
      PCOUT(36) => t_weightDKMult2_Mmult_multRes_PCOUT36,
      PCOUT(35) => t_weightDKMult2_Mmult_multRes_PCOUT35,
      PCOUT(34) => t_weightDKMult2_Mmult_multRes_PCOUT34,
      PCOUT(33) => t_weightDKMult2_Mmult_multRes_PCOUT33,
      PCOUT(32) => t_weightDKMult2_Mmult_multRes_PCOUT32,
      PCOUT(31) => t_weightDKMult2_Mmult_multRes_PCOUT31,
      PCOUT(30) => t_weightDKMult2_Mmult_multRes_PCOUT30,
      PCOUT(29) => t_weightDKMult2_Mmult_multRes_PCOUT29,
      PCOUT(28) => t_weightDKMult2_Mmult_multRes_PCOUT28,
      PCOUT(27) => t_weightDKMult2_Mmult_multRes_PCOUT27,
      PCOUT(26) => t_weightDKMult2_Mmult_multRes_PCOUT26,
      PCOUT(25) => t_weightDKMult2_Mmult_multRes_PCOUT25,
      PCOUT(24) => t_weightDKMult2_Mmult_multRes_PCOUT24,
      PCOUT(23) => t_weightDKMult2_Mmult_multRes_PCOUT23,
      PCOUT(22) => t_weightDKMult2_Mmult_multRes_PCOUT22,
      PCOUT(21) => t_weightDKMult2_Mmult_multRes_PCOUT21,
      PCOUT(20) => t_weightDKMult2_Mmult_multRes_PCOUT20,
      PCOUT(19) => t_weightDKMult2_Mmult_multRes_PCOUT19,
      PCOUT(18) => t_weightDKMult2_Mmult_multRes_PCOUT18,
      PCOUT(17) => t_weightDKMult2_Mmult_multRes_PCOUT17,
      PCOUT(16) => t_weightDKMult2_Mmult_multRes_PCOUT16,
      PCOUT(15) => t_weightDKMult2_Mmult_multRes_PCOUT15,
      PCOUT(14) => t_weightDKMult2_Mmult_multRes_PCOUT14,
      PCOUT(13) => t_weightDKMult2_Mmult_multRes_PCOUT13,
      PCOUT(12) => t_weightDKMult2_Mmult_multRes_PCOUT12,
      PCOUT(11) => t_weightDKMult2_Mmult_multRes_PCOUT11,
      PCOUT(10) => t_weightDKMult2_Mmult_multRes_PCOUT10,
      PCOUT(9) => t_weightDKMult2_Mmult_multRes_PCOUT9,
      PCOUT(8) => t_weightDKMult2_Mmult_multRes_PCOUT8,
      PCOUT(7) => t_weightDKMult2_Mmult_multRes_PCOUT7,
      PCOUT(6) => t_weightDKMult2_Mmult_multRes_PCOUT6,
      PCOUT(5) => t_weightDKMult2_Mmult_multRes_PCOUT5,
      PCOUT(4) => t_weightDKMult2_Mmult_multRes_PCOUT4,
      PCOUT(3) => t_weightDKMult2_Mmult_multRes_PCOUT3,
      PCOUT(2) => t_weightDKMult2_Mmult_multRes_PCOUT2,
      PCOUT(1) => t_weightDKMult2_Mmult_multRes_PCOUT1,
      PCOUT(0) => t_weightDKMult2_Mmult_multRes_PCOUT0,
      M(35) => t_weightDKMult2_Mmult_multRes_M35,
      M(34) => t_weightDKMult2_Mmult_multRes_M34,
      M(33) => t_weightDKMult2_Mmult_multRes_M33,
      M(32) => t_weightDKMult2_Mmult_multRes_M32,
      M(31) => t_weightDKMult2_Mmult_multRes_M31,
      M(30) => t_weightDKMult2_Mmult_multRes_M30,
      M(29) => t_weightDKMult2_Mmult_multRes_M29,
      M(28) => t_weightDKMult2_Mmult_multRes_M28,
      M(27) => t_weightDKMult2_Mmult_multRes_M27,
      M(26) => t_weightDKMult2_Mmult_multRes_M26,
      M(25) => t_weightDKMult2_Mmult_multRes_M25,
      M(24) => t_weightDKMult2_Mmult_multRes_M24,
      M(23) => t_weightDKMult2_Mmult_multRes_M23,
      M(22) => t_weightDKMult2_Mmult_multRes_M22,
      M(21) => t_weightDKMult2_Mmult_multRes_M21,
      M(20) => t_weightDKMult2_Mmult_multRes_M20,
      M(19) => t_weightDKMult2_Mmult_multRes_M19,
      M(18) => t_weightDKMult2_Mmult_multRes_M18,
      M(17) => t_weightDKMult2_Mmult_multRes_M17,
      M(16) => t_weightDKMult2_Mmult_multRes_M16,
      M(15) => t_weightDKMult2_Mmult_multRes_M15,
      M(14) => t_weightDKMult2_Mmult_multRes_M14,
      M(13) => t_weightDKMult2_Mmult_multRes_M13,
      M(12) => t_weightDKMult2_Mmult_multRes_M12,
      M(11) => t_weightDKMult2_multRes(11),
      M(10) => t_weightDKMult2_multRes(10),
      M(9) => t_weightDKMult2_multRes(9),
      M(8) => t_weightDKMult2_multRes(8),
      M(7) => t_weightDKMult2_multRes(7),
      M(6) => t_weightDKMult2_multRes(6),
      M(5) => t_weightDKMult2_multRes(5),
      M(4) => weightDeltaKOutNode_16_Q,
      M(3) => t_weightDKMult2_Mmult_multRes_M3,
      M(2) => t_weightDKMult2_Mmult_multRes_M2,
      M(1) => t_weightDKMult2_Mmult_multRes_M1,
      M(0) => t_weightDKMult2_Mmult_multRes_M0
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd_64_mR_weightUpdateMod1_multL_Mmult_multRes_Madd_64_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multL_Mmult_multRes_Madd_64,
      O => mR_weightUpdateMod1_multL_Mmult_multRes_Madd_64_0
    );
  ProtoComp112_CYINITGND_5 : X_ZERO
    generic map(
      LOC => "SLICE_X22Y34"
    )
    port map (
      O => ProtoComp112_CYINITGND_0
    );
  mR_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y34"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp112_CYINITGND_0,
      CO(3) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_DI_2_UNCONNECTED,
      DI(1) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_DI_1_UNCONNECTED,
      DI(0) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_DI_0_UNCONNECTED,
      O(3) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_O_3_UNCONNECTED,
      O(2) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_O_2_UNCONNECTED,
      O(1) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_O_1_UNCONNECTED,
      O(0) => mR_weightUpdateMod1_multL_Mmult_multRes_Madd_64,
      S(3) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_S_3_UNCONNECTED,
      S(2) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_S_2_UNCONNECTED,
      S(1) => NLW_mR_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_S_1_UNCONNECTED,
      S(0) => input_result_0_rt_9790
    );
  input_result_0_rt : X_LUT6
    generic map(
      LOC => "SLICE_X22Y34",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => input_result(0),
      O => input_result_0_rt_9790
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd_64_mR_weightUpdateMod0_multL_Mmult_multRes_Madd_64_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multL_Mmult_multRes_Madd_64,
      O => mR_weightUpdateMod0_multL_Mmult_multRes_Madd_64_0
    );
  ProtoComp112_CYINITGND_6 : X_ZERO
    generic map(
      LOC => "SLICE_X16Y47"
    )
    port map (
      O => mR_weightUpdateMod0_multL_Mmult_multRes_Madd_64_ProtoComp112_CYINITGND_0
    );
  mR_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y47"
    )
    port map (
      CI => '0',
      CYINIT => mR_weightUpdateMod0_multL_Mmult_multRes_Madd_64_ProtoComp112_CYINITGND_0,
      CO(3) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_DI_2_UNCONNECTED,
      DI(1) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_DI_1_UNCONNECTED,
      DI(0) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_DI_0_UNCONNECTED,
      O(3) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_O_3_UNCONNECTED,
      O(2) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_O_2_UNCONNECTED,
      O(1) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_O_1_UNCONNECTED,
      O(0) => mR_weightUpdateMod0_multL_Mmult_multRes_Madd_64,
      S(3) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_S_3_UNCONNECTED,
      S(2) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_S_2_UNCONNECTED,
      S(1) => NLW_mR_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_S_1_UNCONNECTED,
      S(0) => input_result_1_rt_9794
    );
  input_result_1_rt : X_LUT6
    generic map(
      LOC => "SLICE_X16Y47",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => input_result(1),
      O => input_result_1_rt_9794
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd_64_mM_weightUpdateMod1_multL_Mmult_multRes_Madd_64_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multL_Mmult_multRes_Madd_64,
      O => mM_weightUpdateMod1_multL_Mmult_multRes_Madd_64_0
    );
  ProtoComp112_CYINITGND_7 : X_ZERO
    generic map(
      LOC => "SLICE_X20Y6"
    )
    port map (
      O => mM_weightUpdateMod1_multL_Mmult_multRes_Madd_64_ProtoComp112_CYINITGND_0
    );
  mM_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y6"
    )
    port map (
      CI => '0',
      CYINIT => mM_weightUpdateMod1_multL_Mmult_multRes_Madd_64_ProtoComp112_CYINITGND_0,
      CO(3) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_DI_2_UNCONNECTED,
      DI(1) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_DI_1_UNCONNECTED,
      DI(0) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_DI_0_UNCONNECTED,
      O(3) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_O_3_UNCONNECTED,
      O(2) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_O_2_UNCONNECTED,
      O(1) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_O_1_UNCONNECTED,
      O(0) => mM_weightUpdateMod1_multL_Mmult_multRes_Madd_64,
      S(3) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_S_3_UNCONNECTED,
      S(2) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_S_2_UNCONNECTED,
      S(1) => NLW_mM_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_S_1_UNCONNECTED,
      S(0) => mM_weightUpdateMod1_multL_Mmult_multRes_Madd_64_input_result_0_rt
    );
  input_result_0_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y6",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => input_result(0),
      O => mM_weightUpdateMod1_multL_Mmult_multRes_Madd_64_input_result_0_rt
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd_64_mM_weightUpdateMod0_multL_Mmult_multRes_Madd_64_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multL_Mmult_multRes_Madd_64,
      O => mM_weightUpdateMod0_multL_Mmult_multRes_Madd_64_0
    );
  ProtoComp112_CYINITGND_8 : X_ZERO
    generic map(
      LOC => "SLICE_X22Y11"
    )
    port map (
      O => mM_weightUpdateMod0_multL_Mmult_multRes_Madd_64_ProtoComp112_CYINITGND_0
    );
  mM_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y11"
    )
    port map (
      CI => '0',
      CYINIT => mM_weightUpdateMod0_multL_Mmult_multRes_Madd_64_ProtoComp112_CYINITGND_0,
      CO(3) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_DI_2_UNCONNECTED,
      DI(1) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_DI_1_UNCONNECTED,
      DI(0) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_DI_0_UNCONNECTED,
      O(3) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_O_3_UNCONNECTED,
      O(2) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_O_2_UNCONNECTED,
      O(1) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_O_1_UNCONNECTED,
      O(0) => mM_weightUpdateMod0_multL_Mmult_multRes_Madd_64,
      S(3) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_S_3_UNCONNECTED,
      S(2) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_S_2_UNCONNECTED,
      S(1) => NLW_mM_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_S_1_UNCONNECTED,
      S(0) => mM_weightUpdateMod0_multL_Mmult_multRes_Madd_64_input_result_1_rt
    );
  input_result_1_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y11",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => input_result(1),
      O => mM_weightUpdateMod0_multL_Mmult_multRes_Madd_64_input_result_1_rt
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd_64_mL_weightUpdateMod1_multL_Mmult_multRes_Madd_64_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multL_Mmult_multRes_Madd_64,
      O => mL_weightUpdateMod1_multL_Mmult_multRes_Madd_64_0
    );
  ProtoComp112_CYINITGND_9 : X_ZERO
    generic map(
      LOC => "SLICE_X12Y58"
    )
    port map (
      O => mL_weightUpdateMod1_multL_Mmult_multRes_Madd_64_ProtoComp112_CYINITGND_0
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X12Y58"
    )
    port map (
      CI => '0',
      CYINIT => mL_weightUpdateMod1_multL_Mmult_multRes_Madd_64_ProtoComp112_CYINITGND_0,
      CO(3) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_DI_2_UNCONNECTED,
      DI(1) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_DI_1_UNCONNECTED,
      DI(0) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_DI_0_UNCONNECTED,
      O(3) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_O_3_UNCONNECTED,
      O(2) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_O_2_UNCONNECTED,
      O(1) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_O_1_UNCONNECTED,
      O(0) => mL_weightUpdateMod1_multL_Mmult_multRes_Madd_64,
      S(3) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_S_3_UNCONNECTED,
      S(2) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_S_2_UNCONNECTED,
      S(1) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd4_xor_6_S_1_UNCONNECTED,
      S(0) => mL_weightUpdateMod1_multL_Mmult_multRes_Madd_64_input_result_0_rt
    );
  input_result_0_rt_2 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y58",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => input_result(0),
      O => mL_weightUpdateMod1_multL_Mmult_multRes_Madd_64_input_result_0_rt
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd_64_mL_weightUpdateMod0_multL_Mmult_multRes_Madd_64_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multL_Mmult_multRes_Madd_64,
      O => mL_weightUpdateMod0_multL_Mmult_multRes_Madd_64_0
    );
  ProtoComp112_CYINITGND_10 : X_ZERO
    generic map(
      LOC => "SLICE_X0Y58"
    )
    port map (
      O => mL_weightUpdateMod0_multL_Mmult_multRes_Madd_64_ProtoComp112_CYINITGND_0
    );
  mL_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y58"
    )
    port map (
      CI => '0',
      CYINIT => mL_weightUpdateMod0_multL_Mmult_multRes_Madd_64_ProtoComp112_CYINITGND_0,
      CO(3) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_DI_2_UNCONNECTED,
      DI(1) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_DI_1_UNCONNECTED,
      DI(0) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_DI_0_UNCONNECTED,
      O(3) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_O_3_UNCONNECTED,
      O(2) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_O_2_UNCONNECTED,
      O(1) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_O_1_UNCONNECTED,
      O(0) => mL_weightUpdateMod0_multL_Mmult_multRes_Madd_64,
      S(3) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_S_3_UNCONNECTED,
      S(2) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_S_2_UNCONNECTED,
      S(1) => NLW_mL_weightUpdateMod0_multL_Mmult_multRes_Madd4_xor_6_S_1_UNCONNECTED,
      S(0) => mL_weightUpdateMod0_multL_Mmult_multRes_Madd_64_input_result_1_rt
    );
  input_result_1_rt_2 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y58",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => input_result(1),
      O => mL_weightUpdateMod0_multL_Mmult_multRes_Madd_64_input_result_1_rt
    );
  t_deltaKMult_Mmux_output71 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y26",
      INIT => X"C3C3C3C3C3C3C3CC"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_deltaKMult_multRes(10),
      ADR2 => t_Msub_errorK_cy(4),
      ADR3 => t_deltaKMult_multRes(8),
      ADR4 => t_deltaKMult_multRes(9),
      ADR5 => t_weightDKMult0_posIn1_4_1,
      O => t_deltaKTemp(6)
    );
  t_weightDKMult0_posIn1_4_11 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y26",
      INIT => X"FFFFFFFFFFFFFFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => t_deltaKMult_multRes(7),
      ADR3 => t_deltaKMult_multRes(6),
      ADR4 => t_deltaKMult_multRes(5),
      ADR5 => t_deltaKMult_multRes(4),
      O => t_weightDKMult0_posIn1_4_1
    );
  t_weight0_Mmux_o451 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y39",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn0(4),
      ADR5 => mLOut(4),
      O => t_weight0_o4(4)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_2_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y45",
      INIT => X"0CC00CC00CC0CC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_weightUpdateMod0_sigDer(1),
      ADR2 => t_weightDKMult0_multRes(11),
      ADR3 => t_weightDKMult0_multRes(6),
      ADR4 => t_weightDKMult0_multRes(5),
      ADR5 => weightDeltaKOutNode_0_Q,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_2_mand1_16630
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y46",
      INIT => X"2828282828282888"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(1),
      ADR1 => t_weightDKMult0_multRes(7),
      ADR2 => t_weightDKMult0_multRes(11),
      ADR3 => t_weightDKMult0_multRes(6),
      ADR4 => t_weightDKMult0_multRes(5),
      ADR5 => weightDeltaKOutNode_0_Q,
      O => N716
    );
  t_weight1_Mmux_o441 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y15",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn1(3),
      ADR5 => mMOut(4),
      O => t_weight1_o4(3)
    );
  t_weight1_Mmux_o461 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y16",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn1(5),
      ADR5 => mMOut(4),
      O => t_weight1_o4(5)
    );
  t_weightUpdateMod2_multL_Mmux_posIn281 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y26",
      INIT => X"0000000300000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_deltaKTemp(4),
      ADR2 => t_weightDKMult0_posIn1_4_1,
      ADR3 => t_deltaKTemp(6),
      ADR4 => t_deltaKTemp(5),
      ADR5 => t_deltaKTemp(7),
      O => t_weightUpdateMod0_multL_posIn2_7_Q
    );
  t_weightUpdateMod2_multL_Mmux_posIn271 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y26",
      INIT => X"00FF03FCFF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_deltaKTemp(4),
      ADR2 => t_weightDKMult0_posIn1_4_1,
      ADR3 => t_deltaKTemp(6),
      ADR4 => t_deltaKTemp(5),
      ADR5 => t_deltaKTemp(7),
      O => t_weightUpdateMod0_multL_posIn2_6_Q
    );
  t_weightUpdateMod2_multL_Mmux_posIn261 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y26",
      INIT => X"000FFFF0FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => t_deltaKTemp(4),
      ADR3 => t_weightDKMult0_posIn1_4_1,
      ADR4 => t_deltaKTemp(5),
      ADR5 => t_deltaKTemp(7),
      O => t_weightUpdateMod0_multL_posIn2_5_Q
    );
  t_deltaKMult_Mmux_output61 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y26",
      INIT => X"F00FF00FF00FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => t_deltaKMult_multRes(9),
      ADR3 => t_Msub_errorK_cy(4),
      ADR4 => t_deltaKMult_multRes(8),
      ADR5 => t_weightDKMult0_posIn1_4_1,
      O => t_deltaKTemp(5)
    );
  t_weight0_Mmux_o261 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y39",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn0(7),
      ADR5 => mLOut(2),
      O => t_weight0_o2(5)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_3_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y45",
      INIT => X"9F5335F9955933FF"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(2),
      ADR1 => mL_weightUpdateMod0_sigDer(1),
      ADR2 => t_weightDKMult0_multRes(11),
      ADR3 => t_weightDKMult0_multRes(6),
      ADR4 => t_weightDKMult0_multRes(5),
      ADR5 => weightDeltaKOutNode_0_Q,
      O => N681
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y47",
      INIT => X"D7D7D7D7D7D7D744"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(1),
      ADR1 => t_weightDKMult0_multRes(7),
      ADR2 => t_weightDKMult0_multRes(11),
      ADR3 => t_weightDKMult0_multRes(6),
      ADR4 => t_weightDKMult0_multRes(5),
      ADR5 => weightDeltaKOutNode_0_Q,
      O => N717
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_111_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y50",
      INIT => X"FFFFFFF11111111F"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(0),
      ADR1 => mL_weightUpdateMod0_sigDer(2),
      ADR2 => t_weightDKMult0_multRes(6),
      ADR3 => t_weightDKMult0_multRes(5),
      ADR4 => weightDeltaKOutNode_0_Q,
      ADR5 => weightDeltaKOutNode_3_Q,
      O => N172
    );
  t_deltaKMult_Mmux_posIn131_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y6",
      INIT => X"956AA55AA956AA55"
    )
    port map (
      ADR0 => corrOut_result(2),
      ADR1 => corrOut_result(0),
      ADR2 => corrOut_result(1),
      ADR3 => Output_2_OBUF_17126,
      ADR4 => Output_0_OBUF_17124,
      ADR5 => Output_1_OBUF_17125,
      O => N660
    );
  t_sig_Mram_output5114_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y6",
      INIT => X"FF80000007FF007F"
    )
    port map (
      ADR0 => t_ADDERTREE_INTERNAL_Madd_06_0,
      ADR1 => t_ADDERTREE_INTERNAL_Madd_16_0,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_26_0,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_36_0,
      ADR4 => t_ADDERTREE_INTERNAL_Madd_46_0,
      ADR5 => t_ADDERTREE_INTERNAL_Madd_56_0,
      O => t_N20
    );
  t_sig_Mram_output5114 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y6",
      INIT => X"0000000FF000F00F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => t_ADDERTREE_INTERNAL_Madd_66_0,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_76_0,
      ADR4 => t_N20,
      ADR5 => t_N21,
      O => Output_1_OBUF_17125
    );
  t_sig_Mram_output5114_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y6",
      INIT => X"C03FF0000FFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_ADDERTREE_INTERNAL_Madd_16_0,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_26_0,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_36_0,
      ADR4 => t_ADDERTREE_INTERNAL_Madd_46_0,
      ADR5 => t_ADDERTREE_INTERNAL_Madd_56_0,
      O => t_N21
    );
  t_deltaKMult_Mmux_posIn131_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y9",
      INIT => X"FFFF00000000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => corrOut_result(2),
      ADR5 => Output_2_OBUF_17126,
      O => N658
    );
  t_deltaKMult_Mmux_posIn131_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y9",
      INIT => X"87784BB42DD21EE1"
    )
    port map (
      ADR0 => corrOut_result(0),
      ADR1 => corrOut_result(1),
      ADR2 => corrOut_result(2),
      ADR3 => Output_2_OBUF_17126,
      ADR4 => Output_0_OBUF_17124,
      ADR5 => Output_1_OBUF_17125,
      O => N659
    );
  t_deltaKMult_Mmux_posIn131 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y9",
      INIT => X"0407C4C73437F4F7"
    )
    port map (
      ADR0 => N658,
      ADR1 => N556,
      ADR2 => N557,
      ADR3 => N657,
      ADR4 => N660,
      ADR5 => N659,
      O => t_deltaKMult_posIn1(2)
    );
  t_weight1_Mmux_o331 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y14",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn1(3),
      ADR5 => mMOut(3),
      O => t_weight1_o3(2)
    );
  t_weight1_Mmux_o031 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y17",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn1(6),
      ADR5 => mMOut(0),
      O => t_weight1_o0(2)
    );
  t_weight1_Mmux_output31 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y20",
      INIT => X"B3B3B3BF8C8C8C80"
    )
    port map (
      ADR0 => t_weightIn1(2),
      ADR1 => t_weightIn1(7),
      ADR2 => t_weight1_PWR_19_o_activationVal_4_equal_10_o,
      ADR3 => t_weight1_ADDERTREE_INTERNAL_Madd_03_0,
      ADR4 => t_weight1_ADDERTREE_INTERNAL_Madd_13_0,
      ADR5 => t_weight1_ADDERTREE_INTERNAL_Madd_23_0,
      O => t_weightOut1_2_Q
    );
  t_weight1_Mmux_output511 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y20",
      INIT => X"FFFFFFFFFFFFFFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => t_weight1_ADDERTREE_INTERNAL_Madd_03_0,
      ADR3 => t_weight1_ADDERTREE_INTERNAL_Madd_13_0,
      ADR4 => t_weight1_ADDERTREE_INTERNAL_Madd_23_0,
      ADR5 => t_weight1_ADDERTREE_INTERNAL_Madd_33_0,
      O => t_weight1_Mmux_output51
    );
  t_weight1_Mmux_output61 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y20",
      INIT => X"B3B38C8CB3BF8C80"
    )
    port map (
      ADR0 => t_weightIn1(5),
      ADR1 => t_weightIn1(7),
      ADR2 => t_weight1_PWR_19_o_activationVal_4_equal_10_o,
      ADR3 => t_weight1_ADDERTREE_INTERNAL_Madd_43_0,
      ADR4 => t_weight1_ADDERTREE_INTERNAL_Madd_53_0,
      ADR5 => t_weight1_Mmux_output51,
      O => t_weightOut1_5_Q
    );
  t_weight1_PWR_19_o_activationVal_4_equal_10_o_4_1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y20",
      INIT => X"000000000000000C"
    )
    port map (
      ADR0 => '1',
      ADR1 => mMOut(4),
      ADR2 => mMOut(3),
      ADR3 => mMOut(2),
      ADR4 => mMOut(0),
      ADR5 => mMOut(1),
      O => t_weight1_PWR_19_o_activationVal_4_equal_10_o
    );
  t_weight1_Mmux_output4 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y21",
      INIT => X"B3B3B3BF8C8C8C80"
    )
    port map (
      ADR0 => t_weightIn1(3),
      ADR1 => t_weightIn1(7),
      ADR2 => t_weight1_PWR_19_o_activationVal_4_equal_10_o,
      ADR3 => t_weight1_ADDERTREE_INTERNAL_Madd_23_0,
      ADR4 => N10,
      ADR5 => t_weight1_ADDERTREE_INTERNAL_Madd_33_0,
      O => t_weightOut1_3_Q
    );
  t_weight1_Mmux_output4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y21",
      INIT => X"FFFFFFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weight1_ADDERTREE_INTERNAL_Madd_03_0,
      ADR5 => t_weight1_ADDERTREE_INTERNAL_Madd_13_0,
      O => N10
    );
  t_weight2_Mmux_o041 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y26",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn2(7),
      ADR5 => mROut(0),
      O => t_weight2_o0(3)
    );
  t_weight0_Mmux_output51 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y31",
      INIT => X"B3B3B3BF8C8C8C80"
    )
    port map (
      ADR0 => t_weightIn0(4),
      ADR1 => t_weightIn0(7),
      ADR2 => t_weight0_PWR_19_o_activationVal_4_equal_10_o,
      ADR3 => t_weight0_ADDERTREE_INTERNAL_Madd_33_0,
      ADR4 => N439,
      ADR5 => t_weight0_ADDERTREE_INTERNAL_Madd_43_0,
      O => t_weightOut0(4)
    );
  t_weight0_Mmux_output511_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y31",
      INIT => X"FFFFFFFFFFFFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => t_weight0_ADDERTREE_INTERNAL_Madd_03_0,
      ADR4 => t_weight0_ADDERTREE_INTERNAL_Madd_13_0,
      ADR5 => t_weight0_ADDERTREE_INTERNAL_Madd_23_0,
      O => N439
    );
  t_weight0_Mmux_output11 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y32",
      INIT => X"F0FFFFFFF0000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => t_weightIn0(0),
      ADR3 => t_weightIn0(7),
      ADR4 => t_weight0_PWR_19_o_activationVal_4_equal_10_o,
      ADR5 => t_weight0_ADDERTREE_INTERNAL_Madd_03_0,
      O => t_weightOut0(0)
    );
  t_weight0_Mmux_output511 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y32",
      INIT => X"FFFFFFFFFFFFFFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => t_weight0_ADDERTREE_INTERNAL_Madd_03_0,
      ADR3 => t_weight0_ADDERTREE_INTERNAL_Madd_13_0,
      ADR4 => t_weight0_ADDERTREE_INTERNAL_Madd_23_0,
      ADR5 => t_weight0_ADDERTREE_INTERNAL_Madd_33_0,
      O => t_weight0_Mmux_output51_17294
    );
  t_weight0_Mmux_output61 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y32",
      INIT => X"B3B38C8CB3BF8C80"
    )
    port map (
      ADR0 => t_weightIn0(5),
      ADR1 => t_weightIn0(7),
      ADR2 => t_weight0_PWR_19_o_activationVal_4_equal_10_o,
      ADR3 => t_weight0_ADDERTREE_INTERNAL_Madd_43_0,
      ADR4 => t_weight0_ADDERTREE_INTERNAL_Madd_53_0,
      ADR5 => t_weight0_Mmux_output51_17294,
      O => t_weightOut0(5)
    );
  t_weight0_PWR_19_o_activationVal_4_equal_10_o_4_1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y32",
      INIT => X"000000000000000C"
    )
    port map (
      ADR0 => '1',
      ADR1 => mLOut(4),
      ADR2 => mLOut(3),
      ADR3 => mLOut(2),
      ADR4 => mLOut(0),
      ADR5 => mLOut(1),
      O => t_weight0_PWR_19_o_activationVal_4_equal_10_o
    );
  t_weight0_Mmux_o131 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y35",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn0(5),
      ADR5 => mLOut(1),
      O => t_weight0_o1(2)
    );
  t_weight0_Mmux_o141 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y35",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn0(6),
      ADR5 => mLOut(1),
      O => t_weight0_o1(3)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y44",
      INIT => X"F935539F599533FF"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(3),
      ADR1 => mL_weightUpdateMod0_sigDer(2),
      ADR2 => t_weightDKMult0_multRes(11),
      ADR3 => t_weightDKMult0_multRes(6),
      ADR4 => t_weightDKMult0_multRes(5),
      ADR5 => weightDeltaKOutNode_0_Q,
      O => N713
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_2_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y44",
      INIT => X"0CC00CC00CC0CC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_weightUpdateMod0_sigDer(0),
      ADR2 => t_weightDKMult0_multRes(11),
      ADR3 => t_weightDKMult0_multRes(6),
      ADR4 => t_weightDKMult0_multRes(5),
      ADR5 => weightDeltaKOutNode_0_Q,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_2_mand1_16625
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_111_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y48",
      INIT => X"FFFFFF0000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mL_weightUpdateMod0_sigDer(0),
      ADR4 => mL_weightUpdateMod0_sigDer(2),
      ADR5 => weightDeltaKOutNode_3_Q,
      O => N171
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_111_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y48",
      INIT => X"FFFFFFF11111111F"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(0),
      ADR1 => mL_weightUpdateMod0_sigDer(2),
      ADR2 => t_weightDKMult0_multRes(6),
      ADR3 => t_weightDKMult0_multRes(5),
      ADR4 => weightDeltaKOutNode_0_Q,
      ADR5 => weightDeltaKOutNode_3_Q,
      O => N157
    );
  t_weightDKMult0_Mmux_output41 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y48",
      INIT => X"96969696969696F0"
    )
    port map (
      ADR0 => t_weightIn0(7),
      ADR1 => t_deltaKTemp(7),
      ADR2 => t_weightDKMult0_multRes(7),
      ADR3 => t_weightDKMult0_multRes(6),
      ADR4 => t_weightDKMult0_multRes(5),
      ADR5 => weightDeltaKOutNode_0_Q,
      O => weightDeltaKOutNode_3_Q
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_111_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y48",
      INIT => X"FFFFFF0000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mL_weightUpdateMod0_sigDer(0),
      ADR4 => mL_weightUpdateMod0_sigDer(2),
      ADR5 => weightDeltaKOutNode_3_Q,
      O => N156
    );
  t_deltaKMult_Mmux_posIn131_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y9",
      INIT => X"F00F78873CC31EE1"
    )
    port map (
      ADR0 => corrOut_result(0),
      ADR1 => corrOut_result(1),
      ADR2 => corrOut_result(2),
      ADR3 => Output_2_OBUF_17126,
      ADR4 => Output_0_OBUF_17124,
      ADR5 => Output_1_OBUF_17125,
      O => N657
    );
  t_sig_Mram_output211_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y9",
      INIT => X"FF80001FF81F0787"
    )
    port map (
      ADR0 => t_ADDERTREE_INTERNAL_Madd_06_0,
      ADR1 => t_ADDERTREE_INTERNAL_Madd_16_0,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_26_0,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_36_0,
      ADR4 => t_ADDERTREE_INTERNAL_Madd_46_0,
      ADR5 => t_ADDERTREE_INTERNAL_Madd_56_0,
      O => t_N17
    );
  t_sig_Mram_output211 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y9",
      INIT => X"0000000FF000F00F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => t_ADDERTREE_INTERNAL_Madd_66_0,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_76_0,
      ADR4 => t_N17,
      ADR5 => t_N18,
      O => Output_0_OBUF_17124
    );
  t_sig_Mram_output211_SW5 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y9",
      INIT => X"C3C1F03FF00003FF"
    )
    port map (
      ADR0 => t_ADDERTREE_INTERNAL_Madd_06_0,
      ADR1 => t_ADDERTREE_INTERNAL_Madd_16_0,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_26_0,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_36_0,
      ADR4 => t_ADDERTREE_INTERNAL_Madd_46_0,
      ADR5 => t_ADDERTREE_INTERNAL_Madd_56_0,
      O => t_N18
    );
  t_Msub_errorK_cy_4_12_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y10",
      INIT => X"00AAA0FA80EAA8FE"
    )
    port map (
      ADR0 => corrOut_result(4),
      ADR1 => corrOut_result(2),
      ADR2 => corrOut_result(3),
      ADR3 => Output_4_OBUF_17128,
      ADR4 => Output_3_OBUF_17127,
      ADR5 => Output_2_OBUF_17126,
      O => N557
    );
  t_sig_Mram_output8113_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y10",
      INIT => X"F000000000FFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => t_ADDERTREE_INTERNAL_Madd_16_0,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_26_0,
      ADR4 => t_ADDERTREE_INTERNAL_Madd_36_0,
      ADR5 => t_ADDERTREE_INTERNAL_Madd_46_0,
      O => t_N33
    );
  t_Msub_errorK_cy_4_12_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y10",
      INIT => X"80EAA8FEA0FAAAFF"
    )
    port map (
      ADR0 => corrOut_result(4),
      ADR1 => corrOut_result(2),
      ADR2 => corrOut_result(3),
      ADR3 => Output_4_OBUF_17128,
      ADR4 => Output_3_OBUF_17127,
      ADR5 => Output_2_OBUF_17126,
      O => N556
    );
  t_sig_Mram_output8113 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y10",
      INIT => X"00C000C002020E0E"
    )
    port map (
      ADR0 => t_ADDERTREE_INTERNAL_Madd_46_0,
      ADR1 => t_ADDERTREE_INTERNAL_Madd_56_0,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_66_0,
      ADR3 => t_N33,
      ADR4 => t_sigDerMod_Mram_output2111_17254,
      ADR5 => t_ADDERTREE_INTERNAL_Madd_76_0,
      O => Output_2_OBUF_17126
    );
  t_sigDerMod_Mram_output2111 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y14",
      INIT => X"00000000000FFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => t_ADDERTREE_INTERNAL_Madd_16_0,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_26_0,
      ADR4 => t_ADDERTREE_INTERNAL_Madd_36_0,
      ADR5 => t_ADDERTREE_INTERNAL_Madd_46_0,
      O => t_sigDerMod_Mram_output211
    );
  t_sigDerMod_Mram_output2113 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y14",
      INIT => X"3F0F3F0FFCFCF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_ADDERTREE_INTERNAL_Madd_56_0,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_66_0,
      ADR3 => t_sigDerMod_Mram_output211,
      ADR4 => t_sigDerMod_Mram_output2111_17254,
      ADR5 => t_ADDERTREE_INTERNAL_Madd_76_0,
      O => t_deltaKMult_posIn2(3)
    );
  t_sigDerMod_Mram_output2112 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y14",
      INIT => X"FFFFC00000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_ADDERTREE_INTERNAL_Madd_06_0,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_16_0,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_26_0,
      ADR4 => t_ADDERTREE_INTERNAL_Madd_36_0,
      ADR5 => t_ADDERTREE_INTERNAL_Madd_46_0,
      O => t_sigDerMod_Mram_output2111_17254
    );
  t_weight1_Mmux_o431 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y15",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn1(2),
      ADR5 => mMOut(4),
      O => t_weight1_o4(2)
    );
  t_weight1_Mmux_o471 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y15",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn1(6),
      ADR5 => mMOut(4),
      O => t_weight1_o4(6)
    );
  t_weight1_Mmux_o261 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y16",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn1(7),
      ADR5 => mMOut(2),
      O => t_weight1_o2(5)
    );
  t_weight1_Mmux_o361 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y16",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn1(6),
      ADR5 => mMOut(3),
      O => t_weight1_o3(5)
    );
  t_weight1_Mmux_o451 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y16",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn1(4),
      ADR5 => mMOut(4),
      O => t_weight1_o4(4)
    );
  t_weight1_ADDERTREE_INTERNAL_Madd3 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y17",
      INIT => X"FCCCF000C0000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weightIn1(3),
      ADR2 => t_weightIn1(4),
      ADR3 => mMOut(0),
      ADR4 => mMOut(1),
      ADR5 => t_weight1_ADDERTREE_INTERNAL_Madd_01_0,
      O => t_weight1_ADDERTREE_INTERNAL_Madd3_16179
    );
  t_weight1_Mmux_o371 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y17",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn1(7),
      ADR5 => mMOut(3),
      O => t_weight1_o3(6)
    );
  t_weight1_Mmux_o131 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y18",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn1(5),
      ADR5 => mMOut(1),
      O => t_weight1_o1(2)
    );
  t_weight1_Mmux_o141 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y18",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn1(6),
      ADR5 => mMOut(1),
      O => t_weight1_o1(3)
    );
  t_weight1_Mmux_o041 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y18",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn1(7),
      ADR5 => mMOut(0),
      O => t_weight1_o0(3)
    );
  t_weight1_Mmux_o151 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y19",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn1(7),
      ADR5 => mMOut(1),
      O => t_weight1_o1(4)
    );
  t_weight1_Mmux_output711 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y21",
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR0 => t_weight1_ADDERTREE_INTERNAL_Madd_03_0,
      ADR1 => t_weight1_ADDERTREE_INTERNAL_Madd_13_0,
      ADR2 => t_weight1_ADDERTREE_INTERNAL_Madd_23_0,
      ADR3 => t_weight1_ADDERTREE_INTERNAL_Madd_33_0,
      ADR4 => t_weight1_ADDERTREE_INTERNAL_Madd_43_0,
      ADR5 => t_weight1_ADDERTREE_INTERNAL_Madd_53_0,
      O => t_weight1_Mmux_output71
    );
  t_weightUpdateMod2_multL_Mmux_posIn251 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y26",
      INIT => X"0001FFFEFFFF0000"
    )
    port map (
      ADR0 => t_deltaKMult_multRes(7),
      ADR1 => t_deltaKMult_multRes(6),
      ADR2 => t_deltaKMult_multRes(5),
      ADR3 => t_deltaKMult_multRes(4),
      ADR4 => t_deltaKTemp(4),
      ADR5 => t_deltaKTemp(7),
      O => t_weightUpdateMod0_multL_posIn2_4_Q
    );
  t_deltaKMult_Mmux_output51 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y26",
      INIT => X"999999999999999C"
    )
    port map (
      ADR0 => t_Msub_errorK_cy(4),
      ADR1 => t_deltaKMult_multRes(8),
      ADR2 => t_deltaKMult_multRes(7),
      ADR3 => t_deltaKMult_multRes(6),
      ADR4 => t_deltaKMult_multRes(5),
      ADR5 => t_deltaKMult_multRes(4),
      O => t_deltaKTemp(4)
    );
  t_weight0_Mmux_output21 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y30",
      INIT => X"CF0FCFFFC0F0C000"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weightIn0(1),
      ADR2 => t_weightIn0(7),
      ADR3 => t_weight0_PWR_19_o_activationVal_4_equal_10_o,
      ADR4 => t_weight0_ADDERTREE_INTERNAL_Madd_03_0,
      ADR5 => t_weight0_ADDERTREE_INTERNAL_Madd_13_0,
      O => t_weightOut0(1)
    );
  t_weight0_Mmux_output31 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y31",
      INIT => X"B3B3B3BF8C8C8C80"
    )
    port map (
      ADR0 => t_weightIn0(2),
      ADR1 => t_weightIn0(7),
      ADR2 => t_weight0_PWR_19_o_activationVal_4_equal_10_o,
      ADR3 => t_weight0_ADDERTREE_INTERNAL_Madd_03_0,
      ADR4 => t_weight0_ADDERTREE_INTERNAL_Madd_13_0,
      ADR5 => t_weight0_ADDERTREE_INTERNAL_Madd_23_0,
      O => t_weightOut0(2)
    );
  t_weight0_Mmux_output4 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y31",
      INIT => X"B3B3B3BF8C8C8C80"
    )
    port map (
      ADR0 => t_weightIn0(3),
      ADR1 => t_weightIn0(7),
      ADR2 => t_weight0_PWR_19_o_activationVal_4_equal_10_o,
      ADR3 => t_weight0_ADDERTREE_INTERNAL_Madd_23_0,
      ADR4 => N12,
      ADR5 => t_weight0_ADDERTREE_INTERNAL_Madd_33_0,
      O => t_weightOut0(3)
    );
  t_weight0_Mmux_output4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y31",
      INIT => X"FFFFFFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weight0_ADDERTREE_INTERNAL_Madd_03_0,
      ADR5 => t_weight0_ADDERTREE_INTERNAL_Madd_13_0,
      O => N12
    );
  t_ADDERTREE_INTERNAL_Madd_lut_7_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y32",
      INIT => X"4343434343434313"
    )
    port map (
      ADR0 => t_weight0_PWR_19_o_activationVal_4_equal_10_o,
      ADR1 => t_weight0_ADDERTREE_INTERNAL_Madd_73_0,
      ADR2 => t_weightIn0(7),
      ADR3 => t_weight0_ADDERTREE_INTERNAL_Madd_63_0,
      ADR4 => t_weight0_ADDERTREE_INTERNAL_Madd_53_0,
      ADR5 => N443,
      O => N50
    );
  t_weight0_Mmux_output72 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y32",
      INIT => X"B38CB38CB38CBF80"
    )
    port map (
      ADR0 => t_weightIn0(6),
      ADR1 => t_weightIn0(7),
      ADR2 => t_weight0_PWR_19_o_activationVal_4_equal_10_o,
      ADR3 => t_weight0_ADDERTREE_INTERNAL_Madd_63_0,
      ADR4 => t_weight0_ADDERTREE_INTERNAL_Madd_53_0,
      ADR5 => N443,
      O => t_weightOut0(6)
    );
  t_weight0_Mmux_output711_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y32",
      INIT => X"FFFFFFFFFFFFFFFC"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weight0_ADDERTREE_INTERNAL_Madd_03_0,
      ADR2 => t_weight0_ADDERTREE_INTERNAL_Madd_13_0,
      ADR3 => t_weight0_ADDERTREE_INTERNAL_Madd_23_0,
      ADR4 => t_weight0_ADDERTREE_INTERNAL_Madd_33_0,
      ADR5 => t_weight0_ADDERTREE_INTERNAL_Madd_43_0,
      O => N443
    );
  t_weight0_ADDERTREE_INTERNAL_Madd3 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y33",
      INIT => X"FCCCF000C0000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weightIn0(3),
      ADR2 => t_weightIn0(4),
      ADR3 => mLOut(0),
      ADR4 => mLOut(1),
      ADR5 => t_weight0_ADDERTREE_INTERNAL_Madd_01_0,
      O => t_weight0_ADDERTREE_INTERNAL_Madd3_16156
    );
  t_weight0_Mmux_o041 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y33",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn0(7),
      ADR5 => mLOut(0),
      O => t_weight0_o0(3)
    );
  t_weight0_Mmux_o031 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y33",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn0(6),
      ADR5 => mLOut(0),
      O => t_weight0_o0(2)
    );
  t_weight0_Mmux_o151 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y34",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn0(7),
      ADR5 => mLOut(1),
      O => t_weight0_o1(4)
    );
  t_weight0_Mmux_o441 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y37",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn0(3),
      ADR5 => mLOut(4),
      O => t_weight0_o4(3)
    );
  t_weight0_Mmux_o331 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y38",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn0(3),
      ADR5 => mLOut(3),
      O => t_weight0_o3(2)
    );
  t_weight0_ADDERTREE_INTERNAL_Madd1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y38",
      INIT => X"E8C0A00088000000"
    )
    port map (
      ADR0 => t_weightIn0(0),
      ADR1 => t_weightIn0(1),
      ADR2 => t_weightIn0(2),
      ADR3 => mLOut(4),
      ADR4 => mLOut(3),
      ADR5 => mLOut(2),
      O => t_weight0_ADDERTREE_INTERNAL_Madd1_15581
    );
  t_weight0_Mmux_o371 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y38",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn0(7),
      ADR5 => mLOut(3),
      O => t_weight0_o3(6)
    );
  t_weight0_Mmux_o361 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y39",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn0(6),
      ADR5 => mLOut(3),
      O => t_weight0_o3(5)
    );
  t_weight0_Mmux_o461 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y39",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn0(5),
      ADR5 => mLOut(4),
      O => t_weight0_o4(5)
    );
  t_weight0_Mmux_o351 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y39",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn0(5),
      ADR5 => mLOut(3),
      O => t_weight0_o3(4)
    );
  t_weight0_Mmux_o471 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y40",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn0(6),
      ADR5 => mLOut(4),
      O => t_weight0_o4(6)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_2_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y44",
      INIT => X"0CC00CC00CC0CC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_weightUpdateMod0_sigDer(2),
      ADR2 => t_weightDKMult0_multRes(11),
      ADR3 => t_weightDKMult0_multRes(6),
      ADR4 => t_weightDKMult0_multRes(5),
      ADR5 => weightDeltaKOutNode_0_Q,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_2_mand1_16634
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_3_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y45",
      INIT => X"F935539F599533FF"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(2),
      ADR1 => mL_weightUpdateMod0_sigDer(1),
      ADR2 => t_weightDKMult0_multRes(11),
      ADR3 => t_weightDKMult0_multRes(6),
      ADR4 => t_weightDKMult0_multRes(5),
      ADR5 => weightDeltaKOutNode_0_Q,
      O => N680
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y45",
      INIT => X"9F5335F9955933FF"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(3),
      ADR1 => mL_weightUpdateMod0_sigDer(2),
      ADR2 => t_weightDKMult0_multRes(11),
      ADR3 => t_weightDKMult0_multRes(6),
      ADR4 => t_weightDKMult0_multRes(5),
      ADR5 => weightDeltaKOutNode_0_Q,
      O => N714
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_2_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y45",
      INIT => X"9F3553F9933955FF"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(0),
      ADR1 => mL_weightUpdateMod0_sigDer(1),
      ADR2 => t_weightDKMult0_multRes(11),
      ADR3 => t_weightDKMult0_multRes(6),
      ADR4 => t_weightDKMult0_multRes(5),
      ADR5 => weightDeltaKOutNode_0_Q,
      O => N663
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y50",
      INIT => X"000CCCC0CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_weightUpdateMod0_sigDer(2),
      ADR2 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR3 => weightDeltaKOutNode_4_Q,
      ADR4 => weightDeltaKOutNode_5_Q,
      ADR5 => t_weightDKMult0_Mmux_output82_16467,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_5_mand1_16616
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y50",
      INIT => X"000CCCC0CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_weightUpdateMod0_sigDer(0),
      ADR2 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR3 => weightDeltaKOutNode_4_Q,
      ADR4 => weightDeltaKOutNode_5_Q,
      ADR5 => t_weightDKMult0_Mmux_output82_16467,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_5_mand1_16610
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_111 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y50",
      INIT => X"00002828A000A000"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(1),
      ADR1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_4_Q,
      ADR3 => N171,
      ADR4 => N172,
      ADR5 => t_weightDKMult0_Mmux_output82_16467,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_11
    );
  t_weightDKMult0_Mmux_output82_1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y50",
      INIT => X"C3C33C3CC3FF3C00"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weightIn0(7),
      ADR2 => t_deltaKTemp(7),
      ADR3 => t_weightDKMult0_multRes(10),
      ADR4 => t_weightDKMult0_multRes(11),
      ADR5 => t_weightDKMult0_Mmux_output71_16596,
      O => t_weightDKMult0_Mmux_output82_16467
    );
  t_deltaKMult_Mmux_posIn151_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y10",
      INIT => X"F00F00F00F00F00F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => corrOut_result(3),
      ADR3 => corrOut_result(4),
      ADR4 => Output_4_OBUF_17128,
      ADR5 => Output_3_OBUF_17127,
      O => N177
    );
  t_deltaKMult_Mmux_posIn151_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y10",
      INIT => X"00FFF000000FFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => corrOut_result(3),
      ADR3 => corrOut_result(4),
      ADR4 => Output_4_OBUF_17128,
      ADR5 => Output_3_OBUF_17127,
      O => N176
    );
  t_sig_Mram_output1411 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y10",
      INIT => X"00000000FFFFB000"
    )
    port map (
      ADR0 => t_ADDERTREE_INTERNAL_Madd_36_0,
      ADR1 => t_N15,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_46_0,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_56_0,
      ADR4 => t_ADDERTREE_INTERNAL_Madd_66_0,
      ADR5 => t_ADDERTREE_INTERNAL_Madd_76_0,
      O => Output_4_OBUF_17128
    );
  t_sig_Mram_output1411_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y10",
      INIT => X"00FFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => t_ADDERTREE_INTERNAL_Madd_06_0,
      ADR4 => t_ADDERTREE_INTERNAL_Madd_16_0,
      ADR5 => t_ADDERTREE_INTERNAL_Madd_26_0,
      O => t_N15
    );
  t_deltaKMult_Mmux_posIn1521_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y11",
      INIT => X"80EAA0FAA8FEAAFF"
    )
    port map (
      ADR0 => corrOut_result(2),
      ADR1 => corrOut_result(0),
      ADR2 => corrOut_result(1),
      ADR3 => Output_2_OBUF_17126,
      ADR4 => Output_0_OBUF_17124,
      ADR5 => Output_1_OBUF_17125,
      O => N562
    );
  t_sigDerMod_Mram_output511_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y21",
      INIT => X"FF800007FF800FFF"
    )
    port map (
      ADR0 => t_ADDERTREE_INTERNAL_Madd_06_0,
      ADR1 => t_ADDERTREE_INTERNAL_Madd_16_0,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_26_0,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_36_0,
      ADR4 => t_ADDERTREE_INTERNAL_Madd_46_0,
      ADR5 => t_ADDERTREE_INTERNAL_Madd_56_0,
      O => t_N23
    );
  t_sigDerMod_Mram_output511 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y21",
      INIT => X"0000000FF000F00F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => t_ADDERTREE_INTERNAL_Madd_66_0,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_76_0,
      ADR4 => t_N23,
      ADR5 => t_N24,
      O => t_deltaKMult_posIn2(4)
    );
  t_sigDerMod_Mram_output511_SW5 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y21",
      INIT => X"FFE003FFC00003FF"
    )
    port map (
      ADR0 => t_ADDERTREE_INTERNAL_Madd_06_0,
      ADR1 => t_ADDERTREE_INTERNAL_Madd_16_0,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_26_0,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_36_0,
      ADR4 => t_ADDERTREE_INTERNAL_Madd_46_0,
      ADR5 => t_ADDERTREE_INTERNAL_Madd_56_0,
      O => t_N24
    );
  t_weight2_Mmux_output4 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y25",
      INIT => X"B3B3B3BF8C8C8C80"
    )
    port map (
      ADR0 => t_weightIn2(3),
      ADR1 => t_weightIn2(7),
      ADR2 => t_weight2_PWR_19_o_activationVal_4_equal_10_o,
      ADR3 => t_weight2_ADDERTREE_INTERNAL_Madd_23_0,
      ADR4 => N8,
      ADR5 => t_weight2_ADDERTREE_INTERNAL_Madd_33_0,
      O => t_weightOut2(3)
    );
  t_weight2_Mmux_output4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y25",
      INIT => X"FFFFFFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weight2_ADDERTREE_INTERNAL_Madd_03_0,
      ADR5 => t_weight2_ADDERTREE_INTERNAL_Madd_13_0,
      O => N8
    );
  t_weight2_Mmux_o151 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y28",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn2(7),
      ADR5 => mROut(1),
      O => t_weight2_o1(4)
    );
  t_weightDKMult0_posIn1_2_1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y28",
      INIT => X"0FF00FF00FF0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => t_deltaKMult_multRes(11),
      ADR3 => t_deltaKMult_multRes(6),
      ADR4 => t_deltaKMult_multRes(5),
      ADR5 => t_deltaKMult_multRes(4),
      O => t_weightDKMult0_posIn1(2)
    );
  INV_t_weightIn0_7CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => t_weightIn0_7_INV_t_weightIn0_7CLK
    );
  INV_t_weightIn0_6CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => t_weightIn0_7_INV_t_weightIn0_6CLK
    );
  INV_t_weightIn0_5CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => t_weightIn0_7_INV_t_weightIn0_5CLK
    );
  INV_t_weightIn0_4CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => t_weightIn0_7_INV_t_weightIn0_4CLK
    );
  t_weightIn0_7 : X_FF
    generic map(
      LOC => "SLICE_X4Y39",
      INIT => '1'
    )
    port map (
      CE => mL_update_inv,
      CLK => t_weightIn0_7_INV_t_weightIn0_7CLK,
      I => t_w0Stor(7),
      O => t_weightIn0(7),
      SET => GND,
      RST => GND
    );
  t_weight0_Mmux_o251 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y39",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn0(6),
      ADR5 => mLOut(2),
      O => t_weight0_o2(4)
    );
  t_weightIn0_6 : X_FF
    generic map(
      LOC => "SLICE_X4Y39",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => t_weightIn0_7_INV_t_weightIn0_6CLK,
      I => t_w0Stor(6),
      O => t_weightIn0(6),
      RST => GND,
      SET => GND
    );
  t_weight0_Mmux_o241 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y39",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn0(5),
      ADR5 => mLOut(2),
      O => t_weight0_o2(3)
    );
  t_weightIn0_5 : X_FF
    generic map(
      LOC => "SLICE_X4Y39",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => t_weightIn0_7_INV_t_weightIn0_5CLK,
      I => t_w0Stor(5),
      O => t_weightIn0(5),
      RST => GND,
      SET => GND
    );
  t_weight0_Mmux_o341 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y39",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn0(4),
      ADR5 => mLOut(3),
      O => t_weight0_o3(3)
    );
  t_weightIn0_4 : X_FF
    generic map(
      LOC => "SLICE_X4Y39",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => t_weightIn0_7_INV_t_weightIn0_4CLK,
      I => t_w0Stor(4),
      O => t_weightIn0(4),
      RST => GND,
      SET => GND
    );
  t_weight0_Mmux_o231 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y39",
      INIT => X"FF00FF0000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => t_weightIn0(4),
      ADR4 => '1',
      ADR5 => mLOut(2),
      O => t_weight0_o2(2)
    );
  INV_t_weightIn0_3CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => t_weightIn0_3_INV_t_weightIn0_3CLK
    );
  INV_t_weightIn0_2CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => t_weightIn0_3_INV_t_weightIn0_2CLK
    );
  INV_t_weightIn0_1CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => t_weightIn0_3_INV_t_weightIn0_1CLK
    );
  INV_t_weightIn0_0CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => t_weightIn0_3_INV_t_weightIn0_0CLK
    );
  t_weightIn0_3 : X_FF
    generic map(
      LOC => "SLICE_X4Y40",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => t_weightIn0_3_INV_t_weightIn0_3CLK,
      I => t_w0Stor(3),
      O => t_weightIn0(3),
      RST => GND,
      SET => GND
    );
  t_weight0_Mmux_o431 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y40",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn0(2),
      ADR5 => mLOut(4),
      O => t_weight0_o4(2)
    );
  t_weightIn0_2 : X_FF
    generic map(
      LOC => "SLICE_X4Y40",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => t_weightIn0_3_INV_t_weightIn0_2CLK,
      I => t_w0Stor(2),
      O => t_weightIn0(2),
      RST => GND,
      SET => GND
    );
  mL_sig_Mram_output1411_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y40",
      INIT => X"00FFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_020_0,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_120_0,
      ADR5 => mL_ADDERTREE_INTERNAL_Madd_220_0,
      O => mL_N15
    );
  t_weightIn0_1 : X_FF
    generic map(
      LOC => "SLICE_X4Y40",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => t_weightIn0_3_INV_t_weightIn0_1CLK,
      I => t_w0Stor(1),
      O => t_weightIn0(1),
      RST => GND,
      SET => GND
    );
  t_weight0_Mmux_o421 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y40",
      INIT => X"FF00FF0000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => t_weightIn0(1),
      ADR4 => '1',
      ADR5 => mLOut(4),
      O => t_weight0_o4(1)
    );
  t_weightIn0_0 : X_FF
    generic map(
      LOC => "SLICE_X4Y40",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => t_weightIn0_3_INV_t_weightIn0_0CLK,
      I => t_w0Stor(0),
      O => t_weightIn0(0),
      RST => GND,
      SET => GND
    );
  mL_sig_Mram_output1411 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y40",
      INIT => X"00000000FFFFB000"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_320_0,
      ADR1 => mL_N15,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_420_0,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_520_0,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_620_0,
      ADR5 => mL_ADDERTREE_INTERNAL_Madd_720_0,
      O => mLOut(4)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_6_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y46",
      INIT => X"FFFFFFFFFFFFFFFC"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weightDKMult0_multRes(8),
      ADR2 => t_weightDKMult0_multRes(7),
      ADR3 => t_weightDKMult0_multRes(6),
      ADR4 => t_weightDKMult0_multRes(5),
      ADR5 => weightDeltaKOutNode_0_Q,
      O => N108
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_11 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y48",
      INIT => X"3C3C3C3C3C3C3CCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weightDKMult0_multRes(7),
      ADR2 => t_weightDKMult0_multRes(11),
      ADR3 => t_weightDKMult0_multRes(6),
      ADR4 => t_weightDKMult0_multRes(5),
      ADR5 => weightDeltaKOutNode_0_Q,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1
    );
  mL_weightUpdateMod0_multAll_Mmux_posIn281 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y52",
      INIT => X"0000000000010000"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_multR_multRes_7_0,
      ADR1 => mL_weightUpdateMod0_multR_multRes_8_0,
      ADR2 => mL_weightUpdateMod0_multR_multRes_10_0,
      ADR3 => mL_weightUpdateMod0_multR_multRes_9_0,
      ADR4 => mL_weightUpdateMod0_multR_multRes_11_0,
      ADR5 => N552,
      O => mL_weightUpdateMod0_multAll_posIn2(7)
    );
  mL_weightUpdateMod0_multAll_Mmux_posIn2511_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y52",
      INIT => X"FFFFFFFFFFFFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mL_weightUpdateMod0_multAll_posIn2_0_0,
      ADR4 => mL_weightUpdateMod0_multR_multRes_5_0,
      ADR5 => mL_weightUpdateMod0_multR_multRes_6_0,
      O => N552
    );
  mL_weightUpdateMod0_multAll_Mmux_posIn272 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y52",
      INIT => X"0F0FF0F00F1EF0F0"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_multR_multRes_7_0,
      ADR1 => mL_weightUpdateMod0_multR_multRes_8_0,
      ADR2 => mL_weightUpdateMod0_multR_multRes_10_0,
      ADR3 => mL_weightUpdateMod0_multR_multRes_9_0,
      ADR4 => mL_weightUpdateMod0_multR_multRes_11_0,
      ADR5 => N552,
      O => mL_weightUpdateMod0_multAll_posIn2(6)
    );
  t_sig_Mram_output11212 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y7",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_ADDERTREE_INTERNAL_Madd_16_0,
      ADR5 => t_ADDERTREE_INTERNAL_Madd_26_0,
      O => t_sig_Mram_output11211_17308
    );
  t_sig_Mram_output11211 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y7",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_ADDERTREE_INTERNAL_Madd_36_0,
      ADR5 => t_ADDERTREE_INTERNAL_Madd_46_0,
      O => t_sig_Mram_output1121
    );
  t_sig_Mram_output11214 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y7",
      INIT => X"800080000F0F0303"
    )
    port map (
      ADR0 => t_sig_Mram_output11211_17308,
      ADR1 => t_ADDERTREE_INTERNAL_Madd_56_0,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_66_0,
      ADR3 => t_sig_Mram_output1121,
      ADR4 => t_sig_Mram_output11212_17307,
      ADR5 => t_ADDERTREE_INTERNAL_Madd_76_0,
      O => Output_3_OBUF_17127
    );
  t_sig_Mram_output11213 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y7",
      INIT => X"03333333FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_ADDERTREE_INTERNAL_Madd_36_0,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_16_0,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_06_0,
      ADR4 => t_ADDERTREE_INTERNAL_Madd_26_0,
      ADR5 => t_ADDERTREE_INTERNAL_Madd_46_0,
      O => t_sig_Mram_output11212_17307
    );
  t_deltaKMult_Mmux_posIn141_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y10",
      INIT => X"00FFCC33C03FFC03"
    )
    port map (
      ADR0 => '1',
      ADR1 => corrOut_result(2),
      ADR2 => corrOut_result(1),
      ADR3 => corrOut_result(3),
      ADR4 => Output_2_OBUF_17126,
      ADR5 => Output_1_OBUF_17125,
      O => N345
    );
  t_deltaKMult_Mmux_posIn141_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y10",
      INIT => X"C03FFC03CC33FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => corrOut_result(2),
      ADR2 => corrOut_result(1),
      ADR3 => corrOut_result(3),
      ADR4 => Output_2_OBUF_17126,
      ADR5 => Output_1_OBUF_17125,
      O => N346
    );
  t_deltaKMult_Mmux_posIn1521_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y11",
      INIT => X"FF337F133F033701"
    )
    port map (
      ADR0 => corrOut_result(0),
      ADR1 => corrOut_result(2),
      ADR2 => corrOut_result(1),
      ADR3 => Output_2_OBUF_17126,
      ADR4 => Output_0_OBUF_17124,
      ADR5 => Output_1_OBUF_17125,
      O => N561
    );
  t_deltaKMult_Mmux_posIn151 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y12",
      INIT => X"CCCCF0F0CCF0CCF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => N176,
      ADR2 => N177,
      ADR3 => N561,
      ADR4 => N562,
      ADR5 => t_Msub_errorK_cy(4),
      O => t_deltaKMult_posIn1(4)
    );
  t_deltaKMult_Mmux_posIn141 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y12",
      INIT => X"33639CCCCC39C633"
    )
    port map (
      ADR0 => corrOut_result(0),
      ADR1 => Output_3_OBUF_17127,
      ADR2 => Output_0_OBUF_17124,
      ADR3 => N345,
      ADR4 => N346,
      ADR5 => t_Msub_errorK_cy(4),
      O => t_deltaKMult_posIn1(3)
    );
  t_deltaKMult_Mmux_output84 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y12",
      INIT => X"AA55AB54AA55AA55"
    )
    port map (
      ADR0 => t_Msub_errorK_cy(4),
      ADR1 => t_deltaKMult_multRes(9),
      ADR2 => t_deltaKMult_multRes(8),
      ADR3 => t_deltaKMult_multRes(11),
      ADR4 => t_deltaKMult_multRes(7),
      ADR5 => N48,
      O => t_deltaKTemp(7)
    );
  t_Msub_errorK_cy_4_12 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y12",
      INIT => X"FFFF8CEF73100000"
    )
    port map (
      ADR0 => corrOut_result(0),
      ADR1 => corrOut_result(1),
      ADR2 => Output_0_OBUF_17124,
      ADR3 => Output_1_OBUF_17125,
      ADR4 => N557,
      ADR5 => N556,
      O => t_Msub_errorK_cy(4)
    );
  t_deltaKMult_Mmux_posIn121 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y13",
      INIT => X"696664266BD66696"
    )
    port map (
      ADR0 => corrOut_result(1),
      ADR1 => Output_1_OBUF_17125,
      ADR2 => corrOut_result(0),
      ADR3 => Output_0_OBUF_17124,
      ADR4 => N557,
      ADR5 => N556,
      O => t_deltaKMult_posIn1(1)
    );
  t_deltaKMult_Mmux_posIn111 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y14",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => corrOut_result(0),
      ADR5 => Output_0_OBUF_17124,
      O => t_deltaKMult_posIn1(0)
    );
  INV_t_weightIn1_7CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => t_weightIn1_7_INV_t_weightIn1_7CLK
    );
  INV_t_weightIn1_6CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => t_weightIn1_7_INV_t_weightIn1_6CLK
    );
  INV_t_weightIn1_5CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => t_weightIn1_7_INV_t_weightIn1_5CLK
    );
  INV_t_weightIn1_4CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => t_weightIn1_7_INV_t_weightIn1_4CLK
    );
  t_weightIn1_7 : X_FF
    generic map(
      LOC => "SLICE_X5Y15",
      INIT => '1'
    )
    port map (
      CE => mL_update_inv,
      CLK => t_weightIn1_7_INV_t_weightIn1_7CLK,
      I => t_w1Stor(7),
      O => t_weightIn1(7),
      SET => GND,
      RST => GND
    );
  t_weight1_Mmux_o351 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y15",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn1(5),
      ADR5 => mMOut(3),
      O => t_weight1_o3(4)
    );
  t_weightIn1_6 : X_FF
    generic map(
      LOC => "SLICE_X5Y15",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => t_weightIn1_7_INV_t_weightIn1_6CLK,
      I => t_w1Stor(6),
      O => t_weightIn1(6),
      RST => GND,
      SET => GND
    );
  t_weight1_Mmux_o341 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y15",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn1(4),
      ADR5 => mMOut(3),
      O => t_weight1_o3(3)
    );
  t_weightIn1_5 : X_FF
    generic map(
      LOC => "SLICE_X5Y15",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => t_weightIn1_7_INV_t_weightIn1_5CLK,
      I => t_w1Stor(5),
      O => t_weightIn1(5),
      RST => GND,
      SET => GND
    );
  t_weight1_Mmux_o241 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y15",
      INIT => X"FF00FF0000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => t_weightIn1(5),
      ADR4 => '1',
      ADR5 => mMOut(2),
      O => t_weight1_o2(3)
    );
  t_weightIn1_4 : X_FF
    generic map(
      LOC => "SLICE_X5Y15",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => t_weightIn1_7_INV_t_weightIn1_4CLK,
      I => t_w1Stor(4),
      O => t_weightIn1(4),
      RST => GND,
      SET => GND
    );
  t_weight1_Mmux_o231 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y15",
      INIT => X"FF00FF0000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => t_weightIn1(4),
      ADR4 => '1',
      ADR5 => mMOut(2),
      O => t_weight1_o2(2)
    );
  t_weight1_Mmux_o251 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y16",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn1(6),
      ADR5 => mMOut(2),
      O => t_weight1_o2(4)
    );
  t_sigDerMod_Mram_output811_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y20",
      INIT => X"FFFFFFC000FFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_ADDERTREE_INTERNAL_Madd_06_0,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_16_0,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_26_0,
      ADR4 => t_ADDERTREE_INTERNAL_Madd_36_0,
      ADR5 => t_ADDERTREE_INTERNAL_Madd_56_0,
      O => t_N26
    );
  t_sigDerMod_Mram_output811 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y20",
      INIT => X"40024007E002E007"
    )
    port map (
      ADR0 => t_ADDERTREE_INTERNAL_Madd_46_0,
      ADR1 => t_ADDERTREE_INTERNAL_Madd_56_0,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_66_0,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_76_0,
      ADR4 => t_N26,
      ADR5 => t_N27,
      O => t_deltaKMult_posIn2(5)
    );
  t_sigDerMod_Mram_output811_SW5 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y20",
      INIT => X"FFFFFC000FFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_ADDERTREE_INTERNAL_Madd_06_0,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_16_0,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_26_0,
      ADR4 => t_ADDERTREE_INTERNAL_Madd_36_0,
      ADR5 => t_ADDERTREE_INTERNAL_Madd_56_0,
      O => t_N27
    );
  t_sigDerMod_Mram_output11213_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y21",
      INIT => X"FFFFFFFFF0F0F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => t_ADDERTREE_INTERNAL_Madd_26_0,
      ADR3 => t_ADDERTREE_INTERNAL_Madd_16_0,
      ADR4 => t_ADDERTREE_INTERNAL_Madd_06_0,
      ADR5 => t_ADDERTREE_INTERNAL_Madd_36_0,
      O => t_N30
    );
  t_sigDerMod_Mram_output11213 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y21",
      INIT => X"8080000000000005"
    )
    port map (
      ADR0 => t_ADDERTREE_INTERNAL_Madd_46_0,
      ADR1 => t_N30,
      ADR2 => t_ADDERTREE_INTERNAL_Madd_56_0,
      ADR3 => t_N29,
      ADR4 => t_ADDERTREE_INTERNAL_Madd_66_0,
      ADR5 => t_ADDERTREE_INTERNAL_Madd_76_0,
      O => t_deltaKMult_posIn2(6)
    );
  t_sigDerMod_Mram_output11213_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y21",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_ADDERTREE_INTERNAL_Madd_26_0,
      ADR5 => t_ADDERTREE_INTERNAL_Madd_36_0,
      O => t_N29
    );
  t_ADDERTREE_INTERNAL_Madd2 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y22",
      INIT => X"CFFFC00000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weightIn2(0),
      ADR2 => t_weightIn2(7),
      ADR3 => t_weight2_PWR_19_o_activationVal_4_equal_10_o,
      ADR4 => t_weight2_ADDERTREE_INTERNAL_Madd_03_0,
      ADR5 => t_ADDERTREE_INTERNAL_Madd_0_0,
      O => t_ADDERTREE_INTERNAL_Madd2_15927
    );
  t_weight2_Mmux_output31 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y25",
      INIT => X"B3B3B3BF8C8C8C80"
    )
    port map (
      ADR0 => t_weightIn2(2),
      ADR1 => t_weightIn2(7),
      ADR2 => t_weight2_PWR_19_o_activationVal_4_equal_10_o,
      ADR3 => t_weight2_ADDERTREE_INTERNAL_Madd_03_0,
      ADR4 => t_weight2_ADDERTREE_INTERNAL_Madd_13_0,
      ADR5 => t_weight2_ADDERTREE_INTERNAL_Madd_23_0,
      O => t_weightOut2(2)
    );
  t_weight2_Mmux_o131 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y25",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn2(5),
      ADR5 => mROut(1),
      O => t_weight2_o1(2)
    );
  t_weight2_Mmux_output81 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y26",
      INIT => X"DADADADADADADAF8"
    )
    port map (
      ADR0 => t_weightIn2(7),
      ADR1 => t_weight2_PWR_19_o_activationVal_4_equal_10_o,
      ADR2 => t_weight2_ADDERTREE_INTERNAL_Madd_73_0,
      ADR3 => t_weight2_ADDERTREE_INTERNAL_Madd_63_0,
      ADR4 => t_weight2_ADDERTREE_INTERNAL_Madd_53_0,
      ADR5 => N447,
      O => t_weightOut2(7)
    );
  t_weight2_Mmux_output72 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y26",
      INIT => X"B38CB38CB38CBF80"
    )
    port map (
      ADR0 => t_weightIn2(6),
      ADR1 => t_weightIn2(7),
      ADR2 => t_weight2_PWR_19_o_activationVal_4_equal_10_o,
      ADR3 => t_weight2_ADDERTREE_INTERNAL_Madd_63_0,
      ADR4 => t_weight2_ADDERTREE_INTERNAL_Madd_53_0,
      ADR5 => N447,
      O => t_weightOut2(6)
    );
  t_weight2_Mmux_output711_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y26",
      INIT => X"FFFFFFFFFFFFFFFC"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weight2_ADDERTREE_INTERNAL_Madd_03_0,
      ADR2 => t_weight2_ADDERTREE_INTERNAL_Madd_13_0,
      ADR3 => t_weight2_ADDERTREE_INTERNAL_Madd_23_0,
      ADR4 => t_weight2_ADDERTREE_INTERNAL_Madd_33_0,
      ADR5 => t_weight2_ADDERTREE_INTERNAL_Madd_43_0,
      O => N447
    );
  mL_sig_Mram_output5114_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y40",
      INIT => X"C03FF0000FFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_120_0,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_220_0,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_320_0,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_420_0,
      ADR5 => mL_ADDERTREE_INTERNAL_Madd_520_0,
      O => mL_N21
    );
  mL_sig_Mram_output5114_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y40",
      INIT => X"FF80000007FF007F"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_020_0,
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_120_0,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_220_0,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_320_0,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_420_0,
      ADR5 => mL_ADDERTREE_INTERNAL_Madd_520_0,
      O => mL_N20
    );
  t_weight0_Mmux_o121 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y40",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn0(4),
      ADR5 => mLOut(1),
      O => t_weight0_o1(1)
    );
  mL_sig_Mram_output5114 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y40",
      INIT => X"0000000FF000F00F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_620_0,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_720_0,
      ADR4 => mL_N20,
      ADR5 => mL_N21,
      O => mLOut(1)
    );
  t_weightUpdateMod0_multAll_Mmux_posIn131 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y41",
      INIT => X"C3C3C3F03C3C3CF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_deltaKTemp(7),
      ADR2 => t_weightUpdateMod0_multL_multRes(6),
      ADR3 => t_weightUpdateMod0_multL_multRes(5),
      ADR4 => t_weightUpdateMod0_leftMultTemp_0_Q,
      ADR5 => t_weightUpdateMod0_leftMultTemp_7_Q,
      O => t_weightUpdateMod0_multAll_posIn1(2)
    );
  t_weightUpdateMod0_multAll_Mmux_posIn121 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y41",
      INIT => X"F00FFF000FF0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => t_deltaKTemp(7),
      ADR3 => t_weightUpdateMod0_multL_multRes(5),
      ADR4 => t_weightUpdateMod0_leftMultTemp_0_Q,
      ADR5 => t_weightUpdateMod0_leftMultTemp_7_Q,
      O => t_weightUpdateMod0_multAll_posIn1(1)
    );
  t_weightUpdateMod0_multAll_Mmux_posIn141 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y41",
      INIT => X"9999999C6666666C"
    )
    port map (
      ADR0 => t_deltaKTemp(7),
      ADR1 => t_weightUpdateMod0_multL_multRes(7),
      ADR2 => t_weightUpdateMod0_multL_multRes(6),
      ADR3 => t_weightUpdateMod0_multL_multRes(5),
      ADR4 => t_weightUpdateMod0_leftMultTemp_0_Q,
      ADR5 => t_weightUpdateMod0_leftMultTemp_7_Q,
      O => t_weightUpdateMod0_multAll_posIn1(3)
    );
  t_weightUpdateMod0_multL_Mmux_output81 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y41",
      INIT => X"5555AAAA5557AAA8"
    )
    port map (
      ADR0 => t_deltaKTemp(7),
      ADR1 => t_weightUpdateMod0_multL_multRes(10),
      ADR2 => t_weightUpdateMod0_multL_multRes(9),
      ADR3 => t_weightUpdateMod0_multL_multRes(8),
      ADR4 => t_weightUpdateMod0_multL_multRes(11),
      ADR5 => t_weightUpdateMod0_multAll_Mmux_posIn151,
      O => t_weightUpdateMod0_leftMultTemp_7_Q
    );
  t_weightUpdateMod0_multAll_Mmux_output511 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y42",
      INIT => X"FFFFFFFFFFFFFFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => t_weightUpdateMod0_multAll_multRes(7),
      ADR3 => t_weightUpdateMod0_multAll_multRes(6),
      ADR4 => t_weightUpdateMod0_multAll_multRes(5),
      ADR5 => t_weightUpdateMod0_fullProd(0),
      O => t_weightUpdateMod0_multAll_Mmux_output51
    );
  t_weightUpdateMod0_multAll_Mmux_output81_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y42",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn0(7),
      ADR5 => t_weightUpdateMod0_multAll_multRes(11),
      O => N655
    );
  t_weightDKMult0_Mmux_output6_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y46",
      INIT => X"FFFFFFFFFFFFFFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => t_weightDKMult0_multRes(7),
      ADR3 => t_weightDKMult0_multRes(6),
      ADR4 => t_weightDKMult0_multRes(5),
      ADR5 => weightDeltaKOutNode_0_Q,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y46",
      INIT => X"000CCCC0CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_weightUpdateMod0_sigDer(2),
      ADR2 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR3 => weightDeltaKOutNode_4_Q,
      ADR4 => t_weightDKMult0_Mmux_output6_16465,
      ADR5 => t_weightDKMult0_Mmux_output82_16467,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_5_mand1_16640
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y46",
      INIT => X"000CCCC0CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_weightUpdateMod0_sigDer(1),
      ADR2 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR3 => weightDeltaKOutNode_4_Q,
      ADR4 => t_weightDKMult0_Mmux_output6_16465,
      ADR5 => t_weightDKMult0_Mmux_output82_16467,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_5_mand1_16637
    );
  t_weightDKMult0_Mmux_output6_1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y46",
      INIT => X"C33CC33CC33CCCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weightDKMult0_multRes(9),
      ADR2 => t_deltaKTemp(7),
      ADR3 => t_weightIn0(7),
      ADR4 => t_weightDKMult0_multRes(8),
      ADR5 => t_weightDKMult0_Mmux_output6_SW0_16608,
      O => t_weightDKMult0_Mmux_output6_16465
    );
  t_weightDKMult0_Mmux_output82 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y48",
      INIT => X"C3C33C3CC3FF3C00"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weightIn0(7),
      ADR2 => t_deltaKTemp(7),
      ADR3 => t_weightDKMult0_multRes(10),
      ADR4 => t_weightDKMult0_multRes(11),
      ADR5 => t_weightDKMult0_Mmux_output71_16596,
      O => weightDeltaKOutNode_7_Q
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_111 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y48",
      INIT => X"00002828A000A000"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(1),
      ADR1 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_4_Q,
      ADR3 => N156,
      ADR4 => N157,
      ADR5 => weightDeltaKOutNode_7_Q,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_11
    );
  t_weightDKMult0_Mmux_output711 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y48",
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR0 => t_weightDKMult0_multRes(9),
      ADR1 => t_weightDKMult0_multRes(8),
      ADR2 => t_weightDKMult0_multRes(7),
      ADR3 => t_weightDKMult0_multRes(6),
      ADR4 => t_weightDKMult0_multRes(5),
      ADR5 => weightDeltaKOutNode_0_Q,
      O => t_weightDKMult0_Mmux_output71_16596
    );
  t_weightDKMult0_Mmux_output71 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y48",
      INIT => X"F00F0FF0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => t_weightDKMult0_multRes(10),
      ADR3 => t_deltaKTemp(7),
      ADR4 => t_weightIn0(7),
      ADR5 => t_weightDKMult0_Mmux_output71_16596,
      O => weightDeltaKOutNode_6_Q
    );
  mL_weightUpdateMod1_sigDer_1_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y49",
      INIT => X"EEEA5757FFFFFFFF"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_320_0,
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_220_0,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_120_0,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_020_0,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_420_0,
      ADR5 => mL_ADDERTREE_INTERNAL_Madd_720_0,
      O => mL_N3
    );
  mL_weightUpdateMod1_sigDer_3_2 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y50",
      INIT => X"0000000F000F000F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_520_0,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_620_0,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_320_0,
      ADR5 => mL_ADDERTREE_INTERNAL_Madd_220_0,
      O => mL_weightUpdateMod1_sigDer_3_2_17280
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_3_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y51",
      INIT => X"9F5335F9955933FF"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(2),
      ADR1 => mL_weightUpdateMod0_sigDer(1),
      ADR2 => t_weightDKMult0_multRes(11),
      ADR3 => t_weightDKMult0_multRes(6),
      ADR4 => t_weightDKMult0_multRes(5),
      ADR5 => weightDeltaKOutNode_0_Q,
      O => N684
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_3_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y51",
      INIT => X"F935539F599533FF"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(2),
      ADR1 => mL_weightUpdateMod0_sigDer(1),
      ADR2 => t_weightDKMult0_multRes(11),
      ADR3 => t_weightDKMult0_multRes(6),
      ADR4 => t_weightDKMult0_multRes(5),
      ADR5 => weightDeltaKOutNode_0_Q,
      O => N683
    );
  mL_weightUpdateMod1_sigDer_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X5Y51",
      INIT => X"0001101188899899"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_720_0,
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_620_0,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_420_0,
      ADR3 => mL_N28,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_520_0,
      ADR5 => mL_N26,
      O => mL_weightUpdateMod0_sigDer(2)
    );
  mL_weightUpdateMod1_sigDer_2_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y51",
      INIT => X"A78FAF8FA78F8F8F"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_420_0,
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_320_0,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_520_0,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_220_0,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_120_0,
      ADR5 => mL_ADDERTREE_INTERNAL_Madd_020_0,
      O => mL_N26
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y52",
      INIT => X"D7D7D7D7D7D7D744"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(1),
      ADR1 => t_weightDKMult0_multRes(7),
      ADR2 => t_weightDKMult0_multRes(11),
      ADR3 => t_weightDKMult0_multRes(6),
      ADR4 => t_weightDKMult0_multRes(5),
      ADR5 => weightDeltaKOutNode_0_Q,
      O => N720
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y53",
      INIT => X"2828282828282888"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(1),
      ADR1 => t_weightDKMult0_multRes(7),
      ADR2 => t_weightDKMult0_multRes(11),
      ADR3 => t_weightDKMult0_multRes(6),
      ADR4 => t_weightDKMult0_multRes(5),
      ADR5 => weightDeltaKOutNode_0_Q,
      O => N719
    );
  mL_weightUpdateMod0_multAll_posIn1_6_mL_weightUpdateMod0_multAll_posIn1_6_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod0_multAll_posIn1(4),
      O => mL_weightUpdateMod0_multAll_posIn1_4_0
    );
  mL_weightUpdateMod0_multAll_Mmux_posIn171 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y54",
      INIT => X"666666666666666C"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_multL_multRes_11_0,
      ADR1 => mL_weightUpdateMod0_multL_multRes_10_0,
      ADR2 => mL_weightUpdateMod0_multAll_posIn1_2_0,
      ADR3 => mL_weightUpdateMod0_multL_multRes_7_0,
      ADR4 => mL_weightUpdateMod0_multL_multRes_8_0,
      ADR5 => mL_weightUpdateMod0_multL_multRes_9_0,
      O => mL_weightUpdateMod0_multAll_posIn1(6)
    );
  mL_weightUpdateMod0_multAll_Mmux_posIn181 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y54",
      INIT => X"0000000000000004"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_multL_multRes_10_0,
      ADR1 => mL_weightUpdateMod0_multL_multRes_11_0,
      ADR2 => mL_weightUpdateMod0_multL_multRes_9_0,
      ADR3 => mL_weightUpdateMod0_multAll_posIn1_2_0,
      ADR4 => mL_weightUpdateMod0_multL_multRes_7_0,
      ADR5 => mL_weightUpdateMod0_multL_multRes_8_0,
      O => mL_weightUpdateMod0_multAll_posIn1(7)
    );
  mL_weightUpdateMod0_multAll_Mmux_posIn161 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y54",
      INIT => X"6666666C6666666C"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_multL_multRes_11_0,
      ADR1 => mL_weightUpdateMod0_multL_multRes_9_0,
      ADR2 => mL_weightUpdateMod0_multAll_posIn1_2_0,
      ADR3 => mL_weightUpdateMod0_multL_multRes_7_0,
      ADR4 => mL_weightUpdateMod0_multL_multRes_8_0,
      ADR5 => '1',
      O => mL_weightUpdateMod0_multAll_posIn1(5)
    );
  mL_weightUpdateMod0_multAll_Mmux_posIn151 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y54",
      INIT => X"555FAAA0"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_multL_multRes_11_0,
      ADR1 => '1',
      ADR2 => mL_weightUpdateMod0_multAll_posIn1_2_0,
      ADR3 => mL_weightUpdateMod0_multL_multRes_7_0,
      ADR4 => mL_weightUpdateMod0_multL_multRes_8_0,
      O => mL_weightUpdateMod0_multAll_posIn1(4)
    );
  mM_sig_Mram_output5114_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y17",
      INIT => X"C03FF0000FFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_120_0,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_220_0,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_320_0,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_420_0,
      ADR5 => mM_ADDERTREE_INTERNAL_Madd_520_0,
      O => mM_N21
    );
  mM_sig_Mram_output5114_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y17",
      INIT => X"FF80000007FF007F"
    )
    port map (
      ADR0 => mM_ADDERTREE_INTERNAL_Madd_020_0,
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_120_0,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_220_0,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_320_0,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_420_0,
      ADR5 => mM_ADDERTREE_INTERNAL_Madd_520_0,
      O => mM_N20
    );
  t_weight1_Mmux_o121 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y17",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn1(4),
      ADR5 => mMOut(1),
      O => t_weight1_o1(1)
    );
  mM_sig_Mram_output5114 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y17",
      INIT => X"0000000FF000F00F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_620_0,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_720_0,
      ADR4 => mM_N20,
      ADR5 => mM_N21,
      O => mMOut(1)
    );
  t_weightUpdateMod1_multAll_Mmux_posIn171 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y19",
      INIT => X"3333CCCC333CCCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weightUpdateMod1_multL_multRes(10),
      ADR2 => t_weightUpdateMod1_multL_multRes(9),
      ADR3 => t_weightUpdateMod1_multL_multRes(8),
      ADR4 => t_weightUpdateMod1_multL_multRes(11),
      ADR5 => t_weightUpdateMod1_multAll_Mmux_posIn151,
      O => t_weightUpdateMod1_multAll_posIn1(6)
    );
  t_weightUpdateMod1_multAll_Mmux_posIn161 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y19",
      INIT => X"0F0FF0F00FF0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => t_weightUpdateMod1_multL_multRes(9),
      ADR3 => t_weightUpdateMod1_multL_multRes(8),
      ADR4 => t_weightUpdateMod1_multL_multRes(11),
      ADR5 => t_weightUpdateMod1_multAll_Mmux_posIn151,
      O => t_weightUpdateMod1_multAll_posIn1(5)
    );
  t_weightUpdateMod1_multAll_Mmux_posIn181 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y19",
      INIT => X"0000000000030000"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weightUpdateMod1_multL_multRes(10),
      ADR2 => t_weightUpdateMod1_multL_multRes(9),
      ADR3 => t_weightUpdateMod1_multL_multRes(8),
      ADR4 => t_weightUpdateMod1_multL_multRes(11),
      ADR5 => t_weightUpdateMod1_multAll_Mmux_posIn151,
      O => t_weightUpdateMod1_multAll_posIn1(7)
    );
  t_weightUpdateMod1_multAll_Mmux_posIn1511 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y19",
      INIT => X"FFFFFFFFFFFFFFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => t_weightUpdateMod1_multL_multRes(7),
      ADR3 => t_weightUpdateMod1_multL_multRes(6),
      ADR4 => t_weightUpdateMod1_multL_multRes(5),
      ADR5 => t_weightUpdateMod1_leftMultTemp_0_Q,
      O => t_weightUpdateMod1_multAll_Mmux_posIn151
    );
  t_deltaKMult_Mmux_output84_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y25",
      INIT => X"000000000000000F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => t_deltaKMult_multRes(10),
      ADR3 => t_deltaKMult_multRes(6),
      ADR4 => t_deltaKMult_multRes(5),
      ADR5 => t_deltaKMult_multRes(4),
      O => N48
    );
  t_weightDKMult0_posIn1_7_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y25",
      INIT => X"0000003000000021"
    )
    port map (
      ADR0 => t_Msub_errorK_cy(4),
      ADR1 => t_deltaKMult_multRes(9),
      ADR2 => t_deltaKMult_multRes(11),
      ADR3 => t_deltaKMult_multRes(8),
      ADR4 => N174,
      ADR5 => N48,
      O => t_weightDKMult0_posIn1_7_1_17152
    );
  t_weightDKMult0_posIn1_7_1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y25",
      INIT => X"0000003000000021"
    )
    port map (
      ADR0 => t_Msub_errorK_cy(4),
      ADR1 => t_deltaKMult_multRes(9),
      ADR2 => t_deltaKMult_multRes(11),
      ADR3 => t_deltaKMult_multRes(8),
      ADR4 => N174,
      ADR5 => N48,
      O => t_weightDKMult0_posIn1(7)
    );
  t_weightDKMult0_posIn1_7_1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y25",
      INIT => X"FFFFFFFFFFFFFFFC"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_deltaKMult_multRes(10),
      ADR2 => t_deltaKMult_multRes(7),
      ADR3 => t_deltaKMult_multRes(6),
      ADR4 => t_deltaKMult_multRes(5),
      ADR5 => t_deltaKMult_multRes(4),
      O => N174
    );
  t_weight2_Mmux_output21 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y26",
      INIT => X"CF0FCFFFC0F0C000"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weightIn2(1),
      ADR2 => t_weightIn2(7),
      ADR3 => t_weight2_PWR_19_o_activationVal_4_equal_10_o,
      ADR4 => t_weight2_ADDERTREE_INTERNAL_Madd_03_0,
      ADR5 => t_weight2_ADDERTREE_INTERNAL_Madd_13_0,
      O => t_weightOut2(1)
    );
  t_weight2_Mmux_output511 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y26",
      INIT => X"FFFFFFFFFFFFFFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => t_weight2_ADDERTREE_INTERNAL_Madd_03_0,
      ADR3 => t_weight2_ADDERTREE_INTERNAL_Madd_13_0,
      ADR4 => t_weight2_ADDERTREE_INTERNAL_Madd_23_0,
      ADR5 => t_weight2_ADDERTREE_INTERNAL_Madd_33_0,
      O => t_weight2_Mmux_output51_17321
    );
  t_weight2_Mmux_output61 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y26",
      INIT => X"B3B38C8CB3BF8C80"
    )
    port map (
      ADR0 => t_weightIn2(5),
      ADR1 => t_weightIn2(7),
      ADR2 => t_weight2_PWR_19_o_activationVal_4_equal_10_o,
      ADR3 => t_weight2_ADDERTREE_INTERNAL_Madd_43_0,
      ADR4 => t_weight2_ADDERTREE_INTERNAL_Madd_53_0,
      ADR5 => t_weight2_Mmux_output51_17321,
      O => t_weightOut2(5)
    );
  t_weight2_PWR_19_o_activationVal_4_equal_10_o_4_1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y26",
      INIT => X"000000000000000C"
    )
    port map (
      ADR0 => '1',
      ADR1 => mROut(4),
      ADR2 => mROut(3),
      ADR3 => mROut(2),
      ADR4 => mROut(0),
      ADR5 => mROut(1),
      O => t_weight2_PWR_19_o_activationVal_4_equal_10_o
    );
  t_weightDKMult0_posIn1_6_1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y27",
      INIT => X"00000000000000FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => t_deltaKMult_multRes(6),
      ADR4 => t_deltaKMult_multRes(5),
      ADR5 => t_deltaKMult_multRes(4),
      O => N649
    );
  t_weightDKMult0_posIn1_6_1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y27",
      INIT => X"6666666C66666666"
    )
    port map (
      ADR0 => t_deltaKMult_multRes(11),
      ADR1 => t_deltaKMult_multRes(10),
      ADR2 => t_deltaKMult_multRes(9),
      ADR3 => t_deltaKMult_multRes(8),
      ADR4 => t_deltaKMult_multRes(7),
      ADR5 => N649,
      O => t_weightDKMult0_posIn1(6)
    );
  mR_sig_Mram_output5114_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y28",
      INIT => X"FF80000007FF007F"
    )
    port map (
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_020_0,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_120_0,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_220_0,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_320_0,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_420_0,
      ADR5 => mR_ADDERTREE_INTERNAL_Madd_520_0,
      O => mR_N20
    );
  t_weight2_Mmux_o121 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y28",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn2(4),
      ADR5 => mROut(1),
      O => t_weight2_o1(1)
    );
  mR_sig_Mram_output5114 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y28",
      INIT => X"0000000FF000F00F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_620_0,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_720_0,
      ADR4 => mR_N20,
      ADR5 => mR_N21,
      O => mROut(1)
    );
  mR_sig_Mram_output5114_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y28",
      INIT => X"C03FF0000FFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_120_0,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_220_0,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_320_0,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_420_0,
      ADR5 => mR_ADDERTREE_INTERNAL_Madd_520_0,
      O => mR_N21
    );
  t_weightDKMult2_Mmux_posIn251 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y34",
      INIT => X"666666666666666C"
    )
    port map (
      ADR0 => t_weightIn2(7),
      ADR1 => t_weightIn2(4),
      ADR2 => t_weightIn2(0),
      ADR3 => t_weightIn2(1),
      ADR4 => t_weightIn2(2),
      ADR5 => t_weightIn2(3),
      O => t_weightDKMult2_posIn2(4)
    );
  t_weightDKMult0_posIn2_6_t_weightDKMult0_posIn2_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightDKMult0_posIn2(7),
      O => t_weightDKMult0_posIn2_7_0
    );
  t_weightDKMult0_posIn2_6_t_weightDKMult0_posIn2_6_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightDKMult0_posIn2(1),
      O => t_weightDKMult0_posIn2_1_0
    );
  t_weightDKMult0_Mmux_posIn271 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y39",
      INIT => X"6666666C6666666C"
    )
    port map (
      ADR0 => t_weightIn0(7),
      ADR1 => t_weightIn0(6),
      ADR2 => t_weightDKMult0_Mmux_posIn251_15006,
      ADR3 => t_weightIn0(4),
      ADR4 => t_weightIn0(5),
      ADR5 => '1',
      O => t_weightDKMult0_posIn2(6)
    );
  t_weightDKMult0_Mmux_posIn281 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y39",
      INIT => X"00000002"
    )
    port map (
      ADR0 => t_weightIn0(7),
      ADR1 => t_weightIn0(6),
      ADR2 => t_weightDKMult0_Mmux_posIn251_15006,
      ADR3 => t_weightIn0(4),
      ADR4 => t_weightIn0(5),
      O => t_weightDKMult0_posIn2(7)
    );
  t_weightDKMult0_Mmux_posIn2511 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y39",
      INIT => X"FFFFFFFCFFFFFFFC"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weightIn0(0),
      ADR2 => t_weightIn0(1),
      ADR3 => t_weightIn0(2),
      ADR4 => t_weightIn0(3),
      ADR5 => '1',
      O => t_weightDKMult0_Mmux_posIn251_15006
    );
  t_weightDKMult0_Mmux_posIn221 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y39",
      INIT => X"78787878"
    )
    port map (
      ADR0 => t_weightIn0(7),
      ADR1 => t_weightIn0(0),
      ADR2 => t_weightIn0(1),
      ADR3 => '1',
      ADR4 => '1',
      O => t_weightDKMult0_posIn2(1)
    );
  t_weightUpdateMod0_multAll_Mmux_posIn152 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y40",
      INIT => X"00FFFF0001FEFF00"
    )
    port map (
      ADR0 => t_weightUpdateMod0_multL_multRes(7),
      ADR1 => t_weightUpdateMod0_multL_multRes(6),
      ADR2 => t_weightUpdateMod0_multL_multRes(5),
      ADR3 => t_weightUpdateMod0_multL_multRes(8),
      ADR4 => t_weightUpdateMod0_multL_multRes(11),
      ADR5 => t_weightUpdateMod0_leftMultTemp_0_Q,
      O => t_weightUpdateMod0_multAll_posIn1(4)
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_5_mand1_mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_5_mand1_BMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightDKMult0_Mmux_output81_pack_7,
      O => t_weightDKMult0_Mmux_output81
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y46",
      INIT => X"000CCCC0CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_weightUpdateMod0_sigDer(3),
      ADR2 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR3 => weightDeltaKOutNode_4_Q,
      ADR4 => weightDeltaKOutNode_5_Q,
      ADR5 => weightDeltaKOutNode_7_Q,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_5_mand1_16642
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_111 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y46",
      INIT => X"0001FFFEFFFF0000"
    )
    port map (
      ADR0 => t_weightDKMult0_multRes(7),
      ADR1 => t_weightDKMult0_multRes(6),
      ADR2 => t_weightDKMult0_multRes(5),
      ADR3 => weightDeltaKOutNode_0_Q,
      ADR4 => weightDeltaKOutNode_4_Q,
      ADR5 => t_weightDKMult0_Mmux_output82_16467,
      O => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11
    );
  t_weightDKMult0_Mmux_posIn261 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y46",
      INIT => X"3C3C3CF03C3C3CF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weightIn0(7),
      ADR2 => t_weightIn0(5),
      ADR3 => t_weightDKMult0_Mmux_posIn251_15006,
      ADR4 => t_weightIn0(4),
      ADR5 => '1',
      O => t_weightDKMult0_posIn2(5)
    );
  t_weightDKMult0_Mmux_output811 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y46",
      INIT => X"66666666"
    )
    port map (
      ADR0 => t_deltaKTemp(7),
      ADR1 => t_weightIn0(7),
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => t_weightDKMult0_Mmux_output81_pack_7
    );
  t_weightDKMult0_Mmux_output51 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y46",
      INIT => X"666666666666666C"
    )
    port map (
      ADR0 => t_weightDKMult0_Mmux_output81,
      ADR1 => t_weightDKMult0_multRes(8),
      ADR2 => t_weightDKMult0_multRes(7),
      ADR3 => t_weightDKMult0_multRes(6),
      ADR4 => t_weightDKMult0_multRes(5),
      ADR5 => weightDeltaKOutNode_0_Q,
      O => weightDeltaKOutNode_4_Q
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_2_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y49",
      INIT => X"9F3553F9933955FF"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(0),
      ADR1 => mL_weightUpdateMod0_sigDer(1),
      ADR2 => t_weightDKMult0_multRes(11),
      ADR3 => t_weightDKMult0_multRes(6),
      ADR4 => t_weightDKMult0_multRes(5),
      ADR5 => weightDeltaKOutNode_0_Q,
      O => N666
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_2_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y49",
      INIT => X"F953359F399355FF"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(0),
      ADR1 => mL_weightUpdateMod0_sigDer(1),
      ADR2 => t_weightDKMult0_multRes(11),
      ADR3 => t_weightDKMult0_multRes(6),
      ADR4 => t_weightDKMult0_multRes(5),
      ADR5 => weightDeltaKOutNode_0_Q,
      O => N665
    );
  mL_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_2_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y49",
      INIT => X"F953359F399355FF"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(0),
      ADR1 => mL_weightUpdateMod0_sigDer(1),
      ADR2 => t_weightDKMult0_multRes(11),
      ADR3 => t_weightDKMult0_multRes(6),
      ADR4 => t_weightDKMult0_multRes(5),
      ADR5 => weightDeltaKOutNode_0_Q,
      O => N662
    );
  mL_weightUpdateMod1_sigDer_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y49",
      INIT => X"028A139B46CE57DF"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_520_0,
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_620_0,
      ADR2 => mL_N2,
      ADR3 => mL_N3,
      ADR4 => mL_N0,
      ADR5 => mL_N1,
      O => mL_weightUpdateMod0_sigDer(1)
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y50",
      INIT => X"9F5335F9955933FF"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(3),
      ADR1 => mL_weightUpdateMod0_sigDer(2),
      ADR2 => t_weightDKMult0_multRes(11),
      ADR3 => t_weightDKMult0_multRes(6),
      ADR4 => t_weightDKMult0_multRes(5),
      ADR5 => weightDeltaKOutNode_0_Q,
      O => N699
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y50",
      INIT => X"F935539F599533FF"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_sigDer(3),
      ADR1 => mL_weightUpdateMod0_sigDer(2),
      ADR2 => t_weightDKMult0_multRes(11),
      ADR3 => t_weightDKMult0_multRes(6),
      ADR4 => t_weightDKMult0_multRes(5),
      ADR5 => weightDeltaKOutNode_0_Q,
      O => N698
    );
  mL_weightUpdateMod1_sigDer_3_3 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y50",
      INIT => X"F00FF000000F0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_720_0,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_420_0,
      ADR4 => mL_weightUpdateMod1_sigDer_3_2_17280,
      ADR5 => mL_weightUpdateMod1_sigDer_3_1_17326,
      O => mL_weightUpdateMod0_sigDer(3)
    );
  mL_weightUpdateMod1_sigDer_3_1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y50",
      INIT => X"8888888880808000"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_620_0,
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_520_0,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_220_0,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_120_0,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_020_0,
      ADR5 => mL_ADDERTREE_INTERNAL_Madd_320_0,
      O => mL_weightUpdateMod1_sigDer_3_1_17326
    );
  mL_weightUpdateMod0_multAll_Mmux_posIn221 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y54",
      INIT => X"00FFFF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mL_weightUpdateMod0_multR_multRes_5_0,
      ADR4 => mL_weightUpdateMod0_multAll_posIn2_0_0,
      ADR5 => mL_weightUpdateMod0_multR_multRes_11_0,
      O => mL_weightUpdateMod0_multAll_posIn2(1)
    );
  mL_weightUpdateMod0_multAll_Mmux_posIn231 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y54",
      INIT => X"000FFFF0FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mL_weightUpdateMod0_multAll_posIn2_0_0,
      ADR3 => mL_weightUpdateMod0_multR_multRes_5_0,
      ADR4 => mL_weightUpdateMod0_multR_multRes_6_0,
      ADR5 => mL_weightUpdateMod0_multR_multRes_11_0,
      O => mL_weightUpdateMod0_multAll_posIn2(2)
    );
  mL_weightUpdateMod0_multAll_Mmux_posIn2511_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y54",
      INIT => X"FFFFFFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weightUpdateMod0_multAll_posIn2_0_0,
      ADR5 => mL_weightUpdateMod0_multR_multRes_5_0,
      O => N550
    );
  mL_weightUpdateMod0_multAll_Mmux_posIn261 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y54",
      INIT => X"00FF01FEFF00FF00"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_multR_multRes_6_0,
      ADR1 => mL_weightUpdateMod0_multR_multRes_7_0,
      ADR2 => mL_weightUpdateMod0_multR_multRes_8_0,
      ADR3 => mL_weightUpdateMod0_multR_multRes_9_0,
      ADR4 => N550,
      ADR5 => mL_weightUpdateMod0_multR_multRes_11_0,
      O => mL_weightUpdateMod0_multAll_posIn2(5)
    );
  mM_sig_Mram_output8113_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y15",
      INIT => X"F000000000FFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_120_0,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_220_0,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_320_0,
      ADR5 => mM_ADDERTREE_INTERNAL_Madd_420_0,
      O => mM_N24
    );
  mM_sig_Mram_output8113_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y15",
      INIT => X"FFFFC00000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_020_0,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_120_0,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_220_0,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_320_0,
      ADR5 => mM_ADDERTREE_INTERNAL_Madd_420_0,
      O => mM_N23
    );
  t_weight1_Mmux_o221 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y15",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn1(3),
      ADR5 => mMOut(2),
      O => t_weight1_o2(1)
    );
  mM_sig_Mram_output8113 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y15",
      INIT => X"00C000C002020E0E"
    )
    port map (
      ADR0 => mM_ADDERTREE_INTERNAL_Madd_420_0,
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_520_0,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_620_0,
      ADR3 => mM_N24,
      ADR4 => mM_N23,
      ADR5 => mM_ADDERTREE_INTERNAL_Madd_720_0,
      O => mMOut(2)
    );
  mM_sig_Mram_output211_SW5 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y17",
      INIT => X"C3C1F03FF00003FF"
    )
    port map (
      ADR0 => mM_ADDERTREE_INTERNAL_Madd_020_0,
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_120_0,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_220_0,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_320_0,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_420_0,
      ADR5 => mM_ADDERTREE_INTERNAL_Madd_520_0,
      O => mM_N18
    );
  mM_sig_Mram_output211_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y17",
      INIT => X"FF80001FF81F0787"
    )
    port map (
      ADR0 => mM_ADDERTREE_INTERNAL_Madd_020_0,
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_120_0,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_220_0,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_320_0,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_420_0,
      ADR5 => mM_ADDERTREE_INTERNAL_Madd_520_0,
      O => mM_N17
    );
  t_weight1_Mmux_o021 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y17",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn1(5),
      ADR5 => mMOut(0),
      O => t_weight1_o0(1)
    );
  mM_sig_Mram_output211 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y17",
      INIT => X"0000000FF000F00F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_620_0,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_720_0,
      ADR4 => mM_N17,
      ADR5 => mM_N18,
      O => mMOut(0)
    );
  t_weightUpdateMod1_multAll_Mmux_posIn131 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y19",
      INIT => X"C3C3C3F03C3C3CF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_deltaKTemp(7),
      ADR2 => t_weightUpdateMod1_multL_multRes(6),
      ADR3 => t_weightUpdateMod1_multL_multRes(5),
      ADR4 => t_weightUpdateMod1_leftMultTemp_0_Q,
      ADR5 => t_weightUpdateMod1_leftMultTemp_7_Q,
      O => t_weightUpdateMod1_multAll_posIn1(2)
    );
  t_weightUpdateMod1_multAll_Mmux_posIn121 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y19",
      INIT => X"F00FFF000FF0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => t_deltaKTemp(7),
      ADR3 => t_weightUpdateMod1_multL_multRes(5),
      ADR4 => t_weightUpdateMod1_leftMultTemp_0_Q,
      ADR5 => t_weightUpdateMod1_leftMultTemp_7_Q,
      O => t_weightUpdateMod1_multAll_posIn1(1)
    );
  t_weightUpdateMod1_multAll_Mmux_posIn141 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y19",
      INIT => X"9999999C6666666C"
    )
    port map (
      ADR0 => t_deltaKTemp(7),
      ADR1 => t_weightUpdateMod1_multL_multRes(7),
      ADR2 => t_weightUpdateMod1_multL_multRes(6),
      ADR3 => t_weightUpdateMod1_multL_multRes(5),
      ADR4 => t_weightUpdateMod1_leftMultTemp_0_Q,
      ADR5 => t_weightUpdateMod1_leftMultTemp_7_Q,
      O => t_weightUpdateMod1_multAll_posIn1(3)
    );
  t_weightUpdateMod1_multL_Mmux_output81 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y19",
      INIT => X"5555AAAA5557AAA8"
    )
    port map (
      ADR0 => t_deltaKTemp(7),
      ADR1 => t_weightUpdateMod1_multL_multRes(10),
      ADR2 => t_weightUpdateMod1_multL_multRes(9),
      ADR3 => t_weightUpdateMod1_multL_multRes(8),
      ADR4 => t_weightUpdateMod1_multL_multRes(11),
      ADR5 => t_weightUpdateMod1_multAll_Mmux_posIn151,
      O => t_weightUpdateMod1_leftMultTemp_7_Q
    );
  t_weightUpdateMod1_multAll_Mmux_posIn152 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y20",
      INIT => X"00FFFF0001FEFF00"
    )
    port map (
      ADR0 => t_weightUpdateMod1_multL_multRes(7),
      ADR1 => t_weightUpdateMod1_multL_multRes(6),
      ADR2 => t_weightUpdateMod1_multL_multRes(5),
      ADR3 => t_weightUpdateMod1_multL_multRes(8),
      ADR4 => t_weightUpdateMod1_multL_multRes(11),
      ADR5 => t_weightUpdateMod1_leftMultTemp_0_Q,
      O => t_weightUpdateMod1_multAll_posIn1(4)
    );
  t_weightUpdateMod2_multL_Mmux_posIn221 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y24",
      INIT => X"0FF0FF00F00FFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => t_Msub_errorK_cy(4),
      ADR3 => t_deltaKMult_multRes(5),
      ADR4 => t_deltaKMult_multRes(4),
      ADR5 => t_deltaKTemp(7),
      O => t_weightUpdateMod0_multL_posIn2_1_Q
    );
  t_weightDKMult0_posIn1_3_1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y26",
      INIT => X"3C3C3C3C3C3C3CF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_deltaKMult_multRes(11),
      ADR2 => t_deltaKMult_multRes(7),
      ADR3 => t_deltaKMult_multRes(6),
      ADR4 => t_deltaKMult_multRes(5),
      ADR5 => t_deltaKMult_multRes(4),
      O => t_weightDKMult0_posIn1(3)
    );
  t_weight2_Mmux_o141 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y26",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn2(6),
      ADR5 => mROut(1),
      O => t_weight2_o1(3)
    );
  t_weight2_Mmux_output51 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y26",
      INIT => X"B3B3B3BF8C8C8C80"
    )
    port map (
      ADR0 => t_weightIn2(4),
      ADR1 => t_weightIn2(7),
      ADR2 => t_weight2_PWR_19_o_activationVal_4_equal_10_o,
      ADR3 => t_weight2_ADDERTREE_INTERNAL_Madd_33_0,
      ADR4 => N441,
      ADR5 => t_weight2_ADDERTREE_INTERNAL_Madd_43_0,
      O => t_weightOut2(4)
    );
  t_weight2_Mmux_output511_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y26",
      INIT => X"FFFFFFFFFFFFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => t_weight2_ADDERTREE_INTERNAL_Madd_03_0,
      ADR4 => t_weight2_ADDERTREE_INTERNAL_Madd_13_0,
      ADR5 => t_weight2_ADDERTREE_INTERNAL_Madd_23_0,
      O => N441
    );
  t_weightDKMult1_posIn2_3_t_weightDKMult1_posIn2_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightDKMult1_posIn2(2),
      O => t_weightDKMult1_posIn2_2_0
    );
  t_weightDKMult1_Mmux_posIn241 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y27",
      INIT => X"6666666C6666666C"
    )
    port map (
      ADR0 => t_weightIn1(7),
      ADR1 => t_weightIn1(3),
      ADR2 => t_weightIn1(0),
      ADR3 => t_weightIn1(1),
      ADR4 => t_weightIn1(2),
      ADR5 => '1',
      O => t_weightDKMult1_posIn2(3)
    );
  t_weightDKMult1_Mmux_posIn231 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y27",
      INIT => X"555FAAA0"
    )
    port map (
      ADR0 => t_weightIn1(7),
      ADR1 => '1',
      ADR2 => t_weightIn1(0),
      ADR3 => t_weightIn1(1),
      ADR4 => t_weightIn1(2),
      O => t_weightDKMult1_posIn2(2)
    );
  t_weightDKMult0_posIn1_5_1_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y27",
      INIT => X"FFFFFFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_deltaKMult_multRes(5),
      ADR5 => t_deltaKMult_multRes(4),
      O => N559
    );
  t_weightDKMult0_posIn1_5_1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y27",
      INIT => X"666666666666666C"
    )
    port map (
      ADR0 => t_deltaKMult_multRes(11),
      ADR1 => t_deltaKMult_multRes(9),
      ADR2 => t_deltaKMult_multRes(8),
      ADR3 => t_deltaKMult_multRes(7),
      ADR4 => t_deltaKMult_multRes(6),
      ADR5 => N559,
      O => t_weightDKMult0_posIn1(5)
    );
  t_weight2_Mmux_o241 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y28",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn2(5),
      ADR5 => mROut(2),
      O => t_weight2_o2(3)
    );
  t_weightDKMult0_posIn1_4_2 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y28",
      INIT => X"666666666666666C"
    )
    port map (
      ADR0 => t_deltaKMult_multRes(11),
      ADR1 => t_deltaKMult_multRes(8),
      ADR2 => t_deltaKMult_multRes(7),
      ADR3 => t_deltaKMult_multRes(6),
      ADR4 => t_deltaKMult_multRes(5),
      ADR5 => t_deltaKMult_multRes(4),
      O => t_weightDKMult0_posIn1(4)
    );
  t_weightDKMult0_posIn1_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y29",
      INIT => X"00FFFF00FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => t_deltaKMult_multRes(11),
      ADR4 => t_deltaKMult_multRes(5),
      ADR5 => t_deltaKMult_multRes(4),
      O => t_weightDKMult0_posIn1(1)
    );
  t_weight2_Mmux_o231 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y30",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn2(4),
      ADR5 => mROut(2),
      O => t_weight2_o2(2)
    );
  t_weightDKMult2_posIn2_3_t_weightDKMult2_posIn2_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightDKMult2_posIn2(2),
      O => t_weightDKMult2_posIn2_2_0
    );
  t_weightDKMult2_posIn2_3_t_weightDKMult2_posIn2_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightDKMult2_posIn2(7),
      O => t_weightDKMult2_posIn2_7_0
    );
  t_weightDKMult2_posIn2_3_t_weightDKMult2_posIn2_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightDKMult2_posIn2(1),
      O => t_weightDKMult2_posIn2_1_0
    );
  t_weightDKMult2_Mmux_posIn241 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y34",
      INIT => X"6666666C6666666C"
    )
    port map (
      ADR0 => t_weightIn2(7),
      ADR1 => t_weightIn2(3),
      ADR2 => t_weightIn2(0),
      ADR3 => t_weightIn2(1),
      ADR4 => t_weightIn2(2),
      ADR5 => '1',
      O => t_weightDKMult2_posIn2(3)
    );
  t_weightDKMult2_Mmux_posIn231 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y34",
      INIT => X"555FAAA0"
    )
    port map (
      ADR0 => t_weightIn2(7),
      ADR1 => '1',
      ADR2 => t_weightIn2(0),
      ADR3 => t_weightIn2(1),
      ADR4 => t_weightIn2(2),
      O => t_weightDKMult2_posIn2(2)
    );
  t_weightDKMult2_Mmux_posIn271 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y34",
      INIT => X"6666666C6666666C"
    )
    port map (
      ADR0 => t_weightIn2(7),
      ADR1 => t_weightIn2(6),
      ADR2 => t_weightDKMult2_Mmux_posIn251_14970,
      ADR3 => t_weightIn2(4),
      ADR4 => t_weightIn2(5),
      ADR5 => '1',
      O => t_weightDKMult2_posIn2(6)
    );
  t_weightDKMult2_Mmux_posIn281 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y34",
      INIT => X"00000002"
    )
    port map (
      ADR0 => t_weightIn2(7),
      ADR1 => t_weightIn2(6),
      ADR2 => t_weightDKMult2_Mmux_posIn251_14970,
      ADR3 => t_weightIn2(4),
      ADR4 => t_weightIn2(5),
      O => t_weightDKMult2_posIn2(7)
    );
  t_weightDKMult2_Mmux_posIn2511 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y34",
      INIT => X"FFFFFFFCFFFFFFFC"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weightIn2(0),
      ADR2 => t_weightIn2(1),
      ADR3 => t_weightIn2(2),
      ADR4 => t_weightIn2(3),
      ADR5 => '1',
      O => t_weightDKMult2_Mmux_posIn251_14970
    );
  t_weightDKMult2_Mmux_posIn221 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y34",
      INIT => X"78787878"
    )
    port map (
      ADR0 => t_weightIn2(7),
      ADR1 => t_weightIn2(0),
      ADR2 => t_weightIn2(1),
      ADR3 => '1',
      ADR4 => '1',
      O => t_weightDKMult2_posIn2(1)
    );
  t_weightDKMult0_posIn2_4_t_weightDKMult0_posIn2_4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightDKMult0_posIn2(2),
      O => t_weightDKMult0_posIn2_2_0
    );
  t_weightDKMult0_Mmux_posIn251 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y38",
      INIT => X"666666666666666C"
    )
    port map (
      ADR0 => t_weightIn0(7),
      ADR1 => t_weightIn0(4),
      ADR2 => t_weightIn0(0),
      ADR3 => t_weightIn0(1),
      ADR4 => t_weightIn0(2),
      ADR5 => t_weightIn0(3),
      O => t_weightDKMult0_posIn2(4)
    );
  t_weightDKMult0_Mmux_posIn241 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y38",
      INIT => X"6666666C6666666C"
    )
    port map (
      ADR0 => t_weightIn0(7),
      ADR1 => t_weightIn0(3),
      ADR2 => t_weightIn0(0),
      ADR3 => t_weightIn0(1),
      ADR4 => t_weightIn0(2),
      ADR5 => '1',
      O => t_weightDKMult0_posIn2(3)
    );
  t_weightDKMult0_Mmux_posIn231 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y38",
      INIT => X"555FAAA0"
    )
    port map (
      ADR0 => t_weightIn0(7),
      ADR1 => '1',
      ADR2 => t_weightIn0(0),
      ADR3 => t_weightIn0(1),
      ADR4 => t_weightIn0(2),
      O => t_weightDKMult0_posIn2(2)
    );
  mL_sig_Mram_output211_SW5 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y40",
      INIT => X"C3C1F03FF00003FF"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_020_0,
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_120_0,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_220_0,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_320_0,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_420_0,
      ADR5 => mL_ADDERTREE_INTERNAL_Madd_520_0,
      O => mL_N18
    );
  mL_sig_Mram_output211_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y40",
      INIT => X"FF80001FF81F0787"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_020_0,
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_120_0,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_220_0,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_320_0,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_420_0,
      ADR5 => mL_ADDERTREE_INTERNAL_Madd_520_0,
      O => mL_N17
    );
  t_weight0_Mmux_o021 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y40",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn0(5),
      ADR5 => mLOut(0),
      O => t_weight0_o0(1)
    );
  mL_sig_Mram_output211 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y40",
      INIT => X"0000000FF000F00F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_620_0,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_720_0,
      ADR4 => mL_N17,
      ADR5 => mL_N18,
      O => mLOut(0)
    );
  t_weightUpdateMod0_multAll_Mmux_posIn171 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y41",
      INIT => X"3333CCCC333CCCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weightUpdateMod0_multL_multRes(10),
      ADR2 => t_weightUpdateMod0_multL_multRes(9),
      ADR3 => t_weightUpdateMod0_multL_multRes(8),
      ADR4 => t_weightUpdateMod0_multL_multRes(11),
      ADR5 => t_weightUpdateMod0_multAll_Mmux_posIn151,
      O => t_weightUpdateMod0_multAll_posIn1(6)
    );
  t_weightUpdateMod0_multAll_Mmux_posIn161 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y41",
      INIT => X"0F0FF0F00FF0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => t_weightUpdateMod0_multL_multRes(9),
      ADR3 => t_weightUpdateMod0_multL_multRes(8),
      ADR4 => t_weightUpdateMod0_multL_multRes(11),
      ADR5 => t_weightUpdateMod0_multAll_Mmux_posIn151,
      O => t_weightUpdateMod0_multAll_posIn1(5)
    );
  t_weightUpdateMod0_multAll_Mmux_posIn181 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y41",
      INIT => X"0000000000030000"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weightUpdateMod0_multL_multRes(10),
      ADR2 => t_weightUpdateMod0_multL_multRes(9),
      ADR3 => t_weightUpdateMod0_multL_multRes(8),
      ADR4 => t_weightUpdateMod0_multL_multRes(11),
      ADR5 => t_weightUpdateMod0_multAll_Mmux_posIn151,
      O => t_weightUpdateMod0_multAll_posIn1(7)
    );
  t_weightUpdateMod0_multAll_Mmux_posIn1511 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y41",
      INIT => X"FFFFFFFFFFFFFFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => t_weightUpdateMod0_multL_multRes(7),
      ADR3 => t_weightUpdateMod0_multL_multRes(6),
      ADR4 => t_weightUpdateMod0_multL_multRes(5),
      ADR5 => t_weightUpdateMod0_leftMultTemp_0_Q,
      O => t_weightUpdateMod0_multAll_Mmux_posIn151
    );
  mL_sig_Mram_output11213 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y42",
      INIT => X"03333333FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_320_0,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_120_0,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_020_0,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_220_0,
      ADR5 => mL_ADDERTREE_INTERNAL_Madd_420_0,
      O => mL_sig_Mram_output11212_17336
    );
  mL_sig_Mram_output11211 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y42",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_320_0,
      ADR5 => mL_ADDERTREE_INTERNAL_Madd_420_0,
      O => mL_sig_Mram_output1121
    );
  t_weight0_Mmux_o321 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y42",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn0(2),
      ADR5 => mLOut(3),
      O => t_weight0_o3(1)
    );
  mL_sig_Mram_output11214 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y42",
      INIT => X"808000000F030F03"
    )
    port map (
      ADR0 => mL_sig_Mram_output11211_17274,
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_520_0,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_620_0,
      ADR3 => mL_sig_Mram_output11212_17336,
      ADR4 => mL_sig_Mram_output1121,
      ADR5 => mL_ADDERTREE_INTERNAL_Madd_720_0,
      O => mLOut(3)
    );
  mL_sig_Mram_output11212 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y43",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_120_0,
      ADR5 => mL_ADDERTREE_INTERNAL_Madd_220_0,
      O => mL_sig_Mram_output11211_17274
    );
  mL_weightUpdateMod1_sigDer_1_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y48",
      INIT => X"FFFFFFFFC8898989"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_320_0,
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_420_0,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_220_0,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_120_0,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_020_0,
      ADR5 => mL_ADDERTREE_INTERNAL_Madd_720_0,
      O => mL_N2
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y49",
      INIT => X"000CCCC0CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_weightUpdateMod0_sigDer(3),
      ADR2 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR3 => weightDeltaKOutNode_4_Q,
      ADR4 => weightDeltaKOutNode_5_Q,
      ADR5 => weightDeltaKOutNode_7_Q,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_5_mand1_16618
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y49",
      INIT => X"000CCCC0CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_weightUpdateMod0_sigDer(1),
      ADR2 => mL_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR3 => weightDeltaKOutNode_4_Q,
      ADR4 => weightDeltaKOutNode_5_Q,
      ADR5 => weightDeltaKOutNode_7_Q,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_5_mand1_16613
    );
  t_weightDKMult0_Mmux_output6 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y49",
      INIT => X"C33CC33CC33CCCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weightDKMult0_multRes(9),
      ADR2 => t_deltaKTemp(7),
      ADR3 => t_weightIn0(7),
      ADR4 => t_weightDKMult0_multRes(8),
      ADR5 => t_weightDKMult0_Mmux_output6_SW0_16608,
      O => weightDeltaKOutNode_5_Q
    );
  t_weightDKMult0_Mmux_output6_SW0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y49",
      INIT => X"FFFFFFFFFFFFFFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => t_weightDKMult0_multRes(7),
      ADR3 => t_weightDKMult0_multRes(6),
      ADR4 => t_weightDKMult0_multRes(5),
      ADR5 => weightDeltaKOutNode_0_Q,
      O => t_weightDKMult0_Mmux_output6_SW0_16608
    );
  mL_N1_mL_N1_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_sigDer_0_2_pack_9,
      O => mL_weightUpdateMod1_sigDer_0_2_17339
    );
  mL_weightUpdateMod1_sigDer_1_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y50",
      INIT => X"8155FFFF8155FFFF"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_420_0,
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_220_0,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_120_0,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_320_0,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_720_0,
      ADR5 => '1',
      O => mL_N1
    );
  mL_weightUpdateMod1_sigDer_0_2 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y50",
      INIT => X"01550155"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_420_0,
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_220_0,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_120_0,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_320_0,
      ADR4 => '1',
      O => mL_weightUpdateMod1_sigDer_0_2_pack_9
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_2_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y50",
      INIT => X"0CC00CC00CC0CC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_weightUpdateMod0_sigDer(0),
      ADR2 => t_weightDKMult0_multRes(11),
      ADR3 => t_weightDKMult0_multRes(6),
      ADR4 => t_weightDKMult0_multRes(5),
      ADR5 => weightDeltaKOutNode_0_Q,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_2_mand1_16598
    );
  mL_weightUpdateMod1_sigDer_0_3 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y50",
      INIT => X"3F33FCFC0F03CCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_720_0,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_520_0,
      ADR3 => mL_weightUpdateMod1_sigDer_0_2_17339,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_620_0,
      ADR5 => mL_weightUpdateMod1_sigDer_0_1_17338,
      O => mL_weightUpdateMod0_sigDer(0)
    );
  mL_weightUpdateMod1_sigDer_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y50",
      INIT => X"FFFFFFFFA8888888"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_420_0,
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_320_0,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_220_0,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_120_0,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_020_0,
      ADR5 => mL_ADDERTREE_INTERNAL_Madd_620_0,
      O => mL_weightUpdateMod1_sigDer_0_1_17338
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_2_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y51",
      INIT => X"0CC00CC00CC0CC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_weightUpdateMod0_sigDer(2),
      ADR2 => t_weightDKMult0_multRes(11),
      ADR3 => t_weightDKMult0_multRes(6),
      ADR4 => t_weightDKMult0_multRes(5),
      ADR5 => weightDeltaKOutNode_0_Q,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_2_mand1_16607
    );
  mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_2_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y51",
      INIT => X"0CC00CC00CC0CC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_weightUpdateMod0_sigDer(1),
      ADR2 => t_weightDKMult0_multRes(11),
      ADR3 => t_weightDKMult0_multRes(6),
      ADR4 => t_weightDKMult0_multRes(5),
      ADR5 => weightDeltaKOutNode_0_Q,
      O => mL_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_2_mand1_16603
    );
  mL_weightUpdateMod0_multAll_Mmux_output711 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y52",
      INIT => X"C3C33C3CC3333CCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_weightUpdateMod0_multL_multRes_11_0,
      ADR2 => weightDeltaKOutNode_7_Q,
      ADR3 => mL_weightUpdateMod0_multR_multRes_10_0,
      ADR4 => mL_weightUpdateMod0_multR_multRes_11_0,
      ADR5 => mL_weightUpdateMod0_multAll_Mmux_posIn271,
      O => mL_weightUpdateMod0_multAll_Mmux_output71
    );
  mL_weightUpdateMod0_multAll_Mmux_posIn2711 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y52",
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_multAll_posIn2_0_0,
      ADR1 => mL_weightUpdateMod0_multR_multRes_5_0,
      ADR2 => mL_weightUpdateMod0_multR_multRes_6_0,
      ADR3 => mL_weightUpdateMod0_multR_multRes_7_0,
      ADR4 => mL_weightUpdateMod0_multR_multRes_8_0,
      ADR5 => mL_weightUpdateMod0_multR_multRes_9_0,
      O => mL_weightUpdateMod0_multAll_Mmux_posIn271
    );
  mL_weightUpdateMod0_multAll_posIn1_3_mL_weightUpdateMod0_multAll_posIn1_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N52,
      O => N52_0
    );
  mL_weightUpdateMod0_multAll_Mmux_posIn141 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y53",
      INIT => X"0FF0F0F00FF0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mL_weightUpdateMod0_multL_multRes_7_0,
      ADR3 => mL_weightUpdateMod0_multAll_posIn1_2_0,
      ADR4 => mL_weightUpdateMod0_multL_multRes_11_0,
      ADR5 => '1',
      O => mL_weightUpdateMod0_multAll_posIn1(3)
    );
  mL_weightUpdateMod0_multAll_Mmux_output81_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y53",
      INIT => X"66666666"
    )
    port map (
      ADR0 => mL_weightIn0(7),
      ADR1 => mL_weightUpdateMod0_multAll_multRes(11),
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => N52
    );
  mL_weightUpdateMod0_multAll_Mmux_posIn241 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y54",
      INIT => X"0003FFFCFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_weightUpdateMod0_multAll_posIn2_0_0,
      ADR2 => mL_weightUpdateMod0_multR_multRes_5_0,
      ADR3 => mL_weightUpdateMod0_multR_multRes_6_0,
      ADR4 => mL_weightUpdateMod0_multR_multRes_7_0,
      ADR5 => mL_weightUpdateMod0_multR_multRes_11_0,
      O => mL_weightUpdateMod0_multAll_posIn2(3)
    );
  mL_weightUpdateMod0_multAll_Mmux_posIn251 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y54",
      INIT => X"0001FFFEFFFF0000"
    )
    port map (
      ADR0 => mL_weightUpdateMod0_multAll_posIn2_0_0,
      ADR1 => mL_weightUpdateMod0_multR_multRes_5_0,
      ADR2 => mL_weightUpdateMod0_multR_multRes_6_0,
      ADR3 => mL_weightUpdateMod0_multR_multRes_7_0,
      ADR4 => mL_weightUpdateMod0_multR_multRes_8_0,
      ADR5 => mL_weightUpdateMod0_multR_multRes_11_0,
      O => mL_weightUpdateMod0_multAll_posIn2(4)
    );
  INV_t_weightIn2_3CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => t_weightIn2_3_INV_t_weightIn2_3CLK
    );
  INV_t_weightIn2_2CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => t_weightIn2_3_INV_t_weightIn2_2CLK
    );
  INV_t_weightIn2_1CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => t_weightIn2_3_INV_t_weightIn2_1CLK
    );
  INV_t_weightIn2_0CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => t_weightIn2_3_INV_t_weightIn2_0CLK
    );
  t_weightIn2_3 : X_FF
    generic map(
      LOC => "SLICE_X8Y11",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => t_weightIn2_3_INV_t_weightIn2_3CLK,
      I => t_w2Stor(3),
      O => t_weightIn2(3),
      RST => GND,
      SET => GND
    );
  t_weightUpdateMod2_multAll_Mmux_posIn171 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y11",
      INIT => X"3333CCCC333CCCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weightUpdateMod2_multL_multRes(10),
      ADR2 => t_weightUpdateMod2_multL_multRes(9),
      ADR3 => t_weightUpdateMod2_multL_multRes(8),
      ADR4 => t_weightUpdateMod2_multL_multRes(11),
      ADR5 => t_weightUpdateMod2_multAll_Mmux_posIn151,
      O => t_weightUpdateMod2_multAll_posIn1(6)
    );
  t_weightIn2_2 : X_FF
    generic map(
      LOC => "SLICE_X8Y11",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => t_weightIn2_3_INV_t_weightIn2_2CLK,
      I => t_w2Stor(2),
      O => t_weightIn2(2),
      RST => GND,
      SET => GND
    );
  t_weightUpdateMod2_multAll_Mmux_posIn161 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y11",
      INIT => X"0F0FF0F00FF0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => t_weightUpdateMod2_multL_multRes(9),
      ADR3 => t_weightUpdateMod2_multL_multRes(8),
      ADR4 => t_weightUpdateMod2_multL_multRes(11),
      ADR5 => t_weightUpdateMod2_multAll_Mmux_posIn151,
      O => t_weightUpdateMod2_multAll_posIn1(5)
    );
  t_weightIn2_1 : X_FF
    generic map(
      LOC => "SLICE_X8Y11",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => t_weightIn2_3_INV_t_weightIn2_1CLK,
      I => t_w2Stor(1),
      O => t_weightIn2(1),
      RST => GND,
      SET => GND
    );
  t_weightUpdateMod2_multAll_Mmux_posIn181 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y11",
      INIT => X"0000000000030000"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weightUpdateMod2_multL_multRes(10),
      ADR2 => t_weightUpdateMod2_multL_multRes(9),
      ADR3 => t_weightUpdateMod2_multL_multRes(8),
      ADR4 => t_weightUpdateMod2_multL_multRes(11),
      ADR5 => t_weightUpdateMod2_multAll_Mmux_posIn151,
      O => t_weightUpdateMod2_multAll_posIn1(7)
    );
  t_weightIn2_0 : X_FF
    generic map(
      LOC => "SLICE_X8Y11",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => t_weightIn2_3_INV_t_weightIn2_0CLK,
      I => t_w2Stor(0),
      O => t_weightIn2(0),
      RST => GND,
      SET => GND
    );
  t_weightUpdateMod2_multAll_Mmux_posIn1511 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y11",
      INIT => X"FFFFFFFFFFFFFFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => t_weightUpdateMod2_multL_multRes(7),
      ADR3 => t_weightUpdateMod2_multL_multRes(6),
      ADR4 => t_weightUpdateMod2_multL_multRes(5),
      ADR5 => t_weightUpdateMod2_leftMultTemp_0_Q,
      O => t_weightUpdateMod2_multAll_Mmux_posIn151
    );
  INV_t_weightIn2_7CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => t_weightIn2_7_INV_t_weightIn2_7CLK
    );
  INV_t_weightIn2_6CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => t_weightIn2_7_INV_t_weightIn2_6CLK
    );
  INV_t_weightIn2_5CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => t_weightIn2_7_INV_t_weightIn2_5CLK
    );
  INV_t_weightIn2_4CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => t_weightIn2_7_INV_t_weightIn2_4CLK
    );
  t_weightIn2_7 : X_FF
    generic map(
      LOC => "SLICE_X8Y12",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => t_weightIn2_7_INV_t_weightIn2_7CLK,
      I => t_w2Stor(7),
      O => t_weightIn2(7),
      RST => GND,
      SET => GND
    );
  t_weightIn2_6 : X_FF
    generic map(
      LOC => "SLICE_X8Y12",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => t_weightIn2_7_INV_t_weightIn2_6CLK,
      I => t_w2Stor(6),
      O => t_weightIn2(6),
      RST => GND,
      SET => GND
    );
  t_weightIn2_5 : X_FF
    generic map(
      LOC => "SLICE_X8Y12",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => t_weightIn2_7_INV_t_weightIn2_5CLK,
      I => t_w2Stor(5),
      O => t_weightIn2(5),
      RST => GND,
      SET => GND
    );
  t_weightIn2_4 : X_FF
    generic map(
      LOC => "SLICE_X8Y12",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => t_weightIn2_7_INV_t_weightIn2_4CLK,
      I => t_w2Stor(4),
      O => t_weightIn2(4),
      RST => GND,
      SET => GND
    );
  t_weightUpdateMod2_multAll_Mmux_posIn152 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y12",
      INIT => X"00FFFF0001FEFF00"
    )
    port map (
      ADR0 => t_weightUpdateMod2_multL_multRes(7),
      ADR1 => t_weightUpdateMod2_multL_multRes(6),
      ADR2 => t_weightUpdateMod2_multL_multRes(5),
      ADR3 => t_weightUpdateMod2_multL_multRes(8),
      ADR4 => t_weightUpdateMod2_multL_multRes(11),
      ADR5 => t_weightUpdateMod2_leftMultTemp_0_Q,
      O => t_weightUpdateMod2_multAll_posIn1(4)
    );
  t_weightUpdateMod1_multAll_Mmux_output511 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y16",
      INIT => X"FFFFFFFFFFFFFFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => t_weightUpdateMod1_multAll_multRes(7),
      ADR3 => t_weightUpdateMod1_multAll_multRes(6),
      ADR4 => t_weightUpdateMod1_multAll_multRes(5),
      ADR5 => t_weightUpdateMod1_fullProd(0),
      O => t_weightUpdateMod1_multAll_Mmux_output51
    );
  t_weightDKMult1_Mmux_posIn251 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y26",
      INIT => X"666666666666666C"
    )
    port map (
      ADR0 => t_weightIn1(7),
      ADR1 => t_weightIn1(4),
      ADR2 => t_weightIn1(0),
      ADR3 => t_weightIn1(1),
      ADR4 => t_weightIn1(2),
      ADR5 => t_weightIn1(3),
      O => t_weightDKMult1_posIn2(4)
    );
  t_weight2_Mmux_o031 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y26",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn2(6),
      ADR5 => mROut(0),
      O => t_weight2_o0(2)
    );
  t_weight2_ADDERTREE_INTERNAL_Madd3 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y26",
      INIT => X"FCCCF000C0000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weightIn2(3),
      ADR2 => t_weightIn2(4),
      ADR3 => mROut(0),
      ADR4 => mROut(1),
      ADR5 => t_weight2_ADDERTREE_INTERNAL_Madd_01_0,
      O => t_weight2_ADDERTREE_INTERNAL_Madd3_16201
    );
  mR_sig_Mram_output211_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y27",
      INIT => X"FF80001FF81F0787"
    )
    port map (
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_020_0,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_120_0,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_220_0,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_320_0,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_420_0,
      ADR5 => mR_ADDERTREE_INTERNAL_Madd_520_0,
      O => mR_N17
    );
  t_weight2_Mmux_o021 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y27",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn2(5),
      ADR5 => mROut(0),
      O => t_weight2_o0(1)
    );
  mR_sig_Mram_output211 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y27",
      INIT => X"0000000FF000F00F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_620_0,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_720_0,
      ADR4 => mR_N17,
      ADR5 => mR_N18,
      O => mROut(0)
    );
  mR_sig_Mram_output211_SW5 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y27",
      INIT => X"C3C1F03FF00003FF"
    )
    port map (
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_020_0,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_120_0,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_220_0,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_320_0,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_420_0,
      ADR5 => mR_ADDERTREE_INTERNAL_Madd_520_0,
      O => mR_N18
    );
  mL_sig_Mram_output8113_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y40",
      INIT => X"FFFFC00000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_020_0,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_120_0,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_220_0,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_320_0,
      ADR5 => mL_ADDERTREE_INTERNAL_Madd_420_0,
      O => mL_N23
    );
  mL_sig_Mram_output8113_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y40",
      INIT => X"F000000000FFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_120_0,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_220_0,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_320_0,
      ADR5 => mL_ADDERTREE_INTERNAL_Madd_420_0,
      O => mL_N24
    );
  t_weight0_Mmux_o221 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y40",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn0(3),
      ADR5 => mLOut(2),
      O => t_weight0_o2(1)
    );
  mL_sig_Mram_output8113 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y40",
      INIT => X"00C000C002020E0E"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_420_0,
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_520_0,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_620_0,
      ADR3 => mL_N24,
      ADR4 => mL_N23,
      ADR5 => mL_ADDERTREE_INTERNAL_Madd_720_0,
      O => mLOut(2)
    );
  mL_weight0_Mmux_output511_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y58",
      INIT => X"00000000000000FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mL_weight0_ADDERTREE_INTERNAL_Madd_03_0,
      ADR4 => mL_weight0_ADDERTREE_INTERNAL_Madd_13_0,
      ADR5 => mL_weight0_ADDERTREE_INTERNAL_Madd_23_0,
      O => N412
    );
  mL_weight0_Mmux_output52 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y58",
      INIT => X"8FDF8F8FD080D0D0"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => mL_weightIn0(4),
      ADR2 => mL_weightIn0(7),
      ADR3 => mL_weight0_ADDERTREE_INTERNAL_Madd_33_0,
      ADR4 => N412,
      ADR5 => mL_weight0_ADDERTREE_INTERNAL_Madd_43_0,
      O => mL_weightOut0(4)
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn2711_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y59",
      INIT => X"FFFFFFFFFFF0FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mL_weightUpdateMod1_multR_multRes_4_0,
      ADR3 => mL_weightUpdateMod1_multR_multRes_5_0,
      ADR4 => mL_weightUpdateMod1_multL_multRes_6_0,
      ADR5 => mL_weightUpdateMod1_multR_multRes_6_0,
      O => N179
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn2711_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y61",
      INIT => X"FFFFFFFFFFFFFFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mL_weightUpdateMod1_multR_multRes_4_0,
      ADR3 => mL_weightUpdateMod1_multR_multRes_5_0,
      ADR4 => mL_weightUpdateMod1_multR_multRes_6_0,
      ADR5 => mL_weightUpdateMod1_multR_multRes_7_0,
      O => N224
    );
  t_weightUpdateMod2_multAll_Mmux_output511 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y9",
      INIT => X"FFFFFFFFFFFFFFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => t_weightUpdateMod2_multAll_multRes(7),
      ADR3 => t_weightUpdateMod2_multAll_multRes(6),
      ADR4 => t_weightUpdateMod2_multAll_multRes(5),
      ADR5 => t_weightUpdateMod2_fullProd(0),
      O => t_weightUpdateMod2_multAll_Mmux_output51
    );
  t_weightUpdateMod2_multAll_Mmux_output81_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y10",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn2(7),
      ADR5 => t_weightUpdateMod2_multAll_multRes(11),
      O => N651
    );
  t_weightUpdateMod2_multAll_Mmux_posIn131 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y11",
      INIT => X"C3C3C3F03C3C3CF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_deltaKTemp(7),
      ADR2 => t_weightUpdateMod2_multL_multRes(6),
      ADR3 => t_weightUpdateMod2_multL_multRes(5),
      ADR4 => t_weightUpdateMod2_leftMultTemp_0_Q,
      ADR5 => t_weightUpdateMod2_leftMultTemp_7_Q,
      O => t_weightUpdateMod2_multAll_posIn1(2)
    );
  t_weightUpdateMod2_multAll_Mmux_posIn121 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y11",
      INIT => X"F00FFF000FF0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => t_deltaKTemp(7),
      ADR3 => t_weightUpdateMod2_multL_multRes(5),
      ADR4 => t_weightUpdateMod2_leftMultTemp_0_Q,
      ADR5 => t_weightUpdateMod2_leftMultTemp_7_Q,
      O => t_weightUpdateMod2_multAll_posIn1(1)
    );
  t_weightUpdateMod2_multAll_Mmux_posIn141 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y11",
      INIT => X"9999999C6666666C"
    )
    port map (
      ADR0 => t_deltaKTemp(7),
      ADR1 => t_weightUpdateMod2_multL_multRes(7),
      ADR2 => t_weightUpdateMod2_multL_multRes(6),
      ADR3 => t_weightUpdateMod2_multL_multRes(5),
      ADR4 => t_weightUpdateMod2_leftMultTemp_0_Q,
      ADR5 => t_weightUpdateMod2_leftMultTemp_7_Q,
      O => t_weightUpdateMod2_multAll_posIn1(3)
    );
  t_weightUpdateMod2_multL_Mmux_output81 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y11",
      INIT => X"5555AAAA5557AAA8"
    )
    port map (
      ADR0 => t_deltaKTemp(7),
      ADR1 => t_weightUpdateMod2_multL_multRes(10),
      ADR2 => t_weightUpdateMod2_multL_multRes(9),
      ADR3 => t_weightUpdateMod2_multL_multRes(8),
      ADR4 => t_weightUpdateMod2_multL_multRes(11),
      ADR5 => t_weightUpdateMod2_multAll_Mmux_posIn151,
      O => t_weightUpdateMod2_leftMultTemp_7_Q
    );
  INV_t_weightIn1_3CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => t_weightIn1_3_INV_t_weightIn1_3CLK
    );
  INV_t_weightIn1_2CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => t_weightIn1_3_INV_t_weightIn1_2CLK
    );
  INV_t_weightIn1_1CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => t_weightIn1_3_INV_t_weightIn1_1CLK
    );
  INV_t_weightIn1_0CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => t_weightIn1_3_INV_t_weightIn1_0CLK
    );
  t_weightIn1_3 : X_FF
    generic map(
      LOC => "SLICE_X9Y14",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => t_weightIn1_3_INV_t_weightIn1_3CLK,
      I => t_w1Stor(3),
      O => t_weightIn1(3),
      RST => GND,
      SET => GND
    );
  t_weight1_ADDERTREE_INTERNAL_Madd1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y14",
      INIT => X"E8C0A00088000000"
    )
    port map (
      ADR0 => t_weightIn1(0),
      ADR1 => t_weightIn1(1),
      ADR2 => t_weightIn1(2),
      ADR3 => mMOut(4),
      ADR4 => mMOut(3),
      ADR5 => mMOut(2),
      O => t_weight1_ADDERTREE_INTERNAL_Madd1_15616
    );
  t_weightIn1_2 : X_FF
    generic map(
      LOC => "SLICE_X9Y14",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => t_weightIn1_3_INV_t_weightIn1_2CLK,
      I => t_w1Stor(2),
      O => t_weightIn1(2),
      RST => GND,
      SET => GND
    );
  mM_sig_Mram_output1411_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y14",
      INIT => X"00FFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_020_0,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_120_0,
      ADR5 => mM_ADDERTREE_INTERNAL_Madd_220_0,
      O => mM_N15
    );
  t_weightIn1_1 : X_FF
    generic map(
      LOC => "SLICE_X9Y14",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => t_weightIn1_3_INV_t_weightIn1_1CLK,
      I => t_w1Stor(1),
      O => t_weightIn1(1),
      RST => GND,
      SET => GND
    );
  t_weight1_Mmux_o421 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y14",
      INIT => X"FF00FF0000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => t_weightIn1(1),
      ADR4 => '1',
      ADR5 => mMOut(4),
      O => t_weight1_o4(1)
    );
  t_weightIn1_0 : X_FF
    generic map(
      LOC => "SLICE_X9Y14",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => t_weightIn1_3_INV_t_weightIn1_0CLK,
      I => t_w1Stor(0),
      O => t_weightIn1(0),
      RST => GND,
      SET => GND
    );
  mM_sig_Mram_output1411 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y14",
      INIT => X"00000000FFFFB000"
    )
    port map (
      ADR0 => mM_ADDERTREE_INTERNAL_Madd_320_0,
      ADR1 => mM_N15,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_420_0,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_520_0,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_620_0,
      ADR5 => mM_ADDERTREE_INTERNAL_Madd_720_0,
      O => mMOut(4)
    );
  mM_sig_Mram_output11213 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y15",
      INIT => X"03333333FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_320_0,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_120_0,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_020_0,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_220_0,
      ADR5 => mM_ADDERTREE_INTERNAL_Madd_420_0,
      O => mM_sig_Mram_output11212_17347
    );
  mM_sig_Mram_output11211 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y15",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_320_0,
      ADR5 => mM_ADDERTREE_INTERNAL_Madd_420_0,
      O => mM_sig_Mram_output1121
    );
  t_weight1_Mmux_o321 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y15",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn1(2),
      ADR5 => mMOut(3),
      O => t_weight1_o3(1)
    );
  mM_sig_Mram_output11214 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y15",
      INIT => X"808000000F030F03"
    )
    port map (
      ADR0 => mM_sig_Mram_output11211_17240,
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_520_0,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_620_0,
      ADR3 => mM_sig_Mram_output11212_17347,
      ADR4 => mM_sig_Mram_output1121,
      ADR5 => mM_ADDERTREE_INTERNAL_Madd_720_0,
      O => mMOut(3)
    );
  mM_sig_Mram_output11212 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y16",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_120_0,
      ADR5 => mM_ADDERTREE_INTERNAL_Madd_220_0,
      O => mM_sig_Mram_output11211_17240
    );
  t_weightUpdateMod1_multAll_Mmux_output81_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y17",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn1(7),
      ADR5 => t_weightUpdateMod1_multAll_multRes(11),
      O => N653
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_2_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y18",
      INIT => X"0CC00CC00CC0CC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightUpdateMod0_sigDer(2),
      ADR2 => t_weightDKMult1_multRes(11),
      ADR3 => t_weightDKMult1_multRes(6),
      ADR4 => t_weightDKMult1_multRes(5),
      ADR5 => weightDeltaKOutNode_8_Q,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_2_mand1_16554
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_5_mand1_mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_5_mand1_BMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightDKMult1_Mmux_output61_pack_7,
      O => t_weightDKMult1_Mmux_output61
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y23",
      INIT => X"000CCCC0CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightUpdateMod0_sigDer(1),
      ADR2 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR3 => weightDeltaKOutNode_12_Q,
      ADR4 => t_weightDKMult1_Mmux_output4_16438,
      ADR5 => t_weightDKMult1_Mmux_output62_16440,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_5_mand1_16560
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y23",
      INIT => X"000CCCC0CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightUpdateMod0_sigDer(1),
      ADR2 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR3 => weightDeltaKOutNode_12_Q,
      ADR4 => t_weightDKMult1_Mmux_output4_16438,
      ADR5 => t_weightDKMult1_Mmux_output62_16440,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_5_mand1_16584
    );
  t_weightDKMult1_Mmux_posIn261 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y23",
      INIT => X"3C3C3CF03C3C3CF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weightIn1(7),
      ADR2 => t_weightIn1(5),
      ADR3 => t_weightDKMult1_Mmux_posIn251_14920,
      ADR4 => t_weightIn1(4),
      ADR5 => '1',
      O => t_weightDKMult1_posIn2(5)
    );
  t_weightDKMult1_Mmux_output611 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y23",
      INIT => X"66666666"
    )
    port map (
      ADR0 => t_deltaKTemp(7),
      ADR1 => t_weightIn1(7),
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => t_weightDKMult1_Mmux_output61_pack_7
    );
  t_weightDKMult1_Mmux_output31 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y23",
      INIT => X"666666666666666C"
    )
    port map (
      ADR0 => t_weightDKMult1_Mmux_output61,
      ADR1 => t_weightDKMult1_multRes(8),
      ADR2 => t_weightDKMult1_multRes(7),
      ADR3 => t_weightDKMult1_multRes(6),
      ADR4 => t_weightDKMult1_multRes(5),
      ADR5 => weightDeltaKOutNode_8_Q,
      O => weightDeltaKOutNode_12_Q
    );
  t_weight2_o4_3_t_weight2_o4_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightDKMult1_posIn2(7),
      O => t_weightDKMult1_posIn2_7_0
    );
  t_weight2_o4_3_t_weight2_o4_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightDKMult1_posIn2(1),
      O => t_weightDKMult1_posIn2_1_0
    );
  t_weight2_Mmux_o441 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y26",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn2(3),
      ADR5 => mROut(4),
      O => t_weight2_o4(3)
    );
  t_weightDKMult1_Mmux_posIn271 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y26",
      INIT => X"6666666C6666666C"
    )
    port map (
      ADR0 => t_weightIn1(7),
      ADR1 => t_weightIn1(6),
      ADR2 => t_weightDKMult1_Mmux_posIn251_14920,
      ADR3 => t_weightIn1(4),
      ADR4 => t_weightIn1(5),
      ADR5 => '1',
      O => t_weightDKMult1_posIn2(6)
    );
  t_weightDKMult1_Mmux_posIn281 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y26",
      INIT => X"00000002"
    )
    port map (
      ADR0 => t_weightIn1(7),
      ADR1 => t_weightIn1(6),
      ADR2 => t_weightDKMult1_Mmux_posIn251_14920,
      ADR3 => t_weightIn1(4),
      ADR4 => t_weightIn1(5),
      O => t_weightDKMult1_posIn2(7)
    );
  t_weightDKMult1_Mmux_posIn2511 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y26",
      INIT => X"FFFFFFFCFFFFFFFC"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weightIn1(0),
      ADR2 => t_weightIn1(1),
      ADR3 => t_weightIn1(2),
      ADR4 => t_weightIn1(3),
      ADR5 => '1',
      O => t_weightDKMult1_Mmux_posIn251_14920
    );
  t_weightDKMult1_Mmux_posIn221 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y26",
      INIT => X"78787878"
    )
    port map (
      ADR0 => t_weightIn1(7),
      ADR1 => t_weightIn1(0),
      ADR2 => t_weightIn1(1),
      ADR3 => '1',
      ADR4 => '1',
      O => t_weightDKMult1_posIn2(1)
    );
  t_weight2_ADDERTREE_INTERNAL_Madd1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y27",
      INIT => X"E888C000A0000000"
    )
    port map (
      ADR0 => t_weightIn2(1),
      ADR1 => t_weightIn2(2),
      ADR2 => t_weightIn2(0),
      ADR3 => mROut(4),
      ADR4 => mROut(3),
      ADR5 => mROut(2),
      O => t_weight2_ADDERTREE_INTERNAL_Madd1_15651
    );
  t_weight2_Mmux_o341 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y27",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn2(4),
      ADR5 => mROut(3),
      O => t_weight2_o3(3)
    );
  t_weight2_Mmux_o431 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y28",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn2(2),
      ADR5 => mROut(4),
      O => t_weight2_o4(2)
    );
  t_weight2_Mmux_o421 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y28",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn2(1),
      ADR5 => mROut(4),
      O => t_weight2_o4(1)
    );
  mR_sig_Mram_output1411 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y28",
      INIT => X"00000000FFFFB000"
    )
    port map (
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_320_0,
      ADR1 => mR_N15,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_420_0,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_520_0,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_620_0,
      ADR5 => mR_ADDERTREE_INTERNAL_Madd_720_0,
      O => mROut(4)
    );
  mR_sig_Mram_output1411_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y28",
      INIT => X"00FFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_020_0,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_120_0,
      ADR5 => mR_ADDERTREE_INTERNAL_Madd_220_0,
      O => mR_N15
    );
  t_weight2_Mmux_o251 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y29",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn2(6),
      ADR5 => mROut(2),
      O => t_weight2_o2(4)
    );
  t_weight2_Mmux_o371 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y29",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn2(7),
      ADR5 => mROut(3),
      O => t_weight2_o3(6)
    );
  t_weight2_Mmux_o361 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y29",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn2(6),
      ADR5 => mROut(3),
      O => t_weight2_o3(5)
    );
  t_weight2_Mmux_o451 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y30",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn2(4),
      ADR5 => mROut(4),
      O => t_weight2_o4(4)
    );
  t_weight2_Mmux_o461 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y30",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn2(5),
      ADR5 => mROut(4),
      O => t_weight2_o4(5)
    );
  t_weight2_Mmux_o471 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y30",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn2(6),
      ADR5 => mROut(4),
      O => t_weight2_o4(6)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_3_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y31",
      INIT => X"9F5335F9955933FF"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(2),
      ADR1 => mR_weightUpdateMod0_sigDer(1),
      ADR2 => t_weightDKMult2_multRes(11),
      ADR3 => t_weightDKMult2_multRes(6),
      ADR4 => t_weightDKMult2_multRes(5),
      ADR5 => weightDeltaKOutNode_16_Q,
      O => N696
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_2_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y32",
      INIT => X"0CC00CC00CC0CC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weightUpdateMod0_sigDer(1),
      ADR2 => t_weightDKMult2_multRes(11),
      ADR3 => t_weightDKMult2_multRes(6),
      ADR4 => t_weightDKMult2_multRes(5),
      ADR5 => weightDeltaKOutNode_16_Q,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_2_mand1_16497
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_2_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y32",
      INIT => X"0CC00CC00CC0CC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weightUpdateMod0_sigDer(0),
      ADR2 => t_weightDKMult2_multRes(11),
      ADR3 => t_weightDKMult2_multRes(6),
      ADR4 => t_weightDKMult2_multRes(5),
      ADR5 => weightDeltaKOutNode_16_Q,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_2_mand1_16492
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_2_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y32",
      INIT => X"0CC00CC00CC0CC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weightUpdateMod0_sigDer(2),
      ADR2 => t_weightDKMult2_multRes(11),
      ADR3 => t_weightDKMult2_multRes(6),
      ADR4 => t_weightDKMult2_multRes(5),
      ADR5 => weightDeltaKOutNode_16_Q,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_2_mand1_16501
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y33",
      INIT => X"9F5335F9955933FF"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(3),
      ADR1 => mR_weightUpdateMod0_sigDer(2),
      ADR2 => t_weightDKMult2_multRes(11),
      ADR3 => t_weightDKMult2_multRes(6),
      ADR4 => t_weightDKMult2_multRes(5),
      ADR5 => weightDeltaKOutNode_16_Q,
      O => N711
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_5_mand1_mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_5_mand1_BMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => t_weightDKMult2_Mmux_output81_pack_7,
      O => t_weightDKMult2_Mmux_output81
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y34",
      INIT => X"000CCCC0CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weightUpdateMod0_sigDer(1),
      ADR2 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR3 => weightDeltaKOutNode_20_Q,
      ADR4 => t_weightDKMult2_Mmux_output6_16411,
      ADR5 => t_weightDKMult2_Mmux_output82_16413,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_5_mand1_16507
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y34",
      INIT => X"000CCCC0CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weightUpdateMod0_sigDer(1),
      ADR2 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR3 => weightDeltaKOutNode_20_Q,
      ADR4 => t_weightDKMult2_Mmux_output6_16411,
      ADR5 => t_weightDKMult2_Mmux_output82_16413,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_5_mand1_16531
    );
  t_weightDKMult2_Mmux_posIn261 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y34",
      INIT => X"3C3C3CF03C3C3CF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weightIn2(7),
      ADR2 => t_weightIn2(5),
      ADR3 => t_weightDKMult2_Mmux_posIn251_14970,
      ADR4 => t_weightIn2(4),
      ADR5 => '1',
      O => t_weightDKMult2_posIn2(5)
    );
  t_weightDKMult2_Mmux_output811 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y34",
      INIT => X"66666666"
    )
    port map (
      ADR0 => t_deltaKTemp(7),
      ADR1 => t_weightIn2(7),
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => t_weightDKMult2_Mmux_output81_pack_7
    );
  t_weightDKMult2_Mmux_output51 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y34",
      INIT => X"666666666666666C"
    )
    port map (
      ADR0 => t_weightDKMult2_Mmux_output81,
      ADR1 => t_weightDKMult2_multRes(8),
      ADR2 => t_weightDKMult2_multRes(7),
      ADR3 => t_weightDKMult2_multRes(6),
      ADR4 => t_weightDKMult2_multRes(5),
      ADR5 => weightDeltaKOutNode_16_Q,
      O => weightDeltaKOutNode_20_Q
    );
  t_weightDKMult2_Mmux_output6_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y38",
      INIT => X"FFFFFFFFFFFFFFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => t_weightDKMult2_multRes(7),
      ADR3 => t_weightDKMult2_multRes(6),
      ADR4 => t_weightDKMult2_multRes(5),
      ADR5 => weightDeltaKOutNode_16_Q,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_111 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y38",
      INIT => X"00002828A000A000"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(1),
      ADR1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_20_Q,
      ADR3 => N168,
      ADR4 => N169,
      ADR5 => t_weightDKMult2_Mmux_output82_16413,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_11
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_111_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y38",
      INIT => X"FFFFFF0000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mR_weightUpdateMod0_sigDer(0),
      ADR4 => mR_weightUpdateMod0_sigDer(2),
      ADR5 => weightDeltaKOutNode_19_Q,
      O => N168
    );
  mL_weightUpdateMod1_sigDer_1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y49",
      INIT => X"FFFFFFFFDB9B9B9B"
    )
    port map (
      ADR0 => mL_ADDERTREE_INTERNAL_Madd_320_0,
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_420_0,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_220_0,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_120_0,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_020_0,
      ADR5 => mL_ADDERTREE_INTERNAL_Madd_720_0,
      O => mL_N0
    );
  INV_mL_weightIn0_3CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => mL_weightIn0_3_INV_mL_weightIn0_3CLK
    );
  INV_mL_weightIn0_2CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => mL_weightIn0_3_INV_mL_weightIn0_2CLK
    );
  INV_mL_weightIn0_1CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => mL_weightIn0_3_INV_mL_weightIn0_1CLK
    );
  INV_mL_weightIn0_0CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => mL_weightIn0_3_INV_mL_weightIn0_0CLK
    );
  mL_weightIn0_3 : X_FF
    generic map(
      LOC => "SLICE_X9Y50",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => mL_weightIn0_3_INV_mL_weightIn0_3CLK,
      I => mL_w0Stor(3),
      O => mL_weightIn0(3),
      RST => GND,
      SET => GND
    );
  mL_weightIn0_2 : X_FF
    generic map(
      LOC => "SLICE_X9Y50",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => mL_weightIn0_3_INV_mL_weightIn0_2CLK,
      I => mL_w0Stor(2),
      O => mL_weightIn0(2),
      RST => GND,
      SET => GND
    );
  mL_weightIn0_1 : X_FF
    generic map(
      LOC => "SLICE_X9Y50",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => mL_weightIn0_3_INV_mL_weightIn0_1CLK,
      I => mL_w0Stor(1),
      O => mL_weightIn0(1),
      RST => GND,
      SET => GND
    );
  mL_weightIn0_0 : X_FF
    generic map(
      LOC => "SLICE_X9Y50",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => mL_weightIn0_3_INV_mL_weightIn0_0CLK,
      I => mL_w0Stor(0),
      O => mL_weightIn0(0),
      RST => GND,
      SET => GND
    );
  INV_mL_weightIn0_7CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => mL_weightIn0_7_INV_mL_weightIn0_7CLK
    );
  INV_mL_weightIn0_6CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => mL_weightIn0_7_INV_mL_weightIn0_6CLK
    );
  INV_mL_weightIn0_5CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => mL_weightIn0_7_INV_mL_weightIn0_5CLK
    );
  INV_mL_weightIn0_4CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => mL_weightIn0_7_INV_mL_weightIn0_4CLK
    );
  mL_weightIn0_7 : X_FF
    generic map(
      LOC => "SLICE_X9Y51",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => mL_weightIn0_7_INV_mL_weightIn0_7CLK,
      I => mL_w0Stor(7),
      O => mL_weightIn0(7),
      RST => GND,
      SET => GND
    );
  mL_weightIn0_6 : X_FF
    generic map(
      LOC => "SLICE_X9Y51",
      INIT => '1'
    )
    port map (
      CE => mL_update_inv,
      CLK => mL_weightIn0_7_INV_mL_weightIn0_6CLK,
      I => mL_w0Stor(6),
      O => mL_weightIn0(6),
      SET => GND,
      RST => GND
    );
  mL_weightIn0_5 : X_FF
    generic map(
      LOC => "SLICE_X9Y51",
      INIT => '1'
    )
    port map (
      CE => mL_update_inv,
      CLK => mL_weightIn0_7_INV_mL_weightIn0_5CLK,
      I => mL_w0Stor(5),
      O => mL_weightIn0(5),
      SET => GND,
      RST => GND
    );
  mL_weightIn0_4 : X_FF
    generic map(
      LOC => "SLICE_X9Y51",
      INIT => '1'
    )
    port map (
      CE => mL_update_inv,
      CLK => mL_weightIn0_7_INV_mL_weightIn0_4CLK,
      I => mL_w0Stor(4),
      O => mL_weightIn0(4),
      SET => GND,
      RST => GND
    );
  mL_weightUpdateMod0_multAll_Mmux_output511 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y51",
      INIT => X"FFFFFFFFFFFFFFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mL_weightUpdateMod0_multAll_multRes(7),
      ADR3 => mL_weightUpdateMod0_multAll_multRes(6),
      ADR4 => mL_weightUpdateMod0_multAll_multRes(5),
      ADR5 => mL_weightUpdateMod0_fullProd(0),
      O => mL_weightUpdateMod0_multAll_Mmux_output51
    );
  mL_weight0_Mmux_output21 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y54",
      INIT => X"C0FFF3FFF300C000"
    )
    port map (
      ADR0 => '1',
      ADR1 => input_result(1),
      ADR2 => mL_weightIn0(1),
      ADR3 => mL_weightIn0(7),
      ADR4 => mL_weight0_ADDERTREE_INTERNAL_Madd_03_0,
      ADR5 => mL_weight0_ADDERTREE_INTERNAL_Madd_13_0,
      O => mL_weightOut0(1)
    );
  mL_weight0_Mmux_output31 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y54",
      INIT => X"8F8F8FDFD0D0D080"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => mL_weightIn0(2),
      ADR2 => mL_weightIn0(7),
      ADR3 => mL_weight0_ADDERTREE_INTERNAL_Madd_03_0,
      ADR4 => mL_weight0_ADDERTREE_INTERNAL_Madd_13_0,
      ADR5 => mL_weight0_ADDERTREE_INTERNAL_Madd_23_0,
      O => mL_weightOut0(2)
    );
  mL_weight0_Mmux_output4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y54",
      INIT => X"000000000000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight0_ADDERTREE_INTERNAL_Madd_03_0,
      ADR5 => mL_weight0_ADDERTREE_INTERNAL_Madd_13_0,
      O => N64
    );
  mL_weight0_Mmux_output4 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y54",
      INIT => X"8FDF8F8FD080D0D0"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => mL_weightIn0(3),
      ADR2 => mL_weightIn0(7),
      ADR3 => mL_weight0_ADDERTREE_INTERNAL_Madd_23_0,
      ADR4 => N64,
      ADR5 => mL_weight0_ADDERTREE_INTERNAL_Madd_33_0,
      O => mL_weightOut0(3)
    );
  mL_weight0_Mmux_output61 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y56",
      INIT => X"8F8FD0D08FDFD080"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => mL_weightIn0(5),
      ADR2 => mL_weightIn0(7),
      ADR3 => mL_weight0_ADDERTREE_INTERNAL_Madd_43_0,
      ADR4 => mL_weight0_ADDERTREE_INTERNAL_Madd_53_0,
      ADR5 => mL_weight0_Mmux_output51,
      O => mL_weightOut0(5)
    );
  mL_weight0_Mmux_output511 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y56",
      INIT => X"FFFFFFFFFFFFFFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mL_weight0_ADDERTREE_INTERNAL_Madd_03_0,
      ADR3 => mL_weight0_ADDERTREE_INTERNAL_Madd_13_0,
      ADR4 => mL_weight0_ADDERTREE_INTERNAL_Madd_23_0,
      ADR5 => mL_weight0_ADDERTREE_INTERNAL_Madd_33_0,
      O => mL_weight0_Mmux_output51
    );
  mL_weight0_Mmux_output711_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y56",
      INIT => X"0000000000000003"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_weight0_ADDERTREE_INTERNAL_Madd_03_0,
      ADR2 => mL_weight0_ADDERTREE_INTERNAL_Madd_13_0,
      ADR3 => mL_weight0_ADDERTREE_INTERNAL_Madd_23_0,
      ADR4 => mL_weight0_ADDERTREE_INTERNAL_Madd_33_0,
      ADR5 => mL_weight0_ADDERTREE_INTERNAL_Madd_43_0,
      O => N451
    );
  mL_weight0_Mmux_output71 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y56",
      INIT => X"8FD0DF808FD08FD0"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => mL_weightIn0(6),
      ADR2 => mL_weightIn0(7),
      ADR3 => mL_weight0_ADDERTREE_INTERNAL_Madd_63_0,
      ADR4 => mL_weight0_ADDERTREE_INTERNAL_Madd_53_0,
      ADR5 => N451,
      O => mL_weightOut0(6)
    );
  mL_weight0_Mmux_output711_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y57",
      INIT => X"FFFFFFFFFFFFFFFC"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_weight0_ADDERTREE_INTERNAL_Madd_03_0,
      ADR2 => mL_weight0_ADDERTREE_INTERNAL_Madd_13_0,
      ADR3 => mL_weight0_ADDERTREE_INTERNAL_Madd_23_0,
      ADR4 => mL_weight0_ADDERTREE_INTERNAL_Madd_33_0,
      ADR5 => mL_weight0_ADDERTREE_INTERNAL_Madd_43_0,
      O => N459
    );
  mL_weight0_Mmux_output81 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y57",
      INIT => X"BCBCBCBCBCBCBCF8"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => mL_weightIn0(7),
      ADR2 => mL_weight0_ADDERTREE_INTERNAL_Madd_73_0,
      ADR3 => mL_weight0_ADDERTREE_INTERNAL_Madd_63_0,
      ADR4 => mL_weight0_ADDERTREE_INTERNAL_Madd_53_0,
      ADR5 => N459,
      O => mL_weightOut0(7)
    );
  mM_N1_mM_N1_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_sigDer_0_2_11897,
      O => mM_weightUpdateMod1_sigDer_0_2_0
    );
  mM_weightUpdateMod1_sigDer_1_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y12",
      INIT => X"8155FFFF8155FFFF"
    )
    port map (
      ADR0 => mM_ADDERTREE_INTERNAL_Madd_420_0,
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_220_0,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_120_0,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_320_0,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_720_0,
      ADR5 => '1',
      O => mM_N1
    );
  mM_weightUpdateMod1_sigDer_0_2 : X_LUT5
    generic map(
      LOC => "SLICE_X10Y12",
      INIT => X"01550155"
    )
    port map (
      ADR0 => mM_ADDERTREE_INTERNAL_Madd_420_0,
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_220_0,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_120_0,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_320_0,
      ADR4 => '1',
      O => mM_weightUpdateMod1_sigDer_0_2_11897
    );
  mM_weightUpdateMod1_sigDer_1_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y13",
      INIT => X"EEEA5757FFFFFFFF"
    )
    port map (
      ADR0 => mM_ADDERTREE_INTERNAL_Madd_320_0,
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_220_0,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_120_0,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_020_0,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_420_0,
      ADR5 => mM_ADDERTREE_INTERNAL_Madd_720_0,
      O => mM_N3
    );
  mM_weightUpdateMod1_sigDer_1_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y13",
      INIT => X"FFFFFFFFC8898989"
    )
    port map (
      ADR0 => mM_ADDERTREE_INTERNAL_Madd_320_0,
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_420_0,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_220_0,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_120_0,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_020_0,
      ADR5 => mM_ADDERTREE_INTERNAL_Madd_720_0,
      O => mM_N2
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_2_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y13",
      INIT => X"F953359F399355FF"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(0),
      ADR1 => mM_weightUpdateMod0_sigDer(1),
      ADR2 => t_weightDKMult1_multRes(11),
      ADR3 => t_weightDKMult1_multRes(6),
      ADR4 => t_weightDKMult1_multRes(5),
      ADR5 => weightDeltaKOutNode_8_Q,
      O => N668
    );
  mM_weightUpdateMod1_sigDer_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y13",
      INIT => X"028A139B46CE57DF"
    )
    port map (
      ADR0 => mM_ADDERTREE_INTERNAL_Madd_520_0,
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_620_0,
      ADR2 => mM_N2,
      ADR3 => mM_N3,
      ADR4 => mM_N0,
      ADR5 => mM_N1,
      O => mM_weightUpdateMod0_sigDer(1)
    );
  mM_weightUpdateMod1_sigDer_2_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y14",
      INIT => X"CFCFCFCFFFF3F3F3"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_520_0,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_220_0,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_120_0,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_020_0,
      ADR5 => mM_ADDERTREE_INTERNAL_Madd_320_0,
      O => mM_N28
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y17",
      INIT => X"F935539F599533FF"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(3),
      ADR1 => mM_weightUpdateMod0_sigDer(2),
      ADR2 => t_weightDKMult1_multRes(11),
      ADR3 => t_weightDKMult1_multRes(6),
      ADR4 => t_weightDKMult1_multRes(5),
      ADR5 => weightDeltaKOutNode_8_Q,
      O => N701
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y17",
      INIT => X"F935539F599533FF"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(3),
      ADR1 => mM_weightUpdateMod0_sigDer(2),
      ADR2 => t_weightDKMult1_multRes(11),
      ADR3 => t_weightDKMult1_multRes(6),
      ADR4 => t_weightDKMult1_multRes(5),
      ADR5 => weightDeltaKOutNode_8_Q,
      O => N704
    );
  mM_weightUpdateMod1_sigDer_3_3 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y17",
      INIT => X"F00FF000000F0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_720_0,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_420_0,
      ADR4 => mM_weightUpdateMod1_sigDer_3_2_17263,
      ADR5 => mM_weightUpdateMod1_sigDer_3_1_17359,
      O => mM_weightUpdateMod0_sigDer(3)
    );
  mM_weightUpdateMod1_sigDer_3_1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y17",
      INIT => X"8888888880808000"
    )
    port map (
      ADR0 => mM_ADDERTREE_INTERNAL_Madd_620_0,
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_520_0,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_220_0,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_120_0,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_020_0,
      ADR5 => mM_ADDERTREE_INTERNAL_Madd_320_0,
      O => mM_weightUpdateMod1_sigDer_3_1_17359
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_6_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y22",
      INIT => X"FFFFFFFFFFFFFFFC"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weightDKMult1_multRes(8),
      ADR2 => t_weightDKMult1_multRes(7),
      ADR3 => t_weightDKMult1_multRes(6),
      ADR4 => t_weightDKMult1_multRes(5),
      ADR5 => weightDeltaKOutNode_8_Q,
      O => N110
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y34",
      INIT => X"000CCCC0CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weightUpdateMod0_sigDer(0),
      ADR2 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR3 => weightDeltaKOutNode_20_Q,
      ADR4 => t_weightDKMult2_Mmux_output6_16411,
      ADR5 => t_weightDKMult2_Mmux_output82_16413,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_5_mand1_16504
    );
  t_weightDKMult2_Mmux_output6_1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y34",
      INIT => X"C33CC33CC33CCCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weightDKMult2_multRes(9),
      ADR2 => t_deltaKTemp(7),
      ADR3 => t_weightIn2(7),
      ADR4 => t_weightDKMult2_multRes(8),
      ADR5 => t_weightDKMult2_Mmux_output6_SW0_16502,
      O => t_weightDKMult2_Mmux_output6_16411
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_111 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y34",
      INIT => X"00002828A000A000"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(1),
      ADR1 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_20_Q,
      ADR3 => N165,
      ADR4 => N166,
      ADR5 => t_weightDKMult2_Mmux_output82_16413,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_11
    );
  t_weightDKMult2_Mmux_output82_1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y34",
      INIT => X"C3C33C3CC3FF3C00"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weightIn2(7),
      ADR2 => t_deltaKTemp(7),
      ADR3 => t_weightDKMult2_multRes(10),
      ADR4 => t_weightDKMult2_multRes(11),
      ADR5 => t_weightDKMult2_Mmux_output71_16490,
      O => t_weightDKMult2_Mmux_output82_16413
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_6_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y35",
      INIT => X"FFFFFFFFFFFFFFFC"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weightDKMult2_multRes(8),
      ADR2 => t_weightDKMult2_multRes(7),
      ADR3 => t_weightDKMult2_multRes(6),
      ADR4 => t_weightDKMult2_multRes(5),
      ADR5 => weightDeltaKOutNode_16_Q,
      O => N114
    );
  mL_weightUpdateMod1_multAll_posIn1_4_mL_weightUpdateMod1_multAll_posIn1_4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N749,
      O => N749_0
    );
  mL_weightUpdateMod1_multAll_posIn1_4_mL_weightUpdateMod1_multAll_posIn1_4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N734,
      O => N734_0
    );
  mL_weightUpdateMod1_multAll_posIn1_4_mL_weightUpdateMod1_multAll_posIn1_4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_113,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_113_0
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn151 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y61",
      INIT => X"3C3C3CF03C3C3CF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_weightUpdateMod1_multL_multRes_11_0,
      ADR2 => mL_weightUpdateMod1_multL_multRes_8_0,
      ADR3 => mL_weightUpdateMod1_multL_multRes_6_0,
      ADR4 => mL_weightUpdateMod1_multL_multRes_7_0,
      ADR5 => '1',
      O => mL_weightUpdateMod1_multAll_posIn1(4)
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn261_SW2 : X_LUT5
    generic map(
      LOC => "SLICE_X10Y61",
      INIT => X"D7D7D75F"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multR_multRes_9_0,
      ADR1 => mL_weightUpdateMod1_multL_multRes_11_0,
      ADR2 => mL_weightUpdateMod1_multL_multRes_8_0,
      ADR3 => mL_weightUpdateMod1_multL_multRes_6_0,
      ADR4 => mL_weightUpdateMod1_multL_multRes_7_0,
      O => N749
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X10Y61"
    )
    port map (
      CI => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy(10),
      CYINIT => '0',
      CO(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_DI_2_UNCONNECTED,
      DI(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_DI_1_UNCONNECTED,
      DI(0) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_DI_0_UNCONNECTED,
      O(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_O_3_UNCONNECTED,
      O(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_O_2_UNCONNECTED,
      O(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_O_1_UNCONNECTED,
      O(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_113,
      S(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_S_3_UNCONNECTED,
      S(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_S_2_UNCONNECTED,
      S(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_S_1_UNCONNECTED,
      S(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_6_Q
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn141 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y61",
      INIT => X"0FF0F0F00FF0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mL_weightUpdateMod1_multL_multRes_7_0,
      ADR3 => mL_weightUpdateMod1_multL_multRes_11_0,
      ADR4 => mL_weightUpdateMod1_multL_multRes_6_0,
      ADR5 => '1',
      O => mL_weightUpdateMod1_multAll_posIn1(3)
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn261_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X10Y61",
      INIT => X"F33F3F3F"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_weightUpdateMod1_multR_multRes_9_0,
      ADR2 => mL_weightUpdateMod1_multL_multRes_7_0,
      ADR3 => mL_weightUpdateMod1_multL_multRes_11_0,
      ADR4 => mL_weightUpdateMod1_multL_multRes_6_0,
      O => N734
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn261_SW5 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y61",
      INIT => X"0000AAAA0002AAA8"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multAll_posIn1(5),
      ADR1 => mL_weightUpdateMod1_multR_multRes_6_0,
      ADR2 => mL_weightUpdateMod1_multR_multRes_7_0,
      ADR3 => mL_weightUpdateMod1_multR_multRes_8_0,
      ADR4 => mL_weightUpdateMod1_multR_multRes_9_0,
      ADR5 => N475,
      O => N765
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_6_1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y61",
      INIT => X"0A0AA0A00A28A0A0"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multAll_posIn1(5),
      ADR1 => mL_weightUpdateMod1_multR_multRes_8_0,
      ADR2 => mL_weightUpdateMod1_multR_multRes_10_0,
      ADR3 => mL_weightUpdateMod1_multR_multRes_9_0,
      ADR4 => mL_weightUpdateMod1_multR_multRes_11_0,
      ADR5 => N224,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_6_Q
    );
  mM_weightUpdateMod1_sigDer_1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y13",
      INIT => X"FFFFFFFFDB9B9B9B"
    )
    port map (
      ADR0 => mM_ADDERTREE_INTERNAL_Madd_320_0,
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_420_0,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_220_0,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_120_0,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_020_0,
      ADR5 => mM_ADDERTREE_INTERNAL_Madd_720_0,
      O => mM_N0
    );
  mM_weightUpdateMod1_sigDer_3_2 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y15",
      INIT => X"0000000F000F000F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_520_0,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_620_0,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_320_0,
      ADR5 => mM_ADDERTREE_INTERNAL_Madd_220_0,
      O => mM_weightUpdateMod1_sigDer_3_2_17263
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_2_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y16",
      INIT => X"9F3553F9933955FF"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(0),
      ADR1 => mM_weightUpdateMod0_sigDer(1),
      ADR2 => t_weightDKMult1_multRes(11),
      ADR3 => t_weightDKMult1_multRes(6),
      ADR4 => t_weightDKMult1_multRes(5),
      ADR5 => weightDeltaKOutNode_8_Q,
      O => N672
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_2_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y16",
      INIT => X"F953359F399355FF"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(0),
      ADR1 => mM_weightUpdateMod0_sigDer(1),
      ADR2 => t_weightDKMult1_multRes(11),
      ADR3 => t_weightDKMult1_multRes(6),
      ADR4 => t_weightDKMult1_multRes(5),
      ADR5 => weightDeltaKOutNode_8_Q,
      O => N671
    );
  mM_weightUpdateMod1_sigDer_0_3 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y16",
      INIT => X"3F33FCFC0F03CCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_720_0,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_520_0,
      ADR3 => mM_weightUpdateMod1_sigDer_0_2_0,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_620_0,
      ADR5 => mM_weightUpdateMod1_sigDer_0_1_17360,
      O => mM_weightUpdateMod0_sigDer(0)
    );
  mM_weightUpdateMod1_sigDer_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y16",
      INIT => X"FFFFFFFFA8888888"
    )
    port map (
      ADR0 => mM_ADDERTREE_INTERNAL_Madd_420_0,
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_320_0,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_220_0,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_120_0,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_020_0,
      ADR5 => mM_ADDERTREE_INTERNAL_Madd_620_0,
      O => mM_weightUpdateMod1_sigDer_0_1_17360
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_3_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y17",
      INIT => X"F935539F599533FF"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(2),
      ADR1 => mM_weightUpdateMod0_sigDer(1),
      ADR2 => t_weightDKMult1_multRes(11),
      ADR3 => t_weightDKMult1_multRes(6),
      ADR4 => t_weightDKMult1_multRes(5),
      ADR5 => weightDeltaKOutNode_8_Q,
      O => N686
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_3_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y17",
      INIT => X"F935539F599533FF"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(2),
      ADR1 => mM_weightUpdateMod0_sigDer(1),
      ADR2 => t_weightDKMult1_multRes(11),
      ADR3 => t_weightDKMult1_multRes(6),
      ADR4 => t_weightDKMult1_multRes(5),
      ADR5 => weightDeltaKOutNode_8_Q,
      O => N689
    );
  mM_weightUpdateMod1_sigDer_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X11Y17",
      INIT => X"0001101188899899"
    )
    port map (
      ADR0 => mM_ADDERTREE_INTERNAL_Madd_720_0,
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_620_0,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_420_0,
      ADR3 => mM_N28,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_520_0,
      ADR5 => mM_N26,
      O => mM_weightUpdateMod0_sigDer(2)
    );
  mM_weightUpdateMod1_sigDer_2_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y17",
      INIT => X"A78FAF8FA78F8F8F"
    )
    port map (
      ADR0 => mM_ADDERTREE_INTERNAL_Madd_420_0,
      ADR1 => mM_ADDERTREE_INTERNAL_Madd_320_0,
      ADR2 => mM_ADDERTREE_INTERNAL_Madd_520_0,
      ADR3 => mM_ADDERTREE_INTERNAL_Madd_220_0,
      ADR4 => mM_ADDERTREE_INTERNAL_Madd_120_0,
      ADR5 => mM_ADDERTREE_INTERNAL_Madd_020_0,
      O => mM_N26
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_2_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y18",
      INIT => X"0CC00CC00CC0CC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightUpdateMod0_sigDer(1),
      ADR2 => t_weightDKMult1_multRes(11),
      ADR3 => t_weightDKMult1_multRes(6),
      ADR4 => t_weightDKMult1_multRes(5),
      ADR5 => weightDeltaKOutNode_8_Q,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_1_x_weightUpdateMod1_multR_posIn2_2_mand1_16550
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_3_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y18",
      INIT => X"9F5335F9955933FF"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(2),
      ADR1 => mM_weightUpdateMod0_sigDer(1),
      ADR2 => t_weightDKMult1_multRes(11),
      ADR3 => t_weightDKMult1_multRes(6),
      ADR4 => t_weightDKMult1_multRes(5),
      ADR5 => weightDeltaKOutNode_8_Q,
      O => N690
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y18",
      INIT => X"9F5335F9955933FF"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(3),
      ADR1 => mM_weightUpdateMod0_sigDer(2),
      ADR2 => t_weightDKMult1_multRes(11),
      ADR3 => t_weightDKMult1_multRes(6),
      ADR4 => t_weightDKMult1_multRes(5),
      ADR5 => weightDeltaKOutNode_8_Q,
      O => N705
    );
  t_weightDKMult1_Mmux_output51 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y20",
      INIT => X"F00F0FF0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => t_weightDKMult1_multRes(10),
      ADR3 => t_deltaKTemp(7),
      ADR4 => t_weightIn1(7),
      ADR5 => t_weightDKMult1_Mmux_output51_16543,
      O => weightDeltaKOutNode_14_Q
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y21",
      INIT => X"000CCCC0CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightUpdateMod0_sigDer(3),
      ADR2 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR3 => weightDeltaKOutNode_12_Q,
      ADR4 => weightDeltaKOutNode_13_Q,
      ADR5 => weightDeltaKOutNode_15_Q,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_5_mand1_16565
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y21",
      INIT => X"000CCCC0CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightUpdateMod0_sigDer(3),
      ADR2 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR3 => weightDeltaKOutNode_12_Q,
      ADR4 => weightDeltaKOutNode_13_Q,
      ADR5 => weightDeltaKOutNode_15_Q,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_5_mand1_16589
    );
  t_weightDKMult1_Mmux_output511 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y21",
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR0 => t_weightDKMult1_multRes(9),
      ADR1 => t_weightDKMult1_multRes(8),
      ADR2 => t_weightDKMult1_multRes(7),
      ADR3 => t_weightDKMult1_multRes(6),
      ADR4 => t_weightDKMult1_multRes(5),
      ADR5 => weightDeltaKOutNode_8_Q,
      O => t_weightDKMult1_Mmux_output51_16543
    );
  t_weightDKMult1_Mmux_output62 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y21",
      INIT => X"C3C33C3CC3FF3C00"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weightIn1(7),
      ADR2 => t_deltaKTemp(7),
      ADR3 => t_weightDKMult1_multRes(10),
      ADR4 => t_weightDKMult1_multRes(11),
      ADR5 => t_weightDKMult1_Mmux_output51_16543,
      O => weightDeltaKOutNode_15_Q
    );
  t_weight2_Mmux_o331 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y28",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn2(3),
      ADR5 => mROut(3),
      O => t_weight2_o3(2)
    );
  t_weight2_Mmux_o321 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y28",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn2(2),
      ADR5 => mROut(3),
      O => t_weight2_o3(1)
    );
  mR_sig_Mram_output11214 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y28",
      INIT => X"808000000F030F03"
    )
    port map (
      ADR0 => mR_sig_Mram_output11211_17283,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_520_0,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_620_0,
      ADR3 => mR_sig_Mram_output11212_17284,
      ADR4 => mR_sig_Mram_output1121,
      ADR5 => mR_ADDERTREE_INTERNAL_Madd_720_0,
      O => mROut(3)
    );
  mR_sig_Mram_output11211 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y28",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_320_0,
      ADR5 => mR_ADDERTREE_INTERNAL_Madd_420_0,
      O => mR_sig_Mram_output1121
    );
  t_weight2_Mmux_o261 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y29",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn2(7),
      ADR5 => mROut(2),
      O => t_weight2_o2(5)
    );
  t_weight2_Mmux_o351 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y29",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn2(5),
      ADR5 => mROut(3),
      O => t_weight2_o3(4)
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y34",
      INIT => X"000CCCC0CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weightUpdateMod0_sigDer(2),
      ADR2 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR3 => weightDeltaKOutNode_20_Q,
      ADR4 => weightDeltaKOutNode_21_Q,
      ADR5 => t_weightDKMult2_Mmux_output82_16413,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_5_mand1_16510
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y34",
      INIT => X"000CCCC0CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weightUpdateMod0_sigDer(2),
      ADR2 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR3 => weightDeltaKOutNode_20_Q,
      ADR4 => weightDeltaKOutNode_21_Q,
      ADR5 => t_weightDKMult2_Mmux_output82_16413,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_5_mand1_16534
    );
  t_weightDKMult2_Mmux_output6 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y34",
      INIT => X"C33CC33CC33CCCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weightDKMult2_multRes(9),
      ADR2 => t_deltaKTemp(7),
      ADR3 => t_weightIn2(7),
      ADR4 => t_weightDKMult2_multRes(8),
      ADR5 => t_weightDKMult2_Mmux_output6_SW0_16502,
      O => weightDeltaKOutNode_21_Q
    );
  t_weightDKMult2_Mmux_output6_SW0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y34",
      INIT => X"FFFFFFFFFFFFFFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => t_weightDKMult2_multRes(7),
      ADR3 => t_weightDKMult2_multRes(6),
      ADR4 => t_weightDKMult2_multRes(5),
      ADR5 => weightDeltaKOutNode_16_Q,
      O => t_weightDKMult2_Mmux_output6_SW0_16502
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y35",
      INIT => X"000CCCC0CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weightUpdateMod0_sigDer(3),
      ADR2 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR3 => weightDeltaKOutNode_20_Q,
      ADR4 => weightDeltaKOutNode_21_Q,
      ADR5 => weightDeltaKOutNode_23_Q,
      O => mR_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_3_x_weightUpdateMod1_multR_posIn2_5_mand1_16512
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y35",
      INIT => X"000CCCC0CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weightUpdateMod0_sigDer(3),
      ADR2 => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR3 => weightDeltaKOutNode_20_Q,
      ADR4 => weightDeltaKOutNode_21_Q,
      ADR5 => weightDeltaKOutNode_23_Q,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_3_x_weightUpdateMod0_multR_posIn2_5_mand1_16536
    );
  t_weightDKMult2_Mmux_output711 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y35",
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR0 => t_weightDKMult2_multRes(9),
      ADR1 => t_weightDKMult2_multRes(8),
      ADR2 => t_weightDKMult2_multRes(7),
      ADR3 => t_weightDKMult2_multRes(6),
      ADR4 => t_weightDKMult2_multRes(5),
      ADR5 => weightDeltaKOutNode_16_Q,
      O => t_weightDKMult2_Mmux_output71_16490
    );
  t_weightDKMult2_Mmux_output82 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y35",
      INIT => X"C3C33C3CC3FF3C00"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weightIn2(7),
      ADR2 => t_deltaKTemp(7),
      ADR3 => t_weightDKMult2_multRes(10),
      ADR4 => t_weightDKMult2_multRes(11),
      ADR5 => t_weightDKMult2_Mmux_output71_16490,
      O => weightDeltaKOutNode_23_Q
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_111_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y38",
      INIT => X"FFFFFFF11111111F"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(0),
      ADR1 => mR_weightUpdateMod0_sigDer(2),
      ADR2 => t_weightDKMult2_multRes(6),
      ADR3 => t_weightDKMult2_multRes(5),
      ADR4 => weightDeltaKOutNode_16_Q,
      ADR5 => weightDeltaKOutNode_19_Q,
      O => N169
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_111_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y38",
      INIT => X"FFFFFFF11111111F"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(0),
      ADR1 => mR_weightUpdateMod0_sigDer(2),
      ADR2 => t_weightDKMult2_multRes(6),
      ADR3 => t_weightDKMult2_multRes(5),
      ADR4 => weightDeltaKOutNode_16_Q,
      ADR5 => weightDeltaKOutNode_19_Q,
      O => N166
    );
  t_weightDKMult2_Mmux_output41 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y38",
      INIT => X"96969696969696F0"
    )
    port map (
      ADR0 => t_weightIn2(7),
      ADR1 => t_deltaKTemp(7),
      ADR2 => t_weightDKMult2_multRes(7),
      ADR3 => t_weightDKMult2_multRes(6),
      ADR4 => t_weightDKMult2_multRes(5),
      ADR5 => weightDeltaKOutNode_16_Q,
      O => weightDeltaKOutNode_19_Q
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_111_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y38",
      INIT => X"FFFFFF0000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mR_weightUpdateMod0_sigDer(0),
      ADR4 => mR_weightUpdateMod0_sigDer(2),
      ADR5 => weightDeltaKOutNode_19_Q,
      O => N165
    );
  mL_weightUpdateMod1_sigDer_2_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y51",
      INIT => X"CFCFCFCFFFF3F3F3"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_ADDERTREE_INTERNAL_Madd_520_0,
      ADR2 => mL_ADDERTREE_INTERNAL_Madd_220_0,
      ADR3 => mL_ADDERTREE_INTERNAL_Madd_120_0,
      ADR4 => mL_ADDERTREE_INTERNAL_Madd_020_0,
      ADR5 => mL_ADDERTREE_INTERNAL_Madd_320_0,
      O => mL_N28
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y59",
      INIT => X"00AA02A8AA00AA00"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multAll_posIn1(5),
      ADR1 => mL_weightUpdateMod1_multR_multRes_7_0,
      ADR2 => mL_weightUpdateMod1_multR_multRes_8_0,
      ADR3 => mL_weightUpdateMod1_multR_multRes_9_0,
      ADR4 => N485,
      ADR5 => mL_weightUpdateMod1_multR_multRes_11_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_5_mand1_15153
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn2711_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y59",
      INIT => X"FFFFFFFFFFFFFF87"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multL_multRes_11_0,
      ADR1 => mL_weightUpdateMod1_multL_multRes_6_0,
      ADR2 => mL_weightUpdateMod1_multL_multRes_7_0,
      ADR3 => mL_weightUpdateMod1_multR_multRes_4_0,
      ADR4 => mL_weightUpdateMod1_multR_multRes_5_0,
      ADR5 => mL_weightUpdateMod1_multR_multRes_6_0,
      O => N189
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y60",
      INIT => X"00AA02A8AA00AA00"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multAll_posIn1(4),
      ADR1 => mL_weightUpdateMod1_multR_multRes_7_0,
      ADR2 => mL_weightUpdateMod1_multR_multRes_8_0,
      ADR3 => mL_weightUpdateMod1_multR_multRes_9_0,
      ADR4 => N485,
      ADR5 => mL_weightUpdateMod1_multR_multRes_11_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_5_mand1_15149
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y60",
      INIT => X"00AA02A8AA00AA00"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multAll_posIn1(3),
      ADR1 => mL_weightUpdateMod1_multR_multRes_7_0,
      ADR2 => mL_weightUpdateMod1_multR_multRes_8_0,
      ADR3 => mL_weightUpdateMod1_multR_multRes_9_0,
      ADR4 => N485,
      ADR5 => mL_weightUpdateMod1_multR_multRes_11_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_5_mand1_15145
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn2511_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y60",
      INIT => X"FFFFFFFFFFFFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mL_weightUpdateMod1_multR_multRes_4_0,
      ADR4 => mL_weightUpdateMod1_multR_multRes_5_0,
      ADR5 => mL_weightUpdateMod1_multR_multRes_6_0,
      O => N485
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y60",
      INIT => X"00AA02A8AA00AA00"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multL_multRes_6_0,
      ADR1 => mL_weightUpdateMod1_multR_multRes_7_0,
      ADR2 => mL_weightUpdateMod1_multR_multRes_8_0,
      ADR3 => mL_weightUpdateMod1_multR_multRes_9_0,
      ADR4 => N485,
      ADR5 => mL_weightUpdateMod1_multR_multRes_11_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_5_mand1_15140
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn261_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y61",
      INIT => X"0000AAAA0002AAA8"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multAll_posIn1(4),
      ADR1 => mL_weightUpdateMod1_multR_multRes_6_0,
      ADR2 => mL_weightUpdateMod1_multR_multRes_7_0,
      ADR3 => mL_weightUpdateMod1_multR_multRes_8_0,
      ADR4 => mL_weightUpdateMod1_multR_multRes_9_0,
      ADR5 => N475,
      O => N750
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn261_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y61",
      INIT => X"0000AAAA0002AAA8"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multAll_posIn1(3),
      ADR1 => mL_weightUpdateMod1_multR_multRes_6_0,
      ADR2 => mL_weightUpdateMod1_multR_multRes_7_0,
      ADR3 => mL_weightUpdateMod1_multR_multRes_8_0,
      ADR4 => mL_weightUpdateMod1_multR_multRes_9_0,
      ADR5 => N475,
      O => N735
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn2511_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y61",
      INIT => X"FFFFFFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weightUpdateMod1_multR_multRes_4_0,
      ADR5 => mL_weightUpdateMod1_multR_multRes_5_0,
      O => N475
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn261 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y61",
      INIT => X"00FF01FEFF00FF00"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multR_multRes_6_0,
      ADR1 => mL_weightUpdateMod1_multR_multRes_7_0,
      ADR2 => mL_weightUpdateMod1_multR_multRes_8_0,
      ADR3 => mL_weightUpdateMod1_multR_multRes_9_0,
      ADR4 => N475,
      ADR5 => mL_weightUpdateMod1_multR_multRes_11_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_0_x_weightUpdateMod1_multAll_posIn2_5_mand
    );
  mM_weight1_Mmux_output4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y5",
      INIT => X"000000000000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight1_ADDERTREE_INTERNAL_Madd_03_0,
      ADR5 => mM_weight1_ADDERTREE_INTERNAL_Madd_13_0,
      O => N70
    );
  mM_weight1_Mmux_output4 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y5",
      INIT => X"8FDF8F8FD080D0D0"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => mM_weightIn1(3),
      ADR2 => mM_weightIn1(7),
      ADR3 => mM_weight1_ADDERTREE_INTERNAL_Madd_23_0,
      ADR4 => N70,
      ADR5 => mM_weight1_ADDERTREE_INTERNAL_Madd_33_0,
      O => mM_weightOut1(3)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_2_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y19",
      INIT => X"9F3553F9933955FF"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(0),
      ADR1 => mM_weightUpdateMod0_sigDer(1),
      ADR2 => t_weightDKMult1_multRes(11),
      ADR3 => t_weightDKMult1_multRes(6),
      ADR4 => t_weightDKMult1_multRes(5),
      ADR5 => weightDeltaKOutNode_8_Q,
      O => N669
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y19",
      INIT => X"9F5335F9955933FF"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(3),
      ADR1 => mM_weightUpdateMod0_sigDer(2),
      ADR2 => t_weightDKMult1_multRes(11),
      ADR3 => t_weightDKMult1_multRes(6),
      ADR4 => t_weightDKMult1_multRes(5),
      ADR5 => weightDeltaKOutNode_8_Q,
      O => N702
    );
  N723_N723_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_114,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_114_0
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y25",
      INIT => X"D7D7D7D7D7D7D744"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(1),
      ADR1 => t_weightDKMult1_multRes(7),
      ADR2 => t_weightDKMult1_multRes(11),
      ADR3 => t_weightDKMult1_multRes(6),
      ADR4 => t_weightDKMult1_multRes(5),
      ADR5 => weightDeltaKOutNode_8_Q,
      O => N723
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X12Y25"
    )
    port map (
      CI => mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_cy_10_Q_16702,
      CYINIT => '0',
      CO(3) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_DI_2_UNCONNECTED,
      DI(1) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_DI_1_UNCONNECTED,
      DI(0) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_DI_0_UNCONNECTED,
      O(3) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_O_3_UNCONNECTED,
      O(2) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_O_2_UNCONNECTED,
      O(1) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_O_1_UNCONNECTED,
      O(0) => mM_weightUpdateMod0_multR_Mmult_multRes_Madd_114,
      S(3) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_S_3_UNCONNECTED,
      S(2) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_S_2_UNCONNECTED,
      S(1) => NLW_mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_xor_11_S_1_UNCONNECTED,
      S(0) => '0'
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1402_A6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X12Y25",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1402_A6LUT_O_UNCONNECTED
    );
  mR_sig_Mram_output11212 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y28",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_120_0,
      ADR5 => mR_ADDERTREE_INTERNAL_Madd_220_0,
      O => mR_sig_Mram_output11211_17283
    );
  mR_sig_Mram_output8113 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y30",
      INIT => X"00C000C002020E0E"
    )
    port map (
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_420_0,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_520_0,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_620_0,
      ADR3 => mR_N24,
      ADR4 => mR_N23,
      ADR5 => mR_ADDERTREE_INTERNAL_Madd_720_0,
      O => mROut(2)
    );
  mR_sig_Mram_output8113_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y30",
      INIT => X"FFFFC00000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_020_0,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_120_0,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_220_0,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_320_0,
      ADR5 => mR_ADDERTREE_INTERNAL_Madd_420_0,
      O => mR_N23
    );
  mR_N1_mR_N1_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_sigDer_0_2_12362,
      O => mR_weightUpdateMod1_sigDer_0_2_0
    );
  mR_weightUpdateMod1_sigDer_1_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y31",
      INIT => X"8155FFFF8155FFFF"
    )
    port map (
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_420_0,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_220_0,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_120_0,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_320_0,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_720_0,
      ADR5 => '1',
      O => mR_N1
    );
  mR_weightUpdateMod1_sigDer_0_2 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y31",
      INIT => X"01550155"
    )
    port map (
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_420_0,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_220_0,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_120_0,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_320_0,
      ADR4 => '1',
      O => mR_weightUpdateMod1_sigDer_0_2_12362
    );
  mR_weightUpdateMod1_sigDer_1_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y31",
      INIT => X"EEEA5757FFFFFFFF"
    )
    port map (
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_320_0,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_220_0,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_120_0,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_020_0,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_420_0,
      ADR5 => mR_ADDERTREE_INTERNAL_Madd_720_0,
      O => mR_N3
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_2_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y32",
      INIT => X"9F3553F9933955FF"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(0),
      ADR1 => mR_weightUpdateMod0_sigDer(1),
      ADR2 => t_weightDKMult2_multRes(11),
      ADR3 => t_weightDKMult2_multRes(6),
      ADR4 => t_weightDKMult2_multRes(5),
      ADR5 => weightDeltaKOutNode_16_Q,
      O => N678
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_2_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y32",
      INIT => X"F953359F399355FF"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(0),
      ADR1 => mR_weightUpdateMod0_sigDer(1),
      ADR2 => t_weightDKMult2_multRes(11),
      ADR3 => t_weightDKMult2_multRes(6),
      ADR4 => t_weightDKMult2_multRes(5),
      ADR5 => weightDeltaKOutNode_16_Q,
      O => N677
    );
  mR_weightUpdateMod1_sigDer_0_3 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y32",
      INIT => X"3F33FCFC0F03CCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_720_0,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_520_0,
      ADR3 => mR_weightUpdateMod1_sigDer_0_2_0,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_620_0,
      ADR5 => mR_weightUpdateMod1_sigDer_0_1_17365,
      O => mR_weightUpdateMod0_sigDer(0)
    );
  mR_weightUpdateMod1_sigDer_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y32",
      INIT => X"FFFFFFFFA8888888"
    )
    port map (
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_420_0,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_320_0,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_220_0,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_120_0,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_020_0,
      ADR5 => mR_ADDERTREE_INTERNAL_Madd_620_0,
      O => mR_weightUpdateMod1_sigDer_0_1_17365
    );
  mR_weightUpdateMod1_sigDer_3_2 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y33",
      INIT => X"0000000F000F000F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_520_0,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_620_0,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_320_0,
      ADR5 => mR_ADDERTREE_INTERNAL_Madd_220_0,
      O => mR_weightUpdateMod1_sigDer_3_2_17285
    );
  mR_weightUpdateMod1_sigDer_2_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y34",
      INIT => X"CFCFCFCFFFF3F3F3"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_520_0,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_220_0,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_120_0,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_020_0,
      ADR5 => mR_ADDERTREE_INTERNAL_Madd_320_0,
      O => mR_N28
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_2_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y37",
      INIT => X"0CC00CC00CC0CC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weightUpdateMod0_sigDer(1),
      ADR2 => t_weightDKMult2_multRes(11),
      ADR3 => t_weightDKMult2_multRes(6),
      ADR4 => t_weightDKMult2_multRes(5),
      ADR5 => weightDeltaKOutNode_16_Q,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_2_mand1_16524
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_11 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y37",
      INIT => X"3C3C3C3C3C3C3CCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weightDKMult2_multRes(7),
      ADR2 => t_weightDKMult2_multRes(11),
      ADR3 => t_weightDKMult2_multRes(6),
      ADR4 => t_weightDKMult2_multRes(5),
      ADR5 => weightDeltaKOutNode_16_Q,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1
    );
  mL_ADDERTREE_INTERNAL_Madd16_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y50",
      INIT => X"C4000000CC000000"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => input_result(1),
      ADR2 => mL_weightIn1(0),
      ADR3 => mL_weightIn0(0),
      ADR4 => mL_weightIn0(7),
      ADR5 => mL_weightIn1(7),
      O => N374
    );
  mL_ADDERTREE_INTERNAL_Madd16_lut_0_8_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y51",
      INIT => X"F359F3F3FF55FFFF"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => input_result(0),
      ADR2 => mL_weightIn1(0),
      ADR3 => mL_weightIn0(0),
      ADR4 => mL_weightIn0(7),
      ADR5 => mL_weightIn1(7),
      O => N385
    );
  N764_N764_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_115,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_115_0
    );
  N764_N764_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_105,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_105_0
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn261_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y60",
      INIT => X"99999995FFFFFFFF"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multL_multRes_9_0,
      ADR1 => mL_weightUpdateMod1_multL_multRes_11_0,
      ADR2 => mL_weightUpdateMod1_multL_multRes_8_0,
      ADR3 => mL_weightUpdateMod1_multL_multRes_6_0,
      ADR4 => mL_weightUpdateMod1_multL_multRes_7_0,
      ADR5 => mL_weightUpdateMod1_multR_multRes_9_0,
      O => N764
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X12Y60"
    )
    port map (
      CI => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy(6),
      CYINIT => '0',
      CO(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_DI_2_UNCONNECTED,
      DI(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_DI_1_UNCONNECTED,
      DI(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_101_0,
      O(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_O_3_UNCONNECTED,
      O(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_O_2_UNCONNECTED,
      O(1) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_115,
      O(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_105,
      S(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_S_3_UNCONNECTED,
      S(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_S_2_UNCONNECTED,
      S(1) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(8),
      S(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(7)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y60",
      INIT => X"00FF00F0FF00FF0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR3 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_3_12,
      ADR4 => mL_weightUpdateMod1_multAll_posIn2_4_Q,
      ADR5 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_111_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(8)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y60",
      INIT => X"00FF00F0FF00FF0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR3 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_3_12,
      ADR4 => mL_weightUpdateMod1_multAll_posIn2_3_Q,
      ADR5 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_101_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(7)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_CMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_63,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_63_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_BMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_53,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_53_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_AMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(4),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_4_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y61",
      INIT => X"000CCCC0CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_weightUpdateMod1_multL_multRes_6_0,
      ADR2 => mL_weightUpdateMod1_multR_multRes_4_0,
      ADR3 => mL_weightUpdateMod1_multR_multRes_5_0,
      ADR4 => mL_weightUpdateMod1_multR_multRes_6_0,
      ADR5 => mL_weightUpdateMod1_multR_multRes_11_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_17366
    );
  ProtoComp369_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X12Y61"
    )
    port map (
      O => ProtoComp369_CYINITGND_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X12Y61"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp369_CYINITGND_0,
      CO(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_DI_2_UNCONNECTED,
      DI(1) => '0',
      DI(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_17366,
      O(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_O_3_UNCONNECTED,
      O(2) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_63,
      O(1) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_53,
      O(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(4),
      S(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_S_3_UNCONNECTED,
      S(2) => '0',
      S(1) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_5_Q_12461,
      S(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_4_Q_12485
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1190_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X12Y61",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1190_C6LUT_O_UNCONNECTED
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y61",
      INIT => X"0CC0CC000CC0CC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_weightUpdateMod1_multAll_posIn1(4),
      ADR2 => mL_weightUpdateMod1_multR_multRes_4_0,
      ADR3 => mL_weightUpdateMod1_multR_multRes_5_0,
      ADR4 => mL_weightUpdateMod1_multR_multRes_11_0,
      ADR5 => '1',
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_5_Q_12461
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1191_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X12Y61",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1191_B5LUT_O_UNCONNECTED
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y61",
      INIT => X"0CCAA66066AACC00"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multL_multRes_6_0,
      ADR1 => mL_weightUpdateMod1_multAll_posIn1(3),
      ADR2 => mL_weightUpdateMod1_multR_multRes_4_0,
      ADR3 => mL_weightUpdateMod1_multR_multRes_5_0,
      ADR4 => mL_weightUpdateMod1_multR_multRes_6_0,
      ADR5 => mL_weightUpdateMod1_multR_multRes_11_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_4_Q_12485
    );
  mM_weight1_Mmux_output511_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y5",
      INIT => X"00000000000000FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mM_weight1_ADDERTREE_INTERNAL_Madd_03_0,
      ADR4 => mM_weight1_ADDERTREE_INTERNAL_Madd_13_0,
      ADR5 => mM_weight1_ADDERTREE_INTERNAL_Madd_23_0,
      O => N418
    );
  mM_weight1_Mmux_output52 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y5",
      INIT => X"8FDF8F8FD080D0D0"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => mM_weightIn1(4),
      ADR2 => mM_weightIn1(7),
      ADR3 => mM_weight1_ADDERTREE_INTERNAL_Madd_33_0,
      ADR4 => N418,
      ADR5 => mM_weight1_ADDERTREE_INTERNAL_Madd_43_0,
      O => mM_weightOut1(4)
    );
  mM_ADDERTREE_INTERNAL_Madd16_lut_0_8_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y6",
      INIT => X"A06C00CCA0A00000"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => input_result(0),
      ADR2 => mM_weightIn0(0),
      ADR3 => mM_weightIn1(0),
      ADR4 => mM_weightIn0(7),
      ADR5 => mM_weightIn1(7),
      O => N389
    );
  mM_ADDERTREE_INTERNAL_Madd16_lut_0_8_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y6",
      INIT => X"A06C00CCA0A00000"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => input_result(1),
      ADR2 => mM_weightIn1(0),
      ADR3 => mM_weightIn0(0),
      ADR4 => mM_weightIn1(7),
      ADR5 => mM_weightIn0(7),
      O => N388
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y16",
      INIT => X"2828282828282888"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(1),
      ADR1 => t_weightDKMult1_multRes(7),
      ADR2 => t_weightDKMult1_multRes(11),
      ADR3 => t_weightDKMult1_multRes(6),
      ADR4 => t_weightDKMult1_multRes(5),
      ADR5 => weightDeltaKOutNode_8_Q,
      O => N725
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_11 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y17",
      INIT => X"3C3C3C3C3C3C3CCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weightDKMult1_multRes(7),
      ADR2 => t_weightDKMult1_multRes(11),
      ADR3 => t_weightDKMult1_multRes(6),
      ADR4 => t_weightDKMult1_multRes(5),
      ADR5 => weightDeltaKOutNode_8_Q,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_3_1
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_2_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y18",
      INIT => X"0CC00CC00CC0CC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightUpdateMod0_sigDer(0),
      ADR2 => t_weightDKMult1_multRes(11),
      ADR3 => t_weightDKMult1_multRes(6),
      ADR4 => t_weightDKMult1_multRes(5),
      ADR5 => weightDeltaKOutNode_8_Q,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_2_mand1_16545
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_2_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y19",
      INIT => X"0CC00CC00CC0CC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightUpdateMod0_sigDer(0),
      ADR2 => t_weightDKMult1_multRes(11),
      ADR3 => t_weightDKMult1_multRes(6),
      ADR4 => t_weightDKMult1_multRes(5),
      ADR5 => weightDeltaKOutNode_8_Q,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_2_mand1_16572
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_111 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y19",
      INIT => X"0001FFFEFFFF0000"
    )
    port map (
      ADR0 => t_weightDKMult1_multRes(7),
      ADR1 => t_weightDKMult1_multRes(6),
      ADR2 => t_weightDKMult1_multRes(5),
      ADR3 => weightDeltaKOutNode_8_Q,
      ADR4 => weightDeltaKOutNode_12_Q,
      ADR5 => t_weightDKMult1_Mmux_output62_16440,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_2_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y19",
      INIT => X"0CC00CC00CC0CC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightUpdateMod0_sigDer(2),
      ADR2 => t_weightDKMult1_multRes(11),
      ADR3 => t_weightDKMult1_multRes(6),
      ADR4 => t_weightDKMult1_multRes(5),
      ADR5 => weightDeltaKOutNode_8_Q,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_2_mand1_16581
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y20",
      INIT => X"000CCCC0CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightUpdateMod0_sigDer(2),
      ADR2 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR3 => weightDeltaKOutNode_12_Q,
      ADR4 => weightDeltaKOutNode_13_Q,
      ADR5 => t_weightDKMult1_Mmux_output62_16440,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_2_x_weightUpdateMod1_multR_posIn2_5_mand1_16563
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y20",
      INIT => X"000CCCC0CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightUpdateMod0_sigDer(2),
      ADR2 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR3 => weightDeltaKOutNode_12_Q,
      ADR4 => weightDeltaKOutNode_13_Q,
      ADR5 => t_weightDKMult1_Mmux_output62_16440,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_5_mand1_16587
    );
  t_weightDKMult1_Mmux_output4 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y20",
      INIT => X"C33CC33CC33CCCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weightDKMult1_multRes(9),
      ADR2 => t_deltaKTemp(7),
      ADR3 => t_weightIn1(7),
      ADR4 => t_weightDKMult1_multRes(8),
      ADR5 => t_weightDKMult1_Mmux_output4_SW0_16555,
      O => weightDeltaKOutNode_13_Q
    );
  t_weightDKMult1_Mmux_output4_SW0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y20",
      INIT => X"FFFFFFFFFFFFFFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => t_weightDKMult1_multRes(7),
      ADR3 => t_weightDKMult1_multRes(6),
      ADR4 => t_weightDKMult1_multRes(5),
      ADR5 => weightDeltaKOutNode_8_Q,
      O => t_weightDKMult1_Mmux_output4_SW0_16555
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y21",
      INIT => X"000CCCC0CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightUpdateMod0_sigDer(0),
      ADR2 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR3 => weightDeltaKOutNode_12_Q,
      ADR4 => t_weightDKMult1_Mmux_output4_16438,
      ADR5 => t_weightDKMult1_Mmux_output62_16440,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_weightUpdateMod1_multR_posIn1_0_x_weightUpdateMod1_multR_posIn2_5_mand1_16557
    );
  t_weightDKMult1_Mmux_output4_1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y21",
      INIT => X"C33CC33CC33CCCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weightDKMult1_multRes(9),
      ADR2 => t_deltaKTemp(7),
      ADR3 => t_weightIn1(7),
      ADR4 => t_weightDKMult1_multRes(8),
      ADR5 => t_weightDKMult1_Mmux_output4_SW0_16555,
      O => t_weightDKMult1_Mmux_output4_16438
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_111 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y21",
      INIT => X"00002828A000A000"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(1),
      ADR1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_12_Q,
      ADR3 => N159,
      ADR4 => N160,
      ADR5 => t_weightDKMult1_Mmux_output62_16440,
      O => mM_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_11
    );
  t_weightDKMult1_Mmux_output62_1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y21",
      INIT => X"C3C33C3CC3FF3C00"
    )
    port map (
      ADR0 => '1',
      ADR1 => t_weightIn1(7),
      ADR2 => t_deltaKTemp(7),
      ADR3 => t_weightDKMult1_multRes(10),
      ADR4 => t_weightDKMult1_multRes(11),
      ADR5 => t_weightDKMult1_Mmux_output51_16543,
      O => t_weightDKMult1_Mmux_output62_16440
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_111_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y23",
      INIT => X"FFFFFFF11111111F"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(0),
      ADR1 => mM_weightUpdateMod0_sigDer(2),
      ADR2 => t_weightDKMult1_multRes(6),
      ADR3 => t_weightDKMult1_multRes(5),
      ADR4 => weightDeltaKOutNode_8_Q,
      ADR5 => weightDeltaKOutNode_11_Q,
      O => N163
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_111_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y23",
      INIT => X"FFFFFFF11111111F"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(0),
      ADR1 => mM_weightUpdateMod0_sigDer(2),
      ADR2 => t_weightDKMult1_multRes(6),
      ADR3 => t_weightDKMult1_multRes(5),
      ADR4 => weightDeltaKOutNode_8_Q,
      ADR5 => weightDeltaKOutNode_11_Q,
      O => N160
    );
  t_weightDKMult1_Mmux_output21 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y23",
      INIT => X"96969696969696F0"
    )
    port map (
      ADR0 => t_weightIn1(7),
      ADR1 => t_deltaKTemp(7),
      ADR2 => t_weightDKMult1_multRes(7),
      ADR3 => t_weightDKMult1_multRes(6),
      ADR4 => t_weightDKMult1_multRes(5),
      ADR5 => weightDeltaKOutNode_8_Q,
      O => weightDeltaKOutNode_11_Q
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd2_xor_5_111_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y23",
      INIT => X"FFFFFF0000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mM_weightUpdateMod0_sigDer(0),
      ADR4 => mM_weightUpdateMod0_sigDer(2),
      ADR5 => weightDeltaKOutNode_11_Q,
      O => N159
    );
  t_update_inv1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y24",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => update_result_17135,
      O => mL_update_inv
    );
  t_weight2_Mmux_o221 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y28",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => t_weightIn2(3),
      ADR5 => mROut(2),
      O => t_weight2_o2(1)
    );
  mR_sig_Mram_output11213 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y28",
      INIT => X"03333333FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_320_0,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_120_0,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_020_0,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_220_0,
      ADR5 => mR_ADDERTREE_INTERNAL_Madd_420_0,
      O => mR_sig_Mram_output11212_17284
    );
  mR_sig_Mram_output8113_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y30",
      INIT => X"F000000000FFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_120_0,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_220_0,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_320_0,
      ADR5 => mR_ADDERTREE_INTERNAL_Madd_420_0,
      O => mR_N24
    );
  mR_weightUpdateMod1_sigDer_1_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y31",
      INIT => X"FFFFFFFFC8898989"
    )
    port map (
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_320_0,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_420_0,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_220_0,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_120_0,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_020_0,
      ADR5 => mR_ADDERTREE_INTERNAL_Madd_720_0,
      O => mR_N2
    );
  mR_weightUpdateMod1_sigDer_1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y31",
      INIT => X"FFFFFFFFDB9B9B9B"
    )
    port map (
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_320_0,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_420_0,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_220_0,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_120_0,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_020_0,
      ADR5 => mR_ADDERTREE_INTERNAL_Madd_720_0,
      O => mR_N0
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_2_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y31",
      INIT => X"F953359F399355FF"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(0),
      ADR1 => mR_weightUpdateMod0_sigDer(1),
      ADR2 => t_weightDKMult2_multRes(11),
      ADR3 => t_weightDKMult2_multRes(6),
      ADR4 => t_weightDKMult2_multRes(5),
      ADR5 => weightDeltaKOutNode_16_Q,
      O => N674
    );
  mR_weightUpdateMod1_sigDer_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X13Y31",
      INIT => X"028A139B46CE57DF"
    )
    port map (
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_520_0,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_620_0,
      ADR2 => mR_N2,
      ADR3 => mR_N3,
      ADR4 => mR_N0,
      ADR5 => mR_N1,
      O => mR_weightUpdateMod0_sigDer(1)
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y33",
      INIT => X"F935539F599533FF"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(3),
      ADR1 => mR_weightUpdateMod0_sigDer(2),
      ADR2 => t_weightDKMult2_multRes(11),
      ADR3 => t_weightDKMult2_multRes(6),
      ADR4 => t_weightDKMult2_multRes(5),
      ADR5 => weightDeltaKOutNode_16_Q,
      O => N707
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y33",
      INIT => X"F935539F599533FF"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(3),
      ADR1 => mR_weightUpdateMod0_sigDer(2),
      ADR2 => t_weightDKMult2_multRes(11),
      ADR3 => t_weightDKMult2_multRes(6),
      ADR4 => t_weightDKMult2_multRes(5),
      ADR5 => weightDeltaKOutNode_16_Q,
      O => N710
    );
  mR_weightUpdateMod1_sigDer_3_3 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y33",
      INIT => X"F00FF000000F0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_720_0,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_420_0,
      ADR4 => mR_weightUpdateMod1_sigDer_3_2_17285,
      ADR5 => mR_weightUpdateMod1_sigDer_3_1_17370,
      O => mR_weightUpdateMod0_sigDer(3)
    );
  mR_weightUpdateMod1_sigDer_3_1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y33",
      INIT => X"8888888880808000"
    )
    port map (
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_620_0,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_520_0,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_220_0,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_120_0,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_020_0,
      ADR5 => mR_ADDERTREE_INTERNAL_Madd_320_0,
      O => mR_weightUpdateMod1_sigDer_3_1_17370
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_3_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y34",
      INIT => X"F935539F599533FF"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(2),
      ADR1 => mR_weightUpdateMod0_sigDer(1),
      ADR2 => t_weightDKMult2_multRes(11),
      ADR3 => t_weightDKMult2_multRes(6),
      ADR4 => t_weightDKMult2_multRes(5),
      ADR5 => weightDeltaKOutNode_16_Q,
      O => N692
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd3_lut_3_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y34",
      INIT => X"F935539F599533FF"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(2),
      ADR1 => mR_weightUpdateMod0_sigDer(1),
      ADR2 => t_weightDKMult2_multRes(11),
      ADR3 => t_weightDKMult2_multRes(6),
      ADR4 => t_weightDKMult2_multRes(5),
      ADR5 => weightDeltaKOutNode_16_Q,
      O => N695
    );
  mR_weightUpdateMod1_sigDer_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X13Y34",
      INIT => X"0001101188899899"
    )
    port map (
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_720_0,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_620_0,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_420_0,
      ADR3 => mR_N28,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_520_0,
      ADR5 => mR_N26,
      O => mR_weightUpdateMod0_sigDer(2)
    );
  mR_weightUpdateMod1_sigDer_2_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y34",
      INIT => X"A78FAF8FA78F8F8F"
    )
    port map (
      ADR0 => mR_ADDERTREE_INTERNAL_Madd_420_0,
      ADR1 => mR_ADDERTREE_INTERNAL_Madd_320_0,
      ADR2 => mR_ADDERTREE_INTERNAL_Madd_520_0,
      ADR3 => mR_ADDERTREE_INTERNAL_Madd_220_0,
      ADR4 => mR_ADDERTREE_INTERNAL_Madd_120_0,
      ADR5 => mR_ADDERTREE_INTERNAL_Madd_020_0,
      O => mR_N26
    );
  t_weightDKMult2_Mmux_output71 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y37",
      INIT => X"F00F0FF0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => t_weightDKMult2_multRes(10),
      ADR3 => t_deltaKTemp(7),
      ADR4 => t_weightIn2(7),
      ADR5 => t_weightDKMult2_Mmux_output71_16490,
      O => weightDeltaKOutNode_22_Q
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_2_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y38",
      INIT => X"0CC00CC00CC0CC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weightUpdateMod0_sigDer(2),
      ADR2 => t_weightDKMult2_multRes(11),
      ADR3 => t_weightDKMult2_multRes(6),
      ADR4 => t_weightDKMult2_multRes(5),
      ADR5 => weightDeltaKOutNode_16_Q,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_2_x_weightUpdateMod0_multR_posIn2_2_mand1_16528
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_111 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y38",
      INIT => X"0001FFFEFFFF0000"
    )
    port map (
      ADR0 => t_weightDKMult2_multRes(7),
      ADR1 => t_weightDKMult2_multRes(6),
      ADR2 => t_weightDKMult2_multRes(5),
      ADR3 => weightDeltaKOutNode_16_Q,
      ADR4 => weightDeltaKOutNode_20_Q,
      ADR5 => t_weightDKMult2_Mmux_output82_16413,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_11
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_3_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y38",
      INIT => X"9F5335F9955933FF"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(2),
      ADR1 => mR_weightUpdateMod0_sigDer(1),
      ADR2 => t_weightDKMult2_multRes(11),
      ADR3 => t_weightDKMult2_multRes(6),
      ADR4 => t_weightDKMult2_multRes(5),
      ADR5 => weightDeltaKOutNode_16_Q,
      O => N693
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_2_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y39",
      INIT => X"0CC00CC00CC0CC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weightUpdateMod0_sigDer(0),
      ADR2 => t_weightDKMult2_multRes(11),
      ADR3 => t_weightDKMult2_multRes(6),
      ADR4 => t_weightDKMult2_multRes(5),
      ADR5 => weightDeltaKOutNode_16_Q,
      O => mR_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_0_x_weightUpdateMod0_multR_posIn2_2_mand1_16519
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y40",
      INIT => X"9F5335F9955933FF"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(3),
      ADR1 => mR_weightUpdateMod0_sigDer(2),
      ADR2 => t_weightDKMult2_multRes(11),
      ADR3 => t_weightDKMult2_multRes(6),
      ADR4 => t_weightDKMult2_multRes(5),
      ADR5 => weightDeltaKOutNode_16_Q,
      O => N708
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y41",
      INIT => X"2828282828282888"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(1),
      ADR1 => t_weightDKMult2_multRes(7),
      ADR2 => t_weightDKMult2_multRes(11),
      ADR3 => t_weightDKMult2_multRes(6),
      ADR4 => t_weightDKMult2_multRes(5),
      ADR5 => weightDeltaKOutNode_16_Q,
      O => N728
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y41",
      INIT => X"D7D7D7D7D7D7D744"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(1),
      ADR1 => t_weightDKMult2_multRes(7),
      ADR2 => t_weightDKMult2_multRes(11),
      ADR3 => t_weightDKMult2_multRes(6),
      ADR4 => t_weightDKMult2_multRes(5),
      ADR5 => weightDeltaKOutNode_16_Q,
      O => N729
    );
  mL_ADDERTREE_INTERNAL_Madd16_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y50",
      INIT => X"C400CC0000000000"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => input_result(0),
      ADR2 => mL_weightIn0(0),
      ADR3 => mL_weightIn1(0),
      ADR4 => mL_weightIn0(7),
      ADR5 => mL_weightIn1(7),
      O => N373
    );
  mL_ADDERTREE_INTERNAL_Madd16_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y50",
      INIT => X"8000000000000000"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => input_result(1),
      ADR2 => mL_weightIn1(0),
      ADR3 => mL_weightIn0(0),
      ADR4 => mL_weightIn0(7),
      ADR5 => mL_weightIn1(7),
      O => N372
    );
  mL_ADDERTREE_INTERNAL_Madd16_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y50",
      INIT => X"F351F3F3FF55FFFF"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => input_result(0),
      ADR2 => mL_weightIn1(0),
      ADR3 => mL_weightIn0(0),
      ADR4 => mL_weightIn0(7),
      ADR5 => mL_weightIn1(7),
      O => N375
    );
  mL_ADDERTREE_INTERNAL_Madd16 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y50",
      INIT => X"FF00CCCCF0F0AAAA"
    )
    port map (
      ADR0 => N372,
      ADR1 => N374,
      ADR2 => N373,
      ADR3 => N375,
      ADR4 => mL_weight0_ADDERTREE_INTERNAL_Madd_03_0,
      ADR5 => mL_weight1_ADDERTREE_INTERNAL_Madd_03_0,
      O => mL_ADDERTREE_INTERNAL_Madd16_15888
    );
  mL_ADDERTREE_INTERNAL_Madd16_lut_0_8_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y51",
      INIT => X"A06C00CCA0A00000"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => input_result(0),
      ADR2 => mL_weightIn0(0),
      ADR3 => mL_weightIn1(0),
      ADR4 => mL_weightIn0(7),
      ADR5 => mL_weightIn1(7),
      O => N384
    );
  mL_weight1_Mmux_output21 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y52",
      INIT => X"C0FFF3FFF300C000"
    )
    port map (
      ADR0 => '1',
      ADR1 => input_result(0),
      ADR2 => mL_weightIn1(1),
      ADR3 => mL_weightIn1(7),
      ADR4 => mL_weight1_ADDERTREE_INTERNAL_Madd_03_0,
      ADR5 => mL_weight1_ADDERTREE_INTERNAL_Madd_13_0,
      O => mL_weightOut1(1)
    );
  mL_ADDERTREE_INTERNAL_Madd16_lut_0_8_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y52",
      INIT => X"953F3F3F55FFFFFF"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => input_result(0),
      ADR2 => mL_weightIn1(0),
      ADR3 => mL_weightIn0(0),
      ADR4 => mL_weightIn0(7),
      ADR5 => mL_weightIn1(7),
      O => N382
    );
  mL_ADDERTREE_INTERNAL_Madd16_lut_0_8_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y52",
      INIT => X"A06CA0A000CC0000"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => input_result(1),
      ADR2 => mL_weightIn1(0),
      ADR3 => mL_weightIn0(0),
      ADR4 => mL_weightIn0(7),
      ADR5 => mL_weightIn1(7),
      O => N383
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn221 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y59",
      INIT => X"00FFFF00FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mL_weightUpdateMod1_multR_multRes_4_0,
      ADR4 => mL_weightUpdateMod1_multR_multRes_5_0,
      ADR5 => mL_weightUpdateMod1_multR_multRes_11_0,
      O => mL_weightUpdateMod1_multAll_posIn2_1_Q
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn231 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y59",
      INIT => X"000FFFF0FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mL_weightUpdateMod1_multR_multRes_4_0,
      ADR3 => mL_weightUpdateMod1_multR_multRes_5_0,
      ADR4 => mL_weightUpdateMod1_multR_multRes_6_0,
      ADR5 => mL_weightUpdateMod1_multR_multRes_11_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_1_x_weightUpdateMod1_multAll_posIn2_2_mand
    );
  N234_N234_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N235_pack_1,
      O => N235
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn221_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y60",
      INIT => X"FFFFFF5DFFFFFF5D"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multL_multRes_11_0,
      ADR1 => mL_weightUpdateMod1_multL_multRes(10),
      ADR2 => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR3 => mL_weightUpdateMod1_multL_multRes_9_0,
      ADR4 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12,
      ADR5 => '1',
      O => N234
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn221_SW2 : X_LUT5
    generic map(
      LOC => "SLICE_X13Y60",
      INIT => X"AE5D0C5D"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multL_multRes_11_0,
      ADR1 => mL_weightUpdateMod1_multL_multRes(10),
      ADR2 => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR3 => mL_weightUpdateMod1_multL_multRes_9_0,
      ADR4 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12,
      O => N235_pack_1
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_3_121 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y60",
      INIT => X"CCF0F0CCF0F0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => N234,
      ADR2 => N235,
      ADR3 => mL_weightUpdateMod1_multR_multRes_4_0,
      ADR4 => mL_weightUpdateMod1_multR_multRes_5_0,
      ADR5 => mL_weightUpdateMod1_multR_multRes_11_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_3_12
    );
  mM_ADDERTREE_INTERNAL_Madd16_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y6",
      INIT => X"C400CC0000000000"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => input_result(0),
      ADR2 => mM_weightIn0(0),
      ADR3 => mM_weightIn1(0),
      ADR4 => mM_weightIn0(7),
      ADR5 => mM_weightIn1(7),
      O => N378
    );
  mM_ADDERTREE_INTERNAL_Madd16_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y6",
      INIT => X"8000000000000000"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => input_result(1),
      ADR2 => mM_weightIn1(0),
      ADR3 => mM_weightIn0(0),
      ADR4 => mM_weightIn1(7),
      ADR5 => mM_weightIn0(7),
      O => N377
    );
  mM_ADDERTREE_INTERNAL_Madd16_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y6",
      INIT => X"F351F3F3FF55FFFF"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => input_result(0),
      ADR2 => mM_weightIn1(0),
      ADR3 => mM_weightIn0(0),
      ADR4 => mM_weightIn0(7),
      ADR5 => mM_weightIn1(7),
      O => N380
    );
  mM_ADDERTREE_INTERNAL_Madd16 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y6",
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      ADR0 => N377,
      ADR1 => N378,
      ADR2 => N379,
      ADR3 => N380,
      ADR4 => mM_weight0_ADDERTREE_INTERNAL_Madd_03_0,
      ADR5 => mM_weight1_ADDERTREE_INTERNAL_Madd_03_0,
      O => mM_ADDERTREE_INTERNAL_Madd16_15846
    );
  mM_weight0_Mmux_output4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y7",
      INIT => X"000000000000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weight0_ADDERTREE_INTERNAL_Madd_03_0,
      ADR5 => mM_weight0_ADDERTREE_INTERNAL_Madd_13_0,
      O => N66
    );
  mM_weight0_Mmux_output4 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y7",
      INIT => X"8FDF8F8FD080D0D0"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => mM_weightIn0(3),
      ADR2 => mM_weightIn0(7),
      ADR3 => mM_weight0_ADDERTREE_INTERNAL_Madd_23_0,
      ADR4 => N66,
      ADR5 => mM_weight0_ADDERTREE_INTERNAL_Madd_33_0,
      O => mM_weightOut0(3)
    );
  mM_weight0_Mmux_output31 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y8",
      INIT => X"8F8F8FDFD0D0D080"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => mM_weightIn0(2),
      ADR2 => mM_weightIn0(7),
      ADR3 => mM_weight0_ADDERTREE_INTERNAL_Madd_03_0,
      ADR4 => mM_weight0_ADDERTREE_INTERNAL_Madd_13_0,
      ADR5 => mM_weight0_ADDERTREE_INTERNAL_Madd_23_0,
      O => mM_weightOut0(2)
    );
  mM_weight0_Mmux_output61 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y8",
      INIT => X"8F8FD0D08FDFD080"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => mM_weightIn0(5),
      ADR2 => mM_weightIn0(7),
      ADR3 => mM_weight0_ADDERTREE_INTERNAL_Madd_43_0,
      ADR4 => mM_weight0_ADDERTREE_INTERNAL_Madd_53_0,
      ADR5 => mM_weight0_Mmux_output51,
      O => mM_weightOut0(5)
    );
  mM_weight0_Mmux_output511 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y8",
      INIT => X"FFFFFFFFFFFFFFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mM_weight0_ADDERTREE_INTERNAL_Madd_03_0,
      ADR3 => mM_weight0_ADDERTREE_INTERNAL_Madd_13_0,
      ADR4 => mM_weight0_ADDERTREE_INTERNAL_Madd_23_0,
      ADR5 => mM_weight0_ADDERTREE_INTERNAL_Madd_33_0,
      O => mM_weight0_Mmux_output51
    );
  mM_weight0_Mmux_output711_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y9",
      INIT => X"FFFFFFFFFFFFFFFC"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weight0_ADDERTREE_INTERNAL_Madd_03_0,
      ADR2 => mM_weight0_ADDERTREE_INTERNAL_Madd_13_0,
      ADR3 => mM_weight0_ADDERTREE_INTERNAL_Madd_23_0,
      ADR4 => mM_weight0_ADDERTREE_INTERNAL_Madd_33_0,
      ADR5 => mM_weight0_ADDERTREE_INTERNAL_Madd_43_0,
      O => N463
    );
  mM_weight0_Mmux_output81 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y9",
      INIT => X"BCBCBCBCBCBCBCF8"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => mM_weightIn0(7),
      ADR2 => mM_weight0_ADDERTREE_INTERNAL_Madd_73_0,
      ADR3 => mM_weight0_ADDERTREE_INTERNAL_Madd_63_0,
      ADR4 => mM_weight0_ADDERTREE_INTERNAL_Madd_53_0,
      ADR5 => N463,
      O => mM_weightOut0(7)
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_3_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y20",
      INIT => X"9F5335F9955933FF"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(2),
      ADR1 => mM_weightUpdateMod0_sigDer(1),
      ADR2 => t_weightDKMult1_multRes(11),
      ADR3 => t_weightDKMult1_multRes(6),
      ADR4 => t_weightDKMult1_multRes(5),
      ADR5 => weightDeltaKOutNode_8_Q,
      O => N687
    );
  mL_weightUpdateMod1_multAll_Mmux_output81_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y56",
      INIT => X"9696696996666999"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multL_multRes_11_0,
      ADR1 => mL_weightIn1(7),
      ADR2 => weightDeltaKOutNode_7_Q,
      ADR3 => mL_weightUpdateMod1_multR_multRes_10_0,
      ADR4 => mL_weightUpdateMod1_multR_multRes_11_0,
      ADR5 => mL_weightUpdateMod1_multAll_Mmux_posIn271,
      O => N210
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(3),
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_0
    );
  ProtoComp387_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X14Y57"
    )
    port map (
      O => ProtoComp387_CYINITGND_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y57"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp387_CYINITGND_0,
      CO(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_DI_2_UNCONNECTED,
      DI(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_DI_1_UNCONNECTED,
      DI(0) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_DI_0_UNCONNECTED,
      O(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_O_3_UNCONNECTED,
      O(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_O_2_UNCONNECTED,
      O(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_O_1_UNCONNECTED,
      O(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(3),
      S(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_S_3_UNCONNECTED,
      S(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_S_2_UNCONNECTED,
      S(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_S_1_UNCONNECTED,
      S(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_3_Q_12937
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y57",
      INIT => X"00F0F000F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mL_weightUpdateMod1_multL_multRes_6_0,
      ADR3 => mL_weightUpdateMod1_multR_multRes_4_0,
      ADR4 => mL_weightUpdateMod1_multR_multRes_5_0,
      ADR5 => mL_weightUpdateMod1_multR_multRes_11_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_3_Q_12937
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_36_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_36_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_36,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_36_0
    );
  ProtoComp388_CYINITVCC : X_ONE
    generic map(
      LOC => "SLICE_X14Y58"
    )
    port map (
      O => ProtoComp388_CYINITVCC_1
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y58"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp388_CYINITVCC_1,
      CO(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_DI_2_UNCONNECTED,
      DI(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_DI_1_UNCONNECTED,
      DI(0) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_DI_0_UNCONNECTED,
      O(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_O_3_UNCONNECTED,
      O(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_O_2_UNCONNECTED,
      O(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_O_1_UNCONNECTED,
      O(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_36,
      S(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_S_3_UNCONNECTED,
      S(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_S_2_UNCONNECTED,
      S(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_S_1_UNCONNECTED,
      S(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(3)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_3_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y58",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_34_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(3)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11_pack_3,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multL_multRes(11),
      O => mL_weightUpdateMod1_multL_multRes_11_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multL_multRes_10_pack_2,
      O => mL_weightUpdateMod1_multL_multRes(10)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_121 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y60",
      INIT => X"FFFFFFF0FFFFFFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mL_weightUpdateMod1_multL_multRes_8_0,
      ADR3 => mL_weightUpdateMod1_multL_multRes_6_0,
      ADR4 => mL_weightUpdateMod1_multL_multRes_7_0,
      ADR5 => '1',
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_111 : X_LUT5
    generic map(
      LOC => "SLICE_X14Y60",
      INIT => X"FFFFFFFC"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_weightUpdateMod1_multL_multRes_9_0,
      ADR2 => mL_weightUpdateMod1_multL_multRes_8_0,
      ADR3 => mL_weightUpdateMod1_multL_multRes_6_0,
      ADR4 => mL_weightUpdateMod1_multL_multRes_7_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11_pack_3
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y60"
    )
    port map (
      CI => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_cy(9),
      CYINIT => '0',
      CO(3) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_DI_2_UNCONNECTED,
      DI(1) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_DI_1_UNCONNECTED,
      DI(0) => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_10_0,
      O(3) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_O_3_UNCONNECTED,
      O(2) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_O_2_UNCONNECTED,
      O(1) => mL_weightUpdateMod1_multL_multRes(11),
      O(0) => mL_weightUpdateMod1_multL_multRes_10_pack_2,
      S(3) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_S_3_UNCONNECTED,
      S(2) => NLW_mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_xor_11_S_2_UNCONNECTED,
      S(1) => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_11_rt_12959,
      S(0) => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_10_rt_12965
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_4_11 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y60",
      INIT => X"FFBABAFFBABAFFFF"
    )
    port map (
      ADR0 => N86_0,
      ADR1 => mL_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR2 => mL_weightUpdateMod1_multL_multRes(10),
      ADR3 => mL_weightUpdateMod1_multR_multRes_4_0,
      ADR4 => mL_weightUpdateMod1_multR_multRes_5_0,
      ADR5 => mL_weightUpdateMod1_multR_multRes_11_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_8
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X14Y60",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_11_0,
      O => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_11_rt_12959
    );
  mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_10_rt : X_LUT6
    generic map(
      LOC => "SLICE_X14Y60",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_10_0,
      O => mL_weightUpdateMod1_multL_Mmult_multRes_Madd7_lut_10_rt_12965
    );
  INV_mM_weightIn1_7CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => mM_weightIn1_7_INV_mM_weightIn1_7CLK
    );
  INV_mM_weightIn1_6CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => mM_weightIn1_7_INV_mM_weightIn1_6CLK
    );
  INV_mM_weightIn1_5CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => mM_weightIn1_7_INV_mM_weightIn1_5CLK
    );
  INV_mM_weightIn1_4CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => mM_weightIn1_7_INV_mM_weightIn1_4CLK
    );
  mM_weightIn1_7 : X_FF
    generic map(
      LOC => "SLICE_X15Y1",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => mM_weightIn1_7_INV_mM_weightIn1_7CLK,
      I => mM_w1Stor(7),
      O => mM_weightIn1(7),
      RST => GND,
      SET => GND
    );
  mM_weightUpdateMod1_multAll_Mmux_output511_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y1",
      INIT => X"000000000000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weightUpdateMod1_fullProd_0_0,
      ADR5 => mM_weightUpdateMod1_multAll_multRes_5_0,
      O => N406
    );
  mM_weightIn1_6 : X_FF
    generic map(
      LOC => "SLICE_X15Y1",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => mM_weightIn1_7_INV_mM_weightIn1_6CLK,
      I => mM_w1Stor(6),
      O => mM_weightIn1(6),
      RST => GND,
      SET => GND
    );
  mM_weightIn1_5 : X_FF
    generic map(
      LOC => "SLICE_X15Y1",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => mM_weightIn1_7_INV_mM_weightIn1_5CLK,
      I => mM_w1Stor(5),
      O => mM_weightIn1(5),
      RST => GND,
      SET => GND
    );
  mM_weightIn1_4 : X_FF
    generic map(
      LOC => "SLICE_X15Y1",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => mM_weightIn1_7_INV_mM_weightIn1_4CLK,
      I => mM_w1Stor(4),
      O => mM_weightIn1(4),
      RST => GND,
      SET => GND
    );
  mM_weightUpdateMod1_multAll_Mmux_output511_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y1",
      INIT => X"C3C3C3C3C3C3C333"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightIn1(6),
      ADR2 => mM_weightUpdateMod1_multAll_Mmux_output71,
      ADR3 => mM_weightUpdateMod1_fullProd_0_0,
      ADR4 => mM_weightUpdateMod1_multAll_multRes_6_0,
      ADR5 => mM_weightUpdateMod1_multAll_multRes_5_0,
      O => N541
    );
  INV_mM_weightIn1_3CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => mM_weightIn1_3_INV_mM_weightIn1_3CLK
    );
  INV_mM_weightIn1_2CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => mM_weightIn1_3_INV_mM_weightIn1_2CLK
    );
  INV_mM_weightIn1_1CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => mM_weightIn1_3_INV_mM_weightIn1_1CLK
    );
  INV_mM_weightIn1_0CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => mM_weightIn1_3_INV_mM_weightIn1_0CLK
    );
  mM_weightIn1_3 : X_FF
    generic map(
      LOC => "SLICE_X15Y2",
      INIT => '1'
    )
    port map (
      CE => mL_update_inv,
      CLK => mM_weightIn1_3_INV_mM_weightIn1_3CLK,
      I => mM_w1Stor(3),
      O => mM_weightIn1(3),
      SET => GND,
      RST => GND
    );
  mM_weightUpdateMod1_multAll_Mmux_output511 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y2",
      INIT => X"FFFFFFFFFFFFFFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mM_weightUpdateMod1_fullProd_0_0,
      ADR3 => mM_weightUpdateMod1_multAll_multRes_5_0,
      ADR4 => mM_weightUpdateMod1_multAll_multRes_6_0,
      ADR5 => mM_weightUpdateMod1_multAll_multRes_7_0,
      O => mM_weightUpdateMod1_multAll_Mmux_output51
    );
  mM_weightIn1_2 : X_FF
    generic map(
      LOC => "SLICE_X15Y2",
      INIT => '1'
    )
    port map (
      CE => mL_update_inv,
      CLK => mM_weightIn1_3_INV_mM_weightIn1_2CLK,
      I => mM_w1Stor(2),
      O => mM_weightIn1(2),
      SET => GND,
      RST => GND
    );
  mM_weightIn1_1 : X_FF
    generic map(
      LOC => "SLICE_X15Y2",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => mM_weightIn1_3_INV_mM_weightIn1_1CLK,
      I => mM_w1Stor(1),
      O => mM_weightIn1(1),
      RST => GND,
      SET => GND
    );
  mM_weightIn1_0 : X_FF
    generic map(
      LOC => "SLICE_X15Y2",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => mM_weightIn1_3_INV_mM_weightIn1_0CLK,
      I => mM_w1Stor(0),
      O => mM_weightIn1(0),
      RST => GND,
      SET => GND
    );
  mM_weightUpdateMod1_multAll_Mmux_output511_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y3",
      INIT => X"F00FF00FF00F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mM_weightIn1(5),
      ADR3 => mM_weightUpdateMod1_multAll_Mmux_output71,
      ADR4 => mM_weightUpdateMod1_fullProd_0_0,
      ADR5 => mM_weightUpdateMod1_multAll_multRes_5_0,
      O => N430
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn2711 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y3",
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multR_multRes_4_0,
      ADR1 => mM_weightUpdateMod1_multR_multRes_5_0,
      ADR2 => mM_weightUpdateMod1_multR_multRes_6_0,
      ADR3 => mM_weightUpdateMod1_multR_multRes_7_0,
      ADR4 => mM_weightUpdateMod1_multR_multRes_8_0,
      ADR5 => mM_weightUpdateMod1_multR_multRes_9_0,
      O => mM_weightUpdateMod1_multAll_Mmux_posIn271
    );
  mM_weightUpdateMod1_multAll_Mmux_output711 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y3",
      INIT => X"C3C33C3CC3333CCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightUpdateMod1_multL_multRes_11_0,
      ADR2 => weightDeltaKOutNode_15_Q,
      ADR3 => mM_weightUpdateMod1_multR_multRes_10_0,
      ADR4 => mM_weightUpdateMod1_multR_multRes_11_0,
      ADR5 => mM_weightUpdateMod1_multAll_Mmux_posIn271,
      O => mM_weightUpdateMod1_multAll_Mmux_output71
    );
  mM_weightUpdateMod1_multAll_Mmux_output81_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y3",
      INIT => X"FF0000FF00FF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mM_weightIn1(7),
      ADR4 => mM_weightUpdateMod1_multAll_Mmux_output71,
      ADR5 => mM_weightUpdateMod1_multAll_multRes_8_0,
      O => N215
    );
  mM_weight1_Mmux_output31 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y4",
      INIT => X"8F8F8FDFD0D0D080"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => mM_weightIn1(2),
      ADR2 => mM_weightIn1(7),
      ADR3 => mM_weight1_ADDERTREE_INTERNAL_Madd_03_0,
      ADR4 => mM_weight1_ADDERTREE_INTERNAL_Madd_13_0,
      ADR5 => mM_weight1_ADDERTREE_INTERNAL_Madd_23_0,
      O => mM_weightOut1(2)
    );
  mM_weight1_Mmux_output21 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y4",
      INIT => X"C0FFF3FFF300C000"
    )
    port map (
      ADR0 => '1',
      ADR1 => input_result(0),
      ADR2 => mM_weightIn1(1),
      ADR3 => mM_weightIn1(7),
      ADR4 => mM_weight1_ADDERTREE_INTERNAL_Madd_03_0,
      ADR5 => mM_weight1_ADDERTREE_INTERNAL_Madd_13_0,
      O => mM_weightOut1(1)
    );
  mM_weight1_Mmux_output61 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y5",
      INIT => X"8F8FD0D08FDFD080"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => mM_weightIn1(5),
      ADR2 => mM_weightIn1(7),
      ADR3 => mM_weight1_ADDERTREE_INTERNAL_Madd_43_0,
      ADR4 => mM_weight1_ADDERTREE_INTERNAL_Madd_53_0,
      ADR5 => mM_weight1_Mmux_output51,
      O => mM_weightOut1(5)
    );
  mM_weight1_Mmux_output511 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y5",
      INIT => X"FFFFFFFFFFFFFFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mM_weight1_ADDERTREE_INTERNAL_Madd_03_0,
      ADR3 => mM_weight1_ADDERTREE_INTERNAL_Madd_13_0,
      ADR4 => mM_weight1_ADDERTREE_INTERNAL_Madd_23_0,
      ADR5 => mM_weight1_ADDERTREE_INTERNAL_Madd_33_0,
      O => mM_weight1_Mmux_output51
    );
  mM_ADDERTREE_INTERNAL_Madd16_lut_0_8_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y6",
      INIT => X"953F3F3F55FFFFFF"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => input_result(0),
      ADR2 => mM_weightIn1(0),
      ADR3 => mM_weightIn0(0),
      ADR4 => mM_weightIn0(7),
      ADR5 => mM_weightIn1(7),
      O => N387
    );
  mM_ADDERTREE_INTERNAL_Madd16_lut_0_8_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y6",
      INIT => X"F359F3F3FF55FFFF"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => input_result(0),
      ADR2 => mM_weightIn1(0),
      ADR3 => mM_weightIn0(0),
      ADR4 => mM_weightIn0(7),
      ADR5 => mM_weightIn1(7),
      O => N390
    );
  mM_weight0_Mmux_output21 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y7",
      INIT => X"C0FFF3FFF300C000"
    )
    port map (
      ADR0 => '1',
      ADR1 => input_result(1),
      ADR2 => mM_weightIn0(1),
      ADR3 => mM_weightIn0(7),
      ADR4 => mM_weight0_ADDERTREE_INTERNAL_Madd_03_0,
      ADR5 => mM_weight0_ADDERTREE_INTERNAL_Madd_13_0,
      O => mM_weightOut0(1)
    );
  mM_weight0_Mmux_output511_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y8",
      INIT => X"00000000000000FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mM_weight0_ADDERTREE_INTERNAL_Madd_03_0,
      ADR4 => mM_weight0_ADDERTREE_INTERNAL_Madd_13_0,
      ADR5 => mM_weight0_ADDERTREE_INTERNAL_Madd_23_0,
      O => N416
    );
  mM_weight0_Mmux_output52 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y8",
      INIT => X"8FDF8F8FD080D0D0"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => mM_weightIn0(4),
      ADR2 => mM_weightIn0(7),
      ADR3 => mM_weight0_ADDERTREE_INTERNAL_Madd_33_0,
      ADR4 => N416,
      ADR5 => mM_weight0_ADDERTREE_INTERNAL_Madd_43_0,
      O => mM_weightOut0(4)
    );
  mM_weight0_Mmux_output711_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y9",
      INIT => X"0000000000000003"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weight0_ADDERTREE_INTERNAL_Madd_03_0,
      ADR2 => mM_weight0_ADDERTREE_INTERNAL_Madd_13_0,
      ADR3 => mM_weight0_ADDERTREE_INTERNAL_Madd_23_0,
      ADR4 => mM_weight0_ADDERTREE_INTERNAL_Madd_33_0,
      ADR5 => mM_weight0_ADDERTREE_INTERNAL_Madd_43_0,
      O => N455
    );
  mM_weight0_Mmux_output71 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y9",
      INIT => X"8FD0DF808FD08FD0"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => mM_weightIn0(6),
      ADR2 => mM_weightIn0(7),
      ADR3 => mM_weight0_ADDERTREE_INTERNAL_Madd_63_0,
      ADR4 => mM_weight0_ADDERTREE_INTERNAL_Madd_53_0,
      ADR5 => N455,
      O => mM_weightOut0(6)
    );
  mM_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y16",
      INIT => X"D7D7D7D7D7D7D744"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(1),
      ADR1 => t_weightDKMult1_multRes(7),
      ADR2 => t_weightDKMult1_multRes(11),
      ADR3 => t_weightDKMult1_multRes(6),
      ADR4 => t_weightDKMult1_multRes(5),
      ADR5 => weightDeltaKOutNode_8_Q,
      O => N726
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_2_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y20",
      INIT => X"0CC00CC00CC0CC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightUpdateMod0_sigDer(1),
      ADR2 => t_weightDKMult1_multRes(11),
      ADR3 => t_weightDKMult1_multRes(6),
      ADR4 => t_weightDKMult1_multRes(5),
      ADR5 => weightDeltaKOutNode_8_Q,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_weightUpdateMod0_multR_posIn1_1_x_weightUpdateMod0_multR_posIn2_2_mand1_16577
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd4_lut_4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y23",
      INIT => X"2828282828282888"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(1),
      ADR1 => t_weightDKMult1_multRes(7),
      ADR2 => t_weightDKMult1_multRes(11),
      ADR3 => t_weightDKMult1_multRes(6),
      ADR4 => t_weightDKMult1_multRes(5),
      ADR5 => weightDeltaKOutNode_8_Q,
      O => N722
    );
  t_weightDKMult1_Mmux_output4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y23",
      INIT => X"FFFFFFFFFFFFFFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => t_weightDKMult1_multRes(7),
      ADR3 => t_weightDKMult1_multRes(6),
      ADR4 => t_weightDKMult1_multRes(5),
      ADR5 => weightDeltaKOutNode_8_Q,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_111 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y23",
      INIT => X"00002828A000A000"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_sigDer(1),
      ADR1 => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_6_12,
      ADR2 => weightDeltaKOutNode_12_Q,
      ADR3 => N162,
      ADR4 => N163,
      ADR5 => t_weightDKMult1_Mmux_output62_16440,
      O => mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_11
    );
  mM_weightUpdateMod0_multR_Mmult_multRes_Madd2_xor_5_111_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y23",
      INIT => X"FFFFFF0000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mM_weightUpdateMod0_sigDer(0),
      ADR4 => mM_weightUpdateMod0_sigDer(2),
      ADR5 => weightDeltaKOutNode_11_Q,
      O => N162
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y33",
      INIT => X"D7D7D7D7D7D7D744"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(1),
      ADR1 => t_weightDKMult2_multRes(7),
      ADR2 => t_weightDKMult2_multRes(11),
      ADR3 => t_weightDKMult2_multRes(6),
      ADR4 => t_weightDKMult2_multRes(5),
      ADR5 => weightDeltaKOutNode_16_Q,
      O => N732
    );
  mR_weightUpdateMod0_multR_Mmult_multRes_Madd3_lut_2_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y38",
      INIT => X"9F3553F9933955FF"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(0),
      ADR1 => mR_weightUpdateMod0_sigDer(1),
      ADR2 => t_weightDKMult2_multRes(11),
      ADR3 => t_weightDKMult2_multRes(6),
      ADR4 => t_weightDKMult2_multRes(5),
      ADR5 => weightDeltaKOutNode_16_Q,
      O => N675
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn2711_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y39",
      INIT => X"FFFFFFFFFFF0FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mR_weightUpdateMod1_multR_multRes_4_0,
      ADR3 => mR_weightUpdateMod1_multR_multRes_5_0,
      ADR4 => mR_weightUpdateMod1_multL_multRes_6_0,
      ADR5 => mR_weightUpdateMod1_multR_multRes_6_0,
      O => N187
    );
  mL_weight1_Mmux_output4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y52",
      INIT => X"000000000000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weight1_ADDERTREE_INTERNAL_Madd_03_0,
      ADR5 => mL_weight1_ADDERTREE_INTERNAL_Madd_13_0,
      O => N68
    );
  mL_weight1_Mmux_output4 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y52",
      INIT => X"8FDF8F8FD080D0D0"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => mL_weightIn1(3),
      ADR2 => mL_weightIn1(7),
      ADR3 => mL_weight1_ADDERTREE_INTERNAL_Madd_23_0,
      ADR4 => N68,
      ADR5 => mL_weight1_ADDERTREE_INTERNAL_Madd_33_0,
      O => mL_weightOut1(3)
    );
  mL_weight1_Mmux_output711_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y52",
      INIT => X"FFFFFFFFFFFFFFFC"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_weight1_ADDERTREE_INTERNAL_Madd_03_0,
      ADR2 => mL_weight1_ADDERTREE_INTERNAL_Madd_13_0,
      ADR3 => mL_weight1_ADDERTREE_INTERNAL_Madd_23_0,
      ADR4 => mL_weight1_ADDERTREE_INTERNAL_Madd_33_0,
      ADR5 => mL_weight1_ADDERTREE_INTERNAL_Madd_43_0,
      O => N461
    );
  mL_weight1_Mmux_output81 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y52",
      INIT => X"BCBCBCBCBCBCBCF8"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => mL_weightIn1(7),
      ADR2 => mL_weight1_ADDERTREE_INTERNAL_Madd_73_0,
      ADR3 => mL_weight1_ADDERTREE_INTERNAL_Madd_63_0,
      ADR4 => mL_weight1_ADDERTREE_INTERNAL_Madd_53_0,
      ADR5 => N461,
      O => mL_weightOut1(7)
    );
  mL_weight1_Mmux_output31 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y53",
      INIT => X"8F8F8FDFD0D0D080"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => mL_weightIn1(2),
      ADR2 => mL_weightIn1(7),
      ADR3 => mL_weight1_ADDERTREE_INTERNAL_Madd_03_0,
      ADR4 => mL_weight1_ADDERTREE_INTERNAL_Madd_13_0,
      ADR5 => mL_weight1_ADDERTREE_INTERNAL_Madd_23_0,
      O => mL_weightOut1(2)
    );
  mL_weight1_Mmux_output711_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y53",
      INIT => X"0000000000000003"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_weight1_ADDERTREE_INTERNAL_Madd_03_0,
      ADR2 => mL_weight1_ADDERTREE_INTERNAL_Madd_13_0,
      ADR3 => mL_weight1_ADDERTREE_INTERNAL_Madd_23_0,
      ADR4 => mL_weight1_ADDERTREE_INTERNAL_Madd_33_0,
      ADR5 => mL_weight1_ADDERTREE_INTERNAL_Madd_43_0,
      O => N453
    );
  mL_weight1_Mmux_output71 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y53",
      INIT => X"8FD0DF808FD08FD0"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => mL_weightIn1(6),
      ADR2 => mL_weightIn1(7),
      ADR3 => mL_weight1_ADDERTREE_INTERNAL_Madd_63_0,
      ADR4 => mL_weight1_ADDERTREE_INTERNAL_Madd_53_0,
      ADR5 => N453,
      O => mL_weightOut1(6)
    );
  mL_weightUpdateMod1_multAll_Mmux_output511_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y56",
      INIT => X"9696696996666999"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multL_multRes_11_0,
      ADR1 => mL_weightIn1(6),
      ADR2 => weightDeltaKOutNode_7_Q,
      ADR3 => mL_weightUpdateMod1_multR_multRes_10_0,
      ADR4 => mL_weightUpdateMod1_multR_multRes_11_0,
      ADR5 => mL_weightUpdateMod1_multAll_Mmux_posIn271,
      O => N536
    );
  N76_N76_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N54,
      O => N54_0
    );
  N76_N76_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N86,
      O => N86_0
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn281_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y60",
      INIT => X"FFFFFF00FFFFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mL_weightUpdateMod1_multL_multRes_7_0,
      ADR4 => mL_weightUpdateMod1_multL_multRes_6_0,
      ADR5 => '1',
      O => N76
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_11_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X15Y60",
      INIT => X"0F0F0F3F"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_weightUpdateMod1_multL_multRes_8_0,
      ADR2 => mL_weightUpdateMod1_multL_multRes_11_0,
      ADR3 => mL_weightUpdateMod1_multL_multRes_7_0,
      ADR4 => mL_weightUpdateMod1_multL_multRes_6_0,
      O => N54
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn2711_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y60",
      INIT => X"FFFFFFFFFFFFFF87"
    )
    port map (
      ADR0 => N76,
      ADR1 => mL_weightUpdateMod1_multL_multRes_11_0,
      ADR2 => mL_weightUpdateMod1_multL_multRes_8_0,
      ADR3 => mL_weightUpdateMod1_multR_multRes_4_0,
      ADR4 => mL_weightUpdateMod1_multR_multRes_5_0,
      ADR5 => mL_weightUpdateMod1_multR_multRes_6_0,
      O => N199
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn161 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y60",
      INIT => X"6666666C6666666C"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multL_multRes_11_0,
      ADR1 => mL_weightUpdateMod1_multL_multRes_9_0,
      ADR2 => mL_weightUpdateMod1_multL_multRes_8_0,
      ADR3 => mL_weightUpdateMod1_multL_multRes_6_0,
      ADR4 => mL_weightUpdateMod1_multL_multRes_7_0,
      ADR5 => '1',
      O => mL_weightUpdateMod1_multAll_posIn1(5)
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn221_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X15Y60",
      INIT => X"99999991"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multL_multRes_11_0,
      ADR1 => mL_weightUpdateMod1_multL_multRes_9_0,
      ADR2 => mL_weightUpdateMod1_multL_multRes_8_0,
      ADR3 => mL_weightUpdateMod1_multL_multRes_6_0,
      ADR4 => mL_weightUpdateMod1_multL_multRes_7_0,
      O => N86
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd2_cy_7_1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y61",
      INIT => X"FC80000000000000"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multL_multRes_6_0,
      ADR1 => mL_weightUpdateMod1_multAll_posIn1(3),
      ADR2 => mL_weightUpdateMod1_multAll_posIn1(5),
      ADR3 => mL_weightUpdateMod1_multAll_posIn1(4),
      ADR4 => mL_weightUpdateMod1_multAll_posIn2_3_Q,
      ADR5 => mL_weightUpdateMod1_multAll_posIn2_4_Q,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd2_cy(7)
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn241 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y61",
      INIT => X"0003FFFCFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_weightUpdateMod1_multR_multRes_4_0,
      ADR2 => mL_weightUpdateMod1_multR_multRes_5_0,
      ADR3 => mL_weightUpdateMod1_multR_multRes_6_0,
      ADR4 => mL_weightUpdateMod1_multR_multRes_7_0,
      ADR5 => mL_weightUpdateMod1_multR_multRes_11_0,
      O => mL_weightUpdateMod1_multAll_posIn2_3_Q
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_7_11 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y61",
      INIT => X"96B4CCCCF0F00000"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multAll_posIn1(3),
      ADR1 => mL_weightUpdateMod1_multAll_posIn1(4),
      ADR2 => mL_weightUpdateMod1_multAll_posIn1(5),
      ADR3 => mL_weightUpdateMod1_multL_multRes_6_0,
      ADR4 => mL_weightUpdateMod1_multAll_posIn2_3_Q,
      ADR5 => mL_weightUpdateMod1_multAll_posIn2_4_Q,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_82
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn251 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y61",
      INIT => X"0001FFFEFFFF0000"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multR_multRes_4_0,
      ADR1 => mL_weightUpdateMod1_multR_multRes_5_0,
      ADR2 => mL_weightUpdateMod1_multR_multRes_6_0,
      ADR3 => mL_weightUpdateMod1_multR_multRes_7_0,
      ADR4 => mL_weightUpdateMod1_multR_multRes_8_0,
      ADR5 => mL_weightUpdateMod1_multR_multRes_11_0,
      O => mL_weightUpdateMod1_multAll_posIn2_4_Q
    );
  mM_weightUpdateMod1_multAll_Mmux_output511_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y3",
      INIT => X"9696696996666999"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multL_multRes_11_0,
      ADR1 => mM_weightIn1(6),
      ADR2 => weightDeltaKOutNode_15_Q,
      ADR3 => mM_weightUpdateMod1_multR_multRes_10_0,
      ADR4 => mM_weightUpdateMod1_multR_multRes_11_0,
      ADR5 => mM_weightUpdateMod1_multAll_Mmux_posIn271,
      O => N542
    );
  mM_weightUpdateMod1_multAll_Mmux_output511_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y3",
      INIT => X"9696696996666999"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multL_multRes_11_0,
      ADR1 => mM_weightIn1(5),
      ADR2 => weightDeltaKOutNode_15_Q,
      ADR3 => mM_weightUpdateMod1_multR_multRes_10_0,
      ADR4 => mM_weightUpdateMod1_multR_multRes_11_0,
      ADR5 => mM_weightUpdateMod1_multAll_Mmux_posIn271,
      O => N431
    );
  mM_weight1_Mmux_output711_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y4",
      INIT => X"FFFFFFFFFFFFFFFC"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weight1_ADDERTREE_INTERNAL_Madd_03_0,
      ADR2 => mM_weight1_ADDERTREE_INTERNAL_Madd_13_0,
      ADR3 => mM_weight1_ADDERTREE_INTERNAL_Madd_23_0,
      ADR4 => mM_weight1_ADDERTREE_INTERNAL_Madd_33_0,
      ADR5 => mM_weight1_ADDERTREE_INTERNAL_Madd_43_0,
      O => N465
    );
  mM_weight1_Mmux_output81 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y4",
      INIT => X"BCBCBCBCBCBCBCF8"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => mM_weightIn1(7),
      ADR2 => mM_weight1_ADDERTREE_INTERNAL_Madd_73_0,
      ADR3 => mM_weight1_ADDERTREE_INTERNAL_Madd_63_0,
      ADR4 => mM_weight1_ADDERTREE_INTERNAL_Madd_53_0,
      ADR5 => N465,
      O => mM_weightOut1(7)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_CMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_63,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_63_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_BMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_53,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_53_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_AMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(4),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_4_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y7",
      INIT => X"000CCCC0CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightUpdateMod1_multL_multRes_6_0,
      ADR2 => mM_weightUpdateMod1_multR_multRes_4_0,
      ADR3 => mM_weightUpdateMod1_multR_multRes_5_0,
      ADR4 => mM_weightUpdateMod1_multR_multRes_6_0,
      ADR5 => mM_weightUpdateMod1_multR_multRes_11_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_17392
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_ProtoComp369_CYINITGND : 
X_ZERO
    generic map(
      LOC => "SLICE_X16Y7"
    )
    port map (
      O => 
mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_ProtoComp369_CYINITGND_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y7"
    )
    port map (
      CI => '0',
      CYINIT => 
mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_ProtoComp369_CYINITGND_0,
      CO(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_DI_2_UNCONNECTED,
      DI(1) => '0',
      DI(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_17392,
      O(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_O_3_UNCONNECTED,
      O(2) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_63,
      O(1) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_53,
      O(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(4),
      S(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_S_3_UNCONNECTED,
      S(2) => '0',
      S(1) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_5_Q_13274,
      S(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_4_Q_13298
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1427_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X16Y7",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1427_C6LUT_O_UNCONNECTED
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y7",
      INIT => X"0CC0CC000CC0CC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightUpdateMod1_multAll_posIn1(4),
      ADR2 => mM_weightUpdateMod1_multR_multRes_4_0,
      ADR3 => mM_weightUpdateMod1_multR_multRes_5_0,
      ADR4 => mM_weightUpdateMod1_multR_multRes_11_0,
      ADR5 => '1',
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_5_Q_13274
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1428_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X16Y7",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1428_B5LUT_O_UNCONNECTED
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y7",
      INIT => X"0CCAA66066AACC00"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multL_multRes_6_0,
      ADR1 => mM_weightUpdateMod1_multAll_posIn1(3),
      ADR2 => mM_weightUpdateMod1_multR_multRes_4_0,
      ADR3 => mM_weightUpdateMod1_multR_multRes_5_0,
      ADR4 => mM_weightUpdateMod1_multR_multRes_6_0,
      ADR5 => mM_weightUpdateMod1_multR_multRes_11_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_4_Q_13298
    );
  mM_weightUpdateMod0_multAll_Mmux_output511_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y15",
      INIT => X"9696696996666999"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multL_multRes_11_0,
      ADR1 => mM_weightIn0(6),
      ADR2 => weightDeltaKOutNode_15_Q,
      ADR3 => mM_weightUpdateMod0_multR_multRes_10_0,
      ADR4 => mM_weightUpdateMod0_multR_multRes_11_0,
      ADR5 => mM_weightUpdateMod0_multAll_Mmux_posIn271,
      O => N539
    );
  mR_weightUpdateMod1_multR_Mmult_multRes_Madd4_lut_4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y33",
      INIT => X"2828282828282888"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_sigDer(1),
      ADR1 => t_weightDKMult2_multRes(7),
      ADR2 => t_weightDKMult2_multRes(11),
      ADR3 => t_weightDKMult2_multRes(6),
      ADR4 => t_weightDKMult2_multRes(5),
      ADR5 => weightDeltaKOutNode_16_Q,
      O => N731
    );
  mL_weight1_Mmux_output61 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y52",
      INIT => X"8F8FD0D08FDFD080"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => mL_weightIn1(5),
      ADR2 => mL_weightIn1(7),
      ADR3 => mL_weight1_ADDERTREE_INTERNAL_Madd_43_0,
      ADR4 => mL_weight1_ADDERTREE_INTERNAL_Madd_53_0,
      ADR5 => mL_weight1_Mmux_output51,
      O => mL_weightOut1(5)
    );
  mL_weight1_Mmux_output511 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y52",
      INIT => X"FFFFFFFFFFFFFFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mL_weight1_ADDERTREE_INTERNAL_Madd_03_0,
      ADR3 => mL_weight1_ADDERTREE_INTERNAL_Madd_13_0,
      ADR4 => mL_weight1_ADDERTREE_INTERNAL_Madd_23_0,
      ADR5 => mL_weight1_ADDERTREE_INTERNAL_Madd_33_0,
      O => mL_weight1_Mmux_output51
    );
  mL_weightUpdateMod1_multAll_Mmux_output511_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y57",
      INIT => X"F00FF00FF00F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mL_weightIn1(5),
      ADR3 => mL_weightUpdateMod1_multAll_Mmux_output71,
      ADR4 => mL_weightUpdateMod1_fullProd_0_0,
      ADR5 => mL_weightUpdateMod1_multAll_multRes_5_0,
      O => N424
    );
  mL_weightUpdateMod1_multAll_Mmux_posIn2711 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y57",
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multR_multRes_4_0,
      ADR1 => mL_weightUpdateMod1_multR_multRes_5_0,
      ADR2 => mL_weightUpdateMod1_multR_multRes_6_0,
      ADR3 => mL_weightUpdateMod1_multR_multRes_7_0,
      ADR4 => mL_weightUpdateMod1_multR_multRes_8_0,
      ADR5 => mL_weightUpdateMod1_multR_multRes_9_0,
      O => mL_weightUpdateMod1_multAll_Mmux_posIn271
    );
  mL_weightUpdateMod1_multAll_Mmux_output711 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y57",
      INIT => X"C3C33C3CC3333CCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_weightUpdateMod1_multL_multRes_11_0,
      ADR2 => weightDeltaKOutNode_7_Q,
      ADR3 => mL_weightUpdateMod1_multR_multRes_10_0,
      ADR4 => mL_weightUpdateMod1_multR_multRes_11_0,
      ADR5 => mL_weightUpdateMod1_multAll_Mmux_posIn271,
      O => mL_weightUpdateMod1_multAll_Mmux_output71
    );
  mL_weightUpdateMod1_multAll_Mmux_output81_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y57",
      INIT => X"FF0000FF00FF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mL_weightIn1(7),
      ADR4 => mL_weightUpdateMod1_multAll_Mmux_output71,
      ADR5 => mL_weightUpdateMod1_multAll_multRes_8_0,
      O => N209
    );
  mM_weightUpdateMod1_multAll_Mmux_output81_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y3",
      INIT => X"9696696996666999"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multL_multRes_11_0,
      ADR1 => mM_weightIn1(7),
      ADR2 => weightDeltaKOutNode_15_Q,
      ADR3 => mM_weightUpdateMod1_multR_multRes_10_0,
      ADR4 => mM_weightUpdateMod1_multR_multRes_11_0,
      ADR5 => mM_weightUpdateMod1_multAll_Mmux_posIn271,
      O => N216
    );
  mM_weight1_Mmux_output711_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y4",
      INIT => X"0000000000000003"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weight1_ADDERTREE_INTERNAL_Madd_03_0,
      ADR2 => mM_weight1_ADDERTREE_INTERNAL_Madd_13_0,
      ADR3 => mM_weight1_ADDERTREE_INTERNAL_Madd_23_0,
      ADR4 => mM_weight1_ADDERTREE_INTERNAL_Madd_33_0,
      ADR5 => mM_weight1_ADDERTREE_INTERNAL_Madd_43_0,
      O => N457
    );
  mM_weight1_Mmux_output71 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y4",
      INIT => X"8FD0DF808FD08FD0"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => mM_weightIn1(6),
      ADR2 => mM_weightIn1(7),
      ADR3 => mM_weight1_ADDERTREE_INTERNAL_Madd_63_0,
      ADR4 => mM_weight1_ADDERTREE_INTERNAL_Madd_53_0,
      ADR5 => N457,
      O => mM_weightOut1(6)
    );
  mM_ADDERTREE_INTERNAL_Madd16_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y6",
      INIT => X"C400CC0000000000"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => input_result(1),
      ADR2 => mM_weightIn1(0),
      ADR3 => mM_weightIn0(0),
      ADR4 => mM_weightIn1(7),
      ADR5 => mM_weightIn0(7),
      O => N379
    );
  mM_weightUpdateMod0_multAll_Mmux_output511_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y14",
      INIT => X"000000000000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weightUpdateMod0_fullProd_0_0,
      ADR5 => mM_weightUpdateMod0_multAll_multRes_5_0,
      O => N404
    );
  mM_weightUpdateMod0_multAll_Mmux_output511_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y15",
      INIT => X"9696696996666999"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multL_multRes_11_0,
      ADR1 => mM_weightIn0(5),
      ADR2 => weightDeltaKOutNode_15_Q,
      ADR3 => mM_weightUpdateMod0_multR_multRes_10_0,
      ADR4 => mM_weightUpdateMod0_multR_multRes_11_0,
      ADR5 => mM_weightUpdateMod0_multAll_Mmux_posIn271,
      O => N428
    );
  mM_weightUpdateMod0_multAll_Mmux_output511_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y15",
      INIT => X"C3C3C3C3C3C3C333"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightIn0(6),
      ADR2 => mM_weightUpdateMod0_multAll_Mmux_output71,
      ADR3 => mM_weightUpdateMod0_fullProd_0_0,
      ADR4 => mM_weightUpdateMod0_multAll_multRes_6_0,
      ADR5 => mM_weightUpdateMod0_multAll_multRes_5_0,
      O => N538
    );
  mR_weight1_Mmux_output511_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y27",
      INIT => X"00000000000000FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mR_weight1_ADDERTREE_INTERNAL_Madd_03_0,
      ADR4 => mR_weight1_ADDERTREE_INTERNAL_Madd_13_0,
      ADR5 => mR_weight1_ADDERTREE_INTERNAL_Madd_23_0,
      O => N422
    );
  mR_weight1_Mmux_output52 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y27",
      INIT => X"8FDF8F8FD080D0D0"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => mR_weightIn1(4),
      ADR2 => mR_weightIn1(7),
      ADR3 => mR_weight1_ADDERTREE_INTERNAL_Madd_33_0,
      ADR4 => N422,
      ADR5 => mR_weight1_ADDERTREE_INTERNAL_Madd_43_0,
      O => mR_weightOut1(4)
    );
  mR_weight1_Mmux_output31 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y27",
      INIT => X"8F8F8FDFD0D0D080"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => mR_weightIn1(2),
      ADR2 => mR_weightIn1(7),
      ADR3 => mR_weight1_ADDERTREE_INTERNAL_Madd_03_0,
      ADR4 => mR_weight1_ADDERTREE_INTERNAL_Madd_13_0,
      ADR5 => mR_weight1_ADDERTREE_INTERNAL_Madd_23_0,
      O => mR_weightOut1(2)
    );
  mR_ADDERTREE_INTERNAL_Madd16_lut_0_8_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y29",
      INIT => X"953F3F3F55FFFFFF"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => input_result(0),
      ADR2 => mR_weightIn1(0),
      ADR3 => mR_weightIn0(0),
      ADR4 => mR_weightIn0(7),
      ADR5 => mR_weightIn1(7),
      O => N397
    );
  mR_weightUpdateMod1_multAll_Mmux_output511 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y35",
      INIT => X"FFFFFFFFFFFFFFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mR_weightUpdateMod1_fullProd_0_0,
      ADR3 => mR_weightUpdateMod1_multAll_multRes_5_0,
      ADR4 => mR_weightUpdateMod1_multAll_multRes_6_0,
      ADR5 => mR_weightUpdateMod1_multAll_multRes_7_0,
      O => mR_weightUpdateMod1_multAll_Mmux_output51
    );
  mR_weightUpdateMod1_multAll_Mmux_output511_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y35",
      INIT => X"C3C3C3C3C3C3C333"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weightIn1(6),
      ADR2 => mR_weightUpdateMod1_multAll_Mmux_output71,
      ADR3 => mR_weightUpdateMod1_fullProd_0_0,
      ADR4 => mR_weightUpdateMod1_multAll_multRes_6_0,
      ADR5 => mR_weightUpdateMod1_multAll_multRes_5_0,
      O => N547
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn2711_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y39",
      INIT => X"FFFFFFFFFFFFFF87"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multL_multRes_11_0,
      ADR1 => mR_weightUpdateMod1_multL_multRes_6_0,
      ADR2 => mR_weightUpdateMod1_multL_multRes_7_0,
      ADR3 => mR_weightUpdateMod1_multR_multRes_4_0,
      ADR4 => mR_weightUpdateMod1_multR_multRes_5_0,
      ADR5 => mR_weightUpdateMod1_multR_multRes_6_0,
      O => N197
    );
  mR_weightUpdateMod1_multAll_posIn1_4_mR_weightUpdateMod1_multAll_posIn1_4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N761,
      O => N761_0
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn151 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y43",
      INIT => X"3C3C3CF03C3C3CF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weightUpdateMod1_multL_multRes_11_0,
      ADR2 => mR_weightUpdateMod1_multL_multRes_8_0,
      ADR3 => mR_weightUpdateMod1_multL_multRes_6_0,
      ADR4 => mR_weightUpdateMod1_multL_multRes_7_0,
      ADR5 => '1',
      O => mR_weightUpdateMod1_multAll_posIn1(4)
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn261_SW2 : X_LUT5
    generic map(
      LOC => "SLICE_X17Y43",
      INIT => X"D7D7D75F"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multR_multRes_9_0,
      ADR1 => mR_weightUpdateMod1_multL_multRes_11_0,
      ADR2 => mR_weightUpdateMod1_multL_multRes_8_0,
      ADR3 => mR_weightUpdateMod1_multL_multRes_6_0,
      ADR4 => mR_weightUpdateMod1_multL_multRes_7_0,
      O => N761
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y43",
      INIT => X"00AAAA0002A8AA00"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multAll_posIn1(5),
      ADR1 => mR_weightUpdateMod1_multR_multRes_7_0,
      ADR2 => mR_weightUpdateMod1_multR_multRes_8_0,
      ADR3 => mR_weightUpdateMod1_multR_multRes_9_0,
      ADR4 => mR_weightUpdateMod1_multR_multRes_11_0,
      ADR5 => N493,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_5_mand1_15077
    );
  mL_weight1_Mmux_output511_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y52",
      INIT => X"00000000000000FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mL_weight1_ADDERTREE_INTERNAL_Madd_03_0,
      ADR4 => mL_weight1_ADDERTREE_INTERNAL_Madd_13_0,
      ADR5 => mL_weight1_ADDERTREE_INTERNAL_Madd_23_0,
      O => N414
    );
  mL_weight1_Mmux_output52 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y52",
      INIT => X"8FDF8F8FD080D0D0"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => mL_weightIn1(4),
      ADR2 => mL_weightIn1(7),
      ADR3 => mL_weight1_ADDERTREE_INTERNAL_Madd_33_0,
      ADR4 => N414,
      ADR5 => mL_weight1_ADDERTREE_INTERNAL_Madd_43_0,
      O => mL_weightOut1(4)
    );
  mR_weightUpdateMod0_multAll_posIn1_3_mR_weightUpdateMod0_multAll_posIn1_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N743,
      O => N743_0
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn141 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y53",
      INIT => X"0FF0F0F00FF0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mR_weightUpdateMod0_multL_multRes_7_0,
      ADR3 => mR_weightUpdateMod0_multL_multRes_11_0,
      ADR4 => mR_weightUpdateMod0_multL_multRes_6_0,
      ADR5 => '1',
      O => mR_weightUpdateMod0_multAll_posIn1(3)
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn261_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X17Y53",
      INIT => X"F33F3F3F"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weightUpdateMod0_multR_multRes_9_0,
      ADR2 => mR_weightUpdateMod0_multL_multRes_7_0,
      ADR3 => mR_weightUpdateMod0_multL_multRes_11_0,
      ADR4 => mR_weightUpdateMod0_multL_multRes_6_0,
      O => N743
    );
  INV_mL_weightIn1_3CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => mL_weightIn1_3_INV_mL_weightIn1_3CLK
    );
  INV_mL_weightIn1_2CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => mL_weightIn1_3_INV_mL_weightIn1_2CLK
    );
  INV_mL_weightIn1_1CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => mL_weightIn1_3_INV_mL_weightIn1_1CLK
    );
  INV_mL_weightIn1_0CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => mL_weightIn1_3_INV_mL_weightIn1_0CLK
    );
  mL_weightIn1_3 : X_FF
    generic map(
      LOC => "SLICE_X17Y55",
      INIT => '1'
    )
    port map (
      CE => mL_update_inv,
      CLK => mL_weightIn1_3_INV_mL_weightIn1_3CLK,
      I => mL_w1Stor(3),
      O => mL_weightIn1(3),
      SET => GND,
      RST => GND
    );
  mL_weightIn1_2 : X_FF
    generic map(
      LOC => "SLICE_X17Y55",
      INIT => '1'
    )
    port map (
      CE => mL_update_inv,
      CLK => mL_weightIn1_3_INV_mL_weightIn1_2CLK,
      I => mL_w1Stor(2),
      O => mL_weightIn1(2),
      SET => GND,
      RST => GND
    );
  mL_weightIn1_1 : X_FF
    generic map(
      LOC => "SLICE_X17Y55",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => mL_weightIn1_3_INV_mL_weightIn1_1CLK,
      I => mL_w1Stor(1),
      O => mL_weightIn1(1),
      RST => GND,
      SET => GND
    );
  mL_weightIn1_0 : X_FF
    generic map(
      LOC => "SLICE_X17Y55",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => mL_weightIn1_3_INV_mL_weightIn1_0CLK,
      I => mL_w1Stor(0),
      O => mL_weightIn1(0),
      RST => GND,
      SET => GND
    );
  INV_mL_weightIn1_7CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => mL_weightIn1_7_INV_mL_weightIn1_7CLK
    );
  INV_mL_weightIn1_6CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => mL_weightIn1_7_INV_mL_weightIn1_6CLK
    );
  INV_mL_weightIn1_5CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => mL_weightIn1_7_INV_mL_weightIn1_5CLK
    );
  INV_mL_weightIn1_4CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => mL_weightIn1_7_INV_mL_weightIn1_4CLK
    );
  mL_weightIn1_7 : X_FF
    generic map(
      LOC => "SLICE_X17Y56",
      INIT => '1'
    )
    port map (
      CE => mL_update_inv,
      CLK => mL_weightIn1_7_INV_mL_weightIn1_7CLK,
      I => mL_w1Stor(7),
      O => mL_weightIn1(7),
      SET => GND,
      RST => GND
    );
  mL_weightUpdateMod1_multAll_Mmux_output511 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y56",
      INIT => X"FFFFFFFFFFFFFFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mL_weightUpdateMod1_fullProd_0_0,
      ADR3 => mL_weightUpdateMod1_multAll_multRes_5_0,
      ADR4 => mL_weightUpdateMod1_multAll_multRes_6_0,
      ADR5 => mL_weightUpdateMod1_multAll_multRes_7_0,
      O => mL_weightUpdateMod1_multAll_Mmux_output51
    );
  mL_weightIn1_6 : X_FF
    generic map(
      LOC => "SLICE_X17Y56",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => mL_weightIn1_7_INV_mL_weightIn1_6CLK,
      I => mL_w1Stor(6),
      O => mL_weightIn1(6),
      RST => GND,
      SET => GND
    );
  mL_weightIn1_5 : X_FF
    generic map(
      LOC => "SLICE_X17Y56",
      INIT => '1'
    )
    port map (
      CE => mL_update_inv,
      CLK => mL_weightIn1_7_INV_mL_weightIn1_5CLK,
      I => mL_w1Stor(5),
      O => mL_weightIn1(5),
      SET => GND,
      RST => GND
    );
  mL_weightUpdateMod1_multAll_Mmux_output511_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y56",
      INIT => X"99666699956A6A95"
    )
    port map (
      ADR0 => mL_weightUpdateMod1_multL_multRes_11_0,
      ADR1 => weightDeltaKOutNode_7_Q,
      ADR2 => mL_weightUpdateMod1_multR_multRes_10_0,
      ADR3 => mL_weightIn1(5),
      ADR4 => mL_weightUpdateMod1_multR_multRes_11_0,
      ADR5 => mL_weightUpdateMod1_multAll_Mmux_posIn271,
      O => N425
    );
  mL_weightIn1_4 : X_FF
    generic map(
      LOC => "SLICE_X17Y56",
      INIT => '1'
    )
    port map (
      CE => mL_update_inv,
      CLK => mL_weightIn1_7_INV_mL_weightIn1_4CLK,
      I => mL_w1Stor(4),
      O => mL_weightIn1(4),
      SET => GND,
      RST => GND
    );
  mL_weightUpdateMod1_multAll_Mmux_output511_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y56",
      INIT => X"C3C3C3C3C3C3C333"
    )
    port map (
      ADR0 => '1',
      ADR1 => mL_weightIn1(6),
      ADR2 => mL_weightUpdateMod1_multAll_Mmux_output71,
      ADR3 => mL_weightUpdateMod1_fullProd_0_0,
      ADR4 => mL_weightUpdateMod1_multAll_multRes_6_0,
      ADR5 => mL_weightUpdateMod1_multAll_multRes_5_0,
      O => N535
    );
  mL_weightUpdateMod1_multAll_Mmux_output511_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y57",
      INIT => X"000000000000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mL_weightUpdateMod1_fullProd_0_0,
      ADR5 => mL_weightUpdateMod1_multAll_multRes_5_0,
      O => N402
    );
  N228_N228_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_113,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_113_0
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn2711_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y10",
      INIT => X"FFFFFFFFFFFFFFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mM_weightUpdateMod1_multR_multRes_4_0,
      ADR3 => mM_weightUpdateMod1_multR_multRes_5_0,
      ADR4 => mM_weightUpdateMod1_multR_multRes_6_0,
      ADR5 => mM_weightUpdateMod1_multR_multRes_7_0,
      O => N228
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y10"
    )
    port map (
      CI => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy(10),
      CYINIT => '0',
      CO(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_DI_2_UNCONNECTED,
      DI(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_DI_1_UNCONNECTED,
      DI(0) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_DI_0_UNCONNECTED,
      O(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_O_3_UNCONNECTED,
      O(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_O_2_UNCONNECTED,
      O(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_O_1_UNCONNECTED,
      O(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_113,
      S(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_S_3_UNCONNECTED,
      S(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_S_2_UNCONNECTED,
      S(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_S_1_UNCONNECTED,
      S(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_6_Q
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y10",
      INIT => X"00AAAA0002A8AA00"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multAll_posIn1(5),
      ADR1 => mM_weightUpdateMod1_multR_multRes_7_0,
      ADR2 => mM_weightUpdateMod1_multR_multRes_8_0,
      ADR3 => mM_weightUpdateMod1_multR_multRes_9_0,
      ADR4 => mM_weightUpdateMod1_multR_multRes_11_0,
      ADR5 => N489,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_5_mand1_15115
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_6_1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y10",
      INIT => X"0A0AA0A00A28A0A0"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multAll_posIn1(5),
      ADR1 => mM_weightUpdateMod1_multR_multRes_8_0,
      ADR2 => mM_weightUpdateMod1_multR_multRes_10_0,
      ADR3 => mM_weightUpdateMod1_multR_multRes_9_0,
      ADR4 => mM_weightUpdateMod1_multR_multRes_11_0,
      ADR5 => N228,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_6_Q
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y11",
      INIT => X"00AAAA0002A8AA00"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multAll_posIn1(4),
      ADR1 => mM_weightUpdateMod1_multR_multRes_7_0,
      ADR2 => mM_weightUpdateMod1_multR_multRes_8_0,
      ADR3 => mM_weightUpdateMod1_multR_multRes_9_0,
      ADR4 => mM_weightUpdateMod1_multR_multRes_11_0,
      ADR5 => N489,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_5_mand1_15111
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y11",
      INIT => X"00AAAA0002A8AA00"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multAll_posIn1(3),
      ADR1 => mM_weightUpdateMod1_multR_multRes_7_0,
      ADR2 => mM_weightUpdateMod1_multR_multRes_8_0,
      ADR3 => mM_weightUpdateMod1_multR_multRes_9_0,
      ADR4 => mM_weightUpdateMod1_multR_multRes_11_0,
      ADR5 => N489,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_5_mand1_15107
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn2511_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y11",
      INIT => X"FFFFFFFFFFFFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mM_weightUpdateMod1_multR_multRes_4_0,
      ADR4 => mM_weightUpdateMod1_multR_multRes_5_0,
      ADR5 => mM_weightUpdateMod1_multR_multRes_6_0,
      O => N489
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y11",
      INIT => X"00AAAA0002A8AA00"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multL_multRes_6_0,
      ADR1 => mM_weightUpdateMod1_multR_multRes_7_0,
      ADR2 => mM_weightUpdateMod1_multR_multRes_8_0,
      ADR3 => mM_weightUpdateMod1_multR_multRes_9_0,
      ADR4 => mM_weightUpdateMod1_multR_multRes_11_0,
      ADR5 => N489,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_5_mand1_15102
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn261_SW5 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y12",
      INIT => X"0000AAAA0002AAA8"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multAll_posIn1(5),
      ADR1 => mM_weightUpdateMod1_multR_multRes_6_0,
      ADR2 => mM_weightUpdateMod1_multR_multRes_7_0,
      ADR3 => mM_weightUpdateMod1_multR_multRes_8_0,
      ADR4 => mM_weightUpdateMod1_multR_multRes_9_0,
      ADR5 => N477,
      O => N771
    );
  N181_N181_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N181_pack_12,
      O => N181
    );
  N181_N181_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_111,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_111_0
    );
  N181_N181_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_101,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_101_0
    );
  N181_N181_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_91,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_91_0
    );
  mM_weightUpdateMod0_multAll_Mmux_posIn2711_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X18Y19",
      INIT => X"FFFFFCFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightUpdateMod0_multR_multRes_4_0,
      ADR2 => mM_weightUpdateMod0_multR_multRes_5_0,
      ADR3 => mM_weightUpdateMod0_multL_multRes_6_0,
      ADR4 => mM_weightUpdateMod0_multR_multRes_6_0,
      O => N181_pack_12
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y19"
    )
    port map (
      CI => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_cy(5),
      CYINIT => '0',
      CO(3) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_8_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_8_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_8_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_8_DI_2_UNCONNECTED,
      DI(1) => '0',
      DI(0) => '0',
      O(3) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_8_O_3_UNCONNECTED,
      O(2) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_111,
      O(1) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_101,
      O(0) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_91,
      S(3) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd1_xor_8_S_3_UNCONNECTED,
      S(2) => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_4_x_weightUpdateMod0_multAll_posIn2_7_not,
      S(1) => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_3_x_weightUpdateMod0_multAll_posIn2_7_not,
      S(0) => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_7_not
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_4_x_weightUpdateMod0_multAll_posIn2_7_not1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y19",
      INIT => X"FFFFFFFEFFFFFFFF"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multR_multRes_7_0,
      ADR1 => mM_weightUpdateMod0_multR_multRes_8_0,
      ADR2 => mM_weightUpdateMod0_multR_multRes_10_0,
      ADR3 => mM_weightUpdateMod0_multR_multRes_9_0,
      ADR4 => N203,
      ADR5 => mM_weightUpdateMod0_multR_multRes_11_0,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_4_x_weightUpdateMod0_multAll_posIn2_7_not
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_3_x_weightUpdateMod0_multAll_posIn2_7_not1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y19",
      INIT => X"FFFFFFFEFFFFFFFF"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multR_multRes_7_0,
      ADR1 => mM_weightUpdateMod0_multR_multRes_8_0,
      ADR2 => mM_weightUpdateMod0_multR_multRes_10_0,
      ADR3 => mM_weightUpdateMod0_multR_multRes_9_0,
      ADR4 => N191,
      ADR5 => mM_weightUpdateMod0_multR_multRes_11_0,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_3_x_weightUpdateMod0_multAll_posIn2_7_not
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_7_not1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y19",
      INIT => X"FFFFFFFEFFFFFFFF"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multR_multRes_7_0,
      ADR1 => mM_weightUpdateMod0_multR_multRes_8_0,
      ADR2 => mM_weightUpdateMod0_multR_multRes_10_0,
      ADR3 => mM_weightUpdateMod0_multR_multRes_9_0,
      ADR4 => N181,
      ADR5 => mM_weightUpdateMod0_multR_multRes_11_0,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_7_not
    );
  mR_weight1_Mmux_output711_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y26",
      INIT => X"FFFFFFFFFFFFFFFC"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weight1_ADDERTREE_INTERNAL_Madd_03_0,
      ADR2 => mR_weight1_ADDERTREE_INTERNAL_Madd_13_0,
      ADR3 => mR_weight1_ADDERTREE_INTERNAL_Madd_23_0,
      ADR4 => mR_weight1_ADDERTREE_INTERNAL_Madd_33_0,
      ADR5 => mR_weight1_ADDERTREE_INTERNAL_Madd_43_0,
      O => N473
    );
  mR_weight1_Mmux_output81 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y26",
      INIT => X"BCBCBCBCBCBCBCF8"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => mR_weightIn1(7),
      ADR2 => mR_weight1_ADDERTREE_INTERNAL_Madd_73_0,
      ADR3 => mR_weight1_ADDERTREE_INTERNAL_Madd_63_0,
      ADR4 => mR_weight1_ADDERTREE_INTERNAL_Madd_53_0,
      ADR5 => N473,
      O => mR_weightOut1(7)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_36_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_36_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_36,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_36_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_36_ProtoComp388_CYINITVCC : X_ONE
    generic map(
      LOC => "SLICE_X18Y37"
    )
    port map (
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_36_ProtoComp388_CYINITVCC_1
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y37"
    )
    port map (
      CI => '0',
      CYINIT => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_36_ProtoComp388_CYINITVCC_1,
      CO(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_DI_2_UNCONNECTED,
      DI(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_DI_1_UNCONNECTED,
      DI(0) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_DI_0_UNCONNECTED,
      O(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_O_3_UNCONNECTED,
      O(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_O_2_UNCONNECTED,
      O(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_O_1_UNCONNECTED,
      O(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_36,
      S(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_S_3_UNCONNECTED,
      S(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_S_2_UNCONNECTED,
      S(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_S_1_UNCONNECTED,
      S(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(3)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_3_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y37",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_34_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(3)
    );
  mR_weightUpdateMod1_multAll_posIn1_5_mR_weightUpdateMod1_multAll_posIn1_5_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N92,
      O => N92_0
    );
  mR_weightUpdateMod1_multAll_posIn1_5_mR_weightUpdateMod1_multAll_posIn1_5_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_115,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_115_0
    );
  mR_weightUpdateMod1_multAll_posIn1_5_mR_weightUpdateMod1_multAll_posIn1_5_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_105,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_105_0
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn161 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y39",
      INIT => X"6666666C6666666C"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multL_multRes_11_0,
      ADR1 => mR_weightUpdateMod1_multL_multRes_9_0,
      ADR2 => mR_weightUpdateMod1_multL_multRes_8_0,
      ADR3 => mR_weightUpdateMod1_multL_multRes_6_0,
      ADR4 => mR_weightUpdateMod1_multL_multRes_7_0,
      ADR5 => '1',
      O => mR_weightUpdateMod1_multAll_posIn1(5)
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn221_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X18Y39",
      INIT => X"99999991"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multL_multRes_11_0,
      ADR1 => mR_weightUpdateMod1_multL_multRes_9_0,
      ADR2 => mR_weightUpdateMod1_multL_multRes_8_0,
      ADR3 => mR_weightUpdateMod1_multL_multRes_6_0,
      ADR4 => mR_weightUpdateMod1_multL_multRes_7_0,
      O => N92
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y39"
    )
    port map (
      CI => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_cy(6),
      CYINIT => '0',
      CO(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_DI_2_UNCONNECTED,
      DI(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_DI_1_UNCONNECTED,
      DI(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_101_0,
      O(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_O_3_UNCONNECTED,
      O(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_O_2_UNCONNECTED,
      O(1) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_115,
      O(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_105,
      S(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_S_3_UNCONNECTED,
      S(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_xor_8_S_2_UNCONNECTED,
      S(1) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(8),
      S(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(7)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y39",
      INIT => X"00FF00F0FF00FF0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR3 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_3_12,
      ADR4 => mR_weightUpdateMod1_multAll_posIn2_4_Q,
      ADR5 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_111_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(8)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y39",
      INIT => X"00FF00F0FF00FF0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR3 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_3_12,
      ADR4 => mR_weightUpdateMod1_multAll_posIn2_3_Q,
      ADR5 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_101_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd5_lut(7)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(3),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_ProtoComp387_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X18Y40"
    )
    port map (
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_ProtoComp387_CYINITGND_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y40"
    )
    port map (
      CI => '0',
      CYINIT => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_ProtoComp387_CYINITGND_0,
      CO(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_DI_2_UNCONNECTED,
      DI(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_DI_1_UNCONNECTED,
      DI(0) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_DI_0_UNCONNECTED,
      O(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_O_3_UNCONNECTED,
      O(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_O_2_UNCONNECTED,
      O(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_O_1_UNCONNECTED,
      O(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(3),
      S(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_S_3_UNCONNECTED,
      S(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_S_2_UNCONNECTED,
      S(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_S_1_UNCONNECTED,
      S(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_3_Q_13634
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y40",
      INIT => X"00F0F000F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mR_weightUpdateMod1_multL_multRes_6_0,
      ADR3 => mR_weightUpdateMod1_multR_multRes_4_0,
      ADR4 => mR_weightUpdateMod1_multR_multRes_5_0,
      ADR5 => mR_weightUpdateMod1_multR_multRes_11_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_3_Q_13634
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn261_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y41",
      INIT => X"99999995FFFFFFFF"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multL_multRes_9_0,
      ADR1 => mR_weightUpdateMod1_multL_multRes_11_0,
      ADR2 => mR_weightUpdateMod1_multL_multRes_8_0,
      ADR3 => mR_weightUpdateMod1_multL_multRes_6_0,
      ADR4 => mR_weightUpdateMod1_multL_multRes_7_0,
      ADR5 => mR_weightUpdateMod1_multR_multRes_9_0,
      O => N776
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn261_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y42",
      INIT => X"0000AAAA0002AAA8"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multAll_posIn1(4),
      ADR1 => mR_weightUpdateMod1_multR_multRes_6_0,
      ADR2 => mR_weightUpdateMod1_multR_multRes_7_0,
      ADR3 => mR_weightUpdateMod1_multR_multRes_8_0,
      ADR4 => mR_weightUpdateMod1_multR_multRes_9_0,
      ADR5 => N481,
      O => N762
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn261_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y42",
      INIT => X"0000AAAA0002AAA8"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multAll_posIn1(3),
      ADR1 => mR_weightUpdateMod1_multR_multRes_6_0,
      ADR2 => mR_weightUpdateMod1_multR_multRes_7_0,
      ADR3 => mR_weightUpdateMod1_multR_multRes_8_0,
      ADR4 => mR_weightUpdateMod1_multR_multRes_9_0,
      ADR5 => N481,
      O => N747
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn2511_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y42",
      INIT => X"FFFFFFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weightUpdateMod1_multR_multRes_4_0,
      ADR5 => mR_weightUpdateMod1_multR_multRes_5_0,
      O => N481
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn261 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y42",
      INIT => X"00FF01FEFF00FF00"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multR_multRes_6_0,
      ADR1 => mR_weightUpdateMod1_multR_multRes_7_0,
      ADR2 => mR_weightUpdateMod1_multR_multRes_8_0,
      ADR3 => mR_weightUpdateMod1_multR_multRes_9_0,
      ADR4 => N481,
      ADR5 => mR_weightUpdateMod1_multR_multRes_11_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_0_x_weightUpdateMod1_multAll_posIn2_5_mand
    );
  N232_N232_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_113,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_113_0
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn2711_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y44",
      INIT => X"FFFFFFFFFFFFFFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mR_weightUpdateMod1_multR_multRes_4_0,
      ADR3 => mR_weightUpdateMod1_multR_multRes_5_0,
      ADR4 => mR_weightUpdateMod1_multR_multRes_6_0,
      ADR5 => mR_weightUpdateMod1_multR_multRes_7_0,
      O => N232
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y44"
    )
    port map (
      CI => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_cy(10),
      CYINIT => '0',
      CO(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_DI_2_UNCONNECTED,
      DI(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_DI_1_UNCONNECTED,
      DI(0) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_DI_0_UNCONNECTED,
      O(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_O_3_UNCONNECTED,
      O(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_O_2_UNCONNECTED,
      O(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_O_1_UNCONNECTED,
      O(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_113,
      S(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_S_3_UNCONNECTED,
      S(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_S_2_UNCONNECTED,
      S(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_11_S_1_UNCONNECTED,
      S(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_6_Q
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_6_1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y44",
      INIT => X"0A0AA0A00A28A0A0"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multAll_posIn1(5),
      ADR1 => mR_weightUpdateMod1_multR_multRes_8_0,
      ADR2 => mR_weightUpdateMod1_multR_multRes_10_0,
      ADR3 => mR_weightUpdateMod1_multR_multRes_9_0,
      ADR4 => mR_weightUpdateMod1_multR_multRes_11_0,
      ADR5 => N232,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_5_x_weightUpdateMod1_multAll_posIn2_6_Q
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_36_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_36_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_36,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_36_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_36_ProtoComp388_CYINITVCC : X_ONE
    generic map(
      LOC => "SLICE_X18Y52"
    )
    port map (
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_36_ProtoComp388_CYINITVCC_1
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y52"
    )
    port map (
      CI => '0',
      CYINIT => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_36_ProtoComp388_CYINITVCC_1,
      CO(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_DI_2_UNCONNECTED,
      DI(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_DI_1_UNCONNECTED,
      DI(0) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_DI_0_UNCONNECTED,
      O(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_O_3_UNCONNECTED,
      O(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_O_2_UNCONNECTED,
      O(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_O_1_UNCONNECTED,
      O(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_36,
      S(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_S_3_UNCONNECTED,
      S(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_S_2_UNCONNECTED,
      S(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_S_1_UNCONNECTED,
      S(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(3)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut_3_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y52",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_34_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(3)
    );
  N230_N230_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_113,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_113_0
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn2711_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y54",
      INIT => X"FFFFFFFFFFFFFFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mR_weightUpdateMod0_multR_multRes_4_0,
      ADR3 => mR_weightUpdateMod0_multR_multRes_5_0,
      ADR4 => mR_weightUpdateMod0_multR_multRes_6_0,
      ADR5 => mR_weightUpdateMod0_multR_multRes_7_0,
      O => N230
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y54"
    )
    port map (
      CI => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy(10),
      CYINIT => '0',
      CO(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_DI_2_UNCONNECTED,
      DI(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_DI_1_UNCONNECTED,
      DI(0) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_DI_0_UNCONNECTED,
      O(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_O_3_UNCONNECTED,
      O(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_O_2_UNCONNECTED,
      O(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_O_1_UNCONNECTED,
      O(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_113,
      S(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_S_3_UNCONNECTED,
      S(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_S_2_UNCONNECTED,
      S(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_S_1_UNCONNECTED,
      S(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_6_Q
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_6_1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y54",
      INIT => X"0A0AA0A00A28A0A0"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multAll_posIn1(5),
      ADR1 => mR_weightUpdateMod0_multR_multRes_8_0,
      ADR2 => mR_weightUpdateMod0_multR_multRes_10_0,
      ADR3 => mR_weightUpdateMod0_multR_multRes_9_0,
      ADR4 => mR_weightUpdateMod0_multR_multRes_11_0,
      ADR5 => N230,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_6_Q
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_46_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_46_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_46,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_46_0
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_46_ProtoComp388_CYINITVCC : X_ONE
    generic map(
      LOC => "SLICE_X18Y61"
    )
    port map (
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_46_ProtoComp388_CYINITVCC_1
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y61"
    )
    port map (
      CI => '0',
      CYINIT => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_46_ProtoComp388_CYINITVCC_1,
      CO(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_CO_3_UNCONNECTED,
      CO(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_CO_2_UNCONNECTED,
      CO(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_CO_1_UNCONNECTED,
      CO(0) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_CO_0_UNCONNECTED,
      DI(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_DI_3_UNCONNECTED,
      DI(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_DI_2_UNCONNECTED,
      DI(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_DI_1_UNCONNECTED,
      DI(0) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_DI_0_UNCONNECTED,
      O(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_O_3_UNCONNECTED,
      O(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_O_2_UNCONNECTED,
      O(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_O_1_UNCONNECTED,
      O(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_46,
      S(3) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_S_3_UNCONNECTED,
      S(2) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_S_2_UNCONNECTED,
      S(1) => NLW_mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_S_1_UNCONNECTED,
      S(0) => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(4)
    );
  mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_4_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y61",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd_44_0,
      O => mL_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(4)
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn221 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y4",
      INIT => X"00FFFF00FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mM_weightUpdateMod1_multR_multRes_4_0,
      ADR4 => mM_weightUpdateMod1_multR_multRes_5_0,
      ADR5 => mM_weightUpdateMod1_multR_multRes_11_0,
      O => mM_weightUpdateMod1_multAll_posIn2_1_Q
    );
  N237_N237_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N238_pack_1,
      O => N238
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn221_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y5",
      INIT => X"FFFFFF5DFFFFFF5D"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multL_multRes_11_0,
      ADR1 => mM_weightUpdateMod1_multL_multRes_10_0,
      ADR2 => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR3 => mM_weightUpdateMod1_multL_multRes_9_0,
      ADR4 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12,
      ADR5 => '1',
      O => N237
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn221_SW2 : X_LUT5
    generic map(
      LOC => "SLICE_X19Y5",
      INIT => X"AE5D0C5D"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multL_multRes_11_0,
      ADR1 => mM_weightUpdateMod1_multL_multRes_10_0,
      ADR2 => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR3 => mM_weightUpdateMod1_multL_multRes_9_0,
      ADR4 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12,
      O => N238_pack_1
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_3_121 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y5",
      INIT => X"CCF0F0CCF0F0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => N237,
      ADR2 => N238,
      ADR3 => mM_weightUpdateMod1_multR_multRes_4_0,
      ADR4 => mM_weightUpdateMod1_multR_multRes_5_0,
      ADR5 => mM_weightUpdateMod1_multR_multRes_11_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_3_12
    );
  mM_weightUpdateMod1_multAll_posIn1_3_mM_weightUpdateMod1_multAll_posIn1_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N740,
      O => N740_0
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn141 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y7",
      INIT => X"0FF0F0F00FF0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mM_weightUpdateMod1_multL_multRes_7_0,
      ADR3 => mM_weightUpdateMod1_multL_multRes_11_0,
      ADR4 => mM_weightUpdateMod1_multL_multRes_6_0,
      ADR5 => '1',
      O => mM_weightUpdateMod1_multAll_posIn1(3)
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn261_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X19Y7",
      INIT => X"F33F3F3F"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightUpdateMod1_multR_multRes_9_0,
      ADR2 => mM_weightUpdateMod1_multL_multRes_7_0,
      ADR3 => mM_weightUpdateMod1_multL_multRes_11_0,
      ADR4 => mM_weightUpdateMod1_multL_multRes_6_0,
      O => N740
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn2711_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y8",
      INIT => X"FFFFFFFFFFFFFF87"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multL_multRes_11_0,
      ADR1 => mM_weightUpdateMod1_multL_multRes_6_0,
      ADR2 => mM_weightUpdateMod1_multL_multRes_7_0,
      ADR3 => mM_weightUpdateMod1_multR_multRes_4_0,
      ADR4 => mM_weightUpdateMod1_multR_multRes_5_0,
      ADR5 => mM_weightUpdateMod1_multR_multRes_6_0,
      O => N193
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn2711_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y8",
      INIT => X"FFFFFFFFFFF0FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mM_weightUpdateMod1_multR_multRes_4_0,
      ADR3 => mM_weightUpdateMod1_multR_multRes_5_0,
      ADR4 => mM_weightUpdateMod1_multL_multRes_6_0,
      ADR5 => mM_weightUpdateMod1_multR_multRes_6_0,
      O => N183
    );
  N770_N770_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N755,
      O => N755_0
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn261_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y9",
      INIT => X"99999995FFFFFFFF"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multL_multRes_9_0,
      ADR1 => mM_weightUpdateMod1_multL_multRes_11_0,
      ADR2 => mM_weightUpdateMod1_multL_multRes_8_0,
      ADR3 => mM_weightUpdateMod1_multL_multRes_6_0,
      ADR4 => mM_weightUpdateMod1_multL_multRes_7_0,
      ADR5 => mM_weightUpdateMod1_multR_multRes_9_0,
      O => N770
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn151 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y9",
      INIT => X"3C3C3CF03C3C3CF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightUpdateMod1_multL_multRes_11_0,
      ADR2 => mM_weightUpdateMod1_multL_multRes_8_0,
      ADR3 => mM_weightUpdateMod1_multL_multRes_6_0,
      ADR4 => mM_weightUpdateMod1_multL_multRes_7_0,
      ADR5 => '1',
      O => mM_weightUpdateMod1_multAll_posIn1(4)
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn261_SW2 : X_LUT5
    generic map(
      LOC => "SLICE_X19Y9",
      INIT => X"D7D7D75F"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multR_multRes_9_0,
      ADR1 => mM_weightUpdateMod1_multL_multRes_11_0,
      ADR2 => mM_weightUpdateMod1_multL_multRes_8_0,
      ADR3 => mM_weightUpdateMod1_multL_multRes_6_0,
      ADR4 => mM_weightUpdateMod1_multL_multRes_7_0,
      O => N755
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn261_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y10",
      INIT => X"0000AAAA0002AAA8"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multAll_posIn1(4),
      ADR1 => mM_weightUpdateMod1_multR_multRes_6_0,
      ADR2 => mM_weightUpdateMod1_multR_multRes_7_0,
      ADR3 => mM_weightUpdateMod1_multR_multRes_8_0,
      ADR4 => mM_weightUpdateMod1_multR_multRes_9_0,
      ADR5 => N477,
      O => N756
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn261_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y10",
      INIT => X"0000AAAA0002AAA8"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multAll_posIn1(3),
      ADR1 => mM_weightUpdateMod1_multR_multRes_6_0,
      ADR2 => mM_weightUpdateMod1_multR_multRes_7_0,
      ADR3 => mM_weightUpdateMod1_multR_multRes_8_0,
      ADR4 => mM_weightUpdateMod1_multR_multRes_9_0,
      ADR5 => N477,
      O => N741
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn2511_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y10",
      INIT => X"FFFFFFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weightUpdateMod1_multR_multRes_4_0,
      ADR5 => mM_weightUpdateMod1_multR_multRes_5_0,
      O => N477
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn261 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y10",
      INIT => X"00FF01FEFF00FF00"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multR_multRes_6_0,
      ADR1 => mM_weightUpdateMod1_multR_multRes_7_0,
      ADR2 => mM_weightUpdateMod1_multR_multRes_8_0,
      ADR3 => mM_weightUpdateMod1_multR_multRes_9_0,
      ADR4 => N477,
      ADR5 => mM_weightUpdateMod1_multR_multRes_11_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_0_x_weightUpdateMod1_multAll_posIn2_5_mand
    );
  INV_mM_weightIn0_3CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => mM_weightIn0_3_INV_mM_weightIn0_3CLK
    );
  INV_mM_weightIn0_2CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => mM_weightIn0_3_INV_mM_weightIn0_2CLK
    );
  INV_mM_weightIn0_1CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => mM_weightIn0_3_INV_mM_weightIn0_1CLK
    );
  INV_mM_weightIn0_0CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => mM_weightIn0_3_INV_mM_weightIn0_0CLK
    );
  mM_weightIn0_3 : X_FF
    generic map(
      LOC => "SLICE_X19Y14",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => mM_weightIn0_3_INV_mM_weightIn0_3CLK,
      I => mM_w0Stor(3),
      O => mM_weightIn0(3),
      RST => GND,
      SET => GND
    );
  mM_weightIn0_2 : X_FF
    generic map(
      LOC => "SLICE_X19Y14",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => mM_weightIn0_3_INV_mM_weightIn0_2CLK,
      I => mM_w0Stor(2),
      O => mM_weightIn0(2),
      RST => GND,
      SET => GND
    );
  mM_weightIn0_1 : X_FF
    generic map(
      LOC => "SLICE_X19Y14",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => mM_weightIn0_3_INV_mM_weightIn0_1CLK,
      I => mM_w0Stor(1),
      O => mM_weightIn0(1),
      RST => GND,
      SET => GND
    );
  mM_weightIn0_0 : X_FF
    generic map(
      LOC => "SLICE_X19Y14",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => mM_weightIn0_3_INV_mM_weightIn0_0CLK,
      I => mM_w0Stor(0),
      O => mM_weightIn0(0),
      RST => GND,
      SET => GND
    );
  INV_mM_weightIn0_7CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => mM_weightIn0_7_INV_mM_weightIn0_7CLK
    );
  INV_mM_weightIn0_6CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => mM_weightIn0_7_INV_mM_weightIn0_6CLK
    );
  INV_mM_weightIn0_5CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => mM_weightIn0_7_INV_mM_weightIn0_5CLK
    );
  INV_mM_weightIn0_4CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => mM_weightIn0_7_INV_mM_weightIn0_4CLK
    );
  mM_weightIn0_7 : X_FF
    generic map(
      LOC => "SLICE_X19Y15",
      INIT => '1'
    )
    port map (
      CE => mL_update_inv,
      CLK => mM_weightIn0_7_INV_mM_weightIn0_7CLK,
      I => mM_w0Stor(7),
      O => mM_weightIn0(7),
      SET => GND,
      RST => GND
    );
  mM_weightUpdateMod0_multAll_Mmux_output511_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y15",
      INIT => X"F00FF00FF00F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mM_weightIn0(5),
      ADR3 => mM_weightUpdateMod0_multAll_Mmux_output71,
      ADR4 => mM_weightUpdateMod0_fullProd_0_0,
      ADR5 => mM_weightUpdateMod0_multAll_multRes_5_0,
      O => N427
    );
  mM_weightIn0_6 : X_FF
    generic map(
      LOC => "SLICE_X19Y15",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => mM_weightIn0_7_INV_mM_weightIn0_6CLK,
      I => mM_w0Stor(6),
      O => mM_weightIn0(6),
      RST => GND,
      SET => GND
    );
  mM_weightUpdateMod0_multAll_Mmux_posIn2711 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y15",
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multR_multRes_4_0,
      ADR1 => mM_weightUpdateMod0_multR_multRes_5_0,
      ADR2 => mM_weightUpdateMod0_multR_multRes_6_0,
      ADR3 => mM_weightUpdateMod0_multR_multRes_7_0,
      ADR4 => mM_weightUpdateMod0_multR_multRes_8_0,
      ADR5 => mM_weightUpdateMod0_multR_multRes_9_0,
      O => mM_weightUpdateMod0_multAll_Mmux_posIn271
    );
  mM_weightIn0_5 : X_FF
    generic map(
      LOC => "SLICE_X19Y15",
      INIT => '1'
    )
    port map (
      CE => mL_update_inv,
      CLK => mM_weightIn0_7_INV_mM_weightIn0_5CLK,
      I => mM_w0Stor(5),
      O => mM_weightIn0(5),
      SET => GND,
      RST => GND
    );
  mM_weightUpdateMod0_multAll_Mmux_output711 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y15",
      INIT => X"C3C33C3CC3333CCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightUpdateMod0_multL_multRes_11_0,
      ADR2 => weightDeltaKOutNode_15_Q,
      ADR3 => mM_weightUpdateMod0_multR_multRes_10_0,
      ADR4 => mM_weightUpdateMod0_multR_multRes_11_0,
      ADR5 => mM_weightUpdateMod0_multAll_Mmux_posIn271,
      O => mM_weightUpdateMod0_multAll_Mmux_output71
    );
  mM_weightIn0_4 : X_FF
    generic map(
      LOC => "SLICE_X19Y15",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => mM_weightIn0_7_INV_mM_weightIn0_4CLK,
      I => mM_w0Stor(4),
      O => mM_weightIn0(4),
      RST => GND,
      SET => GND
    );
  mM_weightUpdateMod0_multAll_Mmux_output81_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y15",
      INIT => X"FF0000FF00FF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mM_weightIn0(7),
      ADR4 => mM_weightUpdateMod0_multAll_Mmux_output71,
      ADR5 => mM_weightUpdateMod0_multAll_multRes_8_0,
      O => N212
    );
  mM_weightUpdateMod0_multAll_Mmux_output81_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y16",
      INIT => X"9696696996666999"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multL_multRes_11_0,
      ADR1 => mM_weightIn0(7),
      ADR2 => weightDeltaKOutNode_15_Q,
      ADR3 => mM_weightUpdateMod0_multR_multRes_10_0,
      ADR4 => mM_weightUpdateMod0_multR_multRes_11_0,
      ADR5 => mM_weightUpdateMod0_multAll_Mmux_posIn271,
      O => N213
    );
  mM_weightUpdateMod0_multAll_Mmux_posIn2711_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y19",
      INIT => X"FFFFFFFFFFFFFF87"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multL_multRes_11_0,
      ADR1 => mM_weightUpdateMod0_multL_multRes_6_0,
      ADR2 => mM_weightUpdateMod0_multL_multRes_7_0,
      ADR3 => mM_weightUpdateMod0_multR_multRes_4_0,
      ADR4 => mM_weightUpdateMod0_multR_multRes_5_0,
      ADR5 => mM_weightUpdateMod0_multR_multRes_6_0,
      O => N191
    );
  mR_weight1_Mmux_output61 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y27",
      INIT => X"8F8FD0D08FDFD080"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => mR_weightIn1(5),
      ADR2 => mR_weightIn1(7),
      ADR3 => mR_weight1_ADDERTREE_INTERNAL_Madd_43_0,
      ADR4 => mR_weight1_ADDERTREE_INTERNAL_Madd_53_0,
      ADR5 => mR_weight1_Mmux_output51,
      O => mR_weightOut1(5)
    );
  mR_weight1_Mmux_output511 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y27",
      INIT => X"FFFFFFFFFFFFFFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mR_weight1_ADDERTREE_INTERNAL_Madd_03_0,
      ADR3 => mR_weight1_ADDERTREE_INTERNAL_Madd_13_0,
      ADR4 => mR_weight1_ADDERTREE_INTERNAL_Madd_23_0,
      ADR5 => mR_weight1_ADDERTREE_INTERNAL_Madd_33_0,
      O => mR_weight1_Mmux_output51
    );
  mR_weight1_Mmux_output711_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y27",
      INIT => X"0000000000000003"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weight1_ADDERTREE_INTERNAL_Madd_03_0,
      ADR2 => mR_weight1_ADDERTREE_INTERNAL_Madd_13_0,
      ADR3 => mR_weight1_ADDERTREE_INTERNAL_Madd_23_0,
      ADR4 => mR_weight1_ADDERTREE_INTERNAL_Madd_33_0,
      ADR5 => mR_weight1_ADDERTREE_INTERNAL_Madd_43_0,
      O => N469
    );
  mR_weight1_Mmux_output71 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y27",
      INIT => X"8FD0DF808FD08FD0"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => mR_weightIn1(6),
      ADR2 => mR_weightIn1(7),
      ADR3 => mR_weight1_ADDERTREE_INTERNAL_Madd_63_0,
      ADR4 => mR_weight1_ADDERTREE_INTERNAL_Madd_53_0,
      ADR5 => N469,
      O => mR_weightOut1(6)
    );
  mR_weight1_Mmux_output4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y28",
      INIT => X"000000000000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight1_ADDERTREE_INTERNAL_Madd_03_0,
      ADR5 => mR_weight1_ADDERTREE_INTERNAL_Madd_13_0,
      O => N74
    );
  mR_weight1_Mmux_output4 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y28",
      INIT => X"8FDF8F8FD080D0D0"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => mR_weightIn1(3),
      ADR2 => mR_weightIn1(7),
      ADR3 => mR_weight1_ADDERTREE_INTERNAL_Madd_23_0,
      ADR4 => N74,
      ADR5 => mR_weight1_ADDERTREE_INTERNAL_Madd_33_0,
      O => mR_weightOut1(3)
    );
  mR_weight1_Mmux_output21 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y28",
      INIT => X"C0FFF3FFF300C000"
    )
    port map (
      ADR0 => '1',
      ADR1 => input_result(0),
      ADR2 => mR_weightIn1(1),
      ADR3 => mR_weightIn1(7),
      ADR4 => mR_weight1_ADDERTREE_INTERNAL_Madd_03_0,
      ADR5 => mR_weight1_ADDERTREE_INTERNAL_Madd_13_0,
      O => mR_weightOut1(1)
    );
  mR_ADDERTREE_INTERNAL_Madd16_lut_0_8_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y29",
      INIT => X"A06C00CCA0A00000"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => input_result(0),
      ADR2 => mR_weightIn0(0),
      ADR3 => mR_weightIn1(0),
      ADR4 => mR_weightIn0(7),
      ADR5 => mR_weightIn1(7),
      O => N399
    );
  mR_ADDERTREE_INTERNAL_Madd16_lut_0_8_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y29",
      INIT => X"A06C00CCA0A00000"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => input_result(1),
      ADR2 => mR_weightIn1(0),
      ADR3 => mR_weightIn0(0),
      ADR4 => mR_weightIn1(7),
      ADR5 => mR_weightIn0(7),
      O => N398
    );
  mR_ADDERTREE_INTERNAL_Madd16_lut_0_8_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y30",
      INIT => X"F359F3F3FF55FFFF"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => input_result(0),
      ADR2 => mR_weightIn1(0),
      ADR3 => mR_weightIn0(0),
      ADR4 => mR_weightIn0(7),
      ADR5 => mR_weightIn1(7),
      O => N400
    );
  INV_mR_weightIn1_3CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => mR_weightIn1_3_INV_mR_weightIn1_3CLK
    );
  INV_mR_weightIn1_2CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => mR_weightIn1_3_INV_mR_weightIn1_2CLK
    );
  INV_mR_weightIn1_1CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => mR_weightIn1_3_INV_mR_weightIn1_1CLK
    );
  INV_mR_weightIn1_0CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => mR_weightIn1_3_INV_mR_weightIn1_0CLK
    );
  mR_weightIn1_3 : X_FF
    generic map(
      LOC => "SLICE_X19Y34",
      INIT => '1'
    )
    port map (
      CE => mL_update_inv,
      CLK => mR_weightIn1_3_INV_mR_weightIn1_3CLK,
      I => mR_w1Stor(3),
      O => mR_weightIn1(3),
      SET => GND,
      RST => GND
    );
  mR_weightIn1_2 : X_FF
    generic map(
      LOC => "SLICE_X19Y34",
      INIT => '1'
    )
    port map (
      CE => mL_update_inv,
      CLK => mR_weightIn1_3_INV_mR_weightIn1_2CLK,
      I => mR_w1Stor(2),
      O => mR_weightIn1(2),
      SET => GND,
      RST => GND
    );
  mR_weightIn1_1 : X_FF
    generic map(
      LOC => "SLICE_X19Y34",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => mR_weightIn1_3_INV_mR_weightIn1_1CLK,
      I => mR_w1Stor(1),
      O => mR_weightIn1(1),
      RST => GND,
      SET => GND
    );
  mR_weightIn1_0 : X_FF
    generic map(
      LOC => "SLICE_X19Y34",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => mR_weightIn1_3_INV_mR_weightIn1_0CLK,
      I => mR_w1Stor(0),
      O => mR_weightIn1(0),
      RST => GND,
      SET => GND
    );
  INV_mR_weightIn1_7CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => mR_weightIn1_7_INV_mR_weightIn1_7CLK
    );
  INV_mR_weightIn1_6CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => mR_weightIn1_7_INV_mR_weightIn1_6CLK
    );
  INV_mR_weightIn1_5CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => mR_weightIn1_7_INV_mR_weightIn1_5CLK
    );
  INV_mR_weightIn1_4CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => mR_weightIn1_7_INV_mR_weightIn1_4CLK
    );
  mR_weightIn1_7 : X_FF
    generic map(
      LOC => "SLICE_X19Y35",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => mR_weightIn1_7_INV_mR_weightIn1_7CLK,
      I => mR_w1Stor(7),
      O => mR_weightIn1(7),
      RST => GND,
      SET => GND
    );
  mR_weightUpdateMod1_multAll_Mmux_output511_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y35",
      INIT => X"F00FF00FF00F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mR_weightIn1(5),
      ADR3 => mR_weightUpdateMod1_multAll_Mmux_output71,
      ADR4 => mR_weightUpdateMod1_fullProd_0_0,
      ADR5 => mR_weightUpdateMod1_multAll_multRes_5_0,
      O => N436
    );
  mR_weightIn1_6 : X_FF
    generic map(
      LOC => "SLICE_X19Y35",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => mR_weightIn1_7_INV_mR_weightIn1_6CLK,
      I => mR_w1Stor(6),
      O => mR_weightIn1(6),
      RST => GND,
      SET => GND
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn2711 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y35",
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multR_multRes_4_0,
      ADR1 => mR_weightUpdateMod1_multR_multRes_5_0,
      ADR2 => mR_weightUpdateMod1_multR_multRes_6_0,
      ADR3 => mR_weightUpdateMod1_multR_multRes_7_0,
      ADR4 => mR_weightUpdateMod1_multR_multRes_8_0,
      ADR5 => mR_weightUpdateMod1_multR_multRes_9_0,
      O => mR_weightUpdateMod1_multAll_Mmux_posIn271
    );
  mR_weightIn1_5 : X_FF
    generic map(
      LOC => "SLICE_X19Y35",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => mR_weightIn1_7_INV_mR_weightIn1_5CLK,
      I => mR_w1Stor(5),
      O => mR_weightIn1(5),
      RST => GND,
      SET => GND
    );
  mR_weightUpdateMod1_multAll_Mmux_output711 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y35",
      INIT => X"C3C33C3CC3333CCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weightUpdateMod1_multL_multRes_11_0,
      ADR2 => weightDeltaKOutNode_23_Q,
      ADR3 => mR_weightUpdateMod1_multR_multRes_10_0,
      ADR4 => mR_weightUpdateMod1_multR_multRes_11_0,
      ADR5 => mR_weightUpdateMod1_multAll_Mmux_posIn271,
      O => mR_weightUpdateMod1_multAll_Mmux_output71
    );
  mR_weightIn1_4 : X_FF
    generic map(
      LOC => "SLICE_X19Y35",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => mR_weightIn1_7_INV_mR_weightIn1_4CLK,
      I => mR_w1Stor(4),
      O => mR_weightIn1(4),
      RST => GND,
      SET => GND
    );
  mR_weightUpdateMod1_multAll_Mmux_output81_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y35",
      INIT => X"FF0000FF00FF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mR_weightIn1(7),
      ADR4 => mR_weightUpdateMod1_multAll_Mmux_output71,
      ADR5 => mR_weightUpdateMod1_multAll_multRes_8_0,
      O => N221
    );
  mR_weightUpdateMod1_multAll_Mmux_output511_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y36",
      INIT => X"9696696996666999"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multL_multRes_11_0,
      ADR1 => mR_weightIn1(6),
      ADR2 => weightDeltaKOutNode_23_Q,
      ADR3 => mR_weightUpdateMod1_multR_multRes_10_0,
      ADR4 => mR_weightUpdateMod1_multR_multRes_11_0,
      ADR5 => mR_weightUpdateMod1_multAll_Mmux_posIn271,
      O => N548
    );
  mR_weightUpdateMod1_multAll_Mmux_output511_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y36",
      INIT => X"9696696996666999"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multL_multRes_11_0,
      ADR1 => mR_weightIn1(5),
      ADR2 => weightDeltaKOutNode_23_Q,
      ADR3 => mR_weightUpdateMod1_multR_multRes_10_0,
      ADR4 => mR_weightUpdateMod1_multR_multRes_11_0,
      ADR5 => mR_weightUpdateMod1_multAll_Mmux_posIn271,
      O => N437
    );
  mR_weightUpdateMod1_multAll_posIn2_1_mR_weightUpdateMod1_multAll_posIn2_1_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11_pack_4,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn221 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y38",
      INIT => X"00FFFF00FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mR_weightUpdateMod1_multR_multRes_4_0,
      ADR4 => mR_weightUpdateMod1_multR_multRes_5_0,
      ADR5 => mR_weightUpdateMod1_multR_multRes_11_0,
      O => mR_weightUpdateMod1_multAll_posIn2_1_Q
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_121 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y38",
      INIT => X"FFFFFFF0FFFFFFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mR_weightUpdateMod1_multL_multRes_8_0,
      ADR3 => mR_weightUpdateMod1_multL_multRes_6_0,
      ADR4 => mR_weightUpdateMod1_multL_multRes_7_0,
      ADR5 => '1',
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_111 : X_LUT5
    generic map(
      LOC => "SLICE_X19Y38",
      INIT => X"FFFFFFFC"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weightUpdateMod1_multL_multRes_9_0,
      ADR2 => mR_weightUpdateMod1_multL_multRes_8_0,
      ADR3 => mR_weightUpdateMod1_multL_multRes_6_0,
      ADR4 => mR_weightUpdateMod1_multL_multRes_7_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11_pack_4
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_4_11 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y38",
      INIT => X"FFBABAFFBABAFFFF"
    )
    port map (
      ADR0 => N92_0,
      ADR1 => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR2 => mR_weightUpdateMod1_multL_multRes_10_0,
      ADR3 => mR_weightUpdateMod1_multR_multRes_4_0,
      ADR4 => mR_weightUpdateMod1_multR_multRes_5_0,
      ADR5 => mR_weightUpdateMod1_multR_multRes_11_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_8
    );
  N82_N82_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N62,
      O => N62_0
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn281_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y40",
      INIT => X"FFFFFF00FFFFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mR_weightUpdateMod1_multL_multRes_7_0,
      ADR4 => mR_weightUpdateMod1_multL_multRes_6_0,
      ADR5 => '1',
      O => N82
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_11_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X19Y40",
      INIT => X"0F0F0F3F"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weightUpdateMod1_multL_multRes_8_0,
      ADR2 => mR_weightUpdateMod1_multL_multRes_11_0,
      ADR3 => mR_weightUpdateMod1_multL_multRes_7_0,
      ADR4 => mR_weightUpdateMod1_multL_multRes_6_0,
      O => N62
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn2711_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y40",
      INIT => X"FFFFFFFFFFFFFF87"
    )
    port map (
      ADR0 => N82,
      ADR1 => mR_weightUpdateMod1_multL_multRes_11_0,
      ADR2 => mR_weightUpdateMod1_multL_multRes_8_0,
      ADR3 => mR_weightUpdateMod1_multR_multRes_4_0,
      ADR4 => mR_weightUpdateMod1_multR_multRes_5_0,
      ADR5 => mR_weightUpdateMod1_multR_multRes_6_0,
      O => N205
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn261_SW5 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y42",
      INIT => X"0000AAAA0002AAA8"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multAll_posIn1(5),
      ADR1 => mR_weightUpdateMod1_multR_multRes_6_0,
      ADR2 => mR_weightUpdateMod1_multR_multRes_7_0,
      ADR3 => mR_weightUpdateMod1_multR_multRes_8_0,
      ADR4 => mR_weightUpdateMod1_multR_multRes_9_0,
      ADR5 => N481,
      O => N777
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y43",
      INIT => X"00AAAA0002A8AA00"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multAll_posIn1(4),
      ADR1 => mR_weightUpdateMod1_multR_multRes_7_0,
      ADR2 => mR_weightUpdateMod1_multR_multRes_8_0,
      ADR3 => mR_weightUpdateMod1_multR_multRes_9_0,
      ADR4 => mR_weightUpdateMod1_multR_multRes_11_0,
      ADR5 => N493,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_4_x_weightUpdateMod1_multAll_posIn2_5_mand1_15073
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y43",
      INIT => X"00AAAA0002A8AA00"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multAll_posIn1(3),
      ADR1 => mR_weightUpdateMod1_multR_multRes_7_0,
      ADR2 => mR_weightUpdateMod1_multR_multRes_8_0,
      ADR3 => mR_weightUpdateMod1_multR_multRes_9_0,
      ADR4 => mR_weightUpdateMod1_multR_multRes_11_0,
      ADR5 => N493,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_3_x_weightUpdateMod1_multAll_posIn2_5_mand1_15069
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn2511_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y43",
      INIT => X"FFFFFFFFFFFFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mR_weightUpdateMod1_multR_multRes_4_0,
      ADR4 => mR_weightUpdateMod1_multR_multRes_5_0,
      ADR5 => mR_weightUpdateMod1_multR_multRes_6_0,
      O => N493
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y43",
      INIT => X"00AAAA0002A8AA00"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multL_multRes_6_0,
      ADR1 => mR_weightUpdateMod1_multR_multRes_7_0,
      ADR2 => mR_weightUpdateMod1_multR_multRes_8_0,
      ADR3 => mR_weightUpdateMod1_multR_multRes_9_0,
      ADR4 => mR_weightUpdateMod1_multR_multRes_11_0,
      ADR5 => N493,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_5_mand1_15064
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn2711_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y50",
      INIT => X"FFFFFFFFFFFFFF87"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multL_multRes_11_0,
      ADR1 => mR_weightUpdateMod0_multL_multRes_6_0,
      ADR2 => mR_weightUpdateMod0_multL_multRes_7_0,
      ADR3 => mR_weightUpdateMod0_multR_multRes_4_0,
      ADR4 => mR_weightUpdateMod0_multR_multRes_5_0,
      ADR5 => mR_weightUpdateMod0_multR_multRes_6_0,
      O => N195
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn2711_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y50",
      INIT => X"FFFFFFFFFFF0FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mR_weightUpdateMod0_multR_multRes_4_0,
      ADR3 => mR_weightUpdateMod0_multR_multRes_5_0,
      ADR4 => mR_weightUpdateMod0_multL_multRes_6_0,
      ADR5 => mR_weightUpdateMod0_multR_multRes_6_0,
      O => N185
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn261_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y51",
      INIT => X"0000AAAA0002AAA8"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multAll_posIn1(4),
      ADR1 => mR_weightUpdateMod0_multR_multRes_6_0,
      ADR2 => mR_weightUpdateMod0_multR_multRes_7_0,
      ADR3 => mR_weightUpdateMod0_multR_multRes_8_0,
      ADR4 => mR_weightUpdateMod0_multR_multRes_9_0,
      ADR5 => N483,
      O => N759
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn261_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y51",
      INIT => X"0000AAAA0002AAA8"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multAll_posIn1(3),
      ADR1 => mR_weightUpdateMod0_multR_multRes_6_0,
      ADR2 => mR_weightUpdateMod0_multR_multRes_7_0,
      ADR3 => mR_weightUpdateMod0_multR_multRes_8_0,
      ADR4 => mR_weightUpdateMod0_multR_multRes_9_0,
      ADR5 => N483,
      O => N744
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn2511_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y51",
      INIT => X"FFFFFFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weightUpdateMod0_multR_multRes_4_0,
      ADR5 => mR_weightUpdateMod0_multR_multRes_5_0,
      O => N483
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn261 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y51",
      INIT => X"00FF01FEFF00FF00"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multR_multRes_6_0,
      ADR1 => mR_weightUpdateMod0_multR_multRes_7_0,
      ADR2 => mR_weightUpdateMod0_multR_multRes_8_0,
      ADR3 => mR_weightUpdateMod0_multR_multRes_9_0,
      ADR4 => N483,
      ADR5 => mR_weightUpdateMod0_multR_multRes_11_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_0_x_weightUpdateMod0_multAll_posIn2_5_mand
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn261_SW5 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y52",
      INIT => X"0000AAAA0002AAA8"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multAll_posIn1(5),
      ADR1 => mR_weightUpdateMod0_multR_multRes_6_0,
      ADR2 => mR_weightUpdateMod0_multR_multRes_7_0,
      ADR3 => mR_weightUpdateMod0_multR_multRes_8_0,
      ADR4 => mR_weightUpdateMod0_multR_multRes_9_0,
      ADR5 => N483,
      O => N774
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_4_x_weightUpdateMod0_multAll_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y53",
      INIT => X"00AAAA0002A8AA00"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multAll_posIn1(4),
      ADR1 => mR_weightUpdateMod0_multR_multRes_7_0,
      ADR2 => mR_weightUpdateMod0_multR_multRes_8_0,
      ADR3 => mR_weightUpdateMod0_multR_multRes_9_0,
      ADR4 => mR_weightUpdateMod0_multR_multRes_11_0,
      ADR5 => N491,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_4_x_weightUpdateMod0_multAll_posIn2_5_mand1_15092
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_3_x_weightUpdateMod0_multAll_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y53",
      INIT => X"00AAAA0002A8AA00"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multAll_posIn1(3),
      ADR1 => mR_weightUpdateMod0_multR_multRes_7_0,
      ADR2 => mR_weightUpdateMod0_multR_multRes_8_0,
      ADR3 => mR_weightUpdateMod0_multR_multRes_9_0,
      ADR4 => mR_weightUpdateMod0_multR_multRes_11_0,
      ADR5 => N491,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_3_x_weightUpdateMod0_multAll_posIn2_5_mand1_15088
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn2511_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y53",
      INIT => X"FFFFFFFFFFFFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mR_weightUpdateMod0_multR_multRes_4_0,
      ADR4 => mR_weightUpdateMod0_multR_multRes_5_0,
      ADR5 => mR_weightUpdateMod0_multR_multRes_6_0,
      O => N491
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y53",
      INIT => X"00AAAA0002A8AA00"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multL_multRes_6_0,
      ADR1 => mR_weightUpdateMod0_multR_multRes_7_0,
      ADR2 => mR_weightUpdateMod0_multR_multRes_8_0,
      ADR3 => mR_weightUpdateMod0_multR_multRes_9_0,
      ADR4 => mR_weightUpdateMod0_multR_multRes_11_0,
      ADR5 => N491,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_5_mand1_15083
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y54",
      INIT => X"00AAAA0002A8AA00"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multAll_posIn1(5),
      ADR1 => mR_weightUpdateMod0_multR_multRes_7_0,
      ADR2 => mR_weightUpdateMod0_multR_multRes_8_0,
      ADR3 => mR_weightUpdateMod0_multR_multRes_9_0,
      ADR4 => mR_weightUpdateMod0_multR_multRes_11_0,
      ADR5 => N491,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_5_mand1_15096
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_46_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_46_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_46,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_46_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_46_ProtoComp388_CYINITVCC : X_ONE
    generic map(
      LOC => "SLICE_X20Y2"
    )
    port map (
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_46_ProtoComp388_CYINITVCC_1
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y2"
    )
    port map (
      CI => '0',
      CYINIT => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_46_ProtoComp388_CYINITVCC_1,
      CO(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_DI_2_UNCONNECTED,
      DI(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_DI_1_UNCONNECTED,
      DI(0) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_DI_0_UNCONNECTED,
      O(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_O_3_UNCONNECTED,
      O(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_O_2_UNCONNECTED,
      O(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_O_1_UNCONNECTED,
      O(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_46,
      S(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_S_3_UNCONNECTED,
      S(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_S_2_UNCONNECTED,
      S(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_S_1_UNCONNECTED,
      S(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(4)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_4_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y2",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_44_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(4)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11_pack_3,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_multRes(11),
      O => mM_weightUpdateMod1_multAll_multRes_11_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_121 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y5",
      INIT => X"FFFFFFF0FFFFFFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mM_weightUpdateMod1_multL_multRes_8_0,
      ADR3 => mM_weightUpdateMod1_multL_multRes_6_0,
      ADR4 => mM_weightUpdateMod1_multL_multRes_7_0,
      ADR5 => '1',
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_111 : X_LUT5
    generic map(
      LOC => "SLICE_X20Y5",
      INIT => X"FFFFFFFC"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightUpdateMod1_multL_multRes_9_0,
      ADR2 => mM_weightUpdateMod1_multL_multRes_8_0,
      ADR3 => mM_weightUpdateMod1_multL_multRes_6_0,
      ADR4 => mM_weightUpdateMod1_multL_multRes_7_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11_pack_3
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y5"
    )
    port map (
      CI => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_cy_10_Q_15760,
      CYINIT => '0',
      CO(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_DI_2_UNCONNECTED,
      DI(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_DI_1_UNCONNECTED,
      DI(0) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_DI_0_UNCONNECTED,
      O(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_O_3_UNCONNECTED,
      O(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_O_2_UNCONNECTED,
      O(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_O_1_UNCONNECTED,
      O(0) => mM_weightUpdateMod1_multAll_multRes(11),
      S(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_S_3_UNCONNECTED,
      S(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_S_2_UNCONNECTED,
      S(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_xor_11_S_1_UNCONNECTED,
      S(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(11)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_4_11 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y5",
      INIT => X"FFBABAFFBABAFFFF"
    )
    port map (
      ADR0 => N88_0,
      ADR1 => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR2 => mM_weightUpdateMod1_multL_multRes_10_0,
      ADR3 => mM_weightUpdateMod1_multR_multRes_4_0,
      ADR4 => mM_weightUpdateMod1_multR_multRes_5_0,
      ADR5 => mM_weightUpdateMod1_multR_multRes_11_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_8
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y5",
      INIT => X"C03FFFFF3FC00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightUpdateMod1_multL_multRes_11_0,
      ADR2 => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR3 => mM_weightUpdateMod1_multL_multRes_10_0,
      ADR4 => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_0_x_weightUpdateMod1_multAll_posIn2_5_mand,
      ADR5 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_117_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd7_lut(11)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_2_mand1_mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_2_mand1_CMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_63,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_63_0
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_2_mand1_mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_2_mand1_BMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_53,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_53_0
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_2_mand1_mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_2_mand1_AMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(4),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_4_0
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_2_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y20",
      INIT => X"000CCCC0CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightUpdateMod0_multL_multRes_6_0,
      ADR2 => mM_weightUpdateMod0_multR_multRes_4_0,
      ADR3 => mM_weightUpdateMod0_multR_multRes_5_0,
      ADR4 => mM_weightUpdateMod0_multR_multRes_6_0,
      ADR5 => mM_weightUpdateMod0_multR_multRes_11_0,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_2_mand1_17408
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_2_mand1_ProtoComp369_CYINITGND : 
X_ZERO
    generic map(
      LOC => "SLICE_X20Y20"
    )
    port map (
      O => 
mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_2_mand1_ProtoComp369_CYINITGND_0
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y20"
    )
    port map (
      CI => '0',
      CYINIT => 
mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_2_mand1_ProtoComp369_CYINITGND_0,
      CO(3) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_DI_2_UNCONNECTED,
      DI(1) => '0',
      DI(0) => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_2_mand1_17408,
      O(3) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_O_3_UNCONNECTED,
      O(2) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_63,
      O(1) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_53,
      O(0) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(4),
      S(3) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_S_3_UNCONNECTED,
      S(2) => '0',
      S(1) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_5_Q_14121,
      S(0) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_4_Q_14145
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1416_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X20Y20",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1416_C6LUT_O_UNCONNECTED
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y20",
      INIT => X"0CC0CC000CC0CC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightUpdateMod0_multAll_posIn1(4),
      ADR2 => mM_weightUpdateMod0_multR_multRes_4_0,
      ADR3 => mM_weightUpdateMod0_multR_multRes_5_0,
      ADR4 => mM_weightUpdateMod0_multR_multRes_11_0,
      ADR5 => '1',
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_5_Q_14121
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1417_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y20",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1417_B5LUT_O_UNCONNECTED
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y20",
      INIT => X"0CCAA66066AACC00"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multL_multRes_6_0,
      ADR1 => mM_weightUpdateMod0_multAll_posIn1(3),
      ADR2 => mM_weightUpdateMod0_multR_multRes_4_0,
      ADR3 => mM_weightUpdateMod0_multR_multRes_5_0,
      ADR4 => mM_weightUpdateMod0_multR_multRes_6_0,
      ADR5 => mM_weightUpdateMod0_multR_multRes_11_0,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_4_Q_14145
    );
  N226_N226_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_113,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_113_0
    );
  mM_weightUpdateMod0_multAll_Mmux_posIn2711_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y22",
      INIT => X"FFFFFFFFFFFFFFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mM_weightUpdateMod0_multR_multRes_4_0,
      ADR3 => mM_weightUpdateMod0_multR_multRes_5_0,
      ADR4 => mM_weightUpdateMod0_multR_multRes_6_0,
      ADR5 => mM_weightUpdateMod0_multR_multRes_7_0,
      O => N226
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y22"
    )
    port map (
      CI => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_cy(10),
      CYINIT => '0',
      CO(3) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_DI_2_UNCONNECTED,
      DI(1) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_DI_1_UNCONNECTED,
      DI(0) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_DI_0_UNCONNECTED,
      O(3) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_O_3_UNCONNECTED,
      O(2) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_O_2_UNCONNECTED,
      O(1) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_O_1_UNCONNECTED,
      O(0) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_113,
      S(3) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_S_3_UNCONNECTED,
      S(2) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_S_2_UNCONNECTED,
      S(1) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_11_S_1_UNCONNECTED,
      S(0) => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_6_Q
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_6_1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y22",
      INIT => X"0A0AA0A00A28A0A0"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multAll_posIn1(5),
      ADR1 => mM_weightUpdateMod0_multR_multRes_8_0,
      ADR2 => mM_weightUpdateMod0_multR_multRes_10_0,
      ADR3 => mM_weightUpdateMod0_multR_multRes_9_0,
      ADR4 => mM_weightUpdateMod0_multR_multRes_11_0,
      ADR5 => N226,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_6_Q
    );
  mM_weightUpdateMod0_multAll_Mmux_posIn261_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y23",
      INIT => X"0000AAAA0002AAA8"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multAll_posIn1(4),
      ADR1 => mM_weightUpdateMod0_multR_multRes_6_0,
      ADR2 => mM_weightUpdateMod0_multR_multRes_7_0,
      ADR3 => mM_weightUpdateMod0_multR_multRes_8_0,
      ADR4 => mM_weightUpdateMod0_multR_multRes_9_0,
      ADR5 => N479,
      O => N753
    );
  mM_weightUpdateMod0_multAll_Mmux_posIn261_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y23",
      INIT => X"0000AAAA0002AAA8"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multAll_posIn1(3),
      ADR1 => mM_weightUpdateMod0_multR_multRes_6_0,
      ADR2 => mM_weightUpdateMod0_multR_multRes_7_0,
      ADR3 => mM_weightUpdateMod0_multR_multRes_8_0,
      ADR4 => mM_weightUpdateMod0_multR_multRes_9_0,
      ADR5 => N479,
      O => N738
    );
  mM_weightUpdateMod0_multAll_Mmux_posIn2511_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y23",
      INIT => X"FFFFFFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mM_weightUpdateMod0_multR_multRes_4_0,
      ADR5 => mM_weightUpdateMod0_multR_multRes_5_0,
      O => N479
    );
  mM_weightUpdateMod0_multAll_Mmux_posIn261 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y23",
      INIT => X"00FF01FEFF00FF00"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multR_multRes_6_0,
      ADR1 => mM_weightUpdateMod0_multR_multRes_7_0,
      ADR2 => mM_weightUpdateMod0_multR_multRes_8_0,
      ADR3 => mM_weightUpdateMod0_multR_multRes_9_0,
      ADR4 => N479,
      ADR5 => mM_weightUpdateMod0_multR_multRes_11_0,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_0_x_weightUpdateMod0_multAll_posIn2_5_mand
    );
  mR_weight0_Mmux_output21 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y32",
      INIT => X"C0FFF3FFF300C000"
    )
    port map (
      ADR0 => '1',
      ADR1 => input_result(1),
      ADR2 => mR_weightIn0(1),
      ADR3 => mR_weightIn0(7),
      ADR4 => mR_weight0_ADDERTREE_INTERNAL_Madd_03_0,
      ADR5 => mR_weight0_ADDERTREE_INTERNAL_Madd_13_0,
      O => mR_weightOut0(1)
    );
  mR_weight0_Mmux_output4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y32",
      INIT => X"000000000000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weight0_ADDERTREE_INTERNAL_Madd_03_0,
      ADR5 => mR_weight0_ADDERTREE_INTERNAL_Madd_13_0,
      O => N72
    );
  mR_weight0_Mmux_output4 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y32",
      INIT => X"8FDF8F8FD080D0D0"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => mR_weightIn0(3),
      ADR2 => mR_weightIn0(7),
      ADR3 => mR_weight0_ADDERTREE_INTERNAL_Madd_23_0,
      ADR4 => N72,
      ADR5 => mR_weight0_ADDERTREE_INTERNAL_Madd_33_0,
      O => mR_weightOut0(3)
    );
  INV_mR_weightIn0_3CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => mR_weightIn0_3_INV_mR_weightIn0_3CLK
    );
  INV_mR_weightIn0_2CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => mR_weightIn0_3_INV_mR_weightIn0_2CLK
    );
  INV_mR_weightIn0_1CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => mR_weightIn0_3_INV_mR_weightIn0_1CLK
    );
  INV_mR_weightIn0_0CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => mR_weightIn0_3_INV_mR_weightIn0_0CLK
    );
  mR_weightIn0_3_mR_weightIn0_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_114,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_114_0
    );
  mR_weightIn0_3 : X_FF
    generic map(
      LOC => "SLICE_X20Y42",
      INIT => '1'
    )
    port map (
      CE => mL_update_inv,
      CLK => mR_weightIn0_3_INV_mR_weightIn0_3CLK,
      I => mR_w0Stor(3),
      O => mR_weightIn0(3),
      SET => GND,
      RST => GND
    );
  mR_weightIn0_2 : X_FF
    generic map(
      LOC => "SLICE_X20Y42",
      INIT => '1'
    )
    port map (
      CE => mL_update_inv,
      CLK => mR_weightIn0_3_INV_mR_weightIn0_2CLK,
      I => mR_w0Stor(2),
      O => mR_weightIn0(2),
      SET => GND,
      RST => GND
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y42"
    )
    port map (
      CI => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_cy_10_Q_15172,
      CYINIT => '0',
      CO(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_DI_2_UNCONNECTED,
      DI(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_DI_1_UNCONNECTED,
      DI(0) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_DI_0_UNCONNECTED,
      O(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_O_3_UNCONNECTED,
      O(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_O_2_UNCONNECTED,
      O(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_O_1_UNCONNECTED,
      O(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_114,
      S(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_S_3_UNCONNECTED,
      S(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_S_2_UNCONNECTED,
      S(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_xor_11_S_1_UNCONNECTED,
      S(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_113_rt_14213
    );
  mR_weightIn0_1 : X_FF
    generic map(
      LOC => "SLICE_X20Y42",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => mR_weightIn0_3_INV_mR_weightIn0_1CLK,
      I => mR_w0Stor(1),
      O => mR_weightIn0(1),
      RST => GND,
      SET => GND
    );
  mR_weightIn0_0 : X_FF
    generic map(
      LOC => "SLICE_X20Y42",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => mR_weightIn0_3_INV_mR_weightIn0_0CLK,
      I => mR_w0Stor(0),
      O => mR_weightIn0(0),
      RST => GND,
      SET => GND
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_113_rt : X_LUT6
    generic map(
      LOC => "SLICE_X20Y42",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_113_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_113_rt_14213
    );
  mR_weightUpdateMod0_multAll_Mmux_output511_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y45",
      INIT => X"F00FF00FF00F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mR_weightIn0(5),
      ADR3 => mR_weightUpdateMod0_multAll_Mmux_output71,
      ADR4 => mR_weightUpdateMod0_fullProd_0_0,
      ADR5 => mR_weightUpdateMod0_multAll_multRes_5_0,
      O => N433
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn2711 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y45",
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multR_multRes_4_0,
      ADR1 => mR_weightUpdateMod0_multR_multRes_5_0,
      ADR2 => mR_weightUpdateMod0_multR_multRes_6_0,
      ADR3 => mR_weightUpdateMod0_multR_multRes_7_0,
      ADR4 => mR_weightUpdateMod0_multR_multRes_8_0,
      ADR5 => mR_weightUpdateMod0_multR_multRes_9_0,
      O => mR_weightUpdateMod0_multAll_Mmux_posIn271
    );
  mR_weightUpdateMod0_multAll_Mmux_output711 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y45",
      INIT => X"C3C33C3CC3333CCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weightUpdateMod0_multL_multRes_11_0,
      ADR2 => weightDeltaKOutNode_23_Q,
      ADR3 => mR_weightUpdateMod0_multR_multRes_10_0,
      ADR4 => mR_weightUpdateMod0_multR_multRes_11_0,
      ADR5 => mR_weightUpdateMod0_multAll_Mmux_posIn271,
      O => mR_weightUpdateMod0_multAll_Mmux_output71
    );
  mR_weightUpdateMod0_multAll_Mmux_output81_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y45",
      INIT => X"FF0000FF00FF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mR_weightIn0(7),
      ADR4 => mR_weightUpdateMod0_multAll_Mmux_output71,
      ADR5 => mR_weightUpdateMod0_multAll_multRes_8_0,
      O => N218
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn231 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y48",
      INIT => X"000FFFF0FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mR_weightUpdateMod0_multR_multRes_4_0,
      ADR3 => mR_weightUpdateMod0_multR_multRes_5_0,
      ADR4 => mR_weightUpdateMod0_multR_multRes_6_0,
      ADR5 => mR_weightUpdateMod0_multR_multRes_11_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_1_x_weightUpdateMod0_multAll_posIn2_2_mand
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn221 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y48",
      INIT => X"00FFFF00FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mR_weightUpdateMod0_multR_multRes_4_0,
      ADR4 => mR_weightUpdateMod0_multR_multRes_5_0,
      ADR5 => mR_weightUpdateMod0_multR_multRes_11_0,
      O => mR_weightUpdateMod0_multAll_posIn2_1_Q
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_46_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_46_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_46,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_46_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_46_ProtoComp388_CYINITVCC : X_ONE
    generic map(
      LOC => "SLICE_X20Y51"
    )
    port map (
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_46_ProtoComp388_CYINITVCC_1
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y51"
    )
    port map (
      CI => '0',
      CYINIT => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_46_ProtoComp388_CYINITVCC_1,
      CO(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_DI_2_UNCONNECTED,
      DI(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_DI_1_UNCONNECTED,
      DI(0) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_DI_0_UNCONNECTED,
      O(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_O_3_UNCONNECTED,
      O(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_O_2_UNCONNECTED,
      O(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_O_1_UNCONNECTED,
      O(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_46,
      S(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_S_3_UNCONNECTED,
      S(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_S_2_UNCONNECTED,
      S(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_S_1_UNCONNECTED,
      S(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(4)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut_4_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y51",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_44_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(4)
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_2_mand1_mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_2_mand1_CMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_63,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_63_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_2_mand1_mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_2_mand1_BMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_53,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_53_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_2_mand1_mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_2_mand1_AMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(4),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_4_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_2_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y52",
      INIT => X"000CCCC0CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weightUpdateMod0_multL_multRes_6_0,
      ADR2 => mR_weightUpdateMod0_multR_multRes_4_0,
      ADR3 => mR_weightUpdateMod0_multR_multRes_5_0,
      ADR4 => mR_weightUpdateMod0_multR_multRes_6_0,
      ADR5 => mR_weightUpdateMod0_multR_multRes_11_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_2_mand1_17411
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_2_mand1_ProtoComp369_CYINITGND : 
X_ZERO
    generic map(
      LOC => "SLICE_X20Y52"
    )
    port map (
      O => 
mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_2_mand1_ProtoComp369_CYINITGND_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y52"
    )
    port map (
      CI => '0',
      CYINIT => 
mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_2_mand1_ProtoComp369_CYINITGND_0,
      CO(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_DI_2_UNCONNECTED,
      DI(1) => '0',
      DI(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_2_mand1_17411,
      O(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_O_3_UNCONNECTED,
      O(2) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_63,
      O(1) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_53,
      O(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(4),
      S(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_6_S_3_UNCONNECTED,
      S(2) => '0',
      S(1) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_5_Q_14250,
      S(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_4_Q_14274
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1561_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X20Y52",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1561_C6LUT_O_UNCONNECTED
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y52",
      INIT => X"0CC0CC000CC0CC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weightUpdateMod0_multAll_posIn1(4),
      ADR2 => mR_weightUpdateMod0_multR_multRes_4_0,
      ADR3 => mR_weightUpdateMod0_multR_multRes_5_0,
      ADR4 => mR_weightUpdateMod0_multR_multRes_11_0,
      ADR5 => '1',
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_5_Q_14250
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1562_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X20Y52",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1562_B5LUT_O_UNCONNECTED
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y52",
      INIT => X"0CCAA66066AACC00"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multL_multRes_6_0,
      ADR1 => mR_weightUpdateMod0_multAll_posIn1(3),
      ADR2 => mR_weightUpdateMod0_multR_multRes_4_0,
      ADR3 => mR_weightUpdateMod0_multR_multRes_5_0,
      ADR4 => mR_weightUpdateMod0_multR_multRes_6_0,
      ADR5 => mR_weightUpdateMod0_multR_multRes_11_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_4_Q_14274
    );
  mR_weightUpdateMod0_multAll_posIn1_4_mR_weightUpdateMod0_multAll_posIn1_4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N758,
      O => N758_0
    );
  mR_weightUpdateMod0_multAll_posIn1_4_mR_weightUpdateMod0_multAll_posIn1_4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(3),
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_3_0
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn151 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y53",
      INIT => X"3C3C3CF03C3C3CF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weightUpdateMod0_multL_multRes_11_0,
      ADR2 => mR_weightUpdateMod0_multL_multRes_8_0,
      ADR3 => mR_weightUpdateMod0_multL_multRes_6_0,
      ADR4 => mR_weightUpdateMod0_multL_multRes_7_0,
      ADR5 => '1',
      O => mR_weightUpdateMod0_multAll_posIn1(4)
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn261_SW2 : X_LUT5
    generic map(
      LOC => "SLICE_X20Y53",
      INIT => X"D7D7D75F"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multR_multRes_9_0,
      ADR1 => mR_weightUpdateMod0_multL_multRes_11_0,
      ADR2 => mR_weightUpdateMod0_multL_multRes_8_0,
      ADR3 => mR_weightUpdateMod0_multL_multRes_6_0,
      ADR4 => mR_weightUpdateMod0_multL_multRes_7_0,
      O => N758
    );
  ProtoComp437_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X20Y53"
    )
    port map (
      O => ProtoComp437_CYINITGND_0
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y53"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp437_CYINITGND_0,
      CO(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_DI_2_UNCONNECTED,
      DI(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_DI_1_UNCONNECTED,
      DI(0) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_DI_0_UNCONNECTED,
      O(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_O_3_UNCONNECTED,
      O(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_O_2_UNCONNECTED,
      O(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_O_1_UNCONNECTED,
      O(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(3),
      S(3) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_S_3_UNCONNECTED,
      S(2) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_S_2_UNCONNECTED,
      S(1) => NLW_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_S_1_UNCONNECTED,
      S(0) => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_3_Q_14277
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y53",
      INIT => X"00F0F000F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mR_weightUpdateMod0_multL_multRes_6_0,
      ADR3 => mR_weightUpdateMod0_multR_multRes_4_0,
      ADR4 => mR_weightUpdateMod0_multR_multRes_5_0,
      ADR5 => mR_weightUpdateMod0_multR_multRes_11_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_3_Q_14277
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn231 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y4",
      INIT => X"000FFFF0FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mM_weightUpdateMod1_multR_multRes_4_0,
      ADR3 => mM_weightUpdateMod1_multR_multRes_5_0,
      ADR4 => mM_weightUpdateMod1_multR_multRes_6_0,
      ADR5 => mM_weightUpdateMod1_multR_multRes_11_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_1_x_weightUpdateMod1_multAll_posIn2_2_mand
    );
  mM_weightUpdateMod1_multAll_posIn1_5_mM_weightUpdateMod1_multAll_posIn1_5_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N88,
      O => N88_0
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn161 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y5",
      INIT => X"6666666C6666666C"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multL_multRes_11_0,
      ADR1 => mM_weightUpdateMod1_multL_multRes_9_0,
      ADR2 => mM_weightUpdateMod1_multL_multRes_8_0,
      ADR3 => mM_weightUpdateMod1_multL_multRes_6_0,
      ADR4 => mM_weightUpdateMod1_multL_multRes_7_0,
      ADR5 => '1',
      O => mM_weightUpdateMod1_multAll_posIn1(5)
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn221_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X21Y5",
      INIT => X"99999991"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multL_multRes_11_0,
      ADR1 => mM_weightUpdateMod1_multL_multRes_9_0,
      ADR2 => mM_weightUpdateMod1_multL_multRes_8_0,
      ADR3 => mM_weightUpdateMod1_multL_multRes_6_0,
      ADR4 => mM_weightUpdateMod1_multL_multRes_7_0,
      O => N88
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd2_cy_7_1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y7",
      INIT => X"FC80000000000000"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multL_multRes_6_0,
      ADR1 => mM_weightUpdateMod1_multAll_posIn1(3),
      ADR2 => mM_weightUpdateMod1_multAll_posIn1(5),
      ADR3 => mM_weightUpdateMod1_multAll_posIn1(4),
      ADR4 => mM_weightUpdateMod1_multAll_posIn2_3_Q,
      ADR5 => mM_weightUpdateMod1_multAll_posIn2_4_Q,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd2_cy(7)
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn241 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y7",
      INIT => X"0003FFFCFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightUpdateMod1_multR_multRes_4_0,
      ADR2 => mM_weightUpdateMod1_multR_multRes_5_0,
      ADR3 => mM_weightUpdateMod1_multR_multRes_6_0,
      ADR4 => mM_weightUpdateMod1_multR_multRes_7_0,
      ADR5 => mM_weightUpdateMod1_multR_multRes_11_0,
      O => mM_weightUpdateMod1_multAll_posIn2_3_Q
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_7_11 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y7",
      INIT => X"96B4CCCCF0F00000"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multAll_posIn1(3),
      ADR1 => mM_weightUpdateMod1_multAll_posIn1(4),
      ADR2 => mM_weightUpdateMod1_multAll_posIn1(5),
      ADR3 => mM_weightUpdateMod1_multL_multRes_6_0,
      ADR4 => mM_weightUpdateMod1_multAll_posIn2_3_Q,
      ADR5 => mM_weightUpdateMod1_multAll_posIn2_4_Q,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_82
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn251 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y7",
      INIT => X"0001FFFEFFFF0000"
    )
    port map (
      ADR0 => mM_weightUpdateMod1_multR_multRes_4_0,
      ADR1 => mM_weightUpdateMod1_multR_multRes_5_0,
      ADR2 => mM_weightUpdateMod1_multR_multRes_6_0,
      ADR3 => mM_weightUpdateMod1_multR_multRes_7_0,
      ADR4 => mM_weightUpdateMod1_multR_multRes_8_0,
      ADR5 => mM_weightUpdateMod1_multR_multRes_11_0,
      O => mM_weightUpdateMod1_multAll_posIn2_4_Q
    );
  N78_N78_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N58,
      O => N58_0
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn281_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y8",
      INIT => X"FFFFFF00FFFFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mM_weightUpdateMod1_multL_multRes_7_0,
      ADR4 => mM_weightUpdateMod1_multL_multRes_6_0,
      ADR5 => '1',
      O => N78
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_11_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X21Y8",
      INIT => X"0F0F0F3F"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightUpdateMod1_multL_multRes_8_0,
      ADR2 => mM_weightUpdateMod1_multL_multRes_11_0,
      ADR3 => mM_weightUpdateMod1_multL_multRes_7_0,
      ADR4 => mM_weightUpdateMod1_multL_multRes_6_0,
      O => N58
    );
  mM_weightUpdateMod1_multAll_Mmux_posIn2711_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y8",
      INIT => X"FFFFFFFFFFFFFF87"
    )
    port map (
      ADR0 => N78,
      ADR1 => mM_weightUpdateMod1_multL_multRes_11_0,
      ADR2 => mM_weightUpdateMod1_multL_multRes_8_0,
      ADR3 => mM_weightUpdateMod1_multR_multRes_4_0,
      ADR4 => mM_weightUpdateMod1_multR_multRes_5_0,
      ADR5 => mM_weightUpdateMod1_multR_multRes_6_0,
      O => N201
    );
  mM_weightUpdateMod0_multAll_Mmux_output511 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y15",
      INIT => X"FFFFFFFFFFFFFFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mM_weightUpdateMod0_fullProd_0_0,
      ADR3 => mM_weightUpdateMod0_multAll_multRes_5_0,
      ADR4 => mM_weightUpdateMod0_multAll_multRes_6_0,
      ADR5 => mM_weightUpdateMod0_multAll_multRes_7_0,
      O => mM_weightUpdateMod0_multAll_Mmux_output51
    );
  mM_weightUpdateMod0_multAll_Mmux_posIn221 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y16",
      INIT => X"00FFFF00FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mM_weightUpdateMod0_multR_multRes_4_0,
      ADR4 => mM_weightUpdateMod0_multR_multRes_5_0,
      ADR5 => mM_weightUpdateMod0_multR_multRes_11_0,
      O => mM_weightUpdateMod0_multAll_posIn2_1_Q
    );
  mM_weightUpdateMod0_multAll_Mmux_posIn231 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y16",
      INIT => X"000FFFF0FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mM_weightUpdateMod0_multR_multRes_4_0,
      ADR3 => mM_weightUpdateMod0_multR_multRes_5_0,
      ADR4 => mM_weightUpdateMod0_multR_multRes_6_0,
      ADR5 => mM_weightUpdateMod0_multR_multRes_11_0,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_1_x_weightUpdateMod0_multAll_posIn2_2_mand
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd2_xor_8_12_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd2_xor_8_12_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11_pack_9,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd2_xor_8_12_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd2_xor_8_12_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N241_pack_7,
      O => N241
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd2_xor_8_121 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y18",
      INIT => X"FFFFFFF0FFFFFFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mM_weightUpdateMod0_multL_multRes_8_0,
      ADR3 => mM_weightUpdateMod0_multL_multRes_6_0,
      ADR4 => mM_weightUpdateMod0_multL_multRes_7_0,
      ADR5 => '1',
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd2_xor_8_12
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_111 : X_LUT5
    generic map(
      LOC => "SLICE_X21Y18",
      INIT => X"FFFFFFFC"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightUpdateMod0_multL_multRes_9_0,
      ADR2 => mM_weightUpdateMod0_multL_multRes_8_0,
      ADR3 => mM_weightUpdateMod0_multL_multRes_6_0,
      ADR4 => mM_weightUpdateMod0_multL_multRes_7_0,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11_pack_9
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_xor_4_11 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y18",
      INIT => X"FFBABAFFBABAFFFF"
    )
    port map (
      ADR0 => N90_0,
      ADR1 => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR2 => mM_weightUpdateMod0_multL_multRes_10_0,
      ADR3 => mM_weightUpdateMod0_multR_multRes_4_0,
      ADR4 => mM_weightUpdateMod0_multR_multRes_5_0,
      ADR5 => mM_weightUpdateMod0_multR_multRes_11_0,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_8
    );
  mM_weightUpdateMod0_multAll_Mmux_posIn221_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y18",
      INIT => X"FFFFFF5DFFFFFF5D"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multL_multRes_11_0,
      ADR1 => mM_weightUpdateMod0_multL_multRes_10_0,
      ADR2 => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR3 => mM_weightUpdateMod0_multL_multRes_9_0,
      ADR4 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd2_xor_8_12,
      ADR5 => '1',
      O => N240
    );
  mM_weightUpdateMod0_multAll_Mmux_posIn221_SW2 : X_LUT5
    generic map(
      LOC => "SLICE_X21Y18",
      INIT => X"AE5D0C5D"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multL_multRes_11_0,
      ADR1 => mM_weightUpdateMod0_multL_multRes_10_0,
      ADR2 => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR3 => mM_weightUpdateMod0_multL_multRes_9_0,
      ADR4 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd2_xor_8_12,
      O => N241_pack_7
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_xor_3_121 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y18",
      INIT => X"CCF0F0CCF0F0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => N240,
      ADR2 => N241,
      ADR3 => mM_weightUpdateMod0_multR_multRes_4_0,
      ADR4 => mM_weightUpdateMod0_multR_multRes_5_0,
      ADR5 => mM_weightUpdateMod0_multR_multRes_11_0,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_xor_3_12
    );
  mM_weightUpdateMod0_multAll_Mmux_posIn261_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y20",
      INIT => X"99999995FFFFFFFF"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multL_multRes_9_0,
      ADR1 => mM_weightUpdateMod0_multL_multRes_11_0,
      ADR2 => mM_weightUpdateMod0_multL_multRes_8_0,
      ADR3 => mM_weightUpdateMod0_multL_multRes_6_0,
      ADR4 => mM_weightUpdateMod0_multL_multRes_7_0,
      ADR5 => mM_weightUpdateMod0_multR_multRes_9_0,
      O => N767
    );
  N768_N768_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N737,
      O => N737_0
    );
  N768_N768_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N752,
      O => N752_0
    );
  mM_weightUpdateMod0_multAll_Mmux_posIn261_SW5 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y21",
      INIT => X"0000AAAA0002AAA8"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multAll_posIn1(5),
      ADR1 => mM_weightUpdateMod0_multR_multRes_6_0,
      ADR2 => mM_weightUpdateMod0_multR_multRes_7_0,
      ADR3 => mM_weightUpdateMod0_multR_multRes_8_0,
      ADR4 => mM_weightUpdateMod0_multR_multRes_9_0,
      ADR5 => N479,
      O => N768
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y21",
      INIT => X"00AAAA0002A8AA00"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multAll_posIn1(5),
      ADR1 => mM_weightUpdateMod0_multR_multRes_7_0,
      ADR2 => mM_weightUpdateMod0_multR_multRes_8_0,
      ADR3 => mM_weightUpdateMod0_multR_multRes_9_0,
      ADR4 => mM_weightUpdateMod0_multR_multRes_11_0,
      ADR5 => N487,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_5_x_weightUpdateMod0_multAll_posIn2_5_mand1_15134
    );
  mM_weightUpdateMod0_multAll_Mmux_posIn141 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y21",
      INIT => X"0FF0F0F00FF0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mM_weightUpdateMod0_multL_multRes_7_0,
      ADR3 => mM_weightUpdateMod0_multL_multRes_11_0,
      ADR4 => mM_weightUpdateMod0_multL_multRes_6_0,
      ADR5 => '1',
      O => mM_weightUpdateMod0_multAll_posIn1(3)
    );
  mM_weightUpdateMod0_multAll_Mmux_posIn261_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X21Y21",
      INIT => X"F33F3F3F"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightUpdateMod0_multR_multRes_9_0,
      ADR2 => mM_weightUpdateMod0_multL_multRes_7_0,
      ADR3 => mM_weightUpdateMod0_multL_multRes_11_0,
      ADR4 => mM_weightUpdateMod0_multL_multRes_6_0,
      O => N737
    );
  mM_weightUpdateMod0_multAll_Mmux_posIn151 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y21",
      INIT => X"3C3C3CF03C3C3CF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightUpdateMod0_multL_multRes_11_0,
      ADR2 => mM_weightUpdateMod0_multL_multRes_8_0,
      ADR3 => mM_weightUpdateMod0_multL_multRes_6_0,
      ADR4 => mM_weightUpdateMod0_multL_multRes_7_0,
      ADR5 => '1',
      O => mM_weightUpdateMod0_multAll_posIn1(4)
    );
  mM_weightUpdateMod0_multAll_Mmux_posIn261_SW2 : X_LUT5
    generic map(
      LOC => "SLICE_X21Y21",
      INIT => X"D7D7D75F"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multR_multRes_9_0,
      ADR1 => mM_weightUpdateMod0_multL_multRes_11_0,
      ADR2 => mM_weightUpdateMod0_multL_multRes_8_0,
      ADR3 => mM_weightUpdateMod0_multL_multRes_6_0,
      ADR4 => mM_weightUpdateMod0_multL_multRes_7_0,
      O => N752
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_4_x_weightUpdateMod0_multAll_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y22",
      INIT => X"00AAAA0002A8AA00"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multAll_posIn1(4),
      ADR1 => mM_weightUpdateMod0_multR_multRes_7_0,
      ADR2 => mM_weightUpdateMod0_multR_multRes_8_0,
      ADR3 => mM_weightUpdateMod0_multR_multRes_9_0,
      ADR4 => mM_weightUpdateMod0_multR_multRes_11_0,
      ADR5 => N487,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_4_x_weightUpdateMod0_multAll_posIn2_5_mand1_15130
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_3_x_weightUpdateMod0_multAll_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y22",
      INIT => X"00AAAA0002A8AA00"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multAll_posIn1(3),
      ADR1 => mM_weightUpdateMod0_multR_multRes_7_0,
      ADR2 => mM_weightUpdateMod0_multR_multRes_8_0,
      ADR3 => mM_weightUpdateMod0_multR_multRes_9_0,
      ADR4 => mM_weightUpdateMod0_multR_multRes_11_0,
      ADR5 => N487,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_3_x_weightUpdateMod0_multAll_posIn2_5_mand1_15126
    );
  mM_weightUpdateMod0_multAll_Mmux_posIn2511_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y22",
      INIT => X"FFFFFFFFFFFFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mM_weightUpdateMod0_multR_multRes_4_0,
      ADR4 => mM_weightUpdateMod0_multR_multRes_5_0,
      ADR5 => mM_weightUpdateMod0_multR_multRes_6_0,
      O => N487
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_5_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y22",
      INIT => X"00AAAA0002A8AA00"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multL_multRes_6_0,
      ADR1 => mM_weightUpdateMod0_multR_multRes_7_0,
      ADR2 => mM_weightUpdateMod0_multR_multRes_8_0,
      ADR3 => mM_weightUpdateMod0_multR_multRes_9_0,
      ADR4 => mM_weightUpdateMod0_multR_multRes_11_0,
      ADR5 => N487,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_2_x_weightUpdateMod0_multAll_posIn2_5_mand1_15121
    );
  mR_ADDERTREE_INTERNAL_Madd16_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y29",
      INIT => X"C400CC0000000000"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => input_result(0),
      ADR2 => mR_weightIn0(0),
      ADR3 => mR_weightIn1(0),
      ADR4 => mR_weightIn0(7),
      ADR5 => mR_weightIn1(7),
      O => N393
    );
  mR_ADDERTREE_INTERNAL_Madd16_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y29",
      INIT => X"8000000000000000"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => input_result(1),
      ADR2 => mR_weightIn1(0),
      ADR3 => mR_weightIn0(0),
      ADR4 => mR_weightIn1(7),
      ADR5 => mR_weightIn0(7),
      O => N392
    );
  mR_ADDERTREE_INTERNAL_Madd16_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y29",
      INIT => X"F351F3F3FF55FFFF"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => input_result(0),
      ADR2 => mR_weightIn1(0),
      ADR3 => mR_weightIn0(0),
      ADR4 => mR_weightIn0(7),
      ADR5 => mR_weightIn1(7),
      O => N395
    );
  mR_ADDERTREE_INTERNAL_Madd16 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y29",
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      ADR0 => N392,
      ADR1 => N393,
      ADR2 => N394,
      ADR3 => N395,
      ADR4 => mR_weight0_ADDERTREE_INTERNAL_Madd_03_0,
      ADR5 => mR_weight1_ADDERTREE_INTERNAL_Madd_03_0,
      O => mR_ADDERTREE_INTERNAL_Madd16_15804
    );
  mR_ADDERTREE_INTERNAL_Madd16_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y30",
      INIT => X"C400CC0000000000"
    )
    port map (
      ADR0 => input_result(0),
      ADR1 => input_result(1),
      ADR2 => mR_weightIn1(0),
      ADR3 => mR_weightIn0(0),
      ADR4 => mR_weightIn1(7),
      ADR5 => mR_weightIn0(7),
      O => N394
    );
  mR_weight0_Mmux_output31 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y32",
      INIT => X"8F8F8FDFD0D0D080"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => mR_weightIn0(2),
      ADR2 => mR_weightIn0(7),
      ADR3 => mR_weight0_ADDERTREE_INTERNAL_Madd_03_0,
      ADR4 => mR_weight0_ADDERTREE_INTERNAL_Madd_13_0,
      ADR5 => mR_weight0_ADDERTREE_INTERNAL_Madd_23_0,
      O => mR_weightOut0(2)
    );
  mR_weight0_Mmux_output61 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y33",
      INIT => X"8F8FD0D08FDFD080"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => mR_weightIn0(5),
      ADR2 => mR_weightIn0(7),
      ADR3 => mR_weight0_ADDERTREE_INTERNAL_Madd_43_0,
      ADR4 => mR_weight0_ADDERTREE_INTERNAL_Madd_53_0,
      ADR5 => mR_weight0_Mmux_output51,
      O => mR_weightOut0(5)
    );
  mR_weight0_Mmux_output511 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y33",
      INIT => X"FFFFFFFFFFFFFFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mR_weight0_ADDERTREE_INTERNAL_Madd_03_0,
      ADR3 => mR_weight0_ADDERTREE_INTERNAL_Madd_13_0,
      ADR4 => mR_weight0_ADDERTREE_INTERNAL_Madd_23_0,
      ADR5 => mR_weight0_ADDERTREE_INTERNAL_Madd_33_0,
      O => mR_weight0_Mmux_output51
    );
  mR_weight0_Mmux_output711_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y33",
      INIT => X"FFFFFFFFFFFFFFFC"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weight0_ADDERTREE_INTERNAL_Madd_03_0,
      ADR2 => mR_weight0_ADDERTREE_INTERNAL_Madd_13_0,
      ADR3 => mR_weight0_ADDERTREE_INTERNAL_Madd_23_0,
      ADR4 => mR_weight0_ADDERTREE_INTERNAL_Madd_33_0,
      ADR5 => mR_weight0_ADDERTREE_INTERNAL_Madd_43_0,
      O => N471
    );
  mR_weight0_Mmux_output81 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y33",
      INIT => X"BCBCBCBCBCBCBCF8"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => mR_weightIn0(7),
      ADR2 => mR_weight0_ADDERTREE_INTERNAL_Madd_73_0,
      ADR3 => mR_weight0_ADDERTREE_INTERNAL_Madd_63_0,
      ADR4 => mR_weight0_ADDERTREE_INTERNAL_Madd_53_0,
      ADR5 => N471,
      O => mR_weightOut0(7)
    );
  mR_weightUpdateMod1_multAll_Mmux_output81_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y35",
      INIT => X"9696696996666999"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multL_multRes_11_0,
      ADR1 => mR_weightIn1(7),
      ADR2 => weightDeltaKOutNode_23_Q,
      ADR3 => mR_weightUpdateMod1_multR_multRes_10_0,
      ADR4 => mR_weightUpdateMod1_multR_multRes_11_0,
      ADR5 => mR_weightUpdateMod1_multAll_Mmux_posIn271,
      O => N222
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn231 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y36",
      INIT => X"000FFFF0FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mR_weightUpdateMod1_multR_multRes_4_0,
      ADR3 => mR_weightUpdateMod1_multR_multRes_5_0,
      ADR4 => mR_weightUpdateMod1_multR_multRes_6_0,
      ADR5 => mR_weightUpdateMod1_multR_multRes_11_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_1_x_weightUpdateMod1_multAll_posIn2_2_mand
    );
  N243_N243_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N244_pack_1,
      O => N244
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn221_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y38",
      INIT => X"FFFFFF5DFFFFFF5D"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multL_multRes_11_0,
      ADR1 => mR_weightUpdateMod1_multL_multRes_10_0,
      ADR2 => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR3 => mR_weightUpdateMod1_multL_multRes_9_0,
      ADR4 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12,
      ADR5 => '1',
      O => N243
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn221_SW2 : X_LUT5
    generic map(
      LOC => "SLICE_X21Y38",
      INIT => X"AE5D0C5D"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multL_multRes_11_0,
      ADR1 => mR_weightUpdateMod1_multL_multRes_10_0,
      ADR2 => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_6_x_weightUpdateMod1_multAll_posIn2_0_11,
      ADR3 => mR_weightUpdateMod1_multL_multRes_9_0,
      ADR4 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_8_12,
      O => N244_pack_1
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_3_121 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y38",
      INIT => X"CCF0F0CCF0F0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => N243,
      ADR2 => N244,
      ADR3 => mR_weightUpdateMod1_multR_multRes_4_0,
      ADR4 => mR_weightUpdateMod1_multR_multRes_5_0,
      ADR5 => mR_weightUpdateMod1_multR_multRes_11_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_xor_3_12
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd2_cy_7_1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y41",
      INIT => X"FC80000000000000"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multL_multRes_6_0,
      ADR1 => mR_weightUpdateMod1_multAll_posIn1(3),
      ADR2 => mR_weightUpdateMod1_multAll_posIn1(5),
      ADR3 => mR_weightUpdateMod1_multAll_posIn1(4),
      ADR4 => mR_weightUpdateMod1_multAll_posIn2_3_Q,
      ADR5 => mR_weightUpdateMod1_multAll_posIn2_4_Q,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd2_cy(7)
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn241 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y41",
      INIT => X"0003FFFCFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weightUpdateMod1_multR_multRes_4_0,
      ADR2 => mR_weightUpdateMod1_multR_multRes_5_0,
      ADR3 => mR_weightUpdateMod1_multR_multRes_6_0,
      ADR4 => mR_weightUpdateMod1_multR_multRes_7_0,
      ADR5 => mR_weightUpdateMod1_multR_multRes_11_0,
      O => mR_weightUpdateMod1_multAll_posIn2_3_Q
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd2_xor_7_11 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y41",
      INIT => X"96B4CCCCF0F00000"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multAll_posIn1(3),
      ADR1 => mR_weightUpdateMod1_multAll_posIn1(4),
      ADR2 => mR_weightUpdateMod1_multAll_posIn1(5),
      ADR3 => mR_weightUpdateMod1_multL_multRes_6_0,
      ADR4 => mR_weightUpdateMod1_multAll_posIn2_3_Q,
      ADR5 => mR_weightUpdateMod1_multAll_posIn2_4_Q,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_82
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn251 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y41",
      INIT => X"0001FFFEFFFF0000"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multR_multRes_4_0,
      ADR1 => mR_weightUpdateMod1_multR_multRes_5_0,
      ADR2 => mR_weightUpdateMod1_multR_multRes_6_0,
      ADR3 => mR_weightUpdateMod1_multR_multRes_7_0,
      ADR4 => mR_weightUpdateMod1_multR_multRes_8_0,
      ADR5 => mR_weightUpdateMod1_multR_multRes_11_0,
      O => mR_weightUpdateMod1_multAll_posIn2_4_Q
    );
  mR_weightUpdateMod1_multAll_posIn1_3_mR_weightUpdateMod1_multAll_posIn1_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N746,
      O => N746_0
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn141 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y43",
      INIT => X"0FF0F0F00FF0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mR_weightUpdateMod1_multL_multRes_7_0,
      ADR3 => mR_weightUpdateMod1_multL_multRes_11_0,
      ADR4 => mR_weightUpdateMod1_multL_multRes_6_0,
      ADR5 => '1',
      O => mR_weightUpdateMod1_multAll_posIn1(3)
    );
  mR_weightUpdateMod1_multAll_Mmux_posIn261_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X21Y43",
      INIT => X"F33F3F3F"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weightUpdateMod1_multR_multRes_9_0,
      ADR2 => mR_weightUpdateMod1_multL_multRes_7_0,
      ADR3 => mR_weightUpdateMod1_multL_multRes_11_0,
      ADR4 => mR_weightUpdateMod1_multL_multRes_6_0,
      O => N746
    );
  INV_mR_weightIn0_7CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => mR_weightIn0_7_INV_mR_weightIn0_7CLK
    );
  INV_mR_weightIn0_6CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => mR_weightIn0_7_INV_mR_weightIn0_6CLK
    );
  INV_mR_weightIn0_5CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => mR_weightIn0_7_INV_mR_weightIn0_5CLK
    );
  INV_mR_weightIn0_4CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => update_result_BUFG_16878,
      O => mR_weightIn0_7_INV_mR_weightIn0_4CLK
    );
  mR_weightIn0_7 : X_FF
    generic map(
      LOC => "SLICE_X21Y44",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => mR_weightIn0_7_INV_mR_weightIn0_7CLK,
      I => mR_w0Stor(7),
      O => mR_weightIn0(7),
      RST => GND,
      SET => GND
    );
  mR_weightUpdateMod0_multAll_Mmux_output511_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y44",
      INIT => X"C3C3C3C3C3C3C333"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weightIn0(6),
      ADR2 => mR_weightUpdateMod0_multAll_Mmux_output71,
      ADR3 => mR_weightUpdateMod0_fullProd_0_0,
      ADR4 => mR_weightUpdateMod0_multAll_multRes_6_0,
      ADR5 => mR_weightUpdateMod0_multAll_multRes_5_0,
      O => N544
    );
  mR_weightIn0_6 : X_FF
    generic map(
      LOC => "SLICE_X21Y44",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => mR_weightIn0_7_INV_mR_weightIn0_6CLK,
      I => mR_w0Stor(6),
      O => mR_weightIn0(6),
      RST => GND,
      SET => GND
    );
  mR_weightIn0_5 : X_FF
    generic map(
      LOC => "SLICE_X21Y44",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => mR_weightIn0_7_INV_mR_weightIn0_5CLK,
      I => mR_w0Stor(5),
      O => mR_weightIn0(5),
      RST => GND,
      SET => GND
    );
  mR_weightIn0_4 : X_FF
    generic map(
      LOC => "SLICE_X21Y44",
      INIT => '0'
    )
    port map (
      CE => mL_update_inv,
      CLK => mR_weightIn0_7_INV_mR_weightIn0_4CLK,
      I => mR_w0Stor(4),
      O => mR_weightIn0(4),
      RST => GND,
      SET => GND
    );
  mR_weightUpdateMod0_multAll_Mmux_output81_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y45",
      INIT => X"9696696996666999"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multL_multRes_11_0,
      ADR1 => mR_weightIn0(7),
      ADR2 => weightDeltaKOutNode_23_Q,
      ADR3 => mR_weightUpdateMod0_multR_multRes_10_0,
      ADR4 => mR_weightUpdateMod0_multR_multRes_11_0,
      ADR5 => mR_weightUpdateMod0_multAll_Mmux_posIn271,
      O => N219
    );
  mR_weightUpdateMod0_multAll_Mmux_output511_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y45",
      INIT => X"9696696996666999"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multL_multRes_11_0,
      ADR1 => mR_weightIn0(6),
      ADR2 => weightDeltaKOutNode_23_Q,
      ADR3 => mR_weightUpdateMod0_multR_multRes_10_0,
      ADR4 => mR_weightUpdateMod0_multR_multRes_11_0,
      ADR5 => mR_weightUpdateMod0_multAll_Mmux_posIn271,
      O => N545
    );
  mR_weightUpdateMod0_multAll_Mmux_output511_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y45",
      INIT => X"9696696996666999"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multL_multRes_11_0,
      ADR1 => mR_weightIn0(5),
      ADR2 => weightDeltaKOutNode_23_Q,
      ADR3 => mR_weightUpdateMod0_multR_multRes_10_0,
      ADR4 => mR_weightUpdateMod0_multR_multRes_11_0,
      ADR5 => mR_weightUpdateMod0_multAll_Mmux_posIn271,
      O => N434
    );
  N246_N246_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N247_pack_1,
      O => N247
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn221_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y49",
      INIT => X"FFFFFF5DFFFFFF5D"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multL_multRes_11_0,
      ADR1 => mR_weightUpdateMod0_multL_multRes_10_0,
      ADR2 => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR3 => mR_weightUpdateMod0_multL_multRes_9_0,
      ADR4 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd2_xor_8_12,
      ADR5 => '1',
      O => N246
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn221_SW2 : X_LUT5
    generic map(
      LOC => "SLICE_X21Y49",
      INIT => X"AE5D0C5D"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multL_multRes_11_0,
      ADR1 => mR_weightUpdateMod0_multL_multRes_10_0,
      ADR2 => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR3 => mR_weightUpdateMod0_multL_multRes_9_0,
      ADR4 => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd2_xor_8_12,
      O => N247_pack_1
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_xor_3_121 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y49",
      INIT => X"CCF0F0CCF0F0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => N246,
      ADR2 => N247,
      ADR3 => mR_weightUpdateMod0_multR_multRes_4_0,
      ADR4 => mR_weightUpdateMod0_multR_multRes_5_0,
      ADR5 => mR_weightUpdateMod0_multR_multRes_11_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_xor_3_12
    );
  N84_N84_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N60,
      O => N60_0
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn281_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y51",
      INIT => X"FFFFFF00FFFFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mR_weightUpdateMod0_multL_multRes_7_0,
      ADR4 => mR_weightUpdateMod0_multL_multRes_6_0,
      ADR5 => '1',
      O => N84
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd2_xor_8_11_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X21Y51",
      INIT => X"0F0F0F3F"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weightUpdateMod0_multL_multRes_8_0,
      ADR2 => mR_weightUpdateMod0_multL_multRes_11_0,
      ADR3 => mR_weightUpdateMod0_multL_multRes_7_0,
      ADR4 => mR_weightUpdateMod0_multL_multRes_6_0,
      O => N60
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn2711_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y51",
      INIT => X"FFFFFFFFFFFFFF87"
    )
    port map (
      ADR0 => N84,
      ADR1 => mR_weightUpdateMod0_multL_multRes_11_0,
      ADR2 => mR_weightUpdateMod0_multL_multRes_8_0,
      ADR3 => mR_weightUpdateMod0_multR_multRes_4_0,
      ADR4 => mR_weightUpdateMod0_multR_multRes_5_0,
      ADR5 => mR_weightUpdateMod0_multR_multRes_6_0,
      O => N207
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn261_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y53",
      INIT => X"99999995FFFFFFFF"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multL_multRes_9_0,
      ADR1 => mR_weightUpdateMod0_multL_multRes_11_0,
      ADR2 => mR_weightUpdateMod0_multL_multRes_8_0,
      ADR3 => mR_weightUpdateMod0_multL_multRes_6_0,
      ADR4 => mR_weightUpdateMod0_multL_multRes_7_0,
      ADR5 => mR_weightUpdateMod0_multR_multRes_9_0,
      O => N773
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_36_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_36_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_36,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_36_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_36_ProtoComp388_CYINITVCC : X_ONE
    generic map(
      LOC => "SLICE_X22Y3"
    )
    port map (
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_36_ProtoComp388_CYINITVCC_1
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y3"
    )
    port map (
      CI => '0',
      CYINIT => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_36_ProtoComp388_CYINITVCC_1,
      CO(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_DI_2_UNCONNECTED,
      DI(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_DI_1_UNCONNECTED,
      DI(0) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_DI_0_UNCONNECTED,
      O(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_O_3_UNCONNECTED,
      O(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_O_2_UNCONNECTED,
      O(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_O_1_UNCONNECTED,
      O(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_36,
      S(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_S_3_UNCONNECTED,
      S(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_S_2_UNCONNECTED,
      S(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_3_S_1_UNCONNECTED,
      S(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(3)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_3_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y3",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd_34_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(3)
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(3),
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_ProtoComp387_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X22Y8"
    )
    port map (
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_ProtoComp387_CYINITGND_0
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y8"
    )
    port map (
      CI => '0',
      CYINIT => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_3_ProtoComp387_CYINITGND_0,
      CO(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_DI_2_UNCONNECTED,
      DI(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_DI_1_UNCONNECTED,
      DI(0) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_DI_0_UNCONNECTED,
      O(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_O_3_UNCONNECTED,
      O(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_O_2_UNCONNECTED,
      O(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_O_1_UNCONNECTED,
      O(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(3),
      S(3) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_S_3_UNCONNECTED,
      S(2) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_S_2_UNCONNECTED,
      S(1) => NLW_mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_3_S_1_UNCONNECTED,
      S(0) => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_3_Q_14653
    );
  mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y8",
      INIT => X"00F0F000F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mM_weightUpdateMod1_multL_multRes_6_0,
      ADR3 => mM_weightUpdateMod1_multR_multRes_4_0,
      ADR4 => mM_weightUpdateMod1_multR_multRes_5_0,
      ADR5 => mM_weightUpdateMod1_multR_multRes_11_0,
      O => mM_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_3_Q_14653
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_36_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_36_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_36,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_36_0
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_36_ProtoComp388_CYINITVCC : X_ONE
    generic map(
      LOC => "SLICE_X22Y16"
    )
    port map (
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_36_ProtoComp388_CYINITVCC_1
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y16"
    )
    port map (
      CI => '0',
      CYINIT => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_36_ProtoComp388_CYINITVCC_1,
      CO(3) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_DI_2_UNCONNECTED,
      DI(1) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_DI_1_UNCONNECTED,
      DI(0) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_DI_0_UNCONNECTED,
      O(3) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_O_3_UNCONNECTED,
      O(2) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_O_2_UNCONNECTED,
      O(1) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_O_1_UNCONNECTED,
      O(0) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_36,
      S(3) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_S_3_UNCONNECTED,
      S(2) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_S_2_UNCONNECTED,
      S(1) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_3_S_1_UNCONNECTED,
      S(0) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(3)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut_3_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y16",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_34_0,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(3)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_46_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_46_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_46,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_46_0
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_46_ProtoComp388_CYINITVCC : X_ONE
    generic map(
      LOC => "SLICE_X22Y17"
    )
    port map (
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_46_ProtoComp388_CYINITVCC_1
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y17"
    )
    port map (
      CI => '0',
      CYINIT => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_46_ProtoComp388_CYINITVCC_1,
      CO(3) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_DI_2_UNCONNECTED,
      DI(1) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_DI_1_UNCONNECTED,
      DI(0) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_DI_0_UNCONNECTED,
      O(3) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_O_3_UNCONNECTED,
      O(2) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_O_2_UNCONNECTED,
      O(1) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_O_1_UNCONNECTED,
      O(0) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_46,
      S(3) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_S_3_UNCONNECTED,
      S(2) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_S_2_UNCONNECTED,
      S(1) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_xor_4_S_1_UNCONNECTED,
      S(0) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(4)
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut_4_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y17",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_44_0,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd6_lut(4)
    );
  N80_N80_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N56,
      O => N56_0
    );
  N80_N80_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N90,
      O => N90_0
    );
  mM_weightUpdateMod0_multAll_Mmux_posIn281_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y18",
      INIT => X"FFFFFF00FFFFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mM_weightUpdateMod0_multL_multRes_7_0,
      ADR4 => mM_weightUpdateMod0_multL_multRes_6_0,
      ADR5 => '1',
      O => N80
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd2_xor_8_11_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X22Y18",
      INIT => X"0F0F0F3F"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightUpdateMod0_multL_multRes_8_0,
      ADR2 => mM_weightUpdateMod0_multL_multRes_11_0,
      ADR3 => mM_weightUpdateMod0_multL_multRes_7_0,
      ADR4 => mM_weightUpdateMod0_multL_multRes_6_0,
      O => N56
    );
  mM_weightUpdateMod0_multAll_Mmux_posIn2711_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y18",
      INIT => X"FFFFFFFFFFFFFF87"
    )
    port map (
      ADR0 => N80,
      ADR1 => mM_weightUpdateMod0_multL_multRes_11_0,
      ADR2 => mM_weightUpdateMod0_multL_multRes_8_0,
      ADR3 => mM_weightUpdateMod0_multR_multRes_4_0,
      ADR4 => mM_weightUpdateMod0_multR_multRes_5_0,
      ADR5 => mM_weightUpdateMod0_multR_multRes_6_0,
      O => N203
    );
  mM_weightUpdateMod0_multAll_Mmux_posIn161 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y18",
      INIT => X"6666666C6666666C"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multL_multRes_11_0,
      ADR1 => mM_weightUpdateMod0_multL_multRes_9_0,
      ADR2 => mM_weightUpdateMod0_multL_multRes_8_0,
      ADR3 => mM_weightUpdateMod0_multL_multRes_6_0,
      ADR4 => mM_weightUpdateMod0_multL_multRes_7_0,
      ADR5 => '1',
      O => mM_weightUpdateMod0_multAll_posIn1(5)
    );
  mM_weightUpdateMod0_multAll_Mmux_posIn221_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X22Y18",
      INIT => X"99999991"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multL_multRes_11_0,
      ADR1 => mM_weightUpdateMod0_multL_multRes_9_0,
      ADR2 => mM_weightUpdateMod0_multL_multRes_8_0,
      ADR3 => mM_weightUpdateMod0_multL_multRes_6_0,
      ADR4 => mM_weightUpdateMod0_multL_multRes_7_0,
      O => N90
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_3_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(3),
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_3_0
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_3_ProtoComp387_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X22Y22"
    )
    port map (
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_3_ProtoComp387_CYINITGND_0
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y22"
    )
    port map (
      CI => '0',
      CYINIT => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut_3_ProtoComp387_CYINITGND_0,
      CO(3) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_CO_3_UNCONNECTED,
      CO(2) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_CO_2_UNCONNECTED,
      CO(1) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_CO_1_UNCONNECTED,
      CO(0) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_CO_0_UNCONNECTED,
      DI(3) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_DI_3_UNCONNECTED,
      DI(2) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_DI_2_UNCONNECTED,
      DI(1) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_DI_1_UNCONNECTED,
      DI(0) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_DI_0_UNCONNECTED,
      O(3) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_O_3_UNCONNECTED,
      O(2) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_O_2_UNCONNECTED,
      O(1) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_O_1_UNCONNECTED,
      O(0) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd4_lut(3),
      S(3) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_S_3_UNCONNECTED,
      S(2) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_S_2_UNCONNECTED,
      S(1) => NLW_mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_xor_3_S_1_UNCONNECTED,
      S(0) => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_3_Q_14690
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y22",
      INIT => X"00F0F000F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mM_weightUpdateMod0_multL_multRes_6_0,
      ADR3 => mM_weightUpdateMod0_multR_multRes_4_0,
      ADR4 => mM_weightUpdateMod0_multR_multRes_5_0,
      ADR5 => mM_weightUpdateMod0_multR_multRes_11_0,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd3_lut_3_Q_14690
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_46_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_46_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_46,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_46_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_46_ProtoComp388_CYINITVCC : X_ONE
    generic map(
      LOC => "SLICE_X22Y39"
    )
    port map (
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_46_ProtoComp388_CYINITVCC_1
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y39"
    )
    port map (
      CI => '0',
      CYINIT => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_46_ProtoComp388_CYINITVCC_1,
      CO(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_DI_2_UNCONNECTED,
      DI(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_DI_1_UNCONNECTED,
      DI(0) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_DI_0_UNCONNECTED,
      O(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_O_3_UNCONNECTED,
      O(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_O_2_UNCONNECTED,
      O(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_O_1_UNCONNECTED,
      O(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_46,
      S(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_S_3_UNCONNECTED,
      S(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_S_2_UNCONNECTED,
      S(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_xor_4_S_1_UNCONNECTED,
      S(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(4)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut_4_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y39",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_44_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd6_lut(4)
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_CMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_63,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_63_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_BMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_53,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_53_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_AMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(4),
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut_4_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y40",
      INIT => X"000CCCC0CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weightUpdateMod1_multL_multRes_6_0,
      ADR2 => mR_weightUpdateMod1_multR_multRes_4_0,
      ADR3 => mR_weightUpdateMod1_multR_multRes_5_0,
      ADR4 => mR_weightUpdateMod1_multR_multRes_6_0,
      ADR5 => mR_weightUpdateMod1_multR_multRes_11_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_17426
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_ProtoComp369_CYINITGND : 
X_ZERO
    generic map(
      LOC => "SLICE_X22Y40"
    )
    port map (
      O => 
mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_ProtoComp369_CYINITGND_0
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y40"
    )
    port map (
      CI => '0',
      CYINIT => 
mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_ProtoComp369_CYINITGND_0,
      CO(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_CO_3_UNCONNECTED,
      CO(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_CO_2_UNCONNECTED,
      CO(1) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_CO_1_UNCONNECTED,
      CO(0) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_CO_0_UNCONNECTED,
      DI(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_DI_3_UNCONNECTED,
      DI(2) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_DI_2_UNCONNECTED,
      DI(1) => '0',
      DI(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_weightUpdateMod1_multAll_posIn1_2_x_weightUpdateMod1_multAll_posIn2_2_mand1_17426,
      O(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_O_3_UNCONNECTED,
      O(2) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_63,
      O(1) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd_53,
      O(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd4_lut(4),
      S(3) => NLW_mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_xor_6_S_3_UNCONNECTED,
      S(2) => '0',
      S(1) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_5_Q_14699,
      S(0) => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_4_Q_14723
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1572_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X22Y40",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1572_C6LUT_O_UNCONNECTED
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y40",
      INIT => X"0CC0CC000CC0CC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weightUpdateMod1_multAll_posIn1(4),
      ADR2 => mR_weightUpdateMod1_multR_multRes_4_0,
      ADR3 => mR_weightUpdateMod1_multR_multRes_5_0,
      ADR4 => mR_weightUpdateMod1_multR_multRes_11_0,
      ADR5 => '1',
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_5_Q_14699
    );
  mL_ADDERTREE_INTERNAL_Madd15_cy_0_1573_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X22Y40",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_mL_ADDERTREE_INTERNAL_Madd15_cy_0_1573_B5LUT_O_UNCONNECTED
    );
  mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y40",
      INIT => X"0CCAA66066AACC00"
    )
    port map (
      ADR0 => mR_weightUpdateMod1_multL_multRes_6_0,
      ADR1 => mR_weightUpdateMod1_multAll_posIn1(3),
      ADR2 => mR_weightUpdateMod1_multR_multRes_4_0,
      ADR3 => mR_weightUpdateMod1_multR_multRes_5_0,
      ADR4 => mR_weightUpdateMod1_multR_multRes_6_0,
      ADR5 => mR_weightUpdateMod1_multR_multRes_11_0,
      O => mR_weightUpdateMod1_multAll_Mmult_multRes_Madd3_lut_4_Q_14723
    );
  mR_weightUpdateMod0_multAll_Mmux_output511_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y45",
      INIT => X"000000000000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weightUpdateMod0_fullProd_0_0,
      ADR5 => mR_weightUpdateMod0_multAll_multRes_5_0,
      O => N408
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd2_cy_7_1 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y20",
      INIT => X"FC80000000000000"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multL_multRes_6_0,
      ADR1 => mM_weightUpdateMod0_multAll_posIn1(3),
      ADR2 => mM_weightUpdateMod0_multAll_posIn1(5),
      ADR3 => mM_weightUpdateMod0_multAll_posIn1(4),
      ADR4 => mM_weightUpdateMod0_multAll_posIn2_3_Q,
      ADR5 => mM_weightUpdateMod0_multAll_posIn2_4_Q,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd2_cy(7)
    );
  mM_weightUpdateMod0_multAll_Mmux_posIn241 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y20",
      INIT => X"0003FFFCFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mM_weightUpdateMod0_multR_multRes_4_0,
      ADR2 => mM_weightUpdateMod0_multR_multRes_5_0,
      ADR3 => mM_weightUpdateMod0_multR_multRes_6_0,
      ADR4 => mM_weightUpdateMod0_multR_multRes_7_0,
      ADR5 => mM_weightUpdateMod0_multR_multRes_11_0,
      O => mM_weightUpdateMod0_multAll_posIn2_3_Q
    );
  mM_weightUpdateMod0_multAll_Mmult_multRes_Madd2_xor_7_11 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y20",
      INIT => X"96B4CCCCF0F00000"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multAll_posIn1(3),
      ADR1 => mM_weightUpdateMod0_multAll_posIn1(4),
      ADR2 => mM_weightUpdateMod0_multAll_posIn1(5),
      ADR3 => mM_weightUpdateMod0_multL_multRes_6_0,
      ADR4 => mM_weightUpdateMod0_multAll_posIn2_3_Q,
      ADR5 => mM_weightUpdateMod0_multAll_posIn2_4_Q,
      O => mM_weightUpdateMod0_multAll_Mmult_multRes_Madd_82
    );
  mM_weightUpdateMod0_multAll_Mmux_posIn251 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y20",
      INIT => X"0001FFFEFFFF0000"
    )
    port map (
      ADR0 => mM_weightUpdateMod0_multR_multRes_4_0,
      ADR1 => mM_weightUpdateMod0_multR_multRes_5_0,
      ADR2 => mM_weightUpdateMod0_multR_multRes_6_0,
      ADR3 => mM_weightUpdateMod0_multR_multRes_7_0,
      ADR4 => mM_weightUpdateMod0_multR_multRes_8_0,
      ADR5 => mM_weightUpdateMod0_multR_multRes_11_0,
      O => mM_weightUpdateMod0_multAll_posIn2_4_Q
    );
  mR_weight0_Mmux_output511_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y33",
      INIT => X"00000000000000FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => mR_weight0_ADDERTREE_INTERNAL_Madd_03_0,
      ADR4 => mR_weight0_ADDERTREE_INTERNAL_Madd_13_0,
      ADR5 => mR_weight0_ADDERTREE_INTERNAL_Madd_23_0,
      O => N420
    );
  mR_weight0_Mmux_output52 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y33",
      INIT => X"8FDF8F8FD080D0D0"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => mR_weightIn0(4),
      ADR2 => mR_weightIn0(7),
      ADR3 => mR_weight0_ADDERTREE_INTERNAL_Madd_33_0,
      ADR4 => N420,
      ADR5 => mR_weight0_ADDERTREE_INTERNAL_Madd_43_0,
      O => mR_weightOut0(4)
    );
  mR_weight0_Mmux_output711_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y33",
      INIT => X"0000000000000003"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weight0_ADDERTREE_INTERNAL_Madd_03_0,
      ADR2 => mR_weight0_ADDERTREE_INTERNAL_Madd_13_0,
      ADR3 => mR_weight0_ADDERTREE_INTERNAL_Madd_23_0,
      ADR4 => mR_weight0_ADDERTREE_INTERNAL_Madd_33_0,
      ADR5 => mR_weight0_ADDERTREE_INTERNAL_Madd_43_0,
      O => N467
    );
  mR_weight0_Mmux_output71 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y33",
      INIT => X"8FD0DF808FD08FD0"
    )
    port map (
      ADR0 => input_result(1),
      ADR1 => mR_weightIn0(6),
      ADR2 => mR_weightIn0(7),
      ADR3 => mR_weight0_ADDERTREE_INTERNAL_Madd_63_0,
      ADR4 => mR_weight0_ADDERTREE_INTERNAL_Madd_53_0,
      ADR5 => N467,
      O => mR_weightOut0(6)
    );
  mR_weightUpdateMod1_multAll_Mmux_output511_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y35",
      INIT => X"000000000000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => mR_weightUpdateMod1_fullProd_0_0,
      ADR5 => mR_weightUpdateMod1_multAll_multRes_5_0,
      O => N410
    );
  mR_weightUpdateMod0_multAll_Mmux_output511 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y45",
      INIT => X"FFFFFFFFFFFFFFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mR_weightUpdateMod0_fullProd_0_0,
      ADR3 => mR_weightUpdateMod0_multAll_multRes_5_0,
      ADR4 => mR_weightUpdateMod0_multAll_multRes_6_0,
      ADR5 => mR_weightUpdateMod0_multAll_multRes_7_0,
      O => mR_weightUpdateMod0_multAll_Mmux_output51
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd2_xor_8_12_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd2_xor_8_12_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11_pack_6,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd2_xor_8_12_mR_weightUpdateMod0_multAll_Mmult_multRes_Madd2_xor_8_12_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N94_pack_5,
      O => N94
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd2_xor_8_121 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y49",
      INIT => X"FFFFFFF0FFFFFFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => mR_weightUpdateMod0_multL_multRes_8_0,
      ADR3 => mR_weightUpdateMod0_multL_multRes_6_0,
      ADR4 => mR_weightUpdateMod0_multL_multRes_7_0,
      ADR5 => '1',
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd2_xor_8_12
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_111 : X_LUT5
    generic map(
      LOC => "SLICE_X23Y49",
      INIT => X"FFFFFFFC"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weightUpdateMod0_multL_multRes_9_0,
      ADR2 => mR_weightUpdateMod0_multL_multRes_8_0,
      ADR3 => mR_weightUpdateMod0_multL_multRes_6_0,
      ADR4 => mR_weightUpdateMod0_multL_multRes_7_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11_pack_6
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_xor_4_11 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y49",
      INIT => X"FFBABAFFBABAFFFF"
    )
    port map (
      ADR0 => N94,
      ADR1 => mR_weightUpdateMod0_multAll_Mmult_multRes_weightUpdateMod0_multAll_posIn1_6_x_weightUpdateMod0_multAll_posIn2_0_11,
      ADR2 => mR_weightUpdateMod0_multL_multRes_10_0,
      ADR3 => mR_weightUpdateMod0_multR_multRes_4_0,
      ADR4 => mR_weightUpdateMod0_multR_multRes_5_0,
      ADR5 => mR_weightUpdateMod0_multR_multRes_11_0,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_8
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn161 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y49",
      INIT => X"6666666C6666666C"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multL_multRes_11_0,
      ADR1 => mR_weightUpdateMod0_multL_multRes_9_0,
      ADR2 => mR_weightUpdateMod0_multL_multRes_8_0,
      ADR3 => mR_weightUpdateMod0_multL_multRes_6_0,
      ADR4 => mR_weightUpdateMod0_multL_multRes_7_0,
      ADR5 => '1',
      O => mR_weightUpdateMod0_multAll_posIn1(5)
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn221_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X23Y49",
      INIT => X"99999991"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multL_multRes_11_0,
      ADR1 => mR_weightUpdateMod0_multL_multRes_9_0,
      ADR2 => mR_weightUpdateMod0_multL_multRes_8_0,
      ADR3 => mR_weightUpdateMod0_multL_multRes_6_0,
      ADR4 => mR_weightUpdateMod0_multL_multRes_7_0,
      O => N94_pack_5
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd2_cy_7_1 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y53",
      INIT => X"FC80000000000000"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multL_multRes_6_0,
      ADR1 => mR_weightUpdateMod0_multAll_posIn1(3),
      ADR2 => mR_weightUpdateMod0_multAll_posIn1(5),
      ADR3 => mR_weightUpdateMod0_multAll_posIn1(4),
      ADR4 => mR_weightUpdateMod0_multAll_posIn2_3_Q,
      ADR5 => mR_weightUpdateMod0_multAll_posIn2_4_Q,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd2_cy(7)
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn241 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y53",
      INIT => X"0003FFFCFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => mR_weightUpdateMod0_multR_multRes_4_0,
      ADR2 => mR_weightUpdateMod0_multR_multRes_5_0,
      ADR3 => mR_weightUpdateMod0_multR_multRes_6_0,
      ADR4 => mR_weightUpdateMod0_multR_multRes_7_0,
      ADR5 => mR_weightUpdateMod0_multR_multRes_11_0,
      O => mR_weightUpdateMod0_multAll_posIn2_3_Q
    );
  mR_weightUpdateMod0_multAll_Mmult_multRes_Madd2_xor_7_11 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y53",
      INIT => X"96B4CCCCF0F00000"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multAll_posIn1(3),
      ADR1 => mR_weightUpdateMod0_multAll_posIn1(4),
      ADR2 => mR_weightUpdateMod0_multAll_posIn1(5),
      ADR3 => mR_weightUpdateMod0_multL_multRes_6_0,
      ADR4 => mR_weightUpdateMod0_multAll_posIn2_3_Q,
      ADR5 => mR_weightUpdateMod0_multAll_posIn2_4_Q,
      O => mR_weightUpdateMod0_multAll_Mmult_multRes_Madd_82
    );
  mR_weightUpdateMod0_multAll_Mmux_posIn251 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y53",
      INIT => X"0001FFFEFFFF0000"
    )
    port map (
      ADR0 => mR_weightUpdateMod0_multR_multRes_4_0,
      ADR1 => mR_weightUpdateMod0_multR_multRes_5_0,
      ADR2 => mR_weightUpdateMod0_multR_multRes_6_0,
      ADR3 => mR_weightUpdateMod0_multR_multRes_7_0,
      ADR4 => mR_weightUpdateMod0_multR_multRes_8_0,
      ADR5 => mR_weightUpdateMod0_multR_multRes_11_0,
      O => mR_weightUpdateMod0_multAll_posIn2_4_Q
    );
  NlwBlock_LearningNetwork_VCC : X_ONE
    port map (
      O => VCC
    );
  NlwBlock_LearningNetwork_GND : X_ZERO
    port map (
      O => GND
    );
  NlwBlockROC : X_ROC
    generic map (ROC_WIDTH => 100 ns)
    port map (O => GSR);
  NlwBlockTOC : X_TOC
    port map (O => GTS);

end Structure;

