

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Wed Apr  5 09:09:46 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_matmul
* Solution:       matrixmul_4b
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.05|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  112|  112|  113|  113|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- L_col   |  110|  110|        21|          6|          1|    16|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   2122|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     16|      80|    208|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    131|
|Register         |        -|      -|    1268|      2|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     16|    1348|   2463|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      6|       1|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT|
    +--------------------------+----------------------+---------+-------+----+----+
    |matrixmul_mul_32seOg_U7   |matrixmul_mul_32seOg  |        0|      4|   0|   0|
    |matrixmul_mul_32seOg_U8   |matrixmul_mul_32seOg  |        0|      4|   0|   0|
    |matrixmul_mul_32seOg_U9   |matrixmul_mul_32seOg  |        0|      4|   0|   0|
    |matrixmul_mul_32seOg_U10  |matrixmul_mul_32seOg  |        0|      4|   0|   0|
    |matrixmul_mux_42_dEe_U3   |matrixmul_mux_42_dEe  |        0|      0|   0|  32|
    |matrixmul_mux_42_dEe_U4   |matrixmul_mux_42_dEe  |        0|      0|   0|  32|
    |matrixmul_mux_42_dEe_U5   |matrixmul_mux_42_dEe  |        0|      0|   0|  32|
    |matrixmul_mux_42_dEe_U6   |matrixmul_mux_42_dEe  |        0|      0|   0|  32|
    |matrixmul_urem_3nbkb_U1   |matrixmul_urem_3nbkb  |        0|      0|  17|  17|
    |matrixmul_urem_4ncud_U2   |matrixmul_urem_4ncud  |        0|      0|  63|  63|
    +--------------------------+----------------------+---------+-------+----+----+
    |Total                     |                      |        0|     16|  80| 208|
    +--------------------------+----------------------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |a_3_Din_A                      |     +    |      0|  0|  16|          32|          32|
    |i_1_fu_392_p2                  |     +    |      0|  0|   3|           1|           3|
    |indvar_flatten_next_fu_386_p2  |     +    |      0|  0|   5|           5|           1|
    |j_1_fu_484_p2                  |     +    |      0|  0|   3|           3|           1|
    |tmp11_fu_1300_p2               |     +    |      0|  0|  32|          32|          32|
    |tmp12_fu_1309_p2               |     +    |      0|  0|  16|          32|          32|
    |tmp_19_fu_510_p2               |     +    |      0|  0|   4|           3|           4|
    |tmp_1_off_fu_368_p2            |     +    |      0|  0|   3|           3|           2|
    |tmp_21_fu_1182_p2              |     +    |      0|  0|   5|           5|           5|
    |sel_tmp1_fu_1174_p2            |    and   |      0|  0|   1|           1|           1|
    |exitcond_flatten_fu_380_p2     |   icmp   |      0|  0|   3|           5|           6|
    |exitcond_fu_398_p2             |   icmp   |      0|  0|   2|           3|           4|
    |sel_tmp5_fu_605_p2             |   icmp   |      0|  0|   2|           2|           3|
    |sel_tmp7_fu_617_p2             |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp9_fu_630_p2             |   icmp   |      0|  0|   1|           2|           1|
    |tmp_3_fu_362_p2                |   icmp   |      0|  0|   2|           3|           2|
    |tmp_3_mid1_fu_432_p2           |   icmp   |      0|  0|   2|           3|           2|
    |tmp_5_fu_1169_p2               |   icmp   |      0|  0|   2|           3|           1|
    |tmp_fu_356_p2                  |   icmp   |      0|  0|   2|           3|           1|
    |tmp_mid1_4_fu_446_p2           |   icmp   |      0|  0|   2|           3|           4|
    |tmp_mid1_fu_404_p2             |   icmp   |      0|  0|   2|           3|           1|
    |tmp_s_fu_374_p2                |   icmp   |      0|  0|   2|           3|           2|
    |tmp_12_fu_521_p2               |    or    |      0|  0|   6|           5|           1|
    |tmp_14_fu_591_p2               |    or    |      0|  0|   6|           5|           2|
    |tmp_16_fu_1144_p2              |    or    |      0|  0|   6|           5|           2|
    |a_row_0_1_fu_1198_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_0_2_fu_1205_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_1_1_fu_1225_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_1_2_fu_1231_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_1_fu_1191_p3             |  select  |      0|  0|  32|           1|          32|
    |a_row_2_1_fu_1267_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_2_2_fu_1274_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_3_2_fu_1260_p3           |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_14_fu_673_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_15_fu_681_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_16_fu_991_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_17_fu_998_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_18_fu_1005_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_2_fu_635_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_3_fu_984_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_4_fu_622_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_5_fu_643_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_6_fu_650_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_7_fu_658_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_9_fu_666_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_fu_610_p3           |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_14_fu_744_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_15_fu_752_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_16_fu_963_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_17_fu_970_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_18_fu_977_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_2_fu_704_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_3_fu_956_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_4_fu_696_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_5_fu_712_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_6_fu_720_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_7_fu_728_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_9_fu_736_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_fu_688_p3           |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_14_fu_813_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_15_fu_821_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_16_fu_935_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_17_fu_942_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_18_fu_949_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_2_fu_775_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_3_fu_928_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_4_fu_767_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_5_fu_783_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_6_fu_790_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_7_fu_798_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_9_fu_806_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_fu_760_p3           |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_14_fu_884_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_15_fu_892_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_16_fu_907_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_17_fu_914_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_18_fu_921_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_2_fu_844_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_3_fu_900_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_4_fu_836_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_5_fu_852_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_6_fu_860_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_7_fu_868_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_9_fu_876_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_fu_828_p3           |  select  |      0|  0|  32|           1|          32|
    |grp_fu_345_p3                  |  select  |      0|  0|  32|           1|          32|
    |grp_fu_426_p0                  |  select  |      0|  0|   3|           1|           3|
    |j_mid2_fu_473_p3               |  select  |      0|  0|   3|           1|           1|
    |sel_tmp_fu_1253_p3             |  select  |      0|  0|  32|           1|          32|
    |tmp_3_mid2_fu_438_p3           |  select  |      0|  0|   1|           1|           1|
    |tmp_mid2_5_fu_452_p3           |  select  |      0|  0|   1|           1|           1|
    |tmp_mid2_fu_410_p3             |  select  |      0|  0|   1|           1|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|2122|         234|        2137|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |a_0_Addr_A_orig               |  32|          5|   32|        160|
    |a_1_Addr_A_orig               |  32|          7|   32|        224|
    |a_2_Addr_A_orig               |  32|          4|   32|        128|
    |a_2_WEN_A                     |   4|          2|    4|          8|
    |a_3_WEN_A                     |   4|          2|    4|          8|
    |ap_NS_fsm                     |   4|          9|    1|          9|
    |ap_enable_reg_pp0_iter3       |   1|          2|    1|          2|
    |i_phi_fu_318_p4               |   3|          2|    3|          6|
    |i_reg_314                     |   3|          2|    3|          6|
    |indvar_flatten_phi_fu_307_p4  |   5|          2|    5|         10|
    |indvar_flatten_reg_303        |   5|          2|    5|         10|
    |j_phi_fu_329_p4               |   3|          2|    3|          6|
    |j_reg_325                     |   3|          2|    3|          6|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 131|         43|  128|        583|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+----+----+-----+-----------+
    |                      Name                     | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+----+----+-----+-----------+
    |a_2_addr_2_reg_1726                            |   4|   0|    4|          0|
    |a_row_0_3_fu_96                                |  32|   0|   32|          0|
    |a_row_1_3_fu_100                               |  32|   0|   32|          0|
    |a_row_1_reg_1670                               |  32|   0|   32|          0|
    |a_row_2_3_fu_104                               |  32|   0|   32|          0|
    |a_row_3_1_fu_108                               |  32|   0|   32|          0|
    |a_row_3_2_reg_1691                             |  32|   0|   32|          0|
    |ap_CS_fsm                                      |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                        |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_3_mid2_reg_1480  |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1453    |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter2_tmp_21_reg_1660      |   5|   0|    5|          0|
    |b_copy_0_3_11_fu_112                           |  32|   0|   32|          0|
    |b_copy_0_3_12_fu_120                           |  32|   0|   32|          0|
    |b_copy_0_3_19_reg_1573                         |  32|   0|   32|          0|
    |b_copy_0_3_1_fu_124                            |  32|   0|   32|          0|
    |b_copy_0_3_8_fu_116                            |  32|   0|   32|          0|
    |b_copy_1_3_11_fu_128                           |  32|   0|   32|          0|
    |b_copy_1_3_12_fu_136                           |  32|   0|   32|          0|
    |b_copy_1_3_1_fu_140                            |  32|   0|   32|          0|
    |b_copy_1_3_8_fu_132                            |  32|   0|   32|          0|
    |b_copy_2_3_11_fu_144                           |  32|   0|   32|          0|
    |b_copy_2_3_12_fu_152                           |  32|   0|   32|          0|
    |b_copy_2_3_19_reg_1581                         |  32|   0|   32|          0|
    |b_copy_2_3_1_fu_156                            |  32|   0|   32|          0|
    |b_copy_2_3_8_fu_148                            |  32|   0|   32|          0|
    |b_copy_3_3_11_fu_160                           |  32|   0|   32|          0|
    |b_copy_3_3_12_fu_168                           |  32|   0|   32|          0|
    |b_copy_3_3_1_fu_172                            |  32|   0|   32|          0|
    |b_copy_3_3_8_fu_164                            |  32|   0|   32|          0|
    |exitcond_flatten_reg_1439                      |   1|   0|    1|          0|
    |exitcond_reg_1448                              |   1|   0|    1|          0|
    |i_reg_314                                      |   3|   0|    3|          0|
    |indvar_flatten_next_reg_1443                   |   5|   0|    5|          0|
    |indvar_flatten_reg_303                         |   5|   0|    5|          0|
    |j_1_reg_1516                                   |   3|   0|    3|          0|
    |j_mid2_reg_1496                                |   3|   0|    3|          0|
    |j_reg_325                                      |   3|   0|    3|          0|
    |newIndex1_mid2_v_v_reg_1473                    |   3|   0|    3|          0|
    |newIndex3_mid2_v_reg_1604                      |   3|   0|    3|          0|
    |reg_337                                        |  32|   0|   32|          0|
    |reg_341                                        |  32|   0|   32|          0|
    |reg_352                                        |  32|   0|   32|          0|
    |sel_tmp1_reg_1652                              |   1|   0|    1|          0|
    |tmp11_reg_1721                                 |  32|   0|   32|          0|
    |tmp_10_reg_1624                                |  32|   0|   32|          0|
    |tmp_11_1_reg_1706                              |  32|   0|   32|          0|
    |tmp_11_2_reg_1711                              |  32|   0|   32|          0|
    |tmp_11_3_reg_1716                              |  32|   0|   32|          0|
    |tmp_11_reg_1528                                |   3|   0|   64|         61|
    |tmp_12_3_reg_1731                              |  32|   0|   32|          0|
    |tmp_13_reg_1553                                |   3|   0|   64|         61|
    |tmp_15_reg_1589                                |   3|   0|   64|         61|
    |tmp_17_reg_1629                                |   3|   0|   64|         61|
    |tmp_1_reg_1521                                 |   3|   0|    5|          2|
    |tmp_20_cast_reg_1538                           |   4|   0|   64|         60|
    |tmp_21_reg_1660                                |   5|   0|    5|          0|
    |tmp_22_reg_1505                                |   2|   0|    2|          0|
    |tmp_3_mid2_reg_1480                            |   1|   0|    1|          0|
    |tmp_4_reg_1609                                 |  32|   0|   32|          0|
    |tmp_5_reg_1644                                 |   1|   0|    1|          0|
    |tmp_6_reg_1701                                 |  32|   0|   32|          0|
    |tmp_7_reg_1614                                 |  32|   0|   32|          0|
    |tmp_9_reg_1619                                 |  32|   0|   32|          0|
    |tmp_mid2_5_reg_1487                            |   1|   0|    1|          0|
    |tmp_mid2_reg_1453                              |   1|   0|    1|          0|
    |exitcond_flatten_reg_1439                      |   0|   1|    1|          0|
    |tmp_mid2_5_reg_1487                            |   0|   1|    1|          0|
    +-----------------------------------------------+----+----+-----+-----------+
    |Total                                          |1268|   2| 1576|        306|
    +-----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_start    |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_done     | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_idle     | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_ready    | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|a_0_Addr_A  | out |   32|    bram    |      a_0     |     array    |
|a_0_EN_A    | out |    1|    bram    |      a_0     |     array    |
|a_0_WEN_A   | out |    4|    bram    |      a_0     |     array    |
|a_0_Din_A   | out |   32|    bram    |      a_0     |     array    |
|a_0_Dout_A  |  in |   32|    bram    |      a_0     |     array    |
|a_0_Clk_A   | out |    1|    bram    |      a_0     |     array    |
|a_0_Rst_A   | out |    1|    bram    |      a_0     |     array    |
|a_1_Addr_A  | out |   32|    bram    |      a_1     |     array    |
|a_1_EN_A    | out |    1|    bram    |      a_1     |     array    |
|a_1_WEN_A   | out |    4|    bram    |      a_1     |     array    |
|a_1_Din_A   | out |   32|    bram    |      a_1     |     array    |
|a_1_Dout_A  |  in |   32|    bram    |      a_1     |     array    |
|a_1_Clk_A   | out |    1|    bram    |      a_1     |     array    |
|a_1_Rst_A   | out |    1|    bram    |      a_1     |     array    |
|a_2_Addr_A  | out |   32|    bram    |      a_2     |     array    |
|a_2_EN_A    | out |    1|    bram    |      a_2     |     array    |
|a_2_WEN_A   | out |    4|    bram    |      a_2     |     array    |
|a_2_Din_A   | out |   32|    bram    |      a_2     |     array    |
|a_2_Dout_A  |  in |   32|    bram    |      a_2     |     array    |
|a_2_Clk_A   | out |    1|    bram    |      a_2     |     array    |
|a_2_Rst_A   | out |    1|    bram    |      a_2     |     array    |
|a_3_Addr_A  | out |   32|    bram    |      a_3     |     array    |
|a_3_EN_A    | out |    1|    bram    |      a_3     |     array    |
|a_3_WEN_A   | out |    4|    bram    |      a_3     |     array    |
|a_3_Din_A   | out |   32|    bram    |      a_3     |     array    |
|a_3_Dout_A  |  in |   32|    bram    |      a_3     |     array    |
|a_3_Clk_A   | out |    1|    bram    |      a_3     |     array    |
|a_3_Rst_A   | out |    1|    bram    |      a_3     |     array    |
+------------+-----+-----+------------+--------------+--------------+

