#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Sep 23 16:52:31 2024
# Process ID: 17248
# Current directory: C:/Study/Computer_Architecture/lab/lab1/lab/Exp1/Exp1/Exp1.runs/impl_1
# Command line: vivado.exe -log top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: C:/Study/Computer_Architecture/lab/lab1/lab/Exp1/Exp1/Exp1.runs/impl_1/top.vdi
# Journal file: C:/Study/Computer_Architecture/lab/lab1/lab/Exp1/Exp1/Exp1.runs/impl_1\vivado.jou
# Running On        :Mr-Lee
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :11th Gen Intel(R) Core(TM) i5-11300H @ 3.10GHz
# CPU Frequency     :3110 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :16856 MB
# Swap memory       :8426 MB
# Total Virtual     :25282 MB
# Available Virtual :5069 MB
#-----------------------------------------------------------
source top.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 487.242 ; gain = 202.832
Command: link_design -top top -part xc7k70tfbv676-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Device 21-9227] Part: xc7k70tfbv676-1 does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 892.098 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1357 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Study/Computer_Architecture/lab/lab1/lab/Exp1/Exp1/code/constraint.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: 'AC18' is not a valid site or package pin name. [C:/Study/Computer_Architecture/lab/lab1/lab/Exp1/Exp1/code/constraint.xdc:3]
CRITICAL WARNING: [Common 17-69] Command failed: 'AD18' is not a valid site or package pin name. [C:/Study/Computer_Architecture/lab/lab1/lab/Exp1/Exp1/code/constraint.xdc:5]
CRITICAL WARNING: [Common 17-69] Command failed: 'W13' is not a valid site or package pin name. [C:/Study/Computer_Architecture/lab/lab1/lab/Exp1/Exp1/code/constraint.xdc:8]
CRITICAL WARNING: [Common 17-69] Command failed: 'V17' is not a valid site or package pin name. [C:/Study/Computer_Architecture/lab/lab1/lab/Exp1/Exp1/code/constraint.xdc:18]
CRITICAL WARNING: [Common 17-69] Command failed: 'W18' is not a valid site or package pin name. [C:/Study/Computer_Architecture/lab/lab1/lab/Exp1/Exp1/code/constraint.xdc:20]
CRITICAL WARNING: [Common 17-69] Command failed: 'W19' is not a valid site or package pin name. [C:/Study/Computer_Architecture/lab/lab1/lab/Exp1/Exp1/code/constraint.xdc:22]
CRITICAL WARNING: [Common 17-69] Command failed: 'W15' is not a valid site or package pin name. [C:/Study/Computer_Architecture/lab/lab1/lab/Exp1/Exp1/code/constraint.xdc:24]
CRITICAL WARNING: [Common 17-69] Command failed: 'W16' is not a valid site or package pin name. [C:/Study/Computer_Architecture/lab/lab1/lab/Exp1/Exp1/code/constraint.xdc:26]
CRITICAL WARNING: [Common 17-69] Command failed: 'V18' is not a valid site or package pin name. [C:/Study/Computer_Architecture/lab/lab1/lab/Exp1/Exp1/code/constraint.xdc:28]
CRITICAL WARNING: [Common 17-69] Command failed: 'V19' is not a valid site or package pin name. [C:/Study/Computer_Architecture/lab/lab1/lab/Exp1/Exp1/code/constraint.xdc:30]
CRITICAL WARNING: [Common 17-69] Command failed: 'V14' is not a valid site or package pin name. [C:/Study/Computer_Architecture/lab/lab1/lab/Exp1/Exp1/code/constraint.xdc:32]
CRITICAL WARNING: [Common 17-69] Command failed: 'W14' is not a valid site or package pin name. [C:/Study/Computer_Architecture/lab/lab1/lab/Exp1/Exp1/code/constraint.xdc:34]
Finished Parsing XDC File [C:/Study/Computer_Architecture/lab/lab1/lab/Exp1/Exp1/code/constraint.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1042.133 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 5 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

8 Infos, 0 Warnings, 12 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1042.133 ; gain = 554.891
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k70t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1071.109 ; gain = 28.977

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 14bfd93c5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1628.715 ; gain = 557.605

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 14bfd93c5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2008.418 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 14bfd93c5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2008.418 ; gain = 0.000
Phase 1 Initialization | Checksum: 14bfd93c5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2008.418 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 14bfd93c5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.281 . Memory (MB): peak = 2008.418 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 14bfd93c5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.297 . Memory (MB): peak = 2008.418 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 14bfd93c5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.298 . Memory (MB): peak = 2008.418 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 4 inverters resulting in an inversion of 137 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 18f4a28dc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.437 . Memory (MB): peak = 2008.418 ; gain = 0.000
Retarget | Checksum: 18f4a28dc
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 6 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1acde087d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.513 . Memory (MB): peak = 2008.418 ; gain = 0.000
Constant propagation | Checksum: 1acde087d
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1da554334

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.597 . Memory (MB): peak = 2008.418 ; gain = 0.000
Sweep | Checksum: 1da554334
INFO: [Opt 31-389] Phase Sweep created 5 cells and removed 1 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1da554334

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.687 . Memory (MB): peak = 2008.418 ; gain = 0.000
BUFG optimization | Checksum: 1da554334
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1da554334

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.703 . Memory (MB): peak = 2008.418 ; gain = 0.000
Shift Register Optimization | Checksum: 1da554334
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 195254cea

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.727 . Memory (MB): peak = 2008.418 ; gain = 0.000
Post Processing Netlist | Checksum: 195254cea
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 15e7aad26

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.777 . Memory (MB): peak = 2008.418 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2008.418 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 15e7aad26

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.798 . Memory (MB): peak = 2008.418 ; gain = 0.000
Phase 9 Finalization | Checksum: 15e7aad26

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.800 . Memory (MB): peak = 2008.418 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               6  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               5  |               1  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 15e7aad26

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.802 . Memory (MB): peak = 2008.418 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 15e7aad26

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 2108.172 ; gain = 0.000
Ending Power Optimization Task | Checksum: 15e7aad26

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2108.172 ; gain = 99.754

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 15e7aad26

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2108.172 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2108.172 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 15e7aad26

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2108.172 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 0 Warnings, 12 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 2108.172 ; gain = 1066.039
INFO: [Vivado 12-24828] Executing command : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Study/Computer_Architecture/lab/lab1/lab/Exp1/Exp1/Exp1.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2108.172 ; gain = 0.000
generate_parallel_reports: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2108.172 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2108.172 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2108.172 ; gain = 0.000
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 2108.172 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.166 . Memory (MB): peak = 2108.172 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2108.172 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2108.172 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.214 . Memory (MB): peak = 2108.172 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Study/Computer_Architecture/lab/lab1/lab/Exp1/Exp1/Exp1.runs/impl_1/top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k70t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2108.172 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11bbd0435

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2108.172 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2108.172 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 21fd6134b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2108.172 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2590ba104

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2108.172 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2590ba104

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2108.172 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 2590ba104

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2108.172 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 27b1006af

Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2108.172 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2cba35e54

Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 2108.172 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2cba35e54

Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 2108.172 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 2580ec7b4

Time (s): cpu = 00:00:26 ; elapsed = 00:00:45 . Memory (MB): peak = 2108.172 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 294 LUTNM shape to break, 78 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 25, two critical 269, total 294, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 329 nets or LUTs. Breaked 294 LUTs, combined 35 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1408] Pass 1. Identified 1 candidate net for high-fanout optimization.
INFO: [Physopt 32-81] Processed net core/reg_EXE_MEM/Q[2]. Replicated 7 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 7 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 7 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 2108.172 ; gain = 0.000
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2108.172 ; gain = 0.000
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2108.172 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          294  |             35  |                   329  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            7  |              0  |                     1  |           0  |           1  |  00:00:01  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          301  |             35  |                   330  |           0  |          10  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 19d22082d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:49 . Memory (MB): peak = 2108.172 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 233ee59ab

Time (s): cpu = 00:00:28 ; elapsed = 00:00:50 . Memory (MB): peak = 2108.172 ; gain = 0.000
Phase 2 Global Placement | Checksum: 233ee59ab

Time (s): cpu = 00:00:28 ; elapsed = 00:00:50 . Memory (MB): peak = 2108.172 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1f3db6355

Time (s): cpu = 00:00:29 ; elapsed = 00:00:52 . Memory (MB): peak = 2108.172 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e653beb0

Time (s): cpu = 00:00:31 ; elapsed = 00:00:57 . Memory (MB): peak = 2108.172 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1cd450d03

Time (s): cpu = 00:00:31 ; elapsed = 00:00:57 . Memory (MB): peak = 2108.172 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1dd8558ff

Time (s): cpu = 00:00:31 ; elapsed = 00:00:57 . Memory (MB): peak = 2108.172 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 209252888

Time (s): cpu = 00:00:42 ; elapsed = 00:01:28 . Memory (MB): peak = 2108.172 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 13bc7c646

Time (s): cpu = 00:00:45 ; elapsed = 00:01:36 . Memory (MB): peak = 2108.172 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 162ccf855

Time (s): cpu = 00:00:45 ; elapsed = 00:01:37 . Memory (MB): peak = 2108.172 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 10063d55e

Time (s): cpu = 00:00:45 ; elapsed = 00:01:37 . Memory (MB): peak = 2108.172 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 20c6f8e1a

Time (s): cpu = 00:00:54 ; elapsed = 00:02:02 . Memory (MB): peak = 2108.172 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 20c6f8e1a

Time (s): cpu = 00:00:54 ; elapsed = 00:02:03 . Memory (MB): peak = 2108.172 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 24088f409

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.171 | TNS=-1335.912 |
Phase 1 Physical Synthesis Initialization | Checksum: 1ecd54db8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2108.172 ; gain = 0.000
INFO: [Place 46-33] Processed net rst_all, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net core/data_ram/data[126][7]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 25848c90d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 2108.172 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 24088f409

Time (s): cpu = 00:00:57 ; elapsed = 00:02:11 . Memory (MB): peak = 2108.172 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-6.920. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2298dc756

Time (s): cpu = 00:01:26 ; elapsed = 00:03:18 . Memory (MB): peak = 2120.137 ; gain = 11.965

Time (s): cpu = 00:01:26 ; elapsed = 00:03:18 . Memory (MB): peak = 2120.137 ; gain = 11.965
Phase 4.1 Post Commit Optimization | Checksum: 2298dc756

Time (s): cpu = 00:01:26 ; elapsed = 00:03:18 . Memory (MB): peak = 2120.137 ; gain = 11.965

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2298dc756

Time (s): cpu = 00:01:26 ; elapsed = 00:03:18 . Memory (MB): peak = 2120.137 ; gain = 11.965

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                8x8|              16x16|
|___________|___________________|___________________|
|      South|                2x2|                4x4|
|___________|___________________|___________________|
|       East|                8x8|                8x8|
|___________|___________________|___________________|
|       West|                4x4|                4x4|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2298dc756

Time (s): cpu = 00:01:26 ; elapsed = 00:03:18 . Memory (MB): peak = 2120.137 ; gain = 11.965
Phase 4.3 Placer Reporting | Checksum: 2298dc756

Time (s): cpu = 00:01:26 ; elapsed = 00:03:18 . Memory (MB): peak = 2120.137 ; gain = 11.965

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2120.137 ; gain = 0.000

Time (s): cpu = 00:01:26 ; elapsed = 00:03:18 . Memory (MB): peak = 2120.137 ; gain = 11.965
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19a1c4290

Time (s): cpu = 00:01:26 ; elapsed = 00:03:18 . Memory (MB): peak = 2120.137 ; gain = 11.965
Ending Placer Task | Checksum: c1f294ac

Time (s): cpu = 00:01:26 ; elapsed = 00:03:19 . Memory (MB): peak = 2120.137 ; gain = 11.965
85 Infos, 0 Warnings, 12 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:30 ; elapsed = 00:03:26 . Memory (MB): peak = 2120.137 ; gain = 11.965
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.133 . Memory (MB): peak = 2120.137 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2120.137 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2136.492 ; gain = 0.055
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.906 . Memory (MB): peak = 2138.480 ; gain = 2.043
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2138.480 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2138.480 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2138.480 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2138.480 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.970 . Memory (MB): peak = 2138.480 ; gain = 2.043
INFO: [Common 17-1381] The checkpoint 'C:/Study/Computer_Architecture/lab/lab1/lab/Exp1/Exp1/Exp1.runs/impl_1/top_placed.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k70t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 430ec885 ConstDB: 0 ShapeSum: 23f5deb2 RouteDB: 5aeded75
Post Restoration Checksum: NetGraph: 95412e08 | NumContArr: 8d8ecd79 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2a821f0bb

Time (s): cpu = 00:00:11 ; elapsed = 00:00:33 . Memory (MB): peak = 2225.043 ; gain = 76.949

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2a821f0bb

Time (s): cpu = 00:00:11 ; elapsed = 00:00:33 . Memory (MB): peak = 2225.043 ; gain = 76.949

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2a821f0bb

Time (s): cpu = 00:00:11 ; elapsed = 00:00:33 . Memory (MB): peak = 2225.043 ; gain = 76.949
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1e5351b8f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:42 . Memory (MB): peak = 2277.387 ; gain = 129.293
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.972 | TNS=-1124.973| WHS=-0.757 | THS=-345.706|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0050713 %
  Global Horizontal Routing Utilization  = 0.00467472 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 9649
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 9648
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 1

Phase 2 Router Initialization | Checksum: 173e1633d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:45 . Memory (MB): peak = 2284.543 ; gain = 136.449

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 173e1633d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:45 . Memory (MB): peak = 2284.543 ; gain = 136.449

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 16b27e713

Time (s): cpu = 00:00:33 ; elapsed = 00:00:51 . Memory (MB): peak = 2284.543 ; gain = 136.449
Phase 4 Initial Routing | Checksum: 16b27e713

Time (s): cpu = 00:00:33 ; elapsed = 00:00:51 . Memory (MB): peak = 2284.543 ; gain = 136.449
INFO: [Route 35-580] Design has 4 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+=============================+
| Launch Setup Clock | Launch Hold Clock | Pin                         |
+====================+===================+=============================+
| clkout0            | clkout2           | vga/ascii_code_reg[4]/D     |
| clkout0            | clkout2           | vga/ascii_code_reg[0]_inv/D |
| clkout0            | clkout2           | vga/ascii_code_reg[6]/D     |
| clkout0            | clkout2           | vga/ascii_code_reg[5]/D     |
+--------------------+-------------------+-----------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 7687
 Number of Nodes with overlaps = 2967
 Number of Nodes with overlaps = 1576
 Number of Nodes with overlaps = 816
 Number of Nodes with overlaps = 434
 Number of Nodes with overlaps = 181
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.999 | TNS=-1517.683| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 291720f0e

Time (s): cpu = 00:07:21 ; elapsed = 00:06:54 . Memory (MB): peak = 2348.594 ; gain = 200.500

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 141
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.361 | TNS=-1560.494| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 181b0ae7d

Time (s): cpu = 00:07:26 ; elapsed = 00:07:05 . Memory (MB): peak = 2348.594 ; gain = 200.500
Phase 5 Rip-up And Reroute | Checksum: 181b0ae7d

Time (s): cpu = 00:07:27 ; elapsed = 00:07:05 . Memory (MB): peak = 2348.594 ; gain = 200.500

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1cb1809b3

Time (s): cpu = 00:07:27 ; elapsed = 00:07:05 . Memory (MB): peak = 2348.594 ; gain = 200.500
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.999 | TNS=-1517.599| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 17df4dcfd

Time (s): cpu = 00:07:29 ; elapsed = 00:07:06 . Memory (MB): peak = 2348.594 ; gain = 200.500

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 17df4dcfd

Time (s): cpu = 00:07:29 ; elapsed = 00:07:06 . Memory (MB): peak = 2348.594 ; gain = 200.500
Phase 6 Delay and Skew Optimization | Checksum: 17df4dcfd

Time (s): cpu = 00:07:29 ; elapsed = 00:07:06 . Memory (MB): peak = 2348.594 ; gain = 200.500

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.988 | TNS=-1494.187| WHS=0.073  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 17ccc2805

Time (s): cpu = 00:07:29 ; elapsed = 00:07:06 . Memory (MB): peak = 2348.594 ; gain = 200.500
Phase 7 Post Hold Fix | Checksum: 17ccc2805

Time (s): cpu = 00:07:29 ; elapsed = 00:07:06 . Memory (MB): peak = 2348.594 ; gain = 200.500

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 8.91904 %
  Global Horizontal Routing Utilization  = 9.87846 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 93.6937%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X27Y35 -> INT_R_X27Y35
   INT_L_X28Y32 -> INT_L_X28Y32
   INT_L_X26Y31 -> INT_L_X26Y31
   INT_L_X22Y28 -> INT_L_X22Y28
   INT_L_X28Y27 -> INT_L_X28Y27
South Dir 2x2 Area, Max Cong = 94.1441%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X24Y14 -> INT_R_X25Y15
   INT_L_X24Y12 -> INT_R_X25Y13
   INT_L_X28Y12 -> INT_R_X29Y13
   INT_L_X30Y12 -> INT_R_X31Y13
   INT_L_X22Y10 -> INT_R_X23Y11
East Dir 4x4 Area, Max Cong = 85.9375%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X16Y16 -> INT_R_X19Y19
West Dir 2x2 Area, Max Cong = 88.9706%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X30Y18 -> INT_R_X31Y19
   INT_L_X36Y14 -> INT_R_X37Y15

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.6 Sparse Ratio: 0.5625
Direction: South
----------------
Congested clusters found at Level 1
Effective congestion level: 2 Aspect Ratio: 0.75 Sparse Ratio: 1.75
Direction: East
----------------
Congested clusters found at Level 2
Effective congestion level: 3 Aspect Ratio: 0.666667 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.75 Sparse Ratio: 1.25

Phase 8 Route finalize | Checksum: 17ccc2805

Time (s): cpu = 00:07:29 ; elapsed = 00:07:06 . Memory (MB): peak = 2348.594 ; gain = 200.500

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 17ccc2805

Time (s): cpu = 00:07:29 ; elapsed = 00:07:07 . Memory (MB): peak = 2348.594 ; gain = 200.500

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1a23c8cbd

Time (s): cpu = 00:07:30 ; elapsed = 00:07:07 . Memory (MB): peak = 2348.594 ; gain = 200.500

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 1a23c8cbd

Time (s): cpu = 00:07:30 ; elapsed = 00:07:07 . Memory (MB): peak = 2348.594 ; gain = 200.500

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-7.988 | TNS=-1494.187| WHS=0.073  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 1a23c8cbd

Time (s): cpu = 00:07:30 ; elapsed = 00:07:07 . Memory (MB): peak = 2348.594 ; gain = 200.500
Total Elapsed time in route_design: 427.292 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 10114fd2d

Time (s): cpu = 00:07:30 ; elapsed = 00:07:07 . Memory (MB): peak = 2348.594 ; gain = 200.500
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 10114fd2d

Time (s): cpu = 00:07:30 ; elapsed = 00:07:08 . Memory (MB): peak = 2348.594 ; gain = 200.500

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
105 Infos, 1 Warnings, 12 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:07:32 ; elapsed = 00:07:12 . Memory (MB): peak = 2348.594 ; gain = 210.113
INFO: [Vivado 12-24828] Executing command : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Study/Computer_Architecture/lab/lab1/lab/Exp1/Exp1/Exp1.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Study/Computer_Architecture/lab/lab1/lab/Exp1/Exp1/Exp1.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
122 Infos, 2 Warnings, 13 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2370.043 ; gain = 7.758
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file top_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 2370.043 ; gain = 21.449
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2372.559 ; gain = 0.758
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.867 . Memory (MB): peak = 2376.879 ; gain = 5.078
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2376.879 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.165 . Memory (MB): peak = 2376.879 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2376.879 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2376.879 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2376.879 ; gain = 5.078
INFO: [Common 17-1381] The checkpoint 'C:/Study/Computer_Architecture/lab/lab1/lab/Exp1/Exp1/Exp1.runs/impl_1/top_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Mon Sep 23 17:04:11 2024...
