Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Apr 13 15:56:29 2023
| Host         : LAPTOP-0QHGE09O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  48          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.025        0.000                      0                 1272        0.132        0.000                      0                 1272        4.500        0.000                       0                   449  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.025        0.000                      0                 1272        0.132        0.000                      0                 1272        4.500        0.000                       0                   449  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (required time - arrival time)
  Source:                 man/FSM_sequential_M_phase_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_sequential_M_phase_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.912ns  (logic 2.785ns (28.098%)  route 7.127ns (71.902%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.553     5.137    man/clk_IBUF_BUFG
    SLICE_X42Y57         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518     5.655 r  man/FSM_sequential_M_phase_q_reg[0]/Q
                         net (fo=115, routed)         1.117     6.772    man/regfile/Q[0]
    SLICE_X45Y55         LUT5 (Prop_lut5_I4_O)        0.124     6.896 r  man/regfile/M_temp_encoding_q[14]_i_13/O
                         net (fo=53, routed)          1.332     8.228    man/regfile/M_regfile_ra[1]
    SLICE_X41Y61         LUT6 (Prop_lut6_I1_O)        0.124     8.352 r  man/regfile/M_temp_encoding_q[8]_i_4/O
                         net (fo=1, routed)           0.665     9.018    man/sel_mux/M_temp_encoding_q_reg[8]_1
    SLICE_X41Y61         LUT6 (Prop_lut6_I4_O)        0.124     9.142 r  man/sel_mux/M_temp_encoding_q[8]_i_1/O
                         net (fo=27, routed)          0.824     9.966    man/regfile/M_alu16_a[8]
    SLICE_X41Y58         LUT2 (Prop_lut2_I1_O)        0.124    10.090 r  man/regfile/s0_carry__1_i_5/O
                         net (fo=1, routed)           0.000    10.090    man/alu16/add/M_reg_current_position_q[0]_i_15_1[0]
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.622 r  man/alu16/add/s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.622    man/alu16/add/s0_carry__1_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.935 r  man/alu16/add/s0_carry__2/O[3]
                         net (fo=3, routed)           0.326    11.261    man/regfile/M_reg_current_position_q[15]_i_6_1[8]
    SLICE_X41Y60         LUT4 (Prop_lut4_I3_O)        0.306    11.567 r  man/regfile/M_reg_current_position_q[15]_i_19/O
                         net (fo=1, routed)           0.414    11.981    man/regfile/M_reg_current_position_q[15]_i_19_n_0
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.124    12.105 r  man/regfile/M_reg_current_position_q[15]_i_6/O
                         net (fo=1, routed)           0.607    12.712    man/regfile/M_reg_current_position_q[15]_i_6_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I3_O)        0.124    12.836 r  man/regfile/M_reg_current_position_q[15]_i_2/O
                         net (fo=9, routed)           0.639    13.475    man/regfile/M_alu16_out[15]
    SLICE_X42Y59         LUT6 (Prop_lut6_I0_O)        0.124    13.599 r  man/regfile/FSM_sequential_M_phase_q[4]_i_11/O
                         net (fo=4, routed)           0.595    14.194    man/regfile/FSM_sequential_M_phase_q[4]_i_11_n_0
    SLICE_X43Y58         LUT5 (Prop_lut5_I2_O)        0.124    14.318 r  man/regfile/FSM_sequential_M_phase_q[4]_i_8/O
                         net (fo=2, routed)           0.275    14.593    man/regfile/FSM_sequential_M_phase_q[4]_i_8_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I1_O)        0.124    14.717 r  man/regfile/FSM_sequential_M_phase_q[4]_i_2/O
                         net (fo=1, routed)           0.331    15.049    man/M_phase_d__0[4]
    SLICE_X42Y57         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.436    14.840    man/clk_IBUF_BUFG
    SLICE_X42Y57         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[4]/C
                         clock pessimism              0.297    15.137    
                         clock uncertainty           -0.035    15.102    
    SLICE_X42Y57         FDRE (Setup_fdre_C_D)       -0.028    15.074    man/FSM_sequential_M_phase_q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                         -15.049    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 man/FSM_sequential_M_phase_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_sequential_M_phase_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.573ns  (logic 2.785ns (29.094%)  route 6.788ns (70.906%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.553     5.137    man/clk_IBUF_BUFG
    SLICE_X42Y57         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518     5.655 r  man/FSM_sequential_M_phase_q_reg[0]/Q
                         net (fo=115, routed)         1.117     6.772    man/regfile/Q[0]
    SLICE_X45Y55         LUT5 (Prop_lut5_I4_O)        0.124     6.896 r  man/regfile/M_temp_encoding_q[14]_i_13/O
                         net (fo=53, routed)          1.332     8.228    man/regfile/M_regfile_ra[1]
    SLICE_X41Y61         LUT6 (Prop_lut6_I1_O)        0.124     8.352 r  man/regfile/M_temp_encoding_q[8]_i_4/O
                         net (fo=1, routed)           0.665     9.018    man/sel_mux/M_temp_encoding_q_reg[8]_1
    SLICE_X41Y61         LUT6 (Prop_lut6_I4_O)        0.124     9.142 r  man/sel_mux/M_temp_encoding_q[8]_i_1/O
                         net (fo=27, routed)          0.824     9.966    man/regfile/M_alu16_a[8]
    SLICE_X41Y58         LUT2 (Prop_lut2_I1_O)        0.124    10.090 r  man/regfile/s0_carry__1_i_5/O
                         net (fo=1, routed)           0.000    10.090    man/alu16/add/M_reg_current_position_q[0]_i_15_1[0]
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.622 r  man/alu16/add/s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.622    man/alu16/add/s0_carry__1_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.935 f  man/alu16/add/s0_carry__2/O[3]
                         net (fo=3, routed)           0.326    11.261    man/regfile/M_reg_current_position_q[15]_i_6_1[8]
    SLICE_X41Y60         LUT4 (Prop_lut4_I3_O)        0.306    11.567 f  man/regfile/M_reg_current_position_q[15]_i_19/O
                         net (fo=1, routed)           0.414    11.981    man/regfile/M_reg_current_position_q[15]_i_19_n_0
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.124    12.105 f  man/regfile/M_reg_current_position_q[15]_i_6/O
                         net (fo=1, routed)           0.607    12.712    man/regfile/M_reg_current_position_q[15]_i_6_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I3_O)        0.124    12.836 f  man/regfile/M_reg_current_position_q[15]_i_2/O
                         net (fo=9, routed)           0.639    13.475    man/regfile/M_alu16_out[15]
    SLICE_X42Y59         LUT6 (Prop_lut6_I0_O)        0.124    13.599 f  man/regfile/FSM_sequential_M_phase_q[4]_i_11/O
                         net (fo=4, routed)           0.332    13.932    man/regfile/FSM_sequential_M_phase_q[4]_i_11_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I0_O)        0.124    14.056 f  man/regfile/FSM_sequential_M_phase_q[4]_i_5/O
                         net (fo=3, routed)           0.189    14.244    man/regfile/FSM_sequential_M_phase_q[4]_i_5_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I2_O)        0.124    14.368 r  man/regfile/FSM_sequential_M_phase_q[4]_i_1/O
                         net (fo=5, routed)           0.341    14.710    man/regfile_n_5
    SLICE_X43Y57         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.436    14.840    man/clk_IBUF_BUFG
    SLICE_X43Y57         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/C
                         clock pessimism              0.275    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X43Y57         FDRE (Setup_fdre_C_CE)      -0.205    14.875    man/FSM_sequential_M_phase_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -14.710    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 man/FSM_sequential_M_phase_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_sequential_M_phase_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.573ns  (logic 2.785ns (29.094%)  route 6.788ns (70.906%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.553     5.137    man/clk_IBUF_BUFG
    SLICE_X42Y57         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518     5.655 r  man/FSM_sequential_M_phase_q_reg[0]/Q
                         net (fo=115, routed)         1.117     6.772    man/regfile/Q[0]
    SLICE_X45Y55         LUT5 (Prop_lut5_I4_O)        0.124     6.896 r  man/regfile/M_temp_encoding_q[14]_i_13/O
                         net (fo=53, routed)          1.332     8.228    man/regfile/M_regfile_ra[1]
    SLICE_X41Y61         LUT6 (Prop_lut6_I1_O)        0.124     8.352 r  man/regfile/M_temp_encoding_q[8]_i_4/O
                         net (fo=1, routed)           0.665     9.018    man/sel_mux/M_temp_encoding_q_reg[8]_1
    SLICE_X41Y61         LUT6 (Prop_lut6_I4_O)        0.124     9.142 r  man/sel_mux/M_temp_encoding_q[8]_i_1/O
                         net (fo=27, routed)          0.824     9.966    man/regfile/M_alu16_a[8]
    SLICE_X41Y58         LUT2 (Prop_lut2_I1_O)        0.124    10.090 r  man/regfile/s0_carry__1_i_5/O
                         net (fo=1, routed)           0.000    10.090    man/alu16/add/M_reg_current_position_q[0]_i_15_1[0]
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.622 r  man/alu16/add/s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.622    man/alu16/add/s0_carry__1_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.935 f  man/alu16/add/s0_carry__2/O[3]
                         net (fo=3, routed)           0.326    11.261    man/regfile/M_reg_current_position_q[15]_i_6_1[8]
    SLICE_X41Y60         LUT4 (Prop_lut4_I3_O)        0.306    11.567 f  man/regfile/M_reg_current_position_q[15]_i_19/O
                         net (fo=1, routed)           0.414    11.981    man/regfile/M_reg_current_position_q[15]_i_19_n_0
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.124    12.105 f  man/regfile/M_reg_current_position_q[15]_i_6/O
                         net (fo=1, routed)           0.607    12.712    man/regfile/M_reg_current_position_q[15]_i_6_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I3_O)        0.124    12.836 f  man/regfile/M_reg_current_position_q[15]_i_2/O
                         net (fo=9, routed)           0.639    13.475    man/regfile/M_alu16_out[15]
    SLICE_X42Y59         LUT6 (Prop_lut6_I0_O)        0.124    13.599 f  man/regfile/FSM_sequential_M_phase_q[4]_i_11/O
                         net (fo=4, routed)           0.332    13.932    man/regfile/FSM_sequential_M_phase_q[4]_i_11_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I0_O)        0.124    14.056 f  man/regfile/FSM_sequential_M_phase_q[4]_i_5/O
                         net (fo=3, routed)           0.189    14.244    man/regfile/FSM_sequential_M_phase_q[4]_i_5_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I2_O)        0.124    14.368 r  man/regfile/FSM_sequential_M_phase_q[4]_i_1/O
                         net (fo=5, routed)           0.341    14.710    man/regfile_n_5
    SLICE_X43Y57         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.436    14.840    man/clk_IBUF_BUFG
    SLICE_X43Y57         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[3]/C
                         clock pessimism              0.275    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X43Y57         FDRE (Setup_fdre_C_CE)      -0.205    14.875    man/FSM_sequential_M_phase_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -14.710    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.195ns  (required time - arrival time)
  Source:                 man/FSM_sequential_M_phase_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_sequential_M_phase_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.779ns  (logic 2.785ns (28.480%)  route 6.994ns (71.520%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.553     5.137    man/clk_IBUF_BUFG
    SLICE_X42Y57         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518     5.655 r  man/FSM_sequential_M_phase_q_reg[0]/Q
                         net (fo=115, routed)         1.117     6.772    man/regfile/Q[0]
    SLICE_X45Y55         LUT5 (Prop_lut5_I4_O)        0.124     6.896 r  man/regfile/M_temp_encoding_q[14]_i_13/O
                         net (fo=53, routed)          1.332     8.228    man/regfile/M_regfile_ra[1]
    SLICE_X41Y61         LUT6 (Prop_lut6_I1_O)        0.124     8.352 r  man/regfile/M_temp_encoding_q[8]_i_4/O
                         net (fo=1, routed)           0.665     9.018    man/sel_mux/M_temp_encoding_q_reg[8]_1
    SLICE_X41Y61         LUT6 (Prop_lut6_I4_O)        0.124     9.142 r  man/sel_mux/M_temp_encoding_q[8]_i_1/O
                         net (fo=27, routed)          0.824     9.966    man/regfile/M_alu16_a[8]
    SLICE_X41Y58         LUT2 (Prop_lut2_I1_O)        0.124    10.090 r  man/regfile/s0_carry__1_i_5/O
                         net (fo=1, routed)           0.000    10.090    man/alu16/add/M_reg_current_position_q[0]_i_15_1[0]
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.622 r  man/alu16/add/s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.622    man/alu16/add/s0_carry__1_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.935 r  man/alu16/add/s0_carry__2/O[3]
                         net (fo=3, routed)           0.326    11.261    man/regfile/M_reg_current_position_q[15]_i_6_1[8]
    SLICE_X41Y60         LUT4 (Prop_lut4_I3_O)        0.306    11.567 r  man/regfile/M_reg_current_position_q[15]_i_19/O
                         net (fo=1, routed)           0.414    11.981    man/regfile/M_reg_current_position_q[15]_i_19_n_0
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.124    12.105 r  man/regfile/M_reg_current_position_q[15]_i_6/O
                         net (fo=1, routed)           0.607    12.712    man/regfile/M_reg_current_position_q[15]_i_6_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I3_O)        0.124    12.836 r  man/regfile/M_reg_current_position_q[15]_i_2/O
                         net (fo=9, routed)           0.639    13.475    man/regfile/M_alu16_out[15]
    SLICE_X42Y59         LUT6 (Prop_lut6_I0_O)        0.124    13.599 r  man/regfile/FSM_sequential_M_phase_q[4]_i_11/O
                         net (fo=4, routed)           0.595    14.194    man/regfile/FSM_sequential_M_phase_q[4]_i_11_n_0
    SLICE_X43Y58         LUT5 (Prop_lut5_I2_O)        0.124    14.318 r  man/regfile/FSM_sequential_M_phase_q[4]_i_8/O
                         net (fo=2, routed)           0.473    14.792    man/regfile/FSM_sequential_M_phase_q[4]_i_8_n_0
    SLICE_X43Y57         LUT4 (Prop_lut4_I1_O)        0.124    14.916 r  man/regfile/FSM_sequential_M_phase_q[3]_i_1/O
                         net (fo=1, routed)           0.000    14.916    man/M_phase_d__0[3]
    SLICE_X43Y57         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.436    14.840    man/clk_IBUF_BUFG
    SLICE_X43Y57         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[3]/C
                         clock pessimism              0.275    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X43Y57         FDRE (Setup_fdre_C_D)        0.031    15.111    man/FSM_sequential_M_phase_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -14.916    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 man/FSM_sequential_M_phase_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_sequential_M_phase_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.573ns  (logic 2.785ns (29.094%)  route 6.788ns (70.906%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.553     5.137    man/clk_IBUF_BUFG
    SLICE_X42Y57         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518     5.655 r  man/FSM_sequential_M_phase_q_reg[0]/Q
                         net (fo=115, routed)         1.117     6.772    man/regfile/Q[0]
    SLICE_X45Y55         LUT5 (Prop_lut5_I4_O)        0.124     6.896 r  man/regfile/M_temp_encoding_q[14]_i_13/O
                         net (fo=53, routed)          1.332     8.228    man/regfile/M_regfile_ra[1]
    SLICE_X41Y61         LUT6 (Prop_lut6_I1_O)        0.124     8.352 r  man/regfile/M_temp_encoding_q[8]_i_4/O
                         net (fo=1, routed)           0.665     9.018    man/sel_mux/M_temp_encoding_q_reg[8]_1
    SLICE_X41Y61         LUT6 (Prop_lut6_I4_O)        0.124     9.142 r  man/sel_mux/M_temp_encoding_q[8]_i_1/O
                         net (fo=27, routed)          0.824     9.966    man/regfile/M_alu16_a[8]
    SLICE_X41Y58         LUT2 (Prop_lut2_I1_O)        0.124    10.090 r  man/regfile/s0_carry__1_i_5/O
                         net (fo=1, routed)           0.000    10.090    man/alu16/add/M_reg_current_position_q[0]_i_15_1[0]
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.622 r  man/alu16/add/s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.622    man/alu16/add/s0_carry__1_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.935 f  man/alu16/add/s0_carry__2/O[3]
                         net (fo=3, routed)           0.326    11.261    man/regfile/M_reg_current_position_q[15]_i_6_1[8]
    SLICE_X41Y60         LUT4 (Prop_lut4_I3_O)        0.306    11.567 f  man/regfile/M_reg_current_position_q[15]_i_19/O
                         net (fo=1, routed)           0.414    11.981    man/regfile/M_reg_current_position_q[15]_i_19_n_0
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.124    12.105 f  man/regfile/M_reg_current_position_q[15]_i_6/O
                         net (fo=1, routed)           0.607    12.712    man/regfile/M_reg_current_position_q[15]_i_6_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I3_O)        0.124    12.836 f  man/regfile/M_reg_current_position_q[15]_i_2/O
                         net (fo=9, routed)           0.639    13.475    man/regfile/M_alu16_out[15]
    SLICE_X42Y59         LUT6 (Prop_lut6_I0_O)        0.124    13.599 f  man/regfile/FSM_sequential_M_phase_q[4]_i_11/O
                         net (fo=4, routed)           0.332    13.932    man/regfile/FSM_sequential_M_phase_q[4]_i_11_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I0_O)        0.124    14.056 f  man/regfile/FSM_sequential_M_phase_q[4]_i_5/O
                         net (fo=3, routed)           0.189    14.244    man/regfile/FSM_sequential_M_phase_q[4]_i_5_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I2_O)        0.124    14.368 r  man/regfile/FSM_sequential_M_phase_q[4]_i_1/O
                         net (fo=5, routed)           0.341    14.710    man/regfile_n_5
    SLICE_X42Y57         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.436    14.840    man/clk_IBUF_BUFG
    SLICE_X42Y57         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[0]/C
                         clock pessimism              0.297    15.137    
                         clock uncertainty           -0.035    15.102    
    SLICE_X42Y57         FDRE (Setup_fdre_C_CE)      -0.169    14.933    man/FSM_sequential_M_phase_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.933    
                         arrival time                         -14.710    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 man/FSM_sequential_M_phase_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_sequential_M_phase_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.573ns  (logic 2.785ns (29.094%)  route 6.788ns (70.906%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.553     5.137    man/clk_IBUF_BUFG
    SLICE_X42Y57         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518     5.655 r  man/FSM_sequential_M_phase_q_reg[0]/Q
                         net (fo=115, routed)         1.117     6.772    man/regfile/Q[0]
    SLICE_X45Y55         LUT5 (Prop_lut5_I4_O)        0.124     6.896 r  man/regfile/M_temp_encoding_q[14]_i_13/O
                         net (fo=53, routed)          1.332     8.228    man/regfile/M_regfile_ra[1]
    SLICE_X41Y61         LUT6 (Prop_lut6_I1_O)        0.124     8.352 r  man/regfile/M_temp_encoding_q[8]_i_4/O
                         net (fo=1, routed)           0.665     9.018    man/sel_mux/M_temp_encoding_q_reg[8]_1
    SLICE_X41Y61         LUT6 (Prop_lut6_I4_O)        0.124     9.142 r  man/sel_mux/M_temp_encoding_q[8]_i_1/O
                         net (fo=27, routed)          0.824     9.966    man/regfile/M_alu16_a[8]
    SLICE_X41Y58         LUT2 (Prop_lut2_I1_O)        0.124    10.090 r  man/regfile/s0_carry__1_i_5/O
                         net (fo=1, routed)           0.000    10.090    man/alu16/add/M_reg_current_position_q[0]_i_15_1[0]
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.622 r  man/alu16/add/s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.622    man/alu16/add/s0_carry__1_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.935 f  man/alu16/add/s0_carry__2/O[3]
                         net (fo=3, routed)           0.326    11.261    man/regfile/M_reg_current_position_q[15]_i_6_1[8]
    SLICE_X41Y60         LUT4 (Prop_lut4_I3_O)        0.306    11.567 f  man/regfile/M_reg_current_position_q[15]_i_19/O
                         net (fo=1, routed)           0.414    11.981    man/regfile/M_reg_current_position_q[15]_i_19_n_0
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.124    12.105 f  man/regfile/M_reg_current_position_q[15]_i_6/O
                         net (fo=1, routed)           0.607    12.712    man/regfile/M_reg_current_position_q[15]_i_6_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I3_O)        0.124    12.836 f  man/regfile/M_reg_current_position_q[15]_i_2/O
                         net (fo=9, routed)           0.639    13.475    man/regfile/M_alu16_out[15]
    SLICE_X42Y59         LUT6 (Prop_lut6_I0_O)        0.124    13.599 f  man/regfile/FSM_sequential_M_phase_q[4]_i_11/O
                         net (fo=4, routed)           0.332    13.932    man/regfile/FSM_sequential_M_phase_q[4]_i_11_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I0_O)        0.124    14.056 f  man/regfile/FSM_sequential_M_phase_q[4]_i_5/O
                         net (fo=3, routed)           0.189    14.244    man/regfile/FSM_sequential_M_phase_q[4]_i_5_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I2_O)        0.124    14.368 r  man/regfile/FSM_sequential_M_phase_q[4]_i_1/O
                         net (fo=5, routed)           0.341    14.710    man/regfile_n_5
    SLICE_X42Y57         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.436    14.840    man/clk_IBUF_BUFG
    SLICE_X42Y57         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[1]/C
                         clock pessimism              0.297    15.137    
                         clock uncertainty           -0.035    15.102    
    SLICE_X42Y57         FDRE (Setup_fdre_C_CE)      -0.169    14.933    man/FSM_sequential_M_phase_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.933    
                         arrival time                         -14.710    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 man/FSM_sequential_M_phase_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_sequential_M_phase_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.573ns  (logic 2.785ns (29.094%)  route 6.788ns (70.906%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.553     5.137    man/clk_IBUF_BUFG
    SLICE_X42Y57         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518     5.655 r  man/FSM_sequential_M_phase_q_reg[0]/Q
                         net (fo=115, routed)         1.117     6.772    man/regfile/Q[0]
    SLICE_X45Y55         LUT5 (Prop_lut5_I4_O)        0.124     6.896 r  man/regfile/M_temp_encoding_q[14]_i_13/O
                         net (fo=53, routed)          1.332     8.228    man/regfile/M_regfile_ra[1]
    SLICE_X41Y61         LUT6 (Prop_lut6_I1_O)        0.124     8.352 r  man/regfile/M_temp_encoding_q[8]_i_4/O
                         net (fo=1, routed)           0.665     9.018    man/sel_mux/M_temp_encoding_q_reg[8]_1
    SLICE_X41Y61         LUT6 (Prop_lut6_I4_O)        0.124     9.142 r  man/sel_mux/M_temp_encoding_q[8]_i_1/O
                         net (fo=27, routed)          0.824     9.966    man/regfile/M_alu16_a[8]
    SLICE_X41Y58         LUT2 (Prop_lut2_I1_O)        0.124    10.090 r  man/regfile/s0_carry__1_i_5/O
                         net (fo=1, routed)           0.000    10.090    man/alu16/add/M_reg_current_position_q[0]_i_15_1[0]
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.622 r  man/alu16/add/s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.622    man/alu16/add/s0_carry__1_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.935 f  man/alu16/add/s0_carry__2/O[3]
                         net (fo=3, routed)           0.326    11.261    man/regfile/M_reg_current_position_q[15]_i_6_1[8]
    SLICE_X41Y60         LUT4 (Prop_lut4_I3_O)        0.306    11.567 f  man/regfile/M_reg_current_position_q[15]_i_19/O
                         net (fo=1, routed)           0.414    11.981    man/regfile/M_reg_current_position_q[15]_i_19_n_0
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.124    12.105 f  man/regfile/M_reg_current_position_q[15]_i_6/O
                         net (fo=1, routed)           0.607    12.712    man/regfile/M_reg_current_position_q[15]_i_6_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I3_O)        0.124    12.836 f  man/regfile/M_reg_current_position_q[15]_i_2/O
                         net (fo=9, routed)           0.639    13.475    man/regfile/M_alu16_out[15]
    SLICE_X42Y59         LUT6 (Prop_lut6_I0_O)        0.124    13.599 f  man/regfile/FSM_sequential_M_phase_q[4]_i_11/O
                         net (fo=4, routed)           0.332    13.932    man/regfile/FSM_sequential_M_phase_q[4]_i_11_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I0_O)        0.124    14.056 f  man/regfile/FSM_sequential_M_phase_q[4]_i_5/O
                         net (fo=3, routed)           0.189    14.244    man/regfile/FSM_sequential_M_phase_q[4]_i_5_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I2_O)        0.124    14.368 r  man/regfile/FSM_sequential_M_phase_q[4]_i_1/O
                         net (fo=5, routed)           0.341    14.710    man/regfile_n_5
    SLICE_X42Y57         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.436    14.840    man/clk_IBUF_BUFG
    SLICE_X42Y57         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[4]/C
                         clock pessimism              0.297    15.137    
                         clock uncertainty           -0.035    15.102    
    SLICE_X42Y57         FDRE (Setup_fdre_C_CE)      -0.169    14.933    man/FSM_sequential_M_phase_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.933    
                         arrival time                         -14.710    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.256ns  (required time - arrival time)
  Source:                 man/FSM_sequential_M_phase_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_sequential_M_phase_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.716ns  (logic 2.785ns (28.665%)  route 6.931ns (71.335%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.553     5.137    man/clk_IBUF_BUFG
    SLICE_X42Y57         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518     5.655 r  man/FSM_sequential_M_phase_q_reg[0]/Q
                         net (fo=115, routed)         1.117     6.772    man/regfile/Q[0]
    SLICE_X45Y55         LUT5 (Prop_lut5_I4_O)        0.124     6.896 r  man/regfile/M_temp_encoding_q[14]_i_13/O
                         net (fo=53, routed)          1.332     8.228    man/regfile/M_regfile_ra[1]
    SLICE_X41Y61         LUT6 (Prop_lut6_I1_O)        0.124     8.352 r  man/regfile/M_temp_encoding_q[8]_i_4/O
                         net (fo=1, routed)           0.665     9.018    man/sel_mux/M_temp_encoding_q_reg[8]_1
    SLICE_X41Y61         LUT6 (Prop_lut6_I4_O)        0.124     9.142 r  man/sel_mux/M_temp_encoding_q[8]_i_1/O
                         net (fo=27, routed)          0.824     9.966    man/regfile/M_alu16_a[8]
    SLICE_X41Y58         LUT2 (Prop_lut2_I1_O)        0.124    10.090 r  man/regfile/s0_carry__1_i_5/O
                         net (fo=1, routed)           0.000    10.090    man/alu16/add/M_reg_current_position_q[0]_i_15_1[0]
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.622 r  man/alu16/add/s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.622    man/alu16/add/s0_carry__1_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.935 f  man/alu16/add/s0_carry__2/O[3]
                         net (fo=3, routed)           0.326    11.261    man/regfile/M_reg_current_position_q[15]_i_6_1[8]
    SLICE_X41Y60         LUT4 (Prop_lut4_I3_O)        0.306    11.567 f  man/regfile/M_reg_current_position_q[15]_i_19/O
                         net (fo=1, routed)           0.414    11.981    man/regfile/M_reg_current_position_q[15]_i_19_n_0
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.124    12.105 f  man/regfile/M_reg_current_position_q[15]_i_6/O
                         net (fo=1, routed)           0.607    12.712    man/regfile/M_reg_current_position_q[15]_i_6_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I3_O)        0.124    12.836 f  man/regfile/M_reg_current_position_q[15]_i_2/O
                         net (fo=9, routed)           0.639    13.475    man/regfile/M_alu16_out[15]
    SLICE_X42Y59         LUT6 (Prop_lut6_I0_O)        0.124    13.599 f  man/regfile/FSM_sequential_M_phase_q[4]_i_11/O
                         net (fo=4, routed)           0.604    14.204    man/regfile/FSM_sequential_M_phase_q[4]_i_11_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I3_O)        0.124    14.328 r  man/regfile/FSM_sequential_M_phase_q[2]_i_3/O
                         net (fo=1, routed)           0.401    14.729    man/regfile/FSM_sequential_M_phase_q[2]_i_3_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I1_O)        0.124    14.853 r  man/regfile/FSM_sequential_M_phase_q[2]_i_1/O
                         net (fo=1, routed)           0.000    14.853    man/M_phase_d__0[2]
    SLICE_X43Y57         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.436    14.840    man/clk_IBUF_BUFG
    SLICE_X43Y57         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/C
                         clock pessimism              0.275    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X43Y57         FDRE (Setup_fdre_C_D)        0.029    15.109    man/FSM_sequential_M_phase_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                         -14.853    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.371ns  (required time - arrival time)
  Source:                 man/FSM_sequential_M_phase_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_sequential_M_phase_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.671ns  (logic 2.785ns (28.798%)  route 6.886ns (71.202%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.553     5.137    man/clk_IBUF_BUFG
    SLICE_X42Y57         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518     5.655 r  man/FSM_sequential_M_phase_q_reg[0]/Q
                         net (fo=115, routed)         1.117     6.772    man/regfile/Q[0]
    SLICE_X45Y55         LUT5 (Prop_lut5_I4_O)        0.124     6.896 r  man/regfile/M_temp_encoding_q[14]_i_13/O
                         net (fo=53, routed)          1.332     8.228    man/regfile/M_regfile_ra[1]
    SLICE_X41Y61         LUT6 (Prop_lut6_I1_O)        0.124     8.352 r  man/regfile/M_temp_encoding_q[8]_i_4/O
                         net (fo=1, routed)           0.665     9.018    man/sel_mux/M_temp_encoding_q_reg[8]_1
    SLICE_X41Y61         LUT6 (Prop_lut6_I4_O)        0.124     9.142 r  man/sel_mux/M_temp_encoding_q[8]_i_1/O
                         net (fo=27, routed)          0.824     9.966    man/regfile/M_alu16_a[8]
    SLICE_X41Y58         LUT2 (Prop_lut2_I1_O)        0.124    10.090 r  man/regfile/s0_carry__1_i_5/O
                         net (fo=1, routed)           0.000    10.090    man/alu16/add/M_reg_current_position_q[0]_i_15_1[0]
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.622 r  man/alu16/add/s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.622    man/alu16/add/s0_carry__1_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.935 r  man/alu16/add/s0_carry__2/O[3]
                         net (fo=3, routed)           0.326    11.261    man/regfile/M_reg_current_position_q[15]_i_6_1[8]
    SLICE_X41Y60         LUT4 (Prop_lut4_I3_O)        0.306    11.567 r  man/regfile/M_reg_current_position_q[15]_i_19/O
                         net (fo=1, routed)           0.414    11.981    man/regfile/M_reg_current_position_q[15]_i_19_n_0
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.124    12.105 r  man/regfile/M_reg_current_position_q[15]_i_6/O
                         net (fo=1, routed)           0.607    12.712    man/regfile/M_reg_current_position_q[15]_i_6_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I3_O)        0.124    12.836 r  man/regfile/M_reg_current_position_q[15]_i_2/O
                         net (fo=9, routed)           0.639    13.475    man/regfile/M_alu16_out[15]
    SLICE_X42Y59         LUT6 (Prop_lut6_I0_O)        0.124    13.599 r  man/regfile/FSM_sequential_M_phase_q[4]_i_11/O
                         net (fo=4, routed)           0.332    13.932    man/regfile/FSM_sequential_M_phase_q[4]_i_11_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I0_O)        0.124    14.056 r  man/regfile/FSM_sequential_M_phase_q[4]_i_5/O
                         net (fo=3, routed)           0.628    14.684    man/regfile/FSM_sequential_M_phase_q[4]_i_5_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I3_O)        0.124    14.808 r  man/regfile/FSM_sequential_M_phase_q[0]_i_1/O
                         net (fo=1, routed)           0.000    14.808    man/M_phase_d__0[0]
    SLICE_X42Y57         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.436    14.840    man/clk_IBUF_BUFG
    SLICE_X42Y57         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[0]/C
                         clock pessimism              0.297    15.137    
                         clock uncertainty           -0.035    15.102    
    SLICE_X42Y57         FDRE (Setup_fdre_C_D)        0.077    15.179    man/FSM_sequential_M_phase_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                         -14.808    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 man/FSM_sequential_M_phase_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_sequential_M_phase_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.538ns  (logic 2.785ns (29.200%)  route 6.753ns (70.800%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.553     5.137    man/clk_IBUF_BUFG
    SLICE_X42Y57         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518     5.655 r  man/FSM_sequential_M_phase_q_reg[0]/Q
                         net (fo=115, routed)         1.117     6.772    man/regfile/Q[0]
    SLICE_X45Y55         LUT5 (Prop_lut5_I4_O)        0.124     6.896 r  man/regfile/M_temp_encoding_q[14]_i_13/O
                         net (fo=53, routed)          1.332     8.228    man/regfile/M_regfile_ra[1]
    SLICE_X41Y61         LUT6 (Prop_lut6_I1_O)        0.124     8.352 r  man/regfile/M_temp_encoding_q[8]_i_4/O
                         net (fo=1, routed)           0.665     9.018    man/sel_mux/M_temp_encoding_q_reg[8]_1
    SLICE_X41Y61         LUT6 (Prop_lut6_I4_O)        0.124     9.142 r  man/sel_mux/M_temp_encoding_q[8]_i_1/O
                         net (fo=27, routed)          0.824     9.966    man/regfile/M_alu16_a[8]
    SLICE_X41Y58         LUT2 (Prop_lut2_I1_O)        0.124    10.090 r  man/regfile/s0_carry__1_i_5/O
                         net (fo=1, routed)           0.000    10.090    man/alu16/add/M_reg_current_position_q[0]_i_15_1[0]
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.622 r  man/alu16/add/s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.622    man/alu16/add/s0_carry__1_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.935 r  man/alu16/add/s0_carry__2/O[3]
                         net (fo=3, routed)           0.326    11.261    man/regfile/M_reg_current_position_q[15]_i_6_1[8]
    SLICE_X41Y60         LUT4 (Prop_lut4_I3_O)        0.306    11.567 r  man/regfile/M_reg_current_position_q[15]_i_19/O
                         net (fo=1, routed)           0.414    11.981    man/regfile/M_reg_current_position_q[15]_i_19_n_0
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.124    12.105 r  man/regfile/M_reg_current_position_q[15]_i_6/O
                         net (fo=1, routed)           0.607    12.712    man/regfile/M_reg_current_position_q[15]_i_6_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I3_O)        0.124    12.836 r  man/regfile/M_reg_current_position_q[15]_i_2/O
                         net (fo=9, routed)           0.639    13.475    man/regfile/M_alu16_out[15]
    SLICE_X42Y59         LUT6 (Prop_lut6_I0_O)        0.124    13.599 r  man/regfile/FSM_sequential_M_phase_q[4]_i_11/O
                         net (fo=4, routed)           0.332    13.932    man/regfile/FSM_sequential_M_phase_q[4]_i_11_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I0_O)        0.124    14.056 r  man/regfile/FSM_sequential_M_phase_q[4]_i_5/O
                         net (fo=3, routed)           0.495    14.551    man/regfile/FSM_sequential_M_phase_q[4]_i_5_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I3_O)        0.124    14.675 r  man/regfile/FSM_sequential_M_phase_q[1]_i_1/O
                         net (fo=1, routed)           0.000    14.675    man/M_phase_d__0[1]
    SLICE_X42Y57         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.436    14.840    man/clk_IBUF_BUFG
    SLICE_X42Y57         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[1]/C
                         clock pessimism              0.297    15.137    
                         clock uncertainty           -0.035    15.102    
    SLICE_X42Y57         FDRE (Setup_fdre_C_D)        0.081    15.183    man/FSM_sequential_M_phase_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                         -14.675    
  -------------------------------------------------------------------
                         slack                                  0.508    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 man/led_out_gen_0[1].led_out/M_temp_encoding_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/led_out_gen_0[1].led_out/M_led_encoding_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.141ns (73.465%)  route 0.051ns (26.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.559     1.503    man/led_out_gen_0[1].led_out/clk_IBUF_BUFG
    SLICE_X32Y60         FDRE                                         r  man/led_out_gen_0[1].led_out/M_temp_encoding_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  man/led_out_gen_0[1].led_out/M_temp_encoding_q_reg[1]/Q
                         net (fo=1, routed)           0.051     1.695    man/led_out_gen_0[1].led_out/M_temp_encoding_q[1]
    SLICE_X33Y60         FDRE                                         r  man/led_out_gen_0[1].led_out/M_led_encoding_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.827     2.017    man/led_out_gen_0[1].led_out/clk_IBUF_BUFG
    SLICE_X33Y60         FDRE                                         r  man/led_out_gen_0[1].led_out/M_led_encoding_q_reg[1]/C
                         clock pessimism             -0.502     1.516    
    SLICE_X33Y60         FDRE (Hold_fdre_C_D)         0.047     1.563    man/led_out_gen_0[1].led_out/M_led_encoding_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 man/led_out_gen_0[2].led_out/M_temp_encoding_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/led_out_gen_0[2].led_out/M_led_encoding_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.038%)  route 0.057ns (28.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.558     1.502    man/led_out_gen_0[2].led_out/clk_IBUF_BUFG
    SLICE_X37Y62         FDRE                                         r  man/led_out_gen_0[2].led_out/M_temp_encoding_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  man/led_out_gen_0[2].led_out/M_temp_encoding_q_reg[13]/Q
                         net (fo=1, routed)           0.057     1.700    man/led_out_gen_0[2].led_out/M_temp_encoding_q[13]
    SLICE_X36Y62         FDRE                                         r  man/led_out_gen_0[2].led_out/M_led_encoding_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.825     2.015    man/led_out_gen_0[2].led_out/clk_IBUF_BUFG
    SLICE_X36Y62         FDRE                                         r  man/led_out_gen_0[2].led_out/M_led_encoding_q_reg[13]/C
                         clock pessimism             -0.501     1.515    
    SLICE_X36Y62         FDRE (Hold_fdre_C_D)         0.047     1.562    man/led_out_gen_0[2].led_out/M_led_encoding_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 man/led_out_gen_0[1].led_out/M_temp_encoding_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/led_out_gen_0[1].led_out/M_led_encoding_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.065%)  route 0.102ns (41.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.560     1.504    man/led_out_gen_0[1].led_out/clk_IBUF_BUFG
    SLICE_X32Y59         FDRE                                         r  man/led_out_gen_0[1].led_out/M_temp_encoding_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  man/led_out_gen_0[1].led_out/M_temp_encoding_q_reg[13]/Q
                         net (fo=1, routed)           0.102     1.747    man/led_out_gen_0[1].led_out/M_temp_encoding_q[13]
    SLICE_X31Y59         FDRE                                         r  man/led_out_gen_0[1].led_out/M_led_encoding_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.828     2.018    man/led_out_gen_0[1].led_out/clk_IBUF_BUFG
    SLICE_X31Y59         FDRE                                         r  man/led_out_gen_0[1].led_out/M_led_encoding_q_reg[13]/C
                         clock pessimism             -0.499     1.520    
    SLICE_X31Y59         FDRE (Hold_fdre_C_D)         0.070     1.590    man/led_out_gen_0[1].led_out/M_led_encoding_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 man/led_out_gen_0[1].led_out/M_temp_encoding_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/led_out_gen_0[1].led_out/M_led_encoding_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.821%)  route 0.103ns (42.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.560     1.504    man/led_out_gen_0[1].led_out/clk_IBUF_BUFG
    SLICE_X32Y59         FDRE                                         r  man/led_out_gen_0[1].led_out/M_temp_encoding_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  man/led_out_gen_0[1].led_out/M_temp_encoding_q_reg[14]/Q
                         net (fo=1, routed)           0.103     1.748    man/led_out_gen_0[1].led_out/M_temp_encoding_q[14]
    SLICE_X31Y59         FDRE                                         r  man/led_out_gen_0[1].led_out/M_led_encoding_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.828     2.018    man/led_out_gen_0[1].led_out/clk_IBUF_BUFG
    SLICE_X31Y59         FDRE                                         r  man/led_out_gen_0[1].led_out/M_led_encoding_q_reg[14]/C
                         clock pessimism             -0.499     1.520    
    SLICE_X31Y59         FDRE (Hold_fdre_C_D)         0.066     1.586    man/led_out_gen_0[1].led_out/M_led_encoding_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 man/led_out_gen_0[1].led_out/M_temp_encoding_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/led_out_gen_0[1].led_out/M_led_encoding_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.560     1.504    man/led_out_gen_0[1].led_out/clk_IBUF_BUFG
    SLICE_X33Y59         FDRE                                         r  man/led_out_gen_0[1].led_out/M_temp_encoding_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  man/led_out_gen_0[1].led_out/M_temp_encoding_q_reg[8]/Q
                         net (fo=1, routed)           0.110     1.755    man/led_out_gen_0[1].led_out/M_temp_encoding_q[8]
    SLICE_X33Y60         FDRE                                         r  man/led_out_gen_0[1].led_out/M_led_encoding_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.827     2.017    man/led_out_gen_0[1].led_out/clk_IBUF_BUFG
    SLICE_X33Y60         FDRE                                         r  man/led_out_gen_0[1].led_out/M_led_encoding_q_reg[8]/C
                         clock pessimism             -0.499     1.519    
    SLICE_X33Y60         FDRE (Hold_fdre_C_D)         0.071     1.590    man/led_out_gen_0[1].led_out/M_led_encoding_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 man/led_out_gen_0[3].led_out/M_temp_encoding_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/led_out_gen_0[3].led_out/M_led_encoding_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.556     1.500    man/led_out_gen_0[3].led_out/clk_IBUF_BUFG
    SLICE_X35Y63         FDRE                                         r  man/led_out_gen_0[3].led_out/M_temp_encoding_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  man/led_out_gen_0[3].led_out/M_temp_encoding_q_reg[12]/Q
                         net (fo=1, routed)           0.112     1.753    man/led_out_gen_0[3].led_out/M_temp_encoding_q[12]
    SLICE_X35Y64         FDRE                                         r  man/led_out_gen_0[3].led_out/M_led_encoding_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.823     2.013    man/led_out_gen_0[3].led_out/clk_IBUF_BUFG
    SLICE_X35Y64         FDRE                                         r  man/led_out_gen_0[3].led_out/M_led_encoding_q_reg[12]/C
                         clock pessimism             -0.499     1.515    
    SLICE_X35Y64         FDRE (Hold_fdre_C_D)         0.070     1.585    man/led_out_gen_0[3].led_out/M_led_encoding_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 man/led_out_gen_0[2].led_out/M_temp_encoding_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/led_out_gen_0[2].led_out/M_led_encoding_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.558     1.502    man/led_out_gen_0[2].led_out/clk_IBUF_BUFG
    SLICE_X37Y62         FDRE                                         r  man/led_out_gen_0[2].led_out/M_temp_encoding_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  man/led_out_gen_0[2].led_out/M_temp_encoding_q_reg[0]/Q
                         net (fo=1, routed)           0.112     1.755    man/led_out_gen_0[2].led_out/M_temp_encoding_q[0]
    SLICE_X37Y63         FDRE                                         r  man/led_out_gen_0[2].led_out/M_led_encoding_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.824     2.014    man/led_out_gen_0[2].led_out/clk_IBUF_BUFG
    SLICE_X37Y63         FDRE                                         r  man/led_out_gen_0[2].led_out/M_led_encoding_q_reg[0]/C
                         clock pessimism             -0.499     1.516    
    SLICE_X37Y63         FDRE (Hold_fdre_C_D)         0.070     1.586    man/led_out_gen_0[2].led_out/M_led_encoding_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 man/led_out_gen_0[1].led_out/M_temp_encoding_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/led_out_gen_0[1].led_out/M_led_encoding_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.415%)  route 0.105ns (42.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.560     1.504    man/led_out_gen_0[1].led_out/clk_IBUF_BUFG
    SLICE_X32Y59         FDRE                                         r  man/led_out_gen_0[1].led_out/M_temp_encoding_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  man/led_out_gen_0[1].led_out/M_temp_encoding_q_reg[10]/Q
                         net (fo=1, routed)           0.105     1.749    man/led_out_gen_0[1].led_out/M_temp_encoding_q[10]
    SLICE_X30Y59         FDRE                                         r  man/led_out_gen_0[1].led_out/M_led_encoding_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.828     2.018    man/led_out_gen_0[1].led_out/clk_IBUF_BUFG
    SLICE_X30Y59         FDRE                                         r  man/led_out_gen_0[1].led_out/M_led_encoding_q_reg[10]/C
                         clock pessimism             -0.499     1.520    
    SLICE_X30Y59         FDRE (Hold_fdre_C_D)         0.059     1.579    man/led_out_gen_0[1].led_out/M_led_encoding_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 man/led_out_gen_0[0].led_out/M_temp_encoding_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/led_out_gen_0[0].led_out/M_led_encoding_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.767%)  route 0.115ns (41.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.558     1.502    man/led_out_gen_0[0].led_out/clk_IBUF_BUFG
    SLICE_X34Y60         FDRE                                         r  man/led_out_gen_0[0].led_out/M_temp_encoding_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y60         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  man/led_out_gen_0[0].led_out/M_temp_encoding_q_reg[2]/Q
                         net (fo=1, routed)           0.115     1.781    man/led_out_gen_0[0].led_out/M_temp_encoding_q[2]
    SLICE_X33Y61         FDRE                                         r  man/led_out_gen_0[0].led_out/M_led_encoding_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.827     2.017    man/led_out_gen_0[0].led_out/clk_IBUF_BUFG
    SLICE_X33Y61         FDRE                                         r  man/led_out_gen_0[0].led_out/M_led_encoding_q_reg[2]/C
                         clock pessimism             -0.480     1.538    
    SLICE_X33Y61         FDRE (Hold_fdre_C_D)         0.070     1.608    man/led_out_gen_0[0].led_out/M_led_encoding_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 man/led_out_gen_0[1].led_out/led_strip/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/led_out_gen_0[1].led_out/led_strip/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.083%)  route 0.146ns (43.917%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.558     1.502    man/led_out_gen_0[1].led_out/led_strip/clk_IBUF_BUFG
    SLICE_X29Y62         FDRE                                         r  man/led_out_gen_0[1].led_out/led_strip/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y62         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  man/led_out_gen_0[1].led_out/led_strip/M_ctr_q_reg[2]/Q
                         net (fo=5, routed)           0.146     1.788    man/led_out_gen_0[1].led_out/led_strip/M_ctr_q[2]
    SLICE_X30Y62         LUT6 (Prop_lut6_I2_O)        0.045     1.833 r  man/led_out_gen_0[1].led_out/led_strip/M_ctr_q[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.833    man/led_out_gen_0[1].led_out/led_strip/M_ctr_q[4]_i_1__0_n_0
    SLICE_X30Y62         FDRE                                         r  man/led_out_gen_0[1].led_out/led_strip/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.825     2.015    man/led_out_gen_0[1].led_out/led_strip/clk_IBUF_BUFG
    SLICE_X30Y62         FDRE                                         r  man/led_out_gen_0[1].led_out/led_strip/M_ctr_q_reg[4]/C
                         clock pessimism             -0.480     1.536    
    SLICE_X30Y62         FDRE (Hold_fdre_C_D)         0.121     1.657    man/led_out_gen_0[1].led_out/led_strip/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y64   M_test_mode_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y64   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y66   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y66   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y67   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y67   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y67   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y67   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y68   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y64   M_test_mode_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y64   M_test_mode_q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y64   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y64   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y66   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y66   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y66   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y66   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y67   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y67   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y64   M_test_mode_q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y64   M_test_mode_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y64   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y64   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y66   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y66   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y66   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y66   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y67   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y67   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 man/FSM_sequential_M_phase_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.305ns  (logic 5.985ns (36.704%)  route 10.321ns (63.296%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT5=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.553     5.137    man/clk_IBUF_BUFG
    SLICE_X42Y57         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518     5.655 r  man/FSM_sequential_M_phase_q_reg[0]/Q
                         net (fo=115, routed)         1.117     6.772    man/regfile/Q[0]
    SLICE_X45Y55         LUT5 (Prop_lut5_I4_O)        0.124     6.896 r  man/regfile/M_temp_encoding_q[14]_i_13/O
                         net (fo=53, routed)          1.332     8.228    man/regfile/M_regfile_ra[1]
    SLICE_X41Y61         LUT6 (Prop_lut6_I1_O)        0.124     8.352 r  man/regfile/M_temp_encoding_q[8]_i_4/O
                         net (fo=1, routed)           0.665     9.018    man/sel_mux/M_temp_encoding_q_reg[8]_1
    SLICE_X41Y61         LUT6 (Prop_lut6_I4_O)        0.124     9.142 r  man/sel_mux/M_temp_encoding_q[8]_i_1/O
                         net (fo=27, routed)          0.824     9.966    man/regfile/M_alu16_a[8]
    SLICE_X41Y58         LUT2 (Prop_lut2_I1_O)        0.124    10.090 r  man/regfile/s0_carry__1_i_5/O
                         net (fo=1, routed)           0.000    10.090    man/alu16/add/M_reg_current_position_q[0]_i_15_1[0]
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.622 r  man/alu16/add/s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.622    man/alu16/add/s0_carry__1_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.844 f  man/alu16/add/s0_carry__2/O[0]
                         net (fo=2, routed)           0.883    11.726    man/alu16/add/s0_carry__2_i_4[6]
    SLICE_X40Y59         LUT6 (Prop_lut6_I1_O)        0.299    12.025 r  man/alu16/add/M_reg_current_position_q[0]_i_14/O
                         net (fo=1, routed)           0.644    12.669    man/alu16/add/M_reg_current_position_q[0]_i_14_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I1_O)        0.124    12.793 r  man/alu16/add/M_reg_current_position_q[0]_i_7/O
                         net (fo=1, routed)           0.264    13.058    man/regfile/M_reg_temp_q_reg[0]_2
    SLICE_X39Y59         LUT6 (Prop_lut6_I5_O)        0.124    13.182 r  man/regfile/M_reg_current_position_q[0]_i_1/O
                         net (fo=15, routed)          1.276    14.458    man/regfile/M_alu16_out[0]
    SLICE_X43Y62         LUT5 (Prop_lut5_I3_O)        0.124    14.582 r  man/regfile/io_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.315    17.897    io_led_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    21.442 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.442    io_led[0]
    B6                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 man/FSM_sequential_M_phase_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.059ns  (logic 5.243ns (32.647%)  route 10.816ns (67.353%))
  Logic Levels:           9  (LUT3=2 LUT5=4 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.553     5.137    man/clk_IBUF_BUFG
    SLICE_X42Y57         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518     5.655 r  man/FSM_sequential_M_phase_q_reg[0]/Q
                         net (fo=115, routed)         1.117     6.772    man/regfile/Q[0]
    SLICE_X45Y55         LUT5 (Prop_lut5_I4_O)        0.124     6.896 r  man/regfile/M_temp_encoding_q[14]_i_13/O
                         net (fo=53, routed)          0.945     7.841    man/regfile/M_regfile_ra[1]
    SLICE_X45Y59         LUT3 (Prop_lut3_I1_O)        0.124     7.965 r  man/regfile/io_led_OBUF[15]_inst_i_9/O
                         net (fo=1, routed)           0.664     8.628    man/regfile/io_led_OBUF[15]_inst_i_9_n_0
    SLICE_X44Y59         LUT3 (Prop_lut3_I1_O)        0.124     8.752 r  man/regfile/io_led_OBUF[15]_inst_i_7/O
                         net (fo=1, routed)           0.159     8.911    man/sel_mux/M_reg_current_position_q[0]_i_9_1
    SLICE_X44Y59         LUT6 (Prop_lut6_I4_O)        0.124     9.035 r  man/sel_mux/io_led_OBUF[15]_inst_i_2/O
                         net (fo=27, routed)          1.307    10.342    man/regfile/M_alu16_a[15]
    SLICE_X33Y59         LUT5 (Prop_lut5_I1_O)        0.152    10.494 r  man/regfile/M_reg_current_position_q[14]_i_8/O
                         net (fo=1, routed)           0.848    11.342    man/regfile/M_reg_current_position_q[14]_i_8_n_0
    SLICE_X33Y59         LUT5 (Prop_lut5_I0_O)        0.326    11.668 r  man/regfile/M_reg_current_position_q[14]_i_2/O
                         net (fo=1, routed)           0.976    12.644    man/regfile/M_reg_current_position_q[14]_i_2_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I0_O)        0.124    12.768 r  man/regfile/M_reg_current_position_q[14]_i_1/O
                         net (fo=10, routed)          1.326    14.093    man/regfile/M_alu16_out[14]
    SLICE_X46Y62         LUT5 (Prop_lut5_I3_O)        0.124    14.217 r  man/regfile/io_led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.476    17.693    io_led_OBUF[14]
    E6                   OBUF (Prop_obuf_I_O)         3.503    21.196 r  io_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    21.196    io_led[14]
    E6                                                                r  io_led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 man/FSM_sequential_M_phase_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.882ns  (logic 5.184ns (32.644%)  route 10.697ns (67.356%))
  Logic Levels:           10  (LUT3=2 LUT5=3 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.553     5.137    man/clk_IBUF_BUFG
    SLICE_X42Y57         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518     5.655 r  man/FSM_sequential_M_phase_q_reg[0]/Q
                         net (fo=115, routed)         1.117     6.772    man/regfile/Q[0]
    SLICE_X45Y55         LUT5 (Prop_lut5_I4_O)        0.124     6.896 r  man/regfile/M_temp_encoding_q[14]_i_13/O
                         net (fo=53, routed)          0.945     7.841    man/regfile/M_regfile_ra[1]
    SLICE_X45Y59         LUT3 (Prop_lut3_I1_O)        0.124     7.965 r  man/regfile/io_led_OBUF[15]_inst_i_9/O
                         net (fo=1, routed)           0.664     8.628    man/regfile/io_led_OBUF[15]_inst_i_9_n_0
    SLICE_X44Y59         LUT3 (Prop_lut3_I1_O)        0.124     8.752 r  man/regfile/io_led_OBUF[15]_inst_i_7/O
                         net (fo=1, routed)           0.159     8.911    man/sel_mux/M_reg_current_position_q[0]_i_9_1
    SLICE_X44Y59         LUT6 (Prop_lut6_I4_O)        0.124     9.035 r  man/sel_mux/io_led_OBUF[15]_inst_i_2/O
                         net (fo=27, routed)          0.363     9.398    man/regfile/M_alu16_a[15]
    SLICE_X44Y58         LUT6 (Prop_lut6_I5_O)        0.124     9.522 r  man/regfile/M_reg_current_position_q[12]_i_13/O
                         net (fo=6, routed)           0.906    10.428    man/regfile/M_reg_current_position_q[12]_i_13_n_0
    SLICE_X33Y57         LUT5 (Prop_lut5_I1_O)        0.124    10.552 r  man/regfile/M_reg_current_position_q[4]_i_16/O
                         net (fo=1, routed)           0.565    11.117    man/regfile/M_reg_current_position_q[4]_i_16_n_0
    SLICE_X35Y57         LUT6 (Prop_lut6_I3_O)        0.124    11.241 r  man/regfile/M_reg_current_position_q[4]_i_5/O
                         net (fo=1, routed)           0.667    11.908    man/regfile/M_reg_current_position_q[4]_i_5_n_0
    SLICE_X35Y57         LUT6 (Prop_lut6_I3_O)        0.124    12.032 r  man/regfile/M_reg_current_position_q[4]_i_1/O
                         net (fo=9, routed)           2.052    14.084    man/regfile/M_alu16_out[4]
    SLICE_X47Y61         LUT5 (Prop_lut5_I3_O)        0.124    14.208 r  man/regfile/io_led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.261    17.468    io_led_OBUF[4]
    B4                   OBUF (Prop_obuf_I_O)         3.550    21.019 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    21.019    io_led[4]
    B4                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 man/FSM_sequential_M_phase_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.821ns  (logic 5.416ns (34.235%)  route 10.405ns (65.765%))
  Logic Levels:           10  (LUT2=1 LUT5=4 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.553     5.137    man/clk_IBUF_BUFG
    SLICE_X43Y57         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  man/FSM_sequential_M_phase_q_reg[3]/Q
                         net (fo=96, routed)          0.910     6.503    man/regfile/Q[3]
    SLICE_X42Y56         LUT5 (Prop_lut5_I3_O)        0.124     6.627 f  man/regfile/M_temp_encoding_q[14]_i_11/O
                         net (fo=66, routed)          0.738     7.365    man/regfile/FSM_sequential_M_phase_q_reg[0][0]
    SLICE_X45Y53         LUT2 (Prop_lut2_I1_O)        0.124     7.489 f  man/regfile/M_temp_encoding_q[14]_i_18/O
                         net (fo=1, routed)           0.000     7.489    man/regfile/M_temp_encoding_q[14]_i_18_n_0
    SLICE_X45Y53         MUXF7 (Prop_muxf7_I1_O)      0.245     7.734 f  man/regfile/M_temp_encoding_q_reg[14]_i_15/O
                         net (fo=3, routed)           0.810     8.544    man/sel_mux/M_reg_current_position_q[15]_i_33
    SLICE_X41Y54         LUT6 (Prop_lut6_I3_O)        0.298     8.842 f  man/sel_mux/M_reg_current_position_q[15]_i_44/O
                         net (fo=3, routed)           0.805     9.648    man/regfile/M_reg_current_position_q[15]_i_12_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I0_O)        0.124     9.772 r  man/regfile/M_reg_current_position_q[15]_i_33/O
                         net (fo=8, routed)           0.611    10.383    man/regfile/M_reg_current_position_q[15]_i_33_n_0
    SLICE_X37Y56         LUT5 (Prop_lut5_I3_O)        0.124    10.507 r  man/regfile/M_reg_current_position_q[3]_i_14/O
                         net (fo=1, routed)           0.665    11.172    man/regfile/M_reg_current_position_q[3]_i_14_n_0
    SLICE_X37Y56         LUT5 (Prop_lut5_I3_O)        0.124    11.296 r  man/regfile/M_reg_current_position_q[3]_i_5/O
                         net (fo=1, routed)           0.808    12.104    man/regfile/M_reg_current_position_q[3]_i_5_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I3_O)        0.124    12.228 r  man/regfile/M_reg_current_position_q[3]_i_1/O
                         net (fo=10, routed)          1.614    13.841    man/regfile/M_alu16_out[3]
    SLICE_X47Y59         LUT5 (Prop_lut5_I3_O)        0.124    13.965 r  man/regfile/io_led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.443    17.409    io_led_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.549    20.958 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    20.958    io_led[3]
    A4                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 man/FSM_sequential_M_phase_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.640ns  (logic 5.608ns (35.859%)  route 10.032ns (64.141%))
  Logic Levels:           10  (LUT4=1 LUT5=3 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.553     5.137    man/clk_IBUF_BUFG
    SLICE_X43Y57         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  man/FSM_sequential_M_phase_q_reg[3]/Q
                         net (fo=96, routed)          1.002     6.595    man/regfile/Q[3]
    SLICE_X42Y57         LUT5 (Prop_lut5_I2_O)        0.124     6.719 r  man/regfile/s0_carry__0_i_34/O
                         net (fo=21, routed)          0.932     7.651    man/regfile/s0_carry__0_i_34_n_0
    SLICE_X40Y54         LUT4 (Prop_lut4_I3_O)        0.124     7.775 r  man/regfile/M_temp_encoding_q[14]_i_9__1/O
                         net (fo=1, routed)           0.000     7.775    man/regfile/M_temp_encoding_q[14]_i_9__1_n_0
    SLICE_X40Y54         MUXF7 (Prop_muxf7_I1_O)      0.217     7.992 r  man/regfile/M_temp_encoding_q_reg[14]_i_5/O
                         net (fo=3, routed)           0.000     7.992    man/regfile/FSM_sequential_M_phase_q_reg[3]_13
    SLICE_X40Y54         MUXF8 (Prop_muxf8_I1_O)      0.094     8.086 r  man/regfile/M_temp_encoding_q_reg[14]_i_3/O
                         net (fo=3, routed)           0.832     8.918    man/regfile/M_regfile_rb_data[1]
    SLICE_X40Y55         LUT6 (Prop_lut6_I0_O)        0.316     9.234 r  man/regfile/M_reg_current_position_q[15]_i_36/O
                         net (fo=12, routed)          0.865    10.099    man/regfile/M_reg_current_position_q[15]_i_36_n_0
    SLICE_X35Y56         LUT5 (Prop_lut5_I4_O)        0.150    10.249 r  man/regfile/M_reg_current_position_q[15]_i_25/O
                         net (fo=5, routed)           1.068    11.318    man/regfile/M_reg_current_position_q[15]_i_25_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I2_O)        0.326    11.644 r  man/regfile/M_reg_current_position_q[13]_i_5/O
                         net (fo=1, routed)           0.717    12.360    man/regfile/M_reg_current_position_q[13]_i_5_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I3_O)        0.124    12.484 r  man/regfile/M_reg_current_position_q[13]_i_1/O
                         net (fo=9, routed)           1.623    14.107    man/regfile/M_alu16_out[13]
    SLICE_X47Y62         LUT5 (Prop_lut5_I3_O)        0.124    14.231 r  man/regfile/io_led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.993    17.224    io_led_OBUF[13]
    D1                   OBUF (Prop_obuf_I_O)         3.553    20.777 r  io_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    20.777    io_led[13]
    D1                                                                r  io_led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 man/FSM_sequential_M_phase_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.405ns  (logic 6.038ns (39.192%)  route 9.368ns (60.808%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT4=2 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.553     5.137    man/clk_IBUF_BUFG
    SLICE_X42Y57         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518     5.655 r  man/FSM_sequential_M_phase_q_reg[0]/Q
                         net (fo=115, routed)         1.117     6.772    man/regfile/Q[0]
    SLICE_X45Y55         LUT5 (Prop_lut5_I4_O)        0.124     6.896 r  man/regfile/M_temp_encoding_q[14]_i_13/O
                         net (fo=53, routed)          1.332     8.228    man/regfile/M_regfile_ra[1]
    SLICE_X41Y61         LUT6 (Prop_lut6_I1_O)        0.124     8.352 r  man/regfile/M_temp_encoding_q[8]_i_4/O
                         net (fo=1, routed)           0.665     9.018    man/sel_mux/M_temp_encoding_q_reg[8]_1
    SLICE_X41Y61         LUT6 (Prop_lut6_I4_O)        0.124     9.142 r  man/sel_mux/M_temp_encoding_q[8]_i_1/O
                         net (fo=27, routed)          0.824     9.966    man/regfile/M_alu16_a[8]
    SLICE_X41Y58         LUT2 (Prop_lut2_I1_O)        0.124    10.090 r  man/regfile/s0_carry__1_i_5/O
                         net (fo=1, routed)           0.000    10.090    man/alu16/add/M_reg_current_position_q[0]_i_15_1[0]
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.622 r  man/alu16/add/s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.622    man/alu16/add/s0_carry__1_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.935 r  man/alu16/add/s0_carry__2/O[3]
                         net (fo=3, routed)           0.326    11.261    man/regfile/M_reg_current_position_q[15]_i_6_1[8]
    SLICE_X41Y60         LUT4 (Prop_lut4_I3_O)        0.306    11.567 r  man/regfile/M_reg_current_position_q[15]_i_19/O
                         net (fo=1, routed)           0.414    11.981    man/regfile/M_reg_current_position_q[15]_i_19_n_0
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.124    12.105 r  man/regfile/M_reg_current_position_q[15]_i_6/O
                         net (fo=1, routed)           0.607    12.712    man/regfile/M_reg_current_position_q[15]_i_6_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I3_O)        0.124    12.836 r  man/regfile/M_reg_current_position_q[15]_i_2/O
                         net (fo=9, routed)           1.493    14.329    man/regfile/M_alu16_out[15]
    SLICE_X47Y59         LUT5 (Prop_lut5_I3_O)        0.124    14.453 r  man/regfile/io_led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.588    17.042    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         3.501    20.542 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    20.542    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 man/FSM_sequential_M_phase_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.258ns  (logic 5.733ns (37.570%)  route 9.526ns (62.430%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.553     5.137    man/clk_IBUF_BUFG
    SLICE_X42Y57         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518     5.655 r  man/FSM_sequential_M_phase_q_reg[0]/Q
                         net (fo=115, routed)         1.117     6.772    man/regfile/Q[0]
    SLICE_X45Y55         LUT5 (Prop_lut5_I4_O)        0.124     6.896 r  man/regfile/M_temp_encoding_q[14]_i_13/O
                         net (fo=53, routed)          1.332     8.228    man/regfile/M_regfile_ra[1]
    SLICE_X41Y61         LUT6 (Prop_lut6_I1_O)        0.124     8.352 r  man/regfile/M_temp_encoding_q[8]_i_4/O
                         net (fo=1, routed)           0.665     9.018    man/sel_mux/M_temp_encoding_q_reg[8]_1
    SLICE_X41Y61         LUT6 (Prop_lut6_I4_O)        0.124     9.142 r  man/sel_mux/M_temp_encoding_q[8]_i_1/O
                         net (fo=27, routed)          0.824     9.966    man/regfile/M_alu16_a[8]
    SLICE_X41Y58         LUT2 (Prop_lut2_I1_O)        0.124    10.090 r  man/regfile/s0_carry__1_i_5/O
                         net (fo=1, routed)           0.000    10.090    man/alu16/add/M_reg_current_position_q[0]_i_15_1[0]
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    10.696 r  man/alu16/add/s0_carry__1/O[3]
                         net (fo=2, routed)           0.623    11.319    man/regfile/M_reg_current_position_q[15]_i_6_1[5]
    SLICE_X35Y59         LUT4 (Prop_lut4_I2_O)        0.306    11.625 r  man/regfile/M_reg_current_position_q[11]_i_2/O
                         net (fo=1, routed)           0.667    12.292    man/regfile/M_reg_current_position_q[11]_i_2_n_0
    SLICE_X35Y59         LUT6 (Prop_lut6_I0_O)        0.124    12.416 r  man/regfile/M_reg_current_position_q[11]_i_1/O
                         net (fo=10, routed)          1.252    13.669    man/regfile/M_alu16_out[11]
    SLICE_X47Y60         LUT5 (Prop_lut5_I3_O)        0.124    13.793 r  man/regfile/io_led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.044    16.837    io_led_OBUF[11]
    A2                   OBUF (Prop_obuf_I_O)         3.559    20.395 r  io_led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    20.395    io_led[11]
    A2                                                                r  io_led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 man/FSM_sequential_M_phase_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.221ns  (logic 5.611ns (36.865%)  route 9.610ns (63.135%))
  Logic Levels:           10  (LUT2=1 LUT5=4 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.553     5.137    man/clk_IBUF_BUFG
    SLICE_X43Y57         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  man/FSM_sequential_M_phase_q_reg[3]/Q
                         net (fo=96, routed)          0.910     6.503    man/regfile/Q[3]
    SLICE_X42Y56         LUT5 (Prop_lut5_I3_O)        0.124     6.627 r  man/regfile/M_temp_encoding_q[14]_i_11/O
                         net (fo=66, routed)          0.738     7.365    man/regfile/FSM_sequential_M_phase_q_reg[0][0]
    SLICE_X45Y53         LUT2 (Prop_lut2_I1_O)        0.124     7.489 r  man/regfile/M_temp_encoding_q[14]_i_18/O
                         net (fo=1, routed)           0.000     7.489    man/regfile/M_temp_encoding_q[14]_i_18_n_0
    SLICE_X45Y53         MUXF7 (Prop_muxf7_I1_O)      0.245     7.734 r  man/regfile/M_temp_encoding_q_reg[14]_i_15/O
                         net (fo=3, routed)           0.810     8.544    man/sel_mux/M_reg_current_position_q[15]_i_33
    SLICE_X41Y54         LUT6 (Prop_lut6_I3_O)        0.298     8.842 r  man/sel_mux/M_reg_current_position_q[15]_i_44/O
                         net (fo=3, routed)           0.653     9.495    man/regfile/M_reg_current_position_q[15]_i_12_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I0_O)        0.124     9.619 r  man/regfile/M_reg_current_position_q[15]_i_30/O
                         net (fo=12, routed)          0.813    10.432    man/regfile/M_reg_current_position_q[15]_i_30_n_0
    SLICE_X39Y55         LUT5 (Prop_lut5_I3_O)        0.118    10.550 r  man/regfile/M_reg_current_position_q[5]_i_8/O
                         net (fo=1, routed)           0.599    11.149    man/regfile/M_reg_current_position_q[5]_i_8_n_0
    SLICE_X42Y55         LUT5 (Prop_lut5_I0_O)        0.326    11.475 r  man/regfile/M_reg_current_position_q[5]_i_2/O
                         net (fo=1, routed)           0.793    12.268    man/regfile/M_reg_current_position_q[5]_i_2_n_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I0_O)        0.124    12.392 r  man/regfile/M_reg_current_position_q[5]_i_1/O
                         net (fo=10, routed)          1.179    13.571    man/regfile/M_alu16_out[5]
    SLICE_X47Y62         LUT5 (Prop_lut5_I3_O)        0.124    13.695 r  man/regfile/io_led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.115    16.810    io_led_OBUF[5]
    A3                   OBUF (Prop_obuf_I_O)         3.548    20.358 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    20.358    io_led[5]
    A3                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 man/FSM_sequential_M_phase_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.179ns  (logic 5.491ns (36.173%)  route 9.689ns (63.827%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.553     5.137    man/clk_IBUF_BUFG
    SLICE_X43Y57         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  man/FSM_sequential_M_phase_q_reg[3]/Q
                         net (fo=96, routed)          1.002     6.595    man/regfile/Q[3]
    SLICE_X42Y57         LUT5 (Prop_lut5_I2_O)        0.124     6.719 r  man/regfile/s0_carry__0_i_34/O
                         net (fo=21, routed)          0.808     7.526    man/regfile/s0_carry__0_i_34_n_0
    SLICE_X38Y54         LUT4 (Prop_lut4_I3_O)        0.124     7.650 r  man/regfile/M_temp_encoding_q[14]_i_9__0/O
                         net (fo=1, routed)           0.000     7.650    man/regfile/M_temp_encoding_q[14]_i_9__0_n_0
    SLICE_X38Y54         MUXF7 (Prop_muxf7_I1_O)      0.214     7.864 r  man/regfile/M_temp_encoding_q_reg[14]_i_5__1/O
                         net (fo=3, routed)           0.000     7.864    man/regfile/FSM_sequential_M_phase_q_reg[3]_0
    SLICE_X38Y54         MUXF8 (Prop_muxf8_I1_O)      0.088     7.952 r  man/regfile/M_temp_encoding_q_reg[14]_i_3__1/O
                         net (fo=5, routed)           0.670     8.623    man/regfile/M_regfile_rb_data[3]
    SLICE_X39Y55         LUT6 (Prop_lut6_I3_O)        0.319     8.942 r  man/regfile/M_reg_current_position_q[0]_i_12/O
                         net (fo=9, routed)           0.993     9.935    man/regfile/M_reg_current_position_q[0]_i_12_n_0
    SLICE_X39Y58         LUT2 (Prop_lut2_I0_O)        0.124    10.059 r  man/regfile/M_reg_current_position_q[3]_i_9/O
                         net (fo=4, routed)           1.011    11.070    man/regfile/M_reg_current_position_q[3]_i_9_n_0
    SLICE_X33Y57         LUT6 (Prop_lut6_I2_O)        0.124    11.194 r  man/regfile/M_reg_current_position_q[1]_i_8/O
                         net (fo=1, routed)           0.347    11.541    man/regfile/M_reg_current_position_q[1]_i_8_n_0
    SLICE_X32Y57         LUT3 (Prop_lut3_I2_O)        0.124    11.665 r  man/regfile/M_reg_current_position_q[1]_i_2/O
                         net (fo=1, routed)           0.465    12.130    man/regfile/M_reg_current_position_q[1]_i_2_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I0_O)        0.124    12.254 r  man/regfile/M_reg_current_position_q[1]_i_1/O
                         net (fo=14, routed)          1.093    13.347    man/regfile/M_alu16_out[1]
    SLICE_X45Y63         LUT5 (Prop_lut5_I3_O)        0.124    13.471 r  man/regfile/io_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.299    16.771    io_led_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         3.546    20.316 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    20.316    io_led[1]
    B5                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 man/FSM_sequential_M_phase_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.120ns  (logic 5.786ns (38.265%)  route 9.335ns (61.735%))
  Logic Levels:           10  (CARRY4=1 LUT2=2 LUT5=3 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.553     5.137    man/clk_IBUF_BUFG
    SLICE_X42Y57         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518     5.655 r  man/FSM_sequential_M_phase_q_reg[0]/Q
                         net (fo=115, routed)         1.117     6.772    man/regfile/Q[0]
    SLICE_X45Y55         LUT5 (Prop_lut5_I4_O)        0.124     6.896 r  man/regfile/M_temp_encoding_q[14]_i_13/O
                         net (fo=53, routed)          1.005     7.901    man/regfile/M_regfile_ra[1]
    SLICE_X44Y55         LUT5 (Prop_lut5_I2_O)        0.124     8.025 r  man/regfile/M_temp_encoding_q[0]_i_2/O
                         net (fo=1, routed)           0.737     8.762    man/sel_mux/M_temp_encoding_q_reg[0]
    SLICE_X39Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.886 r  man/sel_mux/M_temp_encoding_q[0]_i_1/O
                         net (fo=26, routed)          0.669     9.555    man/regfile/M_alu16_a[0]
    SLICE_X41Y56         LUT2 (Prop_lut2_I1_O)        0.124     9.679 r  man/regfile/s0_carry_i_5/O
                         net (fo=1, routed)           0.000     9.679    man/alu16/add/S[0]
    SLICE_X41Y56         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.226 r  man/alu16/add/s0_carry/O[2]
                         net (fo=2, routed)           0.462    10.688    man/alu16/add/s0[2]
    SLICE_X39Y58         LUT2 (Prop_lut2_I1_O)        0.302    10.990 r  man/alu16/add/M_reg_current_position_q[2]_i_8/O
                         net (fo=1, routed)           0.470    11.460    man/regfile/M_reg_temp_q_reg[2]_1
    SLICE_X39Y57         LUT6 (Prop_lut6_I0_O)        0.124    11.584 r  man/regfile/M_reg_current_position_q[2]_i_2/O
                         net (fo=1, routed)           0.363    11.947    man/regfile/M_reg_current_position_q[2]_i_2_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I0_O)        0.124    12.071 r  man/regfile/M_reg_current_position_q[2]_i_1/O
                         net (fo=10, routed)          1.219    13.290    man/regfile/M_alu16_out[2]
    SLICE_X44Y62         LUT5 (Prop_lut5_I3_O)        0.124    13.414 r  man/regfile/io_led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.292    16.707    io_led_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.551    20.257 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    20.257    io_led[2]
    A5                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M_test_mode_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.590ns  (logic 1.436ns (55.440%)  route 1.154ns (44.560%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.558     1.502    clk_IBUF_BUFG
    SLICE_X44Y64         FDRE                                         r  M_test_mode_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  M_test_mode_q_reg/Q
                         net (fo=31, routed)          0.352     1.995    man/regfile/M_test_mode_q
    SLICE_X47Y62         LUT5 (Prop_lut5_I0_O)        0.045     2.040 r  man/regfile/io_led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.802     2.842    io_led_OBUF[9]
    E1                   OBUF (Prop_obuf_I_O)         1.250     4.092 r  io_led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.092    io_led[9]
    E1                                                                r  io_led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_test_mode_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.606ns  (logic 1.428ns (54.808%)  route 1.178ns (45.192%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.558     1.502    clk_IBUF_BUFG
    SLICE_X44Y64         FDRE                                         r  M_test_mode_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  M_test_mode_q_reg/Q
                         net (fo=31, routed)          0.313     1.956    man/regfile/M_test_mode_q
    SLICE_X45Y62         LUT5 (Prop_lut5_I0_O)        0.045     2.001 r  man/regfile/io_led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.864     2.866    io_led_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         1.242     4.108 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.108    io_led[7]
    F3                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_test_mode_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.650ns  (logic 1.434ns (54.115%)  route 1.216ns (45.885%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.558     1.502    clk_IBUF_BUFG
    SLICE_X44Y64         FDRE                                         r  M_test_mode_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  M_test_mode_q_reg/Q
                         net (fo=31, routed)          0.386     2.029    man/regfile/M_test_mode_q
    SLICE_X43Y62         LUT5 (Prop_lut5_I0_O)        0.045     2.074 r  man/regfile/io_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.830     2.904    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         1.248     4.152 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.152    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_test_mode_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.689ns  (logic 1.431ns (53.218%)  route 1.258ns (46.782%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.558     1.502    clk_IBUF_BUFG
    SLICE_X44Y64         FDRE                                         r  M_test_mode_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  M_test_mode_q_reg/Q
                         net (fo=31, routed)          0.245     1.887    man/regfile/M_test_mode_q
    SLICE_X44Y63         LUT5 (Prop_lut5_I0_O)        0.045     1.932 r  man/regfile/io_led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           1.013     2.946    io_led_OBUF[12]
    E2                   OBUF (Prop_obuf_I_O)         1.245     4.190 r  io_led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     4.190    io_led[12]
    E2                                                                r  io_led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_test_mode_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.702ns  (logic 1.428ns (52.839%)  route 1.274ns (47.161%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.558     1.502    clk_IBUF_BUFG
    SLICE_X44Y64         FDRE                                         r  M_test_mode_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  M_test_mode_q_reg/Q
                         net (fo=31, routed)          0.373     2.016    man/regfile/M_test_mode_q
    SLICE_X47Y60         LUT5 (Prop_lut5_I0_O)        0.045     2.061 r  man/regfile/io_led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.901     2.962    io_led_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         1.242     4.204 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.204    io_led[6]
    F4                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_test_mode_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.739ns  (logic 1.388ns (50.658%)  route 1.352ns (49.342%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.558     1.502    clk_IBUF_BUFG
    SLICE_X44Y64         FDRE                                         r  M_test_mode_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  M_test_mode_q_reg/Q
                         net (fo=31, routed)          0.540     2.182    man/regfile/M_test_mode_q
    SLICE_X47Y59         LUT5 (Prop_lut5_I0_O)        0.045     2.227 r  man/regfile/io_led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.812     3.040    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         1.202     4.241 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     4.241    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_test_mode_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.770ns  (logic 1.440ns (51.986%)  route 1.330ns (48.014%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.558     1.502    clk_IBUF_BUFG
    SLICE_X44Y64         FDRE                                         r  M_test_mode_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  M_test_mode_q_reg/Q
                         net (fo=31, routed)          0.314     1.957    man/regfile/M_test_mode_q
    SLICE_X47Y62         LUT5 (Prop_lut5_I0_O)        0.045     2.002 r  man/regfile/io_led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           1.016     3.018    io_led_OBUF[13]
    D1                   OBUF (Prop_obuf_I_O)         1.254     4.272 r  io_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     4.272    io_led[13]
    D1                                                                r  io_led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_test_mode_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.810ns  (logic 1.436ns (51.118%)  route 1.374ns (48.882%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.558     1.502    clk_IBUF_BUFG
    SLICE_X44Y64         FDRE                                         r  M_test_mode_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  M_test_mode_q_reg/Q
                         net (fo=31, routed)          0.400     2.043    man/regfile/M_test_mode_q
    SLICE_X46Y62         LUT5 (Prop_lut5_I0_O)        0.045     2.088 r  man/regfile/io_led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.973     3.061    io_led_OBUF[10]
    B2                   OBUF (Prop_obuf_I_O)         1.250     4.312 r  io_led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.312    io_led[10]
    B2                                                                r  io_led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_test_mode_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.824ns  (logic 1.435ns (50.815%)  route 1.389ns (49.185%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.558     1.502    clk_IBUF_BUFG
    SLICE_X44Y64         FDRE                                         r  M_test_mode_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  M_test_mode_q_reg/Q
                         net (fo=31, routed)          0.314     1.957    man/regfile/M_test_mode_q
    SLICE_X47Y62         LUT5 (Prop_lut5_I0_O)        0.045     2.002 r  man/regfile/io_led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.075     3.077    io_led_OBUF[5]
    A3                   OBUF (Prop_obuf_I_O)         1.249     4.326 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.326    io_led[5]
    A3                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_test_mode_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.879ns  (logic 1.437ns (49.916%)  route 1.442ns (50.084%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.558     1.502    clk_IBUF_BUFG
    SLICE_X44Y64         FDRE                                         r  M_test_mode_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  M_test_mode_q_reg/Q
                         net (fo=31, routed)          0.301     1.944    man/regfile/M_test_mode_q
    SLICE_X47Y61         LUT5 (Prop_lut5_I0_O)        0.045     1.989 r  man/regfile/io_led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.141     3.130    io_led_OBUF[4]
    B4                   OBUF (Prop_obuf_I_O)         1.251     4.381 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.381    io_led[4]
    B4                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.042ns  (logic 1.634ns (27.041%)  route 4.408ns (72.959%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.471     4.981    reset_cond/rst_n_IBUF
    SLICE_X30Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.105 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.937     6.042    reset_cond/M_reset_cond_in
    SLICE_X35Y59         FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.432     4.836    reset_cond/clk_IBUF_BUFG
    SLICE_X35Y59         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.943ns  (logic 1.634ns (27.493%)  route 4.309ns (72.507%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.471     4.981    reset_cond/rst_n_IBUF
    SLICE_X30Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.105 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.838     5.943    reset_cond/M_reset_cond_in
    SLICE_X33Y54         FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.435     4.839    reset_cond/clk_IBUF_BUFG
    SLICE_X33Y54         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.943ns  (logic 1.634ns (27.493%)  route 4.309ns (72.507%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.471     4.981    reset_cond/rst_n_IBUF
    SLICE_X30Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.105 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.838     5.943    reset_cond/M_reset_cond_in
    SLICE_X33Y54         FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.435     4.839    reset_cond/clk_IBUF_BUFG
    SLICE_X33Y54         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.943ns  (logic 1.634ns (27.493%)  route 4.309ns (72.507%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.471     4.981    reset_cond/rst_n_IBUF
    SLICE_X30Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.105 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.838     5.943    reset_cond/M_reset_cond_in
    SLICE_X33Y54         FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.435     4.839    reset_cond/clk_IBUF_BUFG
    SLICE_X33Y54         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 io_button[3]
                            (input port)
  Destination:            buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.381ns  (logic 1.502ns (34.280%)  route 2.879ns (65.720%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  io_button[3] (IN)
                         net (fo=0)                   0.000     0.000    io_button[3]
    B7                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  io_button_IBUF[3]_inst/O
                         net (fo=1, routed)           2.879     4.381    buttoncond_gen_0[3].buttoncond/sync/D[0]
    SLICE_X48Y51         FDRE                                         r  buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.442     4.846    buttoncond_gen_0[3].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X48Y51         FDRE                                         r  buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 inbutton[0]
                            (input port)
  Destination:            buttoncond_gen_0[4].buttoncond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.015ns  (logic 1.516ns (37.772%)  route 2.498ns (62.228%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  inbutton[0] (IN)
                         net (fo=0)                   0.000     0.000    inbutton[0]
    N13                  IBUF (Prop_ibuf_I_O)         1.516     1.516 r  inbutton_IBUF[0]_inst/O
                         net (fo=1, routed)           2.498     4.015    buttoncond_gen_0[4].buttoncond/sync/D[0]
    SLICE_X38Y50         FDRE                                         r  buttoncond_gen_0[4].buttoncond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.436     4.840    buttoncond_gen_0[4].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  buttoncond_gen_0[4].buttoncond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 inbutton[1]
                            (input port)
  Destination:            buttoncond_gen_0[5].buttoncond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.761ns  (logic 1.521ns (40.440%)  route 2.240ns (59.560%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P13                                               0.000     0.000 r  inbutton[1] (IN)
                         net (fo=0)                   0.000     0.000    inbutton[1]
    P13                  IBUF (Prop_ibuf_I_O)         1.521     1.521 r  inbutton_IBUF[1]_inst/O
                         net (fo=1, routed)           2.240     3.761    buttoncond_gen_0[5].buttoncond/sync/D[0]
    SLICE_X30Y48         FDRE                                         r  buttoncond_gen_0[5].buttoncond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.446     4.851    buttoncond_gen_0[5].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  buttoncond_gen_0[5].buttoncond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.543ns  (logic 1.492ns (42.113%)  route 2.051ns (57.887%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           2.051     3.543    buttoncond_gen_0[0].buttoncond/sync/D[0]
    SLICE_X48Y67         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.433     4.837    buttoncond_gen_0[0].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X48Y67         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.187ns  (logic 0.260ns (21.894%)  route 0.927ns (78.106%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.927     1.187    buttoncond_gen_0[0].buttoncond/sync/D[0]
    SLICE_X48Y67         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.825     2.015    buttoncond_gen_0[0].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X48Y67         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 inbutton[1]
                            (input port)
  Destination:            buttoncond_gen_0[5].buttoncond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.312ns  (logic 0.288ns (21.969%)  route 1.024ns (78.031%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P13                                               0.000     0.000 r  inbutton[1] (IN)
                         net (fo=0)                   0.000     0.000    inbutton[1]
    P13                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  inbutton_IBUF[1]_inst/O
                         net (fo=1, routed)           1.024     1.312    buttoncond_gen_0[5].buttoncond/sync/D[0]
    SLICE_X30Y48         FDRE                                         r  buttoncond_gen_0[5].buttoncond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.833     2.023    buttoncond_gen_0[5].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  buttoncond_gen_0[5].buttoncond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 inbutton[0]
                            (input port)
  Destination:            buttoncond_gen_0[4].buttoncond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.429ns  (logic 0.284ns (19.864%)  route 1.145ns (80.136%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  inbutton[0] (IN)
                         net (fo=0)                   0.000     0.000    inbutton[0]
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  inbutton_IBUF[0]_inst/O
                         net (fo=1, routed)           1.145     1.429    buttoncond_gen_0[4].buttoncond/sync/D[0]
    SLICE_X38Y50         FDRE                                         r  buttoncond_gen_0[4].buttoncond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.830     2.020    buttoncond_gen_0[4].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  buttoncond_gen_0[4].buttoncond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[3]
                            (input port)
  Destination:            buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.535ns  (logic 0.270ns (17.560%)  route 1.265ns (82.440%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  io_button[3] (IN)
                         net (fo=0)                   0.000     0.000    io_button[3]
    B7                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  io_button_IBUF[3]_inst/O
                         net (fo=1, routed)           1.265     1.535    buttoncond_gen_0[3].buttoncond/sync/D[0]
    SLICE_X48Y51         FDRE                                         r  buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.834     2.024    buttoncond_gen_0[3].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X48Y51         FDRE                                         r  buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.161ns  (logic 0.322ns (14.917%)  route 1.839ns (85.083%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.514     1.792    reset_cond/rst_n_IBUF
    SLICE_X30Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.837 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.325     2.161    reset_cond/M_reset_cond_in
    SLICE_X33Y54         FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.829     2.019    reset_cond/clk_IBUF_BUFG
    SLICE_X33Y54         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.161ns  (logic 0.322ns (14.917%)  route 1.839ns (85.083%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.514     1.792    reset_cond/rst_n_IBUF
    SLICE_X30Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.837 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.325     2.161    reset_cond/M_reset_cond_in
    SLICE_X33Y54         FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.829     2.019    reset_cond/clk_IBUF_BUFG
    SLICE_X33Y54         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.161ns  (logic 0.322ns (14.917%)  route 1.839ns (85.083%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.514     1.792    reset_cond/rst_n_IBUF
    SLICE_X30Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.837 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.325     2.161    reset_cond/M_reset_cond_in
    SLICE_X33Y54         FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.829     2.019    reset_cond/clk_IBUF_BUFG
    SLICE_X33Y54         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.192ns  (logic 0.322ns (14.710%)  route 1.869ns (85.290%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.514     1.792    reset_cond/rst_n_IBUF
    SLICE_X30Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.837 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.355     2.192    reset_cond/M_reset_cond_in
    SLICE_X35Y59         FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.827     2.017    reset_cond/clk_IBUF_BUFG
    SLICE_X35Y59         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C





