
Dual_Core__High_Level_Arch_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003b68  08000298  08000298  00010298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08003e00  08003e00  00013e00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003e10  08003e10  00020018  2**0
                  CONTENTS
  4 .ARM          00000000  08003e10  08003e10  00020018  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003e10  08003e10  00020018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003e10  08003e10  00013e10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003e14  08003e14  00013e14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000018  24000000  08003e18  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000534  24000018  08003e30  00020018  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2400054c  08003e30  0002054c  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020018  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000eb34  00000000  00000000  00020046  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002369  00000000  00000000  0002eb7a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000bf8  00000000  00000000  00030ee8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ae0  00000000  00000000  00031ae0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003956f  00000000  00000000  000325c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f8ac  00000000  00000000  0006bb2f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0017569e  00000000  00000000  0007b3db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001f0a79  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002f84  00000000  00000000  001f0acc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	; (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	; (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000018 	.word	0x24000018
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08003de8 	.word	0x08003de8

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	; (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	; (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	; (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	2400001c 	.word	0x2400001c
 80002d4:	08003de8 	.word	0x08003de8

080002d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80002d8:	b480      	push	{r7}
 80002da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80002dc:	4b3d      	ldr	r3, [pc, #244]	; (80003d4 <SystemInit+0xfc>)
 80002de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80002e2:	4a3c      	ldr	r2, [pc, #240]	; (80003d4 <SystemInit+0xfc>)
 80002e4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80002e8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80002ec:	4b39      	ldr	r3, [pc, #228]	; (80003d4 <SystemInit+0xfc>)
 80002ee:	691b      	ldr	r3, [r3, #16]
 80002f0:	4a38      	ldr	r2, [pc, #224]	; (80003d4 <SystemInit+0xfc>)
 80002f2:	f043 0310 	orr.w	r3, r3, #16
 80002f6:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80002f8:	4b37      	ldr	r3, [pc, #220]	; (80003d8 <SystemInit+0x100>)
 80002fa:	681b      	ldr	r3, [r3, #0]
 80002fc:	f003 030f 	and.w	r3, r3, #15
 8000300:	2b06      	cmp	r3, #6
 8000302:	d807      	bhi.n	8000314 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000304:	4b34      	ldr	r3, [pc, #208]	; (80003d8 <SystemInit+0x100>)
 8000306:	681b      	ldr	r3, [r3, #0]
 8000308:	f023 030f 	bic.w	r3, r3, #15
 800030c:	4a32      	ldr	r2, [pc, #200]	; (80003d8 <SystemInit+0x100>)
 800030e:	f043 0307 	orr.w	r3, r3, #7
 8000312:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000314:	4b31      	ldr	r3, [pc, #196]	; (80003dc <SystemInit+0x104>)
 8000316:	681b      	ldr	r3, [r3, #0]
 8000318:	4a30      	ldr	r2, [pc, #192]	; (80003dc <SystemInit+0x104>)
 800031a:	f043 0301 	orr.w	r3, r3, #1
 800031e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000320:	4b2e      	ldr	r3, [pc, #184]	; (80003dc <SystemInit+0x104>)
 8000322:	2200      	movs	r2, #0
 8000324:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000326:	4b2d      	ldr	r3, [pc, #180]	; (80003dc <SystemInit+0x104>)
 8000328:	681a      	ldr	r2, [r3, #0]
 800032a:	492c      	ldr	r1, [pc, #176]	; (80003dc <SystemInit+0x104>)
 800032c:	4b2c      	ldr	r3, [pc, #176]	; (80003e0 <SystemInit+0x108>)
 800032e:	4013      	ands	r3, r2
 8000330:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000332:	4b29      	ldr	r3, [pc, #164]	; (80003d8 <SystemInit+0x100>)
 8000334:	681b      	ldr	r3, [r3, #0]
 8000336:	f003 0308 	and.w	r3, r3, #8
 800033a:	2b00      	cmp	r3, #0
 800033c:	d007      	beq.n	800034e <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800033e:	4b26      	ldr	r3, [pc, #152]	; (80003d8 <SystemInit+0x100>)
 8000340:	681b      	ldr	r3, [r3, #0]
 8000342:	f023 030f 	bic.w	r3, r3, #15
 8000346:	4a24      	ldr	r2, [pc, #144]	; (80003d8 <SystemInit+0x100>)
 8000348:	f043 0307 	orr.w	r3, r3, #7
 800034c:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800034e:	4b23      	ldr	r3, [pc, #140]	; (80003dc <SystemInit+0x104>)
 8000350:	2200      	movs	r2, #0
 8000352:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000354:	4b21      	ldr	r3, [pc, #132]	; (80003dc <SystemInit+0x104>)
 8000356:	2200      	movs	r2, #0
 8000358:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800035a:	4b20      	ldr	r3, [pc, #128]	; (80003dc <SystemInit+0x104>)
 800035c:	2200      	movs	r2, #0
 800035e:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000360:	4b1e      	ldr	r3, [pc, #120]	; (80003dc <SystemInit+0x104>)
 8000362:	4a20      	ldr	r2, [pc, #128]	; (80003e4 <SystemInit+0x10c>)
 8000364:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000366:	4b1d      	ldr	r3, [pc, #116]	; (80003dc <SystemInit+0x104>)
 8000368:	4a1f      	ldr	r2, [pc, #124]	; (80003e8 <SystemInit+0x110>)
 800036a:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800036c:	4b1b      	ldr	r3, [pc, #108]	; (80003dc <SystemInit+0x104>)
 800036e:	4a1f      	ldr	r2, [pc, #124]	; (80003ec <SystemInit+0x114>)
 8000370:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000372:	4b1a      	ldr	r3, [pc, #104]	; (80003dc <SystemInit+0x104>)
 8000374:	2200      	movs	r2, #0
 8000376:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000378:	4b18      	ldr	r3, [pc, #96]	; (80003dc <SystemInit+0x104>)
 800037a:	4a1c      	ldr	r2, [pc, #112]	; (80003ec <SystemInit+0x114>)
 800037c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800037e:	4b17      	ldr	r3, [pc, #92]	; (80003dc <SystemInit+0x104>)
 8000380:	2200      	movs	r2, #0
 8000382:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000384:	4b15      	ldr	r3, [pc, #84]	; (80003dc <SystemInit+0x104>)
 8000386:	4a19      	ldr	r2, [pc, #100]	; (80003ec <SystemInit+0x114>)
 8000388:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800038a:	4b14      	ldr	r3, [pc, #80]	; (80003dc <SystemInit+0x104>)
 800038c:	2200      	movs	r2, #0
 800038e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000390:	4b12      	ldr	r3, [pc, #72]	; (80003dc <SystemInit+0x104>)
 8000392:	681b      	ldr	r3, [r3, #0]
 8000394:	4a11      	ldr	r2, [pc, #68]	; (80003dc <SystemInit+0x104>)
 8000396:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800039a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800039c:	4b0f      	ldr	r3, [pc, #60]	; (80003dc <SystemInit+0x104>)
 800039e:	2200      	movs	r2, #0
 80003a0:	661a      	str	r2, [r3, #96]	; 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 80003a2:	4b13      	ldr	r3, [pc, #76]	; (80003f0 <SystemInit+0x118>)
 80003a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80003a6:	4a12      	ldr	r2, [pc, #72]	; (80003f0 <SystemInit+0x118>)
 80003a8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80003ac:	6253      	str	r3, [r2, #36]	; 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80003ae:	4b11      	ldr	r3, [pc, #68]	; (80003f4 <SystemInit+0x11c>)
 80003b0:	681a      	ldr	r2, [r3, #0]
 80003b2:	4b11      	ldr	r3, [pc, #68]	; (80003f8 <SystemInit+0x120>)
 80003b4:	4013      	ands	r3, r2
 80003b6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80003ba:	d202      	bcs.n	80003c2 <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80003bc:	4b0f      	ldr	r3, [pc, #60]	; (80003fc <SystemInit+0x124>)
 80003be:	2201      	movs	r2, #1
 80003c0:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80003c2:	4b0f      	ldr	r3, [pc, #60]	; (8000400 <SystemInit+0x128>)
 80003c4:	f243 02d2 	movw	r2, #12498	; 0x30d2
 80003c8:	601a      	str	r2, [r3, #0]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 80003ca:	bf00      	nop
 80003cc:	46bd      	mov	sp, r7
 80003ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003d2:	4770      	bx	lr
 80003d4:	e000ed00 	.word	0xe000ed00
 80003d8:	52002000 	.word	0x52002000
 80003dc:	58024400 	.word	0x58024400
 80003e0:	eaf6ed7f 	.word	0xeaf6ed7f
 80003e4:	02020200 	.word	0x02020200
 80003e8:	01ff0000 	.word	0x01ff0000
 80003ec:	01010280 	.word	0x01010280
 80003f0:	580000c0 	.word	0x580000c0
 80003f4:	5c001000 	.word	0x5c001000
 80003f8:	ffff0000 	.word	0xffff0000
 80003fc:	51008108 	.word	0x51008108
 8000400:	52004000 	.word	0x52004000

08000404 <MX_GPIO_Init>:
     PC15-OSC32_OUT (OSC32_OUT)   ------> RCC_OSC32_OUT
     PH0-OSC_IN (PH0)   ------> RCC_OSC_IN
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
*/
void MX_GPIO_Init(void)
{
 8000404:	b480      	push	{r7}
 8000406:	b085      	sub	sp, #20
 8000408:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800040a:	4b19      	ldr	r3, [pc, #100]	; (8000470 <MX_GPIO_Init+0x6c>)
 800040c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000410:	4a17      	ldr	r2, [pc, #92]	; (8000470 <MX_GPIO_Init+0x6c>)
 8000412:	f043 0304 	orr.w	r3, r3, #4
 8000416:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800041a:	4b15      	ldr	r3, [pc, #84]	; (8000470 <MX_GPIO_Init+0x6c>)
 800041c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000420:	f003 0304 	and.w	r3, r3, #4
 8000424:	60fb      	str	r3, [r7, #12]
 8000426:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000428:	4b11      	ldr	r3, [pc, #68]	; (8000470 <MX_GPIO_Init+0x6c>)
 800042a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800042e:	4a10      	ldr	r2, [pc, #64]	; (8000470 <MX_GPIO_Init+0x6c>)
 8000430:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000434:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000438:	4b0d      	ldr	r3, [pc, #52]	; (8000470 <MX_GPIO_Init+0x6c>)
 800043a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800043e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000442:	60bb      	str	r3, [r7, #8]
 8000444:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000446:	4b0a      	ldr	r3, [pc, #40]	; (8000470 <MX_GPIO_Init+0x6c>)
 8000448:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800044c:	4a08      	ldr	r2, [pc, #32]	; (8000470 <MX_GPIO_Init+0x6c>)
 800044e:	f043 0301 	orr.w	r3, r3, #1
 8000452:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000456:	4b06      	ldr	r3, [pc, #24]	; (8000470 <MX_GPIO_Init+0x6c>)
 8000458:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800045c:	f003 0301 	and.w	r3, r3, #1
 8000460:	607b      	str	r3, [r7, #4]
 8000462:	687b      	ldr	r3, [r7, #4]

}
 8000464:	bf00      	nop
 8000466:	3714      	adds	r7, #20
 8000468:	46bd      	mov	sp, r7
 800046a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800046e:	4770      	bx	lr
 8000470:	58024400 	.word	0x58024400

08000474 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000474:	b580      	push	{r7, lr}
 8000476:	b086      	sub	sp, #24
 8000478:	af00      	add	r7, sp, #0
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800047a:	4b9c      	ldr	r3, [pc, #624]	; (80006ec <main+0x278>)
 800047c:	695b      	ldr	r3, [r3, #20]
 800047e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000482:	2b00      	cmp	r3, #0
 8000484:	d11b      	bne.n	80004be <main+0x4a>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000486:	f3bf 8f4f 	dsb	sy
}
 800048a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800048c:	f3bf 8f6f 	isb	sy
}
 8000490:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000492:	4b96      	ldr	r3, [pc, #600]	; (80006ec <main+0x278>)
 8000494:	2200      	movs	r2, #0
 8000496:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800049a:	f3bf 8f4f 	dsb	sy
}
 800049e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80004a0:	f3bf 8f6f 	isb	sy
}
 80004a4:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 80004a6:	4b91      	ldr	r3, [pc, #580]	; (80006ec <main+0x278>)
 80004a8:	695b      	ldr	r3, [r3, #20]
 80004aa:	4a90      	ldr	r2, [pc, #576]	; (80006ec <main+0x278>)
 80004ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80004b0:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80004b2:	f3bf 8f4f 	dsb	sy
}
 80004b6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80004b8:	f3bf 8f6f 	isb	sy
}
 80004bc:	e000      	b.n	80004c0 <main+0x4c>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80004be:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 80004c0:	4b8a      	ldr	r3, [pc, #552]	; (80006ec <main+0x278>)
 80004c2:	695b      	ldr	r3, [r3, #20]
 80004c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80004c8:	2b00      	cmp	r3, #0
 80004ca:	d138      	bne.n	800053e <main+0xca>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 80004cc:	4b87      	ldr	r3, [pc, #540]	; (80006ec <main+0x278>)
 80004ce:	2200      	movs	r2, #0
 80004d0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 80004d4:	f3bf 8f4f 	dsb	sy
}
 80004d8:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 80004da:	4b84      	ldr	r3, [pc, #528]	; (80006ec <main+0x278>)
 80004dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80004e0:	613b      	str	r3, [r7, #16]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 80004e2:	693b      	ldr	r3, [r7, #16]
 80004e4:	0b5b      	lsrs	r3, r3, #13
 80004e6:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80004ea:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80004ec:	693b      	ldr	r3, [r7, #16]
 80004ee:	08db      	lsrs	r3, r3, #3
 80004f0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80004f4:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80004f6:	68fb      	ldr	r3, [r7, #12]
 80004f8:	015a      	lsls	r2, r3, #5
 80004fa:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 80004fe:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8000500:	68ba      	ldr	r2, [r7, #8]
 8000502:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000504:	4979      	ldr	r1, [pc, #484]	; (80006ec <main+0x278>)
 8000506:	4313      	orrs	r3, r2
 8000508:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 800050c:	68bb      	ldr	r3, [r7, #8]
 800050e:	1e5a      	subs	r2, r3, #1
 8000510:	60ba      	str	r2, [r7, #8]
 8000512:	2b00      	cmp	r3, #0
 8000514:	d1ef      	bne.n	80004f6 <main+0x82>
    } while(sets-- != 0U);
 8000516:	68fb      	ldr	r3, [r7, #12]
 8000518:	1e5a      	subs	r2, r3, #1
 800051a:	60fa      	str	r2, [r7, #12]
 800051c:	2b00      	cmp	r3, #0
 800051e:	d1e5      	bne.n	80004ec <main+0x78>
  __ASM volatile ("dsb 0xF":::"memory");
 8000520:	f3bf 8f4f 	dsb	sy
}
 8000524:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000526:	4b71      	ldr	r3, [pc, #452]	; (80006ec <main+0x278>)
 8000528:	695b      	ldr	r3, [r3, #20]
 800052a:	4a70      	ldr	r2, [pc, #448]	; (80006ec <main+0x278>)
 800052c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000530:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000532:	f3bf 8f4f 	dsb	sy
}
 8000536:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000538:	f3bf 8f6f 	isb	sy
}
 800053c:	e000      	b.n	8000540 <main+0xcc>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 800053e:	bf00      	nop
	/* Enable D-Cache---------------------------------------------------------*/
	SCB_EnableDCache();

	/* USER CODE BEGIN Boot_Mode_Sequence_1 */
	/* Wait until CPU2 boots and enters in stop mode or timeout*/
	timeout = 0xFFFF;
 8000540:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000544:	617b      	str	r3, [r7, #20]
	while ((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0))
 8000546:	bf00      	nop
 8000548:	4b69      	ldr	r3, [pc, #420]	; (80006f0 <main+0x27c>)
 800054a:	681b      	ldr	r3, [r3, #0]
 800054c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000550:	2b00      	cmp	r3, #0
 8000552:	d004      	beq.n	800055e <main+0xea>
 8000554:	697b      	ldr	r3, [r7, #20]
 8000556:	1e5a      	subs	r2, r3, #1
 8000558:	617a      	str	r2, [r7, #20]
 800055a:	2b00      	cmp	r3, #0
 800055c:	dcf4      	bgt.n	8000548 <main+0xd4>
		;
	if (timeout < 0)
 800055e:	697b      	ldr	r3, [r7, #20]
 8000560:	2b00      	cmp	r3, #0
 8000562:	da01      	bge.n	8000568 <main+0xf4>
	{
		Error_Handler();
 8000564:	f000 f952 	bl	800080c <Error_Handler>
	}
	/* USER CODE END Boot_Mode_Sequence_1 */
	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000568:	f000 fb72 	bl	8000c50 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800056c:	f000 f8c8 	bl	8000700 <SystemClock_Config>
	/* USER CODE BEGIN Boot_Mode_Sequence_2 */
	/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
	 HSEM notification */
	/*HW semaphore Clock enable*/
	__HAL_RCC_HSEM_CLK_ENABLE();
 8000570:	4b5f      	ldr	r3, [pc, #380]	; (80006f0 <main+0x27c>)
 8000572:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000576:	4a5e      	ldr	r2, [pc, #376]	; (80006f0 <main+0x27c>)
 8000578:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800057c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000580:	4b5b      	ldr	r3, [pc, #364]	; (80006f0 <main+0x27c>)
 8000582:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000586:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800058a:	607b      	str	r3, [r7, #4]
 800058c:	687b      	ldr	r3, [r7, #4]
	/*Take HSEM */
	HAL_HSEM_FastTake(HSEM_ID_0);
 800058e:	2000      	movs	r0, #0
 8000590:	f000 fee0 	bl	8001354 <HAL_HSEM_FastTake>
	/*Release HSEM in order to notify the CPU2(CM4)*/
	HAL_HSEM_Release(HSEM_ID_0, 0);
 8000594:	2100      	movs	r1, #0
 8000596:	2000      	movs	r0, #0
 8000598:	f000 fef6 	bl	8001388 <HAL_HSEM_Release>
	/* wait until CPU2 wakes up from stop mode */
	timeout = 0xFFFF;
 800059c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80005a0:	617b      	str	r3, [r7, #20]
	while ((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0))
 80005a2:	bf00      	nop
 80005a4:	4b52      	ldr	r3, [pc, #328]	; (80006f0 <main+0x27c>)
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80005ac:	2b00      	cmp	r3, #0
 80005ae:	d104      	bne.n	80005ba <main+0x146>
 80005b0:	697b      	ldr	r3, [r7, #20]
 80005b2:	1e5a      	subs	r2, r3, #1
 80005b4:	617a      	str	r2, [r7, #20]
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	dcf4      	bgt.n	80005a4 <main+0x130>
		;
	if (timeout < 0)
 80005ba:	697b      	ldr	r3, [r7, #20]
 80005bc:	2b00      	cmp	r3, #0
 80005be:	da01      	bge.n	80005c4 <main+0x150>
	{
		Error_Handler();
 80005c0:	f000 f924 	bl	800080c <Error_Handler>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80005c4:	f7ff ff1e 	bl	8000404 <MX_GPIO_Init>
	MX_USB_OTG_FS_PCD_Init();
 80005c8:	f000 f976 	bl	80008b8 <MX_USB_OTG_FS_PCD_Init>
	/* USER CODE BEGIN 2 */
	initTaskGenerator();
 80005cc:	f000 fa20 	bl	8000a10 <initTaskGenerator>
	{
		/* USER CODE END WHILE */

		// think of a way for the current_state to not be checked
		// after the callback for the HSEM has been executed
		if (been_HSEM == 0)
 80005d0:	4b48      	ldr	r3, [pc, #288]	; (80006f4 <main+0x280>)
 80005d2:	781b      	ldrb	r3, [r3, #0]
 80005d4:	f083 0301 	eor.w	r3, r3, #1
 80005d8:	b2db      	uxtb	r3, r3
 80005da:	2b00      	cmp	r3, #0
 80005dc:	d004      	beq.n	80005e8 <main+0x174>
			current_state_CM7 = check_state();
 80005de:	f000 fb01 	bl	8000be4 <check_state>
 80005e2:	4603      	mov	r3, r0
 80005e4:	4a44      	ldr	r2, [pc, #272]	; (80006f8 <main+0x284>)
 80005e6:	6013      	str	r3, [r2, #0]

		if (current_state_CM7 != previous_state_CM7)
 80005e8:	4b43      	ldr	r3, [pc, #268]	; (80006f8 <main+0x284>)
 80005ea:	681a      	ldr	r2, [r3, #0]
 80005ec:	4b43      	ldr	r3, [pc, #268]	; (80006fc <main+0x288>)
 80005ee:	681b      	ldr	r3, [r3, #0]
 80005f0:	429a      	cmp	r2, r3
 80005f2:	d077      	beq.n	80006e4 <main+0x270>
		{
			switch (current_state_CM7)
 80005f4:	4b40      	ldr	r3, [pc, #256]	; (80006f8 <main+0x284>)
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	2b07      	cmp	r3, #7
 80005fa:	d875      	bhi.n	80006e8 <main+0x274>
 80005fc:	a201      	add	r2, pc, #4	; (adr r2, 8000604 <main+0x190>)
 80005fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000602:	bf00      	nop
 8000604:	08000625 	.word	0x08000625
 8000608:	08000651 	.word	0x08000651
 800060c:	08000663 	.word	0x08000663
 8000610:	0800067d 	.word	0x0800067d
 8000614:	08000697 	.word	0x08000697
 8000618:	080006b1 	.word	0x080006b1
 800061c:	080006cb 	.word	0x080006cb
 8000620:	0800063f 	.word	0x0800063f
			{
			case STATE_INIT:
				gameplay_loop_CM7(current_state_CM7);
 8000624:	4b34      	ldr	r3, [pc, #208]	; (80006f8 <main+0x284>)
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	4618      	mov	r0, r3
 800062a:	f000 fa3d 	bl	8000aa8 <gameplay_loop_CM7>
				previous_state_CM7 = current_state_CM7;
 800062e:	4b32      	ldr	r3, [pc, #200]	; (80006f8 <main+0x284>)
 8000630:	681b      	ldr	r3, [r3, #0]
 8000632:	4a32      	ldr	r2, [pc, #200]	; (80006fc <main+0x288>)
 8000634:	6013      	str	r3, [r2, #0]
				been_HSEM = 0; // not sure about placement
 8000636:	4b2f      	ldr	r3, [pc, #188]	; (80006f4 <main+0x280>)
 8000638:	2200      	movs	r2, #0
 800063a:	701a      	strb	r2, [r3, #0]
				break;
 800063c:	e055      	b.n	80006ea <main+0x276>

			case STATE_START_GAME:
				gameplay_loop_CM7(current_state_CM7);
 800063e:	4b2e      	ldr	r3, [pc, #184]	; (80006f8 <main+0x284>)
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	4618      	mov	r0, r3
 8000644:	f000 fa30 	bl	8000aa8 <gameplay_loop_CM7>
				been_HSEM = 0; // not sure about placement
 8000648:	4b2a      	ldr	r3, [pc, #168]	; (80006f4 <main+0x280>)
 800064a:	2200      	movs	r2, #0
 800064c:	701a      	strb	r2, [r3, #0]
				break;
 800064e:	e04c      	b.n	80006ea <main+0x276>

			case STATE_IDLE:
				gameplay_loop_CM7(current_state_CM7);
 8000650:	4b29      	ldr	r3, [pc, #164]	; (80006f8 <main+0x284>)
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	4618      	mov	r0, r3
 8000656:	f000 fa27 	bl	8000aa8 <gameplay_loop_CM7>
				been_HSEM = 0; // not sure about placement
 800065a:	4b26      	ldr	r3, [pc, #152]	; (80006f4 <main+0x280>)
 800065c:	2200      	movs	r2, #0
 800065e:	701a      	strb	r2, [r3, #0]
				break;
 8000660:	e043      	b.n	80006ea <main+0x276>

			case STATE_ROBOT_TURN:
				gameplay_loop_CM7(current_state_CM7);
 8000662:	4b25      	ldr	r3, [pc, #148]	; (80006f8 <main+0x284>)
 8000664:	681b      	ldr	r3, [r3, #0]
 8000666:	4618      	mov	r0, r3
 8000668:	f000 fa1e 	bl	8000aa8 <gameplay_loop_CM7>
				previous_state_CM7 = current_state_CM7;
 800066c:	4b22      	ldr	r3, [pc, #136]	; (80006f8 <main+0x284>)
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	4a22      	ldr	r2, [pc, #136]	; (80006fc <main+0x288>)
 8000672:	6013      	str	r3, [r2, #0]
				been_HSEM = 0; // not sure about placement
 8000674:	4b1f      	ldr	r3, [pc, #124]	; (80006f4 <main+0x280>)
 8000676:	2200      	movs	r2, #0
 8000678:	701a      	strb	r2, [r3, #0]
				break;
 800067a:	e036      	b.n	80006ea <main+0x276>

			case STATE_USER_TURN:
				gameplay_loop_CM7(current_state_CM7);
 800067c:	4b1e      	ldr	r3, [pc, #120]	; (80006f8 <main+0x284>)
 800067e:	681b      	ldr	r3, [r3, #0]
 8000680:	4618      	mov	r0, r3
 8000682:	f000 fa11 	bl	8000aa8 <gameplay_loop_CM7>
				previous_state_CM7 = current_state_CM7;
 8000686:	4b1c      	ldr	r3, [pc, #112]	; (80006f8 <main+0x284>)
 8000688:	681b      	ldr	r3, [r3, #0]
 800068a:	4a1c      	ldr	r2, [pc, #112]	; (80006fc <main+0x288>)
 800068c:	6013      	str	r3, [r2, #0]
				been_HSEM = 0; // not sure about placement
 800068e:	4b19      	ldr	r3, [pc, #100]	; (80006f4 <main+0x280>)
 8000690:	2200      	movs	r2, #0
 8000692:	701a      	strb	r2, [r3, #0]
				break;
 8000694:	e029      	b.n	80006ea <main+0x276>

			case STATE_CLEAN_UP:
				gameplay_loop_CM7(current_state_CM7);
 8000696:	4b18      	ldr	r3, [pc, #96]	; (80006f8 <main+0x284>)
 8000698:	681b      	ldr	r3, [r3, #0]
 800069a:	4618      	mov	r0, r3
 800069c:	f000 fa04 	bl	8000aa8 <gameplay_loop_CM7>
				previous_state_CM7 = current_state_CM7;
 80006a0:	4b15      	ldr	r3, [pc, #84]	; (80006f8 <main+0x284>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	4a15      	ldr	r2, [pc, #84]	; (80006fc <main+0x288>)
 80006a6:	6013      	str	r3, [r2, #0]
				been_HSEM = 0; // not sure about placement
 80006a8:	4b12      	ldr	r3, [pc, #72]	; (80006f4 <main+0x280>)
 80006aa:	2200      	movs	r2, #0
 80006ac:	701a      	strb	r2, [r3, #0]
				break;
 80006ae:	e01c      	b.n	80006ea <main+0x276>

			case STATE_CHEAT_DETECTED:
				gameplay_loop_CM7(current_state_CM7);
 80006b0:	4b11      	ldr	r3, [pc, #68]	; (80006f8 <main+0x284>)
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	4618      	mov	r0, r3
 80006b6:	f000 f9f7 	bl	8000aa8 <gameplay_loop_CM7>
				previous_state_CM7 = current_state_CM7;
 80006ba:	4b0f      	ldr	r3, [pc, #60]	; (80006f8 <main+0x284>)
 80006bc:	681b      	ldr	r3, [r3, #0]
 80006be:	4a0f      	ldr	r2, [pc, #60]	; (80006fc <main+0x288>)
 80006c0:	6013      	str	r3, [r2, #0]
				been_HSEM = 0; // not sure about placement
 80006c2:	4b0c      	ldr	r3, [pc, #48]	; (80006f4 <main+0x280>)
 80006c4:	2200      	movs	r2, #0
 80006c6:	701a      	strb	r2, [r3, #0]
				break;
 80006c8:	e00f      	b.n	80006ea <main+0x276>

			case STATE_GAME_END:
				gameplay_loop_CM7(current_state_CM7);
 80006ca:	4b0b      	ldr	r3, [pc, #44]	; (80006f8 <main+0x284>)
 80006cc:	681b      	ldr	r3, [r3, #0]
 80006ce:	4618      	mov	r0, r3
 80006d0:	f000 f9ea 	bl	8000aa8 <gameplay_loop_CM7>
				previous_state_CM7 = current_state_CM7;
 80006d4:	4b08      	ldr	r3, [pc, #32]	; (80006f8 <main+0x284>)
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	4a08      	ldr	r2, [pc, #32]	; (80006fc <main+0x288>)
 80006da:	6013      	str	r3, [r2, #0]
				been_HSEM = 0; // not sure about placement
 80006dc:	4b05      	ldr	r3, [pc, #20]	; (80006f4 <main+0x280>)
 80006de:	2200      	movs	r2, #0
 80006e0:	701a      	strb	r2, [r3, #0]
				break;
 80006e2:	e002      	b.n	80006ea <main+0x276>

			default:
				break;
			}
		}
 80006e4:	bf00      	nop
 80006e6:	e773      	b.n	80005d0 <main+0x15c>
				break;
 80006e8:	bf00      	nop
		if (been_HSEM == 0)
 80006ea:	e771      	b.n	80005d0 <main+0x15c>
 80006ec:	e000ed00 	.word	0xe000ed00
 80006f0:	58024400 	.word	0x58024400
 80006f4:	24000544 	.word	0x24000544
 80006f8:	24000540 	.word	0x24000540
 80006fc:	24000008 	.word	0x24000008

08000700 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000700:	b580      	push	{r7, lr}
 8000702:	b09c      	sub	sp, #112	; 0x70
 8000704:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct =
 8000706:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800070a:	224c      	movs	r2, #76	; 0x4c
 800070c:	2100      	movs	r1, #0
 800070e:	4618      	mov	r0, r3
 8000710:	f003 fb62 	bl	8003dd8 <memset>
	{ 0 };
	RCC_ClkInitTypeDef RCC_ClkInitStruct =
 8000714:	1d3b      	adds	r3, r7, #4
 8000716:	2220      	movs	r2, #32
 8000718:	2100      	movs	r1, #0
 800071a:	4618      	mov	r0, r3
 800071c:	f003 fb5c 	bl	8003dd8 <memset>
	{ 0 };

	/** Supply configuration update enable
	 */
	HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000720:	2004      	movs	r0, #4
 8000722:	f000 ffb9 	bl	8001698 <HAL_PWREx_ConfigSupply>

	/** Configure the main internal regulator output voltage
	 */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000726:	2300      	movs	r3, #0
 8000728:	603b      	str	r3, [r7, #0]
 800072a:	4b35      	ldr	r3, [pc, #212]	; (8000800 <SystemClock_Config+0x100>)
 800072c:	699b      	ldr	r3, [r3, #24]
 800072e:	4a34      	ldr	r2, [pc, #208]	; (8000800 <SystemClock_Config+0x100>)
 8000730:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000734:	6193      	str	r3, [r2, #24]
 8000736:	4b32      	ldr	r3, [pc, #200]	; (8000800 <SystemClock_Config+0x100>)
 8000738:	699b      	ldr	r3, [r3, #24]
 800073a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800073e:	603b      	str	r3, [r7, #0]
 8000740:	4b30      	ldr	r3, [pc, #192]	; (8000804 <SystemClock_Config+0x104>)
 8000742:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000744:	4a2f      	ldr	r2, [pc, #188]	; (8000804 <SystemClock_Config+0x104>)
 8000746:	f043 0301 	orr.w	r3, r3, #1
 800074a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800074c:	4b2d      	ldr	r3, [pc, #180]	; (8000804 <SystemClock_Config+0x104>)
 800074e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000750:	f003 0301 	and.w	r3, r3, #1
 8000754:	603b      	str	r3, [r7, #0]
 8000756:	683b      	ldr	r3, [r7, #0]

	while (!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY))
 8000758:	bf00      	nop
 800075a:	4b29      	ldr	r3, [pc, #164]	; (8000800 <SystemClock_Config+0x100>)
 800075c:	699b      	ldr	r3, [r3, #24]
 800075e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000762:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000766:	d1f8      	bne.n	800075a <SystemClock_Config+0x5a>
	{
	}

	/** Macro to configure the PLL clock source
	 */
	__HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8000768:	4b27      	ldr	r3, [pc, #156]	; (8000808 <SystemClock_Config+0x108>)
 800076a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800076c:	f023 0303 	bic.w	r3, r3, #3
 8000770:	4a25      	ldr	r2, [pc, #148]	; (8000808 <SystemClock_Config+0x108>)
 8000772:	f043 0302 	orr.w	r3, r3, #2
 8000776:	6293      	str	r3, [r2, #40]	; 0x28

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48
 8000778:	2321      	movs	r3, #33	; 0x21
 800077a:	627b      	str	r3, [r7, #36]	; 0x24
			| RCC_OSCILLATORTYPE_HSE;
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800077c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000780:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000782:	2301      	movs	r3, #1
 8000784:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000786:	2302      	movs	r3, #2
 8000788:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800078a:	2302      	movs	r3, #2
 800078c:	64fb      	str	r3, [r7, #76]	; 0x4c
	RCC_OscInitStruct.PLL.PLLM = 1;
 800078e:	2301      	movs	r3, #1
 8000790:	653b      	str	r3, [r7, #80]	; 0x50
	RCC_OscInitStruct.PLL.PLLN = 120;
 8000792:	2378      	movs	r3, #120	; 0x78
 8000794:	657b      	str	r3, [r7, #84]	; 0x54
	RCC_OscInitStruct.PLL.PLLP = 2;
 8000796:	2302      	movs	r3, #2
 8000798:	65bb      	str	r3, [r7, #88]	; 0x58
	RCC_OscInitStruct.PLL.PLLQ = 4;
 800079a:	2304      	movs	r3, #4
 800079c:	65fb      	str	r3, [r7, #92]	; 0x5c
	RCC_OscInitStruct.PLL.PLLR = 2;
 800079e:	2302      	movs	r3, #2
 80007a0:	663b      	str	r3, [r7, #96]	; 0x60
	RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80007a2:	230c      	movs	r3, #12
 80007a4:	667b      	str	r3, [r7, #100]	; 0x64
	RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80007a6:	2300      	movs	r3, #0
 80007a8:	66bb      	str	r3, [r7, #104]	; 0x68
	RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80007aa:	2300      	movs	r3, #0
 80007ac:	66fb      	str	r3, [r7, #108]	; 0x6c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007ae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80007b2:	4618      	mov	r0, r3
 80007b4:	f000 ffda 	bl	800176c <HAL_RCC_OscConfig>
 80007b8:	4603      	mov	r3, r0
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	d001      	beq.n	80007c2 <SystemClock_Config+0xc2>
	{
		Error_Handler();
 80007be:	f000 f825 	bl	800080c <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80007c2:	233f      	movs	r3, #63	; 0x3f
 80007c4:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_D3PCLK1
			| RCC_CLOCKTYPE_D1PCLK1;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007c6:	2303      	movs	r3, #3
 80007c8:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80007ca:	2300      	movs	r3, #0
 80007cc:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80007ce:	2308      	movs	r3, #8
 80007d0:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80007d2:	2340      	movs	r3, #64	; 0x40
 80007d4:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80007d6:	2340      	movs	r3, #64	; 0x40
 80007d8:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80007da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80007de:	61fb      	str	r3, [r7, #28]
	RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80007e0:	2340      	movs	r3, #64	; 0x40
 80007e2:	623b      	str	r3, [r7, #32]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80007e4:	1d3b      	adds	r3, r7, #4
 80007e6:	2104      	movs	r1, #4
 80007e8:	4618      	mov	r0, r3
 80007ea:	f001 fbed 	bl	8001fc8 <HAL_RCC_ClockConfig>
 80007ee:	4603      	mov	r3, r0
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	d001      	beq.n	80007f8 <SystemClock_Config+0xf8>
	{
		Error_Handler();
 80007f4:	f000 f80a 	bl	800080c <Error_Handler>
	}
}
 80007f8:	bf00      	nop
 80007fa:	3770      	adds	r7, #112	; 0x70
 80007fc:	46bd      	mov	sp, r7
 80007fe:	bd80      	pop	{r7, pc}
 8000800:	58024800 	.word	0x58024800
 8000804:	58000400 	.word	0x58000400
 8000808:	58024400 	.word	0x58024400

0800080c <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 800080c:	b480      	push	{r7}
 800080e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000810:	b672      	cpsid	i
}
 8000812:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000814:	e7fe      	b.n	8000814 <Error_Handler+0x8>
	...

08000818 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	b082      	sub	sp, #8
 800081c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800081e:	4b0d      	ldr	r3, [pc, #52]	; (8000854 <HAL_MspInit+0x3c>)
 8000820:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000824:	4a0b      	ldr	r2, [pc, #44]	; (8000854 <HAL_MspInit+0x3c>)
 8000826:	f043 0302 	orr.w	r3, r3, #2
 800082a:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 800082e:	4b09      	ldr	r3, [pc, #36]	; (8000854 <HAL_MspInit+0x3c>)
 8000830:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000834:	f003 0302 	and.w	r3, r3, #2
 8000838:	607b      	str	r3, [r7, #4]
 800083a:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* HSEM1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HSEM1_IRQn, 0, 0);
 800083c:	2200      	movs	r2, #0
 800083e:	2100      	movs	r1, #0
 8000840:	207d      	movs	r0, #125	; 0x7d
 8000842:	f000 fba2 	bl	8000f8a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HSEM1_IRQn);
 8000846:	207d      	movs	r0, #125	; 0x7d
 8000848:	f000 fbb9 	bl	8000fbe <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800084c:	bf00      	nop
 800084e:	3708      	adds	r7, #8
 8000850:	46bd      	mov	sp, r7
 8000852:	bd80      	pop	{r7, pc}
 8000854:	58024400 	.word	0x58024400

08000858 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000858:	b480      	push	{r7}
 800085a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800085c:	e7fe      	b.n	800085c <NMI_Handler+0x4>

0800085e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800085e:	b480      	push	{r7}
 8000860:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000862:	e7fe      	b.n	8000862 <HardFault_Handler+0x4>

08000864 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000864:	b480      	push	{r7}
 8000866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000868:	e7fe      	b.n	8000868 <MemManage_Handler+0x4>

0800086a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800086a:	b480      	push	{r7}
 800086c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800086e:	e7fe      	b.n	800086e <BusFault_Handler+0x4>

08000870 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000870:	b480      	push	{r7}
 8000872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000874:	e7fe      	b.n	8000874 <UsageFault_Handler+0x4>

08000876 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000876:	b480      	push	{r7}
 8000878:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800087a:	bf00      	nop
 800087c:	46bd      	mov	sp, r7
 800087e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000882:	4770      	bx	lr

08000884 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000884:	b480      	push	{r7}
 8000886:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000888:	bf00      	nop
 800088a:	46bd      	mov	sp, r7
 800088c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000890:	4770      	bx	lr

08000892 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000892:	b480      	push	{r7}
 8000894:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000896:	bf00      	nop
 8000898:	46bd      	mov	sp, r7
 800089a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089e:	4770      	bx	lr

080008a0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008a4:	f000 fa46 	bl	8000d34 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008a8:	bf00      	nop
 80008aa:	bd80      	pop	{r7, pc}

080008ac <HSEM1_IRQHandler>:

/**
  * @brief This function handles HSEM1 global interrupt.
  */
void HSEM1_IRQHandler(void)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HSEM1_IRQn 0 */

  /* USER CODE END HSEM1_IRQn 0 */
  HAL_HSEM_IRQHandler();
 80008b0:	f000 fd90 	bl	80013d4 <HAL_HSEM_IRQHandler>
  /* USER CODE BEGIN HSEM1_IRQn 1 */

  /* USER CODE END HSEM1_IRQn 1 */
}
 80008b4:	bf00      	nop
 80008b6:	bd80      	pop	{r7, pc}

080008b8 <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80008bc:	4b15      	ldr	r3, [pc, #84]	; (8000914 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80008be:	4a16      	ldr	r2, [pc, #88]	; (8000918 <MX_USB_OTG_FS_PCD_Init+0x60>)
 80008c0:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 80008c2:	4b14      	ldr	r3, [pc, #80]	; (8000914 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80008c4:	2209      	movs	r2, #9
 80008c6:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80008c8:	4b12      	ldr	r3, [pc, #72]	; (8000914 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80008ca:	2202      	movs	r2, #2
 80008cc:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80008ce:	4b11      	ldr	r3, [pc, #68]	; (8000914 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80008d4:	4b0f      	ldr	r3, [pc, #60]	; (8000914 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80008d6:	2202      	movs	r2, #2
 80008d8:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80008da:	4b0e      	ldr	r3, [pc, #56]	; (8000914 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80008dc:	2200      	movs	r2, #0
 80008de:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80008e0:	4b0c      	ldr	r3, [pc, #48]	; (8000914 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80008e6:	4b0b      	ldr	r3, [pc, #44]	; (8000914 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 80008ec:	4b09      	ldr	r3, [pc, #36]	; (8000914 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80008ee:	2201      	movs	r2, #1
 80008f0:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80008f2:	4b08      	ldr	r3, [pc, #32]	; (8000914 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80008f4:	2201      	movs	r2, #1
 80008f6:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80008f8:	4b06      	ldr	r3, [pc, #24]	; (8000914 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80008fa:	2200      	movs	r2, #0
 80008fc:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80008fe:	4805      	ldr	r0, [pc, #20]	; (8000914 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000900:	f000 fd82 	bl	8001408 <HAL_PCD_Init>
 8000904:	4603      	mov	r3, r0
 8000906:	2b00      	cmp	r3, #0
 8000908:	d001      	beq.n	800090e <MX_USB_OTG_FS_PCD_Init+0x56>
  {
    Error_Handler();
 800090a:	f7ff ff7f 	bl	800080c <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 800090e:	bf00      	nop
 8000910:	bd80      	pop	{r7, pc}
 8000912:	bf00      	nop
 8000914:	24000034 	.word	0x24000034
 8000918:	40080000 	.word	0x40080000

0800091c <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	b0b8      	sub	sp, #224	; 0xe0
 8000920:	af00      	add	r7, sp, #0
 8000922:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000924:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000928:	2200      	movs	r2, #0
 800092a:	601a      	str	r2, [r3, #0]
 800092c:	605a      	str	r2, [r3, #4]
 800092e:	609a      	str	r2, [r3, #8]
 8000930:	60da      	str	r2, [r3, #12]
 8000932:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000934:	f107 0310 	add.w	r3, r7, #16
 8000938:	22bc      	movs	r2, #188	; 0xbc
 800093a:	2100      	movs	r1, #0
 800093c:	4618      	mov	r0, r3
 800093e:	f003 fa4b 	bl	8003dd8 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	681b      	ldr	r3, [r3, #0]
 8000946:	4a2f      	ldr	r2, [pc, #188]	; (8000a04 <HAL_PCD_MspInit+0xe8>)
 8000948:	4293      	cmp	r3, r2
 800094a:	d156      	bne.n	80009fa <HAL_PCD_MspInit+0xde>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800094c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8000950:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8000952:	f44f 1340 	mov.w	r3, #3145728	; 0x300000
 8000956:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800095a:	f107 0310 	add.w	r3, r7, #16
 800095e:	4618      	mov	r0, r3
 8000960:	f001 fe62 	bl	8002628 <HAL_RCCEx_PeriphCLKConfig>
 8000964:	4603      	mov	r3, r0
 8000966:	2b00      	cmp	r3, #0
 8000968:	d001      	beq.n	800096e <HAL_PCD_MspInit+0x52>
    {
      Error_Handler();
 800096a:	f7ff ff4f 	bl	800080c <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 800096e:	f000 feed 	bl	800174c <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000972:	4b25      	ldr	r3, [pc, #148]	; (8000a08 <HAL_PCD_MspInit+0xec>)
 8000974:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000978:	4a23      	ldr	r2, [pc, #140]	; (8000a08 <HAL_PCD_MspInit+0xec>)
 800097a:	f043 0301 	orr.w	r3, r3, #1
 800097e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000982:	4b21      	ldr	r3, [pc, #132]	; (8000a08 <HAL_PCD_MspInit+0xec>)
 8000984:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000988:	f003 0301 	and.w	r3, r3, #1
 800098c:	60fb      	str	r3, [r7, #12]
 800098e:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> USB_OTG_FS_SOF
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 8000990:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 8000994:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000998:	2302      	movs	r3, #2
 800099a:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800099e:	2300      	movs	r3, #0
 80009a0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009a4:	2300      	movs	r3, #0
 80009a6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 80009aa:	230a      	movs	r3, #10
 80009ac:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009b0:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80009b4:	4619      	mov	r1, r3
 80009b6:	4815      	ldr	r0, [pc, #84]	; (8000a0c <HAL_PCD_MspInit+0xf0>)
 80009b8:	f000 fb1c 	bl	8000ff4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80009bc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80009c0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009c4:	2300      	movs	r3, #0
 80009c6:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ca:	2300      	movs	r3, #0
 80009cc:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009d0:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80009d4:	4619      	mov	r1, r3
 80009d6:	480d      	ldr	r0, [pc, #52]	; (8000a0c <HAL_PCD_MspInit+0xf0>)
 80009d8:	f000 fb0c 	bl	8000ff4 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80009dc:	4b0a      	ldr	r3, [pc, #40]	; (8000a08 <HAL_PCD_MspInit+0xec>)
 80009de:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80009e2:	4a09      	ldr	r2, [pc, #36]	; (8000a08 <HAL_PCD_MspInit+0xec>)
 80009e4:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80009e8:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 80009ec:	4b06      	ldr	r3, [pc, #24]	; (8000a08 <HAL_PCD_MspInit+0xec>)
 80009ee:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80009f2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80009f6:	60bb      	str	r3, [r7, #8]
 80009f8:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80009fa:	bf00      	nop
 80009fc:	37e0      	adds	r7, #224	; 0xe0
 80009fe:	46bd      	mov	sp, r7
 8000a00:	bd80      	pop	{r7, pc}
 8000a02:	bf00      	nop
 8000a04:	40080000 	.word	0x40080000
 8000a08:	58024400 	.word	0x58024400
 8000a0c:	58020000 	.word	0x58020000

08000a10 <initTaskGenerator>:
void initTaskGenerator()
/* initTaskGenerator: Initializes the states and variables.
 *
 * Activates HSEM notifications to look out for from CM4. Initializes the shared buffer.
 */
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	af00      	add	r7, sp, #0

	HAL_HSEM_ActivateNotification(HSEM_CM4_DONE_MASK);
 8000a14:	2002      	movs	r0, #2
 8000a16:	f000 fccb 	bl	80013b0 <HAL_HSEM_ActivateNotification>
	HAL_HSEM_ActivateNotification(HSEM_CHEAT_MASK);
 8000a1a:	2080      	movs	r0, #128	; 0x80
 8000a1c:	f000 fcc8 	bl	80013b0 <HAL_HSEM_ActivateNotification>
}
 8000a20:	bf00      	nop
 8000a22:	bd80      	pop	{r7, pc}

08000a24 <HAL_HSEM_FreeCallback>:
 * This function takes care of HSEM's released from Cortex-M4.
 *
 * This progresses the FSM of Cortex-M7,
 * whenever a HSEM is released from CM4
 */
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b082      	sub	sp, #8
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	6078      	str	r0, [r7, #4]
	been_HSEM = 1;
 8000a2c:	4b1c      	ldr	r3, [pc, #112]	; (8000aa0 <HAL_HSEM_FreeCallback+0x7c>)
 8000a2e:	2201      	movs	r2, #1
 8000a30:	701a      	strb	r2, [r3, #0]

	switch (SemMask)
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	2b02      	cmp	r3, #2
 8000a36:	d006      	beq.n	8000a46 <HAL_HSEM_FreeCallback+0x22>
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	2b80      	cmp	r3, #128	; 0x80
 8000a3c:	d12b      	bne.n	8000a96 <HAL_HSEM_FreeCallback+0x72>
	{
	case HSEM_CHEAT_MASK: // takes care of Cheater Semaphore

		HAL_HSEM_ActivateNotification(HSEM_CM4_DONE_MASK); // reactivate notification
 8000a3e:	2002      	movs	r0, #2
 8000a40:	f000 fcb6 	bl	80013b0 <HAL_HSEM_ActivateNotification>
		break;
 8000a44:	e028      	b.n	8000a98 <HAL_HSEM_FreeCallback+0x74>

	case HSEM_CM4_DONE_MASK: // takes care of all cases when CM4 is done
		switch (current_state_CM7)
 8000a46:	4b17      	ldr	r3, [pc, #92]	; (8000aa4 <HAL_HSEM_FreeCallback+0x80>)
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	2b03      	cmp	r3, #3
 8000a4c:	d014      	beq.n	8000a78 <HAL_HSEM_FreeCallback+0x54>
 8000a4e:	2b03      	cmp	r3, #3
 8000a50:	dc19      	bgt.n	8000a86 <HAL_HSEM_FreeCallback+0x62>
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d002      	beq.n	8000a5c <HAL_HSEM_FreeCallback+0x38>
 8000a56:	2b02      	cmp	r3, #2
 8000a58:	d007      	beq.n	8000a6a <HAL_HSEM_FreeCallback+0x46>
 8000a5a:	e014      	b.n	8000a86 <HAL_HSEM_FreeCallback+0x62>
		{
		case STATE_INIT: // entered whenever CM4 is done initialising
			current_state_CM7 = STATE_START_GAME;
 8000a5c:	4b11      	ldr	r3, [pc, #68]	; (8000aa4 <HAL_HSEM_FreeCallback+0x80>)
 8000a5e:	2207      	movs	r2, #7
 8000a60:	601a      	str	r2, [r3, #0]
			HAL_HSEM_ActivateNotification(HSEM_CM4_DONE_MASK); // reactivate notification
 8000a62:	2002      	movs	r0, #2
 8000a64:	f000 fca4 	bl	80013b0 <HAL_HSEM_ActivateNotification>
			break;
 8000a68:	e011      	b.n	8000a8e <HAL_HSEM_FreeCallback+0x6a>

		case STATE_ROBOT_TURN: // entered whenever CM4 is done with robot move
			current_state_CM7 = STATE_USER_TURN;
 8000a6a:	4b0e      	ldr	r3, [pc, #56]	; (8000aa4 <HAL_HSEM_FreeCallback+0x80>)
 8000a6c:	2203      	movs	r2, #3
 8000a6e:	601a      	str	r2, [r3, #0]
			HAL_HSEM_ActivateNotification(HSEM_CM4_DONE_MASK); // reactivate notification
 8000a70:	2002      	movs	r0, #2
 8000a72:	f000 fc9d 	bl	80013b0 <HAL_HSEM_ActivateNotification>
			break;
 8000a76:	e00a      	b.n	8000a8e <HAL_HSEM_FreeCallback+0x6a>

		case STATE_USER_TURN: // entered whenever CM4 is done with user move
			current_state_CM7 = STATE_ROBOT_TURN;
 8000a78:	4b0a      	ldr	r3, [pc, #40]	; (8000aa4 <HAL_HSEM_FreeCallback+0x80>)
 8000a7a:	2202      	movs	r2, #2
 8000a7c:	601a      	str	r2, [r3, #0]
			HAL_HSEM_ActivateNotification(HSEM_CM4_DONE_MASK); // reactivate notification
 8000a7e:	2002      	movs	r0, #2
 8000a80:	f000 fc96 	bl	80013b0 <HAL_HSEM_ActivateNotification>
			break;
 8000a84:	e003      	b.n	8000a8e <HAL_HSEM_FreeCallback+0x6a>

		default:
			HAL_HSEM_ActivateNotification(HSEM_CM4_DONE_MASK); // reactivate notification
 8000a86:	2002      	movs	r0, #2
 8000a88:	f000 fc92 	bl	80013b0 <HAL_HSEM_ActivateNotification>
			break;
 8000a8c:	bf00      	nop
		}
		HAL_HSEM_ActivateNotification(HSEM_CM4_DONE_MASK); // reactivate notification
 8000a8e:	2002      	movs	r0, #2
 8000a90:	f000 fc8e 	bl	80013b0 <HAL_HSEM_ActivateNotification>
		break;
 8000a94:	e000      	b.n	8000a98 <HAL_HSEM_FreeCallback+0x74>

	default:
		break;
 8000a96:	bf00      	nop
	}
}
 8000a98:	bf00      	nop
 8000a9a:	3708      	adds	r7, #8
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	bd80      	pop	{r7, pc}
 8000aa0:	24000544 	.word	0x24000544
 8000aa4:	24000540 	.word	0x24000540

08000aa8 <gameplay_loop_CM7>:

void gameplay_loop_CM7(int state)
// gameplay_loop_CM7: The main logic of Cortex-M4
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b082      	sub	sp, #8
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	6078      	str	r0, [r7, #4]
	switch (state)
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	2b07      	cmp	r3, #7
 8000ab4:	d82a      	bhi.n	8000b0c <gameplay_loop_CM7+0x64>
 8000ab6:	a201      	add	r2, pc, #4	; (adr r2, 8000abc <gameplay_loop_CM7+0x14>)
 8000ab8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000abc:	08000add 	.word	0x08000add
 8000ac0:	08000ae3 	.word	0x08000ae3
 8000ac4:	08000ae9 	.word	0x08000ae9
 8000ac8:	08000aef 	.word	0x08000aef
 8000acc:	08000af5 	.word	0x08000af5
 8000ad0:	08000afb 	.word	0x08000afb
 8000ad4:	08000b01 	.word	0x08000b01
 8000ad8:	08000b07 	.word	0x08000b07
	{
	case STATE_INIT:
		exec_state_init();
 8000adc:	f000 f81c 	bl	8000b18 <exec_state_init>
		break;
 8000ae0:	e015      	b.n	8000b0e <gameplay_loop_CM7+0x66>

	case STATE_IDLE:
		exec_state_idle();
 8000ae2:	f000 f82a 	bl	8000b3a <exec_state_idle>
		break;
 8000ae6:	e012      	b.n	8000b0e <gameplay_loop_CM7+0x66>

	case STATE_ROBOT_TURN:
		exec_state_robot_move();
 8000ae8:	f000 f82e 	bl	8000b48 <exec_state_robot_move>
		break;
 8000aec:	e00f      	b.n	8000b0e <gameplay_loop_CM7+0x66>

	case STATE_USER_TURN:
		exec_state_user_move();
 8000aee:	f000 f83c 	bl	8000b6a <exec_state_user_move>
		break;
 8000af2:	e00c      	b.n	8000b0e <gameplay_loop_CM7+0x66>

	case STATE_CLEAN_UP:
		exec_state_clean_up();
 8000af4:	f000 f847 	bl	8000b86 <exec_state_clean_up>
		break;
 8000af8:	e009      	b.n	8000b0e <gameplay_loop_CM7+0x66>

	case STATE_CHEAT_DETECTED:
		exec_state_cheat_detected();
 8000afa:	f000 f84f 	bl	8000b9c <exec_state_cheat_detected>
		break;
 8000afe:	e006      	b.n	8000b0e <gameplay_loop_CM7+0x66>

	case STATE_GAME_END:
		exec_state_game_end();
 8000b00:	f000 f853 	bl	8000baa <exec_state_game_end>
		break;
 8000b04:	e003      	b.n	8000b0e <gameplay_loop_CM7+0x66>

	case STATE_START_GAME:
		exec_state_start_game();
 8000b06:	f000 f85b 	bl	8000bc0 <exec_state_start_game>
		break;
 8000b0a:	e000      	b.n	8000b0e <gameplay_loop_CM7+0x66>

	default: // im not sure what needs to happen here yet
		// maybe my default should be idle, maybe not
		break;
 8000b0c:	bf00      	nop
	}
}
 8000b0e:	bf00      	nop
 8000b10:	3708      	adds	r7, #8
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bd80      	pop	{r7, pc}
 8000b16:	bf00      	nop

08000b18 <exec_state_init>:

void exec_state_init(void)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	af00      	add	r7, sp, #0
	HAL_Delay(100);
 8000b1c:	2064      	movs	r0, #100	; 0x64
 8000b1e:	f000 f929 	bl	8000d74 <HAL_Delay>
	HSEM_TAKE_RELEASE(HSEM_CM4_INIT); // tell CM4 to initialise
 8000b22:	2002      	movs	r0, #2
 8000b24:	f000 fc16 	bl	8001354 <HAL_HSEM_FastTake>
 8000b28:	2100      	movs	r1, #0
 8000b2a:	2002      	movs	r0, #2
 8000b2c:	f000 fc2c 	bl	8001388 <HAL_HSEM_Release>
	HAL_Delay(100);
 8000b30:	2064      	movs	r0, #100	; 0x64
 8000b32:	f000 f91f 	bl	8000d74 <HAL_Delay>
}
 8000b36:	bf00      	nop
 8000b38:	bd80      	pop	{r7, pc}

08000b3a <exec_state_idle>:

void exec_state_idle(void)
{
 8000b3a:	b480      	push	{r7}
 8000b3c:	af00      	add	r7, sp, #0
	{
		whos_turn = !whos_turn;	// user's turn
		current_state_CM7 = STATE_USER_TURN; // go to user move state
	}
	*/
}
 8000b3e:	bf00      	nop
 8000b40:	46bd      	mov	sp, r7
 8000b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b46:	4770      	bx	lr

08000b48 <exec_state_robot_move>:

void exec_state_robot_move(void)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	af00      	add	r7, sp, #0
	HAL_Delay(100);
 8000b4c:	2064      	movs	r0, #100	; 0x64
 8000b4e:	f000 f911 	bl	8000d74 <HAL_Delay>
	HSEM_TAKE_RELEASE(HSEM_ROBOT_TURN); // tell CM4 to execute robot move
 8000b52:	2004      	movs	r0, #4
 8000b54:	f000 fbfe 	bl	8001354 <HAL_HSEM_FastTake>
 8000b58:	2100      	movs	r1, #0
 8000b5a:	2004      	movs	r0, #4
 8000b5c:	f000 fc14 	bl	8001388 <HAL_HSEM_Release>
	HAL_Delay(100);
 8000b60:	2064      	movs	r0, #100	; 0x64
 8000b62:	f000 f907 	bl	8000d74 <HAL_Delay>
}
 8000b66:	bf00      	nop
 8000b68:	bd80      	pop	{r7, pc}

08000b6a <exec_state_user_move>:

void exec_state_user_move(void)
{
 8000b6a:	b580      	push	{r7, lr}
 8000b6c:	af00      	add	r7, sp, #0
	HAL_Delay(100);
 8000b6e:	2064      	movs	r0, #100	; 0x64
 8000b70:	f000 f900 	bl	8000d74 <HAL_Delay>
	HSEM_TAKE_RELEASE(HSEM_USER_TURN); // tell CM4 that it can validate user inputs
 8000b74:	2003      	movs	r0, #3
 8000b76:	f000 fbed 	bl	8001354 <HAL_HSEM_FastTake>
 8000b7a:	2100      	movs	r1, #0
 8000b7c:	2003      	movs	r0, #3
 8000b7e:	f000 fc03 	bl	8001388 <HAL_HSEM_Release>
}
 8000b82:	bf00      	nop
 8000b84:	bd80      	pop	{r7, pc}

08000b86 <exec_state_clean_up>:

void exec_state_clean_up(void)
{
 8000b86:	b580      	push	{r7, lr}
 8000b88:	af00      	add	r7, sp, #0
	HSEM_TAKE_RELEASE(HSEM_CLEAN_UP);	// tell CM4 to prepare for next game
 8000b8a:	2006      	movs	r0, #6
 8000b8c:	f000 fbe2 	bl	8001354 <HAL_HSEM_FastTake>
 8000b90:	2100      	movs	r1, #0
 8000b92:	2006      	movs	r0, #6
 8000b94:	f000 fbf8 	bl	8001388 <HAL_HSEM_Release>
}
 8000b98:	bf00      	nop
 8000b9a:	bd80      	pop	{r7, pc}

08000b9c <exec_state_cheat_detected>:

void exec_state_cheat_detected(void)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	af00      	add	r7, sp, #0

}
 8000ba0:	bf00      	nop
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba8:	4770      	bx	lr

08000baa <exec_state_game_end>:

void exec_state_game_end(void)
{
 8000baa:	b580      	push	{r7, lr}
 8000bac:	af00      	add	r7, sp, #0
	HSEM_TAKE_RELEASE(HSEM_GAME_END);// tell CM4 to display user msgs for game end
 8000bae:	2005      	movs	r0, #5
 8000bb0:	f000 fbd0 	bl	8001354 <HAL_HSEM_FastTake>
 8000bb4:	2100      	movs	r1, #0
 8000bb6:	2005      	movs	r0, #5
 8000bb8:	f000 fbe6 	bl	8001388 <HAL_HSEM_Release>
}
 8000bbc:	bf00      	nop
 8000bbe:	bd80      	pop	{r7, pc}

08000bc0 <exec_state_start_game>:

void exec_state_start_game(void)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	af00      	add	r7, sp, #0
	// TODO: prepare vars.c and others ?
	HAL_Delay(100);
 8000bc4:	2064      	movs	r0, #100	; 0x64
 8000bc6:	f000 f8d5 	bl	8000d74 <HAL_Delay>

	current_state_CM7 = STATE_USER_TURN; // go to next state
 8000bca:	4b04      	ldr	r3, [pc, #16]	; (8000bdc <exec_state_start_game+0x1c>)
 8000bcc:	2203      	movs	r2, #3
 8000bce:	601a      	str	r2, [r3, #0]
	whos_turn = USER;
 8000bd0:	4b03      	ldr	r3, [pc, #12]	; (8000be0 <exec_state_start_game+0x20>)
 8000bd2:	2201      	movs	r2, #1
 8000bd4:	701a      	strb	r2, [r3, #0]
}
 8000bd6:	bf00      	nop
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	24000540 	.word	0x24000540
 8000be0:	2400000c 	.word	0x2400000c

08000be4 <check_state>:
 STATE_CLEAN_UP						4
 STATE_CHEAT_DETECTED				5
 STATE_GAME_END						6
 */
int check_state(void)
{
 8000be4:	b480      	push	{r7}
 8000be6:	af00      	add	r7, sp, #0
	return current_state_CM7;
 8000be8:	4b03      	ldr	r3, [pc, #12]	; (8000bf8 <check_state+0x14>)
 8000bea:	681b      	ldr	r3, [r3, #0]
}
 8000bec:	4618      	mov	r0, r3
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop
 8000bf8:	24000540 	.word	0x24000540

08000bfc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000bfc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c34 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000c00:	f7ff fb6a 	bl	80002d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c04:	480c      	ldr	r0, [pc, #48]	; (8000c38 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000c06:	490d      	ldr	r1, [pc, #52]	; (8000c3c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000c08:	4a0d      	ldr	r2, [pc, #52]	; (8000c40 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000c0a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c0c:	e002      	b.n	8000c14 <LoopCopyDataInit>

08000c0e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c0e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c10:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c12:	3304      	adds	r3, #4

08000c14 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c14:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c16:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c18:	d3f9      	bcc.n	8000c0e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c1a:	4a0a      	ldr	r2, [pc, #40]	; (8000c44 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000c1c:	4c0a      	ldr	r4, [pc, #40]	; (8000c48 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000c1e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c20:	e001      	b.n	8000c26 <LoopFillZerobss>

08000c22 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c22:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c24:	3204      	adds	r2, #4

08000c26 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c26:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c28:	d3fb      	bcc.n	8000c22 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000c2a:	f003 f8b1 	bl	8003d90 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c2e:	f7ff fc21 	bl	8000474 <main>
  bx  lr
 8000c32:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000c34:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000c38:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000c3c:	24000018 	.word	0x24000018
  ldr r2, =_sidata
 8000c40:	08003e18 	.word	0x08003e18
  ldr r2, =_sbss
 8000c44:	24000018 	.word	0x24000018
  ldr r4, =_ebss
 8000c48:	2400054c 	.word	0x2400054c

08000c4c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c4c:	e7fe      	b.n	8000c4c <ADC3_IRQHandler>
	...

08000c50 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b082      	sub	sp, #8
 8000c54:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c56:	2003      	movs	r0, #3
 8000c58:	f000 f98c 	bl	8000f74 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000c5c:	f001 fb6a 	bl	8002334 <HAL_RCC_GetSysClockFreq>
 8000c60:	4602      	mov	r2, r0
 8000c62:	4b15      	ldr	r3, [pc, #84]	; (8000cb8 <HAL_Init+0x68>)
 8000c64:	699b      	ldr	r3, [r3, #24]
 8000c66:	0a1b      	lsrs	r3, r3, #8
 8000c68:	f003 030f 	and.w	r3, r3, #15
 8000c6c:	4913      	ldr	r1, [pc, #76]	; (8000cbc <HAL_Init+0x6c>)
 8000c6e:	5ccb      	ldrb	r3, [r1, r3]
 8000c70:	f003 031f 	and.w	r3, r3, #31
 8000c74:	fa22 f303 	lsr.w	r3, r2, r3
 8000c78:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000c7a:	4b0f      	ldr	r3, [pc, #60]	; (8000cb8 <HAL_Init+0x68>)
 8000c7c:	699b      	ldr	r3, [r3, #24]
 8000c7e:	f003 030f 	and.w	r3, r3, #15
 8000c82:	4a0e      	ldr	r2, [pc, #56]	; (8000cbc <HAL_Init+0x6c>)
 8000c84:	5cd3      	ldrb	r3, [r2, r3]
 8000c86:	f003 031f 	and.w	r3, r3, #31
 8000c8a:	687a      	ldr	r2, [r7, #4]
 8000c8c:	fa22 f303 	lsr.w	r3, r2, r3
 8000c90:	4a0b      	ldr	r2, [pc, #44]	; (8000cc0 <HAL_Init+0x70>)
 8000c92:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000c94:	4a0b      	ldr	r2, [pc, #44]	; (8000cc4 <HAL_Init+0x74>)
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000c9a:	2000      	movs	r0, #0
 8000c9c:	f000 f814 	bl	8000cc8 <HAL_InitTick>
 8000ca0:	4603      	mov	r3, r0
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d001      	beq.n	8000caa <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000ca6:	2301      	movs	r3, #1
 8000ca8:	e002      	b.n	8000cb0 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000caa:	f7ff fdb5 	bl	8000818 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000cae:	2300      	movs	r3, #0
}
 8000cb0:	4618      	mov	r0, r3
 8000cb2:	3708      	adds	r7, #8
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	bd80      	pop	{r7, pc}
 8000cb8:	58024400 	.word	0x58024400
 8000cbc:	08003e00 	.word	0x08003e00
 8000cc0:	24000004 	.word	0x24000004
 8000cc4:	24000000 	.word	0x24000000

08000cc8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b082      	sub	sp, #8
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000cd0:	4b15      	ldr	r3, [pc, #84]	; (8000d28 <HAL_InitTick+0x60>)
 8000cd2:	781b      	ldrb	r3, [r3, #0]
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d101      	bne.n	8000cdc <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000cd8:	2301      	movs	r3, #1
 8000cda:	e021      	b.n	8000d20 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000cdc:	4b13      	ldr	r3, [pc, #76]	; (8000d2c <HAL_InitTick+0x64>)
 8000cde:	681a      	ldr	r2, [r3, #0]
 8000ce0:	4b11      	ldr	r3, [pc, #68]	; (8000d28 <HAL_InitTick+0x60>)
 8000ce2:	781b      	ldrb	r3, [r3, #0]
 8000ce4:	4619      	mov	r1, r3
 8000ce6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000cea:	fbb3 f3f1 	udiv	r3, r3, r1
 8000cee:	fbb2 f3f3 	udiv	r3, r2, r3
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	f000 f971 	bl	8000fda <HAL_SYSTICK_Config>
 8000cf8:	4603      	mov	r3, r0
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d001      	beq.n	8000d02 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8000cfe:	2301      	movs	r3, #1
 8000d00:	e00e      	b.n	8000d20 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	2b0f      	cmp	r3, #15
 8000d06:	d80a      	bhi.n	8000d1e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d08:	2200      	movs	r2, #0
 8000d0a:	6879      	ldr	r1, [r7, #4]
 8000d0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000d10:	f000 f93b 	bl	8000f8a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d14:	4a06      	ldr	r2, [pc, #24]	; (8000d30 <HAL_InitTick+0x68>)
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	e000      	b.n	8000d20 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8000d1e:	2301      	movs	r3, #1
}
 8000d20:	4618      	mov	r0, r3
 8000d22:	3708      	adds	r7, #8
 8000d24:	46bd      	mov	sp, r7
 8000d26:	bd80      	pop	{r7, pc}
 8000d28:	24000014 	.word	0x24000014
 8000d2c:	24000000 	.word	0x24000000
 8000d30:	24000010 	.word	0x24000010

08000d34 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d34:	b480      	push	{r7}
 8000d36:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000d38:	4b06      	ldr	r3, [pc, #24]	; (8000d54 <HAL_IncTick+0x20>)
 8000d3a:	781b      	ldrb	r3, [r3, #0]
 8000d3c:	461a      	mov	r2, r3
 8000d3e:	4b06      	ldr	r3, [pc, #24]	; (8000d58 <HAL_IncTick+0x24>)
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	4413      	add	r3, r2
 8000d44:	4a04      	ldr	r2, [pc, #16]	; (8000d58 <HAL_IncTick+0x24>)
 8000d46:	6013      	str	r3, [r2, #0]
}
 8000d48:	bf00      	nop
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d50:	4770      	bx	lr
 8000d52:	bf00      	nop
 8000d54:	24000014 	.word	0x24000014
 8000d58:	24000548 	.word	0x24000548

08000d5c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	af00      	add	r7, sp, #0
  return uwTick;
 8000d60:	4b03      	ldr	r3, [pc, #12]	; (8000d70 <HAL_GetTick+0x14>)
 8000d62:	681b      	ldr	r3, [r3, #0]
}
 8000d64:	4618      	mov	r0, r3
 8000d66:	46bd      	mov	sp, r7
 8000d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6c:	4770      	bx	lr
 8000d6e:	bf00      	nop
 8000d70:	24000548 	.word	0x24000548

08000d74 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b084      	sub	sp, #16
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d7c:	f7ff ffee 	bl	8000d5c <HAL_GetTick>
 8000d80:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d86:	68fb      	ldr	r3, [r7, #12]
 8000d88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d8c:	d005      	beq.n	8000d9a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000d8e:	4b0a      	ldr	r3, [pc, #40]	; (8000db8 <HAL_Delay+0x44>)
 8000d90:	781b      	ldrb	r3, [r3, #0]
 8000d92:	461a      	mov	r2, r3
 8000d94:	68fb      	ldr	r3, [r7, #12]
 8000d96:	4413      	add	r3, r2
 8000d98:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000d9a:	bf00      	nop
 8000d9c:	f7ff ffde 	bl	8000d5c <HAL_GetTick>
 8000da0:	4602      	mov	r2, r0
 8000da2:	68bb      	ldr	r3, [r7, #8]
 8000da4:	1ad3      	subs	r3, r2, r3
 8000da6:	68fa      	ldr	r2, [r7, #12]
 8000da8:	429a      	cmp	r2, r3
 8000daa:	d8f7      	bhi.n	8000d9c <HAL_Delay+0x28>
  {
  }
}
 8000dac:	bf00      	nop
 8000dae:	bf00      	nop
 8000db0:	3710      	adds	r7, #16
 8000db2:	46bd      	mov	sp, r7
 8000db4:	bd80      	pop	{r7, pc}
 8000db6:	bf00      	nop
 8000db8:	24000014 	.word	0x24000014

08000dbc <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8000dc0:	4b03      	ldr	r3, [pc, #12]	; (8000dd0 <HAL_GetREVID+0x14>)
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	0c1b      	lsrs	r3, r3, #16
}
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dce:	4770      	bx	lr
 8000dd0:	5c001000 	.word	0x5c001000

08000dd4 <__NVIC_SetPriorityGrouping>:
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	b085      	sub	sp, #20
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	f003 0307 	and.w	r3, r3, #7
 8000de2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000de4:	4b0b      	ldr	r3, [pc, #44]	; (8000e14 <__NVIC_SetPriorityGrouping+0x40>)
 8000de6:	68db      	ldr	r3, [r3, #12]
 8000de8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000dea:	68ba      	ldr	r2, [r7, #8]
 8000dec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000df0:	4013      	ands	r3, r2
 8000df2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000df4:	68fb      	ldr	r3, [r7, #12]
 8000df6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000df8:	68bb      	ldr	r3, [r7, #8]
 8000dfa:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000dfc:	4b06      	ldr	r3, [pc, #24]	; (8000e18 <__NVIC_SetPriorityGrouping+0x44>)
 8000dfe:	4313      	orrs	r3, r2
 8000e00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e02:	4a04      	ldr	r2, [pc, #16]	; (8000e14 <__NVIC_SetPriorityGrouping+0x40>)
 8000e04:	68bb      	ldr	r3, [r7, #8]
 8000e06:	60d3      	str	r3, [r2, #12]
}
 8000e08:	bf00      	nop
 8000e0a:	3714      	adds	r7, #20
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e12:	4770      	bx	lr
 8000e14:	e000ed00 	.word	0xe000ed00
 8000e18:	05fa0000 	.word	0x05fa0000

08000e1c <__NVIC_GetPriorityGrouping>:
{
 8000e1c:	b480      	push	{r7}
 8000e1e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e20:	4b04      	ldr	r3, [pc, #16]	; (8000e34 <__NVIC_GetPriorityGrouping+0x18>)
 8000e22:	68db      	ldr	r3, [r3, #12]
 8000e24:	0a1b      	lsrs	r3, r3, #8
 8000e26:	f003 0307 	and.w	r3, r3, #7
}
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e32:	4770      	bx	lr
 8000e34:	e000ed00 	.word	0xe000ed00

08000e38 <__NVIC_EnableIRQ>:
{
 8000e38:	b480      	push	{r7}
 8000e3a:	b083      	sub	sp, #12
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	4603      	mov	r3, r0
 8000e40:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000e42:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	db0b      	blt.n	8000e62 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e4a:	88fb      	ldrh	r3, [r7, #6]
 8000e4c:	f003 021f 	and.w	r2, r3, #31
 8000e50:	4907      	ldr	r1, [pc, #28]	; (8000e70 <__NVIC_EnableIRQ+0x38>)
 8000e52:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000e56:	095b      	lsrs	r3, r3, #5
 8000e58:	2001      	movs	r0, #1
 8000e5a:	fa00 f202 	lsl.w	r2, r0, r2
 8000e5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000e62:	bf00      	nop
 8000e64:	370c      	adds	r7, #12
 8000e66:	46bd      	mov	sp, r7
 8000e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6c:	4770      	bx	lr
 8000e6e:	bf00      	nop
 8000e70:	e000e100 	.word	0xe000e100

08000e74 <__NVIC_SetPriority>:
{
 8000e74:	b480      	push	{r7}
 8000e76:	b083      	sub	sp, #12
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	6039      	str	r1, [r7, #0]
 8000e7e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000e80:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	db0a      	blt.n	8000e9e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e88:	683b      	ldr	r3, [r7, #0]
 8000e8a:	b2da      	uxtb	r2, r3
 8000e8c:	490c      	ldr	r1, [pc, #48]	; (8000ec0 <__NVIC_SetPriority+0x4c>)
 8000e8e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000e92:	0112      	lsls	r2, r2, #4
 8000e94:	b2d2      	uxtb	r2, r2
 8000e96:	440b      	add	r3, r1
 8000e98:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000e9c:	e00a      	b.n	8000eb4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e9e:	683b      	ldr	r3, [r7, #0]
 8000ea0:	b2da      	uxtb	r2, r3
 8000ea2:	4908      	ldr	r1, [pc, #32]	; (8000ec4 <__NVIC_SetPriority+0x50>)
 8000ea4:	88fb      	ldrh	r3, [r7, #6]
 8000ea6:	f003 030f 	and.w	r3, r3, #15
 8000eaa:	3b04      	subs	r3, #4
 8000eac:	0112      	lsls	r2, r2, #4
 8000eae:	b2d2      	uxtb	r2, r2
 8000eb0:	440b      	add	r3, r1
 8000eb2:	761a      	strb	r2, [r3, #24]
}
 8000eb4:	bf00      	nop
 8000eb6:	370c      	adds	r7, #12
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebe:	4770      	bx	lr
 8000ec0:	e000e100 	.word	0xe000e100
 8000ec4:	e000ed00 	.word	0xe000ed00

08000ec8 <NVIC_EncodePriority>:
{
 8000ec8:	b480      	push	{r7}
 8000eca:	b089      	sub	sp, #36	; 0x24
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	60f8      	str	r0, [r7, #12]
 8000ed0:	60b9      	str	r1, [r7, #8]
 8000ed2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ed4:	68fb      	ldr	r3, [r7, #12]
 8000ed6:	f003 0307 	and.w	r3, r3, #7
 8000eda:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000edc:	69fb      	ldr	r3, [r7, #28]
 8000ede:	f1c3 0307 	rsb	r3, r3, #7
 8000ee2:	2b04      	cmp	r3, #4
 8000ee4:	bf28      	it	cs
 8000ee6:	2304      	movcs	r3, #4
 8000ee8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000eea:	69fb      	ldr	r3, [r7, #28]
 8000eec:	3304      	adds	r3, #4
 8000eee:	2b06      	cmp	r3, #6
 8000ef0:	d902      	bls.n	8000ef8 <NVIC_EncodePriority+0x30>
 8000ef2:	69fb      	ldr	r3, [r7, #28]
 8000ef4:	3b03      	subs	r3, #3
 8000ef6:	e000      	b.n	8000efa <NVIC_EncodePriority+0x32>
 8000ef8:	2300      	movs	r3, #0
 8000efa:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000efc:	f04f 32ff 	mov.w	r2, #4294967295
 8000f00:	69bb      	ldr	r3, [r7, #24]
 8000f02:	fa02 f303 	lsl.w	r3, r2, r3
 8000f06:	43da      	mvns	r2, r3
 8000f08:	68bb      	ldr	r3, [r7, #8]
 8000f0a:	401a      	ands	r2, r3
 8000f0c:	697b      	ldr	r3, [r7, #20]
 8000f0e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f10:	f04f 31ff 	mov.w	r1, #4294967295
 8000f14:	697b      	ldr	r3, [r7, #20]
 8000f16:	fa01 f303 	lsl.w	r3, r1, r3
 8000f1a:	43d9      	mvns	r1, r3
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f20:	4313      	orrs	r3, r2
}
 8000f22:	4618      	mov	r0, r3
 8000f24:	3724      	adds	r7, #36	; 0x24
 8000f26:	46bd      	mov	sp, r7
 8000f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2c:	4770      	bx	lr
	...

08000f30 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b082      	sub	sp, #8
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	3b01      	subs	r3, #1
 8000f3c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000f40:	d301      	bcc.n	8000f46 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f42:	2301      	movs	r3, #1
 8000f44:	e00f      	b.n	8000f66 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f46:	4a0a      	ldr	r2, [pc, #40]	; (8000f70 <SysTick_Config+0x40>)
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	3b01      	subs	r3, #1
 8000f4c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f4e:	210f      	movs	r1, #15
 8000f50:	f04f 30ff 	mov.w	r0, #4294967295
 8000f54:	f7ff ff8e 	bl	8000e74 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f58:	4b05      	ldr	r3, [pc, #20]	; (8000f70 <SysTick_Config+0x40>)
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f5e:	4b04      	ldr	r3, [pc, #16]	; (8000f70 <SysTick_Config+0x40>)
 8000f60:	2207      	movs	r2, #7
 8000f62:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f64:	2300      	movs	r3, #0
}
 8000f66:	4618      	mov	r0, r3
 8000f68:	3708      	adds	r7, #8
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bd80      	pop	{r7, pc}
 8000f6e:	bf00      	nop
 8000f70:	e000e010 	.word	0xe000e010

08000f74 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b082      	sub	sp, #8
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f7c:	6878      	ldr	r0, [r7, #4]
 8000f7e:	f7ff ff29 	bl	8000dd4 <__NVIC_SetPriorityGrouping>
}
 8000f82:	bf00      	nop
 8000f84:	3708      	adds	r7, #8
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}

08000f8a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f8a:	b580      	push	{r7, lr}
 8000f8c:	b086      	sub	sp, #24
 8000f8e:	af00      	add	r7, sp, #0
 8000f90:	4603      	mov	r3, r0
 8000f92:	60b9      	str	r1, [r7, #8]
 8000f94:	607a      	str	r2, [r7, #4]
 8000f96:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000f98:	f7ff ff40 	bl	8000e1c <__NVIC_GetPriorityGrouping>
 8000f9c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f9e:	687a      	ldr	r2, [r7, #4]
 8000fa0:	68b9      	ldr	r1, [r7, #8]
 8000fa2:	6978      	ldr	r0, [r7, #20]
 8000fa4:	f7ff ff90 	bl	8000ec8 <NVIC_EncodePriority>
 8000fa8:	4602      	mov	r2, r0
 8000faa:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000fae:	4611      	mov	r1, r2
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	f7ff ff5f 	bl	8000e74 <__NVIC_SetPriority>
}
 8000fb6:	bf00      	nop
 8000fb8:	3718      	adds	r7, #24
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}

08000fbe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fbe:	b580      	push	{r7, lr}
 8000fc0:	b082      	sub	sp, #8
 8000fc2:	af00      	add	r7, sp, #0
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000fc8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000fcc:	4618      	mov	r0, r3
 8000fce:	f7ff ff33 	bl	8000e38 <__NVIC_EnableIRQ>
}
 8000fd2:	bf00      	nop
 8000fd4:	3708      	adds	r7, #8
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	bd80      	pop	{r7, pc}

08000fda <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000fda:	b580      	push	{r7, lr}
 8000fdc:	b082      	sub	sp, #8
 8000fde:	af00      	add	r7, sp, #0
 8000fe0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000fe2:	6878      	ldr	r0, [r7, #4]
 8000fe4:	f7ff ffa4 	bl	8000f30 <SysTick_Config>
 8000fe8:	4603      	mov	r3, r0
}
 8000fea:	4618      	mov	r0, r3
 8000fec:	3708      	adds	r7, #8
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bd80      	pop	{r7, pc}
	...

08000ff4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	b089      	sub	sp, #36	; 0x24
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
 8000ffc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000ffe:	2300      	movs	r3, #0
 8001000:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001002:	4b89      	ldr	r3, [pc, #548]	; (8001228 <HAL_GPIO_Init+0x234>)
 8001004:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001006:	e194      	b.n	8001332 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001008:	683b      	ldr	r3, [r7, #0]
 800100a:	681a      	ldr	r2, [r3, #0]
 800100c:	2101      	movs	r1, #1
 800100e:	69fb      	ldr	r3, [r7, #28]
 8001010:	fa01 f303 	lsl.w	r3, r1, r3
 8001014:	4013      	ands	r3, r2
 8001016:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001018:	693b      	ldr	r3, [r7, #16]
 800101a:	2b00      	cmp	r3, #0
 800101c:	f000 8186 	beq.w	800132c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001020:	683b      	ldr	r3, [r7, #0]
 8001022:	685b      	ldr	r3, [r3, #4]
 8001024:	f003 0303 	and.w	r3, r3, #3
 8001028:	2b01      	cmp	r3, #1
 800102a:	d005      	beq.n	8001038 <HAL_GPIO_Init+0x44>
 800102c:	683b      	ldr	r3, [r7, #0]
 800102e:	685b      	ldr	r3, [r3, #4]
 8001030:	f003 0303 	and.w	r3, r3, #3
 8001034:	2b02      	cmp	r3, #2
 8001036:	d130      	bne.n	800109a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	689b      	ldr	r3, [r3, #8]
 800103c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800103e:	69fb      	ldr	r3, [r7, #28]
 8001040:	005b      	lsls	r3, r3, #1
 8001042:	2203      	movs	r2, #3
 8001044:	fa02 f303 	lsl.w	r3, r2, r3
 8001048:	43db      	mvns	r3, r3
 800104a:	69ba      	ldr	r2, [r7, #24]
 800104c:	4013      	ands	r3, r2
 800104e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001050:	683b      	ldr	r3, [r7, #0]
 8001052:	68da      	ldr	r2, [r3, #12]
 8001054:	69fb      	ldr	r3, [r7, #28]
 8001056:	005b      	lsls	r3, r3, #1
 8001058:	fa02 f303 	lsl.w	r3, r2, r3
 800105c:	69ba      	ldr	r2, [r7, #24]
 800105e:	4313      	orrs	r3, r2
 8001060:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	69ba      	ldr	r2, [r7, #24]
 8001066:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	685b      	ldr	r3, [r3, #4]
 800106c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800106e:	2201      	movs	r2, #1
 8001070:	69fb      	ldr	r3, [r7, #28]
 8001072:	fa02 f303 	lsl.w	r3, r2, r3
 8001076:	43db      	mvns	r3, r3
 8001078:	69ba      	ldr	r2, [r7, #24]
 800107a:	4013      	ands	r3, r2
 800107c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800107e:	683b      	ldr	r3, [r7, #0]
 8001080:	685b      	ldr	r3, [r3, #4]
 8001082:	091b      	lsrs	r3, r3, #4
 8001084:	f003 0201 	and.w	r2, r3, #1
 8001088:	69fb      	ldr	r3, [r7, #28]
 800108a:	fa02 f303 	lsl.w	r3, r2, r3
 800108e:	69ba      	ldr	r2, [r7, #24]
 8001090:	4313      	orrs	r3, r2
 8001092:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	69ba      	ldr	r2, [r7, #24]
 8001098:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800109a:	683b      	ldr	r3, [r7, #0]
 800109c:	685b      	ldr	r3, [r3, #4]
 800109e:	f003 0303 	and.w	r3, r3, #3
 80010a2:	2b03      	cmp	r3, #3
 80010a4:	d017      	beq.n	80010d6 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	68db      	ldr	r3, [r3, #12]
 80010aa:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80010ac:	69fb      	ldr	r3, [r7, #28]
 80010ae:	005b      	lsls	r3, r3, #1
 80010b0:	2203      	movs	r2, #3
 80010b2:	fa02 f303 	lsl.w	r3, r2, r3
 80010b6:	43db      	mvns	r3, r3
 80010b8:	69ba      	ldr	r2, [r7, #24]
 80010ba:	4013      	ands	r3, r2
 80010bc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80010be:	683b      	ldr	r3, [r7, #0]
 80010c0:	689a      	ldr	r2, [r3, #8]
 80010c2:	69fb      	ldr	r3, [r7, #28]
 80010c4:	005b      	lsls	r3, r3, #1
 80010c6:	fa02 f303 	lsl.w	r3, r2, r3
 80010ca:	69ba      	ldr	r2, [r7, #24]
 80010cc:	4313      	orrs	r3, r2
 80010ce:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	69ba      	ldr	r2, [r7, #24]
 80010d4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80010d6:	683b      	ldr	r3, [r7, #0]
 80010d8:	685b      	ldr	r3, [r3, #4]
 80010da:	f003 0303 	and.w	r3, r3, #3
 80010de:	2b02      	cmp	r3, #2
 80010e0:	d123      	bne.n	800112a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80010e2:	69fb      	ldr	r3, [r7, #28]
 80010e4:	08da      	lsrs	r2, r3, #3
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	3208      	adds	r2, #8
 80010ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80010ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80010f0:	69fb      	ldr	r3, [r7, #28]
 80010f2:	f003 0307 	and.w	r3, r3, #7
 80010f6:	009b      	lsls	r3, r3, #2
 80010f8:	220f      	movs	r2, #15
 80010fa:	fa02 f303 	lsl.w	r3, r2, r3
 80010fe:	43db      	mvns	r3, r3
 8001100:	69ba      	ldr	r2, [r7, #24]
 8001102:	4013      	ands	r3, r2
 8001104:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001106:	683b      	ldr	r3, [r7, #0]
 8001108:	691a      	ldr	r2, [r3, #16]
 800110a:	69fb      	ldr	r3, [r7, #28]
 800110c:	f003 0307 	and.w	r3, r3, #7
 8001110:	009b      	lsls	r3, r3, #2
 8001112:	fa02 f303 	lsl.w	r3, r2, r3
 8001116:	69ba      	ldr	r2, [r7, #24]
 8001118:	4313      	orrs	r3, r2
 800111a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800111c:	69fb      	ldr	r3, [r7, #28]
 800111e:	08da      	lsrs	r2, r3, #3
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	3208      	adds	r2, #8
 8001124:	69b9      	ldr	r1, [r7, #24]
 8001126:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001130:	69fb      	ldr	r3, [r7, #28]
 8001132:	005b      	lsls	r3, r3, #1
 8001134:	2203      	movs	r2, #3
 8001136:	fa02 f303 	lsl.w	r3, r2, r3
 800113a:	43db      	mvns	r3, r3
 800113c:	69ba      	ldr	r2, [r7, #24]
 800113e:	4013      	ands	r3, r2
 8001140:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001142:	683b      	ldr	r3, [r7, #0]
 8001144:	685b      	ldr	r3, [r3, #4]
 8001146:	f003 0203 	and.w	r2, r3, #3
 800114a:	69fb      	ldr	r3, [r7, #28]
 800114c:	005b      	lsls	r3, r3, #1
 800114e:	fa02 f303 	lsl.w	r3, r2, r3
 8001152:	69ba      	ldr	r2, [r7, #24]
 8001154:	4313      	orrs	r3, r2
 8001156:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	69ba      	ldr	r2, [r7, #24]
 800115c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800115e:	683b      	ldr	r3, [r7, #0]
 8001160:	685b      	ldr	r3, [r3, #4]
 8001162:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001166:	2b00      	cmp	r3, #0
 8001168:	f000 80e0 	beq.w	800132c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800116c:	4b2f      	ldr	r3, [pc, #188]	; (800122c <HAL_GPIO_Init+0x238>)
 800116e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001172:	4a2e      	ldr	r2, [pc, #184]	; (800122c <HAL_GPIO_Init+0x238>)
 8001174:	f043 0302 	orr.w	r3, r3, #2
 8001178:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 800117c:	4b2b      	ldr	r3, [pc, #172]	; (800122c <HAL_GPIO_Init+0x238>)
 800117e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001182:	f003 0302 	and.w	r3, r3, #2
 8001186:	60fb      	str	r3, [r7, #12]
 8001188:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800118a:	4a29      	ldr	r2, [pc, #164]	; (8001230 <HAL_GPIO_Init+0x23c>)
 800118c:	69fb      	ldr	r3, [r7, #28]
 800118e:	089b      	lsrs	r3, r3, #2
 8001190:	3302      	adds	r3, #2
 8001192:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001196:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001198:	69fb      	ldr	r3, [r7, #28]
 800119a:	f003 0303 	and.w	r3, r3, #3
 800119e:	009b      	lsls	r3, r3, #2
 80011a0:	220f      	movs	r2, #15
 80011a2:	fa02 f303 	lsl.w	r3, r2, r3
 80011a6:	43db      	mvns	r3, r3
 80011a8:	69ba      	ldr	r2, [r7, #24]
 80011aa:	4013      	ands	r3, r2
 80011ac:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	4a20      	ldr	r2, [pc, #128]	; (8001234 <HAL_GPIO_Init+0x240>)
 80011b2:	4293      	cmp	r3, r2
 80011b4:	d052      	beq.n	800125c <HAL_GPIO_Init+0x268>
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	4a1f      	ldr	r2, [pc, #124]	; (8001238 <HAL_GPIO_Init+0x244>)
 80011ba:	4293      	cmp	r3, r2
 80011bc:	d031      	beq.n	8001222 <HAL_GPIO_Init+0x22e>
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	4a1e      	ldr	r2, [pc, #120]	; (800123c <HAL_GPIO_Init+0x248>)
 80011c2:	4293      	cmp	r3, r2
 80011c4:	d02b      	beq.n	800121e <HAL_GPIO_Init+0x22a>
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	4a1d      	ldr	r2, [pc, #116]	; (8001240 <HAL_GPIO_Init+0x24c>)
 80011ca:	4293      	cmp	r3, r2
 80011cc:	d025      	beq.n	800121a <HAL_GPIO_Init+0x226>
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	4a1c      	ldr	r2, [pc, #112]	; (8001244 <HAL_GPIO_Init+0x250>)
 80011d2:	4293      	cmp	r3, r2
 80011d4:	d01f      	beq.n	8001216 <HAL_GPIO_Init+0x222>
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	4a1b      	ldr	r2, [pc, #108]	; (8001248 <HAL_GPIO_Init+0x254>)
 80011da:	4293      	cmp	r3, r2
 80011dc:	d019      	beq.n	8001212 <HAL_GPIO_Init+0x21e>
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	4a1a      	ldr	r2, [pc, #104]	; (800124c <HAL_GPIO_Init+0x258>)
 80011e2:	4293      	cmp	r3, r2
 80011e4:	d013      	beq.n	800120e <HAL_GPIO_Init+0x21a>
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	4a19      	ldr	r2, [pc, #100]	; (8001250 <HAL_GPIO_Init+0x25c>)
 80011ea:	4293      	cmp	r3, r2
 80011ec:	d00d      	beq.n	800120a <HAL_GPIO_Init+0x216>
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	4a18      	ldr	r2, [pc, #96]	; (8001254 <HAL_GPIO_Init+0x260>)
 80011f2:	4293      	cmp	r3, r2
 80011f4:	d007      	beq.n	8001206 <HAL_GPIO_Init+0x212>
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	4a17      	ldr	r2, [pc, #92]	; (8001258 <HAL_GPIO_Init+0x264>)
 80011fa:	4293      	cmp	r3, r2
 80011fc:	d101      	bne.n	8001202 <HAL_GPIO_Init+0x20e>
 80011fe:	2309      	movs	r3, #9
 8001200:	e02d      	b.n	800125e <HAL_GPIO_Init+0x26a>
 8001202:	230a      	movs	r3, #10
 8001204:	e02b      	b.n	800125e <HAL_GPIO_Init+0x26a>
 8001206:	2308      	movs	r3, #8
 8001208:	e029      	b.n	800125e <HAL_GPIO_Init+0x26a>
 800120a:	2307      	movs	r3, #7
 800120c:	e027      	b.n	800125e <HAL_GPIO_Init+0x26a>
 800120e:	2306      	movs	r3, #6
 8001210:	e025      	b.n	800125e <HAL_GPIO_Init+0x26a>
 8001212:	2305      	movs	r3, #5
 8001214:	e023      	b.n	800125e <HAL_GPIO_Init+0x26a>
 8001216:	2304      	movs	r3, #4
 8001218:	e021      	b.n	800125e <HAL_GPIO_Init+0x26a>
 800121a:	2303      	movs	r3, #3
 800121c:	e01f      	b.n	800125e <HAL_GPIO_Init+0x26a>
 800121e:	2302      	movs	r3, #2
 8001220:	e01d      	b.n	800125e <HAL_GPIO_Init+0x26a>
 8001222:	2301      	movs	r3, #1
 8001224:	e01b      	b.n	800125e <HAL_GPIO_Init+0x26a>
 8001226:	bf00      	nop
 8001228:	58000080 	.word	0x58000080
 800122c:	58024400 	.word	0x58024400
 8001230:	58000400 	.word	0x58000400
 8001234:	58020000 	.word	0x58020000
 8001238:	58020400 	.word	0x58020400
 800123c:	58020800 	.word	0x58020800
 8001240:	58020c00 	.word	0x58020c00
 8001244:	58021000 	.word	0x58021000
 8001248:	58021400 	.word	0x58021400
 800124c:	58021800 	.word	0x58021800
 8001250:	58021c00 	.word	0x58021c00
 8001254:	58022000 	.word	0x58022000
 8001258:	58022400 	.word	0x58022400
 800125c:	2300      	movs	r3, #0
 800125e:	69fa      	ldr	r2, [r7, #28]
 8001260:	f002 0203 	and.w	r2, r2, #3
 8001264:	0092      	lsls	r2, r2, #2
 8001266:	4093      	lsls	r3, r2
 8001268:	69ba      	ldr	r2, [r7, #24]
 800126a:	4313      	orrs	r3, r2
 800126c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800126e:	4938      	ldr	r1, [pc, #224]	; (8001350 <HAL_GPIO_Init+0x35c>)
 8001270:	69fb      	ldr	r3, [r7, #28]
 8001272:	089b      	lsrs	r3, r3, #2
 8001274:	3302      	adds	r3, #2
 8001276:	69ba      	ldr	r2, [r7, #24]
 8001278:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800127c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001284:	693b      	ldr	r3, [r7, #16]
 8001286:	43db      	mvns	r3, r3
 8001288:	69ba      	ldr	r2, [r7, #24]
 800128a:	4013      	ands	r3, r2
 800128c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800128e:	683b      	ldr	r3, [r7, #0]
 8001290:	685b      	ldr	r3, [r3, #4]
 8001292:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001296:	2b00      	cmp	r3, #0
 8001298:	d003      	beq.n	80012a2 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800129a:	69ba      	ldr	r2, [r7, #24]
 800129c:	693b      	ldr	r3, [r7, #16]
 800129e:	4313      	orrs	r3, r2
 80012a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80012a2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80012a6:	69bb      	ldr	r3, [r7, #24]
 80012a8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80012aa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80012ae:	685b      	ldr	r3, [r3, #4]
 80012b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80012b2:	693b      	ldr	r3, [r7, #16]
 80012b4:	43db      	mvns	r3, r3
 80012b6:	69ba      	ldr	r2, [r7, #24]
 80012b8:	4013      	ands	r3, r2
 80012ba:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80012bc:	683b      	ldr	r3, [r7, #0]
 80012be:	685b      	ldr	r3, [r3, #4]
 80012c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d003      	beq.n	80012d0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80012c8:	69ba      	ldr	r2, [r7, #24]
 80012ca:	693b      	ldr	r3, [r7, #16]
 80012cc:	4313      	orrs	r3, r2
 80012ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80012d0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80012d4:	69bb      	ldr	r3, [r7, #24]
 80012d6:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80012d8:	697b      	ldr	r3, [r7, #20]
 80012da:	685b      	ldr	r3, [r3, #4]
 80012dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80012de:	693b      	ldr	r3, [r7, #16]
 80012e0:	43db      	mvns	r3, r3
 80012e2:	69ba      	ldr	r2, [r7, #24]
 80012e4:	4013      	ands	r3, r2
 80012e6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80012e8:	683b      	ldr	r3, [r7, #0]
 80012ea:	685b      	ldr	r3, [r3, #4]
 80012ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d003      	beq.n	80012fc <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80012f4:	69ba      	ldr	r2, [r7, #24]
 80012f6:	693b      	ldr	r3, [r7, #16]
 80012f8:	4313      	orrs	r3, r2
 80012fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80012fc:	697b      	ldr	r3, [r7, #20]
 80012fe:	69ba      	ldr	r2, [r7, #24]
 8001300:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001302:	697b      	ldr	r3, [r7, #20]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001308:	693b      	ldr	r3, [r7, #16]
 800130a:	43db      	mvns	r3, r3
 800130c:	69ba      	ldr	r2, [r7, #24]
 800130e:	4013      	ands	r3, r2
 8001310:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001312:	683b      	ldr	r3, [r7, #0]
 8001314:	685b      	ldr	r3, [r3, #4]
 8001316:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800131a:	2b00      	cmp	r3, #0
 800131c:	d003      	beq.n	8001326 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800131e:	69ba      	ldr	r2, [r7, #24]
 8001320:	693b      	ldr	r3, [r7, #16]
 8001322:	4313      	orrs	r3, r2
 8001324:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001326:	697b      	ldr	r3, [r7, #20]
 8001328:	69ba      	ldr	r2, [r7, #24]
 800132a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800132c:	69fb      	ldr	r3, [r7, #28]
 800132e:	3301      	adds	r3, #1
 8001330:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001332:	683b      	ldr	r3, [r7, #0]
 8001334:	681a      	ldr	r2, [r3, #0]
 8001336:	69fb      	ldr	r3, [r7, #28]
 8001338:	fa22 f303 	lsr.w	r3, r2, r3
 800133c:	2b00      	cmp	r3, #0
 800133e:	f47f ae63 	bne.w	8001008 <HAL_GPIO_Init+0x14>
  }
}
 8001342:	bf00      	nop
 8001344:	bf00      	nop
 8001346:	3724      	adds	r7, #36	; 0x24
 8001348:	46bd      	mov	sp, r7
 800134a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134e:	4770      	bx	lr
 8001350:	58000400 	.word	0x58000400

08001354 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8001354:	b480      	push	{r7}
 8001356:	b083      	sub	sp, #12
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else  
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 800135c:	4a08      	ldr	r2, [pc, #32]	; (8001380 <HAL_HSEM_FastTake+0x2c>)
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	3320      	adds	r3, #32
 8001362:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001366:	4a07      	ldr	r2, [pc, #28]	; (8001384 <HAL_HSEM_FastTake+0x30>)
 8001368:	4293      	cmp	r3, r2
 800136a:	d101      	bne.n	8001370 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 800136c:	2300      	movs	r3, #0
 800136e:	e000      	b.n	8001372 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8001370:	2301      	movs	r3, #1
}
 8001372:	4618      	mov	r0, r3
 8001374:	370c      	adds	r7, #12
 8001376:	46bd      	mov	sp, r7
 8001378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137c:	4770      	bx	lr
 800137e:	bf00      	nop
 8001380:	58026400 	.word	0x58026400
 8001384:	80000300 	.word	0x80000300

08001388 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8001388:	b480      	push	{r7}
 800138a:	b083      	sub	sp, #12
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
 8001390:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8001392:	4906      	ldr	r1, [pc, #24]	; (80013ac <HAL_HSEM_Release+0x24>)
 8001394:	683b      	ldr	r3, [r7, #0]
 8001396:	f443 7240 	orr.w	r2, r3, #768	; 0x300
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 80013a0:	bf00      	nop
 80013a2:	370c      	adds	r7, #12
 80013a4:	46bd      	mov	sp, r7
 80013a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013aa:	4770      	bx	lr
 80013ac:	58026400 	.word	0x58026400

080013b0 <HAL_HSEM_ActivateNotification>:
  * @brief  Activate Semaphore release Notification for a given Semaphores Mask .
  * @param  SemMask: Mask of Released semaphores
  * @retval Semaphore Key
  */
void HAL_HSEM_ActivateNotification(uint32_t SemMask)
{
 80013b0:	b480      	push	{r7}
 80013b2:	b083      	sub	sp, #12
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
  {
    /*Use interrupt line 1 for CPU2 Master*/
    HSEM->C2IER |= SemMask;
  }
#else
  HSEM_COMMON->IER |= SemMask;
 80013b8:	4b05      	ldr	r3, [pc, #20]	; (80013d0 <HAL_HSEM_ActivateNotification+0x20>)
 80013ba:	681a      	ldr	r2, [r3, #0]
 80013bc:	4904      	ldr	r1, [pc, #16]	; (80013d0 <HAL_HSEM_ActivateNotification+0x20>)
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	4313      	orrs	r3, r2
 80013c2:	600b      	str	r3, [r1, #0]
#endif
}
 80013c4:	bf00      	nop
 80013c6:	370c      	adds	r7, #12
 80013c8:	46bd      	mov	sp, r7
 80013ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ce:	4770      	bx	lr
 80013d0:	58026500 	.word	0x58026500

080013d4 <HAL_HSEM_IRQHandler>:
/**
  * @brief  This function handles HSEM interrupt request
  * @retval None
  */
void HAL_HSEM_IRQHandler(void)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b082      	sub	sp, #8
 80013d8:	af00      	add	r7, sp, #0
    /*Clear Flags*/
    HSEM->C2ICR = ((uint32_t)statusreg);
  }
#else
  /* Get the list of masked freed semaphores*/
  statusreg = HSEM_COMMON->MISR;
 80013da:	4b0a      	ldr	r3, [pc, #40]	; (8001404 <HAL_HSEM_IRQHandler+0x30>)
 80013dc:	68db      	ldr	r3, [r3, #12]
 80013de:	607b      	str	r3, [r7, #4]

  /*Disable Interrupts*/
  HSEM_COMMON->IER &= ~((uint32_t)statusreg);
 80013e0:	4b08      	ldr	r3, [pc, #32]	; (8001404 <HAL_HSEM_IRQHandler+0x30>)
 80013e2:	681a      	ldr	r2, [r3, #0]
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	43db      	mvns	r3, r3
 80013e8:	4906      	ldr	r1, [pc, #24]	; (8001404 <HAL_HSEM_IRQHandler+0x30>)
 80013ea:	4013      	ands	r3, r2
 80013ec:	600b      	str	r3, [r1, #0]

  /*Clear Flags*/
  HSEM_COMMON->ICR = ((uint32_t)statusreg);
 80013ee:	4a05      	ldr	r2, [pc, #20]	; (8001404 <HAL_HSEM_IRQHandler+0x30>)
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	6053      	str	r3, [r2, #4]

#endif
  /* Call FreeCallback */
  HAL_HSEM_FreeCallback(statusreg);
 80013f4:	6878      	ldr	r0, [r7, #4]
 80013f6:	f7ff fb15 	bl	8000a24 <HAL_HSEM_FreeCallback>
}
 80013fa:	bf00      	nop
 80013fc:	3708      	adds	r7, #8
 80013fe:	46bd      	mov	sp, r7
 8001400:	bd80      	pop	{r7, pc}
 8001402:	bf00      	nop
 8001404:	58026500 	.word	0x58026500

08001408 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001408:	b5f0      	push	{r4, r5, r6, r7, lr}
 800140a:	b08f      	sub	sp, #60	; 0x3c
 800140c:	af0a      	add	r7, sp, #40	; 0x28
 800140e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	2b00      	cmp	r3, #0
 8001414:	d101      	bne.n	800141a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001416:	2301      	movs	r3, #1
 8001418:	e116      	b.n	8001648 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8001426:	b2db      	uxtb	r3, r3
 8001428:	2b00      	cmp	r3, #0
 800142a:	d106      	bne.n	800143a <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	2200      	movs	r2, #0
 8001430:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001434:	6878      	ldr	r0, [r7, #4]
 8001436:	f7ff fa71 	bl	800091c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	2203      	movs	r2, #3
 800143e:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8001442:	68bb      	ldr	r3, [r7, #8]
 8001444:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001446:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800144a:	2b00      	cmp	r3, #0
 800144c:	d102      	bne.n	8001454 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	2200      	movs	r2, #0
 8001452:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	4618      	mov	r0, r3
 800145a:	f002 f9fd 	bl	8003858 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	603b      	str	r3, [r7, #0]
 8001464:	687e      	ldr	r6, [r7, #4]
 8001466:	466d      	mov	r5, sp
 8001468:	f106 0410 	add.w	r4, r6, #16
 800146c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800146e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001470:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001472:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001474:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001478:	e885 0003 	stmia.w	r5, {r0, r1}
 800147c:	1d33      	adds	r3, r6, #4
 800147e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001480:	6838      	ldr	r0, [r7, #0]
 8001482:	f002 f97b 	bl	800377c <USB_CoreInit>
 8001486:	4603      	mov	r3, r0
 8001488:	2b00      	cmp	r3, #0
 800148a:	d005      	beq.n	8001498 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	2202      	movs	r2, #2
 8001490:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8001494:	2301      	movs	r3, #1
 8001496:	e0d7      	b.n	8001648 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	2100      	movs	r1, #0
 800149e:	4618      	mov	r0, r3
 80014a0:	f002 f9eb 	bl	800387a <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80014a4:	2300      	movs	r3, #0
 80014a6:	73fb      	strb	r3, [r7, #15]
 80014a8:	e04a      	b.n	8001540 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80014aa:	7bfa      	ldrb	r2, [r7, #15]
 80014ac:	6879      	ldr	r1, [r7, #4]
 80014ae:	4613      	mov	r3, r2
 80014b0:	00db      	lsls	r3, r3, #3
 80014b2:	4413      	add	r3, r2
 80014b4:	009b      	lsls	r3, r3, #2
 80014b6:	440b      	add	r3, r1
 80014b8:	333d      	adds	r3, #61	; 0x3d
 80014ba:	2201      	movs	r2, #1
 80014bc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80014be:	7bfa      	ldrb	r2, [r7, #15]
 80014c0:	6879      	ldr	r1, [r7, #4]
 80014c2:	4613      	mov	r3, r2
 80014c4:	00db      	lsls	r3, r3, #3
 80014c6:	4413      	add	r3, r2
 80014c8:	009b      	lsls	r3, r3, #2
 80014ca:	440b      	add	r3, r1
 80014cc:	333c      	adds	r3, #60	; 0x3c
 80014ce:	7bfa      	ldrb	r2, [r7, #15]
 80014d0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80014d2:	7bfa      	ldrb	r2, [r7, #15]
 80014d4:	7bfb      	ldrb	r3, [r7, #15]
 80014d6:	b298      	uxth	r0, r3
 80014d8:	6879      	ldr	r1, [r7, #4]
 80014da:	4613      	mov	r3, r2
 80014dc:	00db      	lsls	r3, r3, #3
 80014de:	4413      	add	r3, r2
 80014e0:	009b      	lsls	r3, r3, #2
 80014e2:	440b      	add	r3, r1
 80014e4:	3344      	adds	r3, #68	; 0x44
 80014e6:	4602      	mov	r2, r0
 80014e8:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80014ea:	7bfa      	ldrb	r2, [r7, #15]
 80014ec:	6879      	ldr	r1, [r7, #4]
 80014ee:	4613      	mov	r3, r2
 80014f0:	00db      	lsls	r3, r3, #3
 80014f2:	4413      	add	r3, r2
 80014f4:	009b      	lsls	r3, r3, #2
 80014f6:	440b      	add	r3, r1
 80014f8:	3340      	adds	r3, #64	; 0x40
 80014fa:	2200      	movs	r2, #0
 80014fc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80014fe:	7bfa      	ldrb	r2, [r7, #15]
 8001500:	6879      	ldr	r1, [r7, #4]
 8001502:	4613      	mov	r3, r2
 8001504:	00db      	lsls	r3, r3, #3
 8001506:	4413      	add	r3, r2
 8001508:	009b      	lsls	r3, r3, #2
 800150a:	440b      	add	r3, r1
 800150c:	3348      	adds	r3, #72	; 0x48
 800150e:	2200      	movs	r2, #0
 8001510:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001512:	7bfa      	ldrb	r2, [r7, #15]
 8001514:	6879      	ldr	r1, [r7, #4]
 8001516:	4613      	mov	r3, r2
 8001518:	00db      	lsls	r3, r3, #3
 800151a:	4413      	add	r3, r2
 800151c:	009b      	lsls	r3, r3, #2
 800151e:	440b      	add	r3, r1
 8001520:	334c      	adds	r3, #76	; 0x4c
 8001522:	2200      	movs	r2, #0
 8001524:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001526:	7bfa      	ldrb	r2, [r7, #15]
 8001528:	6879      	ldr	r1, [r7, #4]
 800152a:	4613      	mov	r3, r2
 800152c:	00db      	lsls	r3, r3, #3
 800152e:	4413      	add	r3, r2
 8001530:	009b      	lsls	r3, r3, #2
 8001532:	440b      	add	r3, r1
 8001534:	3354      	adds	r3, #84	; 0x54
 8001536:	2200      	movs	r2, #0
 8001538:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800153a:	7bfb      	ldrb	r3, [r7, #15]
 800153c:	3301      	adds	r3, #1
 800153e:	73fb      	strb	r3, [r7, #15]
 8001540:	7bfa      	ldrb	r2, [r7, #15]
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	685b      	ldr	r3, [r3, #4]
 8001546:	429a      	cmp	r2, r3
 8001548:	d3af      	bcc.n	80014aa <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800154a:	2300      	movs	r3, #0
 800154c:	73fb      	strb	r3, [r7, #15]
 800154e:	e044      	b.n	80015da <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001550:	7bfa      	ldrb	r2, [r7, #15]
 8001552:	6879      	ldr	r1, [r7, #4]
 8001554:	4613      	mov	r3, r2
 8001556:	00db      	lsls	r3, r3, #3
 8001558:	4413      	add	r3, r2
 800155a:	009b      	lsls	r3, r3, #2
 800155c:	440b      	add	r3, r1
 800155e:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8001562:	2200      	movs	r2, #0
 8001564:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001566:	7bfa      	ldrb	r2, [r7, #15]
 8001568:	6879      	ldr	r1, [r7, #4]
 800156a:	4613      	mov	r3, r2
 800156c:	00db      	lsls	r3, r3, #3
 800156e:	4413      	add	r3, r2
 8001570:	009b      	lsls	r3, r3, #2
 8001572:	440b      	add	r3, r1
 8001574:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8001578:	7bfa      	ldrb	r2, [r7, #15]
 800157a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800157c:	7bfa      	ldrb	r2, [r7, #15]
 800157e:	6879      	ldr	r1, [r7, #4]
 8001580:	4613      	mov	r3, r2
 8001582:	00db      	lsls	r3, r3, #3
 8001584:	4413      	add	r3, r2
 8001586:	009b      	lsls	r3, r3, #2
 8001588:	440b      	add	r3, r1
 800158a:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800158e:	2200      	movs	r2, #0
 8001590:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001592:	7bfa      	ldrb	r2, [r7, #15]
 8001594:	6879      	ldr	r1, [r7, #4]
 8001596:	4613      	mov	r3, r2
 8001598:	00db      	lsls	r3, r3, #3
 800159a:	4413      	add	r3, r2
 800159c:	009b      	lsls	r3, r3, #2
 800159e:	440b      	add	r3, r1
 80015a0:	f503 7322 	add.w	r3, r3, #648	; 0x288
 80015a4:	2200      	movs	r2, #0
 80015a6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80015a8:	7bfa      	ldrb	r2, [r7, #15]
 80015aa:	6879      	ldr	r1, [r7, #4]
 80015ac:	4613      	mov	r3, r2
 80015ae:	00db      	lsls	r3, r3, #3
 80015b0:	4413      	add	r3, r2
 80015b2:	009b      	lsls	r3, r3, #2
 80015b4:	440b      	add	r3, r1
 80015b6:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 80015ba:	2200      	movs	r2, #0
 80015bc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80015be:	7bfa      	ldrb	r2, [r7, #15]
 80015c0:	6879      	ldr	r1, [r7, #4]
 80015c2:	4613      	mov	r3, r2
 80015c4:	00db      	lsls	r3, r3, #3
 80015c6:	4413      	add	r3, r2
 80015c8:	009b      	lsls	r3, r3, #2
 80015ca:	440b      	add	r3, r1
 80015cc:	f503 7325 	add.w	r3, r3, #660	; 0x294
 80015d0:	2200      	movs	r2, #0
 80015d2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80015d4:	7bfb      	ldrb	r3, [r7, #15]
 80015d6:	3301      	adds	r3, #1
 80015d8:	73fb      	strb	r3, [r7, #15]
 80015da:	7bfa      	ldrb	r2, [r7, #15]
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	685b      	ldr	r3, [r3, #4]
 80015e0:	429a      	cmp	r2, r3
 80015e2:	d3b5      	bcc.n	8001550 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	603b      	str	r3, [r7, #0]
 80015ea:	687e      	ldr	r6, [r7, #4]
 80015ec:	466d      	mov	r5, sp
 80015ee:	f106 0410 	add.w	r4, r6, #16
 80015f2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80015f4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80015f6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80015f8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80015fa:	e894 0003 	ldmia.w	r4, {r0, r1}
 80015fe:	e885 0003 	stmia.w	r5, {r0, r1}
 8001602:	1d33      	adds	r3, r6, #4
 8001604:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001606:	6838      	ldr	r0, [r7, #0]
 8001608:	f002 f984 	bl	8003914 <USB_DevInit>
 800160c:	4603      	mov	r3, r0
 800160e:	2b00      	cmp	r3, #0
 8001610:	d005      	beq.n	800161e <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	2202      	movs	r2, #2
 8001616:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 800161a:	2301      	movs	r3, #1
 800161c:	e014      	b.n	8001648 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	2200      	movs	r2, #0
 8001622:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	2201      	movs	r2, #1
 800162a:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001632:	2b01      	cmp	r3, #1
 8001634:	d102      	bne.n	800163c <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001636:	6878      	ldr	r0, [r7, #4]
 8001638:	f000 f80a 	bl	8001650 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	4618      	mov	r0, r3
 8001642:	f002 fb42 	bl	8003cca <USB_DevDisconnect>

  return HAL_OK;
 8001646:	2300      	movs	r3, #0
}
 8001648:	4618      	mov	r0, r3
 800164a:	3714      	adds	r7, #20
 800164c:	46bd      	mov	sp, r7
 800164e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001650 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8001650:	b480      	push	{r7}
 8001652:	b085      	sub	sp, #20
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	2201      	movs	r2, #1
 8001662:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	2200      	movs	r2, #0
 800166a:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	699b      	ldr	r3, [r3, #24]
 8001672:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800167e:	4b05      	ldr	r3, [pc, #20]	; (8001694 <HAL_PCDEx_ActivateLPM+0x44>)
 8001680:	4313      	orrs	r3, r2
 8001682:	68fa      	ldr	r2, [r7, #12]
 8001684:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8001686:	2300      	movs	r3, #0
}
 8001688:	4618      	mov	r0, r3
 800168a:	3714      	adds	r7, #20
 800168c:	46bd      	mov	sp, r7
 800168e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001692:	4770      	bx	lr
 8001694:	10000003 	.word	0x10000003

08001698 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b084      	sub	sp, #16
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 80016a0:	4b29      	ldr	r3, [pc, #164]	; (8001748 <HAL_PWREx_ConfigSupply+0xb0>)
 80016a2:	68db      	ldr	r3, [r3, #12]
 80016a4:	f003 0307 	and.w	r3, r3, #7
 80016a8:	2b06      	cmp	r3, #6
 80016aa:	d00a      	beq.n	80016c2 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80016ac:	4b26      	ldr	r3, [pc, #152]	; (8001748 <HAL_PWREx_ConfigSupply+0xb0>)
 80016ae:	68db      	ldr	r3, [r3, #12]
 80016b0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80016b4:	687a      	ldr	r2, [r7, #4]
 80016b6:	429a      	cmp	r2, r3
 80016b8:	d001      	beq.n	80016be <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80016ba:	2301      	movs	r3, #1
 80016bc:	e040      	b.n	8001740 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80016be:	2300      	movs	r3, #0
 80016c0:	e03e      	b.n	8001740 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80016c2:	4b21      	ldr	r3, [pc, #132]	; (8001748 <HAL_PWREx_ConfigSupply+0xb0>)
 80016c4:	68db      	ldr	r3, [r3, #12]
 80016c6:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 80016ca:	491f      	ldr	r1, [pc, #124]	; (8001748 <HAL_PWREx_ConfigSupply+0xb0>)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	4313      	orrs	r3, r2
 80016d0:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80016d2:	f7ff fb43 	bl	8000d5c <HAL_GetTick>
 80016d6:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80016d8:	e009      	b.n	80016ee <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80016da:	f7ff fb3f 	bl	8000d5c <HAL_GetTick>
 80016de:	4602      	mov	r2, r0
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	1ad3      	subs	r3, r2, r3
 80016e4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80016e8:	d901      	bls.n	80016ee <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80016ea:	2301      	movs	r3, #1
 80016ec:	e028      	b.n	8001740 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80016ee:	4b16      	ldr	r3, [pc, #88]	; (8001748 <HAL_PWREx_ConfigSupply+0xb0>)
 80016f0:	685b      	ldr	r3, [r3, #4]
 80016f2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80016f6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80016fa:	d1ee      	bne.n	80016da <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	2b1e      	cmp	r3, #30
 8001700:	d008      	beq.n	8001714 <HAL_PWREx_ConfigSupply+0x7c>
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	2b2e      	cmp	r3, #46	; 0x2e
 8001706:	d005      	beq.n	8001714 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	2b1d      	cmp	r3, #29
 800170c:	d002      	beq.n	8001714 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	2b2d      	cmp	r3, #45	; 0x2d
 8001712:	d114      	bne.n	800173e <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8001714:	f7ff fb22 	bl	8000d5c <HAL_GetTick>
 8001718:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800171a:	e009      	b.n	8001730 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800171c:	f7ff fb1e 	bl	8000d5c <HAL_GetTick>
 8001720:	4602      	mov	r2, r0
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	1ad3      	subs	r3, r2, r3
 8001726:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800172a:	d901      	bls.n	8001730 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 800172c:	2301      	movs	r3, #1
 800172e:	e007      	b.n	8001740 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8001730:	4b05      	ldr	r3, [pc, #20]	; (8001748 <HAL_PWREx_ConfigSupply+0xb0>)
 8001732:	68db      	ldr	r3, [r3, #12]
 8001734:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001738:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800173c:	d1ee      	bne.n	800171c <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800173e:	2300      	movs	r3, #0
}
 8001740:	4618      	mov	r0, r3
 8001742:	3710      	adds	r7, #16
 8001744:	46bd      	mov	sp, r7
 8001746:	bd80      	pop	{r7, pc}
 8001748:	58024800 	.word	0x58024800

0800174c <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 800174c:	b480      	push	{r7}
 800174e:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8001750:	4b05      	ldr	r3, [pc, #20]	; (8001768 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8001752:	68db      	ldr	r3, [r3, #12]
 8001754:	4a04      	ldr	r2, [pc, #16]	; (8001768 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8001756:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800175a:	60d3      	str	r3, [r2, #12]
}
 800175c:	bf00      	nop
 800175e:	46bd      	mov	sp, r7
 8001760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001764:	4770      	bx	lr
 8001766:	bf00      	nop
 8001768:	58024800 	.word	0x58024800

0800176c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b08c      	sub	sp, #48	; 0x30
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	2b00      	cmp	r3, #0
 8001778:	d102      	bne.n	8001780 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800177a:	2301      	movs	r3, #1
 800177c:	f000 bc1d 	b.w	8001fba <HAL_RCC_OscConfig+0x84e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	f003 0301 	and.w	r3, r3, #1
 8001788:	2b00      	cmp	r3, #0
 800178a:	f000 8087 	beq.w	800189c <HAL_RCC_OscConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800178e:	4b99      	ldr	r3, [pc, #612]	; (80019f4 <HAL_RCC_OscConfig+0x288>)
 8001790:	691b      	ldr	r3, [r3, #16]
 8001792:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001796:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001798:	4b96      	ldr	r3, [pc, #600]	; (80019f4 <HAL_RCC_OscConfig+0x288>)
 800179a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800179c:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800179e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017a0:	2b10      	cmp	r3, #16
 80017a2:	d007      	beq.n	80017b4 <HAL_RCC_OscConfig+0x48>
 80017a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017a6:	2b18      	cmp	r3, #24
 80017a8:	d110      	bne.n	80017cc <HAL_RCC_OscConfig+0x60>
 80017aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80017ac:	f003 0303 	and.w	r3, r3, #3
 80017b0:	2b02      	cmp	r3, #2
 80017b2:	d10b      	bne.n	80017cc <HAL_RCC_OscConfig+0x60>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017b4:	4b8f      	ldr	r3, [pc, #572]	; (80019f4 <HAL_RCC_OscConfig+0x288>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d06c      	beq.n	800189a <HAL_RCC_OscConfig+0x12e>
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	685b      	ldr	r3, [r3, #4]
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d168      	bne.n	800189a <HAL_RCC_OscConfig+0x12e>
      {
        return HAL_ERROR;
 80017c8:	2301      	movs	r3, #1
 80017ca:	e3f6      	b.n	8001fba <HAL_RCC_OscConfig+0x84e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	685b      	ldr	r3, [r3, #4]
 80017d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80017d4:	d106      	bne.n	80017e4 <HAL_RCC_OscConfig+0x78>
 80017d6:	4b87      	ldr	r3, [pc, #540]	; (80019f4 <HAL_RCC_OscConfig+0x288>)
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	4a86      	ldr	r2, [pc, #536]	; (80019f4 <HAL_RCC_OscConfig+0x288>)
 80017dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80017e0:	6013      	str	r3, [r2, #0]
 80017e2:	e02e      	b.n	8001842 <HAL_RCC_OscConfig+0xd6>
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	685b      	ldr	r3, [r3, #4]
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d10c      	bne.n	8001806 <HAL_RCC_OscConfig+0x9a>
 80017ec:	4b81      	ldr	r3, [pc, #516]	; (80019f4 <HAL_RCC_OscConfig+0x288>)
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	4a80      	ldr	r2, [pc, #512]	; (80019f4 <HAL_RCC_OscConfig+0x288>)
 80017f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80017f6:	6013      	str	r3, [r2, #0]
 80017f8:	4b7e      	ldr	r3, [pc, #504]	; (80019f4 <HAL_RCC_OscConfig+0x288>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	4a7d      	ldr	r2, [pc, #500]	; (80019f4 <HAL_RCC_OscConfig+0x288>)
 80017fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001802:	6013      	str	r3, [r2, #0]
 8001804:	e01d      	b.n	8001842 <HAL_RCC_OscConfig+0xd6>
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	685b      	ldr	r3, [r3, #4]
 800180a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800180e:	d10c      	bne.n	800182a <HAL_RCC_OscConfig+0xbe>
 8001810:	4b78      	ldr	r3, [pc, #480]	; (80019f4 <HAL_RCC_OscConfig+0x288>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	4a77      	ldr	r2, [pc, #476]	; (80019f4 <HAL_RCC_OscConfig+0x288>)
 8001816:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800181a:	6013      	str	r3, [r2, #0]
 800181c:	4b75      	ldr	r3, [pc, #468]	; (80019f4 <HAL_RCC_OscConfig+0x288>)
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	4a74      	ldr	r2, [pc, #464]	; (80019f4 <HAL_RCC_OscConfig+0x288>)
 8001822:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001826:	6013      	str	r3, [r2, #0]
 8001828:	e00b      	b.n	8001842 <HAL_RCC_OscConfig+0xd6>
 800182a:	4b72      	ldr	r3, [pc, #456]	; (80019f4 <HAL_RCC_OscConfig+0x288>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	4a71      	ldr	r2, [pc, #452]	; (80019f4 <HAL_RCC_OscConfig+0x288>)
 8001830:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001834:	6013      	str	r3, [r2, #0]
 8001836:	4b6f      	ldr	r3, [pc, #444]	; (80019f4 <HAL_RCC_OscConfig+0x288>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	4a6e      	ldr	r2, [pc, #440]	; (80019f4 <HAL_RCC_OscConfig+0x288>)
 800183c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001840:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	685b      	ldr	r3, [r3, #4]
 8001846:	2b00      	cmp	r3, #0
 8001848:	d013      	beq.n	8001872 <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800184a:	f7ff fa87 	bl	8000d5c <HAL_GetTick>
 800184e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001850:	e008      	b.n	8001864 <HAL_RCC_OscConfig+0xf8>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001852:	f7ff fa83 	bl	8000d5c <HAL_GetTick>
 8001856:	4602      	mov	r2, r0
 8001858:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800185a:	1ad3      	subs	r3, r2, r3
 800185c:	2b64      	cmp	r3, #100	; 0x64
 800185e:	d901      	bls.n	8001864 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8001860:	2303      	movs	r3, #3
 8001862:	e3aa      	b.n	8001fba <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001864:	4b63      	ldr	r3, [pc, #396]	; (80019f4 <HAL_RCC_OscConfig+0x288>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800186c:	2b00      	cmp	r3, #0
 800186e:	d0f0      	beq.n	8001852 <HAL_RCC_OscConfig+0xe6>
 8001870:	e014      	b.n	800189c <HAL_RCC_OscConfig+0x130>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001872:	f7ff fa73 	bl	8000d5c <HAL_GetTick>
 8001876:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001878:	e008      	b.n	800188c <HAL_RCC_OscConfig+0x120>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800187a:	f7ff fa6f 	bl	8000d5c <HAL_GetTick>
 800187e:	4602      	mov	r2, r0
 8001880:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001882:	1ad3      	subs	r3, r2, r3
 8001884:	2b64      	cmp	r3, #100	; 0x64
 8001886:	d901      	bls.n	800188c <HAL_RCC_OscConfig+0x120>
          {
            return HAL_TIMEOUT;
 8001888:	2303      	movs	r3, #3
 800188a:	e396      	b.n	8001fba <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800188c:	4b59      	ldr	r3, [pc, #356]	; (80019f4 <HAL_RCC_OscConfig+0x288>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001894:	2b00      	cmp	r3, #0
 8001896:	d1f0      	bne.n	800187a <HAL_RCC_OscConfig+0x10e>
 8001898:	e000      	b.n	800189c <HAL_RCC_OscConfig+0x130>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800189a:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	f003 0302 	and.w	r3, r3, #2
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	f000 80cb 	beq.w	8001a40 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80018aa:	4b52      	ldr	r3, [pc, #328]	; (80019f4 <HAL_RCC_OscConfig+0x288>)
 80018ac:	691b      	ldr	r3, [r3, #16]
 80018ae:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80018b2:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80018b4:	4b4f      	ldr	r3, [pc, #316]	; (80019f4 <HAL_RCC_OscConfig+0x288>)
 80018b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018b8:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80018ba:	6a3b      	ldr	r3, [r7, #32]
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d007      	beq.n	80018d0 <HAL_RCC_OscConfig+0x164>
 80018c0:	6a3b      	ldr	r3, [r7, #32]
 80018c2:	2b18      	cmp	r3, #24
 80018c4:	d156      	bne.n	8001974 <HAL_RCC_OscConfig+0x208>
 80018c6:	69fb      	ldr	r3, [r7, #28]
 80018c8:	f003 0303 	and.w	r3, r3, #3
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d151      	bne.n	8001974 <HAL_RCC_OscConfig+0x208>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80018d0:	4b48      	ldr	r3, [pc, #288]	; (80019f4 <HAL_RCC_OscConfig+0x288>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f003 0304 	and.w	r3, r3, #4
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d005      	beq.n	80018e8 <HAL_RCC_OscConfig+0x17c>
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	68db      	ldr	r3, [r3, #12]
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d101      	bne.n	80018e8 <HAL_RCC_OscConfig+0x17c>
      {
        return HAL_ERROR;
 80018e4:	2301      	movs	r3, #1
 80018e6:	e368      	b.n	8001fba <HAL_RCC_OscConfig+0x84e>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80018e8:	4b42      	ldr	r3, [pc, #264]	; (80019f4 <HAL_RCC_OscConfig+0x288>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	f023 0219 	bic.w	r2, r3, #25
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	68db      	ldr	r3, [r3, #12]
 80018f4:	493f      	ldr	r1, [pc, #252]	; (80019f4 <HAL_RCC_OscConfig+0x288>)
 80018f6:	4313      	orrs	r3, r2
 80018f8:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80018fa:	f7ff fa2f 	bl	8000d5c <HAL_GetTick>
 80018fe:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001900:	e008      	b.n	8001914 <HAL_RCC_OscConfig+0x1a8>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001902:	f7ff fa2b 	bl	8000d5c <HAL_GetTick>
 8001906:	4602      	mov	r2, r0
 8001908:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800190a:	1ad3      	subs	r3, r2, r3
 800190c:	2b02      	cmp	r3, #2
 800190e:	d901      	bls.n	8001914 <HAL_RCC_OscConfig+0x1a8>
            {
              return HAL_TIMEOUT;
 8001910:	2303      	movs	r3, #3
 8001912:	e352      	b.n	8001fba <HAL_RCC_OscConfig+0x84e>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001914:	4b37      	ldr	r3, [pc, #220]	; (80019f4 <HAL_RCC_OscConfig+0x288>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	f003 0304 	and.w	r3, r3, #4
 800191c:	2b00      	cmp	r3, #0
 800191e:	d0f0      	beq.n	8001902 <HAL_RCC_OscConfig+0x196>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001920:	f7ff fa4c 	bl	8000dbc <HAL_GetREVID>
 8001924:	4603      	mov	r3, r0
 8001926:	f241 0203 	movw	r2, #4099	; 0x1003
 800192a:	4293      	cmp	r3, r2
 800192c:	d817      	bhi.n	800195e <HAL_RCC_OscConfig+0x1f2>
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	691b      	ldr	r3, [r3, #16]
 8001932:	2b40      	cmp	r3, #64	; 0x40
 8001934:	d108      	bne.n	8001948 <HAL_RCC_OscConfig+0x1dc>
 8001936:	4b2f      	ldr	r3, [pc, #188]	; (80019f4 <HAL_RCC_OscConfig+0x288>)
 8001938:	685b      	ldr	r3, [r3, #4]
 800193a:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800193e:	4a2d      	ldr	r2, [pc, #180]	; (80019f4 <HAL_RCC_OscConfig+0x288>)
 8001940:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001944:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001946:	e07b      	b.n	8001a40 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001948:	4b2a      	ldr	r3, [pc, #168]	; (80019f4 <HAL_RCC_OscConfig+0x288>)
 800194a:	685b      	ldr	r3, [r3, #4]
 800194c:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	691b      	ldr	r3, [r3, #16]
 8001954:	031b      	lsls	r3, r3, #12
 8001956:	4927      	ldr	r1, [pc, #156]	; (80019f4 <HAL_RCC_OscConfig+0x288>)
 8001958:	4313      	orrs	r3, r2
 800195a:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800195c:	e070      	b.n	8001a40 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800195e:	4b25      	ldr	r3, [pc, #148]	; (80019f4 <HAL_RCC_OscConfig+0x288>)
 8001960:	685b      	ldr	r3, [r3, #4]
 8001962:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	691b      	ldr	r3, [r3, #16]
 800196a:	061b      	lsls	r3, r3, #24
 800196c:	4921      	ldr	r1, [pc, #132]	; (80019f4 <HAL_RCC_OscConfig+0x288>)
 800196e:	4313      	orrs	r3, r2
 8001970:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001972:	e065      	b.n	8001a40 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	68db      	ldr	r3, [r3, #12]
 8001978:	2b00      	cmp	r3, #0
 800197a:	d048      	beq.n	8001a0e <HAL_RCC_OscConfig+0x2a2>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800197c:	4b1d      	ldr	r3, [pc, #116]	; (80019f4 <HAL_RCC_OscConfig+0x288>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	f023 0219 	bic.w	r2, r3, #25
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	68db      	ldr	r3, [r3, #12]
 8001988:	491a      	ldr	r1, [pc, #104]	; (80019f4 <HAL_RCC_OscConfig+0x288>)
 800198a:	4313      	orrs	r3, r2
 800198c:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800198e:	f7ff f9e5 	bl	8000d5c <HAL_GetTick>
 8001992:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001994:	e008      	b.n	80019a8 <HAL_RCC_OscConfig+0x23c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001996:	f7ff f9e1 	bl	8000d5c <HAL_GetTick>
 800199a:	4602      	mov	r2, r0
 800199c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800199e:	1ad3      	subs	r3, r2, r3
 80019a0:	2b02      	cmp	r3, #2
 80019a2:	d901      	bls.n	80019a8 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_TIMEOUT;
 80019a4:	2303      	movs	r3, #3
 80019a6:	e308      	b.n	8001fba <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80019a8:	4b12      	ldr	r3, [pc, #72]	; (80019f4 <HAL_RCC_OscConfig+0x288>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	f003 0304 	and.w	r3, r3, #4
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d0f0      	beq.n	8001996 <HAL_RCC_OscConfig+0x22a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019b4:	f7ff fa02 	bl	8000dbc <HAL_GetREVID>
 80019b8:	4603      	mov	r3, r0
 80019ba:	f241 0203 	movw	r2, #4099	; 0x1003
 80019be:	4293      	cmp	r3, r2
 80019c0:	d81a      	bhi.n	80019f8 <HAL_RCC_OscConfig+0x28c>
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	691b      	ldr	r3, [r3, #16]
 80019c6:	2b40      	cmp	r3, #64	; 0x40
 80019c8:	d108      	bne.n	80019dc <HAL_RCC_OscConfig+0x270>
 80019ca:	4b0a      	ldr	r3, [pc, #40]	; (80019f4 <HAL_RCC_OscConfig+0x288>)
 80019cc:	685b      	ldr	r3, [r3, #4]
 80019ce:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80019d2:	4a08      	ldr	r2, [pc, #32]	; (80019f4 <HAL_RCC_OscConfig+0x288>)
 80019d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019d8:	6053      	str	r3, [r2, #4]
 80019da:	e031      	b.n	8001a40 <HAL_RCC_OscConfig+0x2d4>
 80019dc:	4b05      	ldr	r3, [pc, #20]	; (80019f4 <HAL_RCC_OscConfig+0x288>)
 80019de:	685b      	ldr	r3, [r3, #4]
 80019e0:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	691b      	ldr	r3, [r3, #16]
 80019e8:	031b      	lsls	r3, r3, #12
 80019ea:	4902      	ldr	r1, [pc, #8]	; (80019f4 <HAL_RCC_OscConfig+0x288>)
 80019ec:	4313      	orrs	r3, r2
 80019ee:	604b      	str	r3, [r1, #4]
 80019f0:	e026      	b.n	8001a40 <HAL_RCC_OscConfig+0x2d4>
 80019f2:	bf00      	nop
 80019f4:	58024400 	.word	0x58024400
 80019f8:	4b9a      	ldr	r3, [pc, #616]	; (8001c64 <HAL_RCC_OscConfig+0x4f8>)
 80019fa:	685b      	ldr	r3, [r3, #4]
 80019fc:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	691b      	ldr	r3, [r3, #16]
 8001a04:	061b      	lsls	r3, r3, #24
 8001a06:	4997      	ldr	r1, [pc, #604]	; (8001c64 <HAL_RCC_OscConfig+0x4f8>)
 8001a08:	4313      	orrs	r3, r2
 8001a0a:	604b      	str	r3, [r1, #4]
 8001a0c:	e018      	b.n	8001a40 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a0e:	4b95      	ldr	r3, [pc, #596]	; (8001c64 <HAL_RCC_OscConfig+0x4f8>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	4a94      	ldr	r2, [pc, #592]	; (8001c64 <HAL_RCC_OscConfig+0x4f8>)
 8001a14:	f023 0301 	bic.w	r3, r3, #1
 8001a18:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a1a:	f7ff f99f 	bl	8000d5c <HAL_GetTick>
 8001a1e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001a20:	e008      	b.n	8001a34 <HAL_RCC_OscConfig+0x2c8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001a22:	f7ff f99b 	bl	8000d5c <HAL_GetTick>
 8001a26:	4602      	mov	r2, r0
 8001a28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a2a:	1ad3      	subs	r3, r2, r3
 8001a2c:	2b02      	cmp	r3, #2
 8001a2e:	d901      	bls.n	8001a34 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8001a30:	2303      	movs	r3, #3
 8001a32:	e2c2      	b.n	8001fba <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001a34:	4b8b      	ldr	r3, [pc, #556]	; (8001c64 <HAL_RCC_OscConfig+0x4f8>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	f003 0304 	and.w	r3, r3, #4
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d1f0      	bne.n	8001a22 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	f003 0310 	and.w	r3, r3, #16
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	f000 80a9 	beq.w	8001ba0 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001a4e:	4b85      	ldr	r3, [pc, #532]	; (8001c64 <HAL_RCC_OscConfig+0x4f8>)
 8001a50:	691b      	ldr	r3, [r3, #16]
 8001a52:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001a56:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001a58:	4b82      	ldr	r3, [pc, #520]	; (8001c64 <HAL_RCC_OscConfig+0x4f8>)
 8001a5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a5c:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8001a5e:	69bb      	ldr	r3, [r7, #24]
 8001a60:	2b08      	cmp	r3, #8
 8001a62:	d007      	beq.n	8001a74 <HAL_RCC_OscConfig+0x308>
 8001a64:	69bb      	ldr	r3, [r7, #24]
 8001a66:	2b18      	cmp	r3, #24
 8001a68:	d13a      	bne.n	8001ae0 <HAL_RCC_OscConfig+0x374>
 8001a6a:	697b      	ldr	r3, [r7, #20]
 8001a6c:	f003 0303 	and.w	r3, r3, #3
 8001a70:	2b01      	cmp	r3, #1
 8001a72:	d135      	bne.n	8001ae0 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001a74:	4b7b      	ldr	r3, [pc, #492]	; (8001c64 <HAL_RCC_OscConfig+0x4f8>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d005      	beq.n	8001a8c <HAL_RCC_OscConfig+0x320>
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	69db      	ldr	r3, [r3, #28]
 8001a84:	2b80      	cmp	r3, #128	; 0x80
 8001a86:	d001      	beq.n	8001a8c <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8001a88:	2301      	movs	r3, #1
 8001a8a:	e296      	b.n	8001fba <HAL_RCC_OscConfig+0x84e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001a8c:	f7ff f996 	bl	8000dbc <HAL_GetREVID>
 8001a90:	4603      	mov	r3, r0
 8001a92:	f241 0203 	movw	r2, #4099	; 0x1003
 8001a96:	4293      	cmp	r3, r2
 8001a98:	d817      	bhi.n	8001aca <HAL_RCC_OscConfig+0x35e>
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	6a1b      	ldr	r3, [r3, #32]
 8001a9e:	2b20      	cmp	r3, #32
 8001aa0:	d108      	bne.n	8001ab4 <HAL_RCC_OscConfig+0x348>
 8001aa2:	4b70      	ldr	r3, [pc, #448]	; (8001c64 <HAL_RCC_OscConfig+0x4f8>)
 8001aa4:	685b      	ldr	r3, [r3, #4]
 8001aa6:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8001aaa:	4a6e      	ldr	r2, [pc, #440]	; (8001c64 <HAL_RCC_OscConfig+0x4f8>)
 8001aac:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8001ab0:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001ab2:	e075      	b.n	8001ba0 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001ab4:	4b6b      	ldr	r3, [pc, #428]	; (8001c64 <HAL_RCC_OscConfig+0x4f8>)
 8001ab6:	685b      	ldr	r3, [r3, #4]
 8001ab8:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	6a1b      	ldr	r3, [r3, #32]
 8001ac0:	069b      	lsls	r3, r3, #26
 8001ac2:	4968      	ldr	r1, [pc, #416]	; (8001c64 <HAL_RCC_OscConfig+0x4f8>)
 8001ac4:	4313      	orrs	r3, r2
 8001ac6:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001ac8:	e06a      	b.n	8001ba0 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001aca:	4b66      	ldr	r3, [pc, #408]	; (8001c64 <HAL_RCC_OscConfig+0x4f8>)
 8001acc:	68db      	ldr	r3, [r3, #12]
 8001ace:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	6a1b      	ldr	r3, [r3, #32]
 8001ad6:	061b      	lsls	r3, r3, #24
 8001ad8:	4962      	ldr	r1, [pc, #392]	; (8001c64 <HAL_RCC_OscConfig+0x4f8>)
 8001ada:	4313      	orrs	r3, r2
 8001adc:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001ade:	e05f      	b.n	8001ba0 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	69db      	ldr	r3, [r3, #28]
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d042      	beq.n	8001b6e <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8001ae8:	4b5e      	ldr	r3, [pc, #376]	; (8001c64 <HAL_RCC_OscConfig+0x4f8>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	4a5d      	ldr	r2, [pc, #372]	; (8001c64 <HAL_RCC_OscConfig+0x4f8>)
 8001aee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001af2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001af4:	f7ff f932 	bl	8000d5c <HAL_GetTick>
 8001af8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001afa:	e008      	b.n	8001b0e <HAL_RCC_OscConfig+0x3a2>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8001afc:	f7ff f92e 	bl	8000d5c <HAL_GetTick>
 8001b00:	4602      	mov	r2, r0
 8001b02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b04:	1ad3      	subs	r3, r2, r3
 8001b06:	2b02      	cmp	r3, #2
 8001b08:	d901      	bls.n	8001b0e <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8001b0a:	2303      	movs	r3, #3
 8001b0c:	e255      	b.n	8001fba <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001b0e:	4b55      	ldr	r3, [pc, #340]	; (8001c64 <HAL_RCC_OscConfig+0x4f8>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d0f0      	beq.n	8001afc <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001b1a:	f7ff f94f 	bl	8000dbc <HAL_GetREVID>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	f241 0203 	movw	r2, #4099	; 0x1003
 8001b24:	4293      	cmp	r3, r2
 8001b26:	d817      	bhi.n	8001b58 <HAL_RCC_OscConfig+0x3ec>
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	6a1b      	ldr	r3, [r3, #32]
 8001b2c:	2b20      	cmp	r3, #32
 8001b2e:	d108      	bne.n	8001b42 <HAL_RCC_OscConfig+0x3d6>
 8001b30:	4b4c      	ldr	r3, [pc, #304]	; (8001c64 <HAL_RCC_OscConfig+0x4f8>)
 8001b32:	685b      	ldr	r3, [r3, #4]
 8001b34:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8001b38:	4a4a      	ldr	r2, [pc, #296]	; (8001c64 <HAL_RCC_OscConfig+0x4f8>)
 8001b3a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8001b3e:	6053      	str	r3, [r2, #4]
 8001b40:	e02e      	b.n	8001ba0 <HAL_RCC_OscConfig+0x434>
 8001b42:	4b48      	ldr	r3, [pc, #288]	; (8001c64 <HAL_RCC_OscConfig+0x4f8>)
 8001b44:	685b      	ldr	r3, [r3, #4]
 8001b46:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	6a1b      	ldr	r3, [r3, #32]
 8001b4e:	069b      	lsls	r3, r3, #26
 8001b50:	4944      	ldr	r1, [pc, #272]	; (8001c64 <HAL_RCC_OscConfig+0x4f8>)
 8001b52:	4313      	orrs	r3, r2
 8001b54:	604b      	str	r3, [r1, #4]
 8001b56:	e023      	b.n	8001ba0 <HAL_RCC_OscConfig+0x434>
 8001b58:	4b42      	ldr	r3, [pc, #264]	; (8001c64 <HAL_RCC_OscConfig+0x4f8>)
 8001b5a:	68db      	ldr	r3, [r3, #12]
 8001b5c:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	6a1b      	ldr	r3, [r3, #32]
 8001b64:	061b      	lsls	r3, r3, #24
 8001b66:	493f      	ldr	r1, [pc, #252]	; (8001c64 <HAL_RCC_OscConfig+0x4f8>)
 8001b68:	4313      	orrs	r3, r2
 8001b6a:	60cb      	str	r3, [r1, #12]
 8001b6c:	e018      	b.n	8001ba0 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8001b6e:	4b3d      	ldr	r3, [pc, #244]	; (8001c64 <HAL_RCC_OscConfig+0x4f8>)
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	4a3c      	ldr	r2, [pc, #240]	; (8001c64 <HAL_RCC_OscConfig+0x4f8>)
 8001b74:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001b78:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b7a:	f7ff f8ef 	bl	8000d5c <HAL_GetTick>
 8001b7e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001b80:	e008      	b.n	8001b94 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8001b82:	f7ff f8eb 	bl	8000d5c <HAL_GetTick>
 8001b86:	4602      	mov	r2, r0
 8001b88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b8a:	1ad3      	subs	r3, r2, r3
 8001b8c:	2b02      	cmp	r3, #2
 8001b8e:	d901      	bls.n	8001b94 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001b90:	2303      	movs	r3, #3
 8001b92:	e212      	b.n	8001fba <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001b94:	4b33      	ldr	r3, [pc, #204]	; (8001c64 <HAL_RCC_OscConfig+0x4f8>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d1f0      	bne.n	8001b82 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	f003 0308 	and.w	r3, r3, #8
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d036      	beq.n	8001c1a <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	695b      	ldr	r3, [r3, #20]
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d019      	beq.n	8001be8 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001bb4:	4b2b      	ldr	r3, [pc, #172]	; (8001c64 <HAL_RCC_OscConfig+0x4f8>)
 8001bb6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001bb8:	4a2a      	ldr	r2, [pc, #168]	; (8001c64 <HAL_RCC_OscConfig+0x4f8>)
 8001bba:	f043 0301 	orr.w	r3, r3, #1
 8001bbe:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bc0:	f7ff f8cc 	bl	8000d5c <HAL_GetTick>
 8001bc4:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001bc6:	e008      	b.n	8001bda <HAL_RCC_OscConfig+0x46e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001bc8:	f7ff f8c8 	bl	8000d5c <HAL_GetTick>
 8001bcc:	4602      	mov	r2, r0
 8001bce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bd0:	1ad3      	subs	r3, r2, r3
 8001bd2:	2b02      	cmp	r3, #2
 8001bd4:	d901      	bls.n	8001bda <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8001bd6:	2303      	movs	r3, #3
 8001bd8:	e1ef      	b.n	8001fba <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001bda:	4b22      	ldr	r3, [pc, #136]	; (8001c64 <HAL_RCC_OscConfig+0x4f8>)
 8001bdc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001bde:	f003 0302 	and.w	r3, r3, #2
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d0f0      	beq.n	8001bc8 <HAL_RCC_OscConfig+0x45c>
 8001be6:	e018      	b.n	8001c1a <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001be8:	4b1e      	ldr	r3, [pc, #120]	; (8001c64 <HAL_RCC_OscConfig+0x4f8>)
 8001bea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001bec:	4a1d      	ldr	r2, [pc, #116]	; (8001c64 <HAL_RCC_OscConfig+0x4f8>)
 8001bee:	f023 0301 	bic.w	r3, r3, #1
 8001bf2:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bf4:	f7ff f8b2 	bl	8000d5c <HAL_GetTick>
 8001bf8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001bfa:	e008      	b.n	8001c0e <HAL_RCC_OscConfig+0x4a2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001bfc:	f7ff f8ae 	bl	8000d5c <HAL_GetTick>
 8001c00:	4602      	mov	r2, r0
 8001c02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c04:	1ad3      	subs	r3, r2, r3
 8001c06:	2b02      	cmp	r3, #2
 8001c08:	d901      	bls.n	8001c0e <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8001c0a:	2303      	movs	r3, #3
 8001c0c:	e1d5      	b.n	8001fba <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001c0e:	4b15      	ldr	r3, [pc, #84]	; (8001c64 <HAL_RCC_OscConfig+0x4f8>)
 8001c10:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001c12:	f003 0302 	and.w	r3, r3, #2
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d1f0      	bne.n	8001bfc <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	f003 0320 	and.w	r3, r3, #32
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d039      	beq.n	8001c9a <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	699b      	ldr	r3, [r3, #24]
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d01c      	beq.n	8001c68 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001c2e:	4b0d      	ldr	r3, [pc, #52]	; (8001c64 <HAL_RCC_OscConfig+0x4f8>)
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	4a0c      	ldr	r2, [pc, #48]	; (8001c64 <HAL_RCC_OscConfig+0x4f8>)
 8001c34:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001c38:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001c3a:	f7ff f88f 	bl	8000d5c <HAL_GetTick>
 8001c3e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001c40:	e008      	b.n	8001c54 <HAL_RCC_OscConfig+0x4e8>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8001c42:	f7ff f88b 	bl	8000d5c <HAL_GetTick>
 8001c46:	4602      	mov	r2, r0
 8001c48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c4a:	1ad3      	subs	r3, r2, r3
 8001c4c:	2b02      	cmp	r3, #2
 8001c4e:	d901      	bls.n	8001c54 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8001c50:	2303      	movs	r3, #3
 8001c52:	e1b2      	b.n	8001fba <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001c54:	4b03      	ldr	r3, [pc, #12]	; (8001c64 <HAL_RCC_OscConfig+0x4f8>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d0f0      	beq.n	8001c42 <HAL_RCC_OscConfig+0x4d6>
 8001c60:	e01b      	b.n	8001c9a <HAL_RCC_OscConfig+0x52e>
 8001c62:	bf00      	nop
 8001c64:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001c68:	4b9b      	ldr	r3, [pc, #620]	; (8001ed8 <HAL_RCC_OscConfig+0x76c>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	4a9a      	ldr	r2, [pc, #616]	; (8001ed8 <HAL_RCC_OscConfig+0x76c>)
 8001c6e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001c72:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001c74:	f7ff f872 	bl	8000d5c <HAL_GetTick>
 8001c78:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001c7a:	e008      	b.n	8001c8e <HAL_RCC_OscConfig+0x522>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8001c7c:	f7ff f86e 	bl	8000d5c <HAL_GetTick>
 8001c80:	4602      	mov	r2, r0
 8001c82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c84:	1ad3      	subs	r3, r2, r3
 8001c86:	2b02      	cmp	r3, #2
 8001c88:	d901      	bls.n	8001c8e <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8001c8a:	2303      	movs	r3, #3
 8001c8c:	e195      	b.n	8001fba <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001c8e:	4b92      	ldr	r3, [pc, #584]	; (8001ed8 <HAL_RCC_OscConfig+0x76c>)
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d1f0      	bne.n	8001c7c <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	f003 0304 	and.w	r3, r3, #4
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	f000 8081 	beq.w	8001daa <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001ca8:	4b8c      	ldr	r3, [pc, #560]	; (8001edc <HAL_RCC_OscConfig+0x770>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	4a8b      	ldr	r2, [pc, #556]	; (8001edc <HAL_RCC_OscConfig+0x770>)
 8001cae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001cb2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001cb4:	f7ff f852 	bl	8000d5c <HAL_GetTick>
 8001cb8:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001cba:	e008      	b.n	8001cce <HAL_RCC_OscConfig+0x562>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8001cbc:	f7ff f84e 	bl	8000d5c <HAL_GetTick>
 8001cc0:	4602      	mov	r2, r0
 8001cc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cc4:	1ad3      	subs	r3, r2, r3
 8001cc6:	2b64      	cmp	r3, #100	; 0x64
 8001cc8:	d901      	bls.n	8001cce <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8001cca:	2303      	movs	r3, #3
 8001ccc:	e175      	b.n	8001fba <HAL_RCC_OscConfig+0x84e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001cce:	4b83      	ldr	r3, [pc, #524]	; (8001edc <HAL_RCC_OscConfig+0x770>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d0f0      	beq.n	8001cbc <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	689b      	ldr	r3, [r3, #8]
 8001cde:	2b01      	cmp	r3, #1
 8001ce0:	d106      	bne.n	8001cf0 <HAL_RCC_OscConfig+0x584>
 8001ce2:	4b7d      	ldr	r3, [pc, #500]	; (8001ed8 <HAL_RCC_OscConfig+0x76c>)
 8001ce4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ce6:	4a7c      	ldr	r2, [pc, #496]	; (8001ed8 <HAL_RCC_OscConfig+0x76c>)
 8001ce8:	f043 0301 	orr.w	r3, r3, #1
 8001cec:	6713      	str	r3, [r2, #112]	; 0x70
 8001cee:	e02d      	b.n	8001d4c <HAL_RCC_OscConfig+0x5e0>
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	689b      	ldr	r3, [r3, #8]
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d10c      	bne.n	8001d12 <HAL_RCC_OscConfig+0x5a6>
 8001cf8:	4b77      	ldr	r3, [pc, #476]	; (8001ed8 <HAL_RCC_OscConfig+0x76c>)
 8001cfa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001cfc:	4a76      	ldr	r2, [pc, #472]	; (8001ed8 <HAL_RCC_OscConfig+0x76c>)
 8001cfe:	f023 0301 	bic.w	r3, r3, #1
 8001d02:	6713      	str	r3, [r2, #112]	; 0x70
 8001d04:	4b74      	ldr	r3, [pc, #464]	; (8001ed8 <HAL_RCC_OscConfig+0x76c>)
 8001d06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d08:	4a73      	ldr	r2, [pc, #460]	; (8001ed8 <HAL_RCC_OscConfig+0x76c>)
 8001d0a:	f023 0304 	bic.w	r3, r3, #4
 8001d0e:	6713      	str	r3, [r2, #112]	; 0x70
 8001d10:	e01c      	b.n	8001d4c <HAL_RCC_OscConfig+0x5e0>
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	689b      	ldr	r3, [r3, #8]
 8001d16:	2b05      	cmp	r3, #5
 8001d18:	d10c      	bne.n	8001d34 <HAL_RCC_OscConfig+0x5c8>
 8001d1a:	4b6f      	ldr	r3, [pc, #444]	; (8001ed8 <HAL_RCC_OscConfig+0x76c>)
 8001d1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d1e:	4a6e      	ldr	r2, [pc, #440]	; (8001ed8 <HAL_RCC_OscConfig+0x76c>)
 8001d20:	f043 0304 	orr.w	r3, r3, #4
 8001d24:	6713      	str	r3, [r2, #112]	; 0x70
 8001d26:	4b6c      	ldr	r3, [pc, #432]	; (8001ed8 <HAL_RCC_OscConfig+0x76c>)
 8001d28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d2a:	4a6b      	ldr	r2, [pc, #428]	; (8001ed8 <HAL_RCC_OscConfig+0x76c>)
 8001d2c:	f043 0301 	orr.w	r3, r3, #1
 8001d30:	6713      	str	r3, [r2, #112]	; 0x70
 8001d32:	e00b      	b.n	8001d4c <HAL_RCC_OscConfig+0x5e0>
 8001d34:	4b68      	ldr	r3, [pc, #416]	; (8001ed8 <HAL_RCC_OscConfig+0x76c>)
 8001d36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d38:	4a67      	ldr	r2, [pc, #412]	; (8001ed8 <HAL_RCC_OscConfig+0x76c>)
 8001d3a:	f023 0301 	bic.w	r3, r3, #1
 8001d3e:	6713      	str	r3, [r2, #112]	; 0x70
 8001d40:	4b65      	ldr	r3, [pc, #404]	; (8001ed8 <HAL_RCC_OscConfig+0x76c>)
 8001d42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d44:	4a64      	ldr	r2, [pc, #400]	; (8001ed8 <HAL_RCC_OscConfig+0x76c>)
 8001d46:	f023 0304 	bic.w	r3, r3, #4
 8001d4a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	689b      	ldr	r3, [r3, #8]
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d015      	beq.n	8001d80 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d54:	f7ff f802 	bl	8000d5c <HAL_GetTick>
 8001d58:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001d5a:	e00a      	b.n	8001d72 <HAL_RCC_OscConfig+0x606>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d5c:	f7fe fffe 	bl	8000d5c <HAL_GetTick>
 8001d60:	4602      	mov	r2, r0
 8001d62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d64:	1ad3      	subs	r3, r2, r3
 8001d66:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d6a:	4293      	cmp	r3, r2
 8001d6c:	d901      	bls.n	8001d72 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8001d6e:	2303      	movs	r3, #3
 8001d70:	e123      	b.n	8001fba <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001d72:	4b59      	ldr	r3, [pc, #356]	; (8001ed8 <HAL_RCC_OscConfig+0x76c>)
 8001d74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d76:	f003 0302 	and.w	r3, r3, #2
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d0ee      	beq.n	8001d5c <HAL_RCC_OscConfig+0x5f0>
 8001d7e:	e014      	b.n	8001daa <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d80:	f7fe ffec 	bl	8000d5c <HAL_GetTick>
 8001d84:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001d86:	e00a      	b.n	8001d9e <HAL_RCC_OscConfig+0x632>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d88:	f7fe ffe8 	bl	8000d5c <HAL_GetTick>
 8001d8c:	4602      	mov	r2, r0
 8001d8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d90:	1ad3      	subs	r3, r2, r3
 8001d92:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d96:	4293      	cmp	r3, r2
 8001d98:	d901      	bls.n	8001d9e <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8001d9a:	2303      	movs	r3, #3
 8001d9c:	e10d      	b.n	8001fba <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001d9e:	4b4e      	ldr	r3, [pc, #312]	; (8001ed8 <HAL_RCC_OscConfig+0x76c>)
 8001da0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001da2:	f003 0302 	and.w	r3, r3, #2
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d1ee      	bne.n	8001d88 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	f000 8102 	beq.w	8001fb8 <HAL_RCC_OscConfig+0x84c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8001db4:	4b48      	ldr	r3, [pc, #288]	; (8001ed8 <HAL_RCC_OscConfig+0x76c>)
 8001db6:	691b      	ldr	r3, [r3, #16]
 8001db8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001dbc:	2b18      	cmp	r3, #24
 8001dbe:	f000 80bd 	beq.w	8001f3c <HAL_RCC_OscConfig+0x7d0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dc6:	2b02      	cmp	r3, #2
 8001dc8:	f040 809e 	bne.w	8001f08 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001dcc:	4b42      	ldr	r3, [pc, #264]	; (8001ed8 <HAL_RCC_OscConfig+0x76c>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	4a41      	ldr	r2, [pc, #260]	; (8001ed8 <HAL_RCC_OscConfig+0x76c>)
 8001dd2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001dd6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dd8:	f7fe ffc0 	bl	8000d5c <HAL_GetTick>
 8001ddc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001dde:	e008      	b.n	8001df2 <HAL_RCC_OscConfig+0x686>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001de0:	f7fe ffbc 	bl	8000d5c <HAL_GetTick>
 8001de4:	4602      	mov	r2, r0
 8001de6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001de8:	1ad3      	subs	r3, r2, r3
 8001dea:	2b02      	cmp	r3, #2
 8001dec:	d901      	bls.n	8001df2 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8001dee:	2303      	movs	r3, #3
 8001df0:	e0e3      	b.n	8001fba <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001df2:	4b39      	ldr	r3, [pc, #228]	; (8001ed8 <HAL_RCC_OscConfig+0x76c>)
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d1f0      	bne.n	8001de0 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001dfe:	4b36      	ldr	r3, [pc, #216]	; (8001ed8 <HAL_RCC_OscConfig+0x76c>)
 8001e00:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001e02:	4b37      	ldr	r3, [pc, #220]	; (8001ee0 <HAL_RCC_OscConfig+0x774>)
 8001e04:	4013      	ands	r3, r2
 8001e06:	687a      	ldr	r2, [r7, #4]
 8001e08:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8001e0a:	687a      	ldr	r2, [r7, #4]
 8001e0c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001e0e:	0112      	lsls	r2, r2, #4
 8001e10:	430a      	orrs	r2, r1
 8001e12:	4931      	ldr	r1, [pc, #196]	; (8001ed8 <HAL_RCC_OscConfig+0x76c>)
 8001e14:	4313      	orrs	r3, r2
 8001e16:	628b      	str	r3, [r1, #40]	; 0x28
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e1c:	3b01      	subs	r3, #1
 8001e1e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e26:	3b01      	subs	r3, #1
 8001e28:	025b      	lsls	r3, r3, #9
 8001e2a:	b29b      	uxth	r3, r3
 8001e2c:	431a      	orrs	r2, r3
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e32:	3b01      	subs	r3, #1
 8001e34:	041b      	lsls	r3, r3, #16
 8001e36:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8001e3a:	431a      	orrs	r2, r3
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e40:	3b01      	subs	r3, #1
 8001e42:	061b      	lsls	r3, r3, #24
 8001e44:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8001e48:	4923      	ldr	r1, [pc, #140]	; (8001ed8 <HAL_RCC_OscConfig+0x76c>)
 8001e4a:	4313      	orrs	r3, r2
 8001e4c:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8001e4e:	4b22      	ldr	r3, [pc, #136]	; (8001ed8 <HAL_RCC_OscConfig+0x76c>)
 8001e50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e52:	4a21      	ldr	r2, [pc, #132]	; (8001ed8 <HAL_RCC_OscConfig+0x76c>)
 8001e54:	f023 0301 	bic.w	r3, r3, #1
 8001e58:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001e5a:	4b1f      	ldr	r3, [pc, #124]	; (8001ed8 <HAL_RCC_OscConfig+0x76c>)
 8001e5c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001e5e:	4b21      	ldr	r3, [pc, #132]	; (8001ee4 <HAL_RCC_OscConfig+0x778>)
 8001e60:	4013      	ands	r3, r2
 8001e62:	687a      	ldr	r2, [r7, #4]
 8001e64:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001e66:	00d2      	lsls	r2, r2, #3
 8001e68:	491b      	ldr	r1, [pc, #108]	; (8001ed8 <HAL_RCC_OscConfig+0x76c>)
 8001e6a:	4313      	orrs	r3, r2
 8001e6c:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8001e6e:	4b1a      	ldr	r3, [pc, #104]	; (8001ed8 <HAL_RCC_OscConfig+0x76c>)
 8001e70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e72:	f023 020c 	bic.w	r2, r3, #12
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e7a:	4917      	ldr	r1, [pc, #92]	; (8001ed8 <HAL_RCC_OscConfig+0x76c>)
 8001e7c:	4313      	orrs	r3, r2
 8001e7e:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8001e80:	4b15      	ldr	r3, [pc, #84]	; (8001ed8 <HAL_RCC_OscConfig+0x76c>)
 8001e82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e84:	f023 0202 	bic.w	r2, r3, #2
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e8c:	4912      	ldr	r1, [pc, #72]	; (8001ed8 <HAL_RCC_OscConfig+0x76c>)
 8001e8e:	4313      	orrs	r3, r2
 8001e90:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8001e92:	4b11      	ldr	r3, [pc, #68]	; (8001ed8 <HAL_RCC_OscConfig+0x76c>)
 8001e94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e96:	4a10      	ldr	r2, [pc, #64]	; (8001ed8 <HAL_RCC_OscConfig+0x76c>)
 8001e98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e9c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001e9e:	4b0e      	ldr	r3, [pc, #56]	; (8001ed8 <HAL_RCC_OscConfig+0x76c>)
 8001ea0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ea2:	4a0d      	ldr	r2, [pc, #52]	; (8001ed8 <HAL_RCC_OscConfig+0x76c>)
 8001ea4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ea8:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8001eaa:	4b0b      	ldr	r3, [pc, #44]	; (8001ed8 <HAL_RCC_OscConfig+0x76c>)
 8001eac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001eae:	4a0a      	ldr	r2, [pc, #40]	; (8001ed8 <HAL_RCC_OscConfig+0x76c>)
 8001eb0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001eb4:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8001eb6:	4b08      	ldr	r3, [pc, #32]	; (8001ed8 <HAL_RCC_OscConfig+0x76c>)
 8001eb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001eba:	4a07      	ldr	r2, [pc, #28]	; (8001ed8 <HAL_RCC_OscConfig+0x76c>)
 8001ebc:	f043 0301 	orr.w	r3, r3, #1
 8001ec0:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ec2:	4b05      	ldr	r3, [pc, #20]	; (8001ed8 <HAL_RCC_OscConfig+0x76c>)
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	4a04      	ldr	r2, [pc, #16]	; (8001ed8 <HAL_RCC_OscConfig+0x76c>)
 8001ec8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001ecc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ece:	f7fe ff45 	bl	8000d5c <HAL_GetTick>
 8001ed2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001ed4:	e011      	b.n	8001efa <HAL_RCC_OscConfig+0x78e>
 8001ed6:	bf00      	nop
 8001ed8:	58024400 	.word	0x58024400
 8001edc:	58024800 	.word	0x58024800
 8001ee0:	fffffc0c 	.word	0xfffffc0c
 8001ee4:	ffff0007 	.word	0xffff0007
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ee8:	f7fe ff38 	bl	8000d5c <HAL_GetTick>
 8001eec:	4602      	mov	r2, r0
 8001eee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ef0:	1ad3      	subs	r3, r2, r3
 8001ef2:	2b02      	cmp	r3, #2
 8001ef4:	d901      	bls.n	8001efa <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8001ef6:	2303      	movs	r3, #3
 8001ef8:	e05f      	b.n	8001fba <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001efa:	4b32      	ldr	r3, [pc, #200]	; (8001fc4 <HAL_RCC_OscConfig+0x858>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d0f0      	beq.n	8001ee8 <HAL_RCC_OscConfig+0x77c>
 8001f06:	e057      	b.n	8001fb8 <HAL_RCC_OscConfig+0x84c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f08:	4b2e      	ldr	r3, [pc, #184]	; (8001fc4 <HAL_RCC_OscConfig+0x858>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	4a2d      	ldr	r2, [pc, #180]	; (8001fc4 <HAL_RCC_OscConfig+0x858>)
 8001f0e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001f12:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f14:	f7fe ff22 	bl	8000d5c <HAL_GetTick>
 8001f18:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001f1a:	e008      	b.n	8001f2e <HAL_RCC_OscConfig+0x7c2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f1c:	f7fe ff1e 	bl	8000d5c <HAL_GetTick>
 8001f20:	4602      	mov	r2, r0
 8001f22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f24:	1ad3      	subs	r3, r2, r3
 8001f26:	2b02      	cmp	r3, #2
 8001f28:	d901      	bls.n	8001f2e <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8001f2a:	2303      	movs	r3, #3
 8001f2c:	e045      	b.n	8001fba <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001f2e:	4b25      	ldr	r3, [pc, #148]	; (8001fc4 <HAL_RCC_OscConfig+0x858>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d1f0      	bne.n	8001f1c <HAL_RCC_OscConfig+0x7b0>
 8001f3a:	e03d      	b.n	8001fb8 <HAL_RCC_OscConfig+0x84c>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8001f3c:	4b21      	ldr	r3, [pc, #132]	; (8001fc4 <HAL_RCC_OscConfig+0x858>)
 8001f3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f40:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8001f42:	4b20      	ldr	r3, [pc, #128]	; (8001fc4 <HAL_RCC_OscConfig+0x858>)
 8001f44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f46:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f4c:	2b01      	cmp	r3, #1
 8001f4e:	d031      	beq.n	8001fb4 <HAL_RCC_OscConfig+0x848>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f50:	693b      	ldr	r3, [r7, #16]
 8001f52:	f003 0203 	and.w	r2, r3, #3
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001f5a:	429a      	cmp	r2, r3
 8001f5c:	d12a      	bne.n	8001fb4 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8001f5e:	693b      	ldr	r3, [r7, #16]
 8001f60:	091b      	lsrs	r3, r3, #4
 8001f62:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f6a:	429a      	cmp	r2, r3
 8001f6c:	d122      	bne.n	8001fb4 <HAL_RCC_OscConfig+0x848>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f78:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8001f7a:	429a      	cmp	r2, r3
 8001f7c:	d11a      	bne.n	8001fb4 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	0a5b      	lsrs	r3, r3, #9
 8001f82:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f8a:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001f8c:	429a      	cmp	r2, r3
 8001f8e:	d111      	bne.n	8001fb4 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	0c1b      	lsrs	r3, r3, #16
 8001f94:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f9c:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001f9e:	429a      	cmp	r2, r3
 8001fa0:	d108      	bne.n	8001fb4 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	0e1b      	lsrs	r3, r3, #24
 8001fa6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001fae:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001fb0:	429a      	cmp	r2, r3
 8001fb2:	d001      	beq.n	8001fb8 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8001fb4:	2301      	movs	r3, #1
 8001fb6:	e000      	b.n	8001fba <HAL_RCC_OscConfig+0x84e>
      }
    }
  }
  return HAL_OK;
 8001fb8:	2300      	movs	r3, #0
}
 8001fba:	4618      	mov	r0, r3
 8001fbc:	3730      	adds	r7, #48	; 0x30
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bd80      	pop	{r7, pc}
 8001fc2:	bf00      	nop
 8001fc4:	58024400 	.word	0x58024400

08001fc8 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b086      	sub	sp, #24
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
 8001fd0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d101      	bne.n	8001fdc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001fd8:	2301      	movs	r3, #1
 8001fda:	e19c      	b.n	8002316 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001fdc:	4b8a      	ldr	r3, [pc, #552]	; (8002208 <HAL_RCC_ClockConfig+0x240>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	f003 030f 	and.w	r3, r3, #15
 8001fe4:	683a      	ldr	r2, [r7, #0]
 8001fe6:	429a      	cmp	r2, r3
 8001fe8:	d910      	bls.n	800200c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fea:	4b87      	ldr	r3, [pc, #540]	; (8002208 <HAL_RCC_ClockConfig+0x240>)
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f023 020f 	bic.w	r2, r3, #15
 8001ff2:	4985      	ldr	r1, [pc, #532]	; (8002208 <HAL_RCC_ClockConfig+0x240>)
 8001ff4:	683b      	ldr	r3, [r7, #0]
 8001ff6:	4313      	orrs	r3, r2
 8001ff8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ffa:	4b83      	ldr	r3, [pc, #524]	; (8002208 <HAL_RCC_ClockConfig+0x240>)
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	f003 030f 	and.w	r3, r3, #15
 8002002:	683a      	ldr	r2, [r7, #0]
 8002004:	429a      	cmp	r2, r3
 8002006:	d001      	beq.n	800200c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002008:	2301      	movs	r3, #1
 800200a:	e184      	b.n	8002316 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f003 0304 	and.w	r3, r3, #4
 8002014:	2b00      	cmp	r3, #0
 8002016:	d010      	beq.n	800203a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	691a      	ldr	r2, [r3, #16]
 800201c:	4b7b      	ldr	r3, [pc, #492]	; (800220c <HAL_RCC_ClockConfig+0x244>)
 800201e:	699b      	ldr	r3, [r3, #24]
 8002020:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002024:	429a      	cmp	r2, r3
 8002026:	d908      	bls.n	800203a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002028:	4b78      	ldr	r3, [pc, #480]	; (800220c <HAL_RCC_ClockConfig+0x244>)
 800202a:	699b      	ldr	r3, [r3, #24]
 800202c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	691b      	ldr	r3, [r3, #16]
 8002034:	4975      	ldr	r1, [pc, #468]	; (800220c <HAL_RCC_ClockConfig+0x244>)
 8002036:	4313      	orrs	r3, r2
 8002038:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f003 0308 	and.w	r3, r3, #8
 8002042:	2b00      	cmp	r3, #0
 8002044:	d010      	beq.n	8002068 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	695a      	ldr	r2, [r3, #20]
 800204a:	4b70      	ldr	r3, [pc, #448]	; (800220c <HAL_RCC_ClockConfig+0x244>)
 800204c:	69db      	ldr	r3, [r3, #28]
 800204e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002052:	429a      	cmp	r2, r3
 8002054:	d908      	bls.n	8002068 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002056:	4b6d      	ldr	r3, [pc, #436]	; (800220c <HAL_RCC_ClockConfig+0x244>)
 8002058:	69db      	ldr	r3, [r3, #28]
 800205a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	695b      	ldr	r3, [r3, #20]
 8002062:	496a      	ldr	r1, [pc, #424]	; (800220c <HAL_RCC_ClockConfig+0x244>)
 8002064:	4313      	orrs	r3, r2
 8002066:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f003 0310 	and.w	r3, r3, #16
 8002070:	2b00      	cmp	r3, #0
 8002072:	d010      	beq.n	8002096 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	699a      	ldr	r2, [r3, #24]
 8002078:	4b64      	ldr	r3, [pc, #400]	; (800220c <HAL_RCC_ClockConfig+0x244>)
 800207a:	69db      	ldr	r3, [r3, #28]
 800207c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002080:	429a      	cmp	r2, r3
 8002082:	d908      	bls.n	8002096 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002084:	4b61      	ldr	r3, [pc, #388]	; (800220c <HAL_RCC_ClockConfig+0x244>)
 8002086:	69db      	ldr	r3, [r3, #28]
 8002088:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	699b      	ldr	r3, [r3, #24]
 8002090:	495e      	ldr	r1, [pc, #376]	; (800220c <HAL_RCC_ClockConfig+0x244>)
 8002092:	4313      	orrs	r3, r2
 8002094:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f003 0320 	and.w	r3, r3, #32
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d010      	beq.n	80020c4 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	69da      	ldr	r2, [r3, #28]
 80020a6:	4b59      	ldr	r3, [pc, #356]	; (800220c <HAL_RCC_ClockConfig+0x244>)
 80020a8:	6a1b      	ldr	r3, [r3, #32]
 80020aa:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80020ae:	429a      	cmp	r2, r3
 80020b0:	d908      	bls.n	80020c4 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80020b2:	4b56      	ldr	r3, [pc, #344]	; (800220c <HAL_RCC_ClockConfig+0x244>)
 80020b4:	6a1b      	ldr	r3, [r3, #32]
 80020b6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	69db      	ldr	r3, [r3, #28]
 80020be:	4953      	ldr	r1, [pc, #332]	; (800220c <HAL_RCC_ClockConfig+0x244>)
 80020c0:	4313      	orrs	r3, r2
 80020c2:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f003 0302 	and.w	r3, r3, #2
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d010      	beq.n	80020f2 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	68da      	ldr	r2, [r3, #12]
 80020d4:	4b4d      	ldr	r3, [pc, #308]	; (800220c <HAL_RCC_ClockConfig+0x244>)
 80020d6:	699b      	ldr	r3, [r3, #24]
 80020d8:	f003 030f 	and.w	r3, r3, #15
 80020dc:	429a      	cmp	r2, r3
 80020de:	d908      	bls.n	80020f2 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80020e0:	4b4a      	ldr	r3, [pc, #296]	; (800220c <HAL_RCC_ClockConfig+0x244>)
 80020e2:	699b      	ldr	r3, [r3, #24]
 80020e4:	f023 020f 	bic.w	r2, r3, #15
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	68db      	ldr	r3, [r3, #12]
 80020ec:	4947      	ldr	r1, [pc, #284]	; (800220c <HAL_RCC_ClockConfig+0x244>)
 80020ee:	4313      	orrs	r3, r2
 80020f0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f003 0301 	and.w	r3, r3, #1
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d055      	beq.n	80021aa <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80020fe:	4b43      	ldr	r3, [pc, #268]	; (800220c <HAL_RCC_ClockConfig+0x244>)
 8002100:	699b      	ldr	r3, [r3, #24]
 8002102:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	689b      	ldr	r3, [r3, #8]
 800210a:	4940      	ldr	r1, [pc, #256]	; (800220c <HAL_RCC_ClockConfig+0x244>)
 800210c:	4313      	orrs	r3, r2
 800210e:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	685b      	ldr	r3, [r3, #4]
 8002114:	2b02      	cmp	r3, #2
 8002116:	d107      	bne.n	8002128 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002118:	4b3c      	ldr	r3, [pc, #240]	; (800220c <HAL_RCC_ClockConfig+0x244>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002120:	2b00      	cmp	r3, #0
 8002122:	d121      	bne.n	8002168 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002124:	2301      	movs	r3, #1
 8002126:	e0f6      	b.n	8002316 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	685b      	ldr	r3, [r3, #4]
 800212c:	2b03      	cmp	r3, #3
 800212e:	d107      	bne.n	8002140 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002130:	4b36      	ldr	r3, [pc, #216]	; (800220c <HAL_RCC_ClockConfig+0x244>)
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002138:	2b00      	cmp	r3, #0
 800213a:	d115      	bne.n	8002168 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800213c:	2301      	movs	r3, #1
 800213e:	e0ea      	b.n	8002316 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	685b      	ldr	r3, [r3, #4]
 8002144:	2b01      	cmp	r3, #1
 8002146:	d107      	bne.n	8002158 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002148:	4b30      	ldr	r3, [pc, #192]	; (800220c <HAL_RCC_ClockConfig+0x244>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002150:	2b00      	cmp	r3, #0
 8002152:	d109      	bne.n	8002168 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002154:	2301      	movs	r3, #1
 8002156:	e0de      	b.n	8002316 <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002158:	4b2c      	ldr	r3, [pc, #176]	; (800220c <HAL_RCC_ClockConfig+0x244>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f003 0304 	and.w	r3, r3, #4
 8002160:	2b00      	cmp	r3, #0
 8002162:	d101      	bne.n	8002168 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002164:	2301      	movs	r3, #1
 8002166:	e0d6      	b.n	8002316 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002168:	4b28      	ldr	r3, [pc, #160]	; (800220c <HAL_RCC_ClockConfig+0x244>)
 800216a:	691b      	ldr	r3, [r3, #16]
 800216c:	f023 0207 	bic.w	r2, r3, #7
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	685b      	ldr	r3, [r3, #4]
 8002174:	4925      	ldr	r1, [pc, #148]	; (800220c <HAL_RCC_ClockConfig+0x244>)
 8002176:	4313      	orrs	r3, r2
 8002178:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800217a:	f7fe fdef 	bl	8000d5c <HAL_GetTick>
 800217e:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002180:	e00a      	b.n	8002198 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002182:	f7fe fdeb 	bl	8000d5c <HAL_GetTick>
 8002186:	4602      	mov	r2, r0
 8002188:	697b      	ldr	r3, [r7, #20]
 800218a:	1ad3      	subs	r3, r2, r3
 800218c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002190:	4293      	cmp	r3, r2
 8002192:	d901      	bls.n	8002198 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8002194:	2303      	movs	r3, #3
 8002196:	e0be      	b.n	8002316 <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002198:	4b1c      	ldr	r3, [pc, #112]	; (800220c <HAL_RCC_ClockConfig+0x244>)
 800219a:	691b      	ldr	r3, [r3, #16]
 800219c:	f003 0238 	and.w	r2, r3, #56	; 0x38
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	685b      	ldr	r3, [r3, #4]
 80021a4:	00db      	lsls	r3, r3, #3
 80021a6:	429a      	cmp	r2, r3
 80021a8:	d1eb      	bne.n	8002182 <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f003 0302 	and.w	r3, r3, #2
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d010      	beq.n	80021d8 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	68da      	ldr	r2, [r3, #12]
 80021ba:	4b14      	ldr	r3, [pc, #80]	; (800220c <HAL_RCC_ClockConfig+0x244>)
 80021bc:	699b      	ldr	r3, [r3, #24]
 80021be:	f003 030f 	and.w	r3, r3, #15
 80021c2:	429a      	cmp	r2, r3
 80021c4:	d208      	bcs.n	80021d8 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80021c6:	4b11      	ldr	r3, [pc, #68]	; (800220c <HAL_RCC_ClockConfig+0x244>)
 80021c8:	699b      	ldr	r3, [r3, #24]
 80021ca:	f023 020f 	bic.w	r2, r3, #15
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	68db      	ldr	r3, [r3, #12]
 80021d2:	490e      	ldr	r1, [pc, #56]	; (800220c <HAL_RCC_ClockConfig+0x244>)
 80021d4:	4313      	orrs	r3, r2
 80021d6:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80021d8:	4b0b      	ldr	r3, [pc, #44]	; (8002208 <HAL_RCC_ClockConfig+0x240>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f003 030f 	and.w	r3, r3, #15
 80021e0:	683a      	ldr	r2, [r7, #0]
 80021e2:	429a      	cmp	r2, r3
 80021e4:	d214      	bcs.n	8002210 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021e6:	4b08      	ldr	r3, [pc, #32]	; (8002208 <HAL_RCC_ClockConfig+0x240>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f023 020f 	bic.w	r2, r3, #15
 80021ee:	4906      	ldr	r1, [pc, #24]	; (8002208 <HAL_RCC_ClockConfig+0x240>)
 80021f0:	683b      	ldr	r3, [r7, #0]
 80021f2:	4313      	orrs	r3, r2
 80021f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80021f6:	4b04      	ldr	r3, [pc, #16]	; (8002208 <HAL_RCC_ClockConfig+0x240>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f003 030f 	and.w	r3, r3, #15
 80021fe:	683a      	ldr	r2, [r7, #0]
 8002200:	429a      	cmp	r2, r3
 8002202:	d005      	beq.n	8002210 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002204:	2301      	movs	r3, #1
 8002206:	e086      	b.n	8002316 <HAL_RCC_ClockConfig+0x34e>
 8002208:	52002000 	.word	0x52002000
 800220c:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f003 0304 	and.w	r3, r3, #4
 8002218:	2b00      	cmp	r3, #0
 800221a:	d010      	beq.n	800223e <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	691a      	ldr	r2, [r3, #16]
 8002220:	4b3f      	ldr	r3, [pc, #252]	; (8002320 <HAL_RCC_ClockConfig+0x358>)
 8002222:	699b      	ldr	r3, [r3, #24]
 8002224:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002228:	429a      	cmp	r2, r3
 800222a:	d208      	bcs.n	800223e <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800222c:	4b3c      	ldr	r3, [pc, #240]	; (8002320 <HAL_RCC_ClockConfig+0x358>)
 800222e:	699b      	ldr	r3, [r3, #24]
 8002230:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	691b      	ldr	r3, [r3, #16]
 8002238:	4939      	ldr	r1, [pc, #228]	; (8002320 <HAL_RCC_ClockConfig+0x358>)
 800223a:	4313      	orrs	r3, r2
 800223c:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f003 0308 	and.w	r3, r3, #8
 8002246:	2b00      	cmp	r3, #0
 8002248:	d010      	beq.n	800226c <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	695a      	ldr	r2, [r3, #20]
 800224e:	4b34      	ldr	r3, [pc, #208]	; (8002320 <HAL_RCC_ClockConfig+0x358>)
 8002250:	69db      	ldr	r3, [r3, #28]
 8002252:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002256:	429a      	cmp	r2, r3
 8002258:	d208      	bcs.n	800226c <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800225a:	4b31      	ldr	r3, [pc, #196]	; (8002320 <HAL_RCC_ClockConfig+0x358>)
 800225c:	69db      	ldr	r3, [r3, #28]
 800225e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	695b      	ldr	r3, [r3, #20]
 8002266:	492e      	ldr	r1, [pc, #184]	; (8002320 <HAL_RCC_ClockConfig+0x358>)
 8002268:	4313      	orrs	r3, r2
 800226a:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f003 0310 	and.w	r3, r3, #16
 8002274:	2b00      	cmp	r3, #0
 8002276:	d010      	beq.n	800229a <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	699a      	ldr	r2, [r3, #24]
 800227c:	4b28      	ldr	r3, [pc, #160]	; (8002320 <HAL_RCC_ClockConfig+0x358>)
 800227e:	69db      	ldr	r3, [r3, #28]
 8002280:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002284:	429a      	cmp	r2, r3
 8002286:	d208      	bcs.n	800229a <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002288:	4b25      	ldr	r3, [pc, #148]	; (8002320 <HAL_RCC_ClockConfig+0x358>)
 800228a:	69db      	ldr	r3, [r3, #28]
 800228c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	699b      	ldr	r3, [r3, #24]
 8002294:	4922      	ldr	r1, [pc, #136]	; (8002320 <HAL_RCC_ClockConfig+0x358>)
 8002296:	4313      	orrs	r3, r2
 8002298:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f003 0320 	and.w	r3, r3, #32
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d010      	beq.n	80022c8 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	69da      	ldr	r2, [r3, #28]
 80022aa:	4b1d      	ldr	r3, [pc, #116]	; (8002320 <HAL_RCC_ClockConfig+0x358>)
 80022ac:	6a1b      	ldr	r3, [r3, #32]
 80022ae:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80022b2:	429a      	cmp	r2, r3
 80022b4:	d208      	bcs.n	80022c8 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80022b6:	4b1a      	ldr	r3, [pc, #104]	; (8002320 <HAL_RCC_ClockConfig+0x358>)
 80022b8:	6a1b      	ldr	r3, [r3, #32]
 80022ba:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	69db      	ldr	r3, [r3, #28]
 80022c2:	4917      	ldr	r1, [pc, #92]	; (8002320 <HAL_RCC_ClockConfig+0x358>)
 80022c4:	4313      	orrs	r3, r2
 80022c6:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80022c8:	f000 f834 	bl	8002334 <HAL_RCC_GetSysClockFreq>
 80022cc:	4602      	mov	r2, r0
 80022ce:	4b14      	ldr	r3, [pc, #80]	; (8002320 <HAL_RCC_ClockConfig+0x358>)
 80022d0:	699b      	ldr	r3, [r3, #24]
 80022d2:	0a1b      	lsrs	r3, r3, #8
 80022d4:	f003 030f 	and.w	r3, r3, #15
 80022d8:	4912      	ldr	r1, [pc, #72]	; (8002324 <HAL_RCC_ClockConfig+0x35c>)
 80022da:	5ccb      	ldrb	r3, [r1, r3]
 80022dc:	f003 031f 	and.w	r3, r3, #31
 80022e0:	fa22 f303 	lsr.w	r3, r2, r3
 80022e4:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80022e6:	4b0e      	ldr	r3, [pc, #56]	; (8002320 <HAL_RCC_ClockConfig+0x358>)
 80022e8:	699b      	ldr	r3, [r3, #24]
 80022ea:	f003 030f 	and.w	r3, r3, #15
 80022ee:	4a0d      	ldr	r2, [pc, #52]	; (8002324 <HAL_RCC_ClockConfig+0x35c>)
 80022f0:	5cd3      	ldrb	r3, [r2, r3]
 80022f2:	f003 031f 	and.w	r3, r3, #31
 80022f6:	693a      	ldr	r2, [r7, #16]
 80022f8:	fa22 f303 	lsr.w	r3, r2, r3
 80022fc:	4a0a      	ldr	r2, [pc, #40]	; (8002328 <HAL_RCC_ClockConfig+0x360>)
 80022fe:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002300:	4a0a      	ldr	r2, [pc, #40]	; (800232c <HAL_RCC_ClockConfig+0x364>)
 8002302:	693b      	ldr	r3, [r7, #16]
 8002304:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8002306:	4b0a      	ldr	r3, [pc, #40]	; (8002330 <HAL_RCC_ClockConfig+0x368>)
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	4618      	mov	r0, r3
 800230c:	f7fe fcdc 	bl	8000cc8 <HAL_InitTick>
 8002310:	4603      	mov	r3, r0
 8002312:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8002314:	7bfb      	ldrb	r3, [r7, #15]
}
 8002316:	4618      	mov	r0, r3
 8002318:	3718      	adds	r7, #24
 800231a:	46bd      	mov	sp, r7
 800231c:	bd80      	pop	{r7, pc}
 800231e:	bf00      	nop
 8002320:	58024400 	.word	0x58024400
 8002324:	08003e00 	.word	0x08003e00
 8002328:	24000004 	.word	0x24000004
 800232c:	24000000 	.word	0x24000000
 8002330:	24000010 	.word	0x24000010

08002334 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002334:	b480      	push	{r7}
 8002336:	b089      	sub	sp, #36	; 0x24
 8002338:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800233a:	4bb3      	ldr	r3, [pc, #716]	; (8002608 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800233c:	691b      	ldr	r3, [r3, #16]
 800233e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002342:	2b18      	cmp	r3, #24
 8002344:	f200 8155 	bhi.w	80025f2 <HAL_RCC_GetSysClockFreq+0x2be>
 8002348:	a201      	add	r2, pc, #4	; (adr r2, 8002350 <HAL_RCC_GetSysClockFreq+0x1c>)
 800234a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800234e:	bf00      	nop
 8002350:	080023b5 	.word	0x080023b5
 8002354:	080025f3 	.word	0x080025f3
 8002358:	080025f3 	.word	0x080025f3
 800235c:	080025f3 	.word	0x080025f3
 8002360:	080025f3 	.word	0x080025f3
 8002364:	080025f3 	.word	0x080025f3
 8002368:	080025f3 	.word	0x080025f3
 800236c:	080025f3 	.word	0x080025f3
 8002370:	080023db 	.word	0x080023db
 8002374:	080025f3 	.word	0x080025f3
 8002378:	080025f3 	.word	0x080025f3
 800237c:	080025f3 	.word	0x080025f3
 8002380:	080025f3 	.word	0x080025f3
 8002384:	080025f3 	.word	0x080025f3
 8002388:	080025f3 	.word	0x080025f3
 800238c:	080025f3 	.word	0x080025f3
 8002390:	080023e1 	.word	0x080023e1
 8002394:	080025f3 	.word	0x080025f3
 8002398:	080025f3 	.word	0x080025f3
 800239c:	080025f3 	.word	0x080025f3
 80023a0:	080025f3 	.word	0x080025f3
 80023a4:	080025f3 	.word	0x080025f3
 80023a8:	080025f3 	.word	0x080025f3
 80023ac:	080025f3 	.word	0x080025f3
 80023b0:	080023e7 	.word	0x080023e7
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80023b4:	4b94      	ldr	r3, [pc, #592]	; (8002608 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f003 0320 	and.w	r3, r3, #32
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d009      	beq.n	80023d4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80023c0:	4b91      	ldr	r3, [pc, #580]	; (8002608 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	08db      	lsrs	r3, r3, #3
 80023c6:	f003 0303 	and.w	r3, r3, #3
 80023ca:	4a90      	ldr	r2, [pc, #576]	; (800260c <HAL_RCC_GetSysClockFreq+0x2d8>)
 80023cc:	fa22 f303 	lsr.w	r3, r2, r3
 80023d0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 80023d2:	e111      	b.n	80025f8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80023d4:	4b8d      	ldr	r3, [pc, #564]	; (800260c <HAL_RCC_GetSysClockFreq+0x2d8>)
 80023d6:	61bb      	str	r3, [r7, #24]
    break;
 80023d8:	e10e      	b.n	80025f8 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 80023da:	4b8d      	ldr	r3, [pc, #564]	; (8002610 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80023dc:	61bb      	str	r3, [r7, #24]
    break;
 80023de:	e10b      	b.n	80025f8 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 80023e0:	4b8c      	ldr	r3, [pc, #560]	; (8002614 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80023e2:	61bb      	str	r3, [r7, #24]
    break;
 80023e4:	e108      	b.n	80025f8 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80023e6:	4b88      	ldr	r3, [pc, #544]	; (8002608 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80023e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023ea:	f003 0303 	and.w	r3, r3, #3
 80023ee:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 80023f0:	4b85      	ldr	r3, [pc, #532]	; (8002608 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80023f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023f4:	091b      	lsrs	r3, r3, #4
 80023f6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80023fa:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 80023fc:	4b82      	ldr	r3, [pc, #520]	; (8002608 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80023fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002400:	f003 0301 	and.w	r3, r3, #1
 8002404:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8002406:	4b80      	ldr	r3, [pc, #512]	; (8002608 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002408:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800240a:	08db      	lsrs	r3, r3, #3
 800240c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002410:	68fa      	ldr	r2, [r7, #12]
 8002412:	fb02 f303 	mul.w	r3, r2, r3
 8002416:	ee07 3a90 	vmov	s15, r3
 800241a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800241e:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8002422:	693b      	ldr	r3, [r7, #16]
 8002424:	2b00      	cmp	r3, #0
 8002426:	f000 80e1 	beq.w	80025ec <HAL_RCC_GetSysClockFreq+0x2b8>
 800242a:	697b      	ldr	r3, [r7, #20]
 800242c:	2b02      	cmp	r3, #2
 800242e:	f000 8083 	beq.w	8002538 <HAL_RCC_GetSysClockFreq+0x204>
 8002432:	697b      	ldr	r3, [r7, #20]
 8002434:	2b02      	cmp	r3, #2
 8002436:	f200 80a1 	bhi.w	800257c <HAL_RCC_GetSysClockFreq+0x248>
 800243a:	697b      	ldr	r3, [r7, #20]
 800243c:	2b00      	cmp	r3, #0
 800243e:	d003      	beq.n	8002448 <HAL_RCC_GetSysClockFreq+0x114>
 8002440:	697b      	ldr	r3, [r7, #20]
 8002442:	2b01      	cmp	r3, #1
 8002444:	d056      	beq.n	80024f4 <HAL_RCC_GetSysClockFreq+0x1c0>
 8002446:	e099      	b.n	800257c <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002448:	4b6f      	ldr	r3, [pc, #444]	; (8002608 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f003 0320 	and.w	r3, r3, #32
 8002450:	2b00      	cmp	r3, #0
 8002452:	d02d      	beq.n	80024b0 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8002454:	4b6c      	ldr	r3, [pc, #432]	; (8002608 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	08db      	lsrs	r3, r3, #3
 800245a:	f003 0303 	and.w	r3, r3, #3
 800245e:	4a6b      	ldr	r2, [pc, #428]	; (800260c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002460:	fa22 f303 	lsr.w	r3, r2, r3
 8002464:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	ee07 3a90 	vmov	s15, r3
 800246c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002470:	693b      	ldr	r3, [r7, #16]
 8002472:	ee07 3a90 	vmov	s15, r3
 8002476:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800247a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800247e:	4b62      	ldr	r3, [pc, #392]	; (8002608 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002480:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002482:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002486:	ee07 3a90 	vmov	s15, r3
 800248a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800248e:	ed97 6a02 	vldr	s12, [r7, #8]
 8002492:	eddf 5a61 	vldr	s11, [pc, #388]	; 8002618 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002496:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800249a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800249e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80024a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80024a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024aa:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 80024ae:	e087      	b.n	80025c0 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80024b0:	693b      	ldr	r3, [r7, #16]
 80024b2:	ee07 3a90 	vmov	s15, r3
 80024b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80024ba:	eddf 6a58 	vldr	s13, [pc, #352]	; 800261c <HAL_RCC_GetSysClockFreq+0x2e8>
 80024be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80024c2:	4b51      	ldr	r3, [pc, #324]	; (8002608 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80024c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80024ca:	ee07 3a90 	vmov	s15, r3
 80024ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80024d2:	ed97 6a02 	vldr	s12, [r7, #8]
 80024d6:	eddf 5a50 	vldr	s11, [pc, #320]	; 8002618 <HAL_RCC_GetSysClockFreq+0x2e4>
 80024da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80024de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80024e2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80024e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80024ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024ee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80024f2:	e065      	b.n	80025c0 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80024f4:	693b      	ldr	r3, [r7, #16]
 80024f6:	ee07 3a90 	vmov	s15, r3
 80024fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80024fe:	eddf 6a48 	vldr	s13, [pc, #288]	; 8002620 <HAL_RCC_GetSysClockFreq+0x2ec>
 8002502:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002506:	4b40      	ldr	r3, [pc, #256]	; (8002608 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002508:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800250a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800250e:	ee07 3a90 	vmov	s15, r3
 8002512:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002516:	ed97 6a02 	vldr	s12, [r7, #8]
 800251a:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8002618 <HAL_RCC_GetSysClockFreq+0x2e4>
 800251e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002522:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002526:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800252a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800252e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002532:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002536:	e043      	b.n	80025c0 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002538:	693b      	ldr	r3, [r7, #16]
 800253a:	ee07 3a90 	vmov	s15, r3
 800253e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002542:	eddf 6a38 	vldr	s13, [pc, #224]	; 8002624 <HAL_RCC_GetSysClockFreq+0x2f0>
 8002546:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800254a:	4b2f      	ldr	r3, [pc, #188]	; (8002608 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800254c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800254e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002552:	ee07 3a90 	vmov	s15, r3
 8002556:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800255a:	ed97 6a02 	vldr	s12, [r7, #8]
 800255e:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8002618 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002562:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002566:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800256a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800256e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002572:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002576:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800257a:	e021      	b.n	80025c0 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800257c:	693b      	ldr	r3, [r7, #16]
 800257e:	ee07 3a90 	vmov	s15, r3
 8002582:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002586:	eddf 6a26 	vldr	s13, [pc, #152]	; 8002620 <HAL_RCC_GetSysClockFreq+0x2ec>
 800258a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800258e:	4b1e      	ldr	r3, [pc, #120]	; (8002608 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002590:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002592:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002596:	ee07 3a90 	vmov	s15, r3
 800259a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800259e:	ed97 6a02 	vldr	s12, [r7, #8]
 80025a2:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8002618 <HAL_RCC_GetSysClockFreq+0x2e4>
 80025a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80025aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80025ae:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80025b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80025b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025ba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80025be:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 80025c0:	4b11      	ldr	r3, [pc, #68]	; (8002608 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80025c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025c4:	0a5b      	lsrs	r3, r3, #9
 80025c6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80025ca:	3301      	adds	r3, #1
 80025cc:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	ee07 3a90 	vmov	s15, r3
 80025d4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80025d8:	edd7 6a07 	vldr	s13, [r7, #28]
 80025dc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80025e0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80025e4:	ee17 3a90 	vmov	r3, s15
 80025e8:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 80025ea:	e005      	b.n	80025f8 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 80025ec:	2300      	movs	r3, #0
 80025ee:	61bb      	str	r3, [r7, #24]
    break;
 80025f0:	e002      	b.n	80025f8 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 80025f2:	4b07      	ldr	r3, [pc, #28]	; (8002610 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80025f4:	61bb      	str	r3, [r7, #24]
    break;
 80025f6:	bf00      	nop
  }

  return sysclockfreq;
 80025f8:	69bb      	ldr	r3, [r7, #24]
}
 80025fa:	4618      	mov	r0, r3
 80025fc:	3724      	adds	r7, #36	; 0x24
 80025fe:	46bd      	mov	sp, r7
 8002600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002604:	4770      	bx	lr
 8002606:	bf00      	nop
 8002608:	58024400 	.word	0x58024400
 800260c:	03d09000 	.word	0x03d09000
 8002610:	003d0900 	.word	0x003d0900
 8002614:	007a1200 	.word	0x007a1200
 8002618:	46000000 	.word	0x46000000
 800261c:	4c742400 	.word	0x4c742400
 8002620:	4a742400 	.word	0x4a742400
 8002624:	4af42400 	.word	0x4af42400

08002628 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b086      	sub	sp, #24
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002630:	2300      	movs	r3, #0
 8002632:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002634:	2300      	movs	r3, #0
 8002636:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002640:	2b00      	cmp	r3, #0
 8002642:	d03f      	beq.n	80026c4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002648:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800264c:	d02a      	beq.n	80026a4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800264e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8002652:	d824      	bhi.n	800269e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002654:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002658:	d018      	beq.n	800268c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800265a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800265e:	d81e      	bhi.n	800269e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002660:	2b00      	cmp	r3, #0
 8002662:	d003      	beq.n	800266c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002664:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002668:	d007      	beq.n	800267a <HAL_RCCEx_PeriphCLKConfig+0x52>
 800266a:	e018      	b.n	800269e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800266c:	4ba3      	ldr	r3, [pc, #652]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800266e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002670:	4aa2      	ldr	r2, [pc, #648]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002672:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002676:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8002678:	e015      	b.n	80026a6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	3304      	adds	r3, #4
 800267e:	2102      	movs	r1, #2
 8002680:	4618      	mov	r0, r3
 8002682:	f000 ff17 	bl	80034b4 <RCCEx_PLL2_Config>
 8002686:	4603      	mov	r3, r0
 8002688:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 800268a:	e00c      	b.n	80026a6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	3324      	adds	r3, #36	; 0x24
 8002690:	2102      	movs	r1, #2
 8002692:	4618      	mov	r0, r3
 8002694:	f000 ffc0 	bl	8003618 <RCCEx_PLL3_Config>
 8002698:	4603      	mov	r3, r0
 800269a:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 800269c:	e003      	b.n	80026a6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800269e:	2301      	movs	r3, #1
 80026a0:	75fb      	strb	r3, [r7, #23]
      break;
 80026a2:	e000      	b.n	80026a6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80026a4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80026a6:	7dfb      	ldrb	r3, [r7, #23]
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d109      	bne.n	80026c0 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80026ac:	4b93      	ldr	r3, [pc, #588]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80026ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80026b0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80026b8:	4990      	ldr	r1, [pc, #576]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80026ba:	4313      	orrs	r3, r2
 80026bc:	650b      	str	r3, [r1, #80]	; 0x50
 80026be:	e001      	b.n	80026c4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80026c0:	7dfb      	ldrb	r3, [r7, #23]
 80026c2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d03d      	beq.n	800274c <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026d4:	2b04      	cmp	r3, #4
 80026d6:	d826      	bhi.n	8002726 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80026d8:	a201      	add	r2, pc, #4	; (adr r2, 80026e0 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 80026da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026de:	bf00      	nop
 80026e0:	080026f5 	.word	0x080026f5
 80026e4:	08002703 	.word	0x08002703
 80026e8:	08002715 	.word	0x08002715
 80026ec:	0800272d 	.word	0x0800272d
 80026f0:	0800272d 	.word	0x0800272d
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80026f4:	4b81      	ldr	r3, [pc, #516]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80026f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026f8:	4a80      	ldr	r2, [pc, #512]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80026fa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80026fe:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8002700:	e015      	b.n	800272e <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	3304      	adds	r3, #4
 8002706:	2100      	movs	r1, #0
 8002708:	4618      	mov	r0, r3
 800270a:	f000 fed3 	bl	80034b4 <RCCEx_PLL2_Config>
 800270e:	4603      	mov	r3, r0
 8002710:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8002712:	e00c      	b.n	800272e <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	3324      	adds	r3, #36	; 0x24
 8002718:	2100      	movs	r1, #0
 800271a:	4618      	mov	r0, r3
 800271c:	f000 ff7c 	bl	8003618 <RCCEx_PLL3_Config>
 8002720:	4603      	mov	r3, r0
 8002722:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8002724:	e003      	b.n	800272e <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002726:	2301      	movs	r3, #1
 8002728:	75fb      	strb	r3, [r7, #23]
      break;
 800272a:	e000      	b.n	800272e <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 800272c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800272e:	7dfb      	ldrb	r3, [r7, #23]
 8002730:	2b00      	cmp	r3, #0
 8002732:	d109      	bne.n	8002748 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002734:	4b71      	ldr	r3, [pc, #452]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002736:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002738:	f023 0207 	bic.w	r2, r3, #7
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002740:	496e      	ldr	r1, [pc, #440]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002742:	4313      	orrs	r3, r2
 8002744:	650b      	str	r3, [r1, #80]	; 0x50
 8002746:	e001      	b.n	800274c <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002748:	7dfb      	ldrb	r3, [r7, #23]
 800274a:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002754:	2b00      	cmp	r3, #0
 8002756:	d042      	beq.n	80027de <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800275c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002760:	d02b      	beq.n	80027ba <HAL_RCCEx_PeriphCLKConfig+0x192>
 8002762:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002766:	d825      	bhi.n	80027b4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8002768:	2bc0      	cmp	r3, #192	; 0xc0
 800276a:	d028      	beq.n	80027be <HAL_RCCEx_PeriphCLKConfig+0x196>
 800276c:	2bc0      	cmp	r3, #192	; 0xc0
 800276e:	d821      	bhi.n	80027b4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8002770:	2b80      	cmp	r3, #128	; 0x80
 8002772:	d016      	beq.n	80027a2 <HAL_RCCEx_PeriphCLKConfig+0x17a>
 8002774:	2b80      	cmp	r3, #128	; 0x80
 8002776:	d81d      	bhi.n	80027b4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8002778:	2b00      	cmp	r3, #0
 800277a:	d002      	beq.n	8002782 <HAL_RCCEx_PeriphCLKConfig+0x15a>
 800277c:	2b40      	cmp	r3, #64	; 0x40
 800277e:	d007      	beq.n	8002790 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8002780:	e018      	b.n	80027b4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002782:	4b5e      	ldr	r3, [pc, #376]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002784:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002786:	4a5d      	ldr	r2, [pc, #372]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002788:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800278c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 800278e:	e017      	b.n	80027c0 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	3304      	adds	r3, #4
 8002794:	2100      	movs	r1, #0
 8002796:	4618      	mov	r0, r3
 8002798:	f000 fe8c 	bl	80034b4 <RCCEx_PLL2_Config>
 800279c:	4603      	mov	r3, r0
 800279e:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 80027a0:	e00e      	b.n	80027c0 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	3324      	adds	r3, #36	; 0x24
 80027a6:	2100      	movs	r1, #0
 80027a8:	4618      	mov	r0, r3
 80027aa:	f000 ff35 	bl	8003618 <RCCEx_PLL3_Config>
 80027ae:	4603      	mov	r3, r0
 80027b0:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 80027b2:	e005      	b.n	80027c0 <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80027b4:	2301      	movs	r3, #1
 80027b6:	75fb      	strb	r3, [r7, #23]
      break;
 80027b8:	e002      	b.n	80027c0 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 80027ba:	bf00      	nop
 80027bc:	e000      	b.n	80027c0 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 80027be:	bf00      	nop
    }

    if(ret == HAL_OK)
 80027c0:	7dfb      	ldrb	r3, [r7, #23]
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d109      	bne.n	80027da <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80027c6:	4b4d      	ldr	r3, [pc, #308]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80027c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80027ca:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027d2:	494a      	ldr	r1, [pc, #296]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80027d4:	4313      	orrs	r3, r2
 80027d6:	650b      	str	r3, [r1, #80]	; 0x50
 80027d8:	e001      	b.n	80027de <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80027da:	7dfb      	ldrb	r3, [r7, #23]
 80027dc:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d049      	beq.n	800287e <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80027f0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80027f4:	d030      	beq.n	8002858 <HAL_RCCEx_PeriphCLKConfig+0x230>
 80027f6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80027fa:	d82a      	bhi.n	8002852 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 80027fc:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8002800:	d02c      	beq.n	800285c <HAL_RCCEx_PeriphCLKConfig+0x234>
 8002802:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8002806:	d824      	bhi.n	8002852 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8002808:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800280c:	d018      	beq.n	8002840 <HAL_RCCEx_PeriphCLKConfig+0x218>
 800280e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002812:	d81e      	bhi.n	8002852 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8002814:	2b00      	cmp	r3, #0
 8002816:	d003      	beq.n	8002820 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8002818:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800281c:	d007      	beq.n	800282e <HAL_RCCEx_PeriphCLKConfig+0x206>
 800281e:	e018      	b.n	8002852 <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002820:	4b36      	ldr	r3, [pc, #216]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002822:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002824:	4a35      	ldr	r2, [pc, #212]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002826:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800282a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800282c:	e017      	b.n	800285e <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	3304      	adds	r3, #4
 8002832:	2100      	movs	r1, #0
 8002834:	4618      	mov	r0, r3
 8002836:	f000 fe3d 	bl	80034b4 <RCCEx_PLL2_Config>
 800283a:	4603      	mov	r3, r0
 800283c:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 800283e:	e00e      	b.n	800285e <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	3324      	adds	r3, #36	; 0x24
 8002844:	2100      	movs	r1, #0
 8002846:	4618      	mov	r0, r3
 8002848:	f000 fee6 	bl	8003618 <RCCEx_PLL3_Config>
 800284c:	4603      	mov	r3, r0
 800284e:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8002850:	e005      	b.n	800285e <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8002852:	2301      	movs	r3, #1
 8002854:	75fb      	strb	r3, [r7, #23]
      break;
 8002856:	e002      	b.n	800285e <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8002858:	bf00      	nop
 800285a:	e000      	b.n	800285e <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 800285c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800285e:	7dfb      	ldrb	r3, [r7, #23]
 8002860:	2b00      	cmp	r3, #0
 8002862:	d10a      	bne.n	800287a <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8002864:	4b25      	ldr	r3, [pc, #148]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002866:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002868:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8002872:	4922      	ldr	r1, [pc, #136]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002874:	4313      	orrs	r3, r2
 8002876:	658b      	str	r3, [r1, #88]	; 0x58
 8002878:	e001      	b.n	800287e <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800287a:	7dfb      	ldrb	r3, [r7, #23]
 800287c:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002886:	2b00      	cmp	r3, #0
 8002888:	d04b      	beq.n	8002922 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8002890:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002894:	d030      	beq.n	80028f8 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 8002896:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800289a:	d82a      	bhi.n	80028f2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 800289c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80028a0:	d02e      	beq.n	8002900 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
 80028a2:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80028a6:	d824      	bhi.n	80028f2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 80028a8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80028ac:	d018      	beq.n	80028e0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 80028ae:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80028b2:	d81e      	bhi.n	80028f2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d003      	beq.n	80028c0 <HAL_RCCEx_PeriphCLKConfig+0x298>
 80028b8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80028bc:	d007      	beq.n	80028ce <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 80028be:	e018      	b.n	80028f2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80028c0:	4b0e      	ldr	r3, [pc, #56]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80028c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028c4:	4a0d      	ldr	r2, [pc, #52]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80028c6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80028ca:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80028cc:	e019      	b.n	8002902 <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	3304      	adds	r3, #4
 80028d2:	2100      	movs	r1, #0
 80028d4:	4618      	mov	r0, r3
 80028d6:	f000 fded 	bl	80034b4 <RCCEx_PLL2_Config>
 80028da:	4603      	mov	r3, r0
 80028dc:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 80028de:	e010      	b.n	8002902 <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	3324      	adds	r3, #36	; 0x24
 80028e4:	2100      	movs	r1, #0
 80028e6:	4618      	mov	r0, r3
 80028e8:	f000 fe96 	bl	8003618 <RCCEx_PLL3_Config>
 80028ec:	4603      	mov	r3, r0
 80028ee:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80028f0:	e007      	b.n	8002902 <HAL_RCCEx_PeriphCLKConfig+0x2da>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 80028f2:	2301      	movs	r3, #1
 80028f4:	75fb      	strb	r3, [r7, #23]
      break;
 80028f6:	e004      	b.n	8002902 <HAL_RCCEx_PeriphCLKConfig+0x2da>
      break;
 80028f8:	bf00      	nop
 80028fa:	e002      	b.n	8002902 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 80028fc:	58024400 	.word	0x58024400
      break;
 8002900:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002902:	7dfb      	ldrb	r3, [r7, #23]
 8002904:	2b00      	cmp	r3, #0
 8002906:	d10a      	bne.n	800291e <HAL_RCCEx_PeriphCLKConfig+0x2f6>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8002908:	4b99      	ldr	r3, [pc, #612]	; (8002b70 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800290a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800290c:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8002916:	4996      	ldr	r1, [pc, #600]	; (8002b70 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8002918:	4313      	orrs	r3, r2
 800291a:	658b      	str	r3, [r1, #88]	; 0x58
 800291c:	e001      	b.n	8002922 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800291e:	7dfb      	ldrb	r3, [r7, #23]
 8002920:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800292a:	2b00      	cmp	r3, #0
 800292c:	d032      	beq.n	8002994 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    switch(PeriphClkInit->QspiClockSelection)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002932:	2b30      	cmp	r3, #48	; 0x30
 8002934:	d01c      	beq.n	8002970 <HAL_RCCEx_PeriphCLKConfig+0x348>
 8002936:	2b30      	cmp	r3, #48	; 0x30
 8002938:	d817      	bhi.n	800296a <HAL_RCCEx_PeriphCLKConfig+0x342>
 800293a:	2b20      	cmp	r3, #32
 800293c:	d00c      	beq.n	8002958 <HAL_RCCEx_PeriphCLKConfig+0x330>
 800293e:	2b20      	cmp	r3, #32
 8002940:	d813      	bhi.n	800296a <HAL_RCCEx_PeriphCLKConfig+0x342>
 8002942:	2b00      	cmp	r3, #0
 8002944:	d016      	beq.n	8002974 <HAL_RCCEx_PeriphCLKConfig+0x34c>
 8002946:	2b10      	cmp	r3, #16
 8002948:	d10f      	bne.n	800296a <HAL_RCCEx_PeriphCLKConfig+0x342>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800294a:	4b89      	ldr	r3, [pc, #548]	; (8002b70 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800294c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800294e:	4a88      	ldr	r2, [pc, #544]	; (8002b70 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8002950:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002954:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8002956:	e00e      	b.n	8002976 <HAL_RCCEx_PeriphCLKConfig+0x34e>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	3304      	adds	r3, #4
 800295c:	2102      	movs	r1, #2
 800295e:	4618      	mov	r0, r3
 8002960:	f000 fda8 	bl	80034b4 <RCCEx_PLL2_Config>
 8002964:	4603      	mov	r3, r0
 8002966:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8002968:	e005      	b.n	8002976 <HAL_RCCEx_PeriphCLKConfig+0x34e>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 800296a:	2301      	movs	r3, #1
 800296c:	75fb      	strb	r3, [r7, #23]
      break;
 800296e:	e002      	b.n	8002976 <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 8002970:	bf00      	nop
 8002972:	e000      	b.n	8002976 <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 8002974:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002976:	7dfb      	ldrb	r3, [r7, #23]
 8002978:	2b00      	cmp	r3, #0
 800297a:	d109      	bne.n	8002990 <HAL_RCCEx_PeriphCLKConfig+0x368>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800297c:	4b7c      	ldr	r3, [pc, #496]	; (8002b70 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800297e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002980:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002988:	4979      	ldr	r1, [pc, #484]	; (8002b70 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800298a:	4313      	orrs	r3, r2
 800298c:	64cb      	str	r3, [r1, #76]	; 0x4c
 800298e:	e001      	b.n	8002994 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002990:	7dfb      	ldrb	r3, [r7, #23]
 8002992:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800299c:	2b00      	cmp	r3, #0
 800299e:	d047      	beq.n	8002a30 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029a4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80029a8:	d030      	beq.n	8002a0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80029aa:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80029ae:	d82a      	bhi.n	8002a06 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 80029b0:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80029b4:	d02c      	beq.n	8002a10 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 80029b6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80029ba:	d824      	bhi.n	8002a06 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 80029bc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80029c0:	d018      	beq.n	80029f4 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 80029c2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80029c6:	d81e      	bhi.n	8002a06 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d003      	beq.n	80029d4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
 80029cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80029d0:	d007      	beq.n	80029e2 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
 80029d2:	e018      	b.n	8002a06 <HAL_RCCEx_PeriphCLKConfig+0x3de>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80029d4:	4b66      	ldr	r3, [pc, #408]	; (8002b70 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80029d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029d8:	4a65      	ldr	r2, [pc, #404]	; (8002b70 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80029da:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80029de:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80029e0:	e017      	b.n	8002a12 <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	3304      	adds	r3, #4
 80029e6:	2100      	movs	r1, #0
 80029e8:	4618      	mov	r0, r3
 80029ea:	f000 fd63 	bl	80034b4 <RCCEx_PLL2_Config>
 80029ee:	4603      	mov	r3, r0
 80029f0:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80029f2:	e00e      	b.n	8002a12 <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	3324      	adds	r3, #36	; 0x24
 80029f8:	2100      	movs	r1, #0
 80029fa:	4618      	mov	r0, r3
 80029fc:	f000 fe0c 	bl	8003618 <RCCEx_PLL3_Config>
 8002a00:	4603      	mov	r3, r0
 8002a02:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8002a04:	e005      	b.n	8002a12 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002a06:	2301      	movs	r3, #1
 8002a08:	75fb      	strb	r3, [r7, #23]
      break;
 8002a0a:	e002      	b.n	8002a12 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 8002a0c:	bf00      	nop
 8002a0e:	e000      	b.n	8002a12 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 8002a10:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002a12:	7dfb      	ldrb	r3, [r7, #23]
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d109      	bne.n	8002a2c <HAL_RCCEx_PeriphCLKConfig+0x404>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8002a18:	4b55      	ldr	r3, [pc, #340]	; (8002b70 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8002a1a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002a1c:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a24:	4952      	ldr	r1, [pc, #328]	; (8002b70 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8002a26:	4313      	orrs	r3, r2
 8002a28:	650b      	str	r3, [r1, #80]	; 0x50
 8002a2a:	e001      	b.n	8002a30 <HAL_RCCEx_PeriphCLKConfig+0x408>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a2c:	7dfb      	ldrb	r3, [r7, #23]
 8002a2e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d049      	beq.n	8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a40:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002a44:	d02e      	beq.n	8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8002a46:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002a4a:	d828      	bhi.n	8002a9e <HAL_RCCEx_PeriphCLKConfig+0x476>
 8002a4c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002a50:	d02a      	beq.n	8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x480>
 8002a52:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002a56:	d822      	bhi.n	8002a9e <HAL_RCCEx_PeriphCLKConfig+0x476>
 8002a58:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002a5c:	d026      	beq.n	8002aac <HAL_RCCEx_PeriphCLKConfig+0x484>
 8002a5e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002a62:	d81c      	bhi.n	8002a9e <HAL_RCCEx_PeriphCLKConfig+0x476>
 8002a64:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002a68:	d010      	beq.n	8002a8c <HAL_RCCEx_PeriphCLKConfig+0x464>
 8002a6a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002a6e:	d816      	bhi.n	8002a9e <HAL_RCCEx_PeriphCLKConfig+0x476>
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d01d      	beq.n	8002ab0 <HAL_RCCEx_PeriphCLKConfig+0x488>
 8002a74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a78:	d111      	bne.n	8002a9e <HAL_RCCEx_PeriphCLKConfig+0x476>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	3304      	adds	r3, #4
 8002a7e:	2101      	movs	r1, #1
 8002a80:	4618      	mov	r0, r3
 8002a82:	f000 fd17 	bl	80034b4 <RCCEx_PLL2_Config>
 8002a86:	4603      	mov	r3, r0
 8002a88:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8002a8a:	e012      	b.n	8002ab2 <HAL_RCCEx_PeriphCLKConfig+0x48a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	3324      	adds	r3, #36	; 0x24
 8002a90:	2101      	movs	r1, #1
 8002a92:	4618      	mov	r0, r3
 8002a94:	f000 fdc0 	bl	8003618 <RCCEx_PLL3_Config>
 8002a98:	4603      	mov	r3, r0
 8002a9a:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8002a9c:	e009      	b.n	8002ab2 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	75fb      	strb	r3, [r7, #23]
      break;
 8002aa2:	e006      	b.n	8002ab2 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8002aa4:	bf00      	nop
 8002aa6:	e004      	b.n	8002ab2 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8002aa8:	bf00      	nop
 8002aaa:	e002      	b.n	8002ab2 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8002aac:	bf00      	nop
 8002aae:	e000      	b.n	8002ab2 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8002ab0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002ab2:	7dfb      	ldrb	r3, [r7, #23]
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d109      	bne.n	8002acc <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8002ab8:	4b2d      	ldr	r3, [pc, #180]	; (8002b70 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8002aba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002abc:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ac4:	492a      	ldr	r1, [pc, #168]	; (8002b70 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8002ac6:	4313      	orrs	r3, r2
 8002ac8:	650b      	str	r3, [r1, #80]	; 0x50
 8002aca:	e001      	b.n	8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002acc:	7dfb      	ldrb	r3, [r7, #23]
 8002ace:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d04d      	beq.n	8002b78 <HAL_RCCEx_PeriphCLKConfig+0x550>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8002ae2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002ae6:	d02e      	beq.n	8002b46 <HAL_RCCEx_PeriphCLKConfig+0x51e>
 8002ae8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002aec:	d828      	bhi.n	8002b40 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8002aee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002af2:	d02a      	beq.n	8002b4a <HAL_RCCEx_PeriphCLKConfig+0x522>
 8002af4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002af8:	d822      	bhi.n	8002b40 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8002afa:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8002afe:	d026      	beq.n	8002b4e <HAL_RCCEx_PeriphCLKConfig+0x526>
 8002b00:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8002b04:	d81c      	bhi.n	8002b40 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8002b06:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002b0a:	d010      	beq.n	8002b2e <HAL_RCCEx_PeriphCLKConfig+0x506>
 8002b0c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002b10:	d816      	bhi.n	8002b40 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d01d      	beq.n	8002b52 <HAL_RCCEx_PeriphCLKConfig+0x52a>
 8002b16:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002b1a:	d111      	bne.n	8002b40 <HAL_RCCEx_PeriphCLKConfig+0x518>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	3304      	adds	r3, #4
 8002b20:	2101      	movs	r1, #1
 8002b22:	4618      	mov	r0, r3
 8002b24:	f000 fcc6 	bl	80034b4 <RCCEx_PLL2_Config>
 8002b28:	4603      	mov	r3, r0
 8002b2a:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8002b2c:	e012      	b.n	8002b54 <HAL_RCCEx_PeriphCLKConfig+0x52c>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	3324      	adds	r3, #36	; 0x24
 8002b32:	2101      	movs	r1, #1
 8002b34:	4618      	mov	r0, r3
 8002b36:	f000 fd6f 	bl	8003618 <RCCEx_PLL3_Config>
 8002b3a:	4603      	mov	r3, r0
 8002b3c:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8002b3e:	e009      	b.n	8002b54 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8002b40:	2301      	movs	r3, #1
 8002b42:	75fb      	strb	r3, [r7, #23]
      break;
 8002b44:	e006      	b.n	8002b54 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8002b46:	bf00      	nop
 8002b48:	e004      	b.n	8002b54 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8002b4a:	bf00      	nop
 8002b4c:	e002      	b.n	8002b54 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8002b4e:	bf00      	nop
 8002b50:	e000      	b.n	8002b54 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8002b52:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002b54:	7dfb      	ldrb	r3, [r7, #23]
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d10c      	bne.n	8002b74 <HAL_RCCEx_PeriphCLKConfig+0x54c>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8002b5a:	4b05      	ldr	r3, [pc, #20]	; (8002b70 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8002b5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b5e:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8002b68:	4901      	ldr	r1, [pc, #4]	; (8002b70 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8002b6a:	4313      	orrs	r3, r2
 8002b6c:	658b      	str	r3, [r1, #88]	; 0x58
 8002b6e:	e003      	b.n	8002b78 <HAL_RCCEx_PeriphCLKConfig+0x550>
 8002b70:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b74:	7dfb      	ldrb	r3, [r7, #23]
 8002b76:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d02f      	beq.n	8002be4 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002b88:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002b8c:	d00e      	beq.n	8002bac <HAL_RCCEx_PeriphCLKConfig+0x584>
 8002b8e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002b92:	d814      	bhi.n	8002bbe <HAL_RCCEx_PeriphCLKConfig+0x596>
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d015      	beq.n	8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x59c>
 8002b98:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002b9c:	d10f      	bne.n	8002bbe <HAL_RCCEx_PeriphCLKConfig+0x596>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002b9e:	4baf      	ldr	r3, [pc, #700]	; (8002e5c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8002ba0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ba2:	4aae      	ldr	r2, [pc, #696]	; (8002e5c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8002ba4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ba8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8002baa:	e00c      	b.n	8002bc6 <HAL_RCCEx_PeriphCLKConfig+0x59e>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	3304      	adds	r3, #4
 8002bb0:	2101      	movs	r1, #1
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	f000 fc7e 	bl	80034b4 <RCCEx_PLL2_Config>
 8002bb8:	4603      	mov	r3, r0
 8002bba:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8002bbc:	e003      	b.n	8002bc6 <HAL_RCCEx_PeriphCLKConfig+0x59e>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	75fb      	strb	r3, [r7, #23]
      break;
 8002bc2:	e000      	b.n	8002bc6 <HAL_RCCEx_PeriphCLKConfig+0x59e>
      break;
 8002bc4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002bc6:	7dfb      	ldrb	r3, [r7, #23]
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d109      	bne.n	8002be0 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002bcc:	4ba3      	ldr	r3, [pc, #652]	; (8002e5c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8002bce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002bd0:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002bd8:	49a0      	ldr	r1, [pc, #640]	; (8002e5c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8002bda:	4313      	orrs	r3, r2
 8002bdc:	650b      	str	r3, [r1, #80]	; 0x50
 8002bde:	e001      	b.n	8002be4 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002be0:	7dfb      	ldrb	r3, [r7, #23]
 8002be2:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d032      	beq.n	8002c56 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bf4:	2b03      	cmp	r3, #3
 8002bf6:	d81b      	bhi.n	8002c30 <HAL_RCCEx_PeriphCLKConfig+0x608>
 8002bf8:	a201      	add	r2, pc, #4	; (adr r2, 8002c00 <HAL_RCCEx_PeriphCLKConfig+0x5d8>)
 8002bfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bfe:	bf00      	nop
 8002c00:	08002c37 	.word	0x08002c37
 8002c04:	08002c11 	.word	0x08002c11
 8002c08:	08002c1f 	.word	0x08002c1f
 8002c0c:	08002c37 	.word	0x08002c37
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002c10:	4b92      	ldr	r3, [pc, #584]	; (8002e5c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8002c12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c14:	4a91      	ldr	r2, [pc, #580]	; (8002e5c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8002c16:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c1a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8002c1c:	e00c      	b.n	8002c38 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	3304      	adds	r3, #4
 8002c22:	2102      	movs	r1, #2
 8002c24:	4618      	mov	r0, r3
 8002c26:	f000 fc45 	bl	80034b4 <RCCEx_PLL2_Config>
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8002c2e:	e003      	b.n	8002c38 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8002c30:	2301      	movs	r3, #1
 8002c32:	75fb      	strb	r3, [r7, #23]
      break;
 8002c34:	e000      	b.n	8002c38 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 8002c36:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002c38:	7dfb      	ldrb	r3, [r7, #23]
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d109      	bne.n	8002c52 <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8002c3e:	4b87      	ldr	r3, [pc, #540]	; (8002e5c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8002c40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c42:	f023 0203 	bic.w	r2, r3, #3
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c4a:	4984      	ldr	r1, [pc, #528]	; (8002e5c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8002c4c:	4313      	orrs	r3, r2
 8002c4e:	64cb      	str	r3, [r1, #76]	; 0x4c
 8002c50:	e001      	b.n	8002c56 <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c52:	7dfb      	ldrb	r3, [r7, #23]
 8002c54:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	f000 8086 	beq.w	8002d70 <HAL_RCCEx_PeriphCLKConfig+0x748>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002c64:	4b7e      	ldr	r3, [pc, #504]	; (8002e60 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4a7d      	ldr	r2, [pc, #500]	; (8002e60 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8002c6a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c6e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002c70:	f7fe f874 	bl	8000d5c <HAL_GetTick>
 8002c74:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002c76:	e009      	b.n	8002c8c <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c78:	f7fe f870 	bl	8000d5c <HAL_GetTick>
 8002c7c:	4602      	mov	r2, r0
 8002c7e:	693b      	ldr	r3, [r7, #16]
 8002c80:	1ad3      	subs	r3, r2, r3
 8002c82:	2b64      	cmp	r3, #100	; 0x64
 8002c84:	d902      	bls.n	8002c8c <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 8002c86:	2303      	movs	r3, #3
 8002c88:	75fb      	strb	r3, [r7, #23]
        break;
 8002c8a:	e005      	b.n	8002c98 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002c8c:	4b74      	ldr	r3, [pc, #464]	; (8002e60 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d0ef      	beq.n	8002c78 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 8002c98:	7dfb      	ldrb	r3, [r7, #23]
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d166      	bne.n	8002d6c <HAL_RCCEx_PeriphCLKConfig+0x744>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8002c9e:	4b6f      	ldr	r3, [pc, #444]	; (8002e5c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8002ca0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8002ca8:	4053      	eors	r3, r2
 8002caa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d013      	beq.n	8002cda <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002cb2:	4b6a      	ldr	r3, [pc, #424]	; (8002e5c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8002cb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002cb6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002cba:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002cbc:	4b67      	ldr	r3, [pc, #412]	; (8002e5c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8002cbe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002cc0:	4a66      	ldr	r2, [pc, #408]	; (8002e5c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8002cc2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002cc6:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002cc8:	4b64      	ldr	r3, [pc, #400]	; (8002e5c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8002cca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ccc:	4a63      	ldr	r2, [pc, #396]	; (8002e5c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8002cce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002cd2:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8002cd4:	4a61      	ldr	r2, [pc, #388]	; (8002e5c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8002ce0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002ce4:	d115      	bne.n	8002d12 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ce6:	f7fe f839 	bl	8000d5c <HAL_GetTick>
 8002cea:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002cec:	e00b      	b.n	8002d06 <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cee:	f7fe f835 	bl	8000d5c <HAL_GetTick>
 8002cf2:	4602      	mov	r2, r0
 8002cf4:	693b      	ldr	r3, [r7, #16]
 8002cf6:	1ad3      	subs	r3, r2, r3
 8002cf8:	f241 3288 	movw	r2, #5000	; 0x1388
 8002cfc:	4293      	cmp	r3, r2
 8002cfe:	d902      	bls.n	8002d06 <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 8002d00:	2303      	movs	r3, #3
 8002d02:	75fb      	strb	r3, [r7, #23]
            break;
 8002d04:	e005      	b.n	8002d12 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002d06:	4b55      	ldr	r3, [pc, #340]	; (8002e5c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8002d08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d0a:	f003 0302 	and.w	r3, r3, #2
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d0ed      	beq.n	8002cee <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 8002d12:	7dfb      	ldrb	r3, [r7, #23]
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d126      	bne.n	8002d66 <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8002d1e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d22:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002d26:	d10d      	bne.n	8002d44 <HAL_RCCEx_PeriphCLKConfig+0x71c>
 8002d28:	4b4c      	ldr	r3, [pc, #304]	; (8002e5c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8002d2a:	691b      	ldr	r3, [r3, #16]
 8002d2c:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8002d36:	0919      	lsrs	r1, r3, #4
 8002d38:	4b4a      	ldr	r3, [pc, #296]	; (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x83c>)
 8002d3a:	400b      	ands	r3, r1
 8002d3c:	4947      	ldr	r1, [pc, #284]	; (8002e5c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8002d3e:	4313      	orrs	r3, r2
 8002d40:	610b      	str	r3, [r1, #16]
 8002d42:	e005      	b.n	8002d50 <HAL_RCCEx_PeriphCLKConfig+0x728>
 8002d44:	4b45      	ldr	r3, [pc, #276]	; (8002e5c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8002d46:	691b      	ldr	r3, [r3, #16]
 8002d48:	4a44      	ldr	r2, [pc, #272]	; (8002e5c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8002d4a:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8002d4e:	6113      	str	r3, [r2, #16]
 8002d50:	4b42      	ldr	r3, [pc, #264]	; (8002e5c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8002d52:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8002d5a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d5e:	493f      	ldr	r1, [pc, #252]	; (8002e5c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8002d60:	4313      	orrs	r3, r2
 8002d62:	670b      	str	r3, [r1, #112]	; 0x70
 8002d64:	e004      	b.n	8002d70 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002d66:	7dfb      	ldrb	r3, [r7, #23]
 8002d68:	75bb      	strb	r3, [r7, #22]
 8002d6a:	e001      	b.n	8002d70 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d6c:	7dfb      	ldrb	r3, [r7, #23]
 8002d6e:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f003 0301 	and.w	r3, r3, #1
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	f000 8085 	beq.w	8002e88 <HAL_RCCEx_PeriphCLKConfig+0x860>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002d82:	2b28      	cmp	r3, #40	; 0x28
 8002d84:	d866      	bhi.n	8002e54 <HAL_RCCEx_PeriphCLKConfig+0x82c>
 8002d86:	a201      	add	r2, pc, #4	; (adr r2, 8002d8c <HAL_RCCEx_PeriphCLKConfig+0x764>)
 8002d88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d8c:	08002e69 	.word	0x08002e69
 8002d90:	08002e55 	.word	0x08002e55
 8002d94:	08002e55 	.word	0x08002e55
 8002d98:	08002e55 	.word	0x08002e55
 8002d9c:	08002e55 	.word	0x08002e55
 8002da0:	08002e55 	.word	0x08002e55
 8002da4:	08002e55 	.word	0x08002e55
 8002da8:	08002e55 	.word	0x08002e55
 8002dac:	08002e31 	.word	0x08002e31
 8002db0:	08002e55 	.word	0x08002e55
 8002db4:	08002e55 	.word	0x08002e55
 8002db8:	08002e55 	.word	0x08002e55
 8002dbc:	08002e55 	.word	0x08002e55
 8002dc0:	08002e55 	.word	0x08002e55
 8002dc4:	08002e55 	.word	0x08002e55
 8002dc8:	08002e55 	.word	0x08002e55
 8002dcc:	08002e43 	.word	0x08002e43
 8002dd0:	08002e55 	.word	0x08002e55
 8002dd4:	08002e55 	.word	0x08002e55
 8002dd8:	08002e55 	.word	0x08002e55
 8002ddc:	08002e55 	.word	0x08002e55
 8002de0:	08002e55 	.word	0x08002e55
 8002de4:	08002e55 	.word	0x08002e55
 8002de8:	08002e55 	.word	0x08002e55
 8002dec:	08002e69 	.word	0x08002e69
 8002df0:	08002e55 	.word	0x08002e55
 8002df4:	08002e55 	.word	0x08002e55
 8002df8:	08002e55 	.word	0x08002e55
 8002dfc:	08002e55 	.word	0x08002e55
 8002e00:	08002e55 	.word	0x08002e55
 8002e04:	08002e55 	.word	0x08002e55
 8002e08:	08002e55 	.word	0x08002e55
 8002e0c:	08002e69 	.word	0x08002e69
 8002e10:	08002e55 	.word	0x08002e55
 8002e14:	08002e55 	.word	0x08002e55
 8002e18:	08002e55 	.word	0x08002e55
 8002e1c:	08002e55 	.word	0x08002e55
 8002e20:	08002e55 	.word	0x08002e55
 8002e24:	08002e55 	.word	0x08002e55
 8002e28:	08002e55 	.word	0x08002e55
 8002e2c:	08002e69 	.word	0x08002e69
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	3304      	adds	r3, #4
 8002e34:	2101      	movs	r1, #1
 8002e36:	4618      	mov	r0, r3
 8002e38:	f000 fb3c 	bl	80034b4 <RCCEx_PLL2_Config>
 8002e3c:	4603      	mov	r3, r0
 8002e3e:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8002e40:	e013      	b.n	8002e6a <HAL_RCCEx_PeriphCLKConfig+0x842>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	3324      	adds	r3, #36	; 0x24
 8002e46:	2101      	movs	r1, #1
 8002e48:	4618      	mov	r0, r3
 8002e4a:	f000 fbe5 	bl	8003618 <RCCEx_PLL3_Config>
 8002e4e:	4603      	mov	r3, r0
 8002e50:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8002e52:	e00a      	b.n	8002e6a <HAL_RCCEx_PeriphCLKConfig+0x842>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002e54:	2301      	movs	r3, #1
 8002e56:	75fb      	strb	r3, [r7, #23]
      break;
 8002e58:	e007      	b.n	8002e6a <HAL_RCCEx_PeriphCLKConfig+0x842>
 8002e5a:	bf00      	nop
 8002e5c:	58024400 	.word	0x58024400
 8002e60:	58024800 	.word	0x58024800
 8002e64:	00ffffcf 	.word	0x00ffffcf
      break;
 8002e68:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002e6a:	7dfb      	ldrb	r3, [r7, #23]
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d109      	bne.n	8002e84 <HAL_RCCEx_PeriphCLKConfig+0x85c>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8002e70:	4b96      	ldr	r3, [pc, #600]	; (80030cc <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8002e72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e74:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002e7c:	4993      	ldr	r1, [pc, #588]	; (80030cc <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8002e7e:	4313      	orrs	r3, r2
 8002e80:	654b      	str	r3, [r1, #84]	; 0x54
 8002e82:	e001      	b.n	8002e88 <HAL_RCCEx_PeriphCLKConfig+0x860>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e84:	7dfb      	ldrb	r3, [r7, #23]
 8002e86:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f003 0302 	and.w	r3, r3, #2
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d038      	beq.n	8002f06 <HAL_RCCEx_PeriphCLKConfig+0x8de>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e98:	2b05      	cmp	r3, #5
 8002e9a:	d821      	bhi.n	8002ee0 <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 8002e9c:	a201      	add	r2, pc, #4	; (adr r2, 8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x87c>)
 8002e9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ea2:	bf00      	nop
 8002ea4:	08002ee7 	.word	0x08002ee7
 8002ea8:	08002ebd 	.word	0x08002ebd
 8002eac:	08002ecf 	.word	0x08002ecf
 8002eb0:	08002ee7 	.word	0x08002ee7
 8002eb4:	08002ee7 	.word	0x08002ee7
 8002eb8:	08002ee7 	.word	0x08002ee7
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	3304      	adds	r3, #4
 8002ec0:	2101      	movs	r1, #1
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	f000 faf6 	bl	80034b4 <RCCEx_PLL2_Config>
 8002ec8:	4603      	mov	r3, r0
 8002eca:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8002ecc:	e00c      	b.n	8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x8c0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	3324      	adds	r3, #36	; 0x24
 8002ed2:	2101      	movs	r1, #1
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	f000 fb9f 	bl	8003618 <RCCEx_PLL3_Config>
 8002eda:	4603      	mov	r3, r0
 8002edc:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8002ede:	e003      	b.n	8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002ee0:	2301      	movs	r3, #1
 8002ee2:	75fb      	strb	r3, [r7, #23]
      break;
 8002ee4:	e000      	b.n	8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      break;
 8002ee6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002ee8:	7dfb      	ldrb	r3, [r7, #23]
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d109      	bne.n	8002f02 <HAL_RCCEx_PeriphCLKConfig+0x8da>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8002eee:	4b77      	ldr	r3, [pc, #476]	; (80030cc <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8002ef0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ef2:	f023 0207 	bic.w	r2, r3, #7
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002efa:	4974      	ldr	r1, [pc, #464]	; (80030cc <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8002efc:	4313      	orrs	r3, r2
 8002efe:	654b      	str	r3, [r1, #84]	; 0x54
 8002f00:	e001      	b.n	8002f06 <HAL_RCCEx_PeriphCLKConfig+0x8de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f02:	7dfb      	ldrb	r3, [r7, #23]
 8002f04:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f003 0304 	and.w	r3, r3, #4
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d03a      	beq.n	8002f88 <HAL_RCCEx_PeriphCLKConfig+0x960>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f18:	2b05      	cmp	r3, #5
 8002f1a:	d821      	bhi.n	8002f60 <HAL_RCCEx_PeriphCLKConfig+0x938>
 8002f1c:	a201      	add	r2, pc, #4	; (adr r2, 8002f24 <HAL_RCCEx_PeriphCLKConfig+0x8fc>)
 8002f1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f22:	bf00      	nop
 8002f24:	08002f67 	.word	0x08002f67
 8002f28:	08002f3d 	.word	0x08002f3d
 8002f2c:	08002f4f 	.word	0x08002f4f
 8002f30:	08002f67 	.word	0x08002f67
 8002f34:	08002f67 	.word	0x08002f67
 8002f38:	08002f67 	.word	0x08002f67
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	3304      	adds	r3, #4
 8002f40:	2101      	movs	r1, #1
 8002f42:	4618      	mov	r0, r3
 8002f44:	f000 fab6 	bl	80034b4 <RCCEx_PLL2_Config>
 8002f48:	4603      	mov	r3, r0
 8002f4a:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8002f4c:	e00c      	b.n	8002f68 <HAL_RCCEx_PeriphCLKConfig+0x940>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	3324      	adds	r3, #36	; 0x24
 8002f52:	2101      	movs	r1, #1
 8002f54:	4618      	mov	r0, r3
 8002f56:	f000 fb5f 	bl	8003618 <RCCEx_PLL3_Config>
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8002f5e:	e003      	b.n	8002f68 <HAL_RCCEx_PeriphCLKConfig+0x940>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002f60:	2301      	movs	r3, #1
 8002f62:	75fb      	strb	r3, [r7, #23]
      break;
 8002f64:	e000      	b.n	8002f68 <HAL_RCCEx_PeriphCLKConfig+0x940>
      break;
 8002f66:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002f68:	7dfb      	ldrb	r3, [r7, #23]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d10a      	bne.n	8002f84 <HAL_RCCEx_PeriphCLKConfig+0x95c>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002f6e:	4b57      	ldr	r3, [pc, #348]	; (80030cc <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8002f70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f72:	f023 0207 	bic.w	r2, r3, #7
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f7c:	4953      	ldr	r1, [pc, #332]	; (80030cc <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8002f7e:	4313      	orrs	r3, r2
 8002f80:	658b      	str	r3, [r1, #88]	; 0x58
 8002f82:	e001      	b.n	8002f88 <HAL_RCCEx_PeriphCLKConfig+0x960>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f84:	7dfb      	ldrb	r3, [r7, #23]
 8002f86:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f003 0320 	and.w	r3, r3, #32
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d04b      	beq.n	800302c <HAL_RCCEx_PeriphCLKConfig+0xa04>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002f9a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002f9e:	d02e      	beq.n	8002ffe <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 8002fa0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002fa4:	d828      	bhi.n	8002ff8 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8002fa6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002faa:	d02a      	beq.n	8003002 <HAL_RCCEx_PeriphCLKConfig+0x9da>
 8002fac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002fb0:	d822      	bhi.n	8002ff8 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8002fb2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8002fb6:	d026      	beq.n	8003006 <HAL_RCCEx_PeriphCLKConfig+0x9de>
 8002fb8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8002fbc:	d81c      	bhi.n	8002ff8 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8002fbe:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002fc2:	d010      	beq.n	8002fe6 <HAL_RCCEx_PeriphCLKConfig+0x9be>
 8002fc4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002fc8:	d816      	bhi.n	8002ff8 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d01d      	beq.n	800300a <HAL_RCCEx_PeriphCLKConfig+0x9e2>
 8002fce:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002fd2:	d111      	bne.n	8002ff8 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	3304      	adds	r3, #4
 8002fd8:	2100      	movs	r1, #0
 8002fda:	4618      	mov	r0, r3
 8002fdc:	f000 fa6a 	bl	80034b4 <RCCEx_PLL2_Config>
 8002fe0:	4603      	mov	r3, r0
 8002fe2:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8002fe4:	e012      	b.n	800300c <HAL_RCCEx_PeriphCLKConfig+0x9e4>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	3324      	adds	r3, #36	; 0x24
 8002fea:	2102      	movs	r1, #2
 8002fec:	4618      	mov	r0, r3
 8002fee:	f000 fb13 	bl	8003618 <RCCEx_PLL3_Config>
 8002ff2:	4603      	mov	r3, r0
 8002ff4:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8002ff6:	e009      	b.n	800300c <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002ff8:	2301      	movs	r3, #1
 8002ffa:	75fb      	strb	r3, [r7, #23]
      break;
 8002ffc:	e006      	b.n	800300c <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8002ffe:	bf00      	nop
 8003000:	e004      	b.n	800300c <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8003002:	bf00      	nop
 8003004:	e002      	b.n	800300c <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8003006:	bf00      	nop
 8003008:	e000      	b.n	800300c <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 800300a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800300c:	7dfb      	ldrb	r3, [r7, #23]
 800300e:	2b00      	cmp	r3, #0
 8003010:	d10a      	bne.n	8003028 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003012:	4b2e      	ldr	r3, [pc, #184]	; (80030cc <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8003014:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003016:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003020:	492a      	ldr	r1, [pc, #168]	; (80030cc <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8003022:	4313      	orrs	r3, r2
 8003024:	654b      	str	r3, [r1, #84]	; 0x54
 8003026:	e001      	b.n	800302c <HAL_RCCEx_PeriphCLKConfig+0xa04>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003028:	7dfb      	ldrb	r3, [r7, #23]
 800302a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003034:	2b00      	cmp	r3, #0
 8003036:	d04d      	beq.n	80030d4 <HAL_RCCEx_PeriphCLKConfig+0xaac>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800303e:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8003042:	d02e      	beq.n	80030a2 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 8003044:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8003048:	d828      	bhi.n	800309c <HAL_RCCEx_PeriphCLKConfig+0xa74>
 800304a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800304e:	d02a      	beq.n	80030a6 <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8003050:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003054:	d822      	bhi.n	800309c <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8003056:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800305a:	d026      	beq.n	80030aa <HAL_RCCEx_PeriphCLKConfig+0xa82>
 800305c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003060:	d81c      	bhi.n	800309c <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8003062:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003066:	d010      	beq.n	800308a <HAL_RCCEx_PeriphCLKConfig+0xa62>
 8003068:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800306c:	d816      	bhi.n	800309c <HAL_RCCEx_PeriphCLKConfig+0xa74>
 800306e:	2b00      	cmp	r3, #0
 8003070:	d01d      	beq.n	80030ae <HAL_RCCEx_PeriphCLKConfig+0xa86>
 8003072:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003076:	d111      	bne.n	800309c <HAL_RCCEx_PeriphCLKConfig+0xa74>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	3304      	adds	r3, #4
 800307c:	2100      	movs	r1, #0
 800307e:	4618      	mov	r0, r3
 8003080:	f000 fa18 	bl	80034b4 <RCCEx_PLL2_Config>
 8003084:	4603      	mov	r3, r0
 8003086:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8003088:	e012      	b.n	80030b0 <HAL_RCCEx_PeriphCLKConfig+0xa88>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	3324      	adds	r3, #36	; 0x24
 800308e:	2102      	movs	r1, #2
 8003090:	4618      	mov	r0, r3
 8003092:	f000 fac1 	bl	8003618 <RCCEx_PLL3_Config>
 8003096:	4603      	mov	r3, r0
 8003098:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 800309a:	e009      	b.n	80030b0 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800309c:	2301      	movs	r3, #1
 800309e:	75fb      	strb	r3, [r7, #23]
      break;
 80030a0:	e006      	b.n	80030b0 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 80030a2:	bf00      	nop
 80030a4:	e004      	b.n	80030b0 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 80030a6:	bf00      	nop
 80030a8:	e002      	b.n	80030b0 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 80030aa:	bf00      	nop
 80030ac:	e000      	b.n	80030b0 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 80030ae:	bf00      	nop
    }

    if(ret == HAL_OK)
 80030b0:	7dfb      	ldrb	r3, [r7, #23]
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d10c      	bne.n	80030d0 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80030b6:	4b05      	ldr	r3, [pc, #20]	; (80030cc <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80030b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030ba:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80030c4:	4901      	ldr	r1, [pc, #4]	; (80030cc <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80030c6:	4313      	orrs	r3, r2
 80030c8:	658b      	str	r3, [r1, #88]	; 0x58
 80030ca:	e003      	b.n	80030d4 <HAL_RCCEx_PeriphCLKConfig+0xaac>
 80030cc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80030d0:	7dfb      	ldrb	r3, [r7, #23]
 80030d2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d04b      	beq.n	8003178 <HAL_RCCEx_PeriphCLKConfig+0xb50>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80030e6:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80030ea:	d02e      	beq.n	800314a <HAL_RCCEx_PeriphCLKConfig+0xb22>
 80030ec:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80030f0:	d828      	bhi.n	8003144 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 80030f2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80030f6:	d02a      	beq.n	800314e <HAL_RCCEx_PeriphCLKConfig+0xb26>
 80030f8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80030fc:	d822      	bhi.n	8003144 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 80030fe:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8003102:	d026      	beq.n	8003152 <HAL_RCCEx_PeriphCLKConfig+0xb2a>
 8003104:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8003108:	d81c      	bhi.n	8003144 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 800310a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800310e:	d010      	beq.n	8003132 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 8003110:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003114:	d816      	bhi.n	8003144 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8003116:	2b00      	cmp	r3, #0
 8003118:	d01d      	beq.n	8003156 <HAL_RCCEx_PeriphCLKConfig+0xb2e>
 800311a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800311e:	d111      	bne.n	8003144 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	3304      	adds	r3, #4
 8003124:	2100      	movs	r1, #0
 8003126:	4618      	mov	r0, r3
 8003128:	f000 f9c4 	bl	80034b4 <RCCEx_PLL2_Config>
 800312c:	4603      	mov	r3, r0
 800312e:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8003130:	e012      	b.n	8003158 <HAL_RCCEx_PeriphCLKConfig+0xb30>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	3324      	adds	r3, #36	; 0x24
 8003136:	2102      	movs	r1, #2
 8003138:	4618      	mov	r0, r3
 800313a:	f000 fa6d 	bl	8003618 <RCCEx_PLL3_Config>
 800313e:	4603      	mov	r3, r0
 8003140:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8003142:	e009      	b.n	8003158 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003144:	2301      	movs	r3, #1
 8003146:	75fb      	strb	r3, [r7, #23]
      break;
 8003148:	e006      	b.n	8003158 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 800314a:	bf00      	nop
 800314c:	e004      	b.n	8003158 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 800314e:	bf00      	nop
 8003150:	e002      	b.n	8003158 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8003152:	bf00      	nop
 8003154:	e000      	b.n	8003158 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8003156:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003158:	7dfb      	ldrb	r3, [r7, #23]
 800315a:	2b00      	cmp	r3, #0
 800315c:	d10a      	bne.n	8003174 <HAL_RCCEx_PeriphCLKConfig+0xb4c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800315e:	4b9d      	ldr	r3, [pc, #628]	; (80033d4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003160:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003162:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800316c:	4999      	ldr	r1, [pc, #612]	; (80033d4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800316e:	4313      	orrs	r3, r2
 8003170:	658b      	str	r3, [r1, #88]	; 0x58
 8003172:	e001      	b.n	8003178 <HAL_RCCEx_PeriphCLKConfig+0xb50>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003174:	7dfb      	ldrb	r3, [r7, #23]
 8003176:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f003 0308 	and.w	r3, r3, #8
 8003180:	2b00      	cmp	r3, #0
 8003182:	d01a      	beq.n	80031ba <HAL_RCCEx_PeriphCLKConfig+0xb92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800318a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800318e:	d10a      	bne.n	80031a6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	3324      	adds	r3, #36	; 0x24
 8003194:	2102      	movs	r1, #2
 8003196:	4618      	mov	r0, r3
 8003198:	f000 fa3e 	bl	8003618 <RCCEx_PLL3_Config>
 800319c:	4603      	mov	r3, r0
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d001      	beq.n	80031a6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        {
          status = HAL_ERROR;
 80031a2:	2301      	movs	r3, #1
 80031a4:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80031a6:	4b8b      	ldr	r3, [pc, #556]	; (80033d4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80031a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031aa:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80031b4:	4987      	ldr	r1, [pc, #540]	; (80033d4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80031b6:	4313      	orrs	r3, r2
 80031b8:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f003 0310 	and.w	r3, r3, #16
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d01a      	beq.n	80031fc <HAL_RCCEx_PeriphCLKConfig+0xbd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80031cc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80031d0:	d10a      	bne.n	80031e8 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	3324      	adds	r3, #36	; 0x24
 80031d6:	2102      	movs	r1, #2
 80031d8:	4618      	mov	r0, r3
 80031da:	f000 fa1d 	bl	8003618 <RCCEx_PLL3_Config>
 80031de:	4603      	mov	r3, r0
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d001      	beq.n	80031e8 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
      {
        status = HAL_ERROR;
 80031e4:	2301      	movs	r3, #1
 80031e6:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80031e8:	4b7a      	ldr	r3, [pc, #488]	; (80033d4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80031ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031ec:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80031f6:	4977      	ldr	r1, [pc, #476]	; (80033d4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80031f8:	4313      	orrs	r3, r2
 80031fa:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003204:	2b00      	cmp	r3, #0
 8003206:	d034      	beq.n	8003272 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800320e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003212:	d01d      	beq.n	8003250 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 8003214:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003218:	d817      	bhi.n	800324a <HAL_RCCEx_PeriphCLKConfig+0xc22>
 800321a:	2b00      	cmp	r3, #0
 800321c:	d003      	beq.n	8003226 <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 800321e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003222:	d009      	beq.n	8003238 <HAL_RCCEx_PeriphCLKConfig+0xc10>
 8003224:	e011      	b.n	800324a <HAL_RCCEx_PeriphCLKConfig+0xc22>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	3304      	adds	r3, #4
 800322a:	2100      	movs	r1, #0
 800322c:	4618      	mov	r0, r3
 800322e:	f000 f941 	bl	80034b4 <RCCEx_PLL2_Config>
 8003232:	4603      	mov	r3, r0
 8003234:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8003236:	e00c      	b.n	8003252 <HAL_RCCEx_PeriphCLKConfig+0xc2a>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	3324      	adds	r3, #36	; 0x24
 800323c:	2102      	movs	r1, #2
 800323e:	4618      	mov	r0, r3
 8003240:	f000 f9ea 	bl	8003618 <RCCEx_PLL3_Config>
 8003244:	4603      	mov	r3, r0
 8003246:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8003248:	e003      	b.n	8003252 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800324a:	2301      	movs	r3, #1
 800324c:	75fb      	strb	r3, [r7, #23]
      break;
 800324e:	e000      	b.n	8003252 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      break;
 8003250:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003252:	7dfb      	ldrb	r3, [r7, #23]
 8003254:	2b00      	cmp	r3, #0
 8003256:	d10a      	bne.n	800326e <HAL_RCCEx_PeriphCLKConfig+0xc46>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003258:	4b5e      	ldr	r3, [pc, #376]	; (80033d4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800325a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800325c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8003266:	495b      	ldr	r1, [pc, #364]	; (80033d4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003268:	4313      	orrs	r3, r2
 800326a:	658b      	str	r3, [r1, #88]	; 0x58
 800326c:	e001      	b.n	8003272 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800326e:	7dfb      	ldrb	r3, [r7, #23]
 8003270:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800327a:	2b00      	cmp	r3, #0
 800327c:	d033      	beq.n	80032e6 <HAL_RCCEx_PeriphCLKConfig+0xcbe>
  {

    switch(PeriphClkInit->UsbClockSelection)
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003284:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003288:	d01c      	beq.n	80032c4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>
 800328a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800328e:	d816      	bhi.n	80032be <HAL_RCCEx_PeriphCLKConfig+0xc96>
 8003290:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003294:	d003      	beq.n	800329e <HAL_RCCEx_PeriphCLKConfig+0xc76>
 8003296:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800329a:	d007      	beq.n	80032ac <HAL_RCCEx_PeriphCLKConfig+0xc84>
 800329c:	e00f      	b.n	80032be <HAL_RCCEx_PeriphCLKConfig+0xc96>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800329e:	4b4d      	ldr	r3, [pc, #308]	; (80033d4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80032a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032a2:	4a4c      	ldr	r2, [pc, #304]	; (80033d4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80032a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80032a8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 80032aa:	e00c      	b.n	80032c6 <HAL_RCCEx_PeriphCLKConfig+0xc9e>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	3324      	adds	r3, #36	; 0x24
 80032b0:	2101      	movs	r1, #1
 80032b2:	4618      	mov	r0, r3
 80032b4:	f000 f9b0 	bl	8003618 <RCCEx_PLL3_Config>
 80032b8:	4603      	mov	r3, r0
 80032ba:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 80032bc:	e003      	b.n	80032c6 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80032be:	2301      	movs	r3, #1
 80032c0:	75fb      	strb	r3, [r7, #23]
      break;
 80032c2:	e000      	b.n	80032c6 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      break;
 80032c4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80032c6:	7dfb      	ldrb	r3, [r7, #23]
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d10a      	bne.n	80032e2 <HAL_RCCEx_PeriphCLKConfig+0xcba>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80032cc:	4b41      	ldr	r3, [pc, #260]	; (80033d4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80032ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032d0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80032da:	493e      	ldr	r1, [pc, #248]	; (80033d4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80032dc:	4313      	orrs	r3, r2
 80032de:	654b      	str	r3, [r1, #84]	; 0x54
 80032e0:	e001      	b.n	80032e6 <HAL_RCCEx_PeriphCLKConfig+0xcbe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80032e2:	7dfb      	ldrb	r3, [r7, #23]
 80032e4:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d029      	beq.n	8003346 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d003      	beq.n	8003302 <HAL_RCCEx_PeriphCLKConfig+0xcda>
 80032fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80032fe:	d007      	beq.n	8003310 <HAL_RCCEx_PeriphCLKConfig+0xce8>
 8003300:	e00f      	b.n	8003322 <HAL_RCCEx_PeriphCLKConfig+0xcfa>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003302:	4b34      	ldr	r3, [pc, #208]	; (80033d4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003304:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003306:	4a33      	ldr	r2, [pc, #204]	; (80033d4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003308:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800330c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 800330e:	e00b      	b.n	8003328 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	3304      	adds	r3, #4
 8003314:	2102      	movs	r1, #2
 8003316:	4618      	mov	r0, r3
 8003318:	f000 f8cc 	bl	80034b4 <RCCEx_PLL2_Config>
 800331c:	4603      	mov	r3, r0
 800331e:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8003320:	e002      	b.n	8003328 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    default:
      ret = HAL_ERROR;
 8003322:	2301      	movs	r3, #1
 8003324:	75fb      	strb	r3, [r7, #23]
      break;
 8003326:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003328:	7dfb      	ldrb	r3, [r7, #23]
 800332a:	2b00      	cmp	r3, #0
 800332c:	d109      	bne.n	8003342 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800332e:	4b29      	ldr	r3, [pc, #164]	; (80033d4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003330:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003332:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800333a:	4926      	ldr	r1, [pc, #152]	; (80033d4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800333c:	4313      	orrs	r3, r2
 800333e:	64cb      	str	r3, [r1, #76]	; 0x4c
 8003340:	e001      	b.n	8003346 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003342:	7dfb      	ldrb	r3, [r7, #23]
 8003344:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800334e:	2b00      	cmp	r3, #0
 8003350:	d00a      	beq.n	8003368 <HAL_RCCEx_PeriphCLKConfig+0xd40>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	3324      	adds	r3, #36	; 0x24
 8003356:	2102      	movs	r1, #2
 8003358:	4618      	mov	r0, r3
 800335a:	f000 f95d 	bl	8003618 <RCCEx_PLL3_Config>
 800335e:	4603      	mov	r3, r0
 8003360:	2b00      	cmp	r3, #0
 8003362:	d001      	beq.n	8003368 <HAL_RCCEx_PeriphCLKConfig+0xd40>
    {
      status=HAL_ERROR;
 8003364:	2301      	movs	r3, #1
 8003366:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003370:	2b00      	cmp	r3, #0
 8003372:	d033      	beq.n	80033dc <HAL_RCCEx_PeriphCLKConfig+0xdb4>
  {

    switch(PeriphClkInit->RngClockSelection)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003378:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800337c:	d017      	beq.n	80033ae <HAL_RCCEx_PeriphCLKConfig+0xd86>
 800337e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003382:	d811      	bhi.n	80033a8 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 8003384:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003388:	d013      	beq.n	80033b2 <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 800338a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800338e:	d80b      	bhi.n	80033a8 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 8003390:	2b00      	cmp	r3, #0
 8003392:	d010      	beq.n	80033b6 <HAL_RCCEx_PeriphCLKConfig+0xd8e>
 8003394:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003398:	d106      	bne.n	80033a8 <HAL_RCCEx_PeriphCLKConfig+0xd80>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800339a:	4b0e      	ldr	r3, [pc, #56]	; (80033d4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800339c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800339e:	4a0d      	ldr	r2, [pc, #52]	; (80033d4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80033a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80033a4:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 80033a6:	e007      	b.n	80033b8 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80033a8:	2301      	movs	r3, #1
 80033aa:	75fb      	strb	r3, [r7, #23]
      break;
 80033ac:	e004      	b.n	80033b8 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 80033ae:	bf00      	nop
 80033b0:	e002      	b.n	80033b8 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 80033b2:	bf00      	nop
 80033b4:	e000      	b.n	80033b8 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 80033b6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80033b8:	7dfb      	ldrb	r3, [r7, #23]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d10c      	bne.n	80033d8 <HAL_RCCEx_PeriphCLKConfig+0xdb0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80033be:	4b05      	ldr	r3, [pc, #20]	; (80033d4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80033c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033c2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80033ca:	4902      	ldr	r1, [pc, #8]	; (80033d4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80033cc:	4313      	orrs	r3, r2
 80033ce:	654b      	str	r3, [r1, #84]	; 0x54
 80033d0:	e004      	b.n	80033dc <HAL_RCCEx_PeriphCLKConfig+0xdb4>
 80033d2:	bf00      	nop
 80033d4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033d8:	7dfb      	ldrb	r3, [r7, #23]
 80033da:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d008      	beq.n	80033fa <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80033e8:	4b31      	ldr	r3, [pc, #196]	; (80034b0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80033ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80033ec:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033f4:	492e      	ldr	r1, [pc, #184]	; (80034b0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80033f6:	4313      	orrs	r3, r2
 80033f8:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003402:	2b00      	cmp	r3, #0
 8003404:	d009      	beq.n	800341a <HAL_RCCEx_PeriphCLKConfig+0xdf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8003406:	4b2a      	ldr	r3, [pc, #168]	; (80034b0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8003408:	691b      	ldr	r3, [r3, #16]
 800340a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8003414:	4926      	ldr	r1, [pc, #152]	; (80034b0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8003416:	4313      	orrs	r3, r2
 8003418:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003422:	2b00      	cmp	r3, #0
 8003424:	d008      	beq.n	8003438 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003426:	4b22      	ldr	r3, [pc, #136]	; (80034b0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8003428:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800342a:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003432:	491f      	ldr	r1, [pc, #124]	; (80034b0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8003434:	4313      	orrs	r3, r2
 8003436:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8003440:	2b00      	cmp	r3, #0
 8003442:	d00d      	beq.n	8003460 <HAL_RCCEx_PeriphCLKConfig+0xe38>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003444:	4b1a      	ldr	r3, [pc, #104]	; (80034b0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8003446:	691b      	ldr	r3, [r3, #16]
 8003448:	4a19      	ldr	r2, [pc, #100]	; (80034b0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800344a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800344e:	6113      	str	r3, [r2, #16]
 8003450:	4b17      	ldr	r3, [pc, #92]	; (80034b0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8003452:	691a      	ldr	r2, [r3, #16]
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800345a:	4915      	ldr	r1, [pc, #84]	; (80034b0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800345c:	4313      	orrs	r3, r2
 800345e:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	2b00      	cmp	r3, #0
 8003466:	da08      	bge.n	800347a <HAL_RCCEx_PeriphCLKConfig+0xe52>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8003468:	4b11      	ldr	r3, [pc, #68]	; (80034b0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800346a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800346c:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003474:	490e      	ldr	r1, [pc, #56]	; (80034b0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8003476:	4313      	orrs	r3, r2
 8003478:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003482:	2b00      	cmp	r3, #0
 8003484:	d009      	beq.n	800349a <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003486:	4b0a      	ldr	r3, [pc, #40]	; (80034b0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8003488:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800348a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003494:	4906      	ldr	r1, [pc, #24]	; (80034b0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8003496:	4313      	orrs	r3, r2
 8003498:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 800349a:	7dbb      	ldrb	r3, [r7, #22]
 800349c:	2b00      	cmp	r3, #0
 800349e:	d101      	bne.n	80034a4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>
  {
    return HAL_OK;
 80034a0:	2300      	movs	r3, #0
 80034a2:	e000      	b.n	80034a6 <HAL_RCCEx_PeriphCLKConfig+0xe7e>
  }
  return HAL_ERROR;
 80034a4:	2301      	movs	r3, #1
}
 80034a6:	4618      	mov	r0, r3
 80034a8:	3718      	adds	r7, #24
 80034aa:	46bd      	mov	sp, r7
 80034ac:	bd80      	pop	{r7, pc}
 80034ae:	bf00      	nop
 80034b0:	58024400 	.word	0x58024400

080034b4 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b084      	sub	sp, #16
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
 80034bc:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80034be:	2300      	movs	r3, #0
 80034c0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80034c2:	4b53      	ldr	r3, [pc, #332]	; (8003610 <RCCEx_PLL2_Config+0x15c>)
 80034c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034c6:	f003 0303 	and.w	r3, r3, #3
 80034ca:	2b03      	cmp	r3, #3
 80034cc:	d101      	bne.n	80034d2 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80034ce:	2301      	movs	r3, #1
 80034d0:	e099      	b.n	8003606 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80034d2:	4b4f      	ldr	r3, [pc, #316]	; (8003610 <RCCEx_PLL2_Config+0x15c>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	4a4e      	ldr	r2, [pc, #312]	; (8003610 <RCCEx_PLL2_Config+0x15c>)
 80034d8:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80034dc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80034de:	f7fd fc3d 	bl	8000d5c <HAL_GetTick>
 80034e2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80034e4:	e008      	b.n	80034f8 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 80034e6:	f7fd fc39 	bl	8000d5c <HAL_GetTick>
 80034ea:	4602      	mov	r2, r0
 80034ec:	68bb      	ldr	r3, [r7, #8]
 80034ee:	1ad3      	subs	r3, r2, r3
 80034f0:	2b02      	cmp	r3, #2
 80034f2:	d901      	bls.n	80034f8 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80034f4:	2303      	movs	r3, #3
 80034f6:	e086      	b.n	8003606 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80034f8:	4b45      	ldr	r3, [pc, #276]	; (8003610 <RCCEx_PLL2_Config+0x15c>)
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003500:	2b00      	cmp	r3, #0
 8003502:	d1f0      	bne.n	80034e6 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8003504:	4b42      	ldr	r3, [pc, #264]	; (8003610 <RCCEx_PLL2_Config+0x15c>)
 8003506:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003508:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	031b      	lsls	r3, r3, #12
 8003512:	493f      	ldr	r1, [pc, #252]	; (8003610 <RCCEx_PLL2_Config+0x15c>)
 8003514:	4313      	orrs	r3, r2
 8003516:	628b      	str	r3, [r1, #40]	; 0x28
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	685b      	ldr	r3, [r3, #4]
 800351c:	3b01      	subs	r3, #1
 800351e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	689b      	ldr	r3, [r3, #8]
 8003526:	3b01      	subs	r3, #1
 8003528:	025b      	lsls	r3, r3, #9
 800352a:	b29b      	uxth	r3, r3
 800352c:	431a      	orrs	r2, r3
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	68db      	ldr	r3, [r3, #12]
 8003532:	3b01      	subs	r3, #1
 8003534:	041b      	lsls	r3, r3, #16
 8003536:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800353a:	431a      	orrs	r2, r3
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	691b      	ldr	r3, [r3, #16]
 8003540:	3b01      	subs	r3, #1
 8003542:	061b      	lsls	r3, r3, #24
 8003544:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8003548:	4931      	ldr	r1, [pc, #196]	; (8003610 <RCCEx_PLL2_Config+0x15c>)
 800354a:	4313      	orrs	r3, r2
 800354c:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800354e:	4b30      	ldr	r3, [pc, #192]	; (8003610 <RCCEx_PLL2_Config+0x15c>)
 8003550:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003552:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	695b      	ldr	r3, [r3, #20]
 800355a:	492d      	ldr	r1, [pc, #180]	; (8003610 <RCCEx_PLL2_Config+0x15c>)
 800355c:	4313      	orrs	r3, r2
 800355e:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8003560:	4b2b      	ldr	r3, [pc, #172]	; (8003610 <RCCEx_PLL2_Config+0x15c>)
 8003562:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003564:	f023 0220 	bic.w	r2, r3, #32
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	699b      	ldr	r3, [r3, #24]
 800356c:	4928      	ldr	r1, [pc, #160]	; (8003610 <RCCEx_PLL2_Config+0x15c>)
 800356e:	4313      	orrs	r3, r2
 8003570:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8003572:	4b27      	ldr	r3, [pc, #156]	; (8003610 <RCCEx_PLL2_Config+0x15c>)
 8003574:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003576:	4a26      	ldr	r2, [pc, #152]	; (8003610 <RCCEx_PLL2_Config+0x15c>)
 8003578:	f023 0310 	bic.w	r3, r3, #16
 800357c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800357e:	4b24      	ldr	r3, [pc, #144]	; (8003610 <RCCEx_PLL2_Config+0x15c>)
 8003580:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003582:	4b24      	ldr	r3, [pc, #144]	; (8003614 <RCCEx_PLL2_Config+0x160>)
 8003584:	4013      	ands	r3, r2
 8003586:	687a      	ldr	r2, [r7, #4]
 8003588:	69d2      	ldr	r2, [r2, #28]
 800358a:	00d2      	lsls	r2, r2, #3
 800358c:	4920      	ldr	r1, [pc, #128]	; (8003610 <RCCEx_PLL2_Config+0x15c>)
 800358e:	4313      	orrs	r3, r2
 8003590:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8003592:	4b1f      	ldr	r3, [pc, #124]	; (8003610 <RCCEx_PLL2_Config+0x15c>)
 8003594:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003596:	4a1e      	ldr	r2, [pc, #120]	; (8003610 <RCCEx_PLL2_Config+0x15c>)
 8003598:	f043 0310 	orr.w	r3, r3, #16
 800359c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800359e:	683b      	ldr	r3, [r7, #0]
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d106      	bne.n	80035b2 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80035a4:	4b1a      	ldr	r3, [pc, #104]	; (8003610 <RCCEx_PLL2_Config+0x15c>)
 80035a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035a8:	4a19      	ldr	r2, [pc, #100]	; (8003610 <RCCEx_PLL2_Config+0x15c>)
 80035aa:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80035ae:	62d3      	str	r3, [r2, #44]	; 0x2c
 80035b0:	e00f      	b.n	80035d2 <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 80035b2:	683b      	ldr	r3, [r7, #0]
 80035b4:	2b01      	cmp	r3, #1
 80035b6:	d106      	bne.n	80035c6 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80035b8:	4b15      	ldr	r3, [pc, #84]	; (8003610 <RCCEx_PLL2_Config+0x15c>)
 80035ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035bc:	4a14      	ldr	r2, [pc, #80]	; (8003610 <RCCEx_PLL2_Config+0x15c>)
 80035be:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80035c2:	62d3      	str	r3, [r2, #44]	; 0x2c
 80035c4:	e005      	b.n	80035d2 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80035c6:	4b12      	ldr	r3, [pc, #72]	; (8003610 <RCCEx_PLL2_Config+0x15c>)
 80035c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035ca:	4a11      	ldr	r2, [pc, #68]	; (8003610 <RCCEx_PLL2_Config+0x15c>)
 80035cc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80035d0:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80035d2:	4b0f      	ldr	r3, [pc, #60]	; (8003610 <RCCEx_PLL2_Config+0x15c>)
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	4a0e      	ldr	r2, [pc, #56]	; (8003610 <RCCEx_PLL2_Config+0x15c>)
 80035d8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80035dc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80035de:	f7fd fbbd 	bl	8000d5c <HAL_GetTick>
 80035e2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80035e4:	e008      	b.n	80035f8 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 80035e6:	f7fd fbb9 	bl	8000d5c <HAL_GetTick>
 80035ea:	4602      	mov	r2, r0
 80035ec:	68bb      	ldr	r3, [r7, #8]
 80035ee:	1ad3      	subs	r3, r2, r3
 80035f0:	2b02      	cmp	r3, #2
 80035f2:	d901      	bls.n	80035f8 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80035f4:	2303      	movs	r3, #3
 80035f6:	e006      	b.n	8003606 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80035f8:	4b05      	ldr	r3, [pc, #20]	; (8003610 <RCCEx_PLL2_Config+0x15c>)
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003600:	2b00      	cmp	r3, #0
 8003602:	d0f0      	beq.n	80035e6 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8003604:	7bfb      	ldrb	r3, [r7, #15]
}
 8003606:	4618      	mov	r0, r3
 8003608:	3710      	adds	r7, #16
 800360a:	46bd      	mov	sp, r7
 800360c:	bd80      	pop	{r7, pc}
 800360e:	bf00      	nop
 8003610:	58024400 	.word	0x58024400
 8003614:	ffff0007 	.word	0xffff0007

08003618 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b084      	sub	sp, #16
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
 8003620:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003622:	2300      	movs	r3, #0
 8003624:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8003626:	4b53      	ldr	r3, [pc, #332]	; (8003774 <RCCEx_PLL3_Config+0x15c>)
 8003628:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800362a:	f003 0303 	and.w	r3, r3, #3
 800362e:	2b03      	cmp	r3, #3
 8003630:	d101      	bne.n	8003636 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8003632:	2301      	movs	r3, #1
 8003634:	e099      	b.n	800376a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8003636:	4b4f      	ldr	r3, [pc, #316]	; (8003774 <RCCEx_PLL3_Config+0x15c>)
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	4a4e      	ldr	r2, [pc, #312]	; (8003774 <RCCEx_PLL3_Config+0x15c>)
 800363c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003640:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003642:	f7fd fb8b 	bl	8000d5c <HAL_GetTick>
 8003646:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8003648:	e008      	b.n	800365c <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800364a:	f7fd fb87 	bl	8000d5c <HAL_GetTick>
 800364e:	4602      	mov	r2, r0
 8003650:	68bb      	ldr	r3, [r7, #8]
 8003652:	1ad3      	subs	r3, r2, r3
 8003654:	2b02      	cmp	r3, #2
 8003656:	d901      	bls.n	800365c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8003658:	2303      	movs	r3, #3
 800365a:	e086      	b.n	800376a <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800365c:	4b45      	ldr	r3, [pc, #276]	; (8003774 <RCCEx_PLL3_Config+0x15c>)
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003664:	2b00      	cmp	r3, #0
 8003666:	d1f0      	bne.n	800364a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8003668:	4b42      	ldr	r3, [pc, #264]	; (8003774 <RCCEx_PLL3_Config+0x15c>)
 800366a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800366c:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	051b      	lsls	r3, r3, #20
 8003676:	493f      	ldr	r1, [pc, #252]	; (8003774 <RCCEx_PLL3_Config+0x15c>)
 8003678:	4313      	orrs	r3, r2
 800367a:	628b      	str	r3, [r1, #40]	; 0x28
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	685b      	ldr	r3, [r3, #4]
 8003680:	3b01      	subs	r3, #1
 8003682:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	689b      	ldr	r3, [r3, #8]
 800368a:	3b01      	subs	r3, #1
 800368c:	025b      	lsls	r3, r3, #9
 800368e:	b29b      	uxth	r3, r3
 8003690:	431a      	orrs	r2, r3
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	68db      	ldr	r3, [r3, #12]
 8003696:	3b01      	subs	r3, #1
 8003698:	041b      	lsls	r3, r3, #16
 800369a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800369e:	431a      	orrs	r2, r3
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	691b      	ldr	r3, [r3, #16]
 80036a4:	3b01      	subs	r3, #1
 80036a6:	061b      	lsls	r3, r3, #24
 80036a8:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80036ac:	4931      	ldr	r1, [pc, #196]	; (8003774 <RCCEx_PLL3_Config+0x15c>)
 80036ae:	4313      	orrs	r3, r2
 80036b0:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80036b2:	4b30      	ldr	r3, [pc, #192]	; (8003774 <RCCEx_PLL3_Config+0x15c>)
 80036b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036b6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	695b      	ldr	r3, [r3, #20]
 80036be:	492d      	ldr	r1, [pc, #180]	; (8003774 <RCCEx_PLL3_Config+0x15c>)
 80036c0:	4313      	orrs	r3, r2
 80036c2:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80036c4:	4b2b      	ldr	r3, [pc, #172]	; (8003774 <RCCEx_PLL3_Config+0x15c>)
 80036c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036c8:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	699b      	ldr	r3, [r3, #24]
 80036d0:	4928      	ldr	r1, [pc, #160]	; (8003774 <RCCEx_PLL3_Config+0x15c>)
 80036d2:	4313      	orrs	r3, r2
 80036d4:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80036d6:	4b27      	ldr	r3, [pc, #156]	; (8003774 <RCCEx_PLL3_Config+0x15c>)
 80036d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036da:	4a26      	ldr	r2, [pc, #152]	; (8003774 <RCCEx_PLL3_Config+0x15c>)
 80036dc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80036e0:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80036e2:	4b24      	ldr	r3, [pc, #144]	; (8003774 <RCCEx_PLL3_Config+0x15c>)
 80036e4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80036e6:	4b24      	ldr	r3, [pc, #144]	; (8003778 <RCCEx_PLL3_Config+0x160>)
 80036e8:	4013      	ands	r3, r2
 80036ea:	687a      	ldr	r2, [r7, #4]
 80036ec:	69d2      	ldr	r2, [r2, #28]
 80036ee:	00d2      	lsls	r2, r2, #3
 80036f0:	4920      	ldr	r1, [pc, #128]	; (8003774 <RCCEx_PLL3_Config+0x15c>)
 80036f2:	4313      	orrs	r3, r2
 80036f4:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80036f6:	4b1f      	ldr	r3, [pc, #124]	; (8003774 <RCCEx_PLL3_Config+0x15c>)
 80036f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036fa:	4a1e      	ldr	r2, [pc, #120]	; (8003774 <RCCEx_PLL3_Config+0x15c>)
 80036fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003700:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8003702:	683b      	ldr	r3, [r7, #0]
 8003704:	2b00      	cmp	r3, #0
 8003706:	d106      	bne.n	8003716 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8003708:	4b1a      	ldr	r3, [pc, #104]	; (8003774 <RCCEx_PLL3_Config+0x15c>)
 800370a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800370c:	4a19      	ldr	r2, [pc, #100]	; (8003774 <RCCEx_PLL3_Config+0x15c>)
 800370e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003712:	62d3      	str	r3, [r2, #44]	; 0x2c
 8003714:	e00f      	b.n	8003736 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	2b01      	cmp	r3, #1
 800371a:	d106      	bne.n	800372a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800371c:	4b15      	ldr	r3, [pc, #84]	; (8003774 <RCCEx_PLL3_Config+0x15c>)
 800371e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003720:	4a14      	ldr	r2, [pc, #80]	; (8003774 <RCCEx_PLL3_Config+0x15c>)
 8003722:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003726:	62d3      	str	r3, [r2, #44]	; 0x2c
 8003728:	e005      	b.n	8003736 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800372a:	4b12      	ldr	r3, [pc, #72]	; (8003774 <RCCEx_PLL3_Config+0x15c>)
 800372c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800372e:	4a11      	ldr	r2, [pc, #68]	; (8003774 <RCCEx_PLL3_Config+0x15c>)
 8003730:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003734:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8003736:	4b0f      	ldr	r3, [pc, #60]	; (8003774 <RCCEx_PLL3_Config+0x15c>)
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	4a0e      	ldr	r2, [pc, #56]	; (8003774 <RCCEx_PLL3_Config+0x15c>)
 800373c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003740:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003742:	f7fd fb0b 	bl	8000d5c <HAL_GetTick>
 8003746:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8003748:	e008      	b.n	800375c <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800374a:	f7fd fb07 	bl	8000d5c <HAL_GetTick>
 800374e:	4602      	mov	r2, r0
 8003750:	68bb      	ldr	r3, [r7, #8]
 8003752:	1ad3      	subs	r3, r2, r3
 8003754:	2b02      	cmp	r3, #2
 8003756:	d901      	bls.n	800375c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8003758:	2303      	movs	r3, #3
 800375a:	e006      	b.n	800376a <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800375c:	4b05      	ldr	r3, [pc, #20]	; (8003774 <RCCEx_PLL3_Config+0x15c>)
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003764:	2b00      	cmp	r3, #0
 8003766:	d0f0      	beq.n	800374a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8003768:	7bfb      	ldrb	r3, [r7, #15]
}
 800376a:	4618      	mov	r0, r3
 800376c:	3710      	adds	r7, #16
 800376e:	46bd      	mov	sp, r7
 8003770:	bd80      	pop	{r7, pc}
 8003772:	bf00      	nop
 8003774:	58024400 	.word	0x58024400
 8003778:	ffff0007 	.word	0xffff0007

0800377c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800377c:	b084      	sub	sp, #16
 800377e:	b580      	push	{r7, lr}
 8003780:	b084      	sub	sp, #16
 8003782:	af00      	add	r7, sp, #0
 8003784:	6078      	str	r0, [r7, #4]
 8003786:	f107 001c 	add.w	r0, r7, #28
 800378a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800378e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003790:	2b01      	cmp	r3, #1
 8003792:	d120      	bne.n	80037d6 <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003798:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	68da      	ldr	r2, [r3, #12]
 80037a4:	4b2a      	ldr	r3, [pc, #168]	; (8003850 <USB_CoreInit+0xd4>)
 80037a6:	4013      	ands	r3, r2
 80037a8:	687a      	ldr	r2, [r7, #4]
 80037aa:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	68db      	ldr	r3, [r3, #12]
 80037b0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80037b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80037ba:	2b01      	cmp	r3, #1
 80037bc:	d105      	bne.n	80037ca <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	68db      	ldr	r3, [r3, #12]
 80037c2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80037ca:	6878      	ldr	r0, [r7, #4]
 80037cc:	f000 faac 	bl	8003d28 <USB_CoreReset>
 80037d0:	4603      	mov	r3, r0
 80037d2:	73fb      	strb	r3, [r7, #15]
 80037d4:	e01a      	b.n	800380c <USB_CoreInit+0x90>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	68db      	ldr	r3, [r3, #12]
 80037da:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80037e2:	6878      	ldr	r0, [r7, #4]
 80037e4:	f000 faa0 	bl	8003d28 <USB_CoreReset>
 80037e8:	4603      	mov	r3, r0
 80037ea:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80037ec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d106      	bne.n	8003800 <USB_CoreInit+0x84>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037f6:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	639a      	str	r2, [r3, #56]	; 0x38
 80037fe:	e005      	b.n	800380c <USB_CoreInit+0x90>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003804:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800380c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800380e:	2b01      	cmp	r3, #1
 8003810:	d116      	bne.n	8003840 <USB_CoreInit+0xc4>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003816:	b29a      	uxth	r2, r3
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	65da      	str	r2, [r3, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003820:	4b0c      	ldr	r3, [pc, #48]	; (8003854 <USB_CoreInit+0xd8>)
 8003822:	4313      	orrs	r3, r2
 8003824:	687a      	ldr	r2, [r7, #4]
 8003826:	65d3      	str	r3, [r2, #92]	; 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	689b      	ldr	r3, [r3, #8]
 800382c:	f043 0206 	orr.w	r2, r3, #6
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	689b      	ldr	r3, [r3, #8]
 8003838:	f043 0220 	orr.w	r2, r3, #32
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8003840:	7bfb      	ldrb	r3, [r7, #15]
}
 8003842:	4618      	mov	r0, r3
 8003844:	3710      	adds	r7, #16
 8003846:	46bd      	mov	sp, r7
 8003848:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800384c:	b004      	add	sp, #16
 800384e:	4770      	bx	lr
 8003850:	ffbdffbf 	.word	0xffbdffbf
 8003854:	03ee0000 	.word	0x03ee0000

08003858 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8003858:	b480      	push	{r7}
 800385a:	b083      	sub	sp, #12
 800385c:	af00      	add	r7, sp, #0
 800385e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	689b      	ldr	r3, [r3, #8]
 8003864:	f023 0201 	bic.w	r2, r3, #1
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800386c:	2300      	movs	r3, #0
}
 800386e:	4618      	mov	r0, r3
 8003870:	370c      	adds	r7, #12
 8003872:	46bd      	mov	sp, r7
 8003874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003878:	4770      	bx	lr

0800387a <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800387a:	b580      	push	{r7, lr}
 800387c:	b084      	sub	sp, #16
 800387e:	af00      	add	r7, sp, #0
 8003880:	6078      	str	r0, [r7, #4]
 8003882:	460b      	mov	r3, r1
 8003884:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8003886:	2300      	movs	r3, #0
 8003888:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	68db      	ldr	r3, [r3, #12]
 800388e:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8003896:	78fb      	ldrb	r3, [r7, #3]
 8003898:	2b01      	cmp	r3, #1
 800389a:	d115      	bne.n	80038c8 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	68db      	ldr	r3, [r3, #12]
 80038a0:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80038a8:	2001      	movs	r0, #1
 80038aa:	f7fd fa63 	bl	8000d74 <HAL_Delay>
      ms++;
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	3301      	adds	r3, #1
 80038b2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80038b4:	6878      	ldr	r0, [r7, #4]
 80038b6:	f000 fa29 	bl	8003d0c <USB_GetMode>
 80038ba:	4603      	mov	r3, r0
 80038bc:	2b01      	cmp	r3, #1
 80038be:	d01e      	beq.n	80038fe <USB_SetCurrentMode+0x84>
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	2b31      	cmp	r3, #49	; 0x31
 80038c4:	d9f0      	bls.n	80038a8 <USB_SetCurrentMode+0x2e>
 80038c6:	e01a      	b.n	80038fe <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80038c8:	78fb      	ldrb	r3, [r7, #3]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d115      	bne.n	80038fa <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	68db      	ldr	r3, [r3, #12]
 80038d2:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80038da:	2001      	movs	r0, #1
 80038dc:	f7fd fa4a 	bl	8000d74 <HAL_Delay>
      ms++;
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	3301      	adds	r3, #1
 80038e4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80038e6:	6878      	ldr	r0, [r7, #4]
 80038e8:	f000 fa10 	bl	8003d0c <USB_GetMode>
 80038ec:	4603      	mov	r3, r0
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d005      	beq.n	80038fe <USB_SetCurrentMode+0x84>
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	2b31      	cmp	r3, #49	; 0x31
 80038f6:	d9f0      	bls.n	80038da <USB_SetCurrentMode+0x60>
 80038f8:	e001      	b.n	80038fe <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80038fa:	2301      	movs	r3, #1
 80038fc:	e005      	b.n	800390a <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	2b32      	cmp	r3, #50	; 0x32
 8003902:	d101      	bne.n	8003908 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8003904:	2301      	movs	r3, #1
 8003906:	e000      	b.n	800390a <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8003908:	2300      	movs	r3, #0
}
 800390a:	4618      	mov	r0, r3
 800390c:	3710      	adds	r7, #16
 800390e:	46bd      	mov	sp, r7
 8003910:	bd80      	pop	{r7, pc}
	...

08003914 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003914:	b084      	sub	sp, #16
 8003916:	b580      	push	{r7, lr}
 8003918:	b086      	sub	sp, #24
 800391a:	af00      	add	r7, sp, #0
 800391c:	6078      	str	r0, [r7, #4]
 800391e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8003922:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8003926:	2300      	movs	r3, #0
 8003928:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800392e:	2300      	movs	r3, #0
 8003930:	613b      	str	r3, [r7, #16]
 8003932:	e009      	b.n	8003948 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8003934:	687a      	ldr	r2, [r7, #4]
 8003936:	693b      	ldr	r3, [r7, #16]
 8003938:	3340      	adds	r3, #64	; 0x40
 800393a:	009b      	lsls	r3, r3, #2
 800393c:	4413      	add	r3, r2
 800393e:	2200      	movs	r2, #0
 8003940:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8003942:	693b      	ldr	r3, [r7, #16]
 8003944:	3301      	adds	r3, #1
 8003946:	613b      	str	r3, [r7, #16]
 8003948:	693b      	ldr	r3, [r7, #16]
 800394a:	2b0e      	cmp	r3, #14
 800394c:	d9f2      	bls.n	8003934 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800394e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003950:	2b00      	cmp	r3, #0
 8003952:	d11c      	bne.n	800398e <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800395a:	685b      	ldr	r3, [r3, #4]
 800395c:	68fa      	ldr	r2, [r7, #12]
 800395e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003962:	f043 0302 	orr.w	r3, r3, #2
 8003966:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800396c:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	601a      	str	r2, [r3, #0]
 800398c:	e005      	b.n	800399a <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003992:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80039a0:	461a      	mov	r2, r3
 80039a2:	2300      	movs	r3, #0
 80039a4:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80039ac:	4619      	mov	r1, r3
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80039b4:	461a      	mov	r2, r3
 80039b6:	680b      	ldr	r3, [r1, #0]
 80039b8:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80039ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039bc:	2b01      	cmp	r3, #1
 80039be:	d10c      	bne.n	80039da <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80039c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d104      	bne.n	80039d0 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80039c6:	2100      	movs	r1, #0
 80039c8:	6878      	ldr	r0, [r7, #4]
 80039ca:	f000 f965 	bl	8003c98 <USB_SetDevSpeed>
 80039ce:	e008      	b.n	80039e2 <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80039d0:	2101      	movs	r1, #1
 80039d2:	6878      	ldr	r0, [r7, #4]
 80039d4:	f000 f960 	bl	8003c98 <USB_SetDevSpeed>
 80039d8:	e003      	b.n	80039e2 <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80039da:	2103      	movs	r1, #3
 80039dc:	6878      	ldr	r0, [r7, #4]
 80039de:	f000 f95b 	bl	8003c98 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80039e2:	2110      	movs	r1, #16
 80039e4:	6878      	ldr	r0, [r7, #4]
 80039e6:	f000 f8f3 	bl	8003bd0 <USB_FlushTxFifo>
 80039ea:	4603      	mov	r3, r0
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d001      	beq.n	80039f4 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 80039f0:	2301      	movs	r3, #1
 80039f2:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80039f4:	6878      	ldr	r0, [r7, #4]
 80039f6:	f000 f91f 	bl	8003c38 <USB_FlushRxFifo>
 80039fa:	4603      	mov	r3, r0
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d001      	beq.n	8003a04 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8003a00:	2301      	movs	r3, #1
 8003a02:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003a0a:	461a      	mov	r2, r3
 8003a0c:	2300      	movs	r3, #0
 8003a0e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003a16:	461a      	mov	r2, r3
 8003a18:	2300      	movs	r3, #0
 8003a1a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003a22:	461a      	mov	r2, r3
 8003a24:	2300      	movs	r3, #0
 8003a26:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003a28:	2300      	movs	r3, #0
 8003a2a:	613b      	str	r3, [r7, #16]
 8003a2c:	e043      	b.n	8003ab6 <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8003a2e:	693b      	ldr	r3, [r7, #16]
 8003a30:	015a      	lsls	r2, r3, #5
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	4413      	add	r3, r2
 8003a36:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003a40:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003a44:	d118      	bne.n	8003a78 <USB_DevInit+0x164>
    {
      if (i == 0U)
 8003a46:	693b      	ldr	r3, [r7, #16]
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d10a      	bne.n	8003a62 <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8003a4c:	693b      	ldr	r3, [r7, #16]
 8003a4e:	015a      	lsls	r2, r3, #5
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	4413      	add	r3, r2
 8003a54:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003a58:	461a      	mov	r2, r3
 8003a5a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003a5e:	6013      	str	r3, [r2, #0]
 8003a60:	e013      	b.n	8003a8a <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8003a62:	693b      	ldr	r3, [r7, #16]
 8003a64:	015a      	lsls	r2, r3, #5
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	4413      	add	r3, r2
 8003a6a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003a6e:	461a      	mov	r2, r3
 8003a70:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8003a74:	6013      	str	r3, [r2, #0]
 8003a76:	e008      	b.n	8003a8a <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8003a78:	693b      	ldr	r3, [r7, #16]
 8003a7a:	015a      	lsls	r2, r3, #5
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	4413      	add	r3, r2
 8003a80:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003a84:	461a      	mov	r2, r3
 8003a86:	2300      	movs	r3, #0
 8003a88:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8003a8a:	693b      	ldr	r3, [r7, #16]
 8003a8c:	015a      	lsls	r2, r3, #5
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	4413      	add	r3, r2
 8003a92:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003a96:	461a      	mov	r2, r3
 8003a98:	2300      	movs	r3, #0
 8003a9a:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8003a9c:	693b      	ldr	r3, [r7, #16]
 8003a9e:	015a      	lsls	r2, r3, #5
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	4413      	add	r3, r2
 8003aa4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003aa8:	461a      	mov	r2, r3
 8003aaa:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003aae:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003ab0:	693b      	ldr	r3, [r7, #16]
 8003ab2:	3301      	adds	r3, #1
 8003ab4:	613b      	str	r3, [r7, #16]
 8003ab6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ab8:	693a      	ldr	r2, [r7, #16]
 8003aba:	429a      	cmp	r2, r3
 8003abc:	d3b7      	bcc.n	8003a2e <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003abe:	2300      	movs	r3, #0
 8003ac0:	613b      	str	r3, [r7, #16]
 8003ac2:	e043      	b.n	8003b4c <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8003ac4:	693b      	ldr	r3, [r7, #16]
 8003ac6:	015a      	lsls	r2, r3, #5
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	4413      	add	r3, r2
 8003acc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003ad6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003ada:	d118      	bne.n	8003b0e <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8003adc:	693b      	ldr	r3, [r7, #16]
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d10a      	bne.n	8003af8 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8003ae2:	693b      	ldr	r3, [r7, #16]
 8003ae4:	015a      	lsls	r2, r3, #5
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	4413      	add	r3, r2
 8003aea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003aee:	461a      	mov	r2, r3
 8003af0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003af4:	6013      	str	r3, [r2, #0]
 8003af6:	e013      	b.n	8003b20 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8003af8:	693b      	ldr	r3, [r7, #16]
 8003afa:	015a      	lsls	r2, r3, #5
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	4413      	add	r3, r2
 8003b00:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003b04:	461a      	mov	r2, r3
 8003b06:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8003b0a:	6013      	str	r3, [r2, #0]
 8003b0c:	e008      	b.n	8003b20 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8003b0e:	693b      	ldr	r3, [r7, #16]
 8003b10:	015a      	lsls	r2, r3, #5
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	4413      	add	r3, r2
 8003b16:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003b1a:	461a      	mov	r2, r3
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8003b20:	693b      	ldr	r3, [r7, #16]
 8003b22:	015a      	lsls	r2, r3, #5
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	4413      	add	r3, r2
 8003b28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003b2c:	461a      	mov	r2, r3
 8003b2e:	2300      	movs	r3, #0
 8003b30:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8003b32:	693b      	ldr	r3, [r7, #16]
 8003b34:	015a      	lsls	r2, r3, #5
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	4413      	add	r3, r2
 8003b3a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003b3e:	461a      	mov	r2, r3
 8003b40:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003b44:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003b46:	693b      	ldr	r3, [r7, #16]
 8003b48:	3301      	adds	r3, #1
 8003b4a:	613b      	str	r3, [r7, #16]
 8003b4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b4e:	693a      	ldr	r2, [r7, #16]
 8003b50:	429a      	cmp	r2, r3
 8003b52:	d3b7      	bcc.n	8003ac4 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003b5a:	691b      	ldr	r3, [r3, #16]
 8003b5c:	68fa      	ldr	r2, [r7, #12]
 8003b5e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003b62:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003b66:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8003b74:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8003b76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d105      	bne.n	8003b88 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	699b      	ldr	r3, [r3, #24]
 8003b80:	f043 0210 	orr.w	r2, r3, #16
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	699a      	ldr	r2, [r3, #24]
 8003b8c:	4b0e      	ldr	r3, [pc, #56]	; (8003bc8 <USB_DevInit+0x2b4>)
 8003b8e:	4313      	orrs	r3, r2
 8003b90:	687a      	ldr	r2, [r7, #4]
 8003b92:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8003b94:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d005      	beq.n	8003ba6 <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	699b      	ldr	r3, [r3, #24]
 8003b9e:	f043 0208 	orr.w	r2, r3, #8
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8003ba6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003ba8:	2b01      	cmp	r3, #1
 8003baa:	d105      	bne.n	8003bb8 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	699a      	ldr	r2, [r3, #24]
 8003bb0:	4b06      	ldr	r3, [pc, #24]	; (8003bcc <USB_DevInit+0x2b8>)
 8003bb2:	4313      	orrs	r3, r2
 8003bb4:	687a      	ldr	r2, [r7, #4]
 8003bb6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8003bb8:	7dfb      	ldrb	r3, [r7, #23]
}
 8003bba:	4618      	mov	r0, r3
 8003bbc:	3718      	adds	r7, #24
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003bc4:	b004      	add	sp, #16
 8003bc6:	4770      	bx	lr
 8003bc8:	803c3800 	.word	0x803c3800
 8003bcc:	40000004 	.word	0x40000004

08003bd0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8003bd0:	b480      	push	{r7}
 8003bd2:	b085      	sub	sp, #20
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
 8003bd8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8003bda:	2300      	movs	r3, #0
 8003bdc:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	3301      	adds	r3, #1
 8003be2:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	4a13      	ldr	r2, [pc, #76]	; (8003c34 <USB_FlushTxFifo+0x64>)
 8003be8:	4293      	cmp	r3, r2
 8003bea:	d901      	bls.n	8003bf0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8003bec:	2303      	movs	r3, #3
 8003bee:	e01b      	b.n	8003c28 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	691b      	ldr	r3, [r3, #16]
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	daf2      	bge.n	8003bde <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8003bf8:	2300      	movs	r3, #0
 8003bfa:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8003bfc:	683b      	ldr	r3, [r7, #0]
 8003bfe:	019b      	lsls	r3, r3, #6
 8003c00:	f043 0220 	orr.w	r2, r3, #32
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	3301      	adds	r3, #1
 8003c0c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	4a08      	ldr	r2, [pc, #32]	; (8003c34 <USB_FlushTxFifo+0x64>)
 8003c12:	4293      	cmp	r3, r2
 8003c14:	d901      	bls.n	8003c1a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8003c16:	2303      	movs	r3, #3
 8003c18:	e006      	b.n	8003c28 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	691b      	ldr	r3, [r3, #16]
 8003c1e:	f003 0320 	and.w	r3, r3, #32
 8003c22:	2b20      	cmp	r3, #32
 8003c24:	d0f0      	beq.n	8003c08 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8003c26:	2300      	movs	r3, #0
}
 8003c28:	4618      	mov	r0, r3
 8003c2a:	3714      	adds	r7, #20
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c32:	4770      	bx	lr
 8003c34:	00030d40 	.word	0x00030d40

08003c38 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8003c38:	b480      	push	{r7}
 8003c3a:	b085      	sub	sp, #20
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003c40:	2300      	movs	r3, #0
 8003c42:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	3301      	adds	r3, #1
 8003c48:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	4a11      	ldr	r2, [pc, #68]	; (8003c94 <USB_FlushRxFifo+0x5c>)
 8003c4e:	4293      	cmp	r3, r2
 8003c50:	d901      	bls.n	8003c56 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8003c52:	2303      	movs	r3, #3
 8003c54:	e018      	b.n	8003c88 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	691b      	ldr	r3, [r3, #16]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	daf2      	bge.n	8003c44 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8003c5e:	2300      	movs	r3, #0
 8003c60:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	2210      	movs	r2, #16
 8003c66:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	3301      	adds	r3, #1
 8003c6c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	4a08      	ldr	r2, [pc, #32]	; (8003c94 <USB_FlushRxFifo+0x5c>)
 8003c72:	4293      	cmp	r3, r2
 8003c74:	d901      	bls.n	8003c7a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8003c76:	2303      	movs	r3, #3
 8003c78:	e006      	b.n	8003c88 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	691b      	ldr	r3, [r3, #16]
 8003c7e:	f003 0310 	and.w	r3, r3, #16
 8003c82:	2b10      	cmp	r3, #16
 8003c84:	d0f0      	beq.n	8003c68 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8003c86:	2300      	movs	r3, #0
}
 8003c88:	4618      	mov	r0, r3
 8003c8a:	3714      	adds	r7, #20
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c92:	4770      	bx	lr
 8003c94:	00030d40 	.word	0x00030d40

08003c98 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8003c98:	b480      	push	{r7}
 8003c9a:	b085      	sub	sp, #20
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
 8003ca0:	460b      	mov	r3, r1
 8003ca2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003cae:	681a      	ldr	r2, [r3, #0]
 8003cb0:	78fb      	ldrb	r3, [r7, #3]
 8003cb2:	68f9      	ldr	r1, [r7, #12]
 8003cb4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003cb8:	4313      	orrs	r3, r2
 8003cba:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8003cbc:	2300      	movs	r3, #0
}
 8003cbe:	4618      	mov	r0, r3
 8003cc0:	3714      	adds	r7, #20
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc8:	4770      	bx	lr

08003cca <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8003cca:	b480      	push	{r7}
 8003ccc:	b085      	sub	sp, #20
 8003cce:	af00      	add	r7, sp, #0
 8003cd0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	68fa      	ldr	r2, [r7, #12]
 8003ce0:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8003ce4:	f023 0303 	bic.w	r3, r3, #3
 8003ce8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003cf0:	685b      	ldr	r3, [r3, #4]
 8003cf2:	68fa      	ldr	r2, [r7, #12]
 8003cf4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003cf8:	f043 0302 	orr.w	r3, r3, #2
 8003cfc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8003cfe:	2300      	movs	r3, #0
}
 8003d00:	4618      	mov	r0, r3
 8003d02:	3714      	adds	r7, #20
 8003d04:	46bd      	mov	sp, r7
 8003d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0a:	4770      	bx	lr

08003d0c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8003d0c:	b480      	push	{r7}
 8003d0e:	b083      	sub	sp, #12
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	695b      	ldr	r3, [r3, #20]
 8003d18:	f003 0301 	and.w	r3, r3, #1
}
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	370c      	adds	r7, #12
 8003d20:	46bd      	mov	sp, r7
 8003d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d26:	4770      	bx	lr

08003d28 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8003d28:	b480      	push	{r7}
 8003d2a:	b085      	sub	sp, #20
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003d30:	2300      	movs	r3, #0
 8003d32:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	3301      	adds	r3, #1
 8003d38:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	4a13      	ldr	r2, [pc, #76]	; (8003d8c <USB_CoreReset+0x64>)
 8003d3e:	4293      	cmp	r3, r2
 8003d40:	d901      	bls.n	8003d46 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8003d42:	2303      	movs	r3, #3
 8003d44:	e01b      	b.n	8003d7e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	691b      	ldr	r3, [r3, #16]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	daf2      	bge.n	8003d34 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8003d4e:	2300      	movs	r3, #0
 8003d50:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	691b      	ldr	r3, [r3, #16]
 8003d56:	f043 0201 	orr.w	r2, r3, #1
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	3301      	adds	r3, #1
 8003d62:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	4a09      	ldr	r2, [pc, #36]	; (8003d8c <USB_CoreReset+0x64>)
 8003d68:	4293      	cmp	r3, r2
 8003d6a:	d901      	bls.n	8003d70 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8003d6c:	2303      	movs	r3, #3
 8003d6e:	e006      	b.n	8003d7e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	691b      	ldr	r3, [r3, #16]
 8003d74:	f003 0301 	and.w	r3, r3, #1
 8003d78:	2b01      	cmp	r3, #1
 8003d7a:	d0f0      	beq.n	8003d5e <USB_CoreReset+0x36>

  return HAL_OK;
 8003d7c:	2300      	movs	r3, #0
}
 8003d7e:	4618      	mov	r0, r3
 8003d80:	3714      	adds	r7, #20
 8003d82:	46bd      	mov	sp, r7
 8003d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d88:	4770      	bx	lr
 8003d8a:	bf00      	nop
 8003d8c:	00030d40 	.word	0x00030d40

08003d90 <__libc_init_array>:
 8003d90:	b570      	push	{r4, r5, r6, lr}
 8003d92:	4d0d      	ldr	r5, [pc, #52]	; (8003dc8 <__libc_init_array+0x38>)
 8003d94:	4c0d      	ldr	r4, [pc, #52]	; (8003dcc <__libc_init_array+0x3c>)
 8003d96:	1b64      	subs	r4, r4, r5
 8003d98:	10a4      	asrs	r4, r4, #2
 8003d9a:	2600      	movs	r6, #0
 8003d9c:	42a6      	cmp	r6, r4
 8003d9e:	d109      	bne.n	8003db4 <__libc_init_array+0x24>
 8003da0:	4d0b      	ldr	r5, [pc, #44]	; (8003dd0 <__libc_init_array+0x40>)
 8003da2:	4c0c      	ldr	r4, [pc, #48]	; (8003dd4 <__libc_init_array+0x44>)
 8003da4:	f000 f820 	bl	8003de8 <_init>
 8003da8:	1b64      	subs	r4, r4, r5
 8003daa:	10a4      	asrs	r4, r4, #2
 8003dac:	2600      	movs	r6, #0
 8003dae:	42a6      	cmp	r6, r4
 8003db0:	d105      	bne.n	8003dbe <__libc_init_array+0x2e>
 8003db2:	bd70      	pop	{r4, r5, r6, pc}
 8003db4:	f855 3b04 	ldr.w	r3, [r5], #4
 8003db8:	4798      	blx	r3
 8003dba:	3601      	adds	r6, #1
 8003dbc:	e7ee      	b.n	8003d9c <__libc_init_array+0xc>
 8003dbe:	f855 3b04 	ldr.w	r3, [r5], #4
 8003dc2:	4798      	blx	r3
 8003dc4:	3601      	adds	r6, #1
 8003dc6:	e7f2      	b.n	8003dae <__libc_init_array+0x1e>
 8003dc8:	08003e10 	.word	0x08003e10
 8003dcc:	08003e10 	.word	0x08003e10
 8003dd0:	08003e10 	.word	0x08003e10
 8003dd4:	08003e14 	.word	0x08003e14

08003dd8 <memset>:
 8003dd8:	4402      	add	r2, r0
 8003dda:	4603      	mov	r3, r0
 8003ddc:	4293      	cmp	r3, r2
 8003dde:	d100      	bne.n	8003de2 <memset+0xa>
 8003de0:	4770      	bx	lr
 8003de2:	f803 1b01 	strb.w	r1, [r3], #1
 8003de6:	e7f9      	b.n	8003ddc <memset+0x4>

08003de8 <_init>:
 8003de8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003dea:	bf00      	nop
 8003dec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003dee:	bc08      	pop	{r3}
 8003df0:	469e      	mov	lr, r3
 8003df2:	4770      	bx	lr

08003df4 <_fini>:
 8003df4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003df6:	bf00      	nop
 8003df8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003dfa:	bc08      	pop	{r3}
 8003dfc:	469e      	mov	lr, r3
 8003dfe:	4770      	bx	lr
