<p><b><sc_element sys_idtf  = "concept_time_delay_on">Time delay, on</sc_element></b> is a basic digital logic gate for which the following rules hold:<br>
	• Output [O] changes from (0) to (1) after input [I] changes from (0) to (1) and [I] remains (1)
	 for prescribed time duration (t).<br>
	• Output [O] remains (1) until Input [I] changes to (0) or optional Reset [R] changes to (1).</p> 
