// $Id: $
// File name:   adder_4bit.sv
// Created:     1/23/2017
// Author:      Kunwar Digraj Singh Jain
// Lab Section: 5
// Version:     1.0  Initial Design Entry
// Description: 4 bit adder

module adder_4bit
(
	input wire [3:0]a, [3:0]b, carry_in,
	output reg [3:0]sum, overflow
);

	wire [4:0] carrys ;
	genvar i ;
	assign carrys[0] = carry_in ;

	generate
		for (i = 0; i < 4; i = i + 1)
		begin		
			adder_1bit IX (.a(a[i]), .b(b[i]), .carry_in(carrys[i]), .sum(sum[i]), .carry_out(carrys[i+1])) ;
		end	
	endgenerate

	assign overflow = carrys[4] ;

endmodule
