

================================================================
== Vivado HLS Report for 'Compult_mpc_pso'
================================================================
* Date:           Sat Jun 27 19:37:45 2015

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        mpc_pso
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   8.00|      6.88|        1.00|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  148158|  151434|  148158|  151434|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+--------+--------+--------+--------+---------+
        |                        |             |     Latency     |     Interval    | Pipeline|
        |        Instance        |    Module   |   min  |   max  |   min  |   max  |   Type  |
        +------------------------+-------------+--------+--------+--------+--------+---------+
        |grp_Compult_pso_fu_348  |Compult_pso  |  147328|  150604|  147328|  150604|   none  |
        +------------------------+-------------+--------+--------+--------+--------+---------+

        * Loop: 
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                   |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- mpc_pso_label3   |  220|  220|        11|          -|          -|    20|    no    |
        |- mpc_pso_label11  |  120|  120|         6|          -|          -|    20|    no    |
        |- Loop 3           |  486|  486|       243|          -|          -|     2|    no    |
        | + Loop 3.1        |  240|  240|        12|          -|          -|    20|    no    |
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|Expression       |        -|      -|      0|    869|
|FIFO             |        -|      -|      -|      -|
|Instance         |        4|     72|   5972|  10441|
|Memory           |        1|      -|    175|     38|
|Multiplexer      |        -|      -|      -|    150|
|Register         |        -|      -|    977|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        5|     72|   7124|  11498|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        4|     90|     20|     65|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------+---------------------------+---------+-------+------+-------+
    |            Instance           |           Module          | BRAM_18K| DSP48E|  FF  |  LUT  |
    +-------------------------------+---------------------------+---------+-------+------+-------+
    |Compult_mul_22ns_30s_52_3_U47  |Compult_mul_22ns_30s_52_3  |        0|      2|     0|      0|
    |Compult_mul_32s_29ns_61_6_U46  |Compult_mul_32s_29ns_61_6  |        0|      4|     0|      0|
    |Compult_mul_36s_29ns_65_6_U48  |Compult_mul_36s_29ns_65_6  |        0|      4|     0|      0|
    |grp_Compult_pso_fu_348         |Compult_pso                |        4|     62|  5972|  10441|
    +-------------------------------+---------------------------+---------+-------+------+-------+
    |Total                          |                           |        4|     72|  5972|  10441|
    +-------------------------------+---------------------------+---------+-------+------+-------+

    * Memory: 
    +----------+------------------------+---------+----+----+------+-----+------+-------------+
    |  Memory  |         Module         | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+------------------------+---------+----+----+------+-----+------+-------------+
    |Ep_V_U    |Compult_mpc_pso_Ep_V    |        0|  72|  12|    20|   36|     1|          720|
    |SxDx_V_U  |Compult_mpc_pso_SxDx_V  |        0|  52|   9|    20|   26|     1|          520|
    |Sx_0_U    |Compult_mpc_pso_Sx_0    |        0|  29|  10|    20|   29|     1|          580|
    |Sx_1_U    |Compult_mpc_pso_Sx_1    |        0|  22|   7|    20|   22|     1|          440|
    |g_V_U     |Compult_mpc_pso_g_V     |        1|   0|   0|    40|   29|     1|         1160|
    +----------+------------------------+---------+----+----+------+-----+------+-------------+
    |Total     |                        |        1| 175|  38|   120|  142|     5|         3420|
    +----------+------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |i_3_fu_399_p2                      |     +    |      0|  0|   5|           5|           1|
    |i_4_fu_662_p2                      |     +    |      0|  0|   2|           2|           1|
    |i_5_fu_516_p2                      |     +    |      0|  0|   5|           5|           1|
    |j_1_fu_713_p2                      |     +    |      0|  0|   5|           5|           1|
    |p_Val2_29_fu_494_p2                |     +    |      0|  0|  25|          25|          25|
    |p_Val2_33_fu_603_p2                |     +    |      0|  0|  36|          36|          36|
    |p_Val2_36_fu_843_p2                |     +    |      0|  0|  65|          65|          65|
    |p_Val2_38_fu_959_p2                |     +    |      0|  0|  36|          36|          36|
    |p_Val2_8_fu_438_p2                 |     +    |      0|  0|  61|          61|          61|
    |p_Val2_s_fu_368_p2                 |     +    |      0|  0|  31|          31|          28|
    |p_addr1_fu_719_p2                  |     +    |      0|  0|   7|           7|           7|
    |p_addr_fu_692_p2                   |     +    |      0|  0|   7|           7|           7|
    |p_Val2_30_fu_534_p2                |     -    |      0|  0|  40|          40|          40|
    |p_Val2_31_fu_539_p2                |     -    |      0|  0|  40|          40|          40|
    |p_Val2_6_fu_374_p2                 |     -    |      0|  0|  31|          28|          31|
    |Ep_V_d0                            |  Select  |      0|  0|  36|           1|          35|
    |G_0_V_fu_1117_p3                   |  Select  |      0|  0|  28|           1|          28|
    |G_1_V_1_fu_1125_p3                 |  Select  |      0|  0|  28|           1|          28|
    |G_1_V_2_fu_1132_p3                 |  Select  |      0|  0|  28|           1|          28|
    |deleted_ones_1_fu_989_p3           |  Select  |      0|  0|   1|           1|           1|
    |deleted_zeros_1_fu_983_p3          |  Select  |      0|  0|   1|           1|           1|
    |p_Val2_2_50_fu_1063_p3             |  Select  |      0|  0|  37|           1|          37|
    |p_Val2_87_mux_fu_1102_p3           |  Select  |      0|  0|  28|           1|          27|
    |p_Val2_91_mux_fu_1056_p3           |  Select  |      0|  0|  36|           1|          35|
    |p_Val2_s_51_fu_1110_p3             |  Select  |      0|  0|  29|           1|          29|
    |sum_V_fu_1069_p3                   |  Select  |      0|  0|  36|           1|          36|
    |brmerge40_demorgan_i_i_fu_1021_p2  |    and   |      0|  0|   1|           1|           1|
    |carry_fu_978_p2                    |    and   |      0|  0|   1|           1|           1|
    |overflow_5_fu_1015_p2              |    and   |      0|  0|   1|           1|           1|
    |overflow_6_fu_773_p2               |    and   |      0|  0|   1|           1|           1|
    |overflow_fu_643_p2                 |    and   |      0|  0|   1|           1|           1|
    |p_38_i_i_fu_995_p2                 |    and   |      0|  0|   1|           1|           1|
    |p_41_i_i_fu_950_p2                 |    and   |      0|  0|   1|           1|           1|
    |qb_assign_1_fu_483_p2              |    and   |      0|  0|   1|           1|           1|
    |qb_assign_3_fu_593_p2              |    and   |      0|  0|   1|           1|           1|
    |qb_assign_5_fu_893_p2              |    and   |      0|  0|   1|           1|           1|
    |underflow_6_fu_1036_p2             |    and   |      0|  0|   1|           1|           1|
    |underflow_fu_797_p2                |    and   |      0|  0|   1|           1|           1|
    |Range1_all_ones_1_fu_932_p2        |   icmp   |      0|  0|   7|           7|           2|
    |Range1_all_zeros_fu_938_p2         |   icmp   |      0|  0|   7|           7|           1|
    |Range2_all_ones_fu_916_p2          |   icmp   |      0|  0|   6|           6|           2|
    |exitcond6_fu_393_p2                |   icmp   |      0|  0|   5|           5|           5|
    |exitcond7_fu_510_p2                |   icmp   |      0|  0|   5|           5|           5|
    |exitcond8_fu_656_p2                |   icmp   |      0|  0|   3|           2|           3|
    |exitcond_fu_707_p2                 |   icmp   |      0|  0|   5|           5|           5|
    |p_not38_i_fu_785_p2                |   icmp   |      0|  0|   9|           9|           2|
    |p_not_i4_fu_755_p2                 |   icmp   |      0|  0|   9|           9|           1|
    |r_3_fu_573_p2                      |   icmp   |      0|  0|  11|          10|           1|
    |r_4_fu_866_p2                      |   icmp   |      0|  0|  26|          21|           1|
    |r_fu_465_p2                        |   icmp   |      0|  0|  45|          36|           1|
    |brmerge39_i_fu_791_p2              |    or    |      0|  0|   1|           1|           1|
    |brmerge3_fu_1097_p2                |    or    |      0|  0|   1|           1|           1|
    |brmerge_i5_fu_639_p2               |    or    |      0|  0|   1|           1|           1|
    |brmerge_i_fu_761_p2                |    or    |      0|  0|   1|           1|           1|
    |brmerge_i_i3_fu_1088_p2            |    or    |      0|  0|   1|           1|           1|
    |brmerge_i_i4_fu_1005_p2            |    or    |      0|  0|   1|           1|           1|
    |brmerge_i_i_i_fu_1052_p2           |    or    |      0|  0|   1|           1|           1|
    |not_carry_fu_622_p2                |    or    |      0|  0|   1|           1|           1|
    |r_i_i1_fu_587_p2                   |    or    |      0|  0|   1|           1|           1|
    |r_i_i_fu_479_p2                    |    or    |      0|  0|   1|           1|           1|
    |r_i_i_i_fu_887_p2                  |    or    |      0|  0|   1|           1|           1|
    |tmp4_demorgan_fu_1025_p2           |    or    |      0|  0|   1|           1|           1|
    |tmp5_fu_1041_p2                    |    or    |      0|  0|   1|           1|           1|
    |underflow_14_not_fu_1047_p2        |    or    |      0|  0|   1|           1|           1|
    |deleted_zeros_fu_628_p2            |    xor   |      0|  0|   1|           1|           1|
    |newsignbit_0_not_i_fu_779_p2       |    xor   |      0|  0|   2|           1|           2|
    |p_Result_1_not_fu_617_p2           |    xor   |      0|  0|   2|           1|           2|
    |p_not_i_fu_633_p2                  |    xor   |      0|  0|   2|           1|           2|
    |p_not_i_i_fu_1000_p2               |    xor   |      0|  0|   2|           1|           2|
    |tmp4_fu_1030_p2                    |    xor   |      0|  0|   2|           1|           2|
    |tmp_17_fu_767_p2                   |    xor   |      0|  0|   2|           1|           2|
    |tmp_20_fu_972_p2                   |    xor   |      0|  0|   2|           1|           2|
    |tmp_23_fu_944_p2                   |    xor   |      0|  0|   2|           1|           2|
    |tmp_24_fu_1010_p2                  |    xor   |      0|  0|   2|           1|           2|
    |underflow_15_not_fu_1092_p2        |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 869|         563|         741|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |Ep_V_address0     |   5|          3|    5|         15|
    |SxDx_V_address0   |   5|          3|    5|         15|
    |ap_NS_fsm         |  60|         34|    1|         34|
    |ap_return         |  27|          2|   27|         54|
    |i_1_reg_277       |   5|          2|    5|         10|
    |i_2_reg_312       |   2|          2|    2|          4|
    |i_reg_266         |   5|          2|    5|         10|
    |j_reg_336         |   5|          2|    5|         10|
    |p_Val2_2_reg_324  |  36|          2|   36|         72|
    +------------------+----+-----------+-----+-----------+
    |Total             | 150|         52|   91|        224|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |Ep_V_load_reg_1384                            |  36|   0|   36|          0|
    |G_V_0_s_reg_288                               |  28|   0|   28|          0|
    |G_V_1_s_reg_300                               |  28|   0|   28|          0|
    |OP2_V_1_cast_reg_1166                         |  52|   0|   52|          0|
    |OP2_V_cast_reg_1161                           |  61|   0|   61|          0|
    |Range1_all_ones_1_reg_1435                    |   1|   0|    1|          0|
    |Range1_all_zeros_reg_1442                     |   1|   0|    1|          0|
    |Sx_0_load_reg_1200                            |  29|   0|   29|          0|
    |Sx_1_load_reg_1215                            |  22|   0|   22|          0|
    |ap_CS_fsm                                     |  33|   0|   33|          0|
    |ap_return_preg                                |  27|   0|   27|          0|
    |deleted_ones_1_reg_1469                       |   1|   0|    1|          0|
    |deleted_zeros_1_reg_1464                      |   1|   0|    1|          0|
    |g_V_load_reg_1379                             |  29|   0|   29|          0|
    |grp_Compult_pso_fu_348_ap_start_ap_start_reg  |   1|   0|    1|          0|
    |i_1_cast8_reg_1260                            |   5|   0|   32|         27|
    |i_1_reg_277                                   |   5|   0|    5|          0|
    |i_2_reg_312                                   |   2|   0|    2|          0|
    |i_3_reg_1180                                  |   5|   0|    5|          0|
    |i_4_reg_1332                                  |   2|   0|    2|          0|
    |i_5_reg_1268                                  |   5|   0|    5|          0|
    |i_cast9_reg_1171                              |   5|   0|   32|         27|
    |i_reg_266                                     |   5|   0|    5|          0|
    |j_1_reg_1345                                  |   5|   0|    5|          0|
    |j_reg_336                                     |   5|   0|    5|          0|
    |newsignbit_6_reg_1458                         |   1|   0|    1|          0|
    |newsignbit_reg_1314                           |   1|   0|    1|          0|
    |overflow_5_reg_1480                           |   1|   0|    1|          0|
    |overflow_6_reg_1360                           |   1|   0|    1|          0|
    |p_38_i_i_reg_1474                             |   1|   0|    1|          0|
    |p_41_i_i_reg_1447                             |   1|   0|    1|          0|
    |p_Result_1_not_reg_1319                       |   1|   0|    1|          0|
    |p_Val2_1_reg_1230                             |  52|   0|   52|          0|
    |p_Val2_2_reg_324                              |  36|   0|   36|          0|
    |p_Val2_30_reg_1278                            |  40|   0|   40|          0|
    |p_Val2_33_reg_1309                            |  36|   0|   36|          0|
    |p_Val2_35_reg_1399                            |  65|   0|   65|          0|
    |p_Val2_37_reg_1420                            |  36|   0|   36|          0|
    |p_Val2_38_reg_1452                            |  36|   0|   36|          0|
    |p_Val2_6_reg_1155                             |  31|   0|   31|          0|
    |p_Val2_7_reg_1225                             |  61|   0|   61|          0|
    |p_Val2_s_reg_1149                             |  31|   0|   31|          0|
    |p_addr_reg_1337                               |   5|   0|    7|          2|
    |p_not_i_reg_1324                              |   1|   0|    1|          0|
    |qb_assign_1_reg_1255                          |   1|   0|    1|          0|
    |qb_assign_3_reg_1304                          |   1|   0|    1|          0|
    |qb_assign_5_reg_1430                          |   1|   0|    1|          0|
    |qbit_4_reg_1294                               |   1|   0|    1|          0|
    |qbit_5_reg_1404                               |   1|   0|    1|          0|
    |qbit_reg_1240                                 |   1|   0|    1|          0|
    |r_i_i1_reg_1299                               |   1|   0|    1|          0|
    |r_reg_1245                                    |   1|   0|    1|          0|
    |signbit_2_reg_1414                            |   1|   0|    1|          0|
    |signbit_reg_1283                              |   1|   0|    1|          0|
    |tmp_12_cast_cast_reg_1195                     |  28|   0|   40|         12|
    |tmp_57_reg_1250                               |   1|   0|    1|          0|
    |tmp_60_reg_1289                               |  29|   0|   29|          0|
    |tmp_68_reg_1373                               |   1|   0|    1|          0|
    |tmp_71_reg_1409                               |  21|   0|   21|          0|
    |tmp_72_reg_1425                               |   1|   0|    1|          0|
    |tmp_7_cast_reg_1190                           |  28|   0|   40|         12|
    |tmp_reg_1235                                  |  24|   0|   24|          0|
    |underflow_14_not_reg_1491                     |   1|   0|    1|          0|
    |underflow_6_reg_1485                          |   1|   0|    1|          0|
    |underflow_reg_1366                            |   1|   0|    1|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 977|   0| 1057|         80|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-----------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------+-----+-----+------------+-----------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | Compult_mpc_pso | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | Compult_mpc_pso | return value |
|ap_start   |  in |    1| ap_ctrl_hs | Compult_mpc_pso | return value |
|ap_done    | out |    1| ap_ctrl_hs | Compult_mpc_pso | return value |
|ap_idle    | out |    1| ap_ctrl_hs | Compult_mpc_pso | return value |
|ap_ready   | out |    1| ap_ctrl_hs | Compult_mpc_pso | return value |
|ap_return  | out |   27| ap_ctrl_hs | Compult_mpc_pso | return value |
|dx1_in_V   |  in |   32|   ap_none  |     dx1_in_V    |    scalar    |
|dx2_in_V   |  in |   30|   ap_none  |     dx2_in_V    |    scalar    |
|y_in_V     |  in |   28|   ap_none  |      y_in_V     |    scalar    |
|u_in_V     |  in |   30|   ap_none  |      u_in_V     |    scalar    |
|ref_in_V   |  in |   28|   ap_none  |     ref_in_V    |    scalar    |
+-----------+-----+-----+------------+-----------------+--------------+

