
*** Running vivado
    with args -log adc_sequence2_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source adc_sequence2_top.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Mon Aug 25 16:27:35 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source adc_sequence2_top.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1487.129 ; gain = 49.840 ; free physical = 1763 ; free virtual = 12247
Command: link_design -top adc_sequence2_top -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1683.137 ; gain = 0.000 ; free physical = 1577 ; free virtual = 12059
INFO: [Netlist 29-17] Analyzing 81 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/ip/xadc_joystic/xadc_joystic.xdc] for cell 'joystick/inst'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/ip/xadc_joystic/xadc_joystic.xdc] for cell 'joystick/inst'
Parsing XDC File [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_r'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sg90'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1906.664 ; gain = 0.000 ; free physical = 1459 ; free virtual = 11943
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 6 Warnings, 6 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1910.633 ; gain = 407.660 ; free physical = 1451 ; free virtual = 11935
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 1995.883 ; gain = 85.250 ; free physical = 1389 ; free virtual = 11882

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 21598fae7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2440.742 ; gain = 444.859 ; free physical = 995 ; free virtual = 11479

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 21598fae7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2776.664 ; gain = 0.000 ; free physical = 641 ; free virtual = 11134

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 21598fae7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2776.664 ; gain = 0.000 ; free physical = 641 ; free virtual = 11134
Phase 1 Initialization | Checksum: 21598fae7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2776.664 ; gain = 0.000 ; free physical = 641 ; free virtual = 11134

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 21598fae7

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2776.664 ; gain = 0.000 ; free physical = 641 ; free virtual = 11134

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 21598fae7

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2776.664 ; gain = 0.000 ; free physical = 641 ; free virtual = 11134
Phase 2 Timer Update And Timing Data Collection | Checksum: 21598fae7

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2776.664 ; gain = 0.000 ; free physical = 641 ; free virtual = 11134

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 21598fae7

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2776.664 ; gain = 0.000 ; free physical = 641 ; free virtual = 11134
Retarget | Checksum: 21598fae7
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 21598fae7

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2776.664 ; gain = 0.000 ; free physical = 641 ; free virtual = 11134
Constant propagation | Checksum: 21598fae7
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2776.664 ; gain = 0.000 ; free physical = 641 ; free virtual = 11134
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2776.664 ; gain = 0.000 ; free physical = 641 ; free virtual = 11134
Phase 5 Sweep | Checksum: 1fe92d0ae

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2776.664 ; gain = 0.000 ; free physical = 641 ; free virtual = 11134
Sweep | Checksum: 1fe92d0ae
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1fe92d0ae

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2808.680 ; gain = 32.016 ; free physical = 641 ; free virtual = 11134
BUFG optimization | Checksum: 1fe92d0ae
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1fe92d0ae

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2808.680 ; gain = 32.016 ; free physical = 641 ; free virtual = 11134
Shift Register Optimization | Checksum: 1fe92d0ae
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1fe92d0ae

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2808.680 ; gain = 32.016 ; free physical = 641 ; free virtual = 11134
Post Processing Netlist | Checksum: 1fe92d0ae
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1cbfe0779

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2808.680 ; gain = 32.016 ; free physical = 641 ; free virtual = 11134

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2808.680 ; gain = 0.000 ; free physical = 641 ; free virtual = 11134
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1cbfe0779

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2808.680 ; gain = 32.016 ; free physical = 641 ; free virtual = 11134
Phase 9 Finalization | Checksum: 1cbfe0779

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2808.680 ; gain = 32.016 ; free physical = 641 ; free virtual = 11134
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1cbfe0779

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2808.680 ; gain = 32.016 ; free physical = 641 ; free virtual = 11134

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1cbfe0779

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2808.680 ; gain = 0.000 ; free physical = 640 ; free virtual = 11133

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1cbfe0779

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2808.680 ; gain = 0.000 ; free physical = 640 ; free virtual = 11133

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2808.680 ; gain = 0.000 ; free physical = 640 ; free virtual = 11133
Ending Netlist Obfuscation Task | Checksum: 1cbfe0779

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2808.680 ; gain = 0.000 ; free physical = 640 ; free virtual = 11133
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 6 Warnings, 6 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2808.680 ; gain = 898.047 ; free physical = 640 ; free virtual = 11133
INFO: [Vivado 12-24828] Executing command : report_drc -file adc_sequence2_top_drc_opted.rpt -pb adc_sequence2_top_drc_opted.pb -rpx adc_sequence2_top_drc_opted.rpx
Command: report_drc -file adc_sequence2_top_drc_opted.rpt -pb adc_sequence2_top_drc_opted.pb -rpx adc_sequence2_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/psh/work/project_9/project_9.runs/impl_1/adc_sequence2_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2808.680 ; gain = 0.000 ; free physical = 615 ; free virtual = 11098
Wrote PlaceDB: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2808.680 ; gain = 0.000 ; free physical = 615 ; free virtual = 11098
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2808.680 ; gain = 0.000 ; free physical = 615 ; free virtual = 11098
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2808.680 ; gain = 0.000 ; free physical = 615 ; free virtual = 11098
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2808.680 ; gain = 0.000 ; free physical = 615 ; free virtual = 11098
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2808.680 ; gain = 0.000 ; free physical = 615 ; free virtual = 11099
Write Physdb Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2808.680 ; gain = 0.000 ; free physical = 615 ; free virtual = 11099
INFO: [Common 17-1381] The checkpoint '/home/psh/work/project_9/project_9.runs/impl_1/adc_sequence2_top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2839.469 ; gain = 0.000 ; free physical = 566 ; free virtual = 11049
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: efc4bd8b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2839.469 ; gain = 0.000 ; free physical = 566 ; free virtual = 11049
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2839.469 ; gain = 0.000 ; free physical = 566 ; free virtual = 11049

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1c1714bae

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2839.469 ; gain = 0.000 ; free physical = 563 ; free virtual = 11048

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 28458ac0c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2878.512 ; gain = 39.043 ; free physical = 563 ; free virtual = 11047

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 28458ac0c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2878.512 ; gain = 39.043 ; free physical = 563 ; free virtual = 11047
Phase 1 Placer Initialization | Checksum: 28458ac0c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2878.512 ; gain = 39.043 ; free physical = 563 ; free virtual = 11047

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1e95290e1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2878.512 ; gain = 39.043 ; free physical = 576 ; free virtual = 11060

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2babbb6cd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2878.512 ; gain = 39.043 ; free physical = 574 ; free virtual = 11059

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2babbb6cd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2878.512 ; gain = 39.043 ; free physical = 574 ; free virtual = 11059

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1d3653d0d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2878.512 ; gain = 39.043 ; free physical = 625 ; free virtual = 11110

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1d057a076

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2878.512 ; gain = 39.043 ; free physical = 624 ; free virtual = 11109

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 2 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1 net or LUT. Breaked 0 LUT, combined 1 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2878.512 ; gain = 0.000 ; free physical = 623 ; free virtual = 11108

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              1  |                     1  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              1  |                     1  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1f0d3c2ac

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2878.512 ; gain = 39.043 ; free physical = 623 ; free virtual = 11108
Phase 2.5 Global Place Phase2 | Checksum: 266267a2d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2878.512 ; gain = 39.043 ; free physical = 623 ; free virtual = 11108
Phase 2 Global Placement | Checksum: 266267a2d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2878.512 ; gain = 39.043 ; free physical = 623 ; free virtual = 11108

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 26b45c9ea

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2878.512 ; gain = 39.043 ; free physical = 623 ; free virtual = 11108

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 28c41a400

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2878.512 ; gain = 39.043 ; free physical = 623 ; free virtual = 11108

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 299e669fd

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2878.512 ; gain = 39.043 ; free physical = 623 ; free virtual = 11108

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 266ae8afd

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2878.512 ; gain = 39.043 ; free physical = 623 ; free virtual = 11108

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1cdb7a278

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2878.512 ; gain = 39.043 ; free physical = 614 ; free virtual = 11099

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 12d2c9c01

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2878.512 ; gain = 39.043 ; free physical = 614 ; free virtual = 11099

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 15f54bd01

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2878.512 ; gain = 39.043 ; free physical = 614 ; free virtual = 11099
Phase 3 Detail Placement | Checksum: 15f54bd01

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2878.512 ; gain = 39.043 ; free physical = 614 ; free virtual = 11099

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2944872fc

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.190 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 297887528

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2878.512 ; gain = 0.000 ; free physical = 614 ; free virtual = 11099
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 29e26d409

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2878.512 ; gain = 0.000 ; free physical = 614 ; free virtual = 11099
Phase 4.1.1.1 BUFG Insertion | Checksum: 2944872fc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2878.512 ; gain = 39.043 ; free physical = 614 ; free virtual = 11099

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.190. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1eb468a2d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2878.512 ; gain = 39.043 ; free physical = 614 ; free virtual = 11099

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2878.512 ; gain = 39.043 ; free physical = 614 ; free virtual = 11099
Phase 4.1 Post Commit Optimization | Checksum: 1eb468a2d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2878.512 ; gain = 39.043 ; free physical = 614 ; free virtual = 11099

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1eb468a2d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2878.512 ; gain = 39.043 ; free physical = 614 ; free virtual = 11099

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1eb468a2d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2878.512 ; gain = 39.043 ; free physical = 614 ; free virtual = 11099
Phase 4.3 Placer Reporting | Checksum: 1eb468a2d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2878.512 ; gain = 39.043 ; free physical = 614 ; free virtual = 11099

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2878.512 ; gain = 0.000 ; free physical = 614 ; free virtual = 11099

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2878.512 ; gain = 39.043 ; free physical = 614 ; free virtual = 11099
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14e70a870

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2878.512 ; gain = 39.043 ; free physical = 614 ; free virtual = 11099
Ending Placer Task | Checksum: 12517a85e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2878.512 ; gain = 39.043 ; free physical = 614 ; free virtual = 11099
63 Infos, 6 Warnings, 6 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 2878.512 ; gain = 69.832 ; free physical = 614 ; free virtual = 11099
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file adc_sequence2_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2878.512 ; gain = 0.000 ; free physical = 600 ; free virtual = 11085
INFO: [Vivado 12-24828] Executing command : report_utilization -file adc_sequence2_top_utilization_placed.rpt -pb adc_sequence2_top_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file adc_sequence2_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2878.512 ; gain = 0.000 ; free physical = 592 ; free virtual = 11077
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2878.512 ; gain = 0.000 ; free physical = 592 ; free virtual = 11078
Wrote PlaceDB: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2878.512 ; gain = 0.000 ; free physical = 592 ; free virtual = 11078
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2878.512 ; gain = 0.000 ; free physical = 592 ; free virtual = 11078
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2878.512 ; gain = 0.000 ; free physical = 592 ; free virtual = 11078
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2878.512 ; gain = 0.000 ; free physical = 592 ; free virtual = 11078
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2878.512 ; gain = 0.000 ; free physical = 592 ; free virtual = 11078
Write Physdb Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2878.512 ; gain = 0.000 ; free physical = 592 ; free virtual = 11078
INFO: [Common 17-1381] The checkpoint '/home/psh/work/project_9/project_9.runs/impl_1/adc_sequence2_top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2878.512 ; gain = 0.000 ; free physical = 575 ; free virtual = 11060
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 5.190 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 6 Warnings, 6 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2878.512 ; gain = 0.000 ; free physical = 575 ; free virtual = 11060
Wrote PlaceDB: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2878.512 ; gain = 0.000 ; free physical = 564 ; free virtual = 11053
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2878.512 ; gain = 0.000 ; free physical = 564 ; free virtual = 11053
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2878.512 ; gain = 0.000 ; free physical = 560 ; free virtual = 11054
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2878.512 ; gain = 0.000 ; free physical = 560 ; free virtual = 11054
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2878.512 ; gain = 0.000 ; free physical = 560 ; free virtual = 11054
Write Physdb Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2878.512 ; gain = 0.000 ; free physical = 560 ; free virtual = 11054
INFO: [Common 17-1381] The checkpoint '/home/psh/work/project_9/project_9.runs/impl_1/adc_sequence2_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 3877eb6b ConstDB: 0 ShapeSum: 4c1e609c RouteDB: a0815c57
Post Restoration Checksum: NetGraph: 180e8713 | NumContArr: 39a18416 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1d7020063

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 2966.285 ; gain = 87.773 ; free physical = 308 ; free virtual = 10565

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1d7020063

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 2966.285 ; gain = 87.773 ; free physical = 300 ; free virtual = 10557

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1d7020063

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 2966.285 ; gain = 87.773 ; free physical = 300 ; free virtual = 10557
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1ebd3f867

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 2991.285 ; gain = 112.773 ; free physical = 375 ; free virtual = 10512
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.230  | TNS=0.000  | WHS=-0.072 | THS=-0.354 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 342
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 342
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1f37b5a28

Time (s): cpu = 00:00:42 ; elapsed = 00:00:36 . Memory (MB): peak = 2991.285 ; gain = 112.773 ; free physical = 367 ; free virtual = 10504

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1f37b5a28

Time (s): cpu = 00:00:42 ; elapsed = 00:00:36 . Memory (MB): peak = 2991.285 ; gain = 112.773 ; free physical = 367 ; free virtual = 10504

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2b1d5aa28

Time (s): cpu = 00:00:43 ; elapsed = 00:00:36 . Memory (MB): peak = 2991.285 ; gain = 112.773 ; free physical = 296 ; free virtual = 10428
Phase 4 Initial Routing | Checksum: 2b1d5aa28

Time (s): cpu = 00:00:43 ; elapsed = 00:00:36 . Memory (MB): peak = 2991.285 ; gain = 112.773 ; free physical = 293 ; free virtual = 10427

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.243  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2a4822738

Time (s): cpu = 00:00:43 ; elapsed = 00:00:36 . Memory (MB): peak = 2991.285 ; gain = 112.773 ; free physical = 356 ; free virtual = 10364
Phase 5 Rip-up And Reroute | Checksum: 2a4822738

Time (s): cpu = 00:00:43 ; elapsed = 00:00:36 . Memory (MB): peak = 2991.285 ; gain = 112.773 ; free physical = 356 ; free virtual = 10364

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 2a4822738

Time (s): cpu = 00:00:43 ; elapsed = 00:00:36 . Memory (MB): peak = 2991.285 ; gain = 112.773 ; free physical = 356 ; free virtual = 10364

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2a4822738

Time (s): cpu = 00:00:43 ; elapsed = 00:00:36 . Memory (MB): peak = 2991.285 ; gain = 112.773 ; free physical = 356 ; free virtual = 10364
Phase 6 Delay and Skew Optimization | Checksum: 2a4822738

Time (s): cpu = 00:00:43 ; elapsed = 00:00:36 . Memory (MB): peak = 2991.285 ; gain = 112.773 ; free physical = 356 ; free virtual = 10364

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.338  | TNS=0.000  | WHS=0.180  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1f47af81b

Time (s): cpu = 00:00:43 ; elapsed = 00:00:36 . Memory (MB): peak = 2991.285 ; gain = 112.773 ; free physical = 356 ; free virtual = 10363
Phase 7 Post Hold Fix | Checksum: 1f47af81b

Time (s): cpu = 00:00:43 ; elapsed = 00:00:36 . Memory (MB): peak = 2991.285 ; gain = 112.773 ; free physical = 356 ; free virtual = 10363

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0969465 %
  Global Horizontal Routing Utilization  = 0.0806871 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1f47af81b

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 2991.285 ; gain = 112.773 ; free physical = 356 ; free virtual = 10363

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1f47af81b

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 2991.285 ; gain = 112.773 ; free physical = 356 ; free virtual = 10363

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1aa1a0252

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 2991.285 ; gain = 112.773 ; free physical = 355 ; free virtual = 10362

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 1aa1a0252

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 2991.285 ; gain = 112.773 ; free physical = 350 ; free virtual = 10357

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.338  | TNS=0.000  | WHS=0.180  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 1aa1a0252

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 2991.285 ; gain = 112.773 ; free physical = 354 ; free virtual = 10361
Total Elapsed time in route_design: 36.41 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: eafdb464

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 2991.285 ; gain = 112.773 ; free physical = 354 ; free virtual = 10361
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: eafdb464

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 2991.285 ; gain = 112.773 ; free physical = 353 ; free virtual = 10361

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 6 Warnings, 6 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 2991.285 ; gain = 112.773 ; free physical = 353 ; free virtual = 10361
INFO: [Vivado 12-24828] Executing command : report_drc -file adc_sequence2_top_drc_routed.rpt -pb adc_sequence2_top_drc_routed.pb -rpx adc_sequence2_top_drc_routed.rpx
Command: report_drc -file adc_sequence2_top_drc_routed.rpt -pb adc_sequence2_top_drc_routed.pb -rpx adc_sequence2_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/psh/work/project_9/project_9.runs/impl_1/adc_sequence2_top_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file adc_sequence2_top_methodology_drc_routed.rpt -pb adc_sequence2_top_methodology_drc_routed.pb -rpx adc_sequence2_top_methodology_drc_routed.rpx
Command: report_methodology -file adc_sequence2_top_methodology_drc_routed.rpt -pb adc_sequence2_top_methodology_drc_routed.pb -rpx adc_sequence2_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/psh/work/project_9/project_9.runs/impl_1/adc_sequence2_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file adc_sequence2_top_timing_summary_routed.rpt -pb adc_sequence2_top_timing_summary_routed.pb -rpx adc_sequence2_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file adc_sequence2_top_route_status.rpt -pb adc_sequence2_top_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file adc_sequence2_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file adc_sequence2_top_bus_skew_routed.rpt -pb adc_sequence2_top_bus_skew_routed.pb -rpx adc_sequence2_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file adc_sequence2_top_power_routed.rpt -pb adc_sequence2_top_power_summary_routed.pb -rpx adc_sequence2_top_power_routed.rpx
Command: report_power -file adc_sequence2_top_power_routed.rpt -pb adc_sequence2_top_power_summary_routed.pb -rpx adc_sequence2_top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
105 Infos, 6 Warnings, 6 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file adc_sequence2_top_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:35 ; elapsed = 00:00:10 . Memory (MB): peak = 3138.262 ; gain = 146.977 ; free physical = 306 ; free virtual = 10324
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 3138.262 ; gain = 0.000 ; free physical = 306 ; free virtual = 10324
Wrote PlaceDB: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3138.262 ; gain = 0.000 ; free physical = 306 ; free virtual = 10324
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3138.262 ; gain = 0.000 ; free physical = 306 ; free virtual = 10324
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3138.262 ; gain = 0.000 ; free physical = 306 ; free virtual = 10324
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3138.262 ; gain = 0.000 ; free physical = 306 ; free virtual = 10324
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3138.262 ; gain = 0.000 ; free physical = 306 ; free virtual = 10325
Write Physdb Complete: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3138.262 ; gain = 0.000 ; free physical = 306 ; free virtual = 10325
INFO: [Common 17-1381] The checkpoint '/home/psh/work/project_9/project_9.runs/impl_1/adc_sequence2_top_routed.dcp' has been generated.
Command: write_bitstream -force adc_sequence2_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 14804256 bits.
Writing bitstream ./adc_sequence2_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
117 Infos, 6 Warnings, 6 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 3379.160 ; gain = 240.898 ; free physical = 231 ; free virtual = 9702
INFO: [Common 17-206] Exiting Vivado at Mon Aug 25 16:29:35 2025...

*** Running vivado
    with args -log adc_sequence2_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source adc_sequence2_top.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Mon Aug 25 16:30:27 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source adc_sequence2_top.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1487.418 ; gain = 17.871 ; free physical = 2690 ; free virtual = 12308
Command: link_design -top adc_sequence2_top -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1683.395 ; gain = 0.000 ; free physical = 2487 ; free virtual = 12131
INFO: [Netlist 29-17] Analyzing 81 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/ip/xadc_joystic/xadc_joystic.xdc] for cell 'joystick/inst'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/ip/xadc_joystic/xadc_joystic.xdc] for cell 'joystick/inst'
Parsing XDC File [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_r'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sg90'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1907.891 ; gain = 0.000 ; free physical = 2301 ; free virtual = 12021
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 6 Warnings, 6 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1913.828 ; gain = 410.566 ; free physical = 2293 ; free virtual = 11980
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1995.969 ; gain = 82.141 ; free physical = 2248 ; free virtual = 11903

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1fdcfc8f8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2442.703 ; gain = 446.734 ; free physical = 1851 ; free virtual = 11509

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1fdcfc8f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2777.539 ; gain = 0.000 ; free physical = 1522 ; free virtual = 11180

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1fdcfc8f8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2777.539 ; gain = 0.000 ; free physical = 1522 ; free virtual = 11180
Phase 1 Initialization | Checksum: 1fdcfc8f8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2777.539 ; gain = 0.000 ; free physical = 1522 ; free virtual = 11180

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1fdcfc8f8

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2777.539 ; gain = 0.000 ; free physical = 1522 ; free virtual = 11180

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1fdcfc8f8

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2777.539 ; gain = 0.000 ; free physical = 1522 ; free virtual = 11180
Phase 2 Timer Update And Timing Data Collection | Checksum: 1fdcfc8f8

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2777.539 ; gain = 0.000 ; free physical = 1522 ; free virtual = 11180

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1fdcfc8f8

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2777.539 ; gain = 0.000 ; free physical = 1522 ; free virtual = 11180
Retarget | Checksum: 1fdcfc8f8
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1fdcfc8f8

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2777.539 ; gain = 0.000 ; free physical = 1522 ; free virtual = 11180
Constant propagation | Checksum: 1fdcfc8f8
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2777.539 ; gain = 0.000 ; free physical = 1522 ; free virtual = 11180
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2777.539 ; gain = 0.000 ; free physical = 1522 ; free virtual = 11180
Phase 5 Sweep | Checksum: 2a8ac82b4

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2777.539 ; gain = 0.000 ; free physical = 1522 ; free virtual = 11180
Sweep | Checksum: 2a8ac82b4
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2a8ac82b4

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2809.555 ; gain = 32.016 ; free physical = 1522 ; free virtual = 11180
BUFG optimization | Checksum: 2a8ac82b4
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2a8ac82b4

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2809.555 ; gain = 32.016 ; free physical = 1522 ; free virtual = 11180
Shift Register Optimization | Checksum: 2a8ac82b4
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2a8ac82b4

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2809.555 ; gain = 32.016 ; free physical = 1522 ; free virtual = 11180
Post Processing Netlist | Checksum: 2a8ac82b4
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1e275f915

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2809.555 ; gain = 32.016 ; free physical = 1521 ; free virtual = 11180

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2809.555 ; gain = 0.000 ; free physical = 1520 ; free virtual = 11180
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1e275f915

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2809.555 ; gain = 32.016 ; free physical = 1519 ; free virtual = 11180
Phase 9 Finalization | Checksum: 1e275f915

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2809.555 ; gain = 32.016 ; free physical = 1519 ; free virtual = 11180
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1e275f915

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2809.555 ; gain = 32.016 ; free physical = 1519 ; free virtual = 11180

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1e275f915

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2809.555 ; gain = 0.000 ; free physical = 1519 ; free virtual = 11180

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1e275f915

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2809.555 ; gain = 0.000 ; free physical = 1519 ; free virtual = 11180

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2809.555 ; gain = 0.000 ; free physical = 1519 ; free virtual = 11180
Ending Netlist Obfuscation Task | Checksum: 1e275f915

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2809.555 ; gain = 0.000 ; free physical = 1519 ; free virtual = 11180
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 6 Warnings, 6 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2809.555 ; gain = 895.727 ; free physical = 1519 ; free virtual = 11180
INFO: [Vivado 12-24828] Executing command : report_drc -file adc_sequence2_top_drc_opted.rpt -pb adc_sequence2_top_drc_opted.pb -rpx adc_sequence2_top_drc_opted.rpx
Command: report_drc -file adc_sequence2_top_drc_opted.rpt -pb adc_sequence2_top_drc_opted.pb -rpx adc_sequence2_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/psh/work/project_9/project_9.runs/impl_1/adc_sequence2_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2809.555 ; gain = 0.000 ; free physical = 1486 ; free virtual = 11151
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2809.555 ; gain = 0.000 ; free physical = 1484 ; free virtual = 11149
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2809.555 ; gain = 0.000 ; free physical = 1484 ; free virtual = 11149
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2809.555 ; gain = 0.000 ; free physical = 1480 ; free virtual = 11145
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2809.555 ; gain = 0.000 ; free physical = 1479 ; free virtual = 11144
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2809.555 ; gain = 0.000 ; free physical = 1481 ; free virtual = 11146
Write Physdb Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2809.555 ; gain = 0.000 ; free physical = 1480 ; free virtual = 11145
INFO: [Common 17-1381] The checkpoint '/home/psh/work/project_9/project_9.runs/impl_1/adc_sequence2_top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2841.484 ; gain = 0.000 ; free physical = 1387 ; free virtual = 11090
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1d24086ea

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2841.484 ; gain = 0.000 ; free physical = 1387 ; free virtual = 11090
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2841.484 ; gain = 0.000 ; free physical = 1387 ; free virtual = 11090

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 164eac3ea

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2841.484 ; gain = 0.000 ; free physical = 1361 ; free virtual = 11079

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 249dde666

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2880.527 ; gain = 39.043 ; free physical = 1361 ; free virtual = 11079

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 249dde666

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2880.527 ; gain = 39.043 ; free physical = 1361 ; free virtual = 11079
Phase 1 Placer Initialization | Checksum: 249dde666

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2880.527 ; gain = 39.043 ; free physical = 1361 ; free virtual = 11079

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 226c288e6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2880.527 ; gain = 39.043 ; free physical = 1352 ; free virtual = 11073

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 176cfb961

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2880.527 ; gain = 39.043 ; free physical = 1320 ; free virtual = 11041

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 176cfb961

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2880.527 ; gain = 39.043 ; free physical = 1312 ; free virtual = 11034

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 199599daf

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2880.527 ; gain = 39.043 ; free physical = 1379 ; free virtual = 11081

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1dd658878

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2880.527 ; gain = 39.043 ; free physical = 1379 ; free virtual = 11080

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 2 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1 net or LUT. Breaked 0 LUT, combined 1 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2880.527 ; gain = 0.000 ; free physical = 1354 ; free virtual = 11053

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              1  |                     1  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              1  |                     1  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 303d212d9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2880.527 ; gain = 39.043 ; free physical = 1354 ; free virtual = 11053
Phase 2.5 Global Place Phase2 | Checksum: 31895a8fd

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 2880.527 ; gain = 39.043 ; free physical = 1345 ; free virtual = 11044
Phase 2 Global Placement | Checksum: 31895a8fd

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 2880.527 ; gain = 39.043 ; free physical = 1345 ; free virtual = 11044

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 30ba0f838

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 2880.527 ; gain = 39.043 ; free physical = 1345 ; free virtual = 11044

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 27f231589

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 2880.527 ; gain = 39.043 ; free physical = 1344 ; free virtual = 11044

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2c7ab3458

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 2880.527 ; gain = 39.043 ; free physical = 1344 ; free virtual = 11044

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 26c831158

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 2880.527 ; gain = 39.043 ; free physical = 1344 ; free virtual = 11044

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1e8409f94

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 2880.527 ; gain = 39.043 ; free physical = 1343 ; free virtual = 11043

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2b51883e1

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 2880.527 ; gain = 39.043 ; free physical = 1343 ; free virtual = 11043

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2f840a4e1

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 2880.527 ; gain = 39.043 ; free physical = 1343 ; free virtual = 11043
Phase 3 Detail Placement | Checksum: 2f840a4e1

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 2880.527 ; gain = 39.043 ; free physical = 1343 ; free virtual = 11043

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1aaf7a20c

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.107 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 2973c329

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2880.527 ; gain = 0.000 ; free physical = 1343 ; free virtual = 11043
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1a29e58ff

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2880.527 ; gain = 0.000 ; free physical = 1343 ; free virtual = 11043
Phase 4.1.1.1 BUFG Insertion | Checksum: 1aaf7a20c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 2880.527 ; gain = 39.043 ; free physical = 1343 ; free virtual = 11043

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.107. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2113bfab2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 2880.527 ; gain = 39.043 ; free physical = 1343 ; free virtual = 11043

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 2880.527 ; gain = 39.043 ; free physical = 1343 ; free virtual = 11043
Phase 4.1 Post Commit Optimization | Checksum: 2113bfab2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 2880.527 ; gain = 39.043 ; free physical = 1343 ; free virtual = 11043

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2113bfab2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 2880.527 ; gain = 39.043 ; free physical = 1343 ; free virtual = 11043

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2113bfab2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 2880.527 ; gain = 39.043 ; free physical = 1343 ; free virtual = 11043
Phase 4.3 Placer Reporting | Checksum: 2113bfab2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 2880.527 ; gain = 39.043 ; free physical = 1343 ; free virtual = 11043

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2880.527 ; gain = 0.000 ; free physical = 1343 ; free virtual = 11043

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 2880.527 ; gain = 39.043 ; free physical = 1343 ; free virtual = 11043
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2b2120f2b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 2880.527 ; gain = 39.043 ; free physical = 1343 ; free virtual = 11043
Ending Placer Task | Checksum: 2333efb4d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 2880.527 ; gain = 39.043 ; free physical = 1343 ; free virtual = 11043
63 Infos, 6 Warnings, 6 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:08 . Memory (MB): peak = 2880.527 ; gain = 70.973 ; free physical = 1343 ; free virtual = 11043
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_utilization -file adc_sequence2_top_utilization_placed.rpt -pb adc_sequence2_top_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file adc_sequence2_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2880.527 ; gain = 0.000 ; free physical = 1332 ; free virtual = 11020
INFO: [Vivado 12-24828] Executing command : report_io -file adc_sequence2_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2880.527 ; gain = 0.000 ; free physical = 1328 ; free virtual = 11015
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2880.527 ; gain = 0.000 ; free physical = 1328 ; free virtual = 11015
Wrote PlaceDB: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2880.527 ; gain = 0.000 ; free physical = 1322 ; free virtual = 11016
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2880.527 ; gain = 0.000 ; free physical = 1322 ; free virtual = 11016
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2880.527 ; gain = 0.000 ; free physical = 1321 ; free virtual = 11015
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2880.527 ; gain = 0.000 ; free physical = 1321 ; free virtual = 11015
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2880.527 ; gain = 0.000 ; free physical = 1320 ; free virtual = 11015
Write Physdb Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2880.527 ; gain = 0.000 ; free physical = 1320 ; free virtual = 11015
INFO: [Common 17-1381] The checkpoint '/home/psh/work/project_9/project_9.runs/impl_1/adc_sequence2_top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2880.527 ; gain = 0.000 ; free physical = 1285 ; free virtual = 10979
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 5.107 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 6 Warnings, 6 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2880.527 ; gain = 0.000 ; free physical = 1285 ; free virtual = 10979
Wrote PlaceDB: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2880.527 ; gain = 0.000 ; free physical = 1285 ; free virtual = 10979
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2880.527 ; gain = 0.000 ; free physical = 1285 ; free virtual = 10979
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2880.527 ; gain = 0.000 ; free physical = 1285 ; free virtual = 10979
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2880.527 ; gain = 0.000 ; free physical = 1285 ; free virtual = 10979
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2880.527 ; gain = 0.000 ; free physical = 1284 ; free virtual = 10979
Write Physdb Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2880.527 ; gain = 0.000 ; free physical = 1284 ; free virtual = 10979
INFO: [Common 17-1381] The checkpoint '/home/psh/work/project_9/project_9.runs/impl_1/adc_sequence2_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: f137f4b7 ConstDB: 0 ShapeSum: a185aa3f RouteDB: a0815c57
Post Restoration Checksum: NetGraph: 7fc126e9 | NumContArr: f98c21d8 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2fe9f3dfb

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 2967.332 ; gain = 86.805 ; free physical = 934 ; free virtual = 10697

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2fe9f3dfb

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 2967.332 ; gain = 86.805 ; free physical = 934 ; free virtual = 10697

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2fe9f3dfb

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 2967.332 ; gain = 86.805 ; free physical = 934 ; free virtual = 10697
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 3220b3a50

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 2992.332 ; gain = 111.805 ; free physical = 939 ; free virtual = 10703
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.133  | TNS=0.000  | WHS=-0.129 | THS=-0.626 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 342
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 342
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2b86bf417

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 2992.332 ; gain = 111.805 ; free physical = 939 ; free virtual = 10702

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2b86bf417

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 2992.332 ; gain = 111.805 ; free physical = 939 ; free virtual = 10702

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1e05fe7ef

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 2992.332 ; gain = 111.805 ; free physical = 939 ; free virtual = 10702
Phase 4 Initial Routing | Checksum: 1e05fe7ef

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 2992.332 ; gain = 111.805 ; free physical = 939 ; free virtual = 10702

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.136  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 27cbc86c1

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 2992.332 ; gain = 111.805 ; free physical = 939 ; free virtual = 10702
Phase 5 Rip-up And Reroute | Checksum: 27cbc86c1

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 2992.332 ; gain = 111.805 ; free physical = 939 ; free virtual = 10702

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 27cbc86c1

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 2992.332 ; gain = 111.805 ; free physical = 939 ; free virtual = 10702

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 27cbc86c1

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 2992.332 ; gain = 111.805 ; free physical = 939 ; free virtual = 10702
Phase 6 Delay and Skew Optimization | Checksum: 27cbc86c1

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 2992.332 ; gain = 111.805 ; free physical = 939 ; free virtual = 10702

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.230  | TNS=0.000  | WHS=0.120  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2a364085f

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 2992.332 ; gain = 111.805 ; free physical = 939 ; free virtual = 10702
Phase 7 Post Hold Fix | Checksum: 2a364085f

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 2992.332 ; gain = 111.805 ; free physical = 939 ; free virtual = 10702

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.103643 %
  Global Horizontal Routing Utilization  = 0.0966944 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2a364085f

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 2992.332 ; gain = 111.805 ; free physical = 939 ; free virtual = 10702

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2a364085f

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 2992.332 ; gain = 111.805 ; free physical = 939 ; free virtual = 10702

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 280cee176

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 2992.332 ; gain = 111.805 ; free physical = 939 ; free virtual = 10702

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 280cee176

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 2992.332 ; gain = 111.805 ; free physical = 939 ; free virtual = 10702

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.230  | TNS=0.000  | WHS=0.120  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 280cee176

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 2992.332 ; gain = 111.805 ; free physical = 939 ; free virtual = 10702
Total Elapsed time in route_design: 27.11 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1bd4cefd7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 2992.332 ; gain = 111.805 ; free physical = 939 ; free virtual = 10702
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1bd4cefd7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 2992.332 ; gain = 111.805 ; free physical = 939 ; free virtual = 10702

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 6 Warnings, 6 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 2992.332 ; gain = 111.805 ; free physical = 939 ; free virtual = 10702
INFO: [Vivado 12-24828] Executing command : report_drc -file adc_sequence2_top_drc_routed.rpt -pb adc_sequence2_top_drc_routed.pb -rpx adc_sequence2_top_drc_routed.rpx
Command: report_drc -file adc_sequence2_top_drc_routed.rpt -pb adc_sequence2_top_drc_routed.pb -rpx adc_sequence2_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/psh/work/project_9/project_9.runs/impl_1/adc_sequence2_top_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file adc_sequence2_top_methodology_drc_routed.rpt -pb adc_sequence2_top_methodology_drc_routed.pb -rpx adc_sequence2_top_methodology_drc_routed.rpx
Command: report_methodology -file adc_sequence2_top_methodology_drc_routed.rpt -pb adc_sequence2_top_methodology_drc_routed.pb -rpx adc_sequence2_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/psh/work/project_9/project_9.runs/impl_1/adc_sequence2_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file adc_sequence2_top_timing_summary_routed.rpt -pb adc_sequence2_top_timing_summary_routed.pb -rpx adc_sequence2_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file adc_sequence2_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file adc_sequence2_top_route_status.rpt -pb adc_sequence2_top_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file adc_sequence2_top_bus_skew_routed.rpt -pb adc_sequence2_top_bus_skew_routed.pb -rpx adc_sequence2_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file adc_sequence2_top_power_routed.rpt -pb adc_sequence2_top_power_summary_routed.pb -rpx adc_sequence2_top_power_routed.rpx
Command: report_power -file adc_sequence2_top_power_routed.rpt -pb adc_sequence2_top_power_summary_routed.pb -rpx adc_sequence2_top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
105 Infos, 6 Warnings, 6 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file adc_sequence2_top_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:34 ; elapsed = 00:00:09 . Memory (MB): peak = 3140.832 ; gain = 148.500 ; free physical = 897 ; free virtual = 10661
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3140.832 ; gain = 0.000 ; free physical = 897 ; free virtual = 10661
Wrote PlaceDB: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3140.832 ; gain = 0.000 ; free physical = 897 ; free virtual = 10661
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3140.832 ; gain = 0.000 ; free physical = 897 ; free virtual = 10661
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3140.832 ; gain = 0.000 ; free physical = 897 ; free virtual = 10661
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3140.832 ; gain = 0.000 ; free physical = 897 ; free virtual = 10661
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3140.832 ; gain = 0.000 ; free physical = 897 ; free virtual = 10661
Write Physdb Complete: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3140.832 ; gain = 0.000 ; free physical = 897 ; free virtual = 10661
INFO: [Common 17-1381] The checkpoint '/home/psh/work/project_9/project_9.runs/impl_1/adc_sequence2_top_routed.dcp' has been generated.
Command: write_bitstream -force adc_sequence2_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 14819104 bits.
Writing bitstream ./adc_sequence2_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
117 Infos, 6 Warnings, 6 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 3378.730 ; gain = 237.898 ; free physical = 633 ; free virtual = 10400
INFO: [Common 17-206] Exiting Vivado at Mon Aug 25 16:32:19 2025...
