#ident	"@(#)mach:mach/m_modes.def	1.2"

/***				-*-Mode: C; tab-width: 4; -*-
 ***	NAME
 ***
 ***	mach_modes.def : CRTC parameters for the various display modes.
 ***			supported by the MACH chipsets.
 ***
 ***	SYNOPSIS
 ***
 ***	#define DEFINE_MODE(MODENAME, DESCRIPTION_STRING, 
 ***			    DISP_WIDTH, DISP_HEIGHT,
 ***			    VERTICAL_REFRESH_RATE, CLOCK, 
 ***			    MONITOR_NAME, 
 ***			    H_TOTAL, H_DISP, H_SYNC_STRT, H_SYNC_WID, 
 ***			    V_TOTAL, V_DISP, V_SYNC_STRT, V_SYNC_WID, 
 ***			    DISP_CNTL, CLOCK_SEL)
 ***
 ***	#include "m_modes.def"
 ***
 ***	DESCRIPTION
 ***
 ***	This "def" file lists the `builtin' display modes.  
 ***	
 ***	Additional modes may be specified by using the
 ***	`crtc_parameters' option : specify the values to be
 ***	programmed into the CRTC registers.  This low-level
 ***	entry point should be used with caution!
 ***	
 ***	These modes are placed in increasing order of
 ***	resolutions, and in increasing order of refresh
 ***	frequencies used in a given resolution. 
 ***	
 ***	The SDD performs a linear search through the table
 ***	generated by this "def" file looking for the first mode
 ***	entry which would match.
 ***
 ***	Interlaced modes are placed after the non-interlaced
 ***	modes : use is made of the fact that the interlaced
 ***	vertical refresh frequencies are higher than that of the
 ***	non-interlaced modes for any given mode.
 ***	
 ***	The first parameter of each "DEFINE_MODE" construct is
 ***	the enumeration name for this mode.  The second is a
 ***	description string that is printed out.  It should be
 ***	something comprehensible by the user.
 ***
 ***	The third and fourth parameters are the displayed width
 ***	and height of the screen.  The fifth parameter is the
 ***	vertical refresh frequency in Hz.  Fractional refresh
 ***	rates are not supported, sorry (refresh rates are
 ***	approximate anyhow).
 ***
 ***	The sixth parameter is the clock frequency that needs to
 ***	be programmed.  Since we could be using different clock
 ***	generator chips, it does not make sense to specify the
 ***	clock_sel value directly.  Instead,	the SDD searches the
 ***	clock chip table associated with this screen looking for
 ***	a matching frequency and thus locates the correct index
 ***	to be programmed into CLOCK_SEL.  The builtin clock
 ***	chip descriptions are specified in "mach_clocks.def".
 ***	Other clock chips may be defined by the board level
 ***	layer; please refer to this file for more details.
 ***	The frequencies are written out in multiples of 100, and
 ***	represent values in MHz.  For example: a clock frequency
 ***	of 80.00 MHz would be entered as `8000'.
 ***	
 ***	The seventh parameter is the monitor name, used for
 ***	differentiating otherwise identical modes differing in
 ***	the sync widths allowed used by the monitor.  If a mode
 ***	is sufficiently general, a monitor name of NULL is
 ***	recommended : this will match all monitors.
 ***
 ***	The following nine parameters are the values to be
 ***	programmed into the crtc registers.  The last value is
 ***	meant for the CLOCK_SEL register : the clock select
 ***	fields of this register will be modified by the SDD to
 ***	suit the actual clock chip in use.
 ***
 ***	RETURNS
 ***
 ***	MACRO VARIABLES
 ***
 ***	FILES
 ***
 ***	SEE ALSO
 ***
 ***	"mach.c" 			: initialization code for the MACH library.
 ***	"mach_clocks.def" 	: clock chip definitions.
 ***	"mach_dacs.def"		: dac definitions.
 ***	
 ***	CAVEATS
 ***
 ***	Be careful when overriding a mode using the
 ***	`crtc_parameters' option : you run the risk of a damaged
 ***	monitor and or DAC if incorrectly programmed.
 ***	
 ***	The actual value of the clock frequency sent to the chip
 ***	also depends on the clock-divide field of the CLOCK_SEL
 ***	register.
 ***	
 ***	BUGS
 ***
 ***	HISTORY
 ***	
 ***/


DEFINE_MODE(MACH_DISPLAY_MODE_NULL,
	"",
	0, 0, 0, 0, NULL, 
	0, 0, 0, 0, 
	0, 0, 0, 0, 
	0, 0),

DEFINE_MODE(MACH_DISPLAY_MODE_640x480_60_NI, 
	"640x480, 60Hz, Non interlaced",
	640, 480, 60, 5035, "STDVGA", 
	0x63, 0x4F, 0x52, 0x2c, 
	0x418, 0x3BF, 0x3D6, 0x22,
	0x23, 0x50),

DEFINE_MODE(MACH_DISPLAY_MODE_640x480_60_NI_ALTERNATE, 
	"640x480, 60Hz, Non interlaced, Alternate",
	640, 480, 60, 5035, "STDVGA", 
	0x63, 0x4F, 0x52, 0x2c, 
	0x418, 0x3BF, 0x3D6, 0x22,
	0x23, 0x50),

DEFINE_MODE(MACH_DISPLAY_MODE_640x480_70_NI,
	"640x480, 70Hz,  Non Interlaced",
	640, 480, 70, 3200, "MULTISYNC",
	0x63, 0x4f, 0x55, 0x28,
	0x472, 0x3bf, 0x419, 0x22,
	0x23, 0x24),

DEFINE_MODE(MACH_DISPLAY_MODE_640x480_72_NI, 
	"640x480, 72Hz, Non interlaced",
	640, 480, 72, 3200, "MULTISYNC",
	0x6A, 0x4F, 0x52, 0x25, 
	0x40B, 0x3Bf, 0x3d4, 0x23, 
	0x23, 0x24),

DEFINE_MODE(MACH_DISPLAY_MODE_640x480_72_NI_ALTERNATE, 
	"640x480, 72Hz, Non interlaced, Alternate",
	640, 480, 72, 8000, "MULTISYNC_ALTERNATE", 
	0x6F, 0x4F, 0x57, 0x30, 
	0x4CA, 0x3Bf, 0x421, 0x2c, 
	0x23, 0x6C),
								/* VESA Standard mode */
DEFINE_MODE(MACH_DISPLAY_MODE_640x480_75_NI, 
	"640x480, 75Hz, Non interlaced",
	640, 480, 75, 3200, NULL, 
	0x6A, 0x4F, 0x51, 0x28, 
	0x3E7, 0x3BF, 0x3C4, 0x23, 
	0x23, 0x24),

DEFINE_MODE(MACH_DISPLAY_MODE_800x600_56_NI, 
	"800x600, 56Hz, Non interlaced",
	800, 600, 56, 3600, NULL, 
	0x7F, 0x63, 0x66, 0x09, 
	0x4E0, 0x4AB, 0x4B0, 0x02, 
	0x23, 0x0C),

DEFINE_MODE(MACH_DISPLAY_MODE_800x600_60_NI, 
	"800x600, 60Hz, Non interlaced",
	800, 600, 60, 3991, NULL, 
	0x83, 0x63, 0x68, 0x10, 
	0x4E3, 0x4AB, 0x4B0, 0x04, 
	0x23, 0x30),

								/* For the 18811-1 clock chip */
DEFINE_MODE(MACH_DISPLAY_MODE_800x600_60_NI_ALTERNATE, 
	"800x600, 60Hz, Non interlaced",
	800, 600, 60, 4000, NULL, 
	0x83, 0x63, 0x68, 0x10, 
	0x4E3, 0x4AB, 0x4B0, 0x04, 
	0x23, 0x30),

DEFINE_MODE(MACH_DISPLAY_MODE_800x600_70_NI, 
	"800x600, 70Hz, Non interlaced",
	800, 600, 70, 4490, NULL, 
	0x7D, 0x63, 0x64, 0x12, 
	0x4F3, 0x4AB, 0x4C0, 0x2c, 
	0x23, 0x1C),

DEFINE_MODE(MACH_DISPLAY_MODE_800x600_72_NI, 
	"800x600, 72Hz, Non interlaced",
	800, 600, 72, 5035, NULL, 
	0x82, 0x63, 0x6A, 0x0F, 
	0x537, 0x4AB, 0x4F8, 0x06, 
	0x23, 0x10),
								/* VESA standard mode */
DEFINE_MODE(MACH_DISPLAY_MODE_800x600_75_NI, 
	"800x600, 75Hz, Non interlaced",
	800, 600, 75, 10000, NULL, 
	0x84, 0x63, 0x65, 0x0A, 
	0x4E0, 0x4AB, 0x4B0, 0x03, 
	0x23, 0x40),

DEFINE_MODE(MACH_DISPLAY_MODE_800x600_76_NI, 
	"800x600, 76Hz, Non interlaced",
	800, 600, 76, 5664, NULL, 
	0x86, 0x63, 0x6D, 0x28, 
	0x565, 0x4AB, 0x4FA, 0x24, 
	0x23, 0x14),

DEFINE_MODE(MACH_DISPLAY_MODE_800x600_89_I, 
	"800x600, 89Hz, Interlaced",
	800, 600, 89, 6500, NULL, 
	0x80, 0x63, 0x65, 0x04,
	0x57D, 0x4AB, 0x4C2, 0x2C, 
	0x33, 0x7C),

DEFINE_MODE(MACH_DISPLAY_MODE_800x600_95_I, 
	"800x600, 95Hz, Interlaced",
	800, 600, 95, 3600, NULL, 
	0x84, 0x63, 0x6D, 0x10, 
	0x57D, 0x4AB, 0x4C2, 0x0C, 
	0x33, 0x0C),

DEFINE_MODE(MACH_DISPLAY_MODE_1024x768_56_NI, 
	"1024x768, 56Hz, Non interlaced",
	1024, 768, 56, 5664, NULL, 
	0x9C, 0x7F, 0x89, 0x07, 
	0x643, 0x5FF, 0x619, 0x09, 
	0x23, 0x14),

DEFINE_MODE(MACH_DISPLAY_MODE_1024x768_60_NI, 
	"1024x768, 60Hz, Non interlaced",
	1024, 768, 60, 6500, NULL,
	0xA7, 0x7F, 0x85, 0x08,
	0x63B, 0x5FF, 0x600, 0x04, 
	0x23, 0x3C),

DEFINE_MODE(MACH_DISPLAY_MODE_1024x768_66_NI, 
	"1024x768, 66Hz, Non interlaced",
	1024, 768, 66, 7500, NULL, 
	0xAD, 0x7F, 0x85, 0x16, 
	0x65B, 0x5FF, 0x60B, 0x04, 
	0x23, 0x38),

DEFINE_MODE(MACH_DISPLAY_MODE_1024x768_70_NI, 
	"1024x768, 70Hz, Non interlaced",
	1024, 768, 70, 7500, NULL, 
	0xA6, 0x7F, 0x83, 0x16, 
	0x643, 0x5FF, 0x601, 0x08, 
	0x23, 0x38),

DEFINE_MODE(MACH_DISPLAY_MODE_1024x768_72_NI, 
	"1024x768, 72Hz, Non interlaced",
	1024, 768, 72, 7500, NULL, 
	0xA1, 0x7F, 0x82, 0x32, 
	0x649, 0x5FF, 0x602, 0x26, 
	0x23, 0x38),

								/* VESA standard mode */
DEFINE_MODE(MACH_DISPLAY_MODE_1024x768_75_NI, 
	"1024x768, 75Hz, Non interlaced",
	1024, 768, 75, 8000, NULL, 
	0xA6, 0x7F, 0x81, 0x0C,
	0x636, 0x5FF, 0x602, 0x03,	/* doubtful */
	0x23, 0x2C),

DEFINE_MODE(MACH_DISPLAY_MODE_1024x768_76_NI, 
	"1024x768, 76Hz, Non interlaced",
	1024, 768, 76, 8000, NULL, 
	0xA2, 0x7F, 0x87, 0x0B, 
	0x64A, 0x5FF, 0x60B, 0x04, 
	0x23, 0x2C),

DEFINE_MODE(MACH_DISPLAY_MODE_1024x768_87_I, 
	"1024x768, 87Hz, Interlaced",
	1024, 768, 87, 4490, NULL, 
	0x9D, 0x7F, 0x81, 0x16, 
	0x660, 0x5FF, 0x600, 0x08, 
	0x33, 0x1C),

DEFINE_MODE(MACH_DISPLAY_MODE_1120x750_60_NI, 
	"1120x750, 60Hz, Non interlaced",
	1120, 750, 60, 6500, NULL, 
	0xAB, 0x8B, 0x91, 0x0C, 
	0x622, 0x5DD, 0x5E7, 0x04, 
	0x23, 0x3C),

DEFINE_MODE(MACH_DISPLAY_MODE_1120x750_70_NI, 
	"1120x750, 70Hz, Non interlaced",
	1120, 750, 70, 8000, NULL, 
	0xAE, 0x8B, 0x95, 0x0F, 
	0x659, 0x5DD, 0x5FC, 0x0A, 
	0x23, 0x2C),

DEFINE_MODE(MACH_DISPLAY_MODE_1120x750_87_I, 
	"1120x750, 87Hz, Interlaced",
	1120, 750, 87, 5035, NULL, 
	0xB0, 0x8B, 0x8D, 0x19, 
	0x660, 0x5DD, 0x5DE, 0x08, 
	0x33, 0x10),

DEFINE_MODE(MACH_DISPLAY_MODE_1280x1024_60_NI, 
	"1280x1024, 60Hz, Non interlaced",
	1280, 1024, 60, 11000, NULL, 
	0xD6, 0x9F, 0xA9, 0x2E, 
	0x852, 0x7FF, 0x800, 0x25, 
	0x23, 0x28),

DEFINE_MODE(MACH_DISPLAY_MODE_1280x1024_70_NI, 
	"1280x1024, 70Hz, Non interlaced",
	1280, 1024, 70, 12600, NULL, 
	0xD2, 0x9F, 0xA9, 0x0E, 
	0x851, 0x7FF, 0x800, 0x05, 
	0x23, 0x04),

DEFINE_MODE(MACH_DISPLAY_MODE_1280x1024x8_74_NI,
	"1280x1024, 256 Color, 74Hz,  Non Interlaced",
	1280, 1024, 74, 13500, NULL,
	0xd4, 0x9f, 0xb3, 0x11,
	0x858, 0x7ff, 0x84a, 0x3,
	0x23, 0x20),

DEFINE_MODE(MACH_DISPLAY_MODE_1280x1024x8_75_NI,
	"1280x1024, 256 Color, 75Hz,  Non Interlaced",
	1280, 1024, 75, 13500, NULL,
	0xd2, 0x9f, 0xa1, 0x12,
	0x851, 0x7FF, 0x800, 0x03,
	0x23, 0x20),

DEFINE_MODE(MACH_DISPLAY_MODE_1280x1024_76_NI, 
	"1280x1024, 76Hz, Non interlaced",
	1280, 1024, 76, 13500, NULL, 
	0xCF, 0x9F, 0xAE, 0x11, 
	0x851, 0x7FF, 0x818, 0x10, 
	0x23, 0x20),


DEFINE_MODE(MACH_DISPLAY_MODE_1280x1024_87_I, 
	"1280x1024, 87Hz, Interlaced",
	1280, 1024, 87, 8000, NULL, 
	0xC7, 0x9F, 0xA9, 0x0A, 
	0x8F8, 0x7FF, 0x861, 0x0A, 
	0x33, 0x2C),

DEFINE_MODE(MACH_DISPLAY_MODE_1280x1024_95_I, 
	"1280x1024, 95Hz, Interlaced",
	1280, 1024, 95, 8000, NULL, 
	0xC7, 0x9F, 0xA9, 0x0A, 
	0x838, 0x7FF, 0x811, 0x0A, 
	0x33, 0x2C),

DEFINE_MODE(MACH_DISPLAY_MODE_COUNT,
	"",
	0, 0, 0, 0, NULL,
	0, 0, 0, 0, 
	0, 0, 0, 0, 
	0, 0)
