package cuda

/*
 THIS FILE IS AUTO-GENERATED BY CUDA2GO.
 EDITING IS FUTILE.
*/

import(
	"unsafe"
	"github.com/mumax/3/cuda/cu"
	"github.com/mumax/3/timer"
	"sync"
)

// CUDA handle for mdatatemp kernel
var mdatatemp_code cu.Function

// Stores the arguments for mdatatemp kernel invocation
type mdatatemp_args_t struct{
	 arg_dst_sinx unsafe.Pointer
	 arg_dst_siny unsafe.Pointer
	 arg_dst_sinz unsafe.Pointer
	 arg_dst_cosx unsafe.Pointer
	 arg_dst_cosy unsafe.Pointer
	 arg_dst_cosz unsafe.Pointer
	 arg_delta_time unsafe.Pointer
	 arg_brms_x unsafe.Pointer
	 arg_brms_y unsafe.Pointer
	 arg_brms_z unsafe.Pointer
	 arg_current_mx unsafe.Pointer
	 arg_current_my unsafe.Pointer
	 arg_current_mz unsafe.Pointer
	 arg_ctimeWc float32
	 arg_h_delta float32
	 arg_brmsx float32
	 arg_brmsy float32
	 arg_brmsz float32
	 arg_Nx int
	 arg_Ny int
	 arg_Nz int
	 arg_N int
	 argptr [22]unsafe.Pointer
	sync.Mutex
}

// Stores the arguments for mdatatemp kernel invocation
var mdatatemp_args mdatatemp_args_t

func init(){
	// CUDA driver kernel call wants pointers to arguments, set them up once.
	 mdatatemp_args.argptr[0] = unsafe.Pointer(&mdatatemp_args.arg_dst_sinx)
	 mdatatemp_args.argptr[1] = unsafe.Pointer(&mdatatemp_args.arg_dst_siny)
	 mdatatemp_args.argptr[2] = unsafe.Pointer(&mdatatemp_args.arg_dst_sinz)
	 mdatatemp_args.argptr[3] = unsafe.Pointer(&mdatatemp_args.arg_dst_cosx)
	 mdatatemp_args.argptr[4] = unsafe.Pointer(&mdatatemp_args.arg_dst_cosy)
	 mdatatemp_args.argptr[5] = unsafe.Pointer(&mdatatemp_args.arg_dst_cosz)
	 mdatatemp_args.argptr[6] = unsafe.Pointer(&mdatatemp_args.arg_delta_time)
	 mdatatemp_args.argptr[7] = unsafe.Pointer(&mdatatemp_args.arg_brms_x)
	 mdatatemp_args.argptr[8] = unsafe.Pointer(&mdatatemp_args.arg_brms_y)
	 mdatatemp_args.argptr[9] = unsafe.Pointer(&mdatatemp_args.arg_brms_z)
	 mdatatemp_args.argptr[10] = unsafe.Pointer(&mdatatemp_args.arg_current_mx)
	 mdatatemp_args.argptr[11] = unsafe.Pointer(&mdatatemp_args.arg_current_my)
	 mdatatemp_args.argptr[12] = unsafe.Pointer(&mdatatemp_args.arg_current_mz)
	 mdatatemp_args.argptr[13] = unsafe.Pointer(&mdatatemp_args.arg_ctimeWc)
	 mdatatemp_args.argptr[14] = unsafe.Pointer(&mdatatemp_args.arg_h_delta)
	 mdatatemp_args.argptr[15] = unsafe.Pointer(&mdatatemp_args.arg_brmsx)
	 mdatatemp_args.argptr[16] = unsafe.Pointer(&mdatatemp_args.arg_brmsy)
	 mdatatemp_args.argptr[17] = unsafe.Pointer(&mdatatemp_args.arg_brmsz)
	 mdatatemp_args.argptr[18] = unsafe.Pointer(&mdatatemp_args.arg_Nx)
	 mdatatemp_args.argptr[19] = unsafe.Pointer(&mdatatemp_args.arg_Ny)
	 mdatatemp_args.argptr[20] = unsafe.Pointer(&mdatatemp_args.arg_Nz)
	 mdatatemp_args.argptr[21] = unsafe.Pointer(&mdatatemp_args.arg_N)
	 }

// Wrapper for mdatatemp CUDA kernel, asynchronous.
func k_mdatatemp_async ( dst_sinx unsafe.Pointer, dst_siny unsafe.Pointer, dst_sinz unsafe.Pointer, dst_cosx unsafe.Pointer, dst_cosy unsafe.Pointer, dst_cosz unsafe.Pointer, delta_time unsafe.Pointer, brms_x unsafe.Pointer, brms_y unsafe.Pointer, brms_z unsafe.Pointer, current_mx unsafe.Pointer, current_my unsafe.Pointer, current_mz unsafe.Pointer, ctimeWc float32, h_delta float32, brmsx float32, brmsy float32, brmsz float32, Nx int, Ny int, Nz int, N int,  cfg *config) {
	if Synchronous{ // debug
		Sync()
		timer.Start("mdatatemp")
	}

	mdatatemp_args.Lock()
	defer mdatatemp_args.Unlock()

	if mdatatemp_code == 0{
		mdatatemp_code = fatbinLoad(mdatatemp_map, "mdatatemp")
	}

	 mdatatemp_args.arg_dst_sinx = dst_sinx
	 mdatatemp_args.arg_dst_siny = dst_siny
	 mdatatemp_args.arg_dst_sinz = dst_sinz
	 mdatatemp_args.arg_dst_cosx = dst_cosx
	 mdatatemp_args.arg_dst_cosy = dst_cosy
	 mdatatemp_args.arg_dst_cosz = dst_cosz
	 mdatatemp_args.arg_delta_time = delta_time
	 mdatatemp_args.arg_brms_x = brms_x
	 mdatatemp_args.arg_brms_y = brms_y
	 mdatatemp_args.arg_brms_z = brms_z
	 mdatatemp_args.arg_current_mx = current_mx
	 mdatatemp_args.arg_current_my = current_my
	 mdatatemp_args.arg_current_mz = current_mz
	 mdatatemp_args.arg_ctimeWc = ctimeWc
	 mdatatemp_args.arg_h_delta = h_delta
	 mdatatemp_args.arg_brmsx = brmsx
	 mdatatemp_args.arg_brmsy = brmsy
	 mdatatemp_args.arg_brmsz = brmsz
	 mdatatemp_args.arg_Nx = Nx
	 mdatatemp_args.arg_Ny = Ny
	 mdatatemp_args.arg_Nz = Nz
	 mdatatemp_args.arg_N = N
	

	args := mdatatemp_args.argptr[:]
	cu.LaunchKernel(mdatatemp_code, cfg.Grid.X, cfg.Grid.Y, cfg.Grid.Z, cfg.Block.X, cfg.Block.Y, cfg.Block.Z, 0, stream0, args)

	if Synchronous{ // debug
		Sync()
		timer.Stop("mdatatemp")
	}
}

// maps compute capability on PTX code for mdatatemp kernel.
var mdatatemp_map = map[int]string{ 0: "" ,
30: mdatatemp_ptx_30 ,
35: mdatatemp_ptx_35 ,
37: mdatatemp_ptx_37 ,
50: mdatatemp_ptx_50 ,
52: mdatatemp_ptx_52 ,
53: mdatatemp_ptx_53 ,
60: mdatatemp_ptx_60 ,
61: mdatatemp_ptx_61 ,
70: mdatatemp_ptx_70 ,
75: mdatatemp_ptx_75  }

// mdatatemp PTX code for various compute capabilities.
const(
  mdatatemp_ptx_30 = `
.version 6.4
.target sm_30
.address_size 64

	// .globl	mdatatemp
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry mdatatemp(
	.param .u64 mdatatemp_param_0,
	.param .u64 mdatatemp_param_1,
	.param .u64 mdatatemp_param_2,
	.param .u64 mdatatemp_param_3,
	.param .u64 mdatatemp_param_4,
	.param .u64 mdatatemp_param_5,
	.param .u64 mdatatemp_param_6,
	.param .u64 mdatatemp_param_7,
	.param .u64 mdatatemp_param_8,
	.param .u64 mdatatemp_param_9,
	.param .u64 mdatatemp_param_10,
	.param .u64 mdatatemp_param_11,
	.param .u64 mdatatemp_param_12,
	.param .f32 mdatatemp_param_13,
	.param .f32 mdatatemp_param_14,
	.param .f32 mdatatemp_param_15,
	.param .f32 mdatatemp_param_16,
	.param .f32 mdatatemp_param_17,
	.param .u32 mdatatemp_param_18,
	.param .u32 mdatatemp_param_19,
	.param .u32 mdatatemp_param_20,
	.param .u32 mdatatemp_param_21
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<38>;
	.reg .f32 	%f<135>;
	.reg .b32 	%r<240>;
	.reg .b64 	%rd<81>;


	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd16, [mdatatemp_param_0];
	ld.param.u64 	%rd17, [mdatatemp_param_1];
	ld.param.u64 	%rd18, [mdatatemp_param_2];
	ld.param.u64 	%rd19, [mdatatemp_param_3];
	ld.param.u64 	%rd20, [mdatatemp_param_4];
	ld.param.u64 	%rd21, [mdatatemp_param_5];
	ld.param.u64 	%rd22, [mdatatemp_param_6];
	ld.param.u64 	%rd23, [mdatatemp_param_7];
	ld.param.u64 	%rd24, [mdatatemp_param_8];
	ld.param.u64 	%rd25, [mdatatemp_param_9];
	ld.param.u64 	%rd26, [mdatatemp_param_10];
	ld.param.u64 	%rd27, [mdatatemp_param_11];
	ld.param.u64 	%rd28, [mdatatemp_param_12];
	ld.param.f32 	%f126, [mdatatemp_param_13];
	ld.param.f32 	%f49, [mdatatemp_param_14];
	ld.param.f32 	%f50, [mdatatemp_param_15];
	ld.param.f32 	%f51, [mdatatemp_param_16];
	ld.param.f32 	%f52, [mdatatemp_param_17];
	ld.param.u32 	%r72, [mdatatemp_param_18];
	ld.param.u32 	%r73, [mdatatemp_param_19];
	ld.param.u32 	%r74, [mdatatemp_param_20];
	mov.u32 	%r75, %ntid.x;
	mov.u32 	%r76, %ctaid.x;
	mov.u32 	%r77, %tid.x;
	mad.lo.s32 	%r78, %r75, %r76, %r77;
	mov.u32 	%r79, %ntid.y;
	mov.u32 	%r80, %ctaid.y;
	mov.u32 	%r81, %tid.y;
	mad.lo.s32 	%r82, %r79, %r80, %r81;
	mov.u32 	%r83, %ntid.z;
	mov.u32 	%r84, %ctaid.z;
	mov.u32 	%r85, %tid.z;
	mad.lo.s32 	%r86, %r83, %r84, %r85;
	setp.ge.s32	%p1, %r82, %r73;
	setp.ge.s32	%p2, %r78, %r72;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r86, %r74;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_60;

	abs.f32 	%f1, %f126;
	setp.neu.f32	%p6, %f1, 0f7F800000;
	mov.f32 	%f117, %f126;
	@%p6 bra 	BB0_3;

	mov.f32 	%f53, 0f00000000;
	mul.rn.f32 	%f117, %f126, %f53;

BB0_3:
	mul.f32 	%f54, %f117, 0f3F22F983;
	cvt.rni.s32.f32	%r229, %f54;
	cvt.rn.f32.s32	%f55, %r229;
	neg.f32 	%f56, %f55;
	mov.f32 	%f57, 0f3FC90FDA;
	fma.rn.f32 	%f58, %f56, %f57, %f117;
	mov.f32 	%f59, 0f33A22168;
	fma.rn.f32 	%f60, %f56, %f59, %f58;
	mov.f32 	%f61, 0f27C234C5;
	fma.rn.f32 	%f118, %f56, %f61, %f60;
	abs.f32 	%f62, %f117;
	setp.leu.f32	%p7, %f62, 0f47CE4780;
	@%p7 bra 	BB0_14;

	mov.b32 	 %r2, %f117;
	shl.b32 	%r89, %r2, 8;
	or.b32  	%r3, %r89, -2147483648;
	add.u64 	%rd30, %SP, 0;
	add.u64 	%rd78, %SPL, 0;
	mov.u32 	%r221, 0;
	mov.u64 	%rd77, __cudart_i2opi_f;
	mov.u32 	%r220, -6;

BB0_5:
	.pragma "nounroll";
	ld.const.u32 	%r92, [%rd77];
	// inline asm
	{
	mad.lo.cc.u32   %r90, %r92, %r3, %r221;
	madc.hi.u32     %r221, %r92, %r3,  0;
	}
	// inline asm
	st.local.u32 	[%rd78], %r90;
	add.s64 	%rd78, %rd78, 4;
	add.s64 	%rd77, %rd77, 4;
	add.s32 	%r220, %r220, 1;
	setp.ne.s32	%p8, %r220, 0;
	@%p8 bra 	BB0_5;

	bfe.u32 	%r95, %r2, 23, 8;
	add.s32 	%r96, %r95, -128;
	shr.u32 	%r97, %r96, 5;
	and.b32  	%r8, %r2, -2147483648;
	cvta.to.local.u64 	%rd32, %rd30;
	st.local.u32 	[%rd32+24], %r221;
	bfe.u32 	%r9, %r2, 23, 5;
	mov.u32 	%r98, 6;
	sub.s32 	%r99, %r98, %r97;
	mul.wide.s32 	%rd33, %r99, 4;
	add.s64 	%rd6, %rd32, %rd33;
	ld.local.u32 	%r222, [%rd6];
	ld.local.u32 	%r223, [%rd6+-4];
	setp.eq.s32	%p9, %r9, 0;
	@%p9 bra 	BB0_8;

	mov.u32 	%r100, 32;
	sub.s32 	%r101, %r100, %r9;
	shr.u32 	%r102, %r223, %r101;
	shl.b32 	%r103, %r222, %r9;
	add.s32 	%r222, %r102, %r103;
	ld.local.u32 	%r104, [%rd6+-8];
	shr.u32 	%r105, %r104, %r101;
	shl.b32 	%r106, %r223, %r9;
	add.s32 	%r223, %r105, %r106;

BB0_8:
	shr.u32 	%r107, %r223, 30;
	shl.b32 	%r108, %r222, 2;
	add.s32 	%r224, %r107, %r108;
	shl.b32 	%r17, %r223, 2;
	shr.u32 	%r109, %r224, 31;
	shr.u32 	%r110, %r222, 30;
	add.s32 	%r18, %r109, %r110;
	setp.eq.s32	%p10, %r109, 0;
	@%p10 bra 	BB0_9;

	not.b32 	%r111, %r224;
	neg.s32 	%r226, %r17;
	setp.eq.s32	%p11, %r17, 0;
	selp.u32	%r112, 1, 0, %p11;
	add.s32 	%r224, %r112, %r111;
	xor.b32  	%r225, %r8, -2147483648;
	bra.uni 	BB0_11;

BB0_9:
	mov.u32 	%r225, %r8;
	mov.u32 	%r226, %r17;

BB0_11:
	clz.b32 	%r228, %r224;
	setp.eq.s32	%p12, %r228, 0;
	shl.b32 	%r113, %r224, %r228;
	mov.u32 	%r114, 32;
	sub.s32 	%r115, %r114, %r228;
	shr.u32 	%r116, %r226, %r115;
	add.s32 	%r117, %r116, %r113;
	selp.b32	%r26, %r224, %r117, %p12;
	mov.u32 	%r118, -921707870;
	mul.hi.u32 	%r227, %r26, %r118;
	setp.eq.s32	%p13, %r8, 0;
	neg.s32 	%r119, %r18;
	selp.b32	%r229, %r18, %r119, %p13;
	setp.lt.s32	%p14, %r227, 1;
	@%p14 bra 	BB0_13;

	mul.lo.s32 	%r120, %r26, -921707870;
	shr.u32 	%r121, %r120, 31;
	shl.b32 	%r122, %r227, 1;
	add.s32 	%r227, %r121, %r122;
	add.s32 	%r228, %r228, 1;

BB0_13:
	mov.u32 	%r123, 126;
	sub.s32 	%r124, %r123, %r228;
	shl.b32 	%r125, %r124, 23;
	add.s32 	%r126, %r227, 1;
	shr.u32 	%r127, %r126, 7;
	add.s32 	%r128, %r127, 1;
	shr.u32 	%r129, %r128, 1;
	add.s32 	%r130, %r129, %r125;
	or.b32  	%r131, %r130, %r225;
	mov.b32 	 %f118, %r131;

BB0_14:
	mul.rn.f32 	%f7, %f118, %f118;
	and.b32  	%r34, %r229, 1;
	setp.eq.s32	%p15, %r34, 0;
	@%p15 bra 	BB0_16;

	mov.f32 	%f63, 0fBAB6061A;
	mov.f32 	%f64, 0f37CCF5CE;
	fma.rn.f32 	%f119, %f64, %f7, %f63;
	bra.uni 	BB0_17;

BB0_16:
	mov.f32 	%f65, 0f3C08839E;
	mov.f32 	%f66, 0fB94CA1F9;
	fma.rn.f32 	%f119, %f66, %f7, %f65;

BB0_17:
	@%p15 bra 	BB0_19;

	mov.f32 	%f67, 0f3D2AAAA5;
	fma.rn.f32 	%f68, %f119, %f7, %f67;
	mov.f32 	%f69, 0fBF000000;
	fma.rn.f32 	%f120, %f68, %f7, %f69;
	bra.uni 	BB0_20;

BB0_19:
	mov.f32 	%f70, 0fBE2AAAA3;
	fma.rn.f32 	%f71, %f119, %f7, %f70;
	mov.f32 	%f72, 0f00000000;
	fma.rn.f32 	%f120, %f71, %f7, %f72;

BB0_20:
	fma.rn.f32 	%f122, %f120, %f118, %f118;
	@%p15 bra 	BB0_22;

	mov.f32 	%f73, 0f3F800000;
	fma.rn.f32 	%f122, %f120, %f7, %f73;

BB0_22:
	and.b32  	%r132, %r229, 2;
	setp.eq.s32	%p18, %r132, 0;
	@%p18 bra 	BB0_24;

	mov.f32 	%f74, 0f00000000;
	mov.f32 	%f75, 0fBF800000;
	fma.rn.f32 	%f122, %f122, %f75, %f74;

BB0_24:
	mad.lo.s32 	%r141, %r86, %r73, %r82;
	mad.lo.s32 	%r35, %r141, %r72, %r78;
	cvta.to.global.u64 	%rd34, %rd26;
	mul.wide.s32 	%rd35, %r35, 4;
	add.s64 	%rd7, %rd34, %rd35;
	setp.eq.s64	%p19, %rd26, 0;
	mov.f32 	%f123, %f122;
	@%p19 bra 	BB0_26;

	ld.global.f32 	%f76, [%rd7];
	mul.f32 	%f123, %f122, %f76;

BB0_26:
	cvta.to.global.u64 	%rd36, %rd16;
	add.s64 	%rd38, %rd36, %rd35;
	ld.global.f32 	%f77, [%rd38];
	add.f32 	%f78, %f123, %f77;
	st.global.f32 	[%rd38], %f78;
	cvta.to.global.u64 	%rd8, %rd27;
	setp.eq.s64	%p20, %rd27, 0;
	mov.f32 	%f124, %f122;
	@%p20 bra 	BB0_28;

	add.s64 	%rd40, %rd8, %rd35;
	ld.global.f32 	%f79, [%rd40];
	mul.f32 	%f124, %f122, %f79;

BB0_28:
	cvta.to.global.u64 	%rd41, %rd17;
	add.s64 	%rd43, %rd41, %rd35;
	ld.global.f32 	%f80, [%rd43];
	add.f32 	%f81, %f124, %f80;
	st.global.f32 	[%rd43], %f81;
	cvta.to.global.u64 	%rd9, %rd28;
	setp.eq.s64	%p21, %rd28, 0;
	@%p21 bra 	BB0_30;

	add.s64 	%rd45, %rd9, %rd35;
	ld.global.f32 	%f82, [%rd45];
	mul.f32 	%f122, %f122, %f82;

BB0_30:
	cvta.to.global.u64 	%rd46, %rd18;
	add.s64 	%rd48, %rd46, %rd35;
	ld.global.f32 	%f83, [%rd48];
	add.f32 	%f84, %f122, %f83;
	st.global.f32 	[%rd48], %f84;
	@%p6 bra 	BB0_32;

	mov.f32 	%f85, 0f00000000;
	mul.rn.f32 	%f126, %f126, %f85;

BB0_32:
	mul.f32 	%f86, %f126, 0f3F22F983;
	cvt.rni.s32.f32	%r239, %f86;
	cvt.rn.f32.s32	%f87, %r239;
	neg.f32 	%f88, %f87;
	fma.rn.f32 	%f90, %f88, %f57, %f126;
	fma.rn.f32 	%f92, %f88, %f59, %f90;
	fma.rn.f32 	%f127, %f88, %f61, %f92;
	abs.f32 	%f94, %f126;
	setp.leu.f32	%p23, %f94, 0f47CE4780;
	@%p23 bra 	BB0_43;

	mov.b32 	 %r37, %f126;
	shr.u32 	%r38, %r37, 23;
	shl.b32 	%r148, %r37, 8;
	or.b32  	%r39, %r148, -2147483648;
	add.u64 	%rd50, %SP, 0;
	add.u64 	%rd80, %SPL, 0;
	mov.u32 	%r231, 0;
	mov.u64 	%rd79, __cudart_i2opi_f;
	mov.u32 	%r230, -6;

BB0_34:
	.pragma "nounroll";
	ld.const.u32 	%r151, [%rd79];
	// inline asm
	{
	mad.lo.cc.u32   %r149, %r151, %r39, %r231;
	madc.hi.u32     %r231, %r151, %r39,  0;
	}
	// inline asm
	st.local.u32 	[%rd80], %r149;
	add.s64 	%rd80, %rd80, 4;
	add.s64 	%rd79, %rd79, 4;
	add.s32 	%r230, %r230, 1;
	setp.ne.s32	%p24, %r230, 0;
	@%p24 bra 	BB0_34;

	and.b32  	%r154, %r38, 255;
	add.s32 	%r155, %r154, -128;
	shr.u32 	%r156, %r155, 5;
	and.b32  	%r44, %r37, -2147483648;
	cvta.to.local.u64 	%rd52, %rd50;
	st.local.u32 	[%rd52+24], %r231;
	mov.u32 	%r157, 6;
	sub.s32 	%r158, %r157, %r156;
	mul.wide.s32 	%rd53, %r158, 4;
	add.s64 	%rd15, %rd52, %rd53;
	ld.local.u32 	%r232, [%rd15];
	ld.local.u32 	%r233, [%rd15+-4];
	and.b32  	%r47, %r38, 31;
	setp.eq.s32	%p25, %r47, 0;
	@%p25 bra 	BB0_37;

	mov.u32 	%r159, 32;
	sub.s32 	%r160, %r159, %r47;
	shr.u32 	%r161, %r233, %r160;
	shl.b32 	%r162, %r232, %r47;
	add.s32 	%r232, %r161, %r162;
	ld.local.u32 	%r163, [%rd15+-8];
	shr.u32 	%r164, %r163, %r160;
	shl.b32 	%r165, %r233, %r47;
	add.s32 	%r233, %r164, %r165;

BB0_37:
	shr.u32 	%r166, %r233, 30;
	shl.b32 	%r167, %r232, 2;
	add.s32 	%r234, %r166, %r167;
	shl.b32 	%r53, %r233, 2;
	shr.u32 	%r168, %r234, 31;
	shr.u32 	%r169, %r232, 30;
	add.s32 	%r54, %r168, %r169;
	setp.eq.s32	%p26, %r168, 0;
	@%p26 bra 	BB0_38;

	not.b32 	%r170, %r234;
	neg.s32 	%r236, %r53;
	setp.eq.s32	%p27, %r53, 0;
	selp.u32	%r171, 1, 0, %p27;
	add.s32 	%r234, %r171, %r170;
	xor.b32  	%r235, %r44, -2147483648;
	bra.uni 	BB0_40;

BB0_38:
	mov.u32 	%r235, %r44;
	mov.u32 	%r236, %r53;

BB0_40:
	clz.b32 	%r238, %r234;
	setp.eq.s32	%p28, %r238, 0;
	shl.b32 	%r172, %r234, %r238;
	mov.u32 	%r173, 32;
	sub.s32 	%r174, %r173, %r238;
	shr.u32 	%r175, %r236, %r174;
	add.s32 	%r176, %r175, %r172;
	selp.b32	%r62, %r234, %r176, %p28;
	mov.u32 	%r177, -921707870;
	mul.hi.u32 	%r237, %r62, %r177;
	setp.eq.s32	%p29, %r44, 0;
	neg.s32 	%r178, %r54;
	selp.b32	%r239, %r54, %r178, %p29;
	setp.lt.s32	%p30, %r237, 1;
	@%p30 bra 	BB0_42;

	mul.lo.s32 	%r179, %r62, -921707870;
	shr.u32 	%r180, %r179, 31;
	shl.b32 	%r181, %r237, 1;
	add.s32 	%r237, %r180, %r181;
	add.s32 	%r238, %r238, 1;

BB0_42:
	mov.u32 	%r182, 126;
	sub.s32 	%r183, %r182, %r238;
	shl.b32 	%r184, %r183, 23;
	add.s32 	%r185, %r237, 1;
	shr.u32 	%r186, %r185, 7;
	add.s32 	%r187, %r186, 1;
	shr.u32 	%r188, %r187, 1;
	add.s32 	%r189, %r188, %r184;
	or.b32  	%r190, %r189, %r235;
	mov.b32 	 %f127, %r190;

BB0_43:
	mul.rn.f32 	%f30, %f127, %f127;
	add.s32 	%r70, %r239, 1;
	and.b32  	%r71, %r70, 1;
	setp.eq.s32	%p31, %r71, 0;
	@%p31 bra 	BB0_45;

	mov.f32 	%f95, 0fBAB6061A;
	mov.f32 	%f96, 0f37CCF5CE;
	fma.rn.f32 	%f128, %f96, %f30, %f95;
	bra.uni 	BB0_46;

BB0_45:
	mov.f32 	%f97, 0f3C08839E;
	mov.f32 	%f98, 0fB94CA1F9;
	fma.rn.f32 	%f128, %f98, %f30, %f97;

BB0_46:
	@%p31 bra 	BB0_48;

	mov.f32 	%f99, 0f3D2AAAA5;
	fma.rn.f32 	%f100, %f128, %f30, %f99;
	mov.f32 	%f101, 0fBF000000;
	fma.rn.f32 	%f129, %f100, %f30, %f101;
	bra.uni 	BB0_49;

BB0_48:
	mov.f32 	%f102, 0fBE2AAAA3;
	fma.rn.f32 	%f103, %f128, %f30, %f102;
	mov.f32 	%f104, 0f00000000;
	fma.rn.f32 	%f129, %f103, %f30, %f104;

BB0_49:
	fma.rn.f32 	%f131, %f129, %f127, %f127;
	@%p31 bra 	BB0_51;

	mov.f32 	%f105, 0f3F800000;
	fma.rn.f32 	%f131, %f129, %f30, %f105;

BB0_51:
	and.b32  	%r191, %r70, 2;
	setp.eq.s32	%p34, %r191, 0;
	@%p34 bra 	BB0_53;

	mov.f32 	%f106, 0f00000000;
	mov.f32 	%f107, 0fBF800000;
	fma.rn.f32 	%f131, %f131, %f107, %f106;

BB0_53:
	mov.f32 	%f132, %f131;
	@%p19 bra 	BB0_55;

	ld.global.f32 	%f108, [%rd7];
	mul.f32 	%f132, %f131, %f108;

BB0_55:
	cvta.to.global.u64 	%rd54, %rd19;
	add.s64 	%rd56, %rd54, %rd35;
	ld.global.f32 	%f109, [%rd56];
	add.f32 	%f110, %f132, %f109;
	st.global.f32 	[%rd56], %f110;
	mov.f32 	%f133, %f131;
	@%p20 bra 	BB0_57;

	add.s64 	%rd59, %rd8, %rd35;
	ld.global.f32 	%f111, [%rd59];
	mul.f32 	%f133, %f131, %f111;

BB0_57:
	cvta.to.global.u64 	%rd60, %rd20;
	add.s64 	%rd62, %rd60, %rd35;
	ld.global.f32 	%f112, [%rd62];
	add.f32 	%f113, %f133, %f112;
	st.global.f32 	[%rd62], %f113;
	@%p21 bra 	BB0_59;

	add.s64 	%rd65, %rd9, %rd35;
	ld.global.f32 	%f114, [%rd65];
	mul.f32 	%f131, %f131, %f114;

BB0_59:
	cvta.to.global.u64 	%rd66, %rd21;
	add.s64 	%rd68, %rd66, %rd35;
	ld.global.f32 	%f115, [%rd68];
	add.f32 	%f116, %f131, %f115;
	st.global.f32 	[%rd68], %f116;
	cvta.to.global.u64 	%rd69, %rd22;
	add.s64 	%rd70, %rd69, %rd35;
	st.global.f32 	[%rd70], %f49;
	cvta.to.global.u64 	%rd71, %rd23;
	add.s64 	%rd72, %rd71, %rd35;
	st.global.f32 	[%rd72], %f50;
	cvta.to.global.u64 	%rd73, %rd24;
	add.s64 	%rd74, %rd73, %rd35;
	st.global.f32 	[%rd74], %f51;
	cvta.to.global.u64 	%rd75, %rd25;
	add.s64 	%rd76, %rd75, %rd35;
	st.global.f32 	[%rd76], %f52;

BB0_60:
	ret;
}


`
   mdatatemp_ptx_35 = `
.version 6.4
.target sm_35
.address_size 64

	// .globl	mdatatemp
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry mdatatemp(
	.param .u64 mdatatemp_param_0,
	.param .u64 mdatatemp_param_1,
	.param .u64 mdatatemp_param_2,
	.param .u64 mdatatemp_param_3,
	.param .u64 mdatatemp_param_4,
	.param .u64 mdatatemp_param_5,
	.param .u64 mdatatemp_param_6,
	.param .u64 mdatatemp_param_7,
	.param .u64 mdatatemp_param_8,
	.param .u64 mdatatemp_param_9,
	.param .u64 mdatatemp_param_10,
	.param .u64 mdatatemp_param_11,
	.param .u64 mdatatemp_param_12,
	.param .f32 mdatatemp_param_13,
	.param .f32 mdatatemp_param_14,
	.param .f32 mdatatemp_param_15,
	.param .f32 mdatatemp_param_16,
	.param .f32 mdatatemp_param_17,
	.param .u32 mdatatemp_param_18,
	.param .u32 mdatatemp_param_19,
	.param .u32 mdatatemp_param_20,
	.param .u32 mdatatemp_param_21
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<38>;
	.reg .f32 	%f<135>;
	.reg .b32 	%r<201>;
	.reg .b64 	%rd<68>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd16, [mdatatemp_param_0];
	ld.param.u64 	%rd17, [mdatatemp_param_1];
	ld.param.u64 	%rd18, [mdatatemp_param_2];
	ld.param.u64 	%rd19, [mdatatemp_param_3];
	ld.param.u64 	%rd20, [mdatatemp_param_4];
	ld.param.u64 	%rd21, [mdatatemp_param_5];
	ld.param.u64 	%rd22, [mdatatemp_param_6];
	ld.param.u64 	%rd23, [mdatatemp_param_7];
	ld.param.u64 	%rd24, [mdatatemp_param_8];
	ld.param.u64 	%rd25, [mdatatemp_param_9];
	ld.param.u64 	%rd26, [mdatatemp_param_10];
	ld.param.u64 	%rd27, [mdatatemp_param_11];
	ld.param.u64 	%rd28, [mdatatemp_param_12];
	ld.param.f32 	%f126, [mdatatemp_param_13];
	ld.param.f32 	%f49, [mdatatemp_param_14];
	ld.param.f32 	%f50, [mdatatemp_param_15];
	ld.param.f32 	%f51, [mdatatemp_param_16];
	ld.param.f32 	%f52, [mdatatemp_param_17];
	ld.param.u32 	%r76, [mdatatemp_param_18];
	ld.param.u32 	%r77, [mdatatemp_param_19];
	ld.param.u32 	%r78, [mdatatemp_param_20];
	mov.u32 	%r79, %ntid.x;
	mov.u32 	%r80, %ctaid.x;
	mov.u32 	%r81, %tid.x;
	mad.lo.s32 	%r1, %r79, %r80, %r81;
	mov.u32 	%r82, %ntid.y;
	mov.u32 	%r83, %ctaid.y;
	mov.u32 	%r84, %tid.y;
	mad.lo.s32 	%r2, %r82, %r83, %r84;
	mov.u32 	%r85, %ntid.z;
	mov.u32 	%r86, %ctaid.z;
	mov.u32 	%r87, %tid.z;
	mad.lo.s32 	%r3, %r85, %r86, %r87;
	setp.ge.s32	%p1, %r2, %r77;
	setp.ge.s32	%p2, %r1, %r76;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r78;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_60;

	mad.lo.s32 	%r88, %r3, %r77, %r2;
	mad.lo.s32 	%r4, %r88, %r76, %r1;
	add.u64 	%rd1, %SPL, 0;
	abs.f32 	%f1, %f126;
	setp.neu.f32	%p6, %f1, 0f7F800000;
	mov.f32 	%f117, %f126;
	@%p6 bra 	BB0_3;

	mov.f32 	%f53, 0f00000000;
	mul.rn.f32 	%f117, %f126, %f53;

BB0_3:
	mul.f32 	%f54, %f117, 0f3F22F983;
	cvt.rni.s32.f32	%r190, %f54;
	cvt.rn.f32.s32	%f55, %r190;
	neg.f32 	%f56, %f55;
	mov.f32 	%f57, 0f3FC90FDA;
	fma.rn.f32 	%f58, %f56, %f57, %f117;
	mov.f32 	%f59, 0f33A22168;
	fma.rn.f32 	%f60, %f56, %f59, %f58;
	mov.f32 	%f61, 0f27C234C5;
	fma.rn.f32 	%f118, %f56, %f61, %f60;
	abs.f32 	%f62, %f117;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p7, %f62, 0f47CE4780;
	@%p7 bra 	BB0_14;

	mov.b32 	 %r6, %f117;
	shr.u32 	%r7, %r6, 23;
	shl.b32 	%r91, %r6, 8;
	or.b32  	%r8, %r91, -2147483648;
	mov.u32 	%r182, 0;
	mov.u64 	%rd64, __cudart_i2opi_f;
	mov.u32 	%r181, -6;
	mov.u64 	%rd65, %rd1;

BB0_5:
	.pragma "nounroll";
	ld.const.u32 	%r94, [%rd64];
	// inline asm
	{
	mad.lo.cc.u32   %r92, %r94, %r8, %r182;
	madc.hi.u32     %r182, %r94, %r8,  0;
	}
	// inline asm
	st.local.u32 	[%rd65], %r92;
	add.s64 	%rd65, %rd65, 4;
	add.s64 	%rd64, %rd64, 4;
	add.s32 	%r181, %r181, 1;
	setp.ne.s32	%p8, %r181, 0;
	@%p8 bra 	BB0_5;

	and.b32  	%r97, %r7, 255;
	add.s32 	%r98, %r97, -128;
	shr.u32 	%r99, %r98, 5;
	and.b32  	%r13, %r6, -2147483648;
	st.local.u32 	[%rd2], %r182;
	mov.u32 	%r100, 6;
	sub.s32 	%r101, %r100, %r99;
	mul.wide.s32 	%rd31, %r101, 4;
	add.s64 	%rd7, %rd1, %rd31;
	ld.local.u32 	%r183, [%rd7];
	ld.local.u32 	%r184, [%rd7+-4];
	and.b32  	%r16, %r7, 31;
	setp.eq.s32	%p9, %r16, 0;
	@%p9 bra 	BB0_8;

	mov.u32 	%r102, 32;
	sub.s32 	%r103, %r102, %r16;
	shr.u32 	%r104, %r184, %r103;
	shl.b32 	%r105, %r183, %r16;
	add.s32 	%r183, %r104, %r105;
	ld.local.u32 	%r106, [%rd7+-8];
	shr.u32 	%r107, %r106, %r103;
	shl.b32 	%r108, %r184, %r16;
	add.s32 	%r184, %r107, %r108;

BB0_8:
	shr.u32 	%r109, %r184, 30;
	shl.b32 	%r110, %r183, 2;
	add.s32 	%r185, %r109, %r110;
	shl.b32 	%r22, %r184, 2;
	shr.u32 	%r111, %r185, 31;
	shr.u32 	%r112, %r183, 30;
	add.s32 	%r23, %r111, %r112;
	setp.eq.s32	%p10, %r111, 0;
	@%p10 bra 	BB0_9;

	not.b32 	%r113, %r185;
	neg.s32 	%r187, %r22;
	setp.eq.s32	%p11, %r22, 0;
	selp.u32	%r114, 1, 0, %p11;
	add.s32 	%r185, %r114, %r113;
	xor.b32  	%r186, %r13, -2147483648;
	bra.uni 	BB0_11;

BB0_9:
	mov.u32 	%r186, %r13;
	mov.u32 	%r187, %r22;

BB0_11:
	clz.b32 	%r189, %r185;
	setp.eq.s32	%p12, %r189, 0;
	shl.b32 	%r115, %r185, %r189;
	mov.u32 	%r116, 32;
	sub.s32 	%r117, %r116, %r189;
	shr.u32 	%r118, %r187, %r117;
	add.s32 	%r119, %r118, %r115;
	selp.b32	%r31, %r185, %r119, %p12;
	mov.u32 	%r120, -921707870;
	mul.hi.u32 	%r188, %r31, %r120;
	setp.eq.s32	%p13, %r13, 0;
	neg.s32 	%r121, %r23;
	selp.b32	%r190, %r23, %r121, %p13;
	setp.lt.s32	%p14, %r188, 1;
	@%p14 bra 	BB0_13;

	mul.lo.s32 	%r122, %r31, -921707870;
	shr.u32 	%r123, %r122, 31;
	shl.b32 	%r124, %r188, 1;
	add.s32 	%r188, %r123, %r124;
	add.s32 	%r189, %r189, 1;

BB0_13:
	mov.u32 	%r125, 126;
	sub.s32 	%r126, %r125, %r189;
	shl.b32 	%r127, %r126, 23;
	add.s32 	%r128, %r188, 1;
	shr.u32 	%r129, %r128, 7;
	add.s32 	%r130, %r129, 1;
	shr.u32 	%r131, %r130, 1;
	add.s32 	%r132, %r131, %r127;
	or.b32  	%r133, %r132, %r186;
	mov.b32 	 %f118, %r133;

BB0_14:
	mul.rn.f32 	%f7, %f118, %f118;
	and.b32  	%r39, %r190, 1;
	setp.eq.s32	%p15, %r39, 0;
	@%p15 bra 	BB0_16;

	mov.f32 	%f63, 0fBAB6061A;
	mov.f32 	%f64, 0f37CCF5CE;
	fma.rn.f32 	%f119, %f64, %f7, %f63;
	bra.uni 	BB0_17;

BB0_16:
	mov.f32 	%f65, 0f3C08839E;
	mov.f32 	%f66, 0fB94CA1F9;
	fma.rn.f32 	%f119, %f66, %f7, %f65;

BB0_17:
	@%p15 bra 	BB0_19;

	mov.f32 	%f67, 0f3D2AAAA5;
	fma.rn.f32 	%f68, %f119, %f7, %f67;
	mov.f32 	%f69, 0fBF000000;
	fma.rn.f32 	%f120, %f68, %f7, %f69;
	bra.uni 	BB0_20;

BB0_19:
	mov.f32 	%f70, 0fBE2AAAA3;
	fma.rn.f32 	%f71, %f119, %f7, %f70;
	mov.f32 	%f72, 0f00000000;
	fma.rn.f32 	%f120, %f71, %f7, %f72;

BB0_20:
	fma.rn.f32 	%f122, %f120, %f118, %f118;
	@%p15 bra 	BB0_22;

	mov.f32 	%f73, 0f3F800000;
	fma.rn.f32 	%f122, %f120, %f7, %f73;

BB0_22:
	and.b32  	%r134, %r190, 2;
	setp.eq.s32	%p18, %r134, 0;
	@%p18 bra 	BB0_24;

	mov.f32 	%f74, 0f00000000;
	mov.f32 	%f75, 0fBF800000;
	fma.rn.f32 	%f122, %f122, %f75, %f74;

BB0_24:
	cvta.to.global.u64 	%rd32, %rd26;
	mul.wide.s32 	%rd33, %r4, 4;
	add.s64 	%rd8, %rd32, %rd33;
	setp.eq.s64	%p19, %rd26, 0;
	mov.f32 	%f123, %f122;
	@%p19 bra 	BB0_26;

	ld.global.nc.f32 	%f76, [%rd8];
	mul.f32 	%f123, %f122, %f76;

BB0_26:
	cvta.to.global.u64 	%rd34, %rd27;
	cvta.to.global.u64 	%rd35, %rd16;
	add.s64 	%rd37, %rd35, %rd33;
	ld.global.f32 	%f77, [%rd37];
	add.f32 	%f78, %f123, %f77;
	st.global.f32 	[%rd37], %f78;
	add.s64 	%rd9, %rd34, %rd33;
	setp.eq.s64	%p20, %rd27, 0;
	mov.f32 	%f124, %f122;
	@%p20 bra 	BB0_28;

	ld.global.nc.f32 	%f79, [%rd9];
	mul.f32 	%f124, %f122, %f79;

BB0_28:
	cvta.to.global.u64 	%rd38, %rd28;
	cvta.to.global.u64 	%rd39, %rd17;
	add.s64 	%rd41, %rd39, %rd33;
	ld.global.f32 	%f80, [%rd41];
	add.f32 	%f81, %f124, %f80;
	st.global.f32 	[%rd41], %f81;
	add.s64 	%rd10, %rd38, %rd33;
	setp.eq.s64	%p21, %rd28, 0;
	@%p21 bra 	BB0_30;

	ld.global.nc.f32 	%f82, [%rd10];
	mul.f32 	%f122, %f122, %f82;

BB0_30:
	cvta.to.global.u64 	%rd42, %rd18;
	add.s64 	%rd44, %rd42, %rd33;
	ld.global.f32 	%f83, [%rd44];
	add.f32 	%f84, %f122, %f83;
	st.global.f32 	[%rd44], %f84;
	@%p6 bra 	BB0_32;

	mov.f32 	%f85, 0f00000000;
	mul.rn.f32 	%f126, %f126, %f85;

BB0_32:
	mul.f32 	%f86, %f126, 0f3F22F983;
	cvt.rni.s32.f32	%r200, %f86;
	cvt.rn.f32.s32	%f87, %r200;
	neg.f32 	%f88, %f87;
	fma.rn.f32 	%f90, %f88, %f57, %f126;
	fma.rn.f32 	%f92, %f88, %f59, %f90;
	fma.rn.f32 	%f127, %f88, %f61, %f92;
	abs.f32 	%f94, %f126;
	setp.leu.f32	%p23, %f94, 0f47CE4780;
	@%p23 bra 	BB0_43;

	mov.b32 	 %r41, %f126;
	shr.u32 	%r42, %r41, 23;
	shl.b32 	%r137, %r41, 8;
	or.b32  	%r43, %r137, -2147483648;
	mov.u32 	%r192, 0;
	mov.u64 	%rd66, __cudart_i2opi_f;
	mov.u32 	%r191, -6;
	mov.u64 	%rd67, %rd1;

BB0_34:
	.pragma "nounroll";
	ld.const.u32 	%r140, [%rd66];
	// inline asm
	{
	mad.lo.cc.u32   %r138, %r140, %r43, %r192;
	madc.hi.u32     %r192, %r140, %r43,  0;
	}
	// inline asm
	st.local.u32 	[%rd67], %r138;
	add.s64 	%rd67, %rd67, 4;
	add.s64 	%rd66, %rd66, 4;
	add.s32 	%r191, %r191, 1;
	setp.ne.s32	%p24, %r191, 0;
	@%p24 bra 	BB0_34;

	and.b32  	%r143, %r42, 255;
	add.s32 	%r144, %r143, -128;
	shr.u32 	%r145, %r144, 5;
	and.b32  	%r48, %r41, -2147483648;
	st.local.u32 	[%rd2], %r192;
	mov.u32 	%r146, 6;
	sub.s32 	%r147, %r146, %r145;
	mul.wide.s32 	%rd46, %r147, 4;
	add.s64 	%rd15, %rd1, %rd46;
	ld.local.u32 	%r193, [%rd15];
	ld.local.u32 	%r194, [%rd15+-4];
	and.b32  	%r51, %r42, 31;
	setp.eq.s32	%p25, %r51, 0;
	@%p25 bra 	BB0_37;

	mov.u32 	%r148, 32;
	sub.s32 	%r149, %r148, %r51;
	shr.u32 	%r150, %r194, %r149;
	shl.b32 	%r151, %r193, %r51;
	add.s32 	%r193, %r150, %r151;
	ld.local.u32 	%r152, [%rd15+-8];
	shr.u32 	%r153, %r152, %r149;
	shl.b32 	%r154, %r194, %r51;
	add.s32 	%r194, %r153, %r154;

BB0_37:
	shr.u32 	%r155, %r194, 30;
	shl.b32 	%r156, %r193, 2;
	add.s32 	%r195, %r155, %r156;
	shl.b32 	%r57, %r194, 2;
	shr.u32 	%r157, %r195, 31;
	shr.u32 	%r158, %r193, 30;
	add.s32 	%r58, %r157, %r158;
	setp.eq.s32	%p26, %r157, 0;
	@%p26 bra 	BB0_38;

	not.b32 	%r159, %r195;
	neg.s32 	%r197, %r57;
	setp.eq.s32	%p27, %r57, 0;
	selp.u32	%r160, 1, 0, %p27;
	add.s32 	%r195, %r160, %r159;
	xor.b32  	%r196, %r48, -2147483648;
	bra.uni 	BB0_40;

BB0_38:
	mov.u32 	%r196, %r48;
	mov.u32 	%r197, %r57;

BB0_40:
	clz.b32 	%r199, %r195;
	setp.eq.s32	%p28, %r199, 0;
	shl.b32 	%r161, %r195, %r199;
	mov.u32 	%r162, 32;
	sub.s32 	%r163, %r162, %r199;
	shr.u32 	%r164, %r197, %r163;
	add.s32 	%r165, %r164, %r161;
	selp.b32	%r66, %r195, %r165, %p28;
	mov.u32 	%r166, -921707870;
	mul.hi.u32 	%r198, %r66, %r166;
	setp.eq.s32	%p29, %r48, 0;
	neg.s32 	%r167, %r58;
	selp.b32	%r200, %r58, %r167, %p29;
	setp.lt.s32	%p30, %r198, 1;
	@%p30 bra 	BB0_42;

	mul.lo.s32 	%r168, %r66, -921707870;
	shr.u32 	%r169, %r168, 31;
	shl.b32 	%r170, %r198, 1;
	add.s32 	%r198, %r169, %r170;
	add.s32 	%r199, %r199, 1;

BB0_42:
	mov.u32 	%r171, 126;
	sub.s32 	%r172, %r171, %r199;
	shl.b32 	%r173, %r172, 23;
	add.s32 	%r174, %r198, 1;
	shr.u32 	%r175, %r174, 7;
	add.s32 	%r176, %r175, 1;
	shr.u32 	%r177, %r176, 1;
	add.s32 	%r178, %r177, %r173;
	or.b32  	%r179, %r178, %r196;
	mov.b32 	 %f127, %r179;

BB0_43:
	mul.rn.f32 	%f30, %f127, %f127;
	add.s32 	%r74, %r200, 1;
	and.b32  	%r75, %r74, 1;
	setp.eq.s32	%p31, %r75, 0;
	@%p31 bra 	BB0_45;

	mov.f32 	%f95, 0fBAB6061A;
	mov.f32 	%f96, 0f37CCF5CE;
	fma.rn.f32 	%f128, %f96, %f30, %f95;
	bra.uni 	BB0_46;

BB0_45:
	mov.f32 	%f97, 0f3C08839E;
	mov.f32 	%f98, 0fB94CA1F9;
	fma.rn.f32 	%f128, %f98, %f30, %f97;

BB0_46:
	@%p31 bra 	BB0_48;

	mov.f32 	%f99, 0f3D2AAAA5;
	fma.rn.f32 	%f100, %f128, %f30, %f99;
	mov.f32 	%f101, 0fBF000000;
	fma.rn.f32 	%f129, %f100, %f30, %f101;
	bra.uni 	BB0_49;

BB0_48:
	mov.f32 	%f102, 0fBE2AAAA3;
	fma.rn.f32 	%f103, %f128, %f30, %f102;
	mov.f32 	%f104, 0f00000000;
	fma.rn.f32 	%f129, %f103, %f30, %f104;

BB0_49:
	fma.rn.f32 	%f131, %f129, %f127, %f127;
	@%p31 bra 	BB0_51;

	mov.f32 	%f105, 0f3F800000;
	fma.rn.f32 	%f131, %f129, %f30, %f105;

BB0_51:
	and.b32  	%r180, %r74, 2;
	setp.eq.s32	%p34, %r180, 0;
	@%p34 bra 	BB0_53;

	mov.f32 	%f106, 0f00000000;
	mov.f32 	%f107, 0fBF800000;
	fma.rn.f32 	%f131, %f131, %f107, %f106;

BB0_53:
	mov.f32 	%f132, %f131;
	@%p19 bra 	BB0_55;

	ld.global.nc.f32 	%f108, [%rd8];
	mul.f32 	%f132, %f131, %f108;

BB0_55:
	cvta.to.global.u64 	%rd47, %rd19;
	add.s64 	%rd49, %rd47, %rd33;
	ld.global.f32 	%f109, [%rd49];
	add.f32 	%f110, %f132, %f109;
	st.global.f32 	[%rd49], %f110;
	mov.f32 	%f133, %f131;
	@%p20 bra 	BB0_57;

	ld.global.nc.f32 	%f111, [%rd9];
	mul.f32 	%f133, %f131, %f111;

BB0_57:
	cvta.to.global.u64 	%rd50, %rd20;
	add.s64 	%rd52, %rd50, %rd33;
	ld.global.f32 	%f112, [%rd52];
	add.f32 	%f113, %f133, %f112;
	st.global.f32 	[%rd52], %f113;
	@%p21 bra 	BB0_59;

	ld.global.nc.f32 	%f114, [%rd10];
	mul.f32 	%f131, %f131, %f114;

BB0_59:
	cvta.to.global.u64 	%rd53, %rd25;
	cvta.to.global.u64 	%rd54, %rd24;
	cvta.to.global.u64 	%rd55, %rd23;
	cvta.to.global.u64 	%rd56, %rd22;
	cvta.to.global.u64 	%rd57, %rd21;
	add.s64 	%rd59, %rd57, %rd33;
	ld.global.f32 	%f115, [%rd59];
	add.f32 	%f116, %f131, %f115;
	st.global.f32 	[%rd59], %f116;
	add.s64 	%rd60, %rd56, %rd33;
	st.global.f32 	[%rd60], %f49;
	add.s64 	%rd61, %rd55, %rd33;
	st.global.f32 	[%rd61], %f50;
	add.s64 	%rd62, %rd54, %rd33;
	st.global.f32 	[%rd62], %f51;
	add.s64 	%rd63, %rd53, %rd33;
	st.global.f32 	[%rd63], %f52;

BB0_60:
	ret;
}


`
   mdatatemp_ptx_37 = `
.version 6.4
.target sm_37
.address_size 64

	// .globl	mdatatemp
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry mdatatemp(
	.param .u64 mdatatemp_param_0,
	.param .u64 mdatatemp_param_1,
	.param .u64 mdatatemp_param_2,
	.param .u64 mdatatemp_param_3,
	.param .u64 mdatatemp_param_4,
	.param .u64 mdatatemp_param_5,
	.param .u64 mdatatemp_param_6,
	.param .u64 mdatatemp_param_7,
	.param .u64 mdatatemp_param_8,
	.param .u64 mdatatemp_param_9,
	.param .u64 mdatatemp_param_10,
	.param .u64 mdatatemp_param_11,
	.param .u64 mdatatemp_param_12,
	.param .f32 mdatatemp_param_13,
	.param .f32 mdatatemp_param_14,
	.param .f32 mdatatemp_param_15,
	.param .f32 mdatatemp_param_16,
	.param .f32 mdatatemp_param_17,
	.param .u32 mdatatemp_param_18,
	.param .u32 mdatatemp_param_19,
	.param .u32 mdatatemp_param_20,
	.param .u32 mdatatemp_param_21
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<38>;
	.reg .f32 	%f<135>;
	.reg .b32 	%r<201>;
	.reg .b64 	%rd<68>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd16, [mdatatemp_param_0];
	ld.param.u64 	%rd17, [mdatatemp_param_1];
	ld.param.u64 	%rd18, [mdatatemp_param_2];
	ld.param.u64 	%rd19, [mdatatemp_param_3];
	ld.param.u64 	%rd20, [mdatatemp_param_4];
	ld.param.u64 	%rd21, [mdatatemp_param_5];
	ld.param.u64 	%rd22, [mdatatemp_param_6];
	ld.param.u64 	%rd23, [mdatatemp_param_7];
	ld.param.u64 	%rd24, [mdatatemp_param_8];
	ld.param.u64 	%rd25, [mdatatemp_param_9];
	ld.param.u64 	%rd26, [mdatatemp_param_10];
	ld.param.u64 	%rd27, [mdatatemp_param_11];
	ld.param.u64 	%rd28, [mdatatemp_param_12];
	ld.param.f32 	%f126, [mdatatemp_param_13];
	ld.param.f32 	%f49, [mdatatemp_param_14];
	ld.param.f32 	%f50, [mdatatemp_param_15];
	ld.param.f32 	%f51, [mdatatemp_param_16];
	ld.param.f32 	%f52, [mdatatemp_param_17];
	ld.param.u32 	%r76, [mdatatemp_param_18];
	ld.param.u32 	%r77, [mdatatemp_param_19];
	ld.param.u32 	%r78, [mdatatemp_param_20];
	mov.u32 	%r79, %ntid.x;
	mov.u32 	%r80, %ctaid.x;
	mov.u32 	%r81, %tid.x;
	mad.lo.s32 	%r1, %r79, %r80, %r81;
	mov.u32 	%r82, %ntid.y;
	mov.u32 	%r83, %ctaid.y;
	mov.u32 	%r84, %tid.y;
	mad.lo.s32 	%r2, %r82, %r83, %r84;
	mov.u32 	%r85, %ntid.z;
	mov.u32 	%r86, %ctaid.z;
	mov.u32 	%r87, %tid.z;
	mad.lo.s32 	%r3, %r85, %r86, %r87;
	setp.ge.s32	%p1, %r2, %r77;
	setp.ge.s32	%p2, %r1, %r76;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r78;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_60;

	mad.lo.s32 	%r88, %r3, %r77, %r2;
	mad.lo.s32 	%r4, %r88, %r76, %r1;
	add.u64 	%rd1, %SPL, 0;
	abs.f32 	%f1, %f126;
	setp.neu.f32	%p6, %f1, 0f7F800000;
	mov.f32 	%f117, %f126;
	@%p6 bra 	BB0_3;

	mov.f32 	%f53, 0f00000000;
	mul.rn.f32 	%f117, %f126, %f53;

BB0_3:
	mul.f32 	%f54, %f117, 0f3F22F983;
	cvt.rni.s32.f32	%r190, %f54;
	cvt.rn.f32.s32	%f55, %r190;
	neg.f32 	%f56, %f55;
	mov.f32 	%f57, 0f3FC90FDA;
	fma.rn.f32 	%f58, %f56, %f57, %f117;
	mov.f32 	%f59, 0f33A22168;
	fma.rn.f32 	%f60, %f56, %f59, %f58;
	mov.f32 	%f61, 0f27C234C5;
	fma.rn.f32 	%f118, %f56, %f61, %f60;
	abs.f32 	%f62, %f117;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p7, %f62, 0f47CE4780;
	@%p7 bra 	BB0_14;

	mov.b32 	 %r6, %f117;
	shr.u32 	%r7, %r6, 23;
	shl.b32 	%r91, %r6, 8;
	or.b32  	%r8, %r91, -2147483648;
	mov.u32 	%r182, 0;
	mov.u64 	%rd64, __cudart_i2opi_f;
	mov.u32 	%r181, -6;
	mov.u64 	%rd65, %rd1;

BB0_5:
	.pragma "nounroll";
	ld.const.u32 	%r94, [%rd64];
	// inline asm
	{
	mad.lo.cc.u32   %r92, %r94, %r8, %r182;
	madc.hi.u32     %r182, %r94, %r8,  0;
	}
	// inline asm
	st.local.u32 	[%rd65], %r92;
	add.s64 	%rd65, %rd65, 4;
	add.s64 	%rd64, %rd64, 4;
	add.s32 	%r181, %r181, 1;
	setp.ne.s32	%p8, %r181, 0;
	@%p8 bra 	BB0_5;

	and.b32  	%r97, %r7, 255;
	add.s32 	%r98, %r97, -128;
	shr.u32 	%r99, %r98, 5;
	and.b32  	%r13, %r6, -2147483648;
	st.local.u32 	[%rd2], %r182;
	mov.u32 	%r100, 6;
	sub.s32 	%r101, %r100, %r99;
	mul.wide.s32 	%rd31, %r101, 4;
	add.s64 	%rd7, %rd1, %rd31;
	ld.local.u32 	%r183, [%rd7];
	ld.local.u32 	%r184, [%rd7+-4];
	and.b32  	%r16, %r7, 31;
	setp.eq.s32	%p9, %r16, 0;
	@%p9 bra 	BB0_8;

	mov.u32 	%r102, 32;
	sub.s32 	%r103, %r102, %r16;
	shr.u32 	%r104, %r184, %r103;
	shl.b32 	%r105, %r183, %r16;
	add.s32 	%r183, %r104, %r105;
	ld.local.u32 	%r106, [%rd7+-8];
	shr.u32 	%r107, %r106, %r103;
	shl.b32 	%r108, %r184, %r16;
	add.s32 	%r184, %r107, %r108;

BB0_8:
	shr.u32 	%r109, %r184, 30;
	shl.b32 	%r110, %r183, 2;
	add.s32 	%r185, %r109, %r110;
	shl.b32 	%r22, %r184, 2;
	shr.u32 	%r111, %r185, 31;
	shr.u32 	%r112, %r183, 30;
	add.s32 	%r23, %r111, %r112;
	setp.eq.s32	%p10, %r111, 0;
	@%p10 bra 	BB0_9;

	not.b32 	%r113, %r185;
	neg.s32 	%r187, %r22;
	setp.eq.s32	%p11, %r22, 0;
	selp.u32	%r114, 1, 0, %p11;
	add.s32 	%r185, %r114, %r113;
	xor.b32  	%r186, %r13, -2147483648;
	bra.uni 	BB0_11;

BB0_9:
	mov.u32 	%r186, %r13;
	mov.u32 	%r187, %r22;

BB0_11:
	clz.b32 	%r189, %r185;
	setp.eq.s32	%p12, %r189, 0;
	shl.b32 	%r115, %r185, %r189;
	mov.u32 	%r116, 32;
	sub.s32 	%r117, %r116, %r189;
	shr.u32 	%r118, %r187, %r117;
	add.s32 	%r119, %r118, %r115;
	selp.b32	%r31, %r185, %r119, %p12;
	mov.u32 	%r120, -921707870;
	mul.hi.u32 	%r188, %r31, %r120;
	setp.eq.s32	%p13, %r13, 0;
	neg.s32 	%r121, %r23;
	selp.b32	%r190, %r23, %r121, %p13;
	setp.lt.s32	%p14, %r188, 1;
	@%p14 bra 	BB0_13;

	mul.lo.s32 	%r122, %r31, -921707870;
	shr.u32 	%r123, %r122, 31;
	shl.b32 	%r124, %r188, 1;
	add.s32 	%r188, %r123, %r124;
	add.s32 	%r189, %r189, 1;

BB0_13:
	mov.u32 	%r125, 126;
	sub.s32 	%r126, %r125, %r189;
	shl.b32 	%r127, %r126, 23;
	add.s32 	%r128, %r188, 1;
	shr.u32 	%r129, %r128, 7;
	add.s32 	%r130, %r129, 1;
	shr.u32 	%r131, %r130, 1;
	add.s32 	%r132, %r131, %r127;
	or.b32  	%r133, %r132, %r186;
	mov.b32 	 %f118, %r133;

BB0_14:
	mul.rn.f32 	%f7, %f118, %f118;
	and.b32  	%r39, %r190, 1;
	setp.eq.s32	%p15, %r39, 0;
	@%p15 bra 	BB0_16;

	mov.f32 	%f63, 0fBAB6061A;
	mov.f32 	%f64, 0f37CCF5CE;
	fma.rn.f32 	%f119, %f64, %f7, %f63;
	bra.uni 	BB0_17;

BB0_16:
	mov.f32 	%f65, 0f3C08839E;
	mov.f32 	%f66, 0fB94CA1F9;
	fma.rn.f32 	%f119, %f66, %f7, %f65;

BB0_17:
	@%p15 bra 	BB0_19;

	mov.f32 	%f67, 0f3D2AAAA5;
	fma.rn.f32 	%f68, %f119, %f7, %f67;
	mov.f32 	%f69, 0fBF000000;
	fma.rn.f32 	%f120, %f68, %f7, %f69;
	bra.uni 	BB0_20;

BB0_19:
	mov.f32 	%f70, 0fBE2AAAA3;
	fma.rn.f32 	%f71, %f119, %f7, %f70;
	mov.f32 	%f72, 0f00000000;
	fma.rn.f32 	%f120, %f71, %f7, %f72;

BB0_20:
	fma.rn.f32 	%f122, %f120, %f118, %f118;
	@%p15 bra 	BB0_22;

	mov.f32 	%f73, 0f3F800000;
	fma.rn.f32 	%f122, %f120, %f7, %f73;

BB0_22:
	and.b32  	%r134, %r190, 2;
	setp.eq.s32	%p18, %r134, 0;
	@%p18 bra 	BB0_24;

	mov.f32 	%f74, 0f00000000;
	mov.f32 	%f75, 0fBF800000;
	fma.rn.f32 	%f122, %f122, %f75, %f74;

BB0_24:
	cvta.to.global.u64 	%rd32, %rd26;
	mul.wide.s32 	%rd33, %r4, 4;
	add.s64 	%rd8, %rd32, %rd33;
	setp.eq.s64	%p19, %rd26, 0;
	mov.f32 	%f123, %f122;
	@%p19 bra 	BB0_26;

	ld.global.nc.f32 	%f76, [%rd8];
	mul.f32 	%f123, %f122, %f76;

BB0_26:
	cvta.to.global.u64 	%rd34, %rd27;
	cvta.to.global.u64 	%rd35, %rd16;
	add.s64 	%rd37, %rd35, %rd33;
	ld.global.f32 	%f77, [%rd37];
	add.f32 	%f78, %f123, %f77;
	st.global.f32 	[%rd37], %f78;
	add.s64 	%rd9, %rd34, %rd33;
	setp.eq.s64	%p20, %rd27, 0;
	mov.f32 	%f124, %f122;
	@%p20 bra 	BB0_28;

	ld.global.nc.f32 	%f79, [%rd9];
	mul.f32 	%f124, %f122, %f79;

BB0_28:
	cvta.to.global.u64 	%rd38, %rd28;
	cvta.to.global.u64 	%rd39, %rd17;
	add.s64 	%rd41, %rd39, %rd33;
	ld.global.f32 	%f80, [%rd41];
	add.f32 	%f81, %f124, %f80;
	st.global.f32 	[%rd41], %f81;
	add.s64 	%rd10, %rd38, %rd33;
	setp.eq.s64	%p21, %rd28, 0;
	@%p21 bra 	BB0_30;

	ld.global.nc.f32 	%f82, [%rd10];
	mul.f32 	%f122, %f122, %f82;

BB0_30:
	cvta.to.global.u64 	%rd42, %rd18;
	add.s64 	%rd44, %rd42, %rd33;
	ld.global.f32 	%f83, [%rd44];
	add.f32 	%f84, %f122, %f83;
	st.global.f32 	[%rd44], %f84;
	@%p6 bra 	BB0_32;

	mov.f32 	%f85, 0f00000000;
	mul.rn.f32 	%f126, %f126, %f85;

BB0_32:
	mul.f32 	%f86, %f126, 0f3F22F983;
	cvt.rni.s32.f32	%r200, %f86;
	cvt.rn.f32.s32	%f87, %r200;
	neg.f32 	%f88, %f87;
	fma.rn.f32 	%f90, %f88, %f57, %f126;
	fma.rn.f32 	%f92, %f88, %f59, %f90;
	fma.rn.f32 	%f127, %f88, %f61, %f92;
	abs.f32 	%f94, %f126;
	setp.leu.f32	%p23, %f94, 0f47CE4780;
	@%p23 bra 	BB0_43;

	mov.b32 	 %r41, %f126;
	shr.u32 	%r42, %r41, 23;
	shl.b32 	%r137, %r41, 8;
	or.b32  	%r43, %r137, -2147483648;
	mov.u32 	%r192, 0;
	mov.u64 	%rd66, __cudart_i2opi_f;
	mov.u32 	%r191, -6;
	mov.u64 	%rd67, %rd1;

BB0_34:
	.pragma "nounroll";
	ld.const.u32 	%r140, [%rd66];
	// inline asm
	{
	mad.lo.cc.u32   %r138, %r140, %r43, %r192;
	madc.hi.u32     %r192, %r140, %r43,  0;
	}
	// inline asm
	st.local.u32 	[%rd67], %r138;
	add.s64 	%rd67, %rd67, 4;
	add.s64 	%rd66, %rd66, 4;
	add.s32 	%r191, %r191, 1;
	setp.ne.s32	%p24, %r191, 0;
	@%p24 bra 	BB0_34;

	and.b32  	%r143, %r42, 255;
	add.s32 	%r144, %r143, -128;
	shr.u32 	%r145, %r144, 5;
	and.b32  	%r48, %r41, -2147483648;
	st.local.u32 	[%rd2], %r192;
	mov.u32 	%r146, 6;
	sub.s32 	%r147, %r146, %r145;
	mul.wide.s32 	%rd46, %r147, 4;
	add.s64 	%rd15, %rd1, %rd46;
	ld.local.u32 	%r193, [%rd15];
	ld.local.u32 	%r194, [%rd15+-4];
	and.b32  	%r51, %r42, 31;
	setp.eq.s32	%p25, %r51, 0;
	@%p25 bra 	BB0_37;

	mov.u32 	%r148, 32;
	sub.s32 	%r149, %r148, %r51;
	shr.u32 	%r150, %r194, %r149;
	shl.b32 	%r151, %r193, %r51;
	add.s32 	%r193, %r150, %r151;
	ld.local.u32 	%r152, [%rd15+-8];
	shr.u32 	%r153, %r152, %r149;
	shl.b32 	%r154, %r194, %r51;
	add.s32 	%r194, %r153, %r154;

BB0_37:
	shr.u32 	%r155, %r194, 30;
	shl.b32 	%r156, %r193, 2;
	add.s32 	%r195, %r155, %r156;
	shl.b32 	%r57, %r194, 2;
	shr.u32 	%r157, %r195, 31;
	shr.u32 	%r158, %r193, 30;
	add.s32 	%r58, %r157, %r158;
	setp.eq.s32	%p26, %r157, 0;
	@%p26 bra 	BB0_38;

	not.b32 	%r159, %r195;
	neg.s32 	%r197, %r57;
	setp.eq.s32	%p27, %r57, 0;
	selp.u32	%r160, 1, 0, %p27;
	add.s32 	%r195, %r160, %r159;
	xor.b32  	%r196, %r48, -2147483648;
	bra.uni 	BB0_40;

BB0_38:
	mov.u32 	%r196, %r48;
	mov.u32 	%r197, %r57;

BB0_40:
	clz.b32 	%r199, %r195;
	setp.eq.s32	%p28, %r199, 0;
	shl.b32 	%r161, %r195, %r199;
	mov.u32 	%r162, 32;
	sub.s32 	%r163, %r162, %r199;
	shr.u32 	%r164, %r197, %r163;
	add.s32 	%r165, %r164, %r161;
	selp.b32	%r66, %r195, %r165, %p28;
	mov.u32 	%r166, -921707870;
	mul.hi.u32 	%r198, %r66, %r166;
	setp.eq.s32	%p29, %r48, 0;
	neg.s32 	%r167, %r58;
	selp.b32	%r200, %r58, %r167, %p29;
	setp.lt.s32	%p30, %r198, 1;
	@%p30 bra 	BB0_42;

	mul.lo.s32 	%r168, %r66, -921707870;
	shr.u32 	%r169, %r168, 31;
	shl.b32 	%r170, %r198, 1;
	add.s32 	%r198, %r169, %r170;
	add.s32 	%r199, %r199, 1;

BB0_42:
	mov.u32 	%r171, 126;
	sub.s32 	%r172, %r171, %r199;
	shl.b32 	%r173, %r172, 23;
	add.s32 	%r174, %r198, 1;
	shr.u32 	%r175, %r174, 7;
	add.s32 	%r176, %r175, 1;
	shr.u32 	%r177, %r176, 1;
	add.s32 	%r178, %r177, %r173;
	or.b32  	%r179, %r178, %r196;
	mov.b32 	 %f127, %r179;

BB0_43:
	mul.rn.f32 	%f30, %f127, %f127;
	add.s32 	%r74, %r200, 1;
	and.b32  	%r75, %r74, 1;
	setp.eq.s32	%p31, %r75, 0;
	@%p31 bra 	BB0_45;

	mov.f32 	%f95, 0fBAB6061A;
	mov.f32 	%f96, 0f37CCF5CE;
	fma.rn.f32 	%f128, %f96, %f30, %f95;
	bra.uni 	BB0_46;

BB0_45:
	mov.f32 	%f97, 0f3C08839E;
	mov.f32 	%f98, 0fB94CA1F9;
	fma.rn.f32 	%f128, %f98, %f30, %f97;

BB0_46:
	@%p31 bra 	BB0_48;

	mov.f32 	%f99, 0f3D2AAAA5;
	fma.rn.f32 	%f100, %f128, %f30, %f99;
	mov.f32 	%f101, 0fBF000000;
	fma.rn.f32 	%f129, %f100, %f30, %f101;
	bra.uni 	BB0_49;

BB0_48:
	mov.f32 	%f102, 0fBE2AAAA3;
	fma.rn.f32 	%f103, %f128, %f30, %f102;
	mov.f32 	%f104, 0f00000000;
	fma.rn.f32 	%f129, %f103, %f30, %f104;

BB0_49:
	fma.rn.f32 	%f131, %f129, %f127, %f127;
	@%p31 bra 	BB0_51;

	mov.f32 	%f105, 0f3F800000;
	fma.rn.f32 	%f131, %f129, %f30, %f105;

BB0_51:
	and.b32  	%r180, %r74, 2;
	setp.eq.s32	%p34, %r180, 0;
	@%p34 bra 	BB0_53;

	mov.f32 	%f106, 0f00000000;
	mov.f32 	%f107, 0fBF800000;
	fma.rn.f32 	%f131, %f131, %f107, %f106;

BB0_53:
	mov.f32 	%f132, %f131;
	@%p19 bra 	BB0_55;

	ld.global.nc.f32 	%f108, [%rd8];
	mul.f32 	%f132, %f131, %f108;

BB0_55:
	cvta.to.global.u64 	%rd47, %rd19;
	add.s64 	%rd49, %rd47, %rd33;
	ld.global.f32 	%f109, [%rd49];
	add.f32 	%f110, %f132, %f109;
	st.global.f32 	[%rd49], %f110;
	mov.f32 	%f133, %f131;
	@%p20 bra 	BB0_57;

	ld.global.nc.f32 	%f111, [%rd9];
	mul.f32 	%f133, %f131, %f111;

BB0_57:
	cvta.to.global.u64 	%rd50, %rd20;
	add.s64 	%rd52, %rd50, %rd33;
	ld.global.f32 	%f112, [%rd52];
	add.f32 	%f113, %f133, %f112;
	st.global.f32 	[%rd52], %f113;
	@%p21 bra 	BB0_59;

	ld.global.nc.f32 	%f114, [%rd10];
	mul.f32 	%f131, %f131, %f114;

BB0_59:
	cvta.to.global.u64 	%rd53, %rd25;
	cvta.to.global.u64 	%rd54, %rd24;
	cvta.to.global.u64 	%rd55, %rd23;
	cvta.to.global.u64 	%rd56, %rd22;
	cvta.to.global.u64 	%rd57, %rd21;
	add.s64 	%rd59, %rd57, %rd33;
	ld.global.f32 	%f115, [%rd59];
	add.f32 	%f116, %f131, %f115;
	st.global.f32 	[%rd59], %f116;
	add.s64 	%rd60, %rd56, %rd33;
	st.global.f32 	[%rd60], %f49;
	add.s64 	%rd61, %rd55, %rd33;
	st.global.f32 	[%rd61], %f50;
	add.s64 	%rd62, %rd54, %rd33;
	st.global.f32 	[%rd62], %f51;
	add.s64 	%rd63, %rd53, %rd33;
	st.global.f32 	[%rd63], %f52;

BB0_60:
	ret;
}


`
   mdatatemp_ptx_50 = `
.version 6.4
.target sm_50
.address_size 64

	// .globl	mdatatemp
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry mdatatemp(
	.param .u64 mdatatemp_param_0,
	.param .u64 mdatatemp_param_1,
	.param .u64 mdatatemp_param_2,
	.param .u64 mdatatemp_param_3,
	.param .u64 mdatatemp_param_4,
	.param .u64 mdatatemp_param_5,
	.param .u64 mdatatemp_param_6,
	.param .u64 mdatatemp_param_7,
	.param .u64 mdatatemp_param_8,
	.param .u64 mdatatemp_param_9,
	.param .u64 mdatatemp_param_10,
	.param .u64 mdatatemp_param_11,
	.param .u64 mdatatemp_param_12,
	.param .f32 mdatatemp_param_13,
	.param .f32 mdatatemp_param_14,
	.param .f32 mdatatemp_param_15,
	.param .f32 mdatatemp_param_16,
	.param .f32 mdatatemp_param_17,
	.param .u32 mdatatemp_param_18,
	.param .u32 mdatatemp_param_19,
	.param .u32 mdatatemp_param_20,
	.param .u32 mdatatemp_param_21
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<38>;
	.reg .f32 	%f<135>;
	.reg .b32 	%r<201>;
	.reg .b64 	%rd<68>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd16, [mdatatemp_param_0];
	ld.param.u64 	%rd17, [mdatatemp_param_1];
	ld.param.u64 	%rd18, [mdatatemp_param_2];
	ld.param.u64 	%rd19, [mdatatemp_param_3];
	ld.param.u64 	%rd20, [mdatatemp_param_4];
	ld.param.u64 	%rd21, [mdatatemp_param_5];
	ld.param.u64 	%rd22, [mdatatemp_param_6];
	ld.param.u64 	%rd23, [mdatatemp_param_7];
	ld.param.u64 	%rd24, [mdatatemp_param_8];
	ld.param.u64 	%rd25, [mdatatemp_param_9];
	ld.param.u64 	%rd26, [mdatatemp_param_10];
	ld.param.u64 	%rd27, [mdatatemp_param_11];
	ld.param.u64 	%rd28, [mdatatemp_param_12];
	ld.param.f32 	%f126, [mdatatemp_param_13];
	ld.param.f32 	%f49, [mdatatemp_param_14];
	ld.param.f32 	%f50, [mdatatemp_param_15];
	ld.param.f32 	%f51, [mdatatemp_param_16];
	ld.param.f32 	%f52, [mdatatemp_param_17];
	ld.param.u32 	%r76, [mdatatemp_param_18];
	ld.param.u32 	%r77, [mdatatemp_param_19];
	ld.param.u32 	%r78, [mdatatemp_param_20];
	mov.u32 	%r79, %ntid.x;
	mov.u32 	%r80, %ctaid.x;
	mov.u32 	%r81, %tid.x;
	mad.lo.s32 	%r1, %r79, %r80, %r81;
	mov.u32 	%r82, %ntid.y;
	mov.u32 	%r83, %ctaid.y;
	mov.u32 	%r84, %tid.y;
	mad.lo.s32 	%r2, %r82, %r83, %r84;
	mov.u32 	%r85, %ntid.z;
	mov.u32 	%r86, %ctaid.z;
	mov.u32 	%r87, %tid.z;
	mad.lo.s32 	%r3, %r85, %r86, %r87;
	setp.ge.s32	%p1, %r2, %r77;
	setp.ge.s32	%p2, %r1, %r76;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r78;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_60;

	mad.lo.s32 	%r88, %r3, %r77, %r2;
	mad.lo.s32 	%r4, %r88, %r76, %r1;
	add.u64 	%rd1, %SPL, 0;
	abs.f32 	%f1, %f126;
	setp.neu.f32	%p6, %f1, 0f7F800000;
	mov.f32 	%f117, %f126;
	@%p6 bra 	BB0_3;

	mov.f32 	%f53, 0f00000000;
	mul.rn.f32 	%f117, %f126, %f53;

BB0_3:
	mul.f32 	%f54, %f117, 0f3F22F983;
	cvt.rni.s32.f32	%r190, %f54;
	cvt.rn.f32.s32	%f55, %r190;
	neg.f32 	%f56, %f55;
	mov.f32 	%f57, 0f3FC90FDA;
	fma.rn.f32 	%f58, %f56, %f57, %f117;
	mov.f32 	%f59, 0f33A22168;
	fma.rn.f32 	%f60, %f56, %f59, %f58;
	mov.f32 	%f61, 0f27C234C5;
	fma.rn.f32 	%f118, %f56, %f61, %f60;
	abs.f32 	%f62, %f117;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p7, %f62, 0f47CE4780;
	@%p7 bra 	BB0_14;

	mov.b32 	 %r6, %f117;
	shr.u32 	%r7, %r6, 23;
	shl.b32 	%r91, %r6, 8;
	or.b32  	%r8, %r91, -2147483648;
	mov.u32 	%r182, 0;
	mov.u64 	%rd64, __cudart_i2opi_f;
	mov.u32 	%r181, -6;
	mov.u64 	%rd65, %rd1;

BB0_5:
	.pragma "nounroll";
	ld.const.u32 	%r94, [%rd64];
	// inline asm
	{
	mad.lo.cc.u32   %r92, %r94, %r8, %r182;
	madc.hi.u32     %r182, %r94, %r8,  0;
	}
	// inline asm
	st.local.u32 	[%rd65], %r92;
	add.s64 	%rd65, %rd65, 4;
	add.s64 	%rd64, %rd64, 4;
	add.s32 	%r181, %r181, 1;
	setp.ne.s32	%p8, %r181, 0;
	@%p8 bra 	BB0_5;

	and.b32  	%r97, %r7, 255;
	add.s32 	%r98, %r97, -128;
	shr.u32 	%r99, %r98, 5;
	and.b32  	%r13, %r6, -2147483648;
	st.local.u32 	[%rd2], %r182;
	mov.u32 	%r100, 6;
	sub.s32 	%r101, %r100, %r99;
	mul.wide.s32 	%rd31, %r101, 4;
	add.s64 	%rd7, %rd1, %rd31;
	ld.local.u32 	%r183, [%rd7];
	ld.local.u32 	%r184, [%rd7+-4];
	and.b32  	%r16, %r7, 31;
	setp.eq.s32	%p9, %r16, 0;
	@%p9 bra 	BB0_8;

	mov.u32 	%r102, 32;
	sub.s32 	%r103, %r102, %r16;
	shr.u32 	%r104, %r184, %r103;
	shl.b32 	%r105, %r183, %r16;
	add.s32 	%r183, %r104, %r105;
	ld.local.u32 	%r106, [%rd7+-8];
	shr.u32 	%r107, %r106, %r103;
	shl.b32 	%r108, %r184, %r16;
	add.s32 	%r184, %r107, %r108;

BB0_8:
	shr.u32 	%r109, %r184, 30;
	shl.b32 	%r110, %r183, 2;
	add.s32 	%r185, %r109, %r110;
	shl.b32 	%r22, %r184, 2;
	shr.u32 	%r111, %r185, 31;
	shr.u32 	%r112, %r183, 30;
	add.s32 	%r23, %r111, %r112;
	setp.eq.s32	%p10, %r111, 0;
	@%p10 bra 	BB0_9;

	not.b32 	%r113, %r185;
	neg.s32 	%r187, %r22;
	setp.eq.s32	%p11, %r22, 0;
	selp.u32	%r114, 1, 0, %p11;
	add.s32 	%r185, %r114, %r113;
	xor.b32  	%r186, %r13, -2147483648;
	bra.uni 	BB0_11;

BB0_9:
	mov.u32 	%r186, %r13;
	mov.u32 	%r187, %r22;

BB0_11:
	clz.b32 	%r189, %r185;
	setp.eq.s32	%p12, %r189, 0;
	shl.b32 	%r115, %r185, %r189;
	mov.u32 	%r116, 32;
	sub.s32 	%r117, %r116, %r189;
	shr.u32 	%r118, %r187, %r117;
	add.s32 	%r119, %r118, %r115;
	selp.b32	%r31, %r185, %r119, %p12;
	mov.u32 	%r120, -921707870;
	mul.hi.u32 	%r188, %r31, %r120;
	setp.eq.s32	%p13, %r13, 0;
	neg.s32 	%r121, %r23;
	selp.b32	%r190, %r23, %r121, %p13;
	setp.lt.s32	%p14, %r188, 1;
	@%p14 bra 	BB0_13;

	mul.lo.s32 	%r122, %r31, -921707870;
	shr.u32 	%r123, %r122, 31;
	shl.b32 	%r124, %r188, 1;
	add.s32 	%r188, %r123, %r124;
	add.s32 	%r189, %r189, 1;

BB0_13:
	mov.u32 	%r125, 126;
	sub.s32 	%r126, %r125, %r189;
	shl.b32 	%r127, %r126, 23;
	add.s32 	%r128, %r188, 1;
	shr.u32 	%r129, %r128, 7;
	add.s32 	%r130, %r129, 1;
	shr.u32 	%r131, %r130, 1;
	add.s32 	%r132, %r131, %r127;
	or.b32  	%r133, %r132, %r186;
	mov.b32 	 %f118, %r133;

BB0_14:
	mul.rn.f32 	%f7, %f118, %f118;
	and.b32  	%r39, %r190, 1;
	setp.eq.s32	%p15, %r39, 0;
	@%p15 bra 	BB0_16;

	mov.f32 	%f63, 0fBAB6061A;
	mov.f32 	%f64, 0f37CCF5CE;
	fma.rn.f32 	%f119, %f64, %f7, %f63;
	bra.uni 	BB0_17;

BB0_16:
	mov.f32 	%f65, 0f3C08839E;
	mov.f32 	%f66, 0fB94CA1F9;
	fma.rn.f32 	%f119, %f66, %f7, %f65;

BB0_17:
	@%p15 bra 	BB0_19;

	mov.f32 	%f67, 0f3D2AAAA5;
	fma.rn.f32 	%f68, %f119, %f7, %f67;
	mov.f32 	%f69, 0fBF000000;
	fma.rn.f32 	%f120, %f68, %f7, %f69;
	bra.uni 	BB0_20;

BB0_19:
	mov.f32 	%f70, 0fBE2AAAA3;
	fma.rn.f32 	%f71, %f119, %f7, %f70;
	mov.f32 	%f72, 0f00000000;
	fma.rn.f32 	%f120, %f71, %f7, %f72;

BB0_20:
	fma.rn.f32 	%f122, %f120, %f118, %f118;
	@%p15 bra 	BB0_22;

	mov.f32 	%f73, 0f3F800000;
	fma.rn.f32 	%f122, %f120, %f7, %f73;

BB0_22:
	and.b32  	%r134, %r190, 2;
	setp.eq.s32	%p18, %r134, 0;
	@%p18 bra 	BB0_24;

	mov.f32 	%f74, 0f00000000;
	mov.f32 	%f75, 0fBF800000;
	fma.rn.f32 	%f122, %f122, %f75, %f74;

BB0_24:
	cvta.to.global.u64 	%rd32, %rd26;
	mul.wide.s32 	%rd33, %r4, 4;
	add.s64 	%rd8, %rd32, %rd33;
	setp.eq.s64	%p19, %rd26, 0;
	mov.f32 	%f123, %f122;
	@%p19 bra 	BB0_26;

	ld.global.nc.f32 	%f76, [%rd8];
	mul.f32 	%f123, %f122, %f76;

BB0_26:
	cvta.to.global.u64 	%rd34, %rd27;
	cvta.to.global.u64 	%rd35, %rd16;
	add.s64 	%rd37, %rd35, %rd33;
	ld.global.f32 	%f77, [%rd37];
	add.f32 	%f78, %f123, %f77;
	st.global.f32 	[%rd37], %f78;
	add.s64 	%rd9, %rd34, %rd33;
	setp.eq.s64	%p20, %rd27, 0;
	mov.f32 	%f124, %f122;
	@%p20 bra 	BB0_28;

	ld.global.nc.f32 	%f79, [%rd9];
	mul.f32 	%f124, %f122, %f79;

BB0_28:
	cvta.to.global.u64 	%rd38, %rd28;
	cvta.to.global.u64 	%rd39, %rd17;
	add.s64 	%rd41, %rd39, %rd33;
	ld.global.f32 	%f80, [%rd41];
	add.f32 	%f81, %f124, %f80;
	st.global.f32 	[%rd41], %f81;
	add.s64 	%rd10, %rd38, %rd33;
	setp.eq.s64	%p21, %rd28, 0;
	@%p21 bra 	BB0_30;

	ld.global.nc.f32 	%f82, [%rd10];
	mul.f32 	%f122, %f122, %f82;

BB0_30:
	cvta.to.global.u64 	%rd42, %rd18;
	add.s64 	%rd44, %rd42, %rd33;
	ld.global.f32 	%f83, [%rd44];
	add.f32 	%f84, %f122, %f83;
	st.global.f32 	[%rd44], %f84;
	@%p6 bra 	BB0_32;

	mov.f32 	%f85, 0f00000000;
	mul.rn.f32 	%f126, %f126, %f85;

BB0_32:
	mul.f32 	%f86, %f126, 0f3F22F983;
	cvt.rni.s32.f32	%r200, %f86;
	cvt.rn.f32.s32	%f87, %r200;
	neg.f32 	%f88, %f87;
	fma.rn.f32 	%f90, %f88, %f57, %f126;
	fma.rn.f32 	%f92, %f88, %f59, %f90;
	fma.rn.f32 	%f127, %f88, %f61, %f92;
	abs.f32 	%f94, %f126;
	setp.leu.f32	%p23, %f94, 0f47CE4780;
	@%p23 bra 	BB0_43;

	mov.b32 	 %r41, %f126;
	shr.u32 	%r42, %r41, 23;
	shl.b32 	%r137, %r41, 8;
	or.b32  	%r43, %r137, -2147483648;
	mov.u32 	%r192, 0;
	mov.u64 	%rd66, __cudart_i2opi_f;
	mov.u32 	%r191, -6;
	mov.u64 	%rd67, %rd1;

BB0_34:
	.pragma "nounroll";
	ld.const.u32 	%r140, [%rd66];
	// inline asm
	{
	mad.lo.cc.u32   %r138, %r140, %r43, %r192;
	madc.hi.u32     %r192, %r140, %r43,  0;
	}
	// inline asm
	st.local.u32 	[%rd67], %r138;
	add.s64 	%rd67, %rd67, 4;
	add.s64 	%rd66, %rd66, 4;
	add.s32 	%r191, %r191, 1;
	setp.ne.s32	%p24, %r191, 0;
	@%p24 bra 	BB0_34;

	and.b32  	%r143, %r42, 255;
	add.s32 	%r144, %r143, -128;
	shr.u32 	%r145, %r144, 5;
	and.b32  	%r48, %r41, -2147483648;
	st.local.u32 	[%rd2], %r192;
	mov.u32 	%r146, 6;
	sub.s32 	%r147, %r146, %r145;
	mul.wide.s32 	%rd46, %r147, 4;
	add.s64 	%rd15, %rd1, %rd46;
	ld.local.u32 	%r193, [%rd15];
	ld.local.u32 	%r194, [%rd15+-4];
	and.b32  	%r51, %r42, 31;
	setp.eq.s32	%p25, %r51, 0;
	@%p25 bra 	BB0_37;

	mov.u32 	%r148, 32;
	sub.s32 	%r149, %r148, %r51;
	shr.u32 	%r150, %r194, %r149;
	shl.b32 	%r151, %r193, %r51;
	add.s32 	%r193, %r150, %r151;
	ld.local.u32 	%r152, [%rd15+-8];
	shr.u32 	%r153, %r152, %r149;
	shl.b32 	%r154, %r194, %r51;
	add.s32 	%r194, %r153, %r154;

BB0_37:
	shr.u32 	%r155, %r194, 30;
	shl.b32 	%r156, %r193, 2;
	add.s32 	%r195, %r155, %r156;
	shl.b32 	%r57, %r194, 2;
	shr.u32 	%r157, %r195, 31;
	shr.u32 	%r158, %r193, 30;
	add.s32 	%r58, %r157, %r158;
	setp.eq.s32	%p26, %r157, 0;
	@%p26 bra 	BB0_38;

	not.b32 	%r159, %r195;
	neg.s32 	%r197, %r57;
	setp.eq.s32	%p27, %r57, 0;
	selp.u32	%r160, 1, 0, %p27;
	add.s32 	%r195, %r160, %r159;
	xor.b32  	%r196, %r48, -2147483648;
	bra.uni 	BB0_40;

BB0_38:
	mov.u32 	%r196, %r48;
	mov.u32 	%r197, %r57;

BB0_40:
	clz.b32 	%r199, %r195;
	setp.eq.s32	%p28, %r199, 0;
	shl.b32 	%r161, %r195, %r199;
	mov.u32 	%r162, 32;
	sub.s32 	%r163, %r162, %r199;
	shr.u32 	%r164, %r197, %r163;
	add.s32 	%r165, %r164, %r161;
	selp.b32	%r66, %r195, %r165, %p28;
	mov.u32 	%r166, -921707870;
	mul.hi.u32 	%r198, %r66, %r166;
	setp.eq.s32	%p29, %r48, 0;
	neg.s32 	%r167, %r58;
	selp.b32	%r200, %r58, %r167, %p29;
	setp.lt.s32	%p30, %r198, 1;
	@%p30 bra 	BB0_42;

	mul.lo.s32 	%r168, %r66, -921707870;
	shr.u32 	%r169, %r168, 31;
	shl.b32 	%r170, %r198, 1;
	add.s32 	%r198, %r169, %r170;
	add.s32 	%r199, %r199, 1;

BB0_42:
	mov.u32 	%r171, 126;
	sub.s32 	%r172, %r171, %r199;
	shl.b32 	%r173, %r172, 23;
	add.s32 	%r174, %r198, 1;
	shr.u32 	%r175, %r174, 7;
	add.s32 	%r176, %r175, 1;
	shr.u32 	%r177, %r176, 1;
	add.s32 	%r178, %r177, %r173;
	or.b32  	%r179, %r178, %r196;
	mov.b32 	 %f127, %r179;

BB0_43:
	mul.rn.f32 	%f30, %f127, %f127;
	add.s32 	%r74, %r200, 1;
	and.b32  	%r75, %r74, 1;
	setp.eq.s32	%p31, %r75, 0;
	@%p31 bra 	BB0_45;

	mov.f32 	%f95, 0fBAB6061A;
	mov.f32 	%f96, 0f37CCF5CE;
	fma.rn.f32 	%f128, %f96, %f30, %f95;
	bra.uni 	BB0_46;

BB0_45:
	mov.f32 	%f97, 0f3C08839E;
	mov.f32 	%f98, 0fB94CA1F9;
	fma.rn.f32 	%f128, %f98, %f30, %f97;

BB0_46:
	@%p31 bra 	BB0_48;

	mov.f32 	%f99, 0f3D2AAAA5;
	fma.rn.f32 	%f100, %f128, %f30, %f99;
	mov.f32 	%f101, 0fBF000000;
	fma.rn.f32 	%f129, %f100, %f30, %f101;
	bra.uni 	BB0_49;

BB0_48:
	mov.f32 	%f102, 0fBE2AAAA3;
	fma.rn.f32 	%f103, %f128, %f30, %f102;
	mov.f32 	%f104, 0f00000000;
	fma.rn.f32 	%f129, %f103, %f30, %f104;

BB0_49:
	fma.rn.f32 	%f131, %f129, %f127, %f127;
	@%p31 bra 	BB0_51;

	mov.f32 	%f105, 0f3F800000;
	fma.rn.f32 	%f131, %f129, %f30, %f105;

BB0_51:
	and.b32  	%r180, %r74, 2;
	setp.eq.s32	%p34, %r180, 0;
	@%p34 bra 	BB0_53;

	mov.f32 	%f106, 0f00000000;
	mov.f32 	%f107, 0fBF800000;
	fma.rn.f32 	%f131, %f131, %f107, %f106;

BB0_53:
	mov.f32 	%f132, %f131;
	@%p19 bra 	BB0_55;

	ld.global.nc.f32 	%f108, [%rd8];
	mul.f32 	%f132, %f131, %f108;

BB0_55:
	cvta.to.global.u64 	%rd47, %rd19;
	add.s64 	%rd49, %rd47, %rd33;
	ld.global.f32 	%f109, [%rd49];
	add.f32 	%f110, %f132, %f109;
	st.global.f32 	[%rd49], %f110;
	mov.f32 	%f133, %f131;
	@%p20 bra 	BB0_57;

	ld.global.nc.f32 	%f111, [%rd9];
	mul.f32 	%f133, %f131, %f111;

BB0_57:
	cvta.to.global.u64 	%rd50, %rd20;
	add.s64 	%rd52, %rd50, %rd33;
	ld.global.f32 	%f112, [%rd52];
	add.f32 	%f113, %f133, %f112;
	st.global.f32 	[%rd52], %f113;
	@%p21 bra 	BB0_59;

	ld.global.nc.f32 	%f114, [%rd10];
	mul.f32 	%f131, %f131, %f114;

BB0_59:
	cvta.to.global.u64 	%rd53, %rd25;
	cvta.to.global.u64 	%rd54, %rd24;
	cvta.to.global.u64 	%rd55, %rd23;
	cvta.to.global.u64 	%rd56, %rd22;
	cvta.to.global.u64 	%rd57, %rd21;
	add.s64 	%rd59, %rd57, %rd33;
	ld.global.f32 	%f115, [%rd59];
	add.f32 	%f116, %f131, %f115;
	st.global.f32 	[%rd59], %f116;
	add.s64 	%rd60, %rd56, %rd33;
	st.global.f32 	[%rd60], %f49;
	add.s64 	%rd61, %rd55, %rd33;
	st.global.f32 	[%rd61], %f50;
	add.s64 	%rd62, %rd54, %rd33;
	st.global.f32 	[%rd62], %f51;
	add.s64 	%rd63, %rd53, %rd33;
	st.global.f32 	[%rd63], %f52;

BB0_60:
	ret;
}


`
   mdatatemp_ptx_52 = `
.version 6.4
.target sm_52
.address_size 64

	// .globl	mdatatemp
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry mdatatemp(
	.param .u64 mdatatemp_param_0,
	.param .u64 mdatatemp_param_1,
	.param .u64 mdatatemp_param_2,
	.param .u64 mdatatemp_param_3,
	.param .u64 mdatatemp_param_4,
	.param .u64 mdatatemp_param_5,
	.param .u64 mdatatemp_param_6,
	.param .u64 mdatatemp_param_7,
	.param .u64 mdatatemp_param_8,
	.param .u64 mdatatemp_param_9,
	.param .u64 mdatatemp_param_10,
	.param .u64 mdatatemp_param_11,
	.param .u64 mdatatemp_param_12,
	.param .f32 mdatatemp_param_13,
	.param .f32 mdatatemp_param_14,
	.param .f32 mdatatemp_param_15,
	.param .f32 mdatatemp_param_16,
	.param .f32 mdatatemp_param_17,
	.param .u32 mdatatemp_param_18,
	.param .u32 mdatatemp_param_19,
	.param .u32 mdatatemp_param_20,
	.param .u32 mdatatemp_param_21
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<38>;
	.reg .f32 	%f<135>;
	.reg .b32 	%r<201>;
	.reg .b64 	%rd<68>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd16, [mdatatemp_param_0];
	ld.param.u64 	%rd17, [mdatatemp_param_1];
	ld.param.u64 	%rd18, [mdatatemp_param_2];
	ld.param.u64 	%rd19, [mdatatemp_param_3];
	ld.param.u64 	%rd20, [mdatatemp_param_4];
	ld.param.u64 	%rd21, [mdatatemp_param_5];
	ld.param.u64 	%rd22, [mdatatemp_param_6];
	ld.param.u64 	%rd23, [mdatatemp_param_7];
	ld.param.u64 	%rd24, [mdatatemp_param_8];
	ld.param.u64 	%rd25, [mdatatemp_param_9];
	ld.param.u64 	%rd26, [mdatatemp_param_10];
	ld.param.u64 	%rd27, [mdatatemp_param_11];
	ld.param.u64 	%rd28, [mdatatemp_param_12];
	ld.param.f32 	%f126, [mdatatemp_param_13];
	ld.param.f32 	%f49, [mdatatemp_param_14];
	ld.param.f32 	%f50, [mdatatemp_param_15];
	ld.param.f32 	%f51, [mdatatemp_param_16];
	ld.param.f32 	%f52, [mdatatemp_param_17];
	ld.param.u32 	%r76, [mdatatemp_param_18];
	ld.param.u32 	%r77, [mdatatemp_param_19];
	ld.param.u32 	%r78, [mdatatemp_param_20];
	mov.u32 	%r79, %ntid.x;
	mov.u32 	%r80, %ctaid.x;
	mov.u32 	%r81, %tid.x;
	mad.lo.s32 	%r1, %r79, %r80, %r81;
	mov.u32 	%r82, %ntid.y;
	mov.u32 	%r83, %ctaid.y;
	mov.u32 	%r84, %tid.y;
	mad.lo.s32 	%r2, %r82, %r83, %r84;
	mov.u32 	%r85, %ntid.z;
	mov.u32 	%r86, %ctaid.z;
	mov.u32 	%r87, %tid.z;
	mad.lo.s32 	%r3, %r85, %r86, %r87;
	setp.ge.s32	%p1, %r2, %r77;
	setp.ge.s32	%p2, %r1, %r76;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r78;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_60;

	mad.lo.s32 	%r88, %r3, %r77, %r2;
	mad.lo.s32 	%r4, %r88, %r76, %r1;
	add.u64 	%rd1, %SPL, 0;
	abs.f32 	%f1, %f126;
	setp.neu.f32	%p6, %f1, 0f7F800000;
	mov.f32 	%f117, %f126;
	@%p6 bra 	BB0_3;

	mov.f32 	%f53, 0f00000000;
	mul.rn.f32 	%f117, %f126, %f53;

BB0_3:
	mul.f32 	%f54, %f117, 0f3F22F983;
	cvt.rni.s32.f32	%r190, %f54;
	cvt.rn.f32.s32	%f55, %r190;
	neg.f32 	%f56, %f55;
	mov.f32 	%f57, 0f3FC90FDA;
	fma.rn.f32 	%f58, %f56, %f57, %f117;
	mov.f32 	%f59, 0f33A22168;
	fma.rn.f32 	%f60, %f56, %f59, %f58;
	mov.f32 	%f61, 0f27C234C5;
	fma.rn.f32 	%f118, %f56, %f61, %f60;
	abs.f32 	%f62, %f117;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p7, %f62, 0f47CE4780;
	@%p7 bra 	BB0_14;

	mov.b32 	 %r6, %f117;
	shr.u32 	%r7, %r6, 23;
	shl.b32 	%r91, %r6, 8;
	or.b32  	%r8, %r91, -2147483648;
	mov.u32 	%r182, 0;
	mov.u64 	%rd64, __cudart_i2opi_f;
	mov.u32 	%r181, -6;
	mov.u64 	%rd65, %rd1;

BB0_5:
	.pragma "nounroll";
	ld.const.u32 	%r94, [%rd64];
	// inline asm
	{
	mad.lo.cc.u32   %r92, %r94, %r8, %r182;
	madc.hi.u32     %r182, %r94, %r8,  0;
	}
	// inline asm
	st.local.u32 	[%rd65], %r92;
	add.s64 	%rd65, %rd65, 4;
	add.s64 	%rd64, %rd64, 4;
	add.s32 	%r181, %r181, 1;
	setp.ne.s32	%p8, %r181, 0;
	@%p8 bra 	BB0_5;

	and.b32  	%r97, %r7, 255;
	add.s32 	%r98, %r97, -128;
	shr.u32 	%r99, %r98, 5;
	and.b32  	%r13, %r6, -2147483648;
	st.local.u32 	[%rd2], %r182;
	mov.u32 	%r100, 6;
	sub.s32 	%r101, %r100, %r99;
	mul.wide.s32 	%rd31, %r101, 4;
	add.s64 	%rd7, %rd1, %rd31;
	ld.local.u32 	%r183, [%rd7];
	ld.local.u32 	%r184, [%rd7+-4];
	and.b32  	%r16, %r7, 31;
	setp.eq.s32	%p9, %r16, 0;
	@%p9 bra 	BB0_8;

	mov.u32 	%r102, 32;
	sub.s32 	%r103, %r102, %r16;
	shr.u32 	%r104, %r184, %r103;
	shl.b32 	%r105, %r183, %r16;
	add.s32 	%r183, %r104, %r105;
	ld.local.u32 	%r106, [%rd7+-8];
	shr.u32 	%r107, %r106, %r103;
	shl.b32 	%r108, %r184, %r16;
	add.s32 	%r184, %r107, %r108;

BB0_8:
	shr.u32 	%r109, %r184, 30;
	shl.b32 	%r110, %r183, 2;
	add.s32 	%r185, %r109, %r110;
	shl.b32 	%r22, %r184, 2;
	shr.u32 	%r111, %r185, 31;
	shr.u32 	%r112, %r183, 30;
	add.s32 	%r23, %r111, %r112;
	setp.eq.s32	%p10, %r111, 0;
	@%p10 bra 	BB0_9;

	not.b32 	%r113, %r185;
	neg.s32 	%r187, %r22;
	setp.eq.s32	%p11, %r22, 0;
	selp.u32	%r114, 1, 0, %p11;
	add.s32 	%r185, %r114, %r113;
	xor.b32  	%r186, %r13, -2147483648;
	bra.uni 	BB0_11;

BB0_9:
	mov.u32 	%r186, %r13;
	mov.u32 	%r187, %r22;

BB0_11:
	clz.b32 	%r189, %r185;
	setp.eq.s32	%p12, %r189, 0;
	shl.b32 	%r115, %r185, %r189;
	mov.u32 	%r116, 32;
	sub.s32 	%r117, %r116, %r189;
	shr.u32 	%r118, %r187, %r117;
	add.s32 	%r119, %r118, %r115;
	selp.b32	%r31, %r185, %r119, %p12;
	mov.u32 	%r120, -921707870;
	mul.hi.u32 	%r188, %r31, %r120;
	setp.eq.s32	%p13, %r13, 0;
	neg.s32 	%r121, %r23;
	selp.b32	%r190, %r23, %r121, %p13;
	setp.lt.s32	%p14, %r188, 1;
	@%p14 bra 	BB0_13;

	mul.lo.s32 	%r122, %r31, -921707870;
	shr.u32 	%r123, %r122, 31;
	shl.b32 	%r124, %r188, 1;
	add.s32 	%r188, %r123, %r124;
	add.s32 	%r189, %r189, 1;

BB0_13:
	mov.u32 	%r125, 126;
	sub.s32 	%r126, %r125, %r189;
	shl.b32 	%r127, %r126, 23;
	add.s32 	%r128, %r188, 1;
	shr.u32 	%r129, %r128, 7;
	add.s32 	%r130, %r129, 1;
	shr.u32 	%r131, %r130, 1;
	add.s32 	%r132, %r131, %r127;
	or.b32  	%r133, %r132, %r186;
	mov.b32 	 %f118, %r133;

BB0_14:
	mul.rn.f32 	%f7, %f118, %f118;
	and.b32  	%r39, %r190, 1;
	setp.eq.s32	%p15, %r39, 0;
	@%p15 bra 	BB0_16;

	mov.f32 	%f63, 0fBAB6061A;
	mov.f32 	%f64, 0f37CCF5CE;
	fma.rn.f32 	%f119, %f64, %f7, %f63;
	bra.uni 	BB0_17;

BB0_16:
	mov.f32 	%f65, 0f3C08839E;
	mov.f32 	%f66, 0fB94CA1F9;
	fma.rn.f32 	%f119, %f66, %f7, %f65;

BB0_17:
	@%p15 bra 	BB0_19;

	mov.f32 	%f67, 0f3D2AAAA5;
	fma.rn.f32 	%f68, %f119, %f7, %f67;
	mov.f32 	%f69, 0fBF000000;
	fma.rn.f32 	%f120, %f68, %f7, %f69;
	bra.uni 	BB0_20;

BB0_19:
	mov.f32 	%f70, 0fBE2AAAA3;
	fma.rn.f32 	%f71, %f119, %f7, %f70;
	mov.f32 	%f72, 0f00000000;
	fma.rn.f32 	%f120, %f71, %f7, %f72;

BB0_20:
	fma.rn.f32 	%f122, %f120, %f118, %f118;
	@%p15 bra 	BB0_22;

	mov.f32 	%f73, 0f3F800000;
	fma.rn.f32 	%f122, %f120, %f7, %f73;

BB0_22:
	and.b32  	%r134, %r190, 2;
	setp.eq.s32	%p18, %r134, 0;
	@%p18 bra 	BB0_24;

	mov.f32 	%f74, 0f00000000;
	mov.f32 	%f75, 0fBF800000;
	fma.rn.f32 	%f122, %f122, %f75, %f74;

BB0_24:
	cvta.to.global.u64 	%rd32, %rd26;
	mul.wide.s32 	%rd33, %r4, 4;
	add.s64 	%rd8, %rd32, %rd33;
	setp.eq.s64	%p19, %rd26, 0;
	mov.f32 	%f123, %f122;
	@%p19 bra 	BB0_26;

	ld.global.nc.f32 	%f76, [%rd8];
	mul.f32 	%f123, %f122, %f76;

BB0_26:
	cvta.to.global.u64 	%rd34, %rd27;
	cvta.to.global.u64 	%rd35, %rd16;
	add.s64 	%rd37, %rd35, %rd33;
	ld.global.f32 	%f77, [%rd37];
	add.f32 	%f78, %f123, %f77;
	st.global.f32 	[%rd37], %f78;
	add.s64 	%rd9, %rd34, %rd33;
	setp.eq.s64	%p20, %rd27, 0;
	mov.f32 	%f124, %f122;
	@%p20 bra 	BB0_28;

	ld.global.nc.f32 	%f79, [%rd9];
	mul.f32 	%f124, %f122, %f79;

BB0_28:
	cvta.to.global.u64 	%rd38, %rd28;
	cvta.to.global.u64 	%rd39, %rd17;
	add.s64 	%rd41, %rd39, %rd33;
	ld.global.f32 	%f80, [%rd41];
	add.f32 	%f81, %f124, %f80;
	st.global.f32 	[%rd41], %f81;
	add.s64 	%rd10, %rd38, %rd33;
	setp.eq.s64	%p21, %rd28, 0;
	@%p21 bra 	BB0_30;

	ld.global.nc.f32 	%f82, [%rd10];
	mul.f32 	%f122, %f122, %f82;

BB0_30:
	cvta.to.global.u64 	%rd42, %rd18;
	add.s64 	%rd44, %rd42, %rd33;
	ld.global.f32 	%f83, [%rd44];
	add.f32 	%f84, %f122, %f83;
	st.global.f32 	[%rd44], %f84;
	@%p6 bra 	BB0_32;

	mov.f32 	%f85, 0f00000000;
	mul.rn.f32 	%f126, %f126, %f85;

BB0_32:
	mul.f32 	%f86, %f126, 0f3F22F983;
	cvt.rni.s32.f32	%r200, %f86;
	cvt.rn.f32.s32	%f87, %r200;
	neg.f32 	%f88, %f87;
	fma.rn.f32 	%f90, %f88, %f57, %f126;
	fma.rn.f32 	%f92, %f88, %f59, %f90;
	fma.rn.f32 	%f127, %f88, %f61, %f92;
	abs.f32 	%f94, %f126;
	setp.leu.f32	%p23, %f94, 0f47CE4780;
	@%p23 bra 	BB0_43;

	mov.b32 	 %r41, %f126;
	shr.u32 	%r42, %r41, 23;
	shl.b32 	%r137, %r41, 8;
	or.b32  	%r43, %r137, -2147483648;
	mov.u32 	%r192, 0;
	mov.u64 	%rd66, __cudart_i2opi_f;
	mov.u32 	%r191, -6;
	mov.u64 	%rd67, %rd1;

BB0_34:
	.pragma "nounroll";
	ld.const.u32 	%r140, [%rd66];
	// inline asm
	{
	mad.lo.cc.u32   %r138, %r140, %r43, %r192;
	madc.hi.u32     %r192, %r140, %r43,  0;
	}
	// inline asm
	st.local.u32 	[%rd67], %r138;
	add.s64 	%rd67, %rd67, 4;
	add.s64 	%rd66, %rd66, 4;
	add.s32 	%r191, %r191, 1;
	setp.ne.s32	%p24, %r191, 0;
	@%p24 bra 	BB0_34;

	and.b32  	%r143, %r42, 255;
	add.s32 	%r144, %r143, -128;
	shr.u32 	%r145, %r144, 5;
	and.b32  	%r48, %r41, -2147483648;
	st.local.u32 	[%rd2], %r192;
	mov.u32 	%r146, 6;
	sub.s32 	%r147, %r146, %r145;
	mul.wide.s32 	%rd46, %r147, 4;
	add.s64 	%rd15, %rd1, %rd46;
	ld.local.u32 	%r193, [%rd15];
	ld.local.u32 	%r194, [%rd15+-4];
	and.b32  	%r51, %r42, 31;
	setp.eq.s32	%p25, %r51, 0;
	@%p25 bra 	BB0_37;

	mov.u32 	%r148, 32;
	sub.s32 	%r149, %r148, %r51;
	shr.u32 	%r150, %r194, %r149;
	shl.b32 	%r151, %r193, %r51;
	add.s32 	%r193, %r150, %r151;
	ld.local.u32 	%r152, [%rd15+-8];
	shr.u32 	%r153, %r152, %r149;
	shl.b32 	%r154, %r194, %r51;
	add.s32 	%r194, %r153, %r154;

BB0_37:
	shr.u32 	%r155, %r194, 30;
	shl.b32 	%r156, %r193, 2;
	add.s32 	%r195, %r155, %r156;
	shl.b32 	%r57, %r194, 2;
	shr.u32 	%r157, %r195, 31;
	shr.u32 	%r158, %r193, 30;
	add.s32 	%r58, %r157, %r158;
	setp.eq.s32	%p26, %r157, 0;
	@%p26 bra 	BB0_38;

	not.b32 	%r159, %r195;
	neg.s32 	%r197, %r57;
	setp.eq.s32	%p27, %r57, 0;
	selp.u32	%r160, 1, 0, %p27;
	add.s32 	%r195, %r160, %r159;
	xor.b32  	%r196, %r48, -2147483648;
	bra.uni 	BB0_40;

BB0_38:
	mov.u32 	%r196, %r48;
	mov.u32 	%r197, %r57;

BB0_40:
	clz.b32 	%r199, %r195;
	setp.eq.s32	%p28, %r199, 0;
	shl.b32 	%r161, %r195, %r199;
	mov.u32 	%r162, 32;
	sub.s32 	%r163, %r162, %r199;
	shr.u32 	%r164, %r197, %r163;
	add.s32 	%r165, %r164, %r161;
	selp.b32	%r66, %r195, %r165, %p28;
	mov.u32 	%r166, -921707870;
	mul.hi.u32 	%r198, %r66, %r166;
	setp.eq.s32	%p29, %r48, 0;
	neg.s32 	%r167, %r58;
	selp.b32	%r200, %r58, %r167, %p29;
	setp.lt.s32	%p30, %r198, 1;
	@%p30 bra 	BB0_42;

	mul.lo.s32 	%r168, %r66, -921707870;
	shr.u32 	%r169, %r168, 31;
	shl.b32 	%r170, %r198, 1;
	add.s32 	%r198, %r169, %r170;
	add.s32 	%r199, %r199, 1;

BB0_42:
	mov.u32 	%r171, 126;
	sub.s32 	%r172, %r171, %r199;
	shl.b32 	%r173, %r172, 23;
	add.s32 	%r174, %r198, 1;
	shr.u32 	%r175, %r174, 7;
	add.s32 	%r176, %r175, 1;
	shr.u32 	%r177, %r176, 1;
	add.s32 	%r178, %r177, %r173;
	or.b32  	%r179, %r178, %r196;
	mov.b32 	 %f127, %r179;

BB0_43:
	mul.rn.f32 	%f30, %f127, %f127;
	add.s32 	%r74, %r200, 1;
	and.b32  	%r75, %r74, 1;
	setp.eq.s32	%p31, %r75, 0;
	@%p31 bra 	BB0_45;

	mov.f32 	%f95, 0fBAB6061A;
	mov.f32 	%f96, 0f37CCF5CE;
	fma.rn.f32 	%f128, %f96, %f30, %f95;
	bra.uni 	BB0_46;

BB0_45:
	mov.f32 	%f97, 0f3C08839E;
	mov.f32 	%f98, 0fB94CA1F9;
	fma.rn.f32 	%f128, %f98, %f30, %f97;

BB0_46:
	@%p31 bra 	BB0_48;

	mov.f32 	%f99, 0f3D2AAAA5;
	fma.rn.f32 	%f100, %f128, %f30, %f99;
	mov.f32 	%f101, 0fBF000000;
	fma.rn.f32 	%f129, %f100, %f30, %f101;
	bra.uni 	BB0_49;

BB0_48:
	mov.f32 	%f102, 0fBE2AAAA3;
	fma.rn.f32 	%f103, %f128, %f30, %f102;
	mov.f32 	%f104, 0f00000000;
	fma.rn.f32 	%f129, %f103, %f30, %f104;

BB0_49:
	fma.rn.f32 	%f131, %f129, %f127, %f127;
	@%p31 bra 	BB0_51;

	mov.f32 	%f105, 0f3F800000;
	fma.rn.f32 	%f131, %f129, %f30, %f105;

BB0_51:
	and.b32  	%r180, %r74, 2;
	setp.eq.s32	%p34, %r180, 0;
	@%p34 bra 	BB0_53;

	mov.f32 	%f106, 0f00000000;
	mov.f32 	%f107, 0fBF800000;
	fma.rn.f32 	%f131, %f131, %f107, %f106;

BB0_53:
	mov.f32 	%f132, %f131;
	@%p19 bra 	BB0_55;

	ld.global.nc.f32 	%f108, [%rd8];
	mul.f32 	%f132, %f131, %f108;

BB0_55:
	cvta.to.global.u64 	%rd47, %rd19;
	add.s64 	%rd49, %rd47, %rd33;
	ld.global.f32 	%f109, [%rd49];
	add.f32 	%f110, %f132, %f109;
	st.global.f32 	[%rd49], %f110;
	mov.f32 	%f133, %f131;
	@%p20 bra 	BB0_57;

	ld.global.nc.f32 	%f111, [%rd9];
	mul.f32 	%f133, %f131, %f111;

BB0_57:
	cvta.to.global.u64 	%rd50, %rd20;
	add.s64 	%rd52, %rd50, %rd33;
	ld.global.f32 	%f112, [%rd52];
	add.f32 	%f113, %f133, %f112;
	st.global.f32 	[%rd52], %f113;
	@%p21 bra 	BB0_59;

	ld.global.nc.f32 	%f114, [%rd10];
	mul.f32 	%f131, %f131, %f114;

BB0_59:
	cvta.to.global.u64 	%rd53, %rd25;
	cvta.to.global.u64 	%rd54, %rd24;
	cvta.to.global.u64 	%rd55, %rd23;
	cvta.to.global.u64 	%rd56, %rd22;
	cvta.to.global.u64 	%rd57, %rd21;
	add.s64 	%rd59, %rd57, %rd33;
	ld.global.f32 	%f115, [%rd59];
	add.f32 	%f116, %f131, %f115;
	st.global.f32 	[%rd59], %f116;
	add.s64 	%rd60, %rd56, %rd33;
	st.global.f32 	[%rd60], %f49;
	add.s64 	%rd61, %rd55, %rd33;
	st.global.f32 	[%rd61], %f50;
	add.s64 	%rd62, %rd54, %rd33;
	st.global.f32 	[%rd62], %f51;
	add.s64 	%rd63, %rd53, %rd33;
	st.global.f32 	[%rd63], %f52;

BB0_60:
	ret;
}


`
   mdatatemp_ptx_53 = `
.version 6.4
.target sm_53
.address_size 64

	// .globl	mdatatemp
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry mdatatemp(
	.param .u64 mdatatemp_param_0,
	.param .u64 mdatatemp_param_1,
	.param .u64 mdatatemp_param_2,
	.param .u64 mdatatemp_param_3,
	.param .u64 mdatatemp_param_4,
	.param .u64 mdatatemp_param_5,
	.param .u64 mdatatemp_param_6,
	.param .u64 mdatatemp_param_7,
	.param .u64 mdatatemp_param_8,
	.param .u64 mdatatemp_param_9,
	.param .u64 mdatatemp_param_10,
	.param .u64 mdatatemp_param_11,
	.param .u64 mdatatemp_param_12,
	.param .f32 mdatatemp_param_13,
	.param .f32 mdatatemp_param_14,
	.param .f32 mdatatemp_param_15,
	.param .f32 mdatatemp_param_16,
	.param .f32 mdatatemp_param_17,
	.param .u32 mdatatemp_param_18,
	.param .u32 mdatatemp_param_19,
	.param .u32 mdatatemp_param_20,
	.param .u32 mdatatemp_param_21
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<38>;
	.reg .f32 	%f<135>;
	.reg .b32 	%r<201>;
	.reg .b64 	%rd<68>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd16, [mdatatemp_param_0];
	ld.param.u64 	%rd17, [mdatatemp_param_1];
	ld.param.u64 	%rd18, [mdatatemp_param_2];
	ld.param.u64 	%rd19, [mdatatemp_param_3];
	ld.param.u64 	%rd20, [mdatatemp_param_4];
	ld.param.u64 	%rd21, [mdatatemp_param_5];
	ld.param.u64 	%rd22, [mdatatemp_param_6];
	ld.param.u64 	%rd23, [mdatatemp_param_7];
	ld.param.u64 	%rd24, [mdatatemp_param_8];
	ld.param.u64 	%rd25, [mdatatemp_param_9];
	ld.param.u64 	%rd26, [mdatatemp_param_10];
	ld.param.u64 	%rd27, [mdatatemp_param_11];
	ld.param.u64 	%rd28, [mdatatemp_param_12];
	ld.param.f32 	%f126, [mdatatemp_param_13];
	ld.param.f32 	%f49, [mdatatemp_param_14];
	ld.param.f32 	%f50, [mdatatemp_param_15];
	ld.param.f32 	%f51, [mdatatemp_param_16];
	ld.param.f32 	%f52, [mdatatemp_param_17];
	ld.param.u32 	%r76, [mdatatemp_param_18];
	ld.param.u32 	%r77, [mdatatemp_param_19];
	ld.param.u32 	%r78, [mdatatemp_param_20];
	mov.u32 	%r79, %ntid.x;
	mov.u32 	%r80, %ctaid.x;
	mov.u32 	%r81, %tid.x;
	mad.lo.s32 	%r1, %r79, %r80, %r81;
	mov.u32 	%r82, %ntid.y;
	mov.u32 	%r83, %ctaid.y;
	mov.u32 	%r84, %tid.y;
	mad.lo.s32 	%r2, %r82, %r83, %r84;
	mov.u32 	%r85, %ntid.z;
	mov.u32 	%r86, %ctaid.z;
	mov.u32 	%r87, %tid.z;
	mad.lo.s32 	%r3, %r85, %r86, %r87;
	setp.ge.s32	%p1, %r2, %r77;
	setp.ge.s32	%p2, %r1, %r76;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r78;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_60;

	mad.lo.s32 	%r88, %r3, %r77, %r2;
	mad.lo.s32 	%r4, %r88, %r76, %r1;
	add.u64 	%rd1, %SPL, 0;
	abs.f32 	%f1, %f126;
	setp.neu.f32	%p6, %f1, 0f7F800000;
	mov.f32 	%f117, %f126;
	@%p6 bra 	BB0_3;

	mov.f32 	%f53, 0f00000000;
	mul.rn.f32 	%f117, %f126, %f53;

BB0_3:
	mul.f32 	%f54, %f117, 0f3F22F983;
	cvt.rni.s32.f32	%r190, %f54;
	cvt.rn.f32.s32	%f55, %r190;
	neg.f32 	%f56, %f55;
	mov.f32 	%f57, 0f3FC90FDA;
	fma.rn.f32 	%f58, %f56, %f57, %f117;
	mov.f32 	%f59, 0f33A22168;
	fma.rn.f32 	%f60, %f56, %f59, %f58;
	mov.f32 	%f61, 0f27C234C5;
	fma.rn.f32 	%f118, %f56, %f61, %f60;
	abs.f32 	%f62, %f117;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p7, %f62, 0f47CE4780;
	@%p7 bra 	BB0_14;

	mov.b32 	 %r6, %f117;
	shr.u32 	%r7, %r6, 23;
	shl.b32 	%r91, %r6, 8;
	or.b32  	%r8, %r91, -2147483648;
	mov.u32 	%r182, 0;
	mov.u64 	%rd64, __cudart_i2opi_f;
	mov.u32 	%r181, -6;
	mov.u64 	%rd65, %rd1;

BB0_5:
	.pragma "nounroll";
	ld.const.u32 	%r94, [%rd64];
	// inline asm
	{
	mad.lo.cc.u32   %r92, %r94, %r8, %r182;
	madc.hi.u32     %r182, %r94, %r8,  0;
	}
	// inline asm
	st.local.u32 	[%rd65], %r92;
	add.s64 	%rd65, %rd65, 4;
	add.s64 	%rd64, %rd64, 4;
	add.s32 	%r181, %r181, 1;
	setp.ne.s32	%p8, %r181, 0;
	@%p8 bra 	BB0_5;

	and.b32  	%r97, %r7, 255;
	add.s32 	%r98, %r97, -128;
	shr.u32 	%r99, %r98, 5;
	and.b32  	%r13, %r6, -2147483648;
	st.local.u32 	[%rd2], %r182;
	mov.u32 	%r100, 6;
	sub.s32 	%r101, %r100, %r99;
	mul.wide.s32 	%rd31, %r101, 4;
	add.s64 	%rd7, %rd1, %rd31;
	ld.local.u32 	%r183, [%rd7];
	ld.local.u32 	%r184, [%rd7+-4];
	and.b32  	%r16, %r7, 31;
	setp.eq.s32	%p9, %r16, 0;
	@%p9 bra 	BB0_8;

	mov.u32 	%r102, 32;
	sub.s32 	%r103, %r102, %r16;
	shr.u32 	%r104, %r184, %r103;
	shl.b32 	%r105, %r183, %r16;
	add.s32 	%r183, %r104, %r105;
	ld.local.u32 	%r106, [%rd7+-8];
	shr.u32 	%r107, %r106, %r103;
	shl.b32 	%r108, %r184, %r16;
	add.s32 	%r184, %r107, %r108;

BB0_8:
	shr.u32 	%r109, %r184, 30;
	shl.b32 	%r110, %r183, 2;
	add.s32 	%r185, %r109, %r110;
	shl.b32 	%r22, %r184, 2;
	shr.u32 	%r111, %r185, 31;
	shr.u32 	%r112, %r183, 30;
	add.s32 	%r23, %r111, %r112;
	setp.eq.s32	%p10, %r111, 0;
	@%p10 bra 	BB0_9;

	not.b32 	%r113, %r185;
	neg.s32 	%r187, %r22;
	setp.eq.s32	%p11, %r22, 0;
	selp.u32	%r114, 1, 0, %p11;
	add.s32 	%r185, %r114, %r113;
	xor.b32  	%r186, %r13, -2147483648;
	bra.uni 	BB0_11;

BB0_9:
	mov.u32 	%r186, %r13;
	mov.u32 	%r187, %r22;

BB0_11:
	clz.b32 	%r189, %r185;
	setp.eq.s32	%p12, %r189, 0;
	shl.b32 	%r115, %r185, %r189;
	mov.u32 	%r116, 32;
	sub.s32 	%r117, %r116, %r189;
	shr.u32 	%r118, %r187, %r117;
	add.s32 	%r119, %r118, %r115;
	selp.b32	%r31, %r185, %r119, %p12;
	mov.u32 	%r120, -921707870;
	mul.hi.u32 	%r188, %r31, %r120;
	setp.eq.s32	%p13, %r13, 0;
	neg.s32 	%r121, %r23;
	selp.b32	%r190, %r23, %r121, %p13;
	setp.lt.s32	%p14, %r188, 1;
	@%p14 bra 	BB0_13;

	mul.lo.s32 	%r122, %r31, -921707870;
	shr.u32 	%r123, %r122, 31;
	shl.b32 	%r124, %r188, 1;
	add.s32 	%r188, %r123, %r124;
	add.s32 	%r189, %r189, 1;

BB0_13:
	mov.u32 	%r125, 126;
	sub.s32 	%r126, %r125, %r189;
	shl.b32 	%r127, %r126, 23;
	add.s32 	%r128, %r188, 1;
	shr.u32 	%r129, %r128, 7;
	add.s32 	%r130, %r129, 1;
	shr.u32 	%r131, %r130, 1;
	add.s32 	%r132, %r131, %r127;
	or.b32  	%r133, %r132, %r186;
	mov.b32 	 %f118, %r133;

BB0_14:
	mul.rn.f32 	%f7, %f118, %f118;
	and.b32  	%r39, %r190, 1;
	setp.eq.s32	%p15, %r39, 0;
	@%p15 bra 	BB0_16;

	mov.f32 	%f63, 0fBAB6061A;
	mov.f32 	%f64, 0f37CCF5CE;
	fma.rn.f32 	%f119, %f64, %f7, %f63;
	bra.uni 	BB0_17;

BB0_16:
	mov.f32 	%f65, 0f3C08839E;
	mov.f32 	%f66, 0fB94CA1F9;
	fma.rn.f32 	%f119, %f66, %f7, %f65;

BB0_17:
	@%p15 bra 	BB0_19;

	mov.f32 	%f67, 0f3D2AAAA5;
	fma.rn.f32 	%f68, %f119, %f7, %f67;
	mov.f32 	%f69, 0fBF000000;
	fma.rn.f32 	%f120, %f68, %f7, %f69;
	bra.uni 	BB0_20;

BB0_19:
	mov.f32 	%f70, 0fBE2AAAA3;
	fma.rn.f32 	%f71, %f119, %f7, %f70;
	mov.f32 	%f72, 0f00000000;
	fma.rn.f32 	%f120, %f71, %f7, %f72;

BB0_20:
	fma.rn.f32 	%f122, %f120, %f118, %f118;
	@%p15 bra 	BB0_22;

	mov.f32 	%f73, 0f3F800000;
	fma.rn.f32 	%f122, %f120, %f7, %f73;

BB0_22:
	and.b32  	%r134, %r190, 2;
	setp.eq.s32	%p18, %r134, 0;
	@%p18 bra 	BB0_24;

	mov.f32 	%f74, 0f00000000;
	mov.f32 	%f75, 0fBF800000;
	fma.rn.f32 	%f122, %f122, %f75, %f74;

BB0_24:
	cvta.to.global.u64 	%rd32, %rd26;
	mul.wide.s32 	%rd33, %r4, 4;
	add.s64 	%rd8, %rd32, %rd33;
	setp.eq.s64	%p19, %rd26, 0;
	mov.f32 	%f123, %f122;
	@%p19 bra 	BB0_26;

	ld.global.nc.f32 	%f76, [%rd8];
	mul.f32 	%f123, %f122, %f76;

BB0_26:
	cvta.to.global.u64 	%rd34, %rd27;
	cvta.to.global.u64 	%rd35, %rd16;
	add.s64 	%rd37, %rd35, %rd33;
	ld.global.f32 	%f77, [%rd37];
	add.f32 	%f78, %f123, %f77;
	st.global.f32 	[%rd37], %f78;
	add.s64 	%rd9, %rd34, %rd33;
	setp.eq.s64	%p20, %rd27, 0;
	mov.f32 	%f124, %f122;
	@%p20 bra 	BB0_28;

	ld.global.nc.f32 	%f79, [%rd9];
	mul.f32 	%f124, %f122, %f79;

BB0_28:
	cvta.to.global.u64 	%rd38, %rd28;
	cvta.to.global.u64 	%rd39, %rd17;
	add.s64 	%rd41, %rd39, %rd33;
	ld.global.f32 	%f80, [%rd41];
	add.f32 	%f81, %f124, %f80;
	st.global.f32 	[%rd41], %f81;
	add.s64 	%rd10, %rd38, %rd33;
	setp.eq.s64	%p21, %rd28, 0;
	@%p21 bra 	BB0_30;

	ld.global.nc.f32 	%f82, [%rd10];
	mul.f32 	%f122, %f122, %f82;

BB0_30:
	cvta.to.global.u64 	%rd42, %rd18;
	add.s64 	%rd44, %rd42, %rd33;
	ld.global.f32 	%f83, [%rd44];
	add.f32 	%f84, %f122, %f83;
	st.global.f32 	[%rd44], %f84;
	@%p6 bra 	BB0_32;

	mov.f32 	%f85, 0f00000000;
	mul.rn.f32 	%f126, %f126, %f85;

BB0_32:
	mul.f32 	%f86, %f126, 0f3F22F983;
	cvt.rni.s32.f32	%r200, %f86;
	cvt.rn.f32.s32	%f87, %r200;
	neg.f32 	%f88, %f87;
	fma.rn.f32 	%f90, %f88, %f57, %f126;
	fma.rn.f32 	%f92, %f88, %f59, %f90;
	fma.rn.f32 	%f127, %f88, %f61, %f92;
	abs.f32 	%f94, %f126;
	setp.leu.f32	%p23, %f94, 0f47CE4780;
	@%p23 bra 	BB0_43;

	mov.b32 	 %r41, %f126;
	shr.u32 	%r42, %r41, 23;
	shl.b32 	%r137, %r41, 8;
	or.b32  	%r43, %r137, -2147483648;
	mov.u32 	%r192, 0;
	mov.u64 	%rd66, __cudart_i2opi_f;
	mov.u32 	%r191, -6;
	mov.u64 	%rd67, %rd1;

BB0_34:
	.pragma "nounroll";
	ld.const.u32 	%r140, [%rd66];
	// inline asm
	{
	mad.lo.cc.u32   %r138, %r140, %r43, %r192;
	madc.hi.u32     %r192, %r140, %r43,  0;
	}
	// inline asm
	st.local.u32 	[%rd67], %r138;
	add.s64 	%rd67, %rd67, 4;
	add.s64 	%rd66, %rd66, 4;
	add.s32 	%r191, %r191, 1;
	setp.ne.s32	%p24, %r191, 0;
	@%p24 bra 	BB0_34;

	and.b32  	%r143, %r42, 255;
	add.s32 	%r144, %r143, -128;
	shr.u32 	%r145, %r144, 5;
	and.b32  	%r48, %r41, -2147483648;
	st.local.u32 	[%rd2], %r192;
	mov.u32 	%r146, 6;
	sub.s32 	%r147, %r146, %r145;
	mul.wide.s32 	%rd46, %r147, 4;
	add.s64 	%rd15, %rd1, %rd46;
	ld.local.u32 	%r193, [%rd15];
	ld.local.u32 	%r194, [%rd15+-4];
	and.b32  	%r51, %r42, 31;
	setp.eq.s32	%p25, %r51, 0;
	@%p25 bra 	BB0_37;

	mov.u32 	%r148, 32;
	sub.s32 	%r149, %r148, %r51;
	shr.u32 	%r150, %r194, %r149;
	shl.b32 	%r151, %r193, %r51;
	add.s32 	%r193, %r150, %r151;
	ld.local.u32 	%r152, [%rd15+-8];
	shr.u32 	%r153, %r152, %r149;
	shl.b32 	%r154, %r194, %r51;
	add.s32 	%r194, %r153, %r154;

BB0_37:
	shr.u32 	%r155, %r194, 30;
	shl.b32 	%r156, %r193, 2;
	add.s32 	%r195, %r155, %r156;
	shl.b32 	%r57, %r194, 2;
	shr.u32 	%r157, %r195, 31;
	shr.u32 	%r158, %r193, 30;
	add.s32 	%r58, %r157, %r158;
	setp.eq.s32	%p26, %r157, 0;
	@%p26 bra 	BB0_38;

	not.b32 	%r159, %r195;
	neg.s32 	%r197, %r57;
	setp.eq.s32	%p27, %r57, 0;
	selp.u32	%r160, 1, 0, %p27;
	add.s32 	%r195, %r160, %r159;
	xor.b32  	%r196, %r48, -2147483648;
	bra.uni 	BB0_40;

BB0_38:
	mov.u32 	%r196, %r48;
	mov.u32 	%r197, %r57;

BB0_40:
	clz.b32 	%r199, %r195;
	setp.eq.s32	%p28, %r199, 0;
	shl.b32 	%r161, %r195, %r199;
	mov.u32 	%r162, 32;
	sub.s32 	%r163, %r162, %r199;
	shr.u32 	%r164, %r197, %r163;
	add.s32 	%r165, %r164, %r161;
	selp.b32	%r66, %r195, %r165, %p28;
	mov.u32 	%r166, -921707870;
	mul.hi.u32 	%r198, %r66, %r166;
	setp.eq.s32	%p29, %r48, 0;
	neg.s32 	%r167, %r58;
	selp.b32	%r200, %r58, %r167, %p29;
	setp.lt.s32	%p30, %r198, 1;
	@%p30 bra 	BB0_42;

	mul.lo.s32 	%r168, %r66, -921707870;
	shr.u32 	%r169, %r168, 31;
	shl.b32 	%r170, %r198, 1;
	add.s32 	%r198, %r169, %r170;
	add.s32 	%r199, %r199, 1;

BB0_42:
	mov.u32 	%r171, 126;
	sub.s32 	%r172, %r171, %r199;
	shl.b32 	%r173, %r172, 23;
	add.s32 	%r174, %r198, 1;
	shr.u32 	%r175, %r174, 7;
	add.s32 	%r176, %r175, 1;
	shr.u32 	%r177, %r176, 1;
	add.s32 	%r178, %r177, %r173;
	or.b32  	%r179, %r178, %r196;
	mov.b32 	 %f127, %r179;

BB0_43:
	mul.rn.f32 	%f30, %f127, %f127;
	add.s32 	%r74, %r200, 1;
	and.b32  	%r75, %r74, 1;
	setp.eq.s32	%p31, %r75, 0;
	@%p31 bra 	BB0_45;

	mov.f32 	%f95, 0fBAB6061A;
	mov.f32 	%f96, 0f37CCF5CE;
	fma.rn.f32 	%f128, %f96, %f30, %f95;
	bra.uni 	BB0_46;

BB0_45:
	mov.f32 	%f97, 0f3C08839E;
	mov.f32 	%f98, 0fB94CA1F9;
	fma.rn.f32 	%f128, %f98, %f30, %f97;

BB0_46:
	@%p31 bra 	BB0_48;

	mov.f32 	%f99, 0f3D2AAAA5;
	fma.rn.f32 	%f100, %f128, %f30, %f99;
	mov.f32 	%f101, 0fBF000000;
	fma.rn.f32 	%f129, %f100, %f30, %f101;
	bra.uni 	BB0_49;

BB0_48:
	mov.f32 	%f102, 0fBE2AAAA3;
	fma.rn.f32 	%f103, %f128, %f30, %f102;
	mov.f32 	%f104, 0f00000000;
	fma.rn.f32 	%f129, %f103, %f30, %f104;

BB0_49:
	fma.rn.f32 	%f131, %f129, %f127, %f127;
	@%p31 bra 	BB0_51;

	mov.f32 	%f105, 0f3F800000;
	fma.rn.f32 	%f131, %f129, %f30, %f105;

BB0_51:
	and.b32  	%r180, %r74, 2;
	setp.eq.s32	%p34, %r180, 0;
	@%p34 bra 	BB0_53;

	mov.f32 	%f106, 0f00000000;
	mov.f32 	%f107, 0fBF800000;
	fma.rn.f32 	%f131, %f131, %f107, %f106;

BB0_53:
	mov.f32 	%f132, %f131;
	@%p19 bra 	BB0_55;

	ld.global.nc.f32 	%f108, [%rd8];
	mul.f32 	%f132, %f131, %f108;

BB0_55:
	cvta.to.global.u64 	%rd47, %rd19;
	add.s64 	%rd49, %rd47, %rd33;
	ld.global.f32 	%f109, [%rd49];
	add.f32 	%f110, %f132, %f109;
	st.global.f32 	[%rd49], %f110;
	mov.f32 	%f133, %f131;
	@%p20 bra 	BB0_57;

	ld.global.nc.f32 	%f111, [%rd9];
	mul.f32 	%f133, %f131, %f111;

BB0_57:
	cvta.to.global.u64 	%rd50, %rd20;
	add.s64 	%rd52, %rd50, %rd33;
	ld.global.f32 	%f112, [%rd52];
	add.f32 	%f113, %f133, %f112;
	st.global.f32 	[%rd52], %f113;
	@%p21 bra 	BB0_59;

	ld.global.nc.f32 	%f114, [%rd10];
	mul.f32 	%f131, %f131, %f114;

BB0_59:
	cvta.to.global.u64 	%rd53, %rd25;
	cvta.to.global.u64 	%rd54, %rd24;
	cvta.to.global.u64 	%rd55, %rd23;
	cvta.to.global.u64 	%rd56, %rd22;
	cvta.to.global.u64 	%rd57, %rd21;
	add.s64 	%rd59, %rd57, %rd33;
	ld.global.f32 	%f115, [%rd59];
	add.f32 	%f116, %f131, %f115;
	st.global.f32 	[%rd59], %f116;
	add.s64 	%rd60, %rd56, %rd33;
	st.global.f32 	[%rd60], %f49;
	add.s64 	%rd61, %rd55, %rd33;
	st.global.f32 	[%rd61], %f50;
	add.s64 	%rd62, %rd54, %rd33;
	st.global.f32 	[%rd62], %f51;
	add.s64 	%rd63, %rd53, %rd33;
	st.global.f32 	[%rd63], %f52;

BB0_60:
	ret;
}


`
   mdatatemp_ptx_60 = `
.version 6.4
.target sm_60
.address_size 64

	// .globl	mdatatemp
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry mdatatemp(
	.param .u64 mdatatemp_param_0,
	.param .u64 mdatatemp_param_1,
	.param .u64 mdatatemp_param_2,
	.param .u64 mdatatemp_param_3,
	.param .u64 mdatatemp_param_4,
	.param .u64 mdatatemp_param_5,
	.param .u64 mdatatemp_param_6,
	.param .u64 mdatatemp_param_7,
	.param .u64 mdatatemp_param_8,
	.param .u64 mdatatemp_param_9,
	.param .u64 mdatatemp_param_10,
	.param .u64 mdatatemp_param_11,
	.param .u64 mdatatemp_param_12,
	.param .f32 mdatatemp_param_13,
	.param .f32 mdatatemp_param_14,
	.param .f32 mdatatemp_param_15,
	.param .f32 mdatatemp_param_16,
	.param .f32 mdatatemp_param_17,
	.param .u32 mdatatemp_param_18,
	.param .u32 mdatatemp_param_19,
	.param .u32 mdatatemp_param_20,
	.param .u32 mdatatemp_param_21
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<38>;
	.reg .f32 	%f<135>;
	.reg .b32 	%r<201>;
	.reg .b64 	%rd<68>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd16, [mdatatemp_param_0];
	ld.param.u64 	%rd17, [mdatatemp_param_1];
	ld.param.u64 	%rd18, [mdatatemp_param_2];
	ld.param.u64 	%rd19, [mdatatemp_param_3];
	ld.param.u64 	%rd20, [mdatatemp_param_4];
	ld.param.u64 	%rd21, [mdatatemp_param_5];
	ld.param.u64 	%rd22, [mdatatemp_param_6];
	ld.param.u64 	%rd23, [mdatatemp_param_7];
	ld.param.u64 	%rd24, [mdatatemp_param_8];
	ld.param.u64 	%rd25, [mdatatemp_param_9];
	ld.param.u64 	%rd26, [mdatatemp_param_10];
	ld.param.u64 	%rd27, [mdatatemp_param_11];
	ld.param.u64 	%rd28, [mdatatemp_param_12];
	ld.param.f32 	%f126, [mdatatemp_param_13];
	ld.param.f32 	%f49, [mdatatemp_param_14];
	ld.param.f32 	%f50, [mdatatemp_param_15];
	ld.param.f32 	%f51, [mdatatemp_param_16];
	ld.param.f32 	%f52, [mdatatemp_param_17];
	ld.param.u32 	%r76, [mdatatemp_param_18];
	ld.param.u32 	%r77, [mdatatemp_param_19];
	ld.param.u32 	%r78, [mdatatemp_param_20];
	mov.u32 	%r79, %ntid.x;
	mov.u32 	%r80, %ctaid.x;
	mov.u32 	%r81, %tid.x;
	mad.lo.s32 	%r1, %r79, %r80, %r81;
	mov.u32 	%r82, %ntid.y;
	mov.u32 	%r83, %ctaid.y;
	mov.u32 	%r84, %tid.y;
	mad.lo.s32 	%r2, %r82, %r83, %r84;
	mov.u32 	%r85, %ntid.z;
	mov.u32 	%r86, %ctaid.z;
	mov.u32 	%r87, %tid.z;
	mad.lo.s32 	%r3, %r85, %r86, %r87;
	setp.ge.s32	%p1, %r2, %r77;
	setp.ge.s32	%p2, %r1, %r76;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r78;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_60;

	mad.lo.s32 	%r88, %r3, %r77, %r2;
	mad.lo.s32 	%r4, %r88, %r76, %r1;
	add.u64 	%rd1, %SPL, 0;
	abs.f32 	%f1, %f126;
	setp.neu.f32	%p6, %f1, 0f7F800000;
	mov.f32 	%f117, %f126;
	@%p6 bra 	BB0_3;

	mov.f32 	%f53, 0f00000000;
	mul.rn.f32 	%f117, %f126, %f53;

BB0_3:
	mul.f32 	%f54, %f117, 0f3F22F983;
	cvt.rni.s32.f32	%r190, %f54;
	cvt.rn.f32.s32	%f55, %r190;
	neg.f32 	%f56, %f55;
	mov.f32 	%f57, 0f3FC90FDA;
	fma.rn.f32 	%f58, %f56, %f57, %f117;
	mov.f32 	%f59, 0f33A22168;
	fma.rn.f32 	%f60, %f56, %f59, %f58;
	mov.f32 	%f61, 0f27C234C5;
	fma.rn.f32 	%f118, %f56, %f61, %f60;
	abs.f32 	%f62, %f117;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p7, %f62, 0f47CE4780;
	@%p7 bra 	BB0_14;

	mov.b32 	 %r6, %f117;
	shr.u32 	%r7, %r6, 23;
	shl.b32 	%r91, %r6, 8;
	or.b32  	%r8, %r91, -2147483648;
	mov.u32 	%r182, 0;
	mov.u64 	%rd64, __cudart_i2opi_f;
	mov.u32 	%r181, -6;
	mov.u64 	%rd65, %rd1;

BB0_5:
	.pragma "nounroll";
	ld.const.u32 	%r94, [%rd64];
	// inline asm
	{
	mad.lo.cc.u32   %r92, %r94, %r8, %r182;
	madc.hi.u32     %r182, %r94, %r8,  0;
	}
	// inline asm
	st.local.u32 	[%rd65], %r92;
	add.s64 	%rd65, %rd65, 4;
	add.s64 	%rd64, %rd64, 4;
	add.s32 	%r181, %r181, 1;
	setp.ne.s32	%p8, %r181, 0;
	@%p8 bra 	BB0_5;

	and.b32  	%r97, %r7, 255;
	add.s32 	%r98, %r97, -128;
	shr.u32 	%r99, %r98, 5;
	and.b32  	%r13, %r6, -2147483648;
	st.local.u32 	[%rd2], %r182;
	mov.u32 	%r100, 6;
	sub.s32 	%r101, %r100, %r99;
	mul.wide.s32 	%rd31, %r101, 4;
	add.s64 	%rd7, %rd1, %rd31;
	ld.local.u32 	%r183, [%rd7];
	ld.local.u32 	%r184, [%rd7+-4];
	and.b32  	%r16, %r7, 31;
	setp.eq.s32	%p9, %r16, 0;
	@%p9 bra 	BB0_8;

	mov.u32 	%r102, 32;
	sub.s32 	%r103, %r102, %r16;
	shr.u32 	%r104, %r184, %r103;
	shl.b32 	%r105, %r183, %r16;
	add.s32 	%r183, %r104, %r105;
	ld.local.u32 	%r106, [%rd7+-8];
	shr.u32 	%r107, %r106, %r103;
	shl.b32 	%r108, %r184, %r16;
	add.s32 	%r184, %r107, %r108;

BB0_8:
	shr.u32 	%r109, %r184, 30;
	shl.b32 	%r110, %r183, 2;
	add.s32 	%r185, %r109, %r110;
	shl.b32 	%r22, %r184, 2;
	shr.u32 	%r111, %r185, 31;
	shr.u32 	%r112, %r183, 30;
	add.s32 	%r23, %r111, %r112;
	setp.eq.s32	%p10, %r111, 0;
	@%p10 bra 	BB0_9;

	not.b32 	%r113, %r185;
	neg.s32 	%r187, %r22;
	setp.eq.s32	%p11, %r22, 0;
	selp.u32	%r114, 1, 0, %p11;
	add.s32 	%r185, %r114, %r113;
	xor.b32  	%r186, %r13, -2147483648;
	bra.uni 	BB0_11;

BB0_9:
	mov.u32 	%r186, %r13;
	mov.u32 	%r187, %r22;

BB0_11:
	clz.b32 	%r189, %r185;
	setp.eq.s32	%p12, %r189, 0;
	shl.b32 	%r115, %r185, %r189;
	mov.u32 	%r116, 32;
	sub.s32 	%r117, %r116, %r189;
	shr.u32 	%r118, %r187, %r117;
	add.s32 	%r119, %r118, %r115;
	selp.b32	%r31, %r185, %r119, %p12;
	mov.u32 	%r120, -921707870;
	mul.hi.u32 	%r188, %r31, %r120;
	setp.eq.s32	%p13, %r13, 0;
	neg.s32 	%r121, %r23;
	selp.b32	%r190, %r23, %r121, %p13;
	setp.lt.s32	%p14, %r188, 1;
	@%p14 bra 	BB0_13;

	mul.lo.s32 	%r122, %r31, -921707870;
	shr.u32 	%r123, %r122, 31;
	shl.b32 	%r124, %r188, 1;
	add.s32 	%r188, %r123, %r124;
	add.s32 	%r189, %r189, 1;

BB0_13:
	mov.u32 	%r125, 126;
	sub.s32 	%r126, %r125, %r189;
	shl.b32 	%r127, %r126, 23;
	add.s32 	%r128, %r188, 1;
	shr.u32 	%r129, %r128, 7;
	add.s32 	%r130, %r129, 1;
	shr.u32 	%r131, %r130, 1;
	add.s32 	%r132, %r131, %r127;
	or.b32  	%r133, %r132, %r186;
	mov.b32 	 %f118, %r133;

BB0_14:
	mul.rn.f32 	%f7, %f118, %f118;
	and.b32  	%r39, %r190, 1;
	setp.eq.s32	%p15, %r39, 0;
	@%p15 bra 	BB0_16;

	mov.f32 	%f63, 0fBAB6061A;
	mov.f32 	%f64, 0f37CCF5CE;
	fma.rn.f32 	%f119, %f64, %f7, %f63;
	bra.uni 	BB0_17;

BB0_16:
	mov.f32 	%f65, 0f3C08839E;
	mov.f32 	%f66, 0fB94CA1F9;
	fma.rn.f32 	%f119, %f66, %f7, %f65;

BB0_17:
	@%p15 bra 	BB0_19;

	mov.f32 	%f67, 0f3D2AAAA5;
	fma.rn.f32 	%f68, %f119, %f7, %f67;
	mov.f32 	%f69, 0fBF000000;
	fma.rn.f32 	%f120, %f68, %f7, %f69;
	bra.uni 	BB0_20;

BB0_19:
	mov.f32 	%f70, 0fBE2AAAA3;
	fma.rn.f32 	%f71, %f119, %f7, %f70;
	mov.f32 	%f72, 0f00000000;
	fma.rn.f32 	%f120, %f71, %f7, %f72;

BB0_20:
	fma.rn.f32 	%f122, %f120, %f118, %f118;
	@%p15 bra 	BB0_22;

	mov.f32 	%f73, 0f3F800000;
	fma.rn.f32 	%f122, %f120, %f7, %f73;

BB0_22:
	and.b32  	%r134, %r190, 2;
	setp.eq.s32	%p18, %r134, 0;
	@%p18 bra 	BB0_24;

	mov.f32 	%f74, 0f00000000;
	mov.f32 	%f75, 0fBF800000;
	fma.rn.f32 	%f122, %f122, %f75, %f74;

BB0_24:
	cvta.to.global.u64 	%rd32, %rd26;
	mul.wide.s32 	%rd33, %r4, 4;
	add.s64 	%rd8, %rd32, %rd33;
	setp.eq.s64	%p19, %rd26, 0;
	mov.f32 	%f123, %f122;
	@%p19 bra 	BB0_26;

	ld.global.nc.f32 	%f76, [%rd8];
	mul.f32 	%f123, %f122, %f76;

BB0_26:
	cvta.to.global.u64 	%rd34, %rd27;
	cvta.to.global.u64 	%rd35, %rd16;
	add.s64 	%rd37, %rd35, %rd33;
	ld.global.f32 	%f77, [%rd37];
	add.f32 	%f78, %f123, %f77;
	st.global.f32 	[%rd37], %f78;
	add.s64 	%rd9, %rd34, %rd33;
	setp.eq.s64	%p20, %rd27, 0;
	mov.f32 	%f124, %f122;
	@%p20 bra 	BB0_28;

	ld.global.nc.f32 	%f79, [%rd9];
	mul.f32 	%f124, %f122, %f79;

BB0_28:
	cvta.to.global.u64 	%rd38, %rd28;
	cvta.to.global.u64 	%rd39, %rd17;
	add.s64 	%rd41, %rd39, %rd33;
	ld.global.f32 	%f80, [%rd41];
	add.f32 	%f81, %f124, %f80;
	st.global.f32 	[%rd41], %f81;
	add.s64 	%rd10, %rd38, %rd33;
	setp.eq.s64	%p21, %rd28, 0;
	@%p21 bra 	BB0_30;

	ld.global.nc.f32 	%f82, [%rd10];
	mul.f32 	%f122, %f122, %f82;

BB0_30:
	cvta.to.global.u64 	%rd42, %rd18;
	add.s64 	%rd44, %rd42, %rd33;
	ld.global.f32 	%f83, [%rd44];
	add.f32 	%f84, %f122, %f83;
	st.global.f32 	[%rd44], %f84;
	@%p6 bra 	BB0_32;

	mov.f32 	%f85, 0f00000000;
	mul.rn.f32 	%f126, %f126, %f85;

BB0_32:
	mul.f32 	%f86, %f126, 0f3F22F983;
	cvt.rni.s32.f32	%r200, %f86;
	cvt.rn.f32.s32	%f87, %r200;
	neg.f32 	%f88, %f87;
	fma.rn.f32 	%f90, %f88, %f57, %f126;
	fma.rn.f32 	%f92, %f88, %f59, %f90;
	fma.rn.f32 	%f127, %f88, %f61, %f92;
	abs.f32 	%f94, %f126;
	setp.leu.f32	%p23, %f94, 0f47CE4780;
	@%p23 bra 	BB0_43;

	mov.b32 	 %r41, %f126;
	shr.u32 	%r42, %r41, 23;
	shl.b32 	%r137, %r41, 8;
	or.b32  	%r43, %r137, -2147483648;
	mov.u32 	%r192, 0;
	mov.u64 	%rd66, __cudart_i2opi_f;
	mov.u32 	%r191, -6;
	mov.u64 	%rd67, %rd1;

BB0_34:
	.pragma "nounroll";
	ld.const.u32 	%r140, [%rd66];
	// inline asm
	{
	mad.lo.cc.u32   %r138, %r140, %r43, %r192;
	madc.hi.u32     %r192, %r140, %r43,  0;
	}
	// inline asm
	st.local.u32 	[%rd67], %r138;
	add.s64 	%rd67, %rd67, 4;
	add.s64 	%rd66, %rd66, 4;
	add.s32 	%r191, %r191, 1;
	setp.ne.s32	%p24, %r191, 0;
	@%p24 bra 	BB0_34;

	and.b32  	%r143, %r42, 255;
	add.s32 	%r144, %r143, -128;
	shr.u32 	%r145, %r144, 5;
	and.b32  	%r48, %r41, -2147483648;
	st.local.u32 	[%rd2], %r192;
	mov.u32 	%r146, 6;
	sub.s32 	%r147, %r146, %r145;
	mul.wide.s32 	%rd46, %r147, 4;
	add.s64 	%rd15, %rd1, %rd46;
	ld.local.u32 	%r193, [%rd15];
	ld.local.u32 	%r194, [%rd15+-4];
	and.b32  	%r51, %r42, 31;
	setp.eq.s32	%p25, %r51, 0;
	@%p25 bra 	BB0_37;

	mov.u32 	%r148, 32;
	sub.s32 	%r149, %r148, %r51;
	shr.u32 	%r150, %r194, %r149;
	shl.b32 	%r151, %r193, %r51;
	add.s32 	%r193, %r150, %r151;
	ld.local.u32 	%r152, [%rd15+-8];
	shr.u32 	%r153, %r152, %r149;
	shl.b32 	%r154, %r194, %r51;
	add.s32 	%r194, %r153, %r154;

BB0_37:
	shr.u32 	%r155, %r194, 30;
	shl.b32 	%r156, %r193, 2;
	add.s32 	%r195, %r155, %r156;
	shl.b32 	%r57, %r194, 2;
	shr.u32 	%r157, %r195, 31;
	shr.u32 	%r158, %r193, 30;
	add.s32 	%r58, %r157, %r158;
	setp.eq.s32	%p26, %r157, 0;
	@%p26 bra 	BB0_38;

	not.b32 	%r159, %r195;
	neg.s32 	%r197, %r57;
	setp.eq.s32	%p27, %r57, 0;
	selp.u32	%r160, 1, 0, %p27;
	add.s32 	%r195, %r160, %r159;
	xor.b32  	%r196, %r48, -2147483648;
	bra.uni 	BB0_40;

BB0_38:
	mov.u32 	%r196, %r48;
	mov.u32 	%r197, %r57;

BB0_40:
	clz.b32 	%r199, %r195;
	setp.eq.s32	%p28, %r199, 0;
	shl.b32 	%r161, %r195, %r199;
	mov.u32 	%r162, 32;
	sub.s32 	%r163, %r162, %r199;
	shr.u32 	%r164, %r197, %r163;
	add.s32 	%r165, %r164, %r161;
	selp.b32	%r66, %r195, %r165, %p28;
	mov.u32 	%r166, -921707870;
	mul.hi.u32 	%r198, %r66, %r166;
	setp.eq.s32	%p29, %r48, 0;
	neg.s32 	%r167, %r58;
	selp.b32	%r200, %r58, %r167, %p29;
	setp.lt.s32	%p30, %r198, 1;
	@%p30 bra 	BB0_42;

	mul.lo.s32 	%r168, %r66, -921707870;
	shr.u32 	%r169, %r168, 31;
	shl.b32 	%r170, %r198, 1;
	add.s32 	%r198, %r169, %r170;
	add.s32 	%r199, %r199, 1;

BB0_42:
	mov.u32 	%r171, 126;
	sub.s32 	%r172, %r171, %r199;
	shl.b32 	%r173, %r172, 23;
	add.s32 	%r174, %r198, 1;
	shr.u32 	%r175, %r174, 7;
	add.s32 	%r176, %r175, 1;
	shr.u32 	%r177, %r176, 1;
	add.s32 	%r178, %r177, %r173;
	or.b32  	%r179, %r178, %r196;
	mov.b32 	 %f127, %r179;

BB0_43:
	mul.rn.f32 	%f30, %f127, %f127;
	add.s32 	%r74, %r200, 1;
	and.b32  	%r75, %r74, 1;
	setp.eq.s32	%p31, %r75, 0;
	@%p31 bra 	BB0_45;

	mov.f32 	%f95, 0fBAB6061A;
	mov.f32 	%f96, 0f37CCF5CE;
	fma.rn.f32 	%f128, %f96, %f30, %f95;
	bra.uni 	BB0_46;

BB0_45:
	mov.f32 	%f97, 0f3C08839E;
	mov.f32 	%f98, 0fB94CA1F9;
	fma.rn.f32 	%f128, %f98, %f30, %f97;

BB0_46:
	@%p31 bra 	BB0_48;

	mov.f32 	%f99, 0f3D2AAAA5;
	fma.rn.f32 	%f100, %f128, %f30, %f99;
	mov.f32 	%f101, 0fBF000000;
	fma.rn.f32 	%f129, %f100, %f30, %f101;
	bra.uni 	BB0_49;

BB0_48:
	mov.f32 	%f102, 0fBE2AAAA3;
	fma.rn.f32 	%f103, %f128, %f30, %f102;
	mov.f32 	%f104, 0f00000000;
	fma.rn.f32 	%f129, %f103, %f30, %f104;

BB0_49:
	fma.rn.f32 	%f131, %f129, %f127, %f127;
	@%p31 bra 	BB0_51;

	mov.f32 	%f105, 0f3F800000;
	fma.rn.f32 	%f131, %f129, %f30, %f105;

BB0_51:
	and.b32  	%r180, %r74, 2;
	setp.eq.s32	%p34, %r180, 0;
	@%p34 bra 	BB0_53;

	mov.f32 	%f106, 0f00000000;
	mov.f32 	%f107, 0fBF800000;
	fma.rn.f32 	%f131, %f131, %f107, %f106;

BB0_53:
	mov.f32 	%f132, %f131;
	@%p19 bra 	BB0_55;

	ld.global.nc.f32 	%f108, [%rd8];
	mul.f32 	%f132, %f131, %f108;

BB0_55:
	cvta.to.global.u64 	%rd47, %rd19;
	add.s64 	%rd49, %rd47, %rd33;
	ld.global.f32 	%f109, [%rd49];
	add.f32 	%f110, %f132, %f109;
	st.global.f32 	[%rd49], %f110;
	mov.f32 	%f133, %f131;
	@%p20 bra 	BB0_57;

	ld.global.nc.f32 	%f111, [%rd9];
	mul.f32 	%f133, %f131, %f111;

BB0_57:
	cvta.to.global.u64 	%rd50, %rd20;
	add.s64 	%rd52, %rd50, %rd33;
	ld.global.f32 	%f112, [%rd52];
	add.f32 	%f113, %f133, %f112;
	st.global.f32 	[%rd52], %f113;
	@%p21 bra 	BB0_59;

	ld.global.nc.f32 	%f114, [%rd10];
	mul.f32 	%f131, %f131, %f114;

BB0_59:
	cvta.to.global.u64 	%rd53, %rd25;
	cvta.to.global.u64 	%rd54, %rd24;
	cvta.to.global.u64 	%rd55, %rd23;
	cvta.to.global.u64 	%rd56, %rd22;
	cvta.to.global.u64 	%rd57, %rd21;
	add.s64 	%rd59, %rd57, %rd33;
	ld.global.f32 	%f115, [%rd59];
	add.f32 	%f116, %f131, %f115;
	st.global.f32 	[%rd59], %f116;
	add.s64 	%rd60, %rd56, %rd33;
	st.global.f32 	[%rd60], %f49;
	add.s64 	%rd61, %rd55, %rd33;
	st.global.f32 	[%rd61], %f50;
	add.s64 	%rd62, %rd54, %rd33;
	st.global.f32 	[%rd62], %f51;
	add.s64 	%rd63, %rd53, %rd33;
	st.global.f32 	[%rd63], %f52;

BB0_60:
	ret;
}


`
   mdatatemp_ptx_61 = `
.version 6.4
.target sm_61
.address_size 64

	// .globl	mdatatemp
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry mdatatemp(
	.param .u64 mdatatemp_param_0,
	.param .u64 mdatatemp_param_1,
	.param .u64 mdatatemp_param_2,
	.param .u64 mdatatemp_param_3,
	.param .u64 mdatatemp_param_4,
	.param .u64 mdatatemp_param_5,
	.param .u64 mdatatemp_param_6,
	.param .u64 mdatatemp_param_7,
	.param .u64 mdatatemp_param_8,
	.param .u64 mdatatemp_param_9,
	.param .u64 mdatatemp_param_10,
	.param .u64 mdatatemp_param_11,
	.param .u64 mdatatemp_param_12,
	.param .f32 mdatatemp_param_13,
	.param .f32 mdatatemp_param_14,
	.param .f32 mdatatemp_param_15,
	.param .f32 mdatatemp_param_16,
	.param .f32 mdatatemp_param_17,
	.param .u32 mdatatemp_param_18,
	.param .u32 mdatatemp_param_19,
	.param .u32 mdatatemp_param_20,
	.param .u32 mdatatemp_param_21
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<38>;
	.reg .f32 	%f<135>;
	.reg .b32 	%r<201>;
	.reg .b64 	%rd<68>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd16, [mdatatemp_param_0];
	ld.param.u64 	%rd17, [mdatatemp_param_1];
	ld.param.u64 	%rd18, [mdatatemp_param_2];
	ld.param.u64 	%rd19, [mdatatemp_param_3];
	ld.param.u64 	%rd20, [mdatatemp_param_4];
	ld.param.u64 	%rd21, [mdatatemp_param_5];
	ld.param.u64 	%rd22, [mdatatemp_param_6];
	ld.param.u64 	%rd23, [mdatatemp_param_7];
	ld.param.u64 	%rd24, [mdatatemp_param_8];
	ld.param.u64 	%rd25, [mdatatemp_param_9];
	ld.param.u64 	%rd26, [mdatatemp_param_10];
	ld.param.u64 	%rd27, [mdatatemp_param_11];
	ld.param.u64 	%rd28, [mdatatemp_param_12];
	ld.param.f32 	%f126, [mdatatemp_param_13];
	ld.param.f32 	%f49, [mdatatemp_param_14];
	ld.param.f32 	%f50, [mdatatemp_param_15];
	ld.param.f32 	%f51, [mdatatemp_param_16];
	ld.param.f32 	%f52, [mdatatemp_param_17];
	ld.param.u32 	%r76, [mdatatemp_param_18];
	ld.param.u32 	%r77, [mdatatemp_param_19];
	ld.param.u32 	%r78, [mdatatemp_param_20];
	mov.u32 	%r79, %ntid.x;
	mov.u32 	%r80, %ctaid.x;
	mov.u32 	%r81, %tid.x;
	mad.lo.s32 	%r1, %r79, %r80, %r81;
	mov.u32 	%r82, %ntid.y;
	mov.u32 	%r83, %ctaid.y;
	mov.u32 	%r84, %tid.y;
	mad.lo.s32 	%r2, %r82, %r83, %r84;
	mov.u32 	%r85, %ntid.z;
	mov.u32 	%r86, %ctaid.z;
	mov.u32 	%r87, %tid.z;
	mad.lo.s32 	%r3, %r85, %r86, %r87;
	setp.ge.s32	%p1, %r2, %r77;
	setp.ge.s32	%p2, %r1, %r76;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r78;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_60;

	mad.lo.s32 	%r88, %r3, %r77, %r2;
	mad.lo.s32 	%r4, %r88, %r76, %r1;
	add.u64 	%rd1, %SPL, 0;
	abs.f32 	%f1, %f126;
	setp.neu.f32	%p6, %f1, 0f7F800000;
	mov.f32 	%f117, %f126;
	@%p6 bra 	BB0_3;

	mov.f32 	%f53, 0f00000000;
	mul.rn.f32 	%f117, %f126, %f53;

BB0_3:
	mul.f32 	%f54, %f117, 0f3F22F983;
	cvt.rni.s32.f32	%r190, %f54;
	cvt.rn.f32.s32	%f55, %r190;
	neg.f32 	%f56, %f55;
	mov.f32 	%f57, 0f3FC90FDA;
	fma.rn.f32 	%f58, %f56, %f57, %f117;
	mov.f32 	%f59, 0f33A22168;
	fma.rn.f32 	%f60, %f56, %f59, %f58;
	mov.f32 	%f61, 0f27C234C5;
	fma.rn.f32 	%f118, %f56, %f61, %f60;
	abs.f32 	%f62, %f117;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p7, %f62, 0f47CE4780;
	@%p7 bra 	BB0_14;

	mov.b32 	 %r6, %f117;
	shr.u32 	%r7, %r6, 23;
	shl.b32 	%r91, %r6, 8;
	or.b32  	%r8, %r91, -2147483648;
	mov.u32 	%r182, 0;
	mov.u64 	%rd64, __cudart_i2opi_f;
	mov.u32 	%r181, -6;
	mov.u64 	%rd65, %rd1;

BB0_5:
	.pragma "nounroll";
	ld.const.u32 	%r94, [%rd64];
	// inline asm
	{
	mad.lo.cc.u32   %r92, %r94, %r8, %r182;
	madc.hi.u32     %r182, %r94, %r8,  0;
	}
	// inline asm
	st.local.u32 	[%rd65], %r92;
	add.s64 	%rd65, %rd65, 4;
	add.s64 	%rd64, %rd64, 4;
	add.s32 	%r181, %r181, 1;
	setp.ne.s32	%p8, %r181, 0;
	@%p8 bra 	BB0_5;

	and.b32  	%r97, %r7, 255;
	add.s32 	%r98, %r97, -128;
	shr.u32 	%r99, %r98, 5;
	and.b32  	%r13, %r6, -2147483648;
	st.local.u32 	[%rd2], %r182;
	mov.u32 	%r100, 6;
	sub.s32 	%r101, %r100, %r99;
	mul.wide.s32 	%rd31, %r101, 4;
	add.s64 	%rd7, %rd1, %rd31;
	ld.local.u32 	%r183, [%rd7];
	ld.local.u32 	%r184, [%rd7+-4];
	and.b32  	%r16, %r7, 31;
	setp.eq.s32	%p9, %r16, 0;
	@%p9 bra 	BB0_8;

	mov.u32 	%r102, 32;
	sub.s32 	%r103, %r102, %r16;
	shr.u32 	%r104, %r184, %r103;
	shl.b32 	%r105, %r183, %r16;
	add.s32 	%r183, %r104, %r105;
	ld.local.u32 	%r106, [%rd7+-8];
	shr.u32 	%r107, %r106, %r103;
	shl.b32 	%r108, %r184, %r16;
	add.s32 	%r184, %r107, %r108;

BB0_8:
	shr.u32 	%r109, %r184, 30;
	shl.b32 	%r110, %r183, 2;
	add.s32 	%r185, %r109, %r110;
	shl.b32 	%r22, %r184, 2;
	shr.u32 	%r111, %r185, 31;
	shr.u32 	%r112, %r183, 30;
	add.s32 	%r23, %r111, %r112;
	setp.eq.s32	%p10, %r111, 0;
	@%p10 bra 	BB0_9;

	not.b32 	%r113, %r185;
	neg.s32 	%r187, %r22;
	setp.eq.s32	%p11, %r22, 0;
	selp.u32	%r114, 1, 0, %p11;
	add.s32 	%r185, %r114, %r113;
	xor.b32  	%r186, %r13, -2147483648;
	bra.uni 	BB0_11;

BB0_9:
	mov.u32 	%r186, %r13;
	mov.u32 	%r187, %r22;

BB0_11:
	clz.b32 	%r189, %r185;
	setp.eq.s32	%p12, %r189, 0;
	shl.b32 	%r115, %r185, %r189;
	mov.u32 	%r116, 32;
	sub.s32 	%r117, %r116, %r189;
	shr.u32 	%r118, %r187, %r117;
	add.s32 	%r119, %r118, %r115;
	selp.b32	%r31, %r185, %r119, %p12;
	mov.u32 	%r120, -921707870;
	mul.hi.u32 	%r188, %r31, %r120;
	setp.eq.s32	%p13, %r13, 0;
	neg.s32 	%r121, %r23;
	selp.b32	%r190, %r23, %r121, %p13;
	setp.lt.s32	%p14, %r188, 1;
	@%p14 bra 	BB0_13;

	mul.lo.s32 	%r122, %r31, -921707870;
	shr.u32 	%r123, %r122, 31;
	shl.b32 	%r124, %r188, 1;
	add.s32 	%r188, %r123, %r124;
	add.s32 	%r189, %r189, 1;

BB0_13:
	mov.u32 	%r125, 126;
	sub.s32 	%r126, %r125, %r189;
	shl.b32 	%r127, %r126, 23;
	add.s32 	%r128, %r188, 1;
	shr.u32 	%r129, %r128, 7;
	add.s32 	%r130, %r129, 1;
	shr.u32 	%r131, %r130, 1;
	add.s32 	%r132, %r131, %r127;
	or.b32  	%r133, %r132, %r186;
	mov.b32 	 %f118, %r133;

BB0_14:
	mul.rn.f32 	%f7, %f118, %f118;
	and.b32  	%r39, %r190, 1;
	setp.eq.s32	%p15, %r39, 0;
	@%p15 bra 	BB0_16;

	mov.f32 	%f63, 0fBAB6061A;
	mov.f32 	%f64, 0f37CCF5CE;
	fma.rn.f32 	%f119, %f64, %f7, %f63;
	bra.uni 	BB0_17;

BB0_16:
	mov.f32 	%f65, 0f3C08839E;
	mov.f32 	%f66, 0fB94CA1F9;
	fma.rn.f32 	%f119, %f66, %f7, %f65;

BB0_17:
	@%p15 bra 	BB0_19;

	mov.f32 	%f67, 0f3D2AAAA5;
	fma.rn.f32 	%f68, %f119, %f7, %f67;
	mov.f32 	%f69, 0fBF000000;
	fma.rn.f32 	%f120, %f68, %f7, %f69;
	bra.uni 	BB0_20;

BB0_19:
	mov.f32 	%f70, 0fBE2AAAA3;
	fma.rn.f32 	%f71, %f119, %f7, %f70;
	mov.f32 	%f72, 0f00000000;
	fma.rn.f32 	%f120, %f71, %f7, %f72;

BB0_20:
	fma.rn.f32 	%f122, %f120, %f118, %f118;
	@%p15 bra 	BB0_22;

	mov.f32 	%f73, 0f3F800000;
	fma.rn.f32 	%f122, %f120, %f7, %f73;

BB0_22:
	and.b32  	%r134, %r190, 2;
	setp.eq.s32	%p18, %r134, 0;
	@%p18 bra 	BB0_24;

	mov.f32 	%f74, 0f00000000;
	mov.f32 	%f75, 0fBF800000;
	fma.rn.f32 	%f122, %f122, %f75, %f74;

BB0_24:
	cvta.to.global.u64 	%rd32, %rd26;
	mul.wide.s32 	%rd33, %r4, 4;
	add.s64 	%rd8, %rd32, %rd33;
	setp.eq.s64	%p19, %rd26, 0;
	mov.f32 	%f123, %f122;
	@%p19 bra 	BB0_26;

	ld.global.nc.f32 	%f76, [%rd8];
	mul.f32 	%f123, %f122, %f76;

BB0_26:
	cvta.to.global.u64 	%rd34, %rd27;
	cvta.to.global.u64 	%rd35, %rd16;
	add.s64 	%rd37, %rd35, %rd33;
	ld.global.f32 	%f77, [%rd37];
	add.f32 	%f78, %f123, %f77;
	st.global.f32 	[%rd37], %f78;
	add.s64 	%rd9, %rd34, %rd33;
	setp.eq.s64	%p20, %rd27, 0;
	mov.f32 	%f124, %f122;
	@%p20 bra 	BB0_28;

	ld.global.nc.f32 	%f79, [%rd9];
	mul.f32 	%f124, %f122, %f79;

BB0_28:
	cvta.to.global.u64 	%rd38, %rd28;
	cvta.to.global.u64 	%rd39, %rd17;
	add.s64 	%rd41, %rd39, %rd33;
	ld.global.f32 	%f80, [%rd41];
	add.f32 	%f81, %f124, %f80;
	st.global.f32 	[%rd41], %f81;
	add.s64 	%rd10, %rd38, %rd33;
	setp.eq.s64	%p21, %rd28, 0;
	@%p21 bra 	BB0_30;

	ld.global.nc.f32 	%f82, [%rd10];
	mul.f32 	%f122, %f122, %f82;

BB0_30:
	cvta.to.global.u64 	%rd42, %rd18;
	add.s64 	%rd44, %rd42, %rd33;
	ld.global.f32 	%f83, [%rd44];
	add.f32 	%f84, %f122, %f83;
	st.global.f32 	[%rd44], %f84;
	@%p6 bra 	BB0_32;

	mov.f32 	%f85, 0f00000000;
	mul.rn.f32 	%f126, %f126, %f85;

BB0_32:
	mul.f32 	%f86, %f126, 0f3F22F983;
	cvt.rni.s32.f32	%r200, %f86;
	cvt.rn.f32.s32	%f87, %r200;
	neg.f32 	%f88, %f87;
	fma.rn.f32 	%f90, %f88, %f57, %f126;
	fma.rn.f32 	%f92, %f88, %f59, %f90;
	fma.rn.f32 	%f127, %f88, %f61, %f92;
	abs.f32 	%f94, %f126;
	setp.leu.f32	%p23, %f94, 0f47CE4780;
	@%p23 bra 	BB0_43;

	mov.b32 	 %r41, %f126;
	shr.u32 	%r42, %r41, 23;
	shl.b32 	%r137, %r41, 8;
	or.b32  	%r43, %r137, -2147483648;
	mov.u32 	%r192, 0;
	mov.u64 	%rd66, __cudart_i2opi_f;
	mov.u32 	%r191, -6;
	mov.u64 	%rd67, %rd1;

BB0_34:
	.pragma "nounroll";
	ld.const.u32 	%r140, [%rd66];
	// inline asm
	{
	mad.lo.cc.u32   %r138, %r140, %r43, %r192;
	madc.hi.u32     %r192, %r140, %r43,  0;
	}
	// inline asm
	st.local.u32 	[%rd67], %r138;
	add.s64 	%rd67, %rd67, 4;
	add.s64 	%rd66, %rd66, 4;
	add.s32 	%r191, %r191, 1;
	setp.ne.s32	%p24, %r191, 0;
	@%p24 bra 	BB0_34;

	and.b32  	%r143, %r42, 255;
	add.s32 	%r144, %r143, -128;
	shr.u32 	%r145, %r144, 5;
	and.b32  	%r48, %r41, -2147483648;
	st.local.u32 	[%rd2], %r192;
	mov.u32 	%r146, 6;
	sub.s32 	%r147, %r146, %r145;
	mul.wide.s32 	%rd46, %r147, 4;
	add.s64 	%rd15, %rd1, %rd46;
	ld.local.u32 	%r193, [%rd15];
	ld.local.u32 	%r194, [%rd15+-4];
	and.b32  	%r51, %r42, 31;
	setp.eq.s32	%p25, %r51, 0;
	@%p25 bra 	BB0_37;

	mov.u32 	%r148, 32;
	sub.s32 	%r149, %r148, %r51;
	shr.u32 	%r150, %r194, %r149;
	shl.b32 	%r151, %r193, %r51;
	add.s32 	%r193, %r150, %r151;
	ld.local.u32 	%r152, [%rd15+-8];
	shr.u32 	%r153, %r152, %r149;
	shl.b32 	%r154, %r194, %r51;
	add.s32 	%r194, %r153, %r154;

BB0_37:
	shr.u32 	%r155, %r194, 30;
	shl.b32 	%r156, %r193, 2;
	add.s32 	%r195, %r155, %r156;
	shl.b32 	%r57, %r194, 2;
	shr.u32 	%r157, %r195, 31;
	shr.u32 	%r158, %r193, 30;
	add.s32 	%r58, %r157, %r158;
	setp.eq.s32	%p26, %r157, 0;
	@%p26 bra 	BB0_38;

	not.b32 	%r159, %r195;
	neg.s32 	%r197, %r57;
	setp.eq.s32	%p27, %r57, 0;
	selp.u32	%r160, 1, 0, %p27;
	add.s32 	%r195, %r160, %r159;
	xor.b32  	%r196, %r48, -2147483648;
	bra.uni 	BB0_40;

BB0_38:
	mov.u32 	%r196, %r48;
	mov.u32 	%r197, %r57;

BB0_40:
	clz.b32 	%r199, %r195;
	setp.eq.s32	%p28, %r199, 0;
	shl.b32 	%r161, %r195, %r199;
	mov.u32 	%r162, 32;
	sub.s32 	%r163, %r162, %r199;
	shr.u32 	%r164, %r197, %r163;
	add.s32 	%r165, %r164, %r161;
	selp.b32	%r66, %r195, %r165, %p28;
	mov.u32 	%r166, -921707870;
	mul.hi.u32 	%r198, %r66, %r166;
	setp.eq.s32	%p29, %r48, 0;
	neg.s32 	%r167, %r58;
	selp.b32	%r200, %r58, %r167, %p29;
	setp.lt.s32	%p30, %r198, 1;
	@%p30 bra 	BB0_42;

	mul.lo.s32 	%r168, %r66, -921707870;
	shr.u32 	%r169, %r168, 31;
	shl.b32 	%r170, %r198, 1;
	add.s32 	%r198, %r169, %r170;
	add.s32 	%r199, %r199, 1;

BB0_42:
	mov.u32 	%r171, 126;
	sub.s32 	%r172, %r171, %r199;
	shl.b32 	%r173, %r172, 23;
	add.s32 	%r174, %r198, 1;
	shr.u32 	%r175, %r174, 7;
	add.s32 	%r176, %r175, 1;
	shr.u32 	%r177, %r176, 1;
	add.s32 	%r178, %r177, %r173;
	or.b32  	%r179, %r178, %r196;
	mov.b32 	 %f127, %r179;

BB0_43:
	mul.rn.f32 	%f30, %f127, %f127;
	add.s32 	%r74, %r200, 1;
	and.b32  	%r75, %r74, 1;
	setp.eq.s32	%p31, %r75, 0;
	@%p31 bra 	BB0_45;

	mov.f32 	%f95, 0fBAB6061A;
	mov.f32 	%f96, 0f37CCF5CE;
	fma.rn.f32 	%f128, %f96, %f30, %f95;
	bra.uni 	BB0_46;

BB0_45:
	mov.f32 	%f97, 0f3C08839E;
	mov.f32 	%f98, 0fB94CA1F9;
	fma.rn.f32 	%f128, %f98, %f30, %f97;

BB0_46:
	@%p31 bra 	BB0_48;

	mov.f32 	%f99, 0f3D2AAAA5;
	fma.rn.f32 	%f100, %f128, %f30, %f99;
	mov.f32 	%f101, 0fBF000000;
	fma.rn.f32 	%f129, %f100, %f30, %f101;
	bra.uni 	BB0_49;

BB0_48:
	mov.f32 	%f102, 0fBE2AAAA3;
	fma.rn.f32 	%f103, %f128, %f30, %f102;
	mov.f32 	%f104, 0f00000000;
	fma.rn.f32 	%f129, %f103, %f30, %f104;

BB0_49:
	fma.rn.f32 	%f131, %f129, %f127, %f127;
	@%p31 bra 	BB0_51;

	mov.f32 	%f105, 0f3F800000;
	fma.rn.f32 	%f131, %f129, %f30, %f105;

BB0_51:
	and.b32  	%r180, %r74, 2;
	setp.eq.s32	%p34, %r180, 0;
	@%p34 bra 	BB0_53;

	mov.f32 	%f106, 0f00000000;
	mov.f32 	%f107, 0fBF800000;
	fma.rn.f32 	%f131, %f131, %f107, %f106;

BB0_53:
	mov.f32 	%f132, %f131;
	@%p19 bra 	BB0_55;

	ld.global.nc.f32 	%f108, [%rd8];
	mul.f32 	%f132, %f131, %f108;

BB0_55:
	cvta.to.global.u64 	%rd47, %rd19;
	add.s64 	%rd49, %rd47, %rd33;
	ld.global.f32 	%f109, [%rd49];
	add.f32 	%f110, %f132, %f109;
	st.global.f32 	[%rd49], %f110;
	mov.f32 	%f133, %f131;
	@%p20 bra 	BB0_57;

	ld.global.nc.f32 	%f111, [%rd9];
	mul.f32 	%f133, %f131, %f111;

BB0_57:
	cvta.to.global.u64 	%rd50, %rd20;
	add.s64 	%rd52, %rd50, %rd33;
	ld.global.f32 	%f112, [%rd52];
	add.f32 	%f113, %f133, %f112;
	st.global.f32 	[%rd52], %f113;
	@%p21 bra 	BB0_59;

	ld.global.nc.f32 	%f114, [%rd10];
	mul.f32 	%f131, %f131, %f114;

BB0_59:
	cvta.to.global.u64 	%rd53, %rd25;
	cvta.to.global.u64 	%rd54, %rd24;
	cvta.to.global.u64 	%rd55, %rd23;
	cvta.to.global.u64 	%rd56, %rd22;
	cvta.to.global.u64 	%rd57, %rd21;
	add.s64 	%rd59, %rd57, %rd33;
	ld.global.f32 	%f115, [%rd59];
	add.f32 	%f116, %f131, %f115;
	st.global.f32 	[%rd59], %f116;
	add.s64 	%rd60, %rd56, %rd33;
	st.global.f32 	[%rd60], %f49;
	add.s64 	%rd61, %rd55, %rd33;
	st.global.f32 	[%rd61], %f50;
	add.s64 	%rd62, %rd54, %rd33;
	st.global.f32 	[%rd62], %f51;
	add.s64 	%rd63, %rd53, %rd33;
	st.global.f32 	[%rd63], %f52;

BB0_60:
	ret;
}


`
   mdatatemp_ptx_70 = `
.version 6.4
.target sm_70
.address_size 64

	// .globl	mdatatemp
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry mdatatemp(
	.param .u64 mdatatemp_param_0,
	.param .u64 mdatatemp_param_1,
	.param .u64 mdatatemp_param_2,
	.param .u64 mdatatemp_param_3,
	.param .u64 mdatatemp_param_4,
	.param .u64 mdatatemp_param_5,
	.param .u64 mdatatemp_param_6,
	.param .u64 mdatatemp_param_7,
	.param .u64 mdatatemp_param_8,
	.param .u64 mdatatemp_param_9,
	.param .u64 mdatatemp_param_10,
	.param .u64 mdatatemp_param_11,
	.param .u64 mdatatemp_param_12,
	.param .f32 mdatatemp_param_13,
	.param .f32 mdatatemp_param_14,
	.param .f32 mdatatemp_param_15,
	.param .f32 mdatatemp_param_16,
	.param .f32 mdatatemp_param_17,
	.param .u32 mdatatemp_param_18,
	.param .u32 mdatatemp_param_19,
	.param .u32 mdatatemp_param_20,
	.param .u32 mdatatemp_param_21
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<38>;
	.reg .f32 	%f<135>;
	.reg .b32 	%r<201>;
	.reg .b64 	%rd<68>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd16, [mdatatemp_param_0];
	ld.param.u64 	%rd17, [mdatatemp_param_1];
	ld.param.u64 	%rd18, [mdatatemp_param_2];
	ld.param.u64 	%rd19, [mdatatemp_param_3];
	ld.param.u64 	%rd20, [mdatatemp_param_4];
	ld.param.u64 	%rd21, [mdatatemp_param_5];
	ld.param.u64 	%rd22, [mdatatemp_param_6];
	ld.param.u64 	%rd23, [mdatatemp_param_7];
	ld.param.u64 	%rd24, [mdatatemp_param_8];
	ld.param.u64 	%rd25, [mdatatemp_param_9];
	ld.param.u64 	%rd26, [mdatatemp_param_10];
	ld.param.u64 	%rd27, [mdatatemp_param_11];
	ld.param.u64 	%rd28, [mdatatemp_param_12];
	ld.param.f32 	%f126, [mdatatemp_param_13];
	ld.param.f32 	%f49, [mdatatemp_param_14];
	ld.param.f32 	%f50, [mdatatemp_param_15];
	ld.param.f32 	%f51, [mdatatemp_param_16];
	ld.param.f32 	%f52, [mdatatemp_param_17];
	ld.param.u32 	%r76, [mdatatemp_param_18];
	ld.param.u32 	%r77, [mdatatemp_param_19];
	ld.param.u32 	%r78, [mdatatemp_param_20];
	mov.u32 	%r79, %ntid.x;
	mov.u32 	%r80, %ctaid.x;
	mov.u32 	%r81, %tid.x;
	mad.lo.s32 	%r1, %r79, %r80, %r81;
	mov.u32 	%r82, %ntid.y;
	mov.u32 	%r83, %ctaid.y;
	mov.u32 	%r84, %tid.y;
	mad.lo.s32 	%r2, %r82, %r83, %r84;
	mov.u32 	%r85, %ntid.z;
	mov.u32 	%r86, %ctaid.z;
	mov.u32 	%r87, %tid.z;
	mad.lo.s32 	%r3, %r85, %r86, %r87;
	setp.ge.s32	%p1, %r2, %r77;
	setp.ge.s32	%p2, %r1, %r76;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r78;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_60;

	mad.lo.s32 	%r88, %r3, %r77, %r2;
	mad.lo.s32 	%r4, %r88, %r76, %r1;
	add.u64 	%rd1, %SPL, 0;
	abs.f32 	%f1, %f126;
	setp.neu.f32	%p6, %f1, 0f7F800000;
	mov.f32 	%f117, %f126;
	@%p6 bra 	BB0_3;

	mov.f32 	%f53, 0f00000000;
	mul.rn.f32 	%f117, %f126, %f53;

BB0_3:
	mul.f32 	%f54, %f117, 0f3F22F983;
	cvt.rni.s32.f32	%r190, %f54;
	cvt.rn.f32.s32	%f55, %r190;
	neg.f32 	%f56, %f55;
	mov.f32 	%f57, 0f3FC90FDA;
	fma.rn.f32 	%f58, %f56, %f57, %f117;
	mov.f32 	%f59, 0f33A22168;
	fma.rn.f32 	%f60, %f56, %f59, %f58;
	mov.f32 	%f61, 0f27C234C5;
	fma.rn.f32 	%f118, %f56, %f61, %f60;
	abs.f32 	%f62, %f117;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p7, %f62, 0f47CE4780;
	@%p7 bra 	BB0_14;

	mov.b32 	 %r6, %f117;
	shr.u32 	%r7, %r6, 23;
	shl.b32 	%r91, %r6, 8;
	or.b32  	%r8, %r91, -2147483648;
	mov.u32 	%r182, 0;
	mov.u64 	%rd64, __cudart_i2opi_f;
	mov.u32 	%r181, -6;
	mov.u64 	%rd65, %rd1;

BB0_5:
	.pragma "nounroll";
	ld.const.u32 	%r94, [%rd64];
	// inline asm
	{
	mad.lo.cc.u32   %r92, %r94, %r8, %r182;
	madc.hi.u32     %r182, %r94, %r8,  0;
	}
	// inline asm
	st.local.u32 	[%rd65], %r92;
	add.s64 	%rd65, %rd65, 4;
	add.s64 	%rd64, %rd64, 4;
	add.s32 	%r181, %r181, 1;
	setp.ne.s32	%p8, %r181, 0;
	@%p8 bra 	BB0_5;

	and.b32  	%r97, %r7, 255;
	add.s32 	%r98, %r97, -128;
	shr.u32 	%r99, %r98, 5;
	and.b32  	%r13, %r6, -2147483648;
	st.local.u32 	[%rd2], %r182;
	mov.u32 	%r100, 6;
	sub.s32 	%r101, %r100, %r99;
	mul.wide.s32 	%rd31, %r101, 4;
	add.s64 	%rd7, %rd1, %rd31;
	ld.local.u32 	%r183, [%rd7];
	ld.local.u32 	%r184, [%rd7+-4];
	and.b32  	%r16, %r7, 31;
	setp.eq.s32	%p9, %r16, 0;
	@%p9 bra 	BB0_8;

	mov.u32 	%r102, 32;
	sub.s32 	%r103, %r102, %r16;
	shr.u32 	%r104, %r184, %r103;
	shl.b32 	%r105, %r183, %r16;
	add.s32 	%r183, %r104, %r105;
	ld.local.u32 	%r106, [%rd7+-8];
	shr.u32 	%r107, %r106, %r103;
	shl.b32 	%r108, %r184, %r16;
	add.s32 	%r184, %r107, %r108;

BB0_8:
	shr.u32 	%r109, %r184, 30;
	shl.b32 	%r110, %r183, 2;
	add.s32 	%r185, %r109, %r110;
	shl.b32 	%r22, %r184, 2;
	shr.u32 	%r111, %r185, 31;
	shr.u32 	%r112, %r183, 30;
	add.s32 	%r23, %r111, %r112;
	setp.eq.s32	%p10, %r111, 0;
	@%p10 bra 	BB0_9;

	not.b32 	%r113, %r185;
	neg.s32 	%r187, %r22;
	setp.eq.s32	%p11, %r22, 0;
	selp.u32	%r114, 1, 0, %p11;
	add.s32 	%r185, %r114, %r113;
	xor.b32  	%r186, %r13, -2147483648;
	bra.uni 	BB0_11;

BB0_9:
	mov.u32 	%r186, %r13;
	mov.u32 	%r187, %r22;

BB0_11:
	clz.b32 	%r189, %r185;
	setp.eq.s32	%p12, %r189, 0;
	shl.b32 	%r115, %r185, %r189;
	mov.u32 	%r116, 32;
	sub.s32 	%r117, %r116, %r189;
	shr.u32 	%r118, %r187, %r117;
	add.s32 	%r119, %r118, %r115;
	selp.b32	%r31, %r185, %r119, %p12;
	mov.u32 	%r120, -921707870;
	mul.hi.u32 	%r188, %r31, %r120;
	setp.eq.s32	%p13, %r13, 0;
	neg.s32 	%r121, %r23;
	selp.b32	%r190, %r23, %r121, %p13;
	setp.lt.s32	%p14, %r188, 1;
	@%p14 bra 	BB0_13;

	mul.lo.s32 	%r122, %r31, -921707870;
	shr.u32 	%r123, %r122, 31;
	shl.b32 	%r124, %r188, 1;
	add.s32 	%r188, %r123, %r124;
	add.s32 	%r189, %r189, 1;

BB0_13:
	mov.u32 	%r125, 126;
	sub.s32 	%r126, %r125, %r189;
	shl.b32 	%r127, %r126, 23;
	add.s32 	%r128, %r188, 1;
	shr.u32 	%r129, %r128, 7;
	add.s32 	%r130, %r129, 1;
	shr.u32 	%r131, %r130, 1;
	add.s32 	%r132, %r131, %r127;
	or.b32  	%r133, %r132, %r186;
	mov.b32 	 %f118, %r133;

BB0_14:
	mul.rn.f32 	%f7, %f118, %f118;
	and.b32  	%r39, %r190, 1;
	setp.eq.s32	%p15, %r39, 0;
	@%p15 bra 	BB0_16;

	mov.f32 	%f63, 0fBAB6061A;
	mov.f32 	%f64, 0f37CCF5CE;
	fma.rn.f32 	%f119, %f64, %f7, %f63;
	bra.uni 	BB0_17;

BB0_16:
	mov.f32 	%f65, 0f3C08839E;
	mov.f32 	%f66, 0fB94CA1F9;
	fma.rn.f32 	%f119, %f66, %f7, %f65;

BB0_17:
	@%p15 bra 	BB0_19;

	mov.f32 	%f67, 0f3D2AAAA5;
	fma.rn.f32 	%f68, %f119, %f7, %f67;
	mov.f32 	%f69, 0fBF000000;
	fma.rn.f32 	%f120, %f68, %f7, %f69;
	bra.uni 	BB0_20;

BB0_19:
	mov.f32 	%f70, 0fBE2AAAA3;
	fma.rn.f32 	%f71, %f119, %f7, %f70;
	mov.f32 	%f72, 0f00000000;
	fma.rn.f32 	%f120, %f71, %f7, %f72;

BB0_20:
	fma.rn.f32 	%f122, %f120, %f118, %f118;
	@%p15 bra 	BB0_22;

	mov.f32 	%f73, 0f3F800000;
	fma.rn.f32 	%f122, %f120, %f7, %f73;

BB0_22:
	and.b32  	%r134, %r190, 2;
	setp.eq.s32	%p18, %r134, 0;
	@%p18 bra 	BB0_24;

	mov.f32 	%f74, 0f00000000;
	mov.f32 	%f75, 0fBF800000;
	fma.rn.f32 	%f122, %f122, %f75, %f74;

BB0_24:
	cvta.to.global.u64 	%rd32, %rd26;
	mul.wide.s32 	%rd33, %r4, 4;
	add.s64 	%rd8, %rd32, %rd33;
	setp.eq.s64	%p19, %rd26, 0;
	mov.f32 	%f123, %f122;
	@%p19 bra 	BB0_26;

	ld.global.nc.f32 	%f76, [%rd8];
	mul.f32 	%f123, %f122, %f76;

BB0_26:
	cvta.to.global.u64 	%rd34, %rd27;
	cvta.to.global.u64 	%rd35, %rd16;
	add.s64 	%rd37, %rd35, %rd33;
	ld.global.f32 	%f77, [%rd37];
	add.f32 	%f78, %f123, %f77;
	st.global.f32 	[%rd37], %f78;
	add.s64 	%rd9, %rd34, %rd33;
	setp.eq.s64	%p20, %rd27, 0;
	mov.f32 	%f124, %f122;
	@%p20 bra 	BB0_28;

	ld.global.nc.f32 	%f79, [%rd9];
	mul.f32 	%f124, %f122, %f79;

BB0_28:
	cvta.to.global.u64 	%rd38, %rd28;
	cvta.to.global.u64 	%rd39, %rd17;
	add.s64 	%rd41, %rd39, %rd33;
	ld.global.f32 	%f80, [%rd41];
	add.f32 	%f81, %f124, %f80;
	st.global.f32 	[%rd41], %f81;
	add.s64 	%rd10, %rd38, %rd33;
	setp.eq.s64	%p21, %rd28, 0;
	@%p21 bra 	BB0_30;

	ld.global.nc.f32 	%f82, [%rd10];
	mul.f32 	%f122, %f122, %f82;

BB0_30:
	cvta.to.global.u64 	%rd42, %rd18;
	add.s64 	%rd44, %rd42, %rd33;
	ld.global.f32 	%f83, [%rd44];
	add.f32 	%f84, %f122, %f83;
	st.global.f32 	[%rd44], %f84;
	@%p6 bra 	BB0_32;

	mov.f32 	%f85, 0f00000000;
	mul.rn.f32 	%f126, %f126, %f85;

BB0_32:
	mul.f32 	%f86, %f126, 0f3F22F983;
	cvt.rni.s32.f32	%r200, %f86;
	cvt.rn.f32.s32	%f87, %r200;
	neg.f32 	%f88, %f87;
	fma.rn.f32 	%f90, %f88, %f57, %f126;
	fma.rn.f32 	%f92, %f88, %f59, %f90;
	fma.rn.f32 	%f127, %f88, %f61, %f92;
	abs.f32 	%f94, %f126;
	setp.leu.f32	%p23, %f94, 0f47CE4780;
	@%p23 bra 	BB0_43;

	mov.b32 	 %r41, %f126;
	shr.u32 	%r42, %r41, 23;
	shl.b32 	%r137, %r41, 8;
	or.b32  	%r43, %r137, -2147483648;
	mov.u32 	%r192, 0;
	mov.u64 	%rd66, __cudart_i2opi_f;
	mov.u32 	%r191, -6;
	mov.u64 	%rd67, %rd1;

BB0_34:
	.pragma "nounroll";
	ld.const.u32 	%r140, [%rd66];
	// inline asm
	{
	mad.lo.cc.u32   %r138, %r140, %r43, %r192;
	madc.hi.u32     %r192, %r140, %r43,  0;
	}
	// inline asm
	st.local.u32 	[%rd67], %r138;
	add.s64 	%rd67, %rd67, 4;
	add.s64 	%rd66, %rd66, 4;
	add.s32 	%r191, %r191, 1;
	setp.ne.s32	%p24, %r191, 0;
	@%p24 bra 	BB0_34;

	and.b32  	%r143, %r42, 255;
	add.s32 	%r144, %r143, -128;
	shr.u32 	%r145, %r144, 5;
	and.b32  	%r48, %r41, -2147483648;
	st.local.u32 	[%rd2], %r192;
	mov.u32 	%r146, 6;
	sub.s32 	%r147, %r146, %r145;
	mul.wide.s32 	%rd46, %r147, 4;
	add.s64 	%rd15, %rd1, %rd46;
	ld.local.u32 	%r193, [%rd15];
	ld.local.u32 	%r194, [%rd15+-4];
	and.b32  	%r51, %r42, 31;
	setp.eq.s32	%p25, %r51, 0;
	@%p25 bra 	BB0_37;

	mov.u32 	%r148, 32;
	sub.s32 	%r149, %r148, %r51;
	shr.u32 	%r150, %r194, %r149;
	shl.b32 	%r151, %r193, %r51;
	add.s32 	%r193, %r150, %r151;
	ld.local.u32 	%r152, [%rd15+-8];
	shr.u32 	%r153, %r152, %r149;
	shl.b32 	%r154, %r194, %r51;
	add.s32 	%r194, %r153, %r154;

BB0_37:
	shr.u32 	%r155, %r194, 30;
	shl.b32 	%r156, %r193, 2;
	add.s32 	%r195, %r155, %r156;
	shl.b32 	%r57, %r194, 2;
	shr.u32 	%r157, %r195, 31;
	shr.u32 	%r158, %r193, 30;
	add.s32 	%r58, %r157, %r158;
	setp.eq.s32	%p26, %r157, 0;
	@%p26 bra 	BB0_38;

	not.b32 	%r159, %r195;
	neg.s32 	%r197, %r57;
	setp.eq.s32	%p27, %r57, 0;
	selp.u32	%r160, 1, 0, %p27;
	add.s32 	%r195, %r160, %r159;
	xor.b32  	%r196, %r48, -2147483648;
	bra.uni 	BB0_40;

BB0_38:
	mov.u32 	%r196, %r48;
	mov.u32 	%r197, %r57;

BB0_40:
	clz.b32 	%r199, %r195;
	setp.eq.s32	%p28, %r199, 0;
	shl.b32 	%r161, %r195, %r199;
	mov.u32 	%r162, 32;
	sub.s32 	%r163, %r162, %r199;
	shr.u32 	%r164, %r197, %r163;
	add.s32 	%r165, %r164, %r161;
	selp.b32	%r66, %r195, %r165, %p28;
	mov.u32 	%r166, -921707870;
	mul.hi.u32 	%r198, %r66, %r166;
	setp.eq.s32	%p29, %r48, 0;
	neg.s32 	%r167, %r58;
	selp.b32	%r200, %r58, %r167, %p29;
	setp.lt.s32	%p30, %r198, 1;
	@%p30 bra 	BB0_42;

	mul.lo.s32 	%r168, %r66, -921707870;
	shr.u32 	%r169, %r168, 31;
	shl.b32 	%r170, %r198, 1;
	add.s32 	%r198, %r169, %r170;
	add.s32 	%r199, %r199, 1;

BB0_42:
	mov.u32 	%r171, 126;
	sub.s32 	%r172, %r171, %r199;
	shl.b32 	%r173, %r172, 23;
	add.s32 	%r174, %r198, 1;
	shr.u32 	%r175, %r174, 7;
	add.s32 	%r176, %r175, 1;
	shr.u32 	%r177, %r176, 1;
	add.s32 	%r178, %r177, %r173;
	or.b32  	%r179, %r178, %r196;
	mov.b32 	 %f127, %r179;

BB0_43:
	mul.rn.f32 	%f30, %f127, %f127;
	add.s32 	%r74, %r200, 1;
	and.b32  	%r75, %r74, 1;
	setp.eq.s32	%p31, %r75, 0;
	@%p31 bra 	BB0_45;

	mov.f32 	%f95, 0fBAB6061A;
	mov.f32 	%f96, 0f37CCF5CE;
	fma.rn.f32 	%f128, %f96, %f30, %f95;
	bra.uni 	BB0_46;

BB0_45:
	mov.f32 	%f97, 0f3C08839E;
	mov.f32 	%f98, 0fB94CA1F9;
	fma.rn.f32 	%f128, %f98, %f30, %f97;

BB0_46:
	@%p31 bra 	BB0_48;

	mov.f32 	%f99, 0f3D2AAAA5;
	fma.rn.f32 	%f100, %f128, %f30, %f99;
	mov.f32 	%f101, 0fBF000000;
	fma.rn.f32 	%f129, %f100, %f30, %f101;
	bra.uni 	BB0_49;

BB0_48:
	mov.f32 	%f102, 0fBE2AAAA3;
	fma.rn.f32 	%f103, %f128, %f30, %f102;
	mov.f32 	%f104, 0f00000000;
	fma.rn.f32 	%f129, %f103, %f30, %f104;

BB0_49:
	fma.rn.f32 	%f131, %f129, %f127, %f127;
	@%p31 bra 	BB0_51;

	mov.f32 	%f105, 0f3F800000;
	fma.rn.f32 	%f131, %f129, %f30, %f105;

BB0_51:
	and.b32  	%r180, %r74, 2;
	setp.eq.s32	%p34, %r180, 0;
	@%p34 bra 	BB0_53;

	mov.f32 	%f106, 0f00000000;
	mov.f32 	%f107, 0fBF800000;
	fma.rn.f32 	%f131, %f131, %f107, %f106;

BB0_53:
	mov.f32 	%f132, %f131;
	@%p19 bra 	BB0_55;

	ld.global.nc.f32 	%f108, [%rd8];
	mul.f32 	%f132, %f131, %f108;

BB0_55:
	cvta.to.global.u64 	%rd47, %rd19;
	add.s64 	%rd49, %rd47, %rd33;
	ld.global.f32 	%f109, [%rd49];
	add.f32 	%f110, %f132, %f109;
	st.global.f32 	[%rd49], %f110;
	mov.f32 	%f133, %f131;
	@%p20 bra 	BB0_57;

	ld.global.nc.f32 	%f111, [%rd9];
	mul.f32 	%f133, %f131, %f111;

BB0_57:
	cvta.to.global.u64 	%rd50, %rd20;
	add.s64 	%rd52, %rd50, %rd33;
	ld.global.f32 	%f112, [%rd52];
	add.f32 	%f113, %f133, %f112;
	st.global.f32 	[%rd52], %f113;
	@%p21 bra 	BB0_59;

	ld.global.nc.f32 	%f114, [%rd10];
	mul.f32 	%f131, %f131, %f114;

BB0_59:
	cvta.to.global.u64 	%rd53, %rd25;
	cvta.to.global.u64 	%rd54, %rd24;
	cvta.to.global.u64 	%rd55, %rd23;
	cvta.to.global.u64 	%rd56, %rd22;
	cvta.to.global.u64 	%rd57, %rd21;
	add.s64 	%rd59, %rd57, %rd33;
	ld.global.f32 	%f115, [%rd59];
	add.f32 	%f116, %f131, %f115;
	st.global.f32 	[%rd59], %f116;
	add.s64 	%rd60, %rd56, %rd33;
	st.global.f32 	[%rd60], %f49;
	add.s64 	%rd61, %rd55, %rd33;
	st.global.f32 	[%rd61], %f50;
	add.s64 	%rd62, %rd54, %rd33;
	st.global.f32 	[%rd62], %f51;
	add.s64 	%rd63, %rd53, %rd33;
	st.global.f32 	[%rd63], %f52;

BB0_60:
	ret;
}


`
   mdatatemp_ptx_75 = `
.version 6.4
.target sm_75
.address_size 64

	// .globl	mdatatemp
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry mdatatemp(
	.param .u64 mdatatemp_param_0,
	.param .u64 mdatatemp_param_1,
	.param .u64 mdatatemp_param_2,
	.param .u64 mdatatemp_param_3,
	.param .u64 mdatatemp_param_4,
	.param .u64 mdatatemp_param_5,
	.param .u64 mdatatemp_param_6,
	.param .u64 mdatatemp_param_7,
	.param .u64 mdatatemp_param_8,
	.param .u64 mdatatemp_param_9,
	.param .u64 mdatatemp_param_10,
	.param .u64 mdatatemp_param_11,
	.param .u64 mdatatemp_param_12,
	.param .f32 mdatatemp_param_13,
	.param .f32 mdatatemp_param_14,
	.param .f32 mdatatemp_param_15,
	.param .f32 mdatatemp_param_16,
	.param .f32 mdatatemp_param_17,
	.param .u32 mdatatemp_param_18,
	.param .u32 mdatatemp_param_19,
	.param .u32 mdatatemp_param_20,
	.param .u32 mdatatemp_param_21
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<38>;
	.reg .f32 	%f<135>;
	.reg .b32 	%r<201>;
	.reg .b64 	%rd<68>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd16, [mdatatemp_param_0];
	ld.param.u64 	%rd17, [mdatatemp_param_1];
	ld.param.u64 	%rd18, [mdatatemp_param_2];
	ld.param.u64 	%rd19, [mdatatemp_param_3];
	ld.param.u64 	%rd20, [mdatatemp_param_4];
	ld.param.u64 	%rd21, [mdatatemp_param_5];
	ld.param.u64 	%rd22, [mdatatemp_param_6];
	ld.param.u64 	%rd23, [mdatatemp_param_7];
	ld.param.u64 	%rd24, [mdatatemp_param_8];
	ld.param.u64 	%rd25, [mdatatemp_param_9];
	ld.param.u64 	%rd26, [mdatatemp_param_10];
	ld.param.u64 	%rd27, [mdatatemp_param_11];
	ld.param.u64 	%rd28, [mdatatemp_param_12];
	ld.param.f32 	%f126, [mdatatemp_param_13];
	ld.param.f32 	%f49, [mdatatemp_param_14];
	ld.param.f32 	%f50, [mdatatemp_param_15];
	ld.param.f32 	%f51, [mdatatemp_param_16];
	ld.param.f32 	%f52, [mdatatemp_param_17];
	ld.param.u32 	%r76, [mdatatemp_param_18];
	ld.param.u32 	%r77, [mdatatemp_param_19];
	ld.param.u32 	%r78, [mdatatemp_param_20];
	mov.u32 	%r79, %ntid.x;
	mov.u32 	%r80, %ctaid.x;
	mov.u32 	%r81, %tid.x;
	mad.lo.s32 	%r1, %r79, %r80, %r81;
	mov.u32 	%r82, %ntid.y;
	mov.u32 	%r83, %ctaid.y;
	mov.u32 	%r84, %tid.y;
	mad.lo.s32 	%r2, %r82, %r83, %r84;
	mov.u32 	%r85, %ntid.z;
	mov.u32 	%r86, %ctaid.z;
	mov.u32 	%r87, %tid.z;
	mad.lo.s32 	%r3, %r85, %r86, %r87;
	setp.ge.s32	%p1, %r2, %r77;
	setp.ge.s32	%p2, %r1, %r76;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r78;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_60;

	mad.lo.s32 	%r88, %r3, %r77, %r2;
	mad.lo.s32 	%r4, %r88, %r76, %r1;
	add.u64 	%rd1, %SPL, 0;
	abs.f32 	%f1, %f126;
	setp.neu.f32	%p6, %f1, 0f7F800000;
	mov.f32 	%f117, %f126;
	@%p6 bra 	BB0_3;

	mov.f32 	%f53, 0f00000000;
	mul.rn.f32 	%f117, %f126, %f53;

BB0_3:
	mul.f32 	%f54, %f117, 0f3F22F983;
	cvt.rni.s32.f32	%r190, %f54;
	cvt.rn.f32.s32	%f55, %r190;
	neg.f32 	%f56, %f55;
	mov.f32 	%f57, 0f3FC90FDA;
	fma.rn.f32 	%f58, %f56, %f57, %f117;
	mov.f32 	%f59, 0f33A22168;
	fma.rn.f32 	%f60, %f56, %f59, %f58;
	mov.f32 	%f61, 0f27C234C5;
	fma.rn.f32 	%f118, %f56, %f61, %f60;
	abs.f32 	%f62, %f117;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p7, %f62, 0f47CE4780;
	@%p7 bra 	BB0_14;

	mov.b32 	 %r6, %f117;
	shr.u32 	%r7, %r6, 23;
	shl.b32 	%r91, %r6, 8;
	or.b32  	%r8, %r91, -2147483648;
	mov.u32 	%r182, 0;
	mov.u64 	%rd64, __cudart_i2opi_f;
	mov.u32 	%r181, -6;
	mov.u64 	%rd65, %rd1;

BB0_5:
	.pragma "nounroll";
	ld.const.u32 	%r94, [%rd64];
	// inline asm
	{
	mad.lo.cc.u32   %r92, %r94, %r8, %r182;
	madc.hi.u32     %r182, %r94, %r8,  0;
	}
	// inline asm
	st.local.u32 	[%rd65], %r92;
	add.s64 	%rd65, %rd65, 4;
	add.s64 	%rd64, %rd64, 4;
	add.s32 	%r181, %r181, 1;
	setp.ne.s32	%p8, %r181, 0;
	@%p8 bra 	BB0_5;

	and.b32  	%r97, %r7, 255;
	add.s32 	%r98, %r97, -128;
	shr.u32 	%r99, %r98, 5;
	and.b32  	%r13, %r6, -2147483648;
	st.local.u32 	[%rd2], %r182;
	mov.u32 	%r100, 6;
	sub.s32 	%r101, %r100, %r99;
	mul.wide.s32 	%rd31, %r101, 4;
	add.s64 	%rd7, %rd1, %rd31;
	ld.local.u32 	%r183, [%rd7];
	ld.local.u32 	%r184, [%rd7+-4];
	and.b32  	%r16, %r7, 31;
	setp.eq.s32	%p9, %r16, 0;
	@%p9 bra 	BB0_8;

	mov.u32 	%r102, 32;
	sub.s32 	%r103, %r102, %r16;
	shr.u32 	%r104, %r184, %r103;
	shl.b32 	%r105, %r183, %r16;
	add.s32 	%r183, %r104, %r105;
	ld.local.u32 	%r106, [%rd7+-8];
	shr.u32 	%r107, %r106, %r103;
	shl.b32 	%r108, %r184, %r16;
	add.s32 	%r184, %r107, %r108;

BB0_8:
	shr.u32 	%r109, %r184, 30;
	shl.b32 	%r110, %r183, 2;
	add.s32 	%r185, %r109, %r110;
	shl.b32 	%r22, %r184, 2;
	shr.u32 	%r111, %r185, 31;
	shr.u32 	%r112, %r183, 30;
	add.s32 	%r23, %r111, %r112;
	setp.eq.s32	%p10, %r111, 0;
	@%p10 bra 	BB0_9;

	not.b32 	%r113, %r185;
	neg.s32 	%r187, %r22;
	setp.eq.s32	%p11, %r22, 0;
	selp.u32	%r114, 1, 0, %p11;
	add.s32 	%r185, %r114, %r113;
	xor.b32  	%r186, %r13, -2147483648;
	bra.uni 	BB0_11;

BB0_9:
	mov.u32 	%r186, %r13;
	mov.u32 	%r187, %r22;

BB0_11:
	clz.b32 	%r189, %r185;
	setp.eq.s32	%p12, %r189, 0;
	shl.b32 	%r115, %r185, %r189;
	mov.u32 	%r116, 32;
	sub.s32 	%r117, %r116, %r189;
	shr.u32 	%r118, %r187, %r117;
	add.s32 	%r119, %r118, %r115;
	selp.b32	%r31, %r185, %r119, %p12;
	mov.u32 	%r120, -921707870;
	mul.hi.u32 	%r188, %r31, %r120;
	setp.eq.s32	%p13, %r13, 0;
	neg.s32 	%r121, %r23;
	selp.b32	%r190, %r23, %r121, %p13;
	setp.lt.s32	%p14, %r188, 1;
	@%p14 bra 	BB0_13;

	mul.lo.s32 	%r122, %r31, -921707870;
	shr.u32 	%r123, %r122, 31;
	shl.b32 	%r124, %r188, 1;
	add.s32 	%r188, %r123, %r124;
	add.s32 	%r189, %r189, 1;

BB0_13:
	mov.u32 	%r125, 126;
	sub.s32 	%r126, %r125, %r189;
	shl.b32 	%r127, %r126, 23;
	add.s32 	%r128, %r188, 1;
	shr.u32 	%r129, %r128, 7;
	add.s32 	%r130, %r129, 1;
	shr.u32 	%r131, %r130, 1;
	add.s32 	%r132, %r131, %r127;
	or.b32  	%r133, %r132, %r186;
	mov.b32 	 %f118, %r133;

BB0_14:
	mul.rn.f32 	%f7, %f118, %f118;
	and.b32  	%r39, %r190, 1;
	setp.eq.s32	%p15, %r39, 0;
	@%p15 bra 	BB0_16;

	mov.f32 	%f63, 0fBAB6061A;
	mov.f32 	%f64, 0f37CCF5CE;
	fma.rn.f32 	%f119, %f64, %f7, %f63;
	bra.uni 	BB0_17;

BB0_16:
	mov.f32 	%f65, 0f3C08839E;
	mov.f32 	%f66, 0fB94CA1F9;
	fma.rn.f32 	%f119, %f66, %f7, %f65;

BB0_17:
	@%p15 bra 	BB0_19;

	mov.f32 	%f67, 0f3D2AAAA5;
	fma.rn.f32 	%f68, %f119, %f7, %f67;
	mov.f32 	%f69, 0fBF000000;
	fma.rn.f32 	%f120, %f68, %f7, %f69;
	bra.uni 	BB0_20;

BB0_19:
	mov.f32 	%f70, 0fBE2AAAA3;
	fma.rn.f32 	%f71, %f119, %f7, %f70;
	mov.f32 	%f72, 0f00000000;
	fma.rn.f32 	%f120, %f71, %f7, %f72;

BB0_20:
	fma.rn.f32 	%f122, %f120, %f118, %f118;
	@%p15 bra 	BB0_22;

	mov.f32 	%f73, 0f3F800000;
	fma.rn.f32 	%f122, %f120, %f7, %f73;

BB0_22:
	and.b32  	%r134, %r190, 2;
	setp.eq.s32	%p18, %r134, 0;
	@%p18 bra 	BB0_24;

	mov.f32 	%f74, 0f00000000;
	mov.f32 	%f75, 0fBF800000;
	fma.rn.f32 	%f122, %f122, %f75, %f74;

BB0_24:
	cvta.to.global.u64 	%rd32, %rd26;
	mul.wide.s32 	%rd33, %r4, 4;
	add.s64 	%rd8, %rd32, %rd33;
	setp.eq.s64	%p19, %rd26, 0;
	mov.f32 	%f123, %f122;
	@%p19 bra 	BB0_26;

	ld.global.nc.f32 	%f76, [%rd8];
	mul.f32 	%f123, %f122, %f76;

BB0_26:
	cvta.to.global.u64 	%rd34, %rd27;
	cvta.to.global.u64 	%rd35, %rd16;
	add.s64 	%rd37, %rd35, %rd33;
	ld.global.f32 	%f77, [%rd37];
	add.f32 	%f78, %f123, %f77;
	st.global.f32 	[%rd37], %f78;
	add.s64 	%rd9, %rd34, %rd33;
	setp.eq.s64	%p20, %rd27, 0;
	mov.f32 	%f124, %f122;
	@%p20 bra 	BB0_28;

	ld.global.nc.f32 	%f79, [%rd9];
	mul.f32 	%f124, %f122, %f79;

BB0_28:
	cvta.to.global.u64 	%rd38, %rd28;
	cvta.to.global.u64 	%rd39, %rd17;
	add.s64 	%rd41, %rd39, %rd33;
	ld.global.f32 	%f80, [%rd41];
	add.f32 	%f81, %f124, %f80;
	st.global.f32 	[%rd41], %f81;
	add.s64 	%rd10, %rd38, %rd33;
	setp.eq.s64	%p21, %rd28, 0;
	@%p21 bra 	BB0_30;

	ld.global.nc.f32 	%f82, [%rd10];
	mul.f32 	%f122, %f122, %f82;

BB0_30:
	cvta.to.global.u64 	%rd42, %rd18;
	add.s64 	%rd44, %rd42, %rd33;
	ld.global.f32 	%f83, [%rd44];
	add.f32 	%f84, %f122, %f83;
	st.global.f32 	[%rd44], %f84;
	@%p6 bra 	BB0_32;

	mov.f32 	%f85, 0f00000000;
	mul.rn.f32 	%f126, %f126, %f85;

BB0_32:
	mul.f32 	%f86, %f126, 0f3F22F983;
	cvt.rni.s32.f32	%r200, %f86;
	cvt.rn.f32.s32	%f87, %r200;
	neg.f32 	%f88, %f87;
	fma.rn.f32 	%f90, %f88, %f57, %f126;
	fma.rn.f32 	%f92, %f88, %f59, %f90;
	fma.rn.f32 	%f127, %f88, %f61, %f92;
	abs.f32 	%f94, %f126;
	setp.leu.f32	%p23, %f94, 0f47CE4780;
	@%p23 bra 	BB0_43;

	mov.b32 	 %r41, %f126;
	shr.u32 	%r42, %r41, 23;
	shl.b32 	%r137, %r41, 8;
	or.b32  	%r43, %r137, -2147483648;
	mov.u32 	%r192, 0;
	mov.u64 	%rd66, __cudart_i2opi_f;
	mov.u32 	%r191, -6;
	mov.u64 	%rd67, %rd1;

BB0_34:
	.pragma "nounroll";
	ld.const.u32 	%r140, [%rd66];
	// inline asm
	{
	mad.lo.cc.u32   %r138, %r140, %r43, %r192;
	madc.hi.u32     %r192, %r140, %r43,  0;
	}
	// inline asm
	st.local.u32 	[%rd67], %r138;
	add.s64 	%rd67, %rd67, 4;
	add.s64 	%rd66, %rd66, 4;
	add.s32 	%r191, %r191, 1;
	setp.ne.s32	%p24, %r191, 0;
	@%p24 bra 	BB0_34;

	and.b32  	%r143, %r42, 255;
	add.s32 	%r144, %r143, -128;
	shr.u32 	%r145, %r144, 5;
	and.b32  	%r48, %r41, -2147483648;
	st.local.u32 	[%rd2], %r192;
	mov.u32 	%r146, 6;
	sub.s32 	%r147, %r146, %r145;
	mul.wide.s32 	%rd46, %r147, 4;
	add.s64 	%rd15, %rd1, %rd46;
	ld.local.u32 	%r193, [%rd15];
	ld.local.u32 	%r194, [%rd15+-4];
	and.b32  	%r51, %r42, 31;
	setp.eq.s32	%p25, %r51, 0;
	@%p25 bra 	BB0_37;

	mov.u32 	%r148, 32;
	sub.s32 	%r149, %r148, %r51;
	shr.u32 	%r150, %r194, %r149;
	shl.b32 	%r151, %r193, %r51;
	add.s32 	%r193, %r150, %r151;
	ld.local.u32 	%r152, [%rd15+-8];
	shr.u32 	%r153, %r152, %r149;
	shl.b32 	%r154, %r194, %r51;
	add.s32 	%r194, %r153, %r154;

BB0_37:
	shr.u32 	%r155, %r194, 30;
	shl.b32 	%r156, %r193, 2;
	add.s32 	%r195, %r155, %r156;
	shl.b32 	%r57, %r194, 2;
	shr.u32 	%r157, %r195, 31;
	shr.u32 	%r158, %r193, 30;
	add.s32 	%r58, %r157, %r158;
	setp.eq.s32	%p26, %r157, 0;
	@%p26 bra 	BB0_38;

	not.b32 	%r159, %r195;
	neg.s32 	%r197, %r57;
	setp.eq.s32	%p27, %r57, 0;
	selp.u32	%r160, 1, 0, %p27;
	add.s32 	%r195, %r160, %r159;
	xor.b32  	%r196, %r48, -2147483648;
	bra.uni 	BB0_40;

BB0_38:
	mov.u32 	%r196, %r48;
	mov.u32 	%r197, %r57;

BB0_40:
	clz.b32 	%r199, %r195;
	setp.eq.s32	%p28, %r199, 0;
	shl.b32 	%r161, %r195, %r199;
	mov.u32 	%r162, 32;
	sub.s32 	%r163, %r162, %r199;
	shr.u32 	%r164, %r197, %r163;
	add.s32 	%r165, %r164, %r161;
	selp.b32	%r66, %r195, %r165, %p28;
	mov.u32 	%r166, -921707870;
	mul.hi.u32 	%r198, %r66, %r166;
	setp.eq.s32	%p29, %r48, 0;
	neg.s32 	%r167, %r58;
	selp.b32	%r200, %r58, %r167, %p29;
	setp.lt.s32	%p30, %r198, 1;
	@%p30 bra 	BB0_42;

	mul.lo.s32 	%r168, %r66, -921707870;
	shr.u32 	%r169, %r168, 31;
	shl.b32 	%r170, %r198, 1;
	add.s32 	%r198, %r169, %r170;
	add.s32 	%r199, %r199, 1;

BB0_42:
	mov.u32 	%r171, 126;
	sub.s32 	%r172, %r171, %r199;
	shl.b32 	%r173, %r172, 23;
	add.s32 	%r174, %r198, 1;
	shr.u32 	%r175, %r174, 7;
	add.s32 	%r176, %r175, 1;
	shr.u32 	%r177, %r176, 1;
	add.s32 	%r178, %r177, %r173;
	or.b32  	%r179, %r178, %r196;
	mov.b32 	 %f127, %r179;

BB0_43:
	mul.rn.f32 	%f30, %f127, %f127;
	add.s32 	%r74, %r200, 1;
	and.b32  	%r75, %r74, 1;
	setp.eq.s32	%p31, %r75, 0;
	@%p31 bra 	BB0_45;

	mov.f32 	%f95, 0fBAB6061A;
	mov.f32 	%f96, 0f37CCF5CE;
	fma.rn.f32 	%f128, %f96, %f30, %f95;
	bra.uni 	BB0_46;

BB0_45:
	mov.f32 	%f97, 0f3C08839E;
	mov.f32 	%f98, 0fB94CA1F9;
	fma.rn.f32 	%f128, %f98, %f30, %f97;

BB0_46:
	@%p31 bra 	BB0_48;

	mov.f32 	%f99, 0f3D2AAAA5;
	fma.rn.f32 	%f100, %f128, %f30, %f99;
	mov.f32 	%f101, 0fBF000000;
	fma.rn.f32 	%f129, %f100, %f30, %f101;
	bra.uni 	BB0_49;

BB0_48:
	mov.f32 	%f102, 0fBE2AAAA3;
	fma.rn.f32 	%f103, %f128, %f30, %f102;
	mov.f32 	%f104, 0f00000000;
	fma.rn.f32 	%f129, %f103, %f30, %f104;

BB0_49:
	fma.rn.f32 	%f131, %f129, %f127, %f127;
	@%p31 bra 	BB0_51;

	mov.f32 	%f105, 0f3F800000;
	fma.rn.f32 	%f131, %f129, %f30, %f105;

BB0_51:
	and.b32  	%r180, %r74, 2;
	setp.eq.s32	%p34, %r180, 0;
	@%p34 bra 	BB0_53;

	mov.f32 	%f106, 0f00000000;
	mov.f32 	%f107, 0fBF800000;
	fma.rn.f32 	%f131, %f131, %f107, %f106;

BB0_53:
	mov.f32 	%f132, %f131;
	@%p19 bra 	BB0_55;

	ld.global.nc.f32 	%f108, [%rd8];
	mul.f32 	%f132, %f131, %f108;

BB0_55:
	cvta.to.global.u64 	%rd47, %rd19;
	add.s64 	%rd49, %rd47, %rd33;
	ld.global.f32 	%f109, [%rd49];
	add.f32 	%f110, %f132, %f109;
	st.global.f32 	[%rd49], %f110;
	mov.f32 	%f133, %f131;
	@%p20 bra 	BB0_57;

	ld.global.nc.f32 	%f111, [%rd9];
	mul.f32 	%f133, %f131, %f111;

BB0_57:
	cvta.to.global.u64 	%rd50, %rd20;
	add.s64 	%rd52, %rd50, %rd33;
	ld.global.f32 	%f112, [%rd52];
	add.f32 	%f113, %f133, %f112;
	st.global.f32 	[%rd52], %f113;
	@%p21 bra 	BB0_59;

	ld.global.nc.f32 	%f114, [%rd10];
	mul.f32 	%f131, %f131, %f114;

BB0_59:
	cvta.to.global.u64 	%rd53, %rd25;
	cvta.to.global.u64 	%rd54, %rd24;
	cvta.to.global.u64 	%rd55, %rd23;
	cvta.to.global.u64 	%rd56, %rd22;
	cvta.to.global.u64 	%rd57, %rd21;
	add.s64 	%rd59, %rd57, %rd33;
	ld.global.f32 	%f115, [%rd59];
	add.f32 	%f116, %f131, %f115;
	st.global.f32 	[%rd59], %f116;
	add.s64 	%rd60, %rd56, %rd33;
	st.global.f32 	[%rd60], %f49;
	add.s64 	%rd61, %rd55, %rd33;
	st.global.f32 	[%rd61], %f50;
	add.s64 	%rd62, %rd54, %rd33;
	st.global.f32 	[%rd62], %f51;
	add.s64 	%rd63, %rd53, %rd33;
	st.global.f32 	[%rd63], %f52;

BB0_60:
	ret;
}


`
 )
