Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri Feb  8 13:23:05 2019
| Host         : W0D819A1BC194A5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopComponent_timing_summary_routed.rpt -pb TopComponent_timing_summary_routed.pb -rpx TopComponent_timing_summary_routed.rpx -warn_on_violation
| Design       : TopComponent
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 28 register/latch pins with no clock driven by root clock pin: compClock1Hz/clockOut_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: compClock250Hz/clockOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: compClock2Hz/clockOut_reg/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: compOnOff/sigOnOff_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.870        0.000                      0                  270        0.178        0.000                      0                  270        3.000        0.000                       0                   149  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)       Period(ns)      Frequency(MHz)
-----                           ------------       ----------      --------------
C100Mhz_pin                     {0.000 5.000}      10.000          100.000         
compClockManager/inst/in100mhz  {0.000 5.000}      10.000          100.000         
  clkfbout_ClockManager         {0.000 5.000}      10.000          100.000         
  out100mhz_ClockManager        {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
C100Mhz_pin                           3.356        0.000                      0                  122        0.178        0.000                      0                  122        4.500        0.000                       0                    65  
compClockManager/inst/in100mhz                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_ClockManager                                                                                                                                                           7.845        0.000                       0                     3  
  out100mhz_ClockManager              5.613        0.000                      0                   75        0.198        0.000                      0                   75        4.500        0.000                       0                    80  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
C100Mhz_pin             out100mhz_ClockManager        4.773        0.000                      0                    1        0.839        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group              From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              ----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**       C100Mhz_pin             out100mhz_ClockManager        1.870        0.000                      0                   73        1.169        0.000                      0                   73  
**async_default**       out100mhz_ClockManager  out100mhz_ClockManager        5.384        0.000                      0                   73        0.715        0.000                      0                   73  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  C100Mhz_pin
  To Clock:  C100Mhz_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.356ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.356ns  (required time - arrival time)
  Source:                 compOnOffDebouncer/highCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compOnOffDebouncer/highCount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (C100Mhz_pin rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        6.047ns  (logic 2.005ns (33.158%)  route 4.042ns (66.842%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.614     5.135    compOnOffDebouncer/inClock
    SLICE_X62Y80         FDRE                                         r  compOnOffDebouncer/highCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  compOnOffDebouncer/highCount_reg[1]/Q
                         net (fo=3, routed)           0.591     6.182    compOnOffDebouncer/highCount_reg_n_0_[1]
    SLICE_X61Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.838 r  compOnOffDebouncer/highCount0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.838    compOnOffDebouncer/highCount0_inferred__0/i__carry_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.060 r  compOnOffDebouncer/highCount0_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.625     7.685    compOnOffDebouncer/highCount0_inferred__0/i__carry__0_n_7
    SLICE_X60Y80         LUT4 (Prop_lut4_I2_O)        0.299     7.984 r  compOnOffDebouncer/Output_i_8__0/O
                         net (fo=2, routed)           0.616     8.599    compOnOffDebouncer/Output_i_8__0_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I1_O)        0.124     8.723 r  compOnOffDebouncer/highCount[29]_i_10__0/O
                         net (fo=1, routed)           0.615     9.339    compOnOffDebouncer/highCount[29]_i_10__0_n_0
    SLICE_X60Y84         LUT6 (Prop_lut6_I1_O)        0.124     9.463 r  compOnOffDebouncer/highCount[29]_i_6__0/O
                         net (fo=1, routed)           0.793    10.256    compOnOffDebouncer/highCount[29]_i_6__0_n_0
    SLICE_X60Y85         LUT6 (Prop_lut6_I4_O)        0.124    10.380 r  compOnOffDebouncer/highCount[29]_i_1__0/O
                         net (fo=30, routed)          0.802    11.182    compOnOffDebouncer/highCount[29]_i_1__0_n_0
    SLICE_X60Y81         FDRE                                         r  compOnOffDebouncer/highCount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.498    14.839    compOnOffDebouncer/inClock
    SLICE_X60Y81         FDRE                                         r  compOnOffDebouncer/highCount_reg[5]/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X60Y81         FDRE (Setup_fdre_C_R)       -0.524    14.538    compOnOffDebouncer/highCount_reg[5]
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                         -11.182    
  -------------------------------------------------------------------
                         slack                                  3.356    

Slack (MET) :             3.356ns  (required time - arrival time)
  Source:                 compOnOffDebouncer/highCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compOnOffDebouncer/highCount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (C100Mhz_pin rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        6.047ns  (logic 2.005ns (33.158%)  route 4.042ns (66.842%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.614     5.135    compOnOffDebouncer/inClock
    SLICE_X62Y80         FDRE                                         r  compOnOffDebouncer/highCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  compOnOffDebouncer/highCount_reg[1]/Q
                         net (fo=3, routed)           0.591     6.182    compOnOffDebouncer/highCount_reg_n_0_[1]
    SLICE_X61Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.838 r  compOnOffDebouncer/highCount0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.838    compOnOffDebouncer/highCount0_inferred__0/i__carry_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.060 r  compOnOffDebouncer/highCount0_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.625     7.685    compOnOffDebouncer/highCount0_inferred__0/i__carry__0_n_7
    SLICE_X60Y80         LUT4 (Prop_lut4_I2_O)        0.299     7.984 r  compOnOffDebouncer/Output_i_8__0/O
                         net (fo=2, routed)           0.616     8.599    compOnOffDebouncer/Output_i_8__0_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I1_O)        0.124     8.723 r  compOnOffDebouncer/highCount[29]_i_10__0/O
                         net (fo=1, routed)           0.615     9.339    compOnOffDebouncer/highCount[29]_i_10__0_n_0
    SLICE_X60Y84         LUT6 (Prop_lut6_I1_O)        0.124     9.463 r  compOnOffDebouncer/highCount[29]_i_6__0/O
                         net (fo=1, routed)           0.793    10.256    compOnOffDebouncer/highCount[29]_i_6__0_n_0
    SLICE_X60Y85         LUT6 (Prop_lut6_I4_O)        0.124    10.380 r  compOnOffDebouncer/highCount[29]_i_1__0/O
                         net (fo=30, routed)          0.802    11.182    compOnOffDebouncer/highCount[29]_i_1__0_n_0
    SLICE_X60Y81         FDRE                                         r  compOnOffDebouncer/highCount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.498    14.839    compOnOffDebouncer/inClock
    SLICE_X60Y81         FDRE                                         r  compOnOffDebouncer/highCount_reg[7]/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X60Y81         FDRE (Setup_fdre_C_R)       -0.524    14.538    compOnOffDebouncer/highCount_reg[7]
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                         -11.182    
  -------------------------------------------------------------------
                         slack                                  3.356    

Slack (MET) :             3.395ns  (required time - arrival time)
  Source:                 compOnOffDebouncer/highCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compOnOffDebouncer/highCount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (C100Mhz_pin rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        6.007ns  (logic 2.005ns (33.378%)  route 4.002ns (66.622%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.614     5.135    compOnOffDebouncer/inClock
    SLICE_X62Y80         FDRE                                         r  compOnOffDebouncer/highCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  compOnOffDebouncer/highCount_reg[1]/Q
                         net (fo=3, routed)           0.591     6.182    compOnOffDebouncer/highCount_reg_n_0_[1]
    SLICE_X61Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.838 r  compOnOffDebouncer/highCount0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.838    compOnOffDebouncer/highCount0_inferred__0/i__carry_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.060 r  compOnOffDebouncer/highCount0_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.625     7.685    compOnOffDebouncer/highCount0_inferred__0/i__carry__0_n_7
    SLICE_X60Y80         LUT4 (Prop_lut4_I2_O)        0.299     7.984 r  compOnOffDebouncer/Output_i_8__0/O
                         net (fo=2, routed)           0.616     8.599    compOnOffDebouncer/Output_i_8__0_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I1_O)        0.124     8.723 r  compOnOffDebouncer/highCount[29]_i_10__0/O
                         net (fo=1, routed)           0.615     9.339    compOnOffDebouncer/highCount[29]_i_10__0_n_0
    SLICE_X60Y84         LUT6 (Prop_lut6_I1_O)        0.124     9.463 r  compOnOffDebouncer/highCount[29]_i_6__0/O
                         net (fo=1, routed)           0.793    10.256    compOnOffDebouncer/highCount[29]_i_6__0_n_0
    SLICE_X60Y85         LUT6 (Prop_lut6_I4_O)        0.124    10.380 r  compOnOffDebouncer/highCount[29]_i_1__0/O
                         net (fo=30, routed)          0.762    11.142    compOnOffDebouncer/highCount[29]_i_1__0_n_0
    SLICE_X60Y80         FDRE                                         r  compOnOffDebouncer/highCount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.497    14.838    compOnOffDebouncer/inClock
    SLICE_X60Y80         FDRE                                         r  compOnOffDebouncer/highCount_reg[2]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X60Y80         FDRE (Setup_fdre_C_R)       -0.524    14.537    compOnOffDebouncer/highCount_reg[2]
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                         -11.142    
  -------------------------------------------------------------------
                         slack                                  3.395    

Slack (MET) :             3.395ns  (required time - arrival time)
  Source:                 compOnOffDebouncer/highCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compOnOffDebouncer/highCount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (C100Mhz_pin rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        6.007ns  (logic 2.005ns (33.378%)  route 4.002ns (66.622%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.614     5.135    compOnOffDebouncer/inClock
    SLICE_X62Y80         FDRE                                         r  compOnOffDebouncer/highCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  compOnOffDebouncer/highCount_reg[1]/Q
                         net (fo=3, routed)           0.591     6.182    compOnOffDebouncer/highCount_reg_n_0_[1]
    SLICE_X61Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.838 r  compOnOffDebouncer/highCount0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.838    compOnOffDebouncer/highCount0_inferred__0/i__carry_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.060 r  compOnOffDebouncer/highCount0_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.625     7.685    compOnOffDebouncer/highCount0_inferred__0/i__carry__0_n_7
    SLICE_X60Y80         LUT4 (Prop_lut4_I2_O)        0.299     7.984 r  compOnOffDebouncer/Output_i_8__0/O
                         net (fo=2, routed)           0.616     8.599    compOnOffDebouncer/Output_i_8__0_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I1_O)        0.124     8.723 r  compOnOffDebouncer/highCount[29]_i_10__0/O
                         net (fo=1, routed)           0.615     9.339    compOnOffDebouncer/highCount[29]_i_10__0_n_0
    SLICE_X60Y84         LUT6 (Prop_lut6_I1_O)        0.124     9.463 r  compOnOffDebouncer/highCount[29]_i_6__0/O
                         net (fo=1, routed)           0.793    10.256    compOnOffDebouncer/highCount[29]_i_6__0_n_0
    SLICE_X60Y85         LUT6 (Prop_lut6_I4_O)        0.124    10.380 r  compOnOffDebouncer/highCount[29]_i_1__0/O
                         net (fo=30, routed)          0.762    11.142    compOnOffDebouncer/highCount[29]_i_1__0_n_0
    SLICE_X60Y80         FDRE                                         r  compOnOffDebouncer/highCount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.497    14.838    compOnOffDebouncer/inClock
    SLICE_X60Y80         FDRE                                         r  compOnOffDebouncer/highCount_reg[3]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X60Y80         FDRE (Setup_fdre_C_R)       -0.524    14.537    compOnOffDebouncer/highCount_reg[3]
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                         -11.142    
  -------------------------------------------------------------------
                         slack                                  3.395    

Slack (MET) :             3.443ns  (required time - arrival time)
  Source:                 compOnOffDebouncer/highCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compOnOffDebouncer/highCount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (C100Mhz_pin rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        5.965ns  (logic 2.005ns (33.615%)  route 3.960ns (66.385%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.614     5.135    compOnOffDebouncer/inClock
    SLICE_X62Y80         FDRE                                         r  compOnOffDebouncer/highCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  compOnOffDebouncer/highCount_reg[1]/Q
                         net (fo=3, routed)           0.591     6.182    compOnOffDebouncer/highCount_reg_n_0_[1]
    SLICE_X61Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.838 r  compOnOffDebouncer/highCount0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.838    compOnOffDebouncer/highCount0_inferred__0/i__carry_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.060 r  compOnOffDebouncer/highCount0_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.625     7.685    compOnOffDebouncer/highCount0_inferred__0/i__carry__0_n_7
    SLICE_X60Y80         LUT4 (Prop_lut4_I2_O)        0.299     7.984 r  compOnOffDebouncer/Output_i_8__0/O
                         net (fo=2, routed)           0.616     8.599    compOnOffDebouncer/Output_i_8__0_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I1_O)        0.124     8.723 r  compOnOffDebouncer/highCount[29]_i_10__0/O
                         net (fo=1, routed)           0.615     9.339    compOnOffDebouncer/highCount[29]_i_10__0_n_0
    SLICE_X60Y84         LUT6 (Prop_lut6_I1_O)        0.124     9.463 r  compOnOffDebouncer/highCount[29]_i_6__0/O
                         net (fo=1, routed)           0.793    10.256    compOnOffDebouncer/highCount[29]_i_6__0_n_0
    SLICE_X60Y85         LUT6 (Prop_lut6_I4_O)        0.124    10.380 r  compOnOffDebouncer/highCount[29]_i_1__0/O
                         net (fo=30, routed)          0.720    11.099    compOnOffDebouncer/highCount[29]_i_1__0_n_0
    SLICE_X60Y85         FDRE                                         r  compOnOffDebouncer/highCount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.503    14.844    compOnOffDebouncer/inClock
    SLICE_X60Y85         FDRE                                         r  compOnOffDebouncer/highCount_reg[0]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y85         FDRE (Setup_fdre_C_R)       -0.524    14.543    compOnOffDebouncer/highCount_reg[0]
  -------------------------------------------------------------------
                         required time                         14.543    
                         arrival time                         -11.099    
  -------------------------------------------------------------------
                         slack                                  3.443    

Slack (MET) :             3.443ns  (required time - arrival time)
  Source:                 compOnOffDebouncer/highCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compOnOffDebouncer/highCount_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (C100Mhz_pin rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        5.965ns  (logic 2.005ns (33.615%)  route 3.960ns (66.385%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.614     5.135    compOnOffDebouncer/inClock
    SLICE_X62Y80         FDRE                                         r  compOnOffDebouncer/highCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  compOnOffDebouncer/highCount_reg[1]/Q
                         net (fo=3, routed)           0.591     6.182    compOnOffDebouncer/highCount_reg_n_0_[1]
    SLICE_X61Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.838 r  compOnOffDebouncer/highCount0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.838    compOnOffDebouncer/highCount0_inferred__0/i__carry_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.060 r  compOnOffDebouncer/highCount0_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.625     7.685    compOnOffDebouncer/highCount0_inferred__0/i__carry__0_n_7
    SLICE_X60Y80         LUT4 (Prop_lut4_I2_O)        0.299     7.984 r  compOnOffDebouncer/Output_i_8__0/O
                         net (fo=2, routed)           0.616     8.599    compOnOffDebouncer/Output_i_8__0_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I1_O)        0.124     8.723 r  compOnOffDebouncer/highCount[29]_i_10__0/O
                         net (fo=1, routed)           0.615     9.339    compOnOffDebouncer/highCount[29]_i_10__0_n_0
    SLICE_X60Y84         LUT6 (Prop_lut6_I1_O)        0.124     9.463 r  compOnOffDebouncer/highCount[29]_i_6__0/O
                         net (fo=1, routed)           0.793    10.256    compOnOffDebouncer/highCount[29]_i_6__0_n_0
    SLICE_X60Y85         LUT6 (Prop_lut6_I4_O)        0.124    10.380 r  compOnOffDebouncer/highCount[29]_i_1__0/O
                         net (fo=30, routed)          0.720    11.099    compOnOffDebouncer/highCount[29]_i_1__0_n_0
    SLICE_X60Y85         FDRE                                         r  compOnOffDebouncer/highCount_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.503    14.844    compOnOffDebouncer/inClock
    SLICE_X60Y85         FDRE                                         r  compOnOffDebouncer/highCount_reg[24]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y85         FDRE (Setup_fdre_C_R)       -0.524    14.543    compOnOffDebouncer/highCount_reg[24]
  -------------------------------------------------------------------
                         required time                         14.543    
                         arrival time                         -11.099    
  -------------------------------------------------------------------
                         slack                                  3.443    

Slack (MET) :             3.476ns  (required time - arrival time)
  Source:                 compOnOffDebouncer/highCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compOnOffDebouncer/highCount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (C100Mhz_pin rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        6.020ns  (logic 2.005ns (33.304%)  route 4.015ns (66.696%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.614     5.135    compOnOffDebouncer/inClock
    SLICE_X62Y80         FDRE                                         r  compOnOffDebouncer/highCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  compOnOffDebouncer/highCount_reg[1]/Q
                         net (fo=3, routed)           0.591     6.182    compOnOffDebouncer/highCount_reg_n_0_[1]
    SLICE_X61Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.838 r  compOnOffDebouncer/highCount0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.838    compOnOffDebouncer/highCount0_inferred__0/i__carry_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.060 r  compOnOffDebouncer/highCount0_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.625     7.685    compOnOffDebouncer/highCount0_inferred__0/i__carry__0_n_7
    SLICE_X60Y80         LUT4 (Prop_lut4_I2_O)        0.299     7.984 r  compOnOffDebouncer/Output_i_8__0/O
                         net (fo=2, routed)           0.616     8.599    compOnOffDebouncer/Output_i_8__0_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I1_O)        0.124     8.723 r  compOnOffDebouncer/highCount[29]_i_10__0/O
                         net (fo=1, routed)           0.615     9.339    compOnOffDebouncer/highCount[29]_i_10__0_n_0
    SLICE_X60Y84         LUT6 (Prop_lut6_I1_O)        0.124     9.463 r  compOnOffDebouncer/highCount[29]_i_6__0/O
                         net (fo=1, routed)           0.793    10.256    compOnOffDebouncer/highCount[29]_i_6__0_n_0
    SLICE_X60Y85         LUT6 (Prop_lut6_I4_O)        0.124    10.380 r  compOnOffDebouncer/highCount[29]_i_1__0/O
                         net (fo=30, routed)          0.775    11.155    compOnOffDebouncer/highCount[29]_i_1__0_n_0
    SLICE_X59Y80         FDRE                                         r  compOnOffDebouncer/highCount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.497    14.838    compOnOffDebouncer/inClock
    SLICE_X59Y80         FDRE                                         r  compOnOffDebouncer/highCount_reg[4]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X59Y80         FDRE (Setup_fdre_C_R)       -0.429    14.632    compOnOffDebouncer/highCount_reg[4]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                         -11.155    
  -------------------------------------------------------------------
                         slack                                  3.476    

Slack (MET) :             3.489ns  (required time - arrival time)
  Source:                 compOnOffDebouncer/highCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compOnOffDebouncer/highCount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (C100Mhz_pin rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        6.002ns  (logic 1.991ns (33.171%)  route 4.011ns (66.829%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.620     5.141    compOnOffDebouncer/inClock
    SLICE_X60Y85         FDRE                                         r  compOnOffDebouncer/highCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y85         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  compOnOffDebouncer/highCount_reg[0]/Q
                         net (fo=5, routed)           0.570     6.229    compOnOffDebouncer/highCount_reg_n_0_[0]
    SLICE_X61Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.809 r  compOnOffDebouncer/highCount0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.809    compOnOffDebouncer/highCount0_inferred__0/i__carry_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.031 r  compOnOffDebouncer/highCount0_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.625     7.656    compOnOffDebouncer/highCount0_inferred__0/i__carry__0_n_7
    SLICE_X60Y80         LUT4 (Prop_lut4_I2_O)        0.299     7.955 r  compOnOffDebouncer/Output_i_8__0/O
                         net (fo=2, routed)           0.616     8.570    compOnOffDebouncer/Output_i_8__0_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I1_O)        0.124     8.694 r  compOnOffDebouncer/highCount[29]_i_10__0/O
                         net (fo=1, routed)           0.615     9.310    compOnOffDebouncer/highCount[29]_i_10__0_n_0
    SLICE_X60Y84         LUT6 (Prop_lut6_I1_O)        0.124     9.434 r  compOnOffDebouncer/highCount[29]_i_6__0/O
                         net (fo=1, routed)           0.793    10.227    compOnOffDebouncer/highCount[29]_i_6__0_n_0
    SLICE_X60Y85         LUT6 (Prop_lut6_I4_O)        0.124    10.351 r  compOnOffDebouncer/highCount[29]_i_1__0/O
                         net (fo=30, routed)          0.793    11.143    compOnOffDebouncer/highCount[29]_i_1__0_n_0
    SLICE_X62Y80         FDRE                                         r  compOnOffDebouncer/highCount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.498    14.839    compOnOffDebouncer/inClock
    SLICE_X62Y80         FDRE                                         r  compOnOffDebouncer/highCount_reg[1]/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X62Y80         FDRE (Setup_fdre_C_R)       -0.429    14.633    compOnOffDebouncer/highCount_reg[1]
  -------------------------------------------------------------------
                         required time                         14.633    
                         arrival time                         -11.143    
  -------------------------------------------------------------------
                         slack                                  3.489    

Slack (MET) :             3.517ns  (required time - arrival time)
  Source:                 compOnOffDebouncer/highCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compOnOffDebouncer/highCount_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (C100Mhz_pin rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        5.983ns  (logic 2.005ns (33.514%)  route 3.978ns (66.486%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.614     5.135    compOnOffDebouncer/inClock
    SLICE_X62Y80         FDRE                                         r  compOnOffDebouncer/highCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  compOnOffDebouncer/highCount_reg[1]/Q
                         net (fo=3, routed)           0.591     6.182    compOnOffDebouncer/highCount_reg_n_0_[1]
    SLICE_X61Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.838 r  compOnOffDebouncer/highCount0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.838    compOnOffDebouncer/highCount0_inferred__0/i__carry_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.060 r  compOnOffDebouncer/highCount0_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.625     7.685    compOnOffDebouncer/highCount0_inferred__0/i__carry__0_n_7
    SLICE_X60Y80         LUT4 (Prop_lut4_I2_O)        0.299     7.984 r  compOnOffDebouncer/Output_i_8__0/O
                         net (fo=2, routed)           0.616     8.599    compOnOffDebouncer/Output_i_8__0_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I1_O)        0.124     8.723 r  compOnOffDebouncer/highCount[29]_i_10__0/O
                         net (fo=1, routed)           0.615     9.339    compOnOffDebouncer/highCount[29]_i_10__0_n_0
    SLICE_X60Y84         LUT6 (Prop_lut6_I1_O)        0.124     9.463 r  compOnOffDebouncer/highCount[29]_i_6__0/O
                         net (fo=1, routed)           0.793    10.256    compOnOffDebouncer/highCount[29]_i_6__0_n_0
    SLICE_X60Y85         LUT6 (Prop_lut6_I4_O)        0.124    10.380 r  compOnOffDebouncer/highCount[29]_i_1__0/O
                         net (fo=30, routed)          0.738    11.117    compOnOffDebouncer/highCount[29]_i_1__0_n_0
    SLICE_X59Y82         FDRE                                         r  compOnOffDebouncer/highCount_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.500    14.841    compOnOffDebouncer/inClock
    SLICE_X59Y82         FDRE                                         r  compOnOffDebouncer/highCount_reg[12]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X59Y82         FDRE (Setup_fdre_C_R)       -0.429    14.635    compOnOffDebouncer/highCount_reg[12]
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                         -11.117    
  -------------------------------------------------------------------
                         slack                                  3.517    

Slack (MET) :             3.517ns  (required time - arrival time)
  Source:                 compOnOffDebouncer/highCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compOnOffDebouncer/highCount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (C100Mhz_pin rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        5.983ns  (logic 2.005ns (33.514%)  route 3.978ns (66.486%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.614     5.135    compOnOffDebouncer/inClock
    SLICE_X62Y80         FDRE                                         r  compOnOffDebouncer/highCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  compOnOffDebouncer/highCount_reg[1]/Q
                         net (fo=3, routed)           0.591     6.182    compOnOffDebouncer/highCount_reg_n_0_[1]
    SLICE_X61Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.838 r  compOnOffDebouncer/highCount0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.838    compOnOffDebouncer/highCount0_inferred__0/i__carry_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.060 r  compOnOffDebouncer/highCount0_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.625     7.685    compOnOffDebouncer/highCount0_inferred__0/i__carry__0_n_7
    SLICE_X60Y80         LUT4 (Prop_lut4_I2_O)        0.299     7.984 r  compOnOffDebouncer/Output_i_8__0/O
                         net (fo=2, routed)           0.616     8.599    compOnOffDebouncer/Output_i_8__0_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I1_O)        0.124     8.723 r  compOnOffDebouncer/highCount[29]_i_10__0/O
                         net (fo=1, routed)           0.615     9.339    compOnOffDebouncer/highCount[29]_i_10__0_n_0
    SLICE_X60Y84         LUT6 (Prop_lut6_I1_O)        0.124     9.463 r  compOnOffDebouncer/highCount[29]_i_6__0/O
                         net (fo=1, routed)           0.793    10.256    compOnOffDebouncer/highCount[29]_i_6__0_n_0
    SLICE_X60Y85         LUT6 (Prop_lut6_I4_O)        0.124    10.380 r  compOnOffDebouncer/highCount[29]_i_1__0/O
                         net (fo=30, routed)          0.738    11.117    compOnOffDebouncer/highCount[29]_i_1__0_n_0
    SLICE_X59Y82         FDRE                                         r  compOnOffDebouncer/highCount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.500    14.841    compOnOffDebouncer/inClock
    SLICE_X59Y82         FDRE                                         r  compOnOffDebouncer/highCount_reg[9]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X59Y82         FDRE (Setup_fdre_C_R)       -0.429    14.635    compOnOffDebouncer/highCount_reg[9]
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                         -11.117    
  -------------------------------------------------------------------
                         slack                                  3.517    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 compOnOffDebouncer/lastState_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compOnOffDebouncer/highCount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C100Mhz_pin rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.189ns (58.392%)  route 0.135ns (41.608%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.586     1.469    compOnOffDebouncer/inClock
    SLICE_X61Y82         FDRE                                         r  compOnOffDebouncer/lastState_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  compOnOffDebouncer/lastState_reg/Q
                         net (fo=34, routed)          0.135     1.745    compOnOffDebouncer/lastState_reg_n_0
    SLICE_X60Y82         LUT4 (Prop_lut4_I1_O)        0.048     1.793 r  compOnOffDebouncer/highCount[10]_i_1__0/O
                         net (fo=1, routed)           0.000     1.793    compOnOffDebouncer/highCount[10]_i_1__0_n_0
    SLICE_X60Y82         FDRE                                         r  compOnOffDebouncer/highCount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.854     1.981    compOnOffDebouncer/inClock
    SLICE_X60Y82         FDRE                                         r  compOnOffDebouncer/highCount_reg[10]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X60Y82         FDRE (Hold_fdre_C_D)         0.133     1.615    compOnOffDebouncer/highCount_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 compOnOffDebouncer/lastState_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compOnOffDebouncer/highCount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C100Mhz_pin rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.288%)  route 0.139ns (42.712%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.586     1.469    compOnOffDebouncer/inClock
    SLICE_X61Y82         FDRE                                         r  compOnOffDebouncer/lastState_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  compOnOffDebouncer/lastState_reg/Q
                         net (fo=34, routed)          0.139     1.749    compOnOffDebouncer/lastState_reg_n_0
    SLICE_X60Y82         LUT4 (Prop_lut4_I1_O)        0.045     1.794 r  compOnOffDebouncer/highCount[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.794    compOnOffDebouncer/highCount[6]_i_1__0_n_0
    SLICE_X60Y82         FDRE                                         r  compOnOffDebouncer/highCount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.854     1.981    compOnOffDebouncer/inClock
    SLICE_X60Y82         FDRE                                         r  compOnOffDebouncer/highCount_reg[6]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X60Y82         FDRE (Hold_fdre_C_D)         0.121     1.603    compOnOffDebouncer/highCount_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 compResetDebouncer/lastState_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compResetDebouncer/highCount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C100Mhz_pin rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.541%)  route 0.136ns (39.459%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.560     1.443    compResetDebouncer/inClock
    SLICE_X56Y67         FDRE                                         r  compResetDebouncer/lastState_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  compResetDebouncer/lastState_reg/Q
                         net (fo=34, routed)          0.136     1.743    compResetDebouncer/lastState
    SLICE_X57Y67         LUT4 (Prop_lut4_I1_O)        0.045     1.788 r  compResetDebouncer/highCount[5]_i_1/O
                         net (fo=1, routed)           0.000     1.788    compResetDebouncer/highCount[5]_i_1_n_0
    SLICE_X57Y67         FDRE                                         r  compResetDebouncer/highCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.826     1.954    compResetDebouncer/inClock
    SLICE_X57Y67         FDRE                                         r  compResetDebouncer/highCount_reg[5]/C
                         clock pessimism             -0.498     1.456    
    SLICE_X57Y67         FDRE (Hold_fdre_C_D)         0.091     1.547    compResetDebouncer/highCount_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 compResetDebouncer/highCount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compResetDebouncer/highCount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C100Mhz_pin rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.832%)  route 0.166ns (47.168%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.561     1.444    compResetDebouncer/inClock
    SLICE_X57Y66         FDRE                                         r  compResetDebouncer/highCount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  compResetDebouncer/highCount_reg[4]/Q
                         net (fo=3, routed)           0.166     1.751    compResetDebouncer/highCount[4]
    SLICE_X57Y66         LUT4 (Prop_lut4_I3_O)        0.045     1.796 r  compResetDebouncer/highCount[4]_i_1/O
                         net (fo=1, routed)           0.000     1.796    compResetDebouncer/highCount[4]_i_1_n_0
    SLICE_X57Y66         FDRE                                         r  compResetDebouncer/highCount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.827     1.955    compResetDebouncer/inClock
    SLICE_X57Y66         FDRE                                         r  compResetDebouncer/highCount_reg[4]/C
                         clock pessimism             -0.511     1.444    
    SLICE_X57Y66         FDRE (Hold_fdre_C_D)         0.092     1.536    compResetDebouncer/highCount_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 compResetDebouncer/highCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compResetDebouncer/highCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C100Mhz_pin rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.561     1.444    compResetDebouncer/inClock
    SLICE_X57Y66         FDRE                                         r  compResetDebouncer/highCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  compResetDebouncer/highCount_reg[2]/Q
                         net (fo=3, routed)           0.167     1.752    compResetDebouncer/highCount[2]
    SLICE_X57Y66         LUT4 (Prop_lut4_I3_O)        0.045     1.797 r  compResetDebouncer/highCount[2]_i_1/O
                         net (fo=1, routed)           0.000     1.797    compResetDebouncer/highCount[2]_i_1_n_0
    SLICE_X57Y66         FDRE                                         r  compResetDebouncer/highCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.827     1.955    compResetDebouncer/inClock
    SLICE_X57Y66         FDRE                                         r  compResetDebouncer/highCount_reg[2]/C
                         clock pessimism             -0.511     1.444    
    SLICE_X57Y66         FDRE (Hold_fdre_C_D)         0.091     1.535    compResetDebouncer/highCount_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 compOnOffDebouncer/highCount_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compOnOffDebouncer/highCount_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C100Mhz_pin rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.588     1.471    compOnOffDebouncer/inClock
    SLICE_X59Y84         FDRE                                         r  compOnOffDebouncer/highCount_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  compOnOffDebouncer/highCount_reg[18]/Q
                         net (fo=4, routed)           0.168     1.780    compOnOffDebouncer/highCount_reg_n_0_[18]
    SLICE_X59Y84         LUT4 (Prop_lut4_I3_O)        0.045     1.825 r  compOnOffDebouncer/highCount[18]_i_1__0/O
                         net (fo=1, routed)           0.000     1.825    compOnOffDebouncer/highCount[18]_i_1__0_n_0
    SLICE_X59Y84         FDRE                                         r  compOnOffDebouncer/highCount_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.855     1.983    compOnOffDebouncer/inClock
    SLICE_X59Y84         FDRE                                         r  compOnOffDebouncer/highCount_reg[18]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X59Y84         FDRE (Hold_fdre_C_D)         0.091     1.562    compOnOffDebouncer/highCount_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 compOnOffDebouncer/highCount_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compOnOffDebouncer/highCount_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C100Mhz_pin rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.586     1.469    compOnOffDebouncer/inClock
    SLICE_X59Y82         FDRE                                         r  compOnOffDebouncer/highCount_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y82         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  compOnOffDebouncer/highCount_reg[12]/Q
                         net (fo=4, routed)           0.168     1.778    compOnOffDebouncer/highCount_reg_n_0_[12]
    SLICE_X59Y82         LUT4 (Prop_lut4_I3_O)        0.045     1.823 r  compOnOffDebouncer/highCount[12]_i_1__0/O
                         net (fo=1, routed)           0.000     1.823    compOnOffDebouncer/highCount[12]_i_1__0_n_0
    SLICE_X59Y82         FDRE                                         r  compOnOffDebouncer/highCount_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.854     1.981    compOnOffDebouncer/inClock
    SLICE_X59Y82         FDRE                                         r  compOnOffDebouncer/highCount_reg[12]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X59Y82         FDRE (Hold_fdre_C_D)         0.091     1.560    compOnOffDebouncer/highCount_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 compOnOffDebouncer/highCount_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compOnOffDebouncer/highCount_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C100Mhz_pin rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.588     1.471    compOnOffDebouncer/inClock
    SLICE_X59Y86         FDRE                                         r  compOnOffDebouncer/highCount_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  compOnOffDebouncer/highCount_reg[28]/Q
                         net (fo=4, routed)           0.168     1.780    compOnOffDebouncer/highCount_reg_n_0_[28]
    SLICE_X59Y86         LUT4 (Prop_lut4_I3_O)        0.045     1.825 r  compOnOffDebouncer/highCount[28]_i_1__0/O
                         net (fo=1, routed)           0.000     1.825    compOnOffDebouncer/highCount[28]_i_1__0_n_0
    SLICE_X59Y86         FDRE                                         r  compOnOffDebouncer/highCount_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.856     1.984    compOnOffDebouncer/inClock
    SLICE_X59Y86         FDRE                                         r  compOnOffDebouncer/highCount_reg[28]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X59Y86         FDRE (Hold_fdre_C_D)         0.091     1.562    compOnOffDebouncer/highCount_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 compOnOffDebouncer/highCount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compOnOffDebouncer/highCount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C100Mhz_pin rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.584     1.467    compOnOffDebouncer/inClock
    SLICE_X59Y80         FDRE                                         r  compOnOffDebouncer/highCount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  compOnOffDebouncer/highCount_reg[4]/Q
                         net (fo=3, routed)           0.168     1.776    compOnOffDebouncer/highCount_reg_n_0_[4]
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.045     1.821 r  compOnOffDebouncer/highCount[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.821    compOnOffDebouncer/highCount[4]_i_1__0_n_0
    SLICE_X59Y80         FDRE                                         r  compOnOffDebouncer/highCount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.851     1.979    compOnOffDebouncer/inClock
    SLICE_X59Y80         FDRE                                         r  compOnOffDebouncer/highCount_reg[4]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X59Y80         FDRE (Hold_fdre_C_D)         0.091     1.558    compOnOffDebouncer/highCount_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 compResetDebouncer/highCount_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compResetDebouncer/highCount_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C100Mhz_pin rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.556     1.439    compResetDebouncer/inClock
    SLICE_X57Y72         FDRE                                         r  compResetDebouncer/highCount_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y72         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  compResetDebouncer/highCount_reg[21]/Q
                         net (fo=4, routed)           0.168     1.748    compResetDebouncer/highCount[21]
    SLICE_X57Y72         LUT4 (Prop_lut4_I3_O)        0.045     1.793 r  compResetDebouncer/highCount[21]_i_1/O
                         net (fo=1, routed)           0.000     1.793    compResetDebouncer/highCount[21]_i_1_n_0
    SLICE_X57Y72         FDRE                                         r  compResetDebouncer/highCount_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.821     1.949    compResetDebouncer/inClock
    SLICE_X57Y72         FDRE                                         r  compResetDebouncer/highCount_reg[21]/C
                         clock pessimism             -0.510     1.439    
    SLICE_X57Y72         FDRE (Hold_fdre_C_D)         0.091     1.530    compResetDebouncer/highCount_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         C100Mhz_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inClock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  inClock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y83   compOnOffDebouncer/highCount_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y84   compOnOffDebouncer/highCount_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y84   compOnOffDebouncer/highCount_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y84   compOnOffDebouncer/highCount_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y80   compOnOffDebouncer/highCount_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y84   compOnOffDebouncer/highCount_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y85   compOnOffDebouncer/highCount_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y83   compOnOffDebouncer/highCount_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y85   compOnOffDebouncer/highCount_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y86   compOnOffDebouncer/highCount_reg[29]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y83   compOnOffDebouncer/highCount_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y84   compOnOffDebouncer/highCount_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y84   compOnOffDebouncer/highCount_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y84   compOnOffDebouncer/highCount_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y84   compOnOffDebouncer/highCount_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y85   compOnOffDebouncer/highCount_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y85   compOnOffDebouncer/highCount_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y83   compOnOffDebouncer/highCount_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y85   compOnOffDebouncer/highCount_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y80   compOnOffDebouncer/highCount_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y80   compOnOffDebouncer/highCount_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y80   compOnOffDebouncer/highCount_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y80   compOnOffDebouncer/highCount_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y81   compOnOffDebouncer/highCount_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y81   compOnOffDebouncer/highCount_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y81   compOnOffDebouncer/highCount_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y81   compOnOffDebouncer/highCount_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y67   compResetDebouncer/highCount_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y67   compResetDebouncer/lastState_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  compClockManager/inst/in100mhz
  To Clock:  compClockManager/inst/in100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         compClockManager/inst/in100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { compClockManager/inst/in100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClockManager
  To Clock:  clkfbout_ClockManager

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClockManager
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { compClockManager/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    compClockManager/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  out100mhz_ClockManager
  To Clock:  out100mhz_ClockManager

Setup :            0  Failing Endpoints,  Worst Slack        5.613ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.613ns  (required time - arrival time)
  Source:                 compClock2Hz/counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100mhz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 1.061ns (24.636%)  route 3.246ns (75.364%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.575     1.575    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.609     1.609    compClock2Hz/out100mhz
    SLICE_X65Y77         FDCE                                         r  compClock2Hz/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDCE (Prop_fdce_C_Q)         0.456     2.065 f  compClock2Hz/counter_reg[21]/Q
                         net (fo=3, routed)           0.818     2.883    compClock2Hz/counter_reg_n_0_[21]
    SLICE_X65Y76         LUT3 (Prop_lut3_I1_O)        0.154     3.037 r  compClock2Hz/counter[25]_i_7/O
                         net (fo=1, routed)           0.674     3.711    compClock2Hz/counter[25]_i_7_n_0
    SLICE_X65Y76         LUT6 (Prop_lut6_I2_O)        0.327     4.038 r  compClock2Hz/counter[25]_i_2/O
                         net (fo=27, routed)          1.753     5.792    compClock2Hz/counter[25]_i_2_n_0
    SLICE_X65Y73         LUT6 (Prop_lut6_I0_O)        0.124     5.916 r  compClock2Hz/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     5.916    compClock2Hz/counter[9]_i_1_n_0
    SLICE_X65Y73         FDCE                                         r  compClock2Hz/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.494    11.494    compClock2Hz/out100mhz
    SLICE_X65Y73         FDCE                                         r  compClock2Hz/counter_reg[9]/C
                         clock pessimism              0.078    11.572    
                         clock uncertainty           -0.074    11.498    
    SLICE_X65Y73         FDCE (Setup_fdce_C_D)        0.031    11.529    compClock2Hz/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         11.529    
                         arrival time                          -5.916    
  -------------------------------------------------------------------
                         slack                                  5.613    

Slack (MET) :             5.668ns  (required time - arrival time)
  Source:                 compClock2Hz/counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/clockOut_reg/D
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100mhz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        4.253ns  (logic 1.061ns (24.950%)  route 3.192ns (75.050%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 11.497 - 10.000 ) 
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.575     1.575    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.609     1.609    compClock2Hz/out100mhz
    SLICE_X65Y77         FDCE                                         r  compClock2Hz/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDCE (Prop_fdce_C_Q)         0.456     2.065 r  compClock2Hz/counter_reg[21]/Q
                         net (fo=3, routed)           0.818     2.883    compClock2Hz/counter_reg_n_0_[21]
    SLICE_X65Y76         LUT3 (Prop_lut3_I1_O)        0.154     3.037 f  compClock2Hz/counter[25]_i_7/O
                         net (fo=1, routed)           0.674     3.711    compClock2Hz/counter[25]_i_7_n_0
    SLICE_X65Y76         LUT6 (Prop_lut6_I2_O)        0.327     4.038 f  compClock2Hz/counter[25]_i_2/O
                         net (fo=27, routed)          1.699     5.738    compClock2Hz/counter[25]_i_2_n_0
    SLICE_X63Y71         LUT5 (Prop_lut5_I0_O)        0.124     5.862 r  compClock2Hz/clockOut_i_1/O
                         net (fo=1, routed)           0.000     5.862    compClock2Hz/clockOut_i_1_n_0
    SLICE_X63Y71         FDCE                                         r  compClock2Hz/clockOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.497    11.497    compClock2Hz/out100mhz
    SLICE_X63Y71         FDCE                                         r  compClock2Hz/clockOut_reg/C
                         clock pessimism              0.078    11.575    
                         clock uncertainty           -0.074    11.501    
    SLICE_X63Y71         FDCE (Setup_fdce_C_D)        0.029    11.530    compClock2Hz/clockOut_reg
  -------------------------------------------------------------------
                         required time                         11.530    
                         arrival time                          -5.862    
  -------------------------------------------------------------------
                         slack                                  5.668    

Slack (MET) :             5.756ns  (required time - arrival time)
  Source:                 compClock1Hz/counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100mhz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        4.201ns  (logic 1.058ns (25.182%)  route 3.143ns (74.818%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.575     1.575    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.608     1.608    compClock1Hz/out100mhz
    SLICE_X61Y77         FDCE                                         r  compClock1Hz/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDCE (Prop_fdce_C_Q)         0.456     2.064 f  compClock1Hz/counter_reg[24]/Q
                         net (fo=3, routed)           0.810     2.874    compClock1Hz/counter[24]
    SLICE_X59Y77         LUT4 (Prop_lut4_I0_O)        0.152     3.026 r  compClock1Hz/counter[26]_i_10/O
                         net (fo=1, routed)           0.930     3.956    compClock1Hz/counter[26]_i_10_n_0
    SLICE_X59Y75         LUT6 (Prop_lut6_I0_O)        0.326     4.282 f  compClock1Hz/counter[26]_i_5/O
                         net (fo=28, routed)          1.404     5.685    compClock1Hz/counter[26]_i_5_n_0
    SLICE_X61Y77         LUT6 (Prop_lut6_I4_O)        0.124     5.809 r  compClock1Hz/counter[24]_i_1__0/O
                         net (fo=1, routed)           0.000     5.809    compClock1Hz/counter[24]_i_1__0_n_0
    SLICE_X61Y77         FDCE                                         r  compClock1Hz/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.494    11.494    compClock1Hz/out100mhz
    SLICE_X61Y77         FDCE                                         r  compClock1Hz/counter_reg[24]/C
                         clock pessimism              0.114    11.608    
                         clock uncertainty           -0.074    11.534    
    SLICE_X61Y77         FDCE (Setup_fdce_C_D)        0.032    11.566    compClock1Hz/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         11.566    
                         arrival time                          -5.809    
  -------------------------------------------------------------------
                         slack                                  5.756    

Slack (MET) :             5.760ns  (required time - arrival time)
  Source:                 compClock1Hz/counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100mhz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 1.058ns (25.212%)  route 3.138ns (74.788%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.575     1.575    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.608     1.608    compClock1Hz/out100mhz
    SLICE_X61Y77         FDCE                                         r  compClock1Hz/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDCE (Prop_fdce_C_Q)         0.456     2.064 f  compClock1Hz/counter_reg[24]/Q
                         net (fo=3, routed)           0.810     2.874    compClock1Hz/counter[24]
    SLICE_X59Y77         LUT4 (Prop_lut4_I0_O)        0.152     3.026 r  compClock1Hz/counter[26]_i_10/O
                         net (fo=1, routed)           0.930     3.956    compClock1Hz/counter[26]_i_10_n_0
    SLICE_X59Y75         LUT6 (Prop_lut6_I0_O)        0.326     4.282 f  compClock1Hz/counter[26]_i_5/O
                         net (fo=28, routed)          1.399     5.680    compClock1Hz/counter[26]_i_5_n_0
    SLICE_X61Y77         LUT6 (Prop_lut6_I4_O)        0.124     5.804 r  compClock1Hz/counter[23]_i_1__0/O
                         net (fo=1, routed)           0.000     5.804    compClock1Hz/counter[23]_i_1__0_n_0
    SLICE_X61Y77         FDCE                                         r  compClock1Hz/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.494    11.494    compClock1Hz/out100mhz
    SLICE_X61Y77         FDCE                                         r  compClock1Hz/counter_reg[23]/C
                         clock pessimism              0.114    11.608    
                         clock uncertainty           -0.074    11.534    
    SLICE_X61Y77         FDCE (Setup_fdce_C_D)        0.031    11.565    compClock1Hz/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         11.565    
                         arrival time                          -5.804    
  -------------------------------------------------------------------
                         slack                                  5.760    

Slack (MET) :             5.768ns  (required time - arrival time)
  Source:                 compClock1Hz/counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100mhz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        4.186ns  (logic 1.058ns (25.272%)  route 3.128ns (74.728%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.575     1.575    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.608     1.608    compClock1Hz/out100mhz
    SLICE_X61Y77         FDCE                                         r  compClock1Hz/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDCE (Prop_fdce_C_Q)         0.456     2.064 f  compClock1Hz/counter_reg[24]/Q
                         net (fo=3, routed)           0.810     2.874    compClock1Hz/counter[24]
    SLICE_X59Y77         LUT4 (Prop_lut4_I0_O)        0.152     3.026 r  compClock1Hz/counter[26]_i_10/O
                         net (fo=1, routed)           0.930     3.956    compClock1Hz/counter[26]_i_10_n_0
    SLICE_X59Y75         LUT6 (Prop_lut6_I0_O)        0.326     4.282 f  compClock1Hz/counter[26]_i_5/O
                         net (fo=28, routed)          1.389     5.670    compClock1Hz/counter[26]_i_5_n_0
    SLICE_X61Y77         LUT6 (Prop_lut6_I4_O)        0.124     5.794 r  compClock1Hz/counter[21]_i_1__0/O
                         net (fo=1, routed)           0.000     5.794    compClock1Hz/counter[21]_i_1__0_n_0
    SLICE_X61Y77         FDCE                                         r  compClock1Hz/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.494    11.494    compClock1Hz/out100mhz
    SLICE_X61Y77         FDCE                                         r  compClock1Hz/counter_reg[21]/C
                         clock pessimism              0.114    11.608    
                         clock uncertainty           -0.074    11.534    
    SLICE_X61Y77         FDCE (Setup_fdce_C_D)        0.029    11.563    compClock1Hz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         11.563    
                         arrival time                          -5.794    
  -------------------------------------------------------------------
                         slack                                  5.768    

Slack (MET) :             5.799ns  (required time - arrival time)
  Source:                 compClock250Hz/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100mhz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 1.021ns (24.710%)  route 3.111ns (75.290%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 11.500 - 10.000 ) 
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.575     1.575    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.616     1.616    compClock250Hz/out100mhz
    SLICE_X60Y67         FDCE                                         r  compClock250Hz/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDCE (Prop_fdce_C_Q)         0.478     2.094 f  compClock250Hz/counter_reg[16]/Q
                         net (fo=20, routed)          1.353     3.447    compClock250Hz/counter_reg_n_0_[16]
    SLICE_X60Y66         LUT6 (Prop_lut6_I5_O)        0.295     3.742 f  compClock250Hz/counter[16]_i_6/O
                         net (fo=1, routed)           0.750     4.492    compClock250Hz/counter[16]_i_6_n_0
    SLICE_X60Y65         LUT5 (Prop_lut5_I0_O)        0.124     4.616 f  compClock250Hz/counter[16]_i_3/O
                         net (fo=18, routed)          1.008     5.624    compClock250Hz/counter[16]_i_3_n_0
    SLICE_X59Y67         LUT5 (Prop_lut5_I1_O)        0.124     5.748 r  compClock250Hz/counter[10]_i_1__1/O
                         net (fo=1, routed)           0.000     5.748    compClock250Hz/counter[10]_i_1__1_n_0
    SLICE_X59Y67         FDCE                                         r  compClock250Hz/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.500    11.500    compClock250Hz/out100mhz
    SLICE_X59Y67         FDCE                                         r  compClock250Hz/counter_reg[10]/C
                         clock pessimism              0.092    11.592    
                         clock uncertainty           -0.074    11.518    
    SLICE_X59Y67         FDCE (Setup_fdce_C_D)        0.029    11.547    compClock250Hz/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         11.547    
                         arrival time                          -5.748    
  -------------------------------------------------------------------
                         slack                                  5.799    

Slack (MET) :             5.800ns  (required time - arrival time)
  Source:                 compClock250Hz/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100mhz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 1.021ns (24.711%)  route 3.111ns (75.289%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 11.501 - 10.000 ) 
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.575     1.575    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.616     1.616    compClock250Hz/out100mhz
    SLICE_X60Y67         FDCE                                         r  compClock250Hz/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDCE (Prop_fdce_C_Q)         0.478     2.094 f  compClock250Hz/counter_reg[16]/Q
                         net (fo=20, routed)          1.353     3.447    compClock250Hz/counter_reg_n_0_[16]
    SLICE_X60Y66         LUT6 (Prop_lut6_I5_O)        0.295     3.742 f  compClock250Hz/counter[16]_i_6/O
                         net (fo=1, routed)           0.750     4.492    compClock250Hz/counter[16]_i_6_n_0
    SLICE_X60Y65         LUT5 (Prop_lut5_I0_O)        0.124     4.616 f  compClock250Hz/counter[16]_i_3/O
                         net (fo=18, routed)          1.008     5.624    compClock250Hz/counter[16]_i_3_n_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I1_O)        0.124     5.748 r  compClock250Hz/counter[6]_i_1__1/O
                         net (fo=1, routed)           0.000     5.748    compClock250Hz/counter[6]_i_1__1_n_0
    SLICE_X59Y66         FDCE                                         r  compClock250Hz/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.501    11.501    compClock250Hz/out100mhz
    SLICE_X59Y66         FDCE                                         r  compClock250Hz/counter_reg[6]/C
                         clock pessimism              0.092    11.593    
                         clock uncertainty           -0.074    11.519    
    SLICE_X59Y66         FDCE (Setup_fdce_C_D)        0.029    11.548    compClock250Hz/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         11.548    
                         arrival time                          -5.748    
  -------------------------------------------------------------------
                         slack                                  5.800    

Slack (MET) :             5.800ns  (required time - arrival time)
  Source:                 compClock250Hz/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100mhz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 1.021ns (24.699%)  route 3.113ns (75.301%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 11.501 - 10.000 ) 
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.575     1.575    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.616     1.616    compClock250Hz/out100mhz
    SLICE_X60Y67         FDCE                                         r  compClock250Hz/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDCE (Prop_fdce_C_Q)         0.478     2.094 f  compClock250Hz/counter_reg[16]/Q
                         net (fo=20, routed)          1.353     3.447    compClock250Hz/counter_reg_n_0_[16]
    SLICE_X60Y66         LUT6 (Prop_lut6_I5_O)        0.295     3.742 f  compClock250Hz/counter[16]_i_6/O
                         net (fo=1, routed)           0.750     4.492    compClock250Hz/counter[16]_i_6_n_0
    SLICE_X60Y65         LUT5 (Prop_lut5_I0_O)        0.124     4.616 f  compClock250Hz/counter[16]_i_3/O
                         net (fo=18, routed)          1.010     5.626    compClock250Hz/counter[16]_i_3_n_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I1_O)        0.124     5.750 r  compClock250Hz/counter[7]_i_1__1/O
                         net (fo=1, routed)           0.000     5.750    compClock250Hz/counter[7]_i_1__1_n_0
    SLICE_X59Y66         FDCE                                         r  compClock250Hz/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.501    11.501    compClock250Hz/out100mhz
    SLICE_X59Y66         FDCE                                         r  compClock250Hz/counter_reg[7]/C
                         clock pessimism              0.092    11.593    
                         clock uncertainty           -0.074    11.519    
    SLICE_X59Y66         FDCE (Setup_fdce_C_D)        0.031    11.550    compClock250Hz/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         11.550    
                         arrival time                          -5.750    
  -------------------------------------------------------------------
                         slack                                  5.800    

Slack (MET) :             5.806ns  (required time - arrival time)
  Source:                 compClock1Hz/counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100mhz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        4.117ns  (logic 1.058ns (25.700%)  route 3.059ns (74.300%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 11.496 - 10.000 ) 
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.575     1.575    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.608     1.608    compClock1Hz/out100mhz
    SLICE_X61Y77         FDCE                                         r  compClock1Hz/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDCE (Prop_fdce_C_Q)         0.456     2.064 f  compClock1Hz/counter_reg[24]/Q
                         net (fo=3, routed)           0.810     2.874    compClock1Hz/counter[24]
    SLICE_X59Y77         LUT4 (Prop_lut4_I0_O)        0.152     3.026 r  compClock1Hz/counter[26]_i_10/O
                         net (fo=1, routed)           0.930     3.956    compClock1Hz/counter[26]_i_10_n_0
    SLICE_X59Y75         LUT6 (Prop_lut6_I0_O)        0.326     4.282 f  compClock1Hz/counter[26]_i_5/O
                         net (fo=28, routed)          1.319     5.601    compClock1Hz/counter[26]_i_5_n_0
    SLICE_X61Y71         LUT6 (Prop_lut6_I4_O)        0.124     5.725 r  compClock1Hz/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     5.725    compClock1Hz/counter[0]_i_1__0_n_0
    SLICE_X61Y71         FDCE                                         r  compClock1Hz/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.496    11.496    compClock1Hz/out100mhz
    SLICE_X61Y71         FDCE                                         r  compClock1Hz/counter_reg[0]/C
                         clock pessimism              0.078    11.574    
                         clock uncertainty           -0.074    11.500    
    SLICE_X61Y71         FDCE (Setup_fdce_C_D)        0.031    11.531    compClock1Hz/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.531    
                         arrival time                          -5.725    
  -------------------------------------------------------------------
                         slack                                  5.806    

Slack (MET) :             5.806ns  (required time - arrival time)
  Source:                 compClock1Hz/counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100mhz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 1.058ns (25.732%)  route 3.054ns (74.268%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 11.493 - 10.000 ) 
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.575     1.575    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.608     1.608    compClock1Hz/out100mhz
    SLICE_X61Y77         FDCE                                         r  compClock1Hz/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDCE (Prop_fdce_C_Q)         0.456     2.064 f  compClock1Hz/counter_reg[24]/Q
                         net (fo=3, routed)           0.810     2.874    compClock1Hz/counter[24]
    SLICE_X59Y77         LUT4 (Prop_lut4_I0_O)        0.152     3.026 r  compClock1Hz/counter[26]_i_10/O
                         net (fo=1, routed)           0.930     3.956    compClock1Hz/counter[26]_i_10_n_0
    SLICE_X59Y75         LUT6 (Prop_lut6_I0_O)        0.326     4.282 f  compClock1Hz/counter[26]_i_5/O
                         net (fo=28, routed)          1.314     5.596    compClock1Hz/counter[26]_i_5_n_0
    SLICE_X61Y73         LUT6 (Prop_lut6_I4_O)        0.124     5.720 r  compClock1Hz/counter[5]_i_1__0/O
                         net (fo=1, routed)           0.000     5.720    compClock1Hz/counter[5]_i_1__0_n_0
    SLICE_X61Y73         FDCE                                         r  compClock1Hz/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.493    11.493    compClock1Hz/out100mhz
    SLICE_X61Y73         FDCE                                         r  compClock1Hz/counter_reg[5]/C
                         clock pessimism              0.078    11.571    
                         clock uncertainty           -0.074    11.497    
    SLICE_X61Y73         FDCE (Setup_fdce_C_D)        0.029    11.526    compClock1Hz/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         11.526    
                         arrival time                          -5.720    
  -------------------------------------------------------------------
                         slack                                  5.806    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 compChangeReset/lastState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compChangeReset/outResetPulse_reg/D
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100mhz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.549     0.549    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.589     0.589    compChangeReset/CLK
    SLICE_X62Y65         FDRE                                         r  compChangeReset/lastState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.128     0.717 r  compChangeReset/lastState_reg[0]/Q
                         net (fo=1, routed)           0.062     0.778    compChangeReset/lastState_reg_n_0_[0]
    SLICE_X62Y65         LUT6 (Prop_lut6_I5_O)        0.099     0.877 r  compChangeReset/outResetPulse_i_1/O
                         net (fo=1, routed)           0.000     0.877    compChangeReset/outResetPulse_i_1_n_0
    SLICE_X62Y65         FDRE                                         r  compChangeReset/outResetPulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.857     0.857    compChangeReset/CLK
    SLICE_X62Y65         FDRE                                         r  compChangeReset/outResetPulse_reg/C
                         clock pessimism             -0.269     0.589    
    SLICE_X62Y65         FDRE (Hold_fdre_C_D)         0.091     0.680    compChangeReset/outResetPulse_reg
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           0.877    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 compClock250Hz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100mhz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (57.990%)  route 0.151ns (42.010%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.549     0.549    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.585     0.585    compClock250Hz/out100mhz
    SLICE_X60Y68         FDCE                                         r  compClock250Hz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDCE (Prop_fdce_C_Q)         0.164     0.749 f  compClock250Hz/counter_reg[15]/Q
                         net (fo=20, routed)          0.151     0.900    compClock250Hz/counter_reg_n_0_[15]
    SLICE_X60Y67         LUT5 (Prop_lut5_I3_O)        0.045     0.945 r  compClock250Hz/counter[11]_i_1__1/O
                         net (fo=1, routed)           0.000     0.945    compClock250Hz/counter[11]_i_1__1_n_0
    SLICE_X60Y67         FDCE                                         r  compClock250Hz/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.854     0.854    compClock250Hz/out100mhz
    SLICE_X60Y67         FDCE                                         r  compClock250Hz/counter_reg[11]/C
                         clock pessimism             -0.254     0.600    
    SLICE_X60Y67         FDCE (Hold_fdce_C_D)         0.121     0.721    compClock250Hz/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.721    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 compClock2Hz/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100mhz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.549     0.549    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.583     0.583    compClock2Hz/out100mhz
    SLICE_X65Y71         FDCE                                         r  compClock2Hz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y71         FDCE (Prop_fdce_C_Q)         0.141     0.724 f  compClock2Hz/counter_reg[0]/Q
                         net (fo=3, routed)           0.168     0.892    compClock2Hz/counter_reg_n_0_[0]
    SLICE_X65Y71         LUT6 (Prop_lut6_I5_O)        0.045     0.937 r  compClock2Hz/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.937    compClock2Hz/counter[0]_i_1_n_0
    SLICE_X65Y71         FDCE                                         r  compClock2Hz/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.851     0.851    compClock2Hz/out100mhz
    SLICE_X65Y71         FDCE                                         r  compClock2Hz/counter_reg[0]/C
                         clock pessimism             -0.269     0.583    
    SLICE_X65Y71         FDCE (Hold_fdce_C_D)         0.091     0.674    compClock2Hz/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 compClock250Hz/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100mhz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.549     0.549    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.588     0.588    compClock250Hz/out100mhz
    SLICE_X59Y65         FDCE                                         r  compClock250Hz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y65         FDCE (Prop_fdce_C_Q)         0.141     0.729 f  compClock250Hz/counter_reg[0]/Q
                         net (fo=3, routed)           0.168     0.897    compClock250Hz/counter_reg_n_0_[0]
    SLICE_X59Y65         LUT5 (Prop_lut5_I4_O)        0.045     0.942 r  compClock250Hz/counter[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.942    compClock250Hz/counter[0]_i_1__1_n_0
    SLICE_X59Y65         FDCE                                         r  compClock250Hz/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.855     0.855    compClock250Hz/out100mhz
    SLICE_X59Y65         FDCE                                         r  compClock250Hz/counter_reg[0]/C
                         clock pessimism             -0.268     0.588    
    SLICE_X59Y65         FDCE (Hold_fdce_C_D)         0.091     0.679    compClock250Hz/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 compClock2Hz/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100mhz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.549     0.549    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.583     0.583    compClock2Hz/out100mhz
    SLICE_X63Y77         FDCE                                         r  compClock2Hz/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDCE (Prop_fdce_C_Q)         0.141     0.724 f  compClock2Hz/counter_reg[25]/Q
                         net (fo=29, routed)          0.180     0.904    compClock2Hz/counter_reg_n_0_[25]
    SLICE_X63Y77         LUT6 (Prop_lut6_I2_O)        0.045     0.949 r  compClock2Hz/counter[25]_i_1/O
                         net (fo=1, routed)           0.000     0.949    compClock2Hz/counter[25]_i_1_n_0
    SLICE_X63Y77         FDCE                                         r  compClock2Hz/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.850     0.850    compClock2Hz/out100mhz
    SLICE_X63Y77         FDCE                                         r  compClock2Hz/counter_reg[25]/C
                         clock pessimism             -0.268     0.583    
    SLICE_X63Y77         FDCE (Hold_fdce_C_D)         0.091     0.674    compClock2Hz/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 compOnOff/sigOnOff_reg/C
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compOnOff/sigOnOff_reg/D
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100mhz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.157%)  route 0.185ns (49.843%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.549     0.549    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.588     0.588    compOnOff/out100mhz
    SLICE_X63Y83         FDRE                                         r  compOnOff/sigOnOff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  compOnOff/sigOnOff_reg/Q
                         net (fo=13, routed)          0.185     0.914    compOnOffDebouncer/outRunning_OBUF
    SLICE_X63Y83         LUT2 (Prop_lut2_I1_O)        0.045     0.959 r  compOnOffDebouncer/sigOnOff_i_1/O
                         net (fo=1, routed)           0.000     0.959    compOnOff/Output_reg
    SLICE_X63Y83         FDRE                                         r  compOnOff/sigOnOff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.856     0.856    compOnOff/out100mhz
    SLICE_X63Y83         FDRE                                         r  compOnOff/sigOnOff_reg/C
                         clock pessimism             -0.269     0.588    
    SLICE_X63Y83         FDRE (Hold_fdre_C_D)         0.091     0.679    compOnOff/sigOnOff_reg
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 compClock2Hz/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100mhz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.683%)  route 0.204ns (52.317%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.549     0.549    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.583     0.583    compClock2Hz/out100mhz
    SLICE_X63Y77         FDCE                                         r  compClock2Hz/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDCE (Prop_fdce_C_Q)         0.141     0.724 f  compClock2Hz/counter_reg[25]/Q
                         net (fo=29, routed)          0.204     0.928    compClock2Hz/counter_reg_n_0_[25]
    SLICE_X65Y76         LUT6 (Prop_lut6_I2_O)        0.045     0.973 r  compClock2Hz/counter[19]_i_1/O
                         net (fo=1, routed)           0.000     0.973    compClock2Hz/counter[19]_i_1_n_0
    SLICE_X65Y76         FDCE                                         r  compClock2Hz/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.848     0.848    compClock2Hz/out100mhz
    SLICE_X65Y76         FDCE                                         r  compClock2Hz/counter_reg[19]/C
                         clock pessimism             -0.255     0.594    
    SLICE_X65Y76         FDCE (Hold_fdce_C_D)         0.092     0.686    compClock2Hz/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 compClock2Hz/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100mhz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.561%)  route 0.205ns (52.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.549     0.549    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.583     0.583    compClock2Hz/out100mhz
    SLICE_X63Y77         FDCE                                         r  compClock2Hz/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDCE (Prop_fdce_C_Q)         0.141     0.724 f  compClock2Hz/counter_reg[25]/Q
                         net (fo=29, routed)          0.205     0.929    compClock2Hz/counter_reg_n_0_[25]
    SLICE_X65Y76         LUT6 (Prop_lut6_I2_O)        0.045     0.974 r  compClock2Hz/counter[17]_i_1/O
                         net (fo=1, routed)           0.000     0.974    compClock2Hz/counter[17]_i_1_n_0
    SLICE_X65Y76         FDCE                                         r  compClock2Hz/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.848     0.848    compClock2Hz/out100mhz
    SLICE_X65Y76         FDCE                                         r  compClock2Hz/counter_reg[17]/C
                         clock pessimism             -0.255     0.594    
    SLICE_X65Y76         FDCE (Hold_fdce_C_D)         0.091     0.685    compClock2Hz/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 compClock250Hz/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100mhz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.246ns (58.782%)  route 0.172ns (41.218%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.549     0.549    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.586     0.586    compClock250Hz/out100mhz
    SLICE_X60Y67         FDCE                                         r  compClock250Hz/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDCE (Prop_fdce_C_Q)         0.148     0.734 f  compClock250Hz/counter_reg[16]/Q
                         net (fo=20, routed)          0.172     0.906    compClock250Hz/counter_reg_n_0_[16]
    SLICE_X60Y67         LUT5 (Prop_lut5_I2_O)        0.098     1.004 r  compClock250Hz/counter[12]_i_1__1/O
                         net (fo=1, routed)           0.000     1.004    compClock250Hz/counter[12]_i_1__1_n_0
    SLICE_X60Y67         FDCE                                         r  compClock250Hz/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.854     0.854    compClock250Hz/out100mhz
    SLICE_X60Y67         FDCE                                         r  compClock250Hz/counter_reg[12]/C
                         clock pessimism             -0.268     0.586    
    SLICE_X60Y67         FDCE (Hold_fdce_C_D)         0.121     0.707    compClock250Hz/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 compClock2Hz/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100mhz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.348%)  route 0.233ns (55.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.549     0.549    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.583     0.583    compClock2Hz/out100mhz
    SLICE_X63Y77         FDCE                                         r  compClock2Hz/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDCE (Prop_fdce_C_Q)         0.141     0.724 f  compClock2Hz/counter_reg[25]/Q
                         net (fo=29, routed)          0.233     0.957    compClock2Hz/counter_reg_n_0_[25]
    SLICE_X63Y76         LUT6 (Prop_lut6_I2_O)        0.045     1.002 r  compClock2Hz/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     1.002    compClock2Hz/counter[18]_i_1_n_0
    SLICE_X63Y76         FDCE                                         r  compClock2Hz/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.848     0.848    compClock2Hz/out100mhz
    SLICE_X63Y76         FDCE                                         r  compClock2Hz/counter_reg[18]/C
                         clock pessimism             -0.255     0.594    
    SLICE_X63Y76         FDCE (Hold_fdce_C_D)         0.091     0.685    compClock2Hz/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.317    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         out100mhz_ClockManager
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { compClockManager/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    compClockManager/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X62Y65     compChangeReset/lastState_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X62Y65     compChangeReset/lastState_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X62Y65     compChangeReset/lastState_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X62Y65     compChangeReset/outResetPulse_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X62Y71     compClock1Hz/clockOut_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X61Y75     compClock1Hz/counter_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X61Y75     compClock1Hz/counter_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X61Y75     compClock1Hz/counter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X61Y75     compClock1Hz/counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X61Y75     compClock1Hz/counter_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X61Y75     compClock1Hz/counter_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X61Y75     compClock1Hz/counter_reg[16]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X61Y76     compClock1Hz/counter_reg[17]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X61Y76     compClock1Hz/counter_reg[18]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X61Y76     compClock1Hz/counter_reg[19]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X61Y76     compClock1Hz/counter_reg[20]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X61Y73     compClock1Hz/counter_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X61Y73     compClock1Hz/counter_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y71     compClock1Hz/clockOut_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y71     compClock2Hz/clockOut_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y71     compClock2Hz/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y71     compClock2Hz/counter_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y71     compClock2Hz/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y65     compChangeReset/lastState_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y65     compChangeReset/lastState_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y65     compChangeReset/lastState_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y65     compChangeReset/lastState_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y65     compChangeReset/lastState_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  C100Mhz_pin
  To Clock:  out100mhz_ClockManager

Setup :            0  Failing Endpoints,  Worst Slack        4.773ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.839ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.773ns  (required time - arrival time)
  Source:                 compOnOffDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compOnOff/sigOnOff_reg/D
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100mhz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        1.447ns  (logic 0.642ns (44.370%)  route 0.805ns (55.630%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 11.502 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.617     5.138    compOnOffDebouncer/inClock
    SLICE_X60Y83         FDRE                                         r  compOnOffDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  compOnOffDebouncer/Output_reg/Q
                         net (fo=1, routed)           0.805     6.461    compOnOffDebouncer/sigOnOffButton
    SLICE_X63Y83         LUT2 (Prop_lut2_I0_O)        0.124     6.585 r  compOnOffDebouncer/sigOnOff_i_1/O
                         net (fo=1, routed)           0.000     6.585    compOnOff/Output_reg
    SLICE_X63Y83         FDRE                                         r  compOnOff/sigOnOff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.502    11.502    compOnOff/out100mhz
    SLICE_X63Y83         FDRE                                         r  compOnOff/sigOnOff_reg/C
                         clock pessimism              0.000    11.502    
                         clock uncertainty           -0.173    11.329    
    SLICE_X63Y83         FDRE (Setup_fdre_C_D)        0.029    11.358    compOnOff/sigOnOff_reg
  -------------------------------------------------------------------
                         required time                         11.358    
                         arrival time                          -6.585    
  -------------------------------------------------------------------
                         slack                                  4.773    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.839ns  (arrival time - required time)
  Source:                 compOnOffDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compOnOff/sigOnOff_reg/D
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100mhz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.209ns (42.747%)  route 0.280ns (57.253%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.614ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.587     1.470    compOnOffDebouncer/inClock
    SLICE_X60Y83         FDRE                                         r  compOnOffDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  compOnOffDebouncer/Output_reg/Q
                         net (fo=1, routed)           0.280     1.914    compOnOffDebouncer/sigOnOffButton
    SLICE_X63Y83         LUT2 (Prop_lut2_I0_O)        0.045     1.959 r  compOnOffDebouncer/sigOnOff_i_1/O
                         net (fo=1, routed)           0.000     1.959    compOnOff/Output_reg
    SLICE_X63Y83         FDRE                                         r  compOnOff/sigOnOff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.856     0.856    compOnOff/out100mhz
    SLICE_X63Y83         FDRE                                         r  compOnOff/sigOnOff_reg/C
                         clock pessimism              0.000     0.856    
                         clock uncertainty            0.173     1.029    
    SLICE_X63Y83         FDRE (Hold_fdre_C_D)         0.091     1.120    compOnOff/sigOnOff_reg
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.839    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  C100Mhz_pin
  To Clock:  out100mhz_ClockManager

Setup :            0  Failing Endpoints,  Worst Slack        1.870ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.169ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.870ns  (required time - arrival time)
  Source:                 compResetDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[21]/CLR
                            (recovery check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        3.979ns  (logic 0.580ns (14.576%)  route 3.399ns (85.424%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.547     5.068    compResetDebouncer/inClock
    SLICE_X57Y69         FDRE                                         r  compResetDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  compResetDebouncer/Output_reg/Q
                         net (fo=1, routed)           0.886     6.410    compResetDebouncer/Output
    SLICE_X60Y68         LUT2 (Prop_lut2_I0_O)        0.124     6.534 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         2.513     9.047    compClock2Hz/reset
    SLICE_X65Y77         FDCE                                         f  compClock2Hz/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.495    11.495    compClock2Hz/out100mhz
    SLICE_X65Y77         FDCE                                         r  compClock2Hz/counter_reg[21]/C
                         clock pessimism              0.000    11.495    
                         clock uncertainty           -0.173    11.322    
    SLICE_X65Y77         FDCE (Recov_fdce_C_CLR)     -0.405    10.917    compClock2Hz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         10.917    
                         arrival time                          -9.047    
  -------------------------------------------------------------------
                         slack                                  1.870    

Slack (MET) :             1.870ns  (required time - arrival time)
  Source:                 compResetDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[22]/CLR
                            (recovery check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        3.979ns  (logic 0.580ns (14.576%)  route 3.399ns (85.424%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.547     5.068    compResetDebouncer/inClock
    SLICE_X57Y69         FDRE                                         r  compResetDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  compResetDebouncer/Output_reg/Q
                         net (fo=1, routed)           0.886     6.410    compResetDebouncer/Output
    SLICE_X60Y68         LUT2 (Prop_lut2_I0_O)        0.124     6.534 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         2.513     9.047    compClock2Hz/reset
    SLICE_X65Y77         FDCE                                         f  compClock2Hz/counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.495    11.495    compClock2Hz/out100mhz
    SLICE_X65Y77         FDCE                                         r  compClock2Hz/counter_reg[22]/C
                         clock pessimism              0.000    11.495    
                         clock uncertainty           -0.173    11.322    
    SLICE_X65Y77         FDCE (Recov_fdce_C_CLR)     -0.405    10.917    compClock2Hz/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         10.917    
                         arrival time                          -9.047    
  -------------------------------------------------------------------
                         slack                                  1.870    

Slack (MET) :             1.870ns  (required time - arrival time)
  Source:                 compResetDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[23]/CLR
                            (recovery check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        3.979ns  (logic 0.580ns (14.576%)  route 3.399ns (85.424%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.547     5.068    compResetDebouncer/inClock
    SLICE_X57Y69         FDRE                                         r  compResetDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  compResetDebouncer/Output_reg/Q
                         net (fo=1, routed)           0.886     6.410    compResetDebouncer/Output
    SLICE_X60Y68         LUT2 (Prop_lut2_I0_O)        0.124     6.534 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         2.513     9.047    compClock2Hz/reset
    SLICE_X65Y77         FDCE                                         f  compClock2Hz/counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.495    11.495    compClock2Hz/out100mhz
    SLICE_X65Y77         FDCE                                         r  compClock2Hz/counter_reg[23]/C
                         clock pessimism              0.000    11.495    
                         clock uncertainty           -0.173    11.322    
    SLICE_X65Y77         FDCE (Recov_fdce_C_CLR)     -0.405    10.917    compClock2Hz/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         10.917    
                         arrival time                          -9.047    
  -------------------------------------------------------------------
                         slack                                  1.870    

Slack (MET) :             1.870ns  (required time - arrival time)
  Source:                 compResetDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[24]/CLR
                            (recovery check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        3.979ns  (logic 0.580ns (14.576%)  route 3.399ns (85.424%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.547     5.068    compResetDebouncer/inClock
    SLICE_X57Y69         FDRE                                         r  compResetDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  compResetDebouncer/Output_reg/Q
                         net (fo=1, routed)           0.886     6.410    compResetDebouncer/Output
    SLICE_X60Y68         LUT2 (Prop_lut2_I0_O)        0.124     6.534 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         2.513     9.047    compClock2Hz/reset
    SLICE_X65Y77         FDCE                                         f  compClock2Hz/counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.495    11.495    compClock2Hz/out100mhz
    SLICE_X65Y77         FDCE                                         r  compClock2Hz/counter_reg[24]/C
                         clock pessimism              0.000    11.495    
                         clock uncertainty           -0.173    11.322    
    SLICE_X65Y77         FDCE (Recov_fdce_C_CLR)     -0.405    10.917    compClock2Hz/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         10.917    
                         arrival time                          -9.047    
  -------------------------------------------------------------------
                         slack                                  1.870    

Slack (MET) :             1.998ns  (required time - arrival time)
  Source:                 compResetDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[25]/CLR
                            (recovery check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        3.852ns  (logic 0.580ns (15.057%)  route 3.272ns (84.943%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 11.496 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.547     5.068    compResetDebouncer/inClock
    SLICE_X57Y69         FDRE                                         r  compResetDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  compResetDebouncer/Output_reg/Q
                         net (fo=1, routed)           0.886     6.410    compResetDebouncer/Output
    SLICE_X60Y68         LUT2 (Prop_lut2_I0_O)        0.124     6.534 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         2.386     8.920    compClock1Hz/reset
    SLICE_X61Y78         FDCE                                         f  compClock1Hz/counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.496    11.496    compClock1Hz/out100mhz
    SLICE_X61Y78         FDCE                                         r  compClock1Hz/counter_reg[25]/C
                         clock pessimism              0.000    11.496    
                         clock uncertainty           -0.173    11.323    
    SLICE_X61Y78         FDCE (Recov_fdce_C_CLR)     -0.405    10.918    compClock1Hz/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -8.920    
  -------------------------------------------------------------------
                         slack                                  1.998    

Slack (MET) :             1.998ns  (required time - arrival time)
  Source:                 compResetDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[26]/CLR
                            (recovery check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        3.852ns  (logic 0.580ns (15.057%)  route 3.272ns (84.943%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 11.496 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.547     5.068    compResetDebouncer/inClock
    SLICE_X57Y69         FDRE                                         r  compResetDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  compResetDebouncer/Output_reg/Q
                         net (fo=1, routed)           0.886     6.410    compResetDebouncer/Output
    SLICE_X60Y68         LUT2 (Prop_lut2_I0_O)        0.124     6.534 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         2.386     8.920    compClock1Hz/reset
    SLICE_X61Y78         FDCE                                         f  compClock1Hz/counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.496    11.496    compClock1Hz/out100mhz
    SLICE_X61Y78         FDCE                                         r  compClock1Hz/counter_reg[26]/C
                         clock pessimism              0.000    11.496    
                         clock uncertainty           -0.173    11.323    
    SLICE_X61Y78         FDCE (Recov_fdce_C_CLR)     -0.405    10.918    compClock1Hz/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -8.920    
  -------------------------------------------------------------------
                         slack                                  1.998    

Slack (MET) :             2.011ns  (required time - arrival time)
  Source:                 compResetDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[17]/CLR
                            (recovery check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 0.580ns (15.115%)  route 3.257ns (84.885%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.547     5.068    compResetDebouncer/inClock
    SLICE_X57Y69         FDRE                                         r  compResetDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  compResetDebouncer/Output_reg/Q
                         net (fo=1, routed)           0.886     6.410    compResetDebouncer/Output
    SLICE_X60Y68         LUT2 (Prop_lut2_I0_O)        0.124     6.534 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         2.371     8.905    compClock2Hz/reset
    SLICE_X65Y76         FDCE                                         f  compClock2Hz/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.494    11.494    compClock2Hz/out100mhz
    SLICE_X65Y76         FDCE                                         r  compClock2Hz/counter_reg[17]/C
                         clock pessimism              0.000    11.494    
                         clock uncertainty           -0.173    11.321    
    SLICE_X65Y76         FDCE (Recov_fdce_C_CLR)     -0.405    10.916    compClock2Hz/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         10.916    
                         arrival time                          -8.905    
  -------------------------------------------------------------------
                         slack                                  2.011    

Slack (MET) :             2.011ns  (required time - arrival time)
  Source:                 compResetDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[19]/CLR
                            (recovery check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 0.580ns (15.115%)  route 3.257ns (84.885%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.547     5.068    compResetDebouncer/inClock
    SLICE_X57Y69         FDRE                                         r  compResetDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  compResetDebouncer/Output_reg/Q
                         net (fo=1, routed)           0.886     6.410    compResetDebouncer/Output
    SLICE_X60Y68         LUT2 (Prop_lut2_I0_O)        0.124     6.534 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         2.371     8.905    compClock2Hz/reset
    SLICE_X65Y76         FDCE                                         f  compClock2Hz/counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.494    11.494    compClock2Hz/out100mhz
    SLICE_X65Y76         FDCE                                         r  compClock2Hz/counter_reg[19]/C
                         clock pessimism              0.000    11.494    
                         clock uncertainty           -0.173    11.321    
    SLICE_X65Y76         FDCE (Recov_fdce_C_CLR)     -0.405    10.916    compClock2Hz/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         10.916    
                         arrival time                          -8.905    
  -------------------------------------------------------------------
                         slack                                  2.011    

Slack (MET) :             2.104ns  (required time - arrival time)
  Source:                 compResetDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[25]/CLR
                            (recovery check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 0.580ns (15.487%)  route 3.165ns (84.513%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.547     5.068    compResetDebouncer/inClock
    SLICE_X57Y69         FDRE                                         r  compResetDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  compResetDebouncer/Output_reg/Q
                         net (fo=1, routed)           0.886     6.410    compResetDebouncer/Output
    SLICE_X60Y68         LUT2 (Prop_lut2_I0_O)        0.124     6.534 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         2.279     8.813    compClock2Hz/reset
    SLICE_X63Y77         FDCE                                         f  compClock2Hz/counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.495    11.495    compClock2Hz/out100mhz
    SLICE_X63Y77         FDCE                                         r  compClock2Hz/counter_reg[25]/C
                         clock pessimism              0.000    11.495    
                         clock uncertainty           -0.173    11.322    
    SLICE_X63Y77         FDCE (Recov_fdce_C_CLR)     -0.405    10.917    compClock2Hz/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         10.917    
                         arrival time                          -8.813    
  -------------------------------------------------------------------
                         slack                                  2.104    

Slack (MET) :             2.138ns  (required time - arrival time)
  Source:                 compResetDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[21]/CLR
                            (recovery check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        3.710ns  (logic 0.580ns (15.632%)  route 3.130ns (84.368%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.547     5.068    compResetDebouncer/inClock
    SLICE_X57Y69         FDRE                                         r  compResetDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  compResetDebouncer/Output_reg/Q
                         net (fo=1, routed)           0.886     6.410    compResetDebouncer/Output
    SLICE_X60Y68         LUT2 (Prop_lut2_I0_O)        0.124     6.534 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         2.244     8.778    compClock1Hz/reset
    SLICE_X61Y77         FDCE                                         f  compClock1Hz/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.494    11.494    compClock1Hz/out100mhz
    SLICE_X61Y77         FDCE                                         r  compClock1Hz/counter_reg[21]/C
                         clock pessimism              0.000    11.494    
                         clock uncertainty           -0.173    11.321    
    SLICE_X61Y77         FDCE (Recov_fdce_C_CLR)     -0.405    10.916    compClock1Hz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         10.916    
                         arrival time                          -8.778    
  -------------------------------------------------------------------
                         slack                                  2.138    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.169ns  (arrival time - required time)
  Source:                 compResetDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[13]/CLR
                            (removal check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.186ns (27.096%)  route 0.500ns (72.904%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.558     1.441    compResetDebouncer/inClock
    SLICE_X57Y69         FDRE                                         r  compResetDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  compResetDebouncer/Output_reg/Q
                         net (fo=1, routed)           0.325     1.907    compResetDebouncer/Output
    SLICE_X60Y68         LUT2 (Prop_lut2_I0_O)        0.045     1.952 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         0.175     2.128    compClock250Hz/reset
    SLICE_X60Y68         FDCE                                         f  compClock250Hz/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.853     0.853    compClock250Hz/out100mhz
    SLICE_X60Y68         FDCE                                         r  compClock250Hz/counter_reg[13]/C
                         clock pessimism              0.000     0.853    
                         clock uncertainty            0.173     1.025    
    SLICE_X60Y68         FDCE (Remov_fdce_C_CLR)     -0.067     0.958    compClock250Hz/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  1.169    

Slack (MET) :             1.169ns  (arrival time - required time)
  Source:                 compResetDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[14]/CLR
                            (removal check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.186ns (27.096%)  route 0.500ns (72.904%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.558     1.441    compResetDebouncer/inClock
    SLICE_X57Y69         FDRE                                         r  compResetDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  compResetDebouncer/Output_reg/Q
                         net (fo=1, routed)           0.325     1.907    compResetDebouncer/Output
    SLICE_X60Y68         LUT2 (Prop_lut2_I0_O)        0.045     1.952 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         0.175     2.128    compClock250Hz/reset
    SLICE_X60Y68         FDCE                                         f  compClock250Hz/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.853     0.853    compClock250Hz/out100mhz
    SLICE_X60Y68         FDCE                                         r  compClock250Hz/counter_reg[14]/C
                         clock pessimism              0.000     0.853    
                         clock uncertainty            0.173     1.025    
    SLICE_X60Y68         FDCE (Remov_fdce_C_CLR)     -0.067     0.958    compClock250Hz/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  1.169    

Slack (MET) :             1.169ns  (arrival time - required time)
  Source:                 compResetDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[15]/CLR
                            (removal check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.186ns (27.096%)  route 0.500ns (72.904%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.558     1.441    compResetDebouncer/inClock
    SLICE_X57Y69         FDRE                                         r  compResetDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  compResetDebouncer/Output_reg/Q
                         net (fo=1, routed)           0.325     1.907    compResetDebouncer/Output
    SLICE_X60Y68         LUT2 (Prop_lut2_I0_O)        0.045     1.952 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         0.175     2.128    compClock250Hz/reset
    SLICE_X60Y68         FDCE                                         f  compClock250Hz/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.853     0.853    compClock250Hz/out100mhz
    SLICE_X60Y68         FDCE                                         r  compClock250Hz/counter_reg[15]/C
                         clock pessimism              0.000     0.853    
                         clock uncertainty            0.173     1.025    
    SLICE_X60Y68         FDCE (Remov_fdce_C_CLR)     -0.067     0.958    compClock250Hz/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  1.169    

Slack (MET) :             1.259ns  (arrival time - required time)
  Source:                 compResetDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/clockOut_reg/CLR
                            (removal check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.186ns (23.915%)  route 0.592ns (76.085%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.558     1.441    compResetDebouncer/inClock
    SLICE_X57Y69         FDRE                                         r  compResetDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  compResetDebouncer/Output_reg/Q
                         net (fo=1, routed)           0.325     1.907    compResetDebouncer/Output
    SLICE_X60Y68         LUT2 (Prop_lut2_I0_O)        0.045     1.952 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         0.267     2.219    compClock250Hz/reset
    SLICE_X60Y67         FDCE                                         f  compClock250Hz/clockOut_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.854     0.854    compClock250Hz/out100mhz
    SLICE_X60Y67         FDCE                                         r  compClock250Hz/clockOut_reg/C
                         clock pessimism              0.000     0.854    
                         clock uncertainty            0.173     1.026    
    SLICE_X60Y67         FDCE (Remov_fdce_C_CLR)     -0.067     0.959    compClock250Hz/clockOut_reg
  -------------------------------------------------------------------
                         required time                         -0.959    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  1.259    

Slack (MET) :             1.259ns  (arrival time - required time)
  Source:                 compResetDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[11]/CLR
                            (removal check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.186ns (23.915%)  route 0.592ns (76.085%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.558     1.441    compResetDebouncer/inClock
    SLICE_X57Y69         FDRE                                         r  compResetDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  compResetDebouncer/Output_reg/Q
                         net (fo=1, routed)           0.325     1.907    compResetDebouncer/Output
    SLICE_X60Y68         LUT2 (Prop_lut2_I0_O)        0.045     1.952 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         0.267     2.219    compClock250Hz/reset
    SLICE_X60Y67         FDCE                                         f  compClock250Hz/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.854     0.854    compClock250Hz/out100mhz
    SLICE_X60Y67         FDCE                                         r  compClock250Hz/counter_reg[11]/C
                         clock pessimism              0.000     0.854    
                         clock uncertainty            0.173     1.026    
    SLICE_X60Y67         FDCE (Remov_fdce_C_CLR)     -0.067     0.959    compClock250Hz/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.959    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  1.259    

Slack (MET) :             1.259ns  (arrival time - required time)
  Source:                 compResetDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[12]/CLR
                            (removal check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.186ns (23.915%)  route 0.592ns (76.085%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.558     1.441    compResetDebouncer/inClock
    SLICE_X57Y69         FDRE                                         r  compResetDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  compResetDebouncer/Output_reg/Q
                         net (fo=1, routed)           0.325     1.907    compResetDebouncer/Output
    SLICE_X60Y68         LUT2 (Prop_lut2_I0_O)        0.045     1.952 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         0.267     2.219    compClock250Hz/reset
    SLICE_X60Y67         FDCE                                         f  compClock250Hz/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.854     0.854    compClock250Hz/out100mhz
    SLICE_X60Y67         FDCE                                         r  compClock250Hz/counter_reg[12]/C
                         clock pessimism              0.000     0.854    
                         clock uncertainty            0.173     1.026    
    SLICE_X60Y67         FDCE (Remov_fdce_C_CLR)     -0.067     0.959    compClock250Hz/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.959    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  1.259    

Slack (MET) :             1.259ns  (arrival time - required time)
  Source:                 compResetDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[16]/CLR
                            (removal check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.186ns (23.915%)  route 0.592ns (76.085%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.558     1.441    compResetDebouncer/inClock
    SLICE_X57Y69         FDRE                                         r  compResetDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  compResetDebouncer/Output_reg/Q
                         net (fo=1, routed)           0.325     1.907    compResetDebouncer/Output
    SLICE_X60Y68         LUT2 (Prop_lut2_I0_O)        0.045     1.952 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         0.267     2.219    compClock250Hz/reset
    SLICE_X60Y67         FDCE                                         f  compClock250Hz/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.854     0.854    compClock250Hz/out100mhz
    SLICE_X60Y67         FDCE                                         r  compClock250Hz/counter_reg[16]/C
                         clock pessimism              0.000     0.854    
                         clock uncertainty            0.173     1.026    
    SLICE_X60Y67         FDCE (Remov_fdce_C_CLR)     -0.067     0.959    compClock250Hz/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.959    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  1.259    

Slack (MET) :             1.319ns  (arrival time - required time)
  Source:                 compResetDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[10]/CLR
                            (removal check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.186ns (22.885%)  route 0.627ns (77.115%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.558     1.441    compResetDebouncer/inClock
    SLICE_X57Y69         FDRE                                         r  compResetDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  compResetDebouncer/Output_reg/Q
                         net (fo=1, routed)           0.325     1.907    compResetDebouncer/Output
    SLICE_X60Y68         LUT2 (Prop_lut2_I0_O)        0.045     1.952 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         0.302     2.254    compClock250Hz/reset
    SLICE_X59Y67         FDCE                                         f  compClock250Hz/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.854     0.854    compClock250Hz/out100mhz
    SLICE_X59Y67         FDCE                                         r  compClock250Hz/counter_reg[10]/C
                         clock pessimism              0.000     0.854    
                         clock uncertainty            0.173     1.026    
    SLICE_X59Y67         FDCE (Remov_fdce_C_CLR)     -0.092     0.934    compClock250Hz/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  1.319    

Slack (MET) :             1.319ns  (arrival time - required time)
  Source:                 compResetDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[9]/CLR
                            (removal check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.186ns (22.885%)  route 0.627ns (77.115%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.558     1.441    compResetDebouncer/inClock
    SLICE_X57Y69         FDRE                                         r  compResetDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  compResetDebouncer/Output_reg/Q
                         net (fo=1, routed)           0.325     1.907    compResetDebouncer/Output
    SLICE_X60Y68         LUT2 (Prop_lut2_I0_O)        0.045     1.952 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         0.302     2.254    compClock250Hz/reset
    SLICE_X59Y67         FDCE                                         f  compClock250Hz/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.854     0.854    compClock250Hz/out100mhz
    SLICE_X59Y67         FDCE                                         r  compClock250Hz/counter_reg[9]/C
                         clock pessimism              0.000     0.854    
                         clock uncertainty            0.173     1.026    
    SLICE_X59Y67         FDCE (Remov_fdce_C_CLR)     -0.092     0.934    compClock250Hz/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  1.319    

Slack (MET) :             1.332ns  (arrival time - required time)
  Source:                 compResetDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[4]/CLR
                            (removal check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.186ns (21.846%)  route 0.665ns (78.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.558     1.441    compResetDebouncer/inClock
    SLICE_X57Y69         FDRE                                         r  compResetDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  compResetDebouncer/Output_reg/Q
                         net (fo=1, routed)           0.325     1.907    compResetDebouncer/Output
    SLICE_X60Y68         LUT2 (Prop_lut2_I0_O)        0.045     1.952 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         0.340     2.293    compClock250Hz/reset
    SLICE_X60Y66         FDCE                                         f  compClock250Hz/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.855     0.855    compClock250Hz/out100mhz
    SLICE_X60Y66         FDCE                                         r  compClock250Hz/counter_reg[4]/C
                         clock pessimism              0.000     0.855    
                         clock uncertainty            0.173     1.027    
    SLICE_X60Y66         FDCE (Remov_fdce_C_CLR)     -0.067     0.960    compClock250Hz/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  1.332    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  out100mhz_ClockManager
  To Clock:  out100mhz_ClockManager

Setup :            0  Failing Endpoints,  Worst Slack        5.384ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.715ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.384ns  (required time - arrival time)
  Source:                 compChangeReset/outResetPulse_reg/C
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[21]/CLR
                            (recovery check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        4.091ns  (logic 0.580ns (14.178%)  route 3.511ns (85.822%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.575     1.575    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.619     1.619    compChangeReset/CLK
    SLICE_X62Y65         FDRE                                         r  compChangeReset/outResetPulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.456     2.075 f  compChangeReset/outResetPulse_reg/Q
                         net (fo=1, routed)           0.998     3.073    compResetDebouncer/outResetPulse
    SLICE_X60Y68         LUT2 (Prop_lut2_I1_O)        0.124     3.197 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         2.513     5.710    compClock2Hz/reset
    SLICE_X65Y77         FDCE                                         f  compClock2Hz/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.495    11.495    compClock2Hz/out100mhz
    SLICE_X65Y77         FDCE                                         r  compClock2Hz/counter_reg[21]/C
                         clock pessimism              0.078    11.573    
                         clock uncertainty           -0.074    11.499    
    SLICE_X65Y77         FDCE (Recov_fdce_C_CLR)     -0.405    11.094    compClock2Hz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         11.094    
                         arrival time                          -5.710    
  -------------------------------------------------------------------
                         slack                                  5.384    

Slack (MET) :             5.384ns  (required time - arrival time)
  Source:                 compChangeReset/outResetPulse_reg/C
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[22]/CLR
                            (recovery check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        4.091ns  (logic 0.580ns (14.178%)  route 3.511ns (85.822%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.575     1.575    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.619     1.619    compChangeReset/CLK
    SLICE_X62Y65         FDRE                                         r  compChangeReset/outResetPulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.456     2.075 f  compChangeReset/outResetPulse_reg/Q
                         net (fo=1, routed)           0.998     3.073    compResetDebouncer/outResetPulse
    SLICE_X60Y68         LUT2 (Prop_lut2_I1_O)        0.124     3.197 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         2.513     5.710    compClock2Hz/reset
    SLICE_X65Y77         FDCE                                         f  compClock2Hz/counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.495    11.495    compClock2Hz/out100mhz
    SLICE_X65Y77         FDCE                                         r  compClock2Hz/counter_reg[22]/C
                         clock pessimism              0.078    11.573    
                         clock uncertainty           -0.074    11.499    
    SLICE_X65Y77         FDCE (Recov_fdce_C_CLR)     -0.405    11.094    compClock2Hz/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         11.094    
                         arrival time                          -5.710    
  -------------------------------------------------------------------
                         slack                                  5.384    

Slack (MET) :             5.384ns  (required time - arrival time)
  Source:                 compChangeReset/outResetPulse_reg/C
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[23]/CLR
                            (recovery check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        4.091ns  (logic 0.580ns (14.178%)  route 3.511ns (85.822%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.575     1.575    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.619     1.619    compChangeReset/CLK
    SLICE_X62Y65         FDRE                                         r  compChangeReset/outResetPulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.456     2.075 f  compChangeReset/outResetPulse_reg/Q
                         net (fo=1, routed)           0.998     3.073    compResetDebouncer/outResetPulse
    SLICE_X60Y68         LUT2 (Prop_lut2_I1_O)        0.124     3.197 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         2.513     5.710    compClock2Hz/reset
    SLICE_X65Y77         FDCE                                         f  compClock2Hz/counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.495    11.495    compClock2Hz/out100mhz
    SLICE_X65Y77         FDCE                                         r  compClock2Hz/counter_reg[23]/C
                         clock pessimism              0.078    11.573    
                         clock uncertainty           -0.074    11.499    
    SLICE_X65Y77         FDCE (Recov_fdce_C_CLR)     -0.405    11.094    compClock2Hz/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         11.094    
                         arrival time                          -5.710    
  -------------------------------------------------------------------
                         slack                                  5.384    

Slack (MET) :             5.384ns  (required time - arrival time)
  Source:                 compChangeReset/outResetPulse_reg/C
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[24]/CLR
                            (recovery check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        4.091ns  (logic 0.580ns (14.178%)  route 3.511ns (85.822%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.575     1.575    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.619     1.619    compChangeReset/CLK
    SLICE_X62Y65         FDRE                                         r  compChangeReset/outResetPulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.456     2.075 f  compChangeReset/outResetPulse_reg/Q
                         net (fo=1, routed)           0.998     3.073    compResetDebouncer/outResetPulse
    SLICE_X60Y68         LUT2 (Prop_lut2_I1_O)        0.124     3.197 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         2.513     5.710    compClock2Hz/reset
    SLICE_X65Y77         FDCE                                         f  compClock2Hz/counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.495    11.495    compClock2Hz/out100mhz
    SLICE_X65Y77         FDCE                                         r  compClock2Hz/counter_reg[24]/C
                         clock pessimism              0.078    11.573    
                         clock uncertainty           -0.074    11.499    
    SLICE_X65Y77         FDCE (Recov_fdce_C_CLR)     -0.405    11.094    compClock2Hz/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         11.094    
                         arrival time                          -5.710    
  -------------------------------------------------------------------
                         slack                                  5.384    

Slack (MET) :             5.512ns  (required time - arrival time)
  Source:                 compChangeReset/outResetPulse_reg/C
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[25]/CLR
                            (recovery check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        3.964ns  (logic 0.580ns (14.632%)  route 3.384ns (85.368%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 11.496 - 10.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.575     1.575    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.619     1.619    compChangeReset/CLK
    SLICE_X62Y65         FDRE                                         r  compChangeReset/outResetPulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.456     2.075 f  compChangeReset/outResetPulse_reg/Q
                         net (fo=1, routed)           0.998     3.073    compResetDebouncer/outResetPulse
    SLICE_X60Y68         LUT2 (Prop_lut2_I1_O)        0.124     3.197 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         2.386     5.583    compClock1Hz/reset
    SLICE_X61Y78         FDCE                                         f  compClock1Hz/counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.496    11.496    compClock1Hz/out100mhz
    SLICE_X61Y78         FDCE                                         r  compClock1Hz/counter_reg[25]/C
                         clock pessimism              0.078    11.574    
                         clock uncertainty           -0.074    11.500    
    SLICE_X61Y78         FDCE (Recov_fdce_C_CLR)     -0.405    11.095    compClock1Hz/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         11.095    
                         arrival time                          -5.583    
  -------------------------------------------------------------------
                         slack                                  5.512    

Slack (MET) :             5.512ns  (required time - arrival time)
  Source:                 compChangeReset/outResetPulse_reg/C
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[26]/CLR
                            (recovery check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        3.964ns  (logic 0.580ns (14.632%)  route 3.384ns (85.368%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 11.496 - 10.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.575     1.575    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.619     1.619    compChangeReset/CLK
    SLICE_X62Y65         FDRE                                         r  compChangeReset/outResetPulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.456     2.075 f  compChangeReset/outResetPulse_reg/Q
                         net (fo=1, routed)           0.998     3.073    compResetDebouncer/outResetPulse
    SLICE_X60Y68         LUT2 (Prop_lut2_I1_O)        0.124     3.197 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         2.386     5.583    compClock1Hz/reset
    SLICE_X61Y78         FDCE                                         f  compClock1Hz/counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.496    11.496    compClock1Hz/out100mhz
    SLICE_X61Y78         FDCE                                         r  compClock1Hz/counter_reg[26]/C
                         clock pessimism              0.078    11.574    
                         clock uncertainty           -0.074    11.500    
    SLICE_X61Y78         FDCE (Recov_fdce_C_CLR)     -0.405    11.095    compClock1Hz/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         11.095    
                         arrival time                          -5.583    
  -------------------------------------------------------------------
                         slack                                  5.512    

Slack (MET) :             5.525ns  (required time - arrival time)
  Source:                 compChangeReset/outResetPulse_reg/C
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[17]/CLR
                            (recovery check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        3.949ns  (logic 0.580ns (14.687%)  route 3.369ns (85.313%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.575     1.575    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.619     1.619    compChangeReset/CLK
    SLICE_X62Y65         FDRE                                         r  compChangeReset/outResetPulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.456     2.075 f  compChangeReset/outResetPulse_reg/Q
                         net (fo=1, routed)           0.998     3.073    compResetDebouncer/outResetPulse
    SLICE_X60Y68         LUT2 (Prop_lut2_I1_O)        0.124     3.197 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         2.371     5.568    compClock2Hz/reset
    SLICE_X65Y76         FDCE                                         f  compClock2Hz/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.494    11.494    compClock2Hz/out100mhz
    SLICE_X65Y76         FDCE                                         r  compClock2Hz/counter_reg[17]/C
                         clock pessimism              0.078    11.572    
                         clock uncertainty           -0.074    11.498    
    SLICE_X65Y76         FDCE (Recov_fdce_C_CLR)     -0.405    11.093    compClock2Hz/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         11.093    
                         arrival time                          -5.568    
  -------------------------------------------------------------------
                         slack                                  5.525    

Slack (MET) :             5.525ns  (required time - arrival time)
  Source:                 compChangeReset/outResetPulse_reg/C
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[19]/CLR
                            (recovery check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        3.949ns  (logic 0.580ns (14.687%)  route 3.369ns (85.313%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.575     1.575    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.619     1.619    compChangeReset/CLK
    SLICE_X62Y65         FDRE                                         r  compChangeReset/outResetPulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.456     2.075 f  compChangeReset/outResetPulse_reg/Q
                         net (fo=1, routed)           0.998     3.073    compResetDebouncer/outResetPulse
    SLICE_X60Y68         LUT2 (Prop_lut2_I1_O)        0.124     3.197 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         2.371     5.568    compClock2Hz/reset
    SLICE_X65Y76         FDCE                                         f  compClock2Hz/counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.494    11.494    compClock2Hz/out100mhz
    SLICE_X65Y76         FDCE                                         r  compClock2Hz/counter_reg[19]/C
                         clock pessimism              0.078    11.572    
                         clock uncertainty           -0.074    11.498    
    SLICE_X65Y76         FDCE (Recov_fdce_C_CLR)     -0.405    11.093    compClock2Hz/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         11.093    
                         arrival time                          -5.568    
  -------------------------------------------------------------------
                         slack                                  5.525    

Slack (MET) :             5.618ns  (required time - arrival time)
  Source:                 compChangeReset/outResetPulse_reg/C
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[25]/CLR
                            (recovery check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        3.857ns  (logic 0.580ns (15.038%)  route 3.277ns (84.962%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.575     1.575    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.619     1.619    compChangeReset/CLK
    SLICE_X62Y65         FDRE                                         r  compChangeReset/outResetPulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.456     2.075 f  compChangeReset/outResetPulse_reg/Q
                         net (fo=1, routed)           0.998     3.073    compResetDebouncer/outResetPulse
    SLICE_X60Y68         LUT2 (Prop_lut2_I1_O)        0.124     3.197 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         2.279     5.476    compClock2Hz/reset
    SLICE_X63Y77         FDCE                                         f  compClock2Hz/counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.495    11.495    compClock2Hz/out100mhz
    SLICE_X63Y77         FDCE                                         r  compClock2Hz/counter_reg[25]/C
                         clock pessimism              0.078    11.573    
                         clock uncertainty           -0.074    11.499    
    SLICE_X63Y77         FDCE (Recov_fdce_C_CLR)     -0.405    11.094    compClock2Hz/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         11.094    
                         arrival time                          -5.476    
  -------------------------------------------------------------------
                         slack                                  5.618    

Slack (MET) :             5.652ns  (required time - arrival time)
  Source:                 compChangeReset/outResetPulse_reg/C
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[21]/CLR
                            (recovery check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 0.580ns (15.175%)  route 3.242ns (84.825%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.575     1.575    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.619     1.619    compChangeReset/CLK
    SLICE_X62Y65         FDRE                                         r  compChangeReset/outResetPulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.456     2.075 f  compChangeReset/outResetPulse_reg/Q
                         net (fo=1, routed)           0.998     3.073    compResetDebouncer/outResetPulse
    SLICE_X60Y68         LUT2 (Prop_lut2_I1_O)        0.124     3.197 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         2.244     5.441    compClock1Hz/reset
    SLICE_X61Y77         FDCE                                         f  compClock1Hz/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          1.494    11.494    compClock1Hz/out100mhz
    SLICE_X61Y77         FDCE                                         r  compClock1Hz/counter_reg[21]/C
                         clock pessimism              0.078    11.572    
                         clock uncertainty           -0.074    11.498    
    SLICE_X61Y77         FDCE (Recov_fdce_C_CLR)     -0.405    11.093    compClock1Hz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         11.093    
                         arrival time                          -5.441    
  -------------------------------------------------------------------
                         slack                                  5.652    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 compChangeReset/outResetPulse_reg/C
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[13]/CLR
                            (removal check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.186ns (27.423%)  route 0.492ns (72.577%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.549     0.549    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.589     0.589    compChangeReset/CLK
    SLICE_X62Y65         FDRE                                         r  compChangeReset/outResetPulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.141     0.730 f  compChangeReset/outResetPulse_reg/Q
                         net (fo=1, routed)           0.317     1.047    compResetDebouncer/outResetPulse
    SLICE_X60Y68         LUT2 (Prop_lut2_I1_O)        0.045     1.092 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         0.175     1.267    compClock250Hz/reset
    SLICE_X60Y68         FDCE                                         f  compClock250Hz/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.853     0.853    compClock250Hz/out100mhz
    SLICE_X60Y68         FDCE                                         r  compClock250Hz/counter_reg[13]/C
                         clock pessimism             -0.234     0.619    
    SLICE_X60Y68         FDCE (Remov_fdce_C_CLR)     -0.067     0.552    compClock250Hz/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 compChangeReset/outResetPulse_reg/C
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[14]/CLR
                            (removal check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.186ns (27.423%)  route 0.492ns (72.577%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.549     0.549    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.589     0.589    compChangeReset/CLK
    SLICE_X62Y65         FDRE                                         r  compChangeReset/outResetPulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.141     0.730 f  compChangeReset/outResetPulse_reg/Q
                         net (fo=1, routed)           0.317     1.047    compResetDebouncer/outResetPulse
    SLICE_X60Y68         LUT2 (Prop_lut2_I1_O)        0.045     1.092 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         0.175     1.267    compClock250Hz/reset
    SLICE_X60Y68         FDCE                                         f  compClock250Hz/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.853     0.853    compClock250Hz/out100mhz
    SLICE_X60Y68         FDCE                                         r  compClock250Hz/counter_reg[14]/C
                         clock pessimism             -0.234     0.619    
    SLICE_X60Y68         FDCE (Remov_fdce_C_CLR)     -0.067     0.552    compClock250Hz/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 compChangeReset/outResetPulse_reg/C
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[15]/CLR
                            (removal check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.186ns (27.423%)  route 0.492ns (72.577%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.549     0.549    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.589     0.589    compChangeReset/CLK
    SLICE_X62Y65         FDRE                                         r  compChangeReset/outResetPulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.141     0.730 f  compChangeReset/outResetPulse_reg/Q
                         net (fo=1, routed)           0.317     1.047    compResetDebouncer/outResetPulse
    SLICE_X60Y68         LUT2 (Prop_lut2_I1_O)        0.045     1.092 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         0.175     1.267    compClock250Hz/reset
    SLICE_X60Y68         FDCE                                         f  compClock250Hz/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.853     0.853    compClock250Hz/out100mhz
    SLICE_X60Y68         FDCE                                         r  compClock250Hz/counter_reg[15]/C
                         clock pessimism             -0.234     0.619    
    SLICE_X60Y68         FDCE (Remov_fdce_C_CLR)     -0.067     0.552    compClock250Hz/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 compChangeReset/outResetPulse_reg/C
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/clockOut_reg/CLR
                            (removal check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.186ns (24.170%)  route 0.584ns (75.830%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.549     0.549    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.589     0.589    compChangeReset/CLK
    SLICE_X62Y65         FDRE                                         r  compChangeReset/outResetPulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.141     0.730 f  compChangeReset/outResetPulse_reg/Q
                         net (fo=1, routed)           0.317     1.047    compResetDebouncer/outResetPulse
    SLICE_X60Y68         LUT2 (Prop_lut2_I1_O)        0.045     1.092 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         0.267     1.358    compClock250Hz/reset
    SLICE_X60Y67         FDCE                                         f  compClock250Hz/clockOut_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.854     0.854    compClock250Hz/out100mhz
    SLICE_X60Y67         FDCE                                         r  compClock250Hz/clockOut_reg/C
                         clock pessimism             -0.234     0.620    
    SLICE_X60Y67         FDCE (Remov_fdce_C_CLR)     -0.067     0.553    compClock250Hz/clockOut_reg
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 compChangeReset/outResetPulse_reg/C
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[11]/CLR
                            (removal check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.186ns (24.170%)  route 0.584ns (75.830%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.549     0.549    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.589     0.589    compChangeReset/CLK
    SLICE_X62Y65         FDRE                                         r  compChangeReset/outResetPulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.141     0.730 f  compChangeReset/outResetPulse_reg/Q
                         net (fo=1, routed)           0.317     1.047    compResetDebouncer/outResetPulse
    SLICE_X60Y68         LUT2 (Prop_lut2_I1_O)        0.045     1.092 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         0.267     1.358    compClock250Hz/reset
    SLICE_X60Y67         FDCE                                         f  compClock250Hz/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.854     0.854    compClock250Hz/out100mhz
    SLICE_X60Y67         FDCE                                         r  compClock250Hz/counter_reg[11]/C
                         clock pessimism             -0.234     0.620    
    SLICE_X60Y67         FDCE (Remov_fdce_C_CLR)     -0.067     0.553    compClock250Hz/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 compChangeReset/outResetPulse_reg/C
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[12]/CLR
                            (removal check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.186ns (24.170%)  route 0.584ns (75.830%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.549     0.549    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.589     0.589    compChangeReset/CLK
    SLICE_X62Y65         FDRE                                         r  compChangeReset/outResetPulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.141     0.730 f  compChangeReset/outResetPulse_reg/Q
                         net (fo=1, routed)           0.317     1.047    compResetDebouncer/outResetPulse
    SLICE_X60Y68         LUT2 (Prop_lut2_I1_O)        0.045     1.092 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         0.267     1.358    compClock250Hz/reset
    SLICE_X60Y67         FDCE                                         f  compClock250Hz/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.854     0.854    compClock250Hz/out100mhz
    SLICE_X60Y67         FDCE                                         r  compClock250Hz/counter_reg[12]/C
                         clock pessimism             -0.234     0.620    
    SLICE_X60Y67         FDCE (Remov_fdce_C_CLR)     -0.067     0.553    compClock250Hz/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 compChangeReset/outResetPulse_reg/C
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[16]/CLR
                            (removal check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.186ns (24.170%)  route 0.584ns (75.830%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.549     0.549    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.589     0.589    compChangeReset/CLK
    SLICE_X62Y65         FDRE                                         r  compChangeReset/outResetPulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.141     0.730 f  compChangeReset/outResetPulse_reg/Q
                         net (fo=1, routed)           0.317     1.047    compResetDebouncer/outResetPulse
    SLICE_X60Y68         LUT2 (Prop_lut2_I1_O)        0.045     1.092 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         0.267     1.358    compClock250Hz/reset
    SLICE_X60Y67         FDCE                                         f  compClock250Hz/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.854     0.854    compClock250Hz/out100mhz
    SLICE_X60Y67         FDCE                                         r  compClock250Hz/counter_reg[16]/C
                         clock pessimism             -0.234     0.620    
    SLICE_X60Y67         FDCE (Remov_fdce_C_CLR)     -0.067     0.553    compClock250Hz/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 compChangeReset/outResetPulse_reg/C
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[10]/CLR
                            (removal check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.186ns (23.119%)  route 0.619ns (76.881%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.549     0.549    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.589     0.589    compChangeReset/CLK
    SLICE_X62Y65         FDRE                                         r  compChangeReset/outResetPulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.141     0.730 f  compChangeReset/outResetPulse_reg/Q
                         net (fo=1, routed)           0.317     1.047    compResetDebouncer/outResetPulse
    SLICE_X60Y68         LUT2 (Prop_lut2_I1_O)        0.045     1.092 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         0.302     1.393    compClock250Hz/reset
    SLICE_X59Y67         FDCE                                         f  compClock250Hz/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.854     0.854    compClock250Hz/out100mhz
    SLICE_X59Y67         FDCE                                         r  compClock250Hz/counter_reg[10]/C
                         clock pessimism             -0.234     0.620    
    SLICE_X59Y67         FDCE (Remov_fdce_C_CLR)     -0.092     0.528    compClock250Hz/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.528    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 compChangeReset/outResetPulse_reg/C
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[9]/CLR
                            (removal check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.186ns (23.119%)  route 0.619ns (76.881%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.549     0.549    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.589     0.589    compChangeReset/CLK
    SLICE_X62Y65         FDRE                                         r  compChangeReset/outResetPulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.141     0.730 f  compChangeReset/outResetPulse_reg/Q
                         net (fo=1, routed)           0.317     1.047    compResetDebouncer/outResetPulse
    SLICE_X60Y68         LUT2 (Prop_lut2_I1_O)        0.045     1.092 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         0.302     1.393    compClock250Hz/reset
    SLICE_X59Y67         FDCE                                         f  compClock250Hz/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.854     0.854    compClock250Hz/out100mhz
    SLICE_X59Y67         FDCE                                         r  compClock250Hz/counter_reg[9]/C
                         clock pessimism             -0.234     0.620    
    SLICE_X59Y67         FDCE (Remov_fdce_C_CLR)     -0.092     0.528    compClock250Hz/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.528    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.878ns  (arrival time - required time)
  Source:                 compChangeReset/outResetPulse_reg/C
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[4]/CLR
                            (removal check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.186ns (22.058%)  route 0.657ns (77.942%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.549     0.549    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.589     0.589    compChangeReset/CLK
    SLICE_X62Y65         FDRE                                         r  compChangeReset/outResetPulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.141     0.730 f  compChangeReset/outResetPulse_reg/Q
                         net (fo=1, routed)           0.317     1.047    compResetDebouncer/outResetPulse
    SLICE_X60Y68         LUT2 (Prop_lut2_I1_O)        0.045     1.092 f  compResetDebouncer/signalCounter[2]_i_3/O
                         net (fo=105, routed)         0.340     1.432    compClock250Hz/reset
    SLICE_X60Y66         FDCE                                         f  compClock250Hz/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=78, routed)          0.855     0.855    compClock250Hz/out100mhz
    SLICE_X60Y66         FDCE                                         r  compClock250Hz/counter_reg[4]/C
                         clock pessimism             -0.234     0.621    
    SLICE_X60Y66         FDCE (Remov_fdce_C_CLR)     -0.067     0.554    compClock250Hz/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.554    
                         arrival time                           1.432    
  -------------------------------------------------------------------
                         slack                                  0.878    





