Analysis & Synthesis report for non_forwarding
Fri Dec 13 15:30:55 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Fri Dec 13 15:30:55 2024               ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; non_forwarding                                  ;
; Top-level Entity Name              ; non_forwarding                                  ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C70F672C6       ;                    ;
; Top-level entity name                                                      ; non_forwarding     ; non_forwarding     ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Dec 13 15:30:54 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off non_forwarding -c non_forwarding
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (10261): Verilog HDL Event Control warning at MA_stage.sv(64): Event Control contains a complex event expression
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ma/ma_stage.sv
    Info (12023): Found entity 1: MA_stage
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/non_forwarding.sv
    Info (12023): Found entity 1: non_forwarding
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/hazard_detect.sv
    Info (12023): Found entity 1: hazard_detect
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/wb/wb_stage.sv
    Info (12023): Found entity 1: WB_stage
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ma/lsu/00_src/pc_gen.sv
    Info (12023): Found entity 1: pc_gen
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ma/lsu/00_src/output_bank.sv
    Info (12023): Found entity 1: output_bank
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ma/lsu/00_src/out_mux.sv
    Info (12023): Found entity 1: out_mux
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ma/lsu/00_src/mux_4to1.sv
    Info (12023): Found entity 1: mux_4to1
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ma/lsu/00_src/lsu.sv
    Info (12023): Found entity 1: LSU
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ma/lsu/00_src/input_bank.sv
    Info (12023): Found entity 1: input_bank
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ma/lsu/00_src/dmem.sv
    Info (12023): Found entity 1: dmem
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ma/lsu/00_src/decoder_2to4.sv
    Info (12023): Found entity 1: decoder_2to4
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ma/lsu/00_src/decode_buf.sv
    Info (12023): Found entity 1: decode_buf
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/if/register_nor.sv
    Info (12023): Found entity 1: register_nor
Warning (10261): Verilog HDL Event Control warning at pc_reg.sv(8): Event Control contains a complex event expression
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/if/pc_reg.sv
    Info (12023): Found entity 1: pc_reg
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/if/pc_plus4.sv
    Info (12023): Found entity 1: pc_plus4
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/if/imem.sv
    Info (12023): Found entity 1: imem
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/if/if_stage.sv
    Info (12023): Found entity 1: IF_stage
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/if/if_buf.sv
    Info (12023): Found entity 1: IF_buf
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/id/brc/00_src/mux_2to1.sv
    Info (12023): Found entity 1: mux_2to1
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/id/brc/00_src/cla_32bit.sv
    Info (12023): Found entity 1: cla_32bit
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/id/brc/00_src/cla_4bit.sv
    Info (12023): Found entity 1: cla_4bit
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/id/brc/00_src/brc.sv
    Info (12023): Found entity 1: BRC
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ex/alu/xor_32bit.sv
    Info (12023): Found entity 1: xor_32bit
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ex/alu/subtractor.sv
    Info (12023): Found entity 1: subtractor
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ex/alu/sra.sv
    Info (12023): Found entity 1: sra
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ex/alu/sltu.sv
    Info (12023): Found entity 1: sltu
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ex/alu/slt.sv
    Info (12023): Found entity 1: slt
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ex/alu/slr.sv
    Info (12023): Found entity 1: slr
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ex/alu/sll.sv
    Info (12023): Found entity 1: sll
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ex/alu/or_32bit.sv
    Info (12023): Found entity 1: or_32bit
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ex/alu/full_adder.sv
    Info (12023): Found entity 1: full_adder
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ex/alu/and_32bit.sv
    Info (12023): Found entity 1: and_32bit
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ex/alu/alu.sv
    Info (12023): Found entity 1: alu
Info (12021): Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ex/alu/adder.sv
    Info (12023): Found entity 1: adder
Warning (10236): Verilog HDL Implicit Net warning at non_forwarding.sv(109): created implicit net for "WB_rd_wren"
Warning (10236): Verilog HDL Implicit Net warning at LSU.sv(49): created implicit net for "o_ACK"
Info (12127): Elaborating entity "non_forwarding" for the top level hierarchy
Info (12128): Elaborating entity "IF_stage" for hierarchy "IF_stage:IF_block"
Info (12128): Elaborating entity "mux_2to1" for hierarchy "IF_stage:IF_block|mux_2to1:mux_pc_sel"
Info (12128): Elaborating entity "pc_reg" for hierarchy "IF_stage:IF_block|pc_reg:pc_reg_block"
Info (12128): Elaborating entity "pc_plus4" for hierarchy "IF_stage:IF_block|pc_plus4:pc_plus4_block"
Info (12128): Elaborating entity "imem" for hierarchy "IF_stage:IF_block|imem:imem_block"
Warning (10850): Verilog HDL warning at imem.sv(15): number of words (24) in memory file does not match the number of elements in the address range [0:2047]
Warning (10030): Net "mem.data_a" at imem.sv(11) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mem.waddr_a" at imem.sv(11) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mem.we_a" at imem.sv(11) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "IF_buf" for hierarchy "IF_buf:IF_buf_block"
Info (12128): Elaborating entity "register_nor" for hierarchy "IF_buf:IF_buf_block|register_nor:inst_delay"
Info (12128): Elaborating entity "MA_stage" for hierarchy "MA_stage:MA_stage_block"
Info (12128): Elaborating entity "LSU" for hierarchy "MA_stage:MA_stage_block|LSU:lsu_block"
Info (12128): Elaborating entity "input_bank" for hierarchy "MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff"
Info (12128): Elaborating entity "register_nor" for hierarchy "MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|register_nor:buttons_buf"
Info (12128): Elaborating entity "mux_4to1" for hierarchy "MA_stage:MA_stage_block|LSU:lsu_block|input_bank:input_buff|mux_4to1:mux"
Info (12128): Elaborating entity "decode_buf" for hierarchy "MA_stage:MA_stage_block|LSU:lsu_block|decode_buf:sel_buf"
Info (12128): Elaborating entity "output_bank" for hierarchy "MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf"
Warning (10036): Verilog HDL or VHDL warning at output_bank.sv(34): object "addr_word" assigned a value but never read
Warning (10270): Verilog HDL Case Statement warning at output_bank.sv(55): incomplete case statement has no default case item
Error (10043): Verilog HDL unsupported feature error at output_bank.sv(170): Procedural Continuous Assignment to register is not supported File: D:/CTMT/non_forwarding_fpga/00_src/MA/lsu/00_src/output_bank.sv Line: 170
Error (12152): Can't elaborate user hierarchy "MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf" File: D:/CTMT/non_forwarding_fpga/00_src/MA/lsu/00_src/LSU.sv Line: 86
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 11 warnings
    Error: Peak virtual memory: 4579 megabytes
    Error: Processing ended: Fri Dec 13 15:30:55 2024
    Error: Elapsed time: 00:00:01
    Error: Total CPU time (on all processors): 00:00:01


